Timing Analyzer report for design
Sun Dec 03 15:50:14 2006
Version 5.0 Build 168 06/22/2005 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0'
  6. Clock Setup: 'CLK48'
  7. Clock Hold: 'VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0'
  8. Clock Hold: 'CLK48'
  9. tsu
 10. tco
 11. th
 12. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic       
functions, and any output files any of the foregoing           
(including device programming or simulation files), and any    
associated documentation or information are expressly subject  
to the terms and conditions of the Altera Program License      
Subscription Agreement, Altera MegaCore Function License       
Agreement, or other applicable license agreement, including,   
without limitation, that your use is for the sole purpose of   
programming logic devices manufactured by Altera and sold by   
Altera or its authorized distributors.  Please refer to the    
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------+-----------+----------------------------------+----------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+
; Type                                                                                 ; Slack     ; Required Time                    ; Actual Time                      ; From                                 ; To                                                                                                       ; From Clock                                                            ; To Clock                                                              ; Failed Paths ;
+--------------------------------------------------------------------------------------+-----------+----------------------------------+----------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+
; Worst-case tsu                                                                       ; N/A       ; None                             ; 10.163 ns                        ; RESETN                               ; LCD_Display:inst2|CHAR_COUNT[2]                                                                          ;                                                                       ; CLK48                                                                 ; 0            ;
; Worst-case tco                                                                       ; N/A       ; None                             ; 33.467 ns                        ; FINAL:inst|PING:U3|SCORE22[1]~reg0   ; G                                                                                                        ; CLK48                                                                 ;                                                                       ; 0            ;
; Worst-case th                                                                        ; N/A       ; None                             ; -1.981 ns                        ; RESETN                               ; keyboard:inst16|INCNT[0]                                                                                 ;                                                                       ; CLK48                                                                 ; 0            ;
; Clock Setup: 'CLK48'                                                                 ; 4.041 ns  ; 48.00 MHz ( period = 20.833 ns ) ; 59.55 MHz ( period = 16.792 ns ) ; FINAL:inst|PING:U3|CURRENT_ROW[4]    ; FINAL:inst|PING:U3|b[1]                                                                                  ; CLK48                                                                 ; CLK48                                                                 ; 0            ;
; Clock Setup: 'VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0' ; 31.818 ns ; 25.20 MHz ( period = 39.681 ns ) ; 127.18 MHz ( period = 7.863 ns ) ; FINAL:inst|display:U4|Horiz_Count[1] ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'CLK48'                                                                  ; 0.862 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; clk_div:inst15|clock_1Mhz_int        ; clk_div:inst15|clock_1Mhz_reg                                                                            ; CLK48                                                                 ; CLK48                                                                 ; 0            ;
; Clock Hold: 'VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0'  ; 1.045 ns  ; 25.20 MHz ( period = 39.681 ns ) ; N/A                              ; FINAL:inst|display:U4|row_count[1]   ; FINAL:inst|display:U4|row_count[1]                                                                       ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0            ;
; Total number of failed paths                                                         ;           ;                                  ;                                  ;                                      ;                                                                                                          ;                                                                       ;                                                                       ; 0            ;
+--------------------------------------------------------------------------------------+-----------+----------------------------------+----------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP1C12Q240C8       ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
; Default hold multicycle                               ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; Off                ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                                                       ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+-----------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ;                    ; PLL output ; 25.2 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK48    ; 21                    ; 40                  ; -2.054 ns ;              ;
; CLK48                                                                 ;                    ; User Pin   ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; NONE     ; N/A                   ; N/A                 ; N/A       ;              ;
+-----------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                 ; To                                                                                                       ; From Clock                                                            ; To Clock                                                              ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 31.818 ns                               ; 127.18 MHz ( period = 7.863 ns )                    ; FINAL:inst|display:U4|Horiz_Count[1] ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.375 ns                 ; 7.557 ns                ;
; 31.818 ns                               ; 127.18 MHz ( period = 7.863 ns )                    ; FINAL:inst|display:U4|Horiz_Count[1] ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg1 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.375 ns                 ; 7.557 ns                ;
; 31.818 ns                               ; 127.18 MHz ( period = 7.863 ns )                    ; FINAL:inst|display:U4|Horiz_Count[1] ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg2 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.375 ns                 ; 7.557 ns                ;
; 31.818 ns                               ; 127.18 MHz ( period = 7.863 ns )                    ; FINAL:inst|display:U4|Horiz_Count[1] ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg3 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.375 ns                 ; 7.557 ns                ;
; 31.818 ns                               ; 127.18 MHz ( period = 7.863 ns )                    ; FINAL:inst|display:U4|Horiz_Count[1] ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg4 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.375 ns                 ; 7.557 ns                ;
; 31.818 ns                               ; 127.18 MHz ( period = 7.863 ns )                    ; FINAL:inst|display:U4|Horiz_Count[1] ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg5 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.375 ns                 ; 7.557 ns                ;
; 31.818 ns                               ; 127.18 MHz ( period = 7.863 ns )                    ; FINAL:inst|display:U4|Horiz_Count[1] ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg6 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.375 ns                 ; 7.557 ns                ;
; 31.818 ns                               ; 127.18 MHz ( period = 7.863 ns )                    ; FINAL:inst|display:U4|Horiz_Count[1] ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg7 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.375 ns                 ; 7.557 ns                ;
; 31.825 ns                               ; 127.29 MHz ( period = 7.856 ns )                    ; FINAL:inst|display:U4|Vert_Count[3]  ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.410 ns                 ; 7.585 ns                ;
; 31.825 ns                               ; 127.29 MHz ( period = 7.856 ns )                    ; FINAL:inst|display:U4|Vert_Count[3]  ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg1 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.410 ns                 ; 7.585 ns                ;
; 31.825 ns                               ; 127.29 MHz ( period = 7.856 ns )                    ; FINAL:inst|display:U4|Vert_Count[3]  ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg2 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.410 ns                 ; 7.585 ns                ;
; 31.825 ns                               ; 127.29 MHz ( period = 7.856 ns )                    ; FINAL:inst|display:U4|Vert_Count[3]  ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg3 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.410 ns                 ; 7.585 ns                ;
; 31.825 ns                               ; 127.29 MHz ( period = 7.856 ns )                    ; FINAL:inst|display:U4|Vert_Count[3]  ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg4 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.410 ns                 ; 7.585 ns                ;
; 31.825 ns                               ; 127.29 MHz ( period = 7.856 ns )                    ; FINAL:inst|display:U4|Vert_Count[3]  ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg5 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.410 ns                 ; 7.585 ns                ;
; 31.825 ns                               ; 127.29 MHz ( period = 7.856 ns )                    ; FINAL:inst|display:U4|Vert_Count[3]  ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg6 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.410 ns                 ; 7.585 ns                ;
; 31.825 ns                               ; 127.29 MHz ( period = 7.856 ns )                    ; FINAL:inst|display:U4|Vert_Count[3]  ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg7 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.410 ns                 ; 7.585 ns                ;
; 31.886 ns                               ; 128.29 MHz ( period = 7.795 ns )                    ; FINAL:inst|display:U4|Horiz_Count[4] ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.375 ns                 ; 7.489 ns                ;
; 31.886 ns                               ; 128.29 MHz ( period = 7.795 ns )                    ; FINAL:inst|display:U4|Horiz_Count[4] ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg1 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.375 ns                 ; 7.489 ns                ;
; 31.886 ns                               ; 128.29 MHz ( period = 7.795 ns )                    ; FINAL:inst|display:U4|Horiz_Count[4] ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg2 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.375 ns                 ; 7.489 ns                ;
; 31.886 ns                               ; 128.29 MHz ( period = 7.795 ns )                    ; FINAL:inst|display:U4|Horiz_Count[4] ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg3 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.375 ns                 ; 7.489 ns                ;
; 31.886 ns                               ; 128.29 MHz ( period = 7.795 ns )                    ; FINAL:inst|display:U4|Horiz_Count[4] ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg4 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.375 ns                 ; 7.489 ns                ;
; 31.886 ns                               ; 128.29 MHz ( period = 7.795 ns )                    ; FINAL:inst|display:U4|Horiz_Count[4] ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg5 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.375 ns                 ; 7.489 ns                ;
; 31.886 ns                               ; 128.29 MHz ( period = 7.795 ns )                    ; FINAL:inst|display:U4|Horiz_Count[4] ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg6 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.375 ns                 ; 7.489 ns                ;
; 31.886 ns                               ; 128.29 MHz ( period = 7.795 ns )                    ; FINAL:inst|display:U4|Horiz_Count[4] ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg7 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.375 ns                 ; 7.489 ns                ;
; 31.926 ns                               ; 128.95 MHz ( period = 7.755 ns )                    ; FINAL:inst|display:U4|row_count[2]   ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.375 ns                 ; 7.449 ns                ;
; 31.932 ns                               ; 129.05 MHz ( period = 7.749 ns )                    ; FINAL:inst|display:U4|row_count[2]   ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg2 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.375 ns                 ; 7.443 ns                ;
; 32.030 ns                               ; 130.70 MHz ( period = 7.651 ns )                    ; FINAL:inst|display:U4|Horiz_Count[0] ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.375 ns                 ; 7.345 ns                ;
; 32.030 ns                               ; 130.70 MHz ( period = 7.651 ns )                    ; FINAL:inst|display:U4|Horiz_Count[0] ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg1 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.375 ns                 ; 7.345 ns                ;
; 32.030 ns                               ; 130.70 MHz ( period = 7.651 ns )                    ; FINAL:inst|display:U4|Horiz_Count[0] ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg2 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.375 ns                 ; 7.345 ns                ;
; 32.030 ns                               ; 130.70 MHz ( period = 7.651 ns )                    ; FINAL:inst|display:U4|Horiz_Count[0] ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg3 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.375 ns                 ; 7.345 ns                ;
; 32.030 ns                               ; 130.70 MHz ( period = 7.651 ns )                    ; FINAL:inst|display:U4|Horiz_Count[0] ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg4 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.375 ns                 ; 7.345 ns                ;
; 32.030 ns                               ; 130.70 MHz ( period = 7.651 ns )                    ; FINAL:inst|display:U4|Horiz_Count[0] ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg5 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.375 ns                 ; 7.345 ns                ;
; 32.030 ns                               ; 130.70 MHz ( period = 7.651 ns )                    ; FINAL:inst|display:U4|Horiz_Count[0] ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg6 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.375 ns                 ; 7.345 ns                ;
; 32.030 ns                               ; 130.70 MHz ( period = 7.651 ns )                    ; FINAL:inst|display:U4|Horiz_Count[0] ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg7 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.375 ns                 ; 7.345 ns                ;
; 32.054 ns                               ; 131.11 MHz ( period = 7.627 ns )                    ; FINAL:inst|display:U4|Horiz_Count[5] ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.375 ns                 ; 7.321 ns                ;
; 32.054 ns                               ; 131.11 MHz ( period = 7.627 ns )                    ; FINAL:inst|display:U4|Horiz_Count[5] ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg1 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.375 ns                 ; 7.321 ns                ;
; 32.054 ns                               ; 131.11 MHz ( period = 7.627 ns )                    ; FINAL:inst|display:U4|Horiz_Count[5] ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg2 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.375 ns                 ; 7.321 ns                ;
; 32.054 ns                               ; 131.11 MHz ( period = 7.627 ns )                    ; FINAL:inst|display:U4|Horiz_Count[5] ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg3 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.375 ns                 ; 7.321 ns                ;
; 32.054 ns                               ; 131.11 MHz ( period = 7.627 ns )                    ; FINAL:inst|display:U4|Horiz_Count[5] ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg4 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.375 ns                 ; 7.321 ns                ;
; 32.054 ns                               ; 131.11 MHz ( period = 7.627 ns )                    ; FINAL:inst|display:U4|Horiz_Count[5] ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg5 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.375 ns                 ; 7.321 ns                ;
; 32.054 ns                               ; 131.11 MHz ( period = 7.627 ns )                    ; FINAL:inst|display:U4|Horiz_Count[5] ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg6 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.375 ns                 ; 7.321 ns                ;
; 32.054 ns                               ; 131.11 MHz ( period = 7.627 ns )                    ; FINAL:inst|display:U4|Horiz_Count[5] ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg7 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.375 ns                 ; 7.321 ns                ;
; 32.073 ns                               ; 131.44 MHz ( period = 7.608 ns )                    ; FINAL:inst|display:U4|Horiz_Count[1] ; FINAL:inst|display:U4|row_address[6]                                                                     ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.420 ns                 ; 7.347 ns                ;
; 32.080 ns                               ; 131.56 MHz ( period = 7.601 ns )                    ; FINAL:inst|display:U4|Vert_Count[3]  ; FINAL:inst|display:U4|row_address[6]                                                                     ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.455 ns                 ; 7.375 ns                ;
; 32.125 ns                               ; 132.35 MHz ( period = 7.556 ns )                    ; FINAL:inst|display:U4|Vert_Count[6]  ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.410 ns                 ; 7.285 ns                ;
; 32.125 ns                               ; 132.35 MHz ( period = 7.556 ns )                    ; FINAL:inst|display:U4|Vert_Count[6]  ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg1 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.410 ns                 ; 7.285 ns                ;
; 32.125 ns                               ; 132.35 MHz ( period = 7.556 ns )                    ; FINAL:inst|display:U4|Vert_Count[6]  ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg2 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.410 ns                 ; 7.285 ns                ;
; 32.125 ns                               ; 132.35 MHz ( period = 7.556 ns )                    ; FINAL:inst|display:U4|Vert_Count[6]  ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg3 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.410 ns                 ; 7.285 ns                ;
; 32.125 ns                               ; 132.35 MHz ( period = 7.556 ns )                    ; FINAL:inst|display:U4|Vert_Count[6]  ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg4 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.410 ns                 ; 7.285 ns                ;
; 32.125 ns                               ; 132.35 MHz ( period = 7.556 ns )                    ; FINAL:inst|display:U4|Vert_Count[6]  ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg5 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.410 ns                 ; 7.285 ns                ;
; 32.125 ns                               ; 132.35 MHz ( period = 7.556 ns )                    ; FINAL:inst|display:U4|Vert_Count[6]  ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg6 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.410 ns                 ; 7.285 ns                ;
; 32.125 ns                               ; 132.35 MHz ( period = 7.556 ns )                    ; FINAL:inst|display:U4|Vert_Count[6]  ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg7 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.410 ns                 ; 7.285 ns                ;
; 32.141 ns                               ; 132.63 MHz ( period = 7.540 ns )                    ; FINAL:inst|display:U4|Horiz_Count[4] ; FINAL:inst|display:U4|row_address[6]                                                                     ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.420 ns                 ; 7.279 ns                ;
; 32.254 ns                               ; 134.64 MHz ( period = 7.427 ns )                    ; FINAL:inst|display:U4|Vert_Count[8]  ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.410 ns                 ; 7.156 ns                ;
; 32.254 ns                               ; 134.64 MHz ( period = 7.427 ns )                    ; FINAL:inst|display:U4|Vert_Count[8]  ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg1 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.410 ns                 ; 7.156 ns                ;
; 32.254 ns                               ; 134.64 MHz ( period = 7.427 ns )                    ; FINAL:inst|display:U4|Vert_Count[8]  ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg2 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.410 ns                 ; 7.156 ns                ;
; 32.254 ns                               ; 134.64 MHz ( period = 7.427 ns )                    ; FINAL:inst|display:U4|Vert_Count[8]  ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg3 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.410 ns                 ; 7.156 ns                ;
; 32.254 ns                               ; 134.64 MHz ( period = 7.427 ns )                    ; FINAL:inst|display:U4|Vert_Count[8]  ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg4 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.410 ns                 ; 7.156 ns                ;
; 32.254 ns                               ; 134.64 MHz ( period = 7.427 ns )                    ; FINAL:inst|display:U4|Vert_Count[8]  ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg5 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.410 ns                 ; 7.156 ns                ;
; 32.254 ns                               ; 134.64 MHz ( period = 7.427 ns )                    ; FINAL:inst|display:U4|Vert_Count[8]  ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg6 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.410 ns                 ; 7.156 ns                ;
; 32.254 ns                               ; 134.64 MHz ( period = 7.427 ns )                    ; FINAL:inst|display:U4|Vert_Count[8]  ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg7 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.410 ns                 ; 7.156 ns                ;
; 32.262 ns                               ; 134.79 MHz ( period = 7.419 ns )                    ; FINAL:inst|display:U4|row_count[2]   ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg5 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.375 ns                 ; 7.113 ns                ;
; 32.285 ns                               ; 135.21 MHz ( period = 7.396 ns )                    ; FINAL:inst|display:U4|Horiz_Count[0] ; FINAL:inst|display:U4|row_address[6]                                                                     ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.420 ns                 ; 7.135 ns                ;
; 32.309 ns                               ; 135.65 MHz ( period = 7.372 ns )                    ; FINAL:inst|display:U4|Horiz_Count[5] ; FINAL:inst|display:U4|row_address[6]                                                                     ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.420 ns                 ; 7.111 ns                ;
; 32.311 ns                               ; 135.69 MHz ( period = 7.370 ns )                    ; FINAL:inst|display:U4|row_count[2]   ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg3 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.375 ns                 ; 7.064 ns                ;
; 32.374 ns                               ; 136.86 MHz ( period = 7.307 ns )                    ; FINAL:inst|display:U4|row_count[2]   ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg1 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.375 ns                 ; 7.001 ns                ;
; 32.379 ns                               ; 136.95 MHz ( period = 7.302 ns )                    ; FINAL:inst|display:U4|row_count[2]   ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg4 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.375 ns                 ; 6.996 ns                ;
; 32.380 ns                               ; 136.97 MHz ( period = 7.301 ns )                    ; FINAL:inst|display:U4|Vert_Count[6]  ; FINAL:inst|display:U4|row_address[6]                                                                     ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.455 ns                 ; 7.075 ns                ;
; 32.434 ns                               ; 137.99 MHz ( period = 7.247 ns )                    ; FINAL:inst|display:U4|Horiz_Count[2] ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.375 ns                 ; 6.941 ns                ;
; 32.434 ns                               ; 137.99 MHz ( period = 7.247 ns )                    ; FINAL:inst|display:U4|Horiz_Count[2] ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg1 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.375 ns                 ; 6.941 ns                ;
; 32.434 ns                               ; 137.99 MHz ( period = 7.247 ns )                    ; FINAL:inst|display:U4|Horiz_Count[2] ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg2 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.375 ns                 ; 6.941 ns                ;
; 32.434 ns                               ; 137.99 MHz ( period = 7.247 ns )                    ; FINAL:inst|display:U4|Horiz_Count[2] ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg3 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.375 ns                 ; 6.941 ns                ;
; 32.434 ns                               ; 137.99 MHz ( period = 7.247 ns )                    ; FINAL:inst|display:U4|Horiz_Count[2] ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg4 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.375 ns                 ; 6.941 ns                ;
; 32.434 ns                               ; 137.99 MHz ( period = 7.247 ns )                    ; FINAL:inst|display:U4|Horiz_Count[2] ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg5 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.375 ns                 ; 6.941 ns                ;
; 32.434 ns                               ; 137.99 MHz ( period = 7.247 ns )                    ; FINAL:inst|display:U4|Horiz_Count[2] ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg6 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.375 ns                 ; 6.941 ns                ;
; 32.434 ns                               ; 137.99 MHz ( period = 7.247 ns )                    ; FINAL:inst|display:U4|Horiz_Count[2] ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg7 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.375 ns                 ; 6.941 ns                ;
; 32.466 ns                               ; 138.60 MHz ( period = 7.215 ns )                    ; FINAL:inst|display:U4|Vert_Count[7]  ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.410 ns                 ; 6.944 ns                ;
; 32.466 ns                               ; 138.60 MHz ( period = 7.215 ns )                    ; FINAL:inst|display:U4|Vert_Count[7]  ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg1 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.410 ns                 ; 6.944 ns                ;
; 32.466 ns                               ; 138.60 MHz ( period = 7.215 ns )                    ; FINAL:inst|display:U4|Vert_Count[7]  ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg2 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.410 ns                 ; 6.944 ns                ;
; 32.466 ns                               ; 138.60 MHz ( period = 7.215 ns )                    ; FINAL:inst|display:U4|Vert_Count[7]  ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg3 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.410 ns                 ; 6.944 ns                ;
; 32.466 ns                               ; 138.60 MHz ( period = 7.215 ns )                    ; FINAL:inst|display:U4|Vert_Count[7]  ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg4 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.410 ns                 ; 6.944 ns                ;
; 32.466 ns                               ; 138.60 MHz ( period = 7.215 ns )                    ; FINAL:inst|display:U4|Vert_Count[7]  ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg5 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.410 ns                 ; 6.944 ns                ;
; 32.466 ns                               ; 138.60 MHz ( period = 7.215 ns )                    ; FINAL:inst|display:U4|Vert_Count[7]  ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg6 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.410 ns                 ; 6.944 ns                ;
; 32.466 ns                               ; 138.60 MHz ( period = 7.215 ns )                    ; FINAL:inst|display:U4|Vert_Count[7]  ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg7 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.410 ns                 ; 6.944 ns                ;
; 32.509 ns                               ; 139.43 MHz ( period = 7.172 ns )                    ; FINAL:inst|display:U4|Vert_Count[8]  ; FINAL:inst|display:U4|row_address[6]                                                                     ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.455 ns                 ; 6.946 ns                ;
; 32.524 ns                               ; 139.72 MHz ( period = 7.157 ns )                    ; FINAL:inst|display:U4|row_count[2]   ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg6 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.375 ns                 ; 6.851 ns                ;
; 32.586 ns                               ; 140.94 MHz ( period = 7.095 ns )                    ; FINAL:inst|display:U4|Horiz_Count[1] ; FINAL:inst|display:U4|row_address[7]                                                                     ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.420 ns                 ; 6.834 ns                ;
; 32.586 ns                               ; 140.94 MHz ( period = 7.095 ns )                    ; FINAL:inst|display:U4|Horiz_Count[1] ; FINAL:inst|display:U4|row_address[3]                                                                     ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.420 ns                 ; 6.834 ns                ;
; 32.586 ns                               ; 140.94 MHz ( period = 7.095 ns )                    ; FINAL:inst|display:U4|Horiz_Count[1] ; FINAL:inst|display:U4|row_address[2]                                                                     ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.420 ns                 ; 6.834 ns                ;
; 32.586 ns                               ; 140.94 MHz ( period = 7.095 ns )                    ; FINAL:inst|display:U4|Horiz_Count[1] ; FINAL:inst|display:U4|row_address[0]                                                                     ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.420 ns                 ; 6.834 ns                ;
; 32.586 ns                               ; 140.94 MHz ( period = 7.095 ns )                    ; FINAL:inst|display:U4|Horiz_Count[1] ; FINAL:inst|display:U4|row_address[1]                                                                     ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.420 ns                 ; 6.834 ns                ;
; 32.586 ns                               ; 140.94 MHz ( period = 7.095 ns )                    ; FINAL:inst|display:U4|Horiz_Count[1] ; FINAL:inst|display:U4|row_address[4]                                                                     ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.420 ns                 ; 6.834 ns                ;
; 32.586 ns                               ; 140.94 MHz ( period = 7.095 ns )                    ; FINAL:inst|display:U4|Horiz_Count[1] ; FINAL:inst|display:U4|row_address[5]                                                                     ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.420 ns                 ; 6.834 ns                ;
; 32.586 ns                               ; 140.94 MHz ( period = 7.095 ns )                    ; FINAL:inst|display:U4|Horiz_Count[1] ; FINAL:inst|display:U4|row_count[0]                                                                       ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.420 ns                 ; 6.834 ns                ;
; 32.586 ns                               ; 140.94 MHz ( period = 7.095 ns )                    ; FINAL:inst|display:U4|Horiz_Count[1] ; FINAL:inst|display:U4|row_count[1]                                                                       ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.420 ns                 ; 6.834 ns                ;
; 32.586 ns                               ; 140.94 MHz ( period = 7.095 ns )                    ; FINAL:inst|display:U4|Horiz_Count[1] ; FINAL:inst|display:U4|row_count[2]                                                                       ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.420 ns                 ; 6.834 ns                ;
; 32.593 ns                               ; 141.08 MHz ( period = 7.088 ns )                    ; FINAL:inst|display:U4|Vert_Count[3]  ; FINAL:inst|display:U4|row_address[7]                                                                     ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.455 ns                 ; 6.862 ns                ;
; 32.593 ns                               ; 141.08 MHz ( period = 7.088 ns )                    ; FINAL:inst|display:U4|Vert_Count[3]  ; FINAL:inst|display:U4|row_address[3]                                                                     ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.455 ns                 ; 6.862 ns                ;
; 32.593 ns                               ; 141.08 MHz ( period = 7.088 ns )                    ; FINAL:inst|display:U4|Vert_Count[3]  ; FINAL:inst|display:U4|row_address[2]                                                                     ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.455 ns                 ; 6.862 ns                ;
; 32.593 ns                               ; 141.08 MHz ( period = 7.088 ns )                    ; FINAL:inst|display:U4|Vert_Count[3]  ; FINAL:inst|display:U4|row_address[0]                                                                     ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.455 ns                 ; 6.862 ns                ;
; 32.593 ns                               ; 141.08 MHz ( period = 7.088 ns )                    ; FINAL:inst|display:U4|Vert_Count[3]  ; FINAL:inst|display:U4|row_address[1]                                                                     ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.455 ns                 ; 6.862 ns                ;
; 32.593 ns                               ; 141.08 MHz ( period = 7.088 ns )                    ; FINAL:inst|display:U4|Vert_Count[3]  ; FINAL:inst|display:U4|row_address[4]                                                                     ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.455 ns                 ; 6.862 ns                ;
; 32.593 ns                               ; 141.08 MHz ( period = 7.088 ns )                    ; FINAL:inst|display:U4|Vert_Count[3]  ; FINAL:inst|display:U4|row_address[5]                                                                     ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.455 ns                 ; 6.862 ns                ;
; 32.593 ns                               ; 141.08 MHz ( period = 7.088 ns )                    ; FINAL:inst|display:U4|Vert_Count[3]  ; FINAL:inst|display:U4|row_count[0]                                                                       ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.455 ns                 ; 6.862 ns                ;
; 32.593 ns                               ; 141.08 MHz ( period = 7.088 ns )                    ; FINAL:inst|display:U4|Vert_Count[3]  ; FINAL:inst|display:U4|row_count[1]                                                                       ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.455 ns                 ; 6.862 ns                ;
; 32.593 ns                               ; 141.08 MHz ( period = 7.088 ns )                    ; FINAL:inst|display:U4|Vert_Count[3]  ; FINAL:inst|display:U4|row_count[2]                                                                       ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.455 ns                 ; 6.862 ns                ;
; 32.603 ns                               ; 141.28 MHz ( period = 7.078 ns )                    ; FINAL:inst|display:U4|Horiz_Count[1] ; FINAL:inst|display:U4|Vert_Count[0]                                                                      ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.385 ns                 ; 6.782 ns                ;
; 32.603 ns                               ; 141.28 MHz ( period = 7.078 ns )                    ; FINAL:inst|display:U4|Horiz_Count[1] ; FINAL:inst|display:U4|Vert_Count[1]                                                                      ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.385 ns                 ; 6.782 ns                ;
; 32.603 ns                               ; 141.28 MHz ( period = 7.078 ns )                    ; FINAL:inst|display:U4|Horiz_Count[1] ; FINAL:inst|display:U4|Vert_Count[9]                                                                      ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.385 ns                 ; 6.782 ns                ;
; 32.603 ns                               ; 141.28 MHz ( period = 7.078 ns )                    ; FINAL:inst|display:U4|Horiz_Count[1] ; FINAL:inst|display:U4|Vert_Count[4]                                                                      ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.385 ns                 ; 6.782 ns                ;
; 32.603 ns                               ; 141.28 MHz ( period = 7.078 ns )                    ; FINAL:inst|display:U4|Horiz_Count[1] ; FINAL:inst|display:U4|Vert_Count[3]                                                                      ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.385 ns                 ; 6.782 ns                ;
; 32.603 ns                               ; 141.28 MHz ( period = 7.078 ns )                    ; FINAL:inst|display:U4|Horiz_Count[1] ; FINAL:inst|display:U4|Vert_Count[2]                                                                      ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.385 ns                 ; 6.782 ns                ;
; 32.603 ns                               ; 141.28 MHz ( period = 7.078 ns )                    ; FINAL:inst|display:U4|Horiz_Count[1] ; FINAL:inst|display:U4|Vert_Count[5]                                                                      ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.385 ns                 ; 6.782 ns                ;
; 32.603 ns                               ; 141.28 MHz ( period = 7.078 ns )                    ; FINAL:inst|display:U4|Horiz_Count[1] ; FINAL:inst|display:U4|Vert_Count[6]                                                                      ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.385 ns                 ; 6.782 ns                ;
; 32.603 ns                               ; 141.28 MHz ( period = 7.078 ns )                    ; FINAL:inst|display:U4|Horiz_Count[1] ; FINAL:inst|display:U4|Vert_Count[7]                                                                      ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.385 ns                 ; 6.782 ns                ;
; 32.603 ns                               ; 141.28 MHz ( period = 7.078 ns )                    ; FINAL:inst|display:U4|Horiz_Count[1] ; FINAL:inst|display:U4|Vert_Count[8]                                                                      ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.385 ns                 ; 6.782 ns                ;
; 32.622 ns                               ; 141.66 MHz ( period = 7.059 ns )                    ; FINAL:inst|display:U4|Vert_Count[2]  ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.410 ns                 ; 6.788 ns                ;
; 32.622 ns                               ; 141.66 MHz ( period = 7.059 ns )                    ; FINAL:inst|display:U4|Vert_Count[2]  ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg1 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.410 ns                 ; 6.788 ns                ;
; 32.622 ns                               ; 141.66 MHz ( period = 7.059 ns )                    ; FINAL:inst|display:U4|Vert_Count[2]  ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg2 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.410 ns                 ; 6.788 ns                ;
; 32.622 ns                               ; 141.66 MHz ( period = 7.059 ns )                    ; FINAL:inst|display:U4|Vert_Count[2]  ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg3 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.410 ns                 ; 6.788 ns                ;
; 32.622 ns                               ; 141.66 MHz ( period = 7.059 ns )                    ; FINAL:inst|display:U4|Vert_Count[2]  ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg4 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.410 ns                 ; 6.788 ns                ;
; 32.622 ns                               ; 141.66 MHz ( period = 7.059 ns )                    ; FINAL:inst|display:U4|Vert_Count[2]  ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg5 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.410 ns                 ; 6.788 ns                ;
; 32.622 ns                               ; 141.66 MHz ( period = 7.059 ns )                    ; FINAL:inst|display:U4|Vert_Count[2]  ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg6 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.410 ns                 ; 6.788 ns                ;
; 32.622 ns                               ; 141.66 MHz ( period = 7.059 ns )                    ; FINAL:inst|display:U4|Vert_Count[2]  ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg7 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.410 ns                 ; 6.788 ns                ;
; 32.654 ns                               ; 142.31 MHz ( period = 7.027 ns )                    ; FINAL:inst|display:U4|Horiz_Count[4] ; FINAL:inst|display:U4|row_address[7]                                                                     ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.420 ns                 ; 6.766 ns                ;
; 32.654 ns                               ; 142.31 MHz ( period = 7.027 ns )                    ; FINAL:inst|display:U4|Horiz_Count[4] ; FINAL:inst|display:U4|row_address[3]                                                                     ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.420 ns                 ; 6.766 ns                ;
; 32.654 ns                               ; 142.31 MHz ( period = 7.027 ns )                    ; FINAL:inst|display:U4|Horiz_Count[4] ; FINAL:inst|display:U4|row_address[2]                                                                     ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.420 ns                 ; 6.766 ns                ;
; 32.654 ns                               ; 142.31 MHz ( period = 7.027 ns )                    ; FINAL:inst|display:U4|Horiz_Count[4] ; FINAL:inst|display:U4|row_address[0]                                                                     ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.420 ns                 ; 6.766 ns                ;
; 32.654 ns                               ; 142.31 MHz ( period = 7.027 ns )                    ; FINAL:inst|display:U4|Horiz_Count[4] ; FINAL:inst|display:U4|row_address[1]                                                                     ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.420 ns                 ; 6.766 ns                ;
; 32.654 ns                               ; 142.31 MHz ( period = 7.027 ns )                    ; FINAL:inst|display:U4|Horiz_Count[4] ; FINAL:inst|display:U4|row_address[4]                                                                     ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.420 ns                 ; 6.766 ns                ;
; 32.654 ns                               ; 142.31 MHz ( period = 7.027 ns )                    ; FINAL:inst|display:U4|Horiz_Count[4] ; FINAL:inst|display:U4|row_address[5]                                                                     ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.420 ns                 ; 6.766 ns                ;
; 32.654 ns                               ; 142.31 MHz ( period = 7.027 ns )                    ; FINAL:inst|display:U4|Horiz_Count[4] ; FINAL:inst|display:U4|row_count[0]                                                                       ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.420 ns                 ; 6.766 ns                ;
; 32.654 ns                               ; 142.31 MHz ( period = 7.027 ns )                    ; FINAL:inst|display:U4|Horiz_Count[4] ; FINAL:inst|display:U4|row_count[1]                                                                       ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.420 ns                 ; 6.766 ns                ;
; 32.654 ns                               ; 142.31 MHz ( period = 7.027 ns )                    ; FINAL:inst|display:U4|Horiz_Count[4] ; FINAL:inst|display:U4|row_count[2]                                                                       ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.420 ns                 ; 6.766 ns                ;
; 32.671 ns                               ; 142.65 MHz ( period = 7.010 ns )                    ; FINAL:inst|display:U4|Horiz_Count[4] ; FINAL:inst|display:U4|Vert_Count[0]                                                                      ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.385 ns                 ; 6.714 ns                ;
; 32.671 ns                               ; 142.65 MHz ( period = 7.010 ns )                    ; FINAL:inst|display:U4|Horiz_Count[4] ; FINAL:inst|display:U4|Vert_Count[1]                                                                      ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.385 ns                 ; 6.714 ns                ;
; 32.671 ns                               ; 142.65 MHz ( period = 7.010 ns )                    ; FINAL:inst|display:U4|Horiz_Count[4] ; FINAL:inst|display:U4|Vert_Count[9]                                                                      ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.385 ns                 ; 6.714 ns                ;
; 32.671 ns                               ; 142.65 MHz ( period = 7.010 ns )                    ; FINAL:inst|display:U4|Horiz_Count[4] ; FINAL:inst|display:U4|Vert_Count[4]                                                                      ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.385 ns                 ; 6.714 ns                ;
; 32.671 ns                               ; 142.65 MHz ( period = 7.010 ns )                    ; FINAL:inst|display:U4|Horiz_Count[4] ; FINAL:inst|display:U4|Vert_Count[3]                                                                      ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.385 ns                 ; 6.714 ns                ;
; 32.671 ns                               ; 142.65 MHz ( period = 7.010 ns )                    ; FINAL:inst|display:U4|Horiz_Count[4] ; FINAL:inst|display:U4|Vert_Count[2]                                                                      ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.385 ns                 ; 6.714 ns                ;
; 32.671 ns                               ; 142.65 MHz ( period = 7.010 ns )                    ; FINAL:inst|display:U4|Horiz_Count[4] ; FINAL:inst|display:U4|Vert_Count[5]                                                                      ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.385 ns                 ; 6.714 ns                ;
; 32.671 ns                               ; 142.65 MHz ( period = 7.010 ns )                    ; FINAL:inst|display:U4|Horiz_Count[4] ; FINAL:inst|display:U4|Vert_Count[6]                                                                      ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.385 ns                 ; 6.714 ns                ;
; 32.671 ns                               ; 142.65 MHz ( period = 7.010 ns )                    ; FINAL:inst|display:U4|Horiz_Count[4] ; FINAL:inst|display:U4|Vert_Count[7]                                                                      ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.385 ns                 ; 6.714 ns                ;
; 32.671 ns                               ; 142.65 MHz ( period = 7.010 ns )                    ; FINAL:inst|display:U4|Horiz_Count[4] ; FINAL:inst|display:U4|Vert_Count[8]                                                                      ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.385 ns                 ; 6.714 ns                ;
; 32.689 ns                               ; 143.02 MHz ( period = 6.992 ns )                    ; FINAL:inst|display:U4|Horiz_Count[2] ; FINAL:inst|display:U4|row_address[6]                                                                     ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.420 ns                 ; 6.731 ns                ;
; 32.721 ns                               ; 143.68 MHz ( period = 6.960 ns )                    ; FINAL:inst|display:U4|Vert_Count[7]  ; FINAL:inst|display:U4|row_address[6]                                                                     ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.455 ns                 ; 6.734 ns                ;
; 32.798 ns                               ; 145.29 MHz ( period = 6.883 ns )                    ; FINAL:inst|display:U4|Horiz_Count[0] ; FINAL:inst|display:U4|row_address[7]                                                                     ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.420 ns                 ; 6.622 ns                ;
; 32.798 ns                               ; 145.29 MHz ( period = 6.883 ns )                    ; FINAL:inst|display:U4|Horiz_Count[0] ; FINAL:inst|display:U4|row_address[3]                                                                     ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.420 ns                 ; 6.622 ns                ;
; 32.798 ns                               ; 145.29 MHz ( period = 6.883 ns )                    ; FINAL:inst|display:U4|Horiz_Count[0] ; FINAL:inst|display:U4|row_address[2]                                                                     ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.420 ns                 ; 6.622 ns                ;
; 32.798 ns                               ; 145.29 MHz ( period = 6.883 ns )                    ; FINAL:inst|display:U4|Horiz_Count[0] ; FINAL:inst|display:U4|row_address[0]                                                                     ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.420 ns                 ; 6.622 ns                ;
; 32.798 ns                               ; 145.29 MHz ( period = 6.883 ns )                    ; FINAL:inst|display:U4|Horiz_Count[0] ; FINAL:inst|display:U4|row_address[1]                                                                     ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.420 ns                 ; 6.622 ns                ;
; 32.798 ns                               ; 145.29 MHz ( period = 6.883 ns )                    ; FINAL:inst|display:U4|Horiz_Count[0] ; FINAL:inst|display:U4|row_address[4]                                                                     ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.420 ns                 ; 6.622 ns                ;
; 32.798 ns                               ; 145.29 MHz ( period = 6.883 ns )                    ; FINAL:inst|display:U4|Horiz_Count[0] ; FINAL:inst|display:U4|row_address[5]                                                                     ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.420 ns                 ; 6.622 ns                ;
; 32.798 ns                               ; 145.29 MHz ( period = 6.883 ns )                    ; FINAL:inst|display:U4|Horiz_Count[0] ; FINAL:inst|display:U4|row_count[0]                                                                       ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.420 ns                 ; 6.622 ns                ;
; 32.798 ns                               ; 145.29 MHz ( period = 6.883 ns )                    ; FINAL:inst|display:U4|Horiz_Count[0] ; FINAL:inst|display:U4|row_count[1]                                                                       ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.420 ns                 ; 6.622 ns                ;
; 32.798 ns                               ; 145.29 MHz ( period = 6.883 ns )                    ; FINAL:inst|display:U4|Horiz_Count[0] ; FINAL:inst|display:U4|row_count[2]                                                                       ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.420 ns                 ; 6.622 ns                ;
; 32.815 ns                               ; 145.65 MHz ( period = 6.866 ns )                    ; FINAL:inst|display:U4|Horiz_Count[0] ; FINAL:inst|display:U4|Vert_Count[0]                                                                      ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.385 ns                 ; 6.570 ns                ;
; 32.815 ns                               ; 145.65 MHz ( period = 6.866 ns )                    ; FINAL:inst|display:U4|Horiz_Count[0] ; FINAL:inst|display:U4|Vert_Count[1]                                                                      ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.385 ns                 ; 6.570 ns                ;
; 32.815 ns                               ; 145.65 MHz ( period = 6.866 ns )                    ; FINAL:inst|display:U4|Horiz_Count[0] ; FINAL:inst|display:U4|Vert_Count[9]                                                                      ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.385 ns                 ; 6.570 ns                ;
; 32.815 ns                               ; 145.65 MHz ( period = 6.866 ns )                    ; FINAL:inst|display:U4|Horiz_Count[0] ; FINAL:inst|display:U4|Vert_Count[4]                                                                      ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.385 ns                 ; 6.570 ns                ;
; 32.815 ns                               ; 145.65 MHz ( period = 6.866 ns )                    ; FINAL:inst|display:U4|Horiz_Count[0] ; FINAL:inst|display:U4|Vert_Count[3]                                                                      ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.385 ns                 ; 6.570 ns                ;
; 32.815 ns                               ; 145.65 MHz ( period = 6.866 ns )                    ; FINAL:inst|display:U4|Horiz_Count[0] ; FINAL:inst|display:U4|Vert_Count[2]                                                                      ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.385 ns                 ; 6.570 ns                ;
; 32.815 ns                               ; 145.65 MHz ( period = 6.866 ns )                    ; FINAL:inst|display:U4|Horiz_Count[0] ; FINAL:inst|display:U4|Vert_Count[5]                                                                      ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.385 ns                 ; 6.570 ns                ;
; 32.815 ns                               ; 145.65 MHz ( period = 6.866 ns )                    ; FINAL:inst|display:U4|Horiz_Count[0] ; FINAL:inst|display:U4|Vert_Count[6]                                                                      ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.385 ns                 ; 6.570 ns                ;
; 32.815 ns                               ; 145.65 MHz ( period = 6.866 ns )                    ; FINAL:inst|display:U4|Horiz_Count[0] ; FINAL:inst|display:U4|Vert_Count[7]                                                                      ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.385 ns                 ; 6.570 ns                ;
; 32.815 ns                               ; 145.65 MHz ( period = 6.866 ns )                    ; FINAL:inst|display:U4|Horiz_Count[0] ; FINAL:inst|display:U4|Vert_Count[8]                                                                      ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.385 ns                 ; 6.570 ns                ;
; 32.822 ns                               ; 145.79 MHz ( period = 6.859 ns )                    ; FINAL:inst|display:U4|Horiz_Count[5] ; FINAL:inst|display:U4|row_address[7]                                                                     ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.420 ns                 ; 6.598 ns                ;
; 32.822 ns                               ; 145.79 MHz ( period = 6.859 ns )                    ; FINAL:inst|display:U4|Horiz_Count[5] ; FINAL:inst|display:U4|row_address[3]                                                                     ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.420 ns                 ; 6.598 ns                ;
; 32.822 ns                               ; 145.79 MHz ( period = 6.859 ns )                    ; FINAL:inst|display:U4|Horiz_Count[5] ; FINAL:inst|display:U4|row_address[2]                                                                     ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.420 ns                 ; 6.598 ns                ;
; 32.822 ns                               ; 145.79 MHz ( period = 6.859 ns )                    ; FINAL:inst|display:U4|Horiz_Count[5] ; FINAL:inst|display:U4|row_address[0]                                                                     ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.420 ns                 ; 6.598 ns                ;
; 32.822 ns                               ; 145.79 MHz ( period = 6.859 ns )                    ; FINAL:inst|display:U4|Horiz_Count[5] ; FINAL:inst|display:U4|row_address[1]                                                                     ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.420 ns                 ; 6.598 ns                ;
; 32.822 ns                               ; 145.79 MHz ( period = 6.859 ns )                    ; FINAL:inst|display:U4|Horiz_Count[5] ; FINAL:inst|display:U4|row_address[4]                                                                     ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.420 ns                 ; 6.598 ns                ;
; 32.822 ns                               ; 145.79 MHz ( period = 6.859 ns )                    ; FINAL:inst|display:U4|Horiz_Count[5] ; FINAL:inst|display:U4|row_address[5]                                                                     ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.420 ns                 ; 6.598 ns                ;
; 32.822 ns                               ; 145.79 MHz ( period = 6.859 ns )                    ; FINAL:inst|display:U4|Horiz_Count[5] ; FINAL:inst|display:U4|row_count[0]                                                                       ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.420 ns                 ; 6.598 ns                ;
; 32.822 ns                               ; 145.79 MHz ( period = 6.859 ns )                    ; FINAL:inst|display:U4|Horiz_Count[5] ; FINAL:inst|display:U4|row_count[1]                                                                       ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.420 ns                 ; 6.598 ns                ;
; 32.822 ns                               ; 145.79 MHz ( period = 6.859 ns )                    ; FINAL:inst|display:U4|Horiz_Count[5] ; FINAL:inst|display:U4|row_count[2]                                                                       ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.420 ns                 ; 6.598 ns                ;
; 32.836 ns                               ; 146.09 MHz ( period = 6.845 ns )                    ; FINAL:inst|display:U4|row_count[0]   ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.375 ns                 ; 6.539 ns                ;
; 32.839 ns                               ; 146.16 MHz ( period = 6.842 ns )                    ; FINAL:inst|display:U4|Horiz_Count[5] ; FINAL:inst|display:U4|Vert_Count[0]                                                                      ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.385 ns                 ; 6.546 ns                ;
; 32.839 ns                               ; 146.16 MHz ( period = 6.842 ns )                    ; FINAL:inst|display:U4|Horiz_Count[5] ; FINAL:inst|display:U4|Vert_Count[1]                                                                      ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.385 ns                 ; 6.546 ns                ;
; 32.839 ns                               ; 146.16 MHz ( period = 6.842 ns )                    ; FINAL:inst|display:U4|Horiz_Count[5] ; FINAL:inst|display:U4|Vert_Count[9]                                                                      ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.385 ns                 ; 6.546 ns                ;
; 32.839 ns                               ; 146.16 MHz ( period = 6.842 ns )                    ; FINAL:inst|display:U4|Horiz_Count[5] ; FINAL:inst|display:U4|Vert_Count[4]                                                                      ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.385 ns                 ; 6.546 ns                ;
; 32.839 ns                               ; 146.16 MHz ( period = 6.842 ns )                    ; FINAL:inst|display:U4|Horiz_Count[5] ; FINAL:inst|display:U4|Vert_Count[3]                                                                      ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.385 ns                 ; 6.546 ns                ;
; 32.839 ns                               ; 146.16 MHz ( period = 6.842 ns )                    ; FINAL:inst|display:U4|Horiz_Count[5] ; FINAL:inst|display:U4|Vert_Count[2]                                                                      ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.385 ns                 ; 6.546 ns                ;
; 32.839 ns                               ; 146.16 MHz ( period = 6.842 ns )                    ; FINAL:inst|display:U4|Horiz_Count[5] ; FINAL:inst|display:U4|Vert_Count[5]                                                                      ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.385 ns                 ; 6.546 ns                ;
; 32.839 ns                               ; 146.16 MHz ( period = 6.842 ns )                    ; FINAL:inst|display:U4|Horiz_Count[5] ; FINAL:inst|display:U4|Vert_Count[6]                                                                      ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.385 ns                 ; 6.546 ns                ;
; 32.839 ns                               ; 146.16 MHz ( period = 6.842 ns )                    ; FINAL:inst|display:U4|Horiz_Count[5] ; FINAL:inst|display:U4|Vert_Count[7]                                                                      ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.385 ns                 ; 6.546 ns                ;
; 32.839 ns                               ; 146.16 MHz ( period = 6.842 ns )                    ; FINAL:inst|display:U4|Horiz_Count[5] ; FINAL:inst|display:U4|Vert_Count[8]                                                                      ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.385 ns                 ; 6.546 ns                ;
; 32.842 ns                               ; 146.22 MHz ( period = 6.839 ns )                    ; FINAL:inst|display:U4|row_count[0]   ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg2 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.375 ns                 ; 6.533 ns                ;
; 32.873 ns                               ; 146.89 MHz ( period = 6.808 ns )                    ; FINAL:inst|display:U4|Horiz_Count[1] ; FINAL:inst|display:U4|col_address[3]                                                                     ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.385 ns                 ; 6.512 ns                ;
; 32.873 ns                               ; 146.89 MHz ( period = 6.808 ns )                    ; FINAL:inst|display:U4|Horiz_Count[1] ; FINAL:inst|display:U4|col_address[2]                                                                     ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.385 ns                 ; 6.512 ns                ;
; 32.873 ns                               ; 146.89 MHz ( period = 6.808 ns )                    ; FINAL:inst|display:U4|Horiz_Count[1] ; FINAL:inst|display:U4|col_address[1]                                                                     ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.385 ns                 ; 6.512 ns                ;
; 32.873 ns                               ; 146.89 MHz ( period = 6.808 ns )                    ; FINAL:inst|display:U4|Horiz_Count[1] ; FINAL:inst|display:U4|col_address[0]                                                                     ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.385 ns                 ; 6.512 ns                ;
; 32.873 ns                               ; 146.89 MHz ( period = 6.808 ns )                    ; FINAL:inst|display:U4|Horiz_Count[1] ; FINAL:inst|display:U4|col_address[5]                                                                     ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.385 ns                 ; 6.512 ns                ;
; 32.873 ns                               ; 146.89 MHz ( period = 6.808 ns )                    ; FINAL:inst|display:U4|Horiz_Count[1] ; FINAL:inst|display:U4|col_address[4]                                                                     ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.385 ns                 ; 6.512 ns                ;
; 32.873 ns                               ; 146.89 MHz ( period = 6.808 ns )                    ; FINAL:inst|display:U4|Horiz_Count[1] ; FINAL:inst|display:U4|col_address[6]                                                                     ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.385 ns                 ; 6.512 ns                ;
; 32.873 ns                               ; 146.89 MHz ( period = 6.808 ns )                    ; FINAL:inst|display:U4|Horiz_Count[1] ; FINAL:inst|display:U4|col_address[7]                                                                     ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.385 ns                 ; 6.512 ns                ;
; 32.877 ns                               ; 146.97 MHz ( period = 6.804 ns )                    ; FINAL:inst|display:U4|Vert_Count[2]  ; FINAL:inst|display:U4|row_address[6]                                                                     ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.455 ns                 ; 6.578 ns                ;
; 32.893 ns                               ; 147.32 MHz ( period = 6.788 ns )                    ; FINAL:inst|display:U4|Vert_Count[6]  ; FINAL:inst|display:U4|row_address[7]                                                                     ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.455 ns                 ; 6.562 ns                ;
; 32.893 ns                               ; 147.32 MHz ( period = 6.788 ns )                    ; FINAL:inst|display:U4|Vert_Count[6]  ; FINAL:inst|display:U4|row_address[3]                                                                     ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.455 ns                 ; 6.562 ns                ;
; 32.893 ns                               ; 147.32 MHz ( period = 6.788 ns )                    ; FINAL:inst|display:U4|Vert_Count[6]  ; FINAL:inst|display:U4|row_address[2]                                                                     ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 39.681 ns                   ; 39.455 ns                 ; 6.562 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                      ;                                                                                                          ;                                                                       ;                                                                       ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK48'                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------+-------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                               ; To                                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------+-------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 4.041 ns                                ; 59.55 MHz ( period = 16.792 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[4]  ; FINAL:inst|PING:U3|b[1]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 16.531 ns               ;
; 4.041 ns                                ; 59.55 MHz ( period = 16.792 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[4]  ; FINAL:inst|PING:U3|b[2]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 16.531 ns               ;
; 4.043 ns                                ; 59.56 MHz ( period = 16.790 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[3]  ; FINAL:inst|PING:U3|b[1]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 16.529 ns               ;
; 4.043 ns                                ; 59.56 MHz ( period = 16.790 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[3]  ; FINAL:inst|PING:U3|b[2]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 16.529 ns               ;
; 4.074 ns                                ; 59.67 MHz ( period = 16.759 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[2]  ; FINAL:inst|PING:U3|b[1]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 16.498 ns               ;
; 4.074 ns                                ; 59.67 MHz ( period = 16.759 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[2]  ; FINAL:inst|PING:U3|b[2]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 16.498 ns               ;
; 4.274 ns                                ; 60.39 MHz ( period = 16.559 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[0]  ; FINAL:inst|PING:U3|b[1]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 16.298 ns               ;
; 4.274 ns                                ; 60.39 MHz ( period = 16.559 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[0]  ; FINAL:inst|PING:U3|b[2]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 16.298 ns               ;
; 4.347 ns                                ; 60.66 MHz ( period = 16.486 ns )                    ; FINAL:inst|PING:U3|STEP[2]         ; FINAL:inst|PING:U3|b[1]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 16.225 ns               ;
; 4.347 ns                                ; 60.66 MHz ( period = 16.486 ns )                    ; FINAL:inst|PING:U3|STEP[2]         ; FINAL:inst|PING:U3|b[2]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 16.225 ns               ;
; 4.476 ns                                ; 61.14 MHz ( period = 16.357 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[4]  ; FINAL:inst|PING:U3|STATE.score_inc_1      ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 16.062 ns               ;
; 4.478 ns                                ; 61.14 MHz ( period = 16.355 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[3]  ; FINAL:inst|PING:U3|STATE.score_inc_1      ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 16.060 ns               ;
; 4.509 ns                                ; 61.26 MHz ( period = 16.324 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[2]  ; FINAL:inst|PING:U3|STATE.score_inc_1      ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 16.029 ns               ;
; 4.563 ns                                ; 61.46 MHz ( period = 16.270 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[4]  ; FINAL:inst|PING:U3|STATE.position_state_2 ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 15.975 ns               ;
; 4.565 ns                                ; 61.47 MHz ( period = 16.268 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[3]  ; FINAL:inst|PING:U3|STATE.position_state_2 ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 15.973 ns               ;
; 4.596 ns                                ; 61.59 MHz ( period = 16.237 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[2]  ; FINAL:inst|PING:U3|STATE.position_state_2 ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 15.942 ns               ;
; 4.596 ns                                ; 61.59 MHz ( period = 16.237 ns )                    ; FINAL:inst|PING:U3|STEP[0]         ; FINAL:inst|PING:U3|b[1]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 15.976 ns               ;
; 4.596 ns                                ; 61.59 MHz ( period = 16.237 ns )                    ; FINAL:inst|PING:U3|STEP[0]         ; FINAL:inst|PING:U3|b[2]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 15.976 ns               ;
; 4.621 ns                                ; 61.68 MHz ( period = 16.212 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[4]  ; FINAL:inst|PING:U3|STATE.position_state_1 ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 15.917 ns               ;
; 4.623 ns                                ; 61.69 MHz ( period = 16.210 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[4]  ; FINAL:inst|PING:U3|STATE.score_inc_2      ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 15.915 ns               ;
; 4.623 ns                                ; 61.69 MHz ( period = 16.210 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[3]  ; FINAL:inst|PING:U3|STATE.position_state_1 ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 15.915 ns               ;
; 4.625 ns                                ; 61.70 MHz ( period = 16.208 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[3]  ; FINAL:inst|PING:U3|STATE.score_inc_2      ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 15.913 ns               ;
; 4.654 ns                                ; 61.81 MHz ( period = 16.179 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[2]  ; FINAL:inst|PING:U3|STATE.position_state_1 ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 15.884 ns               ;
; 4.656 ns                                ; 61.82 MHz ( period = 16.177 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[2]  ; FINAL:inst|PING:U3|STATE.score_inc_2      ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 15.882 ns               ;
; 4.696 ns                                ; 61.97 MHz ( period = 16.137 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[4]  ; FINAL:inst|PING:U3|a[0]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 15.842 ns               ;
; 4.696 ns                                ; 61.97 MHz ( period = 16.137 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[4]  ; FINAL:inst|PING:U3|a[1]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 15.842 ns               ;
; 4.696 ns                                ; 61.97 MHz ( period = 16.137 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[4]  ; FINAL:inst|PING:U3|a[2]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 15.842 ns               ;
; 4.698 ns                                ; 61.98 MHz ( period = 16.135 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[3]  ; FINAL:inst|PING:U3|a[0]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 15.840 ns               ;
; 4.698 ns                                ; 61.98 MHz ( period = 16.135 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[3]  ; FINAL:inst|PING:U3|a[1]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 15.840 ns               ;
; 4.698 ns                                ; 61.98 MHz ( period = 16.135 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[3]  ; FINAL:inst|PING:U3|a[2]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 15.840 ns               ;
; 4.701 ns                                ; 61.99 MHz ( period = 16.132 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[2] ; FINAL:inst|PING:U3|b[1]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.535 ns                 ; 15.834 ns               ;
; 4.701 ns                                ; 61.99 MHz ( period = 16.132 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[2] ; FINAL:inst|PING:U3|b[2]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.535 ns                 ; 15.834 ns               ;
; 4.709 ns                                ; 62.02 MHz ( period = 16.124 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[0]  ; FINAL:inst|PING:U3|STATE.score_inc_1      ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 15.829 ns               ;
; 4.729 ns                                ; 62.10 MHz ( period = 16.104 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[2]  ; FINAL:inst|PING:U3|a[0]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 15.809 ns               ;
; 4.729 ns                                ; 62.10 MHz ( period = 16.104 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[2]  ; FINAL:inst|PING:U3|a[1]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 15.809 ns               ;
; 4.729 ns                                ; 62.10 MHz ( period = 16.104 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[2]  ; FINAL:inst|PING:U3|a[2]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 15.809 ns               ;
; 4.782 ns                                ; 62.30 MHz ( period = 16.051 ns )                    ; FINAL:inst|PING:U3|STEP[2]         ; FINAL:inst|PING:U3|STATE.score_inc_1      ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 15.756 ns               ;
; 4.796 ns                                ; 62.36 MHz ( period = 16.037 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[0]  ; FINAL:inst|PING:U3|STATE.position_state_2 ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 15.742 ns               ;
; 4.797 ns                                ; 62.36 MHz ( period = 16.036 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[1]  ; FINAL:inst|PING:U3|b[1]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 15.775 ns               ;
; 4.797 ns                                ; 62.36 MHz ( period = 16.036 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[1]  ; FINAL:inst|PING:U3|b[2]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 15.775 ns               ;
; 4.828 ns                                ; 62.48 MHz ( period = 16.005 ns )                    ; FINAL:inst|PING:U3|STEP[1]         ; FINAL:inst|PING:U3|b[1]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 15.744 ns               ;
; 4.828 ns                                ; 62.48 MHz ( period = 16.005 ns )                    ; FINAL:inst|PING:U3|STEP[1]         ; FINAL:inst|PING:U3|b[2]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 15.744 ns               ;
; 4.854 ns                                ; 62.58 MHz ( period = 15.979 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[0]  ; FINAL:inst|PING:U3|STATE.position_state_1 ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 15.684 ns               ;
; 4.856 ns                                ; 62.59 MHz ( period = 15.977 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[0]  ; FINAL:inst|PING:U3|STATE.score_inc_2      ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 15.682 ns               ;
; 4.865 ns                                ; 62.63 MHz ( period = 15.968 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[5]  ; FINAL:inst|PING:U3|b[1]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.606 ns                 ; 15.741 ns               ;
; 4.865 ns                                ; 62.63 MHz ( period = 15.968 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[5]  ; FINAL:inst|PING:U3|b[2]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.606 ns                 ; 15.741 ns               ;
; 4.869 ns                                ; 62.64 MHz ( period = 15.964 ns )                    ; FINAL:inst|PING:U3|STEP[2]         ; FINAL:inst|PING:U3|STATE.position_state_2 ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 15.669 ns               ;
; 4.927 ns                                ; 62.87 MHz ( period = 15.906 ns )                    ; FINAL:inst|PING:U3|STEP[2]         ; FINAL:inst|PING:U3|STATE.position_state_1 ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 15.611 ns               ;
; 4.929 ns                                ; 62.88 MHz ( period = 15.904 ns )                    ; FINAL:inst|PING:U3|STEP[2]         ; FINAL:inst|PING:U3|STATE.score_inc_2      ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 15.609 ns               ;
; 4.929 ns                                ; 62.88 MHz ( period = 15.904 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[0]  ; FINAL:inst|PING:U3|a[0]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 15.609 ns               ;
; 4.929 ns                                ; 62.88 MHz ( period = 15.904 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[0]  ; FINAL:inst|PING:U3|a[1]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 15.609 ns               ;
; 4.929 ns                                ; 62.88 MHz ( period = 15.904 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[0]  ; FINAL:inst|PING:U3|a[2]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 15.609 ns               ;
; 4.950 ns                                ; 62.96 MHz ( period = 15.883 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[4] ; FINAL:inst|PING:U3|b[1]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.606 ns                 ; 15.656 ns               ;
; 4.950 ns                                ; 62.96 MHz ( period = 15.883 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[4] ; FINAL:inst|PING:U3|b[2]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.606 ns                 ; 15.656 ns               ;
; 5.002 ns                                ; 63.17 MHz ( period = 15.831 ns )                    ; FINAL:inst|PING:U3|STEP[2]         ; FINAL:inst|PING:U3|a[0]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 15.536 ns               ;
; 5.002 ns                                ; 63.17 MHz ( period = 15.831 ns )                    ; FINAL:inst|PING:U3|STEP[2]         ; FINAL:inst|PING:U3|a[1]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 15.536 ns               ;
; 5.002 ns                                ; 63.17 MHz ( period = 15.831 ns )                    ; FINAL:inst|PING:U3|STEP[2]         ; FINAL:inst|PING:U3|a[2]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 15.536 ns               ;
; 5.031 ns                                ; 63.28 MHz ( period = 15.802 ns )                    ; FINAL:inst|PING:U3|STEP[0]         ; FINAL:inst|PING:U3|STATE.score_inc_1      ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 15.507 ns               ;
; 5.043 ns                                ; 63.33 MHz ( period = 15.790 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[5] ; FINAL:inst|PING:U3|b[1]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.606 ns                 ; 15.563 ns               ;
; 5.043 ns                                ; 63.33 MHz ( period = 15.790 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[5] ; FINAL:inst|PING:U3|b[2]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.606 ns                 ; 15.563 ns               ;
; 5.071 ns                                ; 63.44 MHz ( period = 15.762 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[3] ; FINAL:inst|PING:U3|b[1]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.606 ns                 ; 15.535 ns               ;
; 5.071 ns                                ; 63.44 MHz ( period = 15.762 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[3] ; FINAL:inst|PING:U3|b[2]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.606 ns                 ; 15.535 ns               ;
; 5.087 ns                                ; 63.51 MHz ( period = 15.746 ns )                    ; FINAL:inst|PING:U3|STEP[3]         ; FINAL:inst|PING:U3|b[1]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 15.485 ns               ;
; 5.087 ns                                ; 63.51 MHz ( period = 15.746 ns )                    ; FINAL:inst|PING:U3|STEP[3]         ; FINAL:inst|PING:U3|b[2]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 15.485 ns               ;
; 5.116 ns                                ; 63.63 MHz ( period = 15.717 ns )                    ; FINAL:inst|PING:U3|STEP[4]         ; FINAL:inst|PING:U3|b[1]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 15.456 ns               ;
; 5.116 ns                                ; 63.63 MHz ( period = 15.717 ns )                    ; FINAL:inst|PING:U3|STEP[4]         ; FINAL:inst|PING:U3|b[2]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 15.456 ns               ;
; 5.118 ns                                ; 63.63 MHz ( period = 15.715 ns )                    ; FINAL:inst|PING:U3|STEP[0]         ; FINAL:inst|PING:U3|STATE.position_state_2 ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 15.420 ns               ;
; 5.136 ns                                ; 63.71 MHz ( period = 15.697 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[2] ; FINAL:inst|PING:U3|STATE.score_inc_1      ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.501 ns                 ; 15.365 ns               ;
; 5.158 ns                                ; 63.80 MHz ( period = 15.675 ns )                    ; FINAL:inst|PING:U3|STEP[5]         ; FINAL:inst|PING:U3|b[1]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 15.414 ns               ;
; 5.158 ns                                ; 63.80 MHz ( period = 15.675 ns )                    ; FINAL:inst|PING:U3|STEP[5]         ; FINAL:inst|PING:U3|b[2]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 15.414 ns               ;
; 5.176 ns                                ; 63.87 MHz ( period = 15.657 ns )                    ; FINAL:inst|PING:U3|STEP[0]         ; FINAL:inst|PING:U3|STATE.position_state_1 ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 15.362 ns               ;
; 5.178 ns                                ; 63.88 MHz ( period = 15.655 ns )                    ; FINAL:inst|PING:U3|STEP[0]         ; FINAL:inst|PING:U3|STATE.score_inc_2      ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 15.360 ns               ;
; 5.223 ns                                ; 64.06 MHz ( period = 15.610 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[2] ; FINAL:inst|PING:U3|STATE.position_state_2 ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.501 ns                 ; 15.278 ns               ;
; 5.232 ns                                ; 64.10 MHz ( period = 15.601 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[1]  ; FINAL:inst|PING:U3|STATE.score_inc_1      ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 15.306 ns               ;
; 5.251 ns                                ; 64.18 MHz ( period = 15.582 ns )                    ; FINAL:inst|PING:U3|STEP[0]         ; FINAL:inst|PING:U3|a[0]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 15.287 ns               ;
; 5.251 ns                                ; 64.18 MHz ( period = 15.582 ns )                    ; FINAL:inst|PING:U3|STEP[0]         ; FINAL:inst|PING:U3|a[1]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 15.287 ns               ;
; 5.251 ns                                ; 64.18 MHz ( period = 15.582 ns )                    ; FINAL:inst|PING:U3|STEP[0]         ; FINAL:inst|PING:U3|a[2]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 15.287 ns               ;
; 5.263 ns                                ; 64.23 MHz ( period = 15.570 ns )                    ; FINAL:inst|PING:U3|STEP[1]         ; FINAL:inst|PING:U3|STATE.score_inc_1      ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 15.275 ns               ;
; 5.266 ns                                ; 64.24 MHz ( period = 15.567 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[6]  ; FINAL:inst|PING:U3|b[1]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 15.306 ns               ;
; 5.266 ns                                ; 64.24 MHz ( period = 15.567 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[6]  ; FINAL:inst|PING:U3|b[2]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 15.306 ns               ;
; 5.281 ns                                ; 64.30 MHz ( period = 15.552 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[2] ; FINAL:inst|PING:U3|STATE.position_state_1 ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.501 ns                 ; 15.220 ns               ;
; 5.283 ns                                ; 64.31 MHz ( period = 15.550 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[2] ; FINAL:inst|PING:U3|STATE.score_inc_2      ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.501 ns                 ; 15.218 ns               ;
; 5.300 ns                                ; 64.38 MHz ( period = 15.533 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[5]  ; FINAL:inst|PING:U3|STATE.score_inc_1      ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 15.272 ns               ;
; 5.319 ns                                ; 64.46 MHz ( period = 15.514 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[1]  ; FINAL:inst|PING:U3|STATE.position_state_2 ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 15.219 ns               ;
; 5.350 ns                                ; 64.59 MHz ( period = 15.483 ns )                    ; FINAL:inst|PING:U3|STEP[1]         ; FINAL:inst|PING:U3|STATE.position_state_2 ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 15.188 ns               ;
; 5.356 ns                                ; 64.61 MHz ( period = 15.477 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[2] ; FINAL:inst|PING:U3|a[0]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.501 ns                 ; 15.145 ns               ;
; 5.356 ns                                ; 64.61 MHz ( period = 15.477 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[2] ; FINAL:inst|PING:U3|a[1]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.501 ns                 ; 15.145 ns               ;
; 5.356 ns                                ; 64.61 MHz ( period = 15.477 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[2] ; FINAL:inst|PING:U3|a[2]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.501 ns                 ; 15.145 ns               ;
; 5.377 ns                                ; 64.70 MHz ( period = 15.456 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[1]  ; FINAL:inst|PING:U3|STATE.position_state_1 ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 15.161 ns               ;
; 5.379 ns                                ; 64.71 MHz ( period = 15.454 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[1]  ; FINAL:inst|PING:U3|STATE.score_inc_2      ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 15.159 ns               ;
; 5.385 ns                                ; 64.73 MHz ( period = 15.448 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[4] ; FINAL:inst|PING:U3|STATE.score_inc_1      ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 15.187 ns               ;
; 5.387 ns                                ; 64.74 MHz ( period = 15.446 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[5]  ; FINAL:inst|PING:U3|STATE.position_state_2 ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 15.185 ns               ;
; 5.408 ns                                ; 64.83 MHz ( period = 15.425 ns )                    ; FINAL:inst|PING:U3|STEP[1]         ; FINAL:inst|PING:U3|STATE.position_state_1 ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 15.130 ns               ;
; 5.410 ns                                ; 64.84 MHz ( period = 15.423 ns )                    ; FINAL:inst|PING:U3|STEP[1]         ; FINAL:inst|PING:U3|STATE.score_inc_2      ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 15.128 ns               ;
; 5.445 ns                                ; 64.99 MHz ( period = 15.388 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[5]  ; FINAL:inst|PING:U3|STATE.position_state_1 ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 15.127 ns               ;
; 5.447 ns                                ; 64.99 MHz ( period = 15.386 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[5]  ; FINAL:inst|PING:U3|STATE.score_inc_2      ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 15.125 ns               ;
; 5.452 ns                                ; 65.02 MHz ( period = 15.381 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[1]  ; FINAL:inst|PING:U3|a[0]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 15.086 ns               ;
; 5.452 ns                                ; 65.02 MHz ( period = 15.381 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[1]  ; FINAL:inst|PING:U3|a[1]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 15.086 ns               ;
; 5.452 ns                                ; 65.02 MHz ( period = 15.381 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[1]  ; FINAL:inst|PING:U3|a[2]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 15.086 ns               ;
; 5.472 ns                                ; 65.10 MHz ( period = 15.361 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[4] ; FINAL:inst|PING:U3|STATE.position_state_2 ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 15.100 ns               ;
; 5.478 ns                                ; 65.13 MHz ( period = 15.355 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[5] ; FINAL:inst|PING:U3|STATE.score_inc_1      ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 15.094 ns               ;
; 5.483 ns                                ; 65.15 MHz ( period = 15.350 ns )                    ; FINAL:inst|PING:U3|STEP[1]         ; FINAL:inst|PING:U3|a[0]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 15.055 ns               ;
; 5.483 ns                                ; 65.15 MHz ( period = 15.350 ns )                    ; FINAL:inst|PING:U3|STEP[1]         ; FINAL:inst|PING:U3|a[1]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 15.055 ns               ;
; 5.483 ns                                ; 65.15 MHz ( period = 15.350 ns )                    ; FINAL:inst|PING:U3|STEP[1]         ; FINAL:inst|PING:U3|a[2]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 15.055 ns               ;
; 5.492 ns                                ; 65.18 MHz ( period = 15.341 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[1] ; FINAL:inst|PING:U3|b[1]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 15.080 ns               ;
; 5.492 ns                                ; 65.18 MHz ( period = 15.341 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[1] ; FINAL:inst|PING:U3|b[2]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 15.080 ns               ;
; 5.506 ns                                ; 65.24 MHz ( period = 15.327 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[3] ; FINAL:inst|PING:U3|STATE.score_inc_1      ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 15.066 ns               ;
; 5.520 ns                                ; 65.30 MHz ( period = 15.313 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[5]  ; FINAL:inst|PING:U3|a[0]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 15.052 ns               ;
; 5.520 ns                                ; 65.30 MHz ( period = 15.313 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[5]  ; FINAL:inst|PING:U3|a[1]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 15.052 ns               ;
; 5.520 ns                                ; 65.30 MHz ( period = 15.313 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[5]  ; FINAL:inst|PING:U3|a[2]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 15.052 ns               ;
; 5.522 ns                                ; 65.31 MHz ( period = 15.311 ns )                    ; FINAL:inst|PING:U3|STEP[3]         ; FINAL:inst|PING:U3|STATE.score_inc_1      ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 15.016 ns               ;
; 5.530 ns                                ; 65.35 MHz ( period = 15.303 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[4] ; FINAL:inst|PING:U3|STATE.position_state_1 ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 15.042 ns               ;
; 5.532 ns                                ; 65.36 MHz ( period = 15.301 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[4] ; FINAL:inst|PING:U3|STATE.score_inc_2      ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 15.040 ns               ;
; 5.543 ns                                ; 65.40 MHz ( period = 15.290 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[4]  ; FINAL:inst|PING:U3|b[0]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 15.029 ns               ;
; 5.545 ns                                ; 65.41 MHz ( period = 15.288 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[3]  ; FINAL:inst|PING:U3|b[0]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 15.027 ns               ;
; 5.551 ns                                ; 65.44 MHz ( period = 15.282 ns )                    ; FINAL:inst|PING:U3|STEP[4]         ; FINAL:inst|PING:U3|STATE.score_inc_1      ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 14.987 ns               ;
; 5.565 ns                                ; 65.50 MHz ( period = 15.268 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[5] ; FINAL:inst|PING:U3|STATE.position_state_2 ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 15.007 ns               ;
; 5.576 ns                                ; 65.54 MHz ( period = 15.257 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[2]  ; FINAL:inst|PING:U3|b[0]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 14.996 ns               ;
; 5.581 ns                                ; 65.57 MHz ( period = 15.252 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[0] ; FINAL:inst|PING:U3|b[1]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 14.991 ns               ;
; 5.581 ns                                ; 65.57 MHz ( period = 15.252 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[0] ; FINAL:inst|PING:U3|b[2]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 14.991 ns               ;
; 5.593 ns                                ; 65.62 MHz ( period = 15.240 ns )                    ; FINAL:inst|PING:U3|STEP[5]         ; FINAL:inst|PING:U3|STATE.score_inc_1      ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 14.945 ns               ;
; 5.593 ns                                ; 65.62 MHz ( period = 15.240 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[3] ; FINAL:inst|PING:U3|STATE.position_state_2 ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 14.979 ns               ;
; 5.605 ns                                ; 65.67 MHz ( period = 15.228 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[4] ; FINAL:inst|PING:U3|a[0]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 14.967 ns               ;
; 5.605 ns                                ; 65.67 MHz ( period = 15.228 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[4] ; FINAL:inst|PING:U3|a[1]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 14.967 ns               ;
; 5.605 ns                                ; 65.67 MHz ( period = 15.228 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[4] ; FINAL:inst|PING:U3|a[2]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 14.967 ns               ;
; 5.609 ns                                ; 65.69 MHz ( period = 15.224 ns )                    ; FINAL:inst|PING:U3|STEP[3]         ; FINAL:inst|PING:U3|STATE.position_state_2 ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 14.929 ns               ;
; 5.623 ns                                ; 65.75 MHz ( period = 15.210 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[5] ; FINAL:inst|PING:U3|STATE.position_state_1 ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 14.949 ns               ;
; 5.625 ns                                ; 65.75 MHz ( period = 15.208 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[5] ; FINAL:inst|PING:U3|STATE.score_inc_2      ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 14.947 ns               ;
; 5.638 ns                                ; 65.81 MHz ( period = 15.195 ns )                    ; FINAL:inst|PING:U3|STEP[4]         ; FINAL:inst|PING:U3|STATE.position_state_2 ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 14.900 ns               ;
; 5.651 ns                                ; 65.87 MHz ( period = 15.182 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[3] ; FINAL:inst|PING:U3|STATE.position_state_1 ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 14.921 ns               ;
; 5.653 ns                                ; 65.88 MHz ( period = 15.180 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[3] ; FINAL:inst|PING:U3|STATE.score_inc_2      ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 14.919 ns               ;
; 5.667 ns                                ; 65.94 MHz ( period = 15.166 ns )                    ; FINAL:inst|PING:U3|STEP[3]         ; FINAL:inst|PING:U3|STATE.position_state_1 ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 14.871 ns               ;
; 5.669 ns                                ; 65.95 MHz ( period = 15.164 ns )                    ; FINAL:inst|PING:U3|STEP[3]         ; FINAL:inst|PING:U3|STATE.score_inc_2      ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 14.869 ns               ;
; 5.680 ns                                ; 65.99 MHz ( period = 15.153 ns )                    ; FINAL:inst|PING:U3|STEP[5]         ; FINAL:inst|PING:U3|STATE.position_state_2 ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 14.858 ns               ;
; 5.696 ns                                ; 66.06 MHz ( period = 15.137 ns )                    ; FINAL:inst|PING:U3|STEP[4]         ; FINAL:inst|PING:U3|STATE.position_state_1 ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 14.842 ns               ;
; 5.698 ns                                ; 66.07 MHz ( period = 15.135 ns )                    ; FINAL:inst|PING:U3|STEP[4]         ; FINAL:inst|PING:U3|STATE.score_inc_2      ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 14.840 ns               ;
; 5.698 ns                                ; 66.07 MHz ( period = 15.135 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[5] ; FINAL:inst|PING:U3|a[0]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 14.874 ns               ;
; 5.698 ns                                ; 66.07 MHz ( period = 15.135 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[5] ; FINAL:inst|PING:U3|a[1]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 14.874 ns               ;
; 5.698 ns                                ; 66.07 MHz ( period = 15.135 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[5] ; FINAL:inst|PING:U3|a[2]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 14.874 ns               ;
; 5.701 ns                                ; 66.09 MHz ( period = 15.132 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[6]  ; FINAL:inst|PING:U3|STATE.score_inc_1      ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 14.837 ns               ;
; 5.726 ns                                ; 66.19 MHz ( period = 15.107 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[3] ; FINAL:inst|PING:U3|a[0]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 14.846 ns               ;
; 5.726 ns                                ; 66.19 MHz ( period = 15.107 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[3] ; FINAL:inst|PING:U3|a[1]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 14.846 ns               ;
; 5.726 ns                                ; 66.19 MHz ( period = 15.107 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[3] ; FINAL:inst|PING:U3|a[2]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 14.846 ns               ;
; 5.738 ns                                ; 66.25 MHz ( period = 15.095 ns )                    ; FINAL:inst|PING:U3|STEP[5]         ; FINAL:inst|PING:U3|STATE.position_state_1 ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 14.800 ns               ;
; 5.740 ns                                ; 66.26 MHz ( period = 15.093 ns )                    ; FINAL:inst|PING:U3|STEP[5]         ; FINAL:inst|PING:U3|STATE.score_inc_2      ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 14.798 ns               ;
; 5.742 ns                                ; 66.26 MHz ( period = 15.091 ns )                    ; FINAL:inst|PING:U3|STEP[3]         ; FINAL:inst|PING:U3|a[0]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 14.796 ns               ;
; 5.742 ns                                ; 66.26 MHz ( period = 15.091 ns )                    ; FINAL:inst|PING:U3|STEP[3]         ; FINAL:inst|PING:U3|a[1]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 14.796 ns               ;
; 5.742 ns                                ; 66.26 MHz ( period = 15.091 ns )                    ; FINAL:inst|PING:U3|STEP[3]         ; FINAL:inst|PING:U3|a[2]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 14.796 ns               ;
; 5.771 ns                                ; 66.39 MHz ( period = 15.062 ns )                    ; FINAL:inst|PING:U3|STEP[4]         ; FINAL:inst|PING:U3|a[0]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 14.767 ns               ;
; 5.771 ns                                ; 66.39 MHz ( period = 15.062 ns )                    ; FINAL:inst|PING:U3|STEP[4]         ; FINAL:inst|PING:U3|a[1]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 14.767 ns               ;
; 5.771 ns                                ; 66.39 MHz ( period = 15.062 ns )                    ; FINAL:inst|PING:U3|STEP[4]         ; FINAL:inst|PING:U3|a[2]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 14.767 ns               ;
; 5.776 ns                                ; 66.41 MHz ( period = 15.057 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[0]  ; FINAL:inst|PING:U3|b[0]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 14.796 ns               ;
; 5.788 ns                                ; 66.47 MHz ( period = 15.045 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[6]  ; FINAL:inst|PING:U3|STATE.position_state_2 ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 14.750 ns               ;
; 5.813 ns                                ; 66.58 MHz ( period = 15.020 ns )                    ; FINAL:inst|PING:U3|STEP[5]         ; FINAL:inst|PING:U3|a[0]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 14.725 ns               ;
; 5.813 ns                                ; 66.58 MHz ( period = 15.020 ns )                    ; FINAL:inst|PING:U3|STEP[5]         ; FINAL:inst|PING:U3|a[1]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 14.725 ns               ;
; 5.813 ns                                ; 66.58 MHz ( period = 15.020 ns )                    ; FINAL:inst|PING:U3|STEP[5]         ; FINAL:inst|PING:U3|a[2]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 14.725 ns               ;
; 5.846 ns                                ; 66.72 MHz ( period = 14.987 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[6]  ; FINAL:inst|PING:U3|STATE.position_state_1 ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 14.692 ns               ;
; 5.848 ns                                ; 66.73 MHz ( period = 14.985 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[6]  ; FINAL:inst|PING:U3|STATE.score_inc_2      ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 14.690 ns               ;
; 5.849 ns                                ; 66.74 MHz ( period = 14.984 ns )                    ; FINAL:inst|PING:U3|STEP[2]         ; FINAL:inst|PING:U3|b[0]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 14.723 ns               ;
; 5.921 ns                                ; 67.06 MHz ( period = 14.912 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[6]  ; FINAL:inst|PING:U3|a[0]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 14.617 ns               ;
; 5.921 ns                                ; 67.06 MHz ( period = 14.912 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[6]  ; FINAL:inst|PING:U3|a[1]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 14.617 ns               ;
; 5.921 ns                                ; 67.06 MHz ( period = 14.912 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[6]  ; FINAL:inst|PING:U3|a[2]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 14.617 ns               ;
; 5.927 ns                                ; 67.09 MHz ( period = 14.906 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[1] ; FINAL:inst|PING:U3|STATE.score_inc_1      ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 14.611 ns               ;
; 6.014 ns                                ; 67.48 MHz ( period = 14.819 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[1] ; FINAL:inst|PING:U3|STATE.position_state_2 ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 14.524 ns               ;
; 6.016 ns                                ; 67.49 MHz ( period = 14.817 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[0] ; FINAL:inst|PING:U3|STATE.score_inc_1      ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 14.522 ns               ;
; 6.072 ns                                ; 67.75 MHz ( period = 14.761 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[1] ; FINAL:inst|PING:U3|STATE.position_state_1 ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 14.466 ns               ;
; 6.074 ns                                ; 67.76 MHz ( period = 14.759 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[1] ; FINAL:inst|PING:U3|STATE.score_inc_2      ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 14.464 ns               ;
; 6.098 ns                                ; 67.87 MHz ( period = 14.735 ns )                    ; FINAL:inst|PING:U3|STEP[0]         ; FINAL:inst|PING:U3|b[0]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 14.474 ns               ;
; 6.103 ns                                ; 67.89 MHz ( period = 14.730 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[0] ; FINAL:inst|PING:U3|STATE.position_state_2 ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 14.435 ns               ;
; 6.108 ns                                ; 67.91 MHz ( period = 14.725 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[6] ; FINAL:inst|PING:U3|b[1]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.606 ns                 ; 14.498 ns               ;
; 6.108 ns                                ; 67.91 MHz ( period = 14.725 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[6] ; FINAL:inst|PING:U3|b[2]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.606 ns                 ; 14.498 ns               ;
; 6.147 ns                                ; 68.09 MHz ( period = 14.686 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[1] ; FINAL:inst|PING:U3|a[0]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 14.391 ns               ;
; 6.147 ns                                ; 68.09 MHz ( period = 14.686 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[1] ; FINAL:inst|PING:U3|a[1]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 14.391 ns               ;
; 6.147 ns                                ; 68.09 MHz ( period = 14.686 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[1] ; FINAL:inst|PING:U3|a[2]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 14.391 ns               ;
; 6.161 ns                                ; 68.16 MHz ( period = 14.672 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[0] ; FINAL:inst|PING:U3|STATE.position_state_1 ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 14.377 ns               ;
; 6.163 ns                                ; 68.17 MHz ( period = 14.670 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[0] ; FINAL:inst|PING:U3|STATE.score_inc_2      ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 14.375 ns               ;
; 6.203 ns                                ; 68.35 MHz ( period = 14.630 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[2] ; FINAL:inst|PING:U3|b[0]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.535 ns                 ; 14.332 ns               ;
; 6.236 ns                                ; 68.51 MHz ( period = 14.597 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[0] ; FINAL:inst|PING:U3|a[0]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 14.302 ns               ;
; 6.236 ns                                ; 68.51 MHz ( period = 14.597 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[0] ; FINAL:inst|PING:U3|a[1]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 14.302 ns               ;
; 6.236 ns                                ; 68.51 MHz ( period = 14.597 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[0] ; FINAL:inst|PING:U3|a[2]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 14.302 ns               ;
; 6.263 ns                                ; 68.63 MHz ( period = 14.570 ns )                    ; FINAL:inst|PING:U3|STEP[6]         ; FINAL:inst|PING:U3|b[1]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 14.309 ns               ;
; 6.263 ns                                ; 68.63 MHz ( period = 14.570 ns )                    ; FINAL:inst|PING:U3|STEP[6]         ; FINAL:inst|PING:U3|b[2]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 14.309 ns               ;
; 6.299 ns                                ; 68.80 MHz ( period = 14.534 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[1]  ; FINAL:inst|PING:U3|b[0]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 14.273 ns               ;
; 6.330 ns                                ; 68.95 MHz ( period = 14.503 ns )                    ; FINAL:inst|PING:U3|STEP[1]         ; FINAL:inst|PING:U3|b[0]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 14.242 ns               ;
; 6.367 ns                                ; 69.13 MHz ( period = 14.466 ns )                    ; FINAL:inst|PING:U3|CURRENT_ROW[5]  ; FINAL:inst|PING:U3|b[0]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.606 ns                 ; 14.239 ns               ;
; 6.452 ns                                ; 69.54 MHz ( period = 14.381 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[4] ; FINAL:inst|PING:U3|b[0]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.606 ns                 ; 14.154 ns               ;
; 6.543 ns                                ; 69.98 MHz ( period = 14.290 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[6] ; FINAL:inst|PING:U3|STATE.score_inc_1      ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 14.029 ns               ;
; 6.545 ns                                ; 69.99 MHz ( period = 14.288 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[5] ; FINAL:inst|PING:U3|b[0]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.606 ns                 ; 14.061 ns               ;
; 6.573 ns                                ; 70.13 MHz ( period = 14.260 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[3] ; FINAL:inst|PING:U3|b[0]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.606 ns                 ; 14.033 ns               ;
; 6.589 ns                                ; 70.20 MHz ( period = 14.244 ns )                    ; FINAL:inst|PING:U3|STEP[3]         ; FINAL:inst|PING:U3|b[0]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 13.983 ns               ;
; 6.618 ns                                ; 70.35 MHz ( period = 14.215 ns )                    ; FINAL:inst|PING:U3|STEP[4]         ; FINAL:inst|PING:U3|b[0]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 13.954 ns               ;
; 6.630 ns                                ; 70.41 MHz ( period = 14.203 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[6] ; FINAL:inst|PING:U3|STATE.position_state_2 ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 13.942 ns               ;
; 6.660 ns                                ; 70.56 MHz ( period = 14.173 ns )                    ; FINAL:inst|PING:U3|STEP[5]         ; FINAL:inst|PING:U3|b[0]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 13.912 ns               ;
; 6.673 ns                                ; 70.62 MHz ( period = 14.160 ns )                    ; FINAL:inst|PING:U3|HEXOUT[126]     ; LCD_Display:inst2|DATA_BUS_VALUE[2]       ; CLK48      ; CLK48    ; 20.833 ns                   ; 16.026 ns                 ; 9.353 ns                ;
; 6.688 ns                                ; 70.70 MHz ( period = 14.145 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[6] ; FINAL:inst|PING:U3|STATE.position_state_1 ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 13.884 ns               ;
; 6.690 ns                                ; 70.71 MHz ( period = 14.143 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[6] ; FINAL:inst|PING:U3|STATE.score_inc_2      ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 13.882 ns               ;
; 6.698 ns                                ; 70.75 MHz ( period = 14.135 ns )                    ; FINAL:inst|PING:U3|STEP[6]         ; FINAL:inst|PING:U3|STATE.score_inc_1      ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.538 ns                 ; 13.840 ns               ;
; 6.763 ns                                ; 71.07 MHz ( period = 14.070 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[6] ; FINAL:inst|PING:U3|a[0]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 13.809 ns               ;
; 6.763 ns                                ; 71.07 MHz ( period = 14.070 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[6] ; FINAL:inst|PING:U3|a[1]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 13.809 ns               ;
; 6.763 ns                                ; 71.07 MHz ( period = 14.070 ns )                    ; FINAL:inst|PING:U3|PREVIOUS_ROW[6] ; FINAL:inst|PING:U3|a[2]                   ; CLK48      ; CLK48    ; 20.833 ns                   ; 20.572 ns                 ; 13.809 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                    ;                                           ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------+-------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                                   ; From Clock                                                            ; To Clock                                                              ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 1.045 ns                                ; FINAL:inst|display:U4|row_count[1]                  ; FINAL:inst|display:U4|row_count[1]   ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.836 ns                 ;
; 1.050 ns                                ; FINAL:inst|display:U4|row_count[1]                  ; FINAL:inst|display:U4|row_count[2]   ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.841 ns                 ;
; 1.091 ns                                ; FINAL:inst|display:U4|col_count[0]                  ; FINAL:inst|display:U4|col_count[2]   ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.882 ns                 ;
; 1.092 ns                                ; FINAL:inst|display:U4|col_count[0]                  ; FINAL:inst|display:U4|col_count[1]   ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.883 ns                 ;
; 1.259 ns                                ; FINAL:inst|display:U4|row_count[0]                  ; FINAL:inst|display:U4|row_count[0]   ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.050 ns                 ;
; 1.259 ns                                ; FINAL:inst|display:U4|row_count[0]                  ; FINAL:inst|display:U4|row_count[1]   ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.050 ns                 ;
; 1.263 ns                                ; FINAL:inst|display:U4|row_count[0]                  ; FINAL:inst|display:U4|row_count[2]   ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.054 ns                 ;
; 1.314 ns                                ; FINAL:inst|display:U4|col_address[4]                ; FINAL:inst|display:U4|col_address[4] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.105 ns                 ;
; 1.323 ns                                ; FINAL:inst|display:U4|Horiz_Count[4]                ; FINAL:inst|display:U4|Horiz_Count[4] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.114 ns                 ;
; 1.323 ns                                ; FINAL:inst|display:U4|Horiz_Count[8]                ; FINAL:inst|display:U4|Horiz_Count[8] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.114 ns                 ;
; 1.323 ns                                ; FINAL:inst|display:U4|Vert_Count[4]                 ; FINAL:inst|display:U4|Vert_Count[4]  ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.114 ns                 ;
; 1.323 ns                                ; FINAL:inst|display:U4|Vert_Count[8]                 ; FINAL:inst|display:U4|Vert_Count[8]  ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.114 ns                 ;
; 1.326 ns                                ; FINAL:inst|display:U4|Vert_Count[0]                 ; FINAL:inst|display:U4|Vert_Count[0]  ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.117 ns                 ;
; 1.326 ns                                ; FINAL:inst|display:U4|Horiz_Count[5]                ; FINAL:inst|display:U4|Horiz_Count[5] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.117 ns                 ;
; 1.326 ns                                ; FINAL:inst|display:U4|Horiz_Count[0]                ; FINAL:inst|display:U4|Horiz_Count[0] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.117 ns                 ;
; 1.326 ns                                ; FINAL:inst|display:U4|Vert_Count[5]                 ; FINAL:inst|display:U4|Vert_Count[5]  ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.117 ns                 ;
; 1.329 ns                                ; FINAL:inst|display:U4|Horiz_Count[3]                ; FINAL:inst|display:U4|Horiz_Count[3] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.120 ns                 ;
; 1.329 ns                                ; FINAL:inst|display:U4|Vert_Count[3]                 ; FINAL:inst|display:U4|Vert_Count[3]  ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.120 ns                 ;
; 1.330 ns                                ; FINAL:inst|display:U4|col_address[0]                ; FINAL:inst|display:U4|col_address[0] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.121 ns                 ;
; 1.331 ns                                ; FINAL:inst|display:U4|col_address[5]                ; FINAL:inst|display:U4|col_address[5] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.122 ns                 ;
; 1.334 ns                                ; FINAL:inst|display:U4|col_count[2]                  ; FINAL:inst|display:U4|col_count[2]   ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.125 ns                 ;
; 1.342 ns                                ; FINAL:inst|display:U4|col_address[3]                ; FINAL:inst|display:U4|col_address[3] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.133 ns                 ;
; 1.475 ns                                ; FINAL:inst|display:U4|col_address[7]                ; FINAL:inst|display:U4|col_address[7] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.266 ns                 ;
; 1.476 ns                                ; FINAL:inst|display:U4|Horiz_Count[6]                ; FINAL:inst|display:U4|Horiz_Count[6] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.267 ns                 ;
; 1.476 ns                                ; FINAL:inst|display:U4|Horiz_Count[1]                ; FINAL:inst|display:U4|Horiz_Count[1] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.267 ns                 ;
; 1.476 ns                                ; FINAL:inst|display:U4|col_address[2]                ; FINAL:inst|display:U4|col_address[2] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.267 ns                 ;
; 1.480 ns                                ; FINAL:inst|display:U4|Horiz_Count[2]                ; FINAL:inst|display:U4|Horiz_Count[2] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.271 ns                 ;
; 1.480 ns                                ; FINAL:inst|display:U4|Vert_Count[2]                 ; FINAL:inst|display:U4|Vert_Count[2]  ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.271 ns                 ;
; 1.480 ns                                ; FINAL:inst|display:U4|Vert_Count[6]                 ; FINAL:inst|display:U4|Vert_Count[6]  ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.271 ns                 ;
; 1.481 ns                                ; FINAL:inst|display:U4|Vert_Count[1]                 ; FINAL:inst|display:U4|Vert_Count[1]  ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.272 ns                 ;
; 1.481 ns                                ; FINAL:inst|display:U4|Horiz_Count[7]                ; FINAL:inst|display:U4|Horiz_Count[7] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.272 ns                 ;
; 1.481 ns                                ; FINAL:inst|display:U4|Vert_Count[7]                 ; FINAL:inst|display:U4|Vert_Count[7]  ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.272 ns                 ;
; 1.482 ns                                ; FINAL:inst|display:U4|Horiz_Count[9]                ; FINAL:inst|display:U4|Horiz_Count[9] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.273 ns                 ;
; 1.482 ns                                ; FINAL:inst|display:U4|Vert_Count[9]                 ; FINAL:inst|display:U4|Vert_Count[9]  ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.273 ns                 ;
; 1.487 ns                                ; FINAL:inst|display:U4|col_address[1]                ; FINAL:inst|display:U4|col_address[1] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.278 ns                 ;
; 1.493 ns                                ; FINAL:inst|display:U4|col_address[6]                ; FINAL:inst|display:U4|col_address[6] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.284 ns                 ;
; 1.495 ns                                ; FINAL:inst|display:U4|row_count[2]                  ; FINAL:inst|display:U4|row_count[2]   ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.286 ns                 ;
; 1.500 ns                                ; FINAL:inst|display:U4|row_count[2]                  ; FINAL:inst|display:U4|row_count[1]   ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.291 ns                 ;
; 1.507 ns                                ; FINAL:inst|display:U4|col_count[1]                  ; FINAL:inst|display:U4|col_count[1]   ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.298 ns                 ;
; 1.509 ns                                ; FINAL:inst|display:U4|col_count[1]                  ; FINAL:inst|display:U4|col_count[2]   ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.300 ns                 ;
; 1.514 ns                                ; FINAL:inst|display:U4|col_count[0]                  ; FINAL:inst|display:U4|col_count[0]   ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.305 ns                 ;
; 1.684 ns                                ; FINAL:inst|display:U4|Horiz_Count[2]                ; FINAL:inst|display:U4|Horiz_sync     ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.475 ns                 ;
; 1.802 ns                                ; FINAL:inst|display:U4|Horiz_Count[9]                ; FINAL:inst|display:U4|col_count[0]   ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.593 ns                 ;
; 1.811 ns                                ; FINAL:inst|display:U4|Horiz_Count[3]                ; FINAL:inst|display:U4|Horiz_sync     ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.602 ns                 ;
; 1.880 ns                                ; FINAL:inst|display:U4|row_address[6]                ; FINAL:inst|display:U4|row_address[6] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.671 ns                 ;
; 1.922 ns                                ; FINAL:inst|display:U4|Horiz_Count[8]                ; FINAL:inst|display:U4|Horiz_Count[9] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.713 ns                 ;
; 1.922 ns                                ; FINAL:inst|display:U4|Vert_Count[8]                 ; FINAL:inst|display:U4|Vert_Count[9]  ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.713 ns                 ;
; 1.925 ns                                ; FINAL:inst|display:U4|Vert_Count[0]                 ; FINAL:inst|display:U4|Vert_Count[1]  ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.716 ns                 ;
; 1.925 ns                                ; FINAL:inst|display:U4|Horiz_Count[5]                ; FINAL:inst|display:U4|Horiz_Count[6] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.716 ns                 ;
; 1.925 ns                                ; FINAL:inst|display:U4|Horiz_Count[0]                ; FINAL:inst|display:U4|Horiz_Count[1] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.716 ns                 ;
; 1.925 ns                                ; FINAL:inst|display:U4|Vert_Count[5]                 ; FINAL:inst|display:U4|Vert_Count[6]  ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.716 ns                 ;
; 1.928 ns                                ; FINAL:inst|display:U4|Horiz_Count[3]                ; FINAL:inst|display:U4|Horiz_Count[4] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.719 ns                 ;
; 1.928 ns                                ; FINAL:inst|display:U4|Vert_Count[3]                 ; FINAL:inst|display:U4|Vert_Count[4]  ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.719 ns                 ;
; 1.929 ns                                ; FINAL:inst|display:U4|col_address[0]                ; FINAL:inst|display:U4|col_address[1] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.720 ns                 ;
; 1.930 ns                                ; FINAL:inst|display:U4|col_address[5]                ; FINAL:inst|display:U4|col_address[6] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.721 ns                 ;
; 1.941 ns                                ; FINAL:inst|display:U4|col_address[3]                ; FINAL:inst|display:U4|col_address[4] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.732 ns                 ;
; 1.948 ns                                ; FINAL:inst|display:U4|Vert_Count[0]                 ; FINAL:inst|display:U4|Vert_sync      ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.174 ns                  ; 1.774 ns                 ;
; 2.003 ns                                ; FINAL:inst|display:U4|Horiz_Count[5]                ; FINAL:inst|display:U4|Horiz_Count[7] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.794 ns                 ;
; 2.003 ns                                ; FINAL:inst|display:U4|Horiz_Count[0]                ; FINAL:inst|display:U4|Horiz_Count[2] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.794 ns                 ;
; 2.003 ns                                ; FINAL:inst|display:U4|Vert_Count[0]                 ; FINAL:inst|display:U4|Vert_Count[2]  ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.794 ns                 ;
; 2.003 ns                                ; FINAL:inst|display:U4|Vert_Count[5]                 ; FINAL:inst|display:U4|Vert_Count[7]  ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.794 ns                 ;
; 2.007 ns                                ; FINAL:inst|display:U4|col_address[0]                ; FINAL:inst|display:U4|col_address[2] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.798 ns                 ;
; 2.008 ns                                ; FINAL:inst|display:U4|col_address[5]                ; FINAL:inst|display:U4|col_address[7] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.799 ns                 ;
; 2.010 ns                                ; FINAL:inst|display:U4|Horiz_Count[7]                ; FINAL:inst|display:U4|col_count[0]   ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.801 ns                 ;
; 2.034 ns                                ; FINAL:inst|display:U4|Vert_Count[1]                 ; FINAL:inst|display:U4|Vert_sync      ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.174 ns                  ; 1.860 ns                 ;
; 2.081 ns                                ; FINAL:inst|display:U4|Horiz_Count[0]                ; FINAL:inst|display:U4|Horiz_Count[3] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.872 ns                 ;
; 2.081 ns                                ; FINAL:inst|display:U4|Horiz_Count[5]                ; FINAL:inst|display:U4|Horiz_Count[8] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.872 ns                 ;
; 2.081 ns                                ; FINAL:inst|display:U4|Vert_Count[0]                 ; FINAL:inst|display:U4|Vert_Count[3]  ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.872 ns                 ;
; 2.081 ns                                ; FINAL:inst|display:U4|Vert_Count[5]                 ; FINAL:inst|display:U4|Vert_Count[8]  ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.872 ns                 ;
; 2.085 ns                                ; FINAL:inst|display:U4|Horiz_Count[6]                ; FINAL:inst|display:U4|Horiz_Count[7] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.876 ns                 ;
; 2.085 ns                                ; FINAL:inst|display:U4|Horiz_Count[1]                ; FINAL:inst|display:U4|Horiz_Count[2] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.876 ns                 ;
; 2.085 ns                                ; FINAL:inst|display:U4|col_address[0]                ; FINAL:inst|display:U4|col_address[3] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.876 ns                 ;
; 2.085 ns                                ; FINAL:inst|display:U4|col_address[2]                ; FINAL:inst|display:U4|col_address[3] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.876 ns                 ;
; 2.089 ns                                ; FINAL:inst|display:U4|Horiz_Count[2]                ; FINAL:inst|display:U4|Horiz_Count[3] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.880 ns                 ;
; 2.089 ns                                ; FINAL:inst|display:U4|Vert_Count[2]                 ; FINAL:inst|display:U4|Vert_Count[3]  ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.880 ns                 ;
; 2.089 ns                                ; FINAL:inst|display:U4|Vert_Count[6]                 ; FINAL:inst|display:U4|Vert_Count[7]  ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.880 ns                 ;
; 2.090 ns                                ; FINAL:inst|display:U4|Horiz_Count[7]                ; FINAL:inst|display:U4|Horiz_Count[8] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.881 ns                 ;
; 2.090 ns                                ; FINAL:inst|display:U4|Vert_Count[1]                 ; FINAL:inst|display:U4|Vert_Count[2]  ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.881 ns                 ;
; 2.090 ns                                ; FINAL:inst|display:U4|Vert_Count[7]                 ; FINAL:inst|display:U4|Vert_Count[8]  ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.881 ns                 ;
; 2.096 ns                                ; FINAL:inst|display:U4|col_address[1]                ; FINAL:inst|display:U4|col_address[2] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.887 ns                 ;
; 2.102 ns                                ; FINAL:inst|display:U4|col_address[6]                ; FINAL:inst|display:U4|col_address[7] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.893 ns                 ;
; 2.105 ns                                ; FINAL:inst|display:U4|Horiz_Count[6]                ; FINAL:inst|display:U4|Horiz_sync     ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.896 ns                 ;
; 2.122 ns                                ; FINAL:inst|display:U4|Horiz_Count[8]                ; FINAL:inst|display:U4|col_count[0]   ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.913 ns                 ;
; 2.129 ns                                ; FINAL:inst|display:U4|col_address[4]                ; FINAL:inst|display:U4|col_address[5] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.920 ns                 ;
; 2.129 ns                                ; FINAL:inst|display:U4|col_address[4]                ; FINAL:inst|display:U4|col_address[6] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.920 ns                 ;
; 2.129 ns                                ; FINAL:inst|display:U4|col_address[4]                ; FINAL:inst|display:U4|col_address[7] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.920 ns                 ;
; 2.135 ns                                ; FINAL:inst|display:U4|Horiz_Count[9]                ; FINAL:inst|display:U4|Horiz_sync     ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.926 ns                 ;
; 2.138 ns                                ; FINAL:inst|display:U4|Horiz_Count[4]                ; FINAL:inst|display:U4|Horiz_Count[6] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.929 ns                 ;
; 2.138 ns                                ; FINAL:inst|display:U4|Horiz_Count[4]                ; FINAL:inst|display:U4|Horiz_Count[5] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.929 ns                 ;
; 2.138 ns                                ; FINAL:inst|display:U4|Horiz_Count[4]                ; FINAL:inst|display:U4|Horiz_Count[7] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.929 ns                 ;
; 2.138 ns                                ; FINAL:inst|display:U4|Horiz_Count[4]                ; FINAL:inst|display:U4|Horiz_Count[9] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.929 ns                 ;
; 2.138 ns                                ; FINAL:inst|display:U4|Horiz_Count[4]                ; FINAL:inst|display:U4|Horiz_Count[8] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.929 ns                 ;
; 2.138 ns                                ; FINAL:inst|display:U4|Vert_Count[4]                 ; FINAL:inst|display:U4|Vert_Count[9]  ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.929 ns                 ;
; 2.138 ns                                ; FINAL:inst|display:U4|Vert_Count[4]                 ; FINAL:inst|display:U4|Vert_Count[5]  ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.929 ns                 ;
; 2.138 ns                                ; FINAL:inst|display:U4|Vert_Count[4]                 ; FINAL:inst|display:U4|Vert_Count[6]  ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.929 ns                 ;
; 2.138 ns                                ; FINAL:inst|display:U4|Vert_Count[4]                 ; FINAL:inst|display:U4|Vert_Count[7]  ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.929 ns                 ;
; 2.138 ns                                ; FINAL:inst|display:U4|Vert_Count[4]                 ; FINAL:inst|display:U4|Vert_Count[8]  ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.929 ns                 ;
; 2.150 ns                                ; FINAL:inst|display:U4|Horiz_Count[3]                ; FINAL:inst|display:U4|Horiz_Count[6] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.941 ns                 ;
; 2.150 ns                                ; FINAL:inst|display:U4|Horiz_Count[3]                ; FINAL:inst|display:U4|Horiz_Count[5] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.941 ns                 ;
; 2.150 ns                                ; FINAL:inst|display:U4|Horiz_Count[3]                ; FINAL:inst|display:U4|Horiz_Count[7] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.941 ns                 ;
; 2.150 ns                                ; FINAL:inst|display:U4|Horiz_Count[3]                ; FINAL:inst|display:U4|Horiz_Count[9] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.941 ns                 ;
; 2.150 ns                                ; FINAL:inst|display:U4|Horiz_Count[3]                ; FINAL:inst|display:U4|Horiz_Count[8] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.941 ns                 ;
; 2.150 ns                                ; FINAL:inst|display:U4|Vert_Count[3]                 ; FINAL:inst|display:U4|Vert_Count[9]  ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.941 ns                 ;
; 2.150 ns                                ; FINAL:inst|display:U4|Vert_Count[3]                 ; FINAL:inst|display:U4|Vert_Count[5]  ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.941 ns                 ;
; 2.150 ns                                ; FINAL:inst|display:U4|Vert_Count[3]                 ; FINAL:inst|display:U4|Vert_Count[6]  ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.941 ns                 ;
; 2.150 ns                                ; FINAL:inst|display:U4|Vert_Count[3]                 ; FINAL:inst|display:U4|Vert_Count[7]  ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.941 ns                 ;
; 2.150 ns                                ; FINAL:inst|display:U4|Vert_Count[3]                 ; FINAL:inst|display:U4|Vert_Count[8]  ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.941 ns                 ;
; 2.159 ns                                ; FINAL:inst|display:U4|Horiz_Count[0]                ; FINAL:inst|display:U4|Horiz_Count[4] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.950 ns                 ;
; 2.159 ns                                ; FINAL:inst|display:U4|Horiz_Count[5]                ; FINAL:inst|display:U4|Horiz_Count[9] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.950 ns                 ;
; 2.159 ns                                ; FINAL:inst|display:U4|Vert_Count[5]                 ; FINAL:inst|display:U4|Vert_Count[9]  ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.950 ns                 ;
; 2.159 ns                                ; FINAL:inst|display:U4|Vert_Count[0]                 ; FINAL:inst|display:U4|Vert_Count[4]  ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.950 ns                 ;
; 2.163 ns                                ; FINAL:inst|display:U4|Horiz_Count[1]                ; FINAL:inst|display:U4|Horiz_Count[3] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.954 ns                 ;
; 2.163 ns                                ; FINAL:inst|display:U4|Horiz_Count[6]                ; FINAL:inst|display:U4|Horiz_Count[8] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.954 ns                 ;
; 2.163 ns                                ; FINAL:inst|display:U4|col_address[3]                ; FINAL:inst|display:U4|col_address[5] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.954 ns                 ;
; 2.163 ns                                ; FINAL:inst|display:U4|col_address[0]                ; FINAL:inst|display:U4|col_address[4] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.954 ns                 ;
; 2.163 ns                                ; FINAL:inst|display:U4|col_address[2]                ; FINAL:inst|display:U4|col_address[4] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.954 ns                 ;
; 2.163 ns                                ; FINAL:inst|display:U4|col_address[3]                ; FINAL:inst|display:U4|col_address[6] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.954 ns                 ;
; 2.163 ns                                ; FINAL:inst|display:U4|col_address[3]                ; FINAL:inst|display:U4|col_address[7] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.954 ns                 ;
; 2.167 ns                                ; FINAL:inst|display:U4|Horiz_Count[2]                ; FINAL:inst|display:U4|Horiz_Count[4] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.958 ns                 ;
; 2.167 ns                                ; FINAL:inst|display:U4|Vert_Count[2]                 ; FINAL:inst|display:U4|Vert_Count[4]  ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.958 ns                 ;
; 2.167 ns                                ; FINAL:inst|display:U4|Vert_Count[6]                 ; FINAL:inst|display:U4|Vert_Count[8]  ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.958 ns                 ;
; 2.168 ns                                ; FINAL:inst|display:U4|Horiz_Count[7]                ; FINAL:inst|display:U4|Horiz_Count[9] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.959 ns                 ;
; 2.168 ns                                ; FINAL:inst|display:U4|Vert_Count[7]                 ; FINAL:inst|display:U4|Vert_Count[9]  ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.959 ns                 ;
; 2.168 ns                                ; FINAL:inst|display:U4|Vert_Count[1]                 ; FINAL:inst|display:U4|Vert_Count[3]  ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.959 ns                 ;
; 2.174 ns                                ; FINAL:inst|display:U4|col_address[1]                ; FINAL:inst|display:U4|col_address[3] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.965 ns                 ;
; 2.241 ns                                ; FINAL:inst|display:U4|Horiz_Count[1]                ; FINAL:inst|display:U4|Horiz_Count[4] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.032 ns                 ;
; 2.241 ns                                ; FINAL:inst|display:U4|Horiz_Count[6]                ; FINAL:inst|display:U4|Horiz_Count[9] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.032 ns                 ;
; 2.245 ns                                ; FINAL:inst|display:U4|Vert_Count[6]                 ; FINAL:inst|display:U4|Vert_Count[9]  ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.036 ns                 ;
; 2.246 ns                                ; FINAL:inst|display:U4|Vert_Count[1]                 ; FINAL:inst|display:U4|Vert_Count[4]  ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.037 ns                 ;
; 2.252 ns                                ; FINAL:inst|display:U4|col_address[1]                ; FINAL:inst|display:U4|col_address[4] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.043 ns                 ;
; 2.312 ns                                ; FINAL:inst|display:U4|Horiz_Count[8]                ; FINAL:inst|display:U4|Horiz_sync     ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.103 ns                 ;
; 2.347 ns                                ; FINAL:inst|display:U4|Vert_Count[4]                 ; FINAL:inst|display:U4|Vert_sync      ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.174 ns                  ; 2.173 ns                 ;
; 2.363 ns                                ; FINAL:inst|display:U4|Horiz_Count[4]                ; FINAL:inst|display:U4|Horiz_sync     ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.154 ns                 ;
; 2.387 ns                                ; FINAL:inst|display:U4|Horiz_Count[0]                ; FINAL:inst|display:U4|Horiz_Count[6] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.178 ns                 ;
; 2.387 ns                                ; FINAL:inst|display:U4|Horiz_Count[0]                ; FINAL:inst|display:U4|Horiz_Count[5] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.178 ns                 ;
; 2.387 ns                                ; FINAL:inst|display:U4|Horiz_Count[0]                ; FINAL:inst|display:U4|Horiz_Count[7] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.178 ns                 ;
; 2.387 ns                                ; FINAL:inst|display:U4|Horiz_Count[0]                ; FINAL:inst|display:U4|Horiz_Count[9] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.178 ns                 ;
; 2.387 ns                                ; FINAL:inst|display:U4|Horiz_Count[0]                ; FINAL:inst|display:U4|Horiz_Count[8] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.178 ns                 ;
; 2.387 ns                                ; FINAL:inst|display:U4|Vert_Count[0]                 ; FINAL:inst|display:U4|Vert_Count[9]  ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.178 ns                 ;
; 2.387 ns                                ; FINAL:inst|display:U4|Vert_Count[0]                 ; FINAL:inst|display:U4|Vert_Count[5]  ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.178 ns                 ;
; 2.387 ns                                ; FINAL:inst|display:U4|Vert_Count[0]                 ; FINAL:inst|display:U4|Vert_Count[6]  ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.178 ns                 ;
; 2.387 ns                                ; FINAL:inst|display:U4|Vert_Count[0]                 ; FINAL:inst|display:U4|Vert_Count[7]  ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.178 ns                 ;
; 2.387 ns                                ; FINAL:inst|display:U4|Vert_Count[0]                 ; FINAL:inst|display:U4|Vert_Count[8]  ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.178 ns                 ;
; 2.389 ns                                ; FINAL:inst|display:U4|col_address[2]                ; FINAL:inst|display:U4|col_address[5] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.180 ns                 ;
; 2.389 ns                                ; FINAL:inst|display:U4|col_address[2]                ; FINAL:inst|display:U4|col_address[6] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.180 ns                 ;
; 2.389 ns                                ; FINAL:inst|display:U4|col_address[2]                ; FINAL:inst|display:U4|col_address[7] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.180 ns                 ;
; 2.391 ns                                ; FINAL:inst|display:U4|col_address[0]                ; FINAL:inst|display:U4|col_address[5] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.182 ns                 ;
; 2.391 ns                                ; FINAL:inst|display:U4|col_address[0]                ; FINAL:inst|display:U4|col_address[6] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.182 ns                 ;
; 2.391 ns                                ; FINAL:inst|display:U4|col_address[0]                ; FINAL:inst|display:U4|col_address[7] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.182 ns                 ;
; 2.393 ns                                ; FINAL:inst|display:U4|Horiz_Count[2]                ; FINAL:inst|display:U4|Horiz_Count[6] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.184 ns                 ;
; 2.393 ns                                ; FINAL:inst|display:U4|Horiz_Count[2]                ; FINAL:inst|display:U4|Horiz_Count[5] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.184 ns                 ;
; 2.393 ns                                ; FINAL:inst|display:U4|Horiz_Count[2]                ; FINAL:inst|display:U4|Horiz_Count[7] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.184 ns                 ;
; 2.393 ns                                ; FINAL:inst|display:U4|Horiz_Count[2]                ; FINAL:inst|display:U4|Horiz_Count[9] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.184 ns                 ;
; 2.393 ns                                ; FINAL:inst|display:U4|Horiz_Count[2]                ; FINAL:inst|display:U4|Horiz_Count[8] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.184 ns                 ;
; 2.393 ns                                ; FINAL:inst|display:U4|Vert_Count[2]                 ; FINAL:inst|display:U4|Vert_Count[9]  ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.184 ns                 ;
; 2.393 ns                                ; FINAL:inst|display:U4|Vert_Count[2]                 ; FINAL:inst|display:U4|Vert_Count[5]  ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.184 ns                 ;
; 2.393 ns                                ; FINAL:inst|display:U4|Vert_Count[2]                 ; FINAL:inst|display:U4|Vert_Count[6]  ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.184 ns                 ;
; 2.393 ns                                ; FINAL:inst|display:U4|Vert_Count[2]                 ; FINAL:inst|display:U4|Vert_Count[7]  ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.184 ns                 ;
; 2.393 ns                                ; FINAL:inst|display:U4|Vert_Count[2]                 ; FINAL:inst|display:U4|Vert_Count[8]  ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.184 ns                 ;
; 2.429 ns                                ; FINAL:inst|display:U4|row_address[1]                ; FINAL:inst|display:U4|row_address[1] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.220 ns                 ;
; 2.450 ns                                ; FINAL:inst|display:U4|Horiz_Count[7]                ; FINAL:inst|display:U4|Horiz_sync     ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.241 ns                 ;
; 2.462 ns                                ; FINAL:inst|display:U4|Horiz_Count[5]                ; FINAL:inst|display:U4|Horiz_sync     ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.253 ns                 ;
; 2.469 ns                                ; FINAL:inst|display:U4|Horiz_Count[1]                ; FINAL:inst|display:U4|Horiz_Count[6] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.260 ns                 ;
; 2.469 ns                                ; FINAL:inst|display:U4|Horiz_Count[1]                ; FINAL:inst|display:U4|Horiz_Count[5] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.260 ns                 ;
; 2.469 ns                                ; FINAL:inst|display:U4|Horiz_Count[1]                ; FINAL:inst|display:U4|Horiz_Count[7] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.260 ns                 ;
; 2.469 ns                                ; FINAL:inst|display:U4|Horiz_Count[1]                ; FINAL:inst|display:U4|Horiz_Count[9] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.260 ns                 ;
; 2.469 ns                                ; FINAL:inst|display:U4|Horiz_Count[1]                ; FINAL:inst|display:U4|Horiz_Count[8] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.260 ns                 ;
; 2.474 ns                                ; FINAL:inst|display:U4|Vert_Count[1]                 ; FINAL:inst|display:U4|Vert_Count[9]  ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.265 ns                 ;
; 2.474 ns                                ; FINAL:inst|display:U4|Vert_Count[1]                 ; FINAL:inst|display:U4|Vert_Count[5]  ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.265 ns                 ;
; 2.474 ns                                ; FINAL:inst|display:U4|Vert_Count[1]                 ; FINAL:inst|display:U4|Vert_Count[6]  ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.265 ns                 ;
; 2.474 ns                                ; FINAL:inst|display:U4|Vert_Count[1]                 ; FINAL:inst|display:U4|Vert_Count[7]  ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.265 ns                 ;
; 2.474 ns                                ; FINAL:inst|display:U4|Vert_Count[1]                 ; FINAL:inst|display:U4|Vert_Count[8]  ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.265 ns                 ;
; 2.480 ns                                ; FINAL:inst|display:U4|col_address[1]                ; FINAL:inst|display:U4|col_address[5] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.271 ns                 ;
; 2.480 ns                                ; FINAL:inst|display:U4|col_address[1]                ; FINAL:inst|display:U4|col_address[6] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.271 ns                 ;
; 2.480 ns                                ; FINAL:inst|display:U4|col_address[1]                ; FINAL:inst|display:U4|col_address[7] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.271 ns                 ;
; 2.557 ns                                ; FINAL:inst|display:U4|Horiz_Count[9]                ; FINAL:inst|display:U4|col_count[2]   ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.348 ns                 ;
; 2.558 ns                                ; FINAL:inst|display:U4|Horiz_Count[9]                ; FINAL:inst|display:U4|col_count[1]   ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.349 ns                 ;
; 2.597 ns                                ; FINAL:inst|display:U4|Vert_Count[5]                 ; FINAL:inst|display:U4|Vert_sync      ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.174 ns                  ; 2.423 ns                 ;
; 2.604 ns                                ; FINAL:inst|display:U4|row_address[0]                ; FINAL:inst|display:U4|row_address[0] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.395 ns                 ;
; 2.775 ns                                ; FINAL:inst|display:U4|Horiz_Count[7]                ; FINAL:inst|display:U4|col_count[2]   ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.566 ns                 ;
; 2.776 ns                                ; FINAL:inst|display:U4|Horiz_Count[7]                ; FINAL:inst|display:U4|col_count[1]   ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.567 ns                 ;
; 2.856 ns                                ; FINAL:inst|display:U4|row_address[4]                ; FINAL:inst|display:U4|row_address[4] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.647 ns                 ;
; 2.876 ns                                ; FINAL:inst|display:U4|row_address[3]                ; FINAL:inst|display:U4|row_address[3] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.667 ns                 ;
; 2.905 ns                                ; FINAL:inst|display:U4|Horiz_Count[8]                ; FINAL:inst|display:U4|col_count[2]   ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.696 ns                 ;
; 2.906 ns                                ; FINAL:inst|display:U4|Horiz_Count[8]                ; FINAL:inst|display:U4|col_count[1]   ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.697 ns                 ;
; 2.919 ns                                ; FINAL:inst|display:U4|row_address[6]                ; FINAL:inst|display:U4|row_address[7] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.710 ns                 ;
; 2.945 ns                                ; FINAL:inst|display:U4|Horiz_Count[7]                ; FINAL:inst|display:U4|Horiz_Count[6] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.736 ns                 ;
; 2.945 ns                                ; FINAL:inst|display:U4|Horiz_Count[7]                ; FINAL:inst|display:U4|Horiz_Count[5] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.736 ns                 ;
; 2.945 ns                                ; FINAL:inst|display:U4|Horiz_Count[7]                ; FINAL:inst|display:U4|Horiz_Count[4] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.736 ns                 ;
; 2.945 ns                                ; FINAL:inst|display:U4|Horiz_Count[7]                ; FINAL:inst|display:U4|Horiz_Count[3] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.736 ns                 ;
; 2.945 ns                                ; FINAL:inst|display:U4|Horiz_Count[7]                ; FINAL:inst|display:U4|Horiz_Count[2] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.736 ns                 ;
; 2.945 ns                                ; FINAL:inst|display:U4|Horiz_Count[7]                ; FINAL:inst|display:U4|Horiz_Count[1] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.736 ns                 ;
; 2.945 ns                                ; FINAL:inst|display:U4|Horiz_Count[7]                ; FINAL:inst|display:U4|Horiz_Count[0] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.736 ns                 ;
; 3.006 ns                                ; FINAL:inst|display:U4|row_address[0]                ; FINAL:inst|display:U4|row_address[1] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 2.797 ns                 ;
; 3.027 ns                                ; FINAL:inst|display:U4|Vert_Count[2]                 ; FINAL:inst|display:U4|Vert_sync      ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.174 ns                  ; 2.853 ns                 ;
; 3.034 ns                                ; FINAL:inst|display:U4|Vert_Count[5]                 ; FINAL:inst|display:U4|row_address[5] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.174 ns                  ; 2.860 ns                 ;
; 3.040 ns                                ; FINAL:inst|display:U4|Vert_Count[5]                 ; FINAL:inst|display:U4|row_address[7] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.174 ns                  ; 2.866 ns                 ;
; 3.047 ns                                ; FINAL:inst|display:U4|Vert_Count[5]                 ; FINAL:inst|display:U4|row_address[2] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.174 ns                  ; 2.873 ns                 ;
; 3.050 ns                                ; FINAL:inst|display:U4|Vert_Count[5]                 ; FINAL:inst|display:U4|row_address[0] ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.174 ns                  ; 2.876 ns                 ;
; 3.056 ns                                ; FINAL:inst|display:U4|Vert_Count[7]                 ; FINAL:inst|display:U4|Vert_sync      ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.174 ns                  ; 2.882 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                      ;                                                                       ;                                                                       ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK48'                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.862 ns                                ; clk_div:inst15|clock_1Mhz_int                       ; clk_div:inst15|clock_1Mhz_reg                ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 0.653 ns                 ;
; 0.878 ns                                ; keyboard:inst16|filter[4]                           ; keyboard:inst16|filter[3]                    ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 0.669 ns                 ;
; 0.882 ns                                ; keyboard:inst16|SHIFTIN[0]                          ; keyboard:inst16|scan_code[0]                 ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 0.673 ns                 ;
; 0.884 ns                                ; keyboard:inst16|filter[2]                           ; keyboard:inst16|filter[1]                    ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 0.675 ns                 ;
; 0.885 ns                                ; keyboard:inst16|filter[1]                           ; keyboard:inst16|filter[0]                    ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 0.676 ns                 ;
; 0.890 ns                                ; keyboard:inst16|SHIFTIN[1]                          ; keyboard:inst16|SHIFTIN[0]                   ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 0.681 ns                 ;
; 0.891 ns                                ; keyboard:inst16|SHIFTIN[1]                          ; keyboard:inst16|scan_code[1]                 ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 0.682 ns                 ;
; 1.033 ns                                ; keyboard:inst16|SHIFTIN[7]                          ; keyboard:inst16|SHIFTIN[6]                   ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 0.824 ns                 ;
; 1.034 ns                                ; clk_div:inst15|clock_10Hz_reg                       ; clk_div:inst15|clock_10Hz                    ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 0.825 ns                 ;
; 1.036 ns                                ; LCD_Display:inst2|state.display_clear               ; LCD_Display:inst2|next_command.display_on    ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 0.827 ns                 ;
; 1.042 ns                                ; keyboard:inst16|clock_enable                        ; keyboard:inst16|clock_enable                 ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 0.833 ns                 ;
; 1.044 ns                                ; keyboard:inst16|SHIFTIN[8]                          ; keyboard:inst16|SHIFTIN[7]                   ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 0.835 ns                 ;
; 1.046 ns                                ; keyboard:inst16|SHIFTIN[3]                          ; keyboard:inst16|SHIFTIN[2]                   ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 0.837 ns                 ;
; 1.047 ns                                ; LCD_Display:inst2|next_command.print_string         ; LCD_Display:inst2|next_command.print_string  ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 0.838 ns                 ;
; 1.047 ns                                ; keyboard:inst16|SHIFTIN[4]                          ; keyboard:inst16|SHIFTIN[3]                   ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 0.838 ns                 ;
; 1.048 ns                                ; LCD_Display:inst2|next_command.print_string         ; LCD_Display:inst2|state.print_string         ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 0.839 ns                 ;
; 1.048 ns                                ; FINAL:inst|bat:U1|state.read_data                   ; FINAL:inst|bat:U1|state.read_low             ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 0.839 ns                 ;
; 1.050 ns                                ; FINAL:inst|bat:U1|read                              ; FINAL:inst|bat:U1|read                       ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 0.841 ns                 ;
; 1.052 ns                                ; clk_div:inst15|clock_100Khz_int                     ; clk_div:inst15|clock_100Khz_int              ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 0.843 ns                 ;
; 1.053 ns                                ; LCD_Display:inst2|next_command.reset2               ; LCD_Display:inst2|state.reset2               ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 0.844 ns                 ;
; 1.053 ns                                ; LCD_Display:inst2|next_command.reset2               ; LCD_Display:inst2|next_command.reset2        ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 0.844 ns                 ;
; 1.054 ns                                ; LCD_Display:inst2|DATA_BUS_VALUE[1]                 ; LCD_Display:inst2|DATA_BUS_VALUE[1]          ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 0.845 ns                 ;
; 1.054 ns                                ; FINAL:inst|PING:U3|STATE.idle_state_1               ; FINAL:inst|PING:U3|STATE.idle_state_1        ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 0.845 ns                 ;
; 1.055 ns                                ; keyboard:inst16|filter[7]                           ; keyboard:inst16|filter[6]                    ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 0.846 ns                 ;
; 1.056 ns                                ; FINAL:inst|PING:U3|SCORE11[3]~reg0                  ; FINAL:inst|PING:U3|SCORE11[3]~reg0           ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 0.847 ns                 ;
; 1.056 ns                                ; LCD_Display:inst2|next_command.return_home          ; LCD_Display:inst2|next_command.return_home   ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 0.847 ns                 ;
; 1.056 ns                                ; LCD_Display:inst2|next_command.line2                ; LCD_Display:inst2|next_command.line2         ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 0.847 ns                 ;
; 1.056 ns                                ; clk_div:inst15|count_10Khz[1]                       ; clk_div:inst15|count_10Khz[1]                ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 0.847 ns                 ;
; 1.057 ns                                ; LCD_Display:inst2|next_command.line2                ; LCD_Display:inst2|state.line2                ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 0.848 ns                 ;
; 1.057 ns                                ; LCD_Display:inst2|next_command.return_home          ; LCD_Display:inst2|state.return_home          ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 0.848 ns                 ;
; 1.061 ns                                ; LCD_Display:inst2|next_command.display_off          ; LCD_Display:inst2|state.display_off          ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 0.852 ns                 ;
; 1.061 ns                                ; LCD_Display:inst2|next_command.display_off          ; LCD_Display:inst2|next_command.display_off   ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 0.852 ns                 ;
; 1.061 ns                                ; clk_div:inst15|count_10hz[1]                        ; clk_div:inst15|count_10hz[1]                 ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 0.852 ns                 ;
; 1.062 ns                                ; clk_div:inst15|count_1Khz[2]                        ; clk_div:inst15|count_1Khz[2]                 ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 0.853 ns                 ;
; 1.063 ns                                ; keyboard:inst16|filter[5]                           ; keyboard:inst16|filter[4]                    ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 0.854 ns                 ;
; 1.063 ns                                ; clk_div:inst15|count_10hz[1]                        ; clk_div:inst15|count_10hz[2]                 ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 0.854 ns                 ;
; 1.063 ns                                ; clk_div:inst15|count_1Khz[2]                        ; clk_div:inst15|count_1Khz[0]                 ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 0.854 ns                 ;
; 1.064 ns                                ; keyboard:inst16|filter[3]                           ; keyboard:inst16|filter[2]                    ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 0.855 ns                 ;
; 1.066 ns                                ; LCD_Display:inst2|next_command.mode_set             ; LCD_Display:inst2|next_command.mode_set      ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 0.857 ns                 ;
; 1.067 ns                                ; clk_div:inst15|count_10hz[1]                        ; clk_div:inst15|count_10hz[0]                 ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 0.858 ns                 ;
; 1.070 ns                                ; LCD_Display:inst2|next_command.mode_set             ; LCD_Display:inst2|state.mode_set             ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 0.861 ns                 ;
; 1.078 ns                                ; keyboard:inst16|filter[7]                           ; keyboard:inst16|keyboard_clk_filtered        ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 0.869 ns                 ;
; 1.105 ns                                ; FINAL:inst|PING:U3|SCORE22[2]~reg0                  ; FINAL:inst|PING:U3|SCORE22[2]~reg0           ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 0.896 ns                 ;
; 1.129 ns                                ; FINAL:inst|bat:U1|pdl_1[4]                          ; FINAL:inst|bat:U1|pdl_1[5]                   ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 0.920 ns                 ;
; 1.142 ns                                ; FINAL:inst|PING:U3|STATE.loop_state_2               ; FINAL:inst|PING:U3|STATE.score_inc_2         ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 0.933 ns                 ;
; 1.142 ns                                ; FINAL:inst|PING:U3|STATE.loop_state_2               ; FINAL:inst|PING:U3|STATE.loop_state_2        ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 0.933 ns                 ;
; 1.218 ns                                ; LCD_Display:inst2|state.drop_lcd_e                  ; LCD_Display:inst2|state.hold                 ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.009 ns                 ;
; 1.223 ns                                ; clk_div:inst15|clock_1Khz_int                       ; clk_div:inst15|clock_1Khz_int                ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.014 ns                 ;
; 1.223 ns                                ; clk_div:inst15|count_1Khz[1]                        ; clk_div:inst15|count_1Khz[1]                 ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.014 ns                 ;
; 1.230 ns                                ; FINAL:inst|PING:U3|SCORE22[3]~reg0                  ; FINAL:inst|PING:U3|SCORE22[3]~reg0           ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.021 ns                 ;
; 1.231 ns                                ; keyboard:inst16|SHIFTIN[5]                          ; keyboard:inst16|SHIFTIN[4]                   ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.022 ns                 ;
; 1.235 ns                                ; clk_div:inst15|clock_100hz_int                      ; clk_div:inst15|clock_100hz_int               ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.026 ns                 ;
; 1.237 ns                                ; keyboard:inst16|SHIFTIN[6]                          ; keyboard:inst16|SHIFTIN[5]                   ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.028 ns                 ;
; 1.237 ns                                ; clk_div:inst15|clock_10Hz_int                       ; clk_div:inst15|clock_10Hz_int                ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.028 ns                 ;
; 1.237 ns                                ; clk_div:inst15|count_10Khz[2]                       ; clk_div:inst15|count_10Khz[2]                ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.028 ns                 ;
; 1.238 ns                                ; clk_div:inst15|count_10Khz[2]                       ; clk_div:inst15|count_10Khz[0]                ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.029 ns                 ;
; 1.240 ns                                ; clk_div:inst15|clock_10Khz_int                      ; clk_div:inst15|clock_10Khz_int               ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.031 ns                 ;
; 1.242 ns                                ; LCD_Display:inst2|next_command.func_set             ; LCD_Display:inst2|state.func_set             ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.033 ns                 ;
; 1.242 ns                                ; LCD_Display:inst2|next_command.func_set             ; LCD_Display:inst2|next_command.func_set      ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.033 ns                 ;
; 1.244 ns                                ; keyboard:inst16|INCNT[1]                            ; keyboard:inst16|INCNT[1]                     ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.035 ns                 ;
; 1.245 ns                                ; LCD_Display:inst2|state.display_on                  ; LCD_Display:inst2|DATA_BUS_VALUE[2]          ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.036 ns                 ;
; 1.246 ns                                ; FINAL:inst|bat:U1|state.wait_ready                  ; FINAL:inst|bat:U1|state.read_data            ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.037 ns                 ;
; 1.248 ns                                ; FINAL:inst|PING:U3|STATE.loop_state_1               ; FINAL:inst|PING:U3|STATE.score_inc_1         ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.039 ns                 ;
; 1.248 ns                                ; FINAL:inst|PING:U3|STATE.loop_state_1               ; FINAL:inst|PING:U3|STATE.loop_state_1        ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.039 ns                 ;
; 1.251 ns                                ; LCD_Display:inst2|state.print_string                ; LCD_Display:inst2|next_command.line2         ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.042 ns                 ;
; 1.251 ns                                ; LCD_Display:inst2|state.reset1                      ; LCD_Display:inst2|next_command.reset2        ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.042 ns                 ;
; 1.252 ns                                ; LCD_Display:inst2|state.drop_lcd_e                  ; LCD_Display:inst2|next_command.reset3        ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.043 ns                 ;
; 1.256 ns                                ; LCD_Display:inst2|state.print_string                ; LCD_Display:inst2|next_command.return_home   ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.047 ns                 ;
; 1.258 ns                                ; FINAL:inst|PING:U3|CURRENT_COLUMN[5]                ; FINAL:inst|PING:U3|CURRENT_COLUMN[5]         ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.049 ns                 ;
; 1.270 ns                                ; clk_div:inst15|count_100Khz[0]                      ; clk_div:inst15|count_100Khz[1]               ; CLK48      ; CLK48    ; 0.000 ns                   ; 0.178 ns                   ; 1.448 ns                 ;
; 1.271 ns                                ; FINAL:inst|bat:U1|pdl_1[5]                          ; FINAL:inst|bat:U1|pdl_1[5]                   ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.062 ns                 ;
; 1.272 ns                                ; FINAL:inst|PING:U3|SCORE11[2]~reg0                  ; FINAL:inst|PING:U3|SCORE11[2]~reg0           ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.063 ns                 ;
; 1.281 ns                                ; keyboard:inst16|filter[6]                           ; keyboard:inst16|filter[5]                    ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.072 ns                 ;
; 1.291 ns                                ; FINAL:inst|PING:U3|SCORE11[0]~reg0                  ; FINAL:inst|PING:U3|SCORE11[0]~reg0           ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.082 ns                 ;
; 1.292 ns                                ; clk_div:inst15|count_100hz[2]                       ; clk_div:inst15|count_100hz[2]                ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.083 ns                 ;
; 1.292 ns                                ; clk_div:inst15|count_100Khz[2]                      ; clk_div:inst15|count_100Khz[2]               ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.083 ns                 ;
; 1.293 ns                                ; clk_div:inst15|count_100hz[2]                       ; clk_div:inst15|count_100hz[0]                ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.084 ns                 ;
; 1.293 ns                                ; clk_div:inst15|count_100Khz[2]                      ; clk_div:inst15|count_100Khz[0]               ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.084 ns                 ;
; 1.294 ns                                ; FINAL:inst|PING:U3|SCORE11[0]~reg0                  ; FINAL:inst|PING:U3|SCORE11[1]~reg0           ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.085 ns                 ;
; 1.294 ns                                ; clk_div:inst15|count_1Mhz[5]                        ; clk_div:inst15|clock_1Mhz_int                ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.085 ns                 ;
; 1.306 ns                                ; LCD_Display:inst2|state.hold                        ; LCD_Display:inst2|state.display_clear        ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.097 ns                 ;
; 1.306 ns                                ; LCD_Display:inst2|state.hold                        ; LCD_Display:inst2|state.display_on           ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.097 ns                 ;
; 1.307 ns                                ; LCD_Display:inst2|state.hold                        ; LCD_Display:inst2|state.mode_set             ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.098 ns                 ;
; 1.307 ns                                ; LCD_Display:inst2|state.hold                        ; LCD_Display:inst2|next_command.display_clear ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.098 ns                 ;
; 1.308 ns                                ; LCD_Display:inst2|state.hold                        ; LCD_Display:inst2|next_command.mode_set      ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.099 ns                 ;
; 1.314 ns                                ; clk_div:inst15|count_1Mhz[3]                        ; clk_div:inst15|count_1Mhz[3]                 ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.105 ns                 ;
; 1.321 ns                                ; LCD_Display:inst2|DATA_BUS_VALUE[7]                 ; LCD_Display:inst2|DATA_BUS_VALUE[7]          ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.112 ns                 ;
; 1.321 ns                                ; clk_div:inst15|count_1Mhz[4]                        ; clk_div:inst15|count_1Mhz[4]                 ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.112 ns                 ;
; 1.322 ns                                ; clk_div:inst15|count_1Mhz[2]                        ; clk_div:inst15|count_1Mhz[2]                 ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.113 ns                 ;
; 1.323 ns                                ; LCD_Display:inst2|CLK_COUNT_400HZ[14]               ; LCD_Display:inst2|CLK_COUNT_400HZ[14]        ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.114 ns                 ;
; 1.323 ns                                ; LCD_Display:inst2|CLK_COUNT_400HZ[18]               ; LCD_Display:inst2|CLK_COUNT_400HZ[18]        ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.114 ns                 ;
; 1.323 ns                                ; LCD_Display:inst2|CLK_COUNT_400HZ[4]                ; LCD_Display:inst2|CLK_COUNT_400HZ[4]         ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.114 ns                 ;
; 1.323 ns                                ; LCD_Display:inst2|CLK_COUNT_400HZ[8]                ; LCD_Display:inst2|CLK_COUNT_400HZ[8]         ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.114 ns                 ;
; 1.326 ns                                ; FINAL:inst|bat:U1|pdl_2[0]                          ; FINAL:inst|bat:U1|paddle_2[0]                ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.117 ns                 ;
; 1.326 ns                                ; LCD_Display:inst2|CLK_COUNT_400HZ[15]               ; LCD_Display:inst2|CLK_COUNT_400HZ[15]        ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.117 ns                 ;
; 1.326 ns                                ; LCD_Display:inst2|CLK_COUNT_400HZ[10]               ; LCD_Display:inst2|CLK_COUNT_400HZ[10]        ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.117 ns                 ;
; 1.326 ns                                ; LCD_Display:inst2|CLK_COUNT_400HZ[5]                ; LCD_Display:inst2|CLK_COUNT_400HZ[5]         ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.117 ns                 ;
; 1.326 ns                                ; LCD_Display:inst2|state.reset2                      ; LCD_Display:inst2|next_command.reset3        ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.117 ns                 ;
; 1.326 ns                                ; keyboard:inst16|INCNT[3]                            ; keyboard:inst16|INCNT[3]                     ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.117 ns                 ;
; 1.326 ns                                ; LCD_Display:inst2|CLK_COUNT_400HZ[0]                ; LCD_Display:inst2|CLK_COUNT_400HZ[0]         ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.117 ns                 ;
; 1.328 ns                                ; LCD_Display:inst2|LCD_RS                            ; LCD_Display:inst2|LCD_RS                     ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.119 ns                 ;
; 1.329 ns                                ; FINAL:inst|bat:U1|pdl_1[0]                          ; FINAL:inst|bat:U1|paddle_1[0]                ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.120 ns                 ;
; 1.329 ns                                ; LCD_Display:inst2|CLK_COUNT_400HZ[13]               ; LCD_Display:inst2|CLK_COUNT_400HZ[13]        ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.120 ns                 ;
; 1.329 ns                                ; LCD_Display:inst2|CLK_COUNT_400HZ[3]                ; LCD_Display:inst2|CLK_COUNT_400HZ[3]         ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.120 ns                 ;
; 1.334 ns                                ; LCD_Display:inst2|CHAR_COUNT[3]                     ; LCD_Display:inst2|CHAR_COUNT[3]              ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.125 ns                 ;
; 1.334 ns                                ; keyboard:inst16|INCNT[2]                            ; keyboard:inst16|INCNT[2]                     ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.125 ns                 ;
; 1.335 ns                                ; FINAL:inst|bat:U1|state.wait_ready                  ; FINAL:inst|bat:U1|state.wait_ready           ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.126 ns                 ;
; 1.335 ns                                ; LCD_Display:inst2|state.display_on                  ; LCD_Display:inst2|next_command.mode_set      ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.126 ns                 ;
; 1.339 ns                                ; FINAL:inst|PING:U3|SCORE22[0]~reg0                  ; FINAL:inst|PING:U3|SCORE22[0]~reg0           ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.130 ns                 ;
; 1.339 ns                                ; clk_div:inst15|count_1Khz[0]                        ; clk_div:inst15|count_1Khz[0]                 ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.130 ns                 ;
; 1.340 ns                                ; FINAL:inst|bat:U1|pdl_2[2]                          ; FINAL:inst|bat:U1|paddle_2[2]                ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.131 ns                 ;
; 1.340 ns                                ; clk_div:inst15|count_1Khz[0]                        ; clk_div:inst15|count_1Khz[2]                 ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.131 ns                 ;
; 1.341 ns                                ; LCD_Display:inst2|state.func_set                    ; LCD_Display:inst2|next_command.display_off   ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.132 ns                 ;
; 1.342 ns                                ; LCD_Display:inst2|state.mode_set                    ; LCD_Display:inst2|DATA_BUS_VALUE[2]          ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.133 ns                 ;
; 1.342 ns                                ; LCD_Display:inst2|CHAR_COUNT[0]                     ; LCD_Display:inst2|CHAR_COUNT[0]              ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.133 ns                 ;
; 1.344 ns                                ; LCD_Display:inst2|CHAR_COUNT[4]                     ; LCD_Display:inst2|CHAR_COUNT[4]              ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.135 ns                 ;
; 1.344 ns                                ; keyboard:inst16|INCNT[0]                            ; keyboard:inst16|INCNT[0]                     ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.135 ns                 ;
; 1.344 ns                                ; clk_div:inst15|count_10Khz[1]                       ; clk_div:inst15|count_10Khz[2]                ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.135 ns                 ;
; 1.345 ns                                ; FINAL:inst|PING:U3|SCORE22[0]~reg0                  ; FINAL:inst|PING:U3|SCORE22[1]~reg0           ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.136 ns                 ;
; 1.346 ns                                ; clk_div:inst15|count_10Khz[1]                       ; clk_div:inst15|count_10Khz[0]                ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.137 ns                 ;
; 1.347 ns                                ; LCD_Display:inst2|state.mode_set                    ; LCD_Display:inst2|DATA_BUS_VALUE[1]          ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.138 ns                 ;
; 1.351 ns                                ; keyboard:inst16|INCNT[0]                            ; keyboard:inst16|INCNT[1]                     ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.142 ns                 ;
; 1.359 ns                                ; keyboard:inst16|filter[5]                           ; keyboard:inst16|keyboard_clk_filtered        ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.150 ns                 ;
; 1.385 ns                                ; LCD_Display:inst2|state.hold                        ; LCD_Display:inst2|next_command.reset3        ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.176 ns                 ;
; 1.434 ns                                ; FINAL:inst|PING:U3|SCORE22[1]~reg0                  ; FINAL:inst|PING:U3|SCORE22[1]~reg0           ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.225 ns                 ;
; 1.441 ns                                ; FINAL:inst|PING:U3|STATE.loop_state_2               ; FINAL:inst|PING:U3|CURRENT_COLUMN[5]         ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.232 ns                 ;
; 1.449 ns                                ; keyboard:inst16|INCNT[3]                            ; keyboard:inst16|READ_CHAR                    ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.240 ns                 ;
; 1.474 ns                                ; keyboard:inst16|READ_CHAR                           ; keyboard:inst16|READ_CHAR                    ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.265 ns                 ;
; 1.475 ns                                ; clk_div:inst15|count_1Mhz[6]                        ; clk_div:inst15|count_1Mhz[6]                 ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.266 ns                 ;
; 1.476 ns                                ; LCD_Display:inst2|CLK_COUNT_400HZ[16]               ; LCD_Display:inst2|CLK_COUNT_400HZ[16]        ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.267 ns                 ;
; 1.476 ns                                ; LCD_Display:inst2|CLK_COUNT_400HZ[11]               ; LCD_Display:inst2|CLK_COUNT_400HZ[11]        ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.267 ns                 ;
; 1.476 ns                                ; clk_div:inst15|count_1Mhz[5]                        ; clk_div:inst15|count_1Mhz[5]                 ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.267 ns                 ;
; 1.476 ns                                ; clk_div:inst15|count_1Mhz[1]                        ; clk_div:inst15|count_1Mhz[1]                 ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.267 ns                 ;
; 1.476 ns                                ; clk_div:inst15|count_1Mhz[0]                        ; clk_div:inst15|count_1Mhz[0]                 ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.267 ns                 ;
; 1.478 ns                                ; LCD_Display:inst2|next_command.reset3               ; LCD_Display:inst2|next_command.reset3        ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.269 ns                 ;
; 1.478 ns                                ; clk_div:inst15|count_10hz[2]                        ; clk_div:inst15|count_10hz[2]                 ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.269 ns                 ;
; 1.479 ns                                ; FINAL:inst|bat:U1|state.read_low                    ; FINAL:inst|bat:U1|state.wait_ready           ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.270 ns                 ;
; 1.480 ns                                ; LCD_Display:inst2|CLK_COUNT_400HZ[12]               ; LCD_Display:inst2|CLK_COUNT_400HZ[12]        ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.271 ns                 ;
; 1.480 ns                                ; LCD_Display:inst2|CLK_COUNT_400HZ[6]                ; LCD_Display:inst2|CLK_COUNT_400HZ[6]         ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.271 ns                 ;
; 1.480 ns                                ; LCD_Display:inst2|CLK_COUNT_400HZ[2]                ; LCD_Display:inst2|CLK_COUNT_400HZ[2]         ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.271 ns                 ;
; 1.481 ns                                ; LCD_Display:inst2|CLK_COUNT_400HZ[17]               ; LCD_Display:inst2|CLK_COUNT_400HZ[17]        ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.272 ns                 ;
; 1.481 ns                                ; LCD_Display:inst2|CLK_COUNT_400HZ[7]                ; LCD_Display:inst2|CLK_COUNT_400HZ[7]         ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.272 ns                 ;
; 1.481 ns                                ; LCD_Display:inst2|CLK_COUNT_400HZ[1]                ; LCD_Display:inst2|CLK_COUNT_400HZ[1]         ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.272 ns                 ;
; 1.482 ns                                ; LCD_Display:inst2|CLK_COUNT_400HZ[19]               ; LCD_Display:inst2|CLK_COUNT_400HZ[19]        ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.273 ns                 ;
; 1.482 ns                                ; LCD_Display:inst2|CLK_COUNT_400HZ[9]                ; LCD_Display:inst2|CLK_COUNT_400HZ[9]         ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.273 ns                 ;
; 1.483 ns                                ; clk_div:inst15|count_10hz[2]                        ; clk_div:inst15|count_10hz[0]                 ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.274 ns                 ;
; 1.488 ns                                ; clk_div:inst15|count_1Mhz[4]                        ; clk_div:inst15|clock_1Mhz_int                ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.279 ns                 ;
; 1.490 ns                                ; FINAL:inst|PING:U3|PREVIOUS_ROW[5]                  ; FINAL:inst|PING:U3|PREVIOUS_ROW[5]           ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.281 ns                 ;
; 1.490 ns                                ; clk_div:inst15|count_10hz[0]                        ; clk_div:inst15|count_10hz[0]                 ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.281 ns                 ;
; 1.490 ns                                ; clk_div:inst15|count_100hz[0]                       ; clk_div:inst15|count_100hz[0]                ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.281 ns                 ;
; 1.490 ns                                ; clk_div:inst15|count_100Khz[0]                      ; clk_div:inst15|count_100Khz[0]               ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.281 ns                 ;
; 1.491 ns                                ; LCD_Display:inst2|state.reset3                      ; LCD_Display:inst2|next_command.func_set      ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.282 ns                 ;
; 1.491 ns                                ; clk_div:inst15|count_10Khz[0]                       ; clk_div:inst15|count_10Khz[0]                ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.282 ns                 ;
; 1.492 ns                                ; clk_div:inst15|count_10Khz[0]                       ; clk_div:inst15|count_10Khz[2]                ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.283 ns                 ;
; 1.493 ns                                ; clk_div:inst15|count_100hz[0]                       ; clk_div:inst15|count_100hz[2]                ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.284 ns                 ;
; 1.493 ns                                ; clk_div:inst15|count_100Khz[0]                      ; clk_div:inst15|count_100Khz[2]               ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.284 ns                 ;
; 1.495 ns                                ; clk_div:inst15|count_10hz[0]                        ; clk_div:inst15|count_10hz[2]                 ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.286 ns                 ;
; 1.496 ns                                ; clk_div:inst15|count_100hz[1]                       ; clk_div:inst15|count_100hz[1]                ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.287 ns                 ;
; 1.496 ns                                ; clk_div:inst15|count_100Khz[1]                      ; clk_div:inst15|count_100Khz[1]               ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.287 ns                 ;
; 1.498 ns                                ; LCD_Display:inst2|CHAR_COUNT[1]                     ; LCD_Display:inst2|CHAR_COUNT[1]              ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.289 ns                 ;
; 1.499 ns                                ; clk_div:inst15|count_100hz[1]                       ; clk_div:inst15|count_100hz[2]                ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.290 ns                 ;
; 1.502 ns                                ; clk_div:inst15|count_100hz[1]                       ; clk_div:inst15|count_100hz[0]                ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.293 ns                 ;
; 1.503 ns                                ; clk_div:inst15|count_1Khz[1]                        ; clk_div:inst15|count_1Khz[0]                 ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.294 ns                 ;
; 1.503 ns                                ; clk_div:inst15|count_1Khz[1]                        ; clk_div:inst15|count_1Khz[2]                 ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.294 ns                 ;
; 1.518 ns                                ; LCD_Display:inst2|next_command.display_clear        ; LCD_Display:inst2|next_command.display_clear ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.309 ns                 ;
; 1.524 ns                                ; LCD_Display:inst2|next_command.display_clear        ; LCD_Display:inst2|state.display_clear        ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.315 ns                 ;
; 1.539 ns                                ; FINAL:inst|PING:U3|SCORE11[1]~reg0                  ; FINAL:inst|PING:U3|SCORE11[1]~reg0           ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.330 ns                 ;
; 1.569 ns                                ; LCD_Display:inst2|state.hold                        ; LCD_Display:inst2|next_command.display_on    ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.360 ns                 ;
; 1.577 ns                                ; LCD_Display:inst2|next_command.display_on           ; LCD_Display:inst2|next_command.display_on    ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.368 ns                 ;
; 1.578 ns                                ; LCD_Display:inst2|next_command.display_on           ; LCD_Display:inst2|state.display_on           ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.369 ns                 ;
; 1.578 ns                                ; clk_div:inst15|count_1Mhz[3]                        ; clk_div:inst15|clock_1Mhz_int                ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.369 ns                 ;
; 1.583 ns                                ; LCD_Display:inst2|state.drop_lcd_e                  ; LCD_Display:inst2|next_command.display_on    ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.374 ns                 ;
; 1.596 ns                                ; keyboard:inst16|keyboard_clk_filtered               ; keyboard:inst16|keyboard_clk_filtered        ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.387 ns                 ;
; 1.613 ns                                ; keyboard:inst16|SHIFTIN[3]                          ; keyboard:inst16|scan_code[3]                 ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.404 ns                 ;
; 1.619 ns                                ; keyboard:inst16|SHIFTIN[7]                          ; keyboard:inst16|scan_code[7]                 ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.410 ns                 ;
; 1.623 ns                                ; keyboard:inst16|SHIFTIN[2]                          ; keyboard:inst16|scan_code[2]                 ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.414 ns                 ;
; 1.625 ns                                ; keyboard:inst16|SHIFTIN[6]                          ; keyboard:inst16|scan_code[6]                 ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.416 ns                 ;
; 1.644 ns                                ; LCD_Display:inst2|CLK_400HZ_Enable                  ; LCD_Display:inst2|state.drop_lcd_e           ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.435 ns                 ;
; 1.644 ns                                ; LCD_Display:inst2|CLK_400HZ_Enable                  ; LCD_Display:inst2|DATA_BUS_VALUE[7]          ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.435 ns                 ;
; 1.644 ns                                ; LCD_Display:inst2|CLK_400HZ_Enable                  ; LCD_Display:inst2|next_command.reset3        ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.435 ns                 ;
; 1.644 ns                                ; LCD_Display:inst2|CLK_400HZ_Enable                  ; LCD_Display:inst2|state.reset2               ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.435 ns                 ;
; 1.644 ns                                ; LCD_Display:inst2|CLK_400HZ_Enable                  ; LCD_Display:inst2|next_command.reset2        ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.435 ns                 ;
; 1.644 ns                                ; LCD_Display:inst2|CLK_400HZ_Enable                  ; LCD_Display:inst2|state.reset1               ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.435 ns                 ;
; 1.647 ns                                ; keyboard:inst16|clock_enable                        ; keyboard:inst16|keyboard_clk_filtered        ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.438 ns                 ;
; 1.647 ns                                ; keyboard:inst16|clock_enable                        ; keyboard:inst16|filter[1]                    ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.438 ns                 ;
; 1.647 ns                                ; keyboard:inst16|clock_enable                        ; keyboard:inst16|filter[2]                    ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.438 ns                 ;
; 1.647 ns                                ; keyboard:inst16|clock_enable                        ; keyboard:inst16|filter[4]                    ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.438 ns                 ;
; 1.647 ns                                ; keyboard:inst16|clock_enable                        ; keyboard:inst16|filter[5]                    ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.438 ns                 ;
; 1.647 ns                                ; keyboard:inst16|clock_enable                        ; keyboard:inst16|filter[3]                    ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.438 ns                 ;
; 1.647 ns                                ; keyboard:inst16|clock_enable                        ; keyboard:inst16|filter[0]                    ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.438 ns                 ;
; 1.647 ns                                ; keyboard:inst16|clock_enable                        ; keyboard:inst16|filter[6]                    ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.438 ns                 ;
; 1.647 ns                                ; keyboard:inst16|clock_enable                        ; keyboard:inst16|filter[7]                    ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.438 ns                 ;
; 1.653 ns                                ; LCD_Display:inst2|DATA_BUS_VALUE[2]                 ; LCD_Display:inst2|DATA_BUS_VALUE[2]          ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.444 ns                 ;
; 1.654 ns                                ; FINAL:inst|bat:U1|pdl_2[1]                          ; FINAL:inst|bat:U1|pdl_2[5]                   ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.445 ns                 ;
; 1.657 ns                                ; clk_div:inst15|count_10hz[0]                        ; clk_div:inst15|count_10hz[1]                 ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.448 ns                 ;
; 1.657 ns                                ; clk_div:inst15|count_100hz[0]                       ; clk_div:inst15|count_100hz[1]                ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.448 ns                 ;
; 1.658 ns                                ; clk_div:inst15|count_10Khz[0]                       ; clk_div:inst15|count_10Khz[1]                ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.449 ns                 ;
; 1.664 ns                                ; LCD_Display:inst2|state.hold                        ; LCD_Display:inst2|state.reset2               ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.455 ns                 ;
; 1.664 ns                                ; LCD_Display:inst2|state.hold                        ; LCD_Display:inst2|next_command.reset2        ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.209 ns                  ; 1.455 ns                 ;
; 1.706 ns                                ; FINAL:inst|PING:U3|CURRENT_ROW[4]                   ; FINAL:inst|PING:U3|PREVIOUS_ROW[4]           ; CLK48      ; CLK48    ; 0.000 ns                   ; -0.243 ns                  ; 1.463 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                              ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------+
; tsu                                                                                                 ;
+-------+--------------+------------+----------+-------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From     ; To                                        ; To Clock ;
+-------+--------------+------------+----------+-------------------------------------------+----------+
; N/A   ; None         ; 10.163 ns  ; RESETN   ; LCD_Display:inst2|CHAR_COUNT[3]           ; CLK48    ;
; N/A   ; None         ; 10.163 ns  ; RESETN   ; LCD_Display:inst2|CHAR_COUNT[4]           ; CLK48    ;
; N/A   ; None         ; 10.163 ns  ; RESETN   ; LCD_Display:inst2|CHAR_COUNT[0]           ; CLK48    ;
; N/A   ; None         ; 10.163 ns  ; RESETN   ; LCD_Display:inst2|CHAR_COUNT[1]           ; CLK48    ;
; N/A   ; None         ; 10.163 ns  ; RESETN   ; LCD_Display:inst2|CHAR_COUNT[2]           ; CLK48    ;
; N/A   ; None         ; 8.936 ns   ; RESETN   ; LCD_Display:inst2|CLK_COUNT_400HZ[9]      ; CLK48    ;
; N/A   ; None         ; 8.936 ns   ; RESETN   ; LCD_Display:inst2|CLK_COUNT_400HZ[5]      ; CLK48    ;
; N/A   ; None         ; 8.936 ns   ; RESETN   ; LCD_Display:inst2|CLK_COUNT_400HZ[4]      ; CLK48    ;
; N/A   ; None         ; 8.936 ns   ; RESETN   ; LCD_Display:inst2|CLK_COUNT_400HZ[6]      ; CLK48    ;
; N/A   ; None         ; 8.936 ns   ; RESETN   ; LCD_Display:inst2|CLK_COUNT_400HZ[7]      ; CLK48    ;
; N/A   ; None         ; 8.936 ns   ; RESETN   ; LCD_Display:inst2|CLK_COUNT_400HZ[8]      ; CLK48    ;
; N/A   ; None         ; 8.936 ns   ; RESETN   ; LCD_Display:inst2|CLK_COUNT_400HZ[3]      ; CLK48    ;
; N/A   ; None         ; 8.936 ns   ; RESETN   ; LCD_Display:inst2|CLK_COUNT_400HZ[2]      ; CLK48    ;
; N/A   ; None         ; 8.936 ns   ; RESETN   ; LCD_Display:inst2|CLK_COUNT_400HZ[1]      ; CLK48    ;
; N/A   ; None         ; 8.936 ns   ; RESETN   ; LCD_Display:inst2|CLK_COUNT_400HZ[0]      ; CLK48    ;
; N/A   ; None         ; 8.912 ns   ; RESETN   ; LCD_Display:inst2|CLK_COUNT_400HZ[16]     ; CLK48    ;
; N/A   ; None         ; 8.912 ns   ; RESETN   ; LCD_Display:inst2|CLK_COUNT_400HZ[15]     ; CLK48    ;
; N/A   ; None         ; 8.912 ns   ; RESETN   ; LCD_Display:inst2|CLK_COUNT_400HZ[14]     ; CLK48    ;
; N/A   ; None         ; 8.912 ns   ; RESETN   ; LCD_Display:inst2|CLK_COUNT_400HZ[12]     ; CLK48    ;
; N/A   ; None         ; 8.912 ns   ; RESETN   ; LCD_Display:inst2|CLK_COUNT_400HZ[17]     ; CLK48    ;
; N/A   ; None         ; 8.912 ns   ; RESETN   ; LCD_Display:inst2|CLK_COUNT_400HZ[18]     ; CLK48    ;
; N/A   ; None         ; 8.912 ns   ; RESETN   ; LCD_Display:inst2|CLK_COUNT_400HZ[19]     ; CLK48    ;
; N/A   ; None         ; 8.912 ns   ; RESETN   ; LCD_Display:inst2|CLK_COUNT_400HZ[13]     ; CLK48    ;
; N/A   ; None         ; 8.912 ns   ; RESETN   ; LCD_Display:inst2|CLK_COUNT_400HZ[11]     ; CLK48    ;
; N/A   ; None         ; 8.912 ns   ; RESETN   ; LCD_Display:inst2|CLK_COUNT_400HZ[10]     ; CLK48    ;
; N/A   ; None         ; 8.033 ns   ; PS2CLK   ; keyboard:inst16|filter[7]                 ; CLK48    ;
; N/A   ; None         ; 7.785 ns   ; RESETN   ; LCD_Display:inst2|CLK_400HZ_Enable        ; CLK48    ;
; N/A   ; None         ; 5.710 ns   ; pin_name ; FINAL:inst|PING:U3|STATE.position_state_2 ; CLK48    ;
; N/A   ; None         ; 5.433 ns   ; sw4      ; FINAL:inst|PING:U3|STATE.position_state_2 ; CLK48    ;
; N/A   ; None         ; 5.211 ns   ; PS2DATA  ; keyboard:inst16|ready_set                 ; CLK48    ;
; N/A   ; None         ; 4.876 ns   ; RESETN   ; FINAL:inst|bat:U1|paddle_2[5]             ; CLK48    ;
; N/A   ; None         ; 4.876 ns   ; RESETN   ; FINAL:inst|bat:U1|paddle_2[4]             ; CLK48    ;
; N/A   ; None         ; 4.876 ns   ; RESETN   ; FINAL:inst|bat:U1|paddle_2[2]             ; CLK48    ;
; N/A   ; None         ; 4.876 ns   ; RESETN   ; FINAL:inst|bat:U1|paddle_2[3]             ; CLK48    ;
; N/A   ; None         ; 4.876 ns   ; RESETN   ; FINAL:inst|bat:U1|paddle_2[0]             ; CLK48    ;
; N/A   ; None         ; 4.876 ns   ; RESETN   ; FINAL:inst|bat:U1|paddle_2[1]             ; CLK48    ;
; N/A   ; None         ; 4.798 ns   ; RESETN   ; FINAL:inst|bat:U1|paddle_1[1]             ; CLK48    ;
; N/A   ; None         ; 4.798 ns   ; RESETN   ; FINAL:inst|bat:U1|paddle_1[0]             ; CLK48    ;
; N/A   ; None         ; 4.798 ns   ; RESETN   ; FINAL:inst|bat:U1|paddle_1[5]             ; CLK48    ;
; N/A   ; None         ; 4.798 ns   ; RESETN   ; FINAL:inst|bat:U1|paddle_1[4]             ; CLK48    ;
; N/A   ; None         ; 4.798 ns   ; RESETN   ; FINAL:inst|bat:U1|paddle_1[2]             ; CLK48    ;
; N/A   ; None         ; 4.798 ns   ; RESETN   ; FINAL:inst|bat:U1|paddle_1[3]             ; CLK48    ;
; N/A   ; None         ; 4.486 ns   ; RESETN   ; keyboard:inst16|ready_set                 ; CLK48    ;
; N/A   ; None         ; 4.459 ns   ; RESETN   ; keyboard:inst16|INCNT[3]                  ; CLK48    ;
; N/A   ; None         ; 4.459 ns   ; RESETN   ; keyboard:inst16|INCNT[2]                  ; CLK48    ;
; N/A   ; None         ; 4.459 ns   ; RESETN   ; keyboard:inst16|INCNT[1]                  ; CLK48    ;
; N/A   ; None         ; 4.459 ns   ; RESETN   ; keyboard:inst16|INCNT[0]                  ; CLK48    ;
; N/A   ; None         ; 4.379 ns   ; RESETN   ; FINAL:inst|PING:U3|STEP[1]                ; CLK48    ;
; N/A   ; None         ; 4.379 ns   ; RESETN   ; FINAL:inst|PING:U3|STEP[0]                ; CLK48    ;
; N/A   ; None         ; 4.379 ns   ; RESETN   ; FINAL:inst|PING:U3|STEP[6]                ; CLK48    ;
; N/A   ; None         ; 4.379 ns   ; RESETN   ; FINAL:inst|PING:U3|STEP[5]                ; CLK48    ;
; N/A   ; None         ; 4.379 ns   ; RESETN   ; FINAL:inst|PING:U3|STEP[4]                ; CLK48    ;
; N/A   ; None         ; 4.379 ns   ; RESETN   ; FINAL:inst|PING:U3|STEP[2]                ; CLK48    ;
; N/A   ; None         ; 4.379 ns   ; RESETN   ; FINAL:inst|PING:U3|STEP[3]                ; CLK48    ;
; N/A   ; None         ; 4.323 ns   ; sw4      ; FINAL:inst|PING:U3|STATE.position_state_1 ; CLK48    ;
; N/A   ; None         ; 4.216 ns   ; pin_name ; FINAL:inst|PING:U3|STATE.serve_decide     ; CLK48    ;
; N/A   ; None         ; 4.206 ns   ; RESETN   ; FINAL:inst|PING:U3|b[1]                   ; CLK48    ;
; N/A   ; None         ; 4.206 ns   ; RESETN   ; FINAL:inst|PING:U3|b[2]                   ; CLK48    ;
; N/A   ; None         ; 4.042 ns   ; RESETN   ; FINAL:inst|PING:U3|a[0]                   ; CLK48    ;
; N/A   ; None         ; 4.042 ns   ; RESETN   ; FINAL:inst|PING:U3|a[1]                   ; CLK48    ;
; N/A   ; None         ; 4.042 ns   ; RESETN   ; FINAL:inst|PING:U3|a[2]                   ; CLK48    ;
; N/A   ; None         ; 3.942 ns   ; sw4      ; FINAL:inst|PING:U3|STATE.serve_decide     ; CLK48    ;
; N/A   ; None         ; 3.910 ns   ; RESETN   ; FINAL:inst|PING:U3|b[0]                   ; CLK48    ;
; N/A   ; None         ; 3.827 ns   ; RESETN   ; keyboard:inst16|SHIFTIN[4]                ; CLK48    ;
; N/A   ; None         ; 3.827 ns   ; RESETN   ; keyboard:inst16|SHIFTIN[7]                ; CLK48    ;
; N/A   ; None         ; 3.827 ns   ; RESETN   ; keyboard:inst16|SHIFTIN[5]                ; CLK48    ;
; N/A   ; None         ; 3.827 ns   ; RESETN   ; keyboard:inst16|SHIFTIN[3]                ; CLK48    ;
; N/A   ; None         ; 3.827 ns   ; RESETN   ; keyboard:inst16|SHIFTIN[2]                ; CLK48    ;
; N/A   ; None         ; 3.827 ns   ; RESETN   ; keyboard:inst16|SHIFTIN[6]                ; CLK48    ;
; N/A   ; None         ; 3.827 ns   ; RESETN   ; keyboard:inst16|SHIFTIN[8]                ; CLK48    ;
; N/A   ; None         ; 3.663 ns   ; RESETN   ; keyboard:inst16|SHIFTIN[1]                ; CLK48    ;
; N/A   ; None         ; 3.663 ns   ; RESETN   ; keyboard:inst16|SHIFTIN[0]                ; CLK48    ;
; N/A   ; None         ; 3.272 ns   ; RESETN   ; keyboard:inst16|scan_code[0]              ; CLK48    ;
; N/A   ; None         ; 3.272 ns   ; RESETN   ; keyboard:inst16|scan_code[4]              ; CLK48    ;
; N/A   ; None         ; 3.272 ns   ; RESETN   ; keyboard:inst16|scan_code[1]              ; CLK48    ;
; N/A   ; None         ; 3.272 ns   ; RESETN   ; keyboard:inst16|scan_code[2]              ; CLK48    ;
; N/A   ; None         ; 3.272 ns   ; RESETN   ; keyboard:inst16|scan_code[6]              ; CLK48    ;
; N/A   ; None         ; 3.272 ns   ; RESETN   ; keyboard:inst16|scan_code[7]              ; CLK48    ;
; N/A   ; None         ; 3.272 ns   ; RESETN   ; keyboard:inst16|scan_code[3]              ; CLK48    ;
; N/A   ; None         ; 3.272 ns   ; RESETN   ; keyboard:inst16|scan_code[5]              ; CLK48    ;
; N/A   ; None         ; 3.236 ns   ; RESETN   ; FINAL:inst|bat:U1|read                    ; CLK48    ;
; N/A   ; None         ; 2.574 ns   ; PS2DATA  ; keyboard:inst16|READ_CHAR                 ; CLK48    ;
; N/A   ; None         ; 2.487 ns   ; PS2DATA  ; keyboard:inst16|SHIFTIN[8]                ; CLK48    ;
; N/A   ; None         ; 2.427 ns   ; RESETN   ; keyboard:inst16|READ_CHAR                 ; CLK48    ;
+-------+--------------+------------+----------+-------------------------------------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                     ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                     ; To          ; From Clock ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------+-------------+------------+
; N/A   ; None         ; 33.467 ns  ; FINAL:inst|PING:U3|SCORE22[1]~reg0                                                                       ; G           ; CLK48      ;
; N/A   ; None         ; 33.361 ns  ; FINAL:inst|PING:U3|SCORE22[2]~reg0                                                                       ; G           ; CLK48      ;
; N/A   ; None         ; 33.278 ns  ; FINAL:inst|PING:U3|SCORE22[3]~reg0                                                                       ; G           ; CLK48      ;
; N/A   ; None         ; 33.014 ns  ; FINAL:inst|PING:U3|SCORE22[0]~reg0                                                                       ; G           ; CLK48      ;
; N/A   ; None         ; 32.968 ns  ; FINAL:inst|bat:U1|paddle_2[5]                                                                            ; G           ; CLK48      ;
; N/A   ; None         ; 32.574 ns  ; FINAL:inst|bat:U1|paddle_2[4]                                                                            ; G           ; CLK48      ;
; N/A   ; None         ; 32.227 ns  ; FINAL:inst|PING:U3|SCORE22[1]~reg0                                                                       ; B           ; CLK48      ;
; N/A   ; None         ; 32.121 ns  ; FINAL:inst|PING:U3|SCORE22[2]~reg0                                                                       ; B           ; CLK48      ;
; N/A   ; None         ; 32.038 ns  ; FINAL:inst|PING:U3|SCORE22[3]~reg0                                                                       ; B           ; CLK48      ;
; N/A   ; None         ; 31.774 ns  ; FINAL:inst|PING:U3|SCORE22[0]~reg0                                                                       ; B           ; CLK48      ;
; N/A   ; None         ; 31.617 ns  ; FINAL:inst|bat:U1|paddle_2[5]                                                                            ; B           ; CLK48      ;
; N/A   ; None         ; 31.223 ns  ; FINAL:inst|bat:U1|paddle_2[4]                                                                            ; B           ; CLK48      ;
; N/A   ; None         ; 31.221 ns  ; FINAL:inst|PING:U3|SCORE11[2]~reg0                                                                       ; G           ; CLK48      ;
; N/A   ; None         ; 31.024 ns  ; FINAL:inst|bat:U1|paddle_1[2]                                                                            ; G           ; CLK48      ;
; N/A   ; None         ; 30.966 ns  ; FINAL:inst|display:U4|row_address[4]                                                                     ; G           ; CLK48      ;
; N/A   ; None         ; 30.928 ns  ; FINAL:inst|PING:U3|SCORE11[3]~reg0                                                                       ; G           ; CLK48      ;
; N/A   ; None         ; 30.832 ns  ; FINAL:inst|display:U4|row_address[6]                                                                     ; G           ; CLK48      ;
; N/A   ; None         ; 30.740 ns  ; FINAL:inst|bat:U1|paddle_1[3]                                                                            ; G           ; CLK48      ;
; N/A   ; None         ; 30.709 ns  ; FINAL:inst|PING:U3|SCORE11[1]~reg0                                                                       ; G           ; CLK48      ;
; N/A   ; None         ; 30.670 ns  ; FINAL:inst|display:U4|row_address[7]                                                                     ; G           ; CLK48      ;
; N/A   ; None         ; 30.410 ns  ; FINAL:inst|PING:U3|SCORE11[0]~reg0                                                                       ; G           ; CLK48      ;
; N/A   ; None         ; 30.403 ns  ; FINAL:inst|bat:U1|paddle_1[4]                                                                            ; G           ; CLK48      ;
; N/A   ; None         ; 30.220 ns  ; FINAL:inst|bat:U1|paddle_1[1]                                                                            ; G           ; CLK48      ;
; N/A   ; None         ; 30.161 ns  ; FINAL:inst|bat:U1|paddle_2[2]                                                                            ; G           ; CLK48      ;
; N/A   ; None         ; 30.145 ns  ; FINAL:inst|bat:U1|paddle_2[0]                                                                            ; G           ; CLK48      ;
; N/A   ; None         ; 30.136 ns  ; FINAL:inst|bat:U1|paddle_1[5]                                                                            ; G           ; CLK48      ;
; N/A   ; None         ; 30.017 ns  ; FINAL:inst|bat:U1|paddle_2[1]                                                                            ; G           ; CLK48      ;
; N/A   ; None         ; 29.986 ns  ; FINAL:inst|PING:U3|SCORE22[1]~reg0                                                                       ; R           ; CLK48      ;
; N/A   ; None         ; 29.981 ns  ; FINAL:inst|PING:U3|SCORE11[2]~reg0                                                                       ; B           ; CLK48      ;
; N/A   ; None         ; 29.880 ns  ; FINAL:inst|PING:U3|SCORE22[2]~reg0                                                                       ; R           ; CLK48      ;
; N/A   ; None         ; 29.854 ns  ; FINAL:inst|display:U4|row_address[1]                                                                     ; G           ; CLK48      ;
; N/A   ; None         ; 29.812 ns  ; FINAL:inst|bat:U1|paddle_2[3]                                                                            ; G           ; CLK48      ;
; N/A   ; None         ; 29.797 ns  ; FINAL:inst|PING:U3|SCORE22[3]~reg0                                                                       ; R           ; CLK48      ;
; N/A   ; None         ; 29.767 ns  ; FINAL:inst|bat:U1|paddle_2[5]                                                                            ; R           ; CLK48      ;
; N/A   ; None         ; 29.755 ns  ; FINAL:inst|bat:U1|paddle_1[0]                                                                            ; G           ; CLK48      ;
; N/A   ; None         ; 29.726 ns  ; FINAL:inst|display:U4|row_address[4]                                                                     ; B           ; CLK48      ;
; N/A   ; None         ; 29.688 ns  ; FINAL:inst|PING:U3|SCORE11[3]~reg0                                                                       ; B           ; CLK48      ;
; N/A   ; None         ; 29.673 ns  ; FINAL:inst|bat:U1|paddle_1[2]                                                                            ; B           ; CLK48      ;
; N/A   ; None         ; 29.592 ns  ; FINAL:inst|display:U4|row_address[6]                                                                     ; B           ; CLK48      ;
; N/A   ; None         ; 29.533 ns  ; FINAL:inst|PING:U3|SCORE22[0]~reg0                                                                       ; R           ; CLK48      ;
; N/A   ; None         ; 29.530 ns  ; FINAL:inst|display:U4|row_address[0]                                                                     ; G           ; CLK48      ;
; N/A   ; None         ; 29.469 ns  ; FINAL:inst|PING:U3|SCORE11[1]~reg0                                                                       ; B           ; CLK48      ;
; N/A   ; None         ; 29.446 ns  ; FINAL:inst|display:U4|row_address[5]                                                                     ; G           ; CLK48      ;
; N/A   ; None         ; 29.430 ns  ; FINAL:inst|display:U4|row_address[7]                                                                     ; B           ; CLK48      ;
; N/A   ; None         ; 29.389 ns  ; FINAL:inst|bat:U1|paddle_1[3]                                                                            ; B           ; CLK48      ;
; N/A   ; None         ; 29.373 ns  ; FINAL:inst|bat:U1|paddle_2[4]                                                                            ; R           ; CLK48      ;
; N/A   ; None         ; 29.170 ns  ; FINAL:inst|PING:U3|SCORE11[0]~reg0                                                                       ; B           ; CLK48      ;
; N/A   ; None         ; 29.052 ns  ; FINAL:inst|bat:U1|paddle_1[4]                                                                            ; B           ; CLK48      ;
; N/A   ; None         ; 29.037 ns  ; FINAL:inst|display:U4|row_address[2]                                                                     ; G           ; CLK48      ;
; N/A   ; None         ; 28.944 ns  ; FINAL:inst|PING:U3|CURRENT_ROW[3]                                                                        ; G           ; CLK48      ;
; N/A   ; None         ; 28.910 ns  ; FINAL:inst|PING:U3|CURRENT_COLUMN[2]                                                                     ; G           ; CLK48      ;
; N/A   ; None         ; 28.869 ns  ; FINAL:inst|bat:U1|paddle_1[1]                                                                            ; B           ; CLK48      ;
; N/A   ; None         ; 28.810 ns  ; FINAL:inst|bat:U1|paddle_2[2]                                                                            ; B           ; CLK48      ;
; N/A   ; None         ; 28.794 ns  ; FINAL:inst|bat:U1|paddle_2[0]                                                                            ; B           ; CLK48      ;
; N/A   ; None         ; 28.785 ns  ; FINAL:inst|bat:U1|paddle_1[5]                                                                            ; B           ; CLK48      ;
; N/A   ; None         ; 28.666 ns  ; FINAL:inst|bat:U1|paddle_2[1]                                                                            ; B           ; CLK48      ;
; N/A   ; None         ; 28.614 ns  ; FINAL:inst|display:U4|row_address[1]                                                                     ; B           ; CLK48      ;
; N/A   ; None         ; 28.461 ns  ; FINAL:inst|bat:U1|paddle_2[3]                                                                            ; B           ; CLK48      ;
; N/A   ; None         ; 28.404 ns  ; FINAL:inst|bat:U1|paddle_1[0]                                                                            ; B           ; CLK48      ;
; N/A   ; None         ; 28.290 ns  ; FINAL:inst|display:U4|row_address[0]                                                                     ; B           ; CLK48      ;
; N/A   ; None         ; 28.206 ns  ; FINAL:inst|display:U4|row_address[5]                                                                     ; B           ; CLK48      ;
; N/A   ; None         ; 28.020 ns  ; FINAL:inst|PING:U3|CURRENT_ROW[1]                                                                        ; G           ; CLK48      ;
; N/A   ; None         ; 27.991 ns  ; FINAL:inst|display:U4|col_address[7]                                                                     ; G           ; CLK48      ;
; N/A   ; None         ; 27.915 ns  ; FINAL:inst|display:U4|col_address[1]                                                                     ; G           ; CLK48      ;
; N/A   ; None         ; 27.864 ns  ; FINAL:inst|display:U4|col_address[5]                                                                     ; G           ; CLK48      ;
; N/A   ; None         ; 27.858 ns  ; FINAL:inst|PING:U3|CURRENT_ROW[2]                                                                        ; G           ; CLK48      ;
; N/A   ; None         ; 27.838 ns  ; FINAL:inst|display:U4|col_address[2]                                                                     ; G           ; CLK48      ;
; N/A   ; None         ; 27.823 ns  ; FINAL:inst|bat:U1|paddle_1[2]                                                                            ; R           ; CLK48      ;
; N/A   ; None         ; 27.797 ns  ; FINAL:inst|display:U4|row_address[2]                                                                     ; B           ; CLK48      ;
; N/A   ; None         ; 27.740 ns  ; FINAL:inst|PING:U3|SCORE11[2]~reg0                                                                       ; R           ; CLK48      ;
; N/A   ; None         ; 27.704 ns  ; FINAL:inst|PING:U3|CURRENT_ROW[3]                                                                        ; B           ; CLK48      ;
; N/A   ; None         ; 27.682 ns  ; FINAL:inst|display:U4|row_address[3]                                                                     ; G           ; CLK48      ;
; N/A   ; None         ; 27.679 ns  ; FINAL:inst|display:U4|col_address[6]                                                                     ; G           ; CLK48      ;
; N/A   ; None         ; 27.670 ns  ; FINAL:inst|PING:U3|CURRENT_COLUMN[2]                                                                     ; B           ; CLK48      ;
; N/A   ; None         ; 27.573 ns  ; FINAL:inst|PING:U3|CURRENT_COLUMN[5]                                                                     ; G           ; CLK48      ;
; N/A   ; None         ; 27.562 ns  ; FINAL:inst|display:U4|col_address[4]                                                                     ; G           ; CLK48      ;
; N/A   ; None         ; 27.539 ns  ; FINAL:inst|bat:U1|paddle_1[3]                                                                            ; R           ; CLK48      ;
; N/A   ; None         ; 27.485 ns  ; FINAL:inst|display:U4|row_address[4]                                                                     ; R           ; CLK48      ;
; N/A   ; None         ; 27.447 ns  ; FINAL:inst|PING:U3|SCORE11[3]~reg0                                                                       ; R           ; CLK48      ;
; N/A   ; None         ; 27.351 ns  ; FINAL:inst|display:U4|row_address[6]                                                                     ; R           ; CLK48      ;
; N/A   ; None         ; 27.228 ns  ; FINAL:inst|PING:U3|SCORE11[1]~reg0                                                                       ; R           ; CLK48      ;
; N/A   ; None         ; 27.202 ns  ; FINAL:inst|bat:U1|paddle_1[4]                                                                            ; R           ; CLK48      ;
; N/A   ; None         ; 27.189 ns  ; FINAL:inst|display:U4|row_address[7]                                                                     ; R           ; CLK48      ;
; N/A   ; None         ; 27.019 ns  ; FINAL:inst|bat:U1|paddle_1[1]                                                                            ; R           ; CLK48      ;
; N/A   ; None         ; 26.960 ns  ; FINAL:inst|bat:U1|paddle_2[2]                                                                            ; R           ; CLK48      ;
; N/A   ; None         ; 26.944 ns  ; FINAL:inst|bat:U1|paddle_2[0]                                                                            ; R           ; CLK48      ;
; N/A   ; None         ; 26.943 ns  ; FINAL:inst|PING:U3|CURRENT_ROW[0]                                                                        ; G           ; CLK48      ;
; N/A   ; None         ; 26.935 ns  ; FINAL:inst|bat:U1|paddle_1[5]                                                                            ; R           ; CLK48      ;
; N/A   ; None         ; 26.929 ns  ; FINAL:inst|PING:U3|SCORE11[0]~reg0                                                                       ; R           ; CLK48      ;
; N/A   ; None         ; 26.863 ns  ; FINAL:inst|PING:U3|CURRENT_ROW[5]                                                                        ; G           ; CLK48      ;
; N/A   ; None         ; 26.816 ns  ; FINAL:inst|bat:U1|paddle_2[1]                                                                            ; R           ; CLK48      ;
; N/A   ; None         ; 26.780 ns  ; FINAL:inst|PING:U3|CURRENT_ROW[1]                                                                        ; B           ; CLK48      ;
; N/A   ; None         ; 26.775 ns  ; FINAL:inst|PING:U3|CURRENT_COLUMN[4]                                                                     ; G           ; CLK48      ;
; N/A   ; None         ; 26.640 ns  ; FINAL:inst|display:U4|col_address[7]                                                                     ; B           ; CLK48      ;
; N/A   ; None         ; 26.618 ns  ; FINAL:inst|PING:U3|CURRENT_ROW[2]                                                                        ; B           ; CLK48      ;
; N/A   ; None         ; 26.611 ns  ; FINAL:inst|bat:U1|paddle_2[3]                                                                            ; R           ; CLK48      ;
; N/A   ; None         ; 26.607 ns  ; FINAL:inst|PING:U3|CURRENT_COLUMN[0]                                                                     ; G           ; CLK48      ;
; N/A   ; None         ; 26.564 ns  ; FINAL:inst|display:U4|col_address[1]                                                                     ; B           ; CLK48      ;
; N/A   ; None         ; 26.554 ns  ; FINAL:inst|bat:U1|paddle_1[0]                                                                            ; R           ; CLK48      ;
; N/A   ; None         ; 26.513 ns  ; FINAL:inst|display:U4|col_address[5]                                                                     ; B           ; CLK48      ;
; N/A   ; None         ; 26.507 ns  ; FINAL:inst|PING:U3|CURRENT_ROW[4]                                                                        ; G           ; CLK48      ;
; N/A   ; None         ; 26.487 ns  ; FINAL:inst|display:U4|col_address[2]                                                                     ; B           ; CLK48      ;
; N/A   ; None         ; 26.442 ns  ; FINAL:inst|display:U4|row_address[3]                                                                     ; B           ; CLK48      ;
; N/A   ; None         ; 26.420 ns  ; FINAL:inst|PING:U3|CURRENT_COLUMN[3]                                                                     ; G           ; CLK48      ;
; N/A   ; None         ; 26.373 ns  ; FINAL:inst|display:U4|row_address[1]                                                                     ; R           ; CLK48      ;
; N/A   ; None         ; 26.341 ns  ; FINAL:inst|PING:U3|CURRENT_COLUMN[6]                                                                     ; G           ; CLK48      ;
; N/A   ; None         ; 26.333 ns  ; FINAL:inst|PING:U3|CURRENT_COLUMN[5]                                                                     ; B           ; CLK48      ;
; N/A   ; None         ; 26.328 ns  ; FINAL:inst|display:U4|col_address[6]                                                                     ; B           ; CLK48      ;
; N/A   ; None         ; 26.211 ns  ; FINAL:inst|display:U4|col_address[4]                                                                     ; B           ; CLK48      ;
; N/A   ; None         ; 26.049 ns  ; FINAL:inst|display:U4|row_address[0]                                                                     ; R           ; CLK48      ;
; N/A   ; None         ; 26.039 ns  ; FINAL:inst|display:U4|col_address[3]                                                                     ; G           ; CLK48      ;
; N/A   ; None         ; 25.965 ns  ; FINAL:inst|display:U4|row_address[5]                                                                     ; R           ; CLK48      ;
; N/A   ; None         ; 25.900 ns  ; FINAL:inst|PING:U3|CURRENT_ROW[6]                                                                        ; G           ; CLK48      ;
; N/A   ; None         ; 25.830 ns  ; FINAL:inst|display:U4|col_address[0]                                                                     ; G           ; CLK48      ;
; N/A   ; None         ; 25.703 ns  ; FINAL:inst|PING:U3|CURRENT_ROW[0]                                                                        ; B           ; CLK48      ;
; N/A   ; None         ; 25.623 ns  ; FINAL:inst|PING:U3|CURRENT_ROW[5]                                                                        ; B           ; CLK48      ;
; N/A   ; None         ; 25.556 ns  ; FINAL:inst|display:U4|row_address[2]                                                                     ; R           ; CLK48      ;
; N/A   ; None         ; 25.535 ns  ; FINAL:inst|PING:U3|CURRENT_COLUMN[4]                                                                     ; B           ; CLK48      ;
; N/A   ; None         ; 25.491 ns  ; FINAL:inst|PING:U3|CURRENT_COLUMN[1]                                                                     ; G           ; CLK48      ;
; N/A   ; None         ; 25.463 ns  ; FINAL:inst|PING:U3|CURRENT_ROW[3]                                                                        ; R           ; CLK48      ;
; N/A   ; None         ; 25.429 ns  ; FINAL:inst|PING:U3|CURRENT_COLUMN[2]                                                                     ; R           ; CLK48      ;
; N/A   ; None         ; 25.367 ns  ; FINAL:inst|PING:U3|CURRENT_COLUMN[0]                                                                     ; B           ; CLK48      ;
; N/A   ; None         ; 25.267 ns  ; FINAL:inst|PING:U3|CURRENT_ROW[4]                                                                        ; B           ; CLK48      ;
; N/A   ; None         ; 25.180 ns  ; FINAL:inst|PING:U3|CURRENT_COLUMN[3]                                                                     ; B           ; CLK48      ;
; N/A   ; None         ; 25.101 ns  ; FINAL:inst|PING:U3|CURRENT_COLUMN[6]                                                                     ; B           ; CLK48      ;
; N/A   ; None         ; 24.790 ns  ; FINAL:inst|display:U4|col_address[7]                                                                     ; R           ; CLK48      ;
; N/A   ; None         ; 24.714 ns  ; FINAL:inst|display:U4|col_address[1]                                                                     ; R           ; CLK48      ;
; N/A   ; None         ; 24.688 ns  ; FINAL:inst|display:U4|col_address[3]                                                                     ; B           ; CLK48      ;
; N/A   ; None         ; 24.663 ns  ; FINAL:inst|display:U4|col_address[5]                                                                     ; R           ; CLK48      ;
; N/A   ; None         ; 24.660 ns  ; FINAL:inst|PING:U3|CURRENT_ROW[6]                                                                        ; B           ; CLK48      ;
; N/A   ; None         ; 24.637 ns  ; FINAL:inst|display:U4|col_address[2]                                                                     ; R           ; CLK48      ;
; N/A   ; None         ; 24.539 ns  ; FINAL:inst|PING:U3|CURRENT_ROW[1]                                                                        ; R           ; CLK48      ;
; N/A   ; None         ; 24.479 ns  ; FINAL:inst|display:U4|col_address[0]                                                                     ; B           ; CLK48      ;
; N/A   ; None         ; 24.478 ns  ; FINAL:inst|display:U4|col_address[6]                                                                     ; R           ; CLK48      ;
; N/A   ; None         ; 24.377 ns  ; FINAL:inst|PING:U3|CURRENT_ROW[2]                                                                        ; R           ; CLK48      ;
; N/A   ; None         ; 24.361 ns  ; FINAL:inst|display:U4|col_address[4]                                                                     ; R           ; CLK48      ;
; N/A   ; None         ; 24.251 ns  ; FINAL:inst|PING:U3|CURRENT_COLUMN[1]                                                                     ; B           ; CLK48      ;
; N/A   ; None         ; 24.201 ns  ; FINAL:inst|display:U4|row_address[3]                                                                     ; R           ; CLK48      ;
; N/A   ; None         ; 24.092 ns  ; FINAL:inst|PING:U3|CURRENT_COLUMN[5]                                                                     ; R           ; CLK48      ;
; N/A   ; None         ; 23.462 ns  ; FINAL:inst|PING:U3|CURRENT_ROW[0]                                                                        ; R           ; CLK48      ;
; N/A   ; None         ; 23.382 ns  ; FINAL:inst|PING:U3|CURRENT_ROW[5]                                                                        ; R           ; CLK48      ;
; N/A   ; None         ; 23.294 ns  ; FINAL:inst|PING:U3|CURRENT_COLUMN[4]                                                                     ; R           ; CLK48      ;
; N/A   ; None         ; 23.126 ns  ; FINAL:inst|PING:U3|CURRENT_COLUMN[0]                                                                     ; R           ; CLK48      ;
; N/A   ; None         ; 23.026 ns  ; FINAL:inst|PING:U3|CURRENT_ROW[4]                                                                        ; R           ; CLK48      ;
; N/A   ; None         ; 22.939 ns  ; FINAL:inst|PING:U3|CURRENT_COLUMN[3]                                                                     ; R           ; CLK48      ;
; N/A   ; None         ; 22.860 ns  ; FINAL:inst|PING:U3|CURRENT_COLUMN[6]                                                                     ; R           ; CLK48      ;
; N/A   ; None         ; 22.838 ns  ; FINAL:inst|display:U4|col_address[3]                                                                     ; R           ; CLK48      ;
; N/A   ; None         ; 22.629 ns  ; FINAL:inst|display:U4|col_address[0]                                                                     ; R           ; CLK48      ;
; N/A   ; None         ; 22.419 ns  ; FINAL:inst|PING:U3|CURRENT_ROW[6]                                                                        ; R           ; CLK48      ;
; N/A   ; None         ; 22.010 ns  ; FINAL:inst|PING:U3|CURRENT_COLUMN[1]                                                                     ; R           ; CLK48      ;
; N/A   ; None         ; 18.661 ns  ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg0 ; B           ; CLK48      ;
; N/A   ; None         ; 18.661 ns  ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg1 ; B           ; CLK48      ;
; N/A   ; None         ; 18.661 ns  ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg2 ; B           ; CLK48      ;
; N/A   ; None         ; 18.661 ns  ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg3 ; B           ; CLK48      ;
; N/A   ; None         ; 18.661 ns  ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg4 ; B           ; CLK48      ;
; N/A   ; None         ; 18.661 ns  ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg5 ; B           ; CLK48      ;
; N/A   ; None         ; 18.661 ns  ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg6 ; B           ; CLK48      ;
; N/A   ; None         ; 18.661 ns  ; FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg7 ; B           ; CLK48      ;
; N/A   ; None         ; 10.688 ns  ; LCD_Display:inst2|LCD_E                                                                                  ; LCD_E       ; CLK48      ;
; N/A   ; None         ; 10.142 ns  ; LCD_Display:inst2|LCD_RW                                                                                 ; LCD_RW      ; CLK48      ;
; N/A   ; None         ; 10.108 ns  ; LCD_Display:inst2|LCD_RW                                                                                 ; DATA_BUS[4] ; CLK48      ;
; N/A   ; None         ; 9.657 ns   ; LCD_Display:inst2|LCD_RW                                                                                 ; DATA_BUS[1] ; CLK48      ;
; N/A   ; None         ; 9.636 ns   ; LCD_Display:inst2|LCD_RW                                                                                 ; DATA_BUS[7] ; CLK48      ;
; N/A   ; None         ; 9.295 ns   ; LCD_Display:inst2|LCD_RW                                                                                 ; DATA_BUS[6] ; CLK48      ;
; N/A   ; None         ; 9.294 ns   ; LCD_Display:inst2|LCD_RW                                                                                 ; DATA_BUS[5] ; CLK48      ;
; N/A   ; None         ; 9.243 ns   ; LCD_Display:inst2|DATA_BUS_VALUE[4]                                                                      ; DATA_BUS[4] ; CLK48      ;
; N/A   ; None         ; 9.132 ns   ; LCD_Display:inst2|LCD_RS                                                                                 ; LCD_RS      ; CLK48      ;
; N/A   ; None         ; 8.991 ns   ; LCD_Display:inst2|DATA_BUS_VALUE[7]                                                                      ; DATA_BUS[7] ; CLK48      ;
; N/A   ; None         ; 8.789 ns   ; LCD_Display:inst2|DATA_BUS_VALUE[1]                                                                      ; DATA_BUS[1] ; CLK48      ;
; N/A   ; None         ; 8.557 ns   ; LCD_Display:inst2|LCD_RW                                                                                 ; DATA_BUS[0] ; CLK48      ;
; N/A   ; None         ; 8.510 ns   ; LCD_Display:inst2|DATA_BUS_VALUE[2]                                                                      ; DATA_BUS[2] ; CLK48      ;
; N/A   ; None         ; 8.507 ns   ; LCD_Display:inst2|DATA_BUS_VALUE[3]                                                                      ; DATA_BUS[3] ; CLK48      ;
; N/A   ; None         ; 8.494 ns   ; LCD_Display:inst2|DATA_BUS_VALUE[0]                                                                      ; DATA_BUS[0] ; CLK48      ;
; N/A   ; None         ; 8.440 ns   ; LCD_Display:inst2|DATA_BUS_VALUE[6]                                                                      ; DATA_BUS[6] ; CLK48      ;
; N/A   ; None         ; 8.395 ns   ; LCD_Display:inst2|DATA_BUS_VALUE[5]                                                                      ; DATA_BUS[5] ; CLK48      ;
; N/A   ; None         ; 8.264 ns   ; LCD_Display:inst2|LCD_RW                                                                                 ; DATA_BUS[3] ; CLK48      ;
; N/A   ; None         ; 7.883 ns   ; LCD_Display:inst2|LCD_RW                                                                                 ; DATA_BUS[2] ; CLK48      ;
; N/A   ; None         ; 5.756 ns   ; FINAL:inst|display:U4|Horiz_sync                                                                         ; HSYNC       ; CLK48      ;
; N/A   ; None         ; 5.690 ns   ; FINAL:inst|display:U4|Vert_sync                                                                          ; VSYNC       ; CLK48      ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------+-------------+------------+


+------------------------------------------------------------------------------------------------------------+
; th                                                                                                         ;
+---------------+-------------+------------+----------+-------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th  ; From     ; To                                        ; To Clock ;
+---------------+-------------+------------+----------+-------------------------------------------+----------+
; N/A           ; None        ; -1.981 ns  ; RESETN   ; keyboard:inst16|INCNT[0]                  ; CLK48    ;
; N/A           ; None        ; -1.989 ns  ; RESETN   ; keyboard:inst16|INCNT[3]                  ; CLK48    ;
; N/A           ; None        ; -1.994 ns  ; RESETN   ; keyboard:inst16|INCNT[1]                  ; CLK48    ;
; N/A           ; None        ; -1.995 ns  ; RESETN   ; keyboard:inst16|INCNT[2]                  ; CLK48    ;
; N/A           ; None        ; -2.375 ns  ; RESETN   ; keyboard:inst16|READ_CHAR                 ; CLK48    ;
; N/A           ; None        ; -2.435 ns  ; PS2DATA  ; keyboard:inst16|SHIFTIN[8]                ; CLK48    ;
; N/A           ; None        ; -2.522 ns  ; PS2DATA  ; keyboard:inst16|READ_CHAR                 ; CLK48    ;
; N/A           ; None        ; -2.674 ns  ; RESETN   ; keyboard:inst16|ready_set                 ; CLK48    ;
; N/A           ; None        ; -2.732 ns  ; PS2DATA  ; keyboard:inst16|ready_set                 ; CLK48    ;
; N/A           ; None        ; -3.184 ns  ; RESETN   ; FINAL:inst|bat:U1|read                    ; CLK48    ;
; N/A           ; None        ; -3.220 ns  ; RESETN   ; keyboard:inst16|scan_code[0]              ; CLK48    ;
; N/A           ; None        ; -3.220 ns  ; RESETN   ; keyboard:inst16|scan_code[4]              ; CLK48    ;
; N/A           ; None        ; -3.220 ns  ; RESETN   ; keyboard:inst16|scan_code[1]              ; CLK48    ;
; N/A           ; None        ; -3.220 ns  ; RESETN   ; keyboard:inst16|scan_code[2]              ; CLK48    ;
; N/A           ; None        ; -3.220 ns  ; RESETN   ; keyboard:inst16|scan_code[6]              ; CLK48    ;
; N/A           ; None        ; -3.220 ns  ; RESETN   ; keyboard:inst16|scan_code[7]              ; CLK48    ;
; N/A           ; None        ; -3.220 ns  ; RESETN   ; keyboard:inst16|scan_code[3]              ; CLK48    ;
; N/A           ; None        ; -3.220 ns  ; RESETN   ; keyboard:inst16|scan_code[5]              ; CLK48    ;
; N/A           ; None        ; -3.611 ns  ; RESETN   ; keyboard:inst16|SHIFTIN[1]                ; CLK48    ;
; N/A           ; None        ; -3.611 ns  ; RESETN   ; keyboard:inst16|SHIFTIN[0]                ; CLK48    ;
; N/A           ; None        ; -3.775 ns  ; RESETN   ; keyboard:inst16|SHIFTIN[4]                ; CLK48    ;
; N/A           ; None        ; -3.775 ns  ; RESETN   ; keyboard:inst16|SHIFTIN[7]                ; CLK48    ;
; N/A           ; None        ; -3.775 ns  ; RESETN   ; keyboard:inst16|SHIFTIN[5]                ; CLK48    ;
; N/A           ; None        ; -3.775 ns  ; RESETN   ; keyboard:inst16|SHIFTIN[3]                ; CLK48    ;
; N/A           ; None        ; -3.775 ns  ; RESETN   ; keyboard:inst16|SHIFTIN[2]                ; CLK48    ;
; N/A           ; None        ; -3.775 ns  ; RESETN   ; keyboard:inst16|SHIFTIN[6]                ; CLK48    ;
; N/A           ; None        ; -3.775 ns  ; RESETN   ; keyboard:inst16|SHIFTIN[8]                ; CLK48    ;
; N/A           ; None        ; -3.858 ns  ; RESETN   ; FINAL:inst|PING:U3|b[0]                   ; CLK48    ;
; N/A           ; None        ; -3.890 ns  ; sw4      ; FINAL:inst|PING:U3|STATE.serve_decide     ; CLK48    ;
; N/A           ; None        ; -3.990 ns  ; RESETN   ; FINAL:inst|PING:U3|a[0]                   ; CLK48    ;
; N/A           ; None        ; -3.990 ns  ; RESETN   ; FINAL:inst|PING:U3|a[1]                   ; CLK48    ;
; N/A           ; None        ; -3.990 ns  ; RESETN   ; FINAL:inst|PING:U3|a[2]                   ; CLK48    ;
; N/A           ; None        ; -4.154 ns  ; RESETN   ; FINAL:inst|PING:U3|b[1]                   ; CLK48    ;
; N/A           ; None        ; -4.154 ns  ; RESETN   ; FINAL:inst|PING:U3|b[2]                   ; CLK48    ;
; N/A           ; None        ; -4.164 ns  ; pin_name ; FINAL:inst|PING:U3|STATE.serve_decide     ; CLK48    ;
; N/A           ; None        ; -4.271 ns  ; sw4      ; FINAL:inst|PING:U3|STATE.position_state_1 ; CLK48    ;
; N/A           ; None        ; -4.327 ns  ; RESETN   ; FINAL:inst|PING:U3|STEP[1]                ; CLK48    ;
; N/A           ; None        ; -4.327 ns  ; RESETN   ; FINAL:inst|PING:U3|STEP[0]                ; CLK48    ;
; N/A           ; None        ; -4.327 ns  ; RESETN   ; FINAL:inst|PING:U3|STEP[6]                ; CLK48    ;
; N/A           ; None        ; -4.327 ns  ; RESETN   ; FINAL:inst|PING:U3|STEP[5]                ; CLK48    ;
; N/A           ; None        ; -4.327 ns  ; RESETN   ; FINAL:inst|PING:U3|STEP[4]                ; CLK48    ;
; N/A           ; None        ; -4.327 ns  ; RESETN   ; FINAL:inst|PING:U3|STEP[2]                ; CLK48    ;
; N/A           ; None        ; -4.327 ns  ; RESETN   ; FINAL:inst|PING:U3|STEP[3]                ; CLK48    ;
; N/A           ; None        ; -4.746 ns  ; RESETN   ; FINAL:inst|bat:U1|paddle_1[1]             ; CLK48    ;
; N/A           ; None        ; -4.746 ns  ; RESETN   ; FINAL:inst|bat:U1|paddle_1[0]             ; CLK48    ;
; N/A           ; None        ; -4.746 ns  ; RESETN   ; FINAL:inst|bat:U1|paddle_1[5]             ; CLK48    ;
; N/A           ; None        ; -4.746 ns  ; RESETN   ; FINAL:inst|bat:U1|paddle_1[4]             ; CLK48    ;
; N/A           ; None        ; -4.746 ns  ; RESETN   ; FINAL:inst|bat:U1|paddle_1[2]             ; CLK48    ;
; N/A           ; None        ; -4.746 ns  ; RESETN   ; FINAL:inst|bat:U1|paddle_1[3]             ; CLK48    ;
; N/A           ; None        ; -4.824 ns  ; RESETN   ; FINAL:inst|bat:U1|paddle_2[5]             ; CLK48    ;
; N/A           ; None        ; -4.824 ns  ; RESETN   ; FINAL:inst|bat:U1|paddle_2[4]             ; CLK48    ;
; N/A           ; None        ; -4.824 ns  ; RESETN   ; FINAL:inst|bat:U1|paddle_2[2]             ; CLK48    ;
; N/A           ; None        ; -4.824 ns  ; RESETN   ; FINAL:inst|bat:U1|paddle_2[3]             ; CLK48    ;
; N/A           ; None        ; -4.824 ns  ; RESETN   ; FINAL:inst|bat:U1|paddle_2[0]             ; CLK48    ;
; N/A           ; None        ; -4.824 ns  ; RESETN   ; FINAL:inst|bat:U1|paddle_2[1]             ; CLK48    ;
; N/A           ; None        ; -5.381 ns  ; sw4      ; FINAL:inst|PING:U3|STATE.position_state_2 ; CLK48    ;
; N/A           ; None        ; -5.658 ns  ; pin_name ; FINAL:inst|PING:U3|STATE.position_state_2 ; CLK48    ;
; N/A           ; None        ; -7.733 ns  ; RESETN   ; LCD_Display:inst2|CLK_400HZ_Enable        ; CLK48    ;
; N/A           ; None        ; -7.981 ns  ; PS2CLK   ; keyboard:inst16|filter[7]                 ; CLK48    ;
; N/A           ; None        ; -8.860 ns  ; RESETN   ; LCD_Display:inst2|CLK_COUNT_400HZ[16]     ; CLK48    ;
; N/A           ; None        ; -8.860 ns  ; RESETN   ; LCD_Display:inst2|CLK_COUNT_400HZ[15]     ; CLK48    ;
; N/A           ; None        ; -8.860 ns  ; RESETN   ; LCD_Display:inst2|CLK_COUNT_400HZ[14]     ; CLK48    ;
; N/A           ; None        ; -8.860 ns  ; RESETN   ; LCD_Display:inst2|CLK_COUNT_400HZ[12]     ; CLK48    ;
; N/A           ; None        ; -8.860 ns  ; RESETN   ; LCD_Display:inst2|CLK_COUNT_400HZ[17]     ; CLK48    ;
; N/A           ; None        ; -8.860 ns  ; RESETN   ; LCD_Display:inst2|CLK_COUNT_400HZ[18]     ; CLK48    ;
; N/A           ; None        ; -8.860 ns  ; RESETN   ; LCD_Display:inst2|CLK_COUNT_400HZ[19]     ; CLK48    ;
; N/A           ; None        ; -8.860 ns  ; RESETN   ; LCD_Display:inst2|CLK_COUNT_400HZ[13]     ; CLK48    ;
; N/A           ; None        ; -8.860 ns  ; RESETN   ; LCD_Display:inst2|CLK_COUNT_400HZ[11]     ; CLK48    ;
; N/A           ; None        ; -8.860 ns  ; RESETN   ; LCD_Display:inst2|CLK_COUNT_400HZ[10]     ; CLK48    ;
; N/A           ; None        ; -8.884 ns  ; RESETN   ; LCD_Display:inst2|CLK_COUNT_400HZ[9]      ; CLK48    ;
; N/A           ; None        ; -8.884 ns  ; RESETN   ; LCD_Display:inst2|CLK_COUNT_400HZ[5]      ; CLK48    ;
; N/A           ; None        ; -8.884 ns  ; RESETN   ; LCD_Display:inst2|CLK_COUNT_400HZ[4]      ; CLK48    ;
; N/A           ; None        ; -8.884 ns  ; RESETN   ; LCD_Display:inst2|CLK_COUNT_400HZ[6]      ; CLK48    ;
; N/A           ; None        ; -8.884 ns  ; RESETN   ; LCD_Display:inst2|CLK_COUNT_400HZ[7]      ; CLK48    ;
; N/A           ; None        ; -8.884 ns  ; RESETN   ; LCD_Display:inst2|CLK_COUNT_400HZ[8]      ; CLK48    ;
; N/A           ; None        ; -8.884 ns  ; RESETN   ; LCD_Display:inst2|CLK_COUNT_400HZ[3]      ; CLK48    ;
; N/A           ; None        ; -8.884 ns  ; RESETN   ; LCD_Display:inst2|CLK_COUNT_400HZ[2]      ; CLK48    ;
; N/A           ; None        ; -8.884 ns  ; RESETN   ; LCD_Display:inst2|CLK_COUNT_400HZ[1]      ; CLK48    ;
; N/A           ; None        ; -8.884 ns  ; RESETN   ; LCD_Display:inst2|CLK_COUNT_400HZ[0]      ; CLK48    ;
; N/A           ; None        ; -10.111 ns ; RESETN   ; LCD_Display:inst2|CHAR_COUNT[3]           ; CLK48    ;
; N/A           ; None        ; -10.111 ns ; RESETN   ; LCD_Display:inst2|CHAR_COUNT[4]           ; CLK48    ;
; N/A           ; None        ; -10.111 ns ; RESETN   ; LCD_Display:inst2|CHAR_COUNT[0]           ; CLK48    ;
; N/A           ; None        ; -10.111 ns ; RESETN   ; LCD_Display:inst2|CHAR_COUNT[1]           ; CLK48    ;
; N/A           ; None        ; -10.111 ns ; RESETN   ; LCD_Display:inst2|CHAR_COUNT[2]           ; CLK48    ;
+---------------+-------------+------------+----------+-------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 5.0 Build 168 06/22/2005 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Dec 03 15:50:13 2006
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off design -c design --timing_analysis_only
Warning: Timing Analysis found one or more latches implemented as combinational loops
    Warning: Node "FINAL:inst|display:U4|RED" is a latch
    Warning: Node "FINAL:inst|display:U4|GREEN" is a latch
    Warning: Node "FINAL:inst|display:U4|BLUE" is a latch
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Info: Found combinational loop of 1 nodes
    Info: Node "FINAL:inst|display:U4|BLUE"
Info: Found combinational loop of 1 nodes
    Info: Node "FINAL:inst|display:U4|GREEN"
Info: Found combinational loop of 1 nodes
    Info: Node "FINAL:inst|display:U4|RED"
Warning: Found 9 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "clk_div:inst15|clock_1Mhz_reg" as buffer
    Info: Detected ripple clock "clk_div:inst15|clock_100Khz_reg" as buffer
    Info: Detected ripple clock "clk_div:inst15|clock_10Khz_reg" as buffer
    Info: Detected ripple clock "clk_div:inst15|clock_1Khz_reg" as buffer
    Info: Detected ripple clock "keyboard:inst16|ready_set" as buffer
    Info: Detected ripple clock "keyboard:inst16|keyboard_clk_filtered" as buffer
    Info: Detected ripple clock "clk_div:inst15|clock_100hz_reg" as buffer
    Info: Detected ripple clock "clk_div:inst15|clock_100Hz" as buffer
    Info: Detected ripple clock "clk_div:inst15|clock_10Hz" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 31.818 ns for clock "VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0" between source register "FINAL:inst|display:U4|Horiz_Count[1]" and destination memory "FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg0"
    Info: Fmax is 127.18 MHz (period= 7.863 ns)
    Info: + Largest register to memory requirement is 39.375 ns
        Info: + Setup relationship between source and destination is 39.681 ns
            Info: + Latch edge is 37.627 ns
                Info: Clock period of Destination clock "VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0" is 39.681 ns with  offset of -2.054 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -2.054 ns
                Info: Clock period of Source clock "VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0" is 39.681 ns with  offset of -2.054 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.011 ns
            Info: + Shortest clock path from clock "VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0" to destination memory is 2.534 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 52; CLK Node = 'VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.812 ns) + CELL(0.722 ns) = 2.534 ns; Loc. = M4K_X19_Y16; Fanout = 9; MEM Node = 'FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg0'
                Info: Total cell delay = 0.722 ns ( 28.49 % )
                Info: Total interconnect delay = 1.812 ns ( 71.51 % )
            Info: - Longest clock path from clock "VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0" to source register is 2.523 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 52; CLK Node = 'VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.812 ns) + CELL(0.711 ns) = 2.523 ns; Loc. = LC_X15_Y17_N1; Fanout = 6; REG Node = 'FINAL:inst|display:U4|Horiz_Count[1]'
                Info: Total cell delay = 0.711 ns ( 28.18 % )
                Info: Total interconnect delay = 1.812 ns ( 71.82 % )
        Info: - Micro clock to output delay of source is 0.224 ns
        Info: - Micro setup delay of destination is 0.093 ns
    Info: - Longest register to memory delay is 7.557 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X15_Y17_N1; Fanout = 6; REG Node = 'FINAL:inst|display:U4|Horiz_Count[1]'
        Info: 2: + IC(1.173 ns) + CELL(0.114 ns) = 1.287 ns; Loc. = LC_X16_Y17_N7; Fanout = 3; COMB Node = 'FINAL:inst|display:U4|LessThan~1146'
        Info: 3: + IC(1.230 ns) + CELL(0.292 ns) = 2.809 ns; Loc. = LC_X16_Y16_N5; Fanout = 1; COMB Node = 'FINAL:inst|display:U4|VIDEO_DISPLAY~541'
        Info: 4: + IC(0.430 ns) + CELL(0.114 ns) = 3.353 ns; Loc. = LC_X16_Y16_N9; Fanout = 1; COMB Node = 'FINAL:inst|display:U4|VIDEO_DISPLAY~542'
        Info: 5: + IC(0.435 ns) + CELL(0.590 ns) = 4.378 ns; Loc. = LC_X16_Y16_N3; Fanout = 23; COMB Node = 'FINAL:inst|display:U4|VIDEO_DISPLAY~545'
        Info: 6: + IC(0.411 ns) + CELL(0.442 ns) = 5.231 ns; Loc. = LC_X16_Y16_N4; Fanout = 19; COMB Node = 'FINAL:inst|display:U4|row_address[7]~229'
        Info: 7: + IC(1.361 ns) + CELL(0.965 ns) = 7.557 ns; Loc. = M4K_X19_Y16; Fanout = 9; MEM Node = 'FINAL:inst|display:U4|altsyncram:RGB_rtl_0|altsyncram_uuj:auto_generated|ram_block1a8~porta_address_reg0'
        Info: Total cell delay = 2.517 ns ( 33.31 % )
        Info: Total interconnect delay = 5.040 ns ( 66.69 % )
Info: Slack time is 4.041 ns for clock "CLK48" between source register "FINAL:inst|PING:U3|CURRENT_ROW[4]" and destination register "FINAL:inst|PING:U3|b[1]"
    Info: Fmax is 59.55 MHz (period= 16.792 ns)
    Info: + Largest register to register requirement is 20.572 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "CLK48" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLK48" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLK48" to destination register is 7.753 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 87; CLK Node = 'CLK48'
                Info: 2: + IC(1.030 ns) + CELL(0.935 ns) = 3.434 ns; Loc. = LC_X8_Y13_N2; Fanout = 57; REG Node = 'clk_div:inst15|clock_10Hz'
                Info: 3: + IC(3.608 ns) + CELL(0.711 ns) = 7.753 ns; Loc. = LC_X26_Y13_N9; Fanout = 5; REG Node = 'FINAL:inst|PING:U3|b[1]'
                Info: Total cell delay = 3.115 ns ( 40.18 % )
                Info: Total interconnect delay = 4.638 ns ( 59.82 % )
            Info: - Longest clock path from clock "CLK48" to source register is 7.753 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 87; CLK Node = 'CLK48'
                Info: 2: + IC(1.030 ns) + CELL(0.935 ns) = 3.434 ns; Loc. = LC_X8_Y13_N2; Fanout = 57; REG Node = 'clk_div:inst15|clock_10Hz'
                Info: 3: + IC(3.608 ns) + CELL(0.711 ns) = 7.753 ns; Loc. = LC_X26_Y14_N2; Fanout = 11; REG Node = 'FINAL:inst|PING:U3|CURRENT_ROW[4]'
                Info: Total cell delay = 3.115 ns ( 40.18 % )
                Info: Total interconnect delay = 4.638 ns ( 59.82 % )
        Info: - Micro clock to output delay of source is 0.224 ns
        Info: - Micro setup delay of destination is 0.037 ns
    Info: - Longest register to register delay is 16.531 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X26_Y14_N2; Fanout = 11; REG Node = 'FINAL:inst|PING:U3|CURRENT_ROW[4]'
        Info: 2: + IC(1.686 ns) + CELL(0.718 ns) = 2.404 ns; Loc. = LC_X23_Y15_N4; Fanout = 3; COMB Node = 'FINAL:inst|PING:U3|add~3684'
        Info: 3: + IC(0.000 ns) + CELL(0.621 ns) = 3.025 ns; Loc. = LC_X23_Y15_N5; Fanout = 2; COMB Node = 'FINAL:inst|PING:U3|add~3687'
        Info: 4: + IC(0.774 ns) + CELL(0.292 ns) = 4.091 ns; Loc. = LC_X24_Y15_N4; Fanout = 1; COMB Node = 'FINAL:inst|PING:U3|LessThan~814'
        Info: 5: + IC(0.450 ns) + CELL(0.292 ns) = 4.833 ns; Loc. = LC_X24_Y15_N7; Fanout = 2; COMB Node = 'FINAL:inst|PING:U3|LessThan~815'
        Info: 6: + IC(0.715 ns) + CELL(0.442 ns) = 5.990 ns; Loc. = LC_X25_Y15_N8; Fanout = 7; COMB Node = 'FINAL:inst|PING:U3|CURRENT_ROW~3098'
        Info: 7: + IC(1.544 ns) + CELL(0.590 ns) = 8.124 ns; Loc. = LC_X30_Y15_N2; Fanout = 11; COMB Node = 'FINAL:inst|PING:U3|CURRENT_ROW~3117'
        Info: 8: + IC(1.706 ns) + CELL(0.292 ns) = 10.122 ns; Loc. = LC_X26_Y13_N6; Fanout = 2; COMB Node = 'FINAL:inst|PING:U3|process0~673'
        Info: 9: + IC(1.498 ns) + CELL(0.442 ns) = 12.062 ns; Loc. = LC_X27_Y12_N6; Fanout = 1; COMB Node = 'FINAL:inst|PING:U3|reduce_nor~529'
        Info: 10: + IC(1.438 ns) + CELL(0.292 ns) = 13.792 ns; Loc. = LC_X26_Y13_N0; Fanout = 4; COMB Node = 'FINAL:inst|PING:U3|reduce_nor~530'
        Info: 11: + IC(0.422 ns) + CELL(0.442 ns) = 14.656 ns; Loc. = LC_X26_Y13_N5; Fanout = 3; COMB Node = 'FINAL:inst|PING:U3|STATE~478'
        Info: 12: + IC(0.430 ns) + CELL(0.114 ns) = 15.200 ns; Loc. = LC_X26_Y13_N2; Fanout = 2; COMB Node = 'FINAL:inst|PING:U3|b[2]~170'
        Info: 13: + IC(0.464 ns) + CELL(0.867 ns) = 16.531 ns; Loc. = LC_X26_Y13_N9; Fanout = 5; REG Node = 'FINAL:inst|PING:U3|b[1]'
        Info: Total cell delay = 5.404 ns ( 32.69 % )
        Info: Total interconnect delay = 11.127 ns ( 67.31 % )
Info: Minimum slack time is 1.045 ns for clock "VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0" between source register "FINAL:inst|display:U4|row_count[1]" and destination register "FINAL:inst|display:U4|row_count[1]"
    Info: + Shortest register to register delay is 0.836 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X17_Y16_N5; Fanout = 3; REG Node = 'FINAL:inst|display:U4|row_count[1]'
        Info: 2: + IC(0.527 ns) + CELL(0.309 ns) = 0.836 ns; Loc. = LC_X17_Y16_N5; Fanout = 3; REG Node = 'FINAL:inst|display:U4|row_count[1]'
        Info: Total cell delay = 0.309 ns ( 36.96 % )
        Info: Total interconnect delay = 0.527 ns ( 63.04 % )
    Info: - Smallest register to register requirement is -0.209 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.054 ns
                Info: Clock period of Destination clock "VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0" is 39.681 ns with  offset of -2.054 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.054 ns
                Info: Clock period of Source clock "VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0" is 39.681 ns with  offset of -2.054 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0" to destination register is 2.523 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 52; CLK Node = 'VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.812 ns) + CELL(0.711 ns) = 2.523 ns; Loc. = LC_X17_Y16_N5; Fanout = 3; REG Node = 'FINAL:inst|display:U4|row_count[1]'
                Info: Total cell delay = 0.711 ns ( 28.18 % )
                Info: Total interconnect delay = 1.812 ns ( 71.82 % )
            Info: - Shortest clock path from clock "VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0" to source register is 2.523 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 52; CLK Node = 'VGA_SYNC:inst6|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.812 ns) + CELL(0.711 ns) = 2.523 ns; Loc. = LC_X17_Y16_N5; Fanout = 3; REG Node = 'FINAL:inst|display:U4|row_count[1]'
                Info: Total cell delay = 0.711 ns ( 28.18 % )
                Info: Total interconnect delay = 1.812 ns ( 71.82 % )
        Info: - Micro clock to output delay of source is 0.224 ns
        Info: + Micro hold delay of destination is 0.015 ns
Info: Minimum slack time is 862 ps for clock "CLK48" between source register "clk_div:inst15|clock_1Mhz_int" and destination register "clk_div:inst15|clock_1Mhz_reg"
    Info: + Shortest register to register delay is 0.653 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X43_Y13_N8; Fanout = 1; REG Node = 'clk_div:inst15|clock_1Mhz_int'
        Info: 2: + IC(0.538 ns) + CELL(0.115 ns) = 0.653 ns; Loc. = LC_X43_Y13_N2; Fanout = 4; REG Node = 'clk_div:inst15|clock_1Mhz_reg'
        Info: Total cell delay = 0.115 ns ( 17.61 % )
        Info: Total interconnect delay = 0.538 ns ( 82.39 % )
    Info: - Smallest register to register requirement is -0.209 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "CLK48" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLK48" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "CLK48" to destination register is 3.177 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 87; CLK Node = 'CLK48'
                Info: 2: + IC(0.997 ns) + CELL(0.711 ns) = 3.177 ns; Loc. = LC_X43_Y13_N2; Fanout = 4; REG Node = 'clk_div:inst15|clock_1Mhz_reg'
                Info: Total cell delay = 2.180 ns ( 68.62 % )
                Info: Total interconnect delay = 0.997 ns ( 31.38 % )
            Info: - Shortest clock path from clock "CLK48" to source register is 3.177 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 87; CLK Node = 'CLK48'
                Info: 2: + IC(0.997 ns) + CELL(0.711 ns) = 3.177 ns; Loc. = LC_X43_Y13_N8; Fanout = 1; REG Node = 'clk_div:inst15|clock_1Mhz_int'
                Info: Total cell delay = 2.180 ns ( 68.62 % )
                Info: Total interconnect delay = 0.997 ns ( 31.38 % )
        Info: - Micro clock to output delay of source is 0.224 ns
        Info: + Micro hold delay of destination is 0.015 ns
Info: tsu for register "LCD_Display:inst2|CHAR_COUNT[3]" (data pin = "RESETN", clock pin = "CLK48") is 10.163 ns
    Info: + Longest pin to register delay is 13.237 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_23; Fanout = 112; PIN Node = 'RESETN'
        Info: 2: + IC(8.911 ns) + CELL(0.114 ns) = 10.494 ns; Loc. = LC_X28_Y12_N4; Fanout = 5; COMB Node = 'LCD_Display:inst2|CHAR_COUNT[4]~5'
        Info: 3: + IC(1.876 ns) + CELL(0.867 ns) = 13.237 ns; Loc. = LC_X38_Y12_N3; Fanout = 15; REG Node = 'LCD_Display:inst2|CHAR_COUNT[3]'
        Info: Total cell delay = 2.450 ns ( 18.51 % )
        Info: Total interconnect delay = 10.787 ns ( 81.49 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Shortest clock path from clock "CLK48" to destination register is 3.111 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 87; CLK Node = 'CLK48'
        Info: 2: + IC(0.931 ns) + CELL(0.711 ns) = 3.111 ns; Loc. = LC_X38_Y12_N3; Fanout = 15; REG Node = 'LCD_Display:inst2|CHAR_COUNT[3]'
        Info: Total cell delay = 2.180 ns ( 70.07 % )
        Info: Total interconnect delay = 0.931 ns ( 29.93 % )
Info: tco from clock "CLK48" to destination pin "G" through register "FINAL:inst|PING:U3|SCORE22[1]~reg0" is 33.467 ns
    Info: + Longest clock path from clock "CLK48" to source register is 7.718 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 87; CLK Node = 'CLK48'
        Info: 2: + IC(1.030 ns) + CELL(0.935 ns) = 3.434 ns; Loc. = LC_X8_Y13_N2; Fanout = 57; REG Node = 'clk_div:inst15|clock_10Hz'
        Info: 3: + IC(3.573 ns) + CELL(0.711 ns) = 7.718 ns; Loc. = LC_X18_Y12_N8; Fanout = 13; REG Node = 'FINAL:inst|PING:U3|SCORE22[1]~reg0'
        Info: Total cell delay = 3.115 ns ( 40.36 % )
        Info: Total interconnect delay = 4.603 ns ( 59.64 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 25.525 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X18_Y12_N8; Fanout = 13; REG Node = 'FINAL:inst|PING:U3|SCORE22[1]~reg0'
        Info: 2: + IC(2.006 ns) + CELL(0.590 ns) = 2.596 ns; Loc. = LC_X29_Y12_N3; Fanout = 1; COMB Node = 'FINAL:inst|PING:U3|OUT2[1]~160'
        Info: 3: + IC(2.343 ns) + CELL(0.590 ns) = 5.529 ns; Loc. = LC_X18_Y13_N3; Fanout = 1; COMB Node = 'FINAL:inst|display:U4|RGB~401'
        Info: 4: + IC(1.640 ns) + CELL(0.590 ns) = 7.759 ns; Loc. = LC_X21_Y14_N5; Fanout = 1; COMB Node = 'FINAL:inst|display:U4|RGB~8010'
        Info: 5: + IC(0.431 ns) + CELL(0.114 ns) = 8.304 ns; Loc. = LC_X21_Y14_N4; Fanout = 1; COMB Node = 'FINAL:inst|display:U4|RGB~8015'
        Info: 6: + IC(1.206 ns) + CELL(0.442 ns) = 9.952 ns; Loc. = LC_X18_Y14_N8; Fanout = 5; COMB Node = 'FINAL:inst|display:U4|RGB~8016'
        Info: 7: + IC(1.713 ns) + CELL(0.590 ns) = 12.255 ns; Loc. = LC_X21_Y18_N0; Fanout = 2; COMB Node = 'FINAL:inst|display:U4|RGB~8026'
        Info: 8: + IC(1.631 ns) + CELL(0.442 ns) = 14.328 ns; Loc. = LC_X18_Y15_N8; Fanout = 7; COMB Node = 'FINAL:inst|display:U4|RGB~8027'
        Info: 9: + IC(1.705 ns) + CELL(0.442 ns) = 16.475 ns; Loc. = LC_X21_Y18_N2; Fanout = 4; COMB Node = 'FINAL:inst|display:U4|RGB~488'
        Info: 10: + IC(0.000 ns) + CELL(1.031 ns) = 17.506 ns; Loc. = LC_X21_Y18_N3; Fanout = 2; COMB LOOP Node = 'FINAL:inst|display:U4|GREEN'
            Info: Loc. = LC_X21_Y18_N3; Node "FINAL:inst|display:U4|GREEN"
        Info: 11: + IC(5.895 ns) + CELL(2.124 ns) = 25.525 ns; Loc. = PIN_122; Fanout = 0; PIN Node = 'G'
        Info: Total cell delay = 6.955 ns ( 27.25 % )
        Info: Total interconnect delay = 18.570 ns ( 72.75 % )
Info: th for register "keyboard:inst16|INCNT[0]" (data pin = "RESETN", clock pin = "CLK48") is -1.981 ns
    Info: + Longest clock path from clock "CLK48" to destination register is 8.211 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 87; CLK Node = 'CLK48'
        Info: 2: + IC(0.997 ns) + CELL(0.935 ns) = 3.401 ns; Loc. = LC_X45_Y15_N1; Fanout = 26; REG Node = 'keyboard:inst16|keyboard_clk_filtered'
        Info: 3: + IC(4.099 ns) + CELL(0.711 ns) = 8.211 ns; Loc. = LC_X29_Y14_N5; Fanout = 6; REG Node = 'keyboard:inst16|INCNT[0]'
        Info: Total cell delay = 3.115 ns ( 37.94 % )
        Info: Total interconnect delay = 5.096 ns ( 62.06 % )
    Info: + Micro hold delay of destination is 0.015 ns
    Info: - Shortest pin to register delay is 10.207 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_23; Fanout = 112; PIN Node = 'RESETN'
        Info: 2: + IC(8.429 ns) + CELL(0.309 ns) = 10.207 ns; Loc. = LC_X29_Y14_N5; Fanout = 6; REG Node = 'keyboard:inst16|INCNT[0]'
        Info: Total cell delay = 1.778 ns ( 17.42 % )
        Info: Total interconnect delay = 8.429 ns ( 82.58 % )
Info: All timing requirements were met. See Report window for more details.
Info: Quartus II Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Processing ended: Sun Dec 03 15:50:14 2006
    Info: Elapsed time: 00:00:02


