Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot lab1_tb_behav xil_defaultlib.lab1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-4940] 'scopeface' remains a black box since it has no binding entity [C:/Users/Grantham.Zimmerman/Desktop/ece383/ece383-lab1/ece383-lab1.srcs/sources_1/new/VGA.vhd:102]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(pixel_width=800)\]
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(pixel_width=525)\]
Compiling architecture vga_arch of entity xil_defaultlib.VGA [vga_default]
Compiling architecture behavior of entity xil_defaultlib.lab1_tb
Built simulation snapshot lab1_tb_behav
