-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity NN_pool1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    inp_img_0_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    inp_img_0_ce0 : OUT STD_LOGIC;
    inp_img_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_0_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    inp_img_0_ce1 : OUT STD_LOGIC;
    inp_img_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_0_address2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    inp_img_0_ce2 : OUT STD_LOGIC;
    inp_img_0_q2 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_0_address3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    inp_img_0_ce3 : OUT STD_LOGIC;
    inp_img_0_q3 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_0_address4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    inp_img_0_ce4 : OUT STD_LOGIC;
    inp_img_0_q4 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_0_address5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    inp_img_0_ce5 : OUT STD_LOGIC;
    inp_img_0_q5 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_1_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    inp_img_1_ce0 : OUT STD_LOGIC;
    inp_img_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_1_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    inp_img_1_ce1 : OUT STD_LOGIC;
    inp_img_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_1_address2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    inp_img_1_ce2 : OUT STD_LOGIC;
    inp_img_1_q2 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_1_address3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    inp_img_1_ce3 : OUT STD_LOGIC;
    inp_img_1_q3 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_1_address4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    inp_img_1_ce4 : OUT STD_LOGIC;
    inp_img_1_q4 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_1_address5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    inp_img_1_ce5 : OUT STD_LOGIC;
    inp_img_1_q5 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_2_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    inp_img_2_ce0 : OUT STD_LOGIC;
    inp_img_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_2_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    inp_img_2_ce1 : OUT STD_LOGIC;
    inp_img_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_2_address2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    inp_img_2_ce2 : OUT STD_LOGIC;
    inp_img_2_q2 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_2_address3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    inp_img_2_ce3 : OUT STD_LOGIC;
    inp_img_2_q3 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_2_address4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    inp_img_2_ce4 : OUT STD_LOGIC;
    inp_img_2_q4 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_2_address5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    inp_img_2_ce5 : OUT STD_LOGIC;
    inp_img_2_q5 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_3_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    inp_img_3_ce0 : OUT STD_LOGIC;
    inp_img_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_3_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    inp_img_3_ce1 : OUT STD_LOGIC;
    inp_img_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_4_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    inp_img_4_ce0 : OUT STD_LOGIC;
    inp_img_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    inp_img_4_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    inp_img_4_ce1 : OUT STD_LOGIC;
    inp_img_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    out_img_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    out_img_ce0 : OUT STD_LOGIC;
    out_img_we0 : OUT STD_LOGIC;
    out_img_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_999_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_999_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_999_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_999_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_999_p_ce : OUT STD_LOGIC;
    grp_fu_3615_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_3615_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_3615_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_3615_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_3615_p_ce : OUT STD_LOGIC;
    grp_fu_3619_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_3619_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_3619_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_3619_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_3619_p_ce : OUT STD_LOGIC;
    grp_fu_3623_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_3623_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_3623_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_3623_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_3623_p_ce : OUT STD_LOGIC;
    grp_fu_3627_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_3627_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_3627_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_3627_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_3627_p_ce : OUT STD_LOGIC;
    grp_fu_3631_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_3631_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_3631_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_3631_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_3631_p_ce : OUT STD_LOGIC;
    grp_fu_3635_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_3635_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_3635_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_3635_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_3635_p_ce : OUT STD_LOGIC;
    grp_fu_3639_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_3639_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_3639_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_3639_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_3639_p_ce : OUT STD_LOGIC;
    grp_fu_3643_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_3643_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_3643_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_3643_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_3643_p_ce : OUT STD_LOGIC );
end;


architecture behav of NN_pool1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv16_25D : STD_LOGIC_VECTOR (15 downto 0) := "0000001001011101";
    constant ap_const_lv17_2D9 : STD_LOGIC_VECTOR (16 downto 0) := "00000001011011001";
    constant ap_const_lv7_60 : STD_LOGIC_VECTOR (6 downto 0) := "1100000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal phi_mul20_load_reg_1977 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal phi_mul18_load_reg_1983 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_load31_reg_2156 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal p_load30_reg_2161 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_load29_reg_2166 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_506_ap_start : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_506_ap_done : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_506_ap_idle : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_506_ap_ready : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_506_inp_img_0_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pool1_Pipeline_L4_fu_506_inp_img_0_ce0 : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_506_inp_img_1_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pool1_Pipeline_L4_fu_506_inp_img_1_ce0 : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_506_inp_img_2_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pool1_Pipeline_L4_fu_506_inp_img_2_ce0 : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_506_inp_img_3_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pool1_Pipeline_L4_fu_506_inp_img_3_ce0 : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_506_inp_img_4_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pool1_Pipeline_L4_fu_506_inp_img_4_ce0 : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_506_p_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_506_p_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_54385_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_54385_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_52378_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_52378_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_50371_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_50371_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_48364_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_48364_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_46357_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_46357_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_44350_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_44350_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_42343_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_42343_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_40336_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_40336_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_38329_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_38329_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_36322_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_36322_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_34315_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_34315_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_32308_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_32308_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_30301_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_30301_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_28294_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_28294_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_26287_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_26287_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_24280_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_24280_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_22273_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_22273_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_20266_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_20266_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_18259_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_18259_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_16252_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_16252_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_14245_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_14245_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_12238_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_12238_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_10231_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_10231_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_8224_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_8224_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_6217_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_6217_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_4210_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_4210_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_2203_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_2203_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_53196_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_53196_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_51189_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_51189_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_49182_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_49182_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_47175_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_47175_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_45168_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_45168_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_43161_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_43161_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_41154_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_41154_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_39147_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_39147_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_37140_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_37140_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_35133_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_35133_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_33126_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_33126_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_31119_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_31119_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_29112_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_29112_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_27105_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_27105_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_2598_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_2598_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_2391_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_2391_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_2184_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_2184_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_1977_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_1977_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_1770_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_1770_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_1563_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_1563_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_1356_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_1356_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_1149_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_1149_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_942_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_942_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_735_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_735_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_528_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_528_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_321_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_321_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_114_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L4_fu_506_mux_case_114_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_ap_start : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_ap_done : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_ap_idle : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_ap_ready : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_out_img_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_out_img_ce0 : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_out_img_we0 : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_out_img_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_ce0 : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_address1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_ce1 : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_address2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_ce2 : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_address3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_ce3 : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_address4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_ce4 : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_address5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_ce5 : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_ce0 : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_address1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_ce1 : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_address2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_ce2 : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_address3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_ce3 : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_address4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_ce4 : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_address5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_ce5 : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_ce0 : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_address1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_ce1 : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_address2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_ce2 : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_address3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_ce3 : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_address4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_ce4 : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_address5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_ce5 : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_inp_img_3_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_inp_img_3_ce0 : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_inp_img_3_address1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_inp_img_3_ce1 : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_inp_img_4_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_inp_img_4_ce0 : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_inp_img_4_address1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_inp_img_4_ce1 : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_line_buffer_2D_30_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_line_buffer_2D_30_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_54_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_54_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_52_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_52_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_50_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_50_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_48_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_48_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_46_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_46_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_44_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_44_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_42_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_42_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_40_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_40_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_38_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_38_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_36_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_36_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_34_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_34_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_32_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_32_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_30_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_30_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_28_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_28_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_26_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_26_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_24_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_24_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_22_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_22_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_20_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_20_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_18_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_18_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_16_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_16_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_14_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_14_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_12_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_12_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_10_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_10_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_8_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_8_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_6_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_6_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_4_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_4_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_line_buffer_2D_32_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_line_buffer_2D_32_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_53_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_53_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_51_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_51_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_49_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_49_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_47_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_47_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_45_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_45_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_43_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_43_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_41_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_41_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_39_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_39_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_37_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_37_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_35_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_35_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_33_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_33_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_31_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_31_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_29_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_29_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_27_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_27_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_25_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_25_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_23_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_23_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_21_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_21_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_19_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_19_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_17_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_17_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_15_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_15_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_13_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_13_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_11_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_11_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_9_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_9_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_7_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_7_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_5_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_5_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_3_out_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_mux_case_3_out_o_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_line_buffer_2D_31_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_line_buffer_2D_31_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_p_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_p_out_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_p_out1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_p_out1_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_p_out2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_p_out2_ap_vld : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2336_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2336_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2336_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2336_p_ce : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2340_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2340_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2340_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2340_p_ce : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2344_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2344_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2344_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2344_p_ce : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2348_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2348_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2348_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2348_p_ce : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2352_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2352_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2352_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2352_p_ce : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2356_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2356_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2356_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2356_p_ce : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2360_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2360_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2360_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2360_p_ce : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2364_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2364_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2364_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2364_p_ce : STD_LOGIC;
    signal grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2368_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2368_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2368_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2368_p_ce : STD_LOGIC;
    signal grp_pool1_Pipeline_L4_fu_506_ap_start_reg : STD_LOGIC := '0';
    signal icmp_ln51_fu_802_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_pool1_Pipeline_L5_L6_fu_631_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal empty_111_fu_282 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_54386_fu_278 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_52379_fu_274 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_50372_fu_270 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_48365_fu_266 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_46358_fu_262 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_44351_fu_258 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_42344_fu_254 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_40337_fu_250 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_38330_fu_246 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_36323_fu_242 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_34316_fu_238 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_32309_fu_234 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_30302_fu_230 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_28295_fu_226 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_26288_fu_222 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_24281_fu_218 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_22274_fu_214 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_20267_fu_210 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_18260_fu_206 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_16253_fu_202 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_14246_fu_198 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_12239_fu_194 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_10232_fu_190 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_8225_fu_186 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_6218_fu_182 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_4211_fu_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_2204_fu_174 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_53197_fu_170 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_51190_fu_166 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_49183_fu_162 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_47176_fu_158 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_45169_fu_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_43162_fu_150 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_41155_fu_146 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_39148_fu_142 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_37141_fu_138 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_35134_fu_134 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_33127_fu_130 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_31120_fu_126 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_29113_fu_122 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_27106_fu_118 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_2599_fu_114 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_2392_fu_110 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_2185_fu_106 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_1978_fu_102 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_1771_fu_98 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_1564_fu_94 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_1357_fu_90 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_1150_fu_86 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_943_fu_82 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_736_fu_78 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_529_fu_74 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_322_fu_70 : STD_LOGIC_VECTOR (31 downto 0);
    signal mux_case_115_fu_66 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_110_fu_58 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_109_fu_54 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_fu_50 : STD_LOGIC_VECTOR (31 downto 0);
    signal phi_mul20_fu_42 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal add_ln51_5_fu_790_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal phi_mul18_fu_46 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal add_ln51_6_fu_796_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal c_fu_62 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal add_ln51_fu_808_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_2336_ce : STD_LOGIC;
    signal grp_fu_2340_ce : STD_LOGIC;
    signal grp_fu_2344_ce : STD_LOGIC;
    signal grp_fu_2348_ce : STD_LOGIC;
    signal grp_fu_2352_ce : STD_LOGIC;
    signal grp_fu_2356_ce : STD_LOGIC;
    signal grp_fu_2360_ce : STD_LOGIC;
    signal grp_fu_2364_ce : STD_LOGIC;
    signal grp_fu_2368_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component NN_pool1_Pipeline_L4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        empty : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_54386 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_52379 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_50372 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_48365 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_46358 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_44351 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_42344 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_40337 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_38330 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_36323 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_34316 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_32309 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_30302 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_28295 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_26288 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_24281 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_22274 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_20267 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_18260 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_16253 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_14246 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_12239 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_10232 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_8225 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_6218 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_4211 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_2204 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_53197 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_51190 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_49183 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_47176 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_45169 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_43162 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_41155 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_39148 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_37141 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_35134 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_33127 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_31120 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_29113 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_27106 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_2599 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_2392 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_2185 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_1978 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_1771 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_1564 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_1357 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_1150 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_943 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_736 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_529 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_322 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_115 : IN STD_LOGIC_VECTOR (31 downto 0);
        phi_mul20 : IN STD_LOGIC_VECTOR (15 downto 0);
        inp_img_0_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        inp_img_0_ce0 : OUT STD_LOGIC;
        inp_img_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_1_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        inp_img_1_ce0 : OUT STD_LOGIC;
        inp_img_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_2_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        inp_img_2_ce0 : OUT STD_LOGIC;
        inp_img_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_3_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        inp_img_3_ce0 : OUT STD_LOGIC;
        inp_img_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_4_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        inp_img_4_ce0 : OUT STD_LOGIC;
        inp_img_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out_ap_vld : OUT STD_LOGIC;
        mux_case_54385_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_54385_out_ap_vld : OUT STD_LOGIC;
        mux_case_52378_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_52378_out_ap_vld : OUT STD_LOGIC;
        mux_case_50371_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_50371_out_ap_vld : OUT STD_LOGIC;
        mux_case_48364_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_48364_out_ap_vld : OUT STD_LOGIC;
        mux_case_46357_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_46357_out_ap_vld : OUT STD_LOGIC;
        mux_case_44350_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_44350_out_ap_vld : OUT STD_LOGIC;
        mux_case_42343_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_42343_out_ap_vld : OUT STD_LOGIC;
        mux_case_40336_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_40336_out_ap_vld : OUT STD_LOGIC;
        mux_case_38329_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_38329_out_ap_vld : OUT STD_LOGIC;
        mux_case_36322_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_36322_out_ap_vld : OUT STD_LOGIC;
        mux_case_34315_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_34315_out_ap_vld : OUT STD_LOGIC;
        mux_case_32308_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_32308_out_ap_vld : OUT STD_LOGIC;
        mux_case_30301_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_30301_out_ap_vld : OUT STD_LOGIC;
        mux_case_28294_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_28294_out_ap_vld : OUT STD_LOGIC;
        mux_case_26287_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_26287_out_ap_vld : OUT STD_LOGIC;
        mux_case_24280_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_24280_out_ap_vld : OUT STD_LOGIC;
        mux_case_22273_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_22273_out_ap_vld : OUT STD_LOGIC;
        mux_case_20266_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_20266_out_ap_vld : OUT STD_LOGIC;
        mux_case_18259_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_18259_out_ap_vld : OUT STD_LOGIC;
        mux_case_16252_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_16252_out_ap_vld : OUT STD_LOGIC;
        mux_case_14245_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_14245_out_ap_vld : OUT STD_LOGIC;
        mux_case_12238_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_12238_out_ap_vld : OUT STD_LOGIC;
        mux_case_10231_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_10231_out_ap_vld : OUT STD_LOGIC;
        mux_case_8224_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_8224_out_ap_vld : OUT STD_LOGIC;
        mux_case_6217_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_6217_out_ap_vld : OUT STD_LOGIC;
        mux_case_4210_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_4210_out_ap_vld : OUT STD_LOGIC;
        mux_case_2203_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_2203_out_ap_vld : OUT STD_LOGIC;
        mux_case_53196_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_53196_out_ap_vld : OUT STD_LOGIC;
        mux_case_51189_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_51189_out_ap_vld : OUT STD_LOGIC;
        mux_case_49182_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_49182_out_ap_vld : OUT STD_LOGIC;
        mux_case_47175_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_47175_out_ap_vld : OUT STD_LOGIC;
        mux_case_45168_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_45168_out_ap_vld : OUT STD_LOGIC;
        mux_case_43161_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_43161_out_ap_vld : OUT STD_LOGIC;
        mux_case_41154_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_41154_out_ap_vld : OUT STD_LOGIC;
        mux_case_39147_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_39147_out_ap_vld : OUT STD_LOGIC;
        mux_case_37140_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_37140_out_ap_vld : OUT STD_LOGIC;
        mux_case_35133_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_35133_out_ap_vld : OUT STD_LOGIC;
        mux_case_33126_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_33126_out_ap_vld : OUT STD_LOGIC;
        mux_case_31119_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_31119_out_ap_vld : OUT STD_LOGIC;
        mux_case_29112_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_29112_out_ap_vld : OUT STD_LOGIC;
        mux_case_27105_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_27105_out_ap_vld : OUT STD_LOGIC;
        mux_case_2598_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_2598_out_ap_vld : OUT STD_LOGIC;
        mux_case_2391_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_2391_out_ap_vld : OUT STD_LOGIC;
        mux_case_2184_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_2184_out_ap_vld : OUT STD_LOGIC;
        mux_case_1977_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_1977_out_ap_vld : OUT STD_LOGIC;
        mux_case_1770_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_1770_out_ap_vld : OUT STD_LOGIC;
        mux_case_1563_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_1563_out_ap_vld : OUT STD_LOGIC;
        mux_case_1356_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_1356_out_ap_vld : OUT STD_LOGIC;
        mux_case_1149_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_1149_out_ap_vld : OUT STD_LOGIC;
        mux_case_942_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_942_out_ap_vld : OUT STD_LOGIC;
        mux_case_735_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_735_out_ap_vld : OUT STD_LOGIC;
        mux_case_528_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_528_out_ap_vld : OUT STD_LOGIC;
        mux_case_321_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_321_out_ap_vld : OUT STD_LOGIC;
        mux_case_114_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_114_out_ap_vld : OUT STD_LOGIC );
    end component;


    component NN_pool1_Pipeline_L5_L6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_54385_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_52378_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_50371_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_48364_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_46357_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_44350_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_42343_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_40336_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_38329_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_36322_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_34315_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_32308_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_30301_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_28294_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_26287_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_24280_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_22273_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_20266_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_18259_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_16252_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_14245_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_12238_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_10231_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_8224_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_6217_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_4210_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_2203_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_53196_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_51189_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_49182_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_47175_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_45168_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_43161_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_41154_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_39147_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_37140_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_35133_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_33126_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_31119_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_29112_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_27105_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_2598_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_2391_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_2184_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_1977_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_1770_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_1563_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_1356_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_1149_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_942_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_735_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_528_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_321_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_114_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        empty_28 : IN STD_LOGIC_VECTOR (31 downto 0);
        empty_29 : IN STD_LOGIC_VECTOR (31 downto 0);
        empty : IN STD_LOGIC_VECTOR (31 downto 0);
        phi_mul18 : IN STD_LOGIC_VECTOR (16 downto 0);
        out_img_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        out_img_ce0 : OUT STD_LOGIC;
        out_img_we0 : OUT STD_LOGIC;
        out_img_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        phi_mul20 : IN STD_LOGIC_VECTOR (15 downto 0);
        inp_img_0_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        inp_img_0_ce0 : OUT STD_LOGIC;
        inp_img_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_0_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        inp_img_0_ce1 : OUT STD_LOGIC;
        inp_img_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_0_address2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        inp_img_0_ce2 : OUT STD_LOGIC;
        inp_img_0_q2 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_0_address3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        inp_img_0_ce3 : OUT STD_LOGIC;
        inp_img_0_q3 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_0_address4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        inp_img_0_ce4 : OUT STD_LOGIC;
        inp_img_0_q4 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_0_address5 : OUT STD_LOGIC_VECTOR (15 downto 0);
        inp_img_0_ce5 : OUT STD_LOGIC;
        inp_img_0_q5 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_1_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        inp_img_1_ce0 : OUT STD_LOGIC;
        inp_img_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_1_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        inp_img_1_ce1 : OUT STD_LOGIC;
        inp_img_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_1_address2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        inp_img_1_ce2 : OUT STD_LOGIC;
        inp_img_1_q2 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_1_address3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        inp_img_1_ce3 : OUT STD_LOGIC;
        inp_img_1_q3 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_1_address4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        inp_img_1_ce4 : OUT STD_LOGIC;
        inp_img_1_q4 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_1_address5 : OUT STD_LOGIC_VECTOR (15 downto 0);
        inp_img_1_ce5 : OUT STD_LOGIC;
        inp_img_1_q5 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_2_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        inp_img_2_ce0 : OUT STD_LOGIC;
        inp_img_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_2_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        inp_img_2_ce1 : OUT STD_LOGIC;
        inp_img_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_2_address2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        inp_img_2_ce2 : OUT STD_LOGIC;
        inp_img_2_q2 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_2_address3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        inp_img_2_ce3 : OUT STD_LOGIC;
        inp_img_2_q3 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_2_address4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        inp_img_2_ce4 : OUT STD_LOGIC;
        inp_img_2_q4 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_2_address5 : OUT STD_LOGIC_VECTOR (15 downto 0);
        inp_img_2_ce5 : OUT STD_LOGIC;
        inp_img_2_q5 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_3_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        inp_img_3_ce0 : OUT STD_LOGIC;
        inp_img_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_3_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        inp_img_3_ce1 : OUT STD_LOGIC;
        inp_img_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_4_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        inp_img_4_ce0 : OUT STD_LOGIC;
        inp_img_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_img_4_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        inp_img_4_ce1 : OUT STD_LOGIC;
        inp_img_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        line_buffer_2D_30_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        line_buffer_2D_30_out_ap_vld : OUT STD_LOGIC;
        mux_case_54_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_54_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_54_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_52_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_52_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_52_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_50_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_50_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_50_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_48_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_48_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_48_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_46_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_46_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_46_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_44_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_44_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_44_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_42_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_42_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_42_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_40_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_40_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_40_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_38_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_38_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_38_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_36_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_36_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_36_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_34_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_34_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_34_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_32_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_32_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_32_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_30_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_30_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_30_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_28_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_28_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_28_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_26_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_26_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_26_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_24_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_24_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_24_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_22_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_22_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_22_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_20_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_20_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_20_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_18_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_18_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_18_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_16_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_16_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_16_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_14_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_14_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_14_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_12_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_12_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_12_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_10_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_10_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_10_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_8_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_8_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_8_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_6_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_6_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_6_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_4_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_4_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_4_out_o_ap_vld : OUT STD_LOGIC;
        line_buffer_2D_32_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        line_buffer_2D_32_out_ap_vld : OUT STD_LOGIC;
        mux_case_53_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_53_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_53_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_51_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_51_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_51_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_49_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_49_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_49_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_47_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_47_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_47_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_45_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_45_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_45_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_43_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_43_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_43_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_41_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_41_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_41_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_39_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_39_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_39_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_37_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_37_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_37_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_35_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_35_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_35_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_33_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_33_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_33_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_31_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_31_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_31_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_29_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_29_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_29_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_27_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_27_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_27_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_25_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_25_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_25_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_23_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_23_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_23_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_21_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_21_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_21_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_19_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_19_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_19_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_17_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_17_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_17_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_15_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_15_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_15_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_13_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_13_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_13_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_11_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_11_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_11_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_9_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_9_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_9_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_7_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_7_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_7_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_5_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_5_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_5_out_o_ap_vld : OUT STD_LOGIC;
        mux_case_3_out_i : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_3_out_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_3_out_o_ap_vld : OUT STD_LOGIC;
        line_buffer_2D_31_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        line_buffer_2D_31_out_ap_vld : OUT STD_LOGIC;
        p_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out_ap_vld : OUT STD_LOGIC;
        p_out1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out1_ap_vld : OUT STD_LOGIC;
        p_out2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out2_ap_vld : OUT STD_LOGIC;
        grp_fu_2336_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2336_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2336_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_2336_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_2336_p_ce : OUT STD_LOGIC;
        grp_fu_2340_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2340_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2340_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_2340_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_2340_p_ce : OUT STD_LOGIC;
        grp_fu_2344_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2344_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2344_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_2344_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_2344_p_ce : OUT STD_LOGIC;
        grp_fu_2348_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2348_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2348_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_2348_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_2348_p_ce : OUT STD_LOGIC;
        grp_fu_2352_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2352_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2352_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_2352_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_2352_p_ce : OUT STD_LOGIC;
        grp_fu_2356_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2356_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2356_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_2356_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_2356_p_ce : OUT STD_LOGIC;
        grp_fu_2360_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2360_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2360_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_2360_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_2360_p_ce : OUT STD_LOGIC;
        grp_fu_2364_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2364_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2364_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_2364_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_2364_p_ce : OUT STD_LOGIC;
        grp_fu_2368_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2368_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2368_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_2368_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_2368_p_ce : OUT STD_LOGIC );
    end component;


    component NN_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    grp_pool1_Pipeline_L4_fu_506 : component NN_pool1_Pipeline_L4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_pool1_Pipeline_L4_fu_506_ap_start,
        ap_done => grp_pool1_Pipeline_L4_fu_506_ap_done,
        ap_idle => grp_pool1_Pipeline_L4_fu_506_ap_idle,
        ap_ready => grp_pool1_Pipeline_L4_fu_506_ap_ready,
        empty => empty_111_fu_282,
        mux_case_54386 => mux_case_54386_fu_278,
        mux_case_52379 => mux_case_52379_fu_274,
        mux_case_50372 => mux_case_50372_fu_270,
        mux_case_48365 => mux_case_48365_fu_266,
        mux_case_46358 => mux_case_46358_fu_262,
        mux_case_44351 => mux_case_44351_fu_258,
        mux_case_42344 => mux_case_42344_fu_254,
        mux_case_40337 => mux_case_40337_fu_250,
        mux_case_38330 => mux_case_38330_fu_246,
        mux_case_36323 => mux_case_36323_fu_242,
        mux_case_34316 => mux_case_34316_fu_238,
        mux_case_32309 => mux_case_32309_fu_234,
        mux_case_30302 => mux_case_30302_fu_230,
        mux_case_28295 => mux_case_28295_fu_226,
        mux_case_26288 => mux_case_26288_fu_222,
        mux_case_24281 => mux_case_24281_fu_218,
        mux_case_22274 => mux_case_22274_fu_214,
        mux_case_20267 => mux_case_20267_fu_210,
        mux_case_18260 => mux_case_18260_fu_206,
        mux_case_16253 => mux_case_16253_fu_202,
        mux_case_14246 => mux_case_14246_fu_198,
        mux_case_12239 => mux_case_12239_fu_194,
        mux_case_10232 => mux_case_10232_fu_190,
        mux_case_8225 => mux_case_8225_fu_186,
        mux_case_6218 => mux_case_6218_fu_182,
        mux_case_4211 => mux_case_4211_fu_178,
        mux_case_2204 => mux_case_2204_fu_174,
        mux_case_53197 => mux_case_53197_fu_170,
        mux_case_51190 => mux_case_51190_fu_166,
        mux_case_49183 => mux_case_49183_fu_162,
        mux_case_47176 => mux_case_47176_fu_158,
        mux_case_45169 => mux_case_45169_fu_154,
        mux_case_43162 => mux_case_43162_fu_150,
        mux_case_41155 => mux_case_41155_fu_146,
        mux_case_39148 => mux_case_39148_fu_142,
        mux_case_37141 => mux_case_37141_fu_138,
        mux_case_35134 => mux_case_35134_fu_134,
        mux_case_33127 => mux_case_33127_fu_130,
        mux_case_31120 => mux_case_31120_fu_126,
        mux_case_29113 => mux_case_29113_fu_122,
        mux_case_27106 => mux_case_27106_fu_118,
        mux_case_2599 => mux_case_2599_fu_114,
        mux_case_2392 => mux_case_2392_fu_110,
        mux_case_2185 => mux_case_2185_fu_106,
        mux_case_1978 => mux_case_1978_fu_102,
        mux_case_1771 => mux_case_1771_fu_98,
        mux_case_1564 => mux_case_1564_fu_94,
        mux_case_1357 => mux_case_1357_fu_90,
        mux_case_1150 => mux_case_1150_fu_86,
        mux_case_943 => mux_case_943_fu_82,
        mux_case_736 => mux_case_736_fu_78,
        mux_case_529 => mux_case_529_fu_74,
        mux_case_322 => mux_case_322_fu_70,
        mux_case_115 => mux_case_115_fu_66,
        phi_mul20 => phi_mul20_load_reg_1977,
        inp_img_0_address0 => grp_pool1_Pipeline_L4_fu_506_inp_img_0_address0,
        inp_img_0_ce0 => grp_pool1_Pipeline_L4_fu_506_inp_img_0_ce0,
        inp_img_0_q0 => inp_img_0_q0,
        inp_img_1_address0 => grp_pool1_Pipeline_L4_fu_506_inp_img_1_address0,
        inp_img_1_ce0 => grp_pool1_Pipeline_L4_fu_506_inp_img_1_ce0,
        inp_img_1_q0 => inp_img_1_q0,
        inp_img_2_address0 => grp_pool1_Pipeline_L4_fu_506_inp_img_2_address0,
        inp_img_2_ce0 => grp_pool1_Pipeline_L4_fu_506_inp_img_2_ce0,
        inp_img_2_q0 => inp_img_2_q0,
        inp_img_3_address0 => grp_pool1_Pipeline_L4_fu_506_inp_img_3_address0,
        inp_img_3_ce0 => grp_pool1_Pipeline_L4_fu_506_inp_img_3_ce0,
        inp_img_3_q0 => inp_img_3_q0,
        inp_img_4_address0 => grp_pool1_Pipeline_L4_fu_506_inp_img_4_address0,
        inp_img_4_ce0 => grp_pool1_Pipeline_L4_fu_506_inp_img_4_ce0,
        inp_img_4_q0 => inp_img_4_q0,
        p_out => grp_pool1_Pipeline_L4_fu_506_p_out,
        p_out_ap_vld => grp_pool1_Pipeline_L4_fu_506_p_out_ap_vld,
        mux_case_54385_out => grp_pool1_Pipeline_L4_fu_506_mux_case_54385_out,
        mux_case_54385_out_ap_vld => grp_pool1_Pipeline_L4_fu_506_mux_case_54385_out_ap_vld,
        mux_case_52378_out => grp_pool1_Pipeline_L4_fu_506_mux_case_52378_out,
        mux_case_52378_out_ap_vld => grp_pool1_Pipeline_L4_fu_506_mux_case_52378_out_ap_vld,
        mux_case_50371_out => grp_pool1_Pipeline_L4_fu_506_mux_case_50371_out,
        mux_case_50371_out_ap_vld => grp_pool1_Pipeline_L4_fu_506_mux_case_50371_out_ap_vld,
        mux_case_48364_out => grp_pool1_Pipeline_L4_fu_506_mux_case_48364_out,
        mux_case_48364_out_ap_vld => grp_pool1_Pipeline_L4_fu_506_mux_case_48364_out_ap_vld,
        mux_case_46357_out => grp_pool1_Pipeline_L4_fu_506_mux_case_46357_out,
        mux_case_46357_out_ap_vld => grp_pool1_Pipeline_L4_fu_506_mux_case_46357_out_ap_vld,
        mux_case_44350_out => grp_pool1_Pipeline_L4_fu_506_mux_case_44350_out,
        mux_case_44350_out_ap_vld => grp_pool1_Pipeline_L4_fu_506_mux_case_44350_out_ap_vld,
        mux_case_42343_out => grp_pool1_Pipeline_L4_fu_506_mux_case_42343_out,
        mux_case_42343_out_ap_vld => grp_pool1_Pipeline_L4_fu_506_mux_case_42343_out_ap_vld,
        mux_case_40336_out => grp_pool1_Pipeline_L4_fu_506_mux_case_40336_out,
        mux_case_40336_out_ap_vld => grp_pool1_Pipeline_L4_fu_506_mux_case_40336_out_ap_vld,
        mux_case_38329_out => grp_pool1_Pipeline_L4_fu_506_mux_case_38329_out,
        mux_case_38329_out_ap_vld => grp_pool1_Pipeline_L4_fu_506_mux_case_38329_out_ap_vld,
        mux_case_36322_out => grp_pool1_Pipeline_L4_fu_506_mux_case_36322_out,
        mux_case_36322_out_ap_vld => grp_pool1_Pipeline_L4_fu_506_mux_case_36322_out_ap_vld,
        mux_case_34315_out => grp_pool1_Pipeline_L4_fu_506_mux_case_34315_out,
        mux_case_34315_out_ap_vld => grp_pool1_Pipeline_L4_fu_506_mux_case_34315_out_ap_vld,
        mux_case_32308_out => grp_pool1_Pipeline_L4_fu_506_mux_case_32308_out,
        mux_case_32308_out_ap_vld => grp_pool1_Pipeline_L4_fu_506_mux_case_32308_out_ap_vld,
        mux_case_30301_out => grp_pool1_Pipeline_L4_fu_506_mux_case_30301_out,
        mux_case_30301_out_ap_vld => grp_pool1_Pipeline_L4_fu_506_mux_case_30301_out_ap_vld,
        mux_case_28294_out => grp_pool1_Pipeline_L4_fu_506_mux_case_28294_out,
        mux_case_28294_out_ap_vld => grp_pool1_Pipeline_L4_fu_506_mux_case_28294_out_ap_vld,
        mux_case_26287_out => grp_pool1_Pipeline_L4_fu_506_mux_case_26287_out,
        mux_case_26287_out_ap_vld => grp_pool1_Pipeline_L4_fu_506_mux_case_26287_out_ap_vld,
        mux_case_24280_out => grp_pool1_Pipeline_L4_fu_506_mux_case_24280_out,
        mux_case_24280_out_ap_vld => grp_pool1_Pipeline_L4_fu_506_mux_case_24280_out_ap_vld,
        mux_case_22273_out => grp_pool1_Pipeline_L4_fu_506_mux_case_22273_out,
        mux_case_22273_out_ap_vld => grp_pool1_Pipeline_L4_fu_506_mux_case_22273_out_ap_vld,
        mux_case_20266_out => grp_pool1_Pipeline_L4_fu_506_mux_case_20266_out,
        mux_case_20266_out_ap_vld => grp_pool1_Pipeline_L4_fu_506_mux_case_20266_out_ap_vld,
        mux_case_18259_out => grp_pool1_Pipeline_L4_fu_506_mux_case_18259_out,
        mux_case_18259_out_ap_vld => grp_pool1_Pipeline_L4_fu_506_mux_case_18259_out_ap_vld,
        mux_case_16252_out => grp_pool1_Pipeline_L4_fu_506_mux_case_16252_out,
        mux_case_16252_out_ap_vld => grp_pool1_Pipeline_L4_fu_506_mux_case_16252_out_ap_vld,
        mux_case_14245_out => grp_pool1_Pipeline_L4_fu_506_mux_case_14245_out,
        mux_case_14245_out_ap_vld => grp_pool1_Pipeline_L4_fu_506_mux_case_14245_out_ap_vld,
        mux_case_12238_out => grp_pool1_Pipeline_L4_fu_506_mux_case_12238_out,
        mux_case_12238_out_ap_vld => grp_pool1_Pipeline_L4_fu_506_mux_case_12238_out_ap_vld,
        mux_case_10231_out => grp_pool1_Pipeline_L4_fu_506_mux_case_10231_out,
        mux_case_10231_out_ap_vld => grp_pool1_Pipeline_L4_fu_506_mux_case_10231_out_ap_vld,
        mux_case_8224_out => grp_pool1_Pipeline_L4_fu_506_mux_case_8224_out,
        mux_case_8224_out_ap_vld => grp_pool1_Pipeline_L4_fu_506_mux_case_8224_out_ap_vld,
        mux_case_6217_out => grp_pool1_Pipeline_L4_fu_506_mux_case_6217_out,
        mux_case_6217_out_ap_vld => grp_pool1_Pipeline_L4_fu_506_mux_case_6217_out_ap_vld,
        mux_case_4210_out => grp_pool1_Pipeline_L4_fu_506_mux_case_4210_out,
        mux_case_4210_out_ap_vld => grp_pool1_Pipeline_L4_fu_506_mux_case_4210_out_ap_vld,
        mux_case_2203_out => grp_pool1_Pipeline_L4_fu_506_mux_case_2203_out,
        mux_case_2203_out_ap_vld => grp_pool1_Pipeline_L4_fu_506_mux_case_2203_out_ap_vld,
        mux_case_53196_out => grp_pool1_Pipeline_L4_fu_506_mux_case_53196_out,
        mux_case_53196_out_ap_vld => grp_pool1_Pipeline_L4_fu_506_mux_case_53196_out_ap_vld,
        mux_case_51189_out => grp_pool1_Pipeline_L4_fu_506_mux_case_51189_out,
        mux_case_51189_out_ap_vld => grp_pool1_Pipeline_L4_fu_506_mux_case_51189_out_ap_vld,
        mux_case_49182_out => grp_pool1_Pipeline_L4_fu_506_mux_case_49182_out,
        mux_case_49182_out_ap_vld => grp_pool1_Pipeline_L4_fu_506_mux_case_49182_out_ap_vld,
        mux_case_47175_out => grp_pool1_Pipeline_L4_fu_506_mux_case_47175_out,
        mux_case_47175_out_ap_vld => grp_pool1_Pipeline_L4_fu_506_mux_case_47175_out_ap_vld,
        mux_case_45168_out => grp_pool1_Pipeline_L4_fu_506_mux_case_45168_out,
        mux_case_45168_out_ap_vld => grp_pool1_Pipeline_L4_fu_506_mux_case_45168_out_ap_vld,
        mux_case_43161_out => grp_pool1_Pipeline_L4_fu_506_mux_case_43161_out,
        mux_case_43161_out_ap_vld => grp_pool1_Pipeline_L4_fu_506_mux_case_43161_out_ap_vld,
        mux_case_41154_out => grp_pool1_Pipeline_L4_fu_506_mux_case_41154_out,
        mux_case_41154_out_ap_vld => grp_pool1_Pipeline_L4_fu_506_mux_case_41154_out_ap_vld,
        mux_case_39147_out => grp_pool1_Pipeline_L4_fu_506_mux_case_39147_out,
        mux_case_39147_out_ap_vld => grp_pool1_Pipeline_L4_fu_506_mux_case_39147_out_ap_vld,
        mux_case_37140_out => grp_pool1_Pipeline_L4_fu_506_mux_case_37140_out,
        mux_case_37140_out_ap_vld => grp_pool1_Pipeline_L4_fu_506_mux_case_37140_out_ap_vld,
        mux_case_35133_out => grp_pool1_Pipeline_L4_fu_506_mux_case_35133_out,
        mux_case_35133_out_ap_vld => grp_pool1_Pipeline_L4_fu_506_mux_case_35133_out_ap_vld,
        mux_case_33126_out => grp_pool1_Pipeline_L4_fu_506_mux_case_33126_out,
        mux_case_33126_out_ap_vld => grp_pool1_Pipeline_L4_fu_506_mux_case_33126_out_ap_vld,
        mux_case_31119_out => grp_pool1_Pipeline_L4_fu_506_mux_case_31119_out,
        mux_case_31119_out_ap_vld => grp_pool1_Pipeline_L4_fu_506_mux_case_31119_out_ap_vld,
        mux_case_29112_out => grp_pool1_Pipeline_L4_fu_506_mux_case_29112_out,
        mux_case_29112_out_ap_vld => grp_pool1_Pipeline_L4_fu_506_mux_case_29112_out_ap_vld,
        mux_case_27105_out => grp_pool1_Pipeline_L4_fu_506_mux_case_27105_out,
        mux_case_27105_out_ap_vld => grp_pool1_Pipeline_L4_fu_506_mux_case_27105_out_ap_vld,
        mux_case_2598_out => grp_pool1_Pipeline_L4_fu_506_mux_case_2598_out,
        mux_case_2598_out_ap_vld => grp_pool1_Pipeline_L4_fu_506_mux_case_2598_out_ap_vld,
        mux_case_2391_out => grp_pool1_Pipeline_L4_fu_506_mux_case_2391_out,
        mux_case_2391_out_ap_vld => grp_pool1_Pipeline_L4_fu_506_mux_case_2391_out_ap_vld,
        mux_case_2184_out => grp_pool1_Pipeline_L4_fu_506_mux_case_2184_out,
        mux_case_2184_out_ap_vld => grp_pool1_Pipeline_L4_fu_506_mux_case_2184_out_ap_vld,
        mux_case_1977_out => grp_pool1_Pipeline_L4_fu_506_mux_case_1977_out,
        mux_case_1977_out_ap_vld => grp_pool1_Pipeline_L4_fu_506_mux_case_1977_out_ap_vld,
        mux_case_1770_out => grp_pool1_Pipeline_L4_fu_506_mux_case_1770_out,
        mux_case_1770_out_ap_vld => grp_pool1_Pipeline_L4_fu_506_mux_case_1770_out_ap_vld,
        mux_case_1563_out => grp_pool1_Pipeline_L4_fu_506_mux_case_1563_out,
        mux_case_1563_out_ap_vld => grp_pool1_Pipeline_L4_fu_506_mux_case_1563_out_ap_vld,
        mux_case_1356_out => grp_pool1_Pipeline_L4_fu_506_mux_case_1356_out,
        mux_case_1356_out_ap_vld => grp_pool1_Pipeline_L4_fu_506_mux_case_1356_out_ap_vld,
        mux_case_1149_out => grp_pool1_Pipeline_L4_fu_506_mux_case_1149_out,
        mux_case_1149_out_ap_vld => grp_pool1_Pipeline_L4_fu_506_mux_case_1149_out_ap_vld,
        mux_case_942_out => grp_pool1_Pipeline_L4_fu_506_mux_case_942_out,
        mux_case_942_out_ap_vld => grp_pool1_Pipeline_L4_fu_506_mux_case_942_out_ap_vld,
        mux_case_735_out => grp_pool1_Pipeline_L4_fu_506_mux_case_735_out,
        mux_case_735_out_ap_vld => grp_pool1_Pipeline_L4_fu_506_mux_case_735_out_ap_vld,
        mux_case_528_out => grp_pool1_Pipeline_L4_fu_506_mux_case_528_out,
        mux_case_528_out_ap_vld => grp_pool1_Pipeline_L4_fu_506_mux_case_528_out_ap_vld,
        mux_case_321_out => grp_pool1_Pipeline_L4_fu_506_mux_case_321_out,
        mux_case_321_out_ap_vld => grp_pool1_Pipeline_L4_fu_506_mux_case_321_out_ap_vld,
        mux_case_114_out => grp_pool1_Pipeline_L4_fu_506_mux_case_114_out,
        mux_case_114_out_ap_vld => grp_pool1_Pipeline_L4_fu_506_mux_case_114_out_ap_vld);

    grp_pool1_Pipeline_L5_L6_fu_631 : component NN_pool1_Pipeline_L5_L6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_pool1_Pipeline_L5_L6_fu_631_ap_start,
        ap_done => grp_pool1_Pipeline_L5_L6_fu_631_ap_done,
        ap_idle => grp_pool1_Pipeline_L5_L6_fu_631_ap_idle,
        ap_ready => grp_pool1_Pipeline_L5_L6_fu_631_ap_ready,
        p_reload => grp_pool1_Pipeline_L4_fu_506_p_out,
        mux_case_54385_reload => grp_pool1_Pipeline_L4_fu_506_mux_case_54385_out,
        mux_case_52378_reload => grp_pool1_Pipeline_L4_fu_506_mux_case_52378_out,
        mux_case_50371_reload => grp_pool1_Pipeline_L4_fu_506_mux_case_50371_out,
        mux_case_48364_reload => grp_pool1_Pipeline_L4_fu_506_mux_case_48364_out,
        mux_case_46357_reload => grp_pool1_Pipeline_L4_fu_506_mux_case_46357_out,
        mux_case_44350_reload => grp_pool1_Pipeline_L4_fu_506_mux_case_44350_out,
        mux_case_42343_reload => grp_pool1_Pipeline_L4_fu_506_mux_case_42343_out,
        mux_case_40336_reload => grp_pool1_Pipeline_L4_fu_506_mux_case_40336_out,
        mux_case_38329_reload => grp_pool1_Pipeline_L4_fu_506_mux_case_38329_out,
        mux_case_36322_reload => grp_pool1_Pipeline_L4_fu_506_mux_case_36322_out,
        mux_case_34315_reload => grp_pool1_Pipeline_L4_fu_506_mux_case_34315_out,
        mux_case_32308_reload => grp_pool1_Pipeline_L4_fu_506_mux_case_32308_out,
        mux_case_30301_reload => grp_pool1_Pipeline_L4_fu_506_mux_case_30301_out,
        mux_case_28294_reload => grp_pool1_Pipeline_L4_fu_506_mux_case_28294_out,
        mux_case_26287_reload => grp_pool1_Pipeline_L4_fu_506_mux_case_26287_out,
        mux_case_24280_reload => grp_pool1_Pipeline_L4_fu_506_mux_case_24280_out,
        mux_case_22273_reload => grp_pool1_Pipeline_L4_fu_506_mux_case_22273_out,
        mux_case_20266_reload => grp_pool1_Pipeline_L4_fu_506_mux_case_20266_out,
        mux_case_18259_reload => grp_pool1_Pipeline_L4_fu_506_mux_case_18259_out,
        mux_case_16252_reload => grp_pool1_Pipeline_L4_fu_506_mux_case_16252_out,
        mux_case_14245_reload => grp_pool1_Pipeline_L4_fu_506_mux_case_14245_out,
        mux_case_12238_reload => grp_pool1_Pipeline_L4_fu_506_mux_case_12238_out,
        mux_case_10231_reload => grp_pool1_Pipeline_L4_fu_506_mux_case_10231_out,
        mux_case_8224_reload => grp_pool1_Pipeline_L4_fu_506_mux_case_8224_out,
        mux_case_6217_reload => grp_pool1_Pipeline_L4_fu_506_mux_case_6217_out,
        mux_case_4210_reload => grp_pool1_Pipeline_L4_fu_506_mux_case_4210_out,
        mux_case_2203_reload => grp_pool1_Pipeline_L4_fu_506_mux_case_2203_out,
        mux_case_53196_reload => grp_pool1_Pipeline_L4_fu_506_mux_case_53196_out,
        mux_case_51189_reload => grp_pool1_Pipeline_L4_fu_506_mux_case_51189_out,
        mux_case_49182_reload => grp_pool1_Pipeline_L4_fu_506_mux_case_49182_out,
        mux_case_47175_reload => grp_pool1_Pipeline_L4_fu_506_mux_case_47175_out,
        mux_case_45168_reload => grp_pool1_Pipeline_L4_fu_506_mux_case_45168_out,
        mux_case_43161_reload => grp_pool1_Pipeline_L4_fu_506_mux_case_43161_out,
        mux_case_41154_reload => grp_pool1_Pipeline_L4_fu_506_mux_case_41154_out,
        mux_case_39147_reload => grp_pool1_Pipeline_L4_fu_506_mux_case_39147_out,
        mux_case_37140_reload => grp_pool1_Pipeline_L4_fu_506_mux_case_37140_out,
        mux_case_35133_reload => grp_pool1_Pipeline_L4_fu_506_mux_case_35133_out,
        mux_case_33126_reload => grp_pool1_Pipeline_L4_fu_506_mux_case_33126_out,
        mux_case_31119_reload => grp_pool1_Pipeline_L4_fu_506_mux_case_31119_out,
        mux_case_29112_reload => grp_pool1_Pipeline_L4_fu_506_mux_case_29112_out,
        mux_case_27105_reload => grp_pool1_Pipeline_L4_fu_506_mux_case_27105_out,
        mux_case_2598_reload => grp_pool1_Pipeline_L4_fu_506_mux_case_2598_out,
        mux_case_2391_reload => grp_pool1_Pipeline_L4_fu_506_mux_case_2391_out,
        mux_case_2184_reload => grp_pool1_Pipeline_L4_fu_506_mux_case_2184_out,
        mux_case_1977_reload => grp_pool1_Pipeline_L4_fu_506_mux_case_1977_out,
        mux_case_1770_reload => grp_pool1_Pipeline_L4_fu_506_mux_case_1770_out,
        mux_case_1563_reload => grp_pool1_Pipeline_L4_fu_506_mux_case_1563_out,
        mux_case_1356_reload => grp_pool1_Pipeline_L4_fu_506_mux_case_1356_out,
        mux_case_1149_reload => grp_pool1_Pipeline_L4_fu_506_mux_case_1149_out,
        mux_case_942_reload => grp_pool1_Pipeline_L4_fu_506_mux_case_942_out,
        mux_case_735_reload => grp_pool1_Pipeline_L4_fu_506_mux_case_735_out,
        mux_case_528_reload => grp_pool1_Pipeline_L4_fu_506_mux_case_528_out,
        mux_case_321_reload => grp_pool1_Pipeline_L4_fu_506_mux_case_321_out,
        mux_case_114_reload => grp_pool1_Pipeline_L4_fu_506_mux_case_114_out,
        empty_28 => p_load29_reg_2166,
        empty_29 => p_load30_reg_2161,
        empty => p_load31_reg_2156,
        phi_mul18 => phi_mul18_load_reg_1983,
        out_img_address0 => grp_pool1_Pipeline_L5_L6_fu_631_out_img_address0,
        out_img_ce0 => grp_pool1_Pipeline_L5_L6_fu_631_out_img_ce0,
        out_img_we0 => grp_pool1_Pipeline_L5_L6_fu_631_out_img_we0,
        out_img_d0 => grp_pool1_Pipeline_L5_L6_fu_631_out_img_d0,
        phi_mul20 => phi_mul20_load_reg_1977,
        inp_img_0_address0 => grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_address0,
        inp_img_0_ce0 => grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_ce0,
        inp_img_0_q0 => inp_img_0_q0,
        inp_img_0_address1 => grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_address1,
        inp_img_0_ce1 => grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_ce1,
        inp_img_0_q1 => inp_img_0_q1,
        inp_img_0_address2 => grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_address2,
        inp_img_0_ce2 => grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_ce2,
        inp_img_0_q2 => inp_img_0_q2,
        inp_img_0_address3 => grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_address3,
        inp_img_0_ce3 => grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_ce3,
        inp_img_0_q3 => inp_img_0_q3,
        inp_img_0_address4 => grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_address4,
        inp_img_0_ce4 => grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_ce4,
        inp_img_0_q4 => inp_img_0_q4,
        inp_img_0_address5 => grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_address5,
        inp_img_0_ce5 => grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_ce5,
        inp_img_0_q5 => inp_img_0_q5,
        inp_img_1_address0 => grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_address0,
        inp_img_1_ce0 => grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_ce0,
        inp_img_1_q0 => inp_img_1_q0,
        inp_img_1_address1 => grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_address1,
        inp_img_1_ce1 => grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_ce1,
        inp_img_1_q1 => inp_img_1_q1,
        inp_img_1_address2 => grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_address2,
        inp_img_1_ce2 => grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_ce2,
        inp_img_1_q2 => inp_img_1_q2,
        inp_img_1_address3 => grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_address3,
        inp_img_1_ce3 => grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_ce3,
        inp_img_1_q3 => inp_img_1_q3,
        inp_img_1_address4 => grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_address4,
        inp_img_1_ce4 => grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_ce4,
        inp_img_1_q4 => inp_img_1_q4,
        inp_img_1_address5 => grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_address5,
        inp_img_1_ce5 => grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_ce5,
        inp_img_1_q5 => inp_img_1_q5,
        inp_img_2_address0 => grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_address0,
        inp_img_2_ce0 => grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_ce0,
        inp_img_2_q0 => inp_img_2_q0,
        inp_img_2_address1 => grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_address1,
        inp_img_2_ce1 => grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_ce1,
        inp_img_2_q1 => inp_img_2_q1,
        inp_img_2_address2 => grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_address2,
        inp_img_2_ce2 => grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_ce2,
        inp_img_2_q2 => inp_img_2_q2,
        inp_img_2_address3 => grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_address3,
        inp_img_2_ce3 => grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_ce3,
        inp_img_2_q3 => inp_img_2_q3,
        inp_img_2_address4 => grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_address4,
        inp_img_2_ce4 => grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_ce4,
        inp_img_2_q4 => inp_img_2_q4,
        inp_img_2_address5 => grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_address5,
        inp_img_2_ce5 => grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_ce5,
        inp_img_2_q5 => inp_img_2_q5,
        inp_img_3_address0 => grp_pool1_Pipeline_L5_L6_fu_631_inp_img_3_address0,
        inp_img_3_ce0 => grp_pool1_Pipeline_L5_L6_fu_631_inp_img_3_ce0,
        inp_img_3_q0 => inp_img_3_q0,
        inp_img_3_address1 => grp_pool1_Pipeline_L5_L6_fu_631_inp_img_3_address1,
        inp_img_3_ce1 => grp_pool1_Pipeline_L5_L6_fu_631_inp_img_3_ce1,
        inp_img_3_q1 => inp_img_3_q1,
        inp_img_4_address0 => grp_pool1_Pipeline_L5_L6_fu_631_inp_img_4_address0,
        inp_img_4_ce0 => grp_pool1_Pipeline_L5_L6_fu_631_inp_img_4_ce0,
        inp_img_4_q0 => inp_img_4_q0,
        inp_img_4_address1 => grp_pool1_Pipeline_L5_L6_fu_631_inp_img_4_address1,
        inp_img_4_ce1 => grp_pool1_Pipeline_L5_L6_fu_631_inp_img_4_ce1,
        inp_img_4_q1 => inp_img_4_q1,
        line_buffer_2D_30_out => grp_pool1_Pipeline_L5_L6_fu_631_line_buffer_2D_30_out,
        line_buffer_2D_30_out_ap_vld => grp_pool1_Pipeline_L5_L6_fu_631_line_buffer_2D_30_out_ap_vld,
        mux_case_54_out_i => mux_case_54386_fu_278,
        mux_case_54_out_o => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_54_out_o,
        mux_case_54_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_54_out_o_ap_vld,
        mux_case_52_out_i => mux_case_52379_fu_274,
        mux_case_52_out_o => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_52_out_o,
        mux_case_52_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_52_out_o_ap_vld,
        mux_case_50_out_i => mux_case_50372_fu_270,
        mux_case_50_out_o => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_50_out_o,
        mux_case_50_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_50_out_o_ap_vld,
        mux_case_48_out_i => mux_case_48365_fu_266,
        mux_case_48_out_o => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_48_out_o,
        mux_case_48_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_48_out_o_ap_vld,
        mux_case_46_out_i => mux_case_46358_fu_262,
        mux_case_46_out_o => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_46_out_o,
        mux_case_46_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_46_out_o_ap_vld,
        mux_case_44_out_i => mux_case_44351_fu_258,
        mux_case_44_out_o => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_44_out_o,
        mux_case_44_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_44_out_o_ap_vld,
        mux_case_42_out_i => mux_case_42344_fu_254,
        mux_case_42_out_o => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_42_out_o,
        mux_case_42_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_42_out_o_ap_vld,
        mux_case_40_out_i => mux_case_40337_fu_250,
        mux_case_40_out_o => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_40_out_o,
        mux_case_40_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_40_out_o_ap_vld,
        mux_case_38_out_i => mux_case_38330_fu_246,
        mux_case_38_out_o => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_38_out_o,
        mux_case_38_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_38_out_o_ap_vld,
        mux_case_36_out_i => mux_case_36323_fu_242,
        mux_case_36_out_o => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_36_out_o,
        mux_case_36_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_36_out_o_ap_vld,
        mux_case_34_out_i => mux_case_34316_fu_238,
        mux_case_34_out_o => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_34_out_o,
        mux_case_34_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_34_out_o_ap_vld,
        mux_case_32_out_i => mux_case_32309_fu_234,
        mux_case_32_out_o => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_32_out_o,
        mux_case_32_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_32_out_o_ap_vld,
        mux_case_30_out_i => mux_case_30302_fu_230,
        mux_case_30_out_o => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_30_out_o,
        mux_case_30_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_30_out_o_ap_vld,
        mux_case_28_out_i => mux_case_28295_fu_226,
        mux_case_28_out_o => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_28_out_o,
        mux_case_28_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_28_out_o_ap_vld,
        mux_case_26_out_i => mux_case_26288_fu_222,
        mux_case_26_out_o => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_26_out_o,
        mux_case_26_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_26_out_o_ap_vld,
        mux_case_24_out_i => mux_case_24281_fu_218,
        mux_case_24_out_o => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_24_out_o,
        mux_case_24_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_24_out_o_ap_vld,
        mux_case_22_out_i => mux_case_22274_fu_214,
        mux_case_22_out_o => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_22_out_o,
        mux_case_22_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_22_out_o_ap_vld,
        mux_case_20_out_i => mux_case_20267_fu_210,
        mux_case_20_out_o => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_20_out_o,
        mux_case_20_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_20_out_o_ap_vld,
        mux_case_18_out_i => mux_case_18260_fu_206,
        mux_case_18_out_o => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_18_out_o,
        mux_case_18_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_18_out_o_ap_vld,
        mux_case_16_out_i => mux_case_16253_fu_202,
        mux_case_16_out_o => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_16_out_o,
        mux_case_16_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_16_out_o_ap_vld,
        mux_case_14_out_i => mux_case_14246_fu_198,
        mux_case_14_out_o => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_14_out_o,
        mux_case_14_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_14_out_o_ap_vld,
        mux_case_12_out_i => mux_case_12239_fu_194,
        mux_case_12_out_o => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_12_out_o,
        mux_case_12_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_12_out_o_ap_vld,
        mux_case_10_out_i => mux_case_10232_fu_190,
        mux_case_10_out_o => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_10_out_o,
        mux_case_10_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_10_out_o_ap_vld,
        mux_case_8_out_i => mux_case_8225_fu_186,
        mux_case_8_out_o => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_8_out_o,
        mux_case_8_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_8_out_o_ap_vld,
        mux_case_6_out_i => mux_case_6218_fu_182,
        mux_case_6_out_o => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_6_out_o,
        mux_case_6_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_6_out_o_ap_vld,
        mux_case_4_out_i => mux_case_4211_fu_178,
        mux_case_4_out_o => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_4_out_o,
        mux_case_4_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_4_out_o_ap_vld,
        line_buffer_2D_32_out => grp_pool1_Pipeline_L5_L6_fu_631_line_buffer_2D_32_out,
        line_buffer_2D_32_out_ap_vld => grp_pool1_Pipeline_L5_L6_fu_631_line_buffer_2D_32_out_ap_vld,
        mux_case_53_out_i => mux_case_53197_fu_170,
        mux_case_53_out_o => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_53_out_o,
        mux_case_53_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_53_out_o_ap_vld,
        mux_case_51_out_i => mux_case_51190_fu_166,
        mux_case_51_out_o => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_51_out_o,
        mux_case_51_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_51_out_o_ap_vld,
        mux_case_49_out_i => mux_case_49183_fu_162,
        mux_case_49_out_o => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_49_out_o,
        mux_case_49_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_49_out_o_ap_vld,
        mux_case_47_out_i => mux_case_47176_fu_158,
        mux_case_47_out_o => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_47_out_o,
        mux_case_47_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_47_out_o_ap_vld,
        mux_case_45_out_i => mux_case_45169_fu_154,
        mux_case_45_out_o => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_45_out_o,
        mux_case_45_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_45_out_o_ap_vld,
        mux_case_43_out_i => mux_case_43162_fu_150,
        mux_case_43_out_o => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_43_out_o,
        mux_case_43_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_43_out_o_ap_vld,
        mux_case_41_out_i => mux_case_41155_fu_146,
        mux_case_41_out_o => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_41_out_o,
        mux_case_41_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_41_out_o_ap_vld,
        mux_case_39_out_i => mux_case_39148_fu_142,
        mux_case_39_out_o => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_39_out_o,
        mux_case_39_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_39_out_o_ap_vld,
        mux_case_37_out_i => mux_case_37141_fu_138,
        mux_case_37_out_o => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_37_out_o,
        mux_case_37_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_37_out_o_ap_vld,
        mux_case_35_out_i => mux_case_35134_fu_134,
        mux_case_35_out_o => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_35_out_o,
        mux_case_35_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_35_out_o_ap_vld,
        mux_case_33_out_i => mux_case_33127_fu_130,
        mux_case_33_out_o => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_33_out_o,
        mux_case_33_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_33_out_o_ap_vld,
        mux_case_31_out_i => mux_case_31120_fu_126,
        mux_case_31_out_o => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_31_out_o,
        mux_case_31_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_31_out_o_ap_vld,
        mux_case_29_out_i => mux_case_29113_fu_122,
        mux_case_29_out_o => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_29_out_o,
        mux_case_29_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_29_out_o_ap_vld,
        mux_case_27_out_i => mux_case_27106_fu_118,
        mux_case_27_out_o => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_27_out_o,
        mux_case_27_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_27_out_o_ap_vld,
        mux_case_25_out_i => mux_case_2599_fu_114,
        mux_case_25_out_o => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_25_out_o,
        mux_case_25_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_25_out_o_ap_vld,
        mux_case_23_out_i => mux_case_2392_fu_110,
        mux_case_23_out_o => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_23_out_o,
        mux_case_23_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_23_out_o_ap_vld,
        mux_case_21_out_i => mux_case_2185_fu_106,
        mux_case_21_out_o => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_21_out_o,
        mux_case_21_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_21_out_o_ap_vld,
        mux_case_19_out_i => mux_case_1978_fu_102,
        mux_case_19_out_o => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_19_out_o,
        mux_case_19_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_19_out_o_ap_vld,
        mux_case_17_out_i => mux_case_1771_fu_98,
        mux_case_17_out_o => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_17_out_o,
        mux_case_17_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_17_out_o_ap_vld,
        mux_case_15_out_i => mux_case_1564_fu_94,
        mux_case_15_out_o => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_15_out_o,
        mux_case_15_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_15_out_o_ap_vld,
        mux_case_13_out_i => mux_case_1357_fu_90,
        mux_case_13_out_o => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_13_out_o,
        mux_case_13_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_13_out_o_ap_vld,
        mux_case_11_out_i => mux_case_1150_fu_86,
        mux_case_11_out_o => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_11_out_o,
        mux_case_11_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_11_out_o_ap_vld,
        mux_case_9_out_i => mux_case_943_fu_82,
        mux_case_9_out_o => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_9_out_o,
        mux_case_9_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_9_out_o_ap_vld,
        mux_case_7_out_i => mux_case_736_fu_78,
        mux_case_7_out_o => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_7_out_o,
        mux_case_7_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_7_out_o_ap_vld,
        mux_case_5_out_i => mux_case_529_fu_74,
        mux_case_5_out_o => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_5_out_o,
        mux_case_5_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_5_out_o_ap_vld,
        mux_case_3_out_i => mux_case_322_fu_70,
        mux_case_3_out_o => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_3_out_o,
        mux_case_3_out_o_ap_vld => grp_pool1_Pipeline_L5_L6_fu_631_mux_case_3_out_o_ap_vld,
        line_buffer_2D_31_out => grp_pool1_Pipeline_L5_L6_fu_631_line_buffer_2D_31_out,
        line_buffer_2D_31_out_ap_vld => grp_pool1_Pipeline_L5_L6_fu_631_line_buffer_2D_31_out_ap_vld,
        p_out => grp_pool1_Pipeline_L5_L6_fu_631_p_out,
        p_out_ap_vld => grp_pool1_Pipeline_L5_L6_fu_631_p_out_ap_vld,
        p_out1 => grp_pool1_Pipeline_L5_L6_fu_631_p_out1,
        p_out1_ap_vld => grp_pool1_Pipeline_L5_L6_fu_631_p_out1_ap_vld,
        p_out2 => grp_pool1_Pipeline_L5_L6_fu_631_p_out2,
        p_out2_ap_vld => grp_pool1_Pipeline_L5_L6_fu_631_p_out2_ap_vld,
        grp_fu_2336_p_din0 => grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2336_p_din0,
        grp_fu_2336_p_din1 => grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2336_p_din1,
        grp_fu_2336_p_opcode => grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2336_p_opcode,
        grp_fu_2336_p_dout0 => grp_fu_999_p_dout0,
        grp_fu_2336_p_ce => grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2336_p_ce,
        grp_fu_2340_p_din0 => grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2340_p_din0,
        grp_fu_2340_p_din1 => grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2340_p_din1,
        grp_fu_2340_p_opcode => grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2340_p_opcode,
        grp_fu_2340_p_dout0 => grp_fu_3615_p_dout0,
        grp_fu_2340_p_ce => grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2340_p_ce,
        grp_fu_2344_p_din0 => grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2344_p_din0,
        grp_fu_2344_p_din1 => grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2344_p_din1,
        grp_fu_2344_p_opcode => grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2344_p_opcode,
        grp_fu_2344_p_dout0 => grp_fu_3619_p_dout0,
        grp_fu_2344_p_ce => grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2344_p_ce,
        grp_fu_2348_p_din0 => grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2348_p_din0,
        grp_fu_2348_p_din1 => grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2348_p_din1,
        grp_fu_2348_p_opcode => grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2348_p_opcode,
        grp_fu_2348_p_dout0 => grp_fu_3623_p_dout0,
        grp_fu_2348_p_ce => grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2348_p_ce,
        grp_fu_2352_p_din0 => grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2352_p_din0,
        grp_fu_2352_p_din1 => grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2352_p_din1,
        grp_fu_2352_p_opcode => grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2352_p_opcode,
        grp_fu_2352_p_dout0 => grp_fu_3627_p_dout0,
        grp_fu_2352_p_ce => grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2352_p_ce,
        grp_fu_2356_p_din0 => grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2356_p_din0,
        grp_fu_2356_p_din1 => grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2356_p_din1,
        grp_fu_2356_p_opcode => grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2356_p_opcode,
        grp_fu_2356_p_dout0 => grp_fu_3631_p_dout0,
        grp_fu_2356_p_ce => grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2356_p_ce,
        grp_fu_2360_p_din0 => grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2360_p_din0,
        grp_fu_2360_p_din1 => grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2360_p_din1,
        grp_fu_2360_p_opcode => grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2360_p_opcode,
        grp_fu_2360_p_dout0 => grp_fu_3635_p_dout0,
        grp_fu_2360_p_ce => grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2360_p_ce,
        grp_fu_2364_p_din0 => grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2364_p_din0,
        grp_fu_2364_p_din1 => grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2364_p_din1,
        grp_fu_2364_p_opcode => grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2364_p_opcode,
        grp_fu_2364_p_dout0 => grp_fu_3639_p_dout0,
        grp_fu_2364_p_ce => grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2364_p_ce,
        grp_fu_2368_p_din0 => grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2368_p_din0,
        grp_fu_2368_p_din1 => grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2368_p_din1,
        grp_fu_2368_p_opcode => grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2368_p_opcode,
        grp_fu_2368_p_dout0 => grp_fu_3643_p_dout0,
        grp_fu_2368_p_ce => grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2368_p_ce);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_pool1_Pipeline_L4_fu_506_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_pool1_Pipeline_L4_fu_506_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln51_fu_802_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    grp_pool1_Pipeline_L4_fu_506_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_pool1_Pipeline_L4_fu_506_ap_ready = ap_const_logic_1)) then 
                    grp_pool1_Pipeline_L4_fu_506_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_pool1_Pipeline_L5_L6_fu_631_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_pool1_Pipeline_L5_L6_fu_631_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_pool1_Pipeline_L5_L6_fu_631_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_pool1_Pipeline_L5_L6_fu_631_ap_ready = ap_const_logic_1)) then 
                    grp_pool1_Pipeline_L5_L6_fu_631_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    c_fu_62_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                c_fu_62 <= ap_const_lv7_0;
            elsif (((icmp_ln51_fu_802_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                c_fu_62 <= add_ln51_fu_808_p2;
            end if; 
        end if;
    end process;

    phi_mul18_fu_46_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                phi_mul18_fu_46 <= ap_const_lv17_0;
            elsif (((icmp_ln51_fu_802_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                phi_mul18_fu_46 <= add_ln51_6_fu_796_p2;
            end if; 
        end if;
    end process;

    phi_mul20_fu_42_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                phi_mul20_fu_42 <= ap_const_lv16_0;
            elsif (((icmp_ln51_fu_802_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                phi_mul20_fu_42 <= add_ln51_5_fu_790_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_631_p_out1_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                empty_109_fu_54 <= grp_pool1_Pipeline_L5_L6_fu_631_p_out1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_631_p_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                empty_110_fu_58 <= grp_pool1_Pipeline_L5_L6_fu_631_p_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_631_line_buffer_2D_30_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                empty_111_fu_282 <= grp_pool1_Pipeline_L5_L6_fu_631_line_buffer_2D_30_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_631_p_out2_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                empty_fu_50 <= grp_pool1_Pipeline_L5_L6_fu_631_p_out2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_10_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_10232_fu_190 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_10_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_11_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_1150_fu_86 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_11_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_631_line_buffer_2D_31_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_115_fu_66 <= grp_pool1_Pipeline_L5_L6_fu_631_line_buffer_2D_31_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_12_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_12239_fu_194 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_12_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_13_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_1357_fu_90 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_13_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_14_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_14246_fu_198 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_14_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_15_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_1564_fu_94 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_15_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_16_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_16253_fu_202 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_16_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_17_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_1771_fu_98 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_17_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_18_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_18260_fu_206 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_18_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_19_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_1978_fu_102 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_19_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_20_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_20267_fu_210 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_20_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_21_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_2185_fu_106 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_21_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_631_line_buffer_2D_32_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_2204_fu_174 <= grp_pool1_Pipeline_L5_L6_fu_631_line_buffer_2D_32_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_22_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_22274_fu_214 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_22_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_23_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_2392_fu_110 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_23_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_24_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_24281_fu_218 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_24_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_25_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_2599_fu_114 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_25_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_26_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_26288_fu_222 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_26_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_27_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_27106_fu_118 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_27_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_28_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_28295_fu_226 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_28_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_29_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_29113_fu_122 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_29_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_30_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_30302_fu_230 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_30_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_31_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_31120_fu_126 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_31_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_3_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_322_fu_70 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_3_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_32_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_32309_fu_234 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_32_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_33_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_33127_fu_130 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_33_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_34_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_34316_fu_238 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_34_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_35_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_35134_fu_134 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_35_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_36_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_36323_fu_242 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_36_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_37_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_37141_fu_138 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_37_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_38_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_38330_fu_246 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_38_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_39_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_39148_fu_142 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_39_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_40_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_40337_fu_250 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_40_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_41_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_41155_fu_146 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_41_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_4_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_4211_fu_178 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_4_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_42_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_42344_fu_254 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_42_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_43_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_43162_fu_150 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_43_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_44_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_44351_fu_258 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_44_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_45_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_45169_fu_154 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_45_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_46_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_46358_fu_262 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_46_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_47_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_47176_fu_158 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_47_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_48_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_48365_fu_266 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_48_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_49_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_49183_fu_162 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_49_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_50_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_50372_fu_270 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_50_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_51_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_51190_fu_166 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_51_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_52_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_52379_fu_274 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_52_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_5_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_529_fu_74 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_5_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_53_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_53197_fu_170 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_53_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_54_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_54386_fu_278 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_54_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_6_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_6218_fu_182 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_6_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_7_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_736_fu_78 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_7_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_8_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_8225_fu_186 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_8_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_pool1_Pipeline_L5_L6_fu_631_mux_case_9_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                mux_case_943_fu_82 <= grp_pool1_Pipeline_L5_L6_fu_631_mux_case_9_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                p_load29_reg_2166 <= empty_110_fu_58;
                p_load30_reg_2161 <= empty_109_fu_54;
                p_load31_reg_2156 <= empty_fu_50;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                phi_mul18_load_reg_1983 <= phi_mul18_fu_46;
                phi_mul20_load_reg_1977 <= phi_mul20_fu_42;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, grp_pool1_Pipeline_L4_fu_506_ap_done, grp_pool1_Pipeline_L5_L6_fu_631_ap_done, icmp_ln51_fu_802_p2, ap_CS_fsm_state5)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln51_fu_802_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((grp_pool1_Pipeline_L4_fu_506_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((grp_pool1_Pipeline_L5_L6_fu_631_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
    add_ln51_5_fu_790_p2 <= std_logic_vector(unsigned(phi_mul20_fu_42) + unsigned(ap_const_lv16_25D));
    add_ln51_6_fu_796_p2 <= std_logic_vector(unsigned(phi_mul18_fu_46) + unsigned(ap_const_lv17_2D9));
    add_ln51_fu_808_p2 <= std_logic_vector(unsigned(c_fu_62) + unsigned(ap_const_lv7_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_pool1_Pipeline_L4_fu_506_ap_done)
    begin
        if ((grp_pool1_Pipeline_L4_fu_506_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_pool1_Pipeline_L5_L6_fu_631_ap_done)
    begin
        if ((grp_pool1_Pipeline_L5_L6_fu_631_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln51_fu_802_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)) or ((icmp_ln51_fu_802_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln51_fu_802_p2)
    begin
        if (((icmp_ln51_fu_802_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_2336_ce_assign_proc : process(grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2336_p_ce, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2336_ce <= grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2336_p_ce;
        else 
            grp_fu_2336_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2340_ce_assign_proc : process(grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2340_p_ce, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2340_ce <= grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2340_p_ce;
        else 
            grp_fu_2340_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2344_ce_assign_proc : process(grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2344_p_ce, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2344_ce <= grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2344_p_ce;
        else 
            grp_fu_2344_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2348_ce_assign_proc : process(grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2348_p_ce, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2348_ce <= grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2348_p_ce;
        else 
            grp_fu_2348_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2352_ce_assign_proc : process(grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2352_p_ce, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2352_ce <= grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2352_p_ce;
        else 
            grp_fu_2352_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2356_ce_assign_proc : process(grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2356_p_ce, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2356_ce <= grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2356_p_ce;
        else 
            grp_fu_2356_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2360_ce_assign_proc : process(grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2360_p_ce, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2360_ce <= grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2360_p_ce;
        else 
            grp_fu_2360_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2364_ce_assign_proc : process(grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2364_p_ce, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2364_ce <= grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2364_p_ce;
        else 
            grp_fu_2364_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2368_ce_assign_proc : process(grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2368_p_ce, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_2368_ce <= grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2368_p_ce;
        else 
            grp_fu_2368_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_3615_p_ce <= grp_fu_2340_ce;
    grp_fu_3615_p_din0 <= grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2340_p_din0;
    grp_fu_3615_p_din1 <= grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2340_p_din1;
    grp_fu_3615_p_opcode <= grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2340_p_opcode;
    grp_fu_3619_p_ce <= grp_fu_2344_ce;
    grp_fu_3619_p_din0 <= grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2344_p_din0;
    grp_fu_3619_p_din1 <= grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2344_p_din1;
    grp_fu_3619_p_opcode <= grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2344_p_opcode;
    grp_fu_3623_p_ce <= grp_fu_2348_ce;
    grp_fu_3623_p_din0 <= grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2348_p_din0;
    grp_fu_3623_p_din1 <= grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2348_p_din1;
    grp_fu_3623_p_opcode <= grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2348_p_opcode;
    grp_fu_3627_p_ce <= grp_fu_2352_ce;
    grp_fu_3627_p_din0 <= grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2352_p_din0;
    grp_fu_3627_p_din1 <= grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2352_p_din1;
    grp_fu_3627_p_opcode <= grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2352_p_opcode;
    grp_fu_3631_p_ce <= grp_fu_2356_ce;
    grp_fu_3631_p_din0 <= grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2356_p_din0;
    grp_fu_3631_p_din1 <= grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2356_p_din1;
    grp_fu_3631_p_opcode <= grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2356_p_opcode;
    grp_fu_3635_p_ce <= grp_fu_2360_ce;
    grp_fu_3635_p_din0 <= grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2360_p_din0;
    grp_fu_3635_p_din1 <= grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2360_p_din1;
    grp_fu_3635_p_opcode <= grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2360_p_opcode;
    grp_fu_3639_p_ce <= grp_fu_2364_ce;
    grp_fu_3639_p_din0 <= grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2364_p_din0;
    grp_fu_3639_p_din1 <= grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2364_p_din1;
    grp_fu_3639_p_opcode <= grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2364_p_opcode;
    grp_fu_3643_p_ce <= grp_fu_2368_ce;
    grp_fu_3643_p_din0 <= grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2368_p_din0;
    grp_fu_3643_p_din1 <= grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2368_p_din1;
    grp_fu_3643_p_opcode <= grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2368_p_opcode;
    grp_fu_999_p_ce <= grp_fu_2336_ce;
    grp_fu_999_p_din0 <= grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2336_p_din0;
    grp_fu_999_p_din1 <= grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2336_p_din1;
    grp_fu_999_p_opcode <= grp_pool1_Pipeline_L5_L6_fu_631_grp_fu_2336_p_opcode;
    grp_pool1_Pipeline_L4_fu_506_ap_start <= grp_pool1_Pipeline_L4_fu_506_ap_start_reg;
    grp_pool1_Pipeline_L5_L6_fu_631_ap_start <= grp_pool1_Pipeline_L5_L6_fu_631_ap_start_reg;
    icmp_ln51_fu_802_p2 <= "1" when (c_fu_62 = ap_const_lv7_60) else "0";

    inp_img_0_address0_assign_proc : process(ap_CS_fsm_state3, grp_pool1_Pipeline_L4_fu_506_inp_img_0_address0, grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_address0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            inp_img_0_address0 <= grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            inp_img_0_address0 <= grp_pool1_Pipeline_L4_fu_506_inp_img_0_address0;
        else 
            inp_img_0_address0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    inp_img_0_address1 <= grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_address1;
    inp_img_0_address2 <= grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_address2;
    inp_img_0_address3 <= grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_address3;
    inp_img_0_address4 <= grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_address4;
    inp_img_0_address5 <= grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_address5;

    inp_img_0_ce0_assign_proc : process(ap_CS_fsm_state3, grp_pool1_Pipeline_L4_fu_506_inp_img_0_ce0, grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_ce0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            inp_img_0_ce0 <= grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            inp_img_0_ce0 <= grp_pool1_Pipeline_L4_fu_506_inp_img_0_ce0;
        else 
            inp_img_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_0_ce1_assign_proc : process(grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_ce1, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            inp_img_0_ce1 <= grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_ce1;
        else 
            inp_img_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_0_ce2_assign_proc : process(grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_ce2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            inp_img_0_ce2 <= grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_ce2;
        else 
            inp_img_0_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_0_ce3_assign_proc : process(grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_ce3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            inp_img_0_ce3 <= grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_ce3;
        else 
            inp_img_0_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_0_ce4_assign_proc : process(grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_ce4, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            inp_img_0_ce4 <= grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_ce4;
        else 
            inp_img_0_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_0_ce5_assign_proc : process(grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_ce5, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            inp_img_0_ce5 <= grp_pool1_Pipeline_L5_L6_fu_631_inp_img_0_ce5;
        else 
            inp_img_0_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_1_address0_assign_proc : process(ap_CS_fsm_state3, grp_pool1_Pipeline_L4_fu_506_inp_img_1_address0, grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_address0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            inp_img_1_address0 <= grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            inp_img_1_address0 <= grp_pool1_Pipeline_L4_fu_506_inp_img_1_address0;
        else 
            inp_img_1_address0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    inp_img_1_address1 <= grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_address1;
    inp_img_1_address2 <= grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_address2;
    inp_img_1_address3 <= grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_address3;
    inp_img_1_address4 <= grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_address4;
    inp_img_1_address5 <= grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_address5;

    inp_img_1_ce0_assign_proc : process(ap_CS_fsm_state3, grp_pool1_Pipeline_L4_fu_506_inp_img_1_ce0, grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_ce0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            inp_img_1_ce0 <= grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            inp_img_1_ce0 <= grp_pool1_Pipeline_L4_fu_506_inp_img_1_ce0;
        else 
            inp_img_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_1_ce1_assign_proc : process(grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_ce1, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            inp_img_1_ce1 <= grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_ce1;
        else 
            inp_img_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_1_ce2_assign_proc : process(grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_ce2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            inp_img_1_ce2 <= grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_ce2;
        else 
            inp_img_1_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_1_ce3_assign_proc : process(grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_ce3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            inp_img_1_ce3 <= grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_ce3;
        else 
            inp_img_1_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_1_ce4_assign_proc : process(grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_ce4, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            inp_img_1_ce4 <= grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_ce4;
        else 
            inp_img_1_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_1_ce5_assign_proc : process(grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_ce5, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            inp_img_1_ce5 <= grp_pool1_Pipeline_L5_L6_fu_631_inp_img_1_ce5;
        else 
            inp_img_1_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_2_address0_assign_proc : process(ap_CS_fsm_state3, grp_pool1_Pipeline_L4_fu_506_inp_img_2_address0, grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_address0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            inp_img_2_address0 <= grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            inp_img_2_address0 <= grp_pool1_Pipeline_L4_fu_506_inp_img_2_address0;
        else 
            inp_img_2_address0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    inp_img_2_address1 <= grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_address1;
    inp_img_2_address2 <= grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_address2;
    inp_img_2_address3 <= grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_address3;
    inp_img_2_address4 <= grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_address4;
    inp_img_2_address5 <= grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_address5;

    inp_img_2_ce0_assign_proc : process(ap_CS_fsm_state3, grp_pool1_Pipeline_L4_fu_506_inp_img_2_ce0, grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_ce0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            inp_img_2_ce0 <= grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            inp_img_2_ce0 <= grp_pool1_Pipeline_L4_fu_506_inp_img_2_ce0;
        else 
            inp_img_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_2_ce1_assign_proc : process(grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_ce1, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            inp_img_2_ce1 <= grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_ce1;
        else 
            inp_img_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_2_ce2_assign_proc : process(grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_ce2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            inp_img_2_ce2 <= grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_ce2;
        else 
            inp_img_2_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_2_ce3_assign_proc : process(grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_ce3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            inp_img_2_ce3 <= grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_ce3;
        else 
            inp_img_2_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_2_ce4_assign_proc : process(grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_ce4, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            inp_img_2_ce4 <= grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_ce4;
        else 
            inp_img_2_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_2_ce5_assign_proc : process(grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_ce5, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            inp_img_2_ce5 <= grp_pool1_Pipeline_L5_L6_fu_631_inp_img_2_ce5;
        else 
            inp_img_2_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_3_address0_assign_proc : process(ap_CS_fsm_state3, grp_pool1_Pipeline_L4_fu_506_inp_img_3_address0, grp_pool1_Pipeline_L5_L6_fu_631_inp_img_3_address0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            inp_img_3_address0 <= grp_pool1_Pipeline_L5_L6_fu_631_inp_img_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            inp_img_3_address0 <= grp_pool1_Pipeline_L4_fu_506_inp_img_3_address0;
        else 
            inp_img_3_address0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    inp_img_3_address1 <= grp_pool1_Pipeline_L5_L6_fu_631_inp_img_3_address1;

    inp_img_3_ce0_assign_proc : process(ap_CS_fsm_state3, grp_pool1_Pipeline_L4_fu_506_inp_img_3_ce0, grp_pool1_Pipeline_L5_L6_fu_631_inp_img_3_ce0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            inp_img_3_ce0 <= grp_pool1_Pipeline_L5_L6_fu_631_inp_img_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            inp_img_3_ce0 <= grp_pool1_Pipeline_L4_fu_506_inp_img_3_ce0;
        else 
            inp_img_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_3_ce1_assign_proc : process(grp_pool1_Pipeline_L5_L6_fu_631_inp_img_3_ce1, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            inp_img_3_ce1 <= grp_pool1_Pipeline_L5_L6_fu_631_inp_img_3_ce1;
        else 
            inp_img_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_4_address0_assign_proc : process(ap_CS_fsm_state3, grp_pool1_Pipeline_L4_fu_506_inp_img_4_address0, grp_pool1_Pipeline_L5_L6_fu_631_inp_img_4_address0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            inp_img_4_address0 <= grp_pool1_Pipeline_L5_L6_fu_631_inp_img_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            inp_img_4_address0 <= grp_pool1_Pipeline_L4_fu_506_inp_img_4_address0;
        else 
            inp_img_4_address0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    inp_img_4_address1 <= grp_pool1_Pipeline_L5_L6_fu_631_inp_img_4_address1;

    inp_img_4_ce0_assign_proc : process(ap_CS_fsm_state3, grp_pool1_Pipeline_L4_fu_506_inp_img_4_ce0, grp_pool1_Pipeline_L5_L6_fu_631_inp_img_4_ce0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            inp_img_4_ce0 <= grp_pool1_Pipeline_L5_L6_fu_631_inp_img_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            inp_img_4_ce0 <= grp_pool1_Pipeline_L4_fu_506_inp_img_4_ce0;
        else 
            inp_img_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_img_4_ce1_assign_proc : process(grp_pool1_Pipeline_L5_L6_fu_631_inp_img_4_ce1, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            inp_img_4_ce1 <= grp_pool1_Pipeline_L5_L6_fu_631_inp_img_4_ce1;
        else 
            inp_img_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    out_img_address0 <= grp_pool1_Pipeline_L5_L6_fu_631_out_img_address0;
    out_img_ce0 <= grp_pool1_Pipeline_L5_L6_fu_631_out_img_ce0;
    out_img_d0 <= grp_pool1_Pipeline_L5_L6_fu_631_out_img_d0;
    out_img_we0 <= grp_pool1_Pipeline_L5_L6_fu_631_out_img_we0;
end behav;
