set source_path "./rtl" 
set script_path "./scripts" 
set work_path "./work" 
set log_path "./logs" 
set ddc_path "./ddc" 
set netlist_path "./netlist" 

# check if these exist somewhere in the PDK
# setenv STM90 /net/vlsiapp/usr6/library/STM/cmos090/CORE90GPSVT_SNPS-AVT_2.1/SNPS
# setenv STM40 /net/vlsiserver/usr1/library/STM/cmos040lp_23/CMOS040_SC_9HD_PR_SNPS-AVT-CDS@1.1.UD7445/libs/

set search_path "./rtl ./scripts ./work ./ddc /net/vlsiapp/usr6/library/STM/cmos090/CORE90GPSVT_SNPS-AVT_2.1/SNPS/bc_1.10V_m40C_wc_0.90V_125C/ /net/vlsiapp/usr6/library/STM/cmos090/IO90GPHVT_BASIC_50A_7M2T_SNPS-AVT_3.0/SNPS/bc_1.10V_m40C_wc_0.90V_125C/ /net/vlsiapp/usr6/library/STM/cmos090/PR90M7_SNPS-AVT_2.1/SNPS/bc_1.10V_m40C_wc_0.90V_125C/ /net/vlsiapp/usr6/library/STM/cmos090/CORX90GPSVT_SNPS-AVT_4.1/SNPS/bc_1.10V_m40C_wc_0.90V_125C/"

set target_library "/net/vlsiapp/usr6/library/STM/cmos090/CORE90GPSVT_SNPS-AVT_2.1/SNPS/bc_1.10V_m40C_wc_0.90V_125C/PHS/CORE90GPSVT_Worst.db /net/vlsiapp/usr6/library/STM/cmos090/IO90GPHVT_BASIC_50A_7M2T_SNPS-AVT_3.0/SNPS/bc_1.10V_m40C_wc_0.90V_125C/PHS/IO90GPHVT_BASIC_50A_7M2T_Worst.db /net/vlsiapp/usr6/library/STM/cmos090/PR90M7_SNPS-AVT_2.1/SNPS/bc_1.10V_m40C_wc_0.90V_125C/PHS/PR90M7_Worst.db /net/vlsiapp/usr6/library/STM/cmos090/CORX90GPSVT_SNPS-AVT_4.1/SNPS/bc_1.10V_m40C_wc_0.90V_125C/PHS/CORX90GPSVT_Worst.db"

# set synthetic_library "/net/vlsiapp/usr6/library/STM/cmos090/CORE90GPSVT_SNPS-AVT_2.1/SNPS/common/CORE90GPSVT.slib"

set symbol_library "/net/vlsiapp/usr6/library/STM/cmos090/CORE90GPSVT_SNPS-AVT_2.1/SNPS/common/SYMBOL/CORE90GPSVT.sdb /net/vlsiapp/usr6/library/STM/cmos090/IO90GPHVT_BASIC_50A_7M2T_SNPS-AVT_3.0/SNPS/common/SYMBOL/IO90GPHVT_BASIC_50A_7M2T.sdb /net/vlsiapp/usr6/library/STM/cmos090/PR90M7_SNPS-AVT_2.1/SNPS/common/SYMBOL/PR90M7.sdb /net/vlsiapp/usr6/library/STM/cmos090/CORX90GPSVT_SNPS-AVT_4.1/SNPS/common/SYMBOL/CORX90GPSVT.sdb"

set link_library "* $target_library $synthetic_library" 

define_design_lib WORK -path "./work" 

# might delete some 
set auto_wire_load_selection "true" 
set compile_log_format "%area %cpu %drc %elap_time %endpoint %max_delay %mem %min_delay %group_path %time %tns \
                        %trials %wns %dynamic_power %leakage_power"
set default_name_rules "verilog"
# set hdlin_enable_vpp "true"   ;# Enables Verilog Preprocessing
# set hdlin_check_no_latch "true"
# set hdlin_report_inferred_modules "verbose"
# set verilogout_higher_designs_first "true"
# set hdlin_optimize_case_default "true"
