<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SHUBv3_MLC_DatalogFusion_GUI: TIM Extended Remapping</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript">var page_layout=1;</script>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="side-nav" class="ui-resizable side-nav-resizable"><!-- do not remove this div, it is closed by doxygen! -->
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">SHUBv3_MLC_DatalogFusion_GUI<span id="projectnumber">&#160;0.2.6</span>
   </div>
   <div id="projectbrief">ISCA Lab, HMU</div>
  </td>
 </tr>
   <tr><td colspan="2">        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td></tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
</div><!-- top -->
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('group__TIMEx__Remap.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">TIM Extended Remapping<div class="ingroups"><a class="el" href="group__STM32WLxx__HAL__Driver.html">STM32WLxx_HAL_Driver</a> &raquo; <a class="el" href="group__TIMEx.html">TIMEx</a> &raquo; <a class="el" href="group__TIMEx__Exported__Constants.html">TIM Extended Exported Constants</a></div></div></div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga5156e463b51b1a7d92e6d87c2be4563a" id="r_ga5156e463b51b1a7d92e6d87c2be4563a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5156e463b51b1a7d92e6d87c2be4563a">TIM_TIM1_ETR_GPIO</a>&#160;&#160;&#160;0x00000000U                                           /* !&lt; TIM1_ETR is not connected to I/O      */</td></tr>
<tr class="separator:ga5156e463b51b1a7d92e6d87c2be4563a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ee505d5bb6597f4b9430e10ccc82029" id="r_ga7ee505d5bb6597f4b9430e10ccc82029"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7ee505d5bb6597f4b9430e10ccc82029">TIM_TIM1_ETR_ADC_AWD1</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gac17b92b42b255c92a9d082d421e7a7b3">TIM1_OR1_ETR_ADC_RMP_0</a>                                /* !&lt; TIM1_ETR is connected to <a class="el" href="group__Peripheral__declaration.html#ga54d148b91f3d356713f7e367a2243bea">ADC</a> AWD1    */</td></tr>
<tr class="separator:ga7ee505d5bb6597f4b9430e10ccc82029"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35f007160ef8ee4d2f0452bf676dbf25" id="r_ga35f007160ef8ee4d2f0452bf676dbf25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga35f007160ef8ee4d2f0452bf676dbf25">TIM_TIM1_ETR_ADC_AWD2</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga641546126246186fd9010d1853bc9610">TIM1_OR1_ETR_ADC_RMP_1</a>                                /* !&lt; TIM1_ETR is connected to <a class="el" href="group__Peripheral__declaration.html#ga54d148b91f3d356713f7e367a2243bea">ADC</a> AWD2    */</td></tr>
<tr class="separator:ga35f007160ef8ee4d2f0452bf676dbf25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3651aea15bad2cab82536fd5d3e9327d" id="r_ga3651aea15bad2cab82536fd5d3e9327d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga3651aea15bad2cab82536fd5d3e9327d">TIM_TIM1_ETR_ADC_AWD3</a>&#160;&#160;&#160;(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gac17b92b42b255c92a9d082d421e7a7b3">TIM1_OR1_ETR_ADC_RMP_0</a> | <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga641546126246186fd9010d1853bc9610">TIM1_OR1_ETR_ADC_RMP_1</a>)     /* !&lt; TIM1_ETR is connected to <a class="el" href="group__Peripheral__declaration.html#ga54d148b91f3d356713f7e367a2243bea">ADC</a> AWD3    */</td></tr>
<tr class="separator:ga3651aea15bad2cab82536fd5d3e9327d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e3eb3f4f99db6c14b3ce91bebfe8d07" id="r_ga2e3eb3f4f99db6c14b3ce91bebfe8d07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga2e3eb3f4f99db6c14b3ce91bebfe8d07">TIM_TIM1_ETR_COMP1</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga1e5c447a1de2571985f74ca5ee201c56">TIM1_AF1_ETRSEL_0</a>                                     /* !&lt; TIM1_ETR is connected to <a class="el" href="group__Peripheral__declaration.html#gaf5713f83009027d48805b049d55bb01b">COMP1</a> output */</td></tr>
<tr class="separator:ga2e3eb3f4f99db6c14b3ce91bebfe8d07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga734d16e8c8e368bedc159f97422e26b9" id="r_ga734d16e8c8e368bedc159f97422e26b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga734d16e8c8e368bedc159f97422e26b9">TIM_TIM1_ETR_COMP2</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga269809ebc603562522c733f7b518bcc3">TIM1_AF1_ETRSEL_1</a>                                     /* !&lt; TIM1_ETR is connected to <a class="el" href="group__Peripheral__declaration.html#ga6985fa7e9bb3c2edf15b29b7af210a2b">COMP2</a> output */</td></tr>
<tr class="separator:ga734d16e8c8e368bedc159f97422e26b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d3d7a7e977f98110d2833d2feb7236a" id="r_ga4d3d7a7e977f98110d2833d2feb7236a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4d3d7a7e977f98110d2833d2feb7236a">TIM_TIM1_TI1_GPIO</a>&#160;&#160;&#160;0x00000000U                                           /* !&lt; <a class="el" href="group__Peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a> Input capture 1 is connected to I/0      */</td></tr>
<tr class="separator:ga4d3d7a7e977f98110d2833d2feb7236a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabba4a562a6e0f83acf57807e50de0de4" id="r_gabba4a562a6e0f83acf57807e50de0de4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gabba4a562a6e0f83acf57807e50de0de4">TIM_TIM1_TI1_COMP1</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga001fc39f08ec583f846e9d2c43ccad24">TIM1_OR1_TI1_RMP</a>                                       /* !&lt; <a class="el" href="group__Peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a> Input capture 1is connected to <a class="el" href="group__Peripheral__declaration.html#gaf5713f83009027d48805b049d55bb01b">COMP1</a> OUT */</td></tr>
<tr class="separator:gabba4a562a6e0f83acf57807e50de0de4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05e1c800a3f8e7eb60b50f446cf321f7" id="r_ga05e1c800a3f8e7eb60b50f446cf321f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga05e1c800a3f8e7eb60b50f446cf321f7">TIM_TIM2_ETR_GPIO</a>&#160;&#160;&#160;0x00000000U                                           /* !&lt; <a class="el" href="group__Peripheral__declaration.html#ga3cfac9f2e43673f790f8668d48b4b92b">TIM2</a> External trigger ETR is connected to I/O */</td></tr>
<tr class="separator:ga05e1c800a3f8e7eb60b50f446cf321f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga906f5f281fa8283e5574b5ec7cb95b62" id="r_ga906f5f281fa8283e5574b5ec7cb95b62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga906f5f281fa8283e5574b5ec7cb95b62">TIM_TIM2_ETR_LSE</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga5c6f7b28b776edc9beac571f9b8f6ebe">TIM2_OR1_ETR_RMP</a>                                      /* !&lt; <a class="el" href="group__Peripheral__declaration.html#ga3cfac9f2e43673f790f8668d48b4b92b">TIM2</a> External trigger ETR is connected to LSE */</td></tr>
<tr class="separator:ga906f5f281fa8283e5574b5ec7cb95b62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79a125bc7559dc01f8de056e19f11972" id="r_ga79a125bc7559dc01f8de056e19f11972"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga79a125bc7559dc01f8de056e19f11972">TIM_TIM2_ETR_COMP1</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gaaa7a4ed17a8432d8c81e31e32dd87e20">TIM2_AF1_ETRSEL_0</a>                                     /* !&lt; TIM2_ETR is connected to <a class="el" href="group__Peripheral__declaration.html#gaf5713f83009027d48805b049d55bb01b">COMP1</a> output         */</td></tr>
<tr class="separator:ga79a125bc7559dc01f8de056e19f11972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76dfe019f143b4bff5ba2c2e1a38a387" id="r_ga76dfe019f143b4bff5ba2c2e1a38a387"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga76dfe019f143b4bff5ba2c2e1a38a387">TIM_TIM2_ETR_COMP2</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga6a1413b9834ebc2b96c8eb27b74b0fdc">TIM2_AF1_ETRSEL_1</a>                                     /* !&lt; TIM2_ETR is connected to <a class="el" href="group__Peripheral__declaration.html#ga6985fa7e9bb3c2edf15b29b7af210a2b">COMP2</a> output         */</td></tr>
<tr class="separator:ga76dfe019f143b4bff5ba2c2e1a38a387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11cd0b8d94b5ab46488aa3f2c3769d1f" id="r_ga11cd0b8d94b5ab46488aa3f2c3769d1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga11cd0b8d94b5ab46488aa3f2c3769d1f">TIM_TIM2_TI4_GPIO</a>&#160;&#160;&#160;0x00000000U                                           /* !&lt; TIM2_TI4 is connected to I/O                 */</td></tr>
<tr class="separator:ga11cd0b8d94b5ab46488aa3f2c3769d1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10665a31da680e9c23ff66b4e9f85b1e" id="r_ga10665a31da680e9c23ff66b4e9f85b1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga10665a31da680e9c23ff66b4e9f85b1e">TIM_TIM2_TI4_COMP1</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga7588d98b96a166d39ea3af92e1946719">TIM2_OR1_TI4_RMP_0</a>                                    /* !&lt; TIM2_TI4 is connected to <a class="el" href="group__Peripheral__declaration.html#gaf5713f83009027d48805b049d55bb01b">COMP1</a> OUT           */</td></tr>
<tr class="separator:ga10665a31da680e9c23ff66b4e9f85b1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d384c8a9c0687b64290b54c256a5152" id="r_ga4d384c8a9c0687b64290b54c256a5152"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4d384c8a9c0687b64290b54c256a5152">TIM_TIM2_TI4_COMP2</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga4192bd67852ce52f4019a9d73078a9d3">TIM2_OR1_TI4_RMP_1</a>                                    /* !&lt; TIM2_TI4 is connected to <a class="el" href="group__Peripheral__declaration.html#gaf5713f83009027d48805b049d55bb01b">COMP1</a> OUT           */</td></tr>
<tr class="separator:ga4d384c8a9c0687b64290b54c256a5152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0449ea1c33b15b3f91222fcb3a239559" id="r_ga0449ea1c33b15b3f91222fcb3a239559"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0449ea1c33b15b3f91222fcb3a239559">TIM_TIM2_TI4_COMP1_COMP2</a>&#160;&#160;&#160;(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga7588d98b96a166d39ea3af92e1946719">TIM2_OR1_TI4_RMP_0</a> | <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga4192bd67852ce52f4019a9d73078a9d3">TIM2_OR1_TI4_RMP_1</a>)             /* !&lt; TIM2_TI4 is connected to <a class="el" href="group__Peripheral__declaration.html#gaf5713f83009027d48805b049d55bb01b">COMP1</a> and <a class="el" href="group__Peripheral__declaration.html#ga6985fa7e9bb3c2edf15b29b7af210a2b">COMP2</a> OUT */</td></tr>
<tr class="separator:ga0449ea1c33b15b3f91222fcb3a239559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4435f9a5d0eb16d1b2b1192ad004392" id="r_gaf4435f9a5d0eb16d1b2b1192ad004392"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf4435f9a5d0eb16d1b2b1192ad004392">TIM_TIM16_TI1_GPIO</a>&#160;&#160;&#160;0x00000000U                                           /* !&lt; TIM16_TI1 is connected to I/O       */</td></tr>
<tr class="separator:gaf4435f9a5d0eb16d1b2b1192ad004392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga671abe85f9feb1fcee7c2bf05e9245cd" id="r_ga671abe85f9feb1fcee7c2bf05e9245cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga671abe85f9feb1fcee7c2bf05e9245cd">TIM_TIM16_TI1_LSI</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga7594e3dcaf59a34b5c6fdac1518a425e">TIM16_OR1_TI1_RMP_0</a>                                   /* !&lt; TIM16_TI1 is connected to LSI Clock */</td></tr>
<tr class="separator:ga671abe85f9feb1fcee7c2bf05e9245cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabff23fbb0cd0a7f09de517b0469038b0" id="r_gabff23fbb0cd0a7f09de517b0469038b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gabff23fbb0cd0a7f09de517b0469038b0">TIM_TIM16_TI1_LSE</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga20ec6a97a69d7492a26cc6240d2d9f8f">TIM16_OR1_TI1_RMP_1</a>                                   /* !&lt; TIM16_TI1 is connected to LSE Clock */</td></tr>
<tr class="separator:gabff23fbb0cd0a7f09de517b0469038b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23533444072953152f7e9600db5437a6" id="r_ga23533444072953152f7e9600db5437a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga23533444072953152f7e9600db5437a6">TIM_TIM16_TI1_RTC</a>&#160;&#160;&#160;(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga7594e3dcaf59a34b5c6fdac1518a425e">TIM16_OR1_TI1_RMP_0</a> | <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga20ec6a97a69d7492a26cc6240d2d9f8f">TIM16_OR1_TI1_RMP_1</a>)           /* !&lt; TIM16_TI1 is connected to <a class="el" href="group__Peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>       */</td></tr>
<tr class="separator:ga23533444072953152f7e9600db5437a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab97c8da0527e5686a80a50f906225e02" id="r_gab97c8da0527e5686a80a50f906225e02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab97c8da0527e5686a80a50f906225e02">TIM_TIM17_TI1_GPIO</a>&#160;&#160;&#160;0x00000000U                                           /* !&lt; TIM17_TI1 is connected to I/O       */</td></tr>
<tr class="separator:gab97c8da0527e5686a80a50f906225e02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0cb9d4bfcf7ea14d6999e5b4f6b137c" id="r_gae0cb9d4bfcf7ea14d6999e5b4f6b137c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gae0cb9d4bfcf7ea14d6999e5b4f6b137c">TIM_TIM17_TI1_MSI</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga19153e63351a1f8c36766d6f8e6b802c">TIM17_OR1_TI1_RMP_0</a>                                   /* !&lt; TIM17_TI1 is connected to MSI       */</td></tr>
<tr class="separator:gae0cb9d4bfcf7ea14d6999e5b4f6b137c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ab23553152276bb3151f22fee9ba87b" id="r_ga9ab23553152276bb3151f22fee9ba87b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9ab23553152276bb3151f22fee9ba87b">TIM_TIM17_TI1_HSE</a>&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gae0d8646efede31a45aaf957a1f1619e2">TIM17_OR1_TI1_RMP_1</a>                                   /* !&lt; TIM17_TI1 is connected to HSE/32    */</td></tr>
<tr class="separator:ga9ab23553152276bb3151f22fee9ba87b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d6fcc0f18c7208728ea9702d2caf434" id="r_ga1d6fcc0f18c7208728ea9702d2caf434"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga1d6fcc0f18c7208728ea9702d2caf434">TIM_TIM17_TI1_MCO</a>&#160;&#160;&#160;(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga19153e63351a1f8c36766d6f8e6b802c">TIM17_OR1_TI1_RMP_0</a> | <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gae0d8646efede31a45aaf957a1f1619e2">TIM17_OR1_TI1_RMP_1</a>)           /* !&lt; TIM17_TI1 is connected to MCO       */</td></tr>
<tr class="separator:ga1d6fcc0f18c7208728ea9702d2caf434"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gaf4435f9a5d0eb16d1b2b1192ad004392" name="gaf4435f9a5d0eb16d1b2b1192ad004392"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4435f9a5d0eb16d1b2b1192ad004392">&#9670;&#160;</a></span>TIM_TIM16_TI1_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM16_TI1_GPIO&#160;&#160;&#160;0x00000000U                                           /* !&lt; TIM16_TI1 is connected to I/O       */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32wlxx__hal__tim__ex_8h_source.html#l00108">108</a> of file <a class="el" href="stm32wlxx__hal__tim__ex_8h_source.html">stm32wlxx_hal_tim_ex.h</a>.</p>

</div>
</div>
<a id="gabff23fbb0cd0a7f09de517b0469038b0" name="gabff23fbb0cd0a7f09de517b0469038b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabff23fbb0cd0a7f09de517b0469038b0">&#9670;&#160;</a></span>TIM_TIM16_TI1_LSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM16_TI1_LSE&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga20ec6a97a69d7492a26cc6240d2d9f8f">TIM16_OR1_TI1_RMP_1</a>                                   /* !&lt; TIM16_TI1 is connected to LSE Clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32wlxx__hal__tim__ex_8h_source.html#l00110">110</a> of file <a class="el" href="stm32wlxx__hal__tim__ex_8h_source.html">stm32wlxx_hal_tim_ex.h</a>.</p>

</div>
</div>
<a id="ga671abe85f9feb1fcee7c2bf05e9245cd" name="ga671abe85f9feb1fcee7c2bf05e9245cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga671abe85f9feb1fcee7c2bf05e9245cd">&#9670;&#160;</a></span>TIM_TIM16_TI1_LSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM16_TI1_LSI&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga7594e3dcaf59a34b5c6fdac1518a425e">TIM16_OR1_TI1_RMP_0</a>                                   /* !&lt; TIM16_TI1 is connected to LSI Clock */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32wlxx__hal__tim__ex_8h_source.html#l00109">109</a> of file <a class="el" href="stm32wlxx__hal__tim__ex_8h_source.html">stm32wlxx_hal_tim_ex.h</a>.</p>

</div>
</div>
<a id="ga23533444072953152f7e9600db5437a6" name="ga23533444072953152f7e9600db5437a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23533444072953152f7e9600db5437a6">&#9670;&#160;</a></span>TIM_TIM16_TI1_RTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM16_TI1_RTC&#160;&#160;&#160;(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga7594e3dcaf59a34b5c6fdac1518a425e">TIM16_OR1_TI1_RMP_0</a> | <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga20ec6a97a69d7492a26cc6240d2d9f8f">TIM16_OR1_TI1_RMP_1</a>)           /* !&lt; TIM16_TI1 is connected to <a class="el" href="group__Peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>       */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32wlxx__hal__tim__ex_8h_source.html#l00111">111</a> of file <a class="el" href="stm32wlxx__hal__tim__ex_8h_source.html">stm32wlxx_hal_tim_ex.h</a>.</p>

</div>
</div>
<a id="gab97c8da0527e5686a80a50f906225e02" name="gab97c8da0527e5686a80a50f906225e02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab97c8da0527e5686a80a50f906225e02">&#9670;&#160;</a></span>TIM_TIM17_TI1_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM17_TI1_GPIO&#160;&#160;&#160;0x00000000U                                           /* !&lt; TIM17_TI1 is connected to I/O       */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32wlxx__hal__tim__ex_8h_source.html#l00113">113</a> of file <a class="el" href="stm32wlxx__hal__tim__ex_8h_source.html">stm32wlxx_hal_tim_ex.h</a>.</p>

</div>
</div>
<a id="ga9ab23553152276bb3151f22fee9ba87b" name="ga9ab23553152276bb3151f22fee9ba87b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ab23553152276bb3151f22fee9ba87b">&#9670;&#160;</a></span>TIM_TIM17_TI1_HSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM17_TI1_HSE&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gae0d8646efede31a45aaf957a1f1619e2">TIM17_OR1_TI1_RMP_1</a>                                   /* !&lt; TIM17_TI1 is connected to HSE/32    */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32wlxx__hal__tim__ex_8h_source.html#l00115">115</a> of file <a class="el" href="stm32wlxx__hal__tim__ex_8h_source.html">stm32wlxx_hal_tim_ex.h</a>.</p>

</div>
</div>
<a id="ga1d6fcc0f18c7208728ea9702d2caf434" name="ga1d6fcc0f18c7208728ea9702d2caf434"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d6fcc0f18c7208728ea9702d2caf434">&#9670;&#160;</a></span>TIM_TIM17_TI1_MCO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM17_TI1_MCO&#160;&#160;&#160;(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga19153e63351a1f8c36766d6f8e6b802c">TIM17_OR1_TI1_RMP_0</a> | <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gae0d8646efede31a45aaf957a1f1619e2">TIM17_OR1_TI1_RMP_1</a>)           /* !&lt; TIM17_TI1 is connected to MCO       */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32wlxx__hal__tim__ex_8h_source.html#l00116">116</a> of file <a class="el" href="stm32wlxx__hal__tim__ex_8h_source.html">stm32wlxx_hal_tim_ex.h</a>.</p>

</div>
</div>
<a id="gae0cb9d4bfcf7ea14d6999e5b4f6b137c" name="gae0cb9d4bfcf7ea14d6999e5b4f6b137c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0cb9d4bfcf7ea14d6999e5b4f6b137c">&#9670;&#160;</a></span>TIM_TIM17_TI1_MSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM17_TI1_MSI&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga19153e63351a1f8c36766d6f8e6b802c">TIM17_OR1_TI1_RMP_0</a>                                   /* !&lt; TIM17_TI1 is connected to MSI       */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32wlxx__hal__tim__ex_8h_source.html#l00114">114</a> of file <a class="el" href="stm32wlxx__hal__tim__ex_8h_source.html">stm32wlxx_hal_tim_ex.h</a>.</p>

</div>
</div>
<a id="ga7ee505d5bb6597f4b9430e10ccc82029" name="ga7ee505d5bb6597f4b9430e10ccc82029"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ee505d5bb6597f4b9430e10ccc82029">&#9670;&#160;</a></span>TIM_TIM1_ETR_ADC_AWD1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM1_ETR_ADC_AWD1&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gac17b92b42b255c92a9d082d421e7a7b3">TIM1_OR1_ETR_ADC_RMP_0</a>                                /* !&lt; TIM1_ETR is connected to <a class="el" href="group__Peripheral__declaration.html#ga54d148b91f3d356713f7e367a2243bea">ADC</a> AWD1    */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32wlxx__hal__tim__ex_8h_source.html#l00089">89</a> of file <a class="el" href="stm32wlxx__hal__tim__ex_8h_source.html">stm32wlxx_hal_tim_ex.h</a>.</p>

</div>
</div>
<a id="ga35f007160ef8ee4d2f0452bf676dbf25" name="ga35f007160ef8ee4d2f0452bf676dbf25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35f007160ef8ee4d2f0452bf676dbf25">&#9670;&#160;</a></span>TIM_TIM1_ETR_ADC_AWD2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM1_ETR_ADC_AWD2&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga641546126246186fd9010d1853bc9610">TIM1_OR1_ETR_ADC_RMP_1</a>                                /* !&lt; TIM1_ETR is connected to <a class="el" href="group__Peripheral__declaration.html#ga54d148b91f3d356713f7e367a2243bea">ADC</a> AWD2    */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32wlxx__hal__tim__ex_8h_source.html#l00090">90</a> of file <a class="el" href="stm32wlxx__hal__tim__ex_8h_source.html">stm32wlxx_hal_tim_ex.h</a>.</p>

</div>
</div>
<a id="ga3651aea15bad2cab82536fd5d3e9327d" name="ga3651aea15bad2cab82536fd5d3e9327d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3651aea15bad2cab82536fd5d3e9327d">&#9670;&#160;</a></span>TIM_TIM1_ETR_ADC_AWD3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM1_ETR_ADC_AWD3&#160;&#160;&#160;(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gac17b92b42b255c92a9d082d421e7a7b3">TIM1_OR1_ETR_ADC_RMP_0</a> | <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga641546126246186fd9010d1853bc9610">TIM1_OR1_ETR_ADC_RMP_1</a>)     /* !&lt; TIM1_ETR is connected to <a class="el" href="group__Peripheral__declaration.html#ga54d148b91f3d356713f7e367a2243bea">ADC</a> AWD3    */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32wlxx__hal__tim__ex_8h_source.html#l00091">91</a> of file <a class="el" href="stm32wlxx__hal__tim__ex_8h_source.html">stm32wlxx_hal_tim_ex.h</a>.</p>

</div>
</div>
<a id="ga2e3eb3f4f99db6c14b3ce91bebfe8d07" name="ga2e3eb3f4f99db6c14b3ce91bebfe8d07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e3eb3f4f99db6c14b3ce91bebfe8d07">&#9670;&#160;</a></span>TIM_TIM1_ETR_COMP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM1_ETR_COMP1&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga1e5c447a1de2571985f74ca5ee201c56">TIM1_AF1_ETRSEL_0</a>                                     /* !&lt; TIM1_ETR is connected to <a class="el" href="group__Peripheral__declaration.html#gaf5713f83009027d48805b049d55bb01b">COMP1</a> output */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32wlxx__hal__tim__ex_8h_source.html#l00092">92</a> of file <a class="el" href="stm32wlxx__hal__tim__ex_8h_source.html">stm32wlxx_hal_tim_ex.h</a>.</p>

</div>
</div>
<a id="ga734d16e8c8e368bedc159f97422e26b9" name="ga734d16e8c8e368bedc159f97422e26b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga734d16e8c8e368bedc159f97422e26b9">&#9670;&#160;</a></span>TIM_TIM1_ETR_COMP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM1_ETR_COMP2&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga269809ebc603562522c733f7b518bcc3">TIM1_AF1_ETRSEL_1</a>                                     /* !&lt; TIM1_ETR is connected to <a class="el" href="group__Peripheral__declaration.html#ga6985fa7e9bb3c2edf15b29b7af210a2b">COMP2</a> output */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32wlxx__hal__tim__ex_8h_source.html#l00093">93</a> of file <a class="el" href="stm32wlxx__hal__tim__ex_8h_source.html">stm32wlxx_hal_tim_ex.h</a>.</p>

</div>
</div>
<a id="ga5156e463b51b1a7d92e6d87c2be4563a" name="ga5156e463b51b1a7d92e6d87c2be4563a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5156e463b51b1a7d92e6d87c2be4563a">&#9670;&#160;</a></span>TIM_TIM1_ETR_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM1_ETR_GPIO&#160;&#160;&#160;0x00000000U                                           /* !&lt; TIM1_ETR is not connected to I/O      */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32wlxx__hal__tim__ex_8h_source.html#l00088">88</a> of file <a class="el" href="stm32wlxx__hal__tim__ex_8h_source.html">stm32wlxx_hal_tim_ex.h</a>.</p>

</div>
</div>
<a id="gabba4a562a6e0f83acf57807e50de0de4" name="gabba4a562a6e0f83acf57807e50de0de4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabba4a562a6e0f83acf57807e50de0de4">&#9670;&#160;</a></span>TIM_TIM1_TI1_COMP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM1_TI1_COMP1&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga001fc39f08ec583f846e9d2c43ccad24">TIM1_OR1_TI1_RMP</a>                                       /* !&lt; <a class="el" href="group__Peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a> Input capture 1is connected to <a class="el" href="group__Peripheral__declaration.html#gaf5713f83009027d48805b049d55bb01b">COMP1</a> OUT */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32wlxx__hal__tim__ex_8h_source.html#l00096">96</a> of file <a class="el" href="stm32wlxx__hal__tim__ex_8h_source.html">stm32wlxx_hal_tim_ex.h</a>.</p>

</div>
</div>
<a id="ga4d3d7a7e977f98110d2833d2feb7236a" name="ga4d3d7a7e977f98110d2833d2feb7236a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d3d7a7e977f98110d2833d2feb7236a">&#9670;&#160;</a></span>TIM_TIM1_TI1_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM1_TI1_GPIO&#160;&#160;&#160;0x00000000U                                           /* !&lt; <a class="el" href="group__Peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a> Input capture 1 is connected to I/0      */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32wlxx__hal__tim__ex_8h_source.html#l00095">95</a> of file <a class="el" href="stm32wlxx__hal__tim__ex_8h_source.html">stm32wlxx_hal_tim_ex.h</a>.</p>

</div>
</div>
<a id="ga79a125bc7559dc01f8de056e19f11972" name="ga79a125bc7559dc01f8de056e19f11972"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79a125bc7559dc01f8de056e19f11972">&#9670;&#160;</a></span>TIM_TIM2_ETR_COMP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM2_ETR_COMP1&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#gaaa7a4ed17a8432d8c81e31e32dd87e20">TIM2_AF1_ETRSEL_0</a>                                     /* !&lt; TIM2_ETR is connected to <a class="el" href="group__Peripheral__declaration.html#gaf5713f83009027d48805b049d55bb01b">COMP1</a> output         */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32wlxx__hal__tim__ex_8h_source.html#l00100">100</a> of file <a class="el" href="stm32wlxx__hal__tim__ex_8h_source.html">stm32wlxx_hal_tim_ex.h</a>.</p>

</div>
</div>
<a id="ga76dfe019f143b4bff5ba2c2e1a38a387" name="ga76dfe019f143b4bff5ba2c2e1a38a387"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76dfe019f143b4bff5ba2c2e1a38a387">&#9670;&#160;</a></span>TIM_TIM2_ETR_COMP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM2_ETR_COMP2&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga6a1413b9834ebc2b96c8eb27b74b0fdc">TIM2_AF1_ETRSEL_1</a>                                     /* !&lt; TIM2_ETR is connected to <a class="el" href="group__Peripheral__declaration.html#ga6985fa7e9bb3c2edf15b29b7af210a2b">COMP2</a> output         */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32wlxx__hal__tim__ex_8h_source.html#l00101">101</a> of file <a class="el" href="stm32wlxx__hal__tim__ex_8h_source.html">stm32wlxx_hal_tim_ex.h</a>.</p>

</div>
</div>
<a id="ga05e1c800a3f8e7eb60b50f446cf321f7" name="ga05e1c800a3f8e7eb60b50f446cf321f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05e1c800a3f8e7eb60b50f446cf321f7">&#9670;&#160;</a></span>TIM_TIM2_ETR_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM2_ETR_GPIO&#160;&#160;&#160;0x00000000U                                           /* !&lt; <a class="el" href="group__Peripheral__declaration.html#ga3cfac9f2e43673f790f8668d48b4b92b">TIM2</a> External trigger ETR is connected to I/O */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32wlxx__hal__tim__ex_8h_source.html#l00098">98</a> of file <a class="el" href="stm32wlxx__hal__tim__ex_8h_source.html">stm32wlxx_hal_tim_ex.h</a>.</p>

</div>
</div>
<a id="ga906f5f281fa8283e5574b5ec7cb95b62" name="ga906f5f281fa8283e5574b5ec7cb95b62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga906f5f281fa8283e5574b5ec7cb95b62">&#9670;&#160;</a></span>TIM_TIM2_ETR_LSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM2_ETR_LSE&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga5c6f7b28b776edc9beac571f9b8f6ebe">TIM2_OR1_ETR_RMP</a>                                      /* !&lt; <a class="el" href="group__Peripheral__declaration.html#ga3cfac9f2e43673f790f8668d48b4b92b">TIM2</a> External trigger ETR is connected to LSE */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32wlxx__hal__tim__ex_8h_source.html#l00099">99</a> of file <a class="el" href="stm32wlxx__hal__tim__ex_8h_source.html">stm32wlxx_hal_tim_ex.h</a>.</p>

</div>
</div>
<a id="ga10665a31da680e9c23ff66b4e9f85b1e" name="ga10665a31da680e9c23ff66b4e9f85b1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10665a31da680e9c23ff66b4e9f85b1e">&#9670;&#160;</a></span>TIM_TIM2_TI4_COMP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM2_TI4_COMP1&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga7588d98b96a166d39ea3af92e1946719">TIM2_OR1_TI4_RMP_0</a>                                    /* !&lt; TIM2_TI4 is connected to <a class="el" href="group__Peripheral__declaration.html#gaf5713f83009027d48805b049d55bb01b">COMP1</a> OUT           */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32wlxx__hal__tim__ex_8h_source.html#l00104">104</a> of file <a class="el" href="stm32wlxx__hal__tim__ex_8h_source.html">stm32wlxx_hal_tim_ex.h</a>.</p>

</div>
</div>
<a id="ga0449ea1c33b15b3f91222fcb3a239559" name="ga0449ea1c33b15b3f91222fcb3a239559"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0449ea1c33b15b3f91222fcb3a239559">&#9670;&#160;</a></span>TIM_TIM2_TI4_COMP1_COMP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM2_TI4_COMP1_COMP2&#160;&#160;&#160;(<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga7588d98b96a166d39ea3af92e1946719">TIM2_OR1_TI4_RMP_0</a> | <a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga4192bd67852ce52f4019a9d73078a9d3">TIM2_OR1_TI4_RMP_1</a>)             /* !&lt; TIM2_TI4 is connected to <a class="el" href="group__Peripheral__declaration.html#gaf5713f83009027d48805b049d55bb01b">COMP1</a> and <a class="el" href="group__Peripheral__declaration.html#ga6985fa7e9bb3c2edf15b29b7af210a2b">COMP2</a> OUT */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32wlxx__hal__tim__ex_8h_source.html#l00106">106</a> of file <a class="el" href="stm32wlxx__hal__tim__ex_8h_source.html">stm32wlxx_hal_tim_ex.h</a>.</p>

</div>
</div>
<a id="ga4d384c8a9c0687b64290b54c256a5152" name="ga4d384c8a9c0687b64290b54c256a5152"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d384c8a9c0687b64290b54c256a5152">&#9670;&#160;</a></span>TIM_TIM2_TI4_COMP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM2_TI4_COMP2&#160;&#160;&#160;<a class="el" href="group__Peripheral__Registers__Bits__Definition.html#ga4192bd67852ce52f4019a9d73078a9d3">TIM2_OR1_TI4_RMP_1</a>                                    /* !&lt; TIM2_TI4 is connected to <a class="el" href="group__Peripheral__declaration.html#gaf5713f83009027d48805b049d55bb01b">COMP1</a> OUT           */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32wlxx__hal__tim__ex_8h_source.html#l00105">105</a> of file <a class="el" href="stm32wlxx__hal__tim__ex_8h_source.html">stm32wlxx_hal_tim_ex.h</a>.</p>

</div>
</div>
<a id="ga11cd0b8d94b5ab46488aa3f2c3769d1f" name="ga11cd0b8d94b5ab46488aa3f2c3769d1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11cd0b8d94b5ab46488aa3f2c3769d1f">&#9670;&#160;</a></span>TIM_TIM2_TI4_GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM_TIM2_TI4_GPIO&#160;&#160;&#160;0x00000000U                                           /* !&lt; TIM2_TI4 is connected to I/O                 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="stm32wlxx__hal__tim__ex_8h_source.html#l00103">103</a> of file <a class="el" href="stm32wlxx__hal__tim__ex_8h_source.html">stm32wlxx_hal_tim_ex.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0 </li>
  </ul>
</div>
</body>
</html>
