
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/ipirun.tcl -notrace
INFO: [OCL_UTIL] internal step: creating sdx tcl hooks for implementation run
Creating Vivado project and starting FPGA synthesis.
INFO: [OCL_UTIL] internal step: source .local/dsa/prj/rebuild.tcl to create prj project
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
import_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 299.809 ; gain = 46.570
INFO: Project created:prj
INFO: [OCL_UTIL] setting ip_repo_paths: C:/Users/Naimu/workspace/lab_2/Release/_sds/iprepo/repo C:/Xilinx/SDx/2018.3/data/ip/xilinx C:/Xilinx/SDx/2018.3/data/cache/xilinx .local/dsa/ipcache C:/Xilinx/SDx/2018.3/data/ip
INFO: [OCL_UTIL] internal step: update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Naimu/workspace/lab_2/Release/_sds/iprepo/repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Xilinx/SDx/2018.3/data/ip/xilinx'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/SDx/2018.3/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/dsa/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/SDx/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 496.832 ; gain = 197.023
INFO: [OCL_UTIL] internal step: config_ip_cache -use_cache_location C:/Users/Naimu/workspace/ip_cache
INFO: [OCL_UTIL] internal step: open_bd_design -auto_upgrade [get_files zed.bd]
Adding cell -- xilinx.com:ip:processing_system7:5.5 - ps7
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_2
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_3
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_4
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_5
Successfully read diagram <zed> from BD file <C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/zed.bd>
INFO: [OCL_UTIL] internal step: source .local/top.bd.tcl
CRITICAL WARNING: [BD 41-737] Cannot set the parameter C_S_AXIS_S2MM_TDATA_WIDTH on /dm_2. It is read-only.
create_bd_cell: Time (s): cpu = 00:01:28 ; elapsed = 00:01:31 . Memory (MB): peak = 690.535 ; gain = 193.703
create_bd_cell: Time (s): cpu = 00:01:27 ; elapsed = 00:01:28 . Memory (MB): peak = 849.242 ; gain = 135.957
WARNING: [BD 5-235] No pins matched 'get_bd_pins -auto_enable /dm_0/mm2s_prmry_resetn_out_n'
WARNING: [BD 5-235] No pins matched 'get_bd_pins -auto_enable /dm_1/mm2s_prmry_resetn_out_n'
WARNING: [BD 5-235] No pins matched 'get_bd_pins -auto_enable /dm_2/s2mm_prmry_resetn_out_n'
WARNING: [BD 41-1306] The connection to interface pin /axi_ic_ps7_S_AXI_ACP/S03_AXI_arcache is being overridden by the user. This pin will not be connected as a part of interface connection S03_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_ic_ps7_S_AXI_ACP/S04_AXI_arcache is being overridden by the user. This pin will not be connected as a part of interface connection S04_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_ic_ps7_S_AXI_ACP/S05_AXI_awcache is being overridden by the user. This pin will not be connected as a part of interface connection S05_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_ic_ps7_S_AXI_ACP/S00_AXI_arcache is being overridden by the user. This pin will not be connected as a part of interface connection S00_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_ic_ps7_S_AXI_ACP/S00_AXI_awcache is being overridden by the user. This pin will not be connected as a part of interface connection S00_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_ic_ps7_S_AXI_ACP/S01_AXI_arcache is being overridden by the user. This pin will not be connected as a part of interface connection S01_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_ic_ps7_S_AXI_ACP/S01_AXI_awcache is being overridden by the user. This pin will not be connected as a part of interface connection S01_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_ic_ps7_S_AXI_ACP/S02_AXI_arcache is being overridden by the user. This pin will not be connected as a part of interface connection S02_AXI
WARNING: [BD 41-1306] The connection to interface pin /axi_ic_ps7_S_AXI_ACP/S02_AXI_awcache is being overridden by the user. This pin will not be connected as a part of interface connection S02_AXI
INFO: [OCL_UTIL] internal step: save_bd_design
Wrote  : <C:\Users\Naimu\workspace\lab_2\Release\_sds\p0\vivado\prj\prj.srcs\sources_1\bd\zed\zed.bd> 
save_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1179.301 ; gain = 224.016
INFO: [OCL_UTIL] internal step: inserting profiling and debug cores
--- DEBUG: bus_sp_tags = 
--- DEBUG: bus_sp_indeces = 
--- DEBUG: vbnv = xilinx.com:zed:zed:1.0, version = 1.0, old DSA = false, 2018.2 DSA = false
--- DEBUG: Unable to find AXI-Lite interconnect.
--- DEBUG: Using default values: BUS_SP_TAGS {} BUS_SP_INDECES {} SLR_ASSIGNMENT SLR0 HOST_MASTERS {} DEDICATED_MASTER true AXIMM_MASTER regslice_data_periph_M_AXI MONITOR_CLOCK clkwiz_kernel_clk_out1 MONITOR_RESET memory_subsystem/aresetn AXILITE_INTERCONNECT interconnect_axilite_user_slr0 AXILITE_MASTER interconnect_axilite_user_slr0/M00_AXI TRACE_CLOCK dma_pcie_axi_aclk TRACE_RESET slr0/reset_controllers/psreset_gate_pr_data_interconnect_aresetn
--- DEBUG: Inserting profiling cores...
--- DEBUG DSA-Specific Information used for debug/profiling:
--- DEBUG     host masters = 
--- DEBUG     AXI-lite master = 
--- DEBUG     AXI full master = regslice_data_periph_M_AXI (dedicated: true)
--- DEBUG     trace: clock = , reset = 
--- DEBUG     monitor: clock = , reset = 
--- DEBUG     new clocking structure = true
--- DEBUG: Adding profiling of host and kernel masters...
CRITICAL WARNING: Empty profile data. Ignoring profiling.
--- DEBUG: Inserting SystemILA debug cores...
--- DEBUG: insert_chipscope_debug: No chipscope_debugs dict name - nothing to insert
--- DEBUG: Connecting BSCAN interfaces of compute unit(s)
INFO: [OCL_UTIL] internal step: assign_bd_address
</ps7/S_AXI_ACP/ACP_DDR_LOWOCM> is being mapped into </dm_0/Data_MM2S> at <0x00000000 [ 512M ]>
</ps7/S_AXI_ACP/ACP_DDR_LOWOCM> is being mapped into </dm_1/Data_MM2S> at <0x00000000 [ 512M ]>
</ps7/S_AXI_ACP/ACP_DDR_LOWOCM> is being mapped into </dm_2/Data_S2MM> at <0x00000000 [ 512M ]>
</ps7/S_AXI_ACP/ACP_DDR_LOWOCM> is being mapped into </vecmat_mmult_1_if/M_AXIMM_0> at <0x00000000 [ 512M ]>
</ps7/S_AXI_ACP/ACP_DDR_LOWOCM> is being mapped into </vecmat_mmult_1_if/M_AXIMM_1> at <0x00000000 [ 512M ]>
</ps7/S_AXI_ACP/ACP_DDR_LOWOCM> is being mapped into </vecmat_mmult_1_if/M_AXIMM_2> at <0x00000000 [ 512M ]>
</ps7/S_AXI_ACP/ACP_QSPI_LINEAR> is being mapped into </dm_0/Data_MM2S> at <0xFC000000 [ 16M ]>
</ps7/S_AXI_ACP/ACP_QSPI_LINEAR> is being mapped into </dm_1/Data_MM2S> at <0xFC000000 [ 16M ]>
</ps7/S_AXI_ACP/ACP_QSPI_LINEAR> is being mapped into </dm_2/Data_S2MM> at <0xFC000000 [ 16M ]>
</ps7/S_AXI_ACP/ACP_QSPI_LINEAR> is being mapped into </vecmat_mmult_1_if/M_AXIMM_0> at <0xFC000000 [ 16M ]>
</ps7/S_AXI_ACP/ACP_QSPI_LINEAR> is being mapped into </vecmat_mmult_1_if/M_AXIMM_1> at <0xFC000000 [ 16M ]>
</ps7/S_AXI_ACP/ACP_QSPI_LINEAR> is being mapped into </vecmat_mmult_1_if/M_AXIMM_2> at <0xFC000000 [ 16M ]>
</ps7/S_AXI_ACP/ACP_IOP> is being mapped into </dm_0/Data_MM2S> at <0xE0000000 [ 4M ]>
INFO: [BD 41-1051] The usage <register> of peripheral </ps7/S_AXI_ACP/ACP_IOP> does not match the usage <memory> of master </dm_0/Data_MM2S> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </ps7/S_AXI_ACP/ACP_IOP> from </dm_0/Data_MM2S>
</ps7/S_AXI_ACP/ACP_IOP> is being mapped into </dm_1/Data_MM2S> at <0xE0000000 [ 4M ]>
INFO: [BD 41-1051] The usage <register> of peripheral </ps7/S_AXI_ACP/ACP_IOP> does not match the usage <memory> of master </dm_1/Data_MM2S> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </ps7/S_AXI_ACP/ACP_IOP> from </dm_1/Data_MM2S>
</ps7/S_AXI_ACP/ACP_IOP> is being mapped into </dm_2/Data_S2MM> at <0xE0000000 [ 4M ]>
INFO: [BD 41-1051] The usage <register> of peripheral </ps7/S_AXI_ACP/ACP_IOP> does not match the usage <memory> of master </dm_2/Data_S2MM> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </ps7/S_AXI_ACP/ACP_IOP> from </dm_2/Data_S2MM>
</ps7/S_AXI_ACP/ACP_IOP> is being mapped into </vecmat_mmult_1_if/M_AXIMM_0> at <0xE0000000 [ 4M ]>
</ps7/S_AXI_ACP/ACP_IOP> is being mapped into </vecmat_mmult_1_if/M_AXIMM_1> at <0xE0000000 [ 4M ]>
</ps7/S_AXI_ACP/ACP_IOP> is being mapped into </vecmat_mmult_1_if/M_AXIMM_2> at <0xE0000000 [ 4M ]>
</ps7/S_AXI_ACP/ACP_M_AXI_GP0> is being mapped into </dm_0/Data_MM2S> at <0x40000000 [ 1G ]>
INFO: [BD 41-1051] The usage <register> of peripheral </ps7/S_AXI_ACP/ACP_M_AXI_GP0> does not match the usage <memory> of master </dm_0/Data_MM2S> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </ps7/S_AXI_ACP/ACP_M_AXI_GP0> from </dm_0/Data_MM2S>
</ps7/S_AXI_ACP/ACP_M_AXI_GP0> is being mapped into </dm_1/Data_MM2S> at <0x40000000 [ 1G ]>
INFO: [BD 41-1051] The usage <register> of peripheral </ps7/S_AXI_ACP/ACP_M_AXI_GP0> does not match the usage <memory> of master </dm_1/Data_MM2S> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </ps7/S_AXI_ACP/ACP_M_AXI_GP0> from </dm_1/Data_MM2S>
</ps7/S_AXI_ACP/ACP_M_AXI_GP0> is being mapped into </dm_2/Data_S2MM> at <0x40000000 [ 1G ]>
INFO: [BD 41-1051] The usage <register> of peripheral </ps7/S_AXI_ACP/ACP_M_AXI_GP0> does not match the usage <memory> of master </dm_2/Data_S2MM> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </ps7/S_AXI_ACP/ACP_M_AXI_GP0> from </dm_2/Data_S2MM>
</ps7/S_AXI_ACP/ACP_M_AXI_GP0> is being mapped into </vecmat_mmult_1_if/M_AXIMM_0> at <0x40000000 [ 1G ]>
</ps7/S_AXI_ACP/ACP_M_AXI_GP0> is being mapped into </vecmat_mmult_1_if/M_AXIMM_1> at <0x40000000 [ 1G ]>
</ps7/S_AXI_ACP/ACP_M_AXI_GP0> is being mapped into </vecmat_mmult_1_if/M_AXIMM_2> at <0x40000000 [ 1G ]>
</vecmat_mmult_1_if/AP_AXIMM_0/reg0> is being mapped into </vecmat_mmult_1/Data_m_axi_A> at <0x000000000 [ 4G ]>
</vecmat_mmult_1_if/AP_AXIMM_1/reg0> is being mapped into </vecmat_mmult_1/Data_m_axi_B> at <0x000000000 [ 4G ]>
</vecmat_mmult_1_if/AP_AXIMM_2/reg0> is being mapped into </vecmat_mmult_1/Data_m_axi_C> at <0x000000000 [ 4G ]>
</dm_0/S_AXI_LITE/Reg> is being mapped into </ps7/Data> at <0x40400000 [ 64K ]>
</dm_1/S_AXI_LITE/Reg> is being mapped into </ps7/Data> at <0x40410000 [ 64K ]>
</dm_2/S_AXI_LITE/Reg> is being mapped into </ps7/Data> at <0x40420000 [ 64K ]>
</madd_1_if/S_AXI/reg0> is being mapped into </ps7/Data> at <0x43C00000 [ 64K ]>
</vecmat_mmult_1_if/S_AXI/reg0> is being mapped into </ps7/Data> at <0x43C10000 [ 64K ]>
INFO: [OCL_UTIL] internal step: bd::util_cmd set_bd_source SDSoC [current_bd_design]
INFO: [OCL_UTIL] internal step: save_bd_design
Wrote  : <C:\Users\Naimu\workspace\lab_2\Release\_sds\p0\vivado\prj\prj.srcs\sources_1\bd\zed\zed.bd> 
INFO: [OCL_UTIL] internal step: writing address_map.xml
INFO: [OCL_UTIL] internal step: writing debug ip layout
INFO: [OCL_UTIL] internal step: generate_target all [get_files zed.bd]
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps7/S_AXI_ACP(5) and /axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_regslice/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps7/S_AXI_ACP(5) and /axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_regslice/M_AXI(0)
WARNING: [BD 41-927] Following properties on pin /madd_1/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /vecmat_mmult_1/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-1271] The connection to the pin: /axi_ic_ps7_S_AXI_ACP/S00_AXI_awcache has been overridden by the user. This pin will not be connected as a part of the interface connection: vecmat_mmult_1_if_M_AXIMM_0 
WARNING: [BD 41-1271] The connection to the pin: /axi_ic_ps7_S_AXI_ACP/S00_AXI_arcache has been overridden by the user. This pin will not be connected as a part of the interface connection: vecmat_mmult_1_if_M_AXIMM_0 
WARNING: [BD 41-1271] The connection to the pin: /axi_ic_ps7_S_AXI_ACP/S01_AXI_awcache has been overridden by the user. This pin will not be connected as a part of the interface connection: vecmat_mmult_1_if_M_AXIMM_1 
WARNING: [BD 41-1271] The connection to the pin: /axi_ic_ps7_S_AXI_ACP/S01_AXI_arcache has been overridden by the user. This pin will not be connected as a part of the interface connection: vecmat_mmult_1_if_M_AXIMM_1 
WARNING: [BD 41-1271] The connection to the pin: /axi_ic_ps7_S_AXI_ACP/S02_AXI_awcache has been overridden by the user. This pin will not be connected as a part of the interface connection: vecmat_mmult_1_if_M_AXIMM_2 
WARNING: [BD 41-1271] The connection to the pin: /axi_ic_ps7_S_AXI_ACP/S02_AXI_arcache has been overridden by the user. This pin will not be connected as a part of the interface connection: vecmat_mmult_1_if_M_AXIMM_2 
WARNING: [BD 41-1271] The connection to the pin: /axi_ic_ps7_S_AXI_ACP/S03_AXI_arcache has been overridden by the user. This pin will not be connected as a part of the interface connection: dm_0_M_AXI_MM2S 
WARNING: [BD 41-1271] The connection to the pin: /axi_ic_ps7_S_AXI_ACP/S04_AXI_arcache has been overridden by the user. This pin will not be connected as a part of the interface connection: dm_1_M_AXI_MM2S 
WARNING: [BD 41-1271] The connection to the pin: /axi_ic_ps7_S_AXI_ACP/S05_AXI_awcache has been overridden by the user. This pin will not be connected as a part of the interface connection: dm_2_M_AXI_S2MM 
Wrote  : <C:\Users\Naimu\workspace\lab_2\Release\_sds\p0\vivado\prj\prj.srcs\sources_1\bd\zed\zed.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_regslice/s_axi_arlock'(1) to net 's00_couplers_to_s00_regslice_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_regslice/s_axi_awlock'(1) to net 's00_couplers_to_s00_regslice_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_regslice/s_axi_arlock'(1) to net 's01_couplers_to_s01_regslice_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_regslice/s_axi_awlock'(1) to net 's01_couplers_to_s01_regslice_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_regslice/s_axi_arlock'(1) to net 's02_couplers_to_s02_regslice_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_regslice/s_axi_awlock'(1) to net 's02_couplers_to_s02_regslice_AWLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/synth/zed.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_regslice/s_axi_arlock'(1) to net 's00_couplers_to_s00_regslice_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_regslice/s_axi_awlock'(1) to net 's00_couplers_to_s00_regslice_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_regslice/s_axi_arlock'(1) to net 's01_couplers_to_s01_regslice_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_regslice/s_axi_awlock'(1) to net 's01_couplers_to_s01_regslice_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_regslice/s_axi_arlock'(1) to net 's02_couplers_to_s02_regslice_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_regslice/s_axi_awlock'(1) to net 's02_couplers_to_s02_regslice_AWLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/sim/zed.v
VHDL Output written to : C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/hdl/zed_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dm_2 .
WARNING: [IP_Flow 19-519] IP 'zed_madd_1_0' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [BD 41-1029] Generation completed for the IP Integrator block madd_1 .
WARNING: [IP_Flow 19-519] IP 'zed_vecmat_mmult_1_0' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [BD 41-1029] Generation completed for the IP Integrator block vecmat_mmult_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block madd_1_if .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vecmat_mmult_1_if .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps7_M_AXI_GP0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps7_S_AXI_ACP/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_dwc_dm_0_tx_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_dwc_dm_1_tx_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_dwc_dm_2_rx_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sds_irq_const .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axcache_0xE .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps7_M_AXI_GP0/s00_couplers/s00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_s00_data_fifo_0/zed_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps7_M_AXI_GP0/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_auto_pc_0/zed_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps7_M_AXI_GP0/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps7_M_AXI_GP0/m00_couplers/m00_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps7_M_AXI_GP0/m01_couplers/m01_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps7_M_AXI_GP0/m02_couplers/m02_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps7_M_AXI_GP0/m03_couplers/m03_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps7_M_AXI_GP0/m04_couplers/m04_regslice .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_auto_us_df_0/zed_auto_us_df_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps7_S_AXI_ACP/s00_couplers/auto_us_df .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_auto_us_df_1/zed_auto_us_df_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps7_S_AXI_ACP/s01_couplers/auto_us_df .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_auto_us_df_2/zed_auto_us_df_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps7_S_AXI_ACP/s02_couplers/auto_us_df .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_s03_data_fifo_0/zed_s03_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps7_S_AXI_ACP/s04_couplers/s04_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_s04_data_fifo_0/zed_s04_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps7_S_AXI_ACP/s04_couplers/s04_data_fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps7_S_AXI_ACP/s05_couplers/s05_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_s05_data_fifo_0/zed_s05_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps7_S_AXI_ACP/s05_couplers/s05_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_m00_data_fifo_0/zed_m00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_auto_pc_1/zed_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ic_ps7_S_AXI_ACP/m00_couplers/auto_pc .
Exporting to file C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/hw_handoff/zed.hwh
Generated Block Design Tcl file C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/hw_handoff/zed_bd.tcl
Generated Hardware Definition File C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/synth/zed.hwdef
generate_target: Time (s): cpu = 00:01:56 ; elapsed = 00:02:31 . Memory (MB): peak = 1345.066 ; gain = 165.766
INFO: [OCL_UTIL] internal step: config_ip_cache -export [get_ips -all -of_object [get_files zed.bd]]
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zed_auto_pc_0, cache-ID = 22f0a1f786bc0cb6.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zed_dm_1_0, cache-ID = ee00b72aea7577da.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zed_madd_1_if_0, cache-ID = 8edb27be6eeb4a69.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zed_auto_pc_1, cache-ID = 9c7f4b2e69c43d9a.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zed_m00_data_fifo_0, cache-ID = 60b318a715884759.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zed_proc_sys_reset_1_0, cache-ID = 0a4a2b946483b1a2.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zed_s01_regslice_0, cache-ID = d4e96d5a4f65ea56.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zed_s05_regslice_0, cache-ID = 82e396d58987cf2f.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zed_auto_us_df_0, cache-ID = df7219f108a36577.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zed_dm_2_0, cache-ID = 0c8c9b53cb834cd0.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zed_proc_sys_reset_0_0, cache-ID = 88610bbbed9890f8.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zed_s00_regslice_1, cache-ID = d4e96d5a4f65ea56.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zed_xbar_0, cache-ID = c2b9ae0673858d12.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zed_auto_us_df_1, cache-ID = df7219f108a36577.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zed_m00_regslice_0, cache-ID = d34c49719035d8da.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zed_proc_sys_reset_2_0, cache-ID = fc9a915b8788ac44.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zed_s02_regslice_0, cache-ID = d4e96d5a4f65ea56.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zed_auto_us_df_2, cache-ID = df7219f108a36577.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zed_m00_regslice_1, cache-ID = 5302d9f62299730a.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zed_proc_sys_reset_3_0, cache-ID = a49a4104842f5488.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zed_s04_data_fifo_0, cache-ID = aaff8b589c321c96.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zed_clk_wiz_0_0, cache-ID = cebf062c423ba2fc.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zed_m01_regslice_0, cache-ID = d34c49719035d8da.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zed_proc_sys_reset_4_0, cache-ID = 4d4143a2d3560dab.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zed_s03_regslice_0, cache-ID = 147a9e0ef18ed37b.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zed_axis_dwc_dm_0_tx_0_0, cache-ID = 626a9f871841e04e.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zed_m04_regslice_0, cache-ID = 27d5bc59e411ad29.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zed_s00_data_fifo_0, cache-ID = c40904a1b4747efa.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zed_s04_regslice_0, cache-ID = 147a9e0ef18ed37b.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zed_dm_0_0, cache-ID = ee00b72aea7577da.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zed_m03_regslice_0, cache-ID = 27d5bc59e411ad29.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zed_ps7_0, cache-ID = 9ea75e414deef0bc.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zed_vecmat_mmult_1_if_0, cache-ID = 15897124c89213c1.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zed_axis_dwc_dm_1_tx_0_0, cache-ID = 626a9f871841e04e.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zed_m02_regslice_0, cache-ID = 27d5bc59e411ad29.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zed_proc_sys_reset_5_0, cache-ID = 1c2b52c9b16532ac.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zed_s03_data_fifo_0, cache-ID = aaff8b589c321c96.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zed_xbar_1, cache-ID = 155fb227d12503f7.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zed_axis_dwc_dm_2_rx_0_0, cache-ID = f46829b8aff9b009.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zed_madd_1_0, cache-ID = 1737d11354788c45.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zed_s00_regslice_0, cache-ID = 88ab865b9ec7cf84.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zed_s05_data_fifo_0, cache-ID = ce77cc9438aaeb43.
config_ip_cache: Time (s): cpu = 00:02:12 ; elapsed = 00:02:02 . Memory (MB): peak = 1470.191 ; gain = 125.125
INFO: [OCL_UTIL] internal step: write_hwdef -force -file output/system.hdf
INFO: [OCL_UTIL] internal step: add_files -norecurse [make_wrapper -top -files [get_files zed.bd]]
INFO: [OCL_UTIL] internal step: writing user synth clock constraints in output/zed_ooc_copy.xdc
INFO: [OCL_UTIL] internal step: add_files output/zed_ooc_copy.xdc -fileset [current_fileset -constrset]
INFO: [OCL_UTIL] set_property used_in synthesis implementation out_of_context c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/output/zed_ooc_copy.xdc
INFO: [OCL_UTIL] set_property processing_order early c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/output/zed_ooc_copy.xdc
INFO: [OCL_UTIL] internal step: source scripts/_vivado_report_commands.tcl
INFO: [OCL_UTIL] internal step: source scripts/_vivado_synth_props.tcl
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1470.191 ; gain = 0.000
INFO: [OCL_UTIL] internal step: source scripts/_vivado_impl_props.tcl
INFO: [OCL_UTIL] internal step: launch_runs synth_1 -jobs 2  
[Thu Mar 14 22:00:26 2019] Launched zed_vecmat_mmult_1_0_synth_1...
Run output will be captured here: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/zed_vecmat_mmult_1_0_synth_1/runme.log
[Thu Mar 14 22:00:26 2019] Launched synth_1...
Run output will be captured here: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/synth_1/runme.log
[Thu Mar 14 22:00:26 2019] Waiting for synth_1 to finish...

*** Running vivado
    with args -log zed_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zed_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source zed_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Naimu/workspace/lab_2/Release/_sds/iprepo/repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Xilinx/SDx/2018.3/data/ip/xilinx'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/SDx/2018.3/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/dsa/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/SDx/2018.3/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 454.059 ; gain = 204.777
add_files: Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 824.742 ; gain = 370.684
Command: synth_design -top zed_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11928 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 824.742 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'zed_wrapper' [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/imports/hdl/zed_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'zed' [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/synth/zed.v:4259]
INFO: [Synth 8-6157] synthesizing module 'zed_axcache_0xE_0' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_axcache_0xE_0/synth/zed_axcache_0xE_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 14 - type: integer 
	Parameter CONST_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant' (1#1) [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'zed_axcache_0xE_0' (2#1) [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_axcache_0xE_0/synth/zed_axcache_0xE_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'zed_axi_ic_ps7_M_AXI_GP0_0' [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/synth/zed.v:5903]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_78ZREA' [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/synth/zed.v:12]
INFO: [Synth 8-6157] synthesizing module 'zed_m00_regslice_0' [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-14868-DESKTOP-6OLIA81/realtime/zed_m00_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zed_m00_regslice_0' (3#1) [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-14868-DESKTOP-6OLIA81/realtime/zed_m00_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_78ZREA' (4#1) [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/synth/zed.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1JEV113' [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/synth/zed.v:868]
INFO: [Synth 8-6157] synthesizing module 'zed_m01_regslice_0' [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-14868-DESKTOP-6OLIA81/realtime/zed_m01_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zed_m01_regslice_0' (5#1) [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-14868-DESKTOP-6OLIA81/realtime/zed_m01_regslice_0_stub.v:6INFINFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1JEV113' (6#1) [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/synth/zed.v:868]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_XZH261' [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/synth/zed.v:1078]
INFO: [Synth 8-6157] synthesizing module 'zed_m02_regslice_0' [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-14868-DESKTOP-6OLIA81/realtime/zed_m02_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zed_m02_regslice_0' (7#1) [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-14868-DESKTOP-6OLIA81/realtime/zed_m02_regslice_0_stubINFO: [WARNING: [Synth 8-350] instance 'm02_regslice' of module 'zed_m02_regslice_0' requires 40 connections, but only 37 given [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/synth/zeWARNING: [SINFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_XZH261' (8#1) [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/synth/zed.v:1078]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1AL9PDO' [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/synth/zed.v:1273]
INFO: [Synth 8-6157] synthesizing module 'zed_m03_regslice_0' [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-14868-DESKTOP-6OLIA81/realtime/zed_m03_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zed_m03_regslice_0' (9#1) [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-14868-DESKTOP-6OLIA81/realtime/zed_m03_regslice_0INFO: [SynthWARNING: [Synth 8-350] instance 'm03_regslice' of module 'zed_m03_regslice_0' requires 40 connections, but only 37 given [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/synWARNING: [Synth INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1AL9PDO' (10#1) [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/synth/zed.v:1273]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_1ONJ7J8' [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/synth/zed.v:1468]
INFO: [Synth 8-6157] synthesizing module 'zed_m04_regslice_0' [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-14868-DESKTOP-6OLIA81/realtime/zed_m04_regslice_0_stub.vINFO:INFO: [Synth 8-6155] done synthesizing module 'zed_m04_regslice_0' (11#1) [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-14868-DESKTOP-6OLIA81/realtime/zed_m04_regsINFO: [Synth 8-615WARNING: [Synth 8-350] instance 'm04_regslice' of module 'zed_m04_regslice_0' requires 40 connections, but only 37 given [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zeWARNING: [Synth 8-350INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_1ONJ7J8' (12#1) [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/synth/zed.v:1468]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1DPWUA0' [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/synth/zed.v:2135]
INFO: [Synth 8-6157] synthesizing module 'zed_auto_pc_0' [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-14868-DESKTOP-6OLIA81/realtime/zed_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zed_auto_pc_0' (13#1) [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-14868-DESKTOP-6OLIA81/realtime/zed_auto_pc_INFO: [Synth INFO: [Synth 8-6157] synthesizing module 'zed_s00_data_fifo_0' [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-14868-DESKTOP-6OLIA81/realtime/zed_s00_data_fifoINFO: [Synth 8INFO: [Synth 8-6155] done synthesizing module 'zed_s00_data_fifo_0' (14#1) [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-14868-DESKTOP-6OLIA81/realtime/zed_INFO: [Synth 8-6155] done sINFO: [Synth 8-6157] synthesizing module 'zed_s00_regslice_0' [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-14868-DESKTOP-6OLIA81/realtime/zed_s00_regsliceINFO: [Synth 8INFO: [Synth 8-6155] done synthesizing module 'zed_s00_regslice_0' (15#1) [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-14868-DESKTOP-6OLIA81/realtime/zedINFO: [Synth 8-6155] done sINFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1DPWUA0' (16#1) [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/synth/zed.v:2135]
INFO: [Synth 8-6157] synthesizing module 'zed_xbar_0' [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-14868-DESKTOP-6OLIA81/realtime/zed_xbar_0_stub.v:6]IINFO: [Synth 8-6155] done synthesizing module 'zed_xbar_0' (17#1) [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-14868-DESKTOP-6OLIA81/realtime/zed_xbarINFO: [Synth 8INFO: [Synth 8-6155] done synthesizing module 'zed_axi_ic_ps7_M_AXI_GP0_0' (18#1) [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/synth/zed.v:5903]
INFO: [Synth 8-6157] synthesizing module 'zed_axi_ic_ps7_S_AXI_ACP_0' [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/synth/zed.v:6859]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_DBAVE2' [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/synth/zed.v:222]
INFO: [Synth 8-6157] synthesizing module 'zed_auto_pc_1' [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-14868-DESKTOP-6OLIA81/realtime/zed_auto_pc_1INFO: [SynthINFO: [Synth 8-6155] done synthesizing module 'zed_auto_pc_1' (19#1) [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-14868-DESKTOP-6OLIA81/realtime/INFO: [Synth 8-6155] doneINFO: [Synth 8-6157] synthesizing module 'zed_m00_data_fifo_0' [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-14868-DESKTOP-6OLIA81/realtime/zed_mINFO: [Synth 8-6157] synthINFO: [Synth 8-6155] done synthesizing module 'zed_m00_data_fifo_0' (20#1) [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-14868-DESKTOP-6OLIA81/rINFO: [Synth 8-6155] done synthesizing INFO: [Synth 8-6157] synthesizing module 'zed_m00_regslice_1' [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-14868-DESKTOP-6OLIA81/realtime/zed_INFO: [Synth 8-6157] synthINFO: [Synth 8-6155] done synthesizing module 'zed_m00_regslice_1' (21#1) [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-14868-DESKTOP-6OLIA81/INFO: [Synth 8-6155] done synthesizing INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_DBAVE2' (22#1) [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/synth/zed.v:222]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_11FMYJ4' [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/synth/zed.v:1663]
INFO: [Synth 8-6157] synthesizing module 'zed_auto_us_df_0' [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-14868-DESKTOP-6OLIA81/realtime/zeINFO: [Synth 8-6157] synthINFO: [Synth 8-6155] done synthesizing module 'zed_auto_us_df_0' (23#1) [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-14868-DESKTOP-6OLIA8INFO: [Synth 8-6155] done synthesizing WARNING: [Synth 8-350] instance 'auto_us_df' of module 'zed_auto_us_df_0' requires 72 connections, but only 70 given [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prjWARNING: [Synth 8-350] instance 'auto_us_dINFO: [Synth 8-6157] synthesizing module 'zed_s00_regslice_1' [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-14868-DESKTOP-6OLIA81/realtiINFO: [Synth 8-6157] synthesizingINFO: [Synth 8-6155] done synthesizing module 'zed_s00_regslice_1' (24#1) [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-14868-DESKTOP-6INFO: [Synth 8-6155] done synthesizing module INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_11FMYJ4' (25#1) [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/synth/zed.vINFO: [SINFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_PDU4ET' [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/synth/zed.v:2621]
INFO: [Synth 8-6157] synthesizing module 'zed_auto_us_df_1' [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-14868-DESKTOP-6OLIA81/realINFO: [Synth 8-6157] synthesizingINFO: [Synth 8-6155] done synthesizing module 'zed_auto_us_df_1' (26#1) [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-14868-DESKTOPINFO: [Synth 8-6155] done synthesizing module WARNING: [Synth 8-350] instance 'auto_us_df' of module 'zed_auto_us_df_1' requires 72 connections, but only 70 given [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/WARNING: [Synth 8-350] instance 'auto_us_df' of mINFO: [Synth 8-6157] synthesizing module 'zed_s01_regslice_0' [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-14868-DESKTOP-6OLIA81INFO: [Synth 8-6157] synthesizing moduleINFO: [Synth 8-6155] done synthesizing module 'zed_s01_regslice_0' (27#1) [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-14868-DEINFO: [Synth 8-6155] done synthesizing module 'zed_s0INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_PDU4ET' (28#1) [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/synthINFO: [Synth 8INFO: [Synth 8-6157] synthesizing module 's02_couplers_imp_1S0JE3F' [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/synth/zed.v:309INFOINFO: [Synth 8-6157] synthesizing module 'zed_auto_us_df_2' [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-14868-DESKTOP-6OLIAINFO: [Synth 8-6157] synthesizing moduleINFO: [Synth 8-6155] done synthesizing module 'zed_auto_us_df_2' (29#1) [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-14868-INFO: [Synth 8-6155] done synthesizing module 'zed_auWARNING: [Synth 8-350] instance 'auto_us_df' of module 'zed_auto_us_df_2' requires 72 connections, but only 70 given [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/WARNING: [Synth 8-350] instance 'auto_us_df' of module 'INFO: [Synth 8-6157] synthesizing module 'zed_s02_regslice_0' [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-14868-DESKTOP-INFO: [Synth 8-6157] synthesizing module 'zed_sINFO: [Synth 8-6155] done synthesizing module 'zed_s02_regslice_0' (30#1) [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-1INFO: [Synth 8-6155] done synthesizing module 'zed_s02_regslINFO: [Synth 8-6155] done synthesizing module 's02_couplers_imp_1S0JE3F' (31#1) [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zINFO: [Synth 8-6155] dINFO: [Synth 8-6157] synthesizing module 's03_couplers_imp_GEL4F2' [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/synth/zedINFO: [SynINFO: [Synth 8-6157] synthesizing module 'zed_s03_data_fifo_0' [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-14868-DESINFO: [Synth 8-6157] synthesizing module 'zed_s03_datINFO: [Synth 8-6155] done synthesizing module 'zed_s03_data_fifo_0' (32#1) [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/VivINFO: [Synth 8-6155] done synthesizing module 'zed_s03_data_fifo_0WARNING: [Synth 8-350] instance 's03_data_fifo' of module 'zed_s03_data_fifo_0' requires 34 connections, but only 33 given [C:/Users/Naimu/workspace/lab_2/RelWARNING: [Synth 8-350] instance 's03_data_fifo' of module 'zed_s03_daINFO: [Synth 8-6157] synthesizing module 'zed_s03_regslice_0' [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-14868-DINFO: [Synth 8-6157] synthesizing module 'zed_s03_regsINFO: [Synth 8-6155] done synthesizing module 'zed_s03_regslice_0' (33#1) [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/VINFO: [Synth 8-6155] done synthesizing module 'zed_s03_regslice_0' INFO: [Synth 8-6155] done synthesizing module 's03_couplers_imp_GEL4F2' (34#1) [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_INFO: [Synth 8-6155] done syINFO: [Synth 8-6157] synthesizing module 's04_couplers_imp_JIG9FQ' [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/syINFO: [Synth 8-61INFO: [Synth 8-6157] synthesizing module 'zed_s04_data_fifo_0' [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-14INFO: [Synth 8-6157] synthesizing module 'zed_s04_data_fifo_INFO: [Synth 8-6155] done synthesizing module 'zed_s04_data_fifo_0' (35#1) [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.INFO: [Synth 8-6155] done synthesizing module 'zed_s04_data_fifo_0' (35#1WARNING: [Synth 8-350] instance 's04_data_fifo' of module 'zed_s04_data_fifo_0' requires 34 connections, but only 33 given [C:/Users/Naimu/workspace/laWARNING: [Synth 8-350] instance 's04_data_fifo' of module 'zed_s04_data_fifoINFO: [Synth 8-6157] synthesizing module 'zed_s04_regslice_0' [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/Vivado-INFO: [Synth 8-6157] synthesizing module 'zed_s04_regslice_0'INFO: [Synth 8-6155] done synthesizing module 'zed_s04_regslice_0' (36#1) [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/synth_1INFO: [Synth 8-6155] done synthesizing module 'zed_s04_regslice_0' (36#1) INFO: [Synth 8-6155] done synthesizing module 's04_couplers_imp_JIG9FQ' (37#1) [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sINFO: [Synth 8-6155] done synthesizINFO: [Synth 8-6157] synthesizing module 's05_couplers_imp_177YVR7' [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bINFO: [Synth 8-6157] syntINFO: [Synth 8-6157] synthesizing module 'zed_s05_data_fifo_0' [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/ViINFO: [Synth 8-6157] synthesizing module 'zed_s05_data_fifo_0' [C:/INFO: [Synth 8-6155] done synthesizing module 'zed_s05_data_fifo_0' (38#1) [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/syINFO: [Synth 8-6155] done synthesizing module 'zed_s05_data_fifo_0' (38#1) [C:/UWARNING: [Synth 8-350] instance 's05_data_fifo' of module 'zed_s05_data_fifo_0' requires 40 connections, but only 39 given [C:/Users/Naimu/worksWARNING: [Synth 8-350] instance 's05_data_fifo' of module 'zed_s05_data_fifo_0' reqINFO: [Synth 8-6157] synthesizing module 'zed_s05_regslice_0' [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/INFO: [Synth 8-6157] synthesizing module 'zed_s05_regslice_0' [C:/UsINFO: [Synth 8-6155] done synthesizing module 'zed_s05_regslice_0' (39#1) [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/INFO: [Synth 8-6155] done synthesizing module 'zed_s05_regslice_0' (39#1) [C:/UseINFO: [Synth 8-6155] done synthesizing module 's05_couplers_imp_177YVR7' (40#1) [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prINFO: [Synth 8-6155] done synthesizing moduINFO: [Synth 8-6157] synthesizing module 'zed_xbar_1' [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/VivadINFO: [Synth 8-6157] synthesizing module 'zed_xbar_1' [INFO: [Synth 8-6155] done synthesizing module 'zed_xbar_1' (41#1) [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/synthINFO: [Synth 8-6155] done synthesizing module 'zed_xbar_1' (41#1) [CWARNING: [Synth 8-689] width (5) of port connection 's_axi_arready' does not match port width (6) of module 'zed_xbar_1' [C:/Users/Naimu/wWARNING: [Synth 8-689] width (5) of port connection 's_axi_arready' does not match portWARNING: [Synth 8-689] width (320) of port connection 's_axi_rdata' does not match port width (384) of module 'zed_xbar_1' [C:/Users/NaimWARNING: [Synth 8-689] width (320) of port connection 's_axi_rdata' does not match port wiWARNING: [Synth 8-689] width (5) of port connection 's_axi_rlast' does not match port width (6) of module 'zed_xbar_1' [C:/Users/Naimu/wWARNING: [Synth 8-689] width (5) of port connection 's_axi_rlast' does not match port wWARNING: [Synth 8-689] width (10) of port connection 's_axi_rresp' does not match port width (12) of module 'zed_xbar_1' [C:/Users/NaimWARNING: [Synth 8-689] width (10) of port connection 's_axi_rresp' does not match port widWARNING: [Synth 8-689] width (5) of port connection 's_axi_rvalid' does not match port width (6) of module 'zed_xbar_1' [C:/Users/NaimWARNING: [Synth 8-689] width (5) of port connection 's_axi_rvalid' does not match port widWARNING: [Synth 8-350] instance 'xbar' of module 'zed_xbar_1' requires 78 connections, but only 76 given [C:/Users/Naimu/workspace/laWARNING: [Synth 8-350] instance 'xbar' of module 'zed_xbar_1' requires 78 coINFO: [Synth 8-6155] done synthesizing module 'zed_axi_ic_ps7_S_AXI_ACP_0' (42#1) [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/viINFO: [Synth 8-6155] done synthesizing module 'zed_axiINFO: [Synth 8-6157] synthesizing module 'zed_axis_dwc_dm_0_tx_0_0' [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.INFO: [Synth 8-6157] synthesizing module 'zed_axis_dwc_dm_0_tx_0_0' [C:/Users/Naimu/workspacINFO: [Synth 8-6155] done synthesizing module 'zed_axis_dwc_dm_0_tx_0_0' (43#1) [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/viINFO: [Synth 8-6155] done synthesizing module 'zed_axis_dwc_dm_0_tx_0_0' (43#1) [C:/Users/Naimu/workspaceINFO: [Synth 8-6157] synthesizing module 'zed_axis_dwc_dm_1_tx_0_0' [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prINFO: [Synth 8-6157] synthesizing module 'zed_axis_dwc_dm_1_tx_0_0' [C:/Users/Naimu/workspace/INFO: [Synth 8-6155] done synthesizing module 'zed_axis_dwc_dm_1_tx_0_0' (44#1) [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/INFO: [Synth 8-6155] done synthesizing module 'zed_axis_dwc_dm_1_tx_0_0' (44#1) [C:/Users/Naimu/workspace/lINFO: [Synth 8-6157] synthesizing module 'zed_axis_dwc_dm_2_rx_0_0' [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/INFO: [Synth 8-6157] synthesizing module 'zed_axis_dwc_dm_2_rx_0_0' [C:/Users/Naimu/workspace/laINFO: [Synth 8-6155] done synthesizing module 'zed_axis_dwc_dm_2_rx_0_0' (45#1) [C:/Users/Naimu/workspace/lab_2/Release/_sds/pINFO: [Synth 8-6155] done synthesizing module 'zed_axis_dwc_dm_2_rx_0_0' (45#1) [C:/Users/Naimu/workspace/labWARNING: [Synth 8-350] instance 'axis_dwc_dm_2_rx_0' of module 'zed_axis_dwc_dm_2_rx_0_0' requires 14 connections, but only 1WARNING: [Synth 8-350] instance 'axis_dwc_dm_2_rx_0' of module 'zed_axis_dwc_dm_2_rx_0_0' requires 14 connectionINFO: [Synth 8-6157] synthesizing module 'zed_clk_wiz_0_0' [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.ruINFO: [Synth 8-6157] synthesizing module 'zed_clk_wiz_0_0' [C:/Users/Naimu/workspINFO: [Synth 8-6155] done synthesizing module 'zed_clk_wiz_0_0' (46#1) [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivaINFO: [Synth 8-6155] done synthesizing module 'zed_clk_wiz_0_0' (46#1) [C:/Users/Naimu/workspaINFO: [Synth 8-6157] synthesizing module 'zed_dm_0_0' [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/INFO: [Synth 8-6157] synthesizing module 'zed_dm_0_0' [C:/Users/Naimu/worINFO: [Synth 8-6155] done synthesizing module 'zed_dm_0_0' (47#1) [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/INFO: [Synth 8-6155] done synthesizing module 'zed_dm_0_0' (47#1) [C:/Users/Naimu/workWARNING: [Synth 8-350] instance 'dm_0' of module 'zed_dm_0_0' requires 40 connections, but only 36 given [C:/Users/NaimuWARNING: [Synth 8-350] instance 'dm_0' of module 'zed_dm_0_0' requires 40 connections, buINFO: [Synth 8-6157] synthesizing module 'zed_dm_1_0' [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.ruINFO: [Synth 8-6157] synthesizing module 'zed_dm_1_0' [C:/Users/Naimu/workspINFO: [Synth 8-6155] done synthesizing module 'zed_dm_1_0' (48#1) [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivaINFO: [Synth 8-6155] done synthesizing module 'zed_dm_1_0' (48#1) [C:/Users/Naimu/workspaWARNING: [Synth 8-350] instance 'dm_1' of module 'zed_dm_1_0' requires 40 connections, but only 36 given [C:/Users/NaWARNING: [Synth 8-350] instance 'dm_1' of module 'zed_dm_1_0' requires 40 connections, but oINFO: [Synth 8-6157] synthesizing module 'zed_dm_2_0' [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prjINFO: [Synth 8-6157] synthesizing module 'zed_dm_2_0' [C:/Users/Naimu/workspaceINFO: [Synth 8-6155] done synthesizing module 'zed_dm_2_0' (49#1) [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vINFO: [Synth 8-6155] done synthesizing module 'zed_dm_2_0' (49#1) [C:/Users/Naimu/workspace/WARNING: [Synth 8-350] instance 'dm_2' of module 'zed_dm_2_0' requires 43 connections, but only 39 given [C:/UsersWARNING: [Synth 8-350] instance 'dm_2' of module 'zed_dm_2_0' requires 43 connections, but onlyINFO: [Synth 8-6157] synthesizing module 'zed_madd_1_0' [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prINFO: [Synth 8-6157] synthesizing module 'zed_madd_1_0' [C:/Users/Naimu/workspace/lab_INFO: [Synth 8-6155] done synthesizing module 'zed_madd_1_0' (50#1) [C:/Users/Naimu/workspace/lab_2/Release/_sdsINFO: [Synth 8-6155] done synthesizing module 'zed_madd_1_0' (50#1) [C:/Users/Naimu/workspace/lab_2INFO: [Synth 8-6157] synthesizing module 'zed_madd_1_if_0' [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivaINFO: [Synth 8-6157] synthesizing module 'zed_madd_1_if_0' [C:/Users/Naimu/workspace/lab_2/RelINFO: [Synth 8-6155] done synthesizing module 'zed_madd_1_if_0' (51#1) [C:/Users/Naimu/workspace/lab_2/ReleaseINFO: [Synth 8-6155] done synthesizing module 'zed_madd_1_if_0' (51#1) [C:/Users/Naimu/workspace/lab_2/ReleWARNING: [Synth 8-350] instance 'madd_1_if' of module 'zed_madd_1_if_0' requires 64 connections, but only 62 WARNING: [Synth 8-350] instance 'madd_1_if' of module 'zed_madd_1_if_0' requires 64 connections, but only 62 gINFO: [Synth 8-6157] synthesizing module 'zed_proc_sys_reset_0_0' [C:/Users/Naimu/workspace/lab_2/Release/_sINFO: [Synth 8-6157] synthesizing module 'zed_proc_sys_reset_0_0' [C:/Users/Naimu/workspace/lab_2/Release/_sds/INFO: [Synth 8-6155] done synthesizing module 'zed_proc_sys_reset_0_0' (52#1) [C:/Users/Naimu/workspace/labINFO: [Synth 8-6155] done synthesizing module 'zed_proc_sys_reset_0_0' (52#1) [C:/Users/Naimu/workspace/lab_2/Release/_sds/pWARNING: [Synth 8-350] instance 'proc_sys_reset_0' of module 'zed_proc_sys_reset_0_0' requires 10 connectiWARNING: [Synth 8-350] instance 'proc_sys_reset_0' of module 'zed_proc_sys_reset_0_0' requires 10 connections, but only 7 giveWARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removedINFO: [Synth 8-6157] synthesizing module 'zed_proc_sys_reset_1_0' [C:/Users/Naimu/workspace/lab_2/ReleasINFO: [Synth 8-6157] synthesizing module 'zed_proc_sys_reset_1_0' [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vINFO: [Synth 8-6155] done synthesizing module 'zed_proc_sys_reset_1_0' (53#1) [C:/Users/Naimu/workspaceINFO: [Synth 8-6155] done synthesizing module 'zed_proc_sys_reset_1_0' (53#1) [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/viWARNING: [Synth 8-350] instance 'proc_sys_reset_1' of module 'zed_proc_sys_reset_1_0' requires 10 connWARNING: [Synth 8-350] instance 'proc_sys_reset_1' of module 'zed_proc_sys_reset_1_0' requires 10 connections, but only 5 given [CWARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/UsWARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:INFO: [Synth 8-6157] synthesizing module 'zed_proc_sys_reset_2_0' [C:/Users/Naimu/workspace/lab_2/ReINFO: [Synth 8-6157] synthesizing module 'zed_proc_sys_reset_2_0' [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivadINFO: [Synth 8-6155] done synthesizing module 'zed_proc_sys_reset_2_0' (54#1) [C:/Users/Naimu/worksINFO: [Synth 8-6155] done synthesizing module 'zed_proc_sys_reset_2_0' (54#1) [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivadoWARNING: [Synth 8-350] instance 'proc_sys_reset_2' of module 'zed_proc_sys_reset_2_0' requires 10 WARNING: [Synth 8-350] instance 'proc_sys_reset_2' of module 'zed_proc_sys_reset_2_0' requires 10 connections, but only 5 given [C:/UsWARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [CWARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/UseINFO: [Synth 8-6157] synthesizing module 'zed_proc_sys_reset_3_0' [C:/Users/Naimu/workspace/lab_INFO: [Synth 8-6157] synthesizing module 'zed_proc_sys_reset_3_0' [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prINFO: [Synth 8-6155] done synthesizing module 'zed_proc_sys_reset_3_0' (55#1) [C:/Users/Naimu/wINFO: [Synth 8-6155] done synthesizing module 'zed_proc_sys_reset_3_0' (55#1) [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prjWARNING: [Synth 8-350] instance 'proc_sys_reset_3' of module 'zed_proc_sys_reset_3_0' requiresWARNING: [Synth 8-350] instance 'proc_sys_reset_3' of module 'zed_proc_sys_reset_3_0' requires 10 connections, but only 5 given [C:/Users/WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removeWARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/NINFO: [Synth 8-6157] synthesizing module 'zed_proc_sys_reset_4_0' [C:/Users/Naimu/workspace/INFO: [Synth 8-6157] synthesizing module 'zed_proc_sys_reset_4_0' [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prINFO: [Synth 8-6155] done synthesizing module 'zed_proc_sys_reset_4_0' (56#1) [C:/Users/NaiINFO: [Synth 8-6155] done synthesizing module 'zed_proc_sys_reset_4_0' (56#1) [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prjWARNING: [Synth 8-350] instance 'proc_sys_reset_4' of module 'zed_proc_sys_reset_4_0' requWARNING: [Synth 8-350] instance 'proc_sys_reset_4' of module 'zed_proc_sys_reset_4_0' requires 10 connections, but only 5 given [C:/Users/NaimWARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be reWARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/NaimuINFO: [Synth 8-6157] synthesizing module 'zed_proc_sys_reset_5_0' [C:/Users/Naimu/workspINFO: [Synth 8-6157] synthesizing module 'zed_proc_sys_reset_5_0' [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.ruINFO: [Synth 8-6155] done synthesizing module 'zed_proc_sys_reset_5_0' (57#1) [C:/UsersINFO: [Synth 8-6155] done synthesizing module 'zed_proc_sys_reset_5_0' (57#1) [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runWARNING: [Synth 8-350] instance 'proc_sys_reset_5' of module 'zed_proc_sys_reset_5_0' WARNING: [Synth 8-350] instance 'proc_sys_reset_5' of module 'zed_proc_sys_reset_5_0' requires 10 connections, but only 5 given [C:/Users/Naimu/woINFO: [Synth 8-6157] synthesizing module 'zed_ps7_0' [C:/Users/Naimu/workspace/lab_2/INFO: [Synth 8-6157] synthesizing module 'zed_ps7_0' [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/INFO: [Synth 8-6155] done synthesizing module 'zed_ps7_0' (58#1) [C:/Users/Naimu/worINFO: [Synth 8-6155] done synthesizing module 'zed_ps7_0' (58#1) [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/pWARNING: [Synth 8-350] instance 'ps7' of module 'zed_ps7_0' requires 110 connectionWARNING: [Synth 8-350] instance 'ps7' of module 'zed_ps7_0' requires 110 connections, but only 105 given [C:/Users/Naimu/worksINFO: [Synth 8-6157] synthesizing module 'zed_sds_irq_const_0' [c:/Users/Naimu/worINFO: [Synth 8-6157] synthesizing module 'zed_sds_irq_const_0' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant__parameterINFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant__parameterized0' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/viva	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant__pINFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant__parameterized0' (58#1) [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/INFO: [Synth 8-6155] done synthesizing module 'zed_sds_irq_const_0' (59#1) [cINFO: [Synth 8-6155] done synthesizing module 'zed_sds_irq_const_0' (59#1) [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.sINFO: [Synth 8-6157] synthesizing module 'zed_vecmat_mmult_1_0' [C:/Users/NaINFO: [Synth 8-6157] synthesizing module 'zed_vecmat_mmult_1_0' [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/synth_1INFO: [Synth 8-6155] done synthesizing module 'zed_vecmat_mmult_1_0' (60#1)INFO: [Synth 8-6155] done synthesizing module 'zed_vecmat_mmult_1_0' (60#1) [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/synth_1/INFO: [Synth 8-6157] synthesizing module 'zed_vecmat_mmult_1_if_0' [C:/UseINFO: [Synth 8-6157] synthesizing module 'zed_vecmat_mmult_1_if_0' [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.XilINFO: [Synth 8-6155] done synthesizing module 'zed_vecmat_mmult_1_if_0' (INFO: [Synth 8-6155] done synthesizing module 'zed_vecmat_mmult_1_if_0' (61#1) [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/synth_1/.Xil/WARNING: [Synth 8-350] instance 'vecmat_mmult_1_if' of module 'zed_vecmaWARNING: [Synth 8-350] instance 'vecmat_mmult_1_if' of module 'zed_vecmat_mmult_1_if_0' requires 244 connections, but only 236 given [C:/Users/Naimu/workspace/lab_2/INFO: [Synth 8-6157] synthesizing module 'zed_xlconcat_0_0' [c:/Users/NINFO: [Synth 8-6157] synthesizing module 'zed_xlconcat_0_0' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.sINFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_1_xlconcat' [cINFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_1_xlconcat' [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/pr	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 		Parameter IN19_WIDTH bound to: 1 - type: integer 	P	Parameter IN20_WIDTH bound to: 1 - type: integer	Pa	Parameter IN21_WIDTH bound to: 1 - type: intege	Par	Parameter IN22_WIDTH bound to: 1 - type: integ	Para	Parameter IN23_WIDTH bound to: 1 - type: inte	Param	Parameter IN24_WIDTH bound to: 1 - type: int	Parame	Parameter IN25_WIDTH bound to: 1 - type: in	Paramet	Parameter IN26_WIDTH bound to: 1 - type: i	Paramete	Parameter IN27_WIDTH bound to: 1 - type: 	Parameter	Parameter IN28_WIDTH bound to: 1 - type:	Parameter 	Parameter IN29_WIDTH bound to: 1 - type	Parameter I	Parameter IN30_WIDTH bound to: 1 - typ	Parameter IN	Parameter IN31_WIDTH bound to: 1 - ty	Parameter IN3	Parameter dout_width bound to: 16 - 	Parameter dout_	Parameter NUM_PORTS bound to: 16 - 	Parameter NUM_PINFO: [Synth 8-6155] done synthesizINFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_1_xlconcat' (62#1) [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ipshared/2fINFO: [Synth 8-6155] done synthesiINFO: [Synth 8-6155] done synthesizing module 'zed_xlconcat_0_0' (63#1) [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_xlconcat_INFO: [Synth 8-6155] done synthesINFO: [Synth 8-6155] done synthesizing module 'zed' (64#1) [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/souINFO: [Synth 8-6155] done syntheINFO: [Synth 8-6155] done synthesizing module 'zed_wrapper' (65#1) [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1WARNING: [Synth 8-3331] design WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcatWARNING: [Synth 8-3331] designWARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat WARNING: [Synth 8-3331] desigWARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat hWARNING: [Synth 8-3331] desiWARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat haWARNING: [Synth 8-3331] desWARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat hasWARNING: [Synth 8-3331] deWARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has WARNING: [Synth 8-3331] dWARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has uWARNING: [Synth 8-3331] WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unWARNING: [Synth 8-3331]WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has uncWARNING: [Synth 8-3331WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has uncoWARNING: [Synth 8-333WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconWARNING: [Synth 8-33WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnWARNING: [Synth 8-3WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconneWARNING: [Synth 8-WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnecWARNING: [Synth 8WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnectWARNING: [Synth WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnecteWARNING: [SynthWARNING: [Synth 8-3331] design s02_couplers_imp_1S0JE3F has unconnecteWARNING: [SyntWARNING: [Synth 8-3331] design s02_couplers_imp_1S0JE3F has unconnected poWARNING: [SynWARNING: [Synth 8-3331] design s02_couplers_imp_1S0JE3F has unconnected port S_AXWARNING: [SyWARNING: [Synth 8-3331] design s02_couplers_imp_1S0JE3F has unconnected port S_AXIWARNING: [SWARNING: [Synth 8-3331] design s01_couplers_imp_PDU4ET has unconnected poWARNING: [WARNING: [Synth 8-3331] design s01_couplers_imp_PDU4ET has unconnected port MWARNING: WARNING: [Synth 8-3331] design s01_couplers_imp_PDU4ET has unconnected port S_AXI_arWARNING:WARNING: [Synth 8-3331] design s01_couplers_imp_PDU4ET has unconnected port S_AXI_awlWARNINGWARNING: [Synth 8-3331] design s00_couplers_imp_11FMYJ4 has unconnected port MWARNINWARNING: [Synth 8-3331] design s00_couplers_imp_11FMYJ4 has unconnected port M_AREWARNIWARNING: [Synth 8-3331] design s00_couplers_imp_11FMYJ4 has unconnected port S_AXI_arlockWARNWARNING: [Synth 8-3331] design s00_couplers_imp_11FMYJ4 has unconnected port S_AXI_awlock[WARWARNING: [Synth 8-3331] design zed_axi_ic_ps7_S_AXI_ACP_0 has unconnected port M00_ACLWAWARNING: [Synth 8-3331] design zed_axi_ic_ps7_S_AXI_ACP_0 has unconnected port M00_ARESETNWWARNING: [Synth 8-3331] design zed_axi_ic_ps7_S_AXI_ACP_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design zed_axi_ic_ps7_S_AXI_ACP_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design zed_axi_ic_ps7_S_AXI_ACP_0 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design zed_axi_ic_ps7_S_AXI_ACP_0 has unconnected port S01_ARESETN
WARNING: [Synth 8-3331] design zed_axi_ic_ps7_S_AXI_ACP_0 has unconnected port S02_ACLK
WARNING: [Synth 8-3331] design zed_axi_ic_ps7_S_AXI_ACP_0 has unconnected port S02_ARESETN
WARNING: [Synth 8-3331] design zed_axi_ic_ps7_S_AXI_ACP_0 has unconnected port S03_ACLK
WARNING: [Synth 8-3331] design zed_axi_ic_ps7_S_AXI_ACP_0 has unconnected port S03_ARESETN
WARNING: [Synth 8-3331] design zed_axi_ic_ps7_S_AXI_ACP_0 has unconnected port S04_ACLK
WARNING: [Synth 8-3331] design zed_axi_ic_ps7_S_AXI_ACP_0 has unconnected port S04_ARESETN
WARNING: [Synth 8-3331] design zed_axi_ic_ps7_S_AXI_ACP_0 has unconnected port S05_ACLK
WARNING: [Synth 8-3331] design zed_axi_ic_ps7_S_AXI_ACP_0 has unconnected port S05_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_1ONJ7J8 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_1ONJ7J8 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_1ONJ7J8 has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m04_couplers_imp_1ONJ7J8 has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m04_couplers_imp_1ONJ7J8 has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m04_couplers_imp_1ONJ7J8 has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m04_couplers_imp_1ONJ7J8 has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m04_couplers_imp_1ONJ7J8 has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m04_couplers_imp_1ONJ7J8 has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m04_couplers_imp_1ONJ7J8 has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m04_couplers_imp_1ONJ7J8 has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m04_couplers_imp_1ONJ7J8 has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m04_couplers_imp_1ONJ7J8 has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m04_couplers_imp_1ONJ7J8 has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m04_couplers_imp_1ONJ7J8 has unconnected port S_AXI_araddr[19]
WARNING: [Synth 8-3331] design m04_couplers_imp_1ONJ7J8 has unconnected port S_AXI_araddr[18]
WARNING: [Synth 8-3331] design m04_couplers_imp_1ONJ7J8 has unconnected port S_AXI_araddr[17]
WARNING: [Synth 8-3331] design m04_couplers_imp_1ONJ7J8 has unconnected port S_AXI_araddr[16]
WARNING: [Synth 8-3331] design m04_couplers_imp_1ONJ7J8 has unconnected port S_AXI_araddr[15]
WARNING: [Synth 8-3331] design m04_couplers_imp_1ONJ7J8 has unconnected port S_AXI_araddr[14]
WARNING: [Synth 8-3331] design m04_couplers_imp_1ONJ7J8 has unconnected port S_AXI_araddr[13]
WARNING: [Synth 8-3331] design m04_couplers_imp_1ONJ7J8 has unconnected port S_AXI_araddr[12]
WARNING: [Synth 8-3331] design m04_couplers_imp_1ONJ7J8 has unconnected port S_AXI_araddr[11]
WARNING: [Synth 8-3331] design m04_couplers_imp_1ONJ7J8 has unconnected port S_AXI_araddr[10]
WARNING: [Synth 8-3331] design m04_couplers_imp_1ONJ7J8 has unconnected port S_AXI_awaddr[31]
WARNING: [Synth 8-3331] design m04_couplers_imp_1ONJ7J8 has unconnected port S_AXI_awaddr[30]
WARNING: [Synth 8-3331] design m04_couplers_imp_1ONJ7J8 has unconnected port S_AXI_awaddr[29]
WARNING: [Synth 8-3331] design m04_couplers_imp_1ONJ7J8 has unconnected port S_AXI_awaddr[28]
WARNING: [Synth 8-3331] design m04_couplers_imp_1ONJ7J8 has unconnected port S_AXI_awaddr[27]
WARNING: [Synth 8-3331] design m04_couplers_imp_1ONJ7J8 has unconnected port S_AXI_awaddr[26]
WARNING: [Synth 8-3331] design m04_couplers_imp_1ONJ7J8 has unconnected port S_AXI_awaddr[25]
WARNING: [Synth 8-3331] design m04_couplers_imp_1ONJ7J8 has unconnected port S_AXI_awaddr[24]
WARNING: [Synth 8-3331] design m04_couplers_imp_1ONJ7J8 has unconnected port S_AXI_awaddr[23]
WARNING: [Synth 8-3331] design m04_couplers_imp_1ONJ7J8 has unconnected port S_AXI_awaddr[22]
WARNING: [Synth 8-3331] design m04_couplers_imp_1ONJ7J8 has unconnected port S_AXI_awaddr[21]
WARNING: [Synth 8-3331] design m04_couplers_imp_1ONJ7J8 has unconnected port S_AXI_awaddr[20]
WARNING: [Synth 8-3331] design m04_couplers_imp_1ONJ7J8 has unconnected port S_AXI_awaddr[19]
WARNING: [Synth 8-3331] design m04_couplers_imp_1ONJ7J8 has unconnected port S_AXI_awaddr[18]
WARNING: [Synth 8-3331] design m04_couplers_imp_1ONJ7J8 has unconnected port S_AXI_awaddr[17]
WARNING: [Synth 8-3331] design m04_couplers_imp_1ONJ7J8 has unconnected port S_AXI_awaddr[16]
WARNING: [Synth 8-3331] design m04_couplers_imp_1ONJ7J8 has unconnected port S_AXI_awaddr[15]
WARNING: [Synth 8-3331] design m04_couplers_imp_1ONJ7J8 has unconnected port S_AXI_awaddr[14]
WARNING: [Synth 8-3331] design m04_couplers_imp_1ONJ7J8 has unconnected port S_AXI_awaddr[13]
WARNING: [Synth 8-3331] design m04_couplers_imp_1ONJ7J8 has unconnected port S_AXI_awaddr[12]
WARNING: [Synth 8-3331] design m04_couplers_imp_1ONJ7J8 has unconnected port S_AXI_awaddr[11]
WARNING: [Synth 8-3331] design m04_couplers_imp_1ONJ7J8 has unconnected port S_AXI_awaddr[10]
WARNING: [Synth 8-3331] design m03_couplers_imp_1AL9PDO has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1AL9PDO has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1AL9PDO has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m03_couplers_imp_1AL9PDO has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m03_couplers_imp_1AL9PDO has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m03_couplers_imp_1AL9PDO has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m03_couplers_imp_1AL9PDO has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m03_couplers_imp_1AL9PDO has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m03_couplers_imp_1AL9PDO has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m03_couplers_imp_1AL9PDO has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m03_couplers_imp_1AL9PDO has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m03_couplers_imp_1AL9PDO has unconnected port S_AXI_araddr[22]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 824.742 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 824.742 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 824.742 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc] for cell 'zed_i/ps7'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc] for cell 'zed_i/ps7'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_clk_wiz_0_0/zed_clk_wiz_0_0/zed_clk_wiz_0_0_in_context.xdc] for cell 'zed_i/clk_wiz_0'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_clk_wiz_0_0/zed_clk_wiz_0_0/zed_clk_wiz_0_0_in_context.xdc] for cell 'zed_i/clk_wiz_0'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_0_0/zed_proc_sys_reset_0_0/zed_proc_sys_reset_0_0_in_context.xdc] for cell 'zed_i/proc_sys_reset_0'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_0_0/zed_proc_sys_reset_0_0/zed_proc_sys_reset_0_0_in_context.xdc] for cell 'zed_i/proc_sys_reset_0'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_1_0/zed_proc_sys_reset_1_0/zed_proc_sys_reset_1_0_in_context.xdc] for cell 'zed_i/proc_sys_reset_1'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_1_0/zed_proc_sys_reset_1_0/zed_proc_sys_reset_1_0_in_context.xdc] for cell 'zed_i/proc_sys_reset_1'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_2_0/zed_proc_sys_reset_2_0/zed_proc_sys_reset_2_0_in_context.xdc] for cell 'zed_i/proc_sys_reset_2'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_2_0/zed_proc_sys_reset_2_0/zed_proc_sys_reset_2_0_in_context.xdc] for cell 'zed_i/proc_sys_reset_2'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_3_0/zed_proc_sys_reset_3_0/zed_proc_sys_reset_3_0_in_context.xdc] for cell 'zed_i/proc_sys_reset_3'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_3_0/zed_proc_sys_reset_3_0/zed_proc_sys_reset_3_0_in_context.xdc] for cell 'zed_i/proc_sys_reset_3'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_4_0/zed_proc_sys_reset_4_0/zed_proc_sys_reset_4_0_in_context.xdc] for cell 'zed_i/proc_sys_reset_4'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_4_0/zed_proc_sys_reset_4_0/zed_proc_sys_reset_4_0_in_context.xdc] for cell 'zed_i/proc_sys_reset_4'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_5_0/zed_proc_sys_reset_5_0/zed_proc_sys_reset_5_0_in_context.xdc] for cell 'zed_i/proc_sys_reset_5'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_5_0/zed_proc_sys_reset_5_0/zed_proc_sys_reset_5_0_in_context.xdc] for cell 'zed_i/proc_sys_reset_5'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_dm_0_0/zed_dm_0_0/zc702_dm_0_0_in_context.xdc] for cell 'zed_i/dm_0'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_dm_0_0/zed_dm_0_0/zc702_dm_0_0_in_context.xdc] for cell 'zed_i/dm_0'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_dm_1_0/zed_dm_1_0/zc702_dm_0_0_in_context.xdc] for cell 'zed_i/dm_1'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_dm_1_0/zed_dm_1_0/zc702_dm_0_0_in_context.xdc] for cell 'zed_i/dm_1'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_dm_2_0/zed_dm_2_0/zc702_dm_1_0_in_context.xdc] for cell 'zed_i/dm_2'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_dm_2_0/zed_dm_2_0/zc702_dm_1_0_in_context.xdc] for cell 'zed_i/dm_2'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_madd_1_0/zed_madd_1_0/zed_madd_1_0_in_context.xdc] for cell 'zed_i/madd_1'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_madd_1_0/zed_madd_1_0/zed_madd_1_0_in_context.xdc] for cell 'zed_i/madd_1'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_vecmat_mmult_1_0/zed_vecmat_mmult_1_0/zed_vecmat_mmult_1_0_in_context.xdc] for cell 'zed_i/vecmat_mmult_1'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_vecmat_mmult_1_0/zed_vecmat_mmult_1_0/zed_vecmat_mmult_1_0_in_context.xdc] for cell 'zed_i/vecmat_mmult_1'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_madd_1_if_0/zed_madd_1_if_0/zc702_mmult_accel_1_if_0_in_context.xdc] for cell 'zed_i/madd_1_if'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_madd_1_if_0/zed_madd_1_if_0/zc702_mmult_accel_1_if_0_in_context.xdc] for cell 'zed_i/madd_1_if'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_vecmat_mmult_1_if_0/zed_vecmat_mmult_1_if_0/zc702_mmult_accel2_if_0_in_context.xdc] for cell 'zed_i/vecmat_mmult_1_if'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_vecmat_mmult_1_if_0/zed_vecmat_mmult_1_if_0/zc702_mmult_accel2_if_0_in_context.xdc] for cell 'zed_i/vecmat_mmult_1_if'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_xbar_0/zed_xbar_0/zed_xbar_0_in_context.xdc] for cell 'zed_i/axi_ic_ps7_M_AXI_GP0/xbar'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_xbar_0/zed_xbar_0/zed_xbar_0_in_context.xdc] for cell 'zed_i/axi_ic_ps7_M_AXI_GP0/xbar'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_xbar_1/zed_xbar_1/zed_xbar_1_in_context.xdc] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/xbar'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_xbar_1/zed_xbar_1/zed_xbar_1_in_context.xdc] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/xbar'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_axis_dwc_dm_0_tx_0_0/zed_axis_dwc_dm_0_tx_0_0/zc702_axis_dwc_dm_1_tx_0_0_in_context.xdc] for cell 'zed_i/axis_dwc_dm_0_tx_0'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_axis_dwc_dm_0_tx_0_0/zed_axis_dwc_dm_0_tx_0_0/zc702_axis_dwc_dm_1_tx_0_0_in_context.xdc] for cell 'zed_i/axis_dwc_dm_0_tx_0'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_axis_dwc_dm_1_tx_0_0/zed_axis_dwc_dm_1_tx_0_0/zc702_axis_dwc_dm_1_tx_0_0_in_context.xdc] for cell 'zed_i/axis_dwc_dm_1_tx_0'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_axis_dwc_dm_1_tx_0_0/zed_axis_dwc_dm_1_tx_0_0/zc702_axis_dwc_dm_1_tx_0_0_in_context.xdc] for cell 'zed_i/axis_dwc_dm_1_tx_0'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_axis_dwc_dm_2_rx_0_0/zed_axis_dwc_dm_2_rx_0_0/zc702_axis_dwc_dm_1_rx_0_0_in_context.xdc] for cell 'zed_i/axis_dwc_dm_2_rx_0'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_axis_dwc_dm_2_rx_0_0/zed_axis_dwc_dm_2_rx_0_0/zc702_axis_dwc_dm_1_rx_0_0_in_context.xdc] for cell 'zed_i/axis_dwc_dm_2_rx_0'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_s00_regslice_0/zed_s00_regslice_0/zc702_s00_regslice_0_in_context.xdc] for cell 'zed_i/axi_ic_ps7_M_AXI_GP0/s00_couplers/s00_regslice'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_s00_regslice_0/zed_s00_regslice_0/zc702_s00_regslice_0_in_context.xdc] for cell 'zed_i/axi_ic_ps7_M_AXI_GP0/s00_couplers/s00_regslice'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_s00_data_fifo_0/zed_s00_data_fifo_0/zc702_s00_data_fifo_0_in_context.xdc] for cell 'zed_i/axi_ic_ps7_M_AXI_GP0/s00_couplers/s00_data_fifo'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_s00_data_fifo_0/zed_s00_data_fifo_0/zc702_s00_data_fifo_0_in_context.xdc] for cell 'zed_i/axi_ic_ps7_M_AXI_GP0/s00_couplers/s00_data_fifo'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_auto_pc_0/zed_auto_pc_0/zc702_auto_pc_0_in_context.xdc] for cell 'zed_i/axi_ic_ps7_M_AXI_GP0/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_auto_pc_0/zed_auto_pc_0/zc702_auto_pc_0_in_context.xdc] for cell 'zed_i/axi_ic_ps7_M_AXI_GP0/s00_couplers/auto_pc'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_m00_regslice_0/zed_m00_regslice_0/zc702_m00_regslice_0_in_context.xdc] for cell 'zed_i/axi_ic_ps7_M_AXI_GP0/m00_couplers/m00_regslice'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_m00_regslice_0/zed_m00_regslice_0/zc702_m00_regslice_0_in_context.xdc] for cell 'zed_i/axi_ic_ps7_M_AXI_GP0/m00_couplers/m00_regslice'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_m01_regslice_0/zed_m01_regslice_0/zc702_m00_regslice_0_in_context.xdc] for cell 'zed_i/axi_ic_ps7_M_AXI_GP0/m01_couplers/m01_regslice'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_m01_regslice_0/zed_m01_regslice_0/zc702_m00_regslice_0_in_context.xdc] for cell 'zed_i/axi_ic_ps7_M_AXI_GP0/m01_couplers/m01_regslice'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_m02_regslice_0/zed_m02_regslice_0/zc702_m01_regslice_0_in_context.xdc] for cell 'zed_i/axi_ic_ps7_M_AXI_GP0/m02_couplers/m02_regslice'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_m02_regslice_0/zed_m02_regslice_0/zc702_m01_regslice_0_in_context.xdc] for cell 'zed_i/axi_ic_ps7_M_AXI_GP0/m02_couplers/m02_regslice'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_m03_regslice_0/zed_m03_regslice_0/zc702_m01_regslice_0_in_context.xdc] for cell 'zed_i/axi_ic_ps7_M_AXI_GP0/m03_couplers/m03_regslice'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_m03_regslice_0/zed_m03_regslice_0/zc702_m01_regslice_0_in_context.xdc] for cell 'zed_i/axi_ic_ps7_M_AXI_GP0/m03_couplers/m03_regslice'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_m04_regslice_0/zed_m04_regslice_0/zc702_m01_regslice_0_in_context.xdc] for cell 'zed_i/axi_ic_ps7_M_AXI_GP0/m04_couplers/m04_regslice'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_m04_regslice_0/zed_m04_regslice_0/zc702_m01_regslice_0_in_context.xdc] for cell 'zed_i/axi_ic_ps7_M_AXI_GP0/m04_couplers/m04_regslice'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_s00_regslice_1/zed_s00_regslice_1/zc702_s00_regslice_1_in_context.xdc] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_regslice'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_s00_regslice_1/zed_s00_regslice_1/zc702_s00_regslice_1_in_context.xdc] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_regslice'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_auto_us_df_0/zed_auto_us_df_0/zc702_auto_us_df_0_in_context.xdc] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/auto_us_df'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_auto_us_df_0/zed_auto_us_df_0/zc702_auto_us_df_0_in_context.xdc] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/auto_us_df'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_s01_regslice_0/zed_s01_regslice_0/zc702_s00_regslice_1_in_context.xdc] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_regslice'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_s01_regslice_0/zed_s01_regslice_0/zc702_s00_regslice_1_in_context.xdc] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_regslice'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_auto_us_df_1/zed_auto_us_df_1/zc702_auto_us_df_0_in_context.xdc] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/auto_us_df'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_auto_us_df_1/zed_auto_us_df_1/zc702_auto_us_df_0_in_context.xdc] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/auto_us_df'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_s02_regslice_0/zed_s02_regslice_0/zc702_s00_regslice_1_in_context.xdc] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_regslice'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_s02_regslice_0/zed_s02_regslice_0/zc702_s00_regslice_1_in_context.xdc] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_regslice'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_auto_us_df_2/zed_auto_us_df_2/zc702_auto_us_df_0_in_context.xdc] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/auto_us_df'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_auto_us_df_2/zed_auto_us_df_2/zc702_auto_us_df_0_in_context.xdc] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/auto_us_df'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_s03_regslice_0/zed_s03_regslice_0/zc702_s00_regslice_1_in_context.xdc] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_regslice'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_s03_regslice_0/zed_s03_regslice_0/zc702_s00_regslice_1_in_context.xdc] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_regslice'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_s03_data_fifo_0/zed_s03_data_fifo_0/zc702_s00_data_fifo_1_in_context.xdc] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_s03_data_fifo_0/zed_s03_data_fifo_0/zc702_s00_data_fifo_1_in_context.xdc] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_s04_regslice_0/zed_s04_regslice_0/zc702_s00_regslice_1_in_context.xdc] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s04_couplers/s04_regslice'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_s04_regslice_0/zed_s04_regslice_0/zc702_s00_regslice_1_in_context.xdc] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s04_couplers/s04_regslice'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_s04_data_fifo_0/zed_s04_data_fifo_0/zc702_s00_data_fifo_1_in_context.xdc] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s04_couplers/s04_data_fifo'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_s04_data_fifo_0/zed_s04_data_fifo_0/zc702_s00_data_fifo_1_in_context.xdc] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s04_couplers/s04_data_fifo'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_s05_regslice_0/zed_s05_regslice_0/zc702_s01_regslice_0_in_context.xdc] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s05_couplers/s05_regslice'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_s05_regslice_0/zed_s05_regslice_0/zc702_s01_regslice_0_in_context.xdc] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s05_couplers/s05_regslice'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_s05_data_fifo_0/zed_s05_data_fifo_0/zc702_s02_data_fifo_0_in_context.xdc] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s05_couplers/s05_data_fifo'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_s05_data_fifo_0/zed_s05_data_fifo_0/zc702_s02_data_fifo_0_in_context.xdc] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s05_couplers/s05_data_fifo'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_m00_data_fifo_0/zed_m00_data_fifo_0/zc702_m00_data_fifo_0_in_context.xdc] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_m00_data_fifo_0/zed_m00_data_fifo_0/zc702_m00_data_fifo_0_in_context.xdc] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_m00_regslice_1/zed_m00_regslice_1/zc702_m00_regslice_1_in_context.xdc] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_regslice'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_m00_regslice_1/zed_m00_regslice_1/zc702_m00_regslice_1_in_context.xdc] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_regslice'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_auto_pc_1/zed_auto_pc_1/zc702_auto_pc_1_in_context.xdc] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_auto_pc_1/zed_auto_pc_1/zc702_auto_pc_1_in_context.xdc] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/auto_pc'
Parsing XDC File [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1134.203 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1134.203 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.409 . Memory (MB): peak = 1134.203 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1134.207 ; gain = 309.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1134.207 ; gain = 309.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 233).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 234).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 235).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 236).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 237).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 238).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 239).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 240).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 241).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 242).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 243).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 244).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 245).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 246).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 247).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 248).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 249).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 250).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 251).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 252).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 253).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 254).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 255).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 256).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 257).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 258).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 259).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 260).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0/zed_ps7_0_in_context.xdc, line 261).
Applied set_property DONT_TOUCH = true for zed_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/ps7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/proc_sys_reset_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/proc_sys_reset_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/proc_sys_reset_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/proc_sys_reset_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/proc_sys_reset_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/dm_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/dm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/dm_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/madd_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/vecmat_mmult_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/madd_1_if. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/vecmat_mmult_1_if. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/axi_ic_ps7_M_AXI_GP0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/axi_ic_ps7_M_AXI_GP0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/axi_ic_ps7_S_AXI_ACP/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/axi_ic_ps7_S_AXI_ACP. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/axis_dwc_dm_0_tx_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/axis_dwc_dm_1_tx_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/axis_dwc_dm_2_rx_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/sds_irq_const. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/axcache_0xE. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/axi_ic_ps7_M_AXI_GP0/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/axi_ic_ps7_M_AXI_GP0/s00_couplers/s00_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/axi_ic_ps7_M_AXI_GP0/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/axi_ic_ps7_M_AXI_GP0/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/axi_ic_ps7_M_AXI_GP0/m01_couplers/m01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/axi_ic_ps7_M_AXI_GP0/m02_couplers/m02_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/axi_ic_ps7_M_AXI_GP0/m03_couplers/m03_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/axi_ic_ps7_M_AXI_GP0/m04_couplers/m04_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/auto_us_df. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/auto_us_df. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/auto_us_df. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/axi_ic_ps7_S_AXI_ACP/s04_couplers/s04_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/axi_ic_ps7_S_AXI_ACP/s04_couplers/s04_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/axi_ic_ps7_S_AXI_ACP/s05_couplers/s05_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/axi_ic_ps7_S_AXI_ACP/s05_couplers/s05_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1134.207 ; gain = 309.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1134.207 ; gain = 309.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1134.207 ; gain = 309.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'zed_i/ps7/FCLK_CLK0' to pin 'zed_i/ps7/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zed_i/clk_wiz_0/clk_in1' to pin 'zed_i/ps7/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zed_i/clk_wiz_0/clk_out1' to pin 'zed_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'zed_i/clk_wiz_0/clk_in1' to 'zed_i/ps7/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zed_i/clk_wiz_0/clk_out2' to pin 'zed_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'zed_i/clk_wiz_0/clk_in1' to 'zed_i/ps7/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zed_i/clk_wiz_0/clk_out3' to pin 'zed_i/clk_wiz_0/bbstub_clk_out3/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'zed_i/clk_wiz_0/clk_in1' to 'zed_i/ps7/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zed_i/clk_wiz_0/clk_out4' to pin 'zed_i/clk_wiz_0/bbstub_clk_out4/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'zed_i/clk_wiz_0/clk_in1' to 'zed_i/ps7/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zed_i/clk_wiz_0/clk_out5' to pin 'zed_i/clk_wiz_0/bbstub_clk_out5/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'zed_i/clk_wiz_0/clk_in1' to 'zed_i/ps7/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'zed_i/clk_wiz_0/clk_out6' to pin 'zed_i/clk_wiz_0/bbstub_clk_out6/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'zed_i/clk_wiz_0/clk_in1' to 'zed_i/ps7/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5819] Moved 8 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 1134.207 ; gain = 309.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 1134.207 ; gain = 309.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1134.207 ; gain = 309.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 1134.207 ; gain = 309.465
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 1134.207 ; gain = 309.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 1134.207 ; gain = 309.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 1134.207 ; gain = 309.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 1134.207 ; gain = 309.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 1134.207 ; gain = 309.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------+----------+
|      |BlackBox name            |Instances |
+------+-------------------------+----------+
|1     |zed_xbar_0               |         1|
|2     |zed_m00_regslice_0       |         1|
|3     |zed_m01_regslice_0       |         1|
|4     |zed_m02_regslice_0       |         1|
|5     |zed_m03_regslice_0       |         1|
|6     |zed_m04_regslice_0       |         1|
|7     |zed_auto_pc_0            |         1|
|8     |zed_s00_data_fifo_0      |         1|
|9     |zed_s00_regslice_0       |         1|
|10    |zed_xbar_1               |         1|
|11    |zed_auto_pc_1            |         1|
|12    |zed_m00_data_fifo_0      |         1|
|13    |zed_m00_regslice_1       |         1|
|14    |zed_auto_us_df_0         |         1|
|15    |zed_s00_regslice_1       |         1|
|16    |zed_auto_us_df_1         |         1|
|17    |zed_s01_regslice_0       |         1|
|18    |zed_auto_us_df_2         |         1|
|19    |zed_s02_regslice_0       |         1|
|20    |zed_s03_data_fifo_0      |         1|
|21    |zed_s03_regslice_0       |         1|
|22    |zed_s04_data_fifo_0      |         1|
|23    |zed_s04_regslice_0       |         1|
|24    |zed_s05_data_fifo_0      |         1|
|25    |zed_s05_regslice_0       |         1|
|26    |zed_axis_dwc_dm_0_tx_0_0 |         1|
|27    |zed_axis_dwc_dm_1_tx_0_0 |         1|
|28    |zed_axis_dwc_dm_2_rx_0_0 |         1|
|29    |zed_clk_wiz_0_0          |         1|
|30    |zed_dm_0_0               |         1|
|31    |zed_dm_1_0               |         1|
|32    |zed_dm_2_0               |         1|
|33    |zed_madd_1_0             |         1|
|34    |zed_madd_1_if_0          |         1|
|35    |zed_proc_sys_reset_0_0   |         1|
|36    |zed_proc_sys_reset_1_0   |         1|
|37    |zed_proc_sys_reset_2_0   |         1|
|38    |zed_proc_sys_reset_3_0   |         1|
|39    |zed_proc_sys_reset_4_0   |         1|
|40    |zed_proc_sys_reset_5_0   |         1|
|41    |zed_ps7_0                |         1|
|42    |zed_vecmat_mmult_1_0     |         1|
|43    |zed_vecmat_mmult_1_if_0  |         1|
+------+-------------------------+----------+

Report Cell Usage: 
+------+-------------------------+------+
|      |Cell                     |Count |
+------+-------------------------+------+
|1     |zed_auto_pc_0            |     1|
|2     |zed_auto_pc_1            |     1|
|3     |zed_auto_us_df_0         |     1|
|4     |zed_auto_us_df_1         |     1|
|5     |zed_auto_us_df_2         |     1|
|6     |zed_axis_dwc_dm_0_tx_0_0 |     1|
|7     |zed_axis_dwc_dm_1_tx_0_0 |     1|
|8     |zed_axis_dwc_dm_2_rx_0_0 |     1|
|9     |zed_clk_wiz_0_0          |     1|
|10    |zed_dm_0_0               |     1|
|11    |zed_dm_1_0               |     1|
|12    |zed_dm_2_0               |     1|
|13    |zed_m00_data_fifo_0      |     1|
|14    |zed_m00_regslice_0       |     1|
|15    |zed_m00_regslice_1       |     1|
|16    |zed_m01_regslice_0       |     1|
|17    |zed_m02_regslice_0       |     1|
|18    |zed_m03_regslice_0       |     1|
|19    |zed_m04_regslice_0       |     1|
|20    |zed_madd_1_0             |     1|
|21    |zed_madd_1_if_0          |     1|
|22    |zed_proc_sys_reset_0_0   |     1|
|23    |zed_proc_sys_reset_1_0   |     1|
|24    |zed_proc_sys_reset_2_0   |     1|
|25    |zed_proc_sys_reset_3_0   |     1|
|26    |zed_proc_sys_reset_4_0   |     1|
|27    |zed_proc_sys_reset_5_0   |     1|
|28    |zed_ps7_0                |     1|
|29    |zed_s00_data_fifo_0      |     1|
|30    |zed_s00_regslice_0       |     1|
|31    |zed_s00_regslice_1       |     1|
|32    |zed_s01_regslice_0       |     1|
|33    |zed_s02_regslice_0       |     1|
|34    |zed_s03_data_fifo_0      |     1|
|35    |zed_s03_regslice_0       |     1|
|36    |zed_s04_data_fifo_0      |     1|
|37    |zed_s04_regslice_0       |     1|
|38    |zed_s05_data_fifo_0      |     1|
|39    |zed_s05_regslice_0       |     1|
|40    |zed_vecmat_mmult_1_0     |     1|
|41    |zed_vecmat_mmult_1_if_0  |     1|
|42    |zed_xbar_0               |     1|
|43    |zed_xbar_1               |     1|
+------+-------------------------+------+

Report Instance Areas: 
+------+-------------------------+---------------------------+------+
|      |Instance                 |Module                     |Cells |
+------+-------------------------+---------------------------+------+
|1     |top                      |                           |  8027|
|2     |  zed_i                  |zed                        |  8027|
|3     |    axcache_0xE          |zed_axcache_0xE_0          |     0|
|4     |    axi_ic_ps7_M_AXI_GP0 |zed_axi_ic_ps7_M_AXI_GP0_0 |  1805|
|5     |      m00_couplers       |m00_couplers_imp_78ZREA    |   152|
|6     |      m01_couplers       |m01_couplers_imp_1JEV113   |   152|
|7     |      m02_couplers       |m02_couplers_imp_XZH261    |   108|
|8     |      m03_couplers       |m03_couplers_imp_1AL9PDO   |   108|
|9     |      m04_couplers       |m04_couplers_imp_1ONJ7J8   |   108|
|10    |      s00_couplers       |s00_couplers_imp_1DPWUA0   |   581|
|11    |    axi_ic_ps7_S_AXI_ACP |zed_axi_ic_ps7_S_AXI_ACP_0 |  3678|
|12    |      m00_couplers       |m00_couplers_imp_DBAVE2    |   836|
|13    |      s00_couplers       |s00_couplers_imp_11FMYJ4   |   448|
|14    |      s01_couplers       |s01_couplers_imp_PDU4ET    |   448|
|15    |      s02_couplers       |s02_couplers_imp_1S0JE3F   |   448|
|16    |      s03_couplers       |s03_couplers_imp_GEL4F2    |   264|
|17    |      s04_couplers       |s04_couplers_imp_JIG9FQ    |   264|
|18    |      s05_couplers       |s05_couplers_imp_177YVR7   |   284|
|19    |    sds_irq_const        |zed_sds_irq_const_0        |     0|
|20    |    xlconcat_0           |zed_xlconcat_0_0           |     0|
+------+-------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 1134.207 ; gain = 309.465
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 32 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1134.207 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 1134.207 ; gain = 309.465
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1145.840 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
163 Infos, 134 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 1150.043 ; gain = 325.301
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1150.043 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/synth_1/zed_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file zed_wrapper_utilization_synth.rpt -pb zed_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 14 22:09:17 2019...
[Thu Mar 14 22:09:19 2019] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:08:53 . Memory (MB): peak = 1470.191 ; gain = 0.000
INFO: [OCL_UTIL] internal step: generating resource usage report 'output/resource.json'
INFO: [OCL_UTIL] internal step: log_generated_reports for synthesis 'output/generated_reports.log'
INFO: [OCL_UTIL] internal step: launched run synth_1
INFO: [OCL_UTIL] internal step: launched run zed_vecmat_mmult_1_0_synth_1
INFO: [OCL_UTIL] internal step: launch_runs impl_1 -to_step write_bitstream 
[Thu Mar 14 22:09:22 2019] Launched impl_1...
Run output will be captured here: C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/impl_1/runme.log
[Thu Mar 14 22:09:22 2019] Waiting for impl_1 to finish...

*** Running vivado
    with args -log zed_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source zed_wrapper.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source zed_wrapper.tcl -notrace
source C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/scripts/_full_init_pre.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Naimu/workspace/lab_2/Release/_sds/iprepo/repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Xilinx/SDx/2018.3/data/ip/xilinx'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/SDx/2018.3/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/.local/dsa/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/SDx/2018.3/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 455.781 ; gain = 204.664
add_files: Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 823.734 ; gain = 367.953
Command: link_design -top zed_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_axis_dwc_dm_0_tx_0_0/zed_axis_dwc_dm_0_tx_0_0.dcp' for cell 'zed_i/axis_dwc_dm_0_tx_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_axis_dwc_dm_1_tx_0_0/zed_axis_dwc_dm_1_tx_0_0.dcp' for cell 'zed_i/axis_dwc_dm_1_tx_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_axis_dwc_dm_2_rx_0_0/zed_axis_dwc_dm_2_rx_0_0.dcp' for cell 'zed_i/axis_dwc_dm_2_rx_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_clk_wiz_0_0/zed_clk_wiz_0_0.dcp' for cell 'zed_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_dm_0_0/zed_dm_0_0.dcp' for cell 'zed_i/dm_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_dm_1_0/zed_dm_1_0.dcp' for cell 'zed_i/dm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_dm_2_0/zed_dm_2_0.dcp' for cell 'zed_i/dm_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_madd_1_0/zed_madd_1_0.dcp' for cell 'zed_i/madd_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_madd_1_if_0/zed_madd_1_if_0.dcp' for cell 'zed_i/madd_1_if'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_0_0/zed_proc_sys_reset_0_0.dcp' for cell 'zed_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_1_0/zed_proc_sys_reset_1_0.dcp' for cell 'zed_i/proc_sys_reset_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_2_0/zed_proc_sys_reset_2_0.dcp' for cell 'zed_i/proc_sys_reset_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_3_0/zed_proc_sys_reset_3_0.dcp' for cell 'zed_i/proc_sys_reset_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_4_0/zed_proc_sys_reset_4_0.dcp' for cell 'zed_i/proc_sys_reset_4'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_5_0/zed_proc_sys_reset_5_0.dcp' for cell 'zed_i/proc_sys_reset_5'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0.dcp' for cell 'zed_i/ps7'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_vecmat_mmult_1_0/zed_vecmat_mmult_1_0.dcp' for cell 'zed_i/vecmat_mmult_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_vecmat_mmult_1_if_0/zed_vecmat_mmult_1_if_0.dcp' for cell 'zed_i/vecmat_mmult_1_if'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_xbar_0/zed_xbar_0.dcp' for cell 'zed_i/axi_ic_ps7_M_AXI_GP0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_m00_regslice_0/zed_m00_regslice_0.dcp' for cell 'zed_i/axi_ic_ps7_M_AXI_GP0/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_m01_regslice_0/zed_m01_regslice_0.dcp' for cell 'zed_i/axi_ic_ps7_M_AXI_GP0/m01_couplers/m01_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_m02_regslice_0/zed_m02_regslice_0.dcp' for cell 'zed_i/axi_ic_ps7_M_AXI_GP0/m02_couplers/m02_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_m03_regslice_0/zed_m03_regslice_0.dcp' for cell 'zed_i/axi_ic_ps7_M_AXI_GP0/m03_couplers/m03_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_m04_regslice_0/zed_m04_regslice_0.dcp' for cell 'zed_i/axi_ic_ps7_M_AXI_GP0/m04_couplers/m04_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_auto_pc_0/zed_auto_pc_0.dcp' for cell 'zed_i/axi_ic_ps7_M_AXI_GP0/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_s00_data_fifo_0/zed_s00_data_fifo_0.dcp' for cell 'zed_i/axi_ic_ps7_M_AXI_GP0/s00_couplers/s00_data_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_s00_regslice_0/zed_s00_regslice_0.dcp' for cell 'zed_i/axi_ic_ps7_M_AXI_GP0/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_xbar_1/zed_xbar_1.dcp' for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_auto_pc_1/zed_auto_pc_1.dcp' for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_m00_data_fifo_0/zed_m00_data_fifo_0.dcp' for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_m00_regslice_1/zed_m00_regslice_1.dcp' for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_auto_us_df_0/zed_auto_us_df_0.dcp' for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/auto_us_df'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_s00_regslice_1/zed_s00_regslice_1.dcp' for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_auto_us_df_1/zed_auto_us_df_1.dcp' for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/auto_us_df'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_s01_regslice_0/zed_s01_regslice_0.dcp' for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_auto_us_df_2/zed_auto_us_df_2.dcp' for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/auto_us_df'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_s02_regslice_0/zed_s02_regslice_0.dcp' for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_s03_data_fifo_0/zed_s03_data_fifo_0.dcp' for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_s03_regslice_0/zed_s03_regslice_0.dcp' for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_s04_data_fifo_0/zed_s04_data_fifo_0.dcp' for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s04_couplers/s04_data_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_s04_regslice_0/zed_s04_regslice_0.dcp' for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s04_couplers/s04_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_s05_data_fifo_0/zed_s05_data_fifo_0.dcp' for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s05_couplers/s05_data_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_s05_regslice_0/zed_s05_regslice_0.dcp' for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s05_couplers/s05_regslice'
INFO: [Netlist 29-17] Analyzing 2241 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. zed_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'zed_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0.xdc] for cell 'zed_i/ps7/inst'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_ps7_0/zed_ps7_0.xdc] for cell 'zed_i/ps7/inst'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_clk_wiz_0_0/zed_clk_wiz_0_0_board.xdc] for cell 'zed_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_clk_wiz_0_0/zed_clk_wiz_0_0_board.xdc] for cell 'zed_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_clk_wiz_0_0/zed_clk_wiz_0_0.xdc] for cell 'zed_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_clk_wiz_0_0/zed_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_clk_wiz_0_0/zed_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1928.785 ; gain = 668.086
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_clk_wiz_0_0/zed_clk_wiz_0_0.xdc] for cell 'zed_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_0_0/zed_proc_sys_reset_0_0_board.xdc] for cell 'zed_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_0_0/zed_proc_sys_reset_0_0_board.xdc] for cell 'zed_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_0_0/zed_proc_sys_reset_0_0.xdc] for cell 'zed_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_0_0/zed_proc_sys_reset_0_0.xdc] for cell 'zed_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_1_0/zed_proc_sys_reset_1_0_board.xdc] for cell 'zed_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_1_0/zed_proc_sys_reset_1_0_board.xdc] for cell 'zed_i/proc_sys_reset_1/U0'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_1_0/zed_proc_sys_reset_1_0.xdc] for cell 'zed_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_1_0/zed_proc_sys_reset_1_0.xdc] for cell 'zed_i/proc_sys_reset_1/U0'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_2_0/zed_proc_sys_reset_2_0_board.xdc] for cell 'zed_i/proc_sys_reset_2/U0'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_2_0/zed_proc_sys_reset_2_0_board.xdc] for cell 'zed_i/proc_sys_reset_2/U0'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_2_0/zed_proc_sys_reset_2_0.xdc] for cell 'zed_i/proc_sys_reset_2/U0'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_2_0/zed_proc_sys_reset_2_0.xdc] for cell 'zed_i/proc_sys_reset_2/U0'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_3_0/zed_proc_sys_reset_3_0_board.xdc] for cell 'zed_i/proc_sys_reset_3/U0'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_3_0/zed_proc_sys_reset_3_0_board.xdc] for cell 'zed_i/proc_sys_reset_3/U0'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_3_0/zed_proc_sys_reset_3_0.xdc] for cell 'zed_i/proc_sys_reset_3/U0'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_3_0/zed_proc_sys_reset_3_0.xdc] for cell 'zed_i/proc_sys_reset_3/U0'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_4_0/zed_proc_sys_reset_4_0_board.xdc] for cell 'zed_i/proc_sys_reset_4/U0'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_4_0/zed_proc_sys_reset_4_0_board.xdc] for cell 'zed_i/proc_sys_reset_4/U0'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_4_0/zed_proc_sys_reset_4_0.xdc] for cell 'zed_i/proc_sys_reset_4/U0'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_4_0/zed_proc_sys_reset_4_0.xdc] for cell 'zed_i/proc_sys_reset_4/U0'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_5_0/zed_proc_sys_reset_5_0_board.xdc] for cell 'zed_i/proc_sys_reset_5/U0'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_5_0/zed_proc_sys_reset_5_0_board.xdc] for cell 'zed_i/proc_sys_reset_5/U0'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_5_0/zed_proc_sys_reset_5_0.xdc] for cell 'zed_i/proc_sys_reset_5/U0'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_proc_sys_reset_5_0/zed_proc_sys_reset_5_0.xdc] for cell 'zed_i/proc_sys_reset_5/U0'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_dm_0_0/zed_dm_0_0.xdc] for cell 'zed_i/dm_0/U0'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_dm_0_0/zed_dm_0_0.xdc] for cell 'zed_i/dm_0/U0'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_dm_1_0/zed_dm_1_0.xdc] for cell 'zed_i/dm_1/U0'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_dm_1_0/zed_dm_1_0.xdc] for cell 'zed_i/dm_1/U0'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_dm_2_0/zed_dm_2_0.xdc] for cell 'zed_i/dm_2/U0'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_dm_2_0/zed_dm_2_0.xdc] for cell 'zed_i/dm_2/U0'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_dm_0_0/zed_dm_0_0_clocks.xdc] for cell 'zed_i/dm_0/U0'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_dm_0_0/zed_dm_0_0_clocks.xdc] for cell 'zed_i/dm_0/U0'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_dm_1_0/zed_dm_1_0_clocks.xdc] for cell 'zed_i/dm_1/U0'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_dm_1_0/zed_dm_1_0_clocks.xdc] for cell 'zed_i/dm_1/U0'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_dm_2_0/zed_dm_2_0_clocks.xdc] for cell 'zed_i/dm_2/U0'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_dm_2_0/zed_dm_2_0_clocks.xdc] for cell 'zed_i/dm_2/U0'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_s00_regslice_0/zed_s00_regslice_0_clocks.xdc] for cell 'zed_i/axi_ic_ps7_M_AXI_GP0/s00_couplers/s00_regslice/inst'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_s00_regslice_0/zed_s00_regslice_0_clocks.xdc] for cell 'zed_i/axi_ic_ps7_M_AXI_GP0/s00_couplers/s00_regslice/inst'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_m00_regslice_0/zed_m00_regslice_0_clocks.xdc] for cell 'zed_i/axi_ic_ps7_M_AXI_GP0/m00_couplers/m00_regslice/inst'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_m00_regslice_0/zed_m00_regslice_0_clocks.xdc] for cell 'zed_i/axi_ic_ps7_M_AXI_GP0/m00_couplers/m00_regslice/inst'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_m01_regslice_0/zed_m01_regslice_0_clocks.xdc] for cell 'zed_i/axi_ic_ps7_M_AXI_GP0/m01_couplers/m01_regslice/inst'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_m01_regslice_0/zed_m01_regslice_0_clocks.xdc] for cell 'zed_i/axi_ic_ps7_M_AXI_GP0/m01_couplers/m01_regslice/inst'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_m02_regslice_0/zed_m02_regslice_0_clocks.xdc] for cell 'zed_i/axi_ic_ps7_M_AXI_GP0/m02_couplers/m02_regslice/inst'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_m02_regslice_0/zed_m02_regslice_0_clocks.xdc] for cell 'zed_i/axi_ic_ps7_M_AXI_GP0/m02_couplers/m02_regslice/inst'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_m03_regslice_0/zed_m03_regslice_0_clocks.xdc] for cell 'zed_i/axi_ic_ps7_M_AXI_GP0/m03_couplers/m03_regslice/inst'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_m03_regslice_0/zed_m03_regslice_0_clocks.xdc] for cell 'zed_i/axi_ic_ps7_M_AXI_GP0/m03_couplers/m03_regslice/inst'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_m04_regslice_0/zed_m04_regslice_0_clocks.xdc] for cell 'zed_i/axi_ic_ps7_M_AXI_GP0/m04_couplers/m04_regslice/inst'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_m04_regslice_0/zed_m04_regslice_0_clocks.xdc] for cell 'zed_i/axi_ic_ps7_M_AXI_GP0/m04_couplers/m04_regslice/inst'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_s00_regslice_1/zed_s00_regslice_1_clocks.xdc] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_regslice/inst'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_s00_regslice_1/zed_s00_regslice_1_clocks.xdc] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/s00_regslice/inst'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_auto_us_df_0/zed_auto_us_df_0_clocks.xdc] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/auto_us_df/inst'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_auto_us_df_0/zed_auto_us_df_0_clocks.xdc] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/auto_us_df/inst'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_s01_regslice_0/zed_s01_regslice_0_clocks.xdc] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_regslice/inst'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_s01_regslice_0/zed_s01_regslice_0_clocks.xdc] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/s01_regslice/inst'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_auto_us_df_1/zed_auto_us_df_1_clocks.xdc] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/auto_us_df/inst'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_auto_us_df_1/zed_auto_us_df_1_clocks.xdc] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/auto_us_df/inst'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_s02_regslice_0/zed_s02_regslice_0_clocks.xdc] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_regslice/inst'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_s02_regslice_0/zed_s02_regslice_0_clocks.xdc] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/s02_regslice/inst'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_auto_us_df_2/zed_auto_us_df_2_clocks.xdc] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/auto_us_df/inst'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_auto_us_df_2/zed_auto_us_df_2_clocks.xdc] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/auto_us_df/inst'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_s03_regslice_0/zed_s03_regslice_0_clocks.xdc] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_regslice/inst'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_s03_regslice_0/zed_s03_regslice_0_clocks.xdc] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_regslice/inst'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_s04_regslice_0/zed_s04_regslice_0_clocks.xdc] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s04_couplers/s04_regslice/inst'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_s04_regslice_0/zed_s04_regslice_0_clocks.xdc] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s04_couplers/s04_regslice/inst'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_s05_regslice_0/zed_s05_regslice_0_clocks.xdc] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s05_couplers/s05_regslice/inst'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_s05_regslice_0/zed_s05_regslice_0_clocks.xdc] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s05_couplers/s05_regslice/inst'
Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_m00_regslice_1/zed_m00_regslice_1_clocks.xdc] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_regslice/inst'
Finished Parsing XDC File [c:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.srcs/sources_1/bd/zed/ip/zed_m00_regslice_1/zed_m00_regslice_1_clocks.xdc] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_regslice/inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/madd_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zed_i/madd_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zed_i/madd_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/madd_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/madd_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zed_i/madd_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zed_i/madd_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/madd_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/madd_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zed_i/madd_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zed_i/madd_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/madd_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/madd_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zed_i/madd_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zed_i/madd_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/madd_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/madd_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zed_i/madd_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zed_i/madd_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/madd_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/madd_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zed_i/madd_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zed_i/madd_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/madd_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/madd_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zed_i/madd_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zed_i/madd_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/madd_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/madd_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zed_i/madd_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zed_i/madd_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/madd_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/madd_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zed_i/madd_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zed_i/madd_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/madd_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/madd_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zed_i/madd_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zed_i/madd_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/madd_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/madd_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zed_i/madd_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zed_i/madd_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/madd_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/madd_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zed_i/madd_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zed_i/madd_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/madd_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/madd_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zed_i/madd_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zed_i/madd_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/madd_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/madd_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zed_i/madd_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zed_i/madd_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/madd_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/madd_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zed_i/madd_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zed_i/madd_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/madd_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/madd_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zed_i/madd_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zed_i/madd_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/madd_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/madd_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zed_i/madd_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zed_i/madd_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/madd_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/madd_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zed_i/madd_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zed_i/madd_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/madd_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/madd_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zed_i/madd_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zed_i/madd_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/madd_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/madd_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zed_i/madd_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zed_i/madd_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/madd_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[2].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[2].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[2].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[2].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zed_i/vecmat_mmult_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zed_i/vecmat_mmult_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zed_i/vecmat_mmult_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zed_i/vecmat_mmult_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zed_i/vecmat_mmult_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zed_i/vecmat_mmult_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zed_i/vecmat_mmult_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zed_i/vecmat_mmult_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[1].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[1].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[1].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[1].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[1].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[1].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[1].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[1].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[2].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[2].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[2].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[2].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[2].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[2].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[2].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[2].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zed_i/vecmat_mmult_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zed_i/vecmat_mmult_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zed_i/vecmat_mmult_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zed_i/vecmat_mmult_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[1].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[1].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[1].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[1].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[2].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[2].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[2].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[2].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zed_i/vecmat_mmult_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zed_i/vecmat_mmult_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zed_i/vecmat_mmult_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zed_i/vecmat_mmult_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[1].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[1].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[1].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[1].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zed_i/axi_ic_ps7_S_AXI_ACP/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zed_i/axi_ic_ps7_S_AXI_ACP/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
INFO: [Vivado 12-3272] Current instance is the top level cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1' of design 'design_1' [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: zed_i/axi_ic_ps7_S_AXI_ACP/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zed_i/madd_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zed_i/madd_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zed_i/madd_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zed_i/madd_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zed_i/madd_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zed_i/madd_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zed_i/madd_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zed_i/madd_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zed_i/madd_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zed_i/madd_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zed_i/madd_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zed_i/madd_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zed_i/madd_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zed_i/madd_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zed_i/madd_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zed_i/madd_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zed_i/madd_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zed_i/madd_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zed_i/madd_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zed_i/madd_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zed_i/axi_ic_ps7_S_AXI_ACP/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[2].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[2].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[1].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[1].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[1].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[1].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[2].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[2].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zed_i/madd_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zed_i/madd_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zed_i/madd_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zed_i/madd_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zed_i/madd_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zed_i/madd_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zed_i/madd_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zed_i/madd_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zed_i/madd_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zed_i/madd_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/adapter_i/cmd_queue/xpm_fifo_async_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[2].in_fifo_i/xpm_fifo_async_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[2].in_fifo_i/xpm_fifo_async_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[1].in_fifo_i/xpm_fifo_async_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[1].in_fifo_i/xpm_fifo_async_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zed_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zed_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zed_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zed_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zed_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zed_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zed_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'zed_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1930.758 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 210 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 183 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 24 instances

105 Infos, 50 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 1930.758 ; gain = 1107.023
source C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/scripts/_full_init_post.tcl
Parsing XDC File [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/output/_user_impl_clk.xdc]
Finished Parsing XDC File [C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/output/_user_impl_clk.xdc]
source C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/scripts/_full_opt_pre.tcl
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1930.758 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 14a255388

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1930.758 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 43 inverter(s) to 347 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1107bebcd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1983.805 ; gain = 8.613
INFO: [Opt 31-389] Phase Retarget created 983 cells and removed 1121 cells
INFO: [Opt 31-1021] In phase Retarget, 192 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 5 load pin(s).
Phase 2 Constant propagation | Checksum: 14ed18e47

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1983.805 ; gain = 8.613
INFO: [Opt 31-389] Phase Constant propagation created 188 cells and removed 1705 cells
INFO: [Opt 31-1021] In phase Constant propagation, 162 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: b6bc405b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1983.805 ; gain = 8.613
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 4099 cells
INFO: [Opt 31-1021] In phase Sweep, 728 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0_BUFG_inst to drive 0 load(s) on clock net zed_i/clk_wiz_0/inst/clk_out1_zed_clk_wiz_0_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 16d4f3000

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1983.805 ; gain = 8.613
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 2628f82b6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1983.805 ; gain = 8.613
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 239d01273

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 1983.805 ; gain = 8.613
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 171 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             983  |            1121  |                                            192  |
|  Constant propagation         |             188  |            1705  |                                            162  |
|  Sweep                        |               0  |            4099  |                                            728  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               2  |                                            171  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.216 . Memory (MB): peak = 1983.805 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 15f46580f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 1983.805 ; gain = 8.613

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.629 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 91 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 24 newly gated: 4 Total Ports: 182
Ending PowerOpt Patch Enables Task | Checksum: 146540217

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.942 . Memory (MB): peak = 2664.676 ; gain = 0.000
Ending Power Optimization Task | Checksum: 146540217

Time (s): cpu = 00:01:08 ; elapsed = 00:00:35 . Memory (MB): peak = 2664.676 ; gain = 680.871

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1127ed425

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2664.676 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 1127ed425

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2664.676 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 2664.676 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1127ed425

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 2664.676 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
134 Infos, 50 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:09 ; elapsed = 00:01:25 . Memory (MB): peak = 2664.676 ; gain = 733.918
source C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/scripts/_full_opt_post.tcl
INFO: [runtcl-4] Executing : report_drc -file zed_wrapper_drc_opted.rpt -pb zed_wrapper_drc_opted.pb -rpx zed_wrapper_drc_opted.rpx
Command: report_drc -file zed_wrapper_drc_opted.rpt -pb zed_wrapper_drc_opted.pb -rpx zed_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/impl_1/zed_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2664.676 ; gain = 0.000
source C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/scripts/_full_place_pre.tcl
CRITICAL WARNING: [Vivado 12-4430] You are lowering the severity from an ERROR. This can potentially lead to board damage or other functionality issues on hardware. If this is not desired, please run 'reset_property SEVERITY [get_drc_checks HDPR-5]' to undo this change.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENBWREN (net: zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I_0) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[0] (net: zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[1] (net: zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[2] (net: zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[3] (net: zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[4] (net: zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[5] (net: zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[6] (net: zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[7] (net: zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_15) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_14) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/madd_1/inst/madd_fadd_32ns_32bkb_U1/a1_madd_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U1/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U10/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U11/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U12/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U13/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U14/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U15/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U16/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U17/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U18/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U19/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U2/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U20/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U21/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U22/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U23/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U24/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U25/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U26/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U27/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U28/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U29/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U3/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U30/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U31/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U32/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U4/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U5/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U6/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U7/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U8/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U9/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 11 Warnings, 33 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 2664.676 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a48639ce

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.140 . Memory (MB): peak = 2664.676 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 2664.676 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b02e7d99

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2664.676 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14816041a

Time (s): cpu = 00:00:49 ; elapsed = 00:00:38 . Memory (MB): peak = 2664.676 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14816041a

Time (s): cpu = 00:00:50 ; elapsed = 00:00:38 . Memory (MB): peak = 2664.676 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 14816041a

Time (s): cpu = 00:00:50 ; elapsed = 00:00:39 . Memory (MB): peak = 2664.676 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1845b644b

Time (s): cpu = 00:00:58 ; elapsed = 00:00:44 . Memory (MB): peak = 2664.676 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 2664.676 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:01  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 19993cf16

Time (s): cpu = 00:02:29 ; elapsed = 00:01:53 . Memory (MB): peak = 2664.676 ; gain = 0.000
Phase 2 Global Placement | Checksum: 11ac416eb

Time (s): cpu = 00:02:37 ; elapsed = 00:02:00 . Memory (MB): peak = 2664.676 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11ac416eb

Time (s): cpu = 00:02:38 ; elapsed = 00:02:00 . Memory (MB): peak = 2664.676 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: fcc3c206

Time (s): cpu = 00:02:53 ; elapsed = 00:02:09 . Memory (MB): peak = 2664.676 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1cbcbabca

Time (s): cpu = 00:02:54 ; elapsed = 00:02:10 . Memory (MB): peak = 2664.676 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c3c9e633

Time (s): cpu = 00:02:54 ; elapsed = 00:02:10 . Memory (MB): peak = 2664.676 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1e2fc53a8

Time (s): cpu = 00:03:14 ; elapsed = 00:02:30 . Memory (MB): peak = 2664.676 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1513c927e

Time (s): cpu = 00:03:16 ; elapsed = 00:02:33 . Memory (MB): peak = 2664.676 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1b851da17

Time (s): cpu = 00:03:17 ; elapsed = 00:02:33 . Memory (MB): peak = 2664.676 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1b851da17

Time (s): cpu = 00:03:17 ; elapsed = 00:02:34 . Memory (MB): peak = 2664.676 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a3aaf9fb

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_CS_fsm_state26, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_NS_fsm125_out, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net zed_i/vecmat_mmult_1/inst/vecmat_mmult_C_m_axi_U/bus_write/buff_wdata/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_CS_fsm_state21, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_CS_fsm_state17, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_CS_fsm_state20, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_CS_fsm_state25, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/ap_CS_fsm_state16, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 8 candidate nets, 0 success, 0 bufg driver replicated, 8 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a3aaf9fb

Time (s): cpu = 00:03:52 ; elapsed = 00:02:58 . Memory (MB): peak = 2664.676 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.778. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: c6ca377e

Time (s): cpu = 00:03:52 ; elapsed = 00:02:59 . Memory (MB): peak = 2664.676 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: c6ca377e

Time (s): cpu = 00:03:52 ; elapsed = 00:02:59 . Memory (MB): peak = 2664.676 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: c6ca377e

Time (s): cpu = 00:03:53 ; elapsed = 00:03:00 . Memory (MB): peak = 2664.676 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: c6ca377e

Time (s): cpu = 00:03:54 ; elapsed = 00:03:01 . Memory (MB): peak = 2664.676 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 2664.676 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 131d7a694

Time (s): cpu = 00:03:54 ; elapsed = 00:03:01 . Memory (MB): peak = 2664.676 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 131d7a694

Time (s): cpu = 00:03:55 ; elapsed = 00:03:02 . Memory (MB): peak = 2664.676 ; gain = 0.000
Ending Placer Task | Checksum: 11bc14d34

Time (s): cpu = 00:03:55 ; elapsed = 00:03:02 . Memory (MB): peak = 2664.676 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
201 Infos, 161 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:03 ; elapsed = 00:03:07 . Memory (MB): peak = 2664.676 ; gain = 0.000
source C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/scripts/_full_place_post.tcl
INFO: [runtcl-4] Executing : report_io -file zed_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 2664.676 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file zed_wrapper_utilization_placed.rpt -pb zed_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file zed_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.314 . Memory (MB): peak = 2664.676 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 22942906 ConstDB: 0 ShapeSum: f92d242e RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 132f6d756

Time (s): cpu = 00:01:04 ; elapsed = 00:00:46 . Memory (MB): peak = 2664.676 ; gain = 0.000
Post Restoration Checksum: NetGraph: 8fceb6ac NumContArr: a32820aa Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 132f6d756

Time (s): cpu = 00:01:04 ; elapsed = 00:00:46 . Memory (MB): peak = 2664.676 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 132f6d756

Time (s): cpu = 00:01:05 ; elapsed = 00:00:47 . Memory (MB): peak = 2664.676 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 132f6d756

Time (s): cpu = 00:01:05 ; elapsed = 00:00:47 . Memory (MB): peak = 2664.676 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 20be1ac2d

Time (s): cpu = 00:01:42 ; elapsed = 00:01:12 . Memory (MB): peak = 2664.676 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.919  | TNS=0.000  | WHS=-0.362 | THS=-899.847|

Phase 2 Router Initialization | Checksum: 16033d129

Time (s): cpu = 00:02:02 ; elapsed = 00:01:27 . Memory (MB): peak = 2840.902 ; gain = 176.227

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 158895442

Time (s): cpu = 00:02:27 ; elapsed = 00:01:41 . Memory (MB): peak = 2840.902 ; gain = 176.227

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4110
 Number of Nodes with overlaps = 351
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.193  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 263431072

Time (s): cpu = 00:03:27 ; elapsed = 00:02:22 . Memory (MB): peak = 2840.902 ; gain = 176.227

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.193  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 123d7079c

Time (s): cpu = 00:03:33 ; elapsed = 00:02:28 . Memory (MB): peak = 2840.902 ; gain = 176.227
Phase 4 Rip-up And Reroute | Checksum: 123d7079c

Time (s): cpu = 00:03:33 ; elapsed = 00:02:28 . Memory (MB): peak = 2840.902 ; gain = 176.227

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 123d7079c

Time (s): cpu = 00:03:33 ; elapsed = 00:02:28 . Memory (MB): peak = 2840.902 ; gain = 176.227

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 123d7079c

Time (s): cpu = 00:03:33 ; elapsed = 00:02:29 . Memory (MB): peak = 2840.902 ; gain = 176.227
Phase 5 Delay and Skew Optimization | Checksum: 123d7079c

Time (s): cpu = 00:03:33 ; elapsed = 00:02:29 . Memory (MB): peak = 2840.902 ; gain = 176.227

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 12a68faae

Time (s): cpu = 00:03:38 ; elapsed = 00:02:32 . Memory (MB): peak = 2840.902 ; gain = 176.227
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.206  | TNS=0.000  | WHS=0.016  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 145004524

Time (s): cpu = 00:03:38 ; elapsed = 00:02:32 . Memory (MB): peak = 2840.902 ; gain = 176.227
Phase 6 Post Hold Fix | Checksum: 145004524

Time (s): cpu = 00:03:38 ; elapsed = 00:02:32 . Memory (MB): peak = 2840.902 ; gain = 176.227

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 13.2046 %
  Global Horizontal Routing Utilization  = 17.4632 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 117b601ca

Time (s): cpu = 00:03:39 ; elapsed = 00:02:33 . Memory (MB): peak = 2840.902 ; gain = 176.227

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 117b601ca

Time (s): cpu = 00:03:39 ; elapsed = 00:02:33 . Memory (MB): peak = 2840.902 ; gain = 176.227

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: ca1d3f52

Time (s): cpu = 00:03:46 ; elapsed = 00:02:41 . Memory (MB): peak = 2840.902 ; gain = 176.227

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.206  | TNS=0.000  | WHS=0.016  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: ca1d3f52

Time (s): cpu = 00:03:47 ; elapsed = 00:02:41 . Memory (MB): peak = 2840.902 ; gain = 176.227
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:47 ; elapsed = 00:02:41 . Memory (MB): peak = 2840.902 ; gain = 176.227

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
218 Infos, 261 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:59 ; elapsed = 00:02:49 . Memory (MB): peak = 2840.902 ; gain = 176.227
source C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/scripts/_full_route_post.tcl
INFO: [OCL_UTIL] clock frequency scaling is disabled for this flow, perform the normal timing check instead
INFO: [OCL_UTIL] get_timing_paths -quiet -slack_lesser_than 0
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 2840.902 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.158 . Memory (MB): peak = 2840.902 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:40 ; elapsed = 00:00:16 . Memory (MB): peak = 2840.902 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/impl_1/zed_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:54 ; elapsed = 00:00:26 . Memory (MB): peak = 2840.902 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file zed_wrapper_drc_routed.rpt -pb zed_wrapper_drc_routed.pb -rpx zed_wrapper_drc_routed.rpx
Command: report_drc -file zed_wrapper_drc_routed.rpt -pb zed_wrapper_drc_routed.pb -rpx zed_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/impl_1/zed_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 2840.902 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file zed_wrapper_methodology_drc_routed.rpt -pb zed_wrapper_methodology_drc_routed.pb -rpx zed_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file zed_wrapper_methodology_drc_routed.rpt -pb zed_wrapper_methodology_drc_routed.pb -rpx zed_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Naimu/workspace/lab_2/Release/_sds/p0/vivado/prj/prj.runs/impl_1/zed_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 2875.457 ; gain = 34.555
INFO: [runtcl-4] Executing : report_power -file zed_wrapper_power_routed.rpt -pb zed_wrapper_power_summary_routed.pb -rpx zed_wrapper_power_routed.rpx
Command: report_power -file zed_wrapper_power_routed.rpt -pb zed_wrapper_power_summary_routed.pb -rpx zed_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
230 Infos, 262 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 2932.348 ; gain = 56.891
INFO: [runtcl-4] Executing : report_route_status -file zed_wrapper_route_status.rpt -pb zed_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file zed_wrapper_timing_summary_routed.rpt -pb zed_wrapper_timing_summary_routed.pb -rpx zed_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [runtcl-4] Executing : report_incremental_reuse -file zed_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file zed_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file zed_wrapper_bus_skew_routed.rpt -pb zed_wrapper_bus_skew_routed.pb -rpx zed_wrapper_bus_skew_routed.rpx
INFO: [Memdata 28-167] Found XPM memory block zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[2].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[2].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[1].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[1].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zed_i/vecmat_mmult_1_if/inst/scalar_i/INSCALAR_REG_GEN[0].in_fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zed_i/vecmat_mmult_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zed_i/vecmat_mmult_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <zed_i/madd_1_if/inst/out_fifo_args_i/OUT_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zed_i/madd_1_if>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <zed_i/madd_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[1].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zed_i/madd_1_if>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <zed_i/madd_1_if/inst/in_fifo_args_i/IN_FIFO_GEN[0].axis_fifo_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zed_i/madd_1_if>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block zed_i/madd_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zed_i/madd_1_if/inst/adapter_i/done_queue/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zed_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zed_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <zed_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zed_i/dm_2>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <zed_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zed_i/dm_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <zed_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zed_i/dm_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force zed_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/madd_1/inst/madd_fadd_32ns_32bkb_U1/a1_madd_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/madd_1/inst/madd_fadd_32ns_32bkb_U1/a1_madd_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/madd_1/inst/madd_fadd_32ns_32bkb_U1/a1_madd_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/madd_1/inst/madd_fadd_32ns_32bkb_U1/a1_madd_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/madd_1/inst/madd_fadd_32ns_32bkb_U1/a1_madd_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/madd_1/inst/madd_fadd_32ns_32bkb_U1/a1_madd_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/madd_1/inst/madd_fadd_32ns_32bkb_U1/a1_madd_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input zed_i/madd_1/inst/madd_fadd_32ns_32bkb_U1/a1_madd_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U1/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U1/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U1/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U1/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U1/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U1/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U1/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U1/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U10/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U10/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U10/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U10/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U10/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U10/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U10/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U10/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U11/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U11/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U11/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U11/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U11/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U11/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U11/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U11/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U12/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U12/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U12/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U12/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U12/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U12/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U12/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U12/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U13/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U13/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U13/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U13/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U13/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U13/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U13/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U13/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U14/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U14/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U14/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U14/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U14/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U14/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U14/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U14/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U15/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U15/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U15/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U15/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U15/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U15/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U15/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U15/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U16/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U16/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U16/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U16/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U16/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U16/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U16/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U16/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U17/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U17/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U17/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U17/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U17/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U17/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U17/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U17/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U18/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U18/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U18/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U18/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U18/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U18/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U18/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U18/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U19/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U19/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U19/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U19/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U19/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U19/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U19/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U19/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U2/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U2/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U2/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U2/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U2/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U2/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U2/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U2/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U20/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U20/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U20/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U20/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U20/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U20/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U20/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U20/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U21/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U21/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U21/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U21/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U21/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U21/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U21/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U21/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U22/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U22/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U22/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U22/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U22/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U22/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U22/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U22/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U23/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U23/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U23/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U23/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U23/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U23/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U23/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U23/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U24/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U24/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U24/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U24/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U24/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U24/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U24/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U24/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U25/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U25/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U25/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U25/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U25/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U25/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U25/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U25/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U26/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U26/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U26/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U26/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U26/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U26/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U26/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U26/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U27/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U27/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U27/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U27/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U27/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U27/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U27/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U27/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U28/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U28/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U28/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U28/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U28/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U28/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U28/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U28/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U29/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U29/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U29/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U29/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U29/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U29/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U29/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U29/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U3/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U3/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U3/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U3/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U3/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U3/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U3/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U3/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U30/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U30/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U30/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U30/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U30/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U30/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U30/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U30/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC DPIP-1' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/madd_1/inst/madd_fadd_32ns_32bkb_U1/a1_madd_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output zed_i/madd_1/inst/madd_fadd_32ns_32bkb_U1/a1_madd_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U1/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U1/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U10/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U10/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U11/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U11/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U12/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U12/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U13/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U13/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U14/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U14/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U15/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U15/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U16/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U16/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U17/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U17/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U18/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U18/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U19/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U19/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U2/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U2/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U20/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U20/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U21/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U21/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U22/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U22/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U23/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U23/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U24/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U24/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U25/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U25/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U26/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U26/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U27/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U27/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U28/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U28/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U29/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U29/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U3/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U3/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U30/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U30/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U31/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U31/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U32/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U32/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U4/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U4/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U5/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U5/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U6/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U6/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U7/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U7/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U8/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U8/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U9/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U9/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U33/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U33/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U33/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U33/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U33/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U33/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U33/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U33/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U34/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U34/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U34/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U34/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U34/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U34/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U34/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U34/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U35/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U35/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U35/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U35/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U35/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U35/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U35/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U35/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U36/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U36/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U36/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U36/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U36/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U36/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U36/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U36/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U37/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U37/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U37/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U37/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U37/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U37/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U37/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U37/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U38/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U38/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U38/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U38/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U38/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U38/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U38/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U38/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U39/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U39/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U39/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U39/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U39/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U39/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U39/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U39/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U40/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U40/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U40/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U40/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U40/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U40/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U40/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U40/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U41/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U41/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U41/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U41/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U41/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U41/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U41/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U41/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U42/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U42/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U42/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U42/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U42/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U42/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U42/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U42/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U43/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U43/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U43/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U43/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U43/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U43/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U43/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U43/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U44/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U44/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U44/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U44/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U44/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U44/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U44/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U44/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U45/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U45/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U45/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U45/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U45/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U45/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U45/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U45/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U46/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U46/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U46/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U46/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U46/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U46/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U46/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U46/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U47/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U47/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U47/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U47/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U47/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U47/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U47/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U47/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U48/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U48/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U48/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U48/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U48/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U48/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U48/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U48/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U49/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U49/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U49/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U49/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U49/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U49/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
INFO: [Common 17-14] Message 'DRC DPOP-1' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zed_i/madd_1/inst/madd_fadd_32ns_32bkb_U1/a1_madd_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage zed_i/madd_1/inst/madd_fadd_32ns_32bkb_U1/a1_madd_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U1/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U1/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U10/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U10/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U11/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U11/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U12/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U12/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U13/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U13/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U14/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U14/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U15/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U15/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U16/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U16/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U17/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U17/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U18/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U18/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U19/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U19/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U2/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U2/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U20/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U20/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U21/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U21/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U22/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U22/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U23/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U23/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U24/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U24/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U25/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U25/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U26/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U26/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U27/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U27/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U28/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U28/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U29/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U29/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U3/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U3/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U30/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U30/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U31/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U31/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U32/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U32/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U4/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U4/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U5/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U5/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U6/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U6/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U7/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U7/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U8/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U8/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U9/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U9/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U33/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U33/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U34/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U34/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U35/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U35/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U36/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U36/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U37/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U37/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U38/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U38/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U39/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U39/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U40/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U40/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U41/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U41/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U42/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U42/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U43/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U43/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U44/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U44/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U45/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U45/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U46/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U46/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U47/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U47/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U48/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U48/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U49/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U49/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U50/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U50/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U51/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U51/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U52/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U52/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U53/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U53/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U54/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U54/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U55/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U55/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U56/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U56/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U57/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U57/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U58/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U58/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U59/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U59/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U60/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U60/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U61/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U61/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U62/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U62/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U63/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U63/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U64/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U64/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENBWREN (net: zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I_0) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[0] (net: zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[1] (net: zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[2] (net: zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[3] (net: zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[4] (net: zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[5] (net: zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[6] (net: zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[7] (net: zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_15) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_14) which is driven by a register (zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 140 net(s) have no routable loads. The problem bus(es) and/or net(s) are zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zed_i/axi_ic_ps7_S_AXI_ACP/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zed_i/axi_ic_ps7_S_AXI_ACP/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zed_i/axi_ic_ps7_S_AXI_ACP/s04_couplers/s04_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zed_i/axi_ic_ps7_S_AXI_ACP/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i... and (the first 15 of 140 listed).
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/madd_1/inst/madd_fadd_32ns_32bkb_U1/a1_madd_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U1/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U10/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U11/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U12/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U13/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U14/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U15/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U16/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U17/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U18/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U19/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U2/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U20/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U21/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U22/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U23/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U24/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U25/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U26/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U27/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U28/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U29/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U3/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U30/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U31/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U32/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U4/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U5/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U6/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U7/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U8/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U9/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U33/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U33/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U33/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U34/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U34/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U34/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U35/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U35/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U35/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U36/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U36/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U36/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U37/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U37/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U37/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U38/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U38/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U38/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U39/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U39/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U39/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U40/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U40/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U40/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U41/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U41/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U41/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U42/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U42/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U42/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U43/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U43/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U43/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U44/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U44/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U44/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U45/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U45/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U45/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U46/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U46/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U46/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U47/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U47/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U47/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U48/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U48/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U48/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U49/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U49/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U49/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U50/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U50/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U50/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U51/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U51/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U51/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U52/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U52/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U52/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U53/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U53/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U53/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U54/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U54/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U54/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U55/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Common 17-14] Message 'DRC AVAL-4' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U33/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U34/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U35/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U36/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U37/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U38/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U39/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U40/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U41/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U42/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U43/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U44/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U45/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U46/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U47/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U48/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U49/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U50/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U51/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U52/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U53/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U54/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U55/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U56/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U57/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U58/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U59/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U60/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U61/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U62/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U63/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_fmulcud_U64/a2_vecmat_mmult_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (zed_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (zed_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (zed_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (zed_i/axi_ic_ps7_S_AXI_ACP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (zed_i/axi_ic_ps7_S_AXI_ACP/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (zed_i/axi_ic_ps7_S_AXI_ACP/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (zed_i/dm_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (zed_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (zed_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/madd_1/inst/madd_fadd_32ns_32bkb_U1/a1_madd_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U1/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U10/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U11/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U12/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U13/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U14/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U15/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U16/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U17/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U18/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U19/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U2/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U20/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U21/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U22/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U23/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U24/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U25/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U26/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U27/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U28/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U29/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U3/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U30/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U31/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U32/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U4/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U5/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U6/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U7/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U8/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U9/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 498 Warnings, 207 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./zed_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
439 Infos, 639 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:25 ; elapsed = 00:00:57 . Memory (MB): peak = 3351.668 ; gain = 407.137
INFO: [Common 17-206] Exiting Vivado at Thu Mar 14 22:21:49 2019...
[Thu Mar 14 22:21:54 2019] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:12:32 . Memory (MB): peak = 1470.191 ; gain = 0.000
INFO: [OCL_UTIL] internal step: log_generated_reports for implementation 'output/generated_reports.log'
INFO: [Common 17-206] Exiting Vivado at Thu Mar 14 22:21:55 2019...
_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U7/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U8/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: zed_i/vecmat_mmult_1/inst/grp_matxvec_fu_481/vecmat_mmult_faddbkb_U9/a2_vecmat_mmult_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 498 Warnings, 207 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./zed_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
439 Infos, 639 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:25 ; elapsed = 00:00:57 . Memory (MB): peak = 3351.668 ; gain = 407.137
INFO: [Common 17-206] Exiting Vivado at Thu Mar 14 22:21:49 2019...
[Thu Mar 14 22:21:54 2019] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:12:32 . Memory (MB): peak = 1470.191 ; gain = 0.000
INFO: [OCL_UTIL] internal step: log_generated_reports for implementation 'output/generated_reports.log'
INFO: [Common 17-206] Exiting Vivado at Thu Mar 14 22:21:55 2019...
