`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 21.15-s080_1
// Generated on: Jun  9 2025 16:47:20 CST (Jun  9 2025 08:47:20 UTC)

module dut_GreaterThanEQ_1U_181_1(in1, out1);
  input [7:0] in1;
  output out1;
  wire [7:0] in1;
  wire out1;
  wire gte_15_26_n_0, gte_15_26_n_1, gte_15_26_n_2;
  NAND2BX4 gte_15_26_g112(.AN (in1[2]), .B (gte_15_26_n_1), .Y
       (gte_15_26_n_2));
  NOR2X6 gte_15_26_g114(.A (in1[4]), .B (in1[3]), .Y (gte_15_26_n_1));
  OR2XL gte_15_26_g2(.A (in1[7]), .B (in1[6]), .Y (gte_15_26_n_0));
  AOI21X2 g2(.A0 (in1[5]), .A1 (gte_15_26_n_2), .B0 (gte_15_26_n_0), .Y
       (out1));
endmodule


