# Reading C:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do Negator_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Joshua/Documents/SophomoreYear/Spring/LogicDesign/Lab3 {C:/Users/Joshua/Documents/SophomoreYear/Spring/LogicDesign/Lab3/BusMux.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module BusMux
# 
# Top level modules:
# 	BusMux
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Joshua/Documents/SophomoreYear/Spring/LogicDesign/Lab3 {C:/Users/Joshua/Documents/SophomoreYear/Spring/LogicDesign/Lab3/BusMuxTestBench.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module BusMuxTestBench
# 
# Top level modules:
# 	BusMuxTestBench
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  BusMuxTestBench
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps BusMuxTestBench 
# Loading work.BusMuxTestBench
# Loading work.BusMux
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
