
Lekcja16_IR_NEC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000075cc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000224  0800775c  0800775c  0001775c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007980  08007980  00020088  2**0
                  CONTENTS
  4 .ARM          00000008  08007980  08007980  00017980  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007988  08007988  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007988  08007988  00017988  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800798c  0800798c  0001798c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  08007990  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000027c  20000088  08007a18  00020088  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000304  08007a18  00020304  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 12 .debug_info   000132b1  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a18  00000000  00000000  00033369  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001098  00000000  00000000  00035d88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f60  00000000  00000000  00036e20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000288f1  00000000  00000000  00037d80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014b68  00000000  00000000  00060671  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f5dfb  00000000  00000000  000751d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0016afd4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004c30  00000000  00000000  0016b024  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000088 	.word	0x20000088
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007744 	.word	0x08007744

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000008c 	.word	0x2000008c
 80001cc:	08007744 	.word	0x08007744

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b974 	b.w	8000570 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468e      	mov	lr, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14d      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4694      	mov	ip, r2
 80002b2:	d969      	bls.n	8000388 <__udivmoddi4+0xe8>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b152      	cbz	r2, 80002d0 <__udivmoddi4+0x30>
 80002ba:	fa01 f302 	lsl.w	r3, r1, r2
 80002be:	f1c2 0120 	rsb	r1, r2, #32
 80002c2:	fa20 f101 	lsr.w	r1, r0, r1
 80002c6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ca:	ea41 0e03 	orr.w	lr, r1, r3
 80002ce:	4094      	lsls	r4, r2
 80002d0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002d4:	0c21      	lsrs	r1, r4, #16
 80002d6:	fbbe f6f8 	udiv	r6, lr, r8
 80002da:	fa1f f78c 	uxth.w	r7, ip
 80002de:	fb08 e316 	mls	r3, r8, r6, lr
 80002e2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002e6:	fb06 f107 	mul.w	r1, r6, r7
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f6:	f080 811f 	bcs.w	8000538 <__udivmoddi4+0x298>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 811c 	bls.w	8000538 <__udivmoddi4+0x298>
 8000300:	3e02      	subs	r6, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a5b      	subs	r3, r3, r1
 8000306:	b2a4      	uxth	r4, r4
 8000308:	fbb3 f0f8 	udiv	r0, r3, r8
 800030c:	fb08 3310 	mls	r3, r8, r0, r3
 8000310:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000314:	fb00 f707 	mul.w	r7, r0, r7
 8000318:	42a7      	cmp	r7, r4
 800031a:	d90a      	bls.n	8000332 <__udivmoddi4+0x92>
 800031c:	eb1c 0404 	adds.w	r4, ip, r4
 8000320:	f100 33ff 	add.w	r3, r0, #4294967295
 8000324:	f080 810a 	bcs.w	800053c <__udivmoddi4+0x29c>
 8000328:	42a7      	cmp	r7, r4
 800032a:	f240 8107 	bls.w	800053c <__udivmoddi4+0x29c>
 800032e:	4464      	add	r4, ip
 8000330:	3802      	subs	r0, #2
 8000332:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000336:	1be4      	subs	r4, r4, r7
 8000338:	2600      	movs	r6, #0
 800033a:	b11d      	cbz	r5, 8000344 <__udivmoddi4+0xa4>
 800033c:	40d4      	lsrs	r4, r2
 800033e:	2300      	movs	r3, #0
 8000340:	e9c5 4300 	strd	r4, r3, [r5]
 8000344:	4631      	mov	r1, r6
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0xc2>
 800034e:	2d00      	cmp	r5, #0
 8000350:	f000 80ef 	beq.w	8000532 <__udivmoddi4+0x292>
 8000354:	2600      	movs	r6, #0
 8000356:	e9c5 0100 	strd	r0, r1, [r5]
 800035a:	4630      	mov	r0, r6
 800035c:	4631      	mov	r1, r6
 800035e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000362:	fab3 f683 	clz	r6, r3
 8000366:	2e00      	cmp	r6, #0
 8000368:	d14a      	bne.n	8000400 <__udivmoddi4+0x160>
 800036a:	428b      	cmp	r3, r1
 800036c:	d302      	bcc.n	8000374 <__udivmoddi4+0xd4>
 800036e:	4282      	cmp	r2, r0
 8000370:	f200 80f9 	bhi.w	8000566 <__udivmoddi4+0x2c6>
 8000374:	1a84      	subs	r4, r0, r2
 8000376:	eb61 0303 	sbc.w	r3, r1, r3
 800037a:	2001      	movs	r0, #1
 800037c:	469e      	mov	lr, r3
 800037e:	2d00      	cmp	r5, #0
 8000380:	d0e0      	beq.n	8000344 <__udivmoddi4+0xa4>
 8000382:	e9c5 4e00 	strd	r4, lr, [r5]
 8000386:	e7dd      	b.n	8000344 <__udivmoddi4+0xa4>
 8000388:	b902      	cbnz	r2, 800038c <__udivmoddi4+0xec>
 800038a:	deff      	udf	#255	; 0xff
 800038c:	fab2 f282 	clz	r2, r2
 8000390:	2a00      	cmp	r2, #0
 8000392:	f040 8092 	bne.w	80004ba <__udivmoddi4+0x21a>
 8000396:	eba1 010c 	sub.w	r1, r1, ip
 800039a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800039e:	fa1f fe8c 	uxth.w	lr, ip
 80003a2:	2601      	movs	r6, #1
 80003a4:	0c20      	lsrs	r0, r4, #16
 80003a6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003aa:	fb07 1113 	mls	r1, r7, r3, r1
 80003ae:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003b2:	fb0e f003 	mul.w	r0, lr, r3
 80003b6:	4288      	cmp	r0, r1
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x12c>
 80003ba:	eb1c 0101 	adds.w	r1, ip, r1
 80003be:	f103 38ff 	add.w	r8, r3, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x12a>
 80003c4:	4288      	cmp	r0, r1
 80003c6:	f200 80cb 	bhi.w	8000560 <__udivmoddi4+0x2c0>
 80003ca:	4643      	mov	r3, r8
 80003cc:	1a09      	subs	r1, r1, r0
 80003ce:	b2a4      	uxth	r4, r4
 80003d0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003d4:	fb07 1110 	mls	r1, r7, r0, r1
 80003d8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003dc:	fb0e fe00 	mul.w	lr, lr, r0
 80003e0:	45a6      	cmp	lr, r4
 80003e2:	d908      	bls.n	80003f6 <__udivmoddi4+0x156>
 80003e4:	eb1c 0404 	adds.w	r4, ip, r4
 80003e8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003ec:	d202      	bcs.n	80003f4 <__udivmoddi4+0x154>
 80003ee:	45a6      	cmp	lr, r4
 80003f0:	f200 80bb 	bhi.w	800056a <__udivmoddi4+0x2ca>
 80003f4:	4608      	mov	r0, r1
 80003f6:	eba4 040e 	sub.w	r4, r4, lr
 80003fa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003fe:	e79c      	b.n	800033a <__udivmoddi4+0x9a>
 8000400:	f1c6 0720 	rsb	r7, r6, #32
 8000404:	40b3      	lsls	r3, r6
 8000406:	fa22 fc07 	lsr.w	ip, r2, r7
 800040a:	ea4c 0c03 	orr.w	ip, ip, r3
 800040e:	fa20 f407 	lsr.w	r4, r0, r7
 8000412:	fa01 f306 	lsl.w	r3, r1, r6
 8000416:	431c      	orrs	r4, r3
 8000418:	40f9      	lsrs	r1, r7
 800041a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800041e:	fa00 f306 	lsl.w	r3, r0, r6
 8000422:	fbb1 f8f9 	udiv	r8, r1, r9
 8000426:	0c20      	lsrs	r0, r4, #16
 8000428:	fa1f fe8c 	uxth.w	lr, ip
 800042c:	fb09 1118 	mls	r1, r9, r8, r1
 8000430:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000434:	fb08 f00e 	mul.w	r0, r8, lr
 8000438:	4288      	cmp	r0, r1
 800043a:	fa02 f206 	lsl.w	r2, r2, r6
 800043e:	d90b      	bls.n	8000458 <__udivmoddi4+0x1b8>
 8000440:	eb1c 0101 	adds.w	r1, ip, r1
 8000444:	f108 3aff 	add.w	sl, r8, #4294967295
 8000448:	f080 8088 	bcs.w	800055c <__udivmoddi4+0x2bc>
 800044c:	4288      	cmp	r0, r1
 800044e:	f240 8085 	bls.w	800055c <__udivmoddi4+0x2bc>
 8000452:	f1a8 0802 	sub.w	r8, r8, #2
 8000456:	4461      	add	r1, ip
 8000458:	1a09      	subs	r1, r1, r0
 800045a:	b2a4      	uxth	r4, r4
 800045c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000460:	fb09 1110 	mls	r1, r9, r0, r1
 8000464:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000468:	fb00 fe0e 	mul.w	lr, r0, lr
 800046c:	458e      	cmp	lr, r1
 800046e:	d908      	bls.n	8000482 <__udivmoddi4+0x1e2>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f100 34ff 	add.w	r4, r0, #4294967295
 8000478:	d26c      	bcs.n	8000554 <__udivmoddi4+0x2b4>
 800047a:	458e      	cmp	lr, r1
 800047c:	d96a      	bls.n	8000554 <__udivmoddi4+0x2b4>
 800047e:	3802      	subs	r0, #2
 8000480:	4461      	add	r1, ip
 8000482:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000486:	fba0 9402 	umull	r9, r4, r0, r2
 800048a:	eba1 010e 	sub.w	r1, r1, lr
 800048e:	42a1      	cmp	r1, r4
 8000490:	46c8      	mov	r8, r9
 8000492:	46a6      	mov	lr, r4
 8000494:	d356      	bcc.n	8000544 <__udivmoddi4+0x2a4>
 8000496:	d053      	beq.n	8000540 <__udivmoddi4+0x2a0>
 8000498:	b15d      	cbz	r5, 80004b2 <__udivmoddi4+0x212>
 800049a:	ebb3 0208 	subs.w	r2, r3, r8
 800049e:	eb61 010e 	sbc.w	r1, r1, lr
 80004a2:	fa01 f707 	lsl.w	r7, r1, r7
 80004a6:	fa22 f306 	lsr.w	r3, r2, r6
 80004aa:	40f1      	lsrs	r1, r6
 80004ac:	431f      	orrs	r7, r3
 80004ae:	e9c5 7100 	strd	r7, r1, [r5]
 80004b2:	2600      	movs	r6, #0
 80004b4:	4631      	mov	r1, r6
 80004b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	40d8      	lsrs	r0, r3
 80004c0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c4:	fa21 f303 	lsr.w	r3, r1, r3
 80004c8:	4091      	lsls	r1, r2
 80004ca:	4301      	orrs	r1, r0
 80004cc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d0:	fa1f fe8c 	uxth.w	lr, ip
 80004d4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004d8:	fb07 3610 	mls	r6, r7, r0, r3
 80004dc:	0c0b      	lsrs	r3, r1, #16
 80004de:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004e2:	fb00 f60e 	mul.w	r6, r0, lr
 80004e6:	429e      	cmp	r6, r3
 80004e8:	fa04 f402 	lsl.w	r4, r4, r2
 80004ec:	d908      	bls.n	8000500 <__udivmoddi4+0x260>
 80004ee:	eb1c 0303 	adds.w	r3, ip, r3
 80004f2:	f100 38ff 	add.w	r8, r0, #4294967295
 80004f6:	d22f      	bcs.n	8000558 <__udivmoddi4+0x2b8>
 80004f8:	429e      	cmp	r6, r3
 80004fa:	d92d      	bls.n	8000558 <__udivmoddi4+0x2b8>
 80004fc:	3802      	subs	r0, #2
 80004fe:	4463      	add	r3, ip
 8000500:	1b9b      	subs	r3, r3, r6
 8000502:	b289      	uxth	r1, r1
 8000504:	fbb3 f6f7 	udiv	r6, r3, r7
 8000508:	fb07 3316 	mls	r3, r7, r6, r3
 800050c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000510:	fb06 f30e 	mul.w	r3, r6, lr
 8000514:	428b      	cmp	r3, r1
 8000516:	d908      	bls.n	800052a <__udivmoddi4+0x28a>
 8000518:	eb1c 0101 	adds.w	r1, ip, r1
 800051c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000520:	d216      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 8000522:	428b      	cmp	r3, r1
 8000524:	d914      	bls.n	8000550 <__udivmoddi4+0x2b0>
 8000526:	3e02      	subs	r6, #2
 8000528:	4461      	add	r1, ip
 800052a:	1ac9      	subs	r1, r1, r3
 800052c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000530:	e738      	b.n	80003a4 <__udivmoddi4+0x104>
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e705      	b.n	8000344 <__udivmoddi4+0xa4>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e3      	b.n	8000304 <__udivmoddi4+0x64>
 800053c:	4618      	mov	r0, r3
 800053e:	e6f8      	b.n	8000332 <__udivmoddi4+0x92>
 8000540:	454b      	cmp	r3, r9
 8000542:	d2a9      	bcs.n	8000498 <__udivmoddi4+0x1f8>
 8000544:	ebb9 0802 	subs.w	r8, r9, r2
 8000548:	eb64 0e0c 	sbc.w	lr, r4, ip
 800054c:	3801      	subs	r0, #1
 800054e:	e7a3      	b.n	8000498 <__udivmoddi4+0x1f8>
 8000550:	4646      	mov	r6, r8
 8000552:	e7ea      	b.n	800052a <__udivmoddi4+0x28a>
 8000554:	4620      	mov	r0, r4
 8000556:	e794      	b.n	8000482 <__udivmoddi4+0x1e2>
 8000558:	4640      	mov	r0, r8
 800055a:	e7d1      	b.n	8000500 <__udivmoddi4+0x260>
 800055c:	46d0      	mov	r8, sl
 800055e:	e77b      	b.n	8000458 <__udivmoddi4+0x1b8>
 8000560:	3b02      	subs	r3, #2
 8000562:	4461      	add	r1, ip
 8000564:	e732      	b.n	80003cc <__udivmoddi4+0x12c>
 8000566:	4630      	mov	r0, r6
 8000568:	e709      	b.n	800037e <__udivmoddi4+0xde>
 800056a:	4464      	add	r4, ip
 800056c:	3802      	subs	r0, #2
 800056e:	e742      	b.n	80003f6 <__udivmoddi4+0x156>

08000570 <__aeabi_idiv0>:
 8000570:	4770      	bx	lr
 8000572:	bf00      	nop

08000574 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	b082      	sub	sp, #8
 8000578:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800057a:	4b0c      	ldr	r3, [pc, #48]	; (80005ac <MX_DMA_Init+0x38>)
 800057c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800057e:	4a0b      	ldr	r2, [pc, #44]	; (80005ac <MX_DMA_Init+0x38>)
 8000580:	f043 0301 	orr.w	r3, r3, #1
 8000584:	6493      	str	r3, [r2, #72]	; 0x48
 8000586:	4b09      	ldr	r3, [pc, #36]	; (80005ac <MX_DMA_Init+0x38>)
 8000588:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800058a:	f003 0301 	and.w	r3, r3, #1
 800058e:	607b      	str	r3, [r7, #4]
 8000590:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8000592:	2200      	movs	r2, #0
 8000594:	2100      	movs	r1, #0
 8000596:	2010      	movs	r0, #16
 8000598:	f001 fbbd 	bl	8001d16 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 800059c:	2010      	movs	r0, #16
 800059e:	f001 fbd6 	bl	8001d4e <HAL_NVIC_EnableIRQ>

}
 80005a2:	bf00      	nop
 80005a4:	3708      	adds	r7, #8
 80005a6:	46bd      	mov	sp, r7
 80005a8:	bd80      	pop	{r7, pc}
 80005aa:	bf00      	nop
 80005ac:	40021000 	.word	0x40021000

080005b0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80005b0:	b480      	push	{r7}
 80005b2:	b083      	sub	sp, #12
 80005b4:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005b6:	4b09      	ldr	r3, [pc, #36]	; (80005dc <MX_GPIO_Init+0x2c>)
 80005b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005ba:	4a08      	ldr	r2, [pc, #32]	; (80005dc <MX_GPIO_Init+0x2c>)
 80005bc:	f043 0301 	orr.w	r3, r3, #1
 80005c0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80005c2:	4b06      	ldr	r3, [pc, #24]	; (80005dc <MX_GPIO_Init+0x2c>)
 80005c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005c6:	f003 0301 	and.w	r3, r3, #1
 80005ca:	607b      	str	r3, [r7, #4]
 80005cc:	687b      	ldr	r3, [r7, #4]

}
 80005ce:	bf00      	nop
 80005d0:	370c      	adds	r7, #12
 80005d2:	46bd      	mov	sp, r7
 80005d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop
 80005dc:	40021000 	.word	0x40021000

080005e0 <calc_pulse>:

static volatile uint32_t received_value;
static int received_bits;

static pulse_t calc_pulse(uint32_t time)
{
 80005e0:	b480      	push	{r7}
 80005e2:	b083      	sub	sp, #12
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	6078      	str	r0, [r7, #4]
	if (time < 250)
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	2bf9      	cmp	r3, #249	; 0xf9
 80005ec:	d801      	bhi.n	80005f2 <calc_pulse+0x12>
		return PULSE_ERROR;
 80005ee:	2305      	movs	r3, #5
 80005f0:	e021      	b.n	8000636 <calc_pulse+0x56>
	else if (time < 1200)
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 80005f8:	d201      	bcs.n	80005fe <calc_pulse+0x1e>
		return PULSE_SHORT;
 80005fa:	2304      	movs	r3, #4
 80005fc:	e01b      	b.n	8000636 <calc_pulse+0x56>
	else if (time < 2000)
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8000604:	d201      	bcs.n	800060a <calc_pulse+0x2a>
		return PULSE_LONG;
 8000606:	2303      	movs	r3, #3
 8000608:	e015      	b.n	8000636 <calc_pulse+0x56>
	else if (time < 3000)
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8000610:	4293      	cmp	r3, r2
 8000612:	d801      	bhi.n	8000618 <calc_pulse+0x38>
		return PULSE_2MS;
 8000614:	2302      	movs	r3, #2
 8000616:	e00e      	b.n	8000636 <calc_pulse+0x56>
	else if (time < 6000)
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	f241 726f 	movw	r2, #5999	; 0x176f
 800061e:	4293      	cmp	r3, r2
 8000620:	d801      	bhi.n	8000626 <calc_pulse+0x46>
		return PULSE_4MS;
 8000622:	2301      	movs	r3, #1
 8000624:	e007      	b.n	8000636 <calc_pulse+0x56>
	else if (time < 12000)
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	f642 62df 	movw	r2, #11999	; 0x2edf
 800062c:	4293      	cmp	r3, r2
 800062e:	d801      	bhi.n	8000634 <calc_pulse+0x54>
		return PULSE_9MS;
 8000630:	2300      	movs	r3, #0
 8000632:	e000      	b.n	8000636 <calc_pulse+0x56>
	else
		return PULSE_ERROR;
 8000634:	2305      	movs	r3, #5
}
 8000636:	4618      	mov	r0, r3
 8000638:	370c      	adds	r7, #12
 800063a:	46bd      	mov	sp, r7
 800063c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000640:	4770      	bx	lr
	...

08000644 <ir_tim_interrupt>:

void ir_tim_interrupt(void)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	b082      	sub	sp, #8
 8000648:	af00      	add	r7, sp, #0
	pulse_t pulse;

	if (received_bits >= 32)
 800064a:	4b27      	ldr	r3, [pc, #156]	; (80006e8 <ir_tim_interrupt+0xa4>)
 800064c:	681b      	ldr	r3, [r3, #0]
 800064e:	2b1f      	cmp	r3, #31
 8000650:	dc43      	bgt.n	80006da <ir_tim_interrupt+0x96>
		return;

	pulse = calc_pulse(HAL_TIM_ReadCapturedValue(&htim2, TIM_CHANNEL_1));
 8000652:	2100      	movs	r1, #0
 8000654:	4825      	ldr	r0, [pc, #148]	; (80006ec <ir_tim_interrupt+0xa8>)
 8000656:	f004 fb21 	bl	8004c9c <HAL_TIM_ReadCapturedValue>
 800065a:	4603      	mov	r3, r0
 800065c:	4618      	mov	r0, r3
 800065e:	f7ff ffbf 	bl	80005e0 <calc_pulse>
 8000662:	4603      	mov	r3, r0
 8000664:	71fb      	strb	r3, [r7, #7]

	switch (pulse)
 8000666:	79fb      	ldrb	r3, [r7, #7]
 8000668:	3b01      	subs	r3, #1
 800066a:	2b03      	cmp	r3, #3
 800066c:	d831      	bhi.n	80006d2 <ir_tim_interrupt+0x8e>
 800066e:	a201      	add	r2, pc, #4	; (adr r2, 8000674 <ir_tim_interrupt+0x30>)
 8000670:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000674:	080006b5 	.word	0x080006b5
 8000678:	080006c3 	.word	0x080006c3
 800067c:	0800069b 	.word	0x0800069b
 8000680:	08000685 	.word	0x08000685
	{
	case PULSE_SHORT:
		received_value = received_value >> 1;
 8000684:	4b1a      	ldr	r3, [pc, #104]	; (80006f0 <ir_tim_interrupt+0xac>)
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	085b      	lsrs	r3, r3, #1
 800068a:	4a19      	ldr	r2, [pc, #100]	; (80006f0 <ir_tim_interrupt+0xac>)
 800068c:	6013      	str	r3, [r2, #0]
		received_bits++;
 800068e:	4b16      	ldr	r3, [pc, #88]	; (80006e8 <ir_tim_interrupt+0xa4>)
 8000690:	681b      	ldr	r3, [r3, #0]
 8000692:	3301      	adds	r3, #1
 8000694:	4a14      	ldr	r2, [pc, #80]	; (80006e8 <ir_tim_interrupt+0xa4>)
 8000696:	6013      	str	r3, [r2, #0]
		break;
 8000698:	e022      	b.n	80006e0 <ir_tim_interrupt+0x9c>
	case PULSE_LONG:
		received_value = (received_value >> 1) | 0x80000000;
 800069a:	4b15      	ldr	r3, [pc, #84]	; (80006f0 <ir_tim_interrupt+0xac>)
 800069c:	681b      	ldr	r3, [r3, #0]
 800069e:	085b      	lsrs	r3, r3, #1
 80006a0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80006a4:	4a12      	ldr	r2, [pc, #72]	; (80006f0 <ir_tim_interrupt+0xac>)
 80006a6:	6013      	str	r3, [r2, #0]
		received_bits++;
 80006a8:	4b0f      	ldr	r3, [pc, #60]	; (80006e8 <ir_tim_interrupt+0xa4>)
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	3301      	adds	r3, #1
 80006ae:	4a0e      	ldr	r2, [pc, #56]	; (80006e8 <ir_tim_interrupt+0xa4>)
 80006b0:	6013      	str	r3, [r2, #0]
		break;
 80006b2:	e015      	b.n	80006e0 <ir_tim_interrupt+0x9c>
	case PULSE_4MS:
		received_value = 0;
 80006b4:	4b0e      	ldr	r3, [pc, #56]	; (80006f0 <ir_tim_interrupt+0xac>)
 80006b6:	2200      	movs	r2, #0
 80006b8:	601a      	str	r2, [r3, #0]
		received_bits = 0;
 80006ba:	4b0b      	ldr	r3, [pc, #44]	; (80006e8 <ir_tim_interrupt+0xa4>)
 80006bc:	2200      	movs	r2, #0
 80006be:	601a      	str	r2, [r3, #0]
		break;
 80006c0:	e00e      	b.n	80006e0 <ir_tim_interrupt+0x9c>
	case PULSE_2MS:
		if (received_bits == 0)
 80006c2:	4b09      	ldr	r3, [pc, #36]	; (80006e8 <ir_tim_interrupt+0xa4>)
 80006c4:	681b      	ldr	r3, [r3, #0]
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	d109      	bne.n	80006de <ir_tim_interrupt+0x9a>
			received_bits = 32;
 80006ca:	4b07      	ldr	r3, [pc, #28]	; (80006e8 <ir_tim_interrupt+0xa4>)
 80006cc:	2220      	movs	r2, #32
 80006ce:	601a      	str	r2, [r3, #0]
		break;
 80006d0:	e005      	b.n	80006de <ir_tim_interrupt+0x9a>
	default:
		received_bits = 0;
 80006d2:	4b05      	ldr	r3, [pc, #20]	; (80006e8 <ir_tim_interrupt+0xa4>)
 80006d4:	2200      	movs	r2, #0
 80006d6:	601a      	str	r2, [r3, #0]
		break;
 80006d8:	e002      	b.n	80006e0 <ir_tim_interrupt+0x9c>
		return;
 80006da:	bf00      	nop
 80006dc:	e000      	b.n	80006e0 <ir_tim_interrupt+0x9c>
		break;
 80006de:	bf00      	nop
	}
}
 80006e0:	3708      	adds	r7, #8
 80006e2:	46bd      	mov	sp, r7
 80006e4:	bd80      	pop	{r7, pc}
 80006e6:	bf00      	nop
 80006e8:	200000a8 	.word	0x200000a8
 80006ec:	200000b8 	.word	0x200000b8
 80006f0:	200000a4 	.word	0x200000a4

080006f4 <ir_init>:

void ir_init(void)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start(&htim2);
 80006f8:	4804      	ldr	r0, [pc, #16]	; (800070c <ir_init+0x18>)
 80006fa:	f003 fa5d 	bl	8003bb8 <HAL_TIM_Base_Start>
	HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 80006fe:	2100      	movs	r1, #0
 8000700:	4802      	ldr	r0, [pc, #8]	; (800070c <ir_init+0x18>)
 8000702:	f003 fda5 	bl	8004250 <HAL_TIM_IC_Start_IT>
}
 8000706:	bf00      	nop
 8000708:	bd80      	pop	{r7, pc}
 800070a:	bf00      	nop
 800070c:	200000b8 	.word	0x200000b8

08000710 <ir_read>:

int ir_read(void)
{
 8000710:	b480      	push	{r7}
 8000712:	b083      	sub	sp, #12
 8000714:	af00      	add	r7, sp, #0
	if (received_bits != 32)
 8000716:	4b0a      	ldr	r3, [pc, #40]	; (8000740 <ir_read+0x30>)
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	2b20      	cmp	r3, #32
 800071c:	d002      	beq.n	8000724 <ir_read+0x14>
		return -1;
 800071e:	f04f 33ff 	mov.w	r3, #4294967295
 8000722:	e007      	b.n	8000734 <ir_read+0x24>

	uint8_t value = received_value >> 16;
 8000724:	4b07      	ldr	r3, [pc, #28]	; (8000744 <ir_read+0x34>)
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	0c1b      	lsrs	r3, r3, #16
 800072a:	71fb      	strb	r3, [r7, #7]
	received_bits = 0;
 800072c:	4b04      	ldr	r3, [pc, #16]	; (8000740 <ir_read+0x30>)
 800072e:	2200      	movs	r2, #0
 8000730:	601a      	str	r2, [r3, #0]
	return value;
 8000732:	79fb      	ldrb	r3, [r7, #7]
}
 8000734:	4618      	mov	r0, r3
 8000736:	370c      	adds	r7, #12
 8000738:	46bd      	mov	sp, r7
 800073a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800073e:	4770      	bx	lr
 8000740:	200000a8 	.word	0x200000a8
 8000744:	200000a4 	.word	0x200000a4

08000748 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b082      	sub	sp, #8
 800074c:	af00      	add	r7, sp, #0
 800074e:	6078      	str	r0, [r7, #4]
	if (ch == '\n')
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	2b0a      	cmp	r3, #10
 8000754:	d102      	bne.n	800075c <__io_putchar+0x14>
		__io_putchar('\r');
 8000756:	200d      	movs	r0, #13
 8000758:	f7ff fff6 	bl	8000748 <__io_putchar>

	HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 800075c:	1d39      	adds	r1, r7, #4
 800075e:	f04f 33ff 	mov.w	r3, #4294967295
 8000762:	2201      	movs	r2, #1
 8000764:	4803      	ldr	r0, [pc, #12]	; (8000774 <__io_putchar+0x2c>)
 8000766:	f005 fad3 	bl	8005d10 <HAL_UART_Transmit>

	return 1;
 800076a:	2301      	movs	r3, #1
}
 800076c:	4618      	mov	r0, r3
 800076e:	3708      	adds	r7, #8
 8000770:	46bd      	mov	sp, r7
 8000772:	bd80      	pop	{r7, pc}
 8000774:	20000198 	.word	0x20000198

08000778 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	b082      	sub	sp, #8
 800077c:	af00      	add	r7, sp, #0
 800077e:	6078      	str	r0, [r7, #4]
	if (htim == &htim2)
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	4a09      	ldr	r2, [pc, #36]	; (80007a8 <HAL_TIM_IC_CaptureCallback+0x30>)
 8000784:	4293      	cmp	r3, r2
 8000786:	d108      	bne.n	800079a <HAL_TIM_IC_CaptureCallback+0x22>
	{
		switch (HAL_TIM_GetActiveChannel(&htim2))
 8000788:	4807      	ldr	r0, [pc, #28]	; (80007a8 <HAL_TIM_IC_CaptureCallback+0x30>)
 800078a:	f004 fb07 	bl	8004d9c <HAL_TIM_GetActiveChannel>
 800078e:	4603      	mov	r3, r0
 8000790:	2b01      	cmp	r3, #1
 8000792:	d104      	bne.n	800079e <HAL_TIM_IC_CaptureCallback+0x26>
		{
		case HAL_TIM_ACTIVE_CHANNEL_1:
			ir_tim_interrupt();
 8000794:	f7ff ff56 	bl	8000644 <ir_tim_interrupt>
			break;
 8000798:	e002      	b.n	80007a0 <HAL_TIM_IC_CaptureCallback+0x28>
		default:
			break;
		}
	}
 800079a:	bf00      	nop
 800079c:	e000      	b.n	80007a0 <HAL_TIM_IC_CaptureCallback+0x28>
			break;
 800079e:	bf00      	nop
}
 80007a0:	bf00      	nop
 80007a2:	3708      	adds	r7, #8
 80007a4:	46bd      	mov	sp, r7
 80007a6:	bd80      	pop	{r7, pc}
 80007a8:	200000b8 	.word	0x200000b8

080007ac <change_brightness>:
// zmiana jasnosci koloru
#define BRIGHTNESS_LIMIT_UP		50
#define BRIGHTNESS_LIMIT_DOWN	0
#define BRIGHTNESS_STEP			2
void change_brightness(led_t* led, int color_number, bool dir)
{
 80007ac:	b480      	push	{r7}
 80007ae:	b087      	sub	sp, #28
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	60f8      	str	r0, [r7, #12]
 80007b4:	60b9      	str	r1, [r7, #8]
 80007b6:	4613      	mov	r3, r2
 80007b8:	71fb      	strb	r3, [r7, #7]
	uint8_t* color;
	switch (color_number)
 80007ba:	68bb      	ldr	r3, [r7, #8]
 80007bc:	2b03      	cmp	r3, #3
 80007be:	d011      	beq.n	80007e4 <change_brightness+0x38>
 80007c0:	68bb      	ldr	r3, [r7, #8]
 80007c2:	2b03      	cmp	r3, #3
 80007c4:	dc12      	bgt.n	80007ec <change_brightness+0x40>
 80007c6:	68bb      	ldr	r3, [r7, #8]
 80007c8:	2b01      	cmp	r3, #1
 80007ca:	d003      	beq.n	80007d4 <change_brightness+0x28>
 80007cc:	68bb      	ldr	r3, [r7, #8]
 80007ce:	2b02      	cmp	r3, #2
 80007d0:	d004      	beq.n	80007dc <change_brightness+0x30>
		break;
	case 3:
		color = &led->b;
		break;
	default:
		break;
 80007d2:	e00b      	b.n	80007ec <change_brightness+0x40>
		color = &led->r;
 80007d4:	68fb      	ldr	r3, [r7, #12]
 80007d6:	3304      	adds	r3, #4
 80007d8:	617b      	str	r3, [r7, #20]
		break;
 80007da:	e008      	b.n	80007ee <change_brightness+0x42>
		color = &led->g;
 80007dc:	68fb      	ldr	r3, [r7, #12]
 80007de:	3305      	adds	r3, #5
 80007e0:	617b      	str	r3, [r7, #20]
		break;
 80007e2:	e004      	b.n	80007ee <change_brightness+0x42>
		color = &led->b;
 80007e4:	68fb      	ldr	r3, [r7, #12]
 80007e6:	3306      	adds	r3, #6
 80007e8:	617b      	str	r3, [r7, #20]
		break;
 80007ea:	e000      	b.n	80007ee <change_brightness+0x42>
		break;
 80007ec:	bf00      	nop
	}

	if (dir)
 80007ee:	79fb      	ldrb	r3, [r7, #7]
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	d00e      	beq.n	8000812 <change_brightness+0x66>
	{
		if (*color < BRIGHTNESS_LIMIT_UP)
 80007f4:	697b      	ldr	r3, [r7, #20]
 80007f6:	781b      	ldrb	r3, [r3, #0]
 80007f8:	2b31      	cmp	r3, #49	; 0x31
 80007fa:	d806      	bhi.n	800080a <change_brightness+0x5e>
			*color += BRIGHTNESS_STEP;
 80007fc:	697b      	ldr	r3, [r7, #20]
 80007fe:	781b      	ldrb	r3, [r3, #0]
 8000800:	3302      	adds	r3, #2
 8000802:	b2da      	uxtb	r2, r3
 8000804:	697b      	ldr	r3, [r7, #20]
 8000806:	701a      	strb	r2, [r3, #0]
		if (*color > BRIGHTNESS_LIMIT_DOWN)
			*color -= BRIGHTNESS_STEP;
		else
			*color = BRIGHTNESS_LIMIT_DOWN;
	}
}
 8000808:	e011      	b.n	800082e <change_brightness+0x82>
			*color = BRIGHTNESS_LIMIT_UP;
 800080a:	697b      	ldr	r3, [r7, #20]
 800080c:	2232      	movs	r2, #50	; 0x32
 800080e:	701a      	strb	r2, [r3, #0]
}
 8000810:	e00d      	b.n	800082e <change_brightness+0x82>
		if (*color > BRIGHTNESS_LIMIT_DOWN)
 8000812:	697b      	ldr	r3, [r7, #20]
 8000814:	781b      	ldrb	r3, [r3, #0]
 8000816:	2b00      	cmp	r3, #0
 8000818:	d006      	beq.n	8000828 <change_brightness+0x7c>
			*color -= BRIGHTNESS_STEP;
 800081a:	697b      	ldr	r3, [r7, #20]
 800081c:	781b      	ldrb	r3, [r3, #0]
 800081e:	3b02      	subs	r3, #2
 8000820:	b2da      	uxtb	r2, r3
 8000822:	697b      	ldr	r3, [r7, #20]
 8000824:	701a      	strb	r2, [r3, #0]
}
 8000826:	e002      	b.n	800082e <change_brightness+0x82>
			*color = BRIGHTNESS_LIMIT_DOWN;
 8000828:	697b      	ldr	r3, [r7, #20]
 800082a:	2200      	movs	r2, #0
 800082c:	701a      	strb	r2, [r3, #0]
}
 800082e:	bf00      	nop
 8000830:	371c      	adds	r7, #28
 8000832:	46bd      	mov	sp, r7
 8000834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000838:	4770      	bx	lr

0800083a <toggle_led>:

// wylaczanie ledow
void toggle_led(led_t* led)
{
 800083a:	b580      	push	{r7, lr}
 800083c:	b082      	sub	sp, #8
 800083e:	af00      	add	r7, sp, #0
 8000840:	6078      	str	r0, [r7, #4]
	if (led->power) ws2812b_set_color(led->no, 0, 0, 0);
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	79db      	ldrb	r3, [r3, #7]
 8000846:	2b00      	cmp	r3, #0
 8000848:	d007      	beq.n	800085a <toggle_led+0x20>
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	6818      	ldr	r0, [r3, #0]
 800084e:	2300      	movs	r3, #0
 8000850:	2200      	movs	r2, #0
 8000852:	2100      	movs	r1, #0
 8000854:	f001 f88c 	bl	8001970 <ws2812b_set_color>
 8000858:	e009      	b.n	800086e <toggle_led+0x34>
	else 			ws2812b_set_color(led->no, led->r, led->g, led->b);
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	6818      	ldr	r0, [r3, #0]
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	7919      	ldrb	r1, [r3, #4]
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	795a      	ldrb	r2, [r3, #5]
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	799b      	ldrb	r3, [r3, #6]
 800086a:	f001 f881 	bl	8001970 <ws2812b_set_color>

	led->power = !led->power;
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	79db      	ldrb	r3, [r3, #7]
 8000872:	2b00      	cmp	r3, #0
 8000874:	bf14      	ite	ne
 8000876:	2301      	movne	r3, #1
 8000878:	2300      	moveq	r3, #0
 800087a:	b2db      	uxtb	r3, r3
 800087c:	f083 0301 	eor.w	r3, r3, #1
 8000880:	b2db      	uxtb	r3, r3
 8000882:	f003 0301 	and.w	r3, r3, #1
 8000886:	b2da      	uxtb	r2, r3
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	71da      	strb	r2, [r3, #7]
	ws2812b_update();
 800088c:	f001 f862 	bl	8001954 <ws2812b_update>
}
 8000890:	bf00      	nop
 8000892:	3708      	adds	r7, #8
 8000894:	46bd      	mov	sp, r7
 8000896:	bd80      	pop	{r7, pc}

08000898 <led_reset>:

// inicjalizacja oraz reset ledow
void led_reset(led_t led[])
{
 8000898:	b590      	push	{r4, r7, lr}
 800089a:	b085      	sub	sp, #20
 800089c:	af00      	add	r7, sp, #0
 800089e:	6078      	str	r0, [r7, #4]
	for (int i=0; i<7; i++)
 80008a0:	2300      	movs	r3, #0
 80008a2:	60fb      	str	r3, [r7, #12]
 80008a4:	e037      	b.n	8000916 <led_reset+0x7e>
	{
		led[i].no = i;
 80008a6:	68fb      	ldr	r3, [r7, #12]
 80008a8:	00db      	lsls	r3, r3, #3
 80008aa:	687a      	ldr	r2, [r7, #4]
 80008ac:	4413      	add	r3, r2
 80008ae:	68fa      	ldr	r2, [r7, #12]
 80008b0:	601a      	str	r2, [r3, #0]
		led[i].r = 2;
 80008b2:	68fb      	ldr	r3, [r7, #12]
 80008b4:	00db      	lsls	r3, r3, #3
 80008b6:	687a      	ldr	r2, [r7, #4]
 80008b8:	4413      	add	r3, r2
 80008ba:	2202      	movs	r2, #2
 80008bc:	711a      	strb	r2, [r3, #4]
		led[i].g = 2;
 80008be:	68fb      	ldr	r3, [r7, #12]
 80008c0:	00db      	lsls	r3, r3, #3
 80008c2:	687a      	ldr	r2, [r7, #4]
 80008c4:	4413      	add	r3, r2
 80008c6:	2202      	movs	r2, #2
 80008c8:	715a      	strb	r2, [r3, #5]
		led[i].b = 2;
 80008ca:	68fb      	ldr	r3, [r7, #12]
 80008cc:	00db      	lsls	r3, r3, #3
 80008ce:	687a      	ldr	r2, [r7, #4]
 80008d0:	4413      	add	r3, r2
 80008d2:	2202      	movs	r2, #2
 80008d4:	719a      	strb	r2, [r3, #6]
		led[i].power = true;
 80008d6:	68fb      	ldr	r3, [r7, #12]
 80008d8:	00db      	lsls	r3, r3, #3
 80008da:	687a      	ldr	r2, [r7, #4]
 80008dc:	4413      	add	r3, r2
 80008de:	2201      	movs	r2, #1
 80008e0:	71da      	strb	r2, [r3, #7]
		ws2812b_set_color(led[i].no, led[i].r, led[i].g, led[i].b);
 80008e2:	68fb      	ldr	r3, [r7, #12]
 80008e4:	00db      	lsls	r3, r3, #3
 80008e6:	687a      	ldr	r2, [r7, #4]
 80008e8:	4413      	add	r3, r2
 80008ea:	6818      	ldr	r0, [r3, #0]
 80008ec:	68fb      	ldr	r3, [r7, #12]
 80008ee:	00db      	lsls	r3, r3, #3
 80008f0:	687a      	ldr	r2, [r7, #4]
 80008f2:	4413      	add	r3, r2
 80008f4:	7919      	ldrb	r1, [r3, #4]
 80008f6:	68fb      	ldr	r3, [r7, #12]
 80008f8:	00db      	lsls	r3, r3, #3
 80008fa:	687a      	ldr	r2, [r7, #4]
 80008fc:	4413      	add	r3, r2
 80008fe:	795c      	ldrb	r4, [r3, #5]
 8000900:	68fb      	ldr	r3, [r7, #12]
 8000902:	00db      	lsls	r3, r3, #3
 8000904:	687a      	ldr	r2, [r7, #4]
 8000906:	4413      	add	r3, r2
 8000908:	799b      	ldrb	r3, [r3, #6]
 800090a:	4622      	mov	r2, r4
 800090c:	f001 f830 	bl	8001970 <ws2812b_set_color>
	for (int i=0; i<7; i++)
 8000910:	68fb      	ldr	r3, [r7, #12]
 8000912:	3301      	adds	r3, #1
 8000914:	60fb      	str	r3, [r7, #12]
 8000916:	68fb      	ldr	r3, [r7, #12]
 8000918:	2b06      	cmp	r3, #6
 800091a:	ddc4      	ble.n	80008a6 <led_reset+0xe>
	}
	ws2812b_update();
 800091c:	f001 f81a 	bl	8001954 <ws2812b_update>
}
 8000920:	bf00      	nop
 8000922:	3714      	adds	r7, #20
 8000924:	46bd      	mov	sp, r7
 8000926:	bd90      	pop	{r4, r7, pc}

08000928 <color_patern>:
// tryby automatyczne
int limit = 80;
int speed = 1;

void color_patern(int* i, bool* dir)
{
 8000928:	b480      	push	{r7}
 800092a:	b083      	sub	sp, #12
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
 8000930:	6039      	str	r1, [r7, #0]
	if (*dir)
 8000932:	683b      	ldr	r3, [r7, #0]
 8000934:	781b      	ldrb	r3, [r3, #0]
 8000936:	2b00      	cmp	r3, #0
 8000938:	d015      	beq.n	8000966 <color_patern+0x3e>
	{
		if (*i < limit) *i+=speed;
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	681a      	ldr	r2, [r3, #0]
 800093e:	4b16      	ldr	r3, [pc, #88]	; (8000998 <color_patern+0x70>)
 8000940:	681b      	ldr	r3, [r3, #0]
 8000942:	429a      	cmp	r2, r3
 8000944:	da07      	bge.n	8000956 <color_patern+0x2e>
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	681a      	ldr	r2, [r3, #0]
 800094a:	4b14      	ldr	r3, [pc, #80]	; (800099c <color_patern+0x74>)
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	441a      	add	r2, r3
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	601a      	str	r2, [r3, #0]
		{
			*i = 0;
			*dir = true;
		}
	}
}
 8000954:	e019      	b.n	800098a <color_patern+0x62>
			*i = limit;
 8000956:	4b10      	ldr	r3, [pc, #64]	; (8000998 <color_patern+0x70>)
 8000958:	681a      	ldr	r2, [r3, #0]
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	601a      	str	r2, [r3, #0]
			*dir = false;
 800095e:	683b      	ldr	r3, [r7, #0]
 8000960:	2200      	movs	r2, #0
 8000962:	701a      	strb	r2, [r3, #0]
}
 8000964:	e011      	b.n	800098a <color_patern+0x62>
		if (*i > 0) *i-=speed;
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	2b00      	cmp	r3, #0
 800096c:	dd07      	ble.n	800097e <color_patern+0x56>
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	681a      	ldr	r2, [r3, #0]
 8000972:	4b0a      	ldr	r3, [pc, #40]	; (800099c <color_patern+0x74>)
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	1ad2      	subs	r2, r2, r3
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	601a      	str	r2, [r3, #0]
}
 800097c:	e005      	b.n	800098a <color_patern+0x62>
			*i = 0;
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	2200      	movs	r2, #0
 8000982:	601a      	str	r2, [r3, #0]
			*dir = true;
 8000984:	683b      	ldr	r3, [r7, #0]
 8000986:	2201      	movs	r2, #1
 8000988:	701a      	strb	r2, [r3, #0]
}
 800098a:	bf00      	nop
 800098c:	370c      	adds	r7, #12
 800098e:	46bd      	mov	sp, r7
 8000990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000994:	4770      	bx	lr
 8000996:	bf00      	nop
 8000998:	20000000 	.word	0x20000000
 800099c:	20000004 	.word	0x20000004

080009a0 <automatic_mode1>:

// tryb automatyczny nr 1
void automatic_mode1(void)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	af00      	add	r7, sp, #0
	static bool dir = true;				// zmienne do stopniowej zmiany barwy ledow
	static int i = 0;					//

	ws2812b_set_color(0, gamma8[i], 			gamma8[i], 			gamma8[i]);
 80009a4:	4b48      	ldr	r3, [pc, #288]	; (8000ac8 <automatic_mode1+0x128>)
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	4a48      	ldr	r2, [pc, #288]	; (8000acc <automatic_mode1+0x12c>)
 80009aa:	5cd1      	ldrb	r1, [r2, r3]
 80009ac:	4b46      	ldr	r3, [pc, #280]	; (8000ac8 <automatic_mode1+0x128>)
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	4a46      	ldr	r2, [pc, #280]	; (8000acc <automatic_mode1+0x12c>)
 80009b2:	5cd2      	ldrb	r2, [r2, r3]
 80009b4:	4b44      	ldr	r3, [pc, #272]	; (8000ac8 <automatic_mode1+0x128>)
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	4844      	ldr	r0, [pc, #272]	; (8000acc <automatic_mode1+0x12c>)
 80009ba:	5cc3      	ldrb	r3, [r0, r3]
 80009bc:	2000      	movs	r0, #0
 80009be:	f000 ffd7 	bl	8001970 <ws2812b_set_color>
	ws2812b_set_color(1, gamma8[i], 			gamma8[i], 			gamma8[limit-i]);
 80009c2:	4b41      	ldr	r3, [pc, #260]	; (8000ac8 <automatic_mode1+0x128>)
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	4a41      	ldr	r2, [pc, #260]	; (8000acc <automatic_mode1+0x12c>)
 80009c8:	5cd1      	ldrb	r1, [r2, r3]
 80009ca:	4b3f      	ldr	r3, [pc, #252]	; (8000ac8 <automatic_mode1+0x128>)
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	4a3f      	ldr	r2, [pc, #252]	; (8000acc <automatic_mode1+0x12c>)
 80009d0:	5cd0      	ldrb	r0, [r2, r3]
 80009d2:	4b3f      	ldr	r3, [pc, #252]	; (8000ad0 <automatic_mode1+0x130>)
 80009d4:	681a      	ldr	r2, [r3, #0]
 80009d6:	4b3c      	ldr	r3, [pc, #240]	; (8000ac8 <automatic_mode1+0x128>)
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	1ad3      	subs	r3, r2, r3
 80009dc:	4a3b      	ldr	r2, [pc, #236]	; (8000acc <automatic_mode1+0x12c>)
 80009de:	5cd3      	ldrb	r3, [r2, r3]
 80009e0:	4602      	mov	r2, r0
 80009e2:	2001      	movs	r0, #1
 80009e4:	f000 ffc4 	bl	8001970 <ws2812b_set_color>
	ws2812b_set_color(2, gamma8[i], 			gamma8[limit-i], 	gamma8[i]);
 80009e8:	4b37      	ldr	r3, [pc, #220]	; (8000ac8 <automatic_mode1+0x128>)
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	4a37      	ldr	r2, [pc, #220]	; (8000acc <automatic_mode1+0x12c>)
 80009ee:	5cd1      	ldrb	r1, [r2, r3]
 80009f0:	4b37      	ldr	r3, [pc, #220]	; (8000ad0 <automatic_mode1+0x130>)
 80009f2:	681a      	ldr	r2, [r3, #0]
 80009f4:	4b34      	ldr	r3, [pc, #208]	; (8000ac8 <automatic_mode1+0x128>)
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	1ad3      	subs	r3, r2, r3
 80009fa:	4a34      	ldr	r2, [pc, #208]	; (8000acc <automatic_mode1+0x12c>)
 80009fc:	5cd2      	ldrb	r2, [r2, r3]
 80009fe:	4b32      	ldr	r3, [pc, #200]	; (8000ac8 <automatic_mode1+0x128>)
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	4832      	ldr	r0, [pc, #200]	; (8000acc <automatic_mode1+0x12c>)
 8000a04:	5cc3      	ldrb	r3, [r0, r3]
 8000a06:	2002      	movs	r0, #2
 8000a08:	f000 ffb2 	bl	8001970 <ws2812b_set_color>
	ws2812b_set_color(3, gamma8[i], 			gamma8[limit-i], 	gamma8[limit-i]);
 8000a0c:	4b2e      	ldr	r3, [pc, #184]	; (8000ac8 <automatic_mode1+0x128>)
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	4a2e      	ldr	r2, [pc, #184]	; (8000acc <automatic_mode1+0x12c>)
 8000a12:	5cd1      	ldrb	r1, [r2, r3]
 8000a14:	4b2e      	ldr	r3, [pc, #184]	; (8000ad0 <automatic_mode1+0x130>)
 8000a16:	681a      	ldr	r2, [r3, #0]
 8000a18:	4b2b      	ldr	r3, [pc, #172]	; (8000ac8 <automatic_mode1+0x128>)
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	1ad3      	subs	r3, r2, r3
 8000a1e:	4a2b      	ldr	r2, [pc, #172]	; (8000acc <automatic_mode1+0x12c>)
 8000a20:	5cd0      	ldrb	r0, [r2, r3]
 8000a22:	4b2b      	ldr	r3, [pc, #172]	; (8000ad0 <automatic_mode1+0x130>)
 8000a24:	681a      	ldr	r2, [r3, #0]
 8000a26:	4b28      	ldr	r3, [pc, #160]	; (8000ac8 <automatic_mode1+0x128>)
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	1ad3      	subs	r3, r2, r3
 8000a2c:	4a27      	ldr	r2, [pc, #156]	; (8000acc <automatic_mode1+0x12c>)
 8000a2e:	5cd3      	ldrb	r3, [r2, r3]
 8000a30:	4602      	mov	r2, r0
 8000a32:	2003      	movs	r0, #3
 8000a34:	f000 ff9c 	bl	8001970 <ws2812b_set_color>
	ws2812b_set_color(4, gamma8[limit-i], 		gamma8[i], 			gamma8[i]);
 8000a38:	4b25      	ldr	r3, [pc, #148]	; (8000ad0 <automatic_mode1+0x130>)
 8000a3a:	681a      	ldr	r2, [r3, #0]
 8000a3c:	4b22      	ldr	r3, [pc, #136]	; (8000ac8 <automatic_mode1+0x128>)
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	1ad3      	subs	r3, r2, r3
 8000a42:	4a22      	ldr	r2, [pc, #136]	; (8000acc <automatic_mode1+0x12c>)
 8000a44:	5cd1      	ldrb	r1, [r2, r3]
 8000a46:	4b20      	ldr	r3, [pc, #128]	; (8000ac8 <automatic_mode1+0x128>)
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	4a20      	ldr	r2, [pc, #128]	; (8000acc <automatic_mode1+0x12c>)
 8000a4c:	5cd2      	ldrb	r2, [r2, r3]
 8000a4e:	4b1e      	ldr	r3, [pc, #120]	; (8000ac8 <automatic_mode1+0x128>)
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	481e      	ldr	r0, [pc, #120]	; (8000acc <automatic_mode1+0x12c>)
 8000a54:	5cc3      	ldrb	r3, [r0, r3]
 8000a56:	2004      	movs	r0, #4
 8000a58:	f000 ff8a 	bl	8001970 <ws2812b_set_color>
	ws2812b_set_color(5, gamma8[limit-i], 		gamma8[i], 			gamma8[limit-i]);
 8000a5c:	4b1c      	ldr	r3, [pc, #112]	; (8000ad0 <automatic_mode1+0x130>)
 8000a5e:	681a      	ldr	r2, [r3, #0]
 8000a60:	4b19      	ldr	r3, [pc, #100]	; (8000ac8 <automatic_mode1+0x128>)
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	1ad3      	subs	r3, r2, r3
 8000a66:	4a19      	ldr	r2, [pc, #100]	; (8000acc <automatic_mode1+0x12c>)
 8000a68:	5cd1      	ldrb	r1, [r2, r3]
 8000a6a:	4b17      	ldr	r3, [pc, #92]	; (8000ac8 <automatic_mode1+0x128>)
 8000a6c:	681b      	ldr	r3, [r3, #0]
 8000a6e:	4a17      	ldr	r2, [pc, #92]	; (8000acc <automatic_mode1+0x12c>)
 8000a70:	5cd0      	ldrb	r0, [r2, r3]
 8000a72:	4b17      	ldr	r3, [pc, #92]	; (8000ad0 <automatic_mode1+0x130>)
 8000a74:	681a      	ldr	r2, [r3, #0]
 8000a76:	4b14      	ldr	r3, [pc, #80]	; (8000ac8 <automatic_mode1+0x128>)
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	1ad3      	subs	r3, r2, r3
 8000a7c:	4a13      	ldr	r2, [pc, #76]	; (8000acc <automatic_mode1+0x12c>)
 8000a7e:	5cd3      	ldrb	r3, [r2, r3]
 8000a80:	4602      	mov	r2, r0
 8000a82:	2005      	movs	r0, #5
 8000a84:	f000 ff74 	bl	8001970 <ws2812b_set_color>
	ws2812b_set_color(6, gamma8[limit-i], 		gamma8[limit-i], 	gamma8[i]);
 8000a88:	4b11      	ldr	r3, [pc, #68]	; (8000ad0 <automatic_mode1+0x130>)
 8000a8a:	681a      	ldr	r2, [r3, #0]
 8000a8c:	4b0e      	ldr	r3, [pc, #56]	; (8000ac8 <automatic_mode1+0x128>)
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	1ad3      	subs	r3, r2, r3
 8000a92:	4a0e      	ldr	r2, [pc, #56]	; (8000acc <automatic_mode1+0x12c>)
 8000a94:	5cd1      	ldrb	r1, [r2, r3]
 8000a96:	4b0e      	ldr	r3, [pc, #56]	; (8000ad0 <automatic_mode1+0x130>)
 8000a98:	681a      	ldr	r2, [r3, #0]
 8000a9a:	4b0b      	ldr	r3, [pc, #44]	; (8000ac8 <automatic_mode1+0x128>)
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	1ad3      	subs	r3, r2, r3
 8000aa0:	4a0a      	ldr	r2, [pc, #40]	; (8000acc <automatic_mode1+0x12c>)
 8000aa2:	5cd2      	ldrb	r2, [r2, r3]
 8000aa4:	4b08      	ldr	r3, [pc, #32]	; (8000ac8 <automatic_mode1+0x128>)
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	4808      	ldr	r0, [pc, #32]	; (8000acc <automatic_mode1+0x12c>)
 8000aaa:	5cc3      	ldrb	r3, [r0, r3]
 8000aac:	2006      	movs	r0, #6
 8000aae:	f000 ff5f 	bl	8001970 <ws2812b_set_color>
	ws2812b_update();
 8000ab2:	f000 ff4f 	bl	8001954 <ws2812b_update>
	HAL_Delay(5);
 8000ab6:	2005      	movs	r0, #5
 8000ab8:	f001 f82e 	bl	8001b18 <HAL_Delay>

	color_patern(&i, &dir);
 8000abc:	4905      	ldr	r1, [pc, #20]	; (8000ad4 <automatic_mode1+0x134>)
 8000abe:	4802      	ldr	r0, [pc, #8]	; (8000ac8 <automatic_mode1+0x128>)
 8000ac0:	f7ff ff32 	bl	8000928 <color_patern>
}
 8000ac4:	bf00      	nop
 8000ac6:	bd80      	pop	{r7, pc}
 8000ac8:	200000ac 	.word	0x200000ac
 8000acc:	080077a0 	.word	0x080077a0
 8000ad0:	20000000 	.word	0x20000000
 8000ad4:	20000008 	.word	0x20000008

08000ad8 <automatic_mode2>:

//tryb automatyczny nr 2
void automatic_mode2(void)
{
 8000ad8:	b590      	push	{r4, r7, lr}
 8000ada:	b083      	sub	sp, #12
 8000adc:	af00      	add	r7, sp, #0
	static bool dir_i=true, dir_j=true, dir_k=true;				// zmienne do stopniowej zmiany barwy ledow
	static int i=0, j=30, k=60;									//

	for (int m=0; m<7; m++)
 8000ade:	2300      	movs	r3, #0
 8000ae0:	607b      	str	r3, [r7, #4]
 8000ae2:	e011      	b.n	8000b08 <automatic_mode2+0x30>
		ws2812b_set_color(m, gamma8[i], gamma8[j], gamma8[k]);
 8000ae4:	6878      	ldr	r0, [r7, #4]
 8000ae6:	4b14      	ldr	r3, [pc, #80]	; (8000b38 <automatic_mode2+0x60>)
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	4a14      	ldr	r2, [pc, #80]	; (8000b3c <automatic_mode2+0x64>)
 8000aec:	5cd1      	ldrb	r1, [r2, r3]
 8000aee:	4b14      	ldr	r3, [pc, #80]	; (8000b40 <automatic_mode2+0x68>)
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	4a12      	ldr	r2, [pc, #72]	; (8000b3c <automatic_mode2+0x64>)
 8000af4:	5cd2      	ldrb	r2, [r2, r3]
 8000af6:	4b13      	ldr	r3, [pc, #76]	; (8000b44 <automatic_mode2+0x6c>)
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	4c10      	ldr	r4, [pc, #64]	; (8000b3c <automatic_mode2+0x64>)
 8000afc:	5ce3      	ldrb	r3, [r4, r3]
 8000afe:	f000 ff37 	bl	8001970 <ws2812b_set_color>
	for (int m=0; m<7; m++)
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	3301      	adds	r3, #1
 8000b06:	607b      	str	r3, [r7, #4]
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	2b06      	cmp	r3, #6
 8000b0c:	ddea      	ble.n	8000ae4 <automatic_mode2+0xc>
	ws2812b_update();
 8000b0e:	f000 ff21 	bl	8001954 <ws2812b_update>
	HAL_Delay(5);
 8000b12:	2005      	movs	r0, #5
 8000b14:	f001 f800 	bl	8001b18 <HAL_Delay>

	color_patern(&i, &dir_i);
 8000b18:	490b      	ldr	r1, [pc, #44]	; (8000b48 <automatic_mode2+0x70>)
 8000b1a:	4807      	ldr	r0, [pc, #28]	; (8000b38 <automatic_mode2+0x60>)
 8000b1c:	f7ff ff04 	bl	8000928 <color_patern>
	color_patern(&j, &dir_j);
 8000b20:	490a      	ldr	r1, [pc, #40]	; (8000b4c <automatic_mode2+0x74>)
 8000b22:	4807      	ldr	r0, [pc, #28]	; (8000b40 <automatic_mode2+0x68>)
 8000b24:	f7ff ff00 	bl	8000928 <color_patern>
	color_patern(&k, &dir_k);
 8000b28:	4909      	ldr	r1, [pc, #36]	; (8000b50 <automatic_mode2+0x78>)
 8000b2a:	4806      	ldr	r0, [pc, #24]	; (8000b44 <automatic_mode2+0x6c>)
 8000b2c:	f7ff fefc 	bl	8000928 <color_patern>
}
 8000b30:	bf00      	nop
 8000b32:	370c      	adds	r7, #12
 8000b34:	46bd      	mov	sp, r7
 8000b36:	bd90      	pop	{r4, r7, pc}
 8000b38:	200000b0 	.word	0x200000b0
 8000b3c:	080077a0 	.word	0x080077a0
 8000b40:	2000000c 	.word	0x2000000c
 8000b44:	20000010 	.word	0x20000010
 8000b48:	20000014 	.word	0x20000014
 8000b4c:	20000015 	.word	0x20000015
 8000b50:	20000016 	.word	0x20000016

08000b54 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b09c      	sub	sp, #112	; 0x70
 8000b58:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b5a:	f000 ff68 	bl	8001a2e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b5e:	f000 fad9 	bl	8001114 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b62:	f7ff fd25 	bl	80005b0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000b66:	f7ff fd05 	bl	8000574 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000b6a:	f000 fe0b 	bl	8001784 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000b6e:	f000 fc41 	bl	80013f4 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000b72:	f000 fccb 	bl	800150c <MX_TIM3_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  // inicjalizacja TIM2 jako timera mierzacego czas impulsow wyjsciowych z odbiornika IR zarowno
  // dodatnich i ujemnych
  ir_init();
 8000b76:	f7ff fdbd 	bl	80006f4 <ir_init>
  ws2812b_init();
 8000b7a:	f000 febb 	bl	80018f4 <ws2812b_init>

  uint32_t last_time = HAL_GetTick();	// do odmierzania interwalu 1000ms w wysylaniu danych do konsoli po USART2
 8000b7e:	f000 ffbf 	bl	8001b00 <HAL_GetTick>
 8000b82:	6678      	str	r0, [r7, #100]	; 0x64
  uint32_t active_led_no = 0;			// numer wybranej diody (0...6)
 8000b84:	2300      	movs	r3, #0
 8000b86:	663b      	str	r3, [r7, #96]	; 0x60
  int active_color = 1;					// edytowany kolor (1-red, 2-green, 3-blue)
 8000b88:	2301      	movs	r3, #1
 8000b8a:	65fb      	str	r3, [r7, #92]	; 0x5c
  int mode = 1;							// tryby pracy (1-manual pojedyncza dioda, 2-manual wszystkie diody, 3-automat)
 8000b8c:	2301      	movs	r3, #1
 8000b8e:	65bb      	str	r3, [r7, #88]	; 0x58

  led_t led[7];
  led_reset(led);
 8000b90:	1d3b      	adds	r3, r7, #4
 8000b92:	4618      	mov	r0, r3
 8000b94:	f7ff fe80 	bl	8000898 <led_reset>

  while (1)
  {
	  int value = ir_read();
 8000b98:	f7ff fdba 	bl	8000710 <ir_read>
 8000b9c:	63f8      	str	r0, [r7, #60]	; 0x3c

	  if (mode == 1)	// tryb sterowania pojedyncza dioda led
 8000b9e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000ba0:	2b01      	cmp	r3, #1
 8000ba2:	f040 8159 	bne.w	8000e58 <main+0x304>
	  {
		  switch (value)
 8000ba6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000ba8:	3b07      	subs	r3, #7
 8000baa:	2b57      	cmp	r3, #87	; 0x57
 8000bac:	f200 8275 	bhi.w	800109a <main+0x546>
 8000bb0:	a201      	add	r2, pc, #4	; (adr r2, 8000bb8 <main+0x64>)
 8000bb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000bb6:	bf00      	nop
 8000bb8:	08000d75 	.word	0x08000d75
 8000bbc:	08000d37 	.word	0x08000d37
 8000bc0:	08000d8f 	.word	0x08000d8f
 8000bc4:	0800109b 	.word	0x0800109b
 8000bc8:	0800109b 	.word	0x0800109b
 8000bcc:	08000d19 	.word	0x08000d19
 8000bd0:	0800109b 	.word	0x0800109b
 8000bd4:	0800109b 	.word	0x0800109b
 8000bd8:	0800109b 	.word	0x0800109b
 8000bdc:	0800109b 	.word	0x0800109b
 8000be0:	0800109b 	.word	0x0800109b
 8000be4:	0800109b 	.word	0x0800109b
 8000be8:	0800109b 	.word	0x0800109b
 8000bec:	0800109b 	.word	0x0800109b
 8000bf0:	0800109b 	.word	0x0800109b
 8000bf4:	0800109b 	.word	0x0800109b
 8000bf8:	0800109b 	.word	0x0800109b
 8000bfc:	08000d23 	.word	0x08000d23
 8000c00:	08000df5 	.word	0x08000df5
 8000c04:	0800109b 	.word	0x0800109b
 8000c08:	0800109b 	.word	0x0800109b
 8000c0c:	08000d41 	.word	0x08000d41
 8000c10:	0800109b 	.word	0x0800109b
 8000c14:	0800109b 	.word	0x0800109b
 8000c18:	0800109b 	.word	0x0800109b
 8000c1c:	0800109b 	.word	0x0800109b
 8000c20:	0800109b 	.word	0x0800109b
 8000c24:	0800109b 	.word	0x0800109b
 8000c28:	0800109b 	.word	0x0800109b
 8000c2c:	0800109b 	.word	0x0800109b
 8000c30:	0800109b 	.word	0x0800109b
 8000c34:	0800109b 	.word	0x0800109b
 8000c38:	0800109b 	.word	0x0800109b
 8000c3c:	0800109b 	.word	0x0800109b
 8000c40:	0800109b 	.word	0x0800109b
 8000c44:	0800109b 	.word	0x0800109b
 8000c48:	0800109b 	.word	0x0800109b
 8000c4c:	0800109b 	.word	0x0800109b
 8000c50:	0800109b 	.word	0x0800109b
 8000c54:	0800109b 	.word	0x0800109b
 8000c58:	0800109b 	.word	0x0800109b
 8000c5c:	0800109b 	.word	0x0800109b
 8000c60:	0800109b 	.word	0x0800109b
 8000c64:	0800109b 	.word	0x0800109b
 8000c68:	0800109b 	.word	0x0800109b
 8000c6c:	0800109b 	.word	0x0800109b
 8000c70:	0800109b 	.word	0x0800109b
 8000c74:	0800109b 	.word	0x0800109b
 8000c78:	0800109b 	.word	0x0800109b
 8000c7c:	0800109b 	.word	0x0800109b
 8000c80:	0800109b 	.word	0x0800109b
 8000c84:	0800109b 	.word	0x0800109b
 8000c88:	0800109b 	.word	0x0800109b
 8000c8c:	0800109b 	.word	0x0800109b
 8000c90:	0800109b 	.word	0x0800109b
 8000c94:	0800109b 	.word	0x0800109b
 8000c98:	0800109b 	.word	0x0800109b
 8000c9c:	08000da9 	.word	0x08000da9
 8000ca0:	0800109b 	.word	0x0800109b
 8000ca4:	08000d55 	.word	0x08000d55
 8000ca8:	0800109b 	.word	0x0800109b
 8000cac:	0800109b 	.word	0x0800109b
 8000cb0:	08000d5f 	.word	0x08000d5f
 8000cb4:	0800109b 	.word	0x0800109b
 8000cb8:	08000e41 	.word	0x08000e41
 8000cbc:	0800109b 	.word	0x0800109b
 8000cc0:	0800109b 	.word	0x0800109b
 8000cc4:	0800109b 	.word	0x0800109b
 8000cc8:	0800109b 	.word	0x0800109b
 8000ccc:	0800109b 	.word	0x0800109b
 8000cd0:	0800109b 	.word	0x0800109b
 8000cd4:	0800109b 	.word	0x0800109b
 8000cd8:	0800109b 	.word	0x0800109b
 8000cdc:	0800109b 	.word	0x0800109b
 8000ce0:	0800109b 	.word	0x0800109b
 8000ce4:	0800109b 	.word	0x0800109b
 8000ce8:	0800109b 	.word	0x0800109b
 8000cec:	0800109b 	.word	0x0800109b
 8000cf0:	0800109b 	.word	0x0800109b
 8000cf4:	0800109b 	.word	0x0800109b
 8000cf8:	0800109b 	.word	0x0800109b
 8000cfc:	0800109b 	.word	0x0800109b
 8000d00:	0800109b 	.word	0x0800109b
 8000d04:	08000d4b 	.word	0x08000d4b
 8000d08:	0800109b 	.word	0x0800109b
 8000d0c:	0800109b 	.word	0x0800109b
 8000d10:	0800109b 	.word	0x0800109b
 8000d14:	08000d2d 	.word	0x08000d2d
		  	  {
		  	  case IR_CODE_1:
		  		  active_led_no = 0;
 8000d18:	2300      	movs	r3, #0
 8000d1a:	663b      	str	r3, [r7, #96]	; 0x60
		  		  active_color = 1;
 8000d1c:	2301      	movs	r3, #1
 8000d1e:	65fb      	str	r3, [r7, #92]	; 0x5c
		  		  break;
 8000d20:	e1bb      	b.n	800109a <main+0x546>
		  	  case IR_CODE_2:
		  		  active_led_no = 1;
 8000d22:	2301      	movs	r3, #1
 8000d24:	663b      	str	r3, [r7, #96]	; 0x60
		  		  active_color = 1;
 8000d26:	2301      	movs	r3, #1
 8000d28:	65fb      	str	r3, [r7, #92]	; 0x5c
		  		  break;
 8000d2a:	e1b6      	b.n	800109a <main+0x546>
		  	  case IR_CODE_3:
		  		  active_led_no = 2;
 8000d2c:	2302      	movs	r3, #2
 8000d2e:	663b      	str	r3, [r7, #96]	; 0x60
		  		  active_color = 1;
 8000d30:	2301      	movs	r3, #1
 8000d32:	65fb      	str	r3, [r7, #92]	; 0x5c
		  		  break;
 8000d34:	e1b1      	b.n	800109a <main+0x546>
		  	  case IR_CODE_4:
		  		  active_led_no = 3;
 8000d36:	2303      	movs	r3, #3
 8000d38:	663b      	str	r3, [r7, #96]	; 0x60
		  		  active_color = 1;
 8000d3a:	2301      	movs	r3, #1
 8000d3c:	65fb      	str	r3, [r7, #92]	; 0x5c
		  		  break;
 8000d3e:	e1ac      	b.n	800109a <main+0x546>
		  	  case IR_CODE_5:
		  		  active_led_no = 4;
 8000d40:	2304      	movs	r3, #4
 8000d42:	663b      	str	r3, [r7, #96]	; 0x60
		  		  active_color = 1;
 8000d44:	2301      	movs	r3, #1
 8000d46:	65fb      	str	r3, [r7, #92]	; 0x5c
		  		  break;
 8000d48:	e1a7      	b.n	800109a <main+0x546>
		  	  case IR_CODE_6:
		  		  active_led_no = 5;
 8000d4a:	2305      	movs	r3, #5
 8000d4c:	663b      	str	r3, [r7, #96]	; 0x60
		  		  active_color = 1;
 8000d4e:	2301      	movs	r3, #1
 8000d50:	65fb      	str	r3, [r7, #92]	; 0x5c
		  		  break;
 8000d52:	e1a2      	b.n	800109a <main+0x546>
		  	  case IR_CODE_7:
		  		  active_led_no = 6;
 8000d54:	2306      	movs	r3, #6
 8000d56:	663b      	str	r3, [r7, #96]	; 0x60
		  		  active_color = 1;
 8000d58:	2301      	movs	r3, #1
 8000d5a:	65fb      	str	r3, [r7, #92]	; 0x5c
		  		  break;
 8000d5c:	e19d      	b.n	800109a <main+0x546>
		  	  case IR_CODE_ONOFF:
		  		  toggle_led(&led[active_led_no]);
 8000d5e:	1d3a      	adds	r2, r7, #4
 8000d60:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000d62:	00db      	lsls	r3, r3, #3
 8000d64:	4413      	add	r3, r2
 8000d66:	4618      	mov	r0, r3
 8000d68:	f7ff fd67 	bl	800083a <toggle_led>
		  		  HAL_Delay(NEXT_CLICK_DELAY);
 8000d6c:	200a      	movs	r0, #10
 8000d6e:	f000 fed3 	bl	8001b18 <HAL_Delay>
		  		  break;
 8000d72:	e192      	b.n	800109a <main+0x546>
		  	  case IR_CODE_REWIND:
		  		  if (active_color > 1) active_color--;
 8000d74:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000d76:	2b01      	cmp	r3, #1
 8000d78:	dd03      	ble.n	8000d82 <main+0x22e>
 8000d7a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000d7c:	3b01      	subs	r3, #1
 8000d7e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8000d80:	e001      	b.n	8000d86 <main+0x232>
		  		  else active_color = 3;
 8000d82:	2303      	movs	r3, #3
 8000d84:	65fb      	str	r3, [r7, #92]	; 0x5c
		  		  HAL_Delay(NEXT_CLICK_DELAY);
 8000d86:	200a      	movs	r0, #10
 8000d88:	f000 fec6 	bl	8001b18 <HAL_Delay>
		  		  break;
 8000d8c:	e185      	b.n	800109a <main+0x546>
		  	  case IR_CODE_FORWARD:
		  		  if (active_color < 3) active_color++;
 8000d8e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000d90:	2b02      	cmp	r3, #2
 8000d92:	dc03      	bgt.n	8000d9c <main+0x248>
 8000d94:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000d96:	3301      	adds	r3, #1
 8000d98:	65fb      	str	r3, [r7, #92]	; 0x5c
 8000d9a:	e001      	b.n	8000da0 <main+0x24c>
		  		  else active_color = 1;
 8000d9c:	2301      	movs	r3, #1
 8000d9e:	65fb      	str	r3, [r7, #92]	; 0x5c
		  		  HAL_Delay(NEXT_CLICK_DELAY);
 8000da0:	200a      	movs	r0, #10
 8000da2:	f000 feb9 	bl	8001b18 <HAL_Delay>
		  		  break;
 8000da6:	e178      	b.n	800109a <main+0x546>
		  	  case IR_CODE_PLUS:
		  		  change_brightness(&led[active_led_no], active_color, true);
 8000da8:	1d3a      	adds	r2, r7, #4
 8000daa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000dac:	00db      	lsls	r3, r3, #3
 8000dae:	4413      	add	r3, r2
 8000db0:	2201      	movs	r2, #1
 8000db2:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8000db4:	4618      	mov	r0, r3
 8000db6:	f7ff fcf9 	bl	80007ac <change_brightness>
		  		  ws2812b_set_color(led[active_led_no].no, led[active_led_no].r, led[active_led_no].g, led[active_led_no].b);
 8000dba:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000dbc:	00db      	lsls	r3, r3, #3
 8000dbe:	3368      	adds	r3, #104	; 0x68
 8000dc0:	443b      	add	r3, r7
 8000dc2:	f853 0c64 	ldr.w	r0, [r3, #-100]
 8000dc6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000dc8:	00db      	lsls	r3, r3, #3
 8000dca:	3368      	adds	r3, #104	; 0x68
 8000dcc:	443b      	add	r3, r7
 8000dce:	f813 1c60 	ldrb.w	r1, [r3, #-96]
 8000dd2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000dd4:	00db      	lsls	r3, r3, #3
 8000dd6:	3368      	adds	r3, #104	; 0x68
 8000dd8:	443b      	add	r3, r7
 8000dda:	f813 2c5f 	ldrb.w	r2, [r3, #-95]
 8000dde:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000de0:	00db      	lsls	r3, r3, #3
 8000de2:	3368      	adds	r3, #104	; 0x68
 8000de4:	443b      	add	r3, r7
 8000de6:	f813 3c5e 	ldrb.w	r3, [r3, #-94]
 8000dea:	f000 fdc1 	bl	8001970 <ws2812b_set_color>
		  		  ws2812b_update();
 8000dee:	f000 fdb1 	bl	8001954 <ws2812b_update>
		  		  break;
 8000df2:	e152      	b.n	800109a <main+0x546>
		  	  case IR_CODE_MINUS:
		  		  change_brightness(&led[active_led_no], active_color, false);
 8000df4:	1d3a      	adds	r2, r7, #4
 8000df6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000df8:	00db      	lsls	r3, r3, #3
 8000dfa:	4413      	add	r3, r2
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8000e00:	4618      	mov	r0, r3
 8000e02:	f7ff fcd3 	bl	80007ac <change_brightness>
		  		  ws2812b_set_color(led[active_led_no].no, led[active_led_no].r, led[active_led_no].g, led[active_led_no].b);
 8000e06:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000e08:	00db      	lsls	r3, r3, #3
 8000e0a:	3368      	adds	r3, #104	; 0x68
 8000e0c:	443b      	add	r3, r7
 8000e0e:	f853 0c64 	ldr.w	r0, [r3, #-100]
 8000e12:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000e14:	00db      	lsls	r3, r3, #3
 8000e16:	3368      	adds	r3, #104	; 0x68
 8000e18:	443b      	add	r3, r7
 8000e1a:	f813 1c60 	ldrb.w	r1, [r3, #-96]
 8000e1e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000e20:	00db      	lsls	r3, r3, #3
 8000e22:	3368      	adds	r3, #104	; 0x68
 8000e24:	443b      	add	r3, r7
 8000e26:	f813 2c5f 	ldrb.w	r2, [r3, #-95]
 8000e2a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000e2c:	00db      	lsls	r3, r3, #3
 8000e2e:	3368      	adds	r3, #104	; 0x68
 8000e30:	443b      	add	r3, r7
 8000e32:	f813 3c5e 	ldrb.w	r3, [r3, #-94]
 8000e36:	f000 fd9b 	bl	8001970 <ws2812b_set_color>
		  		  ws2812b_update();
 8000e3a:	f000 fd8b 	bl	8001954 <ws2812b_update>
		  		  break;
 8000e3e:	e12c      	b.n	800109a <main+0x546>
		  	  case IR_CODE_MENU:
		  		  active_color = 1;
 8000e40:	2301      	movs	r3, #1
 8000e42:	65fb      	str	r3, [r7, #92]	; 0x5c
		  		  mode = 2;
 8000e44:	2302      	movs	r3, #2
 8000e46:	65bb      	str	r3, [r7, #88]	; 0x58
		  		  led_reset(led);
 8000e48:	1d3b      	adds	r3, r7, #4
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	f7ff fd24 	bl	8000898 <led_reset>
		  		  HAL_Delay(NEXT_CLICK_DELAY);
 8000e50:	200a      	movs	r0, #10
 8000e52:	f000 fe61 	bl	8001b18 <HAL_Delay>
		  		  break;
 8000e56:	e120      	b.n	800109a <main+0x546>
		  	  }
	  }
	  else if (mode == 2)	// tryb sterowania wszystkimi diodami led
 8000e58:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000e5a:	2b02      	cmp	r3, #2
 8000e5c:	f040 80be 	bne.w	8000fdc <main+0x488>
	  {
		  switch (value)
 8000e60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000e62:	2b47      	cmp	r3, #71	; 0x47
 8000e64:	f000 80ac 	beq.w	8000fc0 <main+0x46c>
 8000e68:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000e6a:	2b47      	cmp	r3, #71	; 0x47
 8000e6c:	f300 8115 	bgt.w	800109a <main+0x546>
 8000e70:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000e72:	2b45      	cmp	r3, #69	; 0x45
 8000e74:	d018      	beq.n	8000ea8 <main+0x354>
 8000e76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000e78:	2b45      	cmp	r3, #69	; 0x45
 8000e7a:	f300 810e 	bgt.w	800109a <main+0x546>
 8000e7e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000e80:	2b40      	cmp	r3, #64	; 0x40
 8000e82:	d03f      	beq.n	8000f04 <main+0x3b0>
 8000e84:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000e86:	2b40      	cmp	r3, #64	; 0x40
 8000e88:	f300 8107 	bgt.w	800109a <main+0x546>
 8000e8c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000e8e:	2b19      	cmp	r3, #25
 8000e90:	d067      	beq.n	8000f62 <main+0x40e>
 8000e92:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000e94:	2b19      	cmp	r3, #25
 8000e96:	f300 8100 	bgt.w	800109a <main+0x546>
 8000e9a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000e9c:	2b07      	cmp	r3, #7
 8000e9e:	d017      	beq.n	8000ed0 <main+0x37c>
 8000ea0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000ea2:	2b09      	cmp	r3, #9
 8000ea4:	d021      	beq.n	8000eea <main+0x396>
 8000ea6:	e0f8      	b.n	800109a <main+0x546>
			  {
			  case IR_CODE_ONOFF:
				  for (int i=0; i<7; i++)
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	657b      	str	r3, [r7, #84]	; 0x54
 8000eac:	e009      	b.n	8000ec2 <main+0x36e>
				  {
					  toggle_led(&led[i]);
 8000eae:	1d3a      	adds	r2, r7, #4
 8000eb0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000eb2:	00db      	lsls	r3, r3, #3
 8000eb4:	4413      	add	r3, r2
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	f7ff fcbf 	bl	800083a <toggle_led>
				  for (int i=0; i<7; i++)
 8000ebc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000ebe:	3301      	adds	r3, #1
 8000ec0:	657b      	str	r3, [r7, #84]	; 0x54
 8000ec2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000ec4:	2b06      	cmp	r3, #6
 8000ec6:	ddf2      	ble.n	8000eae <main+0x35a>
				  }
				  HAL_Delay(NEXT_CLICK_DELAY);
 8000ec8:	200a      	movs	r0, #10
 8000eca:	f000 fe25 	bl	8001b18 <HAL_Delay>
				  break;
 8000ece:	e0e4      	b.n	800109a <main+0x546>
			  case IR_CODE_REWIND:
				  if (active_color > 1) active_color--;
 8000ed0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000ed2:	2b01      	cmp	r3, #1
 8000ed4:	dd03      	ble.n	8000ede <main+0x38a>
 8000ed6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000ed8:	3b01      	subs	r3, #1
 8000eda:	65fb      	str	r3, [r7, #92]	; 0x5c
 8000edc:	e001      	b.n	8000ee2 <main+0x38e>
				  else active_color = 3;
 8000ede:	2303      	movs	r3, #3
 8000ee0:	65fb      	str	r3, [r7, #92]	; 0x5c
				  HAL_Delay(NEXT_CLICK_DELAY);
 8000ee2:	200a      	movs	r0, #10
 8000ee4:	f000 fe18 	bl	8001b18 <HAL_Delay>
				  break;
 8000ee8:	e0d7      	b.n	800109a <main+0x546>
			  case IR_CODE_FORWARD:
				  if (active_color < 3) active_color++;
 8000eea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000eec:	2b02      	cmp	r3, #2
 8000eee:	dc03      	bgt.n	8000ef8 <main+0x3a4>
 8000ef0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000ef2:	3301      	adds	r3, #1
 8000ef4:	65fb      	str	r3, [r7, #92]	; 0x5c
 8000ef6:	e001      	b.n	8000efc <main+0x3a8>
				  else active_color = 1;
 8000ef8:	2301      	movs	r3, #1
 8000efa:	65fb      	str	r3, [r7, #92]	; 0x5c
				  HAL_Delay(NEXT_CLICK_DELAY);
 8000efc:	200a      	movs	r0, #10
 8000efe:	f000 fe0b 	bl	8001b18 <HAL_Delay>
				  break;
 8000f02:	e0ca      	b.n	800109a <main+0x546>
			  case IR_CODE_PLUS:
				  for (int i=0; i<7; i++)
 8000f04:	2300      	movs	r3, #0
 8000f06:	653b      	str	r3, [r7, #80]	; 0x50
 8000f08:	e025      	b.n	8000f56 <main+0x402>
				  {
					  change_brightness(&led[i], active_color, true);
 8000f0a:	1d3a      	adds	r2, r7, #4
 8000f0c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000f0e:	00db      	lsls	r3, r3, #3
 8000f10:	4413      	add	r3, r2
 8000f12:	2201      	movs	r2, #1
 8000f14:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8000f16:	4618      	mov	r0, r3
 8000f18:	f7ff fc48 	bl	80007ac <change_brightness>
					  ws2812b_set_color(led[i].no, led[i].r, led[i].g, led[i].b);
 8000f1c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000f1e:	00db      	lsls	r3, r3, #3
 8000f20:	3368      	adds	r3, #104	; 0x68
 8000f22:	443b      	add	r3, r7
 8000f24:	f853 0c64 	ldr.w	r0, [r3, #-100]
 8000f28:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000f2a:	00db      	lsls	r3, r3, #3
 8000f2c:	3368      	adds	r3, #104	; 0x68
 8000f2e:	443b      	add	r3, r7
 8000f30:	f813 1c60 	ldrb.w	r1, [r3, #-96]
 8000f34:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000f36:	00db      	lsls	r3, r3, #3
 8000f38:	3368      	adds	r3, #104	; 0x68
 8000f3a:	443b      	add	r3, r7
 8000f3c:	f813 2c5f 	ldrb.w	r2, [r3, #-95]
 8000f40:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000f42:	00db      	lsls	r3, r3, #3
 8000f44:	3368      	adds	r3, #104	; 0x68
 8000f46:	443b      	add	r3, r7
 8000f48:	f813 3c5e 	ldrb.w	r3, [r3, #-94]
 8000f4c:	f000 fd10 	bl	8001970 <ws2812b_set_color>
				  for (int i=0; i<7; i++)
 8000f50:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000f52:	3301      	adds	r3, #1
 8000f54:	653b      	str	r3, [r7, #80]	; 0x50
 8000f56:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000f58:	2b06      	cmp	r3, #6
 8000f5a:	ddd6      	ble.n	8000f0a <main+0x3b6>
				  }
				  ws2812b_update();
 8000f5c:	f000 fcfa 	bl	8001954 <ws2812b_update>
				  break;
 8000f60:	e09b      	b.n	800109a <main+0x546>
			  case IR_CODE_MINUS:
				  for (int i=0; i<7; i++)
 8000f62:	2300      	movs	r3, #0
 8000f64:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000f66:	e025      	b.n	8000fb4 <main+0x460>
				  {
					  change_brightness(&led[i], active_color, false);
 8000f68:	1d3a      	adds	r2, r7, #4
 8000f6a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000f6c:	00db      	lsls	r3, r3, #3
 8000f6e:	4413      	add	r3, r2
 8000f70:	2200      	movs	r2, #0
 8000f72:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8000f74:	4618      	mov	r0, r3
 8000f76:	f7ff fc19 	bl	80007ac <change_brightness>
					  ws2812b_set_color(led[i].no, led[i].r, led[i].g, led[i].b);
 8000f7a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000f7c:	00db      	lsls	r3, r3, #3
 8000f7e:	3368      	adds	r3, #104	; 0x68
 8000f80:	443b      	add	r3, r7
 8000f82:	f853 0c64 	ldr.w	r0, [r3, #-100]
 8000f86:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000f88:	00db      	lsls	r3, r3, #3
 8000f8a:	3368      	adds	r3, #104	; 0x68
 8000f8c:	443b      	add	r3, r7
 8000f8e:	f813 1c60 	ldrb.w	r1, [r3, #-96]
 8000f92:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000f94:	00db      	lsls	r3, r3, #3
 8000f96:	3368      	adds	r3, #104	; 0x68
 8000f98:	443b      	add	r3, r7
 8000f9a:	f813 2c5f 	ldrb.w	r2, [r3, #-95]
 8000f9e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000fa0:	00db      	lsls	r3, r3, #3
 8000fa2:	3368      	adds	r3, #104	; 0x68
 8000fa4:	443b      	add	r3, r7
 8000fa6:	f813 3c5e 	ldrb.w	r3, [r3, #-94]
 8000faa:	f000 fce1 	bl	8001970 <ws2812b_set_color>
				  for (int i=0; i<7; i++)
 8000fae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000fb0:	3301      	adds	r3, #1
 8000fb2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000fb4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000fb6:	2b06      	cmp	r3, #6
 8000fb8:	ddd6      	ble.n	8000f68 <main+0x414>
				  }
				  ws2812b_update();
 8000fba:	f000 fccb 	bl	8001954 <ws2812b_update>
				  break;
 8000fbe:	e06c      	b.n	800109a <main+0x546>
			  case IR_CODE_MENU:
				  active_led_no = 0;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	663b      	str	r3, [r7, #96]	; 0x60
				  active_color = 1;
 8000fc4:	2301      	movs	r3, #1
 8000fc6:	65fb      	str	r3, [r7, #92]	; 0x5c
				  mode = 3;
 8000fc8:	2303      	movs	r3, #3
 8000fca:	65bb      	str	r3, [r7, #88]	; 0x58
				  led_reset(led);
 8000fcc:	1d3b      	adds	r3, r7, #4
 8000fce:	4618      	mov	r0, r3
 8000fd0:	f7ff fc62 	bl	8000898 <led_reset>
				  HAL_Delay(NEXT_CLICK_DELAY);
 8000fd4:	200a      	movs	r0, #10
 8000fd6:	f000 fd9f 	bl	8001b18 <HAL_Delay>
				  break;
 8000fda:	e05e      	b.n	800109a <main+0x546>
			  }
	  }
	  else if (mode == 3)				// tryb automatyczny nr 1
 8000fdc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000fde:	2b03      	cmp	r3, #3
 8000fe0:	d12d      	bne.n	800103e <main+0x4ea>
	  {
		  if (led[0].power) automatic_mode1();
 8000fe2:	7afb      	ldrb	r3, [r7, #11]
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d001      	beq.n	8000fec <main+0x498>
 8000fe8:	f7ff fcda 	bl	80009a0 <automatic_mode1>

		  switch (value)
 8000fec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000fee:	2b45      	cmp	r3, #69	; 0x45
 8000ff0:	d003      	beq.n	8000ffa <main+0x4a6>
 8000ff2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000ff4:	2b47      	cmp	r3, #71	; 0x47
 8000ff6:	d014      	beq.n	8001022 <main+0x4ce>
 8000ff8:	e04f      	b.n	800109a <main+0x546>
			  {
			  case IR_CODE_ONOFF:
				  for (int i=0; i<7; i++)
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	64bb      	str	r3, [r7, #72]	; 0x48
 8000ffe:	e009      	b.n	8001014 <main+0x4c0>
				  {
					  toggle_led(&led[i]);
 8001000:	1d3a      	adds	r2, r7, #4
 8001002:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001004:	00db      	lsls	r3, r3, #3
 8001006:	4413      	add	r3, r2
 8001008:	4618      	mov	r0, r3
 800100a:	f7ff fc16 	bl	800083a <toggle_led>
				  for (int i=0; i<7; i++)
 800100e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001010:	3301      	adds	r3, #1
 8001012:	64bb      	str	r3, [r7, #72]	; 0x48
 8001014:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001016:	2b06      	cmp	r3, #6
 8001018:	ddf2      	ble.n	8001000 <main+0x4ac>
				  }
				  HAL_Delay(NEXT_CLICK_DELAY);
 800101a:	200a      	movs	r0, #10
 800101c:	f000 fd7c 	bl	8001b18 <HAL_Delay>
				  break;
 8001020:	e03b      	b.n	800109a <main+0x546>
			  case IR_CODE_MENU:
				  active_led_no = 0;
 8001022:	2300      	movs	r3, #0
 8001024:	663b      	str	r3, [r7, #96]	; 0x60
				  active_color = 1;
 8001026:	2301      	movs	r3, #1
 8001028:	65fb      	str	r3, [r7, #92]	; 0x5c
				  mode = 4;
 800102a:	2304      	movs	r3, #4
 800102c:	65bb      	str	r3, [r7, #88]	; 0x58
				  led_reset(led);
 800102e:	1d3b      	adds	r3, r7, #4
 8001030:	4618      	mov	r0, r3
 8001032:	f7ff fc31 	bl	8000898 <led_reset>
				  HAL_Delay(NEXT_CLICK_DELAY);
 8001036:	200a      	movs	r0, #10
 8001038:	f000 fd6e 	bl	8001b18 <HAL_Delay>
				  break;
 800103c:	e02d      	b.n	800109a <main+0x546>
			  }
	  }
	  else								// tryb automatyczny nr 2
	  {
		  if (led[0].power) automatic_mode2();
 800103e:	7afb      	ldrb	r3, [r7, #11]
 8001040:	2b00      	cmp	r3, #0
 8001042:	d001      	beq.n	8001048 <main+0x4f4>
 8001044:	f7ff fd48 	bl	8000ad8 <automatic_mode2>

		  switch (value)
 8001048:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800104a:	2b45      	cmp	r3, #69	; 0x45
 800104c:	d003      	beq.n	8001056 <main+0x502>
 800104e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001050:	2b47      	cmp	r3, #71	; 0x47
 8001052:	d014      	beq.n	800107e <main+0x52a>
 8001054:	e021      	b.n	800109a <main+0x546>
			  {
			  case IR_CODE_ONOFF:
				  for (int i=0; i<7; i++)
 8001056:	2300      	movs	r3, #0
 8001058:	647b      	str	r3, [r7, #68]	; 0x44
 800105a:	e009      	b.n	8001070 <main+0x51c>
				  {
					  toggle_led(&led[i]);
 800105c:	1d3a      	adds	r2, r7, #4
 800105e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001060:	00db      	lsls	r3, r3, #3
 8001062:	4413      	add	r3, r2
 8001064:	4618      	mov	r0, r3
 8001066:	f7ff fbe8 	bl	800083a <toggle_led>
				  for (int i=0; i<7; i++)
 800106a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800106c:	3301      	adds	r3, #1
 800106e:	647b      	str	r3, [r7, #68]	; 0x44
 8001070:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001072:	2b06      	cmp	r3, #6
 8001074:	ddf2      	ble.n	800105c <main+0x508>
				  }
				  HAL_Delay(NEXT_CLICK_DELAY);
 8001076:	200a      	movs	r0, #10
 8001078:	f000 fd4e 	bl	8001b18 <HAL_Delay>
				  break;
 800107c:	e00d      	b.n	800109a <main+0x546>
			  case IR_CODE_MENU:
				  active_led_no = 0;
 800107e:	2300      	movs	r3, #0
 8001080:	663b      	str	r3, [r7, #96]	; 0x60
				  active_color = 1;
 8001082:	2301      	movs	r3, #1
 8001084:	65fb      	str	r3, [r7, #92]	; 0x5c
				  mode = 1;
 8001086:	2301      	movs	r3, #1
 8001088:	65bb      	str	r3, [r7, #88]	; 0x58
				  led_reset(led);
 800108a:	1d3b      	adds	r3, r7, #4
 800108c:	4618      	mov	r0, r3
 800108e:	f7ff fc03 	bl	8000898 <led_reset>
				  HAL_Delay(NEXT_CLICK_DELAY);
 8001092:	200a      	movs	r0, #10
 8001094:	f000 fd40 	bl	8001b18 <HAL_Delay>
				  break;
 8001098:	bf00      	nop
			  }
	  }

	  // pomoc przy debugowaniu - wysylanie na UART
	  if (HAL_GetTick() - last_time > 1000)
 800109a:	f000 fd31 	bl	8001b00 <HAL_GetTick>
 800109e:	4602      	mov	r2, r0
 80010a0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80010a2:	1ad3      	subs	r3, r2, r3
 80010a4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80010a8:	f67f ad76 	bls.w	8000b98 <main+0x44>
	  {
		  printf("Aktywna dioda: %lu, aktywny kolor: %d\n", active_led_no, active_color);
 80010ac:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80010ae:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80010b0:	4816      	ldr	r0, [pc, #88]	; (800110c <main+0x5b8>)
 80010b2:	f005 fb5b 	bl	800676c <iprintf>
		  for (int i=0; i<7; i++)
 80010b6:	2300      	movs	r3, #0
 80010b8:	643b      	str	r3, [r7, #64]	; 0x40
 80010ba:	e01c      	b.n	80010f6 <main+0x5a2>
		  {
			  printf("LED %d\tR: %d\tG: %d\tB: %d\t\n", i, led[i].r, led[i].g, led[i].b);
 80010bc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80010be:	00db      	lsls	r3, r3, #3
 80010c0:	3368      	adds	r3, #104	; 0x68
 80010c2:	443b      	add	r3, r7
 80010c4:	f813 3c60 	ldrb.w	r3, [r3, #-96]
 80010c8:	461a      	mov	r2, r3
 80010ca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80010cc:	00db      	lsls	r3, r3, #3
 80010ce:	3368      	adds	r3, #104	; 0x68
 80010d0:	443b      	add	r3, r7
 80010d2:	f813 3c5f 	ldrb.w	r3, [r3, #-95]
 80010d6:	4619      	mov	r1, r3
 80010d8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80010da:	00db      	lsls	r3, r3, #3
 80010dc:	3368      	adds	r3, #104	; 0x68
 80010de:	443b      	add	r3, r7
 80010e0:	f813 3c5e 	ldrb.w	r3, [r3, #-94]
 80010e4:	9300      	str	r3, [sp, #0]
 80010e6:	460b      	mov	r3, r1
 80010e8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80010ea:	4809      	ldr	r0, [pc, #36]	; (8001110 <main+0x5bc>)
 80010ec:	f005 fb3e 	bl	800676c <iprintf>
		  for (int i=0; i<7; i++)
 80010f0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80010f2:	3301      	adds	r3, #1
 80010f4:	643b      	str	r3, [r7, #64]	; 0x40
 80010f6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80010f8:	2b06      	cmp	r3, #6
 80010fa:	dddf      	ble.n	80010bc <main+0x568>
		  }
		  printf("\n");
 80010fc:	200a      	movs	r0, #10
 80010fe:	f005 fb4d 	bl	800679c <putchar>
		  last_time = HAL_GetTick();
 8001102:	f000 fcfd 	bl	8001b00 <HAL_GetTick>
 8001106:	6678      	str	r0, [r7, #100]	; 0x64
  {
 8001108:	e546      	b.n	8000b98 <main+0x44>
 800110a:	bf00      	nop
 800110c:	0800775c 	.word	0x0800775c
 8001110:	08007784 	.word	0x08007784

08001114 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b096      	sub	sp, #88	; 0x58
 8001118:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800111a:	f107 0314 	add.w	r3, r7, #20
 800111e:	2244      	movs	r2, #68	; 0x44
 8001120:	2100      	movs	r1, #0
 8001122:	4618      	mov	r0, r3
 8001124:	f005 fb1a 	bl	800675c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001128:	463b      	mov	r3, r7
 800112a:	2200      	movs	r2, #0
 800112c:	601a      	str	r2, [r3, #0]
 800112e:	605a      	str	r2, [r3, #4]
 8001130:	609a      	str	r2, [r3, #8]
 8001132:	60da      	str	r2, [r3, #12]
 8001134:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001136:	f44f 7000 	mov.w	r0, #512	; 0x200
 800113a:	f001 f9d3 	bl	80024e4 <HAL_PWREx_ControlVoltageScaling>
 800113e:	4603      	mov	r3, r0
 8001140:	2b00      	cmp	r3, #0
 8001142:	d001      	beq.n	8001148 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001144:	f000 f838 	bl	80011b8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001148:	2310      	movs	r3, #16
 800114a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800114c:	2301      	movs	r3, #1
 800114e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001150:	2300      	movs	r3, #0
 8001152:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001154:	2360      	movs	r3, #96	; 0x60
 8001156:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001158:	2302      	movs	r3, #2
 800115a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800115c:	2301      	movs	r3, #1
 800115e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001160:	2301      	movs	r3, #1
 8001162:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8001164:	2328      	movs	r3, #40	; 0x28
 8001166:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001168:	2307      	movs	r3, #7
 800116a:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800116c:	2302      	movs	r3, #2
 800116e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001170:	2302      	movs	r3, #2
 8001172:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001174:	f107 0314 	add.w	r3, r7, #20
 8001178:	4618      	mov	r0, r3
 800117a:	f001 fa09 	bl	8002590 <HAL_RCC_OscConfig>
 800117e:	4603      	mov	r3, r0
 8001180:	2b00      	cmp	r3, #0
 8001182:	d001      	beq.n	8001188 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8001184:	f000 f818 	bl	80011b8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001188:	230f      	movs	r3, #15
 800118a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800118c:	2303      	movs	r3, #3
 800118e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001190:	2300      	movs	r3, #0
 8001192:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001194:	2300      	movs	r3, #0
 8001196:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001198:	2300      	movs	r3, #0
 800119a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800119c:	463b      	mov	r3, r7
 800119e:	2104      	movs	r1, #4
 80011a0:	4618      	mov	r0, r3
 80011a2:	f001 fdd1 	bl	8002d48 <HAL_RCC_ClockConfig>
 80011a6:	4603      	mov	r3, r0
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d001      	beq.n	80011b0 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80011ac:	f000 f804 	bl	80011b8 <Error_Handler>
  }
}
 80011b0:	bf00      	nop
 80011b2:	3758      	adds	r7, #88	; 0x58
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}

080011b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011b8:	b480      	push	{r7}
 80011ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011bc:	b672      	cpsid	i
}
 80011be:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011c0:	e7fe      	b.n	80011c0 <Error_Handler+0x8>
	...

080011c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011c4:	b480      	push	{r7}
 80011c6:	b083      	sub	sp, #12
 80011c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011ca:	4b0f      	ldr	r3, [pc, #60]	; (8001208 <HAL_MspInit+0x44>)
 80011cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80011ce:	4a0e      	ldr	r2, [pc, #56]	; (8001208 <HAL_MspInit+0x44>)
 80011d0:	f043 0301 	orr.w	r3, r3, #1
 80011d4:	6613      	str	r3, [r2, #96]	; 0x60
 80011d6:	4b0c      	ldr	r3, [pc, #48]	; (8001208 <HAL_MspInit+0x44>)
 80011d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80011da:	f003 0301 	and.w	r3, r3, #1
 80011de:	607b      	str	r3, [r7, #4]
 80011e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011e2:	4b09      	ldr	r3, [pc, #36]	; (8001208 <HAL_MspInit+0x44>)
 80011e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011e6:	4a08      	ldr	r2, [pc, #32]	; (8001208 <HAL_MspInit+0x44>)
 80011e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011ec:	6593      	str	r3, [r2, #88]	; 0x58
 80011ee:	4b06      	ldr	r3, [pc, #24]	; (8001208 <HAL_MspInit+0x44>)
 80011f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011f6:	603b      	str	r3, [r7, #0]
 80011f8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011fa:	bf00      	nop
 80011fc:	370c      	adds	r7, #12
 80011fe:	46bd      	mov	sp, r7
 8001200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001204:	4770      	bx	lr
 8001206:	bf00      	nop
 8001208:	40021000 	.word	0x40021000

0800120c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800120c:	b480      	push	{r7}
 800120e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001210:	e7fe      	b.n	8001210 <NMI_Handler+0x4>

08001212 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001212:	b480      	push	{r7}
 8001214:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001216:	e7fe      	b.n	8001216 <HardFault_Handler+0x4>

08001218 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001218:	b480      	push	{r7}
 800121a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800121c:	e7fe      	b.n	800121c <MemManage_Handler+0x4>

0800121e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800121e:	b480      	push	{r7}
 8001220:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001222:	e7fe      	b.n	8001222 <BusFault_Handler+0x4>

08001224 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001224:	b480      	push	{r7}
 8001226:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001228:	e7fe      	b.n	8001228 <UsageFault_Handler+0x4>

0800122a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800122a:	b480      	push	{r7}
 800122c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800122e:	bf00      	nop
 8001230:	46bd      	mov	sp, r7
 8001232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001236:	4770      	bx	lr

08001238 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001238:	b480      	push	{r7}
 800123a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800123c:	bf00      	nop
 800123e:	46bd      	mov	sp, r7
 8001240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001244:	4770      	bx	lr

08001246 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001246:	b480      	push	{r7}
 8001248:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800124a:	bf00      	nop
 800124c:	46bd      	mov	sp, r7
 800124e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001252:	4770      	bx	lr

08001254 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001258:	f000 fc3e 	bl	8001ad8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800125c:	bf00      	nop
 800125e:	bd80      	pop	{r7, pc}

08001260 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch1_trig);
 8001264:	4802      	ldr	r0, [pc, #8]	; (8001270 <DMA1_Channel6_IRQHandler+0x10>)
 8001266:	f000 fea5 	bl	8001fb4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 800126a:	bf00      	nop
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	20000150 	.word	0x20000150

08001274 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001278:	4802      	ldr	r0, [pc, #8]	; (8001284 <TIM2_IRQHandler+0x10>)
 800127a:	f003 f933 	bl	80044e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800127e:	bf00      	nop
 8001280:	bd80      	pop	{r7, pc}
 8001282:	bf00      	nop
 8001284:	200000b8 	.word	0x200000b8

08001288 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b086      	sub	sp, #24
 800128c:	af00      	add	r7, sp, #0
 800128e:	60f8      	str	r0, [r7, #12]
 8001290:	60b9      	str	r1, [r7, #8]
 8001292:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001294:	2300      	movs	r3, #0
 8001296:	617b      	str	r3, [r7, #20]
 8001298:	e00a      	b.n	80012b0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800129a:	f3af 8000 	nop.w
 800129e:	4601      	mov	r1, r0
 80012a0:	68bb      	ldr	r3, [r7, #8]
 80012a2:	1c5a      	adds	r2, r3, #1
 80012a4:	60ba      	str	r2, [r7, #8]
 80012a6:	b2ca      	uxtb	r2, r1
 80012a8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012aa:	697b      	ldr	r3, [r7, #20]
 80012ac:	3301      	adds	r3, #1
 80012ae:	617b      	str	r3, [r7, #20]
 80012b0:	697a      	ldr	r2, [r7, #20]
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	429a      	cmp	r2, r3
 80012b6:	dbf0      	blt.n	800129a <_read+0x12>
  }

  return len;
 80012b8:	687b      	ldr	r3, [r7, #4]
}
 80012ba:	4618      	mov	r0, r3
 80012bc:	3718      	adds	r7, #24
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}

080012c2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80012c2:	b580      	push	{r7, lr}
 80012c4:	b086      	sub	sp, #24
 80012c6:	af00      	add	r7, sp, #0
 80012c8:	60f8      	str	r0, [r7, #12]
 80012ca:	60b9      	str	r1, [r7, #8]
 80012cc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012ce:	2300      	movs	r3, #0
 80012d0:	617b      	str	r3, [r7, #20]
 80012d2:	e009      	b.n	80012e8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80012d4:	68bb      	ldr	r3, [r7, #8]
 80012d6:	1c5a      	adds	r2, r3, #1
 80012d8:	60ba      	str	r2, [r7, #8]
 80012da:	781b      	ldrb	r3, [r3, #0]
 80012dc:	4618      	mov	r0, r3
 80012de:	f7ff fa33 	bl	8000748 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012e2:	697b      	ldr	r3, [r7, #20]
 80012e4:	3301      	adds	r3, #1
 80012e6:	617b      	str	r3, [r7, #20]
 80012e8:	697a      	ldr	r2, [r7, #20]
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	429a      	cmp	r2, r3
 80012ee:	dbf1      	blt.n	80012d4 <_write+0x12>
  }
  return len;
 80012f0:	687b      	ldr	r3, [r7, #4]
}
 80012f2:	4618      	mov	r0, r3
 80012f4:	3718      	adds	r7, #24
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}

080012fa <_close>:

int _close(int file)
{
 80012fa:	b480      	push	{r7}
 80012fc:	b083      	sub	sp, #12
 80012fe:	af00      	add	r7, sp, #0
 8001300:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001302:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001306:	4618      	mov	r0, r3
 8001308:	370c      	adds	r7, #12
 800130a:	46bd      	mov	sp, r7
 800130c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001310:	4770      	bx	lr

08001312 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001312:	b480      	push	{r7}
 8001314:	b083      	sub	sp, #12
 8001316:	af00      	add	r7, sp, #0
 8001318:	6078      	str	r0, [r7, #4]
 800131a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800131c:	683b      	ldr	r3, [r7, #0]
 800131e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001322:	605a      	str	r2, [r3, #4]
  return 0;
 8001324:	2300      	movs	r3, #0
}
 8001326:	4618      	mov	r0, r3
 8001328:	370c      	adds	r7, #12
 800132a:	46bd      	mov	sp, r7
 800132c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001330:	4770      	bx	lr

08001332 <_isatty>:

int _isatty(int file)
{
 8001332:	b480      	push	{r7}
 8001334:	b083      	sub	sp, #12
 8001336:	af00      	add	r7, sp, #0
 8001338:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800133a:	2301      	movs	r3, #1
}
 800133c:	4618      	mov	r0, r3
 800133e:	370c      	adds	r7, #12
 8001340:	46bd      	mov	sp, r7
 8001342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001346:	4770      	bx	lr

08001348 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001348:	b480      	push	{r7}
 800134a:	b085      	sub	sp, #20
 800134c:	af00      	add	r7, sp, #0
 800134e:	60f8      	str	r0, [r7, #12]
 8001350:	60b9      	str	r1, [r7, #8]
 8001352:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001354:	2300      	movs	r3, #0
}
 8001356:	4618      	mov	r0, r3
 8001358:	3714      	adds	r7, #20
 800135a:	46bd      	mov	sp, r7
 800135c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001360:	4770      	bx	lr
	...

08001364 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b086      	sub	sp, #24
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800136c:	4a14      	ldr	r2, [pc, #80]	; (80013c0 <_sbrk+0x5c>)
 800136e:	4b15      	ldr	r3, [pc, #84]	; (80013c4 <_sbrk+0x60>)
 8001370:	1ad3      	subs	r3, r2, r3
 8001372:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001374:	697b      	ldr	r3, [r7, #20]
 8001376:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001378:	4b13      	ldr	r3, [pc, #76]	; (80013c8 <_sbrk+0x64>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	2b00      	cmp	r3, #0
 800137e:	d102      	bne.n	8001386 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001380:	4b11      	ldr	r3, [pc, #68]	; (80013c8 <_sbrk+0x64>)
 8001382:	4a12      	ldr	r2, [pc, #72]	; (80013cc <_sbrk+0x68>)
 8001384:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001386:	4b10      	ldr	r3, [pc, #64]	; (80013c8 <_sbrk+0x64>)
 8001388:	681a      	ldr	r2, [r3, #0]
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	4413      	add	r3, r2
 800138e:	693a      	ldr	r2, [r7, #16]
 8001390:	429a      	cmp	r2, r3
 8001392:	d207      	bcs.n	80013a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001394:	f005 f9b8 	bl	8006708 <__errno>
 8001398:	4603      	mov	r3, r0
 800139a:	220c      	movs	r2, #12
 800139c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800139e:	f04f 33ff 	mov.w	r3, #4294967295
 80013a2:	e009      	b.n	80013b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80013a4:	4b08      	ldr	r3, [pc, #32]	; (80013c8 <_sbrk+0x64>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80013aa:	4b07      	ldr	r3, [pc, #28]	; (80013c8 <_sbrk+0x64>)
 80013ac:	681a      	ldr	r2, [r3, #0]
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	4413      	add	r3, r2
 80013b2:	4a05      	ldr	r2, [pc, #20]	; (80013c8 <_sbrk+0x64>)
 80013b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80013b6:	68fb      	ldr	r3, [r7, #12]
}
 80013b8:	4618      	mov	r0, r3
 80013ba:	3718      	adds	r7, #24
 80013bc:	46bd      	mov	sp, r7
 80013be:	bd80      	pop	{r7, pc}
 80013c0:	20018000 	.word	0x20018000
 80013c4:	00000400 	.word	0x00000400
 80013c8:	200000b4 	.word	0x200000b4
 80013cc:	20000308 	.word	0x20000308

080013d0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80013d0:	b480      	push	{r7}
 80013d2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80013d4:	4b06      	ldr	r3, [pc, #24]	; (80013f0 <SystemInit+0x20>)
 80013d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80013da:	4a05      	ldr	r2, [pc, #20]	; (80013f0 <SystemInit+0x20>)
 80013dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80013e0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80013e4:	bf00      	nop
 80013e6:	46bd      	mov	sp, r7
 80013e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ec:	4770      	bx	lr
 80013ee:	bf00      	nop
 80013f0:	e000ed00 	.word	0xe000ed00

080013f4 <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
DMA_HandleTypeDef hdma_tim3_ch1_trig;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b090      	sub	sp, #64	; 0x40
 80013f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013fa:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80013fe:	2200      	movs	r2, #0
 8001400:	601a      	str	r2, [r3, #0]
 8001402:	605a      	str	r2, [r3, #4]
 8001404:	609a      	str	r2, [r3, #8]
 8001406:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001408:	f107 031c 	add.w	r3, r7, #28
 800140c:	2200      	movs	r2, #0
 800140e:	601a      	str	r2, [r3, #0]
 8001410:	605a      	str	r2, [r3, #4]
 8001412:	609a      	str	r2, [r3, #8]
 8001414:	60da      	str	r2, [r3, #12]
 8001416:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001418:	f107 0310 	add.w	r3, r7, #16
 800141c:	2200      	movs	r2, #0
 800141e:	601a      	str	r2, [r3, #0]
 8001420:	605a      	str	r2, [r3, #4]
 8001422:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001424:	463b      	mov	r3, r7
 8001426:	2200      	movs	r2, #0
 8001428:	601a      	str	r2, [r3, #0]
 800142a:	605a      	str	r2, [r3, #4]
 800142c:	609a      	str	r2, [r3, #8]
 800142e:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001430:	4b35      	ldr	r3, [pc, #212]	; (8001508 <MX_TIM2_Init+0x114>)
 8001432:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001436:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 79;
 8001438:	4b33      	ldr	r3, [pc, #204]	; (8001508 <MX_TIM2_Init+0x114>)
 800143a:	224f      	movs	r2, #79	; 0x4f
 800143c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800143e:	4b32      	ldr	r3, [pc, #200]	; (8001508 <MX_TIM2_Init+0x114>)
 8001440:	2200      	movs	r2, #0
 8001442:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001444:	4b30      	ldr	r3, [pc, #192]	; (8001508 <MX_TIM2_Init+0x114>)
 8001446:	f04f 32ff 	mov.w	r2, #4294967295
 800144a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800144c:	4b2e      	ldr	r3, [pc, #184]	; (8001508 <MX_TIM2_Init+0x114>)
 800144e:	2200      	movs	r2, #0
 8001450:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001452:	4b2d      	ldr	r3, [pc, #180]	; (8001508 <MX_TIM2_Init+0x114>)
 8001454:	2200      	movs	r2, #0
 8001456:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001458:	482b      	ldr	r0, [pc, #172]	; (8001508 <MX_TIM2_Init+0x114>)
 800145a:	f002 fb55 	bl	8003b08 <HAL_TIM_Base_Init>
 800145e:	4603      	mov	r3, r0
 8001460:	2b00      	cmp	r3, #0
 8001462:	d001      	beq.n	8001468 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8001464:	f7ff fea8 	bl	80011b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001468:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800146c:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800146e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001472:	4619      	mov	r1, r3
 8001474:	4824      	ldr	r0, [pc, #144]	; (8001508 <MX_TIM2_Init+0x114>)
 8001476:	f003 fb05 	bl	8004a84 <HAL_TIM_ConfigClockSource>
 800147a:	4603      	mov	r3, r0
 800147c:	2b00      	cmp	r3, #0
 800147e:	d001      	beq.n	8001484 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8001480:	f7ff fe9a 	bl	80011b8 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001484:	4820      	ldr	r0, [pc, #128]	; (8001508 <MX_TIM2_Init+0x114>)
 8001486:	f002 fe81 	bl	800418c <HAL_TIM_IC_Init>
 800148a:	4603      	mov	r3, r0
 800148c:	2b00      	cmp	r3, #0
 800148e:	d001      	beq.n	8001494 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8001490:	f7ff fe92 	bl	80011b8 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8001494:	2304      	movs	r3, #4
 8001496:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1F_ED;
 8001498:	2340      	movs	r3, #64	; 0x40
 800149a:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800149c:	2300      	movs	r3, #0
 800149e:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.TriggerFilter = 0;
 80014a0:	2300      	movs	r3, #0
 80014a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 80014a4:	f107 031c 	add.w	r3, r7, #28
 80014a8:	4619      	mov	r1, r3
 80014aa:	4817      	ldr	r0, [pc, #92]	; (8001508 <MX_TIM2_Init+0x114>)
 80014ac:	f003 fbb3 	bl	8004c16 <HAL_TIM_SlaveConfigSynchro>
 80014b0:	4603      	mov	r3, r0
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d001      	beq.n	80014ba <MX_TIM2_Init+0xc6>
  {
    Error_Handler();
 80014b6:	f7ff fe7f 	bl	80011b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014ba:	2300      	movs	r3, #0
 80014bc:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014be:	2300      	movs	r3, #0
 80014c0:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80014c2:	f107 0310 	add.w	r3, r7, #16
 80014c6:	4619      	mov	r1, r3
 80014c8:	480f      	ldr	r0, [pc, #60]	; (8001508 <MX_TIM2_Init+0x114>)
 80014ca:	f004 fb2d 	bl	8005b28 <HAL_TIMEx_MasterConfigSynchronization>
 80014ce:	4603      	mov	r3, r0
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d001      	beq.n	80014d8 <MX_TIM2_Init+0xe4>
  {
    Error_Handler();
 80014d4:	f7ff fe70 	bl	80011b8 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 80014d8:	2302      	movs	r3, #2
 80014da:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80014dc:	2301      	movs	r3, #1
 80014de:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80014e0:	2300      	movs	r3, #0
 80014e2:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80014e4:	2300      	movs	r3, #0
 80014e6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80014e8:	463b      	mov	r3, r7
 80014ea:	2200      	movs	r2, #0
 80014ec:	4619      	mov	r1, r3
 80014ee:	4806      	ldr	r0, [pc, #24]	; (8001508 <MX_TIM2_Init+0x114>)
 80014f0:	f003 f917 	bl	8004722 <HAL_TIM_IC_ConfigChannel>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d001      	beq.n	80014fe <MX_TIM2_Init+0x10a>
  {
    Error_Handler();
 80014fa:	f7ff fe5d 	bl	80011b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80014fe:	bf00      	nop
 8001500:	3740      	adds	r7, #64	; 0x40
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}
 8001506:	bf00      	nop
 8001508:	200000b8 	.word	0x200000b8

0800150c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b08e      	sub	sp, #56	; 0x38
 8001510:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001512:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001516:	2200      	movs	r2, #0
 8001518:	601a      	str	r2, [r3, #0]
 800151a:	605a      	str	r2, [r3, #4]
 800151c:	609a      	str	r2, [r3, #8]
 800151e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001520:	f107 031c 	add.w	r3, r7, #28
 8001524:	2200      	movs	r2, #0
 8001526:	601a      	str	r2, [r3, #0]
 8001528:	605a      	str	r2, [r3, #4]
 800152a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800152c:	463b      	mov	r3, r7
 800152e:	2200      	movs	r2, #0
 8001530:	601a      	str	r2, [r3, #0]
 8001532:	605a      	str	r2, [r3, #4]
 8001534:	609a      	str	r2, [r3, #8]
 8001536:	60da      	str	r2, [r3, #12]
 8001538:	611a      	str	r2, [r3, #16]
 800153a:	615a      	str	r2, [r3, #20]
 800153c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800153e:	4b2c      	ldr	r3, [pc, #176]	; (80015f0 <MX_TIM3_Init+0xe4>)
 8001540:	4a2c      	ldr	r2, [pc, #176]	; (80015f4 <MX_TIM3_Init+0xe8>)
 8001542:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001544:	4b2a      	ldr	r3, [pc, #168]	; (80015f0 <MX_TIM3_Init+0xe4>)
 8001546:	2200      	movs	r2, #0
 8001548:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800154a:	4b29      	ldr	r3, [pc, #164]	; (80015f0 <MX_TIM3_Init+0xe4>)
 800154c:	2200      	movs	r2, #0
 800154e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 8001550:	4b27      	ldr	r3, [pc, #156]	; (80015f0 <MX_TIM3_Init+0xe4>)
 8001552:	2263      	movs	r2, #99	; 0x63
 8001554:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001556:	4b26      	ldr	r3, [pc, #152]	; (80015f0 <MX_TIM3_Init+0xe4>)
 8001558:	2200      	movs	r2, #0
 800155a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800155c:	4b24      	ldr	r3, [pc, #144]	; (80015f0 <MX_TIM3_Init+0xe4>)
 800155e:	2200      	movs	r2, #0
 8001560:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001562:	4823      	ldr	r0, [pc, #140]	; (80015f0 <MX_TIM3_Init+0xe4>)
 8001564:	f002 fad0 	bl	8003b08 <HAL_TIM_Base_Init>
 8001568:	4603      	mov	r3, r0
 800156a:	2b00      	cmp	r3, #0
 800156c:	d001      	beq.n	8001572 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800156e:	f7ff fe23 	bl	80011b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001572:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001576:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001578:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800157c:	4619      	mov	r1, r3
 800157e:	481c      	ldr	r0, [pc, #112]	; (80015f0 <MX_TIM3_Init+0xe4>)
 8001580:	f003 fa80 	bl	8004a84 <HAL_TIM_ConfigClockSource>
 8001584:	4603      	mov	r3, r0
 8001586:	2b00      	cmp	r3, #0
 8001588:	d001      	beq.n	800158e <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 800158a:	f7ff fe15 	bl	80011b8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800158e:	4818      	ldr	r0, [pc, #96]	; (80015f0 <MX_TIM3_Init+0xe4>)
 8001590:	f002 fb7a 	bl	8003c88 <HAL_TIM_PWM_Init>
 8001594:	4603      	mov	r3, r0
 8001596:	2b00      	cmp	r3, #0
 8001598:	d001      	beq.n	800159e <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800159a:	f7ff fe0d 	bl	80011b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800159e:	2300      	movs	r3, #0
 80015a0:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015a2:	2300      	movs	r3, #0
 80015a4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80015a6:	f107 031c 	add.w	r3, r7, #28
 80015aa:	4619      	mov	r1, r3
 80015ac:	4810      	ldr	r0, [pc, #64]	; (80015f0 <MX_TIM3_Init+0xe4>)
 80015ae:	f004 fabb 	bl	8005b28 <HAL_TIMEx_MasterConfigSynchronization>
 80015b2:	4603      	mov	r3, r0
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d001      	beq.n	80015bc <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80015b8:	f7ff fdfe 	bl	80011b8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80015bc:	2360      	movs	r3, #96	; 0x60
 80015be:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80015c0:	2300      	movs	r3, #0
 80015c2:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80015c4:	2300      	movs	r3, #0
 80015c6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80015c8:	2300      	movs	r3, #0
 80015ca:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80015cc:	463b      	mov	r3, r7
 80015ce:	2200      	movs	r2, #0
 80015d0:	4619      	mov	r1, r3
 80015d2:	4807      	ldr	r0, [pc, #28]	; (80015f0 <MX_TIM3_Init+0xe4>)
 80015d4:	f003 f942 	bl	800485c <HAL_TIM_PWM_ConfigChannel>
 80015d8:	4603      	mov	r3, r0
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d001      	beq.n	80015e2 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80015de:	f7ff fdeb 	bl	80011b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80015e2:	4803      	ldr	r0, [pc, #12]	; (80015f0 <MX_TIM3_Init+0xe4>)
 80015e4:	f000 f898 	bl	8001718 <HAL_TIM_MspPostInit>

}
 80015e8:	bf00      	nop
 80015ea:	3738      	adds	r7, #56	; 0x38
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bd80      	pop	{r7, pc}
 80015f0:	20000104 	.word	0x20000104
 80015f4:	40000400 	.word	0x40000400

080015f8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b08a      	sub	sp, #40	; 0x28
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001600:	f107 0314 	add.w	r3, r7, #20
 8001604:	2200      	movs	r2, #0
 8001606:	601a      	str	r2, [r3, #0]
 8001608:	605a      	str	r2, [r3, #4]
 800160a:	609a      	str	r2, [r3, #8]
 800160c:	60da      	str	r2, [r3, #12]
 800160e:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001618:	d131      	bne.n	800167e <HAL_TIM_Base_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800161a:	4b3b      	ldr	r3, [pc, #236]	; (8001708 <HAL_TIM_Base_MspInit+0x110>)
 800161c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800161e:	4a3a      	ldr	r2, [pc, #232]	; (8001708 <HAL_TIM_Base_MspInit+0x110>)
 8001620:	f043 0301 	orr.w	r3, r3, #1
 8001624:	6593      	str	r3, [r2, #88]	; 0x58
 8001626:	4b38      	ldr	r3, [pc, #224]	; (8001708 <HAL_TIM_Base_MspInit+0x110>)
 8001628:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800162a:	f003 0301 	and.w	r3, r3, #1
 800162e:	613b      	str	r3, [r7, #16]
 8001630:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001632:	4b35      	ldr	r3, [pc, #212]	; (8001708 <HAL_TIM_Base_MspInit+0x110>)
 8001634:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001636:	4a34      	ldr	r2, [pc, #208]	; (8001708 <HAL_TIM_Base_MspInit+0x110>)
 8001638:	f043 0301 	orr.w	r3, r3, #1
 800163c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800163e:	4b32      	ldr	r3, [pc, #200]	; (8001708 <HAL_TIM_Base_MspInit+0x110>)
 8001640:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001642:	f003 0301 	and.w	r3, r3, #1
 8001646:	60fb      	str	r3, [r7, #12]
 8001648:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800164a:	2301      	movs	r3, #1
 800164c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800164e:	2302      	movs	r3, #2
 8001650:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001652:	2300      	movs	r3, #0
 8001654:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001656:	2300      	movs	r3, #0
 8001658:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800165a:	2301      	movs	r3, #1
 800165c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800165e:	f107 0314 	add.w	r3, r7, #20
 8001662:	4619      	mov	r1, r3
 8001664:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001668:	f000 fd84 	bl	8002174 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 10, 0);
 800166c:	2200      	movs	r2, #0
 800166e:	210a      	movs	r1, #10
 8001670:	201c      	movs	r0, #28
 8001672:	f000 fb50 	bl	8001d16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001676:	201c      	movs	r0, #28
 8001678:	f000 fb69 	bl	8001d4e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800167c:	e040      	b.n	8001700 <HAL_TIM_Base_MspInit+0x108>
  else if(tim_baseHandle->Instance==TIM3)
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	4a22      	ldr	r2, [pc, #136]	; (800170c <HAL_TIM_Base_MspInit+0x114>)
 8001684:	4293      	cmp	r3, r2
 8001686:	d13b      	bne.n	8001700 <HAL_TIM_Base_MspInit+0x108>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001688:	4b1f      	ldr	r3, [pc, #124]	; (8001708 <HAL_TIM_Base_MspInit+0x110>)
 800168a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800168c:	4a1e      	ldr	r2, [pc, #120]	; (8001708 <HAL_TIM_Base_MspInit+0x110>)
 800168e:	f043 0302 	orr.w	r3, r3, #2
 8001692:	6593      	str	r3, [r2, #88]	; 0x58
 8001694:	4b1c      	ldr	r3, [pc, #112]	; (8001708 <HAL_TIM_Base_MspInit+0x110>)
 8001696:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001698:	f003 0302 	and.w	r3, r3, #2
 800169c:	60bb      	str	r3, [r7, #8]
 800169e:	68bb      	ldr	r3, [r7, #8]
    hdma_tim3_ch1_trig.Instance = DMA1_Channel6;
 80016a0:	4b1b      	ldr	r3, [pc, #108]	; (8001710 <HAL_TIM_Base_MspInit+0x118>)
 80016a2:	4a1c      	ldr	r2, [pc, #112]	; (8001714 <HAL_TIM_Base_MspInit+0x11c>)
 80016a4:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch1_trig.Init.Request = DMA_REQUEST_5;
 80016a6:	4b1a      	ldr	r3, [pc, #104]	; (8001710 <HAL_TIM_Base_MspInit+0x118>)
 80016a8:	2205      	movs	r2, #5
 80016aa:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch1_trig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80016ac:	4b18      	ldr	r3, [pc, #96]	; (8001710 <HAL_TIM_Base_MspInit+0x118>)
 80016ae:	2210      	movs	r2, #16
 80016b0:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch1_trig.Init.PeriphInc = DMA_PINC_DISABLE;
 80016b2:	4b17      	ldr	r3, [pc, #92]	; (8001710 <HAL_TIM_Base_MspInit+0x118>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch1_trig.Init.MemInc = DMA_MINC_ENABLE;
 80016b8:	4b15      	ldr	r3, [pc, #84]	; (8001710 <HAL_TIM_Base_MspInit+0x118>)
 80016ba:	2280      	movs	r2, #128	; 0x80
 80016bc:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch1_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80016be:	4b14      	ldr	r3, [pc, #80]	; (8001710 <HAL_TIM_Base_MspInit+0x118>)
 80016c0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80016c4:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch1_trig.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80016c6:	4b12      	ldr	r3, [pc, #72]	; (8001710 <HAL_TIM_Base_MspInit+0x118>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch1_trig.Init.Mode = DMA_NORMAL;
 80016cc:	4b10      	ldr	r3, [pc, #64]	; (8001710 <HAL_TIM_Base_MspInit+0x118>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch1_trig.Init.Priority = DMA_PRIORITY_LOW;
 80016d2:	4b0f      	ldr	r3, [pc, #60]	; (8001710 <HAL_TIM_Base_MspInit+0x118>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim3_ch1_trig) != HAL_OK)
 80016d8:	480d      	ldr	r0, [pc, #52]	; (8001710 <HAL_TIM_Base_MspInit+0x118>)
 80016da:	f000 fb53 	bl	8001d84 <HAL_DMA_Init>
 80016de:	4603      	mov	r3, r0
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d001      	beq.n	80016e8 <HAL_TIM_Base_MspInit+0xf0>
      Error_Handler();
 80016e4:	f7ff fd68 	bl	80011b8 <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1_trig);
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	4a09      	ldr	r2, [pc, #36]	; (8001710 <HAL_TIM_Base_MspInit+0x118>)
 80016ec:	625a      	str	r2, [r3, #36]	; 0x24
 80016ee:	4a08      	ldr	r2, [pc, #32]	; (8001710 <HAL_TIM_Base_MspInit+0x118>)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	6293      	str	r3, [r2, #40]	; 0x28
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_TRIGGER],hdma_tim3_ch1_trig);
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	4a06      	ldr	r2, [pc, #24]	; (8001710 <HAL_TIM_Base_MspInit+0x118>)
 80016f8:	639a      	str	r2, [r3, #56]	; 0x38
 80016fa:	4a05      	ldr	r2, [pc, #20]	; (8001710 <HAL_TIM_Base_MspInit+0x118>)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	6293      	str	r3, [r2, #40]	; 0x28
}
 8001700:	bf00      	nop
 8001702:	3728      	adds	r7, #40	; 0x28
 8001704:	46bd      	mov	sp, r7
 8001706:	bd80      	pop	{r7, pc}
 8001708:	40021000 	.word	0x40021000
 800170c:	40000400 	.word	0x40000400
 8001710:	20000150 	.word	0x20000150
 8001714:	4002006c 	.word	0x4002006c

08001718 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b088      	sub	sp, #32
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001720:	f107 030c 	add.w	r3, r7, #12
 8001724:	2200      	movs	r2, #0
 8001726:	601a      	str	r2, [r3, #0]
 8001728:	605a      	str	r2, [r3, #4]
 800172a:	609a      	str	r2, [r3, #8]
 800172c:	60da      	str	r2, [r3, #12]
 800172e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	4a11      	ldr	r2, [pc, #68]	; (800177c <HAL_TIM_MspPostInit+0x64>)
 8001736:	4293      	cmp	r3, r2
 8001738:	d11c      	bne.n	8001774 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800173a:	4b11      	ldr	r3, [pc, #68]	; (8001780 <HAL_TIM_MspPostInit+0x68>)
 800173c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800173e:	4a10      	ldr	r2, [pc, #64]	; (8001780 <HAL_TIM_MspPostInit+0x68>)
 8001740:	f043 0301 	orr.w	r3, r3, #1
 8001744:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001746:	4b0e      	ldr	r3, [pc, #56]	; (8001780 <HAL_TIM_MspPostInit+0x68>)
 8001748:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800174a:	f003 0301 	and.w	r3, r3, #1
 800174e:	60bb      	str	r3, [r7, #8]
 8001750:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001752:	2340      	movs	r3, #64	; 0x40
 8001754:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001756:	2302      	movs	r3, #2
 8001758:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800175a:	2300      	movs	r3, #0
 800175c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800175e:	2300      	movs	r3, #0
 8001760:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001762:	2302      	movs	r3, #2
 8001764:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001766:	f107 030c 	add.w	r3, r7, #12
 800176a:	4619      	mov	r1, r3
 800176c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001770:	f000 fd00 	bl	8002174 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001774:	bf00      	nop
 8001776:	3720      	adds	r7, #32
 8001778:	46bd      	mov	sp, r7
 800177a:	bd80      	pop	{r7, pc}
 800177c:	40000400 	.word	0x40000400
 8001780:	40021000 	.word	0x40021000

08001784 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001788:	4b14      	ldr	r3, [pc, #80]	; (80017dc <MX_USART2_UART_Init+0x58>)
 800178a:	4a15      	ldr	r2, [pc, #84]	; (80017e0 <MX_USART2_UART_Init+0x5c>)
 800178c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800178e:	4b13      	ldr	r3, [pc, #76]	; (80017dc <MX_USART2_UART_Init+0x58>)
 8001790:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001794:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001796:	4b11      	ldr	r3, [pc, #68]	; (80017dc <MX_USART2_UART_Init+0x58>)
 8001798:	2200      	movs	r2, #0
 800179a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800179c:	4b0f      	ldr	r3, [pc, #60]	; (80017dc <MX_USART2_UART_Init+0x58>)
 800179e:	2200      	movs	r2, #0
 80017a0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80017a2:	4b0e      	ldr	r3, [pc, #56]	; (80017dc <MX_USART2_UART_Init+0x58>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80017a8:	4b0c      	ldr	r3, [pc, #48]	; (80017dc <MX_USART2_UART_Init+0x58>)
 80017aa:	220c      	movs	r2, #12
 80017ac:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017ae:	4b0b      	ldr	r3, [pc, #44]	; (80017dc <MX_USART2_UART_Init+0x58>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80017b4:	4b09      	ldr	r3, [pc, #36]	; (80017dc <MX_USART2_UART_Init+0x58>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80017ba:	4b08      	ldr	r3, [pc, #32]	; (80017dc <MX_USART2_UART_Init+0x58>)
 80017bc:	2200      	movs	r2, #0
 80017be:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80017c0:	4b06      	ldr	r3, [pc, #24]	; (80017dc <MX_USART2_UART_Init+0x58>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80017c6:	4805      	ldr	r0, [pc, #20]	; (80017dc <MX_USART2_UART_Init+0x58>)
 80017c8:	f004 fa54 	bl	8005c74 <HAL_UART_Init>
 80017cc:	4603      	mov	r3, r0
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d001      	beq.n	80017d6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80017d2:	f7ff fcf1 	bl	80011b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80017d6:	bf00      	nop
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	bf00      	nop
 80017dc:	20000198 	.word	0x20000198
 80017e0:	40004400 	.word	0x40004400

080017e4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b0ac      	sub	sp, #176	; 0xb0
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017ec:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80017f0:	2200      	movs	r2, #0
 80017f2:	601a      	str	r2, [r3, #0]
 80017f4:	605a      	str	r2, [r3, #4]
 80017f6:	609a      	str	r2, [r3, #8]
 80017f8:	60da      	str	r2, [r3, #12]
 80017fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80017fc:	f107 0314 	add.w	r3, r7, #20
 8001800:	2288      	movs	r2, #136	; 0x88
 8001802:	2100      	movs	r1, #0
 8001804:	4618      	mov	r0, r3
 8001806:	f004 ffa9 	bl	800675c <memset>
  if(uartHandle->Instance==USART2)
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	4a21      	ldr	r2, [pc, #132]	; (8001894 <HAL_UART_MspInit+0xb0>)
 8001810:	4293      	cmp	r3, r2
 8001812:	d13b      	bne.n	800188c <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001814:	2302      	movs	r3, #2
 8001816:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001818:	2300      	movs	r3, #0
 800181a:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800181c:	f107 0314 	add.w	r3, r7, #20
 8001820:	4618      	mov	r0, r3
 8001822:	f001 fcb5 	bl	8003190 <HAL_RCCEx_PeriphCLKConfig>
 8001826:	4603      	mov	r3, r0
 8001828:	2b00      	cmp	r3, #0
 800182a:	d001      	beq.n	8001830 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800182c:	f7ff fcc4 	bl	80011b8 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001830:	4b19      	ldr	r3, [pc, #100]	; (8001898 <HAL_UART_MspInit+0xb4>)
 8001832:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001834:	4a18      	ldr	r2, [pc, #96]	; (8001898 <HAL_UART_MspInit+0xb4>)
 8001836:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800183a:	6593      	str	r3, [r2, #88]	; 0x58
 800183c:	4b16      	ldr	r3, [pc, #88]	; (8001898 <HAL_UART_MspInit+0xb4>)
 800183e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001840:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001844:	613b      	str	r3, [r7, #16]
 8001846:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001848:	4b13      	ldr	r3, [pc, #76]	; (8001898 <HAL_UART_MspInit+0xb4>)
 800184a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800184c:	4a12      	ldr	r2, [pc, #72]	; (8001898 <HAL_UART_MspInit+0xb4>)
 800184e:	f043 0301 	orr.w	r3, r3, #1
 8001852:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001854:	4b10      	ldr	r3, [pc, #64]	; (8001898 <HAL_UART_MspInit+0xb4>)
 8001856:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001858:	f003 0301 	and.w	r3, r3, #1
 800185c:	60fb      	str	r3, [r7, #12]
 800185e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001860:	230c      	movs	r3, #12
 8001862:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001866:	2302      	movs	r3, #2
 8001868:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800186c:	2300      	movs	r3, #0
 800186e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001872:	2303      	movs	r3, #3
 8001874:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001878:	2307      	movs	r3, #7
 800187a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800187e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001882:	4619      	mov	r1, r3
 8001884:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001888:	f000 fc74 	bl	8002174 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800188c:	bf00      	nop
 800188e:	37b0      	adds	r7, #176	; 0xb0
 8001890:	46bd      	mov	sp, r7
 8001892:	bd80      	pop	{r7, pc}
 8001894:	40004400 	.word	0x40004400
 8001898:	40021000 	.word	0x40021000

0800189c <set_byte>:
#define LED_N		7

static uint8_t led_buffer[RESET_LEN + 24*LED_N + 1];

static void set_byte(uint32_t pos, uint8_t value)
{
 800189c:	b480      	push	{r7}
 800189e:	b085      	sub	sp, #20
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
 80018a4:	460b      	mov	r3, r1
 80018a6:	70fb      	strb	r3, [r7, #3]
	for (int i=0; i<8; i++)
 80018a8:	2300      	movs	r3, #0
 80018aa:	60fb      	str	r3, [r7, #12]
 80018ac:	e016      	b.n	80018dc <set_byte+0x40>
	{
		if (value & 0x80)
 80018ae:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	da06      	bge.n	80018c4 <set_byte+0x28>
			led_buffer[pos + i] = BIT_1_TIME;
 80018b6:	68fa      	ldr	r2, [r7, #12]
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	4413      	add	r3, r2
 80018bc:	4a0c      	ldr	r2, [pc, #48]	; (80018f0 <set_byte+0x54>)
 80018be:	2140      	movs	r1, #64	; 0x40
 80018c0:	54d1      	strb	r1, [r2, r3]
 80018c2:	e005      	b.n	80018d0 <set_byte+0x34>
		else
			led_buffer[pos + i] = BIT_0_TIME;
 80018c4:	68fa      	ldr	r2, [r7, #12]
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	4413      	add	r3, r2
 80018ca:	4a09      	ldr	r2, [pc, #36]	; (80018f0 <set_byte+0x54>)
 80018cc:	2120      	movs	r1, #32
 80018ce:	54d1      	strb	r1, [r2, r3]

		value <<= 1;
 80018d0:	78fb      	ldrb	r3, [r7, #3]
 80018d2:	005b      	lsls	r3, r3, #1
 80018d4:	70fb      	strb	r3, [r7, #3]
	for (int i=0; i<8; i++)
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	3301      	adds	r3, #1
 80018da:	60fb      	str	r3, [r7, #12]
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	2b07      	cmp	r3, #7
 80018e0:	dde5      	ble.n	80018ae <set_byte+0x12>
	}
}
 80018e2:	bf00      	nop
 80018e4:	bf00      	nop
 80018e6:	3714      	adds	r7, #20
 80018e8:	46bd      	mov	sp, r7
 80018ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ee:	4770      	bx	lr
 80018f0:	2000021c 	.word	0x2000021c

080018f4 <ws2812b_init>:

void ws2812b_init(void)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b082      	sub	sp, #8
 80018f8:	af00      	add	r7, sp, #0
	for (int i=0; i<RESET_LEN; i++)
 80018fa:	2300      	movs	r3, #0
 80018fc:	607b      	str	r3, [r7, #4]
 80018fe:	e007      	b.n	8001910 <ws2812b_init+0x1c>
		led_buffer[i] = 0;
 8001900:	4a12      	ldr	r2, [pc, #72]	; (800194c <ws2812b_init+0x58>)
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	4413      	add	r3, r2
 8001906:	2200      	movs	r2, #0
 8001908:	701a      	strb	r2, [r3, #0]
	for (int i=0; i<RESET_LEN; i++)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	3301      	adds	r3, #1
 800190e:	607b      	str	r3, [r7, #4]
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	2b27      	cmp	r3, #39	; 0x27
 8001914:	ddf4      	ble.n	8001900 <ws2812b_init+0xc>

	for (int i=0; i<24*LED_N; i++)
 8001916:	2300      	movs	r3, #0
 8001918:	603b      	str	r3, [r7, #0]
 800191a:	e007      	b.n	800192c <ws2812b_init+0x38>
		led_buffer[RESET_LEN + i] = BIT_0_TIME;
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	3328      	adds	r3, #40	; 0x28
 8001920:	4a0a      	ldr	r2, [pc, #40]	; (800194c <ws2812b_init+0x58>)
 8001922:	2120      	movs	r1, #32
 8001924:	54d1      	strb	r1, [r2, r3]
	for (int i=0; i<24*LED_N; i++)
 8001926:	683b      	ldr	r3, [r7, #0]
 8001928:	3301      	adds	r3, #1
 800192a:	603b      	str	r3, [r7, #0]
 800192c:	683b      	ldr	r3, [r7, #0]
 800192e:	2ba7      	cmp	r3, #167	; 0xa7
 8001930:	ddf4      	ble.n	800191c <ws2812b_init+0x28>

	led_buffer[RESET_LEN + 24*LED_N] = 0;
 8001932:	4b06      	ldr	r3, [pc, #24]	; (800194c <ws2812b_init+0x58>)
 8001934:	2200      	movs	r2, #0
 8001936:	f883 20d0 	strb.w	r2, [r3, #208]	; 0xd0

	HAL_TIM_Base_Start(&htim3);
 800193a:	4805      	ldr	r0, [pc, #20]	; (8001950 <ws2812b_init+0x5c>)
 800193c:	f002 f93c 	bl	8003bb8 <HAL_TIM_Base_Start>
	ws2812b_update();
 8001940:	f000 f808 	bl	8001954 <ws2812b_update>
}
 8001944:	bf00      	nop
 8001946:	3708      	adds	r7, #8
 8001948:	46bd      	mov	sp, r7
 800194a:	bd80      	pop	{r7, pc}
 800194c:	2000021c 	.word	0x2000021c
 8001950:	20000104 	.word	0x20000104

08001954 <ws2812b_update>:

void ws2812b_update(void)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start_DMA(&htim3, TIM_CHANNEL_1, (const uint32_t*)&led_buffer, sizeof(led_buffer));
 8001958:	23d1      	movs	r3, #209	; 0xd1
 800195a:	4a03      	ldr	r2, [pc, #12]	; (8001968 <ws2812b_update+0x14>)
 800195c:	2100      	movs	r1, #0
 800195e:	4803      	ldr	r0, [pc, #12]	; (800196c <ws2812b_update+0x18>)
 8001960:	f002 f9f4 	bl	8003d4c <HAL_TIM_PWM_Start_DMA>
}
 8001964:	bf00      	nop
 8001966:	bd80      	pop	{r7, pc}
 8001968:	2000021c 	.word	0x2000021c
 800196c:	20000104 	.word	0x20000104

08001970 <ws2812b_set_color>:
{
	while (HAL_TIM_GetChannelState(&htim3, TIM_CHANNEL_1) == HAL_TIM_CHANNEL_STATE_BUSY) {}
}

void ws2812b_set_color(uint32_t led, uint8_t red, uint8_t green, uint8_t blue)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b082      	sub	sp, #8
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
 8001978:	4608      	mov	r0, r1
 800197a:	4611      	mov	r1, r2
 800197c:	461a      	mov	r2, r3
 800197e:	4603      	mov	r3, r0
 8001980:	70fb      	strb	r3, [r7, #3]
 8001982:	460b      	mov	r3, r1
 8001984:	70bb      	strb	r3, [r7, #2]
 8001986:	4613      	mov	r3, r2
 8001988:	707b      	strb	r3, [r7, #1]
	if (led < LED_N)
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	2b06      	cmp	r3, #6
 800198e:	d820      	bhi.n	80019d2 <ws2812b_set_color+0x62>
	{
		set_byte(RESET_LEN + 24 * led, green);
 8001990:	687a      	ldr	r2, [r7, #4]
 8001992:	4613      	mov	r3, r2
 8001994:	005b      	lsls	r3, r3, #1
 8001996:	4413      	add	r3, r2
 8001998:	00db      	lsls	r3, r3, #3
 800199a:	3328      	adds	r3, #40	; 0x28
 800199c:	78ba      	ldrb	r2, [r7, #2]
 800199e:	4611      	mov	r1, r2
 80019a0:	4618      	mov	r0, r3
 80019a2:	f7ff ff7b 	bl	800189c <set_byte>
		set_byte(RESET_LEN + 24 * led + 8, red);
 80019a6:	687a      	ldr	r2, [r7, #4]
 80019a8:	4613      	mov	r3, r2
 80019aa:	005b      	lsls	r3, r3, #1
 80019ac:	4413      	add	r3, r2
 80019ae:	00db      	lsls	r3, r3, #3
 80019b0:	3330      	adds	r3, #48	; 0x30
 80019b2:	78fa      	ldrb	r2, [r7, #3]
 80019b4:	4611      	mov	r1, r2
 80019b6:	4618      	mov	r0, r3
 80019b8:	f7ff ff70 	bl	800189c <set_byte>
		set_byte(RESET_LEN + 24 * led + 16, blue);
 80019bc:	687a      	ldr	r2, [r7, #4]
 80019be:	4613      	mov	r3, r2
 80019c0:	005b      	lsls	r3, r3, #1
 80019c2:	4413      	add	r3, r2
 80019c4:	00db      	lsls	r3, r3, #3
 80019c6:	3338      	adds	r3, #56	; 0x38
 80019c8:	787a      	ldrb	r2, [r7, #1]
 80019ca:	4611      	mov	r1, r2
 80019cc:	4618      	mov	r0, r3
 80019ce:	f7ff ff65 	bl	800189c <set_byte>
	}
}
 80019d2:	bf00      	nop
 80019d4:	3708      	adds	r7, #8
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bd80      	pop	{r7, pc}
	...

080019dc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80019dc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001a14 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80019e0:	f7ff fcf6 	bl	80013d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80019e4:	480c      	ldr	r0, [pc, #48]	; (8001a18 <LoopForever+0x6>)
  ldr r1, =_edata
 80019e6:	490d      	ldr	r1, [pc, #52]	; (8001a1c <LoopForever+0xa>)
  ldr r2, =_sidata
 80019e8:	4a0d      	ldr	r2, [pc, #52]	; (8001a20 <LoopForever+0xe>)
  movs r3, #0
 80019ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80019ec:	e002      	b.n	80019f4 <LoopCopyDataInit>

080019ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80019ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80019f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80019f2:	3304      	adds	r3, #4

080019f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80019f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80019f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80019f8:	d3f9      	bcc.n	80019ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80019fa:	4a0a      	ldr	r2, [pc, #40]	; (8001a24 <LoopForever+0x12>)
  ldr r4, =_ebss
 80019fc:	4c0a      	ldr	r4, [pc, #40]	; (8001a28 <LoopForever+0x16>)
  movs r3, #0
 80019fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a00:	e001      	b.n	8001a06 <LoopFillZerobss>

08001a02 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a02:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a04:	3204      	adds	r2, #4

08001a06 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a06:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a08:	d3fb      	bcc.n	8001a02 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001a0a:	f004 fe83 	bl	8006714 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001a0e:	f7ff f8a1 	bl	8000b54 <main>

08001a12 <LoopForever>:

LoopForever:
    b LoopForever
 8001a12:	e7fe      	b.n	8001a12 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001a14:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001a18:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a1c:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 8001a20:	08007990 	.word	0x08007990
  ldr r2, =_sbss
 8001a24:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 8001a28:	20000304 	.word	0x20000304

08001a2c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001a2c:	e7fe      	b.n	8001a2c <ADC1_2_IRQHandler>

08001a2e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a2e:	b580      	push	{r7, lr}
 8001a30:	b082      	sub	sp, #8
 8001a32:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001a34:	2300      	movs	r3, #0
 8001a36:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a38:	2003      	movs	r0, #3
 8001a3a:	f000 f961 	bl	8001d00 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001a3e:	200f      	movs	r0, #15
 8001a40:	f000 f80e 	bl	8001a60 <HAL_InitTick>
 8001a44:	4603      	mov	r3, r0
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d002      	beq.n	8001a50 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	71fb      	strb	r3, [r7, #7]
 8001a4e:	e001      	b.n	8001a54 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001a50:	f7ff fbb8 	bl	80011c4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001a54:	79fb      	ldrb	r3, [r7, #7]
}
 8001a56:	4618      	mov	r0, r3
 8001a58:	3708      	adds	r7, #8
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}
	...

08001a60 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b084      	sub	sp, #16
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001a6c:	4b17      	ldr	r3, [pc, #92]	; (8001acc <HAL_InitTick+0x6c>)
 8001a6e:	781b      	ldrb	r3, [r3, #0]
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d023      	beq.n	8001abc <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001a74:	4b16      	ldr	r3, [pc, #88]	; (8001ad0 <HAL_InitTick+0x70>)
 8001a76:	681a      	ldr	r2, [r3, #0]
 8001a78:	4b14      	ldr	r3, [pc, #80]	; (8001acc <HAL_InitTick+0x6c>)
 8001a7a:	781b      	ldrb	r3, [r3, #0]
 8001a7c:	4619      	mov	r1, r3
 8001a7e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a82:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a86:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	f000 f96d 	bl	8001d6a <HAL_SYSTICK_Config>
 8001a90:	4603      	mov	r3, r0
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d10f      	bne.n	8001ab6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	2b0f      	cmp	r3, #15
 8001a9a:	d809      	bhi.n	8001ab0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	6879      	ldr	r1, [r7, #4]
 8001aa0:	f04f 30ff 	mov.w	r0, #4294967295
 8001aa4:	f000 f937 	bl	8001d16 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001aa8:	4a0a      	ldr	r2, [pc, #40]	; (8001ad4 <HAL_InitTick+0x74>)
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	6013      	str	r3, [r2, #0]
 8001aae:	e007      	b.n	8001ac0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001ab0:	2301      	movs	r3, #1
 8001ab2:	73fb      	strb	r3, [r7, #15]
 8001ab4:	e004      	b.n	8001ac0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001ab6:	2301      	movs	r3, #1
 8001ab8:	73fb      	strb	r3, [r7, #15]
 8001aba:	e001      	b.n	8001ac0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001abc:	2301      	movs	r3, #1
 8001abe:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001ac0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	3710      	adds	r7, #16
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}
 8001aca:	bf00      	nop
 8001acc:	20000020 	.word	0x20000020
 8001ad0:	20000018 	.word	0x20000018
 8001ad4:	2000001c 	.word	0x2000001c

08001ad8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001adc:	4b06      	ldr	r3, [pc, #24]	; (8001af8 <HAL_IncTick+0x20>)
 8001ade:	781b      	ldrb	r3, [r3, #0]
 8001ae0:	461a      	mov	r2, r3
 8001ae2:	4b06      	ldr	r3, [pc, #24]	; (8001afc <HAL_IncTick+0x24>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	4413      	add	r3, r2
 8001ae8:	4a04      	ldr	r2, [pc, #16]	; (8001afc <HAL_IncTick+0x24>)
 8001aea:	6013      	str	r3, [r2, #0]
}
 8001aec:	bf00      	nop
 8001aee:	46bd      	mov	sp, r7
 8001af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af4:	4770      	bx	lr
 8001af6:	bf00      	nop
 8001af8:	20000020 	.word	0x20000020
 8001afc:	200002f0 	.word	0x200002f0

08001b00 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b00:	b480      	push	{r7}
 8001b02:	af00      	add	r7, sp, #0
  return uwTick;
 8001b04:	4b03      	ldr	r3, [pc, #12]	; (8001b14 <HAL_GetTick+0x14>)
 8001b06:	681b      	ldr	r3, [r3, #0]
}
 8001b08:	4618      	mov	r0, r3
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b10:	4770      	bx	lr
 8001b12:	bf00      	nop
 8001b14:	200002f0 	.word	0x200002f0

08001b18 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b084      	sub	sp, #16
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b20:	f7ff ffee 	bl	8001b00 <HAL_GetTick>
 8001b24:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b30:	d005      	beq.n	8001b3e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001b32:	4b0a      	ldr	r3, [pc, #40]	; (8001b5c <HAL_Delay+0x44>)
 8001b34:	781b      	ldrb	r3, [r3, #0]
 8001b36:	461a      	mov	r2, r3
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	4413      	add	r3, r2
 8001b3c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001b3e:	bf00      	nop
 8001b40:	f7ff ffde 	bl	8001b00 <HAL_GetTick>
 8001b44:	4602      	mov	r2, r0
 8001b46:	68bb      	ldr	r3, [r7, #8]
 8001b48:	1ad3      	subs	r3, r2, r3
 8001b4a:	68fa      	ldr	r2, [r7, #12]
 8001b4c:	429a      	cmp	r2, r3
 8001b4e:	d8f7      	bhi.n	8001b40 <HAL_Delay+0x28>
  {
  }
}
 8001b50:	bf00      	nop
 8001b52:	bf00      	nop
 8001b54:	3710      	adds	r7, #16
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bd80      	pop	{r7, pc}
 8001b5a:	bf00      	nop
 8001b5c:	20000020 	.word	0x20000020

08001b60 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b60:	b480      	push	{r7}
 8001b62:	b085      	sub	sp, #20
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	f003 0307 	and.w	r3, r3, #7
 8001b6e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b70:	4b0c      	ldr	r3, [pc, #48]	; (8001ba4 <__NVIC_SetPriorityGrouping+0x44>)
 8001b72:	68db      	ldr	r3, [r3, #12]
 8001b74:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b76:	68ba      	ldr	r2, [r7, #8]
 8001b78:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001b7c:	4013      	ands	r3, r2
 8001b7e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b84:	68bb      	ldr	r3, [r7, #8]
 8001b86:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b88:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001b8c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b90:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b92:	4a04      	ldr	r2, [pc, #16]	; (8001ba4 <__NVIC_SetPriorityGrouping+0x44>)
 8001b94:	68bb      	ldr	r3, [r7, #8]
 8001b96:	60d3      	str	r3, [r2, #12]
}
 8001b98:	bf00      	nop
 8001b9a:	3714      	adds	r7, #20
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba2:	4770      	bx	lr
 8001ba4:	e000ed00 	.word	0xe000ed00

08001ba8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001bac:	4b04      	ldr	r3, [pc, #16]	; (8001bc0 <__NVIC_GetPriorityGrouping+0x18>)
 8001bae:	68db      	ldr	r3, [r3, #12]
 8001bb0:	0a1b      	lsrs	r3, r3, #8
 8001bb2:	f003 0307 	and.w	r3, r3, #7
}
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bbe:	4770      	bx	lr
 8001bc0:	e000ed00 	.word	0xe000ed00

08001bc4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	b083      	sub	sp, #12
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	4603      	mov	r3, r0
 8001bcc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	db0b      	blt.n	8001bee <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001bd6:	79fb      	ldrb	r3, [r7, #7]
 8001bd8:	f003 021f 	and.w	r2, r3, #31
 8001bdc:	4907      	ldr	r1, [pc, #28]	; (8001bfc <__NVIC_EnableIRQ+0x38>)
 8001bde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001be2:	095b      	lsrs	r3, r3, #5
 8001be4:	2001      	movs	r0, #1
 8001be6:	fa00 f202 	lsl.w	r2, r0, r2
 8001bea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001bee:	bf00      	nop
 8001bf0:	370c      	adds	r7, #12
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf8:	4770      	bx	lr
 8001bfa:	bf00      	nop
 8001bfc:	e000e100 	.word	0xe000e100

08001c00 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c00:	b480      	push	{r7}
 8001c02:	b083      	sub	sp, #12
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	4603      	mov	r3, r0
 8001c08:	6039      	str	r1, [r7, #0]
 8001c0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	db0a      	blt.n	8001c2a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c14:	683b      	ldr	r3, [r7, #0]
 8001c16:	b2da      	uxtb	r2, r3
 8001c18:	490c      	ldr	r1, [pc, #48]	; (8001c4c <__NVIC_SetPriority+0x4c>)
 8001c1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c1e:	0112      	lsls	r2, r2, #4
 8001c20:	b2d2      	uxtb	r2, r2
 8001c22:	440b      	add	r3, r1
 8001c24:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c28:	e00a      	b.n	8001c40 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c2a:	683b      	ldr	r3, [r7, #0]
 8001c2c:	b2da      	uxtb	r2, r3
 8001c2e:	4908      	ldr	r1, [pc, #32]	; (8001c50 <__NVIC_SetPriority+0x50>)
 8001c30:	79fb      	ldrb	r3, [r7, #7]
 8001c32:	f003 030f 	and.w	r3, r3, #15
 8001c36:	3b04      	subs	r3, #4
 8001c38:	0112      	lsls	r2, r2, #4
 8001c3a:	b2d2      	uxtb	r2, r2
 8001c3c:	440b      	add	r3, r1
 8001c3e:	761a      	strb	r2, [r3, #24]
}
 8001c40:	bf00      	nop
 8001c42:	370c      	adds	r7, #12
 8001c44:	46bd      	mov	sp, r7
 8001c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4a:	4770      	bx	lr
 8001c4c:	e000e100 	.word	0xe000e100
 8001c50:	e000ed00 	.word	0xe000ed00

08001c54 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c54:	b480      	push	{r7}
 8001c56:	b089      	sub	sp, #36	; 0x24
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	60f8      	str	r0, [r7, #12]
 8001c5c:	60b9      	str	r1, [r7, #8]
 8001c5e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	f003 0307 	and.w	r3, r3, #7
 8001c66:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c68:	69fb      	ldr	r3, [r7, #28]
 8001c6a:	f1c3 0307 	rsb	r3, r3, #7
 8001c6e:	2b04      	cmp	r3, #4
 8001c70:	bf28      	it	cs
 8001c72:	2304      	movcs	r3, #4
 8001c74:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c76:	69fb      	ldr	r3, [r7, #28]
 8001c78:	3304      	adds	r3, #4
 8001c7a:	2b06      	cmp	r3, #6
 8001c7c:	d902      	bls.n	8001c84 <NVIC_EncodePriority+0x30>
 8001c7e:	69fb      	ldr	r3, [r7, #28]
 8001c80:	3b03      	subs	r3, #3
 8001c82:	e000      	b.n	8001c86 <NVIC_EncodePriority+0x32>
 8001c84:	2300      	movs	r3, #0
 8001c86:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c88:	f04f 32ff 	mov.w	r2, #4294967295
 8001c8c:	69bb      	ldr	r3, [r7, #24]
 8001c8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c92:	43da      	mvns	r2, r3
 8001c94:	68bb      	ldr	r3, [r7, #8]
 8001c96:	401a      	ands	r2, r3
 8001c98:	697b      	ldr	r3, [r7, #20]
 8001c9a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c9c:	f04f 31ff 	mov.w	r1, #4294967295
 8001ca0:	697b      	ldr	r3, [r7, #20]
 8001ca2:	fa01 f303 	lsl.w	r3, r1, r3
 8001ca6:	43d9      	mvns	r1, r3
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cac:	4313      	orrs	r3, r2
         );
}
 8001cae:	4618      	mov	r0, r3
 8001cb0:	3724      	adds	r7, #36	; 0x24
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb8:	4770      	bx	lr
	...

08001cbc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b082      	sub	sp, #8
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	3b01      	subs	r3, #1
 8001cc8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001ccc:	d301      	bcc.n	8001cd2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001cce:	2301      	movs	r3, #1
 8001cd0:	e00f      	b.n	8001cf2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001cd2:	4a0a      	ldr	r2, [pc, #40]	; (8001cfc <SysTick_Config+0x40>)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	3b01      	subs	r3, #1
 8001cd8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001cda:	210f      	movs	r1, #15
 8001cdc:	f04f 30ff 	mov.w	r0, #4294967295
 8001ce0:	f7ff ff8e 	bl	8001c00 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ce4:	4b05      	ldr	r3, [pc, #20]	; (8001cfc <SysTick_Config+0x40>)
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001cea:	4b04      	ldr	r3, [pc, #16]	; (8001cfc <SysTick_Config+0x40>)
 8001cec:	2207      	movs	r2, #7
 8001cee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001cf0:	2300      	movs	r3, #0
}
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	3708      	adds	r7, #8
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	e000e010 	.word	0xe000e010

08001d00 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b082      	sub	sp, #8
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d08:	6878      	ldr	r0, [r7, #4]
 8001d0a:	f7ff ff29 	bl	8001b60 <__NVIC_SetPriorityGrouping>
}
 8001d0e:	bf00      	nop
 8001d10:	3708      	adds	r7, #8
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}

08001d16 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d16:	b580      	push	{r7, lr}
 8001d18:	b086      	sub	sp, #24
 8001d1a:	af00      	add	r7, sp, #0
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	60b9      	str	r1, [r7, #8]
 8001d20:	607a      	str	r2, [r7, #4]
 8001d22:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001d24:	2300      	movs	r3, #0
 8001d26:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001d28:	f7ff ff3e 	bl	8001ba8 <__NVIC_GetPriorityGrouping>
 8001d2c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d2e:	687a      	ldr	r2, [r7, #4]
 8001d30:	68b9      	ldr	r1, [r7, #8]
 8001d32:	6978      	ldr	r0, [r7, #20]
 8001d34:	f7ff ff8e 	bl	8001c54 <NVIC_EncodePriority>
 8001d38:	4602      	mov	r2, r0
 8001d3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d3e:	4611      	mov	r1, r2
 8001d40:	4618      	mov	r0, r3
 8001d42:	f7ff ff5d 	bl	8001c00 <__NVIC_SetPriority>
}
 8001d46:	bf00      	nop
 8001d48:	3718      	adds	r7, #24
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bd80      	pop	{r7, pc}

08001d4e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d4e:	b580      	push	{r7, lr}
 8001d50:	b082      	sub	sp, #8
 8001d52:	af00      	add	r7, sp, #0
 8001d54:	4603      	mov	r3, r0
 8001d56:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	f7ff ff31 	bl	8001bc4 <__NVIC_EnableIRQ>
}
 8001d62:	bf00      	nop
 8001d64:	3708      	adds	r7, #8
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bd80      	pop	{r7, pc}

08001d6a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d6a:	b580      	push	{r7, lr}
 8001d6c:	b082      	sub	sp, #8
 8001d6e:	af00      	add	r7, sp, #0
 8001d70:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d72:	6878      	ldr	r0, [r7, #4]
 8001d74:	f7ff ffa2 	bl	8001cbc <SysTick_Config>
 8001d78:	4603      	mov	r3, r0
}
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	3708      	adds	r7, #8
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}
	...

08001d84 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001d84:	b480      	push	{r7}
 8001d86:	b085      	sub	sp, #20
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d101      	bne.n	8001d96 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001d92:	2301      	movs	r3, #1
 8001d94:	e098      	b.n	8001ec8 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	461a      	mov	r2, r3
 8001d9c:	4b4d      	ldr	r3, [pc, #308]	; (8001ed4 <HAL_DMA_Init+0x150>)
 8001d9e:	429a      	cmp	r2, r3
 8001da0:	d80f      	bhi.n	8001dc2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	461a      	mov	r2, r3
 8001da8:	4b4b      	ldr	r3, [pc, #300]	; (8001ed8 <HAL_DMA_Init+0x154>)
 8001daa:	4413      	add	r3, r2
 8001dac:	4a4b      	ldr	r2, [pc, #300]	; (8001edc <HAL_DMA_Init+0x158>)
 8001dae:	fba2 2303 	umull	r2, r3, r2, r3
 8001db2:	091b      	lsrs	r3, r3, #4
 8001db4:	009a      	lsls	r2, r3, #2
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	4a48      	ldr	r2, [pc, #288]	; (8001ee0 <HAL_DMA_Init+0x15c>)
 8001dbe:	641a      	str	r2, [r3, #64]	; 0x40
 8001dc0:	e00e      	b.n	8001de0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	461a      	mov	r2, r3
 8001dc8:	4b46      	ldr	r3, [pc, #280]	; (8001ee4 <HAL_DMA_Init+0x160>)
 8001dca:	4413      	add	r3, r2
 8001dcc:	4a43      	ldr	r2, [pc, #268]	; (8001edc <HAL_DMA_Init+0x158>)
 8001dce:	fba2 2303 	umull	r2, r3, r2, r3
 8001dd2:	091b      	lsrs	r3, r3, #4
 8001dd4:	009a      	lsls	r2, r3, #2
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	4a42      	ldr	r2, [pc, #264]	; (8001ee8 <HAL_DMA_Init+0x164>)
 8001dde:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	2202      	movs	r2, #2
 8001de4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8001df6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001dfa:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001e04:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	691b      	ldr	r3, [r3, #16]
 8001e0a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001e10:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	699b      	ldr	r3, [r3, #24]
 8001e16:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e1c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	6a1b      	ldr	r3, [r3, #32]
 8001e22:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001e24:	68fa      	ldr	r2, [r7, #12]
 8001e26:	4313      	orrs	r3, r2
 8001e28:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	68fa      	ldr	r2, [r7, #12]
 8001e30:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	689b      	ldr	r3, [r3, #8]
 8001e36:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001e3a:	d039      	beq.n	8001eb0 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e40:	4a27      	ldr	r2, [pc, #156]	; (8001ee0 <HAL_DMA_Init+0x15c>)
 8001e42:	4293      	cmp	r3, r2
 8001e44:	d11a      	bne.n	8001e7c <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001e46:	4b29      	ldr	r3, [pc, #164]	; (8001eec <HAL_DMA_Init+0x168>)
 8001e48:	681a      	ldr	r2, [r3, #0]
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e4e:	f003 031c 	and.w	r3, r3, #28
 8001e52:	210f      	movs	r1, #15
 8001e54:	fa01 f303 	lsl.w	r3, r1, r3
 8001e58:	43db      	mvns	r3, r3
 8001e5a:	4924      	ldr	r1, [pc, #144]	; (8001eec <HAL_DMA_Init+0x168>)
 8001e5c:	4013      	ands	r3, r2
 8001e5e:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001e60:	4b22      	ldr	r3, [pc, #136]	; (8001eec <HAL_DMA_Init+0x168>)
 8001e62:	681a      	ldr	r2, [r3, #0]
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	6859      	ldr	r1, [r3, #4]
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e6c:	f003 031c 	and.w	r3, r3, #28
 8001e70:	fa01 f303 	lsl.w	r3, r1, r3
 8001e74:	491d      	ldr	r1, [pc, #116]	; (8001eec <HAL_DMA_Init+0x168>)
 8001e76:	4313      	orrs	r3, r2
 8001e78:	600b      	str	r3, [r1, #0]
 8001e7a:	e019      	b.n	8001eb0 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001e7c:	4b1c      	ldr	r3, [pc, #112]	; (8001ef0 <HAL_DMA_Init+0x16c>)
 8001e7e:	681a      	ldr	r2, [r3, #0]
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e84:	f003 031c 	and.w	r3, r3, #28
 8001e88:	210f      	movs	r1, #15
 8001e8a:	fa01 f303 	lsl.w	r3, r1, r3
 8001e8e:	43db      	mvns	r3, r3
 8001e90:	4917      	ldr	r1, [pc, #92]	; (8001ef0 <HAL_DMA_Init+0x16c>)
 8001e92:	4013      	ands	r3, r2
 8001e94:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001e96:	4b16      	ldr	r3, [pc, #88]	; (8001ef0 <HAL_DMA_Init+0x16c>)
 8001e98:	681a      	ldr	r2, [r3, #0]
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	6859      	ldr	r1, [r3, #4]
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ea2:	f003 031c 	and.w	r3, r3, #28
 8001ea6:	fa01 f303 	lsl.w	r3, r1, r3
 8001eaa:	4911      	ldr	r1, [pc, #68]	; (8001ef0 <HAL_DMA_Init+0x16c>)
 8001eac:	4313      	orrs	r3, r2
 8001eae:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	2201      	movs	r2, #1
 8001eba:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8001ec6:	2300      	movs	r3, #0
}
 8001ec8:	4618      	mov	r0, r3
 8001eca:	3714      	adds	r7, #20
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed2:	4770      	bx	lr
 8001ed4:	40020407 	.word	0x40020407
 8001ed8:	bffdfff8 	.word	0xbffdfff8
 8001edc:	cccccccd 	.word	0xcccccccd
 8001ee0:	40020000 	.word	0x40020000
 8001ee4:	bffdfbf8 	.word	0xbffdfbf8
 8001ee8:	40020400 	.word	0x40020400
 8001eec:	400200a8 	.word	0x400200a8
 8001ef0:	400204a8 	.word	0x400204a8

08001ef4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b086      	sub	sp, #24
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	60f8      	str	r0, [r7, #12]
 8001efc:	60b9      	str	r1, [r7, #8]
 8001efe:	607a      	str	r2, [r7, #4]
 8001f00:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001f02:	2300      	movs	r3, #0
 8001f04:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001f0c:	2b01      	cmp	r3, #1
 8001f0e:	d101      	bne.n	8001f14 <HAL_DMA_Start_IT+0x20>
 8001f10:	2302      	movs	r3, #2
 8001f12:	e04b      	b.n	8001fac <HAL_DMA_Start_IT+0xb8>
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	2201      	movs	r2, #1
 8001f18:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001f22:	b2db      	uxtb	r3, r3
 8001f24:	2b01      	cmp	r3, #1
 8001f26:	d13a      	bne.n	8001f9e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	2202      	movs	r2, #2
 8001f2c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	2200      	movs	r2, #0
 8001f34:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	681a      	ldr	r2, [r3, #0]
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f022 0201 	bic.w	r2, r2, #1
 8001f44:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	687a      	ldr	r2, [r7, #4]
 8001f4a:	68b9      	ldr	r1, [r7, #8]
 8001f4c:	68f8      	ldr	r0, [r7, #12]
 8001f4e:	f000 f8e0 	bl	8002112 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d008      	beq.n	8001f6c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	681a      	ldr	r2, [r3, #0]
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f042 020e 	orr.w	r2, r2, #14
 8001f68:	601a      	str	r2, [r3, #0]
 8001f6a:	e00f      	b.n	8001f8c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	681a      	ldr	r2, [r3, #0]
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f022 0204 	bic.w	r2, r2, #4
 8001f7a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	681a      	ldr	r2, [r3, #0]
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f042 020a 	orr.w	r2, r2, #10
 8001f8a:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	681a      	ldr	r2, [r3, #0]
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f042 0201 	orr.w	r2, r2, #1
 8001f9a:	601a      	str	r2, [r3, #0]
 8001f9c:	e005      	b.n	8001faa <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8001fa6:	2302      	movs	r3, #2
 8001fa8:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8001faa:	7dfb      	ldrb	r3, [r7, #23]
}
 8001fac:	4618      	mov	r0, r3
 8001fae:	3718      	adds	r7, #24
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	bd80      	pop	{r7, pc}

08001fb4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b084      	sub	sp, #16
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fd0:	f003 031c 	and.w	r3, r3, #28
 8001fd4:	2204      	movs	r2, #4
 8001fd6:	409a      	lsls	r2, r3
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	4013      	ands	r3, r2
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d026      	beq.n	800202e <HAL_DMA_IRQHandler+0x7a>
 8001fe0:	68bb      	ldr	r3, [r7, #8]
 8001fe2:	f003 0304 	and.w	r3, r3, #4
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d021      	beq.n	800202e <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	f003 0320 	and.w	r3, r3, #32
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d107      	bne.n	8002008 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	681a      	ldr	r2, [r3, #0]
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f022 0204 	bic.w	r2, r2, #4
 8002006:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800200c:	f003 021c 	and.w	r2, r3, #28
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002014:	2104      	movs	r1, #4
 8002016:	fa01 f202 	lsl.w	r2, r1, r2
 800201a:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002020:	2b00      	cmp	r3, #0
 8002022:	d071      	beq.n	8002108 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002028:	6878      	ldr	r0, [r7, #4]
 800202a:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 800202c:	e06c      	b.n	8002108 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002032:	f003 031c 	and.w	r3, r3, #28
 8002036:	2202      	movs	r2, #2
 8002038:	409a      	lsls	r2, r3
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	4013      	ands	r3, r2
 800203e:	2b00      	cmp	r3, #0
 8002040:	d02e      	beq.n	80020a0 <HAL_DMA_IRQHandler+0xec>
 8002042:	68bb      	ldr	r3, [r7, #8]
 8002044:	f003 0302 	and.w	r3, r3, #2
 8002048:	2b00      	cmp	r3, #0
 800204a:	d029      	beq.n	80020a0 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f003 0320 	and.w	r3, r3, #32
 8002056:	2b00      	cmp	r3, #0
 8002058:	d10b      	bne.n	8002072 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	681a      	ldr	r2, [r3, #0]
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f022 020a 	bic.w	r2, r2, #10
 8002068:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	2201      	movs	r2, #1
 800206e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002076:	f003 021c 	and.w	r2, r3, #28
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800207e:	2102      	movs	r1, #2
 8002080:	fa01 f202 	lsl.w	r2, r1, r2
 8002084:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	2200      	movs	r2, #0
 800208a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002092:	2b00      	cmp	r3, #0
 8002094:	d038      	beq.n	8002108 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800209a:	6878      	ldr	r0, [r7, #4]
 800209c:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800209e:	e033      	b.n	8002108 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020a4:	f003 031c 	and.w	r3, r3, #28
 80020a8:	2208      	movs	r2, #8
 80020aa:	409a      	lsls	r2, r3
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	4013      	ands	r3, r2
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d02a      	beq.n	800210a <HAL_DMA_IRQHandler+0x156>
 80020b4:	68bb      	ldr	r3, [r7, #8]
 80020b6:	f003 0308 	and.w	r3, r3, #8
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d025      	beq.n	800210a <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	681a      	ldr	r2, [r3, #0]
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f022 020e 	bic.w	r2, r2, #14
 80020cc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020d2:	f003 021c 	and.w	r2, r3, #28
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020da:	2101      	movs	r1, #1
 80020dc:	fa01 f202 	lsl.w	r2, r1, r2
 80020e0:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	2201      	movs	r2, #1
 80020e6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	2201      	movs	r2, #1
 80020ec:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	2200      	movs	r2, #0
 80020f4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d004      	beq.n	800210a <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002104:	6878      	ldr	r0, [r7, #4]
 8002106:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002108:	bf00      	nop
 800210a:	bf00      	nop
}
 800210c:	3710      	adds	r7, #16
 800210e:	46bd      	mov	sp, r7
 8002110:	bd80      	pop	{r7, pc}

08002112 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002112:	b480      	push	{r7}
 8002114:	b085      	sub	sp, #20
 8002116:	af00      	add	r7, sp, #0
 8002118:	60f8      	str	r0, [r7, #12]
 800211a:	60b9      	str	r1, [r7, #8]
 800211c:	607a      	str	r2, [r7, #4]
 800211e:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002124:	f003 021c 	and.w	r2, r3, #28
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800212c:	2101      	movs	r1, #1
 800212e:	fa01 f202 	lsl.w	r2, r1, r2
 8002132:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	683a      	ldr	r2, [r7, #0]
 800213a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	689b      	ldr	r3, [r3, #8]
 8002140:	2b10      	cmp	r3, #16
 8002142:	d108      	bne.n	8002156 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	687a      	ldr	r2, [r7, #4]
 800214a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	68ba      	ldr	r2, [r7, #8]
 8002152:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002154:	e007      	b.n	8002166 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	68ba      	ldr	r2, [r7, #8]
 800215c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	687a      	ldr	r2, [r7, #4]
 8002164:	60da      	str	r2, [r3, #12]
}
 8002166:	bf00      	nop
 8002168:	3714      	adds	r7, #20
 800216a:	46bd      	mov	sp, r7
 800216c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002170:	4770      	bx	lr
	...

08002174 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002174:	b480      	push	{r7}
 8002176:	b087      	sub	sp, #28
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
 800217c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800217e:	2300      	movs	r3, #0
 8002180:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002182:	e17f      	b.n	8002484 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002184:	683b      	ldr	r3, [r7, #0]
 8002186:	681a      	ldr	r2, [r3, #0]
 8002188:	2101      	movs	r1, #1
 800218a:	697b      	ldr	r3, [r7, #20]
 800218c:	fa01 f303 	lsl.w	r3, r1, r3
 8002190:	4013      	ands	r3, r2
 8002192:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	2b00      	cmp	r3, #0
 8002198:	f000 8171 	beq.w	800247e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	f003 0303 	and.w	r3, r3, #3
 80021a4:	2b01      	cmp	r3, #1
 80021a6:	d005      	beq.n	80021b4 <HAL_GPIO_Init+0x40>
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	685b      	ldr	r3, [r3, #4]
 80021ac:	f003 0303 	and.w	r3, r3, #3
 80021b0:	2b02      	cmp	r3, #2
 80021b2:	d130      	bne.n	8002216 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	689b      	ldr	r3, [r3, #8]
 80021b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80021ba:	697b      	ldr	r3, [r7, #20]
 80021bc:	005b      	lsls	r3, r3, #1
 80021be:	2203      	movs	r2, #3
 80021c0:	fa02 f303 	lsl.w	r3, r2, r3
 80021c4:	43db      	mvns	r3, r3
 80021c6:	693a      	ldr	r2, [r7, #16]
 80021c8:	4013      	ands	r3, r2
 80021ca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	68da      	ldr	r2, [r3, #12]
 80021d0:	697b      	ldr	r3, [r7, #20]
 80021d2:	005b      	lsls	r3, r3, #1
 80021d4:	fa02 f303 	lsl.w	r3, r2, r3
 80021d8:	693a      	ldr	r2, [r7, #16]
 80021da:	4313      	orrs	r3, r2
 80021dc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	693a      	ldr	r2, [r7, #16]
 80021e2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	685b      	ldr	r3, [r3, #4]
 80021e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80021ea:	2201      	movs	r2, #1
 80021ec:	697b      	ldr	r3, [r7, #20]
 80021ee:	fa02 f303 	lsl.w	r3, r2, r3
 80021f2:	43db      	mvns	r3, r3
 80021f4:	693a      	ldr	r2, [r7, #16]
 80021f6:	4013      	ands	r3, r2
 80021f8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	685b      	ldr	r3, [r3, #4]
 80021fe:	091b      	lsrs	r3, r3, #4
 8002200:	f003 0201 	and.w	r2, r3, #1
 8002204:	697b      	ldr	r3, [r7, #20]
 8002206:	fa02 f303 	lsl.w	r3, r2, r3
 800220a:	693a      	ldr	r2, [r7, #16]
 800220c:	4313      	orrs	r3, r2
 800220e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	693a      	ldr	r2, [r7, #16]
 8002214:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002216:	683b      	ldr	r3, [r7, #0]
 8002218:	685b      	ldr	r3, [r3, #4]
 800221a:	f003 0303 	and.w	r3, r3, #3
 800221e:	2b03      	cmp	r3, #3
 8002220:	d118      	bne.n	8002254 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002226:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002228:	2201      	movs	r2, #1
 800222a:	697b      	ldr	r3, [r7, #20]
 800222c:	fa02 f303 	lsl.w	r3, r2, r3
 8002230:	43db      	mvns	r3, r3
 8002232:	693a      	ldr	r2, [r7, #16]
 8002234:	4013      	ands	r3, r2
 8002236:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002238:	683b      	ldr	r3, [r7, #0]
 800223a:	685b      	ldr	r3, [r3, #4]
 800223c:	08db      	lsrs	r3, r3, #3
 800223e:	f003 0201 	and.w	r2, r3, #1
 8002242:	697b      	ldr	r3, [r7, #20]
 8002244:	fa02 f303 	lsl.w	r3, r2, r3
 8002248:	693a      	ldr	r2, [r7, #16]
 800224a:	4313      	orrs	r3, r2
 800224c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	693a      	ldr	r2, [r7, #16]
 8002252:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	685b      	ldr	r3, [r3, #4]
 8002258:	f003 0303 	and.w	r3, r3, #3
 800225c:	2b03      	cmp	r3, #3
 800225e:	d017      	beq.n	8002290 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	68db      	ldr	r3, [r3, #12]
 8002264:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002266:	697b      	ldr	r3, [r7, #20]
 8002268:	005b      	lsls	r3, r3, #1
 800226a:	2203      	movs	r2, #3
 800226c:	fa02 f303 	lsl.w	r3, r2, r3
 8002270:	43db      	mvns	r3, r3
 8002272:	693a      	ldr	r2, [r7, #16]
 8002274:	4013      	ands	r3, r2
 8002276:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	689a      	ldr	r2, [r3, #8]
 800227c:	697b      	ldr	r3, [r7, #20]
 800227e:	005b      	lsls	r3, r3, #1
 8002280:	fa02 f303 	lsl.w	r3, r2, r3
 8002284:	693a      	ldr	r2, [r7, #16]
 8002286:	4313      	orrs	r3, r2
 8002288:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	693a      	ldr	r2, [r7, #16]
 800228e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	685b      	ldr	r3, [r3, #4]
 8002294:	f003 0303 	and.w	r3, r3, #3
 8002298:	2b02      	cmp	r3, #2
 800229a:	d123      	bne.n	80022e4 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800229c:	697b      	ldr	r3, [r7, #20]
 800229e:	08da      	lsrs	r2, r3, #3
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	3208      	adds	r2, #8
 80022a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022a8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80022aa:	697b      	ldr	r3, [r7, #20]
 80022ac:	f003 0307 	and.w	r3, r3, #7
 80022b0:	009b      	lsls	r3, r3, #2
 80022b2:	220f      	movs	r2, #15
 80022b4:	fa02 f303 	lsl.w	r3, r2, r3
 80022b8:	43db      	mvns	r3, r3
 80022ba:	693a      	ldr	r2, [r7, #16]
 80022bc:	4013      	ands	r3, r2
 80022be:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	691a      	ldr	r2, [r3, #16]
 80022c4:	697b      	ldr	r3, [r7, #20]
 80022c6:	f003 0307 	and.w	r3, r3, #7
 80022ca:	009b      	lsls	r3, r3, #2
 80022cc:	fa02 f303 	lsl.w	r3, r2, r3
 80022d0:	693a      	ldr	r2, [r7, #16]
 80022d2:	4313      	orrs	r3, r2
 80022d4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80022d6:	697b      	ldr	r3, [r7, #20]
 80022d8:	08da      	lsrs	r2, r3, #3
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	3208      	adds	r2, #8
 80022de:	6939      	ldr	r1, [r7, #16]
 80022e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80022ea:	697b      	ldr	r3, [r7, #20]
 80022ec:	005b      	lsls	r3, r3, #1
 80022ee:	2203      	movs	r2, #3
 80022f0:	fa02 f303 	lsl.w	r3, r2, r3
 80022f4:	43db      	mvns	r3, r3
 80022f6:	693a      	ldr	r2, [r7, #16]
 80022f8:	4013      	ands	r3, r2
 80022fa:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	685b      	ldr	r3, [r3, #4]
 8002300:	f003 0203 	and.w	r2, r3, #3
 8002304:	697b      	ldr	r3, [r7, #20]
 8002306:	005b      	lsls	r3, r3, #1
 8002308:	fa02 f303 	lsl.w	r3, r2, r3
 800230c:	693a      	ldr	r2, [r7, #16]
 800230e:	4313      	orrs	r3, r2
 8002310:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	693a      	ldr	r2, [r7, #16]
 8002316:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	685b      	ldr	r3, [r3, #4]
 800231c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002320:	2b00      	cmp	r3, #0
 8002322:	f000 80ac 	beq.w	800247e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002326:	4b5f      	ldr	r3, [pc, #380]	; (80024a4 <HAL_GPIO_Init+0x330>)
 8002328:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800232a:	4a5e      	ldr	r2, [pc, #376]	; (80024a4 <HAL_GPIO_Init+0x330>)
 800232c:	f043 0301 	orr.w	r3, r3, #1
 8002330:	6613      	str	r3, [r2, #96]	; 0x60
 8002332:	4b5c      	ldr	r3, [pc, #368]	; (80024a4 <HAL_GPIO_Init+0x330>)
 8002334:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002336:	f003 0301 	and.w	r3, r3, #1
 800233a:	60bb      	str	r3, [r7, #8]
 800233c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800233e:	4a5a      	ldr	r2, [pc, #360]	; (80024a8 <HAL_GPIO_Init+0x334>)
 8002340:	697b      	ldr	r3, [r7, #20]
 8002342:	089b      	lsrs	r3, r3, #2
 8002344:	3302      	adds	r3, #2
 8002346:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800234a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800234c:	697b      	ldr	r3, [r7, #20]
 800234e:	f003 0303 	and.w	r3, r3, #3
 8002352:	009b      	lsls	r3, r3, #2
 8002354:	220f      	movs	r2, #15
 8002356:	fa02 f303 	lsl.w	r3, r2, r3
 800235a:	43db      	mvns	r3, r3
 800235c:	693a      	ldr	r2, [r7, #16]
 800235e:	4013      	ands	r3, r2
 8002360:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002368:	d025      	beq.n	80023b6 <HAL_GPIO_Init+0x242>
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	4a4f      	ldr	r2, [pc, #316]	; (80024ac <HAL_GPIO_Init+0x338>)
 800236e:	4293      	cmp	r3, r2
 8002370:	d01f      	beq.n	80023b2 <HAL_GPIO_Init+0x23e>
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	4a4e      	ldr	r2, [pc, #312]	; (80024b0 <HAL_GPIO_Init+0x33c>)
 8002376:	4293      	cmp	r3, r2
 8002378:	d019      	beq.n	80023ae <HAL_GPIO_Init+0x23a>
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	4a4d      	ldr	r2, [pc, #308]	; (80024b4 <HAL_GPIO_Init+0x340>)
 800237e:	4293      	cmp	r3, r2
 8002380:	d013      	beq.n	80023aa <HAL_GPIO_Init+0x236>
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	4a4c      	ldr	r2, [pc, #304]	; (80024b8 <HAL_GPIO_Init+0x344>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d00d      	beq.n	80023a6 <HAL_GPIO_Init+0x232>
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	4a4b      	ldr	r2, [pc, #300]	; (80024bc <HAL_GPIO_Init+0x348>)
 800238e:	4293      	cmp	r3, r2
 8002390:	d007      	beq.n	80023a2 <HAL_GPIO_Init+0x22e>
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	4a4a      	ldr	r2, [pc, #296]	; (80024c0 <HAL_GPIO_Init+0x34c>)
 8002396:	4293      	cmp	r3, r2
 8002398:	d101      	bne.n	800239e <HAL_GPIO_Init+0x22a>
 800239a:	2306      	movs	r3, #6
 800239c:	e00c      	b.n	80023b8 <HAL_GPIO_Init+0x244>
 800239e:	2307      	movs	r3, #7
 80023a0:	e00a      	b.n	80023b8 <HAL_GPIO_Init+0x244>
 80023a2:	2305      	movs	r3, #5
 80023a4:	e008      	b.n	80023b8 <HAL_GPIO_Init+0x244>
 80023a6:	2304      	movs	r3, #4
 80023a8:	e006      	b.n	80023b8 <HAL_GPIO_Init+0x244>
 80023aa:	2303      	movs	r3, #3
 80023ac:	e004      	b.n	80023b8 <HAL_GPIO_Init+0x244>
 80023ae:	2302      	movs	r3, #2
 80023b0:	e002      	b.n	80023b8 <HAL_GPIO_Init+0x244>
 80023b2:	2301      	movs	r3, #1
 80023b4:	e000      	b.n	80023b8 <HAL_GPIO_Init+0x244>
 80023b6:	2300      	movs	r3, #0
 80023b8:	697a      	ldr	r2, [r7, #20]
 80023ba:	f002 0203 	and.w	r2, r2, #3
 80023be:	0092      	lsls	r2, r2, #2
 80023c0:	4093      	lsls	r3, r2
 80023c2:	693a      	ldr	r2, [r7, #16]
 80023c4:	4313      	orrs	r3, r2
 80023c6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80023c8:	4937      	ldr	r1, [pc, #220]	; (80024a8 <HAL_GPIO_Init+0x334>)
 80023ca:	697b      	ldr	r3, [r7, #20]
 80023cc:	089b      	lsrs	r3, r3, #2
 80023ce:	3302      	adds	r3, #2
 80023d0:	693a      	ldr	r2, [r7, #16]
 80023d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80023d6:	4b3b      	ldr	r3, [pc, #236]	; (80024c4 <HAL_GPIO_Init+0x350>)
 80023d8:	689b      	ldr	r3, [r3, #8]
 80023da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	43db      	mvns	r3, r3
 80023e0:	693a      	ldr	r2, [r7, #16]
 80023e2:	4013      	ands	r3, r2
 80023e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	685b      	ldr	r3, [r3, #4]
 80023ea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d003      	beq.n	80023fa <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80023f2:	693a      	ldr	r2, [r7, #16]
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	4313      	orrs	r3, r2
 80023f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80023fa:	4a32      	ldr	r2, [pc, #200]	; (80024c4 <HAL_GPIO_Init+0x350>)
 80023fc:	693b      	ldr	r3, [r7, #16]
 80023fe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002400:	4b30      	ldr	r3, [pc, #192]	; (80024c4 <HAL_GPIO_Init+0x350>)
 8002402:	68db      	ldr	r3, [r3, #12]
 8002404:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	43db      	mvns	r3, r3
 800240a:	693a      	ldr	r2, [r7, #16]
 800240c:	4013      	ands	r3, r2
 800240e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	685b      	ldr	r3, [r3, #4]
 8002414:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002418:	2b00      	cmp	r3, #0
 800241a:	d003      	beq.n	8002424 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800241c:	693a      	ldr	r2, [r7, #16]
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	4313      	orrs	r3, r2
 8002422:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002424:	4a27      	ldr	r2, [pc, #156]	; (80024c4 <HAL_GPIO_Init+0x350>)
 8002426:	693b      	ldr	r3, [r7, #16]
 8002428:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800242a:	4b26      	ldr	r3, [pc, #152]	; (80024c4 <HAL_GPIO_Init+0x350>)
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	43db      	mvns	r3, r3
 8002434:	693a      	ldr	r2, [r7, #16]
 8002436:	4013      	ands	r3, r2
 8002438:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800243a:	683b      	ldr	r3, [r7, #0]
 800243c:	685b      	ldr	r3, [r3, #4]
 800243e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002442:	2b00      	cmp	r3, #0
 8002444:	d003      	beq.n	800244e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002446:	693a      	ldr	r2, [r7, #16]
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	4313      	orrs	r3, r2
 800244c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800244e:	4a1d      	ldr	r2, [pc, #116]	; (80024c4 <HAL_GPIO_Init+0x350>)
 8002450:	693b      	ldr	r3, [r7, #16]
 8002452:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002454:	4b1b      	ldr	r3, [pc, #108]	; (80024c4 <HAL_GPIO_Init+0x350>)
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	43db      	mvns	r3, r3
 800245e:	693a      	ldr	r2, [r7, #16]
 8002460:	4013      	ands	r3, r2
 8002462:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002464:	683b      	ldr	r3, [r7, #0]
 8002466:	685b      	ldr	r3, [r3, #4]
 8002468:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800246c:	2b00      	cmp	r3, #0
 800246e:	d003      	beq.n	8002478 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002470:	693a      	ldr	r2, [r7, #16]
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	4313      	orrs	r3, r2
 8002476:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002478:	4a12      	ldr	r2, [pc, #72]	; (80024c4 <HAL_GPIO_Init+0x350>)
 800247a:	693b      	ldr	r3, [r7, #16]
 800247c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800247e:	697b      	ldr	r3, [r7, #20]
 8002480:	3301      	adds	r3, #1
 8002482:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	681a      	ldr	r2, [r3, #0]
 8002488:	697b      	ldr	r3, [r7, #20]
 800248a:	fa22 f303 	lsr.w	r3, r2, r3
 800248e:	2b00      	cmp	r3, #0
 8002490:	f47f ae78 	bne.w	8002184 <HAL_GPIO_Init+0x10>
  }
}
 8002494:	bf00      	nop
 8002496:	bf00      	nop
 8002498:	371c      	adds	r7, #28
 800249a:	46bd      	mov	sp, r7
 800249c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a0:	4770      	bx	lr
 80024a2:	bf00      	nop
 80024a4:	40021000 	.word	0x40021000
 80024a8:	40010000 	.word	0x40010000
 80024ac:	48000400 	.word	0x48000400
 80024b0:	48000800 	.word	0x48000800
 80024b4:	48000c00 	.word	0x48000c00
 80024b8:	48001000 	.word	0x48001000
 80024bc:	48001400 	.word	0x48001400
 80024c0:	48001800 	.word	0x48001800
 80024c4:	40010400 	.word	0x40010400

080024c8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80024c8:	b480      	push	{r7}
 80024ca:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80024cc:	4b04      	ldr	r3, [pc, #16]	; (80024e0 <HAL_PWREx_GetVoltageRange+0x18>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80024d4:	4618      	mov	r0, r3
 80024d6:	46bd      	mov	sp, r7
 80024d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024dc:	4770      	bx	lr
 80024de:	bf00      	nop
 80024e0:	40007000 	.word	0x40007000

080024e4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80024e4:	b480      	push	{r7}
 80024e6:	b085      	sub	sp, #20
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80024f2:	d130      	bne.n	8002556 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80024f4:	4b23      	ldr	r3, [pc, #140]	; (8002584 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80024fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002500:	d038      	beq.n	8002574 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002502:	4b20      	ldr	r3, [pc, #128]	; (8002584 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800250a:	4a1e      	ldr	r2, [pc, #120]	; (8002584 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800250c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002510:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002512:	4b1d      	ldr	r3, [pc, #116]	; (8002588 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	2232      	movs	r2, #50	; 0x32
 8002518:	fb02 f303 	mul.w	r3, r2, r3
 800251c:	4a1b      	ldr	r2, [pc, #108]	; (800258c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800251e:	fba2 2303 	umull	r2, r3, r2, r3
 8002522:	0c9b      	lsrs	r3, r3, #18
 8002524:	3301      	adds	r3, #1
 8002526:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002528:	e002      	b.n	8002530 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	3b01      	subs	r3, #1
 800252e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002530:	4b14      	ldr	r3, [pc, #80]	; (8002584 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002532:	695b      	ldr	r3, [r3, #20]
 8002534:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002538:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800253c:	d102      	bne.n	8002544 <HAL_PWREx_ControlVoltageScaling+0x60>
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	2b00      	cmp	r3, #0
 8002542:	d1f2      	bne.n	800252a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002544:	4b0f      	ldr	r3, [pc, #60]	; (8002584 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002546:	695b      	ldr	r3, [r3, #20]
 8002548:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800254c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002550:	d110      	bne.n	8002574 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002552:	2303      	movs	r3, #3
 8002554:	e00f      	b.n	8002576 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002556:	4b0b      	ldr	r3, [pc, #44]	; (8002584 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800255e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002562:	d007      	beq.n	8002574 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002564:	4b07      	ldr	r3, [pc, #28]	; (8002584 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800256c:	4a05      	ldr	r2, [pc, #20]	; (8002584 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800256e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002572:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002574:	2300      	movs	r3, #0
}
 8002576:	4618      	mov	r0, r3
 8002578:	3714      	adds	r7, #20
 800257a:	46bd      	mov	sp, r7
 800257c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002580:	4770      	bx	lr
 8002582:	bf00      	nop
 8002584:	40007000 	.word	0x40007000
 8002588:	20000018 	.word	0x20000018
 800258c:	431bde83 	.word	0x431bde83

08002590 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b088      	sub	sp, #32
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	2b00      	cmp	r3, #0
 800259c:	d101      	bne.n	80025a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800259e:	2301      	movs	r3, #1
 80025a0:	e3ca      	b.n	8002d38 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80025a2:	4b97      	ldr	r3, [pc, #604]	; (8002800 <HAL_RCC_OscConfig+0x270>)
 80025a4:	689b      	ldr	r3, [r3, #8]
 80025a6:	f003 030c 	and.w	r3, r3, #12
 80025aa:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80025ac:	4b94      	ldr	r3, [pc, #592]	; (8002800 <HAL_RCC_OscConfig+0x270>)
 80025ae:	68db      	ldr	r3, [r3, #12]
 80025b0:	f003 0303 	and.w	r3, r3, #3
 80025b4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f003 0310 	and.w	r3, r3, #16
 80025be:	2b00      	cmp	r3, #0
 80025c0:	f000 80e4 	beq.w	800278c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80025c4:	69bb      	ldr	r3, [r7, #24]
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d007      	beq.n	80025da <HAL_RCC_OscConfig+0x4a>
 80025ca:	69bb      	ldr	r3, [r7, #24]
 80025cc:	2b0c      	cmp	r3, #12
 80025ce:	f040 808b 	bne.w	80026e8 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80025d2:	697b      	ldr	r3, [r7, #20]
 80025d4:	2b01      	cmp	r3, #1
 80025d6:	f040 8087 	bne.w	80026e8 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80025da:	4b89      	ldr	r3, [pc, #548]	; (8002800 <HAL_RCC_OscConfig+0x270>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f003 0302 	and.w	r3, r3, #2
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d005      	beq.n	80025f2 <HAL_RCC_OscConfig+0x62>
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	699b      	ldr	r3, [r3, #24]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d101      	bne.n	80025f2 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80025ee:	2301      	movs	r3, #1
 80025f0:	e3a2      	b.n	8002d38 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	6a1a      	ldr	r2, [r3, #32]
 80025f6:	4b82      	ldr	r3, [pc, #520]	; (8002800 <HAL_RCC_OscConfig+0x270>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f003 0308 	and.w	r3, r3, #8
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d004      	beq.n	800260c <HAL_RCC_OscConfig+0x7c>
 8002602:	4b7f      	ldr	r3, [pc, #508]	; (8002800 <HAL_RCC_OscConfig+0x270>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800260a:	e005      	b.n	8002618 <HAL_RCC_OscConfig+0x88>
 800260c:	4b7c      	ldr	r3, [pc, #496]	; (8002800 <HAL_RCC_OscConfig+0x270>)
 800260e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002612:	091b      	lsrs	r3, r3, #4
 8002614:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002618:	4293      	cmp	r3, r2
 800261a:	d223      	bcs.n	8002664 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	6a1b      	ldr	r3, [r3, #32]
 8002620:	4618      	mov	r0, r3
 8002622:	f000 fd55 	bl	80030d0 <RCC_SetFlashLatencyFromMSIRange>
 8002626:	4603      	mov	r3, r0
 8002628:	2b00      	cmp	r3, #0
 800262a:	d001      	beq.n	8002630 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800262c:	2301      	movs	r3, #1
 800262e:	e383      	b.n	8002d38 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002630:	4b73      	ldr	r3, [pc, #460]	; (8002800 <HAL_RCC_OscConfig+0x270>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	4a72      	ldr	r2, [pc, #456]	; (8002800 <HAL_RCC_OscConfig+0x270>)
 8002636:	f043 0308 	orr.w	r3, r3, #8
 800263a:	6013      	str	r3, [r2, #0]
 800263c:	4b70      	ldr	r3, [pc, #448]	; (8002800 <HAL_RCC_OscConfig+0x270>)
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	6a1b      	ldr	r3, [r3, #32]
 8002648:	496d      	ldr	r1, [pc, #436]	; (8002800 <HAL_RCC_OscConfig+0x270>)
 800264a:	4313      	orrs	r3, r2
 800264c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800264e:	4b6c      	ldr	r3, [pc, #432]	; (8002800 <HAL_RCC_OscConfig+0x270>)
 8002650:	685b      	ldr	r3, [r3, #4]
 8002652:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	69db      	ldr	r3, [r3, #28]
 800265a:	021b      	lsls	r3, r3, #8
 800265c:	4968      	ldr	r1, [pc, #416]	; (8002800 <HAL_RCC_OscConfig+0x270>)
 800265e:	4313      	orrs	r3, r2
 8002660:	604b      	str	r3, [r1, #4]
 8002662:	e025      	b.n	80026b0 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002664:	4b66      	ldr	r3, [pc, #408]	; (8002800 <HAL_RCC_OscConfig+0x270>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	4a65      	ldr	r2, [pc, #404]	; (8002800 <HAL_RCC_OscConfig+0x270>)
 800266a:	f043 0308 	orr.w	r3, r3, #8
 800266e:	6013      	str	r3, [r2, #0]
 8002670:	4b63      	ldr	r3, [pc, #396]	; (8002800 <HAL_RCC_OscConfig+0x270>)
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	6a1b      	ldr	r3, [r3, #32]
 800267c:	4960      	ldr	r1, [pc, #384]	; (8002800 <HAL_RCC_OscConfig+0x270>)
 800267e:	4313      	orrs	r3, r2
 8002680:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002682:	4b5f      	ldr	r3, [pc, #380]	; (8002800 <HAL_RCC_OscConfig+0x270>)
 8002684:	685b      	ldr	r3, [r3, #4]
 8002686:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	69db      	ldr	r3, [r3, #28]
 800268e:	021b      	lsls	r3, r3, #8
 8002690:	495b      	ldr	r1, [pc, #364]	; (8002800 <HAL_RCC_OscConfig+0x270>)
 8002692:	4313      	orrs	r3, r2
 8002694:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002696:	69bb      	ldr	r3, [r7, #24]
 8002698:	2b00      	cmp	r3, #0
 800269a:	d109      	bne.n	80026b0 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	6a1b      	ldr	r3, [r3, #32]
 80026a0:	4618      	mov	r0, r3
 80026a2:	f000 fd15 	bl	80030d0 <RCC_SetFlashLatencyFromMSIRange>
 80026a6:	4603      	mov	r3, r0
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d001      	beq.n	80026b0 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80026ac:	2301      	movs	r3, #1
 80026ae:	e343      	b.n	8002d38 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80026b0:	f000 fc4a 	bl	8002f48 <HAL_RCC_GetSysClockFreq>
 80026b4:	4602      	mov	r2, r0
 80026b6:	4b52      	ldr	r3, [pc, #328]	; (8002800 <HAL_RCC_OscConfig+0x270>)
 80026b8:	689b      	ldr	r3, [r3, #8]
 80026ba:	091b      	lsrs	r3, r3, #4
 80026bc:	f003 030f 	and.w	r3, r3, #15
 80026c0:	4950      	ldr	r1, [pc, #320]	; (8002804 <HAL_RCC_OscConfig+0x274>)
 80026c2:	5ccb      	ldrb	r3, [r1, r3]
 80026c4:	f003 031f 	and.w	r3, r3, #31
 80026c8:	fa22 f303 	lsr.w	r3, r2, r3
 80026cc:	4a4e      	ldr	r2, [pc, #312]	; (8002808 <HAL_RCC_OscConfig+0x278>)
 80026ce:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80026d0:	4b4e      	ldr	r3, [pc, #312]	; (800280c <HAL_RCC_OscConfig+0x27c>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	4618      	mov	r0, r3
 80026d6:	f7ff f9c3 	bl	8001a60 <HAL_InitTick>
 80026da:	4603      	mov	r3, r0
 80026dc:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80026de:	7bfb      	ldrb	r3, [r7, #15]
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d052      	beq.n	800278a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80026e4:	7bfb      	ldrb	r3, [r7, #15]
 80026e6:	e327      	b.n	8002d38 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	699b      	ldr	r3, [r3, #24]
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d032      	beq.n	8002756 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80026f0:	4b43      	ldr	r3, [pc, #268]	; (8002800 <HAL_RCC_OscConfig+0x270>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a42      	ldr	r2, [pc, #264]	; (8002800 <HAL_RCC_OscConfig+0x270>)
 80026f6:	f043 0301 	orr.w	r3, r3, #1
 80026fa:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80026fc:	f7ff fa00 	bl	8001b00 <HAL_GetTick>
 8002700:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002702:	e008      	b.n	8002716 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002704:	f7ff f9fc 	bl	8001b00 <HAL_GetTick>
 8002708:	4602      	mov	r2, r0
 800270a:	693b      	ldr	r3, [r7, #16]
 800270c:	1ad3      	subs	r3, r2, r3
 800270e:	2b02      	cmp	r3, #2
 8002710:	d901      	bls.n	8002716 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002712:	2303      	movs	r3, #3
 8002714:	e310      	b.n	8002d38 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002716:	4b3a      	ldr	r3, [pc, #232]	; (8002800 <HAL_RCC_OscConfig+0x270>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f003 0302 	and.w	r3, r3, #2
 800271e:	2b00      	cmp	r3, #0
 8002720:	d0f0      	beq.n	8002704 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002722:	4b37      	ldr	r3, [pc, #220]	; (8002800 <HAL_RCC_OscConfig+0x270>)
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	4a36      	ldr	r2, [pc, #216]	; (8002800 <HAL_RCC_OscConfig+0x270>)
 8002728:	f043 0308 	orr.w	r3, r3, #8
 800272c:	6013      	str	r3, [r2, #0]
 800272e:	4b34      	ldr	r3, [pc, #208]	; (8002800 <HAL_RCC_OscConfig+0x270>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6a1b      	ldr	r3, [r3, #32]
 800273a:	4931      	ldr	r1, [pc, #196]	; (8002800 <HAL_RCC_OscConfig+0x270>)
 800273c:	4313      	orrs	r3, r2
 800273e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002740:	4b2f      	ldr	r3, [pc, #188]	; (8002800 <HAL_RCC_OscConfig+0x270>)
 8002742:	685b      	ldr	r3, [r3, #4]
 8002744:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	69db      	ldr	r3, [r3, #28]
 800274c:	021b      	lsls	r3, r3, #8
 800274e:	492c      	ldr	r1, [pc, #176]	; (8002800 <HAL_RCC_OscConfig+0x270>)
 8002750:	4313      	orrs	r3, r2
 8002752:	604b      	str	r3, [r1, #4]
 8002754:	e01a      	b.n	800278c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002756:	4b2a      	ldr	r3, [pc, #168]	; (8002800 <HAL_RCC_OscConfig+0x270>)
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	4a29      	ldr	r2, [pc, #164]	; (8002800 <HAL_RCC_OscConfig+0x270>)
 800275c:	f023 0301 	bic.w	r3, r3, #1
 8002760:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002762:	f7ff f9cd 	bl	8001b00 <HAL_GetTick>
 8002766:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002768:	e008      	b.n	800277c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800276a:	f7ff f9c9 	bl	8001b00 <HAL_GetTick>
 800276e:	4602      	mov	r2, r0
 8002770:	693b      	ldr	r3, [r7, #16]
 8002772:	1ad3      	subs	r3, r2, r3
 8002774:	2b02      	cmp	r3, #2
 8002776:	d901      	bls.n	800277c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002778:	2303      	movs	r3, #3
 800277a:	e2dd      	b.n	8002d38 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800277c:	4b20      	ldr	r3, [pc, #128]	; (8002800 <HAL_RCC_OscConfig+0x270>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f003 0302 	and.w	r3, r3, #2
 8002784:	2b00      	cmp	r3, #0
 8002786:	d1f0      	bne.n	800276a <HAL_RCC_OscConfig+0x1da>
 8002788:	e000      	b.n	800278c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800278a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f003 0301 	and.w	r3, r3, #1
 8002794:	2b00      	cmp	r3, #0
 8002796:	d074      	beq.n	8002882 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002798:	69bb      	ldr	r3, [r7, #24]
 800279a:	2b08      	cmp	r3, #8
 800279c:	d005      	beq.n	80027aa <HAL_RCC_OscConfig+0x21a>
 800279e:	69bb      	ldr	r3, [r7, #24]
 80027a0:	2b0c      	cmp	r3, #12
 80027a2:	d10e      	bne.n	80027c2 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80027a4:	697b      	ldr	r3, [r7, #20]
 80027a6:	2b03      	cmp	r3, #3
 80027a8:	d10b      	bne.n	80027c2 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027aa:	4b15      	ldr	r3, [pc, #84]	; (8002800 <HAL_RCC_OscConfig+0x270>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d064      	beq.n	8002880 <HAL_RCC_OscConfig+0x2f0>
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d160      	bne.n	8002880 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80027be:	2301      	movs	r3, #1
 80027c0:	e2ba      	b.n	8002d38 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	685b      	ldr	r3, [r3, #4]
 80027c6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80027ca:	d106      	bne.n	80027da <HAL_RCC_OscConfig+0x24a>
 80027cc:	4b0c      	ldr	r3, [pc, #48]	; (8002800 <HAL_RCC_OscConfig+0x270>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	4a0b      	ldr	r2, [pc, #44]	; (8002800 <HAL_RCC_OscConfig+0x270>)
 80027d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80027d6:	6013      	str	r3, [r2, #0]
 80027d8:	e026      	b.n	8002828 <HAL_RCC_OscConfig+0x298>
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	685b      	ldr	r3, [r3, #4]
 80027de:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80027e2:	d115      	bne.n	8002810 <HAL_RCC_OscConfig+0x280>
 80027e4:	4b06      	ldr	r3, [pc, #24]	; (8002800 <HAL_RCC_OscConfig+0x270>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	4a05      	ldr	r2, [pc, #20]	; (8002800 <HAL_RCC_OscConfig+0x270>)
 80027ea:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80027ee:	6013      	str	r3, [r2, #0]
 80027f0:	4b03      	ldr	r3, [pc, #12]	; (8002800 <HAL_RCC_OscConfig+0x270>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4a02      	ldr	r2, [pc, #8]	; (8002800 <HAL_RCC_OscConfig+0x270>)
 80027f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80027fa:	6013      	str	r3, [r2, #0]
 80027fc:	e014      	b.n	8002828 <HAL_RCC_OscConfig+0x298>
 80027fe:	bf00      	nop
 8002800:	40021000 	.word	0x40021000
 8002804:	080078a0 	.word	0x080078a0
 8002808:	20000018 	.word	0x20000018
 800280c:	2000001c 	.word	0x2000001c
 8002810:	4ba0      	ldr	r3, [pc, #640]	; (8002a94 <HAL_RCC_OscConfig+0x504>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4a9f      	ldr	r2, [pc, #636]	; (8002a94 <HAL_RCC_OscConfig+0x504>)
 8002816:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800281a:	6013      	str	r3, [r2, #0]
 800281c:	4b9d      	ldr	r3, [pc, #628]	; (8002a94 <HAL_RCC_OscConfig+0x504>)
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4a9c      	ldr	r2, [pc, #624]	; (8002a94 <HAL_RCC_OscConfig+0x504>)
 8002822:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002826:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	2b00      	cmp	r3, #0
 800282e:	d013      	beq.n	8002858 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002830:	f7ff f966 	bl	8001b00 <HAL_GetTick>
 8002834:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002836:	e008      	b.n	800284a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002838:	f7ff f962 	bl	8001b00 <HAL_GetTick>
 800283c:	4602      	mov	r2, r0
 800283e:	693b      	ldr	r3, [r7, #16]
 8002840:	1ad3      	subs	r3, r2, r3
 8002842:	2b64      	cmp	r3, #100	; 0x64
 8002844:	d901      	bls.n	800284a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002846:	2303      	movs	r3, #3
 8002848:	e276      	b.n	8002d38 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800284a:	4b92      	ldr	r3, [pc, #584]	; (8002a94 <HAL_RCC_OscConfig+0x504>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002852:	2b00      	cmp	r3, #0
 8002854:	d0f0      	beq.n	8002838 <HAL_RCC_OscConfig+0x2a8>
 8002856:	e014      	b.n	8002882 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002858:	f7ff f952 	bl	8001b00 <HAL_GetTick>
 800285c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800285e:	e008      	b.n	8002872 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002860:	f7ff f94e 	bl	8001b00 <HAL_GetTick>
 8002864:	4602      	mov	r2, r0
 8002866:	693b      	ldr	r3, [r7, #16]
 8002868:	1ad3      	subs	r3, r2, r3
 800286a:	2b64      	cmp	r3, #100	; 0x64
 800286c:	d901      	bls.n	8002872 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800286e:	2303      	movs	r3, #3
 8002870:	e262      	b.n	8002d38 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002872:	4b88      	ldr	r3, [pc, #544]	; (8002a94 <HAL_RCC_OscConfig+0x504>)
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800287a:	2b00      	cmp	r3, #0
 800287c:	d1f0      	bne.n	8002860 <HAL_RCC_OscConfig+0x2d0>
 800287e:	e000      	b.n	8002882 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002880:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f003 0302 	and.w	r3, r3, #2
 800288a:	2b00      	cmp	r3, #0
 800288c:	d060      	beq.n	8002950 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800288e:	69bb      	ldr	r3, [r7, #24]
 8002890:	2b04      	cmp	r3, #4
 8002892:	d005      	beq.n	80028a0 <HAL_RCC_OscConfig+0x310>
 8002894:	69bb      	ldr	r3, [r7, #24]
 8002896:	2b0c      	cmp	r3, #12
 8002898:	d119      	bne.n	80028ce <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800289a:	697b      	ldr	r3, [r7, #20]
 800289c:	2b02      	cmp	r3, #2
 800289e:	d116      	bne.n	80028ce <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80028a0:	4b7c      	ldr	r3, [pc, #496]	; (8002a94 <HAL_RCC_OscConfig+0x504>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d005      	beq.n	80028b8 <HAL_RCC_OscConfig+0x328>
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	68db      	ldr	r3, [r3, #12]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d101      	bne.n	80028b8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80028b4:	2301      	movs	r3, #1
 80028b6:	e23f      	b.n	8002d38 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028b8:	4b76      	ldr	r3, [pc, #472]	; (8002a94 <HAL_RCC_OscConfig+0x504>)
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	691b      	ldr	r3, [r3, #16]
 80028c4:	061b      	lsls	r3, r3, #24
 80028c6:	4973      	ldr	r1, [pc, #460]	; (8002a94 <HAL_RCC_OscConfig+0x504>)
 80028c8:	4313      	orrs	r3, r2
 80028ca:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80028cc:	e040      	b.n	8002950 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	68db      	ldr	r3, [r3, #12]
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d023      	beq.n	800291e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80028d6:	4b6f      	ldr	r3, [pc, #444]	; (8002a94 <HAL_RCC_OscConfig+0x504>)
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	4a6e      	ldr	r2, [pc, #440]	; (8002a94 <HAL_RCC_OscConfig+0x504>)
 80028dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028e0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028e2:	f7ff f90d 	bl	8001b00 <HAL_GetTick>
 80028e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80028e8:	e008      	b.n	80028fc <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80028ea:	f7ff f909 	bl	8001b00 <HAL_GetTick>
 80028ee:	4602      	mov	r2, r0
 80028f0:	693b      	ldr	r3, [r7, #16]
 80028f2:	1ad3      	subs	r3, r2, r3
 80028f4:	2b02      	cmp	r3, #2
 80028f6:	d901      	bls.n	80028fc <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80028f8:	2303      	movs	r3, #3
 80028fa:	e21d      	b.n	8002d38 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80028fc:	4b65      	ldr	r3, [pc, #404]	; (8002a94 <HAL_RCC_OscConfig+0x504>)
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002904:	2b00      	cmp	r3, #0
 8002906:	d0f0      	beq.n	80028ea <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002908:	4b62      	ldr	r3, [pc, #392]	; (8002a94 <HAL_RCC_OscConfig+0x504>)
 800290a:	685b      	ldr	r3, [r3, #4]
 800290c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	691b      	ldr	r3, [r3, #16]
 8002914:	061b      	lsls	r3, r3, #24
 8002916:	495f      	ldr	r1, [pc, #380]	; (8002a94 <HAL_RCC_OscConfig+0x504>)
 8002918:	4313      	orrs	r3, r2
 800291a:	604b      	str	r3, [r1, #4]
 800291c:	e018      	b.n	8002950 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800291e:	4b5d      	ldr	r3, [pc, #372]	; (8002a94 <HAL_RCC_OscConfig+0x504>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	4a5c      	ldr	r2, [pc, #368]	; (8002a94 <HAL_RCC_OscConfig+0x504>)
 8002924:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002928:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800292a:	f7ff f8e9 	bl	8001b00 <HAL_GetTick>
 800292e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002930:	e008      	b.n	8002944 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002932:	f7ff f8e5 	bl	8001b00 <HAL_GetTick>
 8002936:	4602      	mov	r2, r0
 8002938:	693b      	ldr	r3, [r7, #16]
 800293a:	1ad3      	subs	r3, r2, r3
 800293c:	2b02      	cmp	r3, #2
 800293e:	d901      	bls.n	8002944 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002940:	2303      	movs	r3, #3
 8002942:	e1f9      	b.n	8002d38 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002944:	4b53      	ldr	r3, [pc, #332]	; (8002a94 <HAL_RCC_OscConfig+0x504>)
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800294c:	2b00      	cmp	r3, #0
 800294e:	d1f0      	bne.n	8002932 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f003 0308 	and.w	r3, r3, #8
 8002958:	2b00      	cmp	r3, #0
 800295a:	d03c      	beq.n	80029d6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	695b      	ldr	r3, [r3, #20]
 8002960:	2b00      	cmp	r3, #0
 8002962:	d01c      	beq.n	800299e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002964:	4b4b      	ldr	r3, [pc, #300]	; (8002a94 <HAL_RCC_OscConfig+0x504>)
 8002966:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800296a:	4a4a      	ldr	r2, [pc, #296]	; (8002a94 <HAL_RCC_OscConfig+0x504>)
 800296c:	f043 0301 	orr.w	r3, r3, #1
 8002970:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002974:	f7ff f8c4 	bl	8001b00 <HAL_GetTick>
 8002978:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800297a:	e008      	b.n	800298e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800297c:	f7ff f8c0 	bl	8001b00 <HAL_GetTick>
 8002980:	4602      	mov	r2, r0
 8002982:	693b      	ldr	r3, [r7, #16]
 8002984:	1ad3      	subs	r3, r2, r3
 8002986:	2b02      	cmp	r3, #2
 8002988:	d901      	bls.n	800298e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800298a:	2303      	movs	r3, #3
 800298c:	e1d4      	b.n	8002d38 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800298e:	4b41      	ldr	r3, [pc, #260]	; (8002a94 <HAL_RCC_OscConfig+0x504>)
 8002990:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002994:	f003 0302 	and.w	r3, r3, #2
 8002998:	2b00      	cmp	r3, #0
 800299a:	d0ef      	beq.n	800297c <HAL_RCC_OscConfig+0x3ec>
 800299c:	e01b      	b.n	80029d6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800299e:	4b3d      	ldr	r3, [pc, #244]	; (8002a94 <HAL_RCC_OscConfig+0x504>)
 80029a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80029a4:	4a3b      	ldr	r2, [pc, #236]	; (8002a94 <HAL_RCC_OscConfig+0x504>)
 80029a6:	f023 0301 	bic.w	r3, r3, #1
 80029aa:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029ae:	f7ff f8a7 	bl	8001b00 <HAL_GetTick>
 80029b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80029b4:	e008      	b.n	80029c8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029b6:	f7ff f8a3 	bl	8001b00 <HAL_GetTick>
 80029ba:	4602      	mov	r2, r0
 80029bc:	693b      	ldr	r3, [r7, #16]
 80029be:	1ad3      	subs	r3, r2, r3
 80029c0:	2b02      	cmp	r3, #2
 80029c2:	d901      	bls.n	80029c8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80029c4:	2303      	movs	r3, #3
 80029c6:	e1b7      	b.n	8002d38 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80029c8:	4b32      	ldr	r3, [pc, #200]	; (8002a94 <HAL_RCC_OscConfig+0x504>)
 80029ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80029ce:	f003 0302 	and.w	r3, r3, #2
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d1ef      	bne.n	80029b6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f003 0304 	and.w	r3, r3, #4
 80029de:	2b00      	cmp	r3, #0
 80029e0:	f000 80a6 	beq.w	8002b30 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80029e4:	2300      	movs	r3, #0
 80029e6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80029e8:	4b2a      	ldr	r3, [pc, #168]	; (8002a94 <HAL_RCC_OscConfig+0x504>)
 80029ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d10d      	bne.n	8002a10 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80029f4:	4b27      	ldr	r3, [pc, #156]	; (8002a94 <HAL_RCC_OscConfig+0x504>)
 80029f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029f8:	4a26      	ldr	r2, [pc, #152]	; (8002a94 <HAL_RCC_OscConfig+0x504>)
 80029fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029fe:	6593      	str	r3, [r2, #88]	; 0x58
 8002a00:	4b24      	ldr	r3, [pc, #144]	; (8002a94 <HAL_RCC_OscConfig+0x504>)
 8002a02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a08:	60bb      	str	r3, [r7, #8]
 8002a0a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a0c:	2301      	movs	r3, #1
 8002a0e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a10:	4b21      	ldr	r3, [pc, #132]	; (8002a98 <HAL_RCC_OscConfig+0x508>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d118      	bne.n	8002a4e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002a1c:	4b1e      	ldr	r3, [pc, #120]	; (8002a98 <HAL_RCC_OscConfig+0x508>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	4a1d      	ldr	r2, [pc, #116]	; (8002a98 <HAL_RCC_OscConfig+0x508>)
 8002a22:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a26:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a28:	f7ff f86a 	bl	8001b00 <HAL_GetTick>
 8002a2c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a2e:	e008      	b.n	8002a42 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a30:	f7ff f866 	bl	8001b00 <HAL_GetTick>
 8002a34:	4602      	mov	r2, r0
 8002a36:	693b      	ldr	r3, [r7, #16]
 8002a38:	1ad3      	subs	r3, r2, r3
 8002a3a:	2b02      	cmp	r3, #2
 8002a3c:	d901      	bls.n	8002a42 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002a3e:	2303      	movs	r3, #3
 8002a40:	e17a      	b.n	8002d38 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a42:	4b15      	ldr	r3, [pc, #84]	; (8002a98 <HAL_RCC_OscConfig+0x508>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d0f0      	beq.n	8002a30 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	689b      	ldr	r3, [r3, #8]
 8002a52:	2b01      	cmp	r3, #1
 8002a54:	d108      	bne.n	8002a68 <HAL_RCC_OscConfig+0x4d8>
 8002a56:	4b0f      	ldr	r3, [pc, #60]	; (8002a94 <HAL_RCC_OscConfig+0x504>)
 8002a58:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a5c:	4a0d      	ldr	r2, [pc, #52]	; (8002a94 <HAL_RCC_OscConfig+0x504>)
 8002a5e:	f043 0301 	orr.w	r3, r3, #1
 8002a62:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002a66:	e029      	b.n	8002abc <HAL_RCC_OscConfig+0x52c>
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	689b      	ldr	r3, [r3, #8]
 8002a6c:	2b05      	cmp	r3, #5
 8002a6e:	d115      	bne.n	8002a9c <HAL_RCC_OscConfig+0x50c>
 8002a70:	4b08      	ldr	r3, [pc, #32]	; (8002a94 <HAL_RCC_OscConfig+0x504>)
 8002a72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a76:	4a07      	ldr	r2, [pc, #28]	; (8002a94 <HAL_RCC_OscConfig+0x504>)
 8002a78:	f043 0304 	orr.w	r3, r3, #4
 8002a7c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002a80:	4b04      	ldr	r3, [pc, #16]	; (8002a94 <HAL_RCC_OscConfig+0x504>)
 8002a82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a86:	4a03      	ldr	r2, [pc, #12]	; (8002a94 <HAL_RCC_OscConfig+0x504>)
 8002a88:	f043 0301 	orr.w	r3, r3, #1
 8002a8c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002a90:	e014      	b.n	8002abc <HAL_RCC_OscConfig+0x52c>
 8002a92:	bf00      	nop
 8002a94:	40021000 	.word	0x40021000
 8002a98:	40007000 	.word	0x40007000
 8002a9c:	4b9c      	ldr	r3, [pc, #624]	; (8002d10 <HAL_RCC_OscConfig+0x780>)
 8002a9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002aa2:	4a9b      	ldr	r2, [pc, #620]	; (8002d10 <HAL_RCC_OscConfig+0x780>)
 8002aa4:	f023 0301 	bic.w	r3, r3, #1
 8002aa8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002aac:	4b98      	ldr	r3, [pc, #608]	; (8002d10 <HAL_RCC_OscConfig+0x780>)
 8002aae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ab2:	4a97      	ldr	r2, [pc, #604]	; (8002d10 <HAL_RCC_OscConfig+0x780>)
 8002ab4:	f023 0304 	bic.w	r3, r3, #4
 8002ab8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	689b      	ldr	r3, [r3, #8]
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d016      	beq.n	8002af2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ac4:	f7ff f81c 	bl	8001b00 <HAL_GetTick>
 8002ac8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002aca:	e00a      	b.n	8002ae2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002acc:	f7ff f818 	bl	8001b00 <HAL_GetTick>
 8002ad0:	4602      	mov	r2, r0
 8002ad2:	693b      	ldr	r3, [r7, #16]
 8002ad4:	1ad3      	subs	r3, r2, r3
 8002ad6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ada:	4293      	cmp	r3, r2
 8002adc:	d901      	bls.n	8002ae2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002ade:	2303      	movs	r3, #3
 8002ae0:	e12a      	b.n	8002d38 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ae2:	4b8b      	ldr	r3, [pc, #556]	; (8002d10 <HAL_RCC_OscConfig+0x780>)
 8002ae4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ae8:	f003 0302 	and.w	r3, r3, #2
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d0ed      	beq.n	8002acc <HAL_RCC_OscConfig+0x53c>
 8002af0:	e015      	b.n	8002b1e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002af2:	f7ff f805 	bl	8001b00 <HAL_GetTick>
 8002af6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002af8:	e00a      	b.n	8002b10 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002afa:	f7ff f801 	bl	8001b00 <HAL_GetTick>
 8002afe:	4602      	mov	r2, r0
 8002b00:	693b      	ldr	r3, [r7, #16]
 8002b02:	1ad3      	subs	r3, r2, r3
 8002b04:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b08:	4293      	cmp	r3, r2
 8002b0a:	d901      	bls.n	8002b10 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002b0c:	2303      	movs	r3, #3
 8002b0e:	e113      	b.n	8002d38 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002b10:	4b7f      	ldr	r3, [pc, #508]	; (8002d10 <HAL_RCC_OscConfig+0x780>)
 8002b12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b16:	f003 0302 	and.w	r3, r3, #2
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d1ed      	bne.n	8002afa <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002b1e:	7ffb      	ldrb	r3, [r7, #31]
 8002b20:	2b01      	cmp	r3, #1
 8002b22:	d105      	bne.n	8002b30 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b24:	4b7a      	ldr	r3, [pc, #488]	; (8002d10 <HAL_RCC_OscConfig+0x780>)
 8002b26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b28:	4a79      	ldr	r2, [pc, #484]	; (8002d10 <HAL_RCC_OscConfig+0x780>)
 8002b2a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002b2e:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	f000 80fe 	beq.w	8002d36 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b3e:	2b02      	cmp	r3, #2
 8002b40:	f040 80d0 	bne.w	8002ce4 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002b44:	4b72      	ldr	r3, [pc, #456]	; (8002d10 <HAL_RCC_OscConfig+0x780>)
 8002b46:	68db      	ldr	r3, [r3, #12]
 8002b48:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b4a:	697b      	ldr	r3, [r7, #20]
 8002b4c:	f003 0203 	and.w	r2, r3, #3
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b54:	429a      	cmp	r2, r3
 8002b56:	d130      	bne.n	8002bba <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002b58:	697b      	ldr	r3, [r7, #20]
 8002b5a:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b62:	3b01      	subs	r3, #1
 8002b64:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b66:	429a      	cmp	r2, r3
 8002b68:	d127      	bne.n	8002bba <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002b6a:	697b      	ldr	r3, [r7, #20]
 8002b6c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b74:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002b76:	429a      	cmp	r2, r3
 8002b78:	d11f      	bne.n	8002bba <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002b7a:	697b      	ldr	r3, [r7, #20]
 8002b7c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b80:	687a      	ldr	r2, [r7, #4]
 8002b82:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002b84:	2a07      	cmp	r2, #7
 8002b86:	bf14      	ite	ne
 8002b88:	2201      	movne	r2, #1
 8002b8a:	2200      	moveq	r2, #0
 8002b8c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002b8e:	4293      	cmp	r3, r2
 8002b90:	d113      	bne.n	8002bba <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002b92:	697b      	ldr	r3, [r7, #20]
 8002b94:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b9c:	085b      	lsrs	r3, r3, #1
 8002b9e:	3b01      	subs	r3, #1
 8002ba0:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002ba2:	429a      	cmp	r2, r3
 8002ba4:	d109      	bne.n	8002bba <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002ba6:	697b      	ldr	r3, [r7, #20]
 8002ba8:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bb0:	085b      	lsrs	r3, r3, #1
 8002bb2:	3b01      	subs	r3, #1
 8002bb4:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002bb6:	429a      	cmp	r2, r3
 8002bb8:	d06e      	beq.n	8002c98 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002bba:	69bb      	ldr	r3, [r7, #24]
 8002bbc:	2b0c      	cmp	r3, #12
 8002bbe:	d069      	beq.n	8002c94 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002bc0:	4b53      	ldr	r3, [pc, #332]	; (8002d10 <HAL_RCC_OscConfig+0x780>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d105      	bne.n	8002bd8 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002bcc:	4b50      	ldr	r3, [pc, #320]	; (8002d10 <HAL_RCC_OscConfig+0x780>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d001      	beq.n	8002bdc <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002bd8:	2301      	movs	r3, #1
 8002bda:	e0ad      	b.n	8002d38 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002bdc:	4b4c      	ldr	r3, [pc, #304]	; (8002d10 <HAL_RCC_OscConfig+0x780>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4a4b      	ldr	r2, [pc, #300]	; (8002d10 <HAL_RCC_OscConfig+0x780>)
 8002be2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002be6:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002be8:	f7fe ff8a 	bl	8001b00 <HAL_GetTick>
 8002bec:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002bee:	e008      	b.n	8002c02 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bf0:	f7fe ff86 	bl	8001b00 <HAL_GetTick>
 8002bf4:	4602      	mov	r2, r0
 8002bf6:	693b      	ldr	r3, [r7, #16]
 8002bf8:	1ad3      	subs	r3, r2, r3
 8002bfa:	2b02      	cmp	r3, #2
 8002bfc:	d901      	bls.n	8002c02 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002bfe:	2303      	movs	r3, #3
 8002c00:	e09a      	b.n	8002d38 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c02:	4b43      	ldr	r3, [pc, #268]	; (8002d10 <HAL_RCC_OscConfig+0x780>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d1f0      	bne.n	8002bf0 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c0e:	4b40      	ldr	r3, [pc, #256]	; (8002d10 <HAL_RCC_OscConfig+0x780>)
 8002c10:	68da      	ldr	r2, [r3, #12]
 8002c12:	4b40      	ldr	r3, [pc, #256]	; (8002d14 <HAL_RCC_OscConfig+0x784>)
 8002c14:	4013      	ands	r3, r2
 8002c16:	687a      	ldr	r2, [r7, #4]
 8002c18:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002c1a:	687a      	ldr	r2, [r7, #4]
 8002c1c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002c1e:	3a01      	subs	r2, #1
 8002c20:	0112      	lsls	r2, r2, #4
 8002c22:	4311      	orrs	r1, r2
 8002c24:	687a      	ldr	r2, [r7, #4]
 8002c26:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002c28:	0212      	lsls	r2, r2, #8
 8002c2a:	4311      	orrs	r1, r2
 8002c2c:	687a      	ldr	r2, [r7, #4]
 8002c2e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002c30:	0852      	lsrs	r2, r2, #1
 8002c32:	3a01      	subs	r2, #1
 8002c34:	0552      	lsls	r2, r2, #21
 8002c36:	4311      	orrs	r1, r2
 8002c38:	687a      	ldr	r2, [r7, #4]
 8002c3a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002c3c:	0852      	lsrs	r2, r2, #1
 8002c3e:	3a01      	subs	r2, #1
 8002c40:	0652      	lsls	r2, r2, #25
 8002c42:	4311      	orrs	r1, r2
 8002c44:	687a      	ldr	r2, [r7, #4]
 8002c46:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002c48:	0912      	lsrs	r2, r2, #4
 8002c4a:	0452      	lsls	r2, r2, #17
 8002c4c:	430a      	orrs	r2, r1
 8002c4e:	4930      	ldr	r1, [pc, #192]	; (8002d10 <HAL_RCC_OscConfig+0x780>)
 8002c50:	4313      	orrs	r3, r2
 8002c52:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002c54:	4b2e      	ldr	r3, [pc, #184]	; (8002d10 <HAL_RCC_OscConfig+0x780>)
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	4a2d      	ldr	r2, [pc, #180]	; (8002d10 <HAL_RCC_OscConfig+0x780>)
 8002c5a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002c5e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002c60:	4b2b      	ldr	r3, [pc, #172]	; (8002d10 <HAL_RCC_OscConfig+0x780>)
 8002c62:	68db      	ldr	r3, [r3, #12]
 8002c64:	4a2a      	ldr	r2, [pc, #168]	; (8002d10 <HAL_RCC_OscConfig+0x780>)
 8002c66:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002c6a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002c6c:	f7fe ff48 	bl	8001b00 <HAL_GetTick>
 8002c70:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c72:	e008      	b.n	8002c86 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c74:	f7fe ff44 	bl	8001b00 <HAL_GetTick>
 8002c78:	4602      	mov	r2, r0
 8002c7a:	693b      	ldr	r3, [r7, #16]
 8002c7c:	1ad3      	subs	r3, r2, r3
 8002c7e:	2b02      	cmp	r3, #2
 8002c80:	d901      	bls.n	8002c86 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002c82:	2303      	movs	r3, #3
 8002c84:	e058      	b.n	8002d38 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c86:	4b22      	ldr	r3, [pc, #136]	; (8002d10 <HAL_RCC_OscConfig+0x780>)
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d0f0      	beq.n	8002c74 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002c92:	e050      	b.n	8002d36 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002c94:	2301      	movs	r3, #1
 8002c96:	e04f      	b.n	8002d38 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c98:	4b1d      	ldr	r3, [pc, #116]	; (8002d10 <HAL_RCC_OscConfig+0x780>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d148      	bne.n	8002d36 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002ca4:	4b1a      	ldr	r3, [pc, #104]	; (8002d10 <HAL_RCC_OscConfig+0x780>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	4a19      	ldr	r2, [pc, #100]	; (8002d10 <HAL_RCC_OscConfig+0x780>)
 8002caa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002cae:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002cb0:	4b17      	ldr	r3, [pc, #92]	; (8002d10 <HAL_RCC_OscConfig+0x780>)
 8002cb2:	68db      	ldr	r3, [r3, #12]
 8002cb4:	4a16      	ldr	r2, [pc, #88]	; (8002d10 <HAL_RCC_OscConfig+0x780>)
 8002cb6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002cba:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002cbc:	f7fe ff20 	bl	8001b00 <HAL_GetTick>
 8002cc0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002cc2:	e008      	b.n	8002cd6 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cc4:	f7fe ff1c 	bl	8001b00 <HAL_GetTick>
 8002cc8:	4602      	mov	r2, r0
 8002cca:	693b      	ldr	r3, [r7, #16]
 8002ccc:	1ad3      	subs	r3, r2, r3
 8002cce:	2b02      	cmp	r3, #2
 8002cd0:	d901      	bls.n	8002cd6 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002cd2:	2303      	movs	r3, #3
 8002cd4:	e030      	b.n	8002d38 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002cd6:	4b0e      	ldr	r3, [pc, #56]	; (8002d10 <HAL_RCC_OscConfig+0x780>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d0f0      	beq.n	8002cc4 <HAL_RCC_OscConfig+0x734>
 8002ce2:	e028      	b.n	8002d36 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002ce4:	69bb      	ldr	r3, [r7, #24]
 8002ce6:	2b0c      	cmp	r3, #12
 8002ce8:	d023      	beq.n	8002d32 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cea:	4b09      	ldr	r3, [pc, #36]	; (8002d10 <HAL_RCC_OscConfig+0x780>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	4a08      	ldr	r2, [pc, #32]	; (8002d10 <HAL_RCC_OscConfig+0x780>)
 8002cf0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002cf4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cf6:	f7fe ff03 	bl	8001b00 <HAL_GetTick>
 8002cfa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002cfc:	e00c      	b.n	8002d18 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cfe:	f7fe feff 	bl	8001b00 <HAL_GetTick>
 8002d02:	4602      	mov	r2, r0
 8002d04:	693b      	ldr	r3, [r7, #16]
 8002d06:	1ad3      	subs	r3, r2, r3
 8002d08:	2b02      	cmp	r3, #2
 8002d0a:	d905      	bls.n	8002d18 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002d0c:	2303      	movs	r3, #3
 8002d0e:	e013      	b.n	8002d38 <HAL_RCC_OscConfig+0x7a8>
 8002d10:	40021000 	.word	0x40021000
 8002d14:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d18:	4b09      	ldr	r3, [pc, #36]	; (8002d40 <HAL_RCC_OscConfig+0x7b0>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d1ec      	bne.n	8002cfe <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002d24:	4b06      	ldr	r3, [pc, #24]	; (8002d40 <HAL_RCC_OscConfig+0x7b0>)
 8002d26:	68da      	ldr	r2, [r3, #12]
 8002d28:	4905      	ldr	r1, [pc, #20]	; (8002d40 <HAL_RCC_OscConfig+0x7b0>)
 8002d2a:	4b06      	ldr	r3, [pc, #24]	; (8002d44 <HAL_RCC_OscConfig+0x7b4>)
 8002d2c:	4013      	ands	r3, r2
 8002d2e:	60cb      	str	r3, [r1, #12]
 8002d30:	e001      	b.n	8002d36 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002d32:	2301      	movs	r3, #1
 8002d34:	e000      	b.n	8002d38 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002d36:	2300      	movs	r3, #0
}
 8002d38:	4618      	mov	r0, r3
 8002d3a:	3720      	adds	r7, #32
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	bd80      	pop	{r7, pc}
 8002d40:	40021000 	.word	0x40021000
 8002d44:	feeefffc 	.word	0xfeeefffc

08002d48 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b084      	sub	sp, #16
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
 8002d50:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d101      	bne.n	8002d5c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002d58:	2301      	movs	r3, #1
 8002d5a:	e0e7      	b.n	8002f2c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002d5c:	4b75      	ldr	r3, [pc, #468]	; (8002f34 <HAL_RCC_ClockConfig+0x1ec>)
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f003 0307 	and.w	r3, r3, #7
 8002d64:	683a      	ldr	r2, [r7, #0]
 8002d66:	429a      	cmp	r2, r3
 8002d68:	d910      	bls.n	8002d8c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d6a:	4b72      	ldr	r3, [pc, #456]	; (8002f34 <HAL_RCC_ClockConfig+0x1ec>)
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f023 0207 	bic.w	r2, r3, #7
 8002d72:	4970      	ldr	r1, [pc, #448]	; (8002f34 <HAL_RCC_ClockConfig+0x1ec>)
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	4313      	orrs	r3, r2
 8002d78:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d7a:	4b6e      	ldr	r3, [pc, #440]	; (8002f34 <HAL_RCC_ClockConfig+0x1ec>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f003 0307 	and.w	r3, r3, #7
 8002d82:	683a      	ldr	r2, [r7, #0]
 8002d84:	429a      	cmp	r2, r3
 8002d86:	d001      	beq.n	8002d8c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002d88:	2301      	movs	r3, #1
 8002d8a:	e0cf      	b.n	8002f2c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f003 0302 	and.w	r3, r3, #2
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d010      	beq.n	8002dba <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	689a      	ldr	r2, [r3, #8]
 8002d9c:	4b66      	ldr	r3, [pc, #408]	; (8002f38 <HAL_RCC_ClockConfig+0x1f0>)
 8002d9e:	689b      	ldr	r3, [r3, #8]
 8002da0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002da4:	429a      	cmp	r2, r3
 8002da6:	d908      	bls.n	8002dba <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002da8:	4b63      	ldr	r3, [pc, #396]	; (8002f38 <HAL_RCC_ClockConfig+0x1f0>)
 8002daa:	689b      	ldr	r3, [r3, #8]
 8002dac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	689b      	ldr	r3, [r3, #8]
 8002db4:	4960      	ldr	r1, [pc, #384]	; (8002f38 <HAL_RCC_ClockConfig+0x1f0>)
 8002db6:	4313      	orrs	r3, r2
 8002db8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f003 0301 	and.w	r3, r3, #1
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d04c      	beq.n	8002e60 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	685b      	ldr	r3, [r3, #4]
 8002dca:	2b03      	cmp	r3, #3
 8002dcc:	d107      	bne.n	8002dde <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002dce:	4b5a      	ldr	r3, [pc, #360]	; (8002f38 <HAL_RCC_ClockConfig+0x1f0>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d121      	bne.n	8002e1e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002dda:	2301      	movs	r3, #1
 8002ddc:	e0a6      	b.n	8002f2c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	685b      	ldr	r3, [r3, #4]
 8002de2:	2b02      	cmp	r3, #2
 8002de4:	d107      	bne.n	8002df6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002de6:	4b54      	ldr	r3, [pc, #336]	; (8002f38 <HAL_RCC_ClockConfig+0x1f0>)
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d115      	bne.n	8002e1e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002df2:	2301      	movs	r3, #1
 8002df4:	e09a      	b.n	8002f2c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	685b      	ldr	r3, [r3, #4]
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d107      	bne.n	8002e0e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002dfe:	4b4e      	ldr	r3, [pc, #312]	; (8002f38 <HAL_RCC_ClockConfig+0x1f0>)
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f003 0302 	and.w	r3, r3, #2
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d109      	bne.n	8002e1e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002e0a:	2301      	movs	r3, #1
 8002e0c:	e08e      	b.n	8002f2c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e0e:	4b4a      	ldr	r3, [pc, #296]	; (8002f38 <HAL_RCC_ClockConfig+0x1f0>)
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d101      	bne.n	8002e1e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	e086      	b.n	8002f2c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002e1e:	4b46      	ldr	r3, [pc, #280]	; (8002f38 <HAL_RCC_ClockConfig+0x1f0>)
 8002e20:	689b      	ldr	r3, [r3, #8]
 8002e22:	f023 0203 	bic.w	r2, r3, #3
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	685b      	ldr	r3, [r3, #4]
 8002e2a:	4943      	ldr	r1, [pc, #268]	; (8002f38 <HAL_RCC_ClockConfig+0x1f0>)
 8002e2c:	4313      	orrs	r3, r2
 8002e2e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e30:	f7fe fe66 	bl	8001b00 <HAL_GetTick>
 8002e34:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e36:	e00a      	b.n	8002e4e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e38:	f7fe fe62 	bl	8001b00 <HAL_GetTick>
 8002e3c:	4602      	mov	r2, r0
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	1ad3      	subs	r3, r2, r3
 8002e42:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d901      	bls.n	8002e4e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002e4a:	2303      	movs	r3, #3
 8002e4c:	e06e      	b.n	8002f2c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e4e:	4b3a      	ldr	r3, [pc, #232]	; (8002f38 <HAL_RCC_ClockConfig+0x1f0>)
 8002e50:	689b      	ldr	r3, [r3, #8]
 8002e52:	f003 020c 	and.w	r2, r3, #12
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	685b      	ldr	r3, [r3, #4]
 8002e5a:	009b      	lsls	r3, r3, #2
 8002e5c:	429a      	cmp	r2, r3
 8002e5e:	d1eb      	bne.n	8002e38 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f003 0302 	and.w	r3, r3, #2
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d010      	beq.n	8002e8e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	689a      	ldr	r2, [r3, #8]
 8002e70:	4b31      	ldr	r3, [pc, #196]	; (8002f38 <HAL_RCC_ClockConfig+0x1f0>)
 8002e72:	689b      	ldr	r3, [r3, #8]
 8002e74:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002e78:	429a      	cmp	r2, r3
 8002e7a:	d208      	bcs.n	8002e8e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e7c:	4b2e      	ldr	r3, [pc, #184]	; (8002f38 <HAL_RCC_ClockConfig+0x1f0>)
 8002e7e:	689b      	ldr	r3, [r3, #8]
 8002e80:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	689b      	ldr	r3, [r3, #8]
 8002e88:	492b      	ldr	r1, [pc, #172]	; (8002f38 <HAL_RCC_ClockConfig+0x1f0>)
 8002e8a:	4313      	orrs	r3, r2
 8002e8c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002e8e:	4b29      	ldr	r3, [pc, #164]	; (8002f34 <HAL_RCC_ClockConfig+0x1ec>)
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f003 0307 	and.w	r3, r3, #7
 8002e96:	683a      	ldr	r2, [r7, #0]
 8002e98:	429a      	cmp	r2, r3
 8002e9a:	d210      	bcs.n	8002ebe <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e9c:	4b25      	ldr	r3, [pc, #148]	; (8002f34 <HAL_RCC_ClockConfig+0x1ec>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f023 0207 	bic.w	r2, r3, #7
 8002ea4:	4923      	ldr	r1, [pc, #140]	; (8002f34 <HAL_RCC_ClockConfig+0x1ec>)
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	4313      	orrs	r3, r2
 8002eaa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002eac:	4b21      	ldr	r3, [pc, #132]	; (8002f34 <HAL_RCC_ClockConfig+0x1ec>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f003 0307 	and.w	r3, r3, #7
 8002eb4:	683a      	ldr	r2, [r7, #0]
 8002eb6:	429a      	cmp	r2, r3
 8002eb8:	d001      	beq.n	8002ebe <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002eba:	2301      	movs	r3, #1
 8002ebc:	e036      	b.n	8002f2c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f003 0304 	and.w	r3, r3, #4
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d008      	beq.n	8002edc <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002eca:	4b1b      	ldr	r3, [pc, #108]	; (8002f38 <HAL_RCC_ClockConfig+0x1f0>)
 8002ecc:	689b      	ldr	r3, [r3, #8]
 8002ece:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	68db      	ldr	r3, [r3, #12]
 8002ed6:	4918      	ldr	r1, [pc, #96]	; (8002f38 <HAL_RCC_ClockConfig+0x1f0>)
 8002ed8:	4313      	orrs	r3, r2
 8002eda:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f003 0308 	and.w	r3, r3, #8
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d009      	beq.n	8002efc <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002ee8:	4b13      	ldr	r3, [pc, #76]	; (8002f38 <HAL_RCC_ClockConfig+0x1f0>)
 8002eea:	689b      	ldr	r3, [r3, #8]
 8002eec:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	691b      	ldr	r3, [r3, #16]
 8002ef4:	00db      	lsls	r3, r3, #3
 8002ef6:	4910      	ldr	r1, [pc, #64]	; (8002f38 <HAL_RCC_ClockConfig+0x1f0>)
 8002ef8:	4313      	orrs	r3, r2
 8002efa:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002efc:	f000 f824 	bl	8002f48 <HAL_RCC_GetSysClockFreq>
 8002f00:	4602      	mov	r2, r0
 8002f02:	4b0d      	ldr	r3, [pc, #52]	; (8002f38 <HAL_RCC_ClockConfig+0x1f0>)
 8002f04:	689b      	ldr	r3, [r3, #8]
 8002f06:	091b      	lsrs	r3, r3, #4
 8002f08:	f003 030f 	and.w	r3, r3, #15
 8002f0c:	490b      	ldr	r1, [pc, #44]	; (8002f3c <HAL_RCC_ClockConfig+0x1f4>)
 8002f0e:	5ccb      	ldrb	r3, [r1, r3]
 8002f10:	f003 031f 	and.w	r3, r3, #31
 8002f14:	fa22 f303 	lsr.w	r3, r2, r3
 8002f18:	4a09      	ldr	r2, [pc, #36]	; (8002f40 <HAL_RCC_ClockConfig+0x1f8>)
 8002f1a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002f1c:	4b09      	ldr	r3, [pc, #36]	; (8002f44 <HAL_RCC_ClockConfig+0x1fc>)
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	4618      	mov	r0, r3
 8002f22:	f7fe fd9d 	bl	8001a60 <HAL_InitTick>
 8002f26:	4603      	mov	r3, r0
 8002f28:	72fb      	strb	r3, [r7, #11]

  return status;
 8002f2a:	7afb      	ldrb	r3, [r7, #11]
}
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	3710      	adds	r7, #16
 8002f30:	46bd      	mov	sp, r7
 8002f32:	bd80      	pop	{r7, pc}
 8002f34:	40022000 	.word	0x40022000
 8002f38:	40021000 	.word	0x40021000
 8002f3c:	080078a0 	.word	0x080078a0
 8002f40:	20000018 	.word	0x20000018
 8002f44:	2000001c 	.word	0x2000001c

08002f48 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f48:	b480      	push	{r7}
 8002f4a:	b089      	sub	sp, #36	; 0x24
 8002f4c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002f4e:	2300      	movs	r3, #0
 8002f50:	61fb      	str	r3, [r7, #28]
 8002f52:	2300      	movs	r3, #0
 8002f54:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002f56:	4b3e      	ldr	r3, [pc, #248]	; (8003050 <HAL_RCC_GetSysClockFreq+0x108>)
 8002f58:	689b      	ldr	r3, [r3, #8]
 8002f5a:	f003 030c 	and.w	r3, r3, #12
 8002f5e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002f60:	4b3b      	ldr	r3, [pc, #236]	; (8003050 <HAL_RCC_GetSysClockFreq+0x108>)
 8002f62:	68db      	ldr	r3, [r3, #12]
 8002f64:	f003 0303 	and.w	r3, r3, #3
 8002f68:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002f6a:	693b      	ldr	r3, [r7, #16]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d005      	beq.n	8002f7c <HAL_RCC_GetSysClockFreq+0x34>
 8002f70:	693b      	ldr	r3, [r7, #16]
 8002f72:	2b0c      	cmp	r3, #12
 8002f74:	d121      	bne.n	8002fba <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	2b01      	cmp	r3, #1
 8002f7a:	d11e      	bne.n	8002fba <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002f7c:	4b34      	ldr	r3, [pc, #208]	; (8003050 <HAL_RCC_GetSysClockFreq+0x108>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f003 0308 	and.w	r3, r3, #8
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d107      	bne.n	8002f98 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002f88:	4b31      	ldr	r3, [pc, #196]	; (8003050 <HAL_RCC_GetSysClockFreq+0x108>)
 8002f8a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002f8e:	0a1b      	lsrs	r3, r3, #8
 8002f90:	f003 030f 	and.w	r3, r3, #15
 8002f94:	61fb      	str	r3, [r7, #28]
 8002f96:	e005      	b.n	8002fa4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002f98:	4b2d      	ldr	r3, [pc, #180]	; (8003050 <HAL_RCC_GetSysClockFreq+0x108>)
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	091b      	lsrs	r3, r3, #4
 8002f9e:	f003 030f 	and.w	r3, r3, #15
 8002fa2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002fa4:	4a2b      	ldr	r2, [pc, #172]	; (8003054 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002fa6:	69fb      	ldr	r3, [r7, #28]
 8002fa8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fac:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002fae:	693b      	ldr	r3, [r7, #16]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d10d      	bne.n	8002fd0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002fb4:	69fb      	ldr	r3, [r7, #28]
 8002fb6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002fb8:	e00a      	b.n	8002fd0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002fba:	693b      	ldr	r3, [r7, #16]
 8002fbc:	2b04      	cmp	r3, #4
 8002fbe:	d102      	bne.n	8002fc6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002fc0:	4b25      	ldr	r3, [pc, #148]	; (8003058 <HAL_RCC_GetSysClockFreq+0x110>)
 8002fc2:	61bb      	str	r3, [r7, #24]
 8002fc4:	e004      	b.n	8002fd0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002fc6:	693b      	ldr	r3, [r7, #16]
 8002fc8:	2b08      	cmp	r3, #8
 8002fca:	d101      	bne.n	8002fd0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002fcc:	4b23      	ldr	r3, [pc, #140]	; (800305c <HAL_RCC_GetSysClockFreq+0x114>)
 8002fce:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002fd0:	693b      	ldr	r3, [r7, #16]
 8002fd2:	2b0c      	cmp	r3, #12
 8002fd4:	d134      	bne.n	8003040 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002fd6:	4b1e      	ldr	r3, [pc, #120]	; (8003050 <HAL_RCC_GetSysClockFreq+0x108>)
 8002fd8:	68db      	ldr	r3, [r3, #12]
 8002fda:	f003 0303 	and.w	r3, r3, #3
 8002fde:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002fe0:	68bb      	ldr	r3, [r7, #8]
 8002fe2:	2b02      	cmp	r3, #2
 8002fe4:	d003      	beq.n	8002fee <HAL_RCC_GetSysClockFreq+0xa6>
 8002fe6:	68bb      	ldr	r3, [r7, #8]
 8002fe8:	2b03      	cmp	r3, #3
 8002fea:	d003      	beq.n	8002ff4 <HAL_RCC_GetSysClockFreq+0xac>
 8002fec:	e005      	b.n	8002ffa <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002fee:	4b1a      	ldr	r3, [pc, #104]	; (8003058 <HAL_RCC_GetSysClockFreq+0x110>)
 8002ff0:	617b      	str	r3, [r7, #20]
      break;
 8002ff2:	e005      	b.n	8003000 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002ff4:	4b19      	ldr	r3, [pc, #100]	; (800305c <HAL_RCC_GetSysClockFreq+0x114>)
 8002ff6:	617b      	str	r3, [r7, #20]
      break;
 8002ff8:	e002      	b.n	8003000 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002ffa:	69fb      	ldr	r3, [r7, #28]
 8002ffc:	617b      	str	r3, [r7, #20]
      break;
 8002ffe:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003000:	4b13      	ldr	r3, [pc, #76]	; (8003050 <HAL_RCC_GetSysClockFreq+0x108>)
 8003002:	68db      	ldr	r3, [r3, #12]
 8003004:	091b      	lsrs	r3, r3, #4
 8003006:	f003 0307 	and.w	r3, r3, #7
 800300a:	3301      	adds	r3, #1
 800300c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800300e:	4b10      	ldr	r3, [pc, #64]	; (8003050 <HAL_RCC_GetSysClockFreq+0x108>)
 8003010:	68db      	ldr	r3, [r3, #12]
 8003012:	0a1b      	lsrs	r3, r3, #8
 8003014:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003018:	697a      	ldr	r2, [r7, #20]
 800301a:	fb03 f202 	mul.w	r2, r3, r2
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	fbb2 f3f3 	udiv	r3, r2, r3
 8003024:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003026:	4b0a      	ldr	r3, [pc, #40]	; (8003050 <HAL_RCC_GetSysClockFreq+0x108>)
 8003028:	68db      	ldr	r3, [r3, #12]
 800302a:	0e5b      	lsrs	r3, r3, #25
 800302c:	f003 0303 	and.w	r3, r3, #3
 8003030:	3301      	adds	r3, #1
 8003032:	005b      	lsls	r3, r3, #1
 8003034:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003036:	697a      	ldr	r2, [r7, #20]
 8003038:	683b      	ldr	r3, [r7, #0]
 800303a:	fbb2 f3f3 	udiv	r3, r2, r3
 800303e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003040:	69bb      	ldr	r3, [r7, #24]
}
 8003042:	4618      	mov	r0, r3
 8003044:	3724      	adds	r7, #36	; 0x24
 8003046:	46bd      	mov	sp, r7
 8003048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304c:	4770      	bx	lr
 800304e:	bf00      	nop
 8003050:	40021000 	.word	0x40021000
 8003054:	080078b8 	.word	0x080078b8
 8003058:	00f42400 	.word	0x00f42400
 800305c:	007a1200 	.word	0x007a1200

08003060 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003060:	b480      	push	{r7}
 8003062:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003064:	4b03      	ldr	r3, [pc, #12]	; (8003074 <HAL_RCC_GetHCLKFreq+0x14>)
 8003066:	681b      	ldr	r3, [r3, #0]
}
 8003068:	4618      	mov	r0, r3
 800306a:	46bd      	mov	sp, r7
 800306c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003070:	4770      	bx	lr
 8003072:	bf00      	nop
 8003074:	20000018 	.word	0x20000018

08003078 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800307c:	f7ff fff0 	bl	8003060 <HAL_RCC_GetHCLKFreq>
 8003080:	4602      	mov	r2, r0
 8003082:	4b06      	ldr	r3, [pc, #24]	; (800309c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003084:	689b      	ldr	r3, [r3, #8]
 8003086:	0a1b      	lsrs	r3, r3, #8
 8003088:	f003 0307 	and.w	r3, r3, #7
 800308c:	4904      	ldr	r1, [pc, #16]	; (80030a0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800308e:	5ccb      	ldrb	r3, [r1, r3]
 8003090:	f003 031f 	and.w	r3, r3, #31
 8003094:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003098:	4618      	mov	r0, r3
 800309a:	bd80      	pop	{r7, pc}
 800309c:	40021000 	.word	0x40021000
 80030a0:	080078b0 	.word	0x080078b0

080030a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80030a8:	f7ff ffda 	bl	8003060 <HAL_RCC_GetHCLKFreq>
 80030ac:	4602      	mov	r2, r0
 80030ae:	4b06      	ldr	r3, [pc, #24]	; (80030c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80030b0:	689b      	ldr	r3, [r3, #8]
 80030b2:	0adb      	lsrs	r3, r3, #11
 80030b4:	f003 0307 	and.w	r3, r3, #7
 80030b8:	4904      	ldr	r1, [pc, #16]	; (80030cc <HAL_RCC_GetPCLK2Freq+0x28>)
 80030ba:	5ccb      	ldrb	r3, [r1, r3]
 80030bc:	f003 031f 	and.w	r3, r3, #31
 80030c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80030c4:	4618      	mov	r0, r3
 80030c6:	bd80      	pop	{r7, pc}
 80030c8:	40021000 	.word	0x40021000
 80030cc:	080078b0 	.word	0x080078b0

080030d0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b086      	sub	sp, #24
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80030d8:	2300      	movs	r3, #0
 80030da:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80030dc:	4b2a      	ldr	r3, [pc, #168]	; (8003188 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80030de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d003      	beq.n	80030f0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80030e8:	f7ff f9ee 	bl	80024c8 <HAL_PWREx_GetVoltageRange>
 80030ec:	6178      	str	r0, [r7, #20]
 80030ee:	e014      	b.n	800311a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80030f0:	4b25      	ldr	r3, [pc, #148]	; (8003188 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80030f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030f4:	4a24      	ldr	r2, [pc, #144]	; (8003188 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80030f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80030fa:	6593      	str	r3, [r2, #88]	; 0x58
 80030fc:	4b22      	ldr	r3, [pc, #136]	; (8003188 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80030fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003100:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003104:	60fb      	str	r3, [r7, #12]
 8003106:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003108:	f7ff f9de 	bl	80024c8 <HAL_PWREx_GetVoltageRange>
 800310c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800310e:	4b1e      	ldr	r3, [pc, #120]	; (8003188 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003110:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003112:	4a1d      	ldr	r2, [pc, #116]	; (8003188 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003114:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003118:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800311a:	697b      	ldr	r3, [r7, #20]
 800311c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003120:	d10b      	bne.n	800313a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	2b80      	cmp	r3, #128	; 0x80
 8003126:	d919      	bls.n	800315c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2ba0      	cmp	r3, #160	; 0xa0
 800312c:	d902      	bls.n	8003134 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800312e:	2302      	movs	r3, #2
 8003130:	613b      	str	r3, [r7, #16]
 8003132:	e013      	b.n	800315c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003134:	2301      	movs	r3, #1
 8003136:	613b      	str	r3, [r7, #16]
 8003138:	e010      	b.n	800315c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	2b80      	cmp	r3, #128	; 0x80
 800313e:	d902      	bls.n	8003146 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003140:	2303      	movs	r3, #3
 8003142:	613b      	str	r3, [r7, #16]
 8003144:	e00a      	b.n	800315c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	2b80      	cmp	r3, #128	; 0x80
 800314a:	d102      	bne.n	8003152 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800314c:	2302      	movs	r3, #2
 800314e:	613b      	str	r3, [r7, #16]
 8003150:	e004      	b.n	800315c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	2b70      	cmp	r3, #112	; 0x70
 8003156:	d101      	bne.n	800315c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003158:	2301      	movs	r3, #1
 800315a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800315c:	4b0b      	ldr	r3, [pc, #44]	; (800318c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f023 0207 	bic.w	r2, r3, #7
 8003164:	4909      	ldr	r1, [pc, #36]	; (800318c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003166:	693b      	ldr	r3, [r7, #16]
 8003168:	4313      	orrs	r3, r2
 800316a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800316c:	4b07      	ldr	r3, [pc, #28]	; (800318c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f003 0307 	and.w	r3, r3, #7
 8003174:	693a      	ldr	r2, [r7, #16]
 8003176:	429a      	cmp	r2, r3
 8003178:	d001      	beq.n	800317e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800317a:	2301      	movs	r3, #1
 800317c:	e000      	b.n	8003180 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800317e:	2300      	movs	r3, #0
}
 8003180:	4618      	mov	r0, r3
 8003182:	3718      	adds	r7, #24
 8003184:	46bd      	mov	sp, r7
 8003186:	bd80      	pop	{r7, pc}
 8003188:	40021000 	.word	0x40021000
 800318c:	40022000 	.word	0x40022000

08003190 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b086      	sub	sp, #24
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003198:	2300      	movs	r3, #0
 800319a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800319c:	2300      	movs	r3, #0
 800319e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d041      	beq.n	8003230 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80031b0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80031b4:	d02a      	beq.n	800320c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80031b6:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80031ba:	d824      	bhi.n	8003206 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80031bc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80031c0:	d008      	beq.n	80031d4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80031c2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80031c6:	d81e      	bhi.n	8003206 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d00a      	beq.n	80031e2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80031cc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80031d0:	d010      	beq.n	80031f4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80031d2:	e018      	b.n	8003206 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80031d4:	4b86      	ldr	r3, [pc, #536]	; (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031d6:	68db      	ldr	r3, [r3, #12]
 80031d8:	4a85      	ldr	r2, [pc, #532]	; (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031de:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80031e0:	e015      	b.n	800320e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	3304      	adds	r3, #4
 80031e6:	2100      	movs	r1, #0
 80031e8:	4618      	mov	r0, r3
 80031ea:	f000 fabb 	bl	8003764 <RCCEx_PLLSAI1_Config>
 80031ee:	4603      	mov	r3, r0
 80031f0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80031f2:	e00c      	b.n	800320e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	3320      	adds	r3, #32
 80031f8:	2100      	movs	r1, #0
 80031fa:	4618      	mov	r0, r3
 80031fc:	f000 fba6 	bl	800394c <RCCEx_PLLSAI2_Config>
 8003200:	4603      	mov	r3, r0
 8003202:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003204:	e003      	b.n	800320e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003206:	2301      	movs	r3, #1
 8003208:	74fb      	strb	r3, [r7, #19]
      break;
 800320a:	e000      	b.n	800320e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800320c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800320e:	7cfb      	ldrb	r3, [r7, #19]
 8003210:	2b00      	cmp	r3, #0
 8003212:	d10b      	bne.n	800322c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003214:	4b76      	ldr	r3, [pc, #472]	; (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003216:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800321a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003222:	4973      	ldr	r1, [pc, #460]	; (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003224:	4313      	orrs	r3, r2
 8003226:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800322a:	e001      	b.n	8003230 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800322c:	7cfb      	ldrb	r3, [r7, #19]
 800322e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003238:	2b00      	cmp	r3, #0
 800323a:	d041      	beq.n	80032c0 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003240:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003244:	d02a      	beq.n	800329c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003246:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800324a:	d824      	bhi.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800324c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003250:	d008      	beq.n	8003264 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003252:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003256:	d81e      	bhi.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003258:	2b00      	cmp	r3, #0
 800325a:	d00a      	beq.n	8003272 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800325c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003260:	d010      	beq.n	8003284 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003262:	e018      	b.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003264:	4b62      	ldr	r3, [pc, #392]	; (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003266:	68db      	ldr	r3, [r3, #12]
 8003268:	4a61      	ldr	r2, [pc, #388]	; (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800326a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800326e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003270:	e015      	b.n	800329e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	3304      	adds	r3, #4
 8003276:	2100      	movs	r1, #0
 8003278:	4618      	mov	r0, r3
 800327a:	f000 fa73 	bl	8003764 <RCCEx_PLLSAI1_Config>
 800327e:	4603      	mov	r3, r0
 8003280:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003282:	e00c      	b.n	800329e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	3320      	adds	r3, #32
 8003288:	2100      	movs	r1, #0
 800328a:	4618      	mov	r0, r3
 800328c:	f000 fb5e 	bl	800394c <RCCEx_PLLSAI2_Config>
 8003290:	4603      	mov	r3, r0
 8003292:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003294:	e003      	b.n	800329e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003296:	2301      	movs	r3, #1
 8003298:	74fb      	strb	r3, [r7, #19]
      break;
 800329a:	e000      	b.n	800329e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800329c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800329e:	7cfb      	ldrb	r3, [r7, #19]
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d10b      	bne.n	80032bc <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80032a4:	4b52      	ldr	r3, [pc, #328]	; (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032aa:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80032b2:	494f      	ldr	r1, [pc, #316]	; (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032b4:	4313      	orrs	r3, r2
 80032b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80032ba:	e001      	b.n	80032c0 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032bc:	7cfb      	ldrb	r3, [r7, #19]
 80032be:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	f000 80a0 	beq.w	800340e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80032ce:	2300      	movs	r3, #0
 80032d0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80032d2:	4b47      	ldr	r3, [pc, #284]	; (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d101      	bne.n	80032e2 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80032de:	2301      	movs	r3, #1
 80032e0:	e000      	b.n	80032e4 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80032e2:	2300      	movs	r3, #0
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d00d      	beq.n	8003304 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80032e8:	4b41      	ldr	r3, [pc, #260]	; (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032ec:	4a40      	ldr	r2, [pc, #256]	; (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80032f2:	6593      	str	r3, [r2, #88]	; 0x58
 80032f4:	4b3e      	ldr	r3, [pc, #248]	; (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032fc:	60bb      	str	r3, [r7, #8]
 80032fe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003300:	2301      	movs	r3, #1
 8003302:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003304:	4b3b      	ldr	r3, [pc, #236]	; (80033f4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	4a3a      	ldr	r2, [pc, #232]	; (80033f4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800330a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800330e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003310:	f7fe fbf6 	bl	8001b00 <HAL_GetTick>
 8003314:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003316:	e009      	b.n	800332c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003318:	f7fe fbf2 	bl	8001b00 <HAL_GetTick>
 800331c:	4602      	mov	r2, r0
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	1ad3      	subs	r3, r2, r3
 8003322:	2b02      	cmp	r3, #2
 8003324:	d902      	bls.n	800332c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003326:	2303      	movs	r3, #3
 8003328:	74fb      	strb	r3, [r7, #19]
        break;
 800332a:	e005      	b.n	8003338 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800332c:	4b31      	ldr	r3, [pc, #196]	; (80033f4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003334:	2b00      	cmp	r3, #0
 8003336:	d0ef      	beq.n	8003318 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003338:	7cfb      	ldrb	r3, [r7, #19]
 800333a:	2b00      	cmp	r3, #0
 800333c:	d15c      	bne.n	80033f8 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800333e:	4b2c      	ldr	r3, [pc, #176]	; (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003340:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003344:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003348:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800334a:	697b      	ldr	r3, [r7, #20]
 800334c:	2b00      	cmp	r3, #0
 800334e:	d01f      	beq.n	8003390 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003356:	697a      	ldr	r2, [r7, #20]
 8003358:	429a      	cmp	r2, r3
 800335a:	d019      	beq.n	8003390 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800335c:	4b24      	ldr	r3, [pc, #144]	; (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800335e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003362:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003366:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003368:	4b21      	ldr	r3, [pc, #132]	; (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800336a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800336e:	4a20      	ldr	r2, [pc, #128]	; (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003370:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003374:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003378:	4b1d      	ldr	r3, [pc, #116]	; (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800337a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800337e:	4a1c      	ldr	r2, [pc, #112]	; (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003380:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003384:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003388:	4a19      	ldr	r2, [pc, #100]	; (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800338a:	697b      	ldr	r3, [r7, #20]
 800338c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003390:	697b      	ldr	r3, [r7, #20]
 8003392:	f003 0301 	and.w	r3, r3, #1
 8003396:	2b00      	cmp	r3, #0
 8003398:	d016      	beq.n	80033c8 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800339a:	f7fe fbb1 	bl	8001b00 <HAL_GetTick>
 800339e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80033a0:	e00b      	b.n	80033ba <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033a2:	f7fe fbad 	bl	8001b00 <HAL_GetTick>
 80033a6:	4602      	mov	r2, r0
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	1ad3      	subs	r3, r2, r3
 80033ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80033b0:	4293      	cmp	r3, r2
 80033b2:	d902      	bls.n	80033ba <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80033b4:	2303      	movs	r3, #3
 80033b6:	74fb      	strb	r3, [r7, #19]
            break;
 80033b8:	e006      	b.n	80033c8 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80033ba:	4b0d      	ldr	r3, [pc, #52]	; (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033c0:	f003 0302 	and.w	r3, r3, #2
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d0ec      	beq.n	80033a2 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80033c8:	7cfb      	ldrb	r3, [r7, #19]
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d10c      	bne.n	80033e8 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80033ce:	4b08      	ldr	r3, [pc, #32]	; (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033d4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80033de:	4904      	ldr	r1, [pc, #16]	; (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033e0:	4313      	orrs	r3, r2
 80033e2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80033e6:	e009      	b.n	80033fc <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80033e8:	7cfb      	ldrb	r3, [r7, #19]
 80033ea:	74bb      	strb	r3, [r7, #18]
 80033ec:	e006      	b.n	80033fc <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80033ee:	bf00      	nop
 80033f0:	40021000 	.word	0x40021000
 80033f4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033f8:	7cfb      	ldrb	r3, [r7, #19]
 80033fa:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80033fc:	7c7b      	ldrb	r3, [r7, #17]
 80033fe:	2b01      	cmp	r3, #1
 8003400:	d105      	bne.n	800340e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003402:	4b9e      	ldr	r3, [pc, #632]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003404:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003406:	4a9d      	ldr	r2, [pc, #628]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003408:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800340c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f003 0301 	and.w	r3, r3, #1
 8003416:	2b00      	cmp	r3, #0
 8003418:	d00a      	beq.n	8003430 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800341a:	4b98      	ldr	r3, [pc, #608]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800341c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003420:	f023 0203 	bic.w	r2, r3, #3
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003428:	4994      	ldr	r1, [pc, #592]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800342a:	4313      	orrs	r3, r2
 800342c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f003 0302 	and.w	r3, r3, #2
 8003438:	2b00      	cmp	r3, #0
 800343a:	d00a      	beq.n	8003452 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800343c:	4b8f      	ldr	r3, [pc, #572]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800343e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003442:	f023 020c 	bic.w	r2, r3, #12
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800344a:	498c      	ldr	r1, [pc, #560]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800344c:	4313      	orrs	r3, r2
 800344e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f003 0304 	and.w	r3, r3, #4
 800345a:	2b00      	cmp	r3, #0
 800345c:	d00a      	beq.n	8003474 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800345e:	4b87      	ldr	r3, [pc, #540]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003460:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003464:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800346c:	4983      	ldr	r1, [pc, #524]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800346e:	4313      	orrs	r3, r2
 8003470:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f003 0308 	and.w	r3, r3, #8
 800347c:	2b00      	cmp	r3, #0
 800347e:	d00a      	beq.n	8003496 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003480:	4b7e      	ldr	r3, [pc, #504]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003482:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003486:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800348e:	497b      	ldr	r1, [pc, #492]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003490:	4313      	orrs	r3, r2
 8003492:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f003 0310 	and.w	r3, r3, #16
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d00a      	beq.n	80034b8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80034a2:	4b76      	ldr	r3, [pc, #472]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034a8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80034b0:	4972      	ldr	r1, [pc, #456]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034b2:	4313      	orrs	r3, r2
 80034b4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f003 0320 	and.w	r3, r3, #32
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d00a      	beq.n	80034da <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80034c4:	4b6d      	ldr	r3, [pc, #436]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034ca:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80034d2:	496a      	ldr	r1, [pc, #424]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034d4:	4313      	orrs	r3, r2
 80034d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d00a      	beq.n	80034fc <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80034e6:	4b65      	ldr	r3, [pc, #404]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034ec:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034f4:	4961      	ldr	r1, [pc, #388]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034f6:	4313      	orrs	r3, r2
 80034f8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003504:	2b00      	cmp	r3, #0
 8003506:	d00a      	beq.n	800351e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003508:	4b5c      	ldr	r3, [pc, #368]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800350a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800350e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003516:	4959      	ldr	r1, [pc, #356]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003518:	4313      	orrs	r3, r2
 800351a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003526:	2b00      	cmp	r3, #0
 8003528:	d00a      	beq.n	8003540 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800352a:	4b54      	ldr	r3, [pc, #336]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800352c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003530:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003538:	4950      	ldr	r1, [pc, #320]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800353a:	4313      	orrs	r3, r2
 800353c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003548:	2b00      	cmp	r3, #0
 800354a:	d00a      	beq.n	8003562 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800354c:	4b4b      	ldr	r3, [pc, #300]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800354e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003552:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800355a:	4948      	ldr	r1, [pc, #288]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800355c:	4313      	orrs	r3, r2
 800355e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800356a:	2b00      	cmp	r3, #0
 800356c:	d00a      	beq.n	8003584 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800356e:	4b43      	ldr	r3, [pc, #268]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003570:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003574:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800357c:	493f      	ldr	r1, [pc, #252]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800357e:	4313      	orrs	r3, r2
 8003580:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800358c:	2b00      	cmp	r3, #0
 800358e:	d028      	beq.n	80035e2 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003590:	4b3a      	ldr	r3, [pc, #232]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003592:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003596:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800359e:	4937      	ldr	r1, [pc, #220]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035a0:	4313      	orrs	r3, r2
 80035a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80035aa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80035ae:	d106      	bne.n	80035be <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80035b0:	4b32      	ldr	r3, [pc, #200]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035b2:	68db      	ldr	r3, [r3, #12]
 80035b4:	4a31      	ldr	r2, [pc, #196]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035b6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80035ba:	60d3      	str	r3, [r2, #12]
 80035bc:	e011      	b.n	80035e2 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80035c2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80035c6:	d10c      	bne.n	80035e2 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	3304      	adds	r3, #4
 80035cc:	2101      	movs	r1, #1
 80035ce:	4618      	mov	r0, r3
 80035d0:	f000 f8c8 	bl	8003764 <RCCEx_PLLSAI1_Config>
 80035d4:	4603      	mov	r3, r0
 80035d6:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80035d8:	7cfb      	ldrb	r3, [r7, #19]
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d001      	beq.n	80035e2 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80035de:	7cfb      	ldrb	r3, [r7, #19]
 80035e0:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d028      	beq.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80035ee:	4b23      	ldr	r3, [pc, #140]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035f4:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035fc:	491f      	ldr	r1, [pc, #124]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035fe:	4313      	orrs	r3, r2
 8003600:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003608:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800360c:	d106      	bne.n	800361c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800360e:	4b1b      	ldr	r3, [pc, #108]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003610:	68db      	ldr	r3, [r3, #12]
 8003612:	4a1a      	ldr	r2, [pc, #104]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003614:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003618:	60d3      	str	r3, [r2, #12]
 800361a:	e011      	b.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003620:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003624:	d10c      	bne.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	3304      	adds	r3, #4
 800362a:	2101      	movs	r1, #1
 800362c:	4618      	mov	r0, r3
 800362e:	f000 f899 	bl	8003764 <RCCEx_PLLSAI1_Config>
 8003632:	4603      	mov	r3, r0
 8003634:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003636:	7cfb      	ldrb	r3, [r7, #19]
 8003638:	2b00      	cmp	r3, #0
 800363a:	d001      	beq.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800363c:	7cfb      	ldrb	r3, [r7, #19]
 800363e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003648:	2b00      	cmp	r3, #0
 800364a:	d02b      	beq.n	80036a4 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800364c:	4b0b      	ldr	r3, [pc, #44]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800364e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003652:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800365a:	4908      	ldr	r1, [pc, #32]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800365c:	4313      	orrs	r3, r2
 800365e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003666:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800366a:	d109      	bne.n	8003680 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800366c:	4b03      	ldr	r3, [pc, #12]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800366e:	68db      	ldr	r3, [r3, #12]
 8003670:	4a02      	ldr	r2, [pc, #8]	; (800367c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003672:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003676:	60d3      	str	r3, [r2, #12]
 8003678:	e014      	b.n	80036a4 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800367a:	bf00      	nop
 800367c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003684:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003688:	d10c      	bne.n	80036a4 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	3304      	adds	r3, #4
 800368e:	2101      	movs	r1, #1
 8003690:	4618      	mov	r0, r3
 8003692:	f000 f867 	bl	8003764 <RCCEx_PLLSAI1_Config>
 8003696:	4603      	mov	r3, r0
 8003698:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800369a:	7cfb      	ldrb	r3, [r7, #19]
 800369c:	2b00      	cmp	r3, #0
 800369e:	d001      	beq.n	80036a4 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80036a0:	7cfb      	ldrb	r3, [r7, #19]
 80036a2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d02f      	beq.n	8003710 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80036b0:	4b2b      	ldr	r3, [pc, #172]	; (8003760 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80036b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036b6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80036be:	4928      	ldr	r1, [pc, #160]	; (8003760 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80036c0:	4313      	orrs	r3, r2
 80036c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80036ca:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80036ce:	d10d      	bne.n	80036ec <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	3304      	adds	r3, #4
 80036d4:	2102      	movs	r1, #2
 80036d6:	4618      	mov	r0, r3
 80036d8:	f000 f844 	bl	8003764 <RCCEx_PLLSAI1_Config>
 80036dc:	4603      	mov	r3, r0
 80036de:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80036e0:	7cfb      	ldrb	r3, [r7, #19]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d014      	beq.n	8003710 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80036e6:	7cfb      	ldrb	r3, [r7, #19]
 80036e8:	74bb      	strb	r3, [r7, #18]
 80036ea:	e011      	b.n	8003710 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80036f0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80036f4:	d10c      	bne.n	8003710 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	3320      	adds	r3, #32
 80036fa:	2102      	movs	r1, #2
 80036fc:	4618      	mov	r0, r3
 80036fe:	f000 f925 	bl	800394c <RCCEx_PLLSAI2_Config>
 8003702:	4603      	mov	r3, r0
 8003704:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003706:	7cfb      	ldrb	r3, [r7, #19]
 8003708:	2b00      	cmp	r3, #0
 800370a:	d001      	beq.n	8003710 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800370c:	7cfb      	ldrb	r3, [r7, #19]
 800370e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003718:	2b00      	cmp	r3, #0
 800371a:	d00a      	beq.n	8003732 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800371c:	4b10      	ldr	r3, [pc, #64]	; (8003760 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800371e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003722:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800372a:	490d      	ldr	r1, [pc, #52]	; (8003760 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800372c:	4313      	orrs	r3, r2
 800372e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800373a:	2b00      	cmp	r3, #0
 800373c:	d00b      	beq.n	8003756 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800373e:	4b08      	ldr	r3, [pc, #32]	; (8003760 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003740:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003744:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800374e:	4904      	ldr	r1, [pc, #16]	; (8003760 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003750:	4313      	orrs	r3, r2
 8003752:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003756:	7cbb      	ldrb	r3, [r7, #18]
}
 8003758:	4618      	mov	r0, r3
 800375a:	3718      	adds	r7, #24
 800375c:	46bd      	mov	sp, r7
 800375e:	bd80      	pop	{r7, pc}
 8003760:	40021000 	.word	0x40021000

08003764 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003764:	b580      	push	{r7, lr}
 8003766:	b084      	sub	sp, #16
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
 800376c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800376e:	2300      	movs	r3, #0
 8003770:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003772:	4b75      	ldr	r3, [pc, #468]	; (8003948 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003774:	68db      	ldr	r3, [r3, #12]
 8003776:	f003 0303 	and.w	r3, r3, #3
 800377a:	2b00      	cmp	r3, #0
 800377c:	d018      	beq.n	80037b0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800377e:	4b72      	ldr	r3, [pc, #456]	; (8003948 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003780:	68db      	ldr	r3, [r3, #12]
 8003782:	f003 0203 	and.w	r2, r3, #3
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	429a      	cmp	r2, r3
 800378c:	d10d      	bne.n	80037aa <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
       ||
 8003792:	2b00      	cmp	r3, #0
 8003794:	d009      	beq.n	80037aa <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003796:	4b6c      	ldr	r3, [pc, #432]	; (8003948 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003798:	68db      	ldr	r3, [r3, #12]
 800379a:	091b      	lsrs	r3, r3, #4
 800379c:	f003 0307 	and.w	r3, r3, #7
 80037a0:	1c5a      	adds	r2, r3, #1
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	685b      	ldr	r3, [r3, #4]
       ||
 80037a6:	429a      	cmp	r2, r3
 80037a8:	d047      	beq.n	800383a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80037aa:	2301      	movs	r3, #1
 80037ac:	73fb      	strb	r3, [r7, #15]
 80037ae:	e044      	b.n	800383a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	2b03      	cmp	r3, #3
 80037b6:	d018      	beq.n	80037ea <RCCEx_PLLSAI1_Config+0x86>
 80037b8:	2b03      	cmp	r3, #3
 80037ba:	d825      	bhi.n	8003808 <RCCEx_PLLSAI1_Config+0xa4>
 80037bc:	2b01      	cmp	r3, #1
 80037be:	d002      	beq.n	80037c6 <RCCEx_PLLSAI1_Config+0x62>
 80037c0:	2b02      	cmp	r3, #2
 80037c2:	d009      	beq.n	80037d8 <RCCEx_PLLSAI1_Config+0x74>
 80037c4:	e020      	b.n	8003808 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80037c6:	4b60      	ldr	r3, [pc, #384]	; (8003948 <RCCEx_PLLSAI1_Config+0x1e4>)
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f003 0302 	and.w	r3, r3, #2
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d11d      	bne.n	800380e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80037d2:	2301      	movs	r3, #1
 80037d4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80037d6:	e01a      	b.n	800380e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80037d8:	4b5b      	ldr	r3, [pc, #364]	; (8003948 <RCCEx_PLLSAI1_Config+0x1e4>)
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d116      	bne.n	8003812 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80037e4:	2301      	movs	r3, #1
 80037e6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80037e8:	e013      	b.n	8003812 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80037ea:	4b57      	ldr	r3, [pc, #348]	; (8003948 <RCCEx_PLLSAI1_Config+0x1e4>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d10f      	bne.n	8003816 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80037f6:	4b54      	ldr	r3, [pc, #336]	; (8003948 <RCCEx_PLLSAI1_Config+0x1e4>)
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d109      	bne.n	8003816 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003802:	2301      	movs	r3, #1
 8003804:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003806:	e006      	b.n	8003816 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003808:	2301      	movs	r3, #1
 800380a:	73fb      	strb	r3, [r7, #15]
      break;
 800380c:	e004      	b.n	8003818 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800380e:	bf00      	nop
 8003810:	e002      	b.n	8003818 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003812:	bf00      	nop
 8003814:	e000      	b.n	8003818 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003816:	bf00      	nop
    }

    if(status == HAL_OK)
 8003818:	7bfb      	ldrb	r3, [r7, #15]
 800381a:	2b00      	cmp	r3, #0
 800381c:	d10d      	bne.n	800383a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800381e:	4b4a      	ldr	r3, [pc, #296]	; (8003948 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003820:	68db      	ldr	r3, [r3, #12]
 8003822:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6819      	ldr	r1, [r3, #0]
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	685b      	ldr	r3, [r3, #4]
 800382e:	3b01      	subs	r3, #1
 8003830:	011b      	lsls	r3, r3, #4
 8003832:	430b      	orrs	r3, r1
 8003834:	4944      	ldr	r1, [pc, #272]	; (8003948 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003836:	4313      	orrs	r3, r2
 8003838:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800383a:	7bfb      	ldrb	r3, [r7, #15]
 800383c:	2b00      	cmp	r3, #0
 800383e:	d17d      	bne.n	800393c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003840:	4b41      	ldr	r3, [pc, #260]	; (8003948 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	4a40      	ldr	r2, [pc, #256]	; (8003948 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003846:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800384a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800384c:	f7fe f958 	bl	8001b00 <HAL_GetTick>
 8003850:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003852:	e009      	b.n	8003868 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003854:	f7fe f954 	bl	8001b00 <HAL_GetTick>
 8003858:	4602      	mov	r2, r0
 800385a:	68bb      	ldr	r3, [r7, #8]
 800385c:	1ad3      	subs	r3, r2, r3
 800385e:	2b02      	cmp	r3, #2
 8003860:	d902      	bls.n	8003868 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003862:	2303      	movs	r3, #3
 8003864:	73fb      	strb	r3, [r7, #15]
        break;
 8003866:	e005      	b.n	8003874 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003868:	4b37      	ldr	r3, [pc, #220]	; (8003948 <RCCEx_PLLSAI1_Config+0x1e4>)
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003870:	2b00      	cmp	r3, #0
 8003872:	d1ef      	bne.n	8003854 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003874:	7bfb      	ldrb	r3, [r7, #15]
 8003876:	2b00      	cmp	r3, #0
 8003878:	d160      	bne.n	800393c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	2b00      	cmp	r3, #0
 800387e:	d111      	bne.n	80038a4 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003880:	4b31      	ldr	r3, [pc, #196]	; (8003948 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003882:	691b      	ldr	r3, [r3, #16]
 8003884:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003888:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800388c:	687a      	ldr	r2, [r7, #4]
 800388e:	6892      	ldr	r2, [r2, #8]
 8003890:	0211      	lsls	r1, r2, #8
 8003892:	687a      	ldr	r2, [r7, #4]
 8003894:	68d2      	ldr	r2, [r2, #12]
 8003896:	0912      	lsrs	r2, r2, #4
 8003898:	0452      	lsls	r2, r2, #17
 800389a:	430a      	orrs	r2, r1
 800389c:	492a      	ldr	r1, [pc, #168]	; (8003948 <RCCEx_PLLSAI1_Config+0x1e4>)
 800389e:	4313      	orrs	r3, r2
 80038a0:	610b      	str	r3, [r1, #16]
 80038a2:	e027      	b.n	80038f4 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	2b01      	cmp	r3, #1
 80038a8:	d112      	bne.n	80038d0 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80038aa:	4b27      	ldr	r3, [pc, #156]	; (8003948 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038ac:	691b      	ldr	r3, [r3, #16]
 80038ae:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80038b2:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80038b6:	687a      	ldr	r2, [r7, #4]
 80038b8:	6892      	ldr	r2, [r2, #8]
 80038ba:	0211      	lsls	r1, r2, #8
 80038bc:	687a      	ldr	r2, [r7, #4]
 80038be:	6912      	ldr	r2, [r2, #16]
 80038c0:	0852      	lsrs	r2, r2, #1
 80038c2:	3a01      	subs	r2, #1
 80038c4:	0552      	lsls	r2, r2, #21
 80038c6:	430a      	orrs	r2, r1
 80038c8:	491f      	ldr	r1, [pc, #124]	; (8003948 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038ca:	4313      	orrs	r3, r2
 80038cc:	610b      	str	r3, [r1, #16]
 80038ce:	e011      	b.n	80038f4 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80038d0:	4b1d      	ldr	r3, [pc, #116]	; (8003948 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038d2:	691b      	ldr	r3, [r3, #16]
 80038d4:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80038d8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80038dc:	687a      	ldr	r2, [r7, #4]
 80038de:	6892      	ldr	r2, [r2, #8]
 80038e0:	0211      	lsls	r1, r2, #8
 80038e2:	687a      	ldr	r2, [r7, #4]
 80038e4:	6952      	ldr	r2, [r2, #20]
 80038e6:	0852      	lsrs	r2, r2, #1
 80038e8:	3a01      	subs	r2, #1
 80038ea:	0652      	lsls	r2, r2, #25
 80038ec:	430a      	orrs	r2, r1
 80038ee:	4916      	ldr	r1, [pc, #88]	; (8003948 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038f0:	4313      	orrs	r3, r2
 80038f2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80038f4:	4b14      	ldr	r3, [pc, #80]	; (8003948 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	4a13      	ldr	r2, [pc, #76]	; (8003948 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038fa:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80038fe:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003900:	f7fe f8fe 	bl	8001b00 <HAL_GetTick>
 8003904:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003906:	e009      	b.n	800391c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003908:	f7fe f8fa 	bl	8001b00 <HAL_GetTick>
 800390c:	4602      	mov	r2, r0
 800390e:	68bb      	ldr	r3, [r7, #8]
 8003910:	1ad3      	subs	r3, r2, r3
 8003912:	2b02      	cmp	r3, #2
 8003914:	d902      	bls.n	800391c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003916:	2303      	movs	r3, #3
 8003918:	73fb      	strb	r3, [r7, #15]
          break;
 800391a:	e005      	b.n	8003928 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800391c:	4b0a      	ldr	r3, [pc, #40]	; (8003948 <RCCEx_PLLSAI1_Config+0x1e4>)
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003924:	2b00      	cmp	r3, #0
 8003926:	d0ef      	beq.n	8003908 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003928:	7bfb      	ldrb	r3, [r7, #15]
 800392a:	2b00      	cmp	r3, #0
 800392c:	d106      	bne.n	800393c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800392e:	4b06      	ldr	r3, [pc, #24]	; (8003948 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003930:	691a      	ldr	r2, [r3, #16]
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	699b      	ldr	r3, [r3, #24]
 8003936:	4904      	ldr	r1, [pc, #16]	; (8003948 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003938:	4313      	orrs	r3, r2
 800393a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800393c:	7bfb      	ldrb	r3, [r7, #15]
}
 800393e:	4618      	mov	r0, r3
 8003940:	3710      	adds	r7, #16
 8003942:	46bd      	mov	sp, r7
 8003944:	bd80      	pop	{r7, pc}
 8003946:	bf00      	nop
 8003948:	40021000 	.word	0x40021000

0800394c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b084      	sub	sp, #16
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
 8003954:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003956:	2300      	movs	r3, #0
 8003958:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800395a:	4b6a      	ldr	r3, [pc, #424]	; (8003b04 <RCCEx_PLLSAI2_Config+0x1b8>)
 800395c:	68db      	ldr	r3, [r3, #12]
 800395e:	f003 0303 	and.w	r3, r3, #3
 8003962:	2b00      	cmp	r3, #0
 8003964:	d018      	beq.n	8003998 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003966:	4b67      	ldr	r3, [pc, #412]	; (8003b04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003968:	68db      	ldr	r3, [r3, #12]
 800396a:	f003 0203 	and.w	r2, r3, #3
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	429a      	cmp	r2, r3
 8003974:	d10d      	bne.n	8003992 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
       ||
 800397a:	2b00      	cmp	r3, #0
 800397c:	d009      	beq.n	8003992 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800397e:	4b61      	ldr	r3, [pc, #388]	; (8003b04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003980:	68db      	ldr	r3, [r3, #12]
 8003982:	091b      	lsrs	r3, r3, #4
 8003984:	f003 0307 	and.w	r3, r3, #7
 8003988:	1c5a      	adds	r2, r3, #1
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	685b      	ldr	r3, [r3, #4]
       ||
 800398e:	429a      	cmp	r2, r3
 8003990:	d047      	beq.n	8003a22 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003992:	2301      	movs	r3, #1
 8003994:	73fb      	strb	r3, [r7, #15]
 8003996:	e044      	b.n	8003a22 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	2b03      	cmp	r3, #3
 800399e:	d018      	beq.n	80039d2 <RCCEx_PLLSAI2_Config+0x86>
 80039a0:	2b03      	cmp	r3, #3
 80039a2:	d825      	bhi.n	80039f0 <RCCEx_PLLSAI2_Config+0xa4>
 80039a4:	2b01      	cmp	r3, #1
 80039a6:	d002      	beq.n	80039ae <RCCEx_PLLSAI2_Config+0x62>
 80039a8:	2b02      	cmp	r3, #2
 80039aa:	d009      	beq.n	80039c0 <RCCEx_PLLSAI2_Config+0x74>
 80039ac:	e020      	b.n	80039f0 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80039ae:	4b55      	ldr	r3, [pc, #340]	; (8003b04 <RCCEx_PLLSAI2_Config+0x1b8>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f003 0302 	and.w	r3, r3, #2
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d11d      	bne.n	80039f6 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80039ba:	2301      	movs	r3, #1
 80039bc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80039be:	e01a      	b.n	80039f6 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80039c0:	4b50      	ldr	r3, [pc, #320]	; (8003b04 <RCCEx_PLLSAI2_Config+0x1b8>)
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d116      	bne.n	80039fa <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80039cc:	2301      	movs	r3, #1
 80039ce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80039d0:	e013      	b.n	80039fa <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80039d2:	4b4c      	ldr	r3, [pc, #304]	; (8003b04 <RCCEx_PLLSAI2_Config+0x1b8>)
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d10f      	bne.n	80039fe <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80039de:	4b49      	ldr	r3, [pc, #292]	; (8003b04 <RCCEx_PLLSAI2_Config+0x1b8>)
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d109      	bne.n	80039fe <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80039ea:	2301      	movs	r3, #1
 80039ec:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80039ee:	e006      	b.n	80039fe <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80039f0:	2301      	movs	r3, #1
 80039f2:	73fb      	strb	r3, [r7, #15]
      break;
 80039f4:	e004      	b.n	8003a00 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80039f6:	bf00      	nop
 80039f8:	e002      	b.n	8003a00 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80039fa:	bf00      	nop
 80039fc:	e000      	b.n	8003a00 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80039fe:	bf00      	nop
    }

    if(status == HAL_OK)
 8003a00:	7bfb      	ldrb	r3, [r7, #15]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d10d      	bne.n	8003a22 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003a06:	4b3f      	ldr	r3, [pc, #252]	; (8003b04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a08:	68db      	ldr	r3, [r3, #12]
 8003a0a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6819      	ldr	r1, [r3, #0]
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	685b      	ldr	r3, [r3, #4]
 8003a16:	3b01      	subs	r3, #1
 8003a18:	011b      	lsls	r3, r3, #4
 8003a1a:	430b      	orrs	r3, r1
 8003a1c:	4939      	ldr	r1, [pc, #228]	; (8003b04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a1e:	4313      	orrs	r3, r2
 8003a20:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003a22:	7bfb      	ldrb	r3, [r7, #15]
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d167      	bne.n	8003af8 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003a28:	4b36      	ldr	r3, [pc, #216]	; (8003b04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	4a35      	ldr	r2, [pc, #212]	; (8003b04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a2e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003a32:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a34:	f7fe f864 	bl	8001b00 <HAL_GetTick>
 8003a38:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003a3a:	e009      	b.n	8003a50 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003a3c:	f7fe f860 	bl	8001b00 <HAL_GetTick>
 8003a40:	4602      	mov	r2, r0
 8003a42:	68bb      	ldr	r3, [r7, #8]
 8003a44:	1ad3      	subs	r3, r2, r3
 8003a46:	2b02      	cmp	r3, #2
 8003a48:	d902      	bls.n	8003a50 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003a4a:	2303      	movs	r3, #3
 8003a4c:	73fb      	strb	r3, [r7, #15]
        break;
 8003a4e:	e005      	b.n	8003a5c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003a50:	4b2c      	ldr	r3, [pc, #176]	; (8003b04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d1ef      	bne.n	8003a3c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003a5c:	7bfb      	ldrb	r3, [r7, #15]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d14a      	bne.n	8003af8 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003a62:	683b      	ldr	r3, [r7, #0]
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d111      	bne.n	8003a8c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003a68:	4b26      	ldr	r3, [pc, #152]	; (8003b04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a6a:	695b      	ldr	r3, [r3, #20]
 8003a6c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003a70:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a74:	687a      	ldr	r2, [r7, #4]
 8003a76:	6892      	ldr	r2, [r2, #8]
 8003a78:	0211      	lsls	r1, r2, #8
 8003a7a:	687a      	ldr	r2, [r7, #4]
 8003a7c:	68d2      	ldr	r2, [r2, #12]
 8003a7e:	0912      	lsrs	r2, r2, #4
 8003a80:	0452      	lsls	r2, r2, #17
 8003a82:	430a      	orrs	r2, r1
 8003a84:	491f      	ldr	r1, [pc, #124]	; (8003b04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a86:	4313      	orrs	r3, r2
 8003a88:	614b      	str	r3, [r1, #20]
 8003a8a:	e011      	b.n	8003ab0 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003a8c:	4b1d      	ldr	r3, [pc, #116]	; (8003b04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a8e:	695b      	ldr	r3, [r3, #20]
 8003a90:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003a94:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003a98:	687a      	ldr	r2, [r7, #4]
 8003a9a:	6892      	ldr	r2, [r2, #8]
 8003a9c:	0211      	lsls	r1, r2, #8
 8003a9e:	687a      	ldr	r2, [r7, #4]
 8003aa0:	6912      	ldr	r2, [r2, #16]
 8003aa2:	0852      	lsrs	r2, r2, #1
 8003aa4:	3a01      	subs	r2, #1
 8003aa6:	0652      	lsls	r2, r2, #25
 8003aa8:	430a      	orrs	r2, r1
 8003aaa:	4916      	ldr	r1, [pc, #88]	; (8003b04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003aac:	4313      	orrs	r3, r2
 8003aae:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003ab0:	4b14      	ldr	r3, [pc, #80]	; (8003b04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	4a13      	ldr	r2, [pc, #76]	; (8003b04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ab6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003aba:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003abc:	f7fe f820 	bl	8001b00 <HAL_GetTick>
 8003ac0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003ac2:	e009      	b.n	8003ad8 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003ac4:	f7fe f81c 	bl	8001b00 <HAL_GetTick>
 8003ac8:	4602      	mov	r2, r0
 8003aca:	68bb      	ldr	r3, [r7, #8]
 8003acc:	1ad3      	subs	r3, r2, r3
 8003ace:	2b02      	cmp	r3, #2
 8003ad0:	d902      	bls.n	8003ad8 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003ad2:	2303      	movs	r3, #3
 8003ad4:	73fb      	strb	r3, [r7, #15]
          break;
 8003ad6:	e005      	b.n	8003ae4 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003ad8:	4b0a      	ldr	r3, [pc, #40]	; (8003b04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d0ef      	beq.n	8003ac4 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003ae4:	7bfb      	ldrb	r3, [r7, #15]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d106      	bne.n	8003af8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003aea:	4b06      	ldr	r3, [pc, #24]	; (8003b04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003aec:	695a      	ldr	r2, [r3, #20]
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	695b      	ldr	r3, [r3, #20]
 8003af2:	4904      	ldr	r1, [pc, #16]	; (8003b04 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003af4:	4313      	orrs	r3, r2
 8003af6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003af8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003afa:	4618      	mov	r0, r3
 8003afc:	3710      	adds	r7, #16
 8003afe:	46bd      	mov	sp, r7
 8003b00:	bd80      	pop	{r7, pc}
 8003b02:	bf00      	nop
 8003b04:	40021000 	.word	0x40021000

08003b08 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	b082      	sub	sp, #8
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d101      	bne.n	8003b1a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003b16:	2301      	movs	r3, #1
 8003b18:	e049      	b.n	8003bae <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b20:	b2db      	uxtb	r3, r3
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d106      	bne.n	8003b34 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	2200      	movs	r2, #0
 8003b2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003b2e:	6878      	ldr	r0, [r7, #4]
 8003b30:	f7fd fd62 	bl	80015f8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2202      	movs	r2, #2
 8003b38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681a      	ldr	r2, [r3, #0]
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	3304      	adds	r3, #4
 8003b44:	4619      	mov	r1, r3
 8003b46:	4610      	mov	r0, r2
 8003b48:	f001 fa06 	bl	8004f58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2201      	movs	r2, #1
 8003b50:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2201      	movs	r2, #1
 8003b58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2201      	movs	r2, #1
 8003b60:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	2201      	movs	r2, #1
 8003b68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2201      	movs	r2, #1
 8003b70:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2201      	movs	r2, #1
 8003b78:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2201      	movs	r2, #1
 8003b80:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2201      	movs	r2, #1
 8003b88:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2201      	movs	r2, #1
 8003b90:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2201      	movs	r2, #1
 8003b98:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2201      	movs	r2, #1
 8003ba0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2201      	movs	r2, #1
 8003ba8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003bac:	2300      	movs	r3, #0
}
 8003bae:	4618      	mov	r0, r3
 8003bb0:	3708      	adds	r7, #8
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	bd80      	pop	{r7, pc}
	...

08003bb8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003bb8:	b480      	push	{r7}
 8003bba:	b085      	sub	sp, #20
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003bc6:	b2db      	uxtb	r3, r3
 8003bc8:	2b01      	cmp	r3, #1
 8003bca:	d001      	beq.n	8003bd0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003bcc:	2301      	movs	r3, #1
 8003bce:	e047      	b.n	8003c60 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2202      	movs	r2, #2
 8003bd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	4a23      	ldr	r2, [pc, #140]	; (8003c6c <HAL_TIM_Base_Start+0xb4>)
 8003bde:	4293      	cmp	r3, r2
 8003be0:	d01d      	beq.n	8003c1e <HAL_TIM_Base_Start+0x66>
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003bea:	d018      	beq.n	8003c1e <HAL_TIM_Base_Start+0x66>
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	4a1f      	ldr	r2, [pc, #124]	; (8003c70 <HAL_TIM_Base_Start+0xb8>)
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	d013      	beq.n	8003c1e <HAL_TIM_Base_Start+0x66>
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	4a1e      	ldr	r2, [pc, #120]	; (8003c74 <HAL_TIM_Base_Start+0xbc>)
 8003bfc:	4293      	cmp	r3, r2
 8003bfe:	d00e      	beq.n	8003c1e <HAL_TIM_Base_Start+0x66>
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	4a1c      	ldr	r2, [pc, #112]	; (8003c78 <HAL_TIM_Base_Start+0xc0>)
 8003c06:	4293      	cmp	r3, r2
 8003c08:	d009      	beq.n	8003c1e <HAL_TIM_Base_Start+0x66>
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	4a1b      	ldr	r2, [pc, #108]	; (8003c7c <HAL_TIM_Base_Start+0xc4>)
 8003c10:	4293      	cmp	r3, r2
 8003c12:	d004      	beq.n	8003c1e <HAL_TIM_Base_Start+0x66>
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	4a19      	ldr	r2, [pc, #100]	; (8003c80 <HAL_TIM_Base_Start+0xc8>)
 8003c1a:	4293      	cmp	r3, r2
 8003c1c:	d115      	bne.n	8003c4a <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	689a      	ldr	r2, [r3, #8]
 8003c24:	4b17      	ldr	r3, [pc, #92]	; (8003c84 <HAL_TIM_Base_Start+0xcc>)
 8003c26:	4013      	ands	r3, r2
 8003c28:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	2b06      	cmp	r3, #6
 8003c2e:	d015      	beq.n	8003c5c <HAL_TIM_Base_Start+0xa4>
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c36:	d011      	beq.n	8003c5c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	681a      	ldr	r2, [r3, #0]
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f042 0201 	orr.w	r2, r2, #1
 8003c46:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c48:	e008      	b.n	8003c5c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	681a      	ldr	r2, [r3, #0]
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f042 0201 	orr.w	r2, r2, #1
 8003c58:	601a      	str	r2, [r3, #0]
 8003c5a:	e000      	b.n	8003c5e <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c5c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003c5e:	2300      	movs	r3, #0
}
 8003c60:	4618      	mov	r0, r3
 8003c62:	3714      	adds	r7, #20
 8003c64:	46bd      	mov	sp, r7
 8003c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6a:	4770      	bx	lr
 8003c6c:	40012c00 	.word	0x40012c00
 8003c70:	40000400 	.word	0x40000400
 8003c74:	40000800 	.word	0x40000800
 8003c78:	40000c00 	.word	0x40000c00
 8003c7c:	40013400 	.word	0x40013400
 8003c80:	40014000 	.word	0x40014000
 8003c84:	00010007 	.word	0x00010007

08003c88 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b082      	sub	sp, #8
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d101      	bne.n	8003c9a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003c96:	2301      	movs	r3, #1
 8003c98:	e049      	b.n	8003d2e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ca0:	b2db      	uxtb	r3, r3
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d106      	bne.n	8003cb4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	2200      	movs	r2, #0
 8003caa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003cae:	6878      	ldr	r0, [r7, #4]
 8003cb0:	f000 f841 	bl	8003d36 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2202      	movs	r2, #2
 8003cb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681a      	ldr	r2, [r3, #0]
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	3304      	adds	r3, #4
 8003cc4:	4619      	mov	r1, r3
 8003cc6:	4610      	mov	r0, r2
 8003cc8:	f001 f946 	bl	8004f58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2201      	movs	r2, #1
 8003cd0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2201      	movs	r2, #1
 8003cd8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2201      	movs	r2, #1
 8003ce0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2201      	movs	r2, #1
 8003ce8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2201      	movs	r2, #1
 8003cf0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2201      	movs	r2, #1
 8003cf8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	2201      	movs	r2, #1
 8003d00:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2201      	movs	r2, #1
 8003d08:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2201      	movs	r2, #1
 8003d10:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2201      	movs	r2, #1
 8003d18:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2201      	movs	r2, #1
 8003d20:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2201      	movs	r2, #1
 8003d28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003d2c:	2300      	movs	r3, #0
}
 8003d2e:	4618      	mov	r0, r3
 8003d30:	3708      	adds	r7, #8
 8003d32:	46bd      	mov	sp, r7
 8003d34:	bd80      	pop	{r7, pc}

08003d36 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003d36:	b480      	push	{r7}
 8003d38:	b083      	sub	sp, #12
 8003d3a:	af00      	add	r7, sp, #0
 8003d3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003d3e:	bf00      	nop
 8003d40:	370c      	adds	r7, #12
 8003d42:	46bd      	mov	sp, r7
 8003d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d48:	4770      	bx	lr
	...

08003d4c <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b086      	sub	sp, #24
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	60f8      	str	r0, [r7, #12]
 8003d54:	60b9      	str	r1, [r7, #8]
 8003d56:	607a      	str	r2, [r7, #4]
 8003d58:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8003d5e:	68bb      	ldr	r3, [r7, #8]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d109      	bne.n	8003d78 <HAL_TIM_PWM_Start_DMA+0x2c>
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003d6a:	b2db      	uxtb	r3, r3
 8003d6c:	2b02      	cmp	r3, #2
 8003d6e:	bf0c      	ite	eq
 8003d70:	2301      	moveq	r3, #1
 8003d72:	2300      	movne	r3, #0
 8003d74:	b2db      	uxtb	r3, r3
 8003d76:	e03c      	b.n	8003df2 <HAL_TIM_PWM_Start_DMA+0xa6>
 8003d78:	68bb      	ldr	r3, [r7, #8]
 8003d7a:	2b04      	cmp	r3, #4
 8003d7c:	d109      	bne.n	8003d92 <HAL_TIM_PWM_Start_DMA+0x46>
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003d84:	b2db      	uxtb	r3, r3
 8003d86:	2b02      	cmp	r3, #2
 8003d88:	bf0c      	ite	eq
 8003d8a:	2301      	moveq	r3, #1
 8003d8c:	2300      	movne	r3, #0
 8003d8e:	b2db      	uxtb	r3, r3
 8003d90:	e02f      	b.n	8003df2 <HAL_TIM_PWM_Start_DMA+0xa6>
 8003d92:	68bb      	ldr	r3, [r7, #8]
 8003d94:	2b08      	cmp	r3, #8
 8003d96:	d109      	bne.n	8003dac <HAL_TIM_PWM_Start_DMA+0x60>
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003d9e:	b2db      	uxtb	r3, r3
 8003da0:	2b02      	cmp	r3, #2
 8003da2:	bf0c      	ite	eq
 8003da4:	2301      	moveq	r3, #1
 8003da6:	2300      	movne	r3, #0
 8003da8:	b2db      	uxtb	r3, r3
 8003daa:	e022      	b.n	8003df2 <HAL_TIM_PWM_Start_DMA+0xa6>
 8003dac:	68bb      	ldr	r3, [r7, #8]
 8003dae:	2b0c      	cmp	r3, #12
 8003db0:	d109      	bne.n	8003dc6 <HAL_TIM_PWM_Start_DMA+0x7a>
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003db8:	b2db      	uxtb	r3, r3
 8003dba:	2b02      	cmp	r3, #2
 8003dbc:	bf0c      	ite	eq
 8003dbe:	2301      	moveq	r3, #1
 8003dc0:	2300      	movne	r3, #0
 8003dc2:	b2db      	uxtb	r3, r3
 8003dc4:	e015      	b.n	8003df2 <HAL_TIM_PWM_Start_DMA+0xa6>
 8003dc6:	68bb      	ldr	r3, [r7, #8]
 8003dc8:	2b10      	cmp	r3, #16
 8003dca:	d109      	bne.n	8003de0 <HAL_TIM_PWM_Start_DMA+0x94>
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003dd2:	b2db      	uxtb	r3, r3
 8003dd4:	2b02      	cmp	r3, #2
 8003dd6:	bf0c      	ite	eq
 8003dd8:	2301      	moveq	r3, #1
 8003dda:	2300      	movne	r3, #0
 8003ddc:	b2db      	uxtb	r3, r3
 8003dde:	e008      	b.n	8003df2 <HAL_TIM_PWM_Start_DMA+0xa6>
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003de6:	b2db      	uxtb	r3, r3
 8003de8:	2b02      	cmp	r3, #2
 8003dea:	bf0c      	ite	eq
 8003dec:	2301      	moveq	r3, #1
 8003dee:	2300      	movne	r3, #0
 8003df0:	b2db      	uxtb	r3, r3
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d001      	beq.n	8003dfa <HAL_TIM_PWM_Start_DMA+0xae>
  {
    return HAL_BUSY;
 8003df6:	2302      	movs	r3, #2
 8003df8:	e1ab      	b.n	8004152 <HAL_TIM_PWM_Start_DMA+0x406>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8003dfa:	68bb      	ldr	r3, [r7, #8]
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d109      	bne.n	8003e14 <HAL_TIM_PWM_Start_DMA+0xc8>
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003e06:	b2db      	uxtb	r3, r3
 8003e08:	2b01      	cmp	r3, #1
 8003e0a:	bf0c      	ite	eq
 8003e0c:	2301      	moveq	r3, #1
 8003e0e:	2300      	movne	r3, #0
 8003e10:	b2db      	uxtb	r3, r3
 8003e12:	e03c      	b.n	8003e8e <HAL_TIM_PWM_Start_DMA+0x142>
 8003e14:	68bb      	ldr	r3, [r7, #8]
 8003e16:	2b04      	cmp	r3, #4
 8003e18:	d109      	bne.n	8003e2e <HAL_TIM_PWM_Start_DMA+0xe2>
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003e20:	b2db      	uxtb	r3, r3
 8003e22:	2b01      	cmp	r3, #1
 8003e24:	bf0c      	ite	eq
 8003e26:	2301      	moveq	r3, #1
 8003e28:	2300      	movne	r3, #0
 8003e2a:	b2db      	uxtb	r3, r3
 8003e2c:	e02f      	b.n	8003e8e <HAL_TIM_PWM_Start_DMA+0x142>
 8003e2e:	68bb      	ldr	r3, [r7, #8]
 8003e30:	2b08      	cmp	r3, #8
 8003e32:	d109      	bne.n	8003e48 <HAL_TIM_PWM_Start_DMA+0xfc>
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003e3a:	b2db      	uxtb	r3, r3
 8003e3c:	2b01      	cmp	r3, #1
 8003e3e:	bf0c      	ite	eq
 8003e40:	2301      	moveq	r3, #1
 8003e42:	2300      	movne	r3, #0
 8003e44:	b2db      	uxtb	r3, r3
 8003e46:	e022      	b.n	8003e8e <HAL_TIM_PWM_Start_DMA+0x142>
 8003e48:	68bb      	ldr	r3, [r7, #8]
 8003e4a:	2b0c      	cmp	r3, #12
 8003e4c:	d109      	bne.n	8003e62 <HAL_TIM_PWM_Start_DMA+0x116>
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003e54:	b2db      	uxtb	r3, r3
 8003e56:	2b01      	cmp	r3, #1
 8003e58:	bf0c      	ite	eq
 8003e5a:	2301      	moveq	r3, #1
 8003e5c:	2300      	movne	r3, #0
 8003e5e:	b2db      	uxtb	r3, r3
 8003e60:	e015      	b.n	8003e8e <HAL_TIM_PWM_Start_DMA+0x142>
 8003e62:	68bb      	ldr	r3, [r7, #8]
 8003e64:	2b10      	cmp	r3, #16
 8003e66:	d109      	bne.n	8003e7c <HAL_TIM_PWM_Start_DMA+0x130>
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003e6e:	b2db      	uxtb	r3, r3
 8003e70:	2b01      	cmp	r3, #1
 8003e72:	bf0c      	ite	eq
 8003e74:	2301      	moveq	r3, #1
 8003e76:	2300      	movne	r3, #0
 8003e78:	b2db      	uxtb	r3, r3
 8003e7a:	e008      	b.n	8003e8e <HAL_TIM_PWM_Start_DMA+0x142>
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003e82:	b2db      	uxtb	r3, r3
 8003e84:	2b01      	cmp	r3, #1
 8003e86:	bf0c      	ite	eq
 8003e88:	2301      	moveq	r3, #1
 8003e8a:	2300      	movne	r3, #0
 8003e8c:	b2db      	uxtb	r3, r3
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d034      	beq.n	8003efc <HAL_TIM_PWM_Start_DMA+0x1b0>
  {
    if ((pData == NULL) || (Length == 0U))
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d002      	beq.n	8003e9e <HAL_TIM_PWM_Start_DMA+0x152>
 8003e98:	887b      	ldrh	r3, [r7, #2]
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d101      	bne.n	8003ea2 <HAL_TIM_PWM_Start_DMA+0x156>
    {
      return HAL_ERROR;
 8003e9e:	2301      	movs	r3, #1
 8003ea0:	e157      	b.n	8004152 <HAL_TIM_PWM_Start_DMA+0x406>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003ea2:	68bb      	ldr	r3, [r7, #8]
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d104      	bne.n	8003eb2 <HAL_TIM_PWM_Start_DMA+0x166>
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	2202      	movs	r2, #2
 8003eac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003eb0:	e026      	b.n	8003f00 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8003eb2:	68bb      	ldr	r3, [r7, #8]
 8003eb4:	2b04      	cmp	r3, #4
 8003eb6:	d104      	bne.n	8003ec2 <HAL_TIM_PWM_Start_DMA+0x176>
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	2202      	movs	r2, #2
 8003ebc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003ec0:	e01e      	b.n	8003f00 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8003ec2:	68bb      	ldr	r3, [r7, #8]
 8003ec4:	2b08      	cmp	r3, #8
 8003ec6:	d104      	bne.n	8003ed2 <HAL_TIM_PWM_Start_DMA+0x186>
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	2202      	movs	r2, #2
 8003ecc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003ed0:	e016      	b.n	8003f00 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8003ed2:	68bb      	ldr	r3, [r7, #8]
 8003ed4:	2b0c      	cmp	r3, #12
 8003ed6:	d104      	bne.n	8003ee2 <HAL_TIM_PWM_Start_DMA+0x196>
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	2202      	movs	r2, #2
 8003edc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003ee0:	e00e      	b.n	8003f00 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8003ee2:	68bb      	ldr	r3, [r7, #8]
 8003ee4:	2b10      	cmp	r3, #16
 8003ee6:	d104      	bne.n	8003ef2 <HAL_TIM_PWM_Start_DMA+0x1a6>
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	2202      	movs	r2, #2
 8003eec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003ef0:	e006      	b.n	8003f00 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	2202      	movs	r2, #2
 8003ef6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003efa:	e001      	b.n	8003f00 <HAL_TIM_PWM_Start_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_ERROR;
 8003efc:	2301      	movs	r3, #1
 8003efe:	e128      	b.n	8004152 <HAL_TIM_PWM_Start_DMA+0x406>
  }

  switch (Channel)
 8003f00:	68bb      	ldr	r3, [r7, #8]
 8003f02:	2b0c      	cmp	r3, #12
 8003f04:	f200 80ae 	bhi.w	8004064 <HAL_TIM_PWM_Start_DMA+0x318>
 8003f08:	a201      	add	r2, pc, #4	; (adr r2, 8003f10 <HAL_TIM_PWM_Start_DMA+0x1c4>)
 8003f0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f0e:	bf00      	nop
 8003f10:	08003f45 	.word	0x08003f45
 8003f14:	08004065 	.word	0x08004065
 8003f18:	08004065 	.word	0x08004065
 8003f1c:	08004065 	.word	0x08004065
 8003f20:	08003f8d 	.word	0x08003f8d
 8003f24:	08004065 	.word	0x08004065
 8003f28:	08004065 	.word	0x08004065
 8003f2c:	08004065 	.word	0x08004065
 8003f30:	08003fd5 	.word	0x08003fd5
 8003f34:	08004065 	.word	0x08004065
 8003f38:	08004065 	.word	0x08004065
 8003f3c:	08004065 	.word	0x08004065
 8003f40:	0800401d 	.word	0x0800401d
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f48:	4a84      	ldr	r2, [pc, #528]	; (800415c <HAL_TIM_PWM_Start_DMA+0x410>)
 8003f4a:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f50:	4a83      	ldr	r2, [pc, #524]	; (8004160 <HAL_TIM_PWM_Start_DMA+0x414>)
 8003f52:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f58:	4a82      	ldr	r2, [pc, #520]	; (8004164 <HAL_TIM_PWM_Start_DMA+0x418>)
 8003f5a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8003f60:	6879      	ldr	r1, [r7, #4]
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	3334      	adds	r3, #52	; 0x34
 8003f68:	461a      	mov	r2, r3
 8003f6a:	887b      	ldrh	r3, [r7, #2]
 8003f6c:	f7fd ffc2 	bl	8001ef4 <HAL_DMA_Start_IT>
 8003f70:	4603      	mov	r3, r0
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d001      	beq.n	8003f7a <HAL_TIM_PWM_Start_DMA+0x22e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8003f76:	2301      	movs	r3, #1
 8003f78:	e0eb      	b.n	8004152 <HAL_TIM_PWM_Start_DMA+0x406>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	68da      	ldr	r2, [r3, #12]
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f88:	60da      	str	r2, [r3, #12]
      break;
 8003f8a:	e06e      	b.n	800406a <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f90:	4a72      	ldr	r2, [pc, #456]	; (800415c <HAL_TIM_PWM_Start_DMA+0x410>)
 8003f92:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f98:	4a71      	ldr	r2, [pc, #452]	; (8004160 <HAL_TIM_PWM_Start_DMA+0x414>)
 8003f9a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fa0:	4a70      	ldr	r2, [pc, #448]	; (8004164 <HAL_TIM_PWM_Start_DMA+0x418>)
 8003fa2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8003fa8:	6879      	ldr	r1, [r7, #4]
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	3338      	adds	r3, #56	; 0x38
 8003fb0:	461a      	mov	r2, r3
 8003fb2:	887b      	ldrh	r3, [r7, #2]
 8003fb4:	f7fd ff9e 	bl	8001ef4 <HAL_DMA_Start_IT>
 8003fb8:	4603      	mov	r3, r0
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d001      	beq.n	8003fc2 <HAL_TIM_PWM_Start_DMA+0x276>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8003fbe:	2301      	movs	r3, #1
 8003fc0:	e0c7      	b.n	8004152 <HAL_TIM_PWM_Start_DMA+0x406>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	68da      	ldr	r2, [r3, #12]
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003fd0:	60da      	str	r2, [r3, #12]
      break;
 8003fd2:	e04a      	b.n	800406a <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fd8:	4a60      	ldr	r2, [pc, #384]	; (800415c <HAL_TIM_PWM_Start_DMA+0x410>)
 8003fda:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fe0:	4a5f      	ldr	r2, [pc, #380]	; (8004160 <HAL_TIM_PWM_Start_DMA+0x414>)
 8003fe2:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fe8:	4a5e      	ldr	r2, [pc, #376]	; (8004164 <HAL_TIM_PWM_Start_DMA+0x418>)
 8003fea:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8003ff0:	6879      	ldr	r1, [r7, #4]
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	333c      	adds	r3, #60	; 0x3c
 8003ff8:	461a      	mov	r2, r3
 8003ffa:	887b      	ldrh	r3, [r7, #2]
 8003ffc:	f7fd ff7a 	bl	8001ef4 <HAL_DMA_Start_IT>
 8004000:	4603      	mov	r3, r0
 8004002:	2b00      	cmp	r3, #0
 8004004:	d001      	beq.n	800400a <HAL_TIM_PWM_Start_DMA+0x2be>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8004006:	2301      	movs	r3, #1
 8004008:	e0a3      	b.n	8004152 <HAL_TIM_PWM_Start_DMA+0x406>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	68da      	ldr	r2, [r3, #12]
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004018:	60da      	str	r2, [r3, #12]
      break;
 800401a:	e026      	b.n	800406a <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004020:	4a4e      	ldr	r2, [pc, #312]	; (800415c <HAL_TIM_PWM_Start_DMA+0x410>)
 8004022:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004028:	4a4d      	ldr	r2, [pc, #308]	; (8004160 <HAL_TIM_PWM_Start_DMA+0x414>)
 800402a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004030:	4a4c      	ldr	r2, [pc, #304]	; (8004164 <HAL_TIM_PWM_Start_DMA+0x418>)
 8004032:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8004038:	6879      	ldr	r1, [r7, #4]
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	3340      	adds	r3, #64	; 0x40
 8004040:	461a      	mov	r2, r3
 8004042:	887b      	ldrh	r3, [r7, #2]
 8004044:	f7fd ff56 	bl	8001ef4 <HAL_DMA_Start_IT>
 8004048:	4603      	mov	r3, r0
 800404a:	2b00      	cmp	r3, #0
 800404c:	d001      	beq.n	8004052 <HAL_TIM_PWM_Start_DMA+0x306>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800404e:	2301      	movs	r3, #1
 8004050:	e07f      	b.n	8004152 <HAL_TIM_PWM_Start_DMA+0x406>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	68da      	ldr	r2, [r3, #12]
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004060:	60da      	str	r2, [r3, #12]
      break;
 8004062:	e002      	b.n	800406a <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    default:
      status = HAL_ERROR;
 8004064:	2301      	movs	r3, #1
 8004066:	75fb      	strb	r3, [r7, #23]
      break;
 8004068:	bf00      	nop
  }

  if (status == HAL_OK)
 800406a:	7dfb      	ldrb	r3, [r7, #23]
 800406c:	2b00      	cmp	r3, #0
 800406e:	d16f      	bne.n	8004150 <HAL_TIM_PWM_Start_DMA+0x404>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	2201      	movs	r2, #1
 8004076:	68b9      	ldr	r1, [r7, #8]
 8004078:	4618      	mov	r0, r3
 800407a:	f001 fd2f 	bl	8005adc <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	4a39      	ldr	r2, [pc, #228]	; (8004168 <HAL_TIM_PWM_Start_DMA+0x41c>)
 8004084:	4293      	cmp	r3, r2
 8004086:	d013      	beq.n	80040b0 <HAL_TIM_PWM_Start_DMA+0x364>
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	4a37      	ldr	r2, [pc, #220]	; (800416c <HAL_TIM_PWM_Start_DMA+0x420>)
 800408e:	4293      	cmp	r3, r2
 8004090:	d00e      	beq.n	80040b0 <HAL_TIM_PWM_Start_DMA+0x364>
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	4a36      	ldr	r2, [pc, #216]	; (8004170 <HAL_TIM_PWM_Start_DMA+0x424>)
 8004098:	4293      	cmp	r3, r2
 800409a:	d009      	beq.n	80040b0 <HAL_TIM_PWM_Start_DMA+0x364>
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	4a34      	ldr	r2, [pc, #208]	; (8004174 <HAL_TIM_PWM_Start_DMA+0x428>)
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d004      	beq.n	80040b0 <HAL_TIM_PWM_Start_DMA+0x364>
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	4a33      	ldr	r2, [pc, #204]	; (8004178 <HAL_TIM_PWM_Start_DMA+0x42c>)
 80040ac:	4293      	cmp	r3, r2
 80040ae:	d101      	bne.n	80040b4 <HAL_TIM_PWM_Start_DMA+0x368>
 80040b0:	2301      	movs	r3, #1
 80040b2:	e000      	b.n	80040b6 <HAL_TIM_PWM_Start_DMA+0x36a>
 80040b4:	2300      	movs	r3, #0
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d007      	beq.n	80040ca <HAL_TIM_PWM_Start_DMA+0x37e>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80040c8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	4a26      	ldr	r2, [pc, #152]	; (8004168 <HAL_TIM_PWM_Start_DMA+0x41c>)
 80040d0:	4293      	cmp	r3, r2
 80040d2:	d01d      	beq.n	8004110 <HAL_TIM_PWM_Start_DMA+0x3c4>
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80040dc:	d018      	beq.n	8004110 <HAL_TIM_PWM_Start_DMA+0x3c4>
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	4a26      	ldr	r2, [pc, #152]	; (800417c <HAL_TIM_PWM_Start_DMA+0x430>)
 80040e4:	4293      	cmp	r3, r2
 80040e6:	d013      	beq.n	8004110 <HAL_TIM_PWM_Start_DMA+0x3c4>
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	4a24      	ldr	r2, [pc, #144]	; (8004180 <HAL_TIM_PWM_Start_DMA+0x434>)
 80040ee:	4293      	cmp	r3, r2
 80040f0:	d00e      	beq.n	8004110 <HAL_TIM_PWM_Start_DMA+0x3c4>
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	4a23      	ldr	r2, [pc, #140]	; (8004184 <HAL_TIM_PWM_Start_DMA+0x438>)
 80040f8:	4293      	cmp	r3, r2
 80040fa:	d009      	beq.n	8004110 <HAL_TIM_PWM_Start_DMA+0x3c4>
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	4a1a      	ldr	r2, [pc, #104]	; (800416c <HAL_TIM_PWM_Start_DMA+0x420>)
 8004102:	4293      	cmp	r3, r2
 8004104:	d004      	beq.n	8004110 <HAL_TIM_PWM_Start_DMA+0x3c4>
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	4a19      	ldr	r2, [pc, #100]	; (8004170 <HAL_TIM_PWM_Start_DMA+0x424>)
 800410c:	4293      	cmp	r3, r2
 800410e:	d115      	bne.n	800413c <HAL_TIM_PWM_Start_DMA+0x3f0>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	689a      	ldr	r2, [r3, #8]
 8004116:	4b1c      	ldr	r3, [pc, #112]	; (8004188 <HAL_TIM_PWM_Start_DMA+0x43c>)
 8004118:	4013      	ands	r3, r2
 800411a:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800411c:	693b      	ldr	r3, [r7, #16]
 800411e:	2b06      	cmp	r3, #6
 8004120:	d015      	beq.n	800414e <HAL_TIM_PWM_Start_DMA+0x402>
 8004122:	693b      	ldr	r3, [r7, #16]
 8004124:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004128:	d011      	beq.n	800414e <HAL_TIM_PWM_Start_DMA+0x402>
      {
        __HAL_TIM_ENABLE(htim);
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	681a      	ldr	r2, [r3, #0]
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f042 0201 	orr.w	r2, r2, #1
 8004138:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800413a:	e008      	b.n	800414e <HAL_TIM_PWM_Start_DMA+0x402>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	681a      	ldr	r2, [r3, #0]
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f042 0201 	orr.w	r2, r2, #1
 800414a:	601a      	str	r2, [r3, #0]
 800414c:	e000      	b.n	8004150 <HAL_TIM_PWM_Start_DMA+0x404>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800414e:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8004150:	7dfb      	ldrb	r3, [r7, #23]
}
 8004152:	4618      	mov	r0, r3
 8004154:	3718      	adds	r7, #24
 8004156:	46bd      	mov	sp, r7
 8004158:	bd80      	pop	{r7, pc}
 800415a:	bf00      	nop
 800415c:	08004e47 	.word	0x08004e47
 8004160:	08004eef 	.word	0x08004eef
 8004164:	08004db5 	.word	0x08004db5
 8004168:	40012c00 	.word	0x40012c00
 800416c:	40013400 	.word	0x40013400
 8004170:	40014000 	.word	0x40014000
 8004174:	40014400 	.word	0x40014400
 8004178:	40014800 	.word	0x40014800
 800417c:	40000400 	.word	0x40000400
 8004180:	40000800 	.word	0x40000800
 8004184:	40000c00 	.word	0x40000c00
 8004188:	00010007 	.word	0x00010007

0800418c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800418c:	b580      	push	{r7, lr}
 800418e:	b082      	sub	sp, #8
 8004190:	af00      	add	r7, sp, #0
 8004192:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2b00      	cmp	r3, #0
 8004198:	d101      	bne.n	800419e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800419a:	2301      	movs	r3, #1
 800419c:	e049      	b.n	8004232 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041a4:	b2db      	uxtb	r3, r3
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d106      	bne.n	80041b8 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	2200      	movs	r2, #0
 80041ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80041b2:	6878      	ldr	r0, [r7, #4]
 80041b4:	f000 f841 	bl	800423a <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2202      	movs	r2, #2
 80041bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681a      	ldr	r2, [r3, #0]
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	3304      	adds	r3, #4
 80041c8:	4619      	mov	r1, r3
 80041ca:	4610      	mov	r0, r2
 80041cc:	f000 fec4 	bl	8004f58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2201      	movs	r2, #1
 80041d4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2201      	movs	r2, #1
 80041dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2201      	movs	r2, #1
 80041e4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2201      	movs	r2, #1
 80041ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2201      	movs	r2, #1
 80041f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2201      	movs	r2, #1
 80041fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2201      	movs	r2, #1
 8004204:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2201      	movs	r2, #1
 800420c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2201      	movs	r2, #1
 8004214:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2201      	movs	r2, #1
 800421c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2201      	movs	r2, #1
 8004224:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2201      	movs	r2, #1
 800422c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004230:	2300      	movs	r3, #0
}
 8004232:	4618      	mov	r0, r3
 8004234:	3708      	adds	r7, #8
 8004236:	46bd      	mov	sp, r7
 8004238:	bd80      	pop	{r7, pc}

0800423a <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800423a:	b480      	push	{r7}
 800423c:	b083      	sub	sp, #12
 800423e:	af00      	add	r7, sp, #0
 8004240:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8004242:	bf00      	nop
 8004244:	370c      	adds	r7, #12
 8004246:	46bd      	mov	sp, r7
 8004248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424c:	4770      	bx	lr
	...

08004250 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004250:	b580      	push	{r7, lr}
 8004252:	b084      	sub	sp, #16
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]
 8004258:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800425a:	2300      	movs	r3, #0
 800425c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800425e:	683b      	ldr	r3, [r7, #0]
 8004260:	2b00      	cmp	r3, #0
 8004262:	d104      	bne.n	800426e <HAL_TIM_IC_Start_IT+0x1e>
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800426a:	b2db      	uxtb	r3, r3
 800426c:	e023      	b.n	80042b6 <HAL_TIM_IC_Start_IT+0x66>
 800426e:	683b      	ldr	r3, [r7, #0]
 8004270:	2b04      	cmp	r3, #4
 8004272:	d104      	bne.n	800427e <HAL_TIM_IC_Start_IT+0x2e>
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800427a:	b2db      	uxtb	r3, r3
 800427c:	e01b      	b.n	80042b6 <HAL_TIM_IC_Start_IT+0x66>
 800427e:	683b      	ldr	r3, [r7, #0]
 8004280:	2b08      	cmp	r3, #8
 8004282:	d104      	bne.n	800428e <HAL_TIM_IC_Start_IT+0x3e>
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800428a:	b2db      	uxtb	r3, r3
 800428c:	e013      	b.n	80042b6 <HAL_TIM_IC_Start_IT+0x66>
 800428e:	683b      	ldr	r3, [r7, #0]
 8004290:	2b0c      	cmp	r3, #12
 8004292:	d104      	bne.n	800429e <HAL_TIM_IC_Start_IT+0x4e>
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800429a:	b2db      	uxtb	r3, r3
 800429c:	e00b      	b.n	80042b6 <HAL_TIM_IC_Start_IT+0x66>
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	2b10      	cmp	r3, #16
 80042a2:	d104      	bne.n	80042ae <HAL_TIM_IC_Start_IT+0x5e>
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80042aa:	b2db      	uxtb	r3, r3
 80042ac:	e003      	b.n	80042b6 <HAL_TIM_IC_Start_IT+0x66>
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80042b4:	b2db      	uxtb	r3, r3
 80042b6:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80042b8:	683b      	ldr	r3, [r7, #0]
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d104      	bne.n	80042c8 <HAL_TIM_IC_Start_IT+0x78>
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80042c4:	b2db      	uxtb	r3, r3
 80042c6:	e013      	b.n	80042f0 <HAL_TIM_IC_Start_IT+0xa0>
 80042c8:	683b      	ldr	r3, [r7, #0]
 80042ca:	2b04      	cmp	r3, #4
 80042cc:	d104      	bne.n	80042d8 <HAL_TIM_IC_Start_IT+0x88>
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80042d4:	b2db      	uxtb	r3, r3
 80042d6:	e00b      	b.n	80042f0 <HAL_TIM_IC_Start_IT+0xa0>
 80042d8:	683b      	ldr	r3, [r7, #0]
 80042da:	2b08      	cmp	r3, #8
 80042dc:	d104      	bne.n	80042e8 <HAL_TIM_IC_Start_IT+0x98>
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80042e4:	b2db      	uxtb	r3, r3
 80042e6:	e003      	b.n	80042f0 <HAL_TIM_IC_Start_IT+0xa0>
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 80042ee:	b2db      	uxtb	r3, r3
 80042f0:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80042f2:	7bbb      	ldrb	r3, [r7, #14]
 80042f4:	2b01      	cmp	r3, #1
 80042f6:	d102      	bne.n	80042fe <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80042f8:	7b7b      	ldrb	r3, [r7, #13]
 80042fa:	2b01      	cmp	r3, #1
 80042fc:	d001      	beq.n	8004302 <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 80042fe:	2301      	movs	r3, #1
 8004300:	e0dd      	b.n	80044be <HAL_TIM_IC_Start_IT+0x26e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004302:	683b      	ldr	r3, [r7, #0]
 8004304:	2b00      	cmp	r3, #0
 8004306:	d104      	bne.n	8004312 <HAL_TIM_IC_Start_IT+0xc2>
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2202      	movs	r2, #2
 800430c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004310:	e023      	b.n	800435a <HAL_TIM_IC_Start_IT+0x10a>
 8004312:	683b      	ldr	r3, [r7, #0]
 8004314:	2b04      	cmp	r3, #4
 8004316:	d104      	bne.n	8004322 <HAL_TIM_IC_Start_IT+0xd2>
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2202      	movs	r2, #2
 800431c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004320:	e01b      	b.n	800435a <HAL_TIM_IC_Start_IT+0x10a>
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	2b08      	cmp	r3, #8
 8004326:	d104      	bne.n	8004332 <HAL_TIM_IC_Start_IT+0xe2>
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2202      	movs	r2, #2
 800432c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004330:	e013      	b.n	800435a <HAL_TIM_IC_Start_IT+0x10a>
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	2b0c      	cmp	r3, #12
 8004336:	d104      	bne.n	8004342 <HAL_TIM_IC_Start_IT+0xf2>
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2202      	movs	r2, #2
 800433c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004340:	e00b      	b.n	800435a <HAL_TIM_IC_Start_IT+0x10a>
 8004342:	683b      	ldr	r3, [r7, #0]
 8004344:	2b10      	cmp	r3, #16
 8004346:	d104      	bne.n	8004352 <HAL_TIM_IC_Start_IT+0x102>
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2202      	movs	r2, #2
 800434c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004350:	e003      	b.n	800435a <HAL_TIM_IC_Start_IT+0x10a>
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	2202      	movs	r2, #2
 8004356:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800435a:	683b      	ldr	r3, [r7, #0]
 800435c:	2b00      	cmp	r3, #0
 800435e:	d104      	bne.n	800436a <HAL_TIM_IC_Start_IT+0x11a>
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2202      	movs	r2, #2
 8004364:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004368:	e013      	b.n	8004392 <HAL_TIM_IC_Start_IT+0x142>
 800436a:	683b      	ldr	r3, [r7, #0]
 800436c:	2b04      	cmp	r3, #4
 800436e:	d104      	bne.n	800437a <HAL_TIM_IC_Start_IT+0x12a>
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2202      	movs	r2, #2
 8004374:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004378:	e00b      	b.n	8004392 <HAL_TIM_IC_Start_IT+0x142>
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	2b08      	cmp	r3, #8
 800437e:	d104      	bne.n	800438a <HAL_TIM_IC_Start_IT+0x13a>
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2202      	movs	r2, #2
 8004384:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004388:	e003      	b.n	8004392 <HAL_TIM_IC_Start_IT+0x142>
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2202      	movs	r2, #2
 800438e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  switch (Channel)
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	2b0c      	cmp	r3, #12
 8004396:	d841      	bhi.n	800441c <HAL_TIM_IC_Start_IT+0x1cc>
 8004398:	a201      	add	r2, pc, #4	; (adr r2, 80043a0 <HAL_TIM_IC_Start_IT+0x150>)
 800439a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800439e:	bf00      	nop
 80043a0:	080043d5 	.word	0x080043d5
 80043a4:	0800441d 	.word	0x0800441d
 80043a8:	0800441d 	.word	0x0800441d
 80043ac:	0800441d 	.word	0x0800441d
 80043b0:	080043e7 	.word	0x080043e7
 80043b4:	0800441d 	.word	0x0800441d
 80043b8:	0800441d 	.word	0x0800441d
 80043bc:	0800441d 	.word	0x0800441d
 80043c0:	080043f9 	.word	0x080043f9
 80043c4:	0800441d 	.word	0x0800441d
 80043c8:	0800441d 	.word	0x0800441d
 80043cc:	0800441d 	.word	0x0800441d
 80043d0:	0800440b 	.word	0x0800440b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	68da      	ldr	r2, [r3, #12]
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f042 0202 	orr.w	r2, r2, #2
 80043e2:	60da      	str	r2, [r3, #12]
      break;
 80043e4:	e01d      	b.n	8004422 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	68da      	ldr	r2, [r3, #12]
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f042 0204 	orr.w	r2, r2, #4
 80043f4:	60da      	str	r2, [r3, #12]
      break;
 80043f6:	e014      	b.n	8004422 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	68da      	ldr	r2, [r3, #12]
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f042 0208 	orr.w	r2, r2, #8
 8004406:	60da      	str	r2, [r3, #12]
      break;
 8004408:	e00b      	b.n	8004422 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	68da      	ldr	r2, [r3, #12]
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f042 0210 	orr.w	r2, r2, #16
 8004418:	60da      	str	r2, [r3, #12]
      break;
 800441a:	e002      	b.n	8004422 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 800441c:	2301      	movs	r3, #1
 800441e:	73fb      	strb	r3, [r7, #15]
      break;
 8004420:	bf00      	nop
  }

  if (status == HAL_OK)
 8004422:	7bfb      	ldrb	r3, [r7, #15]
 8004424:	2b00      	cmp	r3, #0
 8004426:	d149      	bne.n	80044bc <HAL_TIM_IC_Start_IT+0x26c>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	2201      	movs	r2, #1
 800442e:	6839      	ldr	r1, [r7, #0]
 8004430:	4618      	mov	r0, r3
 8004432:	f001 fb53 	bl	8005adc <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	4a23      	ldr	r2, [pc, #140]	; (80044c8 <HAL_TIM_IC_Start_IT+0x278>)
 800443c:	4293      	cmp	r3, r2
 800443e:	d01d      	beq.n	800447c <HAL_TIM_IC_Start_IT+0x22c>
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004448:	d018      	beq.n	800447c <HAL_TIM_IC_Start_IT+0x22c>
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	4a1f      	ldr	r2, [pc, #124]	; (80044cc <HAL_TIM_IC_Start_IT+0x27c>)
 8004450:	4293      	cmp	r3, r2
 8004452:	d013      	beq.n	800447c <HAL_TIM_IC_Start_IT+0x22c>
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	4a1d      	ldr	r2, [pc, #116]	; (80044d0 <HAL_TIM_IC_Start_IT+0x280>)
 800445a:	4293      	cmp	r3, r2
 800445c:	d00e      	beq.n	800447c <HAL_TIM_IC_Start_IT+0x22c>
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	4a1c      	ldr	r2, [pc, #112]	; (80044d4 <HAL_TIM_IC_Start_IT+0x284>)
 8004464:	4293      	cmp	r3, r2
 8004466:	d009      	beq.n	800447c <HAL_TIM_IC_Start_IT+0x22c>
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	4a1a      	ldr	r2, [pc, #104]	; (80044d8 <HAL_TIM_IC_Start_IT+0x288>)
 800446e:	4293      	cmp	r3, r2
 8004470:	d004      	beq.n	800447c <HAL_TIM_IC_Start_IT+0x22c>
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	4a19      	ldr	r2, [pc, #100]	; (80044dc <HAL_TIM_IC_Start_IT+0x28c>)
 8004478:	4293      	cmp	r3, r2
 800447a:	d115      	bne.n	80044a8 <HAL_TIM_IC_Start_IT+0x258>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	689a      	ldr	r2, [r3, #8]
 8004482:	4b17      	ldr	r3, [pc, #92]	; (80044e0 <HAL_TIM_IC_Start_IT+0x290>)
 8004484:	4013      	ands	r3, r2
 8004486:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004488:	68bb      	ldr	r3, [r7, #8]
 800448a:	2b06      	cmp	r3, #6
 800448c:	d015      	beq.n	80044ba <HAL_TIM_IC_Start_IT+0x26a>
 800448e:	68bb      	ldr	r3, [r7, #8]
 8004490:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004494:	d011      	beq.n	80044ba <HAL_TIM_IC_Start_IT+0x26a>
      {
        __HAL_TIM_ENABLE(htim);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	681a      	ldr	r2, [r3, #0]
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f042 0201 	orr.w	r2, r2, #1
 80044a4:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044a6:	e008      	b.n	80044ba <HAL_TIM_IC_Start_IT+0x26a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	681a      	ldr	r2, [r3, #0]
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f042 0201 	orr.w	r2, r2, #1
 80044b6:	601a      	str	r2, [r3, #0]
 80044b8:	e000      	b.n	80044bc <HAL_TIM_IC_Start_IT+0x26c>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044ba:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 80044bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80044be:	4618      	mov	r0, r3
 80044c0:	3710      	adds	r7, #16
 80044c2:	46bd      	mov	sp, r7
 80044c4:	bd80      	pop	{r7, pc}
 80044c6:	bf00      	nop
 80044c8:	40012c00 	.word	0x40012c00
 80044cc:	40000400 	.word	0x40000400
 80044d0:	40000800 	.word	0x40000800
 80044d4:	40000c00 	.word	0x40000c00
 80044d8:	40013400 	.word	0x40013400
 80044dc:	40014000 	.word	0x40014000
 80044e0:	00010007 	.word	0x00010007

080044e4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80044e4:	b580      	push	{r7, lr}
 80044e6:	b082      	sub	sp, #8
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	691b      	ldr	r3, [r3, #16]
 80044f2:	f003 0302 	and.w	r3, r3, #2
 80044f6:	2b02      	cmp	r3, #2
 80044f8:	d122      	bne.n	8004540 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	68db      	ldr	r3, [r3, #12]
 8004500:	f003 0302 	and.w	r3, r3, #2
 8004504:	2b02      	cmp	r3, #2
 8004506:	d11b      	bne.n	8004540 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f06f 0202 	mvn.w	r2, #2
 8004510:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	2201      	movs	r2, #1
 8004516:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	699b      	ldr	r3, [r3, #24]
 800451e:	f003 0303 	and.w	r3, r3, #3
 8004522:	2b00      	cmp	r3, #0
 8004524:	d003      	beq.n	800452e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004526:	6878      	ldr	r0, [r7, #4]
 8004528:	f7fc f926 	bl	8000778 <HAL_TIM_IC_CaptureCallback>
 800452c:	e005      	b.n	800453a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800452e:	6878      	ldr	r0, [r7, #4]
 8004530:	f000 fc02 	bl	8004d38 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004534:	6878      	ldr	r0, [r7, #4]
 8004536:	f000 fc09 	bl	8004d4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	2200      	movs	r2, #0
 800453e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	691b      	ldr	r3, [r3, #16]
 8004546:	f003 0304 	and.w	r3, r3, #4
 800454a:	2b04      	cmp	r3, #4
 800454c:	d122      	bne.n	8004594 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	68db      	ldr	r3, [r3, #12]
 8004554:	f003 0304 	and.w	r3, r3, #4
 8004558:	2b04      	cmp	r3, #4
 800455a:	d11b      	bne.n	8004594 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f06f 0204 	mvn.w	r2, #4
 8004564:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	2202      	movs	r2, #2
 800456a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	699b      	ldr	r3, [r3, #24]
 8004572:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004576:	2b00      	cmp	r3, #0
 8004578:	d003      	beq.n	8004582 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800457a:	6878      	ldr	r0, [r7, #4]
 800457c:	f7fc f8fc 	bl	8000778 <HAL_TIM_IC_CaptureCallback>
 8004580:	e005      	b.n	800458e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004582:	6878      	ldr	r0, [r7, #4]
 8004584:	f000 fbd8 	bl	8004d38 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004588:	6878      	ldr	r0, [r7, #4]
 800458a:	f000 fbdf 	bl	8004d4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	2200      	movs	r2, #0
 8004592:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	691b      	ldr	r3, [r3, #16]
 800459a:	f003 0308 	and.w	r3, r3, #8
 800459e:	2b08      	cmp	r3, #8
 80045a0:	d122      	bne.n	80045e8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	68db      	ldr	r3, [r3, #12]
 80045a8:	f003 0308 	and.w	r3, r3, #8
 80045ac:	2b08      	cmp	r3, #8
 80045ae:	d11b      	bne.n	80045e8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f06f 0208 	mvn.w	r2, #8
 80045b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	2204      	movs	r2, #4
 80045be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	69db      	ldr	r3, [r3, #28]
 80045c6:	f003 0303 	and.w	r3, r3, #3
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d003      	beq.n	80045d6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80045ce:	6878      	ldr	r0, [r7, #4]
 80045d0:	f7fc f8d2 	bl	8000778 <HAL_TIM_IC_CaptureCallback>
 80045d4:	e005      	b.n	80045e2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045d6:	6878      	ldr	r0, [r7, #4]
 80045d8:	f000 fbae 	bl	8004d38 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045dc:	6878      	ldr	r0, [r7, #4]
 80045de:	f000 fbb5 	bl	8004d4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	2200      	movs	r2, #0
 80045e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	691b      	ldr	r3, [r3, #16]
 80045ee:	f003 0310 	and.w	r3, r3, #16
 80045f2:	2b10      	cmp	r3, #16
 80045f4:	d122      	bne.n	800463c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	68db      	ldr	r3, [r3, #12]
 80045fc:	f003 0310 	and.w	r3, r3, #16
 8004600:	2b10      	cmp	r3, #16
 8004602:	d11b      	bne.n	800463c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f06f 0210 	mvn.w	r2, #16
 800460c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	2208      	movs	r2, #8
 8004612:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	69db      	ldr	r3, [r3, #28]
 800461a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800461e:	2b00      	cmp	r3, #0
 8004620:	d003      	beq.n	800462a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004622:	6878      	ldr	r0, [r7, #4]
 8004624:	f7fc f8a8 	bl	8000778 <HAL_TIM_IC_CaptureCallback>
 8004628:	e005      	b.n	8004636 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800462a:	6878      	ldr	r0, [r7, #4]
 800462c:	f000 fb84 	bl	8004d38 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004630:	6878      	ldr	r0, [r7, #4]
 8004632:	f000 fb8b 	bl	8004d4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	2200      	movs	r2, #0
 800463a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	691b      	ldr	r3, [r3, #16]
 8004642:	f003 0301 	and.w	r3, r3, #1
 8004646:	2b01      	cmp	r3, #1
 8004648:	d10e      	bne.n	8004668 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	68db      	ldr	r3, [r3, #12]
 8004650:	f003 0301 	and.w	r3, r3, #1
 8004654:	2b01      	cmp	r3, #1
 8004656:	d107      	bne.n	8004668 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f06f 0201 	mvn.w	r2, #1
 8004660:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004662:	6878      	ldr	r0, [r7, #4]
 8004664:	f000 fb5e 	bl	8004d24 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	691b      	ldr	r3, [r3, #16]
 800466e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004672:	2b80      	cmp	r3, #128	; 0x80
 8004674:	d10e      	bne.n	8004694 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	68db      	ldr	r3, [r3, #12]
 800467c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004680:	2b80      	cmp	r3, #128	; 0x80
 8004682:	d107      	bne.n	8004694 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800468c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800468e:	6878      	ldr	r0, [r7, #4]
 8004690:	f001 fadc 	bl	8005c4c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	691b      	ldr	r3, [r3, #16]
 800469a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800469e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80046a2:	d10e      	bne.n	80046c2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	68db      	ldr	r3, [r3, #12]
 80046aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80046ae:	2b80      	cmp	r3, #128	; 0x80
 80046b0:	d107      	bne.n	80046c2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80046ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80046bc:	6878      	ldr	r0, [r7, #4]
 80046be:	f001 facf 	bl	8005c60 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	691b      	ldr	r3, [r3, #16]
 80046c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046cc:	2b40      	cmp	r3, #64	; 0x40
 80046ce:	d10e      	bne.n	80046ee <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	68db      	ldr	r3, [r3, #12]
 80046d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046da:	2b40      	cmp	r3, #64	; 0x40
 80046dc:	d107      	bne.n	80046ee <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80046e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80046e8:	6878      	ldr	r0, [r7, #4]
 80046ea:	f000 fb43 	bl	8004d74 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	691b      	ldr	r3, [r3, #16]
 80046f4:	f003 0320 	and.w	r3, r3, #32
 80046f8:	2b20      	cmp	r3, #32
 80046fa:	d10e      	bne.n	800471a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	68db      	ldr	r3, [r3, #12]
 8004702:	f003 0320 	and.w	r3, r3, #32
 8004706:	2b20      	cmp	r3, #32
 8004708:	d107      	bne.n	800471a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f06f 0220 	mvn.w	r2, #32
 8004712:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004714:	6878      	ldr	r0, [r7, #4]
 8004716:	f001 fa8f 	bl	8005c38 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800471a:	bf00      	nop
 800471c:	3708      	adds	r7, #8
 800471e:	46bd      	mov	sp, r7
 8004720:	bd80      	pop	{r7, pc}

08004722 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004722:	b580      	push	{r7, lr}
 8004724:	b086      	sub	sp, #24
 8004726:	af00      	add	r7, sp, #0
 8004728:	60f8      	str	r0, [r7, #12]
 800472a:	60b9      	str	r1, [r7, #8]
 800472c:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800472e:	2300      	movs	r3, #0
 8004730:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004738:	2b01      	cmp	r3, #1
 800473a:	d101      	bne.n	8004740 <HAL_TIM_IC_ConfigChannel+0x1e>
 800473c:	2302      	movs	r3, #2
 800473e:	e088      	b.n	8004852 <HAL_TIM_IC_ConfigChannel+0x130>
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	2201      	movs	r2, #1
 8004744:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2b00      	cmp	r3, #0
 800474c:	d11b      	bne.n	8004786 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	6818      	ldr	r0, [r3, #0]
 8004752:	68bb      	ldr	r3, [r7, #8]
 8004754:	6819      	ldr	r1, [r3, #0]
 8004756:	68bb      	ldr	r3, [r7, #8]
 8004758:	685a      	ldr	r2, [r3, #4]
 800475a:	68bb      	ldr	r3, [r7, #8]
 800475c:	68db      	ldr	r3, [r3, #12]
 800475e:	f000 ffff 	bl	8005760 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	699a      	ldr	r2, [r3, #24]
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f022 020c 	bic.w	r2, r2, #12
 8004770:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	6999      	ldr	r1, [r3, #24]
 8004778:	68bb      	ldr	r3, [r7, #8]
 800477a:	689a      	ldr	r2, [r3, #8]
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	430a      	orrs	r2, r1
 8004782:	619a      	str	r2, [r3, #24]
 8004784:	e060      	b.n	8004848 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	2b04      	cmp	r3, #4
 800478a:	d11c      	bne.n	80047c6 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	6818      	ldr	r0, [r3, #0]
 8004790:	68bb      	ldr	r3, [r7, #8]
 8004792:	6819      	ldr	r1, [r3, #0]
 8004794:	68bb      	ldr	r3, [r7, #8]
 8004796:	685a      	ldr	r2, [r3, #4]
 8004798:	68bb      	ldr	r3, [r7, #8]
 800479a:	68db      	ldr	r3, [r3, #12]
 800479c:	f001 f87d 	bl	800589a <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	699a      	ldr	r2, [r3, #24]
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80047ae:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	6999      	ldr	r1, [r3, #24]
 80047b6:	68bb      	ldr	r3, [r7, #8]
 80047b8:	689b      	ldr	r3, [r3, #8]
 80047ba:	021a      	lsls	r2, r3, #8
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	430a      	orrs	r2, r1
 80047c2:	619a      	str	r2, [r3, #24]
 80047c4:	e040      	b.n	8004848 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	2b08      	cmp	r3, #8
 80047ca:	d11b      	bne.n	8004804 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	6818      	ldr	r0, [r3, #0]
 80047d0:	68bb      	ldr	r3, [r7, #8]
 80047d2:	6819      	ldr	r1, [r3, #0]
 80047d4:	68bb      	ldr	r3, [r7, #8]
 80047d6:	685a      	ldr	r2, [r3, #4]
 80047d8:	68bb      	ldr	r3, [r7, #8]
 80047da:	68db      	ldr	r3, [r3, #12]
 80047dc:	f001 f8ca 	bl	8005974 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	69da      	ldr	r2, [r3, #28]
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f022 020c 	bic.w	r2, r2, #12
 80047ee:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	69d9      	ldr	r1, [r3, #28]
 80047f6:	68bb      	ldr	r3, [r7, #8]
 80047f8:	689a      	ldr	r2, [r3, #8]
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	430a      	orrs	r2, r1
 8004800:	61da      	str	r2, [r3, #28]
 8004802:	e021      	b.n	8004848 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2b0c      	cmp	r3, #12
 8004808:	d11c      	bne.n	8004844 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	6818      	ldr	r0, [r3, #0]
 800480e:	68bb      	ldr	r3, [r7, #8]
 8004810:	6819      	ldr	r1, [r3, #0]
 8004812:	68bb      	ldr	r3, [r7, #8]
 8004814:	685a      	ldr	r2, [r3, #4]
 8004816:	68bb      	ldr	r3, [r7, #8]
 8004818:	68db      	ldr	r3, [r3, #12]
 800481a:	f001 f8e7 	bl	80059ec <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	69da      	ldr	r2, [r3, #28]
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800482c:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	69d9      	ldr	r1, [r3, #28]
 8004834:	68bb      	ldr	r3, [r7, #8]
 8004836:	689b      	ldr	r3, [r3, #8]
 8004838:	021a      	lsls	r2, r3, #8
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	430a      	orrs	r2, r1
 8004840:	61da      	str	r2, [r3, #28]
 8004842:	e001      	b.n	8004848 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8004844:	2301      	movs	r3, #1
 8004846:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	2200      	movs	r2, #0
 800484c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004850:	7dfb      	ldrb	r3, [r7, #23]
}
 8004852:	4618      	mov	r0, r3
 8004854:	3718      	adds	r7, #24
 8004856:	46bd      	mov	sp, r7
 8004858:	bd80      	pop	{r7, pc}
	...

0800485c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800485c:	b580      	push	{r7, lr}
 800485e:	b086      	sub	sp, #24
 8004860:	af00      	add	r7, sp, #0
 8004862:	60f8      	str	r0, [r7, #12]
 8004864:	60b9      	str	r1, [r7, #8]
 8004866:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004868:	2300      	movs	r3, #0
 800486a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004872:	2b01      	cmp	r3, #1
 8004874:	d101      	bne.n	800487a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004876:	2302      	movs	r3, #2
 8004878:	e0ff      	b.n	8004a7a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	2201      	movs	r2, #1
 800487e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	2b14      	cmp	r3, #20
 8004886:	f200 80f0 	bhi.w	8004a6a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800488a:	a201      	add	r2, pc, #4	; (adr r2, 8004890 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800488c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004890:	080048e5 	.word	0x080048e5
 8004894:	08004a6b 	.word	0x08004a6b
 8004898:	08004a6b 	.word	0x08004a6b
 800489c:	08004a6b 	.word	0x08004a6b
 80048a0:	08004925 	.word	0x08004925
 80048a4:	08004a6b 	.word	0x08004a6b
 80048a8:	08004a6b 	.word	0x08004a6b
 80048ac:	08004a6b 	.word	0x08004a6b
 80048b0:	08004967 	.word	0x08004967
 80048b4:	08004a6b 	.word	0x08004a6b
 80048b8:	08004a6b 	.word	0x08004a6b
 80048bc:	08004a6b 	.word	0x08004a6b
 80048c0:	080049a7 	.word	0x080049a7
 80048c4:	08004a6b 	.word	0x08004a6b
 80048c8:	08004a6b 	.word	0x08004a6b
 80048cc:	08004a6b 	.word	0x08004a6b
 80048d0:	080049e9 	.word	0x080049e9
 80048d4:	08004a6b 	.word	0x08004a6b
 80048d8:	08004a6b 	.word	0x08004a6b
 80048dc:	08004a6b 	.word	0x08004a6b
 80048e0:	08004a29 	.word	0x08004a29
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	68b9      	ldr	r1, [r7, #8]
 80048ea:	4618      	mov	r0, r3
 80048ec:	f000 fbce 	bl	800508c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	699a      	ldr	r2, [r3, #24]
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f042 0208 	orr.w	r2, r2, #8
 80048fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	699a      	ldr	r2, [r3, #24]
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f022 0204 	bic.w	r2, r2, #4
 800490e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	6999      	ldr	r1, [r3, #24]
 8004916:	68bb      	ldr	r3, [r7, #8]
 8004918:	691a      	ldr	r2, [r3, #16]
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	430a      	orrs	r2, r1
 8004920:	619a      	str	r2, [r3, #24]
      break;
 8004922:	e0a5      	b.n	8004a70 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	68b9      	ldr	r1, [r7, #8]
 800492a:	4618      	mov	r0, r3
 800492c:	f000 fc3e 	bl	80051ac <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	699a      	ldr	r2, [r3, #24]
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800493e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	699a      	ldr	r2, [r3, #24]
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800494e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	6999      	ldr	r1, [r3, #24]
 8004956:	68bb      	ldr	r3, [r7, #8]
 8004958:	691b      	ldr	r3, [r3, #16]
 800495a:	021a      	lsls	r2, r3, #8
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	430a      	orrs	r2, r1
 8004962:	619a      	str	r2, [r3, #24]
      break;
 8004964:	e084      	b.n	8004a70 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	68b9      	ldr	r1, [r7, #8]
 800496c:	4618      	mov	r0, r3
 800496e:	f000 fca7 	bl	80052c0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	69da      	ldr	r2, [r3, #28]
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f042 0208 	orr.w	r2, r2, #8
 8004980:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	69da      	ldr	r2, [r3, #28]
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f022 0204 	bic.w	r2, r2, #4
 8004990:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	69d9      	ldr	r1, [r3, #28]
 8004998:	68bb      	ldr	r3, [r7, #8]
 800499a:	691a      	ldr	r2, [r3, #16]
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	430a      	orrs	r2, r1
 80049a2:	61da      	str	r2, [r3, #28]
      break;
 80049a4:	e064      	b.n	8004a70 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	68b9      	ldr	r1, [r7, #8]
 80049ac:	4618      	mov	r0, r3
 80049ae:	f000 fd0f 	bl	80053d0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	69da      	ldr	r2, [r3, #28]
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80049c0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	69da      	ldr	r2, [r3, #28]
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80049d0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	69d9      	ldr	r1, [r3, #28]
 80049d8:	68bb      	ldr	r3, [r7, #8]
 80049da:	691b      	ldr	r3, [r3, #16]
 80049dc:	021a      	lsls	r2, r3, #8
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	430a      	orrs	r2, r1
 80049e4:	61da      	str	r2, [r3, #28]
      break;
 80049e6:	e043      	b.n	8004a70 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	68b9      	ldr	r1, [r7, #8]
 80049ee:	4618      	mov	r0, r3
 80049f0:	f000 fd58 	bl	80054a4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f042 0208 	orr.w	r2, r2, #8
 8004a02:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f022 0204 	bic.w	r2, r2, #4
 8004a12:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004a1a:	68bb      	ldr	r3, [r7, #8]
 8004a1c:	691a      	ldr	r2, [r3, #16]
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	430a      	orrs	r2, r1
 8004a24:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004a26:	e023      	b.n	8004a70 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	68b9      	ldr	r1, [r7, #8]
 8004a2e:	4618      	mov	r0, r3
 8004a30:	f000 fd9c 	bl	800556c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004a42:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a52:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004a5a:	68bb      	ldr	r3, [r7, #8]
 8004a5c:	691b      	ldr	r3, [r3, #16]
 8004a5e:	021a      	lsls	r2, r3, #8
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	430a      	orrs	r2, r1
 8004a66:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004a68:	e002      	b.n	8004a70 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8004a6a:	2301      	movs	r3, #1
 8004a6c:	75fb      	strb	r3, [r7, #23]
      break;
 8004a6e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	2200      	movs	r2, #0
 8004a74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004a78:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	3718      	adds	r7, #24
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	bd80      	pop	{r7, pc}
 8004a82:	bf00      	nop

08004a84 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004a84:	b580      	push	{r7, lr}
 8004a86:	b084      	sub	sp, #16
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	6078      	str	r0, [r7, #4]
 8004a8c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004a8e:	2300      	movs	r3, #0
 8004a90:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a98:	2b01      	cmp	r3, #1
 8004a9a:	d101      	bne.n	8004aa0 <HAL_TIM_ConfigClockSource+0x1c>
 8004a9c:	2302      	movs	r3, #2
 8004a9e:	e0b6      	b.n	8004c0e <HAL_TIM_ConfigClockSource+0x18a>
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2201      	movs	r2, #1
 8004aa4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2202      	movs	r2, #2
 8004aac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	689b      	ldr	r3, [r3, #8]
 8004ab6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004ab8:	68bb      	ldr	r3, [r7, #8]
 8004aba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004abe:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004ac2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ac4:	68bb      	ldr	r3, [r7, #8]
 8004ac6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004aca:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	68ba      	ldr	r2, [r7, #8]
 8004ad2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004adc:	d03e      	beq.n	8004b5c <HAL_TIM_ConfigClockSource+0xd8>
 8004ade:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004ae2:	f200 8087 	bhi.w	8004bf4 <HAL_TIM_ConfigClockSource+0x170>
 8004ae6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004aea:	f000 8086 	beq.w	8004bfa <HAL_TIM_ConfigClockSource+0x176>
 8004aee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004af2:	d87f      	bhi.n	8004bf4 <HAL_TIM_ConfigClockSource+0x170>
 8004af4:	2b70      	cmp	r3, #112	; 0x70
 8004af6:	d01a      	beq.n	8004b2e <HAL_TIM_ConfigClockSource+0xaa>
 8004af8:	2b70      	cmp	r3, #112	; 0x70
 8004afa:	d87b      	bhi.n	8004bf4 <HAL_TIM_ConfigClockSource+0x170>
 8004afc:	2b60      	cmp	r3, #96	; 0x60
 8004afe:	d050      	beq.n	8004ba2 <HAL_TIM_ConfigClockSource+0x11e>
 8004b00:	2b60      	cmp	r3, #96	; 0x60
 8004b02:	d877      	bhi.n	8004bf4 <HAL_TIM_ConfigClockSource+0x170>
 8004b04:	2b50      	cmp	r3, #80	; 0x50
 8004b06:	d03c      	beq.n	8004b82 <HAL_TIM_ConfigClockSource+0xfe>
 8004b08:	2b50      	cmp	r3, #80	; 0x50
 8004b0a:	d873      	bhi.n	8004bf4 <HAL_TIM_ConfigClockSource+0x170>
 8004b0c:	2b40      	cmp	r3, #64	; 0x40
 8004b0e:	d058      	beq.n	8004bc2 <HAL_TIM_ConfigClockSource+0x13e>
 8004b10:	2b40      	cmp	r3, #64	; 0x40
 8004b12:	d86f      	bhi.n	8004bf4 <HAL_TIM_ConfigClockSource+0x170>
 8004b14:	2b30      	cmp	r3, #48	; 0x30
 8004b16:	d064      	beq.n	8004be2 <HAL_TIM_ConfigClockSource+0x15e>
 8004b18:	2b30      	cmp	r3, #48	; 0x30
 8004b1a:	d86b      	bhi.n	8004bf4 <HAL_TIM_ConfigClockSource+0x170>
 8004b1c:	2b20      	cmp	r3, #32
 8004b1e:	d060      	beq.n	8004be2 <HAL_TIM_ConfigClockSource+0x15e>
 8004b20:	2b20      	cmp	r3, #32
 8004b22:	d867      	bhi.n	8004bf4 <HAL_TIM_ConfigClockSource+0x170>
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d05c      	beq.n	8004be2 <HAL_TIM_ConfigClockSource+0x15e>
 8004b28:	2b10      	cmp	r3, #16
 8004b2a:	d05a      	beq.n	8004be2 <HAL_TIM_ConfigClockSource+0x15e>
 8004b2c:	e062      	b.n	8004bf4 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	6818      	ldr	r0, [r3, #0]
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	6899      	ldr	r1, [r3, #8]
 8004b36:	683b      	ldr	r3, [r7, #0]
 8004b38:	685a      	ldr	r2, [r3, #4]
 8004b3a:	683b      	ldr	r3, [r7, #0]
 8004b3c:	68db      	ldr	r3, [r3, #12]
 8004b3e:	f000 ffad 	bl	8005a9c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	689b      	ldr	r3, [r3, #8]
 8004b48:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004b4a:	68bb      	ldr	r3, [r7, #8]
 8004b4c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004b50:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	68ba      	ldr	r2, [r7, #8]
 8004b58:	609a      	str	r2, [r3, #8]
      break;
 8004b5a:	e04f      	b.n	8004bfc <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	6818      	ldr	r0, [r3, #0]
 8004b60:	683b      	ldr	r3, [r7, #0]
 8004b62:	6899      	ldr	r1, [r3, #8]
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	685a      	ldr	r2, [r3, #4]
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	68db      	ldr	r3, [r3, #12]
 8004b6c:	f000 ff96 	bl	8005a9c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	689a      	ldr	r2, [r3, #8]
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004b7e:	609a      	str	r2, [r3, #8]
      break;
 8004b80:	e03c      	b.n	8004bfc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6818      	ldr	r0, [r3, #0]
 8004b86:	683b      	ldr	r3, [r7, #0]
 8004b88:	6859      	ldr	r1, [r3, #4]
 8004b8a:	683b      	ldr	r3, [r7, #0]
 8004b8c:	68db      	ldr	r3, [r3, #12]
 8004b8e:	461a      	mov	r2, r3
 8004b90:	f000 fe54 	bl	800583c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	2150      	movs	r1, #80	; 0x50
 8004b9a:	4618      	mov	r0, r3
 8004b9c:	f000 ff63 	bl	8005a66 <TIM_ITRx_SetConfig>
      break;
 8004ba0:	e02c      	b.n	8004bfc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	6818      	ldr	r0, [r3, #0]
 8004ba6:	683b      	ldr	r3, [r7, #0]
 8004ba8:	6859      	ldr	r1, [r3, #4]
 8004baa:	683b      	ldr	r3, [r7, #0]
 8004bac:	68db      	ldr	r3, [r3, #12]
 8004bae:	461a      	mov	r2, r3
 8004bb0:	f000 feb0 	bl	8005914 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	2160      	movs	r1, #96	; 0x60
 8004bba:	4618      	mov	r0, r3
 8004bbc:	f000 ff53 	bl	8005a66 <TIM_ITRx_SetConfig>
      break;
 8004bc0:	e01c      	b.n	8004bfc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	6818      	ldr	r0, [r3, #0]
 8004bc6:	683b      	ldr	r3, [r7, #0]
 8004bc8:	6859      	ldr	r1, [r3, #4]
 8004bca:	683b      	ldr	r3, [r7, #0]
 8004bcc:	68db      	ldr	r3, [r3, #12]
 8004bce:	461a      	mov	r2, r3
 8004bd0:	f000 fe34 	bl	800583c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	2140      	movs	r1, #64	; 0x40
 8004bda:	4618      	mov	r0, r3
 8004bdc:	f000 ff43 	bl	8005a66 <TIM_ITRx_SetConfig>
      break;
 8004be0:	e00c      	b.n	8004bfc <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681a      	ldr	r2, [r3, #0]
 8004be6:	683b      	ldr	r3, [r7, #0]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	4619      	mov	r1, r3
 8004bec:	4610      	mov	r0, r2
 8004bee:	f000 ff3a 	bl	8005a66 <TIM_ITRx_SetConfig>
      break;
 8004bf2:	e003      	b.n	8004bfc <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004bf4:	2301      	movs	r3, #1
 8004bf6:	73fb      	strb	r3, [r7, #15]
      break;
 8004bf8:	e000      	b.n	8004bfc <HAL_TIM_ConfigClockSource+0x178>
      break;
 8004bfa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2201      	movs	r2, #1
 8004c00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2200      	movs	r2, #0
 8004c08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004c0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c0e:	4618      	mov	r0, r3
 8004c10:	3710      	adds	r7, #16
 8004c12:	46bd      	mov	sp, r7
 8004c14:	bd80      	pop	{r7, pc}

08004c16 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8004c16:	b580      	push	{r7, lr}
 8004c18:	b082      	sub	sp, #8
 8004c1a:	af00      	add	r7, sp, #0
 8004c1c:	6078      	str	r0, [r7, #4]
 8004c1e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c26:	2b01      	cmp	r3, #1
 8004c28:	d101      	bne.n	8004c2e <HAL_TIM_SlaveConfigSynchro+0x18>
 8004c2a:	2302      	movs	r3, #2
 8004c2c:	e031      	b.n	8004c92 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	2201      	movs	r2, #1
 8004c32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	2202      	movs	r2, #2
 8004c3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8004c3e:	6839      	ldr	r1, [r7, #0]
 8004c40:	6878      	ldr	r0, [r7, #4]
 8004c42:	f000 fcf9 	bl	8005638 <TIM_SlaveTimer_SetConfig>
 8004c46:	4603      	mov	r3, r0
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d009      	beq.n	8004c60 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	2201      	movs	r2, #1
 8004c50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2200      	movs	r2, #0
 8004c58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8004c5c:	2301      	movs	r3, #1
 8004c5e:	e018      	b.n	8004c92 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	68da      	ldr	r2, [r3, #12]
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c6e:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	68da      	ldr	r2, [r3, #12]
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004c7e:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2201      	movs	r2, #1
 8004c84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004c90:	2300      	movs	r3, #0
}
 8004c92:	4618      	mov	r0, r3
 8004c94:	3708      	adds	r7, #8
 8004c96:	46bd      	mov	sp, r7
 8004c98:	bd80      	pop	{r7, pc}
	...

08004c9c <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004c9c:	b480      	push	{r7}
 8004c9e:	b085      	sub	sp, #20
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]
 8004ca4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8004ca6:	2300      	movs	r3, #0
 8004ca8:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	2b0c      	cmp	r3, #12
 8004cae:	d831      	bhi.n	8004d14 <HAL_TIM_ReadCapturedValue+0x78>
 8004cb0:	a201      	add	r2, pc, #4	; (adr r2, 8004cb8 <HAL_TIM_ReadCapturedValue+0x1c>)
 8004cb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cb6:	bf00      	nop
 8004cb8:	08004ced 	.word	0x08004ced
 8004cbc:	08004d15 	.word	0x08004d15
 8004cc0:	08004d15 	.word	0x08004d15
 8004cc4:	08004d15 	.word	0x08004d15
 8004cc8:	08004cf7 	.word	0x08004cf7
 8004ccc:	08004d15 	.word	0x08004d15
 8004cd0:	08004d15 	.word	0x08004d15
 8004cd4:	08004d15 	.word	0x08004d15
 8004cd8:	08004d01 	.word	0x08004d01
 8004cdc:	08004d15 	.word	0x08004d15
 8004ce0:	08004d15 	.word	0x08004d15
 8004ce4:	08004d15 	.word	0x08004d15
 8004ce8:	08004d0b 	.word	0x08004d0b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cf2:	60fb      	str	r3, [r7, #12]

      break;
 8004cf4:	e00f      	b.n	8004d16 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cfc:	60fb      	str	r3, [r7, #12]

      break;
 8004cfe:	e00a      	b.n	8004d16 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d06:	60fb      	str	r3, [r7, #12]

      break;
 8004d08:	e005      	b.n	8004d16 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d10:	60fb      	str	r3, [r7, #12]

      break;
 8004d12:	e000      	b.n	8004d16 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8004d14:	bf00      	nop
  }

  return tmpreg;
 8004d16:	68fb      	ldr	r3, [r7, #12]
}
 8004d18:	4618      	mov	r0, r3
 8004d1a:	3714      	adds	r7, #20
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d22:	4770      	bx	lr

08004d24 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004d24:	b480      	push	{r7}
 8004d26:	b083      	sub	sp, #12
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004d2c:	bf00      	nop
 8004d2e:	370c      	adds	r7, #12
 8004d30:	46bd      	mov	sp, r7
 8004d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d36:	4770      	bx	lr

08004d38 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004d38:	b480      	push	{r7}
 8004d3a:	b083      	sub	sp, #12
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004d40:	bf00      	nop
 8004d42:	370c      	adds	r7, #12
 8004d44:	46bd      	mov	sp, r7
 8004d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4a:	4770      	bx	lr

08004d4c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004d4c:	b480      	push	{r7}
 8004d4e:	b083      	sub	sp, #12
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004d54:	bf00      	nop
 8004d56:	370c      	adds	r7, #12
 8004d58:	46bd      	mov	sp, r7
 8004d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d5e:	4770      	bx	lr

08004d60 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8004d60:	b480      	push	{r7}
 8004d62:	b083      	sub	sp, #12
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8004d68:	bf00      	nop
 8004d6a:	370c      	adds	r7, #12
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d72:	4770      	bx	lr

08004d74 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004d74:	b480      	push	{r7}
 8004d76:	b083      	sub	sp, #12
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004d7c:	bf00      	nop
 8004d7e:	370c      	adds	r7, #12
 8004d80:	46bd      	mov	sp, r7
 8004d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d86:	4770      	bx	lr

08004d88 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8004d88:	b480      	push	{r7}
 8004d8a:	b083      	sub	sp, #12
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8004d90:	bf00      	nop
 8004d92:	370c      	adds	r7, #12
 8004d94:	46bd      	mov	sp, r7
 8004d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9a:	4770      	bx	lr

08004d9c <HAL_TIM_GetActiveChannel>:
  * @brief  Return the TIM Encoder Mode handle state.
  * @param  htim TIM handle
  * @retval Active channel
  */
HAL_TIM_ActiveChannel HAL_TIM_GetActiveChannel(const TIM_HandleTypeDef *htim)
{
 8004d9c:	b480      	push	{r7}
 8004d9e:	b083      	sub	sp, #12
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	6078      	str	r0, [r7, #4]
  return htim->Channel;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	7f1b      	ldrb	r3, [r3, #28]
}
 8004da8:	4618      	mov	r0, r3
 8004daa:	370c      	adds	r7, #12
 8004dac:	46bd      	mov	sp, r7
 8004dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db2:	4770      	bx	lr

08004db4 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8004db4:	b580      	push	{r7, lr}
 8004db6:	b084      	sub	sp, #16
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dc0:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dc6:	687a      	ldr	r2, [r7, #4]
 8004dc8:	429a      	cmp	r2, r3
 8004dca:	d107      	bne.n	8004ddc <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	2201      	movs	r2, #1
 8004dd0:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	2201      	movs	r2, #1
 8004dd6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004dda:	e02a      	b.n	8004e32 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004de0:	687a      	ldr	r2, [r7, #4]
 8004de2:	429a      	cmp	r2, r3
 8004de4:	d107      	bne.n	8004df6 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	2202      	movs	r2, #2
 8004dea:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	2201      	movs	r2, #1
 8004df0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004df4:	e01d      	b.n	8004e32 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dfa:	687a      	ldr	r2, [r7, #4]
 8004dfc:	429a      	cmp	r2, r3
 8004dfe:	d107      	bne.n	8004e10 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	2204      	movs	r2, #4
 8004e04:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	2201      	movs	r2, #1
 8004e0a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004e0e:	e010      	b.n	8004e32 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e14:	687a      	ldr	r2, [r7, #4]
 8004e16:	429a      	cmp	r2, r3
 8004e18:	d107      	bne.n	8004e2a <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	2208      	movs	r2, #8
 8004e1e:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	2201      	movs	r2, #1
 8004e24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004e28:	e003      	b.n	8004e32 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	2201      	movs	r2, #1
 8004e2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8004e32:	68f8      	ldr	r0, [r7, #12]
 8004e34:	f7ff ffa8 	bl	8004d88 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	771a      	strb	r2, [r3, #28]
}
 8004e3e:	bf00      	nop
 8004e40:	3710      	adds	r7, #16
 8004e42:	46bd      	mov	sp, r7
 8004e44:	bd80      	pop	{r7, pc}

08004e46 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8004e46:	b580      	push	{r7, lr}
 8004e48:	b084      	sub	sp, #16
 8004e4a:	af00      	add	r7, sp, #0
 8004e4c:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e52:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e58:	687a      	ldr	r2, [r7, #4]
 8004e5a:	429a      	cmp	r2, r3
 8004e5c:	d10b      	bne.n	8004e76 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	2201      	movs	r2, #1
 8004e62:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	69db      	ldr	r3, [r3, #28]
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d136      	bne.n	8004eda <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	2201      	movs	r2, #1
 8004e70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004e74:	e031      	b.n	8004eda <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e7a:	687a      	ldr	r2, [r7, #4]
 8004e7c:	429a      	cmp	r2, r3
 8004e7e:	d10b      	bne.n	8004e98 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	2202      	movs	r2, #2
 8004e84:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	69db      	ldr	r3, [r3, #28]
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d125      	bne.n	8004eda <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	2201      	movs	r2, #1
 8004e92:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004e96:	e020      	b.n	8004eda <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e9c:	687a      	ldr	r2, [r7, #4]
 8004e9e:	429a      	cmp	r2, r3
 8004ea0:	d10b      	bne.n	8004eba <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	2204      	movs	r2, #4
 8004ea6:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	69db      	ldr	r3, [r3, #28]
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d114      	bne.n	8004eda <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	2201      	movs	r2, #1
 8004eb4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004eb8:	e00f      	b.n	8004eda <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ebe:	687a      	ldr	r2, [r7, #4]
 8004ec0:	429a      	cmp	r2, r3
 8004ec2:	d10a      	bne.n	8004eda <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	2208      	movs	r2, #8
 8004ec8:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	69db      	ldr	r3, [r3, #28]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d103      	bne.n	8004eda <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	2201      	movs	r2, #1
 8004ed6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004eda:	68f8      	ldr	r0, [r7, #12]
 8004edc:	f7ff ff36 	bl	8004d4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	771a      	strb	r2, [r3, #28]
}
 8004ee6:	bf00      	nop
 8004ee8:	3710      	adds	r7, #16
 8004eea:	46bd      	mov	sp, r7
 8004eec:	bd80      	pop	{r7, pc}

08004eee <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004eee:	b580      	push	{r7, lr}
 8004ef0:	b084      	sub	sp, #16
 8004ef2:	af00      	add	r7, sp, #0
 8004ef4:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004efa:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f00:	687a      	ldr	r2, [r7, #4]
 8004f02:	429a      	cmp	r2, r3
 8004f04:	d103      	bne.n	8004f0e <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	2201      	movs	r2, #1
 8004f0a:	771a      	strb	r2, [r3, #28]
 8004f0c:	e019      	b.n	8004f42 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f12:	687a      	ldr	r2, [r7, #4]
 8004f14:	429a      	cmp	r2, r3
 8004f16:	d103      	bne.n	8004f20 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	2202      	movs	r2, #2
 8004f1c:	771a      	strb	r2, [r3, #28]
 8004f1e:	e010      	b.n	8004f42 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f24:	687a      	ldr	r2, [r7, #4]
 8004f26:	429a      	cmp	r2, r3
 8004f28:	d103      	bne.n	8004f32 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	2204      	movs	r2, #4
 8004f2e:	771a      	strb	r2, [r3, #28]
 8004f30:	e007      	b.n	8004f42 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f36:	687a      	ldr	r2, [r7, #4]
 8004f38:	429a      	cmp	r2, r3
 8004f3a:	d102      	bne.n	8004f42 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	2208      	movs	r2, #8
 8004f40:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8004f42:	68f8      	ldr	r0, [r7, #12]
 8004f44:	f7ff ff0c 	bl	8004d60 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	771a      	strb	r2, [r3, #28]
}
 8004f4e:	bf00      	nop
 8004f50:	3710      	adds	r7, #16
 8004f52:	46bd      	mov	sp, r7
 8004f54:	bd80      	pop	{r7, pc}
	...

08004f58 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004f58:	b480      	push	{r7}
 8004f5a:	b085      	sub	sp, #20
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
 8004f60:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	4a40      	ldr	r2, [pc, #256]	; (800506c <TIM_Base_SetConfig+0x114>)
 8004f6c:	4293      	cmp	r3, r2
 8004f6e:	d013      	beq.n	8004f98 <TIM_Base_SetConfig+0x40>
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f76:	d00f      	beq.n	8004f98 <TIM_Base_SetConfig+0x40>
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	4a3d      	ldr	r2, [pc, #244]	; (8005070 <TIM_Base_SetConfig+0x118>)
 8004f7c:	4293      	cmp	r3, r2
 8004f7e:	d00b      	beq.n	8004f98 <TIM_Base_SetConfig+0x40>
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	4a3c      	ldr	r2, [pc, #240]	; (8005074 <TIM_Base_SetConfig+0x11c>)
 8004f84:	4293      	cmp	r3, r2
 8004f86:	d007      	beq.n	8004f98 <TIM_Base_SetConfig+0x40>
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	4a3b      	ldr	r2, [pc, #236]	; (8005078 <TIM_Base_SetConfig+0x120>)
 8004f8c:	4293      	cmp	r3, r2
 8004f8e:	d003      	beq.n	8004f98 <TIM_Base_SetConfig+0x40>
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	4a3a      	ldr	r2, [pc, #232]	; (800507c <TIM_Base_SetConfig+0x124>)
 8004f94:	4293      	cmp	r3, r2
 8004f96:	d108      	bne.n	8004faa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f9e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004fa0:	683b      	ldr	r3, [r7, #0]
 8004fa2:	685b      	ldr	r3, [r3, #4]
 8004fa4:	68fa      	ldr	r2, [r7, #12]
 8004fa6:	4313      	orrs	r3, r2
 8004fa8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	4a2f      	ldr	r2, [pc, #188]	; (800506c <TIM_Base_SetConfig+0x114>)
 8004fae:	4293      	cmp	r3, r2
 8004fb0:	d01f      	beq.n	8004ff2 <TIM_Base_SetConfig+0x9a>
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004fb8:	d01b      	beq.n	8004ff2 <TIM_Base_SetConfig+0x9a>
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	4a2c      	ldr	r2, [pc, #176]	; (8005070 <TIM_Base_SetConfig+0x118>)
 8004fbe:	4293      	cmp	r3, r2
 8004fc0:	d017      	beq.n	8004ff2 <TIM_Base_SetConfig+0x9a>
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	4a2b      	ldr	r2, [pc, #172]	; (8005074 <TIM_Base_SetConfig+0x11c>)
 8004fc6:	4293      	cmp	r3, r2
 8004fc8:	d013      	beq.n	8004ff2 <TIM_Base_SetConfig+0x9a>
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	4a2a      	ldr	r2, [pc, #168]	; (8005078 <TIM_Base_SetConfig+0x120>)
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	d00f      	beq.n	8004ff2 <TIM_Base_SetConfig+0x9a>
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	4a29      	ldr	r2, [pc, #164]	; (800507c <TIM_Base_SetConfig+0x124>)
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	d00b      	beq.n	8004ff2 <TIM_Base_SetConfig+0x9a>
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	4a28      	ldr	r2, [pc, #160]	; (8005080 <TIM_Base_SetConfig+0x128>)
 8004fde:	4293      	cmp	r3, r2
 8004fe0:	d007      	beq.n	8004ff2 <TIM_Base_SetConfig+0x9a>
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	4a27      	ldr	r2, [pc, #156]	; (8005084 <TIM_Base_SetConfig+0x12c>)
 8004fe6:	4293      	cmp	r3, r2
 8004fe8:	d003      	beq.n	8004ff2 <TIM_Base_SetConfig+0x9a>
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	4a26      	ldr	r2, [pc, #152]	; (8005088 <TIM_Base_SetConfig+0x130>)
 8004fee:	4293      	cmp	r3, r2
 8004ff0:	d108      	bne.n	8005004 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ff8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004ffa:	683b      	ldr	r3, [r7, #0]
 8004ffc:	68db      	ldr	r3, [r3, #12]
 8004ffe:	68fa      	ldr	r2, [r7, #12]
 8005000:	4313      	orrs	r3, r2
 8005002:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800500a:	683b      	ldr	r3, [r7, #0]
 800500c:	695b      	ldr	r3, [r3, #20]
 800500e:	4313      	orrs	r3, r2
 8005010:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	68fa      	ldr	r2, [r7, #12]
 8005016:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005018:	683b      	ldr	r3, [r7, #0]
 800501a:	689a      	ldr	r2, [r3, #8]
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	681a      	ldr	r2, [r3, #0]
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	4a10      	ldr	r2, [pc, #64]	; (800506c <TIM_Base_SetConfig+0x114>)
 800502c:	4293      	cmp	r3, r2
 800502e:	d00f      	beq.n	8005050 <TIM_Base_SetConfig+0xf8>
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	4a12      	ldr	r2, [pc, #72]	; (800507c <TIM_Base_SetConfig+0x124>)
 8005034:	4293      	cmp	r3, r2
 8005036:	d00b      	beq.n	8005050 <TIM_Base_SetConfig+0xf8>
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	4a11      	ldr	r2, [pc, #68]	; (8005080 <TIM_Base_SetConfig+0x128>)
 800503c:	4293      	cmp	r3, r2
 800503e:	d007      	beq.n	8005050 <TIM_Base_SetConfig+0xf8>
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	4a10      	ldr	r2, [pc, #64]	; (8005084 <TIM_Base_SetConfig+0x12c>)
 8005044:	4293      	cmp	r3, r2
 8005046:	d003      	beq.n	8005050 <TIM_Base_SetConfig+0xf8>
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	4a0f      	ldr	r2, [pc, #60]	; (8005088 <TIM_Base_SetConfig+0x130>)
 800504c:	4293      	cmp	r3, r2
 800504e:	d103      	bne.n	8005058 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005050:	683b      	ldr	r3, [r7, #0]
 8005052:	691a      	ldr	r2, [r3, #16]
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2201      	movs	r2, #1
 800505c:	615a      	str	r2, [r3, #20]
}
 800505e:	bf00      	nop
 8005060:	3714      	adds	r7, #20
 8005062:	46bd      	mov	sp, r7
 8005064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005068:	4770      	bx	lr
 800506a:	bf00      	nop
 800506c:	40012c00 	.word	0x40012c00
 8005070:	40000400 	.word	0x40000400
 8005074:	40000800 	.word	0x40000800
 8005078:	40000c00 	.word	0x40000c00
 800507c:	40013400 	.word	0x40013400
 8005080:	40014000 	.word	0x40014000
 8005084:	40014400 	.word	0x40014400
 8005088:	40014800 	.word	0x40014800

0800508c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800508c:	b480      	push	{r7}
 800508e:	b087      	sub	sp, #28
 8005090:	af00      	add	r7, sp, #0
 8005092:	6078      	str	r0, [r7, #4]
 8005094:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	6a1b      	ldr	r3, [r3, #32]
 800509a:	f023 0201 	bic.w	r2, r3, #1
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	6a1b      	ldr	r3, [r3, #32]
 80050a6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	685b      	ldr	r3, [r3, #4]
 80050ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	699b      	ldr	r3, [r3, #24]
 80050b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80050ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80050be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	f023 0303 	bic.w	r3, r3, #3
 80050c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	68fa      	ldr	r2, [r7, #12]
 80050ce:	4313      	orrs	r3, r2
 80050d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80050d2:	697b      	ldr	r3, [r7, #20]
 80050d4:	f023 0302 	bic.w	r3, r3, #2
 80050d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80050da:	683b      	ldr	r3, [r7, #0]
 80050dc:	689b      	ldr	r3, [r3, #8]
 80050de:	697a      	ldr	r2, [r7, #20]
 80050e0:	4313      	orrs	r3, r2
 80050e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	4a2c      	ldr	r2, [pc, #176]	; (8005198 <TIM_OC1_SetConfig+0x10c>)
 80050e8:	4293      	cmp	r3, r2
 80050ea:	d00f      	beq.n	800510c <TIM_OC1_SetConfig+0x80>
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	4a2b      	ldr	r2, [pc, #172]	; (800519c <TIM_OC1_SetConfig+0x110>)
 80050f0:	4293      	cmp	r3, r2
 80050f2:	d00b      	beq.n	800510c <TIM_OC1_SetConfig+0x80>
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	4a2a      	ldr	r2, [pc, #168]	; (80051a0 <TIM_OC1_SetConfig+0x114>)
 80050f8:	4293      	cmp	r3, r2
 80050fa:	d007      	beq.n	800510c <TIM_OC1_SetConfig+0x80>
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	4a29      	ldr	r2, [pc, #164]	; (80051a4 <TIM_OC1_SetConfig+0x118>)
 8005100:	4293      	cmp	r3, r2
 8005102:	d003      	beq.n	800510c <TIM_OC1_SetConfig+0x80>
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	4a28      	ldr	r2, [pc, #160]	; (80051a8 <TIM_OC1_SetConfig+0x11c>)
 8005108:	4293      	cmp	r3, r2
 800510a:	d10c      	bne.n	8005126 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800510c:	697b      	ldr	r3, [r7, #20]
 800510e:	f023 0308 	bic.w	r3, r3, #8
 8005112:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005114:	683b      	ldr	r3, [r7, #0]
 8005116:	68db      	ldr	r3, [r3, #12]
 8005118:	697a      	ldr	r2, [r7, #20]
 800511a:	4313      	orrs	r3, r2
 800511c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800511e:	697b      	ldr	r3, [r7, #20]
 8005120:	f023 0304 	bic.w	r3, r3, #4
 8005124:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	4a1b      	ldr	r2, [pc, #108]	; (8005198 <TIM_OC1_SetConfig+0x10c>)
 800512a:	4293      	cmp	r3, r2
 800512c:	d00f      	beq.n	800514e <TIM_OC1_SetConfig+0xc2>
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	4a1a      	ldr	r2, [pc, #104]	; (800519c <TIM_OC1_SetConfig+0x110>)
 8005132:	4293      	cmp	r3, r2
 8005134:	d00b      	beq.n	800514e <TIM_OC1_SetConfig+0xc2>
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	4a19      	ldr	r2, [pc, #100]	; (80051a0 <TIM_OC1_SetConfig+0x114>)
 800513a:	4293      	cmp	r3, r2
 800513c:	d007      	beq.n	800514e <TIM_OC1_SetConfig+0xc2>
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	4a18      	ldr	r2, [pc, #96]	; (80051a4 <TIM_OC1_SetConfig+0x118>)
 8005142:	4293      	cmp	r3, r2
 8005144:	d003      	beq.n	800514e <TIM_OC1_SetConfig+0xc2>
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	4a17      	ldr	r2, [pc, #92]	; (80051a8 <TIM_OC1_SetConfig+0x11c>)
 800514a:	4293      	cmp	r3, r2
 800514c:	d111      	bne.n	8005172 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800514e:	693b      	ldr	r3, [r7, #16]
 8005150:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005154:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005156:	693b      	ldr	r3, [r7, #16]
 8005158:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800515c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	695b      	ldr	r3, [r3, #20]
 8005162:	693a      	ldr	r2, [r7, #16]
 8005164:	4313      	orrs	r3, r2
 8005166:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	699b      	ldr	r3, [r3, #24]
 800516c:	693a      	ldr	r2, [r7, #16]
 800516e:	4313      	orrs	r3, r2
 8005170:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	693a      	ldr	r2, [r7, #16]
 8005176:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	68fa      	ldr	r2, [r7, #12]
 800517c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800517e:	683b      	ldr	r3, [r7, #0]
 8005180:	685a      	ldr	r2, [r3, #4]
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	697a      	ldr	r2, [r7, #20]
 800518a:	621a      	str	r2, [r3, #32]
}
 800518c:	bf00      	nop
 800518e:	371c      	adds	r7, #28
 8005190:	46bd      	mov	sp, r7
 8005192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005196:	4770      	bx	lr
 8005198:	40012c00 	.word	0x40012c00
 800519c:	40013400 	.word	0x40013400
 80051a0:	40014000 	.word	0x40014000
 80051a4:	40014400 	.word	0x40014400
 80051a8:	40014800 	.word	0x40014800

080051ac <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80051ac:	b480      	push	{r7}
 80051ae:	b087      	sub	sp, #28
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
 80051b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	6a1b      	ldr	r3, [r3, #32]
 80051ba:	f023 0210 	bic.w	r2, r3, #16
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	6a1b      	ldr	r3, [r3, #32]
 80051c6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	685b      	ldr	r3, [r3, #4]
 80051cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	699b      	ldr	r3, [r3, #24]
 80051d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80051da:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80051de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80051e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80051e8:	683b      	ldr	r3, [r7, #0]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	021b      	lsls	r3, r3, #8
 80051ee:	68fa      	ldr	r2, [r7, #12]
 80051f0:	4313      	orrs	r3, r2
 80051f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80051f4:	697b      	ldr	r3, [r7, #20]
 80051f6:	f023 0320 	bic.w	r3, r3, #32
 80051fa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80051fc:	683b      	ldr	r3, [r7, #0]
 80051fe:	689b      	ldr	r3, [r3, #8]
 8005200:	011b      	lsls	r3, r3, #4
 8005202:	697a      	ldr	r2, [r7, #20]
 8005204:	4313      	orrs	r3, r2
 8005206:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	4a28      	ldr	r2, [pc, #160]	; (80052ac <TIM_OC2_SetConfig+0x100>)
 800520c:	4293      	cmp	r3, r2
 800520e:	d003      	beq.n	8005218 <TIM_OC2_SetConfig+0x6c>
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	4a27      	ldr	r2, [pc, #156]	; (80052b0 <TIM_OC2_SetConfig+0x104>)
 8005214:	4293      	cmp	r3, r2
 8005216:	d10d      	bne.n	8005234 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005218:	697b      	ldr	r3, [r7, #20]
 800521a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800521e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005220:	683b      	ldr	r3, [r7, #0]
 8005222:	68db      	ldr	r3, [r3, #12]
 8005224:	011b      	lsls	r3, r3, #4
 8005226:	697a      	ldr	r2, [r7, #20]
 8005228:	4313      	orrs	r3, r2
 800522a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800522c:	697b      	ldr	r3, [r7, #20]
 800522e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005232:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	4a1d      	ldr	r2, [pc, #116]	; (80052ac <TIM_OC2_SetConfig+0x100>)
 8005238:	4293      	cmp	r3, r2
 800523a:	d00f      	beq.n	800525c <TIM_OC2_SetConfig+0xb0>
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	4a1c      	ldr	r2, [pc, #112]	; (80052b0 <TIM_OC2_SetConfig+0x104>)
 8005240:	4293      	cmp	r3, r2
 8005242:	d00b      	beq.n	800525c <TIM_OC2_SetConfig+0xb0>
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	4a1b      	ldr	r2, [pc, #108]	; (80052b4 <TIM_OC2_SetConfig+0x108>)
 8005248:	4293      	cmp	r3, r2
 800524a:	d007      	beq.n	800525c <TIM_OC2_SetConfig+0xb0>
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	4a1a      	ldr	r2, [pc, #104]	; (80052b8 <TIM_OC2_SetConfig+0x10c>)
 8005250:	4293      	cmp	r3, r2
 8005252:	d003      	beq.n	800525c <TIM_OC2_SetConfig+0xb0>
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	4a19      	ldr	r2, [pc, #100]	; (80052bc <TIM_OC2_SetConfig+0x110>)
 8005258:	4293      	cmp	r3, r2
 800525a:	d113      	bne.n	8005284 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800525c:	693b      	ldr	r3, [r7, #16]
 800525e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005262:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005264:	693b      	ldr	r3, [r7, #16]
 8005266:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800526a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800526c:	683b      	ldr	r3, [r7, #0]
 800526e:	695b      	ldr	r3, [r3, #20]
 8005270:	009b      	lsls	r3, r3, #2
 8005272:	693a      	ldr	r2, [r7, #16]
 8005274:	4313      	orrs	r3, r2
 8005276:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005278:	683b      	ldr	r3, [r7, #0]
 800527a:	699b      	ldr	r3, [r3, #24]
 800527c:	009b      	lsls	r3, r3, #2
 800527e:	693a      	ldr	r2, [r7, #16]
 8005280:	4313      	orrs	r3, r2
 8005282:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	693a      	ldr	r2, [r7, #16]
 8005288:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	68fa      	ldr	r2, [r7, #12]
 800528e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005290:	683b      	ldr	r3, [r7, #0]
 8005292:	685a      	ldr	r2, [r3, #4]
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	697a      	ldr	r2, [r7, #20]
 800529c:	621a      	str	r2, [r3, #32]
}
 800529e:	bf00      	nop
 80052a0:	371c      	adds	r7, #28
 80052a2:	46bd      	mov	sp, r7
 80052a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a8:	4770      	bx	lr
 80052aa:	bf00      	nop
 80052ac:	40012c00 	.word	0x40012c00
 80052b0:	40013400 	.word	0x40013400
 80052b4:	40014000 	.word	0x40014000
 80052b8:	40014400 	.word	0x40014400
 80052bc:	40014800 	.word	0x40014800

080052c0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80052c0:	b480      	push	{r7}
 80052c2:	b087      	sub	sp, #28
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	6078      	str	r0, [r7, #4]
 80052c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	6a1b      	ldr	r3, [r3, #32]
 80052ce:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6a1b      	ldr	r3, [r3, #32]
 80052da:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	685b      	ldr	r3, [r3, #4]
 80052e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	69db      	ldr	r3, [r3, #28]
 80052e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80052ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	f023 0303 	bic.w	r3, r3, #3
 80052fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80052fc:	683b      	ldr	r3, [r7, #0]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	68fa      	ldr	r2, [r7, #12]
 8005302:	4313      	orrs	r3, r2
 8005304:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005306:	697b      	ldr	r3, [r7, #20]
 8005308:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800530c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800530e:	683b      	ldr	r3, [r7, #0]
 8005310:	689b      	ldr	r3, [r3, #8]
 8005312:	021b      	lsls	r3, r3, #8
 8005314:	697a      	ldr	r2, [r7, #20]
 8005316:	4313      	orrs	r3, r2
 8005318:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	4a27      	ldr	r2, [pc, #156]	; (80053bc <TIM_OC3_SetConfig+0xfc>)
 800531e:	4293      	cmp	r3, r2
 8005320:	d003      	beq.n	800532a <TIM_OC3_SetConfig+0x6a>
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	4a26      	ldr	r2, [pc, #152]	; (80053c0 <TIM_OC3_SetConfig+0x100>)
 8005326:	4293      	cmp	r3, r2
 8005328:	d10d      	bne.n	8005346 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800532a:	697b      	ldr	r3, [r7, #20]
 800532c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005330:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005332:	683b      	ldr	r3, [r7, #0]
 8005334:	68db      	ldr	r3, [r3, #12]
 8005336:	021b      	lsls	r3, r3, #8
 8005338:	697a      	ldr	r2, [r7, #20]
 800533a:	4313      	orrs	r3, r2
 800533c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800533e:	697b      	ldr	r3, [r7, #20]
 8005340:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005344:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	4a1c      	ldr	r2, [pc, #112]	; (80053bc <TIM_OC3_SetConfig+0xfc>)
 800534a:	4293      	cmp	r3, r2
 800534c:	d00f      	beq.n	800536e <TIM_OC3_SetConfig+0xae>
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	4a1b      	ldr	r2, [pc, #108]	; (80053c0 <TIM_OC3_SetConfig+0x100>)
 8005352:	4293      	cmp	r3, r2
 8005354:	d00b      	beq.n	800536e <TIM_OC3_SetConfig+0xae>
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	4a1a      	ldr	r2, [pc, #104]	; (80053c4 <TIM_OC3_SetConfig+0x104>)
 800535a:	4293      	cmp	r3, r2
 800535c:	d007      	beq.n	800536e <TIM_OC3_SetConfig+0xae>
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	4a19      	ldr	r2, [pc, #100]	; (80053c8 <TIM_OC3_SetConfig+0x108>)
 8005362:	4293      	cmp	r3, r2
 8005364:	d003      	beq.n	800536e <TIM_OC3_SetConfig+0xae>
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	4a18      	ldr	r2, [pc, #96]	; (80053cc <TIM_OC3_SetConfig+0x10c>)
 800536a:	4293      	cmp	r3, r2
 800536c:	d113      	bne.n	8005396 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800536e:	693b      	ldr	r3, [r7, #16]
 8005370:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005374:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005376:	693b      	ldr	r3, [r7, #16]
 8005378:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800537c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800537e:	683b      	ldr	r3, [r7, #0]
 8005380:	695b      	ldr	r3, [r3, #20]
 8005382:	011b      	lsls	r3, r3, #4
 8005384:	693a      	ldr	r2, [r7, #16]
 8005386:	4313      	orrs	r3, r2
 8005388:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800538a:	683b      	ldr	r3, [r7, #0]
 800538c:	699b      	ldr	r3, [r3, #24]
 800538e:	011b      	lsls	r3, r3, #4
 8005390:	693a      	ldr	r2, [r7, #16]
 8005392:	4313      	orrs	r3, r2
 8005394:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	693a      	ldr	r2, [r7, #16]
 800539a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	68fa      	ldr	r2, [r7, #12]
 80053a0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80053a2:	683b      	ldr	r3, [r7, #0]
 80053a4:	685a      	ldr	r2, [r3, #4]
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	697a      	ldr	r2, [r7, #20]
 80053ae:	621a      	str	r2, [r3, #32]
}
 80053b0:	bf00      	nop
 80053b2:	371c      	adds	r7, #28
 80053b4:	46bd      	mov	sp, r7
 80053b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ba:	4770      	bx	lr
 80053bc:	40012c00 	.word	0x40012c00
 80053c0:	40013400 	.word	0x40013400
 80053c4:	40014000 	.word	0x40014000
 80053c8:	40014400 	.word	0x40014400
 80053cc:	40014800 	.word	0x40014800

080053d0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80053d0:	b480      	push	{r7}
 80053d2:	b087      	sub	sp, #28
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6078      	str	r0, [r7, #4]
 80053d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	6a1b      	ldr	r3, [r3, #32]
 80053de:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	6a1b      	ldr	r3, [r3, #32]
 80053ea:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	685b      	ldr	r3, [r3, #4]
 80053f0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	69db      	ldr	r3, [r3, #28]
 80053f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80053fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005402:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800540a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800540c:	683b      	ldr	r3, [r7, #0]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	021b      	lsls	r3, r3, #8
 8005412:	68fa      	ldr	r2, [r7, #12]
 8005414:	4313      	orrs	r3, r2
 8005416:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005418:	693b      	ldr	r3, [r7, #16]
 800541a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800541e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005420:	683b      	ldr	r3, [r7, #0]
 8005422:	689b      	ldr	r3, [r3, #8]
 8005424:	031b      	lsls	r3, r3, #12
 8005426:	693a      	ldr	r2, [r7, #16]
 8005428:	4313      	orrs	r3, r2
 800542a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	4a18      	ldr	r2, [pc, #96]	; (8005490 <TIM_OC4_SetConfig+0xc0>)
 8005430:	4293      	cmp	r3, r2
 8005432:	d00f      	beq.n	8005454 <TIM_OC4_SetConfig+0x84>
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	4a17      	ldr	r2, [pc, #92]	; (8005494 <TIM_OC4_SetConfig+0xc4>)
 8005438:	4293      	cmp	r3, r2
 800543a:	d00b      	beq.n	8005454 <TIM_OC4_SetConfig+0x84>
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	4a16      	ldr	r2, [pc, #88]	; (8005498 <TIM_OC4_SetConfig+0xc8>)
 8005440:	4293      	cmp	r3, r2
 8005442:	d007      	beq.n	8005454 <TIM_OC4_SetConfig+0x84>
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	4a15      	ldr	r2, [pc, #84]	; (800549c <TIM_OC4_SetConfig+0xcc>)
 8005448:	4293      	cmp	r3, r2
 800544a:	d003      	beq.n	8005454 <TIM_OC4_SetConfig+0x84>
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	4a14      	ldr	r2, [pc, #80]	; (80054a0 <TIM_OC4_SetConfig+0xd0>)
 8005450:	4293      	cmp	r3, r2
 8005452:	d109      	bne.n	8005468 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005454:	697b      	ldr	r3, [r7, #20]
 8005456:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800545a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800545c:	683b      	ldr	r3, [r7, #0]
 800545e:	695b      	ldr	r3, [r3, #20]
 8005460:	019b      	lsls	r3, r3, #6
 8005462:	697a      	ldr	r2, [r7, #20]
 8005464:	4313      	orrs	r3, r2
 8005466:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	697a      	ldr	r2, [r7, #20]
 800546c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	68fa      	ldr	r2, [r7, #12]
 8005472:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005474:	683b      	ldr	r3, [r7, #0]
 8005476:	685a      	ldr	r2, [r3, #4]
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	693a      	ldr	r2, [r7, #16]
 8005480:	621a      	str	r2, [r3, #32]
}
 8005482:	bf00      	nop
 8005484:	371c      	adds	r7, #28
 8005486:	46bd      	mov	sp, r7
 8005488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800548c:	4770      	bx	lr
 800548e:	bf00      	nop
 8005490:	40012c00 	.word	0x40012c00
 8005494:	40013400 	.word	0x40013400
 8005498:	40014000 	.word	0x40014000
 800549c:	40014400 	.word	0x40014400
 80054a0:	40014800 	.word	0x40014800

080054a4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80054a4:	b480      	push	{r7}
 80054a6:	b087      	sub	sp, #28
 80054a8:	af00      	add	r7, sp, #0
 80054aa:	6078      	str	r0, [r7, #4]
 80054ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	6a1b      	ldr	r3, [r3, #32]
 80054b2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6a1b      	ldr	r3, [r3, #32]
 80054be:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	685b      	ldr	r3, [r3, #4]
 80054c4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80054d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80054d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80054d8:	683b      	ldr	r3, [r7, #0]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	68fa      	ldr	r2, [r7, #12]
 80054de:	4313      	orrs	r3, r2
 80054e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80054e2:	693b      	ldr	r3, [r7, #16]
 80054e4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80054e8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80054ea:	683b      	ldr	r3, [r7, #0]
 80054ec:	689b      	ldr	r3, [r3, #8]
 80054ee:	041b      	lsls	r3, r3, #16
 80054f0:	693a      	ldr	r2, [r7, #16]
 80054f2:	4313      	orrs	r3, r2
 80054f4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	4a17      	ldr	r2, [pc, #92]	; (8005558 <TIM_OC5_SetConfig+0xb4>)
 80054fa:	4293      	cmp	r3, r2
 80054fc:	d00f      	beq.n	800551e <TIM_OC5_SetConfig+0x7a>
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	4a16      	ldr	r2, [pc, #88]	; (800555c <TIM_OC5_SetConfig+0xb8>)
 8005502:	4293      	cmp	r3, r2
 8005504:	d00b      	beq.n	800551e <TIM_OC5_SetConfig+0x7a>
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	4a15      	ldr	r2, [pc, #84]	; (8005560 <TIM_OC5_SetConfig+0xbc>)
 800550a:	4293      	cmp	r3, r2
 800550c:	d007      	beq.n	800551e <TIM_OC5_SetConfig+0x7a>
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	4a14      	ldr	r2, [pc, #80]	; (8005564 <TIM_OC5_SetConfig+0xc0>)
 8005512:	4293      	cmp	r3, r2
 8005514:	d003      	beq.n	800551e <TIM_OC5_SetConfig+0x7a>
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	4a13      	ldr	r2, [pc, #76]	; (8005568 <TIM_OC5_SetConfig+0xc4>)
 800551a:	4293      	cmp	r3, r2
 800551c:	d109      	bne.n	8005532 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800551e:	697b      	ldr	r3, [r7, #20]
 8005520:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005524:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005526:	683b      	ldr	r3, [r7, #0]
 8005528:	695b      	ldr	r3, [r3, #20]
 800552a:	021b      	lsls	r3, r3, #8
 800552c:	697a      	ldr	r2, [r7, #20]
 800552e:	4313      	orrs	r3, r2
 8005530:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	697a      	ldr	r2, [r7, #20]
 8005536:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	68fa      	ldr	r2, [r7, #12]
 800553c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800553e:	683b      	ldr	r3, [r7, #0]
 8005540:	685a      	ldr	r2, [r3, #4]
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	693a      	ldr	r2, [r7, #16]
 800554a:	621a      	str	r2, [r3, #32]
}
 800554c:	bf00      	nop
 800554e:	371c      	adds	r7, #28
 8005550:	46bd      	mov	sp, r7
 8005552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005556:	4770      	bx	lr
 8005558:	40012c00 	.word	0x40012c00
 800555c:	40013400 	.word	0x40013400
 8005560:	40014000 	.word	0x40014000
 8005564:	40014400 	.word	0x40014400
 8005568:	40014800 	.word	0x40014800

0800556c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800556c:	b480      	push	{r7}
 800556e:	b087      	sub	sp, #28
 8005570:	af00      	add	r7, sp, #0
 8005572:	6078      	str	r0, [r7, #4]
 8005574:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	6a1b      	ldr	r3, [r3, #32]
 800557a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	6a1b      	ldr	r3, [r3, #32]
 8005586:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	685b      	ldr	r3, [r3, #4]
 800558c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005592:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800559a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800559e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80055a0:	683b      	ldr	r3, [r7, #0]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	021b      	lsls	r3, r3, #8
 80055a6:	68fa      	ldr	r2, [r7, #12]
 80055a8:	4313      	orrs	r3, r2
 80055aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80055ac:	693b      	ldr	r3, [r7, #16]
 80055ae:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80055b2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80055b4:	683b      	ldr	r3, [r7, #0]
 80055b6:	689b      	ldr	r3, [r3, #8]
 80055b8:	051b      	lsls	r3, r3, #20
 80055ba:	693a      	ldr	r2, [r7, #16]
 80055bc:	4313      	orrs	r3, r2
 80055be:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	4a18      	ldr	r2, [pc, #96]	; (8005624 <TIM_OC6_SetConfig+0xb8>)
 80055c4:	4293      	cmp	r3, r2
 80055c6:	d00f      	beq.n	80055e8 <TIM_OC6_SetConfig+0x7c>
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	4a17      	ldr	r2, [pc, #92]	; (8005628 <TIM_OC6_SetConfig+0xbc>)
 80055cc:	4293      	cmp	r3, r2
 80055ce:	d00b      	beq.n	80055e8 <TIM_OC6_SetConfig+0x7c>
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	4a16      	ldr	r2, [pc, #88]	; (800562c <TIM_OC6_SetConfig+0xc0>)
 80055d4:	4293      	cmp	r3, r2
 80055d6:	d007      	beq.n	80055e8 <TIM_OC6_SetConfig+0x7c>
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	4a15      	ldr	r2, [pc, #84]	; (8005630 <TIM_OC6_SetConfig+0xc4>)
 80055dc:	4293      	cmp	r3, r2
 80055de:	d003      	beq.n	80055e8 <TIM_OC6_SetConfig+0x7c>
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	4a14      	ldr	r2, [pc, #80]	; (8005634 <TIM_OC6_SetConfig+0xc8>)
 80055e4:	4293      	cmp	r3, r2
 80055e6:	d109      	bne.n	80055fc <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80055e8:	697b      	ldr	r3, [r7, #20]
 80055ea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80055ee:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80055f0:	683b      	ldr	r3, [r7, #0]
 80055f2:	695b      	ldr	r3, [r3, #20]
 80055f4:	029b      	lsls	r3, r3, #10
 80055f6:	697a      	ldr	r2, [r7, #20]
 80055f8:	4313      	orrs	r3, r2
 80055fa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	697a      	ldr	r2, [r7, #20]
 8005600:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	68fa      	ldr	r2, [r7, #12]
 8005606:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005608:	683b      	ldr	r3, [r7, #0]
 800560a:	685a      	ldr	r2, [r3, #4]
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	693a      	ldr	r2, [r7, #16]
 8005614:	621a      	str	r2, [r3, #32]
}
 8005616:	bf00      	nop
 8005618:	371c      	adds	r7, #28
 800561a:	46bd      	mov	sp, r7
 800561c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005620:	4770      	bx	lr
 8005622:	bf00      	nop
 8005624:	40012c00 	.word	0x40012c00
 8005628:	40013400 	.word	0x40013400
 800562c:	40014000 	.word	0x40014000
 8005630:	40014400 	.word	0x40014400
 8005634:	40014800 	.word	0x40014800

08005638 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8005638:	b580      	push	{r7, lr}
 800563a:	b086      	sub	sp, #24
 800563c:	af00      	add	r7, sp, #0
 800563e:	6078      	str	r0, [r7, #4]
 8005640:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005642:	2300      	movs	r3, #0
 8005644:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	689b      	ldr	r3, [r3, #8]
 800564c:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800564e:	693b      	ldr	r3, [r7, #16]
 8005650:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005654:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8005656:	683b      	ldr	r3, [r7, #0]
 8005658:	685b      	ldr	r3, [r3, #4]
 800565a:	693a      	ldr	r2, [r7, #16]
 800565c:	4313      	orrs	r3, r2
 800565e:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8005660:	693b      	ldr	r3, [r7, #16]
 8005662:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005666:	f023 0307 	bic.w	r3, r3, #7
 800566a:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800566c:	683b      	ldr	r3, [r7, #0]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	693a      	ldr	r2, [r7, #16]
 8005672:	4313      	orrs	r3, r2
 8005674:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	693a      	ldr	r2, [r7, #16]
 800567c:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800567e:	683b      	ldr	r3, [r7, #0]
 8005680:	685b      	ldr	r3, [r3, #4]
 8005682:	2b70      	cmp	r3, #112	; 0x70
 8005684:	d01a      	beq.n	80056bc <TIM_SlaveTimer_SetConfig+0x84>
 8005686:	2b70      	cmp	r3, #112	; 0x70
 8005688:	d860      	bhi.n	800574c <TIM_SlaveTimer_SetConfig+0x114>
 800568a:	2b60      	cmp	r3, #96	; 0x60
 800568c:	d054      	beq.n	8005738 <TIM_SlaveTimer_SetConfig+0x100>
 800568e:	2b60      	cmp	r3, #96	; 0x60
 8005690:	d85c      	bhi.n	800574c <TIM_SlaveTimer_SetConfig+0x114>
 8005692:	2b50      	cmp	r3, #80	; 0x50
 8005694:	d046      	beq.n	8005724 <TIM_SlaveTimer_SetConfig+0xec>
 8005696:	2b50      	cmp	r3, #80	; 0x50
 8005698:	d858      	bhi.n	800574c <TIM_SlaveTimer_SetConfig+0x114>
 800569a:	2b40      	cmp	r3, #64	; 0x40
 800569c:	d019      	beq.n	80056d2 <TIM_SlaveTimer_SetConfig+0x9a>
 800569e:	2b40      	cmp	r3, #64	; 0x40
 80056a0:	d854      	bhi.n	800574c <TIM_SlaveTimer_SetConfig+0x114>
 80056a2:	2b30      	cmp	r3, #48	; 0x30
 80056a4:	d055      	beq.n	8005752 <TIM_SlaveTimer_SetConfig+0x11a>
 80056a6:	2b30      	cmp	r3, #48	; 0x30
 80056a8:	d850      	bhi.n	800574c <TIM_SlaveTimer_SetConfig+0x114>
 80056aa:	2b20      	cmp	r3, #32
 80056ac:	d051      	beq.n	8005752 <TIM_SlaveTimer_SetConfig+0x11a>
 80056ae:	2b20      	cmp	r3, #32
 80056b0:	d84c      	bhi.n	800574c <TIM_SlaveTimer_SetConfig+0x114>
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d04d      	beq.n	8005752 <TIM_SlaveTimer_SetConfig+0x11a>
 80056b6:	2b10      	cmp	r3, #16
 80056b8:	d04b      	beq.n	8005752 <TIM_SlaveTimer_SetConfig+0x11a>
 80056ba:	e047      	b.n	800574c <TIM_SlaveTimer_SetConfig+0x114>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	6818      	ldr	r0, [r3, #0]
 80056c0:	683b      	ldr	r3, [r7, #0]
 80056c2:	68d9      	ldr	r1, [r3, #12]
 80056c4:	683b      	ldr	r3, [r7, #0]
 80056c6:	689a      	ldr	r2, [r3, #8]
 80056c8:	683b      	ldr	r3, [r7, #0]
 80056ca:	691b      	ldr	r3, [r3, #16]
 80056cc:	f000 f9e6 	bl	8005a9c <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 80056d0:	e040      	b.n	8005754 <TIM_SlaveTimer_SetConfig+0x11c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 80056d2:	683b      	ldr	r3, [r7, #0]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	2b05      	cmp	r3, #5
 80056d8:	d101      	bne.n	80056de <TIM_SlaveTimer_SetConfig+0xa6>
      {
        return HAL_ERROR;
 80056da:	2301      	movs	r3, #1
 80056dc:	e03b      	b.n	8005756 <TIM_SlaveTimer_SetConfig+0x11e>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	6a1b      	ldr	r3, [r3, #32]
 80056e4:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	6a1a      	ldr	r2, [r3, #32]
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f022 0201 	bic.w	r2, r2, #1
 80056f4:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	699b      	ldr	r3, [r3, #24]
 80056fc:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80056fe:	68bb      	ldr	r3, [r7, #8]
 8005700:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005704:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8005706:	683b      	ldr	r3, [r7, #0]
 8005708:	691b      	ldr	r3, [r3, #16]
 800570a:	011b      	lsls	r3, r3, #4
 800570c:	68ba      	ldr	r2, [r7, #8]
 800570e:	4313      	orrs	r3, r2
 8005710:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	68ba      	ldr	r2, [r7, #8]
 8005718:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	68fa      	ldr	r2, [r7, #12]
 8005720:	621a      	str	r2, [r3, #32]
      break;
 8005722:	e017      	b.n	8005754 <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	6818      	ldr	r0, [r3, #0]
 8005728:	683b      	ldr	r3, [r7, #0]
 800572a:	6899      	ldr	r1, [r3, #8]
 800572c:	683b      	ldr	r3, [r7, #0]
 800572e:	691b      	ldr	r3, [r3, #16]
 8005730:	461a      	mov	r2, r3
 8005732:	f000 f883 	bl	800583c <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8005736:	e00d      	b.n	8005754 <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	6818      	ldr	r0, [r3, #0]
 800573c:	683b      	ldr	r3, [r7, #0]
 800573e:	6899      	ldr	r1, [r3, #8]
 8005740:	683b      	ldr	r3, [r7, #0]
 8005742:	691b      	ldr	r3, [r3, #16]
 8005744:	461a      	mov	r2, r3
 8005746:	f000 f8e5 	bl	8005914 <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 800574a:	e003      	b.n	8005754 <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 800574c:	2301      	movs	r3, #1
 800574e:	75fb      	strb	r3, [r7, #23]
      break;
 8005750:	e000      	b.n	8005754 <TIM_SlaveTimer_SetConfig+0x11c>
      break;
 8005752:	bf00      	nop
  }

  return status;
 8005754:	7dfb      	ldrb	r3, [r7, #23]
}
 8005756:	4618      	mov	r0, r3
 8005758:	3718      	adds	r7, #24
 800575a:	46bd      	mov	sp, r7
 800575c:	bd80      	pop	{r7, pc}
	...

08005760 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005760:	b480      	push	{r7}
 8005762:	b087      	sub	sp, #28
 8005764:	af00      	add	r7, sp, #0
 8005766:	60f8      	str	r0, [r7, #12]
 8005768:	60b9      	str	r1, [r7, #8]
 800576a:	607a      	str	r2, [r7, #4]
 800576c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	6a1b      	ldr	r3, [r3, #32]
 8005772:	f023 0201 	bic.w	r2, r3, #1
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	699b      	ldr	r3, [r3, #24]
 800577e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	6a1b      	ldr	r3, [r3, #32]
 8005784:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	4a26      	ldr	r2, [pc, #152]	; (8005824 <TIM_TI1_SetConfig+0xc4>)
 800578a:	4293      	cmp	r3, r2
 800578c:	d017      	beq.n	80057be <TIM_TI1_SetConfig+0x5e>
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005794:	d013      	beq.n	80057be <TIM_TI1_SetConfig+0x5e>
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	4a23      	ldr	r2, [pc, #140]	; (8005828 <TIM_TI1_SetConfig+0xc8>)
 800579a:	4293      	cmp	r3, r2
 800579c:	d00f      	beq.n	80057be <TIM_TI1_SetConfig+0x5e>
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	4a22      	ldr	r2, [pc, #136]	; (800582c <TIM_TI1_SetConfig+0xcc>)
 80057a2:	4293      	cmp	r3, r2
 80057a4:	d00b      	beq.n	80057be <TIM_TI1_SetConfig+0x5e>
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	4a21      	ldr	r2, [pc, #132]	; (8005830 <TIM_TI1_SetConfig+0xd0>)
 80057aa:	4293      	cmp	r3, r2
 80057ac:	d007      	beq.n	80057be <TIM_TI1_SetConfig+0x5e>
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	4a20      	ldr	r2, [pc, #128]	; (8005834 <TIM_TI1_SetConfig+0xd4>)
 80057b2:	4293      	cmp	r3, r2
 80057b4:	d003      	beq.n	80057be <TIM_TI1_SetConfig+0x5e>
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	4a1f      	ldr	r2, [pc, #124]	; (8005838 <TIM_TI1_SetConfig+0xd8>)
 80057ba:	4293      	cmp	r3, r2
 80057bc:	d101      	bne.n	80057c2 <TIM_TI1_SetConfig+0x62>
 80057be:	2301      	movs	r3, #1
 80057c0:	e000      	b.n	80057c4 <TIM_TI1_SetConfig+0x64>
 80057c2:	2300      	movs	r3, #0
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d008      	beq.n	80057da <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80057c8:	697b      	ldr	r3, [r7, #20]
 80057ca:	f023 0303 	bic.w	r3, r3, #3
 80057ce:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80057d0:	697a      	ldr	r2, [r7, #20]
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	4313      	orrs	r3, r2
 80057d6:	617b      	str	r3, [r7, #20]
 80057d8:	e003      	b.n	80057e2 <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80057da:	697b      	ldr	r3, [r7, #20]
 80057dc:	f043 0301 	orr.w	r3, r3, #1
 80057e0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80057e2:	697b      	ldr	r3, [r7, #20]
 80057e4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80057e8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80057ea:	683b      	ldr	r3, [r7, #0]
 80057ec:	011b      	lsls	r3, r3, #4
 80057ee:	b2db      	uxtb	r3, r3
 80057f0:	697a      	ldr	r2, [r7, #20]
 80057f2:	4313      	orrs	r3, r2
 80057f4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80057f6:	693b      	ldr	r3, [r7, #16]
 80057f8:	f023 030a 	bic.w	r3, r3, #10
 80057fc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80057fe:	68bb      	ldr	r3, [r7, #8]
 8005800:	f003 030a 	and.w	r3, r3, #10
 8005804:	693a      	ldr	r2, [r7, #16]
 8005806:	4313      	orrs	r3, r2
 8005808:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	697a      	ldr	r2, [r7, #20]
 800580e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	693a      	ldr	r2, [r7, #16]
 8005814:	621a      	str	r2, [r3, #32]
}
 8005816:	bf00      	nop
 8005818:	371c      	adds	r7, #28
 800581a:	46bd      	mov	sp, r7
 800581c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005820:	4770      	bx	lr
 8005822:	bf00      	nop
 8005824:	40012c00 	.word	0x40012c00
 8005828:	40000400 	.word	0x40000400
 800582c:	40000800 	.word	0x40000800
 8005830:	40000c00 	.word	0x40000c00
 8005834:	40013400 	.word	0x40013400
 8005838:	40014000 	.word	0x40014000

0800583c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800583c:	b480      	push	{r7}
 800583e:	b087      	sub	sp, #28
 8005840:	af00      	add	r7, sp, #0
 8005842:	60f8      	str	r0, [r7, #12]
 8005844:	60b9      	str	r1, [r7, #8]
 8005846:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	6a1b      	ldr	r3, [r3, #32]
 800584c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	6a1b      	ldr	r3, [r3, #32]
 8005852:	f023 0201 	bic.w	r2, r3, #1
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	699b      	ldr	r3, [r3, #24]
 800585e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005860:	693b      	ldr	r3, [r7, #16]
 8005862:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005866:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	011b      	lsls	r3, r3, #4
 800586c:	693a      	ldr	r2, [r7, #16]
 800586e:	4313      	orrs	r3, r2
 8005870:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005872:	697b      	ldr	r3, [r7, #20]
 8005874:	f023 030a 	bic.w	r3, r3, #10
 8005878:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800587a:	697a      	ldr	r2, [r7, #20]
 800587c:	68bb      	ldr	r3, [r7, #8]
 800587e:	4313      	orrs	r3, r2
 8005880:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	693a      	ldr	r2, [r7, #16]
 8005886:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	697a      	ldr	r2, [r7, #20]
 800588c:	621a      	str	r2, [r3, #32]
}
 800588e:	bf00      	nop
 8005890:	371c      	adds	r7, #28
 8005892:	46bd      	mov	sp, r7
 8005894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005898:	4770      	bx	lr

0800589a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800589a:	b480      	push	{r7}
 800589c:	b087      	sub	sp, #28
 800589e:	af00      	add	r7, sp, #0
 80058a0:	60f8      	str	r0, [r7, #12]
 80058a2:	60b9      	str	r1, [r7, #8]
 80058a4:	607a      	str	r2, [r7, #4]
 80058a6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	6a1b      	ldr	r3, [r3, #32]
 80058ac:	f023 0210 	bic.w	r2, r3, #16
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	699b      	ldr	r3, [r3, #24]
 80058b8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	6a1b      	ldr	r3, [r3, #32]
 80058be:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80058c0:	697b      	ldr	r3, [r7, #20]
 80058c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80058c6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	021b      	lsls	r3, r3, #8
 80058cc:	697a      	ldr	r2, [r7, #20]
 80058ce:	4313      	orrs	r3, r2
 80058d0:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80058d2:	697b      	ldr	r3, [r7, #20]
 80058d4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80058d8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80058da:	683b      	ldr	r3, [r7, #0]
 80058dc:	031b      	lsls	r3, r3, #12
 80058de:	b29b      	uxth	r3, r3
 80058e0:	697a      	ldr	r2, [r7, #20]
 80058e2:	4313      	orrs	r3, r2
 80058e4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80058e6:	693b      	ldr	r3, [r7, #16]
 80058e8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80058ec:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80058ee:	68bb      	ldr	r3, [r7, #8]
 80058f0:	011b      	lsls	r3, r3, #4
 80058f2:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80058f6:	693a      	ldr	r2, [r7, #16]
 80058f8:	4313      	orrs	r3, r2
 80058fa:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	697a      	ldr	r2, [r7, #20]
 8005900:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	693a      	ldr	r2, [r7, #16]
 8005906:	621a      	str	r2, [r3, #32]
}
 8005908:	bf00      	nop
 800590a:	371c      	adds	r7, #28
 800590c:	46bd      	mov	sp, r7
 800590e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005912:	4770      	bx	lr

08005914 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005914:	b480      	push	{r7}
 8005916:	b087      	sub	sp, #28
 8005918:	af00      	add	r7, sp, #0
 800591a:	60f8      	str	r0, [r7, #12]
 800591c:	60b9      	str	r1, [r7, #8]
 800591e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	6a1b      	ldr	r3, [r3, #32]
 8005924:	f023 0210 	bic.w	r2, r3, #16
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	699b      	ldr	r3, [r3, #24]
 8005930:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	6a1b      	ldr	r3, [r3, #32]
 8005936:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005938:	697b      	ldr	r3, [r7, #20]
 800593a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800593e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	031b      	lsls	r3, r3, #12
 8005944:	697a      	ldr	r2, [r7, #20]
 8005946:	4313      	orrs	r3, r2
 8005948:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800594a:	693b      	ldr	r3, [r7, #16]
 800594c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005950:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005952:	68bb      	ldr	r3, [r7, #8]
 8005954:	011b      	lsls	r3, r3, #4
 8005956:	693a      	ldr	r2, [r7, #16]
 8005958:	4313      	orrs	r3, r2
 800595a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	697a      	ldr	r2, [r7, #20]
 8005960:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	693a      	ldr	r2, [r7, #16]
 8005966:	621a      	str	r2, [r3, #32]
}
 8005968:	bf00      	nop
 800596a:	371c      	adds	r7, #28
 800596c:	46bd      	mov	sp, r7
 800596e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005972:	4770      	bx	lr

08005974 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005974:	b480      	push	{r7}
 8005976:	b087      	sub	sp, #28
 8005978:	af00      	add	r7, sp, #0
 800597a:	60f8      	str	r0, [r7, #12]
 800597c:	60b9      	str	r1, [r7, #8]
 800597e:	607a      	str	r2, [r7, #4]
 8005980:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	6a1b      	ldr	r3, [r3, #32]
 8005986:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	69db      	ldr	r3, [r3, #28]
 8005992:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	6a1b      	ldr	r3, [r3, #32]
 8005998:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800599a:	697b      	ldr	r3, [r7, #20]
 800599c:	f023 0303 	bic.w	r3, r3, #3
 80059a0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80059a2:	697a      	ldr	r2, [r7, #20]
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	4313      	orrs	r3, r2
 80059a8:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80059aa:	697b      	ldr	r3, [r7, #20]
 80059ac:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80059b0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80059b2:	683b      	ldr	r3, [r7, #0]
 80059b4:	011b      	lsls	r3, r3, #4
 80059b6:	b2db      	uxtb	r3, r3
 80059b8:	697a      	ldr	r2, [r7, #20]
 80059ba:	4313      	orrs	r3, r2
 80059bc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80059be:	693b      	ldr	r3, [r7, #16]
 80059c0:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80059c4:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80059c6:	68bb      	ldr	r3, [r7, #8]
 80059c8:	021b      	lsls	r3, r3, #8
 80059ca:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80059ce:	693a      	ldr	r2, [r7, #16]
 80059d0:	4313      	orrs	r3, r2
 80059d2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	697a      	ldr	r2, [r7, #20]
 80059d8:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	693a      	ldr	r2, [r7, #16]
 80059de:	621a      	str	r2, [r3, #32]
}
 80059e0:	bf00      	nop
 80059e2:	371c      	adds	r7, #28
 80059e4:	46bd      	mov	sp, r7
 80059e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ea:	4770      	bx	lr

080059ec <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80059ec:	b480      	push	{r7}
 80059ee:	b087      	sub	sp, #28
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	60f8      	str	r0, [r7, #12]
 80059f4:	60b9      	str	r1, [r7, #8]
 80059f6:	607a      	str	r2, [r7, #4]
 80059f8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	6a1b      	ldr	r3, [r3, #32]
 80059fe:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	69db      	ldr	r3, [r3, #28]
 8005a0a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	6a1b      	ldr	r3, [r3, #32]
 8005a10:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005a12:	697b      	ldr	r3, [r7, #20]
 8005a14:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a18:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	021b      	lsls	r3, r3, #8
 8005a1e:	697a      	ldr	r2, [r7, #20]
 8005a20:	4313      	orrs	r3, r2
 8005a22:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005a24:	697b      	ldr	r3, [r7, #20]
 8005a26:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005a2a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005a2c:	683b      	ldr	r3, [r7, #0]
 8005a2e:	031b      	lsls	r3, r3, #12
 8005a30:	b29b      	uxth	r3, r3
 8005a32:	697a      	ldr	r2, [r7, #20]
 8005a34:	4313      	orrs	r3, r2
 8005a36:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005a38:	693b      	ldr	r3, [r7, #16]
 8005a3a:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8005a3e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005a40:	68bb      	ldr	r3, [r7, #8]
 8005a42:	031b      	lsls	r3, r3, #12
 8005a44:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8005a48:	693a      	ldr	r2, [r7, #16]
 8005a4a:	4313      	orrs	r3, r2
 8005a4c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	697a      	ldr	r2, [r7, #20]
 8005a52:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	693a      	ldr	r2, [r7, #16]
 8005a58:	621a      	str	r2, [r3, #32]
}
 8005a5a:	bf00      	nop
 8005a5c:	371c      	adds	r7, #28
 8005a5e:	46bd      	mov	sp, r7
 8005a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a64:	4770      	bx	lr

08005a66 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005a66:	b480      	push	{r7}
 8005a68:	b085      	sub	sp, #20
 8005a6a:	af00      	add	r7, sp, #0
 8005a6c:	6078      	str	r0, [r7, #4]
 8005a6e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	689b      	ldr	r3, [r3, #8]
 8005a74:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a7c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005a7e:	683a      	ldr	r2, [r7, #0]
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	4313      	orrs	r3, r2
 8005a84:	f043 0307 	orr.w	r3, r3, #7
 8005a88:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	68fa      	ldr	r2, [r7, #12]
 8005a8e:	609a      	str	r2, [r3, #8]
}
 8005a90:	bf00      	nop
 8005a92:	3714      	adds	r7, #20
 8005a94:	46bd      	mov	sp, r7
 8005a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a9a:	4770      	bx	lr

08005a9c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005a9c:	b480      	push	{r7}
 8005a9e:	b087      	sub	sp, #28
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	60f8      	str	r0, [r7, #12]
 8005aa4:	60b9      	str	r1, [r7, #8]
 8005aa6:	607a      	str	r2, [r7, #4]
 8005aa8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	689b      	ldr	r3, [r3, #8]
 8005aae:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005ab0:	697b      	ldr	r3, [r7, #20]
 8005ab2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005ab6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005ab8:	683b      	ldr	r3, [r7, #0]
 8005aba:	021a      	lsls	r2, r3, #8
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	431a      	orrs	r2, r3
 8005ac0:	68bb      	ldr	r3, [r7, #8]
 8005ac2:	4313      	orrs	r3, r2
 8005ac4:	697a      	ldr	r2, [r7, #20]
 8005ac6:	4313      	orrs	r3, r2
 8005ac8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	697a      	ldr	r2, [r7, #20]
 8005ace:	609a      	str	r2, [r3, #8]
}
 8005ad0:	bf00      	nop
 8005ad2:	371c      	adds	r7, #28
 8005ad4:	46bd      	mov	sp, r7
 8005ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ada:	4770      	bx	lr

08005adc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005adc:	b480      	push	{r7}
 8005ade:	b087      	sub	sp, #28
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	60f8      	str	r0, [r7, #12]
 8005ae4:	60b9      	str	r1, [r7, #8]
 8005ae6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005ae8:	68bb      	ldr	r3, [r7, #8]
 8005aea:	f003 031f 	and.w	r3, r3, #31
 8005aee:	2201      	movs	r2, #1
 8005af0:	fa02 f303 	lsl.w	r3, r2, r3
 8005af4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	6a1a      	ldr	r2, [r3, #32]
 8005afa:	697b      	ldr	r3, [r7, #20]
 8005afc:	43db      	mvns	r3, r3
 8005afe:	401a      	ands	r2, r3
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	6a1a      	ldr	r2, [r3, #32]
 8005b08:	68bb      	ldr	r3, [r7, #8]
 8005b0a:	f003 031f 	and.w	r3, r3, #31
 8005b0e:	6879      	ldr	r1, [r7, #4]
 8005b10:	fa01 f303 	lsl.w	r3, r1, r3
 8005b14:	431a      	orrs	r2, r3
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	621a      	str	r2, [r3, #32]
}
 8005b1a:	bf00      	nop
 8005b1c:	371c      	adds	r7, #28
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b24:	4770      	bx	lr
	...

08005b28 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005b28:	b480      	push	{r7}
 8005b2a:	b085      	sub	sp, #20
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	6078      	str	r0, [r7, #4]
 8005b30:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005b38:	2b01      	cmp	r3, #1
 8005b3a:	d101      	bne.n	8005b40 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005b3c:	2302      	movs	r3, #2
 8005b3e:	e068      	b.n	8005c12 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	2201      	movs	r2, #1
 8005b44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	2202      	movs	r2, #2
 8005b4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	685b      	ldr	r3, [r3, #4]
 8005b56:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	689b      	ldr	r3, [r3, #8]
 8005b5e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	4a2e      	ldr	r2, [pc, #184]	; (8005c20 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005b66:	4293      	cmp	r3, r2
 8005b68:	d004      	beq.n	8005b74 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	4a2d      	ldr	r2, [pc, #180]	; (8005c24 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005b70:	4293      	cmp	r3, r2
 8005b72:	d108      	bne.n	8005b86 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005b7a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005b7c:	683b      	ldr	r3, [r7, #0]
 8005b7e:	685b      	ldr	r3, [r3, #4]
 8005b80:	68fa      	ldr	r2, [r7, #12]
 8005b82:	4313      	orrs	r3, r2
 8005b84:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b8c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005b8e:	683b      	ldr	r3, [r7, #0]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	68fa      	ldr	r2, [r7, #12]
 8005b94:	4313      	orrs	r3, r2
 8005b96:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	68fa      	ldr	r2, [r7, #12]
 8005b9e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	4a1e      	ldr	r2, [pc, #120]	; (8005c20 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005ba6:	4293      	cmp	r3, r2
 8005ba8:	d01d      	beq.n	8005be6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005bb2:	d018      	beq.n	8005be6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	4a1b      	ldr	r2, [pc, #108]	; (8005c28 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005bba:	4293      	cmp	r3, r2
 8005bbc:	d013      	beq.n	8005be6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	4a1a      	ldr	r2, [pc, #104]	; (8005c2c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005bc4:	4293      	cmp	r3, r2
 8005bc6:	d00e      	beq.n	8005be6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	4a18      	ldr	r2, [pc, #96]	; (8005c30 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005bce:	4293      	cmp	r3, r2
 8005bd0:	d009      	beq.n	8005be6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	4a13      	ldr	r2, [pc, #76]	; (8005c24 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005bd8:	4293      	cmp	r3, r2
 8005bda:	d004      	beq.n	8005be6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	4a14      	ldr	r2, [pc, #80]	; (8005c34 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005be2:	4293      	cmp	r3, r2
 8005be4:	d10c      	bne.n	8005c00 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005be6:	68bb      	ldr	r3, [r7, #8]
 8005be8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005bec:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005bee:	683b      	ldr	r3, [r7, #0]
 8005bf0:	689b      	ldr	r3, [r3, #8]
 8005bf2:	68ba      	ldr	r2, [r7, #8]
 8005bf4:	4313      	orrs	r3, r2
 8005bf6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	68ba      	ldr	r2, [r7, #8]
 8005bfe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2201      	movs	r2, #1
 8005c04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2200      	movs	r2, #0
 8005c0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005c10:	2300      	movs	r3, #0
}
 8005c12:	4618      	mov	r0, r3
 8005c14:	3714      	adds	r7, #20
 8005c16:	46bd      	mov	sp, r7
 8005c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1c:	4770      	bx	lr
 8005c1e:	bf00      	nop
 8005c20:	40012c00 	.word	0x40012c00
 8005c24:	40013400 	.word	0x40013400
 8005c28:	40000400 	.word	0x40000400
 8005c2c:	40000800 	.word	0x40000800
 8005c30:	40000c00 	.word	0x40000c00
 8005c34:	40014000 	.word	0x40014000

08005c38 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005c38:	b480      	push	{r7}
 8005c3a:	b083      	sub	sp, #12
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005c40:	bf00      	nop
 8005c42:	370c      	adds	r7, #12
 8005c44:	46bd      	mov	sp, r7
 8005c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4a:	4770      	bx	lr

08005c4c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005c4c:	b480      	push	{r7}
 8005c4e:	b083      	sub	sp, #12
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005c54:	bf00      	nop
 8005c56:	370c      	adds	r7, #12
 8005c58:	46bd      	mov	sp, r7
 8005c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c5e:	4770      	bx	lr

08005c60 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005c60:	b480      	push	{r7}
 8005c62:	b083      	sub	sp, #12
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005c68:	bf00      	nop
 8005c6a:	370c      	adds	r7, #12
 8005c6c:	46bd      	mov	sp, r7
 8005c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c72:	4770      	bx	lr

08005c74 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005c74:	b580      	push	{r7, lr}
 8005c76:	b082      	sub	sp, #8
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d101      	bne.n	8005c86 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005c82:	2301      	movs	r3, #1
 8005c84:	e040      	b.n	8005d08 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d106      	bne.n	8005c9c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	2200      	movs	r2, #0
 8005c92:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005c96:	6878      	ldr	r0, [r7, #4]
 8005c98:	f7fb fda4 	bl	80017e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	2224      	movs	r2, #36	; 0x24
 8005ca0:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	681a      	ldr	r2, [r3, #0]
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f022 0201 	bic.w	r2, r2, #1
 8005cb0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005cb2:	6878      	ldr	r0, [r7, #4]
 8005cb4:	f000 f8c0 	bl	8005e38 <UART_SetConfig>
 8005cb8:	4603      	mov	r3, r0
 8005cba:	2b01      	cmp	r3, #1
 8005cbc:	d101      	bne.n	8005cc2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8005cbe:	2301      	movs	r3, #1
 8005cc0:	e022      	b.n	8005d08 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d002      	beq.n	8005cd0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8005cca:	6878      	ldr	r0, [r7, #4]
 8005ccc:	f000 fb6c 	bl	80063a8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	685a      	ldr	r2, [r3, #4]
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005cde:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	689a      	ldr	r2, [r3, #8]
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005cee:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	681a      	ldr	r2, [r3, #0]
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	f042 0201 	orr.w	r2, r2, #1
 8005cfe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005d00:	6878      	ldr	r0, [r7, #4]
 8005d02:	f000 fbf3 	bl	80064ec <UART_CheckIdleState>
 8005d06:	4603      	mov	r3, r0
}
 8005d08:	4618      	mov	r0, r3
 8005d0a:	3708      	adds	r7, #8
 8005d0c:	46bd      	mov	sp, r7
 8005d0e:	bd80      	pop	{r7, pc}

08005d10 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d10:	b580      	push	{r7, lr}
 8005d12:	b08a      	sub	sp, #40	; 0x28
 8005d14:	af02      	add	r7, sp, #8
 8005d16:	60f8      	str	r0, [r7, #12]
 8005d18:	60b9      	str	r1, [r7, #8]
 8005d1a:	603b      	str	r3, [r7, #0]
 8005d1c:	4613      	mov	r3, r2
 8005d1e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005d24:	2b20      	cmp	r3, #32
 8005d26:	f040 8082 	bne.w	8005e2e <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005d2a:	68bb      	ldr	r3, [r7, #8]
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d002      	beq.n	8005d36 <HAL_UART_Transmit+0x26>
 8005d30:	88fb      	ldrh	r3, [r7, #6]
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d101      	bne.n	8005d3a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005d36:	2301      	movs	r3, #1
 8005d38:	e07a      	b.n	8005e30 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8005d40:	2b01      	cmp	r3, #1
 8005d42:	d101      	bne.n	8005d48 <HAL_UART_Transmit+0x38>
 8005d44:	2302      	movs	r3, #2
 8005d46:	e073      	b.n	8005e30 <HAL_UART_Transmit+0x120>
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	2201      	movs	r2, #1
 8005d4c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	2200      	movs	r2, #0
 8005d54:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	2221      	movs	r2, #33	; 0x21
 8005d5c:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005d5e:	f7fb fecf 	bl	8001b00 <HAL_GetTick>
 8005d62:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	88fa      	ldrh	r2, [r7, #6]
 8005d68:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	88fa      	ldrh	r2, [r7, #6]
 8005d70:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	689b      	ldr	r3, [r3, #8]
 8005d78:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d7c:	d108      	bne.n	8005d90 <HAL_UART_Transmit+0x80>
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	691b      	ldr	r3, [r3, #16]
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d104      	bne.n	8005d90 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8005d86:	2300      	movs	r3, #0
 8005d88:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005d8a:	68bb      	ldr	r3, [r7, #8]
 8005d8c:	61bb      	str	r3, [r7, #24]
 8005d8e:	e003      	b.n	8005d98 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8005d90:	68bb      	ldr	r3, [r7, #8]
 8005d92:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005d94:	2300      	movs	r3, #0
 8005d96:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	2200      	movs	r2, #0
 8005d9c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8005da0:	e02d      	b.n	8005dfe <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005da2:	683b      	ldr	r3, [r7, #0]
 8005da4:	9300      	str	r3, [sp, #0]
 8005da6:	697b      	ldr	r3, [r7, #20]
 8005da8:	2200      	movs	r2, #0
 8005daa:	2180      	movs	r1, #128	; 0x80
 8005dac:	68f8      	ldr	r0, [r7, #12]
 8005dae:	f000 fbe6 	bl	800657e <UART_WaitOnFlagUntilTimeout>
 8005db2:	4603      	mov	r3, r0
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d001      	beq.n	8005dbc <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8005db8:	2303      	movs	r3, #3
 8005dba:	e039      	b.n	8005e30 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8005dbc:	69fb      	ldr	r3, [r7, #28]
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d10b      	bne.n	8005dda <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005dc2:	69bb      	ldr	r3, [r7, #24]
 8005dc4:	881a      	ldrh	r2, [r3, #0]
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005dce:	b292      	uxth	r2, r2
 8005dd0:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005dd2:	69bb      	ldr	r3, [r7, #24]
 8005dd4:	3302      	adds	r3, #2
 8005dd6:	61bb      	str	r3, [r7, #24]
 8005dd8:	e008      	b.n	8005dec <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005dda:	69fb      	ldr	r3, [r7, #28]
 8005ddc:	781a      	ldrb	r2, [r3, #0]
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	b292      	uxth	r2, r2
 8005de4:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005de6:	69fb      	ldr	r3, [r7, #28]
 8005de8:	3301      	adds	r3, #1
 8005dea:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005df2:	b29b      	uxth	r3, r3
 8005df4:	3b01      	subs	r3, #1
 8005df6:	b29a      	uxth	r2, r3
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005e04:	b29b      	uxth	r3, r3
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d1cb      	bne.n	8005da2 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005e0a:	683b      	ldr	r3, [r7, #0]
 8005e0c:	9300      	str	r3, [sp, #0]
 8005e0e:	697b      	ldr	r3, [r7, #20]
 8005e10:	2200      	movs	r2, #0
 8005e12:	2140      	movs	r1, #64	; 0x40
 8005e14:	68f8      	ldr	r0, [r7, #12]
 8005e16:	f000 fbb2 	bl	800657e <UART_WaitOnFlagUntilTimeout>
 8005e1a:	4603      	mov	r3, r0
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d001      	beq.n	8005e24 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8005e20:	2303      	movs	r3, #3
 8005e22:	e005      	b.n	8005e30 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	2220      	movs	r2, #32
 8005e28:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8005e2a:	2300      	movs	r3, #0
 8005e2c:	e000      	b.n	8005e30 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8005e2e:	2302      	movs	r3, #2
  }
}
 8005e30:	4618      	mov	r0, r3
 8005e32:	3720      	adds	r7, #32
 8005e34:	46bd      	mov	sp, r7
 8005e36:	bd80      	pop	{r7, pc}

08005e38 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005e38:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005e3c:	b08a      	sub	sp, #40	; 0x28
 8005e3e:	af00      	add	r7, sp, #0
 8005e40:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005e42:	2300      	movs	r3, #0
 8005e44:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	689a      	ldr	r2, [r3, #8]
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	691b      	ldr	r3, [r3, #16]
 8005e50:	431a      	orrs	r2, r3
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	695b      	ldr	r3, [r3, #20]
 8005e56:	431a      	orrs	r2, r3
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	69db      	ldr	r3, [r3, #28]
 8005e5c:	4313      	orrs	r3, r2
 8005e5e:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	681a      	ldr	r2, [r3, #0]
 8005e66:	4ba4      	ldr	r3, [pc, #656]	; (80060f8 <UART_SetConfig+0x2c0>)
 8005e68:	4013      	ands	r3, r2
 8005e6a:	68fa      	ldr	r2, [r7, #12]
 8005e6c:	6812      	ldr	r2, [r2, #0]
 8005e6e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005e70:	430b      	orrs	r3, r1
 8005e72:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	685b      	ldr	r3, [r3, #4]
 8005e7a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	68da      	ldr	r2, [r3, #12]
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	430a      	orrs	r2, r1
 8005e88:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	699b      	ldr	r3, [r3, #24]
 8005e8e:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	4a99      	ldr	r2, [pc, #612]	; (80060fc <UART_SetConfig+0x2c4>)
 8005e96:	4293      	cmp	r3, r2
 8005e98:	d004      	beq.n	8005ea4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	6a1b      	ldr	r3, [r3, #32]
 8005e9e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ea0:	4313      	orrs	r3, r2
 8005ea2:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	689b      	ldr	r3, [r3, #8]
 8005eaa:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005eb4:	430a      	orrs	r2, r1
 8005eb6:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	4a90      	ldr	r2, [pc, #576]	; (8006100 <UART_SetConfig+0x2c8>)
 8005ebe:	4293      	cmp	r3, r2
 8005ec0:	d126      	bne.n	8005f10 <UART_SetConfig+0xd8>
 8005ec2:	4b90      	ldr	r3, [pc, #576]	; (8006104 <UART_SetConfig+0x2cc>)
 8005ec4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ec8:	f003 0303 	and.w	r3, r3, #3
 8005ecc:	2b03      	cmp	r3, #3
 8005ece:	d81b      	bhi.n	8005f08 <UART_SetConfig+0xd0>
 8005ed0:	a201      	add	r2, pc, #4	; (adr r2, 8005ed8 <UART_SetConfig+0xa0>)
 8005ed2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ed6:	bf00      	nop
 8005ed8:	08005ee9 	.word	0x08005ee9
 8005edc:	08005ef9 	.word	0x08005ef9
 8005ee0:	08005ef1 	.word	0x08005ef1
 8005ee4:	08005f01 	.word	0x08005f01
 8005ee8:	2301      	movs	r3, #1
 8005eea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005eee:	e116      	b.n	800611e <UART_SetConfig+0x2e6>
 8005ef0:	2302      	movs	r3, #2
 8005ef2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005ef6:	e112      	b.n	800611e <UART_SetConfig+0x2e6>
 8005ef8:	2304      	movs	r3, #4
 8005efa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005efe:	e10e      	b.n	800611e <UART_SetConfig+0x2e6>
 8005f00:	2308      	movs	r3, #8
 8005f02:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005f06:	e10a      	b.n	800611e <UART_SetConfig+0x2e6>
 8005f08:	2310      	movs	r3, #16
 8005f0a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005f0e:	e106      	b.n	800611e <UART_SetConfig+0x2e6>
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	4a7c      	ldr	r2, [pc, #496]	; (8006108 <UART_SetConfig+0x2d0>)
 8005f16:	4293      	cmp	r3, r2
 8005f18:	d138      	bne.n	8005f8c <UART_SetConfig+0x154>
 8005f1a:	4b7a      	ldr	r3, [pc, #488]	; (8006104 <UART_SetConfig+0x2cc>)
 8005f1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f20:	f003 030c 	and.w	r3, r3, #12
 8005f24:	2b0c      	cmp	r3, #12
 8005f26:	d82d      	bhi.n	8005f84 <UART_SetConfig+0x14c>
 8005f28:	a201      	add	r2, pc, #4	; (adr r2, 8005f30 <UART_SetConfig+0xf8>)
 8005f2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f2e:	bf00      	nop
 8005f30:	08005f65 	.word	0x08005f65
 8005f34:	08005f85 	.word	0x08005f85
 8005f38:	08005f85 	.word	0x08005f85
 8005f3c:	08005f85 	.word	0x08005f85
 8005f40:	08005f75 	.word	0x08005f75
 8005f44:	08005f85 	.word	0x08005f85
 8005f48:	08005f85 	.word	0x08005f85
 8005f4c:	08005f85 	.word	0x08005f85
 8005f50:	08005f6d 	.word	0x08005f6d
 8005f54:	08005f85 	.word	0x08005f85
 8005f58:	08005f85 	.word	0x08005f85
 8005f5c:	08005f85 	.word	0x08005f85
 8005f60:	08005f7d 	.word	0x08005f7d
 8005f64:	2300      	movs	r3, #0
 8005f66:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005f6a:	e0d8      	b.n	800611e <UART_SetConfig+0x2e6>
 8005f6c:	2302      	movs	r3, #2
 8005f6e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005f72:	e0d4      	b.n	800611e <UART_SetConfig+0x2e6>
 8005f74:	2304      	movs	r3, #4
 8005f76:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005f7a:	e0d0      	b.n	800611e <UART_SetConfig+0x2e6>
 8005f7c:	2308      	movs	r3, #8
 8005f7e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005f82:	e0cc      	b.n	800611e <UART_SetConfig+0x2e6>
 8005f84:	2310      	movs	r3, #16
 8005f86:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005f8a:	e0c8      	b.n	800611e <UART_SetConfig+0x2e6>
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	4a5e      	ldr	r2, [pc, #376]	; (800610c <UART_SetConfig+0x2d4>)
 8005f92:	4293      	cmp	r3, r2
 8005f94:	d125      	bne.n	8005fe2 <UART_SetConfig+0x1aa>
 8005f96:	4b5b      	ldr	r3, [pc, #364]	; (8006104 <UART_SetConfig+0x2cc>)
 8005f98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f9c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005fa0:	2b30      	cmp	r3, #48	; 0x30
 8005fa2:	d016      	beq.n	8005fd2 <UART_SetConfig+0x19a>
 8005fa4:	2b30      	cmp	r3, #48	; 0x30
 8005fa6:	d818      	bhi.n	8005fda <UART_SetConfig+0x1a2>
 8005fa8:	2b20      	cmp	r3, #32
 8005faa:	d00a      	beq.n	8005fc2 <UART_SetConfig+0x18a>
 8005fac:	2b20      	cmp	r3, #32
 8005fae:	d814      	bhi.n	8005fda <UART_SetConfig+0x1a2>
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d002      	beq.n	8005fba <UART_SetConfig+0x182>
 8005fb4:	2b10      	cmp	r3, #16
 8005fb6:	d008      	beq.n	8005fca <UART_SetConfig+0x192>
 8005fb8:	e00f      	b.n	8005fda <UART_SetConfig+0x1a2>
 8005fba:	2300      	movs	r3, #0
 8005fbc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005fc0:	e0ad      	b.n	800611e <UART_SetConfig+0x2e6>
 8005fc2:	2302      	movs	r3, #2
 8005fc4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005fc8:	e0a9      	b.n	800611e <UART_SetConfig+0x2e6>
 8005fca:	2304      	movs	r3, #4
 8005fcc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005fd0:	e0a5      	b.n	800611e <UART_SetConfig+0x2e6>
 8005fd2:	2308      	movs	r3, #8
 8005fd4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005fd8:	e0a1      	b.n	800611e <UART_SetConfig+0x2e6>
 8005fda:	2310      	movs	r3, #16
 8005fdc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005fe0:	e09d      	b.n	800611e <UART_SetConfig+0x2e6>
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	4a4a      	ldr	r2, [pc, #296]	; (8006110 <UART_SetConfig+0x2d8>)
 8005fe8:	4293      	cmp	r3, r2
 8005fea:	d125      	bne.n	8006038 <UART_SetConfig+0x200>
 8005fec:	4b45      	ldr	r3, [pc, #276]	; (8006104 <UART_SetConfig+0x2cc>)
 8005fee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ff2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005ff6:	2bc0      	cmp	r3, #192	; 0xc0
 8005ff8:	d016      	beq.n	8006028 <UART_SetConfig+0x1f0>
 8005ffa:	2bc0      	cmp	r3, #192	; 0xc0
 8005ffc:	d818      	bhi.n	8006030 <UART_SetConfig+0x1f8>
 8005ffe:	2b80      	cmp	r3, #128	; 0x80
 8006000:	d00a      	beq.n	8006018 <UART_SetConfig+0x1e0>
 8006002:	2b80      	cmp	r3, #128	; 0x80
 8006004:	d814      	bhi.n	8006030 <UART_SetConfig+0x1f8>
 8006006:	2b00      	cmp	r3, #0
 8006008:	d002      	beq.n	8006010 <UART_SetConfig+0x1d8>
 800600a:	2b40      	cmp	r3, #64	; 0x40
 800600c:	d008      	beq.n	8006020 <UART_SetConfig+0x1e8>
 800600e:	e00f      	b.n	8006030 <UART_SetConfig+0x1f8>
 8006010:	2300      	movs	r3, #0
 8006012:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006016:	e082      	b.n	800611e <UART_SetConfig+0x2e6>
 8006018:	2302      	movs	r3, #2
 800601a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800601e:	e07e      	b.n	800611e <UART_SetConfig+0x2e6>
 8006020:	2304      	movs	r3, #4
 8006022:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006026:	e07a      	b.n	800611e <UART_SetConfig+0x2e6>
 8006028:	2308      	movs	r3, #8
 800602a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800602e:	e076      	b.n	800611e <UART_SetConfig+0x2e6>
 8006030:	2310      	movs	r3, #16
 8006032:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006036:	e072      	b.n	800611e <UART_SetConfig+0x2e6>
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	4a35      	ldr	r2, [pc, #212]	; (8006114 <UART_SetConfig+0x2dc>)
 800603e:	4293      	cmp	r3, r2
 8006040:	d12a      	bne.n	8006098 <UART_SetConfig+0x260>
 8006042:	4b30      	ldr	r3, [pc, #192]	; (8006104 <UART_SetConfig+0x2cc>)
 8006044:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006048:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800604c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006050:	d01a      	beq.n	8006088 <UART_SetConfig+0x250>
 8006052:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006056:	d81b      	bhi.n	8006090 <UART_SetConfig+0x258>
 8006058:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800605c:	d00c      	beq.n	8006078 <UART_SetConfig+0x240>
 800605e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006062:	d815      	bhi.n	8006090 <UART_SetConfig+0x258>
 8006064:	2b00      	cmp	r3, #0
 8006066:	d003      	beq.n	8006070 <UART_SetConfig+0x238>
 8006068:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800606c:	d008      	beq.n	8006080 <UART_SetConfig+0x248>
 800606e:	e00f      	b.n	8006090 <UART_SetConfig+0x258>
 8006070:	2300      	movs	r3, #0
 8006072:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006076:	e052      	b.n	800611e <UART_SetConfig+0x2e6>
 8006078:	2302      	movs	r3, #2
 800607a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800607e:	e04e      	b.n	800611e <UART_SetConfig+0x2e6>
 8006080:	2304      	movs	r3, #4
 8006082:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006086:	e04a      	b.n	800611e <UART_SetConfig+0x2e6>
 8006088:	2308      	movs	r3, #8
 800608a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800608e:	e046      	b.n	800611e <UART_SetConfig+0x2e6>
 8006090:	2310      	movs	r3, #16
 8006092:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006096:	e042      	b.n	800611e <UART_SetConfig+0x2e6>
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	4a17      	ldr	r2, [pc, #92]	; (80060fc <UART_SetConfig+0x2c4>)
 800609e:	4293      	cmp	r3, r2
 80060a0:	d13a      	bne.n	8006118 <UART_SetConfig+0x2e0>
 80060a2:	4b18      	ldr	r3, [pc, #96]	; (8006104 <UART_SetConfig+0x2cc>)
 80060a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80060a8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80060ac:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80060b0:	d01a      	beq.n	80060e8 <UART_SetConfig+0x2b0>
 80060b2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80060b6:	d81b      	bhi.n	80060f0 <UART_SetConfig+0x2b8>
 80060b8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80060bc:	d00c      	beq.n	80060d8 <UART_SetConfig+0x2a0>
 80060be:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80060c2:	d815      	bhi.n	80060f0 <UART_SetConfig+0x2b8>
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d003      	beq.n	80060d0 <UART_SetConfig+0x298>
 80060c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80060cc:	d008      	beq.n	80060e0 <UART_SetConfig+0x2a8>
 80060ce:	e00f      	b.n	80060f0 <UART_SetConfig+0x2b8>
 80060d0:	2300      	movs	r3, #0
 80060d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80060d6:	e022      	b.n	800611e <UART_SetConfig+0x2e6>
 80060d8:	2302      	movs	r3, #2
 80060da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80060de:	e01e      	b.n	800611e <UART_SetConfig+0x2e6>
 80060e0:	2304      	movs	r3, #4
 80060e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80060e6:	e01a      	b.n	800611e <UART_SetConfig+0x2e6>
 80060e8:	2308      	movs	r3, #8
 80060ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80060ee:	e016      	b.n	800611e <UART_SetConfig+0x2e6>
 80060f0:	2310      	movs	r3, #16
 80060f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80060f6:	e012      	b.n	800611e <UART_SetConfig+0x2e6>
 80060f8:	efff69f3 	.word	0xefff69f3
 80060fc:	40008000 	.word	0x40008000
 8006100:	40013800 	.word	0x40013800
 8006104:	40021000 	.word	0x40021000
 8006108:	40004400 	.word	0x40004400
 800610c:	40004800 	.word	0x40004800
 8006110:	40004c00 	.word	0x40004c00
 8006114:	40005000 	.word	0x40005000
 8006118:	2310      	movs	r3, #16
 800611a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	4a9f      	ldr	r2, [pc, #636]	; (80063a0 <UART_SetConfig+0x568>)
 8006124:	4293      	cmp	r3, r2
 8006126:	d17a      	bne.n	800621e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006128:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800612c:	2b08      	cmp	r3, #8
 800612e:	d824      	bhi.n	800617a <UART_SetConfig+0x342>
 8006130:	a201      	add	r2, pc, #4	; (adr r2, 8006138 <UART_SetConfig+0x300>)
 8006132:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006136:	bf00      	nop
 8006138:	0800615d 	.word	0x0800615d
 800613c:	0800617b 	.word	0x0800617b
 8006140:	08006165 	.word	0x08006165
 8006144:	0800617b 	.word	0x0800617b
 8006148:	0800616b 	.word	0x0800616b
 800614c:	0800617b 	.word	0x0800617b
 8006150:	0800617b 	.word	0x0800617b
 8006154:	0800617b 	.word	0x0800617b
 8006158:	08006173 	.word	0x08006173
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800615c:	f7fc ff8c 	bl	8003078 <HAL_RCC_GetPCLK1Freq>
 8006160:	61f8      	str	r0, [r7, #28]
        break;
 8006162:	e010      	b.n	8006186 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006164:	4b8f      	ldr	r3, [pc, #572]	; (80063a4 <UART_SetConfig+0x56c>)
 8006166:	61fb      	str	r3, [r7, #28]
        break;
 8006168:	e00d      	b.n	8006186 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800616a:	f7fc feed 	bl	8002f48 <HAL_RCC_GetSysClockFreq>
 800616e:	61f8      	str	r0, [r7, #28]
        break;
 8006170:	e009      	b.n	8006186 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006172:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006176:	61fb      	str	r3, [r7, #28]
        break;
 8006178:	e005      	b.n	8006186 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800617a:	2300      	movs	r3, #0
 800617c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800617e:	2301      	movs	r3, #1
 8006180:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8006184:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006186:	69fb      	ldr	r3, [r7, #28]
 8006188:	2b00      	cmp	r3, #0
 800618a:	f000 80fb 	beq.w	8006384 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	685a      	ldr	r2, [r3, #4]
 8006192:	4613      	mov	r3, r2
 8006194:	005b      	lsls	r3, r3, #1
 8006196:	4413      	add	r3, r2
 8006198:	69fa      	ldr	r2, [r7, #28]
 800619a:	429a      	cmp	r2, r3
 800619c:	d305      	bcc.n	80061aa <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	685b      	ldr	r3, [r3, #4]
 80061a2:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80061a4:	69fa      	ldr	r2, [r7, #28]
 80061a6:	429a      	cmp	r2, r3
 80061a8:	d903      	bls.n	80061b2 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80061aa:	2301      	movs	r3, #1
 80061ac:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80061b0:	e0e8      	b.n	8006384 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80061b2:	69fb      	ldr	r3, [r7, #28]
 80061b4:	2200      	movs	r2, #0
 80061b6:	461c      	mov	r4, r3
 80061b8:	4615      	mov	r5, r2
 80061ba:	f04f 0200 	mov.w	r2, #0
 80061be:	f04f 0300 	mov.w	r3, #0
 80061c2:	022b      	lsls	r3, r5, #8
 80061c4:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80061c8:	0222      	lsls	r2, r4, #8
 80061ca:	68f9      	ldr	r1, [r7, #12]
 80061cc:	6849      	ldr	r1, [r1, #4]
 80061ce:	0849      	lsrs	r1, r1, #1
 80061d0:	2000      	movs	r0, #0
 80061d2:	4688      	mov	r8, r1
 80061d4:	4681      	mov	r9, r0
 80061d6:	eb12 0a08 	adds.w	sl, r2, r8
 80061da:	eb43 0b09 	adc.w	fp, r3, r9
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	685b      	ldr	r3, [r3, #4]
 80061e2:	2200      	movs	r2, #0
 80061e4:	603b      	str	r3, [r7, #0]
 80061e6:	607a      	str	r2, [r7, #4]
 80061e8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80061ec:	4650      	mov	r0, sl
 80061ee:	4659      	mov	r1, fp
 80061f0:	f7fa f83e 	bl	8000270 <__aeabi_uldivmod>
 80061f4:	4602      	mov	r2, r0
 80061f6:	460b      	mov	r3, r1
 80061f8:	4613      	mov	r3, r2
 80061fa:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80061fc:	69bb      	ldr	r3, [r7, #24]
 80061fe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006202:	d308      	bcc.n	8006216 <UART_SetConfig+0x3de>
 8006204:	69bb      	ldr	r3, [r7, #24]
 8006206:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800620a:	d204      	bcs.n	8006216 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	69ba      	ldr	r2, [r7, #24]
 8006212:	60da      	str	r2, [r3, #12]
 8006214:	e0b6      	b.n	8006384 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8006216:	2301      	movs	r3, #1
 8006218:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800621c:	e0b2      	b.n	8006384 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	69db      	ldr	r3, [r3, #28]
 8006222:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006226:	d15e      	bne.n	80062e6 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8006228:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800622c:	2b08      	cmp	r3, #8
 800622e:	d828      	bhi.n	8006282 <UART_SetConfig+0x44a>
 8006230:	a201      	add	r2, pc, #4	; (adr r2, 8006238 <UART_SetConfig+0x400>)
 8006232:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006236:	bf00      	nop
 8006238:	0800625d 	.word	0x0800625d
 800623c:	08006265 	.word	0x08006265
 8006240:	0800626d 	.word	0x0800626d
 8006244:	08006283 	.word	0x08006283
 8006248:	08006273 	.word	0x08006273
 800624c:	08006283 	.word	0x08006283
 8006250:	08006283 	.word	0x08006283
 8006254:	08006283 	.word	0x08006283
 8006258:	0800627b 	.word	0x0800627b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800625c:	f7fc ff0c 	bl	8003078 <HAL_RCC_GetPCLK1Freq>
 8006260:	61f8      	str	r0, [r7, #28]
        break;
 8006262:	e014      	b.n	800628e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006264:	f7fc ff1e 	bl	80030a4 <HAL_RCC_GetPCLK2Freq>
 8006268:	61f8      	str	r0, [r7, #28]
        break;
 800626a:	e010      	b.n	800628e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800626c:	4b4d      	ldr	r3, [pc, #308]	; (80063a4 <UART_SetConfig+0x56c>)
 800626e:	61fb      	str	r3, [r7, #28]
        break;
 8006270:	e00d      	b.n	800628e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006272:	f7fc fe69 	bl	8002f48 <HAL_RCC_GetSysClockFreq>
 8006276:	61f8      	str	r0, [r7, #28]
        break;
 8006278:	e009      	b.n	800628e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800627a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800627e:	61fb      	str	r3, [r7, #28]
        break;
 8006280:	e005      	b.n	800628e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8006282:	2300      	movs	r3, #0
 8006284:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006286:	2301      	movs	r3, #1
 8006288:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800628c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800628e:	69fb      	ldr	r3, [r7, #28]
 8006290:	2b00      	cmp	r3, #0
 8006292:	d077      	beq.n	8006384 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006294:	69fb      	ldr	r3, [r7, #28]
 8006296:	005a      	lsls	r2, r3, #1
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	685b      	ldr	r3, [r3, #4]
 800629c:	085b      	lsrs	r3, r3, #1
 800629e:	441a      	add	r2, r3
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	685b      	ldr	r3, [r3, #4]
 80062a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80062a8:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80062aa:	69bb      	ldr	r3, [r7, #24]
 80062ac:	2b0f      	cmp	r3, #15
 80062ae:	d916      	bls.n	80062de <UART_SetConfig+0x4a6>
 80062b0:	69bb      	ldr	r3, [r7, #24]
 80062b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80062b6:	d212      	bcs.n	80062de <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80062b8:	69bb      	ldr	r3, [r7, #24]
 80062ba:	b29b      	uxth	r3, r3
 80062bc:	f023 030f 	bic.w	r3, r3, #15
 80062c0:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80062c2:	69bb      	ldr	r3, [r7, #24]
 80062c4:	085b      	lsrs	r3, r3, #1
 80062c6:	b29b      	uxth	r3, r3
 80062c8:	f003 0307 	and.w	r3, r3, #7
 80062cc:	b29a      	uxth	r2, r3
 80062ce:	8afb      	ldrh	r3, [r7, #22]
 80062d0:	4313      	orrs	r3, r2
 80062d2:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	8afa      	ldrh	r2, [r7, #22]
 80062da:	60da      	str	r2, [r3, #12]
 80062dc:	e052      	b.n	8006384 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80062de:	2301      	movs	r3, #1
 80062e0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80062e4:	e04e      	b.n	8006384 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80062e6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80062ea:	2b08      	cmp	r3, #8
 80062ec:	d827      	bhi.n	800633e <UART_SetConfig+0x506>
 80062ee:	a201      	add	r2, pc, #4	; (adr r2, 80062f4 <UART_SetConfig+0x4bc>)
 80062f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062f4:	08006319 	.word	0x08006319
 80062f8:	08006321 	.word	0x08006321
 80062fc:	08006329 	.word	0x08006329
 8006300:	0800633f 	.word	0x0800633f
 8006304:	0800632f 	.word	0x0800632f
 8006308:	0800633f 	.word	0x0800633f
 800630c:	0800633f 	.word	0x0800633f
 8006310:	0800633f 	.word	0x0800633f
 8006314:	08006337 	.word	0x08006337
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006318:	f7fc feae 	bl	8003078 <HAL_RCC_GetPCLK1Freq>
 800631c:	61f8      	str	r0, [r7, #28]
        break;
 800631e:	e014      	b.n	800634a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006320:	f7fc fec0 	bl	80030a4 <HAL_RCC_GetPCLK2Freq>
 8006324:	61f8      	str	r0, [r7, #28]
        break;
 8006326:	e010      	b.n	800634a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006328:	4b1e      	ldr	r3, [pc, #120]	; (80063a4 <UART_SetConfig+0x56c>)
 800632a:	61fb      	str	r3, [r7, #28]
        break;
 800632c:	e00d      	b.n	800634a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800632e:	f7fc fe0b 	bl	8002f48 <HAL_RCC_GetSysClockFreq>
 8006332:	61f8      	str	r0, [r7, #28]
        break;
 8006334:	e009      	b.n	800634a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006336:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800633a:	61fb      	str	r3, [r7, #28]
        break;
 800633c:	e005      	b.n	800634a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800633e:	2300      	movs	r3, #0
 8006340:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006342:	2301      	movs	r3, #1
 8006344:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8006348:	bf00      	nop
    }

    if (pclk != 0U)
 800634a:	69fb      	ldr	r3, [r7, #28]
 800634c:	2b00      	cmp	r3, #0
 800634e:	d019      	beq.n	8006384 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	685b      	ldr	r3, [r3, #4]
 8006354:	085a      	lsrs	r2, r3, #1
 8006356:	69fb      	ldr	r3, [r7, #28]
 8006358:	441a      	add	r2, r3
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	685b      	ldr	r3, [r3, #4]
 800635e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006362:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006364:	69bb      	ldr	r3, [r7, #24]
 8006366:	2b0f      	cmp	r3, #15
 8006368:	d909      	bls.n	800637e <UART_SetConfig+0x546>
 800636a:	69bb      	ldr	r3, [r7, #24]
 800636c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006370:	d205      	bcs.n	800637e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006372:	69bb      	ldr	r3, [r7, #24]
 8006374:	b29a      	uxth	r2, r3
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	60da      	str	r2, [r3, #12]
 800637c:	e002      	b.n	8006384 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800637e:	2301      	movs	r3, #1
 8006380:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	2200      	movs	r2, #0
 8006388:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	2200      	movs	r2, #0
 800638e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8006390:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8006394:	4618      	mov	r0, r3
 8006396:	3728      	adds	r7, #40	; 0x28
 8006398:	46bd      	mov	sp, r7
 800639a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800639e:	bf00      	nop
 80063a0:	40008000 	.word	0x40008000
 80063a4:	00f42400 	.word	0x00f42400

080063a8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80063a8:	b480      	push	{r7}
 80063aa:	b083      	sub	sp, #12
 80063ac:	af00      	add	r7, sp, #0
 80063ae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063b4:	f003 0301 	and.w	r3, r3, #1
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d00a      	beq.n	80063d2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	685b      	ldr	r3, [r3, #4]
 80063c2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	430a      	orrs	r2, r1
 80063d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063d6:	f003 0302 	and.w	r3, r3, #2
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d00a      	beq.n	80063f4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	685b      	ldr	r3, [r3, #4]
 80063e4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	430a      	orrs	r2, r1
 80063f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063f8:	f003 0304 	and.w	r3, r3, #4
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d00a      	beq.n	8006416 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	685b      	ldr	r3, [r3, #4]
 8006406:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	430a      	orrs	r2, r1
 8006414:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800641a:	f003 0308 	and.w	r3, r3, #8
 800641e:	2b00      	cmp	r3, #0
 8006420:	d00a      	beq.n	8006438 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	685b      	ldr	r3, [r3, #4]
 8006428:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	430a      	orrs	r2, r1
 8006436:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800643c:	f003 0310 	and.w	r3, r3, #16
 8006440:	2b00      	cmp	r3, #0
 8006442:	d00a      	beq.n	800645a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	689b      	ldr	r3, [r3, #8]
 800644a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	430a      	orrs	r2, r1
 8006458:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800645e:	f003 0320 	and.w	r3, r3, #32
 8006462:	2b00      	cmp	r3, #0
 8006464:	d00a      	beq.n	800647c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	689b      	ldr	r3, [r3, #8]
 800646c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	430a      	orrs	r2, r1
 800647a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006480:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006484:	2b00      	cmp	r3, #0
 8006486:	d01a      	beq.n	80064be <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	685b      	ldr	r3, [r3, #4]
 800648e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	430a      	orrs	r2, r1
 800649c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064a2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80064a6:	d10a      	bne.n	80064be <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	685b      	ldr	r3, [r3, #4]
 80064ae:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	430a      	orrs	r2, r1
 80064bc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d00a      	beq.n	80064e0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	685b      	ldr	r3, [r3, #4]
 80064d0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	430a      	orrs	r2, r1
 80064de:	605a      	str	r2, [r3, #4]
  }
}
 80064e0:	bf00      	nop
 80064e2:	370c      	adds	r7, #12
 80064e4:	46bd      	mov	sp, r7
 80064e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ea:	4770      	bx	lr

080064ec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80064ec:	b580      	push	{r7, lr}
 80064ee:	b086      	sub	sp, #24
 80064f0:	af02      	add	r7, sp, #8
 80064f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	2200      	movs	r2, #0
 80064f8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80064fc:	f7fb fb00 	bl	8001b00 <HAL_GetTick>
 8006500:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	f003 0308 	and.w	r3, r3, #8
 800650c:	2b08      	cmp	r3, #8
 800650e:	d10e      	bne.n	800652e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006510:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006514:	9300      	str	r3, [sp, #0]
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	2200      	movs	r2, #0
 800651a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800651e:	6878      	ldr	r0, [r7, #4]
 8006520:	f000 f82d 	bl	800657e <UART_WaitOnFlagUntilTimeout>
 8006524:	4603      	mov	r3, r0
 8006526:	2b00      	cmp	r3, #0
 8006528:	d001      	beq.n	800652e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800652a:	2303      	movs	r3, #3
 800652c:	e023      	b.n	8006576 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	f003 0304 	and.w	r3, r3, #4
 8006538:	2b04      	cmp	r3, #4
 800653a:	d10e      	bne.n	800655a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800653c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006540:	9300      	str	r3, [sp, #0]
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	2200      	movs	r2, #0
 8006546:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800654a:	6878      	ldr	r0, [r7, #4]
 800654c:	f000 f817 	bl	800657e <UART_WaitOnFlagUntilTimeout>
 8006550:	4603      	mov	r3, r0
 8006552:	2b00      	cmp	r3, #0
 8006554:	d001      	beq.n	800655a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006556:	2303      	movs	r3, #3
 8006558:	e00d      	b.n	8006576 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	2220      	movs	r2, #32
 800655e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	2220      	movs	r2, #32
 8006564:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	2200      	movs	r2, #0
 800656a:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	2200      	movs	r2, #0
 8006570:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8006574:	2300      	movs	r3, #0
}
 8006576:	4618      	mov	r0, r3
 8006578:	3710      	adds	r7, #16
 800657a:	46bd      	mov	sp, r7
 800657c:	bd80      	pop	{r7, pc}

0800657e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800657e:	b580      	push	{r7, lr}
 8006580:	b09c      	sub	sp, #112	; 0x70
 8006582:	af00      	add	r7, sp, #0
 8006584:	60f8      	str	r0, [r7, #12]
 8006586:	60b9      	str	r1, [r7, #8]
 8006588:	603b      	str	r3, [r7, #0]
 800658a:	4613      	mov	r3, r2
 800658c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800658e:	e0a5      	b.n	80066dc <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006590:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006592:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006596:	f000 80a1 	beq.w	80066dc <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800659a:	f7fb fab1 	bl	8001b00 <HAL_GetTick>
 800659e:	4602      	mov	r2, r0
 80065a0:	683b      	ldr	r3, [r7, #0]
 80065a2:	1ad3      	subs	r3, r2, r3
 80065a4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80065a6:	429a      	cmp	r2, r3
 80065a8:	d302      	bcc.n	80065b0 <UART_WaitOnFlagUntilTimeout+0x32>
 80065aa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d13e      	bne.n	800662e <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065b6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80065b8:	e853 3f00 	ldrex	r3, [r3]
 80065bc:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80065be:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80065c0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80065c4:	667b      	str	r3, [r7, #100]	; 0x64
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	461a      	mov	r2, r3
 80065cc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80065ce:	65fb      	str	r3, [r7, #92]	; 0x5c
 80065d0:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065d2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80065d4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80065d6:	e841 2300 	strex	r3, r2, [r1]
 80065da:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80065dc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d1e6      	bne.n	80065b0 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	3308      	adds	r3, #8
 80065e8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80065ec:	e853 3f00 	ldrex	r3, [r3]
 80065f0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80065f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065f4:	f023 0301 	bic.w	r3, r3, #1
 80065f8:	663b      	str	r3, [r7, #96]	; 0x60
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	3308      	adds	r3, #8
 8006600:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006602:	64ba      	str	r2, [r7, #72]	; 0x48
 8006604:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006606:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006608:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800660a:	e841 2300 	strex	r3, r2, [r1]
 800660e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006610:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006612:	2b00      	cmp	r3, #0
 8006614:	d1e5      	bne.n	80065e2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	2220      	movs	r2, #32
 800661a:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	2220      	movs	r2, #32
 8006620:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	2200      	movs	r2, #0
 8006626:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800662a:	2303      	movs	r3, #3
 800662c:	e067      	b.n	80066fe <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	f003 0304 	and.w	r3, r3, #4
 8006638:	2b00      	cmp	r3, #0
 800663a:	d04f      	beq.n	80066dc <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	69db      	ldr	r3, [r3, #28]
 8006642:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006646:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800664a:	d147      	bne.n	80066dc <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006654:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800665c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800665e:	e853 3f00 	ldrex	r3, [r3]
 8006662:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006664:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006666:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800666a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	461a      	mov	r2, r3
 8006672:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006674:	637b      	str	r3, [r7, #52]	; 0x34
 8006676:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006678:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800667a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800667c:	e841 2300 	strex	r3, r2, [r1]
 8006680:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006682:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006684:	2b00      	cmp	r3, #0
 8006686:	d1e6      	bne.n	8006656 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	3308      	adds	r3, #8
 800668e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006690:	697b      	ldr	r3, [r7, #20]
 8006692:	e853 3f00 	ldrex	r3, [r3]
 8006696:	613b      	str	r3, [r7, #16]
   return(result);
 8006698:	693b      	ldr	r3, [r7, #16]
 800669a:	f023 0301 	bic.w	r3, r3, #1
 800669e:	66bb      	str	r3, [r7, #104]	; 0x68
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	3308      	adds	r3, #8
 80066a6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80066a8:	623a      	str	r2, [r7, #32]
 80066aa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066ac:	69f9      	ldr	r1, [r7, #28]
 80066ae:	6a3a      	ldr	r2, [r7, #32]
 80066b0:	e841 2300 	strex	r3, r2, [r1]
 80066b4:	61bb      	str	r3, [r7, #24]
   return(result);
 80066b6:	69bb      	ldr	r3, [r7, #24]
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d1e5      	bne.n	8006688 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	2220      	movs	r2, #32
 80066c0:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	2220      	movs	r2, #32
 80066c6:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	2220      	movs	r2, #32
 80066cc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	2200      	movs	r2, #0
 80066d4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80066d8:	2303      	movs	r3, #3
 80066da:	e010      	b.n	80066fe <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	69da      	ldr	r2, [r3, #28]
 80066e2:	68bb      	ldr	r3, [r7, #8]
 80066e4:	4013      	ands	r3, r2
 80066e6:	68ba      	ldr	r2, [r7, #8]
 80066e8:	429a      	cmp	r2, r3
 80066ea:	bf0c      	ite	eq
 80066ec:	2301      	moveq	r3, #1
 80066ee:	2300      	movne	r3, #0
 80066f0:	b2db      	uxtb	r3, r3
 80066f2:	461a      	mov	r2, r3
 80066f4:	79fb      	ldrb	r3, [r7, #7]
 80066f6:	429a      	cmp	r2, r3
 80066f8:	f43f af4a 	beq.w	8006590 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80066fc:	2300      	movs	r3, #0
}
 80066fe:	4618      	mov	r0, r3
 8006700:	3770      	adds	r7, #112	; 0x70
 8006702:	46bd      	mov	sp, r7
 8006704:	bd80      	pop	{r7, pc}
	...

08006708 <__errno>:
 8006708:	4b01      	ldr	r3, [pc, #4]	; (8006710 <__errno+0x8>)
 800670a:	6818      	ldr	r0, [r3, #0]
 800670c:	4770      	bx	lr
 800670e:	bf00      	nop
 8006710:	20000024 	.word	0x20000024

08006714 <__libc_init_array>:
 8006714:	b570      	push	{r4, r5, r6, lr}
 8006716:	4d0d      	ldr	r5, [pc, #52]	; (800674c <__libc_init_array+0x38>)
 8006718:	4c0d      	ldr	r4, [pc, #52]	; (8006750 <__libc_init_array+0x3c>)
 800671a:	1b64      	subs	r4, r4, r5
 800671c:	10a4      	asrs	r4, r4, #2
 800671e:	2600      	movs	r6, #0
 8006720:	42a6      	cmp	r6, r4
 8006722:	d109      	bne.n	8006738 <__libc_init_array+0x24>
 8006724:	4d0b      	ldr	r5, [pc, #44]	; (8006754 <__libc_init_array+0x40>)
 8006726:	4c0c      	ldr	r4, [pc, #48]	; (8006758 <__libc_init_array+0x44>)
 8006728:	f001 f80c 	bl	8007744 <_init>
 800672c:	1b64      	subs	r4, r4, r5
 800672e:	10a4      	asrs	r4, r4, #2
 8006730:	2600      	movs	r6, #0
 8006732:	42a6      	cmp	r6, r4
 8006734:	d105      	bne.n	8006742 <__libc_init_array+0x2e>
 8006736:	bd70      	pop	{r4, r5, r6, pc}
 8006738:	f855 3b04 	ldr.w	r3, [r5], #4
 800673c:	4798      	blx	r3
 800673e:	3601      	adds	r6, #1
 8006740:	e7ee      	b.n	8006720 <__libc_init_array+0xc>
 8006742:	f855 3b04 	ldr.w	r3, [r5], #4
 8006746:	4798      	blx	r3
 8006748:	3601      	adds	r6, #1
 800674a:	e7f2      	b.n	8006732 <__libc_init_array+0x1e>
 800674c:	08007988 	.word	0x08007988
 8006750:	08007988 	.word	0x08007988
 8006754:	08007988 	.word	0x08007988
 8006758:	0800798c 	.word	0x0800798c

0800675c <memset>:
 800675c:	4402      	add	r2, r0
 800675e:	4603      	mov	r3, r0
 8006760:	4293      	cmp	r3, r2
 8006762:	d100      	bne.n	8006766 <memset+0xa>
 8006764:	4770      	bx	lr
 8006766:	f803 1b01 	strb.w	r1, [r3], #1
 800676a:	e7f9      	b.n	8006760 <memset+0x4>

0800676c <iprintf>:
 800676c:	b40f      	push	{r0, r1, r2, r3}
 800676e:	4b0a      	ldr	r3, [pc, #40]	; (8006798 <iprintf+0x2c>)
 8006770:	b513      	push	{r0, r1, r4, lr}
 8006772:	681c      	ldr	r4, [r3, #0]
 8006774:	b124      	cbz	r4, 8006780 <iprintf+0x14>
 8006776:	69a3      	ldr	r3, [r4, #24]
 8006778:	b913      	cbnz	r3, 8006780 <iprintf+0x14>
 800677a:	4620      	mov	r0, r4
 800677c:	f000 f87c 	bl	8006878 <__sinit>
 8006780:	ab05      	add	r3, sp, #20
 8006782:	9a04      	ldr	r2, [sp, #16]
 8006784:	68a1      	ldr	r1, [r4, #8]
 8006786:	9301      	str	r3, [sp, #4]
 8006788:	4620      	mov	r0, r4
 800678a:	f000 f9d3 	bl	8006b34 <_vfiprintf_r>
 800678e:	b002      	add	sp, #8
 8006790:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006794:	b004      	add	sp, #16
 8006796:	4770      	bx	lr
 8006798:	20000024 	.word	0x20000024

0800679c <putchar>:
 800679c:	4b09      	ldr	r3, [pc, #36]	; (80067c4 <putchar+0x28>)
 800679e:	b513      	push	{r0, r1, r4, lr}
 80067a0:	681c      	ldr	r4, [r3, #0]
 80067a2:	4601      	mov	r1, r0
 80067a4:	b134      	cbz	r4, 80067b4 <putchar+0x18>
 80067a6:	69a3      	ldr	r3, [r4, #24]
 80067a8:	b923      	cbnz	r3, 80067b4 <putchar+0x18>
 80067aa:	9001      	str	r0, [sp, #4]
 80067ac:	4620      	mov	r0, r4
 80067ae:	f000 f863 	bl	8006878 <__sinit>
 80067b2:	9901      	ldr	r1, [sp, #4]
 80067b4:	68a2      	ldr	r2, [r4, #8]
 80067b6:	4620      	mov	r0, r4
 80067b8:	b002      	add	sp, #8
 80067ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80067be:	f000 bc7d 	b.w	80070bc <_putc_r>
 80067c2:	bf00      	nop
 80067c4:	20000024 	.word	0x20000024

080067c8 <std>:
 80067c8:	2300      	movs	r3, #0
 80067ca:	b510      	push	{r4, lr}
 80067cc:	4604      	mov	r4, r0
 80067ce:	e9c0 3300 	strd	r3, r3, [r0]
 80067d2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80067d6:	6083      	str	r3, [r0, #8]
 80067d8:	8181      	strh	r1, [r0, #12]
 80067da:	6643      	str	r3, [r0, #100]	; 0x64
 80067dc:	81c2      	strh	r2, [r0, #14]
 80067de:	6183      	str	r3, [r0, #24]
 80067e0:	4619      	mov	r1, r3
 80067e2:	2208      	movs	r2, #8
 80067e4:	305c      	adds	r0, #92	; 0x5c
 80067e6:	f7ff ffb9 	bl	800675c <memset>
 80067ea:	4b05      	ldr	r3, [pc, #20]	; (8006800 <std+0x38>)
 80067ec:	6263      	str	r3, [r4, #36]	; 0x24
 80067ee:	4b05      	ldr	r3, [pc, #20]	; (8006804 <std+0x3c>)
 80067f0:	62a3      	str	r3, [r4, #40]	; 0x28
 80067f2:	4b05      	ldr	r3, [pc, #20]	; (8006808 <std+0x40>)
 80067f4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80067f6:	4b05      	ldr	r3, [pc, #20]	; (800680c <std+0x44>)
 80067f8:	6224      	str	r4, [r4, #32]
 80067fa:	6323      	str	r3, [r4, #48]	; 0x30
 80067fc:	bd10      	pop	{r4, pc}
 80067fe:	bf00      	nop
 8006800:	0800716d 	.word	0x0800716d
 8006804:	0800718f 	.word	0x0800718f
 8006808:	080071c7 	.word	0x080071c7
 800680c:	080071eb 	.word	0x080071eb

08006810 <_cleanup_r>:
 8006810:	4901      	ldr	r1, [pc, #4]	; (8006818 <_cleanup_r+0x8>)
 8006812:	f000 b8af 	b.w	8006974 <_fwalk_reent>
 8006816:	bf00      	nop
 8006818:	080074c5 	.word	0x080074c5

0800681c <__sfmoreglue>:
 800681c:	b570      	push	{r4, r5, r6, lr}
 800681e:	2268      	movs	r2, #104	; 0x68
 8006820:	1e4d      	subs	r5, r1, #1
 8006822:	4355      	muls	r5, r2
 8006824:	460e      	mov	r6, r1
 8006826:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800682a:	f000 f8e5 	bl	80069f8 <_malloc_r>
 800682e:	4604      	mov	r4, r0
 8006830:	b140      	cbz	r0, 8006844 <__sfmoreglue+0x28>
 8006832:	2100      	movs	r1, #0
 8006834:	e9c0 1600 	strd	r1, r6, [r0]
 8006838:	300c      	adds	r0, #12
 800683a:	60a0      	str	r0, [r4, #8]
 800683c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006840:	f7ff ff8c 	bl	800675c <memset>
 8006844:	4620      	mov	r0, r4
 8006846:	bd70      	pop	{r4, r5, r6, pc}

08006848 <__sfp_lock_acquire>:
 8006848:	4801      	ldr	r0, [pc, #4]	; (8006850 <__sfp_lock_acquire+0x8>)
 800684a:	f000 b8b3 	b.w	80069b4 <__retarget_lock_acquire_recursive>
 800684e:	bf00      	nop
 8006850:	200002f5 	.word	0x200002f5

08006854 <__sfp_lock_release>:
 8006854:	4801      	ldr	r0, [pc, #4]	; (800685c <__sfp_lock_release+0x8>)
 8006856:	f000 b8ae 	b.w	80069b6 <__retarget_lock_release_recursive>
 800685a:	bf00      	nop
 800685c:	200002f5 	.word	0x200002f5

08006860 <__sinit_lock_acquire>:
 8006860:	4801      	ldr	r0, [pc, #4]	; (8006868 <__sinit_lock_acquire+0x8>)
 8006862:	f000 b8a7 	b.w	80069b4 <__retarget_lock_acquire_recursive>
 8006866:	bf00      	nop
 8006868:	200002f6 	.word	0x200002f6

0800686c <__sinit_lock_release>:
 800686c:	4801      	ldr	r0, [pc, #4]	; (8006874 <__sinit_lock_release+0x8>)
 800686e:	f000 b8a2 	b.w	80069b6 <__retarget_lock_release_recursive>
 8006872:	bf00      	nop
 8006874:	200002f6 	.word	0x200002f6

08006878 <__sinit>:
 8006878:	b510      	push	{r4, lr}
 800687a:	4604      	mov	r4, r0
 800687c:	f7ff fff0 	bl	8006860 <__sinit_lock_acquire>
 8006880:	69a3      	ldr	r3, [r4, #24]
 8006882:	b11b      	cbz	r3, 800688c <__sinit+0x14>
 8006884:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006888:	f7ff bff0 	b.w	800686c <__sinit_lock_release>
 800688c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006890:	6523      	str	r3, [r4, #80]	; 0x50
 8006892:	4b13      	ldr	r3, [pc, #76]	; (80068e0 <__sinit+0x68>)
 8006894:	4a13      	ldr	r2, [pc, #76]	; (80068e4 <__sinit+0x6c>)
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	62a2      	str	r2, [r4, #40]	; 0x28
 800689a:	42a3      	cmp	r3, r4
 800689c:	bf04      	itt	eq
 800689e:	2301      	moveq	r3, #1
 80068a0:	61a3      	streq	r3, [r4, #24]
 80068a2:	4620      	mov	r0, r4
 80068a4:	f000 f820 	bl	80068e8 <__sfp>
 80068a8:	6060      	str	r0, [r4, #4]
 80068aa:	4620      	mov	r0, r4
 80068ac:	f000 f81c 	bl	80068e8 <__sfp>
 80068b0:	60a0      	str	r0, [r4, #8]
 80068b2:	4620      	mov	r0, r4
 80068b4:	f000 f818 	bl	80068e8 <__sfp>
 80068b8:	2200      	movs	r2, #0
 80068ba:	60e0      	str	r0, [r4, #12]
 80068bc:	2104      	movs	r1, #4
 80068be:	6860      	ldr	r0, [r4, #4]
 80068c0:	f7ff ff82 	bl	80067c8 <std>
 80068c4:	68a0      	ldr	r0, [r4, #8]
 80068c6:	2201      	movs	r2, #1
 80068c8:	2109      	movs	r1, #9
 80068ca:	f7ff ff7d 	bl	80067c8 <std>
 80068ce:	68e0      	ldr	r0, [r4, #12]
 80068d0:	2202      	movs	r2, #2
 80068d2:	2112      	movs	r1, #18
 80068d4:	f7ff ff78 	bl	80067c8 <std>
 80068d8:	2301      	movs	r3, #1
 80068da:	61a3      	str	r3, [r4, #24]
 80068dc:	e7d2      	b.n	8006884 <__sinit+0xc>
 80068de:	bf00      	nop
 80068e0:	080078e8 	.word	0x080078e8
 80068e4:	08006811 	.word	0x08006811

080068e8 <__sfp>:
 80068e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068ea:	4607      	mov	r7, r0
 80068ec:	f7ff ffac 	bl	8006848 <__sfp_lock_acquire>
 80068f0:	4b1e      	ldr	r3, [pc, #120]	; (800696c <__sfp+0x84>)
 80068f2:	681e      	ldr	r6, [r3, #0]
 80068f4:	69b3      	ldr	r3, [r6, #24]
 80068f6:	b913      	cbnz	r3, 80068fe <__sfp+0x16>
 80068f8:	4630      	mov	r0, r6
 80068fa:	f7ff ffbd 	bl	8006878 <__sinit>
 80068fe:	3648      	adds	r6, #72	; 0x48
 8006900:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006904:	3b01      	subs	r3, #1
 8006906:	d503      	bpl.n	8006910 <__sfp+0x28>
 8006908:	6833      	ldr	r3, [r6, #0]
 800690a:	b30b      	cbz	r3, 8006950 <__sfp+0x68>
 800690c:	6836      	ldr	r6, [r6, #0]
 800690e:	e7f7      	b.n	8006900 <__sfp+0x18>
 8006910:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006914:	b9d5      	cbnz	r5, 800694c <__sfp+0x64>
 8006916:	4b16      	ldr	r3, [pc, #88]	; (8006970 <__sfp+0x88>)
 8006918:	60e3      	str	r3, [r4, #12]
 800691a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800691e:	6665      	str	r5, [r4, #100]	; 0x64
 8006920:	f000 f847 	bl	80069b2 <__retarget_lock_init_recursive>
 8006924:	f7ff ff96 	bl	8006854 <__sfp_lock_release>
 8006928:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800692c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006930:	6025      	str	r5, [r4, #0]
 8006932:	61a5      	str	r5, [r4, #24]
 8006934:	2208      	movs	r2, #8
 8006936:	4629      	mov	r1, r5
 8006938:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800693c:	f7ff ff0e 	bl	800675c <memset>
 8006940:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006944:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006948:	4620      	mov	r0, r4
 800694a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800694c:	3468      	adds	r4, #104	; 0x68
 800694e:	e7d9      	b.n	8006904 <__sfp+0x1c>
 8006950:	2104      	movs	r1, #4
 8006952:	4638      	mov	r0, r7
 8006954:	f7ff ff62 	bl	800681c <__sfmoreglue>
 8006958:	4604      	mov	r4, r0
 800695a:	6030      	str	r0, [r6, #0]
 800695c:	2800      	cmp	r0, #0
 800695e:	d1d5      	bne.n	800690c <__sfp+0x24>
 8006960:	f7ff ff78 	bl	8006854 <__sfp_lock_release>
 8006964:	230c      	movs	r3, #12
 8006966:	603b      	str	r3, [r7, #0]
 8006968:	e7ee      	b.n	8006948 <__sfp+0x60>
 800696a:	bf00      	nop
 800696c:	080078e8 	.word	0x080078e8
 8006970:	ffff0001 	.word	0xffff0001

08006974 <_fwalk_reent>:
 8006974:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006978:	4606      	mov	r6, r0
 800697a:	4688      	mov	r8, r1
 800697c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006980:	2700      	movs	r7, #0
 8006982:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006986:	f1b9 0901 	subs.w	r9, r9, #1
 800698a:	d505      	bpl.n	8006998 <_fwalk_reent+0x24>
 800698c:	6824      	ldr	r4, [r4, #0]
 800698e:	2c00      	cmp	r4, #0
 8006990:	d1f7      	bne.n	8006982 <_fwalk_reent+0xe>
 8006992:	4638      	mov	r0, r7
 8006994:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006998:	89ab      	ldrh	r3, [r5, #12]
 800699a:	2b01      	cmp	r3, #1
 800699c:	d907      	bls.n	80069ae <_fwalk_reent+0x3a>
 800699e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80069a2:	3301      	adds	r3, #1
 80069a4:	d003      	beq.n	80069ae <_fwalk_reent+0x3a>
 80069a6:	4629      	mov	r1, r5
 80069a8:	4630      	mov	r0, r6
 80069aa:	47c0      	blx	r8
 80069ac:	4307      	orrs	r7, r0
 80069ae:	3568      	adds	r5, #104	; 0x68
 80069b0:	e7e9      	b.n	8006986 <_fwalk_reent+0x12>

080069b2 <__retarget_lock_init_recursive>:
 80069b2:	4770      	bx	lr

080069b4 <__retarget_lock_acquire_recursive>:
 80069b4:	4770      	bx	lr

080069b6 <__retarget_lock_release_recursive>:
 80069b6:	4770      	bx	lr

080069b8 <sbrk_aligned>:
 80069b8:	b570      	push	{r4, r5, r6, lr}
 80069ba:	4e0e      	ldr	r6, [pc, #56]	; (80069f4 <sbrk_aligned+0x3c>)
 80069bc:	460c      	mov	r4, r1
 80069be:	6831      	ldr	r1, [r6, #0]
 80069c0:	4605      	mov	r5, r0
 80069c2:	b911      	cbnz	r1, 80069ca <sbrk_aligned+0x12>
 80069c4:	f000 fbc2 	bl	800714c <_sbrk_r>
 80069c8:	6030      	str	r0, [r6, #0]
 80069ca:	4621      	mov	r1, r4
 80069cc:	4628      	mov	r0, r5
 80069ce:	f000 fbbd 	bl	800714c <_sbrk_r>
 80069d2:	1c43      	adds	r3, r0, #1
 80069d4:	d00a      	beq.n	80069ec <sbrk_aligned+0x34>
 80069d6:	1cc4      	adds	r4, r0, #3
 80069d8:	f024 0403 	bic.w	r4, r4, #3
 80069dc:	42a0      	cmp	r0, r4
 80069de:	d007      	beq.n	80069f0 <sbrk_aligned+0x38>
 80069e0:	1a21      	subs	r1, r4, r0
 80069e2:	4628      	mov	r0, r5
 80069e4:	f000 fbb2 	bl	800714c <_sbrk_r>
 80069e8:	3001      	adds	r0, #1
 80069ea:	d101      	bne.n	80069f0 <sbrk_aligned+0x38>
 80069ec:	f04f 34ff 	mov.w	r4, #4294967295
 80069f0:	4620      	mov	r0, r4
 80069f2:	bd70      	pop	{r4, r5, r6, pc}
 80069f4:	200002fc 	.word	0x200002fc

080069f8 <_malloc_r>:
 80069f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80069fc:	1ccd      	adds	r5, r1, #3
 80069fe:	f025 0503 	bic.w	r5, r5, #3
 8006a02:	3508      	adds	r5, #8
 8006a04:	2d0c      	cmp	r5, #12
 8006a06:	bf38      	it	cc
 8006a08:	250c      	movcc	r5, #12
 8006a0a:	2d00      	cmp	r5, #0
 8006a0c:	4607      	mov	r7, r0
 8006a0e:	db01      	blt.n	8006a14 <_malloc_r+0x1c>
 8006a10:	42a9      	cmp	r1, r5
 8006a12:	d905      	bls.n	8006a20 <_malloc_r+0x28>
 8006a14:	230c      	movs	r3, #12
 8006a16:	603b      	str	r3, [r7, #0]
 8006a18:	2600      	movs	r6, #0
 8006a1a:	4630      	mov	r0, r6
 8006a1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006a20:	4e2e      	ldr	r6, [pc, #184]	; (8006adc <_malloc_r+0xe4>)
 8006a22:	f000 fe03 	bl	800762c <__malloc_lock>
 8006a26:	6833      	ldr	r3, [r6, #0]
 8006a28:	461c      	mov	r4, r3
 8006a2a:	bb34      	cbnz	r4, 8006a7a <_malloc_r+0x82>
 8006a2c:	4629      	mov	r1, r5
 8006a2e:	4638      	mov	r0, r7
 8006a30:	f7ff ffc2 	bl	80069b8 <sbrk_aligned>
 8006a34:	1c43      	adds	r3, r0, #1
 8006a36:	4604      	mov	r4, r0
 8006a38:	d14d      	bne.n	8006ad6 <_malloc_r+0xde>
 8006a3a:	6834      	ldr	r4, [r6, #0]
 8006a3c:	4626      	mov	r6, r4
 8006a3e:	2e00      	cmp	r6, #0
 8006a40:	d140      	bne.n	8006ac4 <_malloc_r+0xcc>
 8006a42:	6823      	ldr	r3, [r4, #0]
 8006a44:	4631      	mov	r1, r6
 8006a46:	4638      	mov	r0, r7
 8006a48:	eb04 0803 	add.w	r8, r4, r3
 8006a4c:	f000 fb7e 	bl	800714c <_sbrk_r>
 8006a50:	4580      	cmp	r8, r0
 8006a52:	d13a      	bne.n	8006aca <_malloc_r+0xd2>
 8006a54:	6821      	ldr	r1, [r4, #0]
 8006a56:	3503      	adds	r5, #3
 8006a58:	1a6d      	subs	r5, r5, r1
 8006a5a:	f025 0503 	bic.w	r5, r5, #3
 8006a5e:	3508      	adds	r5, #8
 8006a60:	2d0c      	cmp	r5, #12
 8006a62:	bf38      	it	cc
 8006a64:	250c      	movcc	r5, #12
 8006a66:	4629      	mov	r1, r5
 8006a68:	4638      	mov	r0, r7
 8006a6a:	f7ff ffa5 	bl	80069b8 <sbrk_aligned>
 8006a6e:	3001      	adds	r0, #1
 8006a70:	d02b      	beq.n	8006aca <_malloc_r+0xd2>
 8006a72:	6823      	ldr	r3, [r4, #0]
 8006a74:	442b      	add	r3, r5
 8006a76:	6023      	str	r3, [r4, #0]
 8006a78:	e00e      	b.n	8006a98 <_malloc_r+0xa0>
 8006a7a:	6822      	ldr	r2, [r4, #0]
 8006a7c:	1b52      	subs	r2, r2, r5
 8006a7e:	d41e      	bmi.n	8006abe <_malloc_r+0xc6>
 8006a80:	2a0b      	cmp	r2, #11
 8006a82:	d916      	bls.n	8006ab2 <_malloc_r+0xba>
 8006a84:	1961      	adds	r1, r4, r5
 8006a86:	42a3      	cmp	r3, r4
 8006a88:	6025      	str	r5, [r4, #0]
 8006a8a:	bf18      	it	ne
 8006a8c:	6059      	strne	r1, [r3, #4]
 8006a8e:	6863      	ldr	r3, [r4, #4]
 8006a90:	bf08      	it	eq
 8006a92:	6031      	streq	r1, [r6, #0]
 8006a94:	5162      	str	r2, [r4, r5]
 8006a96:	604b      	str	r3, [r1, #4]
 8006a98:	4638      	mov	r0, r7
 8006a9a:	f104 060b 	add.w	r6, r4, #11
 8006a9e:	f000 fdcb 	bl	8007638 <__malloc_unlock>
 8006aa2:	f026 0607 	bic.w	r6, r6, #7
 8006aa6:	1d23      	adds	r3, r4, #4
 8006aa8:	1af2      	subs	r2, r6, r3
 8006aaa:	d0b6      	beq.n	8006a1a <_malloc_r+0x22>
 8006aac:	1b9b      	subs	r3, r3, r6
 8006aae:	50a3      	str	r3, [r4, r2]
 8006ab0:	e7b3      	b.n	8006a1a <_malloc_r+0x22>
 8006ab2:	6862      	ldr	r2, [r4, #4]
 8006ab4:	42a3      	cmp	r3, r4
 8006ab6:	bf0c      	ite	eq
 8006ab8:	6032      	streq	r2, [r6, #0]
 8006aba:	605a      	strne	r2, [r3, #4]
 8006abc:	e7ec      	b.n	8006a98 <_malloc_r+0xa0>
 8006abe:	4623      	mov	r3, r4
 8006ac0:	6864      	ldr	r4, [r4, #4]
 8006ac2:	e7b2      	b.n	8006a2a <_malloc_r+0x32>
 8006ac4:	4634      	mov	r4, r6
 8006ac6:	6876      	ldr	r6, [r6, #4]
 8006ac8:	e7b9      	b.n	8006a3e <_malloc_r+0x46>
 8006aca:	230c      	movs	r3, #12
 8006acc:	603b      	str	r3, [r7, #0]
 8006ace:	4638      	mov	r0, r7
 8006ad0:	f000 fdb2 	bl	8007638 <__malloc_unlock>
 8006ad4:	e7a1      	b.n	8006a1a <_malloc_r+0x22>
 8006ad6:	6025      	str	r5, [r4, #0]
 8006ad8:	e7de      	b.n	8006a98 <_malloc_r+0xa0>
 8006ada:	bf00      	nop
 8006adc:	200002f8 	.word	0x200002f8

08006ae0 <__sfputc_r>:
 8006ae0:	6893      	ldr	r3, [r2, #8]
 8006ae2:	3b01      	subs	r3, #1
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	b410      	push	{r4}
 8006ae8:	6093      	str	r3, [r2, #8]
 8006aea:	da08      	bge.n	8006afe <__sfputc_r+0x1e>
 8006aec:	6994      	ldr	r4, [r2, #24]
 8006aee:	42a3      	cmp	r3, r4
 8006af0:	db01      	blt.n	8006af6 <__sfputc_r+0x16>
 8006af2:	290a      	cmp	r1, #10
 8006af4:	d103      	bne.n	8006afe <__sfputc_r+0x1e>
 8006af6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006afa:	f000 bb7b 	b.w	80071f4 <__swbuf_r>
 8006afe:	6813      	ldr	r3, [r2, #0]
 8006b00:	1c58      	adds	r0, r3, #1
 8006b02:	6010      	str	r0, [r2, #0]
 8006b04:	7019      	strb	r1, [r3, #0]
 8006b06:	4608      	mov	r0, r1
 8006b08:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006b0c:	4770      	bx	lr

08006b0e <__sfputs_r>:
 8006b0e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b10:	4606      	mov	r6, r0
 8006b12:	460f      	mov	r7, r1
 8006b14:	4614      	mov	r4, r2
 8006b16:	18d5      	adds	r5, r2, r3
 8006b18:	42ac      	cmp	r4, r5
 8006b1a:	d101      	bne.n	8006b20 <__sfputs_r+0x12>
 8006b1c:	2000      	movs	r0, #0
 8006b1e:	e007      	b.n	8006b30 <__sfputs_r+0x22>
 8006b20:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b24:	463a      	mov	r2, r7
 8006b26:	4630      	mov	r0, r6
 8006b28:	f7ff ffda 	bl	8006ae0 <__sfputc_r>
 8006b2c:	1c43      	adds	r3, r0, #1
 8006b2e:	d1f3      	bne.n	8006b18 <__sfputs_r+0xa>
 8006b30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006b34 <_vfiprintf_r>:
 8006b34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b38:	460d      	mov	r5, r1
 8006b3a:	b09d      	sub	sp, #116	; 0x74
 8006b3c:	4614      	mov	r4, r2
 8006b3e:	4698      	mov	r8, r3
 8006b40:	4606      	mov	r6, r0
 8006b42:	b118      	cbz	r0, 8006b4c <_vfiprintf_r+0x18>
 8006b44:	6983      	ldr	r3, [r0, #24]
 8006b46:	b90b      	cbnz	r3, 8006b4c <_vfiprintf_r+0x18>
 8006b48:	f7ff fe96 	bl	8006878 <__sinit>
 8006b4c:	4b89      	ldr	r3, [pc, #548]	; (8006d74 <_vfiprintf_r+0x240>)
 8006b4e:	429d      	cmp	r5, r3
 8006b50:	d11b      	bne.n	8006b8a <_vfiprintf_r+0x56>
 8006b52:	6875      	ldr	r5, [r6, #4]
 8006b54:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006b56:	07d9      	lsls	r1, r3, #31
 8006b58:	d405      	bmi.n	8006b66 <_vfiprintf_r+0x32>
 8006b5a:	89ab      	ldrh	r3, [r5, #12]
 8006b5c:	059a      	lsls	r2, r3, #22
 8006b5e:	d402      	bmi.n	8006b66 <_vfiprintf_r+0x32>
 8006b60:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006b62:	f7ff ff27 	bl	80069b4 <__retarget_lock_acquire_recursive>
 8006b66:	89ab      	ldrh	r3, [r5, #12]
 8006b68:	071b      	lsls	r3, r3, #28
 8006b6a:	d501      	bpl.n	8006b70 <_vfiprintf_r+0x3c>
 8006b6c:	692b      	ldr	r3, [r5, #16]
 8006b6e:	b9eb      	cbnz	r3, 8006bac <_vfiprintf_r+0x78>
 8006b70:	4629      	mov	r1, r5
 8006b72:	4630      	mov	r0, r6
 8006b74:	f000 fba2 	bl	80072bc <__swsetup_r>
 8006b78:	b1c0      	cbz	r0, 8006bac <_vfiprintf_r+0x78>
 8006b7a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006b7c:	07dc      	lsls	r4, r3, #31
 8006b7e:	d50e      	bpl.n	8006b9e <_vfiprintf_r+0x6a>
 8006b80:	f04f 30ff 	mov.w	r0, #4294967295
 8006b84:	b01d      	add	sp, #116	; 0x74
 8006b86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b8a:	4b7b      	ldr	r3, [pc, #492]	; (8006d78 <_vfiprintf_r+0x244>)
 8006b8c:	429d      	cmp	r5, r3
 8006b8e:	d101      	bne.n	8006b94 <_vfiprintf_r+0x60>
 8006b90:	68b5      	ldr	r5, [r6, #8]
 8006b92:	e7df      	b.n	8006b54 <_vfiprintf_r+0x20>
 8006b94:	4b79      	ldr	r3, [pc, #484]	; (8006d7c <_vfiprintf_r+0x248>)
 8006b96:	429d      	cmp	r5, r3
 8006b98:	bf08      	it	eq
 8006b9a:	68f5      	ldreq	r5, [r6, #12]
 8006b9c:	e7da      	b.n	8006b54 <_vfiprintf_r+0x20>
 8006b9e:	89ab      	ldrh	r3, [r5, #12]
 8006ba0:	0598      	lsls	r0, r3, #22
 8006ba2:	d4ed      	bmi.n	8006b80 <_vfiprintf_r+0x4c>
 8006ba4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006ba6:	f7ff ff06 	bl	80069b6 <__retarget_lock_release_recursive>
 8006baa:	e7e9      	b.n	8006b80 <_vfiprintf_r+0x4c>
 8006bac:	2300      	movs	r3, #0
 8006bae:	9309      	str	r3, [sp, #36]	; 0x24
 8006bb0:	2320      	movs	r3, #32
 8006bb2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006bb6:	f8cd 800c 	str.w	r8, [sp, #12]
 8006bba:	2330      	movs	r3, #48	; 0x30
 8006bbc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8006d80 <_vfiprintf_r+0x24c>
 8006bc0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006bc4:	f04f 0901 	mov.w	r9, #1
 8006bc8:	4623      	mov	r3, r4
 8006bca:	469a      	mov	sl, r3
 8006bcc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006bd0:	b10a      	cbz	r2, 8006bd6 <_vfiprintf_r+0xa2>
 8006bd2:	2a25      	cmp	r2, #37	; 0x25
 8006bd4:	d1f9      	bne.n	8006bca <_vfiprintf_r+0x96>
 8006bd6:	ebba 0b04 	subs.w	fp, sl, r4
 8006bda:	d00b      	beq.n	8006bf4 <_vfiprintf_r+0xc0>
 8006bdc:	465b      	mov	r3, fp
 8006bde:	4622      	mov	r2, r4
 8006be0:	4629      	mov	r1, r5
 8006be2:	4630      	mov	r0, r6
 8006be4:	f7ff ff93 	bl	8006b0e <__sfputs_r>
 8006be8:	3001      	adds	r0, #1
 8006bea:	f000 80aa 	beq.w	8006d42 <_vfiprintf_r+0x20e>
 8006bee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006bf0:	445a      	add	r2, fp
 8006bf2:	9209      	str	r2, [sp, #36]	; 0x24
 8006bf4:	f89a 3000 	ldrb.w	r3, [sl]
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	f000 80a2 	beq.w	8006d42 <_vfiprintf_r+0x20e>
 8006bfe:	2300      	movs	r3, #0
 8006c00:	f04f 32ff 	mov.w	r2, #4294967295
 8006c04:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006c08:	f10a 0a01 	add.w	sl, sl, #1
 8006c0c:	9304      	str	r3, [sp, #16]
 8006c0e:	9307      	str	r3, [sp, #28]
 8006c10:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006c14:	931a      	str	r3, [sp, #104]	; 0x68
 8006c16:	4654      	mov	r4, sl
 8006c18:	2205      	movs	r2, #5
 8006c1a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c1e:	4858      	ldr	r0, [pc, #352]	; (8006d80 <_vfiprintf_r+0x24c>)
 8006c20:	f7f9 fad6 	bl	80001d0 <memchr>
 8006c24:	9a04      	ldr	r2, [sp, #16]
 8006c26:	b9d8      	cbnz	r0, 8006c60 <_vfiprintf_r+0x12c>
 8006c28:	06d1      	lsls	r1, r2, #27
 8006c2a:	bf44      	itt	mi
 8006c2c:	2320      	movmi	r3, #32
 8006c2e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006c32:	0713      	lsls	r3, r2, #28
 8006c34:	bf44      	itt	mi
 8006c36:	232b      	movmi	r3, #43	; 0x2b
 8006c38:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006c3c:	f89a 3000 	ldrb.w	r3, [sl]
 8006c40:	2b2a      	cmp	r3, #42	; 0x2a
 8006c42:	d015      	beq.n	8006c70 <_vfiprintf_r+0x13c>
 8006c44:	9a07      	ldr	r2, [sp, #28]
 8006c46:	4654      	mov	r4, sl
 8006c48:	2000      	movs	r0, #0
 8006c4a:	f04f 0c0a 	mov.w	ip, #10
 8006c4e:	4621      	mov	r1, r4
 8006c50:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006c54:	3b30      	subs	r3, #48	; 0x30
 8006c56:	2b09      	cmp	r3, #9
 8006c58:	d94e      	bls.n	8006cf8 <_vfiprintf_r+0x1c4>
 8006c5a:	b1b0      	cbz	r0, 8006c8a <_vfiprintf_r+0x156>
 8006c5c:	9207      	str	r2, [sp, #28]
 8006c5e:	e014      	b.n	8006c8a <_vfiprintf_r+0x156>
 8006c60:	eba0 0308 	sub.w	r3, r0, r8
 8006c64:	fa09 f303 	lsl.w	r3, r9, r3
 8006c68:	4313      	orrs	r3, r2
 8006c6a:	9304      	str	r3, [sp, #16]
 8006c6c:	46a2      	mov	sl, r4
 8006c6e:	e7d2      	b.n	8006c16 <_vfiprintf_r+0xe2>
 8006c70:	9b03      	ldr	r3, [sp, #12]
 8006c72:	1d19      	adds	r1, r3, #4
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	9103      	str	r1, [sp, #12]
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	bfbb      	ittet	lt
 8006c7c:	425b      	neglt	r3, r3
 8006c7e:	f042 0202 	orrlt.w	r2, r2, #2
 8006c82:	9307      	strge	r3, [sp, #28]
 8006c84:	9307      	strlt	r3, [sp, #28]
 8006c86:	bfb8      	it	lt
 8006c88:	9204      	strlt	r2, [sp, #16]
 8006c8a:	7823      	ldrb	r3, [r4, #0]
 8006c8c:	2b2e      	cmp	r3, #46	; 0x2e
 8006c8e:	d10c      	bne.n	8006caa <_vfiprintf_r+0x176>
 8006c90:	7863      	ldrb	r3, [r4, #1]
 8006c92:	2b2a      	cmp	r3, #42	; 0x2a
 8006c94:	d135      	bne.n	8006d02 <_vfiprintf_r+0x1ce>
 8006c96:	9b03      	ldr	r3, [sp, #12]
 8006c98:	1d1a      	adds	r2, r3, #4
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	9203      	str	r2, [sp, #12]
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	bfb8      	it	lt
 8006ca2:	f04f 33ff 	movlt.w	r3, #4294967295
 8006ca6:	3402      	adds	r4, #2
 8006ca8:	9305      	str	r3, [sp, #20]
 8006caa:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006d90 <_vfiprintf_r+0x25c>
 8006cae:	7821      	ldrb	r1, [r4, #0]
 8006cb0:	2203      	movs	r2, #3
 8006cb2:	4650      	mov	r0, sl
 8006cb4:	f7f9 fa8c 	bl	80001d0 <memchr>
 8006cb8:	b140      	cbz	r0, 8006ccc <_vfiprintf_r+0x198>
 8006cba:	2340      	movs	r3, #64	; 0x40
 8006cbc:	eba0 000a 	sub.w	r0, r0, sl
 8006cc0:	fa03 f000 	lsl.w	r0, r3, r0
 8006cc4:	9b04      	ldr	r3, [sp, #16]
 8006cc6:	4303      	orrs	r3, r0
 8006cc8:	3401      	adds	r4, #1
 8006cca:	9304      	str	r3, [sp, #16]
 8006ccc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006cd0:	482c      	ldr	r0, [pc, #176]	; (8006d84 <_vfiprintf_r+0x250>)
 8006cd2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006cd6:	2206      	movs	r2, #6
 8006cd8:	f7f9 fa7a 	bl	80001d0 <memchr>
 8006cdc:	2800      	cmp	r0, #0
 8006cde:	d03f      	beq.n	8006d60 <_vfiprintf_r+0x22c>
 8006ce0:	4b29      	ldr	r3, [pc, #164]	; (8006d88 <_vfiprintf_r+0x254>)
 8006ce2:	bb1b      	cbnz	r3, 8006d2c <_vfiprintf_r+0x1f8>
 8006ce4:	9b03      	ldr	r3, [sp, #12]
 8006ce6:	3307      	adds	r3, #7
 8006ce8:	f023 0307 	bic.w	r3, r3, #7
 8006cec:	3308      	adds	r3, #8
 8006cee:	9303      	str	r3, [sp, #12]
 8006cf0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006cf2:	443b      	add	r3, r7
 8006cf4:	9309      	str	r3, [sp, #36]	; 0x24
 8006cf6:	e767      	b.n	8006bc8 <_vfiprintf_r+0x94>
 8006cf8:	fb0c 3202 	mla	r2, ip, r2, r3
 8006cfc:	460c      	mov	r4, r1
 8006cfe:	2001      	movs	r0, #1
 8006d00:	e7a5      	b.n	8006c4e <_vfiprintf_r+0x11a>
 8006d02:	2300      	movs	r3, #0
 8006d04:	3401      	adds	r4, #1
 8006d06:	9305      	str	r3, [sp, #20]
 8006d08:	4619      	mov	r1, r3
 8006d0a:	f04f 0c0a 	mov.w	ip, #10
 8006d0e:	4620      	mov	r0, r4
 8006d10:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006d14:	3a30      	subs	r2, #48	; 0x30
 8006d16:	2a09      	cmp	r2, #9
 8006d18:	d903      	bls.n	8006d22 <_vfiprintf_r+0x1ee>
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d0c5      	beq.n	8006caa <_vfiprintf_r+0x176>
 8006d1e:	9105      	str	r1, [sp, #20]
 8006d20:	e7c3      	b.n	8006caa <_vfiprintf_r+0x176>
 8006d22:	fb0c 2101 	mla	r1, ip, r1, r2
 8006d26:	4604      	mov	r4, r0
 8006d28:	2301      	movs	r3, #1
 8006d2a:	e7f0      	b.n	8006d0e <_vfiprintf_r+0x1da>
 8006d2c:	ab03      	add	r3, sp, #12
 8006d2e:	9300      	str	r3, [sp, #0]
 8006d30:	462a      	mov	r2, r5
 8006d32:	4b16      	ldr	r3, [pc, #88]	; (8006d8c <_vfiprintf_r+0x258>)
 8006d34:	a904      	add	r1, sp, #16
 8006d36:	4630      	mov	r0, r6
 8006d38:	f3af 8000 	nop.w
 8006d3c:	4607      	mov	r7, r0
 8006d3e:	1c78      	adds	r0, r7, #1
 8006d40:	d1d6      	bne.n	8006cf0 <_vfiprintf_r+0x1bc>
 8006d42:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006d44:	07d9      	lsls	r1, r3, #31
 8006d46:	d405      	bmi.n	8006d54 <_vfiprintf_r+0x220>
 8006d48:	89ab      	ldrh	r3, [r5, #12]
 8006d4a:	059a      	lsls	r2, r3, #22
 8006d4c:	d402      	bmi.n	8006d54 <_vfiprintf_r+0x220>
 8006d4e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006d50:	f7ff fe31 	bl	80069b6 <__retarget_lock_release_recursive>
 8006d54:	89ab      	ldrh	r3, [r5, #12]
 8006d56:	065b      	lsls	r3, r3, #25
 8006d58:	f53f af12 	bmi.w	8006b80 <_vfiprintf_r+0x4c>
 8006d5c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006d5e:	e711      	b.n	8006b84 <_vfiprintf_r+0x50>
 8006d60:	ab03      	add	r3, sp, #12
 8006d62:	9300      	str	r3, [sp, #0]
 8006d64:	462a      	mov	r2, r5
 8006d66:	4b09      	ldr	r3, [pc, #36]	; (8006d8c <_vfiprintf_r+0x258>)
 8006d68:	a904      	add	r1, sp, #16
 8006d6a:	4630      	mov	r0, r6
 8006d6c:	f000 f880 	bl	8006e70 <_printf_i>
 8006d70:	e7e4      	b.n	8006d3c <_vfiprintf_r+0x208>
 8006d72:	bf00      	nop
 8006d74:	0800790c 	.word	0x0800790c
 8006d78:	0800792c 	.word	0x0800792c
 8006d7c:	080078ec 	.word	0x080078ec
 8006d80:	0800794c 	.word	0x0800794c
 8006d84:	08007956 	.word	0x08007956
 8006d88:	00000000 	.word	0x00000000
 8006d8c:	08006b0f 	.word	0x08006b0f
 8006d90:	08007952 	.word	0x08007952

08006d94 <_printf_common>:
 8006d94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006d98:	4616      	mov	r6, r2
 8006d9a:	4699      	mov	r9, r3
 8006d9c:	688a      	ldr	r2, [r1, #8]
 8006d9e:	690b      	ldr	r3, [r1, #16]
 8006da0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006da4:	4293      	cmp	r3, r2
 8006da6:	bfb8      	it	lt
 8006da8:	4613      	movlt	r3, r2
 8006daa:	6033      	str	r3, [r6, #0]
 8006dac:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006db0:	4607      	mov	r7, r0
 8006db2:	460c      	mov	r4, r1
 8006db4:	b10a      	cbz	r2, 8006dba <_printf_common+0x26>
 8006db6:	3301      	adds	r3, #1
 8006db8:	6033      	str	r3, [r6, #0]
 8006dba:	6823      	ldr	r3, [r4, #0]
 8006dbc:	0699      	lsls	r1, r3, #26
 8006dbe:	bf42      	ittt	mi
 8006dc0:	6833      	ldrmi	r3, [r6, #0]
 8006dc2:	3302      	addmi	r3, #2
 8006dc4:	6033      	strmi	r3, [r6, #0]
 8006dc6:	6825      	ldr	r5, [r4, #0]
 8006dc8:	f015 0506 	ands.w	r5, r5, #6
 8006dcc:	d106      	bne.n	8006ddc <_printf_common+0x48>
 8006dce:	f104 0a19 	add.w	sl, r4, #25
 8006dd2:	68e3      	ldr	r3, [r4, #12]
 8006dd4:	6832      	ldr	r2, [r6, #0]
 8006dd6:	1a9b      	subs	r3, r3, r2
 8006dd8:	42ab      	cmp	r3, r5
 8006dda:	dc26      	bgt.n	8006e2a <_printf_common+0x96>
 8006ddc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006de0:	1e13      	subs	r3, r2, #0
 8006de2:	6822      	ldr	r2, [r4, #0]
 8006de4:	bf18      	it	ne
 8006de6:	2301      	movne	r3, #1
 8006de8:	0692      	lsls	r2, r2, #26
 8006dea:	d42b      	bmi.n	8006e44 <_printf_common+0xb0>
 8006dec:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006df0:	4649      	mov	r1, r9
 8006df2:	4638      	mov	r0, r7
 8006df4:	47c0      	blx	r8
 8006df6:	3001      	adds	r0, #1
 8006df8:	d01e      	beq.n	8006e38 <_printf_common+0xa4>
 8006dfa:	6823      	ldr	r3, [r4, #0]
 8006dfc:	68e5      	ldr	r5, [r4, #12]
 8006dfe:	6832      	ldr	r2, [r6, #0]
 8006e00:	f003 0306 	and.w	r3, r3, #6
 8006e04:	2b04      	cmp	r3, #4
 8006e06:	bf08      	it	eq
 8006e08:	1aad      	subeq	r5, r5, r2
 8006e0a:	68a3      	ldr	r3, [r4, #8]
 8006e0c:	6922      	ldr	r2, [r4, #16]
 8006e0e:	bf0c      	ite	eq
 8006e10:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006e14:	2500      	movne	r5, #0
 8006e16:	4293      	cmp	r3, r2
 8006e18:	bfc4      	itt	gt
 8006e1a:	1a9b      	subgt	r3, r3, r2
 8006e1c:	18ed      	addgt	r5, r5, r3
 8006e1e:	2600      	movs	r6, #0
 8006e20:	341a      	adds	r4, #26
 8006e22:	42b5      	cmp	r5, r6
 8006e24:	d11a      	bne.n	8006e5c <_printf_common+0xc8>
 8006e26:	2000      	movs	r0, #0
 8006e28:	e008      	b.n	8006e3c <_printf_common+0xa8>
 8006e2a:	2301      	movs	r3, #1
 8006e2c:	4652      	mov	r2, sl
 8006e2e:	4649      	mov	r1, r9
 8006e30:	4638      	mov	r0, r7
 8006e32:	47c0      	blx	r8
 8006e34:	3001      	adds	r0, #1
 8006e36:	d103      	bne.n	8006e40 <_printf_common+0xac>
 8006e38:	f04f 30ff 	mov.w	r0, #4294967295
 8006e3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e40:	3501      	adds	r5, #1
 8006e42:	e7c6      	b.n	8006dd2 <_printf_common+0x3e>
 8006e44:	18e1      	adds	r1, r4, r3
 8006e46:	1c5a      	adds	r2, r3, #1
 8006e48:	2030      	movs	r0, #48	; 0x30
 8006e4a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006e4e:	4422      	add	r2, r4
 8006e50:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006e54:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006e58:	3302      	adds	r3, #2
 8006e5a:	e7c7      	b.n	8006dec <_printf_common+0x58>
 8006e5c:	2301      	movs	r3, #1
 8006e5e:	4622      	mov	r2, r4
 8006e60:	4649      	mov	r1, r9
 8006e62:	4638      	mov	r0, r7
 8006e64:	47c0      	blx	r8
 8006e66:	3001      	adds	r0, #1
 8006e68:	d0e6      	beq.n	8006e38 <_printf_common+0xa4>
 8006e6a:	3601      	adds	r6, #1
 8006e6c:	e7d9      	b.n	8006e22 <_printf_common+0x8e>
	...

08006e70 <_printf_i>:
 8006e70:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006e74:	7e0f      	ldrb	r7, [r1, #24]
 8006e76:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006e78:	2f78      	cmp	r7, #120	; 0x78
 8006e7a:	4691      	mov	r9, r2
 8006e7c:	4680      	mov	r8, r0
 8006e7e:	460c      	mov	r4, r1
 8006e80:	469a      	mov	sl, r3
 8006e82:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006e86:	d807      	bhi.n	8006e98 <_printf_i+0x28>
 8006e88:	2f62      	cmp	r7, #98	; 0x62
 8006e8a:	d80a      	bhi.n	8006ea2 <_printf_i+0x32>
 8006e8c:	2f00      	cmp	r7, #0
 8006e8e:	f000 80d8 	beq.w	8007042 <_printf_i+0x1d2>
 8006e92:	2f58      	cmp	r7, #88	; 0x58
 8006e94:	f000 80a3 	beq.w	8006fde <_printf_i+0x16e>
 8006e98:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006e9c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006ea0:	e03a      	b.n	8006f18 <_printf_i+0xa8>
 8006ea2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006ea6:	2b15      	cmp	r3, #21
 8006ea8:	d8f6      	bhi.n	8006e98 <_printf_i+0x28>
 8006eaa:	a101      	add	r1, pc, #4	; (adr r1, 8006eb0 <_printf_i+0x40>)
 8006eac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006eb0:	08006f09 	.word	0x08006f09
 8006eb4:	08006f1d 	.word	0x08006f1d
 8006eb8:	08006e99 	.word	0x08006e99
 8006ebc:	08006e99 	.word	0x08006e99
 8006ec0:	08006e99 	.word	0x08006e99
 8006ec4:	08006e99 	.word	0x08006e99
 8006ec8:	08006f1d 	.word	0x08006f1d
 8006ecc:	08006e99 	.word	0x08006e99
 8006ed0:	08006e99 	.word	0x08006e99
 8006ed4:	08006e99 	.word	0x08006e99
 8006ed8:	08006e99 	.word	0x08006e99
 8006edc:	08007029 	.word	0x08007029
 8006ee0:	08006f4d 	.word	0x08006f4d
 8006ee4:	0800700b 	.word	0x0800700b
 8006ee8:	08006e99 	.word	0x08006e99
 8006eec:	08006e99 	.word	0x08006e99
 8006ef0:	0800704b 	.word	0x0800704b
 8006ef4:	08006e99 	.word	0x08006e99
 8006ef8:	08006f4d 	.word	0x08006f4d
 8006efc:	08006e99 	.word	0x08006e99
 8006f00:	08006e99 	.word	0x08006e99
 8006f04:	08007013 	.word	0x08007013
 8006f08:	682b      	ldr	r3, [r5, #0]
 8006f0a:	1d1a      	adds	r2, r3, #4
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	602a      	str	r2, [r5, #0]
 8006f10:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006f14:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006f18:	2301      	movs	r3, #1
 8006f1a:	e0a3      	b.n	8007064 <_printf_i+0x1f4>
 8006f1c:	6820      	ldr	r0, [r4, #0]
 8006f1e:	6829      	ldr	r1, [r5, #0]
 8006f20:	0606      	lsls	r6, r0, #24
 8006f22:	f101 0304 	add.w	r3, r1, #4
 8006f26:	d50a      	bpl.n	8006f3e <_printf_i+0xce>
 8006f28:	680e      	ldr	r6, [r1, #0]
 8006f2a:	602b      	str	r3, [r5, #0]
 8006f2c:	2e00      	cmp	r6, #0
 8006f2e:	da03      	bge.n	8006f38 <_printf_i+0xc8>
 8006f30:	232d      	movs	r3, #45	; 0x2d
 8006f32:	4276      	negs	r6, r6
 8006f34:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006f38:	485e      	ldr	r0, [pc, #376]	; (80070b4 <_printf_i+0x244>)
 8006f3a:	230a      	movs	r3, #10
 8006f3c:	e019      	b.n	8006f72 <_printf_i+0x102>
 8006f3e:	680e      	ldr	r6, [r1, #0]
 8006f40:	602b      	str	r3, [r5, #0]
 8006f42:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006f46:	bf18      	it	ne
 8006f48:	b236      	sxthne	r6, r6
 8006f4a:	e7ef      	b.n	8006f2c <_printf_i+0xbc>
 8006f4c:	682b      	ldr	r3, [r5, #0]
 8006f4e:	6820      	ldr	r0, [r4, #0]
 8006f50:	1d19      	adds	r1, r3, #4
 8006f52:	6029      	str	r1, [r5, #0]
 8006f54:	0601      	lsls	r1, r0, #24
 8006f56:	d501      	bpl.n	8006f5c <_printf_i+0xec>
 8006f58:	681e      	ldr	r6, [r3, #0]
 8006f5a:	e002      	b.n	8006f62 <_printf_i+0xf2>
 8006f5c:	0646      	lsls	r6, r0, #25
 8006f5e:	d5fb      	bpl.n	8006f58 <_printf_i+0xe8>
 8006f60:	881e      	ldrh	r6, [r3, #0]
 8006f62:	4854      	ldr	r0, [pc, #336]	; (80070b4 <_printf_i+0x244>)
 8006f64:	2f6f      	cmp	r7, #111	; 0x6f
 8006f66:	bf0c      	ite	eq
 8006f68:	2308      	moveq	r3, #8
 8006f6a:	230a      	movne	r3, #10
 8006f6c:	2100      	movs	r1, #0
 8006f6e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006f72:	6865      	ldr	r5, [r4, #4]
 8006f74:	60a5      	str	r5, [r4, #8]
 8006f76:	2d00      	cmp	r5, #0
 8006f78:	bfa2      	ittt	ge
 8006f7a:	6821      	ldrge	r1, [r4, #0]
 8006f7c:	f021 0104 	bicge.w	r1, r1, #4
 8006f80:	6021      	strge	r1, [r4, #0]
 8006f82:	b90e      	cbnz	r6, 8006f88 <_printf_i+0x118>
 8006f84:	2d00      	cmp	r5, #0
 8006f86:	d04d      	beq.n	8007024 <_printf_i+0x1b4>
 8006f88:	4615      	mov	r5, r2
 8006f8a:	fbb6 f1f3 	udiv	r1, r6, r3
 8006f8e:	fb03 6711 	mls	r7, r3, r1, r6
 8006f92:	5dc7      	ldrb	r7, [r0, r7]
 8006f94:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006f98:	4637      	mov	r7, r6
 8006f9a:	42bb      	cmp	r3, r7
 8006f9c:	460e      	mov	r6, r1
 8006f9e:	d9f4      	bls.n	8006f8a <_printf_i+0x11a>
 8006fa0:	2b08      	cmp	r3, #8
 8006fa2:	d10b      	bne.n	8006fbc <_printf_i+0x14c>
 8006fa4:	6823      	ldr	r3, [r4, #0]
 8006fa6:	07de      	lsls	r6, r3, #31
 8006fa8:	d508      	bpl.n	8006fbc <_printf_i+0x14c>
 8006faa:	6923      	ldr	r3, [r4, #16]
 8006fac:	6861      	ldr	r1, [r4, #4]
 8006fae:	4299      	cmp	r1, r3
 8006fb0:	bfde      	ittt	le
 8006fb2:	2330      	movle	r3, #48	; 0x30
 8006fb4:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006fb8:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006fbc:	1b52      	subs	r2, r2, r5
 8006fbe:	6122      	str	r2, [r4, #16]
 8006fc0:	f8cd a000 	str.w	sl, [sp]
 8006fc4:	464b      	mov	r3, r9
 8006fc6:	aa03      	add	r2, sp, #12
 8006fc8:	4621      	mov	r1, r4
 8006fca:	4640      	mov	r0, r8
 8006fcc:	f7ff fee2 	bl	8006d94 <_printf_common>
 8006fd0:	3001      	adds	r0, #1
 8006fd2:	d14c      	bne.n	800706e <_printf_i+0x1fe>
 8006fd4:	f04f 30ff 	mov.w	r0, #4294967295
 8006fd8:	b004      	add	sp, #16
 8006fda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006fde:	4835      	ldr	r0, [pc, #212]	; (80070b4 <_printf_i+0x244>)
 8006fe0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006fe4:	6829      	ldr	r1, [r5, #0]
 8006fe6:	6823      	ldr	r3, [r4, #0]
 8006fe8:	f851 6b04 	ldr.w	r6, [r1], #4
 8006fec:	6029      	str	r1, [r5, #0]
 8006fee:	061d      	lsls	r5, r3, #24
 8006ff0:	d514      	bpl.n	800701c <_printf_i+0x1ac>
 8006ff2:	07df      	lsls	r7, r3, #31
 8006ff4:	bf44      	itt	mi
 8006ff6:	f043 0320 	orrmi.w	r3, r3, #32
 8006ffa:	6023      	strmi	r3, [r4, #0]
 8006ffc:	b91e      	cbnz	r6, 8007006 <_printf_i+0x196>
 8006ffe:	6823      	ldr	r3, [r4, #0]
 8007000:	f023 0320 	bic.w	r3, r3, #32
 8007004:	6023      	str	r3, [r4, #0]
 8007006:	2310      	movs	r3, #16
 8007008:	e7b0      	b.n	8006f6c <_printf_i+0xfc>
 800700a:	6823      	ldr	r3, [r4, #0]
 800700c:	f043 0320 	orr.w	r3, r3, #32
 8007010:	6023      	str	r3, [r4, #0]
 8007012:	2378      	movs	r3, #120	; 0x78
 8007014:	4828      	ldr	r0, [pc, #160]	; (80070b8 <_printf_i+0x248>)
 8007016:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800701a:	e7e3      	b.n	8006fe4 <_printf_i+0x174>
 800701c:	0659      	lsls	r1, r3, #25
 800701e:	bf48      	it	mi
 8007020:	b2b6      	uxthmi	r6, r6
 8007022:	e7e6      	b.n	8006ff2 <_printf_i+0x182>
 8007024:	4615      	mov	r5, r2
 8007026:	e7bb      	b.n	8006fa0 <_printf_i+0x130>
 8007028:	682b      	ldr	r3, [r5, #0]
 800702a:	6826      	ldr	r6, [r4, #0]
 800702c:	6961      	ldr	r1, [r4, #20]
 800702e:	1d18      	adds	r0, r3, #4
 8007030:	6028      	str	r0, [r5, #0]
 8007032:	0635      	lsls	r5, r6, #24
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	d501      	bpl.n	800703c <_printf_i+0x1cc>
 8007038:	6019      	str	r1, [r3, #0]
 800703a:	e002      	b.n	8007042 <_printf_i+0x1d2>
 800703c:	0670      	lsls	r0, r6, #25
 800703e:	d5fb      	bpl.n	8007038 <_printf_i+0x1c8>
 8007040:	8019      	strh	r1, [r3, #0]
 8007042:	2300      	movs	r3, #0
 8007044:	6123      	str	r3, [r4, #16]
 8007046:	4615      	mov	r5, r2
 8007048:	e7ba      	b.n	8006fc0 <_printf_i+0x150>
 800704a:	682b      	ldr	r3, [r5, #0]
 800704c:	1d1a      	adds	r2, r3, #4
 800704e:	602a      	str	r2, [r5, #0]
 8007050:	681d      	ldr	r5, [r3, #0]
 8007052:	6862      	ldr	r2, [r4, #4]
 8007054:	2100      	movs	r1, #0
 8007056:	4628      	mov	r0, r5
 8007058:	f7f9 f8ba 	bl	80001d0 <memchr>
 800705c:	b108      	cbz	r0, 8007062 <_printf_i+0x1f2>
 800705e:	1b40      	subs	r0, r0, r5
 8007060:	6060      	str	r0, [r4, #4]
 8007062:	6863      	ldr	r3, [r4, #4]
 8007064:	6123      	str	r3, [r4, #16]
 8007066:	2300      	movs	r3, #0
 8007068:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800706c:	e7a8      	b.n	8006fc0 <_printf_i+0x150>
 800706e:	6923      	ldr	r3, [r4, #16]
 8007070:	462a      	mov	r2, r5
 8007072:	4649      	mov	r1, r9
 8007074:	4640      	mov	r0, r8
 8007076:	47d0      	blx	sl
 8007078:	3001      	adds	r0, #1
 800707a:	d0ab      	beq.n	8006fd4 <_printf_i+0x164>
 800707c:	6823      	ldr	r3, [r4, #0]
 800707e:	079b      	lsls	r3, r3, #30
 8007080:	d413      	bmi.n	80070aa <_printf_i+0x23a>
 8007082:	68e0      	ldr	r0, [r4, #12]
 8007084:	9b03      	ldr	r3, [sp, #12]
 8007086:	4298      	cmp	r0, r3
 8007088:	bfb8      	it	lt
 800708a:	4618      	movlt	r0, r3
 800708c:	e7a4      	b.n	8006fd8 <_printf_i+0x168>
 800708e:	2301      	movs	r3, #1
 8007090:	4632      	mov	r2, r6
 8007092:	4649      	mov	r1, r9
 8007094:	4640      	mov	r0, r8
 8007096:	47d0      	blx	sl
 8007098:	3001      	adds	r0, #1
 800709a:	d09b      	beq.n	8006fd4 <_printf_i+0x164>
 800709c:	3501      	adds	r5, #1
 800709e:	68e3      	ldr	r3, [r4, #12]
 80070a0:	9903      	ldr	r1, [sp, #12]
 80070a2:	1a5b      	subs	r3, r3, r1
 80070a4:	42ab      	cmp	r3, r5
 80070a6:	dcf2      	bgt.n	800708e <_printf_i+0x21e>
 80070a8:	e7eb      	b.n	8007082 <_printf_i+0x212>
 80070aa:	2500      	movs	r5, #0
 80070ac:	f104 0619 	add.w	r6, r4, #25
 80070b0:	e7f5      	b.n	800709e <_printf_i+0x22e>
 80070b2:	bf00      	nop
 80070b4:	0800795d 	.word	0x0800795d
 80070b8:	0800796e 	.word	0x0800796e

080070bc <_putc_r>:
 80070bc:	b570      	push	{r4, r5, r6, lr}
 80070be:	460d      	mov	r5, r1
 80070c0:	4614      	mov	r4, r2
 80070c2:	4606      	mov	r6, r0
 80070c4:	b118      	cbz	r0, 80070ce <_putc_r+0x12>
 80070c6:	6983      	ldr	r3, [r0, #24]
 80070c8:	b90b      	cbnz	r3, 80070ce <_putc_r+0x12>
 80070ca:	f7ff fbd5 	bl	8006878 <__sinit>
 80070ce:	4b1c      	ldr	r3, [pc, #112]	; (8007140 <_putc_r+0x84>)
 80070d0:	429c      	cmp	r4, r3
 80070d2:	d124      	bne.n	800711e <_putc_r+0x62>
 80070d4:	6874      	ldr	r4, [r6, #4]
 80070d6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80070d8:	07d8      	lsls	r0, r3, #31
 80070da:	d405      	bmi.n	80070e8 <_putc_r+0x2c>
 80070dc:	89a3      	ldrh	r3, [r4, #12]
 80070de:	0599      	lsls	r1, r3, #22
 80070e0:	d402      	bmi.n	80070e8 <_putc_r+0x2c>
 80070e2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80070e4:	f7ff fc66 	bl	80069b4 <__retarget_lock_acquire_recursive>
 80070e8:	68a3      	ldr	r3, [r4, #8]
 80070ea:	3b01      	subs	r3, #1
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	60a3      	str	r3, [r4, #8]
 80070f0:	da05      	bge.n	80070fe <_putc_r+0x42>
 80070f2:	69a2      	ldr	r2, [r4, #24]
 80070f4:	4293      	cmp	r3, r2
 80070f6:	db1c      	blt.n	8007132 <_putc_r+0x76>
 80070f8:	b2eb      	uxtb	r3, r5
 80070fa:	2b0a      	cmp	r3, #10
 80070fc:	d019      	beq.n	8007132 <_putc_r+0x76>
 80070fe:	6823      	ldr	r3, [r4, #0]
 8007100:	1c5a      	adds	r2, r3, #1
 8007102:	6022      	str	r2, [r4, #0]
 8007104:	701d      	strb	r5, [r3, #0]
 8007106:	b2ed      	uxtb	r5, r5
 8007108:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800710a:	07da      	lsls	r2, r3, #31
 800710c:	d405      	bmi.n	800711a <_putc_r+0x5e>
 800710e:	89a3      	ldrh	r3, [r4, #12]
 8007110:	059b      	lsls	r3, r3, #22
 8007112:	d402      	bmi.n	800711a <_putc_r+0x5e>
 8007114:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007116:	f7ff fc4e 	bl	80069b6 <__retarget_lock_release_recursive>
 800711a:	4628      	mov	r0, r5
 800711c:	bd70      	pop	{r4, r5, r6, pc}
 800711e:	4b09      	ldr	r3, [pc, #36]	; (8007144 <_putc_r+0x88>)
 8007120:	429c      	cmp	r4, r3
 8007122:	d101      	bne.n	8007128 <_putc_r+0x6c>
 8007124:	68b4      	ldr	r4, [r6, #8]
 8007126:	e7d6      	b.n	80070d6 <_putc_r+0x1a>
 8007128:	4b07      	ldr	r3, [pc, #28]	; (8007148 <_putc_r+0x8c>)
 800712a:	429c      	cmp	r4, r3
 800712c:	bf08      	it	eq
 800712e:	68f4      	ldreq	r4, [r6, #12]
 8007130:	e7d1      	b.n	80070d6 <_putc_r+0x1a>
 8007132:	4629      	mov	r1, r5
 8007134:	4622      	mov	r2, r4
 8007136:	4630      	mov	r0, r6
 8007138:	f000 f85c 	bl	80071f4 <__swbuf_r>
 800713c:	4605      	mov	r5, r0
 800713e:	e7e3      	b.n	8007108 <_putc_r+0x4c>
 8007140:	0800790c 	.word	0x0800790c
 8007144:	0800792c 	.word	0x0800792c
 8007148:	080078ec 	.word	0x080078ec

0800714c <_sbrk_r>:
 800714c:	b538      	push	{r3, r4, r5, lr}
 800714e:	4d06      	ldr	r5, [pc, #24]	; (8007168 <_sbrk_r+0x1c>)
 8007150:	2300      	movs	r3, #0
 8007152:	4604      	mov	r4, r0
 8007154:	4608      	mov	r0, r1
 8007156:	602b      	str	r3, [r5, #0]
 8007158:	f7fa f904 	bl	8001364 <_sbrk>
 800715c:	1c43      	adds	r3, r0, #1
 800715e:	d102      	bne.n	8007166 <_sbrk_r+0x1a>
 8007160:	682b      	ldr	r3, [r5, #0]
 8007162:	b103      	cbz	r3, 8007166 <_sbrk_r+0x1a>
 8007164:	6023      	str	r3, [r4, #0]
 8007166:	bd38      	pop	{r3, r4, r5, pc}
 8007168:	20000300 	.word	0x20000300

0800716c <__sread>:
 800716c:	b510      	push	{r4, lr}
 800716e:	460c      	mov	r4, r1
 8007170:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007174:	f000 fab2 	bl	80076dc <_read_r>
 8007178:	2800      	cmp	r0, #0
 800717a:	bfab      	itete	ge
 800717c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800717e:	89a3      	ldrhlt	r3, [r4, #12]
 8007180:	181b      	addge	r3, r3, r0
 8007182:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007186:	bfac      	ite	ge
 8007188:	6563      	strge	r3, [r4, #84]	; 0x54
 800718a:	81a3      	strhlt	r3, [r4, #12]
 800718c:	bd10      	pop	{r4, pc}

0800718e <__swrite>:
 800718e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007192:	461f      	mov	r7, r3
 8007194:	898b      	ldrh	r3, [r1, #12]
 8007196:	05db      	lsls	r3, r3, #23
 8007198:	4605      	mov	r5, r0
 800719a:	460c      	mov	r4, r1
 800719c:	4616      	mov	r6, r2
 800719e:	d505      	bpl.n	80071ac <__swrite+0x1e>
 80071a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071a4:	2302      	movs	r3, #2
 80071a6:	2200      	movs	r2, #0
 80071a8:	f000 f9c8 	bl	800753c <_lseek_r>
 80071ac:	89a3      	ldrh	r3, [r4, #12]
 80071ae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80071b2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80071b6:	81a3      	strh	r3, [r4, #12]
 80071b8:	4632      	mov	r2, r6
 80071ba:	463b      	mov	r3, r7
 80071bc:	4628      	mov	r0, r5
 80071be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80071c2:	f000 b869 	b.w	8007298 <_write_r>

080071c6 <__sseek>:
 80071c6:	b510      	push	{r4, lr}
 80071c8:	460c      	mov	r4, r1
 80071ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071ce:	f000 f9b5 	bl	800753c <_lseek_r>
 80071d2:	1c43      	adds	r3, r0, #1
 80071d4:	89a3      	ldrh	r3, [r4, #12]
 80071d6:	bf15      	itete	ne
 80071d8:	6560      	strne	r0, [r4, #84]	; 0x54
 80071da:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80071de:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80071e2:	81a3      	strheq	r3, [r4, #12]
 80071e4:	bf18      	it	ne
 80071e6:	81a3      	strhne	r3, [r4, #12]
 80071e8:	bd10      	pop	{r4, pc}

080071ea <__sclose>:
 80071ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071ee:	f000 b8d3 	b.w	8007398 <_close_r>
	...

080071f4 <__swbuf_r>:
 80071f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071f6:	460e      	mov	r6, r1
 80071f8:	4614      	mov	r4, r2
 80071fa:	4605      	mov	r5, r0
 80071fc:	b118      	cbz	r0, 8007206 <__swbuf_r+0x12>
 80071fe:	6983      	ldr	r3, [r0, #24]
 8007200:	b90b      	cbnz	r3, 8007206 <__swbuf_r+0x12>
 8007202:	f7ff fb39 	bl	8006878 <__sinit>
 8007206:	4b21      	ldr	r3, [pc, #132]	; (800728c <__swbuf_r+0x98>)
 8007208:	429c      	cmp	r4, r3
 800720a:	d12b      	bne.n	8007264 <__swbuf_r+0x70>
 800720c:	686c      	ldr	r4, [r5, #4]
 800720e:	69a3      	ldr	r3, [r4, #24]
 8007210:	60a3      	str	r3, [r4, #8]
 8007212:	89a3      	ldrh	r3, [r4, #12]
 8007214:	071a      	lsls	r2, r3, #28
 8007216:	d52f      	bpl.n	8007278 <__swbuf_r+0x84>
 8007218:	6923      	ldr	r3, [r4, #16]
 800721a:	b36b      	cbz	r3, 8007278 <__swbuf_r+0x84>
 800721c:	6923      	ldr	r3, [r4, #16]
 800721e:	6820      	ldr	r0, [r4, #0]
 8007220:	1ac0      	subs	r0, r0, r3
 8007222:	6963      	ldr	r3, [r4, #20]
 8007224:	b2f6      	uxtb	r6, r6
 8007226:	4283      	cmp	r3, r0
 8007228:	4637      	mov	r7, r6
 800722a:	dc04      	bgt.n	8007236 <__swbuf_r+0x42>
 800722c:	4621      	mov	r1, r4
 800722e:	4628      	mov	r0, r5
 8007230:	f000 f948 	bl	80074c4 <_fflush_r>
 8007234:	bb30      	cbnz	r0, 8007284 <__swbuf_r+0x90>
 8007236:	68a3      	ldr	r3, [r4, #8]
 8007238:	3b01      	subs	r3, #1
 800723a:	60a3      	str	r3, [r4, #8]
 800723c:	6823      	ldr	r3, [r4, #0]
 800723e:	1c5a      	adds	r2, r3, #1
 8007240:	6022      	str	r2, [r4, #0]
 8007242:	701e      	strb	r6, [r3, #0]
 8007244:	6963      	ldr	r3, [r4, #20]
 8007246:	3001      	adds	r0, #1
 8007248:	4283      	cmp	r3, r0
 800724a:	d004      	beq.n	8007256 <__swbuf_r+0x62>
 800724c:	89a3      	ldrh	r3, [r4, #12]
 800724e:	07db      	lsls	r3, r3, #31
 8007250:	d506      	bpl.n	8007260 <__swbuf_r+0x6c>
 8007252:	2e0a      	cmp	r6, #10
 8007254:	d104      	bne.n	8007260 <__swbuf_r+0x6c>
 8007256:	4621      	mov	r1, r4
 8007258:	4628      	mov	r0, r5
 800725a:	f000 f933 	bl	80074c4 <_fflush_r>
 800725e:	b988      	cbnz	r0, 8007284 <__swbuf_r+0x90>
 8007260:	4638      	mov	r0, r7
 8007262:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007264:	4b0a      	ldr	r3, [pc, #40]	; (8007290 <__swbuf_r+0x9c>)
 8007266:	429c      	cmp	r4, r3
 8007268:	d101      	bne.n	800726e <__swbuf_r+0x7a>
 800726a:	68ac      	ldr	r4, [r5, #8]
 800726c:	e7cf      	b.n	800720e <__swbuf_r+0x1a>
 800726e:	4b09      	ldr	r3, [pc, #36]	; (8007294 <__swbuf_r+0xa0>)
 8007270:	429c      	cmp	r4, r3
 8007272:	bf08      	it	eq
 8007274:	68ec      	ldreq	r4, [r5, #12]
 8007276:	e7ca      	b.n	800720e <__swbuf_r+0x1a>
 8007278:	4621      	mov	r1, r4
 800727a:	4628      	mov	r0, r5
 800727c:	f000 f81e 	bl	80072bc <__swsetup_r>
 8007280:	2800      	cmp	r0, #0
 8007282:	d0cb      	beq.n	800721c <__swbuf_r+0x28>
 8007284:	f04f 37ff 	mov.w	r7, #4294967295
 8007288:	e7ea      	b.n	8007260 <__swbuf_r+0x6c>
 800728a:	bf00      	nop
 800728c:	0800790c 	.word	0x0800790c
 8007290:	0800792c 	.word	0x0800792c
 8007294:	080078ec 	.word	0x080078ec

08007298 <_write_r>:
 8007298:	b538      	push	{r3, r4, r5, lr}
 800729a:	4d07      	ldr	r5, [pc, #28]	; (80072b8 <_write_r+0x20>)
 800729c:	4604      	mov	r4, r0
 800729e:	4608      	mov	r0, r1
 80072a0:	4611      	mov	r1, r2
 80072a2:	2200      	movs	r2, #0
 80072a4:	602a      	str	r2, [r5, #0]
 80072a6:	461a      	mov	r2, r3
 80072a8:	f7fa f80b 	bl	80012c2 <_write>
 80072ac:	1c43      	adds	r3, r0, #1
 80072ae:	d102      	bne.n	80072b6 <_write_r+0x1e>
 80072b0:	682b      	ldr	r3, [r5, #0]
 80072b2:	b103      	cbz	r3, 80072b6 <_write_r+0x1e>
 80072b4:	6023      	str	r3, [r4, #0]
 80072b6:	bd38      	pop	{r3, r4, r5, pc}
 80072b8:	20000300 	.word	0x20000300

080072bc <__swsetup_r>:
 80072bc:	4b32      	ldr	r3, [pc, #200]	; (8007388 <__swsetup_r+0xcc>)
 80072be:	b570      	push	{r4, r5, r6, lr}
 80072c0:	681d      	ldr	r5, [r3, #0]
 80072c2:	4606      	mov	r6, r0
 80072c4:	460c      	mov	r4, r1
 80072c6:	b125      	cbz	r5, 80072d2 <__swsetup_r+0x16>
 80072c8:	69ab      	ldr	r3, [r5, #24]
 80072ca:	b913      	cbnz	r3, 80072d2 <__swsetup_r+0x16>
 80072cc:	4628      	mov	r0, r5
 80072ce:	f7ff fad3 	bl	8006878 <__sinit>
 80072d2:	4b2e      	ldr	r3, [pc, #184]	; (800738c <__swsetup_r+0xd0>)
 80072d4:	429c      	cmp	r4, r3
 80072d6:	d10f      	bne.n	80072f8 <__swsetup_r+0x3c>
 80072d8:	686c      	ldr	r4, [r5, #4]
 80072da:	89a3      	ldrh	r3, [r4, #12]
 80072dc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80072e0:	0719      	lsls	r1, r3, #28
 80072e2:	d42c      	bmi.n	800733e <__swsetup_r+0x82>
 80072e4:	06dd      	lsls	r5, r3, #27
 80072e6:	d411      	bmi.n	800730c <__swsetup_r+0x50>
 80072e8:	2309      	movs	r3, #9
 80072ea:	6033      	str	r3, [r6, #0]
 80072ec:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80072f0:	81a3      	strh	r3, [r4, #12]
 80072f2:	f04f 30ff 	mov.w	r0, #4294967295
 80072f6:	e03e      	b.n	8007376 <__swsetup_r+0xba>
 80072f8:	4b25      	ldr	r3, [pc, #148]	; (8007390 <__swsetup_r+0xd4>)
 80072fa:	429c      	cmp	r4, r3
 80072fc:	d101      	bne.n	8007302 <__swsetup_r+0x46>
 80072fe:	68ac      	ldr	r4, [r5, #8]
 8007300:	e7eb      	b.n	80072da <__swsetup_r+0x1e>
 8007302:	4b24      	ldr	r3, [pc, #144]	; (8007394 <__swsetup_r+0xd8>)
 8007304:	429c      	cmp	r4, r3
 8007306:	bf08      	it	eq
 8007308:	68ec      	ldreq	r4, [r5, #12]
 800730a:	e7e6      	b.n	80072da <__swsetup_r+0x1e>
 800730c:	0758      	lsls	r0, r3, #29
 800730e:	d512      	bpl.n	8007336 <__swsetup_r+0x7a>
 8007310:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007312:	b141      	cbz	r1, 8007326 <__swsetup_r+0x6a>
 8007314:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007318:	4299      	cmp	r1, r3
 800731a:	d002      	beq.n	8007322 <__swsetup_r+0x66>
 800731c:	4630      	mov	r0, r6
 800731e:	f000 f991 	bl	8007644 <_free_r>
 8007322:	2300      	movs	r3, #0
 8007324:	6363      	str	r3, [r4, #52]	; 0x34
 8007326:	89a3      	ldrh	r3, [r4, #12]
 8007328:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800732c:	81a3      	strh	r3, [r4, #12]
 800732e:	2300      	movs	r3, #0
 8007330:	6063      	str	r3, [r4, #4]
 8007332:	6923      	ldr	r3, [r4, #16]
 8007334:	6023      	str	r3, [r4, #0]
 8007336:	89a3      	ldrh	r3, [r4, #12]
 8007338:	f043 0308 	orr.w	r3, r3, #8
 800733c:	81a3      	strh	r3, [r4, #12]
 800733e:	6923      	ldr	r3, [r4, #16]
 8007340:	b94b      	cbnz	r3, 8007356 <__swsetup_r+0x9a>
 8007342:	89a3      	ldrh	r3, [r4, #12]
 8007344:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007348:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800734c:	d003      	beq.n	8007356 <__swsetup_r+0x9a>
 800734e:	4621      	mov	r1, r4
 8007350:	4630      	mov	r0, r6
 8007352:	f000 f92b 	bl	80075ac <__smakebuf_r>
 8007356:	89a0      	ldrh	r0, [r4, #12]
 8007358:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800735c:	f010 0301 	ands.w	r3, r0, #1
 8007360:	d00a      	beq.n	8007378 <__swsetup_r+0xbc>
 8007362:	2300      	movs	r3, #0
 8007364:	60a3      	str	r3, [r4, #8]
 8007366:	6963      	ldr	r3, [r4, #20]
 8007368:	425b      	negs	r3, r3
 800736a:	61a3      	str	r3, [r4, #24]
 800736c:	6923      	ldr	r3, [r4, #16]
 800736e:	b943      	cbnz	r3, 8007382 <__swsetup_r+0xc6>
 8007370:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007374:	d1ba      	bne.n	80072ec <__swsetup_r+0x30>
 8007376:	bd70      	pop	{r4, r5, r6, pc}
 8007378:	0781      	lsls	r1, r0, #30
 800737a:	bf58      	it	pl
 800737c:	6963      	ldrpl	r3, [r4, #20]
 800737e:	60a3      	str	r3, [r4, #8]
 8007380:	e7f4      	b.n	800736c <__swsetup_r+0xb0>
 8007382:	2000      	movs	r0, #0
 8007384:	e7f7      	b.n	8007376 <__swsetup_r+0xba>
 8007386:	bf00      	nop
 8007388:	20000024 	.word	0x20000024
 800738c:	0800790c 	.word	0x0800790c
 8007390:	0800792c 	.word	0x0800792c
 8007394:	080078ec 	.word	0x080078ec

08007398 <_close_r>:
 8007398:	b538      	push	{r3, r4, r5, lr}
 800739a:	4d06      	ldr	r5, [pc, #24]	; (80073b4 <_close_r+0x1c>)
 800739c:	2300      	movs	r3, #0
 800739e:	4604      	mov	r4, r0
 80073a0:	4608      	mov	r0, r1
 80073a2:	602b      	str	r3, [r5, #0]
 80073a4:	f7f9 ffa9 	bl	80012fa <_close>
 80073a8:	1c43      	adds	r3, r0, #1
 80073aa:	d102      	bne.n	80073b2 <_close_r+0x1a>
 80073ac:	682b      	ldr	r3, [r5, #0]
 80073ae:	b103      	cbz	r3, 80073b2 <_close_r+0x1a>
 80073b0:	6023      	str	r3, [r4, #0]
 80073b2:	bd38      	pop	{r3, r4, r5, pc}
 80073b4:	20000300 	.word	0x20000300

080073b8 <__sflush_r>:
 80073b8:	898a      	ldrh	r2, [r1, #12]
 80073ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80073be:	4605      	mov	r5, r0
 80073c0:	0710      	lsls	r0, r2, #28
 80073c2:	460c      	mov	r4, r1
 80073c4:	d458      	bmi.n	8007478 <__sflush_r+0xc0>
 80073c6:	684b      	ldr	r3, [r1, #4]
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	dc05      	bgt.n	80073d8 <__sflush_r+0x20>
 80073cc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	dc02      	bgt.n	80073d8 <__sflush_r+0x20>
 80073d2:	2000      	movs	r0, #0
 80073d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80073d8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80073da:	2e00      	cmp	r6, #0
 80073dc:	d0f9      	beq.n	80073d2 <__sflush_r+0x1a>
 80073de:	2300      	movs	r3, #0
 80073e0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80073e4:	682f      	ldr	r7, [r5, #0]
 80073e6:	602b      	str	r3, [r5, #0]
 80073e8:	d032      	beq.n	8007450 <__sflush_r+0x98>
 80073ea:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80073ec:	89a3      	ldrh	r3, [r4, #12]
 80073ee:	075a      	lsls	r2, r3, #29
 80073f0:	d505      	bpl.n	80073fe <__sflush_r+0x46>
 80073f2:	6863      	ldr	r3, [r4, #4]
 80073f4:	1ac0      	subs	r0, r0, r3
 80073f6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80073f8:	b10b      	cbz	r3, 80073fe <__sflush_r+0x46>
 80073fa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80073fc:	1ac0      	subs	r0, r0, r3
 80073fe:	2300      	movs	r3, #0
 8007400:	4602      	mov	r2, r0
 8007402:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007404:	6a21      	ldr	r1, [r4, #32]
 8007406:	4628      	mov	r0, r5
 8007408:	47b0      	blx	r6
 800740a:	1c43      	adds	r3, r0, #1
 800740c:	89a3      	ldrh	r3, [r4, #12]
 800740e:	d106      	bne.n	800741e <__sflush_r+0x66>
 8007410:	6829      	ldr	r1, [r5, #0]
 8007412:	291d      	cmp	r1, #29
 8007414:	d82c      	bhi.n	8007470 <__sflush_r+0xb8>
 8007416:	4a2a      	ldr	r2, [pc, #168]	; (80074c0 <__sflush_r+0x108>)
 8007418:	40ca      	lsrs	r2, r1
 800741a:	07d6      	lsls	r6, r2, #31
 800741c:	d528      	bpl.n	8007470 <__sflush_r+0xb8>
 800741e:	2200      	movs	r2, #0
 8007420:	6062      	str	r2, [r4, #4]
 8007422:	04d9      	lsls	r1, r3, #19
 8007424:	6922      	ldr	r2, [r4, #16]
 8007426:	6022      	str	r2, [r4, #0]
 8007428:	d504      	bpl.n	8007434 <__sflush_r+0x7c>
 800742a:	1c42      	adds	r2, r0, #1
 800742c:	d101      	bne.n	8007432 <__sflush_r+0x7a>
 800742e:	682b      	ldr	r3, [r5, #0]
 8007430:	b903      	cbnz	r3, 8007434 <__sflush_r+0x7c>
 8007432:	6560      	str	r0, [r4, #84]	; 0x54
 8007434:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007436:	602f      	str	r7, [r5, #0]
 8007438:	2900      	cmp	r1, #0
 800743a:	d0ca      	beq.n	80073d2 <__sflush_r+0x1a>
 800743c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007440:	4299      	cmp	r1, r3
 8007442:	d002      	beq.n	800744a <__sflush_r+0x92>
 8007444:	4628      	mov	r0, r5
 8007446:	f000 f8fd 	bl	8007644 <_free_r>
 800744a:	2000      	movs	r0, #0
 800744c:	6360      	str	r0, [r4, #52]	; 0x34
 800744e:	e7c1      	b.n	80073d4 <__sflush_r+0x1c>
 8007450:	6a21      	ldr	r1, [r4, #32]
 8007452:	2301      	movs	r3, #1
 8007454:	4628      	mov	r0, r5
 8007456:	47b0      	blx	r6
 8007458:	1c41      	adds	r1, r0, #1
 800745a:	d1c7      	bne.n	80073ec <__sflush_r+0x34>
 800745c:	682b      	ldr	r3, [r5, #0]
 800745e:	2b00      	cmp	r3, #0
 8007460:	d0c4      	beq.n	80073ec <__sflush_r+0x34>
 8007462:	2b1d      	cmp	r3, #29
 8007464:	d001      	beq.n	800746a <__sflush_r+0xb2>
 8007466:	2b16      	cmp	r3, #22
 8007468:	d101      	bne.n	800746e <__sflush_r+0xb6>
 800746a:	602f      	str	r7, [r5, #0]
 800746c:	e7b1      	b.n	80073d2 <__sflush_r+0x1a>
 800746e:	89a3      	ldrh	r3, [r4, #12]
 8007470:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007474:	81a3      	strh	r3, [r4, #12]
 8007476:	e7ad      	b.n	80073d4 <__sflush_r+0x1c>
 8007478:	690f      	ldr	r7, [r1, #16]
 800747a:	2f00      	cmp	r7, #0
 800747c:	d0a9      	beq.n	80073d2 <__sflush_r+0x1a>
 800747e:	0793      	lsls	r3, r2, #30
 8007480:	680e      	ldr	r6, [r1, #0]
 8007482:	bf08      	it	eq
 8007484:	694b      	ldreq	r3, [r1, #20]
 8007486:	600f      	str	r7, [r1, #0]
 8007488:	bf18      	it	ne
 800748a:	2300      	movne	r3, #0
 800748c:	eba6 0807 	sub.w	r8, r6, r7
 8007490:	608b      	str	r3, [r1, #8]
 8007492:	f1b8 0f00 	cmp.w	r8, #0
 8007496:	dd9c      	ble.n	80073d2 <__sflush_r+0x1a>
 8007498:	6a21      	ldr	r1, [r4, #32]
 800749a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800749c:	4643      	mov	r3, r8
 800749e:	463a      	mov	r2, r7
 80074a0:	4628      	mov	r0, r5
 80074a2:	47b0      	blx	r6
 80074a4:	2800      	cmp	r0, #0
 80074a6:	dc06      	bgt.n	80074b6 <__sflush_r+0xfe>
 80074a8:	89a3      	ldrh	r3, [r4, #12]
 80074aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80074ae:	81a3      	strh	r3, [r4, #12]
 80074b0:	f04f 30ff 	mov.w	r0, #4294967295
 80074b4:	e78e      	b.n	80073d4 <__sflush_r+0x1c>
 80074b6:	4407      	add	r7, r0
 80074b8:	eba8 0800 	sub.w	r8, r8, r0
 80074bc:	e7e9      	b.n	8007492 <__sflush_r+0xda>
 80074be:	bf00      	nop
 80074c0:	20400001 	.word	0x20400001

080074c4 <_fflush_r>:
 80074c4:	b538      	push	{r3, r4, r5, lr}
 80074c6:	690b      	ldr	r3, [r1, #16]
 80074c8:	4605      	mov	r5, r0
 80074ca:	460c      	mov	r4, r1
 80074cc:	b913      	cbnz	r3, 80074d4 <_fflush_r+0x10>
 80074ce:	2500      	movs	r5, #0
 80074d0:	4628      	mov	r0, r5
 80074d2:	bd38      	pop	{r3, r4, r5, pc}
 80074d4:	b118      	cbz	r0, 80074de <_fflush_r+0x1a>
 80074d6:	6983      	ldr	r3, [r0, #24]
 80074d8:	b90b      	cbnz	r3, 80074de <_fflush_r+0x1a>
 80074da:	f7ff f9cd 	bl	8006878 <__sinit>
 80074de:	4b14      	ldr	r3, [pc, #80]	; (8007530 <_fflush_r+0x6c>)
 80074e0:	429c      	cmp	r4, r3
 80074e2:	d11b      	bne.n	800751c <_fflush_r+0x58>
 80074e4:	686c      	ldr	r4, [r5, #4]
 80074e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d0ef      	beq.n	80074ce <_fflush_r+0xa>
 80074ee:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80074f0:	07d0      	lsls	r0, r2, #31
 80074f2:	d404      	bmi.n	80074fe <_fflush_r+0x3a>
 80074f4:	0599      	lsls	r1, r3, #22
 80074f6:	d402      	bmi.n	80074fe <_fflush_r+0x3a>
 80074f8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80074fa:	f7ff fa5b 	bl	80069b4 <__retarget_lock_acquire_recursive>
 80074fe:	4628      	mov	r0, r5
 8007500:	4621      	mov	r1, r4
 8007502:	f7ff ff59 	bl	80073b8 <__sflush_r>
 8007506:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007508:	07da      	lsls	r2, r3, #31
 800750a:	4605      	mov	r5, r0
 800750c:	d4e0      	bmi.n	80074d0 <_fflush_r+0xc>
 800750e:	89a3      	ldrh	r3, [r4, #12]
 8007510:	059b      	lsls	r3, r3, #22
 8007512:	d4dd      	bmi.n	80074d0 <_fflush_r+0xc>
 8007514:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007516:	f7ff fa4e 	bl	80069b6 <__retarget_lock_release_recursive>
 800751a:	e7d9      	b.n	80074d0 <_fflush_r+0xc>
 800751c:	4b05      	ldr	r3, [pc, #20]	; (8007534 <_fflush_r+0x70>)
 800751e:	429c      	cmp	r4, r3
 8007520:	d101      	bne.n	8007526 <_fflush_r+0x62>
 8007522:	68ac      	ldr	r4, [r5, #8]
 8007524:	e7df      	b.n	80074e6 <_fflush_r+0x22>
 8007526:	4b04      	ldr	r3, [pc, #16]	; (8007538 <_fflush_r+0x74>)
 8007528:	429c      	cmp	r4, r3
 800752a:	bf08      	it	eq
 800752c:	68ec      	ldreq	r4, [r5, #12]
 800752e:	e7da      	b.n	80074e6 <_fflush_r+0x22>
 8007530:	0800790c 	.word	0x0800790c
 8007534:	0800792c 	.word	0x0800792c
 8007538:	080078ec 	.word	0x080078ec

0800753c <_lseek_r>:
 800753c:	b538      	push	{r3, r4, r5, lr}
 800753e:	4d07      	ldr	r5, [pc, #28]	; (800755c <_lseek_r+0x20>)
 8007540:	4604      	mov	r4, r0
 8007542:	4608      	mov	r0, r1
 8007544:	4611      	mov	r1, r2
 8007546:	2200      	movs	r2, #0
 8007548:	602a      	str	r2, [r5, #0]
 800754a:	461a      	mov	r2, r3
 800754c:	f7f9 fefc 	bl	8001348 <_lseek>
 8007550:	1c43      	adds	r3, r0, #1
 8007552:	d102      	bne.n	800755a <_lseek_r+0x1e>
 8007554:	682b      	ldr	r3, [r5, #0]
 8007556:	b103      	cbz	r3, 800755a <_lseek_r+0x1e>
 8007558:	6023      	str	r3, [r4, #0]
 800755a:	bd38      	pop	{r3, r4, r5, pc}
 800755c:	20000300 	.word	0x20000300

08007560 <__swhatbuf_r>:
 8007560:	b570      	push	{r4, r5, r6, lr}
 8007562:	460e      	mov	r6, r1
 8007564:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007568:	2900      	cmp	r1, #0
 800756a:	b096      	sub	sp, #88	; 0x58
 800756c:	4614      	mov	r4, r2
 800756e:	461d      	mov	r5, r3
 8007570:	da08      	bge.n	8007584 <__swhatbuf_r+0x24>
 8007572:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8007576:	2200      	movs	r2, #0
 8007578:	602a      	str	r2, [r5, #0]
 800757a:	061a      	lsls	r2, r3, #24
 800757c:	d410      	bmi.n	80075a0 <__swhatbuf_r+0x40>
 800757e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007582:	e00e      	b.n	80075a2 <__swhatbuf_r+0x42>
 8007584:	466a      	mov	r2, sp
 8007586:	f000 f8bb 	bl	8007700 <_fstat_r>
 800758a:	2800      	cmp	r0, #0
 800758c:	dbf1      	blt.n	8007572 <__swhatbuf_r+0x12>
 800758e:	9a01      	ldr	r2, [sp, #4]
 8007590:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007594:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007598:	425a      	negs	r2, r3
 800759a:	415a      	adcs	r2, r3
 800759c:	602a      	str	r2, [r5, #0]
 800759e:	e7ee      	b.n	800757e <__swhatbuf_r+0x1e>
 80075a0:	2340      	movs	r3, #64	; 0x40
 80075a2:	2000      	movs	r0, #0
 80075a4:	6023      	str	r3, [r4, #0]
 80075a6:	b016      	add	sp, #88	; 0x58
 80075a8:	bd70      	pop	{r4, r5, r6, pc}
	...

080075ac <__smakebuf_r>:
 80075ac:	898b      	ldrh	r3, [r1, #12]
 80075ae:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80075b0:	079d      	lsls	r5, r3, #30
 80075b2:	4606      	mov	r6, r0
 80075b4:	460c      	mov	r4, r1
 80075b6:	d507      	bpl.n	80075c8 <__smakebuf_r+0x1c>
 80075b8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80075bc:	6023      	str	r3, [r4, #0]
 80075be:	6123      	str	r3, [r4, #16]
 80075c0:	2301      	movs	r3, #1
 80075c2:	6163      	str	r3, [r4, #20]
 80075c4:	b002      	add	sp, #8
 80075c6:	bd70      	pop	{r4, r5, r6, pc}
 80075c8:	ab01      	add	r3, sp, #4
 80075ca:	466a      	mov	r2, sp
 80075cc:	f7ff ffc8 	bl	8007560 <__swhatbuf_r>
 80075d0:	9900      	ldr	r1, [sp, #0]
 80075d2:	4605      	mov	r5, r0
 80075d4:	4630      	mov	r0, r6
 80075d6:	f7ff fa0f 	bl	80069f8 <_malloc_r>
 80075da:	b948      	cbnz	r0, 80075f0 <__smakebuf_r+0x44>
 80075dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80075e0:	059a      	lsls	r2, r3, #22
 80075e2:	d4ef      	bmi.n	80075c4 <__smakebuf_r+0x18>
 80075e4:	f023 0303 	bic.w	r3, r3, #3
 80075e8:	f043 0302 	orr.w	r3, r3, #2
 80075ec:	81a3      	strh	r3, [r4, #12]
 80075ee:	e7e3      	b.n	80075b8 <__smakebuf_r+0xc>
 80075f0:	4b0d      	ldr	r3, [pc, #52]	; (8007628 <__smakebuf_r+0x7c>)
 80075f2:	62b3      	str	r3, [r6, #40]	; 0x28
 80075f4:	89a3      	ldrh	r3, [r4, #12]
 80075f6:	6020      	str	r0, [r4, #0]
 80075f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80075fc:	81a3      	strh	r3, [r4, #12]
 80075fe:	9b00      	ldr	r3, [sp, #0]
 8007600:	6163      	str	r3, [r4, #20]
 8007602:	9b01      	ldr	r3, [sp, #4]
 8007604:	6120      	str	r0, [r4, #16]
 8007606:	b15b      	cbz	r3, 8007620 <__smakebuf_r+0x74>
 8007608:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800760c:	4630      	mov	r0, r6
 800760e:	f000 f889 	bl	8007724 <_isatty_r>
 8007612:	b128      	cbz	r0, 8007620 <__smakebuf_r+0x74>
 8007614:	89a3      	ldrh	r3, [r4, #12]
 8007616:	f023 0303 	bic.w	r3, r3, #3
 800761a:	f043 0301 	orr.w	r3, r3, #1
 800761e:	81a3      	strh	r3, [r4, #12]
 8007620:	89a0      	ldrh	r0, [r4, #12]
 8007622:	4305      	orrs	r5, r0
 8007624:	81a5      	strh	r5, [r4, #12]
 8007626:	e7cd      	b.n	80075c4 <__smakebuf_r+0x18>
 8007628:	08006811 	.word	0x08006811

0800762c <__malloc_lock>:
 800762c:	4801      	ldr	r0, [pc, #4]	; (8007634 <__malloc_lock+0x8>)
 800762e:	f7ff b9c1 	b.w	80069b4 <__retarget_lock_acquire_recursive>
 8007632:	bf00      	nop
 8007634:	200002f4 	.word	0x200002f4

08007638 <__malloc_unlock>:
 8007638:	4801      	ldr	r0, [pc, #4]	; (8007640 <__malloc_unlock+0x8>)
 800763a:	f7ff b9bc 	b.w	80069b6 <__retarget_lock_release_recursive>
 800763e:	bf00      	nop
 8007640:	200002f4 	.word	0x200002f4

08007644 <_free_r>:
 8007644:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007646:	2900      	cmp	r1, #0
 8007648:	d044      	beq.n	80076d4 <_free_r+0x90>
 800764a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800764e:	9001      	str	r0, [sp, #4]
 8007650:	2b00      	cmp	r3, #0
 8007652:	f1a1 0404 	sub.w	r4, r1, #4
 8007656:	bfb8      	it	lt
 8007658:	18e4      	addlt	r4, r4, r3
 800765a:	f7ff ffe7 	bl	800762c <__malloc_lock>
 800765e:	4a1e      	ldr	r2, [pc, #120]	; (80076d8 <_free_r+0x94>)
 8007660:	9801      	ldr	r0, [sp, #4]
 8007662:	6813      	ldr	r3, [r2, #0]
 8007664:	b933      	cbnz	r3, 8007674 <_free_r+0x30>
 8007666:	6063      	str	r3, [r4, #4]
 8007668:	6014      	str	r4, [r2, #0]
 800766a:	b003      	add	sp, #12
 800766c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007670:	f7ff bfe2 	b.w	8007638 <__malloc_unlock>
 8007674:	42a3      	cmp	r3, r4
 8007676:	d908      	bls.n	800768a <_free_r+0x46>
 8007678:	6825      	ldr	r5, [r4, #0]
 800767a:	1961      	adds	r1, r4, r5
 800767c:	428b      	cmp	r3, r1
 800767e:	bf01      	itttt	eq
 8007680:	6819      	ldreq	r1, [r3, #0]
 8007682:	685b      	ldreq	r3, [r3, #4]
 8007684:	1949      	addeq	r1, r1, r5
 8007686:	6021      	streq	r1, [r4, #0]
 8007688:	e7ed      	b.n	8007666 <_free_r+0x22>
 800768a:	461a      	mov	r2, r3
 800768c:	685b      	ldr	r3, [r3, #4]
 800768e:	b10b      	cbz	r3, 8007694 <_free_r+0x50>
 8007690:	42a3      	cmp	r3, r4
 8007692:	d9fa      	bls.n	800768a <_free_r+0x46>
 8007694:	6811      	ldr	r1, [r2, #0]
 8007696:	1855      	adds	r5, r2, r1
 8007698:	42a5      	cmp	r5, r4
 800769a:	d10b      	bne.n	80076b4 <_free_r+0x70>
 800769c:	6824      	ldr	r4, [r4, #0]
 800769e:	4421      	add	r1, r4
 80076a0:	1854      	adds	r4, r2, r1
 80076a2:	42a3      	cmp	r3, r4
 80076a4:	6011      	str	r1, [r2, #0]
 80076a6:	d1e0      	bne.n	800766a <_free_r+0x26>
 80076a8:	681c      	ldr	r4, [r3, #0]
 80076aa:	685b      	ldr	r3, [r3, #4]
 80076ac:	6053      	str	r3, [r2, #4]
 80076ae:	4421      	add	r1, r4
 80076b0:	6011      	str	r1, [r2, #0]
 80076b2:	e7da      	b.n	800766a <_free_r+0x26>
 80076b4:	d902      	bls.n	80076bc <_free_r+0x78>
 80076b6:	230c      	movs	r3, #12
 80076b8:	6003      	str	r3, [r0, #0]
 80076ba:	e7d6      	b.n	800766a <_free_r+0x26>
 80076bc:	6825      	ldr	r5, [r4, #0]
 80076be:	1961      	adds	r1, r4, r5
 80076c0:	428b      	cmp	r3, r1
 80076c2:	bf04      	itt	eq
 80076c4:	6819      	ldreq	r1, [r3, #0]
 80076c6:	685b      	ldreq	r3, [r3, #4]
 80076c8:	6063      	str	r3, [r4, #4]
 80076ca:	bf04      	itt	eq
 80076cc:	1949      	addeq	r1, r1, r5
 80076ce:	6021      	streq	r1, [r4, #0]
 80076d0:	6054      	str	r4, [r2, #4]
 80076d2:	e7ca      	b.n	800766a <_free_r+0x26>
 80076d4:	b003      	add	sp, #12
 80076d6:	bd30      	pop	{r4, r5, pc}
 80076d8:	200002f8 	.word	0x200002f8

080076dc <_read_r>:
 80076dc:	b538      	push	{r3, r4, r5, lr}
 80076de:	4d07      	ldr	r5, [pc, #28]	; (80076fc <_read_r+0x20>)
 80076e0:	4604      	mov	r4, r0
 80076e2:	4608      	mov	r0, r1
 80076e4:	4611      	mov	r1, r2
 80076e6:	2200      	movs	r2, #0
 80076e8:	602a      	str	r2, [r5, #0]
 80076ea:	461a      	mov	r2, r3
 80076ec:	f7f9 fdcc 	bl	8001288 <_read>
 80076f0:	1c43      	adds	r3, r0, #1
 80076f2:	d102      	bne.n	80076fa <_read_r+0x1e>
 80076f4:	682b      	ldr	r3, [r5, #0]
 80076f6:	b103      	cbz	r3, 80076fa <_read_r+0x1e>
 80076f8:	6023      	str	r3, [r4, #0]
 80076fa:	bd38      	pop	{r3, r4, r5, pc}
 80076fc:	20000300 	.word	0x20000300

08007700 <_fstat_r>:
 8007700:	b538      	push	{r3, r4, r5, lr}
 8007702:	4d07      	ldr	r5, [pc, #28]	; (8007720 <_fstat_r+0x20>)
 8007704:	2300      	movs	r3, #0
 8007706:	4604      	mov	r4, r0
 8007708:	4608      	mov	r0, r1
 800770a:	4611      	mov	r1, r2
 800770c:	602b      	str	r3, [r5, #0]
 800770e:	f7f9 fe00 	bl	8001312 <_fstat>
 8007712:	1c43      	adds	r3, r0, #1
 8007714:	d102      	bne.n	800771c <_fstat_r+0x1c>
 8007716:	682b      	ldr	r3, [r5, #0]
 8007718:	b103      	cbz	r3, 800771c <_fstat_r+0x1c>
 800771a:	6023      	str	r3, [r4, #0]
 800771c:	bd38      	pop	{r3, r4, r5, pc}
 800771e:	bf00      	nop
 8007720:	20000300 	.word	0x20000300

08007724 <_isatty_r>:
 8007724:	b538      	push	{r3, r4, r5, lr}
 8007726:	4d06      	ldr	r5, [pc, #24]	; (8007740 <_isatty_r+0x1c>)
 8007728:	2300      	movs	r3, #0
 800772a:	4604      	mov	r4, r0
 800772c:	4608      	mov	r0, r1
 800772e:	602b      	str	r3, [r5, #0]
 8007730:	f7f9 fdff 	bl	8001332 <_isatty>
 8007734:	1c43      	adds	r3, r0, #1
 8007736:	d102      	bne.n	800773e <_isatty_r+0x1a>
 8007738:	682b      	ldr	r3, [r5, #0]
 800773a:	b103      	cbz	r3, 800773e <_isatty_r+0x1a>
 800773c:	6023      	str	r3, [r4, #0]
 800773e:	bd38      	pop	{r3, r4, r5, pc}
 8007740:	20000300 	.word	0x20000300

08007744 <_init>:
 8007744:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007746:	bf00      	nop
 8007748:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800774a:	bc08      	pop	{r3}
 800774c:	469e      	mov	lr, r3
 800774e:	4770      	bx	lr

08007750 <_fini>:
 8007750:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007752:	bf00      	nop
 8007754:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007756:	bc08      	pop	{r3}
 8007758:	469e      	mov	lr, r3
 800775a:	4770      	bx	lr
