$date
	Sat Oct 22 21:46:39 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#571382
b11 &
b11 %
1$
b11 !
1"
#571383
0"
#571386
b1010 &
b1010 %
#571390
b101 &
b101 %
#571394
b10000 &
b10000 %
#571398
b1000 &
b1000 %
#571402
b100 &
b100 %
#571406
b10 &
b10 %
#571410
b1 &
b1 %
1#
#571414
b0 &
0#
b0 %
0$
#1637578
b10001 &
b10001 %
1$
b10001 !
1"
#1637579
0"
#1637582
b110100 &
b110100 %
#1637586
b11010 &
b11010 %
#1637590
b1101 &
b1101 %
#1637594
b101000 &
b101000 %
#1637598
b10100 &
b10100 %
#1637602
b1010 &
b1010 %
#1637606
b101 &
b101 %
#1637610
b10000 &
b10000 %
#1637614
b1000 &
b1000 %
#1637618
b100 &
b100 %
#1637622
b10 &
b10 %
#1637626
b1 &
b1 %
1#
#1637630
b0 &
0#
b0 %
0$
#2594876
1"
#2594878
b10001 &
b10001 %
1$
#2594879
0"
#2594882
b110100 &
b110100 %
#2594886
b11010 &
b11010 %
#2594890
b1101 &
b1101 %
#2594894
b101000 &
b101000 %
#2594898
b10100 &
b10100 %
#2594902
b1010 &
b1010 %
#2594906
b101 &
b101 %
#2594910
b10000 &
b10000 %
#2594914
b1000 &
b1000 %
#2594918
b100 &
b100 %
#2594922
b10 &
b10 %
#2594926
b1 &
1#
b1 %
#2594930
b0 &
b0 %
0#
0$
#4500012
