// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition"

// DATE "04/03/2022 04:33:54"

// 
// Device: Altera EP4CE10F17C8 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module task1 (
	clk,
	res,
	uart_rxd,
	seg_sel,
	seg_led,
	uart_txd);
input 	clk;
input 	res;
input 	uart_rxd;
output 	[5:0] seg_sel;
output 	[7:0] seg_led;
output 	uart_txd;

// Design Ports Information
// seg_sel[0]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_sel[1]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_sel[2]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_sel[3]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_sel[4]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_sel[5]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_led[0]	=>  Location: PIN_M11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_led[1]	=>  Location: PIN_N12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_led[2]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_led[3]	=>  Location: PIN_N13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_led[4]	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_led[5]	=>  Location: PIN_N11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_led[6]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_led[7]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uart_txd	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// res	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uart_rxd	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("task_8_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \seg_sel[0]~output_o ;
wire \seg_sel[1]~output_o ;
wire \seg_sel[2]~output_o ;
wire \seg_sel[3]~output_o ;
wire \seg_sel[4]~output_o ;
wire \seg_sel[5]~output_o ;
wire \seg_led[0]~output_o ;
wire \seg_led[1]~output_o ;
wire \seg_led[2]~output_o ;
wire \seg_led[3]~output_o ;
wire \seg_led[4]~output_o ;
wire \seg_led[5]~output_o ;
wire \seg_led[6]~output_o ;
wire \seg_led[7]~output_o ;
wire \uart_txd~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \uart_rxd~input_o ;
wire \res~input_o ;
wire \res~inputclkctrl_outclk ;
wire \u_uart_recv|uart_rxd_d0~q ;
wire \u_uart_recv|uart_rxd_d1~feeder_combout ;
wire \u_uart_recv|uart_rxd_d1~q ;
wire \u_uart_recv|start_flag~combout ;
wire \u_uart_recv|clk_cnt[0]~16_combout ;
wire \u_uart_recv|clk_cnt[12]~41 ;
wire \u_uart_recv|clk_cnt[13]~42_combout ;
wire \u_uart_recv|clk_cnt[13]~43 ;
wire \u_uart_recv|clk_cnt[14]~44_combout ;
wire \u_uart_recv|clk_cnt[14]~45 ;
wire \u_uart_recv|clk_cnt[15]~46_combout ;
wire \u_uart_recv|rx_cnt[3]~1_combout ;
wire \u_uart_recv|LessThan0~3_combout ;
wire \u_uart_recv|LessThan0~1_combout ;
wire \u_uart_recv|LessThan0~2_combout ;
wire \u_uart_recv|LessThan0~0_combout ;
wire \u_uart_recv|rx_cnt[3]~2_combout ;
wire \u_uart_recv|clk_cnt[0]~17 ;
wire \u_uart_recv|clk_cnt[1]~18_combout ;
wire \u_uart_recv|clk_cnt[1]~19 ;
wire \u_uart_recv|clk_cnt[2]~20_combout ;
wire \u_uart_recv|clk_cnt[2]~21 ;
wire \u_uart_recv|clk_cnt[3]~22_combout ;
wire \u_uart_recv|clk_cnt[3]~23 ;
wire \u_uart_recv|clk_cnt[4]~24_combout ;
wire \u_uart_recv|clk_cnt[4]~25 ;
wire \u_uart_recv|clk_cnt[5]~26_combout ;
wire \u_uart_recv|clk_cnt[5]~27 ;
wire \u_uart_recv|clk_cnt[6]~28_combout ;
wire \u_uart_recv|clk_cnt[6]~29 ;
wire \u_uart_recv|clk_cnt[7]~30_combout ;
wire \u_uart_recv|clk_cnt[7]~31 ;
wire \u_uart_recv|clk_cnt[8]~32_combout ;
wire \u_uart_recv|clk_cnt[8]~33 ;
wire \u_uart_recv|clk_cnt[9]~34_combout ;
wire \u_uart_recv|clk_cnt[9]~35 ;
wire \u_uart_recv|clk_cnt[10]~36_combout ;
wire \u_uart_recv|clk_cnt[10]~37 ;
wire \u_uart_recv|clk_cnt[11]~38_combout ;
wire \u_uart_recv|clk_cnt[11]~39 ;
wire \u_uart_recv|clk_cnt[12]~40_combout ;
wire \u_uart_recv|Equal0~3_combout ;
wire \u_uart_recv|Equal0~0_combout ;
wire \u_uart_recv|Equal0~1_combout ;
wire \u_uart_recv|Equal0~2_combout ;
wire \u_uart_recv|Equal0~4_combout ;
wire \u_uart_recv|rx_flag~0_combout ;
wire \u_uart_recv|rx_flag~q ;
wire \u_uart_recv|rx_cnt~0_combout ;
wire \u_uart_recv|rx_cnt~5_combout ;
wire \u_uart_recv|rx_cnt~4_combout ;
wire \u_uart_recv|Add1~0_combout ;
wire \u_uart_recv|rx_cnt~3_combout ;
wire \u_uart_recv|Equal1~0_combout ;
wire \u_uart_recv|uart_done~q ;
wire \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ;
wire \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ;
wire \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~3_combout ;
wire \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ;
wire \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ;
wire \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ;
wire \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ;
wire \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ;
wire \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ;
wire \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ;
wire \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ;
wire \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~1_combout ;
wire \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ;
wire \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ;
wire \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT ;
wire \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~combout ;
wire \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ;
wire \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~2_combout ;
wire \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ;
wire \u_uart_send|uart_en_d0~q ;
wire \u_uart_send|uart_en_d1~feeder_combout ;
wire \u_uart_send|uart_en_d1~q ;
wire \u_uart_send|clk_cnt[0]~16_combout ;
wire \u_uart_send|LessThan0~1_combout ;
wire \u_uart_send|LessThan0~2_combout ;
wire \u_uart_send|clk_cnt[6]~29 ;
wire \u_uart_send|clk_cnt[7]~30_combout ;
wire \u_uart_send|clk_cnt[7]~31 ;
wire \u_uart_send|clk_cnt[8]~32_combout ;
wire \u_uart_send|clk_cnt[8]~33 ;
wire \u_uart_send|clk_cnt[9]~34_combout ;
wire \u_uart_send|clk_cnt[9]~35 ;
wire \u_uart_send|clk_cnt[10]~36_combout ;
wire \u_uart_send|clk_cnt[10]~37 ;
wire \u_uart_send|clk_cnt[11]~38_combout ;
wire \u_uart_send|clk_cnt[11]~39 ;
wire \u_uart_send|clk_cnt[12]~40_combout ;
wire \u_uart_send|LessThan0~0_combout ;
wire \u_uart_send|LessThan0~3_combout ;
wire \u_uart_send|clk_cnt[12]~41 ;
wire \u_uart_send|clk_cnt[13]~42_combout ;
wire \u_uart_send|clk_cnt[13]~43 ;
wire \u_uart_send|clk_cnt[14]~44_combout ;
wire \u_uart_send|clk_cnt[14]~45 ;
wire \u_uart_send|clk_cnt[15]~46_combout ;
wire \u_uart_send|tx_cnt[3]~1_combout ;
wire \u_uart_send|tx_cnt[3]~2_combout ;
wire \u_uart_send|clk_cnt[0]~17 ;
wire \u_uart_send|clk_cnt[1]~18_combout ;
wire \u_uart_send|clk_cnt[1]~19 ;
wire \u_uart_send|clk_cnt[2]~20_combout ;
wire \u_uart_send|clk_cnt[2]~21 ;
wire \u_uart_send|clk_cnt[3]~22_combout ;
wire \u_uart_send|clk_cnt[3]~23 ;
wire \u_uart_send|clk_cnt[4]~24_combout ;
wire \u_uart_send|clk_cnt[4]~25 ;
wire \u_uart_send|clk_cnt[5]~26_combout ;
wire \u_uart_send|clk_cnt[5]~27 ;
wire \u_uart_send|clk_cnt[6]~28_combout ;
wire \u_uart_send|always1~1_combout ;
wire \u_uart_send|tx_cnt~0_combout ;
wire \u_uart_send|always1~0_combout ;
wire \u_uart_send|always1~2_combout ;
wire \u_uart_send|always1~3_combout ;
wire \u_uart_send|tx_cnt~3_combout ;
wire \u_uart_send|tx_cnt~5_combout ;
wire \u_uart_send|always1~5_combout ;
wire \u_uart_send|Add1~0_combout ;
wire \u_uart_send|tx_cnt~4_combout ;
wire \u_uart_send|always1~4_combout ;
wire \u_uart_send|always1~6_combout ;
wire \u_uart_send|tx_flag~0_combout ;
wire \u_uart_send|tx_flag~q ;
wire \u_uart_recv|Decoder0~4_combout ;
wire \u_uart_recv|Decoder0~9_combout ;
wire \u_uart_recv|rxdata~6_combout ;
wire \u_uart_recv|uart_data~6_combout ;
wire \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ;
wire \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ;
wire \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ;
wire \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ;
wire \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ;
wire \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ;
wire \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ;
wire \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ;
wire \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ;
wire \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ;
wire \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ;
wire \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ;
wire \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ;
wire \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ;
wire \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ;
wire \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~combout ;
wire \u_uart_recv|Decoder0~2_combout ;
wire \u_uart_recv|Decoder0~10_combout ;
wire \u_uart_recv|rxdata~7_combout ;
wire \u_uart_recv|uart_data~7_combout ;
wire \u_uart_recv|Decoder0~8_combout ;
wire \u_uart_recv|rxdata~5_combout ;
wire \u_uart_recv|uart_data~5_combout ;
wire \u_uart_recv|Decoder0~0_combout ;
wire \u_uart_recv|Decoder0~6_combout ;
wire \u_uart_recv|rxdata~3_combout ;
wire \u_uart_recv|uart_data~3_combout ;
wire \u_uart_recv|Decoder0~5_combout ;
wire \u_uart_recv|rxdata~2_combout ;
wire \u_uart_recv|uart_data~2_combout ;
wire \u_uart_recv|Decoder0~3_combout ;
wire \u_uart_recv|rxdata~1_combout ;
wire \u_uart_recv|uart_data~1_combout ;
wire \u_uart_recv|Decoder0~7_combout ;
wire \u_uart_recv|rxdata~4_combout ;
wire \u_uart_recv|uart_data~4_combout ;
wire \u_uart_recv|Decoder0~1_combout ;
wire \u_uart_recv|rxdata~0_combout ;
wire \u_uart_recv|uart_data~0_combout ;
wire \u_uart_send|tx_data~9_combout ;
wire \u_uart_send|tx_data[4]~1_combout ;
wire \u_uart_send|tx_data[4]~2_combout ;
wire \u_uart_send|tx_data~7_combout ;
wire \u_uart_send|tx_data~8_combout ;
wire \u_uart_send|Mux0~3_combout ;
wire \u_uart_send|Mux0~4_combout ;
wire \u_uart_send|tx_data~6_combout ;
wire \u_uart_send|tx_data~5_combout ;
wire \u_uart_send|tx_data~4_combout ;
wire \u_uart_send|Mux0~1_combout ;
wire \u_uart_send|tx_data~3_combout ;
wire \u_uart_send|Mux0~2_combout ;
wire \u_uart_send|Mux0~5_combout ;
wire \u_uart_send|tx_data~0_combout ;
wire \u_uart_send|Mux0~0_combout ;
wire \u_uart_send|Mux0~6_combout ;
wire \u_uart_send|uart_txd~0_combout ;
wire \u_uart_send|uart_txd~q ;
wire [15:0] \u_uart_recv|clk_cnt ;
wire [15:0] \u_uart_send|clk_cnt ;
wire [7:0] \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b ;
wire [6:0] \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [7:0] \u_uart_send|tx_data ;
wire [3:0] \u_uart_send|tx_cnt ;
wire [7:0] \u_uart_recv|uart_data ;
wire [6:0] \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit ;
wire [6:0] \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit ;
wire [3:0] \u_uart_recv|rx_cnt ;
wire [7:0] \u_uart_recv|rxdata ;

wire [35:0] \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;

assign \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] = \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] = \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] = \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] = \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4] = \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] = \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6] = \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7] = \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X34_Y7_N23
cycloneive_io_obuf \seg_sel[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_sel[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_sel[0]~output .bus_hold = "false";
defparam \seg_sel[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N16
cycloneive_io_obuf \seg_sel[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_sel[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_sel[1]~output .bus_hold = "false";
defparam \seg_sel[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y5_N23
cycloneive_io_obuf \seg_sel[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_sel[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_sel[2]~output .bus_hold = "false";
defparam \seg_sel[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N16
cycloneive_io_obuf \seg_sel[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_sel[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_sel[3]~output .bus_hold = "false";
defparam \seg_sel[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y5_N16
cycloneive_io_obuf \seg_sel[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_sel[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_sel[4]~output .bus_hold = "false";
defparam \seg_sel[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N9
cycloneive_io_obuf \seg_sel[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_sel[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_sel[5]~output .bus_hold = "false";
defparam \seg_sel[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N9
cycloneive_io_obuf \seg_led[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_led[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_led[0]~output .bus_hold = "false";
defparam \seg_led[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
cycloneive_io_obuf \seg_led[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_led[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_led[1]~output .bus_hold = "false";
defparam \seg_led[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N9
cycloneive_io_obuf \seg_led[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_led[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_led[2]~output .bus_hold = "false";
defparam \seg_led[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y2_N23
cycloneive_io_obuf \seg_led[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_led[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_led[3]~output .bus_hold = "false";
defparam \seg_led[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cycloneive_io_obuf \seg_led[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_led[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_led[4]~output .bus_hold = "false";
defparam \seg_led[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N23
cycloneive_io_obuf \seg_led[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_led[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_led[5]~output .bus_hold = "false";
defparam \seg_led[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N23
cycloneive_io_obuf \seg_led[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_led[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_led[6]~output .bus_hold = "false";
defparam \seg_led[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N16
cycloneive_io_obuf \seg_led[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_led[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_led[7]~output .bus_hold = "false";
defparam \seg_led[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \uart_txd~output (
	.i(!\u_uart_send|uart_txd~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uart_txd~output_o ),
	.obar());
// synopsys translate_off
defparam \uart_txd~output .bus_hold = "false";
defparam \uart_txd~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N22
cycloneive_io_ibuf \uart_rxd~input (
	.i(uart_rxd),
	.ibar(gnd),
	.o(\uart_rxd~input_o ));
// synopsys translate_off
defparam \uart_rxd~input .bus_hold = "false";
defparam \uart_rxd~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N22
cycloneive_io_ibuf \res~input (
	.i(res),
	.ibar(gnd),
	.o(\res~input_o ));
// synopsys translate_off
defparam \res~input .bus_hold = "false";
defparam \res~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \res~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\res~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\res~inputclkctrl_outclk ));
// synopsys translate_off
defparam \res~inputclkctrl .clock_type = "global clock";
defparam \res~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X12_Y7_N31
dffeas \u_uart_recv|uart_rxd_d0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_rxd~input_o ),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_recv|uart_rxd_d0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_recv|uart_rxd_d0 .is_wysiwyg = "true";
defparam \u_uart_recv|uart_rxd_d0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N6
cycloneive_lcell_comb \u_uart_recv|uart_rxd_d1~feeder (
// Equation(s):
// \u_uart_recv|uart_rxd_d1~feeder_combout  = \u_uart_recv|uart_rxd_d0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_uart_recv|uart_rxd_d0~q ),
	.cin(gnd),
	.combout(\u_uart_recv|uart_rxd_d1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_recv|uart_rxd_d1~feeder .lut_mask = 16'hFF00;
defparam \u_uart_recv|uart_rxd_d1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N7
dffeas \u_uart_recv|uart_rxd_d1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_recv|uart_rxd_d1~feeder_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_recv|uart_rxd_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_recv|uart_rxd_d1 .is_wysiwyg = "true";
defparam \u_uart_recv|uart_rxd_d1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N30
cycloneive_lcell_comb \u_uart_recv|start_flag (
// Equation(s):
// \u_uart_recv|start_flag~combout  = (!\u_uart_recv|uart_rxd_d0~q  & \u_uart_recv|uart_rxd_d1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_uart_recv|uart_rxd_d0~q ),
	.datad(\u_uart_recv|uart_rxd_d1~q ),
	.cin(gnd),
	.combout(\u_uart_recv|start_flag~combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_recv|start_flag .lut_mask = 16'h0F00;
defparam \u_uart_recv|start_flag .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N0
cycloneive_lcell_comb \u_uart_recv|clk_cnt[0]~16 (
// Equation(s):
// \u_uart_recv|clk_cnt[0]~16_combout  = \u_uart_recv|clk_cnt [0] $ (VCC)
// \u_uart_recv|clk_cnt[0]~17  = CARRY(\u_uart_recv|clk_cnt [0])

	.dataa(gnd),
	.datab(\u_uart_recv|clk_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_uart_recv|clk_cnt[0]~16_combout ),
	.cout(\u_uart_recv|clk_cnt[0]~17 ));
// synopsys translate_off
defparam \u_uart_recv|clk_cnt[0]~16 .lut_mask = 16'h33CC;
defparam \u_uart_recv|clk_cnt[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N24
cycloneive_lcell_comb \u_uart_recv|clk_cnt[12]~40 (
// Equation(s):
// \u_uart_recv|clk_cnt[12]~40_combout  = (\u_uart_recv|clk_cnt [12] & (\u_uart_recv|clk_cnt[11]~39  $ (GND))) # (!\u_uart_recv|clk_cnt [12] & (!\u_uart_recv|clk_cnt[11]~39  & VCC))
// \u_uart_recv|clk_cnt[12]~41  = CARRY((\u_uart_recv|clk_cnt [12] & !\u_uart_recv|clk_cnt[11]~39 ))

	.dataa(gnd),
	.datab(\u_uart_recv|clk_cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_recv|clk_cnt[11]~39 ),
	.combout(\u_uart_recv|clk_cnt[12]~40_combout ),
	.cout(\u_uart_recv|clk_cnt[12]~41 ));
// synopsys translate_off
defparam \u_uart_recv|clk_cnt[12]~40 .lut_mask = 16'hC30C;
defparam \u_uart_recv|clk_cnt[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N26
cycloneive_lcell_comb \u_uart_recv|clk_cnt[13]~42 (
// Equation(s):
// \u_uart_recv|clk_cnt[13]~42_combout  = (\u_uart_recv|clk_cnt [13] & (!\u_uart_recv|clk_cnt[12]~41 )) # (!\u_uart_recv|clk_cnt [13] & ((\u_uart_recv|clk_cnt[12]~41 ) # (GND)))
// \u_uart_recv|clk_cnt[13]~43  = CARRY((!\u_uart_recv|clk_cnt[12]~41 ) # (!\u_uart_recv|clk_cnt [13]))

	.dataa(\u_uart_recv|clk_cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_recv|clk_cnt[12]~41 ),
	.combout(\u_uart_recv|clk_cnt[13]~42_combout ),
	.cout(\u_uart_recv|clk_cnt[13]~43 ));
// synopsys translate_off
defparam \u_uart_recv|clk_cnt[13]~42 .lut_mask = 16'h5A5F;
defparam \u_uart_recv|clk_cnt[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y7_N27
dffeas \u_uart_recv|clk_cnt[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_recv|clk_cnt[13]~42_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_uart_recv|rx_cnt[3]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_recv|clk_cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_recv|clk_cnt[13] .is_wysiwyg = "true";
defparam \u_uart_recv|clk_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N28
cycloneive_lcell_comb \u_uart_recv|clk_cnt[14]~44 (
// Equation(s):
// \u_uart_recv|clk_cnt[14]~44_combout  = (\u_uart_recv|clk_cnt [14] & (\u_uart_recv|clk_cnt[13]~43  $ (GND))) # (!\u_uart_recv|clk_cnt [14] & (!\u_uart_recv|clk_cnt[13]~43  & VCC))
// \u_uart_recv|clk_cnt[14]~45  = CARRY((\u_uart_recv|clk_cnt [14] & !\u_uart_recv|clk_cnt[13]~43 ))

	.dataa(gnd),
	.datab(\u_uart_recv|clk_cnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_recv|clk_cnt[13]~43 ),
	.combout(\u_uart_recv|clk_cnt[14]~44_combout ),
	.cout(\u_uart_recv|clk_cnt[14]~45 ));
// synopsys translate_off
defparam \u_uart_recv|clk_cnt[14]~44 .lut_mask = 16'hC30C;
defparam \u_uart_recv|clk_cnt[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y7_N29
dffeas \u_uart_recv|clk_cnt[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_recv|clk_cnt[14]~44_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_uart_recv|rx_cnt[3]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_recv|clk_cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_recv|clk_cnt[14] .is_wysiwyg = "true";
defparam \u_uart_recv|clk_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N30
cycloneive_lcell_comb \u_uart_recv|clk_cnt[15]~46 (
// Equation(s):
// \u_uart_recv|clk_cnt[15]~46_combout  = \u_uart_recv|clk_cnt [15] $ (\u_uart_recv|clk_cnt[14]~45 )

	.dataa(\u_uart_recv|clk_cnt [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_uart_recv|clk_cnt[14]~45 ),
	.combout(\u_uart_recv|clk_cnt[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_recv|clk_cnt[15]~46 .lut_mask = 16'h5A5A;
defparam \u_uart_recv|clk_cnt[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y7_N31
dffeas \u_uart_recv|clk_cnt[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_recv|clk_cnt[15]~46_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_uart_recv|rx_cnt[3]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_recv|clk_cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_recv|clk_cnt[15] .is_wysiwyg = "true";
defparam \u_uart_recv|clk_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N12
cycloneive_lcell_comb \u_uart_recv|rx_cnt[3]~1 (
// Equation(s):
// \u_uart_recv|rx_cnt[3]~1_combout  = (\u_uart_recv|rx_flag~q  & (!\u_uart_recv|clk_cnt [15] & (!\u_uart_recv|clk_cnt [13] & !\u_uart_recv|clk_cnt [14])))

	.dataa(\u_uart_recv|rx_flag~q ),
	.datab(\u_uart_recv|clk_cnt [15]),
	.datac(\u_uart_recv|clk_cnt [13]),
	.datad(\u_uart_recv|clk_cnt [14]),
	.cin(gnd),
	.combout(\u_uart_recv|rx_cnt[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_recv|rx_cnt[3]~1 .lut_mask = 16'h0002;
defparam \u_uart_recv|rx_cnt[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N4
cycloneive_lcell_comb \u_uart_recv|LessThan0~3 (
// Equation(s):
// \u_uart_recv|LessThan0~3_combout  = (!\u_uart_recv|clk_cnt [7] & (!\u_uart_recv|clk_cnt [11] & (!\u_uart_recv|clk_cnt [8] & !\u_uart_recv|clk_cnt [9])))

	.dataa(\u_uart_recv|clk_cnt [7]),
	.datab(\u_uart_recv|clk_cnt [11]),
	.datac(\u_uart_recv|clk_cnt [8]),
	.datad(\u_uart_recv|clk_cnt [9]),
	.cin(gnd),
	.combout(\u_uart_recv|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_recv|LessThan0~3 .lut_mask = 16'h0001;
defparam \u_uart_recv|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N8
cycloneive_lcell_comb \u_uart_recv|LessThan0~1 (
// Equation(s):
// \u_uart_recv|LessThan0~1_combout  = (!\u_uart_recv|clk_cnt [3] & (((!\u_uart_recv|clk_cnt [1]) # (!\u_uart_recv|clk_cnt [2])) # (!\u_uart_recv|clk_cnt [0])))

	.dataa(\u_uart_recv|clk_cnt [0]),
	.datab(\u_uart_recv|clk_cnt [2]),
	.datac(\u_uart_recv|clk_cnt [3]),
	.datad(\u_uart_recv|clk_cnt [1]),
	.cin(gnd),
	.combout(\u_uart_recv|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_recv|LessThan0~1 .lut_mask = 16'h070F;
defparam \u_uart_recv|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N26
cycloneive_lcell_comb \u_uart_recv|LessThan0~2 (
// Equation(s):
// \u_uart_recv|LessThan0~2_combout  = ((!\u_uart_recv|clk_cnt [5] & ((\u_uart_recv|LessThan0~1_combout ) # (!\u_uart_recv|clk_cnt [4])))) # (!\u_uart_recv|clk_cnt [6])

	.dataa(\u_uart_recv|clk_cnt [4]),
	.datab(\u_uart_recv|LessThan0~1_combout ),
	.datac(\u_uart_recv|clk_cnt [5]),
	.datad(\u_uart_recv|clk_cnt [6]),
	.cin(gnd),
	.combout(\u_uart_recv|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_recv|LessThan0~2 .lut_mask = 16'h0DFF;
defparam \u_uart_recv|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N18
cycloneive_lcell_comb \u_uart_recv|LessThan0~0 (
// Equation(s):
// \u_uart_recv|LessThan0~0_combout  = ((!\u_uart_recv|clk_cnt [11] & !\u_uart_recv|clk_cnt [10])) # (!\u_uart_recv|clk_cnt [12])

	.dataa(gnd),
	.datab(\u_uart_recv|clk_cnt [11]),
	.datac(\u_uart_recv|clk_cnt [10]),
	.datad(\u_uart_recv|clk_cnt [12]),
	.cin(gnd),
	.combout(\u_uart_recv|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_recv|LessThan0~0 .lut_mask = 16'h03FF;
defparam \u_uart_recv|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N6
cycloneive_lcell_comb \u_uart_recv|rx_cnt[3]~2 (
// Equation(s):
// \u_uart_recv|rx_cnt[3]~2_combout  = ((!\u_uart_recv|LessThan0~0_combout  & ((!\u_uart_recv|LessThan0~2_combout ) # (!\u_uart_recv|LessThan0~3_combout )))) # (!\u_uart_recv|rx_cnt[3]~1_combout )

	.dataa(\u_uart_recv|rx_cnt[3]~1_combout ),
	.datab(\u_uart_recv|LessThan0~3_combout ),
	.datac(\u_uart_recv|LessThan0~2_combout ),
	.datad(\u_uart_recv|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\u_uart_recv|rx_cnt[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_recv|rx_cnt[3]~2 .lut_mask = 16'h557F;
defparam \u_uart_recv|rx_cnt[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y7_N1
dffeas \u_uart_recv|clk_cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_recv|clk_cnt[0]~16_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_uart_recv|rx_cnt[3]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_recv|clk_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_recv|clk_cnt[0] .is_wysiwyg = "true";
defparam \u_uart_recv|clk_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N2
cycloneive_lcell_comb \u_uart_recv|clk_cnt[1]~18 (
// Equation(s):
// \u_uart_recv|clk_cnt[1]~18_combout  = (\u_uart_recv|clk_cnt [1] & (!\u_uart_recv|clk_cnt[0]~17 )) # (!\u_uart_recv|clk_cnt [1] & ((\u_uart_recv|clk_cnt[0]~17 ) # (GND)))
// \u_uart_recv|clk_cnt[1]~19  = CARRY((!\u_uart_recv|clk_cnt[0]~17 ) # (!\u_uart_recv|clk_cnt [1]))

	.dataa(gnd),
	.datab(\u_uart_recv|clk_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_recv|clk_cnt[0]~17 ),
	.combout(\u_uart_recv|clk_cnt[1]~18_combout ),
	.cout(\u_uart_recv|clk_cnt[1]~19 ));
// synopsys translate_off
defparam \u_uart_recv|clk_cnt[1]~18 .lut_mask = 16'h3C3F;
defparam \u_uart_recv|clk_cnt[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y7_N3
dffeas \u_uart_recv|clk_cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_recv|clk_cnt[1]~18_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_uart_recv|rx_cnt[3]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_recv|clk_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_recv|clk_cnt[1] .is_wysiwyg = "true";
defparam \u_uart_recv|clk_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N4
cycloneive_lcell_comb \u_uart_recv|clk_cnt[2]~20 (
// Equation(s):
// \u_uart_recv|clk_cnt[2]~20_combout  = (\u_uart_recv|clk_cnt [2] & (\u_uart_recv|clk_cnt[1]~19  $ (GND))) # (!\u_uart_recv|clk_cnt [2] & (!\u_uart_recv|clk_cnt[1]~19  & VCC))
// \u_uart_recv|clk_cnt[2]~21  = CARRY((\u_uart_recv|clk_cnt [2] & !\u_uart_recv|clk_cnt[1]~19 ))

	.dataa(gnd),
	.datab(\u_uart_recv|clk_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_recv|clk_cnt[1]~19 ),
	.combout(\u_uart_recv|clk_cnt[2]~20_combout ),
	.cout(\u_uart_recv|clk_cnt[2]~21 ));
// synopsys translate_off
defparam \u_uart_recv|clk_cnt[2]~20 .lut_mask = 16'hC30C;
defparam \u_uart_recv|clk_cnt[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y7_N5
dffeas \u_uart_recv|clk_cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_recv|clk_cnt[2]~20_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_uart_recv|rx_cnt[3]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_recv|clk_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_recv|clk_cnt[2] .is_wysiwyg = "true";
defparam \u_uart_recv|clk_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N6
cycloneive_lcell_comb \u_uart_recv|clk_cnt[3]~22 (
// Equation(s):
// \u_uart_recv|clk_cnt[3]~22_combout  = (\u_uart_recv|clk_cnt [3] & (!\u_uart_recv|clk_cnt[2]~21 )) # (!\u_uart_recv|clk_cnt [3] & ((\u_uart_recv|clk_cnt[2]~21 ) # (GND)))
// \u_uart_recv|clk_cnt[3]~23  = CARRY((!\u_uart_recv|clk_cnt[2]~21 ) # (!\u_uart_recv|clk_cnt [3]))

	.dataa(\u_uart_recv|clk_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_recv|clk_cnt[2]~21 ),
	.combout(\u_uart_recv|clk_cnt[3]~22_combout ),
	.cout(\u_uart_recv|clk_cnt[3]~23 ));
// synopsys translate_off
defparam \u_uart_recv|clk_cnt[3]~22 .lut_mask = 16'h5A5F;
defparam \u_uart_recv|clk_cnt[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y7_N7
dffeas \u_uart_recv|clk_cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_recv|clk_cnt[3]~22_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_uart_recv|rx_cnt[3]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_recv|clk_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_recv|clk_cnt[3] .is_wysiwyg = "true";
defparam \u_uart_recv|clk_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N8
cycloneive_lcell_comb \u_uart_recv|clk_cnt[4]~24 (
// Equation(s):
// \u_uart_recv|clk_cnt[4]~24_combout  = (\u_uart_recv|clk_cnt [4] & (\u_uart_recv|clk_cnt[3]~23  $ (GND))) # (!\u_uart_recv|clk_cnt [4] & (!\u_uart_recv|clk_cnt[3]~23  & VCC))
// \u_uart_recv|clk_cnt[4]~25  = CARRY((\u_uart_recv|clk_cnt [4] & !\u_uart_recv|clk_cnt[3]~23 ))

	.dataa(gnd),
	.datab(\u_uart_recv|clk_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_recv|clk_cnt[3]~23 ),
	.combout(\u_uart_recv|clk_cnt[4]~24_combout ),
	.cout(\u_uart_recv|clk_cnt[4]~25 ));
// synopsys translate_off
defparam \u_uart_recv|clk_cnt[4]~24 .lut_mask = 16'hC30C;
defparam \u_uart_recv|clk_cnt[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y7_N9
dffeas \u_uart_recv|clk_cnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_recv|clk_cnt[4]~24_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_uart_recv|rx_cnt[3]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_recv|clk_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_recv|clk_cnt[4] .is_wysiwyg = "true";
defparam \u_uart_recv|clk_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N10
cycloneive_lcell_comb \u_uart_recv|clk_cnt[5]~26 (
// Equation(s):
// \u_uart_recv|clk_cnt[5]~26_combout  = (\u_uart_recv|clk_cnt [5] & (!\u_uart_recv|clk_cnt[4]~25 )) # (!\u_uart_recv|clk_cnt [5] & ((\u_uart_recv|clk_cnt[4]~25 ) # (GND)))
// \u_uart_recv|clk_cnt[5]~27  = CARRY((!\u_uart_recv|clk_cnt[4]~25 ) # (!\u_uart_recv|clk_cnt [5]))

	.dataa(\u_uart_recv|clk_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_recv|clk_cnt[4]~25 ),
	.combout(\u_uart_recv|clk_cnt[5]~26_combout ),
	.cout(\u_uart_recv|clk_cnt[5]~27 ));
// synopsys translate_off
defparam \u_uart_recv|clk_cnt[5]~26 .lut_mask = 16'h5A5F;
defparam \u_uart_recv|clk_cnt[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y7_N11
dffeas \u_uart_recv|clk_cnt[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_recv|clk_cnt[5]~26_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_uart_recv|rx_cnt[3]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_recv|clk_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_recv|clk_cnt[5] .is_wysiwyg = "true";
defparam \u_uart_recv|clk_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N12
cycloneive_lcell_comb \u_uart_recv|clk_cnt[6]~28 (
// Equation(s):
// \u_uart_recv|clk_cnt[6]~28_combout  = (\u_uart_recv|clk_cnt [6] & (\u_uart_recv|clk_cnt[5]~27  $ (GND))) # (!\u_uart_recv|clk_cnt [6] & (!\u_uart_recv|clk_cnt[5]~27  & VCC))
// \u_uart_recv|clk_cnt[6]~29  = CARRY((\u_uart_recv|clk_cnt [6] & !\u_uart_recv|clk_cnt[5]~27 ))

	.dataa(\u_uart_recv|clk_cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_recv|clk_cnt[5]~27 ),
	.combout(\u_uart_recv|clk_cnt[6]~28_combout ),
	.cout(\u_uart_recv|clk_cnt[6]~29 ));
// synopsys translate_off
defparam \u_uart_recv|clk_cnt[6]~28 .lut_mask = 16'hA50A;
defparam \u_uart_recv|clk_cnt[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y7_N13
dffeas \u_uart_recv|clk_cnt[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_recv|clk_cnt[6]~28_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_uart_recv|rx_cnt[3]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_recv|clk_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_recv|clk_cnt[6] .is_wysiwyg = "true";
defparam \u_uart_recv|clk_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N14
cycloneive_lcell_comb \u_uart_recv|clk_cnt[7]~30 (
// Equation(s):
// \u_uart_recv|clk_cnt[7]~30_combout  = (\u_uart_recv|clk_cnt [7] & (!\u_uart_recv|clk_cnt[6]~29 )) # (!\u_uart_recv|clk_cnt [7] & ((\u_uart_recv|clk_cnt[6]~29 ) # (GND)))
// \u_uart_recv|clk_cnt[7]~31  = CARRY((!\u_uart_recv|clk_cnt[6]~29 ) # (!\u_uart_recv|clk_cnt [7]))

	.dataa(gnd),
	.datab(\u_uart_recv|clk_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_recv|clk_cnt[6]~29 ),
	.combout(\u_uart_recv|clk_cnt[7]~30_combout ),
	.cout(\u_uart_recv|clk_cnt[7]~31 ));
// synopsys translate_off
defparam \u_uart_recv|clk_cnt[7]~30 .lut_mask = 16'h3C3F;
defparam \u_uart_recv|clk_cnt[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y7_N15
dffeas \u_uart_recv|clk_cnt[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_recv|clk_cnt[7]~30_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_uart_recv|rx_cnt[3]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_recv|clk_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_recv|clk_cnt[7] .is_wysiwyg = "true";
defparam \u_uart_recv|clk_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N16
cycloneive_lcell_comb \u_uart_recv|clk_cnt[8]~32 (
// Equation(s):
// \u_uart_recv|clk_cnt[8]~32_combout  = (\u_uart_recv|clk_cnt [8] & (\u_uart_recv|clk_cnt[7]~31  $ (GND))) # (!\u_uart_recv|clk_cnt [8] & (!\u_uart_recv|clk_cnt[7]~31  & VCC))
// \u_uart_recv|clk_cnt[8]~33  = CARRY((\u_uart_recv|clk_cnt [8] & !\u_uart_recv|clk_cnt[7]~31 ))

	.dataa(gnd),
	.datab(\u_uart_recv|clk_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_recv|clk_cnt[7]~31 ),
	.combout(\u_uart_recv|clk_cnt[8]~32_combout ),
	.cout(\u_uart_recv|clk_cnt[8]~33 ));
// synopsys translate_off
defparam \u_uart_recv|clk_cnt[8]~32 .lut_mask = 16'hC30C;
defparam \u_uart_recv|clk_cnt[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y7_N17
dffeas \u_uart_recv|clk_cnt[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_recv|clk_cnt[8]~32_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_uart_recv|rx_cnt[3]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_recv|clk_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_recv|clk_cnt[8] .is_wysiwyg = "true";
defparam \u_uart_recv|clk_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N18
cycloneive_lcell_comb \u_uart_recv|clk_cnt[9]~34 (
// Equation(s):
// \u_uart_recv|clk_cnt[9]~34_combout  = (\u_uart_recv|clk_cnt [9] & (!\u_uart_recv|clk_cnt[8]~33 )) # (!\u_uart_recv|clk_cnt [9] & ((\u_uart_recv|clk_cnt[8]~33 ) # (GND)))
// \u_uart_recv|clk_cnt[9]~35  = CARRY((!\u_uart_recv|clk_cnt[8]~33 ) # (!\u_uart_recv|clk_cnt [9]))

	.dataa(gnd),
	.datab(\u_uart_recv|clk_cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_recv|clk_cnt[8]~33 ),
	.combout(\u_uart_recv|clk_cnt[9]~34_combout ),
	.cout(\u_uart_recv|clk_cnt[9]~35 ));
// synopsys translate_off
defparam \u_uart_recv|clk_cnt[9]~34 .lut_mask = 16'h3C3F;
defparam \u_uart_recv|clk_cnt[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y7_N19
dffeas \u_uart_recv|clk_cnt[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_recv|clk_cnt[9]~34_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_uart_recv|rx_cnt[3]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_recv|clk_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_recv|clk_cnt[9] .is_wysiwyg = "true";
defparam \u_uart_recv|clk_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N20
cycloneive_lcell_comb \u_uart_recv|clk_cnt[10]~36 (
// Equation(s):
// \u_uart_recv|clk_cnt[10]~36_combout  = (\u_uart_recv|clk_cnt [10] & (\u_uart_recv|clk_cnt[9]~35  $ (GND))) # (!\u_uart_recv|clk_cnt [10] & (!\u_uart_recv|clk_cnt[9]~35  & VCC))
// \u_uart_recv|clk_cnt[10]~37  = CARRY((\u_uart_recv|clk_cnt [10] & !\u_uart_recv|clk_cnt[9]~35 ))

	.dataa(gnd),
	.datab(\u_uart_recv|clk_cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_recv|clk_cnt[9]~35 ),
	.combout(\u_uart_recv|clk_cnt[10]~36_combout ),
	.cout(\u_uart_recv|clk_cnt[10]~37 ));
// synopsys translate_off
defparam \u_uart_recv|clk_cnt[10]~36 .lut_mask = 16'hC30C;
defparam \u_uart_recv|clk_cnt[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y7_N21
dffeas \u_uart_recv|clk_cnt[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_recv|clk_cnt[10]~36_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_uart_recv|rx_cnt[3]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_recv|clk_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_recv|clk_cnt[10] .is_wysiwyg = "true";
defparam \u_uart_recv|clk_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N22
cycloneive_lcell_comb \u_uart_recv|clk_cnt[11]~38 (
// Equation(s):
// \u_uart_recv|clk_cnt[11]~38_combout  = (\u_uart_recv|clk_cnt [11] & (!\u_uart_recv|clk_cnt[10]~37 )) # (!\u_uart_recv|clk_cnt [11] & ((\u_uart_recv|clk_cnt[10]~37 ) # (GND)))
// \u_uart_recv|clk_cnt[11]~39  = CARRY((!\u_uart_recv|clk_cnt[10]~37 ) # (!\u_uart_recv|clk_cnt [11]))

	.dataa(\u_uart_recv|clk_cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_recv|clk_cnt[10]~37 ),
	.combout(\u_uart_recv|clk_cnt[11]~38_combout ),
	.cout(\u_uart_recv|clk_cnt[11]~39 ));
// synopsys translate_off
defparam \u_uart_recv|clk_cnt[11]~38 .lut_mask = 16'h5A5F;
defparam \u_uart_recv|clk_cnt[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y7_N23
dffeas \u_uart_recv|clk_cnt[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_recv|clk_cnt[11]~38_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_uart_recv|rx_cnt[3]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_recv|clk_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_recv|clk_cnt[11] .is_wysiwyg = "true";
defparam \u_uart_recv|clk_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N25
dffeas \u_uart_recv|clk_cnt[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_recv|clk_cnt[12]~40_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_uart_recv|rx_cnt[3]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_recv|clk_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_recv|clk_cnt[12] .is_wysiwyg = "true";
defparam \u_uart_recv|clk_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N10
cycloneive_lcell_comb \u_uart_recv|Equal0~3 (
// Equation(s):
// \u_uart_recv|Equal0~3_combout  = (!\u_uart_recv|clk_cnt [12] & (\u_uart_recv|clk_cnt [9] & (!\u_uart_recv|clk_cnt [10] & \u_uart_recv|clk_cnt [11])))

	.dataa(\u_uart_recv|clk_cnt [12]),
	.datab(\u_uart_recv|clk_cnt [9]),
	.datac(\u_uart_recv|clk_cnt [10]),
	.datad(\u_uart_recv|clk_cnt [11]),
	.cin(gnd),
	.combout(\u_uart_recv|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_recv|Equal0~3 .lut_mask = 16'h0400;
defparam \u_uart_recv|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N20
cycloneive_lcell_comb \u_uart_recv|Equal0~0 (
// Equation(s):
// \u_uart_recv|Equal0~0_combout  = (!\u_uart_recv|clk_cnt [0] & (!\u_uart_recv|clk_cnt [14] & (!\u_uart_recv|clk_cnt [13] & !\u_uart_recv|clk_cnt [15])))

	.dataa(\u_uart_recv|clk_cnt [0]),
	.datab(\u_uart_recv|clk_cnt [14]),
	.datac(\u_uart_recv|clk_cnt [13]),
	.datad(\u_uart_recv|clk_cnt [15]),
	.cin(gnd),
	.combout(\u_uart_recv|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_recv|Equal0~0 .lut_mask = 16'h0001;
defparam \u_uart_recv|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N22
cycloneive_lcell_comb \u_uart_recv|Equal0~1 (
// Equation(s):
// \u_uart_recv|Equal0~1_combout  = (!\u_uart_recv|clk_cnt [7] & (\u_uart_recv|clk_cnt [2] & (!\u_uart_recv|clk_cnt [8] & !\u_uart_recv|clk_cnt [1])))

	.dataa(\u_uart_recv|clk_cnt [7]),
	.datab(\u_uart_recv|clk_cnt [2]),
	.datac(\u_uart_recv|clk_cnt [8]),
	.datad(\u_uart_recv|clk_cnt [1]),
	.cin(gnd),
	.combout(\u_uart_recv|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_recv|Equal0~1 .lut_mask = 16'h0004;
defparam \u_uart_recv|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N28
cycloneive_lcell_comb \u_uart_recv|Equal0~2 (
// Equation(s):
// \u_uart_recv|Equal0~2_combout  = (!\u_uart_recv|clk_cnt [6] & (\u_uart_recv|clk_cnt [3] & (\u_uart_recv|clk_cnt [5] & !\u_uart_recv|clk_cnt [4])))

	.dataa(\u_uart_recv|clk_cnt [6]),
	.datab(\u_uart_recv|clk_cnt [3]),
	.datac(\u_uart_recv|clk_cnt [5]),
	.datad(\u_uart_recv|clk_cnt [4]),
	.cin(gnd),
	.combout(\u_uart_recv|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_recv|Equal0~2 .lut_mask = 16'h0040;
defparam \u_uart_recv|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N24
cycloneive_lcell_comb \u_uart_recv|Equal0~4 (
// Equation(s):
// \u_uart_recv|Equal0~4_combout  = (\u_uart_recv|Equal0~3_combout  & (\u_uart_recv|Equal0~0_combout  & (\u_uart_recv|Equal0~1_combout  & \u_uart_recv|Equal0~2_combout )))

	.dataa(\u_uart_recv|Equal0~3_combout ),
	.datab(\u_uart_recv|Equal0~0_combout ),
	.datac(\u_uart_recv|Equal0~1_combout ),
	.datad(\u_uart_recv|Equal0~2_combout ),
	.cin(gnd),
	.combout(\u_uart_recv|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_recv|Equal0~4 .lut_mask = 16'h8000;
defparam \u_uart_recv|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N26
cycloneive_lcell_comb \u_uart_recv|rx_flag~0 (
// Equation(s):
// \u_uart_recv|rx_flag~0_combout  = (\u_uart_recv|start_flag~combout ) # ((\u_uart_recv|rx_flag~q  & ((!\u_uart_recv|Equal0~4_combout ) # (!\u_uart_recv|Equal1~0_combout ))))

	.dataa(\u_uart_recv|start_flag~combout ),
	.datab(\u_uart_recv|Equal1~0_combout ),
	.datac(\u_uart_recv|rx_flag~q ),
	.datad(\u_uart_recv|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u_uart_recv|rx_flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_recv|rx_flag~0 .lut_mask = 16'hBAFA;
defparam \u_uart_recv|rx_flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N27
dffeas \u_uart_recv|rx_flag (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_recv|rx_flag~0_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_recv|rx_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_recv|rx_flag .is_wysiwyg = "true";
defparam \u_uart_recv|rx_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N0
cycloneive_lcell_comb \u_uart_recv|rx_cnt~0 (
// Equation(s):
// \u_uart_recv|rx_cnt~0_combout  = (!\u_uart_recv|rx_cnt [0] & \u_uart_recv|rx_flag~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_uart_recv|rx_cnt [0]),
	.datad(\u_uart_recv|rx_flag~q ),
	.cin(gnd),
	.combout(\u_uart_recv|rx_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_recv|rx_cnt~0 .lut_mask = 16'h0F00;
defparam \u_uart_recv|rx_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N1
dffeas \u_uart_recv|rx_cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_recv|rx_cnt~0_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_uart_recv|rx_cnt[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_recv|rx_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_recv|rx_cnt[0] .is_wysiwyg = "true";
defparam \u_uart_recv|rx_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N22
cycloneive_lcell_comb \u_uart_recv|rx_cnt~5 (
// Equation(s):
// \u_uart_recv|rx_cnt~5_combout  = (\u_uart_recv|rx_flag~q  & (\u_uart_recv|rx_cnt [0] $ (\u_uart_recv|rx_cnt [1])))

	.dataa(gnd),
	.datab(\u_uart_recv|rx_cnt [0]),
	.datac(\u_uart_recv|rx_cnt [1]),
	.datad(\u_uart_recv|rx_flag~q ),
	.cin(gnd),
	.combout(\u_uart_recv|rx_cnt~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_recv|rx_cnt~5 .lut_mask = 16'h3C00;
defparam \u_uart_recv|rx_cnt~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N23
dffeas \u_uart_recv|rx_cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_recv|rx_cnt~5_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_uart_recv|rx_cnt[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_recv|rx_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_recv|rx_cnt[1] .is_wysiwyg = "true";
defparam \u_uart_recv|rx_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N12
cycloneive_lcell_comb \u_uart_recv|rx_cnt~4 (
// Equation(s):
// \u_uart_recv|rx_cnt~4_combout  = (\u_uart_recv|rx_flag~q  & (\u_uart_recv|rx_cnt [2] $ (((\u_uart_recv|rx_cnt [1] & \u_uart_recv|rx_cnt [0])))))

	.dataa(\u_uart_recv|rx_cnt [1]),
	.datab(\u_uart_recv|rx_cnt [0]),
	.datac(\u_uart_recv|rx_cnt [2]),
	.datad(\u_uart_recv|rx_flag~q ),
	.cin(gnd),
	.combout(\u_uart_recv|rx_cnt~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_recv|rx_cnt~4 .lut_mask = 16'h7800;
defparam \u_uart_recv|rx_cnt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N13
dffeas \u_uart_recv|rx_cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_recv|rx_cnt~4_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_uart_recv|rx_cnt[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_recv|rx_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_recv|rx_cnt[2] .is_wysiwyg = "true";
defparam \u_uart_recv|rx_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N4
cycloneive_lcell_comb \u_uart_recv|Add1~0 (
// Equation(s):
// \u_uart_recv|Add1~0_combout  = \u_uart_recv|rx_cnt [3] $ (((\u_uart_recv|rx_cnt [2] & (\u_uart_recv|rx_cnt [0] & \u_uart_recv|rx_cnt [1]))))

	.dataa(\u_uart_recv|rx_cnt [2]),
	.datab(\u_uart_recv|rx_cnt [0]),
	.datac(\u_uart_recv|rx_cnt [1]),
	.datad(\u_uart_recv|rx_cnt [3]),
	.cin(gnd),
	.combout(\u_uart_recv|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_recv|Add1~0 .lut_mask = 16'h7F80;
defparam \u_uart_recv|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N10
cycloneive_lcell_comb \u_uart_recv|rx_cnt~3 (
// Equation(s):
// \u_uart_recv|rx_cnt~3_combout  = (\u_uart_recv|Add1~0_combout  & \u_uart_recv|rx_flag~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_uart_recv|Add1~0_combout ),
	.datad(\u_uart_recv|rx_flag~q ),
	.cin(gnd),
	.combout(\u_uart_recv|rx_cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_recv|rx_cnt~3 .lut_mask = 16'hF000;
defparam \u_uart_recv|rx_cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N11
dffeas \u_uart_recv|rx_cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_recv|rx_cnt~3_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_uart_recv|rx_cnt[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_recv|rx_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_recv|rx_cnt[3] .is_wysiwyg = "true";
defparam \u_uart_recv|rx_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N28
cycloneive_lcell_comb \u_uart_recv|Equal1~0 (
// Equation(s):
// \u_uart_recv|Equal1~0_combout  = (!\u_uart_recv|rx_cnt [2] & (\u_uart_recv|rx_cnt [0] & (!\u_uart_recv|rx_cnt [1] & \u_uart_recv|rx_cnt [3])))

	.dataa(\u_uart_recv|rx_cnt [2]),
	.datab(\u_uart_recv|rx_cnt [0]),
	.datac(\u_uart_recv|rx_cnt [1]),
	.datad(\u_uart_recv|rx_cnt [3]),
	.cin(gnd),
	.combout(\u_uart_recv|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_recv|Equal1~0 .lut_mask = 16'h0400;
defparam \u_uart_recv|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N15
dffeas \u_uart_recv|uart_done (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u_uart_recv|Equal1~0_combout ),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_recv|uart_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_recv|uart_done .is_wysiwyg = "true";
defparam \u_uart_recv|uart_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N4
cycloneive_lcell_comb \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~0 (
// Equation(s):
// \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout  = (\u_uart_recv|uart_done~q  & !\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_uart_recv|uart_done~q ),
	.datad(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.cin(gnd),
	.combout(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~0 .lut_mask = 16'h00F0;
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N16
cycloneive_lcell_comb \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 (
// Equation(s):
// \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout  = \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] $ (((VCC) # 
// (!\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout )))
// \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  = CARRY(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] $ 
// (!\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ))

	.dataa(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datab(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.cout(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .lut_mask = 16'h5599;
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N2
cycloneive_lcell_comb \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~3 (
// Equation(s):
// \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~3_combout  = (\u_uart_recv|uart_done~q ) # (\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_uart_recv|uart_done~q ),
	.datad(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.cin(gnd),
	.combout(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~3 .lut_mask = 16'hFFF0;
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N17
dffeas \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N18
cycloneive_lcell_comb \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 (
// Equation(s):
// \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout  = (\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & 
// (\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] $ (((\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ) # (VCC))))) # 
// (!\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & ((\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # ((GND))))
// \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  = CARRY((\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] $ 
// (\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout )) # (!\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ))

	.dataa(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.combout(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.cout(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .lut_mask = 16'h5A6F;
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y7_N19
dffeas \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N20
cycloneive_lcell_comb \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 (
// Equation(s):
// \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout  = (\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & ((VCC)))) # (!\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] $ (((VCC) # (!\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout )))))
// \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  = CARRY((!\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] $ (!\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ))))

	.dataa(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datab(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.combout(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.cout(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .lut_mask = 16'hA509;
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y7_N21
dffeas \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N22
cycloneive_lcell_comb \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 (
// Equation(s):
// \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout  = (\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & 
// (\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] $ (((\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ) # (VCC))))) # 
// (!\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & ((\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # ((GND))))
// \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  = CARRY((\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] $ 
// (\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout )) # (!\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ))

	.dataa(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datab(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.combout(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.cout(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .lut_mask = 16'h5A6F;
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y7_N23
dffeas \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N24
cycloneive_lcell_comb \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 (
// Equation(s):
// \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout  = (\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & ((VCC)))) # (!\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] $ (((VCC) # (!\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout )))))
// \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  = CARRY((!\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] $ (!\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ))))

	.dataa(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datab(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.combout(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.cout(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .lut_mask = 16'hA509;
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y7_N25
dffeas \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N6
cycloneive_lcell_comb \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~1 (
// Equation(s):
// \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~1_combout  = (((!\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]) # 
// (!\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3])) # (!\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2])) # 
// (!\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1])

	.dataa(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datad(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.cin(gnd),
	.combout(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~1 .lut_mask = 16'h7FFF;
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N26
cycloneive_lcell_comb \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 (
// Equation(s):
// \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout  = (\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  & 
// (\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] $ (((\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ) # (VCC))))) # 
// (!\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  & ((\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]) # ((GND))))
// \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  = CARRY((\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] $ 
// (\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout )) # (!\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ))

	.dataa(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datab(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.combout(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.cout(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .lut_mask = 16'h5A6F;
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y7_N27
dffeas \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N28
cycloneive_lcell_comb \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 (
// Equation(s):
// \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~combout  = \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  $ 
// (!\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.cin(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT ),
	.combout(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 .lut_mask = 16'hF00F;
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y7_N29
dffeas \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N14
cycloneive_lcell_comb \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 (
// Equation(s):
// \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout  = (((\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ) # (!\u_uart_recv|uart_done~q )) # 
// (!\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6])) # (!\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5])

	.dataa(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datab(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.datac(\u_uart_recv|uart_done~q ),
	.datad(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.cin(gnd),
	.combout(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 .lut_mask = 16'hFF7F;
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N12
cycloneive_lcell_comb \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~2 (
// Equation(s):
// \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~2_combout  = (!\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~1_combout  & (\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit 
// [0] & !\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ))

	.dataa(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~1_combout ),
	.datab(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datac(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~2 .lut_mask = 16'h0404;
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N13
dffeas \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full .is_wysiwyg = "true";
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y11_N27
dffeas \u_uart_send|uart_en_d0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_send|uart_en_d0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_send|uart_en_d0 .is_wysiwyg = "true";
defparam \u_uart_send|uart_en_d0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N8
cycloneive_lcell_comb \u_uart_send|uart_en_d1~feeder (
// Equation(s):
// \u_uart_send|uart_en_d1~feeder_combout  = \u_uart_send|uart_en_d0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_uart_send|uart_en_d0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_uart_send|uart_en_d1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_send|uart_en_d1~feeder .lut_mask = 16'hF0F0;
defparam \u_uart_send|uart_en_d1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N9
dffeas \u_uart_send|uart_en_d1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_send|uart_en_d1~feeder_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_send|uart_en_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_send|uart_en_d1 .is_wysiwyg = "true";
defparam \u_uart_send|uart_en_d1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N0
cycloneive_lcell_comb \u_uart_send|clk_cnt[0]~16 (
// Equation(s):
// \u_uart_send|clk_cnt[0]~16_combout  = \u_uart_send|clk_cnt [0] $ (VCC)
// \u_uart_send|clk_cnt[0]~17  = CARRY(\u_uart_send|clk_cnt [0])

	.dataa(gnd),
	.datab(\u_uart_send|clk_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_uart_send|clk_cnt[0]~16_combout ),
	.cout(\u_uart_send|clk_cnt[0]~17 ));
// synopsys translate_off
defparam \u_uart_send|clk_cnt[0]~16 .lut_mask = 16'h33CC;
defparam \u_uart_send|clk_cnt[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N10
cycloneive_lcell_comb \u_uart_send|LessThan0~1 (
// Equation(s):
// \u_uart_send|LessThan0~1_combout  = (!\u_uart_send|clk_cnt [3] & (((!\u_uart_send|clk_cnt [1]) # (!\u_uart_send|clk_cnt [0])) # (!\u_uart_send|clk_cnt [2])))

	.dataa(\u_uart_send|clk_cnt [2]),
	.datab(\u_uart_send|clk_cnt [3]),
	.datac(\u_uart_send|clk_cnt [0]),
	.datad(\u_uart_send|clk_cnt [1]),
	.cin(gnd),
	.combout(\u_uart_send|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_send|LessThan0~1 .lut_mask = 16'h1333;
defparam \u_uart_send|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N12
cycloneive_lcell_comb \u_uart_send|LessThan0~2 (
// Equation(s):
// \u_uart_send|LessThan0~2_combout  = ((!\u_uart_send|clk_cnt [5] & ((\u_uart_send|LessThan0~1_combout ) # (!\u_uart_send|clk_cnt [4])))) # (!\u_uart_send|clk_cnt [6])

	.dataa(\u_uart_send|clk_cnt [6]),
	.datab(\u_uart_send|clk_cnt [4]),
	.datac(\u_uart_send|clk_cnt [5]),
	.datad(\u_uart_send|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\u_uart_send|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_send|LessThan0~2 .lut_mask = 16'h5F57;
defparam \u_uart_send|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N12
cycloneive_lcell_comb \u_uart_send|clk_cnt[6]~28 (
// Equation(s):
// \u_uart_send|clk_cnt[6]~28_combout  = (\u_uart_send|clk_cnt [6] & (\u_uart_send|clk_cnt[5]~27  $ (GND))) # (!\u_uart_send|clk_cnt [6] & (!\u_uart_send|clk_cnt[5]~27  & VCC))
// \u_uart_send|clk_cnt[6]~29  = CARRY((\u_uart_send|clk_cnt [6] & !\u_uart_send|clk_cnt[5]~27 ))

	.dataa(\u_uart_send|clk_cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_send|clk_cnt[5]~27 ),
	.combout(\u_uart_send|clk_cnt[6]~28_combout ),
	.cout(\u_uart_send|clk_cnt[6]~29 ));
// synopsys translate_off
defparam \u_uart_send|clk_cnt[6]~28 .lut_mask = 16'hA50A;
defparam \u_uart_send|clk_cnt[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N14
cycloneive_lcell_comb \u_uart_send|clk_cnt[7]~30 (
// Equation(s):
// \u_uart_send|clk_cnt[7]~30_combout  = (\u_uart_send|clk_cnt [7] & (!\u_uart_send|clk_cnt[6]~29 )) # (!\u_uart_send|clk_cnt [7] & ((\u_uart_send|clk_cnt[6]~29 ) # (GND)))
// \u_uart_send|clk_cnt[7]~31  = CARRY((!\u_uart_send|clk_cnt[6]~29 ) # (!\u_uart_send|clk_cnt [7]))

	.dataa(gnd),
	.datab(\u_uart_send|clk_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_send|clk_cnt[6]~29 ),
	.combout(\u_uart_send|clk_cnt[7]~30_combout ),
	.cout(\u_uart_send|clk_cnt[7]~31 ));
// synopsys translate_off
defparam \u_uart_send|clk_cnt[7]~30 .lut_mask = 16'h3C3F;
defparam \u_uart_send|clk_cnt[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y11_N15
dffeas \u_uart_send|clk_cnt[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_send|clk_cnt[7]~30_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_uart_send|tx_cnt[3]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_send|clk_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_send|clk_cnt[7] .is_wysiwyg = "true";
defparam \u_uart_send|clk_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N16
cycloneive_lcell_comb \u_uart_send|clk_cnt[8]~32 (
// Equation(s):
// \u_uart_send|clk_cnt[8]~32_combout  = (\u_uart_send|clk_cnt [8] & (\u_uart_send|clk_cnt[7]~31  $ (GND))) # (!\u_uart_send|clk_cnt [8] & (!\u_uart_send|clk_cnt[7]~31  & VCC))
// \u_uart_send|clk_cnt[8]~33  = CARRY((\u_uart_send|clk_cnt [8] & !\u_uart_send|clk_cnt[7]~31 ))

	.dataa(gnd),
	.datab(\u_uart_send|clk_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_send|clk_cnt[7]~31 ),
	.combout(\u_uart_send|clk_cnt[8]~32_combout ),
	.cout(\u_uart_send|clk_cnt[8]~33 ));
// synopsys translate_off
defparam \u_uart_send|clk_cnt[8]~32 .lut_mask = 16'hC30C;
defparam \u_uart_send|clk_cnt[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y11_N17
dffeas \u_uart_send|clk_cnt[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_send|clk_cnt[8]~32_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_uart_send|tx_cnt[3]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_send|clk_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_send|clk_cnt[8] .is_wysiwyg = "true";
defparam \u_uart_send|clk_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N18
cycloneive_lcell_comb \u_uart_send|clk_cnt[9]~34 (
// Equation(s):
// \u_uart_send|clk_cnt[9]~34_combout  = (\u_uart_send|clk_cnt [9] & (!\u_uart_send|clk_cnt[8]~33 )) # (!\u_uart_send|clk_cnt [9] & ((\u_uart_send|clk_cnt[8]~33 ) # (GND)))
// \u_uart_send|clk_cnt[9]~35  = CARRY((!\u_uart_send|clk_cnt[8]~33 ) # (!\u_uart_send|clk_cnt [9]))

	.dataa(gnd),
	.datab(\u_uart_send|clk_cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_send|clk_cnt[8]~33 ),
	.combout(\u_uart_send|clk_cnt[9]~34_combout ),
	.cout(\u_uart_send|clk_cnt[9]~35 ));
// synopsys translate_off
defparam \u_uart_send|clk_cnt[9]~34 .lut_mask = 16'h3C3F;
defparam \u_uart_send|clk_cnt[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y11_N19
dffeas \u_uart_send|clk_cnt[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_send|clk_cnt[9]~34_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_uart_send|tx_cnt[3]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_send|clk_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_send|clk_cnt[9] .is_wysiwyg = "true";
defparam \u_uart_send|clk_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N20
cycloneive_lcell_comb \u_uart_send|clk_cnt[10]~36 (
// Equation(s):
// \u_uart_send|clk_cnt[10]~36_combout  = (\u_uart_send|clk_cnt [10] & (\u_uart_send|clk_cnt[9]~35  $ (GND))) # (!\u_uart_send|clk_cnt [10] & (!\u_uart_send|clk_cnt[9]~35  & VCC))
// \u_uart_send|clk_cnt[10]~37  = CARRY((\u_uart_send|clk_cnt [10] & !\u_uart_send|clk_cnt[9]~35 ))

	.dataa(gnd),
	.datab(\u_uart_send|clk_cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_send|clk_cnt[9]~35 ),
	.combout(\u_uart_send|clk_cnt[10]~36_combout ),
	.cout(\u_uart_send|clk_cnt[10]~37 ));
// synopsys translate_off
defparam \u_uart_send|clk_cnt[10]~36 .lut_mask = 16'hC30C;
defparam \u_uart_send|clk_cnt[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y11_N21
dffeas \u_uart_send|clk_cnt[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_send|clk_cnt[10]~36_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_uart_send|tx_cnt[3]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_send|clk_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_send|clk_cnt[10] .is_wysiwyg = "true";
defparam \u_uart_send|clk_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N22
cycloneive_lcell_comb \u_uart_send|clk_cnt[11]~38 (
// Equation(s):
// \u_uart_send|clk_cnt[11]~38_combout  = (\u_uart_send|clk_cnt [11] & (!\u_uart_send|clk_cnt[10]~37 )) # (!\u_uart_send|clk_cnt [11] & ((\u_uart_send|clk_cnt[10]~37 ) # (GND)))
// \u_uart_send|clk_cnt[11]~39  = CARRY((!\u_uart_send|clk_cnt[10]~37 ) # (!\u_uart_send|clk_cnt [11]))

	.dataa(\u_uart_send|clk_cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_send|clk_cnt[10]~37 ),
	.combout(\u_uart_send|clk_cnt[11]~38_combout ),
	.cout(\u_uart_send|clk_cnt[11]~39 ));
// synopsys translate_off
defparam \u_uart_send|clk_cnt[11]~38 .lut_mask = 16'h5A5F;
defparam \u_uart_send|clk_cnt[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y11_N23
dffeas \u_uart_send|clk_cnt[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_send|clk_cnt[11]~38_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_uart_send|tx_cnt[3]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_send|clk_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_send|clk_cnt[11] .is_wysiwyg = "true";
defparam \u_uart_send|clk_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N24
cycloneive_lcell_comb \u_uart_send|clk_cnt[12]~40 (
// Equation(s):
// \u_uart_send|clk_cnt[12]~40_combout  = (\u_uart_send|clk_cnt [12] & (\u_uart_send|clk_cnt[11]~39  $ (GND))) # (!\u_uart_send|clk_cnt [12] & (!\u_uart_send|clk_cnt[11]~39  & VCC))
// \u_uart_send|clk_cnt[12]~41  = CARRY((\u_uart_send|clk_cnt [12] & !\u_uart_send|clk_cnt[11]~39 ))

	.dataa(gnd),
	.datab(\u_uart_send|clk_cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_send|clk_cnt[11]~39 ),
	.combout(\u_uart_send|clk_cnt[12]~40_combout ),
	.cout(\u_uart_send|clk_cnt[12]~41 ));
// synopsys translate_off
defparam \u_uart_send|clk_cnt[12]~40 .lut_mask = 16'hC30C;
defparam \u_uart_send|clk_cnt[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y11_N25
dffeas \u_uart_send|clk_cnt[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_send|clk_cnt[12]~40_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_uart_send|tx_cnt[3]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_send|clk_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_send|clk_cnt[12] .is_wysiwyg = "true";
defparam \u_uart_send|clk_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N4
cycloneive_lcell_comb \u_uart_send|LessThan0~0 (
// Equation(s):
// \u_uart_send|LessThan0~0_combout  = ((!\u_uart_send|clk_cnt [10] & !\u_uart_send|clk_cnt [11])) # (!\u_uart_send|clk_cnt [12])

	.dataa(gnd),
	.datab(\u_uart_send|clk_cnt [12]),
	.datac(\u_uart_send|clk_cnt [10]),
	.datad(\u_uart_send|clk_cnt [11]),
	.cin(gnd),
	.combout(\u_uart_send|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_send|LessThan0~0 .lut_mask = 16'h333F;
defparam \u_uart_send|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N22
cycloneive_lcell_comb \u_uart_send|LessThan0~3 (
// Equation(s):
// \u_uart_send|LessThan0~3_combout  = (!\u_uart_send|clk_cnt [8] & (!\u_uart_send|clk_cnt [9] & (!\u_uart_send|clk_cnt [7] & !\u_uart_send|clk_cnt [11])))

	.dataa(\u_uart_send|clk_cnt [8]),
	.datab(\u_uart_send|clk_cnt [9]),
	.datac(\u_uart_send|clk_cnt [7]),
	.datad(\u_uart_send|clk_cnt [11]),
	.cin(gnd),
	.combout(\u_uart_send|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_send|LessThan0~3 .lut_mask = 16'h0001;
defparam \u_uart_send|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N26
cycloneive_lcell_comb \u_uart_send|clk_cnt[13]~42 (
// Equation(s):
// \u_uart_send|clk_cnt[13]~42_combout  = (\u_uart_send|clk_cnt [13] & (!\u_uart_send|clk_cnt[12]~41 )) # (!\u_uart_send|clk_cnt [13] & ((\u_uart_send|clk_cnt[12]~41 ) # (GND)))
// \u_uart_send|clk_cnt[13]~43  = CARRY((!\u_uart_send|clk_cnt[12]~41 ) # (!\u_uart_send|clk_cnt [13]))

	.dataa(\u_uart_send|clk_cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_send|clk_cnt[12]~41 ),
	.combout(\u_uart_send|clk_cnt[13]~42_combout ),
	.cout(\u_uart_send|clk_cnt[13]~43 ));
// synopsys translate_off
defparam \u_uart_send|clk_cnt[13]~42 .lut_mask = 16'h5A5F;
defparam \u_uart_send|clk_cnt[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y11_N27
dffeas \u_uart_send|clk_cnt[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_send|clk_cnt[13]~42_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_uart_send|tx_cnt[3]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_send|clk_cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_send|clk_cnt[13] .is_wysiwyg = "true";
defparam \u_uart_send|clk_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N28
cycloneive_lcell_comb \u_uart_send|clk_cnt[14]~44 (
// Equation(s):
// \u_uart_send|clk_cnt[14]~44_combout  = (\u_uart_send|clk_cnt [14] & (\u_uart_send|clk_cnt[13]~43  $ (GND))) # (!\u_uart_send|clk_cnt [14] & (!\u_uart_send|clk_cnt[13]~43  & VCC))
// \u_uart_send|clk_cnt[14]~45  = CARRY((\u_uart_send|clk_cnt [14] & !\u_uart_send|clk_cnt[13]~43 ))

	.dataa(gnd),
	.datab(\u_uart_send|clk_cnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_send|clk_cnt[13]~43 ),
	.combout(\u_uart_send|clk_cnt[14]~44_combout ),
	.cout(\u_uart_send|clk_cnt[14]~45 ));
// synopsys translate_off
defparam \u_uart_send|clk_cnt[14]~44 .lut_mask = 16'hC30C;
defparam \u_uart_send|clk_cnt[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y11_N29
dffeas \u_uart_send|clk_cnt[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_send|clk_cnt[14]~44_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_uart_send|tx_cnt[3]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_send|clk_cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_send|clk_cnt[14] .is_wysiwyg = "true";
defparam \u_uart_send|clk_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N30
cycloneive_lcell_comb \u_uart_send|clk_cnt[15]~46 (
// Equation(s):
// \u_uart_send|clk_cnt[15]~46_combout  = \u_uart_send|clk_cnt [15] $ (\u_uart_send|clk_cnt[14]~45 )

	.dataa(\u_uart_send|clk_cnt [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_uart_send|clk_cnt[14]~45 ),
	.combout(\u_uart_send|clk_cnt[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_send|clk_cnt[15]~46 .lut_mask = 16'h5A5A;
defparam \u_uart_send|clk_cnt[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y11_N31
dffeas \u_uart_send|clk_cnt[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_send|clk_cnt[15]~46_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_uart_send|tx_cnt[3]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_send|clk_cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_send|clk_cnt[15] .is_wysiwyg = "true";
defparam \u_uart_send|clk_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N18
cycloneive_lcell_comb \u_uart_send|tx_cnt[3]~1 (
// Equation(s):
// \u_uart_send|tx_cnt[3]~1_combout  = (!\u_uart_send|clk_cnt [15] & (!\u_uart_send|clk_cnt [13] & (\u_uart_send|tx_flag~q  & !\u_uart_send|clk_cnt [14])))

	.dataa(\u_uart_send|clk_cnt [15]),
	.datab(\u_uart_send|clk_cnt [13]),
	.datac(\u_uart_send|tx_flag~q ),
	.datad(\u_uart_send|clk_cnt [14]),
	.cin(gnd),
	.combout(\u_uart_send|tx_cnt[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_send|tx_cnt[3]~1 .lut_mask = 16'h0010;
defparam \u_uart_send|tx_cnt[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N28
cycloneive_lcell_comb \u_uart_send|tx_cnt[3]~2 (
// Equation(s):
// \u_uart_send|tx_cnt[3]~2_combout  = ((!\u_uart_send|LessThan0~0_combout  & ((!\u_uart_send|LessThan0~3_combout ) # (!\u_uart_send|LessThan0~2_combout )))) # (!\u_uart_send|tx_cnt[3]~1_combout )

	.dataa(\u_uart_send|LessThan0~2_combout ),
	.datab(\u_uart_send|LessThan0~0_combout ),
	.datac(\u_uart_send|LessThan0~3_combout ),
	.datad(\u_uart_send|tx_cnt[3]~1_combout ),
	.cin(gnd),
	.combout(\u_uart_send|tx_cnt[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_send|tx_cnt[3]~2 .lut_mask = 16'h13FF;
defparam \u_uart_send|tx_cnt[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N1
dffeas \u_uart_send|clk_cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_send|clk_cnt[0]~16_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_uart_send|tx_cnt[3]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_send|clk_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_send|clk_cnt[0] .is_wysiwyg = "true";
defparam \u_uart_send|clk_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N2
cycloneive_lcell_comb \u_uart_send|clk_cnt[1]~18 (
// Equation(s):
// \u_uart_send|clk_cnt[1]~18_combout  = (\u_uart_send|clk_cnt [1] & (!\u_uart_send|clk_cnt[0]~17 )) # (!\u_uart_send|clk_cnt [1] & ((\u_uart_send|clk_cnt[0]~17 ) # (GND)))
// \u_uart_send|clk_cnt[1]~19  = CARRY((!\u_uart_send|clk_cnt[0]~17 ) # (!\u_uart_send|clk_cnt [1]))

	.dataa(gnd),
	.datab(\u_uart_send|clk_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_send|clk_cnt[0]~17 ),
	.combout(\u_uart_send|clk_cnt[1]~18_combout ),
	.cout(\u_uart_send|clk_cnt[1]~19 ));
// synopsys translate_off
defparam \u_uart_send|clk_cnt[1]~18 .lut_mask = 16'h3C3F;
defparam \u_uart_send|clk_cnt[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y11_N3
dffeas \u_uart_send|clk_cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_send|clk_cnt[1]~18_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_uart_send|tx_cnt[3]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_send|clk_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_send|clk_cnt[1] .is_wysiwyg = "true";
defparam \u_uart_send|clk_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N4
cycloneive_lcell_comb \u_uart_send|clk_cnt[2]~20 (
// Equation(s):
// \u_uart_send|clk_cnt[2]~20_combout  = (\u_uart_send|clk_cnt [2] & (\u_uart_send|clk_cnt[1]~19  $ (GND))) # (!\u_uart_send|clk_cnt [2] & (!\u_uart_send|clk_cnt[1]~19  & VCC))
// \u_uart_send|clk_cnt[2]~21  = CARRY((\u_uart_send|clk_cnt [2] & !\u_uart_send|clk_cnt[1]~19 ))

	.dataa(gnd),
	.datab(\u_uart_send|clk_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_send|clk_cnt[1]~19 ),
	.combout(\u_uart_send|clk_cnt[2]~20_combout ),
	.cout(\u_uart_send|clk_cnt[2]~21 ));
// synopsys translate_off
defparam \u_uart_send|clk_cnt[2]~20 .lut_mask = 16'hC30C;
defparam \u_uart_send|clk_cnt[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y11_N5
dffeas \u_uart_send|clk_cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_send|clk_cnt[2]~20_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_uart_send|tx_cnt[3]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_send|clk_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_send|clk_cnt[2] .is_wysiwyg = "true";
defparam \u_uart_send|clk_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N6
cycloneive_lcell_comb \u_uart_send|clk_cnt[3]~22 (
// Equation(s):
// \u_uart_send|clk_cnt[3]~22_combout  = (\u_uart_send|clk_cnt [3] & (!\u_uart_send|clk_cnt[2]~21 )) # (!\u_uart_send|clk_cnt [3] & ((\u_uart_send|clk_cnt[2]~21 ) # (GND)))
// \u_uart_send|clk_cnt[3]~23  = CARRY((!\u_uart_send|clk_cnt[2]~21 ) # (!\u_uart_send|clk_cnt [3]))

	.dataa(\u_uart_send|clk_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_send|clk_cnt[2]~21 ),
	.combout(\u_uart_send|clk_cnt[3]~22_combout ),
	.cout(\u_uart_send|clk_cnt[3]~23 ));
// synopsys translate_off
defparam \u_uart_send|clk_cnt[3]~22 .lut_mask = 16'h5A5F;
defparam \u_uart_send|clk_cnt[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y11_N7
dffeas \u_uart_send|clk_cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_send|clk_cnt[3]~22_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_uart_send|tx_cnt[3]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_send|clk_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_send|clk_cnt[3] .is_wysiwyg = "true";
defparam \u_uart_send|clk_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N8
cycloneive_lcell_comb \u_uart_send|clk_cnt[4]~24 (
// Equation(s):
// \u_uart_send|clk_cnt[4]~24_combout  = (\u_uart_send|clk_cnt [4] & (\u_uart_send|clk_cnt[3]~23  $ (GND))) # (!\u_uart_send|clk_cnt [4] & (!\u_uart_send|clk_cnt[3]~23  & VCC))
// \u_uart_send|clk_cnt[4]~25  = CARRY((\u_uart_send|clk_cnt [4] & !\u_uart_send|clk_cnt[3]~23 ))

	.dataa(gnd),
	.datab(\u_uart_send|clk_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_send|clk_cnt[3]~23 ),
	.combout(\u_uart_send|clk_cnt[4]~24_combout ),
	.cout(\u_uart_send|clk_cnt[4]~25 ));
// synopsys translate_off
defparam \u_uart_send|clk_cnt[4]~24 .lut_mask = 16'hC30C;
defparam \u_uart_send|clk_cnt[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y11_N9
dffeas \u_uart_send|clk_cnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_send|clk_cnt[4]~24_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_uart_send|tx_cnt[3]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_send|clk_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_send|clk_cnt[4] .is_wysiwyg = "true";
defparam \u_uart_send|clk_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N10
cycloneive_lcell_comb \u_uart_send|clk_cnt[5]~26 (
// Equation(s):
// \u_uart_send|clk_cnt[5]~26_combout  = (\u_uart_send|clk_cnt [5] & (!\u_uart_send|clk_cnt[4]~25 )) # (!\u_uart_send|clk_cnt [5] & ((\u_uart_send|clk_cnt[4]~25 ) # (GND)))
// \u_uart_send|clk_cnt[5]~27  = CARRY((!\u_uart_send|clk_cnt[4]~25 ) # (!\u_uart_send|clk_cnt [5]))

	.dataa(\u_uart_send|clk_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_send|clk_cnt[4]~25 ),
	.combout(\u_uart_send|clk_cnt[5]~26_combout ),
	.cout(\u_uart_send|clk_cnt[5]~27 ));
// synopsys translate_off
defparam \u_uart_send|clk_cnt[5]~26 .lut_mask = 16'h5A5F;
defparam \u_uart_send|clk_cnt[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y11_N11
dffeas \u_uart_send|clk_cnt[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_send|clk_cnt[5]~26_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_uart_send|tx_cnt[3]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_send|clk_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_send|clk_cnt[5] .is_wysiwyg = "true";
defparam \u_uart_send|clk_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y11_N13
dffeas \u_uart_send|clk_cnt[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_send|clk_cnt[6]~28_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\u_uart_send|tx_cnt[3]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_send|clk_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_send|clk_cnt[6] .is_wysiwyg = "true";
defparam \u_uart_send|clk_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N8
cycloneive_lcell_comb \u_uart_send|always1~1 (
// Equation(s):
// \u_uart_send|always1~1_combout  = (\u_uart_send|clk_cnt [6]) # ((\u_uart_send|clk_cnt [4]) # ((!\u_uart_send|clk_cnt [3]) # (!\u_uart_send|clk_cnt [5])))

	.dataa(\u_uart_send|clk_cnt [6]),
	.datab(\u_uart_send|clk_cnt [4]),
	.datac(\u_uart_send|clk_cnt [5]),
	.datad(\u_uart_send|clk_cnt [3]),
	.cin(gnd),
	.combout(\u_uart_send|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_send|always1~1 .lut_mask = 16'hEFFF;
defparam \u_uart_send|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N20
cycloneive_lcell_comb \u_uart_send|tx_cnt~0 (
// Equation(s):
// \u_uart_send|tx_cnt~0_combout  = (\u_uart_send|tx_flag~q  & !\u_uart_send|tx_cnt [0])

	.dataa(\u_uart_send|tx_flag~q ),
	.datab(gnd),
	.datac(\u_uart_send|tx_cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_uart_send|tx_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_send|tx_cnt~0 .lut_mask = 16'h0A0A;
defparam \u_uart_send|tx_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N21
dffeas \u_uart_send|tx_cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_send|tx_cnt~0_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_uart_send|tx_cnt[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_send|tx_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_send|tx_cnt[0] .is_wysiwyg = "true";
defparam \u_uart_send|tx_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N2
cycloneive_lcell_comb \u_uart_send|always1~0 (
// Equation(s):
// \u_uart_send|always1~0_combout  = (\u_uart_send|clk_cnt [1]) # (((\u_uart_send|clk_cnt [0]) # (!\u_uart_send|clk_cnt [2])) # (!\u_uart_send|tx_cnt [0]))

	.dataa(\u_uart_send|clk_cnt [1]),
	.datab(\u_uart_send|tx_cnt [0]),
	.datac(\u_uart_send|clk_cnt [0]),
	.datad(\u_uart_send|clk_cnt [2]),
	.cin(gnd),
	.combout(\u_uart_send|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_send|always1~0 .lut_mask = 16'hFBFF;
defparam \u_uart_send|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N6
cycloneive_lcell_comb \u_uart_send|always1~2 (
// Equation(s):
// \u_uart_send|always1~2_combout  = (\u_uart_send|always1~1_combout ) # (\u_uart_send|always1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_uart_send|always1~1_combout ),
	.datad(\u_uart_send|always1~0_combout ),
	.cin(gnd),
	.combout(\u_uart_send|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_send|always1~2 .lut_mask = 16'hFFF0;
defparam \u_uart_send|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N16
cycloneive_lcell_comb \u_uart_send|always1~3 (
// Equation(s):
// \u_uart_send|always1~3_combout  = (\u_uart_send|clk_cnt [10]) # ((\u_uart_send|clk_cnt [12]) # ((!\u_uart_send|clk_cnt [11]) # (!\u_uart_send|clk_cnt [9])))

	.dataa(\u_uart_send|clk_cnt [10]),
	.datab(\u_uart_send|clk_cnt [12]),
	.datac(\u_uart_send|clk_cnt [9]),
	.datad(\u_uart_send|clk_cnt [11]),
	.cin(gnd),
	.combout(\u_uart_send|always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_send|always1~3 .lut_mask = 16'hEFFF;
defparam \u_uart_send|always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N0
cycloneive_lcell_comb \u_uart_send|tx_cnt~3 (
// Equation(s):
// \u_uart_send|tx_cnt~3_combout  = (\u_uart_send|tx_flag~q  & (\u_uart_send|tx_cnt [0] $ (\u_uart_send|tx_cnt [1])))

	.dataa(\u_uart_send|tx_cnt [0]),
	.datab(gnd),
	.datac(\u_uart_send|tx_cnt [1]),
	.datad(\u_uart_send|tx_flag~q ),
	.cin(gnd),
	.combout(\u_uart_send|tx_cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_send|tx_cnt~3 .lut_mask = 16'h5A00;
defparam \u_uart_send|tx_cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N1
dffeas \u_uart_send|tx_cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_send|tx_cnt~3_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_uart_send|tx_cnt[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_send|tx_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_send|tx_cnt[1] .is_wysiwyg = "true";
defparam \u_uart_send|tx_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N28
cycloneive_lcell_comb \u_uart_send|tx_cnt~5 (
// Equation(s):
// \u_uart_send|tx_cnt~5_combout  = (\u_uart_send|tx_flag~q  & (\u_uart_send|tx_cnt [2] $ (((\u_uart_send|tx_cnt [0] & \u_uart_send|tx_cnt [1])))))

	.dataa(\u_uart_send|tx_cnt [0]),
	.datab(\u_uart_send|tx_cnt [1]),
	.datac(\u_uart_send|tx_cnt [2]),
	.datad(\u_uart_send|tx_flag~q ),
	.cin(gnd),
	.combout(\u_uart_send|tx_cnt~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_send|tx_cnt~5 .lut_mask = 16'h7800;
defparam \u_uart_send|tx_cnt~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N29
dffeas \u_uart_send|tx_cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_send|tx_cnt~5_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_uart_send|tx_cnt[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_send|tx_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_send|tx_cnt[2] .is_wysiwyg = "true";
defparam \u_uart_send|tx_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N4
cycloneive_lcell_comb \u_uart_send|always1~5 (
// Equation(s):
// \u_uart_send|always1~5_combout  = (\u_uart_send|clk_cnt [7]) # ((\u_uart_send|tx_cnt [2]) # ((\u_uart_send|clk_cnt [8]) # (\u_uart_send|tx_cnt [1])))

	.dataa(\u_uart_send|clk_cnt [7]),
	.datab(\u_uart_send|tx_cnt [2]),
	.datac(\u_uart_send|clk_cnt [8]),
	.datad(\u_uart_send|tx_cnt [1]),
	.cin(gnd),
	.combout(\u_uart_send|always1~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_send|always1~5 .lut_mask = 16'hFFFE;
defparam \u_uart_send|always1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N12
cycloneive_lcell_comb \u_uart_send|Add1~0 (
// Equation(s):
// \u_uart_send|Add1~0_combout  = \u_uart_send|tx_cnt [3] $ (((\u_uart_send|tx_cnt [2] & (\u_uart_send|tx_cnt [0] & \u_uart_send|tx_cnt [1]))))

	.dataa(\u_uart_send|tx_cnt [3]),
	.datab(\u_uart_send|tx_cnt [2]),
	.datac(\u_uart_send|tx_cnt [0]),
	.datad(\u_uart_send|tx_cnt [1]),
	.cin(gnd),
	.combout(\u_uart_send|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_send|Add1~0 .lut_mask = 16'h6AAA;
defparam \u_uart_send|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N6
cycloneive_lcell_comb \u_uart_send|tx_cnt~4 (
// Equation(s):
// \u_uart_send|tx_cnt~4_combout  = (\u_uart_send|Add1~0_combout  & \u_uart_send|tx_flag~q )

	.dataa(\u_uart_send|Add1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_uart_send|tx_flag~q ),
	.cin(gnd),
	.combout(\u_uart_send|tx_cnt~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_send|tx_cnt~4 .lut_mask = 16'hAA00;
defparam \u_uart_send|tx_cnt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N7
dffeas \u_uart_send|tx_cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_send|tx_cnt~4_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_uart_send|tx_cnt[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_send|tx_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_send|tx_cnt[3] .is_wysiwyg = "true";
defparam \u_uart_send|tx_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N10
cycloneive_lcell_comb \u_uart_send|always1~4 (
// Equation(s):
// \u_uart_send|always1~4_combout  = ((\u_uart_send|clk_cnt [15]) # ((\u_uart_send|clk_cnt [13]) # (\u_uart_send|clk_cnt [14]))) # (!\u_uart_send|tx_cnt [3])

	.dataa(\u_uart_send|tx_cnt [3]),
	.datab(\u_uart_send|clk_cnt [15]),
	.datac(\u_uart_send|clk_cnt [13]),
	.datad(\u_uart_send|clk_cnt [14]),
	.cin(gnd),
	.combout(\u_uart_send|always1~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_send|always1~4 .lut_mask = 16'hFFFD;
defparam \u_uart_send|always1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N18
cycloneive_lcell_comb \u_uart_send|always1~6 (
// Equation(s):
// \u_uart_send|always1~6_combout  = (\u_uart_send|always1~2_combout ) # ((\u_uart_send|always1~3_combout ) # ((\u_uart_send|always1~5_combout ) # (\u_uart_send|always1~4_combout )))

	.dataa(\u_uart_send|always1~2_combout ),
	.datab(\u_uart_send|always1~3_combout ),
	.datac(\u_uart_send|always1~5_combout ),
	.datad(\u_uart_send|always1~4_combout ),
	.cin(gnd),
	.combout(\u_uart_send|always1~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_send|always1~6 .lut_mask = 16'hFFFE;
defparam \u_uart_send|always1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N22
cycloneive_lcell_comb \u_uart_send|tx_flag~0 (
// Equation(s):
// \u_uart_send|tx_flag~0_combout  = (\u_uart_send|uart_en_d0~q  & (((\u_uart_send|tx_flag~q  & \u_uart_send|always1~6_combout )) # (!\u_uart_send|uart_en_d1~q ))) # (!\u_uart_send|uart_en_d0~q  & (((\u_uart_send|tx_flag~q  & \u_uart_send|always1~6_combout 
// ))))

	.dataa(\u_uart_send|uart_en_d0~q ),
	.datab(\u_uart_send|uart_en_d1~q ),
	.datac(\u_uart_send|tx_flag~q ),
	.datad(\u_uart_send|always1~6_combout ),
	.cin(gnd),
	.combout(\u_uart_send|tx_flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_send|tx_flag~0 .lut_mask = 16'hF222;
defparam \u_uart_send|tx_flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N23
dffeas \u_uart_send|tx_flag (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_send|tx_flag~0_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_send|tx_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_send|tx_flag .is_wysiwyg = "true";
defparam \u_uart_send|tx_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N16
cycloneive_lcell_comb \u_uart_recv|Decoder0~4 (
// Equation(s):
// \u_uart_recv|Decoder0~4_combout  = (\u_uart_recv|rx_cnt [0] & (\u_uart_recv|Equal0~4_combout  & !\u_uart_recv|rx_cnt [3]))

	.dataa(\u_uart_recv|rx_cnt [0]),
	.datab(gnd),
	.datac(\u_uart_recv|Equal0~4_combout ),
	.datad(\u_uart_recv|rx_cnt [3]),
	.cin(gnd),
	.combout(\u_uart_recv|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_recv|Decoder0~4 .lut_mask = 16'h00A0;
defparam \u_uart_recv|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N2
cycloneive_lcell_comb \u_uart_recv|Decoder0~9 (
// Equation(s):
// \u_uart_recv|Decoder0~9_combout  = (!\u_uart_recv|rx_cnt [2] & (!\u_uart_recv|rx_cnt [1] & \u_uart_recv|Decoder0~4_combout ))

	.dataa(\u_uart_recv|rx_cnt [2]),
	.datab(\u_uart_recv|rx_cnt [1]),
	.datac(gnd),
	.datad(\u_uart_recv|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\u_uart_recv|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_recv|Decoder0~9 .lut_mask = 16'h1100;
defparam \u_uart_recv|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N14
cycloneive_lcell_comb \u_uart_recv|rxdata~6 (
// Equation(s):
// \u_uart_recv|rxdata~6_combout  = (\u_uart_recv|rx_flag~q  & ((\u_uart_recv|Decoder0~9_combout  & (\u_uart_recv|uart_rxd_d1~q )) # (!\u_uart_recv|Decoder0~9_combout  & ((\u_uart_recv|rxdata [0])))))

	.dataa(\u_uart_recv|rx_flag~q ),
	.datab(\u_uart_recv|uart_rxd_d1~q ),
	.datac(\u_uart_recv|rxdata [0]),
	.datad(\u_uart_recv|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\u_uart_recv|rxdata~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_recv|rxdata~6 .lut_mask = 16'h88A0;
defparam \u_uart_recv|rxdata~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N15
dffeas \u_uart_recv|rxdata[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_recv|rxdata~6_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_recv|rxdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_recv|rxdata[0] .is_wysiwyg = "true";
defparam \u_uart_recv|rxdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N8
cycloneive_lcell_comb \u_uart_recv|uart_data~6 (
// Equation(s):
// \u_uart_recv|uart_data~6_combout  = (\u_uart_recv|Equal1~0_combout  & \u_uart_recv|rxdata [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_uart_recv|Equal1~0_combout ),
	.datad(\u_uart_recv|rxdata [0]),
	.cin(gnd),
	.combout(\u_uart_recv|uart_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_recv|uart_data~6 .lut_mask = 16'hF000;
defparam \u_uart_recv|uart_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N9
dffeas \u_uart_recv|uart_data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_recv|uart_data~6_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_recv|uart_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_recv|uart_data[0] .is_wysiwyg = "true";
defparam \u_uart_recv|uart_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N16
cycloneive_lcell_comb \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] $ (VCC)
// \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y11_N17
dffeas \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N18
cycloneive_lcell_comb \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = (\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// (!\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # (!\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// ((\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY((!\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # 
// (!\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y11_N19
dffeas \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N20
cycloneive_lcell_comb \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = (\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ (GND))) # (!\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (!\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY((\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// !\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y11_N21
dffeas \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N22
cycloneive_lcell_comb \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = (\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// (!\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT )) # (!\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// ((\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (GND)))
// \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY((!\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # 
// (!\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]))

	.dataa(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y11_N23
dffeas \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N24
cycloneive_lcell_comb \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout  = (\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  $ (GND))) # (!\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (!\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  & VCC))
// \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY((\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// !\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.combout(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.cout(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y11_N25
dffeas \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N26
cycloneive_lcell_comb \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout  = (\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & 
// (!\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT )) # (!\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] & 
// ((\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # (GND)))
// \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY((!\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ) # 
// (!\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]))

	.dataa(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.combout(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.cout(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 16'h5A5F;
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y11_N27
dffeas \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N28
cycloneive_lcell_comb \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout  = \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  $ (!\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit 
// [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.cin(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.combout(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 16'hF00F;
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y11_N29
dffeas \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N0
cycloneive_lcell_comb \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 (
// Equation(s):
// \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout  = \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] $ (VCC)
// \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  = CARRY(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.cout(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y11_N1
dffeas \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N2
cycloneive_lcell_comb \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 (
// Equation(s):
// \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout  = (\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// (!\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT )) # (!\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// ((\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # (GND)))
// \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  = CARRY((!\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # 
// (!\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.combout(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.cout(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y11_N3
dffeas \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N4
cycloneive_lcell_comb \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 (
// Equation(s):
// \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout  = (\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  $ (GND))) # (!\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (!\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  & VCC))
// \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  = CARRY((\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// !\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.combout(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.cout(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y11_N5
dffeas \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N6
cycloneive_lcell_comb \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 (
// Equation(s):
// \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout  = (\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & 
// (!\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT )) # (!\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & 
// ((\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # (GND)))
// \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  = CARRY((!\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # 
// (!\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]))

	.dataa(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.combout(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.cout(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y11_N7
dffeas \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N8
cycloneive_lcell_comb \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 (
// Equation(s):
// \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout  = (\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// (\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  $ (GND))) # (!\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// (!\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  & VCC))
// \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  = CARRY((\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// !\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.combout(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.cout(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y11_N9
dffeas \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N10
cycloneive_lcell_comb \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 (
// Equation(s):
// \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout  = (\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5] & 
// (!\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT )) # (!\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5] & 
// ((\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ) # (GND)))
// \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT  = CARRY((!\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ) # 
// (!\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]))

	.dataa(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.combout(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.cout(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .lut_mask = 16'h5A5F;
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y11_N11
dffeas \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N12
cycloneive_lcell_comb \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 (
// Equation(s):
// \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~combout  = \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6] $ 
// (!\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT )

	.dataa(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ),
	.combout(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~combout ),
	.cout());
// synopsys translate_off
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 .lut_mask = 16'hA5A5;
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y11_N13
dffeas \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N20
cycloneive_lcell_comb \u_uart_recv|Decoder0~2 (
// Equation(s):
// \u_uart_recv|Decoder0~2_combout  = (!\u_uart_recv|rx_cnt [3] & (\u_uart_recv|Equal0~4_combout  & (\u_uart_recv|rx_cnt [1] & !\u_uart_recv|rx_cnt [0])))

	.dataa(\u_uart_recv|rx_cnt [3]),
	.datab(\u_uart_recv|Equal0~4_combout ),
	.datac(\u_uart_recv|rx_cnt [1]),
	.datad(\u_uart_recv|rx_cnt [0]),
	.cin(gnd),
	.combout(\u_uart_recv|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_recv|Decoder0~2 .lut_mask = 16'h0040;
defparam \u_uart_recv|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N16
cycloneive_lcell_comb \u_uart_recv|Decoder0~10 (
// Equation(s):
// \u_uart_recv|Decoder0~10_combout  = (!\u_uart_recv|rx_cnt [2] & \u_uart_recv|Decoder0~2_combout )

	.dataa(\u_uart_recv|rx_cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_uart_recv|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\u_uart_recv|Decoder0~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_recv|Decoder0~10 .lut_mask = 16'h5500;
defparam \u_uart_recv|Decoder0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N8
cycloneive_lcell_comb \u_uart_recv|rxdata~7 (
// Equation(s):
// \u_uart_recv|rxdata~7_combout  = (\u_uart_recv|rx_flag~q  & ((\u_uart_recv|Decoder0~10_combout  & (\u_uart_recv|uart_rxd_d1~q )) # (!\u_uart_recv|Decoder0~10_combout  & ((\u_uart_recv|rxdata [1])))))

	.dataa(\u_uart_recv|uart_rxd_d1~q ),
	.datab(\u_uart_recv|Decoder0~10_combout ),
	.datac(\u_uart_recv|rxdata [1]),
	.datad(\u_uart_recv|rx_flag~q ),
	.cin(gnd),
	.combout(\u_uart_recv|rxdata~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_recv|rxdata~7 .lut_mask = 16'hB800;
defparam \u_uart_recv|rxdata~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N9
dffeas \u_uart_recv|rxdata[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_recv|rxdata~7_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_recv|rxdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_recv|rxdata[1] .is_wysiwyg = "true";
defparam \u_uart_recv|rxdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N2
cycloneive_lcell_comb \u_uart_recv|uart_data~7 (
// Equation(s):
// \u_uart_recv|uart_data~7_combout  = (\u_uart_recv|rxdata [1] & \u_uart_recv|Equal1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_uart_recv|rxdata [1]),
	.datad(\u_uart_recv|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u_uart_recv|uart_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_recv|uart_data~7 .lut_mask = 16'hF000;
defparam \u_uart_recv|uart_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N3
dffeas \u_uart_recv|uart_data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_recv|uart_data~7_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_recv|uart_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_recv|uart_data[1] .is_wysiwyg = "true";
defparam \u_uart_recv|uart_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N20
cycloneive_lcell_comb \u_uart_recv|Decoder0~8 (
// Equation(s):
// \u_uart_recv|Decoder0~8_combout  = (!\u_uart_recv|rx_cnt [2] & (\u_uart_recv|rx_cnt [1] & \u_uart_recv|Decoder0~4_combout ))

	.dataa(\u_uart_recv|rx_cnt [2]),
	.datab(\u_uart_recv|rx_cnt [1]),
	.datac(gnd),
	.datad(\u_uart_recv|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\u_uart_recv|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_recv|Decoder0~8 .lut_mask = 16'h4400;
defparam \u_uart_recv|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N12
cycloneive_lcell_comb \u_uart_recv|rxdata~5 (
// Equation(s):
// \u_uart_recv|rxdata~5_combout  = (\u_uart_recv|rx_flag~q  & ((\u_uart_recv|Decoder0~8_combout  & (\u_uart_recv|uart_rxd_d1~q )) # (!\u_uart_recv|Decoder0~8_combout  & ((\u_uart_recv|rxdata [2])))))

	.dataa(\u_uart_recv|rx_flag~q ),
	.datab(\u_uart_recv|uart_rxd_d1~q ),
	.datac(\u_uart_recv|rxdata [2]),
	.datad(\u_uart_recv|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\u_uart_recv|rxdata~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_recv|rxdata~5 .lut_mask = 16'h88A0;
defparam \u_uart_recv|rxdata~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N13
dffeas \u_uart_recv|rxdata[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_recv|rxdata~5_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_recv|rxdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_recv|rxdata[2] .is_wysiwyg = "true";
defparam \u_uart_recv|rxdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N10
cycloneive_lcell_comb \u_uart_recv|uart_data~5 (
// Equation(s):
// \u_uart_recv|uart_data~5_combout  = (\u_uart_recv|Equal1~0_combout  & \u_uart_recv|rxdata [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_uart_recv|Equal1~0_combout ),
	.datad(\u_uart_recv|rxdata [2]),
	.cin(gnd),
	.combout(\u_uart_recv|uart_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_recv|uart_data~5 .lut_mask = 16'hF000;
defparam \u_uart_recv|uart_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N11
dffeas \u_uart_recv|uart_data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_recv|uart_data~5_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_recv|uart_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_recv|uart_data[2] .is_wysiwyg = "true";
defparam \u_uart_recv|uart_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N8
cycloneive_lcell_comb \u_uart_recv|Decoder0~0 (
// Equation(s):
// \u_uart_recv|Decoder0~0_combout  = (!\u_uart_recv|rx_cnt [0] & \u_uart_recv|Equal0~4_combout )

	.dataa(\u_uart_recv|rx_cnt [0]),
	.datab(gnd),
	.datac(\u_uart_recv|Equal0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_uart_recv|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_recv|Decoder0~0 .lut_mask = 16'h5050;
defparam \u_uart_recv|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N0
cycloneive_lcell_comb \u_uart_recv|Decoder0~6 (
// Equation(s):
// \u_uart_recv|Decoder0~6_combout  = (!\u_uart_recv|rx_cnt [3] & (!\u_uart_recv|rx_cnt [1] & (\u_uart_recv|Decoder0~0_combout  & \u_uart_recv|rx_cnt [2])))

	.dataa(\u_uart_recv|rx_cnt [3]),
	.datab(\u_uart_recv|rx_cnt [1]),
	.datac(\u_uart_recv|Decoder0~0_combout ),
	.datad(\u_uart_recv|rx_cnt [2]),
	.cin(gnd),
	.combout(\u_uart_recv|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_recv|Decoder0~6 .lut_mask = 16'h1000;
defparam \u_uart_recv|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N28
cycloneive_lcell_comb \u_uart_recv|rxdata~3 (
// Equation(s):
// \u_uart_recv|rxdata~3_combout  = (\u_uart_recv|rx_flag~q  & ((\u_uart_recv|Decoder0~6_combout  & (\u_uart_recv|uart_rxd_d1~q )) # (!\u_uart_recv|Decoder0~6_combout  & ((\u_uart_recv|rxdata [3])))))

	.dataa(\u_uart_recv|rx_flag~q ),
	.datab(\u_uart_recv|uart_rxd_d1~q ),
	.datac(\u_uart_recv|rxdata [3]),
	.datad(\u_uart_recv|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\u_uart_recv|rxdata~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_recv|rxdata~3 .lut_mask = 16'h88A0;
defparam \u_uart_recv|rxdata~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N29
dffeas \u_uart_recv|rxdata[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_recv|rxdata~3_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_recv|rxdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_recv|rxdata[3] .is_wysiwyg = "true";
defparam \u_uart_recv|rxdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N30
cycloneive_lcell_comb \u_uart_recv|uart_data~3 (
// Equation(s):
// \u_uart_recv|uart_data~3_combout  = (\u_uart_recv|Equal1~0_combout  & \u_uart_recv|rxdata [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_uart_recv|Equal1~0_combout ),
	.datad(\u_uart_recv|rxdata [3]),
	.cin(gnd),
	.combout(\u_uart_recv|uart_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_recv|uart_data~3 .lut_mask = 16'hF000;
defparam \u_uart_recv|uart_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N31
dffeas \u_uart_recv|uart_data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_recv|uart_data~3_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_recv|uart_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_recv|uart_data[3] .is_wysiwyg = "true";
defparam \u_uart_recv|uart_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N18
cycloneive_lcell_comb \u_uart_recv|Decoder0~5 (
// Equation(s):
// \u_uart_recv|Decoder0~5_combout  = (\u_uart_recv|rx_cnt [2] & (!\u_uart_recv|rx_cnt [1] & \u_uart_recv|Decoder0~4_combout ))

	.dataa(\u_uart_recv|rx_cnt [2]),
	.datab(\u_uart_recv|rx_cnt [1]),
	.datac(gnd),
	.datad(\u_uart_recv|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\u_uart_recv|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_recv|Decoder0~5 .lut_mask = 16'h2200;
defparam \u_uart_recv|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N26
cycloneive_lcell_comb \u_uart_recv|rxdata~2 (
// Equation(s):
// \u_uart_recv|rxdata~2_combout  = (\u_uart_recv|rx_flag~q  & ((\u_uart_recv|Decoder0~5_combout  & (\u_uart_recv|uart_rxd_d1~q )) # (!\u_uart_recv|Decoder0~5_combout  & ((\u_uart_recv|rxdata [4])))))

	.dataa(\u_uart_recv|rx_flag~q ),
	.datab(\u_uart_recv|uart_rxd_d1~q ),
	.datac(\u_uart_recv|rxdata [4]),
	.datad(\u_uart_recv|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\u_uart_recv|rxdata~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_recv|rxdata~2 .lut_mask = 16'h88A0;
defparam \u_uart_recv|rxdata~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N27
dffeas \u_uart_recv|rxdata[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_recv|rxdata~2_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_recv|rxdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_recv|rxdata[4] .is_wysiwyg = "true";
defparam \u_uart_recv|rxdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N30
cycloneive_lcell_comb \u_uart_recv|uart_data~2 (
// Equation(s):
// \u_uart_recv|uart_data~2_combout  = (\u_uart_recv|rxdata [4] & \u_uart_recv|Equal1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_uart_recv|rxdata [4]),
	.datad(\u_uart_recv|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u_uart_recv|uart_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_recv|uart_data~2 .lut_mask = 16'hF000;
defparam \u_uart_recv|uart_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N31
dffeas \u_uart_recv|uart_data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_recv|uart_data~2_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_recv|uart_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_recv|uart_data[4] .is_wysiwyg = "true";
defparam \u_uart_recv|uart_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N18
cycloneive_lcell_comb \u_uart_recv|Decoder0~3 (
// Equation(s):
// \u_uart_recv|Decoder0~3_combout  = (\u_uart_recv|rx_cnt [2] & \u_uart_recv|Decoder0~2_combout )

	.dataa(\u_uart_recv|rx_cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_uart_recv|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\u_uart_recv|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_recv|Decoder0~3 .lut_mask = 16'hAA00;
defparam \u_uart_recv|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N14
cycloneive_lcell_comb \u_uart_recv|rxdata~1 (
// Equation(s):
// \u_uart_recv|rxdata~1_combout  = (\u_uart_recv|rx_flag~q  & ((\u_uart_recv|Decoder0~3_combout  & (\u_uart_recv|uart_rxd_d1~q )) # (!\u_uart_recv|Decoder0~3_combout  & ((\u_uart_recv|rxdata [5])))))

	.dataa(\u_uart_recv|uart_rxd_d1~q ),
	.datab(\u_uart_recv|Decoder0~3_combout ),
	.datac(\u_uart_recv|rxdata [5]),
	.datad(\u_uart_recv|rx_flag~q ),
	.cin(gnd),
	.combout(\u_uart_recv|rxdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_recv|rxdata~1 .lut_mask = 16'hB800;
defparam \u_uart_recv|rxdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N15
dffeas \u_uart_recv|rxdata[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_recv|rxdata~1_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_recv|rxdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_recv|rxdata[5] .is_wysiwyg = "true";
defparam \u_uart_recv|rxdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N24
cycloneive_lcell_comb \u_uart_recv|uart_data~1 (
// Equation(s):
// \u_uart_recv|uart_data~1_combout  = (\u_uart_recv|rxdata [5] & \u_uart_recv|Equal1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_uart_recv|rxdata [5]),
	.datad(\u_uart_recv|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u_uart_recv|uart_data~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_recv|uart_data~1 .lut_mask = 16'hF000;
defparam \u_uart_recv|uart_data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N25
dffeas \u_uart_recv|uart_data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_recv|uart_data~1_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_recv|uart_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_recv|uart_data[5] .is_wysiwyg = "true";
defparam \u_uart_recv|uart_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N10
cycloneive_lcell_comb \u_uart_recv|Decoder0~7 (
// Equation(s):
// \u_uart_recv|Decoder0~7_combout  = (\u_uart_recv|rx_cnt [2] & (\u_uart_recv|rx_cnt [1] & \u_uart_recv|Decoder0~4_combout ))

	.dataa(\u_uart_recv|rx_cnt [2]),
	.datab(\u_uart_recv|rx_cnt [1]),
	.datac(gnd),
	.datad(\u_uart_recv|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\u_uart_recv|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_recv|Decoder0~7 .lut_mask = 16'h8800;
defparam \u_uart_recv|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N22
cycloneive_lcell_comb \u_uart_recv|rxdata~4 (
// Equation(s):
// \u_uart_recv|rxdata~4_combout  = (\u_uart_recv|rx_flag~q  & ((\u_uart_recv|Decoder0~7_combout  & (\u_uart_recv|uart_rxd_d1~q )) # (!\u_uart_recv|Decoder0~7_combout  & ((\u_uart_recv|rxdata [6])))))

	.dataa(\u_uart_recv|rx_flag~q ),
	.datab(\u_uart_recv|uart_rxd_d1~q ),
	.datac(\u_uart_recv|rxdata [6]),
	.datad(\u_uart_recv|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\u_uart_recv|rxdata~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_recv|rxdata~4 .lut_mask = 16'h88A0;
defparam \u_uart_recv|rxdata~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N23
dffeas \u_uart_recv|rxdata[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_recv|rxdata~4_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_recv|rxdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_recv|rxdata[6] .is_wysiwyg = "true";
defparam \u_uart_recv|rxdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N0
cycloneive_lcell_comb \u_uart_recv|uart_data~4 (
// Equation(s):
// \u_uart_recv|uart_data~4_combout  = (\u_uart_recv|Equal1~0_combout  & \u_uart_recv|rxdata [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_uart_recv|Equal1~0_combout ),
	.datad(\u_uart_recv|rxdata [6]),
	.cin(gnd),
	.combout(\u_uart_recv|uart_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_recv|uart_data~4 .lut_mask = 16'hF000;
defparam \u_uart_recv|uart_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N1
dffeas \u_uart_recv|uart_data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_recv|uart_data~4_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_recv|uart_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_recv|uart_data[6] .is_wysiwyg = "true";
defparam \u_uart_recv|uart_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N6
cycloneive_lcell_comb \u_uart_recv|Decoder0~1 (
// Equation(s):
// \u_uart_recv|Decoder0~1_combout  = (\u_uart_recv|rx_cnt [3] & (!\u_uart_recv|rx_cnt [1] & (\u_uart_recv|Decoder0~0_combout  & !\u_uart_recv|rx_cnt [2])))

	.dataa(\u_uart_recv|rx_cnt [3]),
	.datab(\u_uart_recv|rx_cnt [1]),
	.datac(\u_uart_recv|Decoder0~0_combout ),
	.datad(\u_uart_recv|rx_cnt [2]),
	.cin(gnd),
	.combout(\u_uart_recv|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_recv|Decoder0~1 .lut_mask = 16'h0020;
defparam \u_uart_recv|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N4
cycloneive_lcell_comb \u_uart_recv|rxdata~0 (
// Equation(s):
// \u_uart_recv|rxdata~0_combout  = (\u_uart_recv|rx_flag~q  & ((\u_uart_recv|Decoder0~1_combout  & (\u_uart_recv|uart_rxd_d1~q )) # (!\u_uart_recv|Decoder0~1_combout  & ((\u_uart_recv|rxdata [7])))))

	.dataa(\u_uart_recv|rx_flag~q ),
	.datab(\u_uart_recv|uart_rxd_d1~q ),
	.datac(\u_uart_recv|rxdata [7]),
	.datad(\u_uart_recv|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\u_uart_recv|rxdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_recv|rxdata~0 .lut_mask = 16'h88A0;
defparam \u_uart_recv|rxdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N5
dffeas \u_uart_recv|rxdata[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_recv|rxdata~0_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_recv|rxdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_recv|rxdata[7] .is_wysiwyg = "true";
defparam \u_uart_recv|rxdata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N24
cycloneive_lcell_comb \u_uart_recv|uart_data~0 (
// Equation(s):
// \u_uart_recv|uart_data~0_combout  = (\u_uart_recv|rxdata [7] & \u_uart_recv|Equal1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_uart_recv|rxdata [7]),
	.datad(\u_uart_recv|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u_uart_recv|uart_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_recv|uart_data~0 .lut_mask = 16'hF000;
defparam \u_uart_recv|uart_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N25
dffeas \u_uart_recv|uart_data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_recv|uart_data~0_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_recv|uart_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_recv|uart_data[7] .is_wysiwyg = "true";
defparam \u_uart_recv|uart_data[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y11_N0
cycloneive_ram_block \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\u_uart_recv|uart_data [7],\u_uart_recv|uart_data [6],\u_uart_recv|uart_data [5],\u_uart_recv|uart_data [4],\u_uart_recv|uart_data [3],\u_uart_recv|uart_data [2],\u_uart_recv|uart_data [1],
\u_uart_recv|uart_data [0]}),
	.portaaddr({\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],
\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "FIFO_ip:FIFO_ip_inst|scfifo:scfifo_component|scfifo_2431:auto_generated|a_dpfifo_9a31:dpfifo|altsyncram_mkm1:FIFOram|ALTSYNCRAM";
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 7;
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 36;
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 127;
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 7;
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "none";
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 36;
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 127;
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 128;
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N18
cycloneive_lcell_comb \u_uart_send|tx_data~9 (
// Equation(s):
// \u_uart_send|tx_data~9_combout  = (\u_uart_send|uart_en_d0~q  & (!\u_uart_send|uart_en_d1~q  & \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]))

	.dataa(gnd),
	.datab(\u_uart_send|uart_en_d0~q ),
	.datac(\u_uart_send|uart_en_d1~q ),
	.datad(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.cin(gnd),
	.combout(\u_uart_send|tx_data~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_send|tx_data~9 .lut_mask = 16'h0C00;
defparam \u_uart_send|tx_data~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N14
cycloneive_lcell_comb \u_uart_send|tx_data[4]~1 (
// Equation(s):
// \u_uart_send|tx_data[4]~1_combout  = (\u_uart_send|always1~4_combout ) # ((\u_uart_send|always1~5_combout ) # (\u_uart_send|always1~3_combout ))

	.dataa(\u_uart_send|always1~4_combout ),
	.datab(gnd),
	.datac(\u_uart_send|always1~5_combout ),
	.datad(\u_uart_send|always1~3_combout ),
	.cin(gnd),
	.combout(\u_uart_send|tx_data[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_send|tx_data[4]~1 .lut_mask = 16'hFFFA;
defparam \u_uart_send|tx_data[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N26
cycloneive_lcell_comb \u_uart_send|tx_data[4]~2 (
// Equation(s):
// \u_uart_send|tx_data[4]~2_combout  = (\u_uart_send|uart_en_d1~q  & (!\u_uart_send|tx_data[4]~1_combout  & ((!\u_uart_send|always1~2_combout )))) # (!\u_uart_send|uart_en_d1~q  & ((\u_uart_send|uart_en_d0~q ) # ((!\u_uart_send|tx_data[4]~1_combout  & 
// !\u_uart_send|always1~2_combout ))))

	.dataa(\u_uart_send|uart_en_d1~q ),
	.datab(\u_uart_send|tx_data[4]~1_combout ),
	.datac(\u_uart_send|uart_en_d0~q ),
	.datad(\u_uart_send|always1~2_combout ),
	.cin(gnd),
	.combout(\u_uart_send|tx_data[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_send|tx_data[4]~2 .lut_mask = 16'h5073;
defparam \u_uart_send|tx_data[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N19
dffeas \u_uart_send|tx_data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_send|tx_data~9_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_uart_send|tx_data[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_send|tx_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_send|tx_data[1] .is_wysiwyg = "true";
defparam \u_uart_send|tx_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N0
cycloneive_lcell_comb \u_uart_send|tx_data~7 (
// Equation(s):
// \u_uart_send|tx_data~7_combout  = (\u_uart_send|uart_en_d0~q  & (!\u_uart_send|uart_en_d1~q  & \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]))

	.dataa(gnd),
	.datab(\u_uart_send|uart_en_d0~q ),
	.datac(\u_uart_send|uart_en_d1~q ),
	.datad(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.cin(gnd),
	.combout(\u_uart_send|tx_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_send|tx_data~7 .lut_mask = 16'h0C00;
defparam \u_uart_send|tx_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N1
dffeas \u_uart_send|tx_data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_send|tx_data~7_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_uart_send|tx_data[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_send|tx_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_send|tx_data[2] .is_wysiwyg = "true";
defparam \u_uart_send|tx_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N30
cycloneive_lcell_comb \u_uart_send|tx_data~8 (
// Equation(s):
// \u_uart_send|tx_data~8_combout  = (\u_uart_send|uart_en_d0~q  & (!\u_uart_send|uart_en_d1~q  & \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]))

	.dataa(gnd),
	.datab(\u_uart_send|uart_en_d0~q ),
	.datac(\u_uart_send|uart_en_d1~q ),
	.datad(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.cin(gnd),
	.combout(\u_uart_send|tx_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_send|tx_data~8 .lut_mask = 16'h0C00;
defparam \u_uart_send|tx_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N31
dffeas \u_uart_send|tx_data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_send|tx_data~8_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_uart_send|tx_data[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_send|tx_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_send|tx_data[0] .is_wysiwyg = "true";
defparam \u_uart_send|tx_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N4
cycloneive_lcell_comb \u_uart_send|Mux0~3 (
// Equation(s):
// \u_uart_send|Mux0~3_combout  = (\u_uart_send|tx_cnt [0] & ((\u_uart_send|tx_cnt [1] & (\u_uart_send|tx_data [2])) # (!\u_uart_send|tx_cnt [1] & ((\u_uart_send|tx_data [0])))))

	.dataa(\u_uart_send|tx_cnt [0]),
	.datab(\u_uart_send|tx_data [2]),
	.datac(\u_uart_send|tx_data [0]),
	.datad(\u_uart_send|tx_cnt [1]),
	.cin(gnd),
	.combout(\u_uart_send|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_send|Mux0~3 .lut_mask = 16'h88A0;
defparam \u_uart_send|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N16
cycloneive_lcell_comb \u_uart_send|Mux0~4 (
// Equation(s):
// \u_uart_send|Mux0~4_combout  = (\u_uart_send|Mux0~3_combout ) # ((\u_uart_send|tx_cnt [1] & (\u_uart_send|tx_data [1] & !\u_uart_send|tx_cnt [0])))

	.dataa(\u_uart_send|tx_cnt [1]),
	.datab(\u_uart_send|tx_data [1]),
	.datac(\u_uart_send|Mux0~3_combout ),
	.datad(\u_uart_send|tx_cnt [0]),
	.cin(gnd),
	.combout(\u_uart_send|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_send|Mux0~4 .lut_mask = 16'hF0F8;
defparam \u_uart_send|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N20
cycloneive_lcell_comb \u_uart_send|tx_data~6 (
// Equation(s):
// \u_uart_send|tx_data~6_combout  = (\u_uart_send|uart_en_d0~q  & (!\u_uart_send|uart_en_d1~q  & \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]))

	.dataa(gnd),
	.datab(\u_uart_send|uart_en_d0~q ),
	.datac(\u_uart_send|uart_en_d1~q ),
	.datad(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [6]),
	.cin(gnd),
	.combout(\u_uart_send|tx_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_send|tx_data~6 .lut_mask = 16'h0C00;
defparam \u_uart_send|tx_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N21
dffeas \u_uart_send|tx_data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_send|tx_data~6_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_uart_send|tx_data[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_send|tx_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_send|tx_data[6] .is_wysiwyg = "true";
defparam \u_uart_send|tx_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N10
cycloneive_lcell_comb \u_uart_send|tx_data~5 (
// Equation(s):
// \u_uart_send|tx_data~5_combout  = (\u_uart_send|uart_en_d0~q  & (!\u_uart_send|uart_en_d1~q  & \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]))

	.dataa(gnd),
	.datab(\u_uart_send|uart_en_d0~q ),
	.datac(\u_uart_send|uart_en_d1~q ),
	.datad(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.cin(gnd),
	.combout(\u_uart_send|tx_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_send|tx_data~5 .lut_mask = 16'h0C00;
defparam \u_uart_send|tx_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N11
dffeas \u_uart_send|tx_data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_send|tx_data~5_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_uart_send|tx_data[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_send|tx_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_send|tx_data[3] .is_wysiwyg = "true";
defparam \u_uart_send|tx_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N24
cycloneive_lcell_comb \u_uart_send|tx_data~4 (
// Equation(s):
// \u_uart_send|tx_data~4_combout  = (\u_uart_send|uart_en_d0~q  & (!\u_uart_send|uart_en_d1~q  & \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]))

	.dataa(gnd),
	.datab(\u_uart_send|uart_en_d0~q ),
	.datac(\u_uart_send|uart_en_d1~q ),
	.datad(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [4]),
	.cin(gnd),
	.combout(\u_uart_send|tx_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_send|tx_data~4 .lut_mask = 16'h0C00;
defparam \u_uart_send|tx_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N25
dffeas \u_uart_send|tx_data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_send|tx_data~4_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_uart_send|tx_data[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_send|tx_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_send|tx_data[4] .is_wysiwyg = "true";
defparam \u_uart_send|tx_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N16
cycloneive_lcell_comb \u_uart_send|Mux0~1 (
// Equation(s):
// \u_uart_send|Mux0~1_combout  = (\u_uart_send|tx_cnt [0] & (((\u_uart_send|tx_cnt [1]) # (\u_uart_send|tx_data [4])))) # (!\u_uart_send|tx_cnt [0] & (\u_uart_send|tx_data [3] & (!\u_uart_send|tx_cnt [1])))

	.dataa(\u_uart_send|tx_cnt [0]),
	.datab(\u_uart_send|tx_data [3]),
	.datac(\u_uart_send|tx_cnt [1]),
	.datad(\u_uart_send|tx_data [4]),
	.cin(gnd),
	.combout(\u_uart_send|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_send|Mux0~1 .lut_mask = 16'hAEA4;
defparam \u_uart_send|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N2
cycloneive_lcell_comb \u_uart_send|tx_data~3 (
// Equation(s):
// \u_uart_send|tx_data~3_combout  = (!\u_uart_send|uart_en_d1~q  & (\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5] & \u_uart_send|uart_en_d0~q ))

	.dataa(\u_uart_send|uart_en_d1~q ),
	.datab(gnd),
	.datac(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datad(\u_uart_send|uart_en_d0~q ),
	.cin(gnd),
	.combout(\u_uart_send|tx_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_send|tx_data~3 .lut_mask = 16'h5000;
defparam \u_uart_send|tx_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N3
dffeas \u_uart_send|tx_data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_send|tx_data~3_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_uart_send|tx_data[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_send|tx_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_send|tx_data[5] .is_wysiwyg = "true";
defparam \u_uart_send|tx_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N6
cycloneive_lcell_comb \u_uart_send|Mux0~2 (
// Equation(s):
// \u_uart_send|Mux0~2_combout  = (\u_uart_send|tx_cnt [1] & ((\u_uart_send|Mux0~1_combout  & (\u_uart_send|tx_data [6])) # (!\u_uart_send|Mux0~1_combout  & ((\u_uart_send|tx_data [5]))))) # (!\u_uart_send|tx_cnt [1] & (((\u_uart_send|Mux0~1_combout ))))

	.dataa(\u_uart_send|tx_cnt [1]),
	.datab(\u_uart_send|tx_data [6]),
	.datac(\u_uart_send|Mux0~1_combout ),
	.datad(\u_uart_send|tx_data [5]),
	.cin(gnd),
	.combout(\u_uart_send|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_send|Mux0~2 .lut_mask = 16'hDAD0;
defparam \u_uart_send|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N22
cycloneive_lcell_comb \u_uart_send|Mux0~5 (
// Equation(s):
// \u_uart_send|Mux0~5_combout  = (\u_uart_send|tx_cnt [2] & (((\u_uart_send|tx_cnt [3]) # (\u_uart_send|Mux0~2_combout )))) # (!\u_uart_send|tx_cnt [2] & (\u_uart_send|Mux0~4_combout  & (!\u_uart_send|tx_cnt [3])))

	.dataa(\u_uart_send|tx_cnt [2]),
	.datab(\u_uart_send|Mux0~4_combout ),
	.datac(\u_uart_send|tx_cnt [3]),
	.datad(\u_uart_send|Mux0~2_combout ),
	.cin(gnd),
	.combout(\u_uart_send|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_send|Mux0~5 .lut_mask = 16'hAEA4;
defparam \u_uart_send|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N14
cycloneive_lcell_comb \u_uart_send|tx_data~0 (
// Equation(s):
// \u_uart_send|tx_data~0_combout  = (\u_uart_send|uart_en_d0~q  & (!\u_uart_send|uart_en_d1~q  & \FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]))

	.dataa(gnd),
	.datab(\u_uart_send|uart_en_d0~q ),
	.datac(\u_uart_send|uart_en_d1~q ),
	.datad(\FIFO_ip_inst|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [7]),
	.cin(gnd),
	.combout(\u_uart_send|tx_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_send|tx_data~0 .lut_mask = 16'h0C00;
defparam \u_uart_send|tx_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N15
dffeas \u_uart_send|tx_data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_send|tx_data~0_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_uart_send|tx_data[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_send|tx_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_send|tx_data[7] .is_wysiwyg = "true";
defparam \u_uart_send|tx_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N8
cycloneive_lcell_comb \u_uart_send|Mux0~0 (
// Equation(s):
// \u_uart_send|Mux0~0_combout  = (\u_uart_send|tx_cnt [1] & (((!\u_uart_send|uart_txd~q )))) # (!\u_uart_send|tx_cnt [1] & ((\u_uart_send|tx_cnt [0]) # ((\u_uart_send|tx_data [7]))))

	.dataa(\u_uart_send|tx_cnt [1]),
	.datab(\u_uart_send|tx_cnt [0]),
	.datac(\u_uart_send|tx_data [7]),
	.datad(\u_uart_send|uart_txd~q ),
	.cin(gnd),
	.combout(\u_uart_send|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_send|Mux0~0 .lut_mask = 16'h54FE;
defparam \u_uart_send|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N28
cycloneive_lcell_comb \u_uart_send|Mux0~6 (
// Equation(s):
// \u_uart_send|Mux0~6_combout  = (\u_uart_send|tx_cnt [3] & ((\u_uart_send|Mux0~5_combout  & (!\u_uart_send|uart_txd~q )) # (!\u_uart_send|Mux0~5_combout  & ((\u_uart_send|Mux0~0_combout ))))) # (!\u_uart_send|tx_cnt [3] & (((\u_uart_send|Mux0~5_combout 
// ))))

	.dataa(\u_uart_send|uart_txd~q ),
	.datab(\u_uart_send|tx_cnt [3]),
	.datac(\u_uart_send|Mux0~5_combout ),
	.datad(\u_uart_send|Mux0~0_combout ),
	.cin(gnd),
	.combout(\u_uart_send|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_send|Mux0~6 .lut_mask = 16'h7C70;
defparam \u_uart_send|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N12
cycloneive_lcell_comb \u_uart_send|uart_txd~0 (
// Equation(s):
// \u_uart_send|uart_txd~0_combout  = (\u_uart_send|tx_flag~q  & !\u_uart_send|Mux0~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_uart_send|tx_flag~q ),
	.datad(\u_uart_send|Mux0~6_combout ),
	.cin(gnd),
	.combout(\u_uart_send|uart_txd~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_send|uart_txd~0 .lut_mask = 16'h00F0;
defparam \u_uart_send|uart_txd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N13
dffeas \u_uart_send|uart_txd (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u_uart_send|uart_txd~0_combout ),
	.asdata(vcc),
	.clrn(\res~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_send|uart_txd~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_send|uart_txd .is_wysiwyg = "true";
defparam \u_uart_send|uart_txd .power_up = "low";
// synopsys translate_on

assign seg_sel[0] = \seg_sel[0]~output_o ;

assign seg_sel[1] = \seg_sel[1]~output_o ;

assign seg_sel[2] = \seg_sel[2]~output_o ;

assign seg_sel[3] = \seg_sel[3]~output_o ;

assign seg_sel[4] = \seg_sel[4]~output_o ;

assign seg_sel[5] = \seg_sel[5]~output_o ;

assign seg_led[0] = \seg_led[0]~output_o ;

assign seg_led[1] = \seg_led[1]~output_o ;

assign seg_led[2] = \seg_led[2]~output_o ;

assign seg_led[3] = \seg_led[3]~output_o ;

assign seg_led[4] = \seg_led[4]~output_o ;

assign seg_led[5] = \seg_led[5]~output_o ;

assign seg_led[6] = \seg_led[6]~output_o ;

assign seg_led[7] = \seg_led[7]~output_o ;

assign uart_txd = \uart_txd~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
