<!--
Devices using this peripheral: 
      MK10D5
      MK10D7
      MK10D10
      MK10DZ10
      MK10F12
      MK11D5
      MK12D5
      MK20D5
      MK20D7
      MK20D10
      MK20DZ10
      MK20F12
      MK21D5
      MK21F12
      MK21FA12
      MK22D5
      MK22F12
      MK22F51212
      MK22FA12
      MK24F12
      MK24F25612
      MK30D7
      MK30D10
      MK30DZ10
      MK40D7
      MK40D10
      MK40DZ10
      MK50D7
      MK50D10
      MK50DZ10
      MK51D7
      MK51D10
      MK51DZ10
      MK52D10
      MK52DZ10
      MK53D10
      MK53DZ10
      MK60D10
      MK60DZ10
      MK60F12
      MK60F15
      MK61F15
      MK63F12
      MK64F12
      MK65F18
      MK66F18
      MK70F15
-->
      <peripheral>
         <?sourceFile "ITM_0" ?>
         <name>ITM</name>
         <description>Instrumentation Trace Macrocell</description>
         <groupName>ITM</groupName>
         <headerStructName>ITM</headerStructName>
         <baseAddress>0xE0000000</baseAddress>
         <size>32</size>
         <access>read-write</access>
         <resetValue>0x0</resetValue>
         <resetMask>0xFFFFFFFF</resetMask>
         <addressBlock>
            <offset>0x0</offset>
            <size>0x80</size>
            <usage>registers</usage>
         </addressBlock>
         <addressBlock>
            <offset>0xE00</offset>
            <size>0x4</size>
            <usage>registers</usage>
         </addressBlock>
         <addressBlock>
            <offset>0xE40</offset>
            <size>0x4</size>
            <usage>registers</usage>
         </addressBlock>
         <addressBlock>
            <offset>0xE80</offset>
            <size>0x4</size>
            <usage>registers</usage>
         </addressBlock>
         <addressBlock>
            <offset>0xFB0</offset>
            <size>0x8</size>
            <usage>registers</usage>
         </addressBlock>
         <addressBlock>
            <offset>0xFD0</offset>
            <size>0x30</size>
            <usage>registers</usage>
         </addressBlock>
         <registers>
            <register>
               <dim>32</dim>
               <dimIncrement>4</dimIncrement>
               <dimIndex>0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31</dimIndex>
               <name>STIM%s_READ</name>
               <description>Stimulus Port Register %s (for reading)</description>
               <addressOffset>0x0</addressOffset>
               <fields>
                  <field>
                     <name>FIFOREADY</name>
                     <description>Indicates whether the stimulus port FIFO can accept data</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <dim>32</dim>
               <dimIncrement>4</dimIncrement>
               <dimIndex>0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31</dimIndex>
               <name>STIM%s_WRITE</name>
               <description>Stimulus Port Register %s (for writing)</description>
               <addressOffset>0x0</addressOffset>
               <fields>
                  <field>
                     <name>STIMULUS</name>
                     <description>Data write to the stimulus port FIFO, for forwarding as a software event packet</description>
                     <bitOffset>0</bitOffset>
                  </field>
               </fields>
            </register>
            <register>
               <name>TER</name>
               <description>Trace Enable Register</description>
               <addressOffset>0xE00</addressOffset>
               <fields>
                  <field>
                     <name>STIMENA</name>
                     <description>For bit STIMENA[n], in register ITM_TERx:\n
0 = Stimulus port (32x + n) disabled\n
1 = Stimulus port (32x + n) enabled</description>
                     <bitOffset>0</bitOffset>
                  </field>
               </fields>
            </register>
            <register>
               <name>TPR</name>
               <description>Trace Privilege Register</description>
               <addressOffset>0xE40</addressOffset>
               <fields>
                  <field>
                     <name>PRIVMASK</name>
                     <description>Bit mask to enable tracing on ITM stimulus ports:\n
Bit [0] = stimulus port [7:0]\n
Bit [1] = stimulus port [15:8]\n
Bit [2] = stimulus port [23:16]\n
Bit [3] = stimulus port [31:24]</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>TCR</name>
               <description>Trace Control Register</description>
               <addressOffset>0xE80</addressOffset>
               <fields>
                  <field>
                     <name>ITMENA</name>
                     <description>Enables the ITM</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Disabled</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Enabled</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field derivedFrom="ITMENA" > <name>TSENA</name> <description>Enables Local timestamp generation</description> <bitOffset>1</bitOffset> </field>
                  <field derivedFrom="ITMENA" > <name>SYNCENA</name> <description>Enables Synchronization packet transmission for a synchronous TPIU</description> <bitOffset>2</bitOffset> </field>
                  <field derivedFrom="ITMENA" > <name>TXENA</name> <description>Enables forwarding of hardware event packet from the DWT unit to the TPIU</description> <bitOffset>3</bitOffset> </field>
                  <field>
                     <name>SWOENA</name>
                     <description>Enables asynchronous clocking of the timestamp counter</description>
                     <bitOffset>4</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Timestamp counter uses the processor system clock</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Timestamp counter uses asynchronous clock from the TPIU interface</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>TSPrescale</name>
                     <description>Local timestamp prescaler, used with the trace packet reference clock</description>
                     <bitOffset>8</bitOffset>
                     <bitWidth>2</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b00</name>
                           <description>No prescaling</description>
                           <value>0b00</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b01</name>
                           <description>Divide by 4</description>
                           <value>0b01</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b10</name>
                           <description>Divide by 16</description>
                           <value>0b10</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b11</name>
                           <description>Divide by 64</description>
                           <value>0b11</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>GTSFREQ</name>
                     <description>Global timestamp frequency. Defines how often the ITM generates a global timestamp, based on the global timestamp clock frequency, or disables generation of global timestamps</description>
                     <bitOffset>10</bitOffset>
                     <bitWidth>2</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b00</name>
                           <description>Disable generation of global timestamps</description>
                           <value>0b00</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b01</name>
                           <description>Generate timestamp request whenever the ITM detects a change in global timestamp counter bits [47:7]. This is approximately every 128 cycles</description>
                           <value>0b01</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b10</name>
                           <description>Generate timestamp request whenever the ITM detects a change in global timestamp counter bits [47:13]. This is approximately every 8192 cycles</description>
                           <value>0b10</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b11</name>
                           <description>Generate a timestamp after every packet, if the output FIFO is empty</description>
                           <value>0b11</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>TraceBusID</name>
                     <description>Identifier for multi-source trace stream formatting. If multi-source trace is in use, the debugger must write a non-zero value to this field</description>
                     <bitOffset>16</bitOffset>
                     <bitWidth>7</bitWidth>
                  </field>
                  <field>
                     <name>BUSY</name>
                     <description>Indicates whether the ITM is currently processing events:\n
0: ITM is not processing any events.\n
1: ITM events present and being drained</description>
                     <bitOffset>23</bitOffset>
                     <bitWidth>1</bitWidth>
                     <access>read-only</access>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>ITM is not processing any events</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>ITM events present and beeing drained</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
               </fields>
            </register>
            <register>
               <name>LAR</name>
               <description>Lock Access Register</description>
               <addressOffset>0xFB0</addressOffset>
               <fields>
                  <field>
                     <name>WriteAccessCode</name>
                     <description>Write Access Code. A write of 0xC5ACCE55 enables further write access to this device. An invalid write will have the affect of removing write access</description>
                     <bitOffset>0</bitOffset>
                  </field>
               </fields>
            </register>
            <register>
               <name>LSR</name>
               <description>Lock Status Register</description>
               <addressOffset>0xFB4</addressOffset>
               <access>read-only</access>
               <fields>
                  <field>
                     <name>IMP</name>
                     <description>Lock mechanism is implemented. This bit always reads 1</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>STATUS</name>
                     <description>Lock Status. This bit is HIGH when the device is locked, and LOW when unlocked</description>
                     <bitOffset>1</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>s8BIT</name>
                     <description>Access Lock Register size. This bit reads 0 to indicate a 32-bit register is present</description>
                     <bitOffset>2</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>PID4</name>
               <description>Peripheral Identification Register 4</description>
               <addressOffset>0xFD0</addressOffset>
               <access>read-only</access>
               <resetValue>0x4</resetValue>
               <fields>
                  <field>
                     <name>JEP106</name>
                     <description>JEP106 continuation code</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
                  <field>
                     <name>c4KB</name>
                     <description>4KB Count</description>
                     <bitOffset>4</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>PID5</name>
               <description>Peripheral Identification Register 5</description>
               <addressOffset>0xFD4</addressOffset>
               <size>32</size>
               <access>read-only</access>
            </register>
            <register>
               <name>PID6</name>
               <description>Peripheral Identification Register 6</description>
               <addressOffset>0xFD8</addressOffset>
               <size>32</size>
               <access>read-only</access>
            </register>
            <register>
               <name>PID7</name>
               <description>Peripheral Identification Register 7</description>
               <addressOffset>0xFDC</addressOffset>
               <size>32</size>
               <access>read-only</access>
            </register>
            <register>
               <name>PID0</name>
               <description>Peripheral Identification Register 0</description>
               <addressOffset>0xFE0</addressOffset>
               <access>read-only</access>
               <resetValue>0x2</resetValue>
               <fields>
                  <field>
                     <name>PartNumber</name>
                     <description>Part Number [7:0]</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>8</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>PID1</name>
               <description>Peripheral Identification Register 1</description>
               <addressOffset>0xFE4</addressOffset>
               <access>read-only</access>
               <resetValue>0xB0</resetValue>
               <fields>
                  <field>
                     <name>PartNumber</name>
                     <description>Part Number [11:8]</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
                  <field>
                     <name>JEP106_identity_code</name>
                     <description>JEP106 identity code [3:0]</description>
                     <bitOffset>4</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>PID2</name>
               <description>Peripheral Identification Register 2</description>
               <addressOffset>0xFE8</addressOffset>
               <access>read-only</access>
               <resetValue>0x3B</resetValue>
               <fields>
                  <field>
                     <name>JEP106_identity_code</name>
                     <description>JEP106 identity code [6:4]</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>3</bitWidth>
                  </field>
                  <field>
                     <name>Revision</name>
                     <description>Revision</description>
                     <bitOffset>4</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>PID3</name>
               <description>Peripheral Identification Register 3</description>
               <addressOffset>0xFEC</addressOffset>
               <access>read-only</access>
               <fields>
                  <field>
                     <name>CustomerModified</name>
                     <description>Customer Modified</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
                  <field>
                     <name>RevAnd</name>
                     <description>RevAnd</description>
                     <bitOffset>4</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>CID0</name>
               <description>Component Identification Register 0</description>
               <addressOffset>0xFF0</addressOffset>
               <access>read-only</access>
               <resetValue>0xD</resetValue>
               <fields>
                  <field>
                     <name>Preamble</name>
                     <description>Preamble</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>8</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>CID1</name>
               <description>Component Identification Register 1</description>
               <addressOffset>0xFF4</addressOffset>
               <access>read-only</access>
               <resetValue>0xE0</resetValue>
               <fields>
                  <field>
                     <name>Preamble</name>
                     <description>Preamble</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
                  <field>
                     <name>ComponentClass</name>
                     <description>Component class</description>
                     <bitOffset>4</bitOffset>
                     <bitWidth>4</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0001</name>
                           <description>ROM table</description>
                           <value>0b0001</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1001</name>
                           <description>CoreSight component</description>
                           <value>0b1001</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1111</name>
                           <description>PrimeCell of system component with no standardized register layout, for backward compatibility</description>
                           <value>0b1111</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
               </fields>
            </register>
            <register>
               <name>CID2</name>
               <description>Component Identification Register 2</description>
               <addressOffset>0xFF8</addressOffset>
               <access>read-only</access>
               <resetValue>0x5</resetValue>
               <fields>
                  <field>
                     <name>Preamble</name>
                     <description>Preamble</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>8</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>CID3</name>
               <description>Component Identification Register 3</description>
               <addressOffset>0xFFC</addressOffset>
               <access>read-only</access>
               <resetValue>0xB1</resetValue>
               <fields>
                  <field>
                     <name>Preamble</name>
                     <description>Preamble</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>8</bitWidth>
                  </field>
               </fields>
            </register>
         </registers>
      </peripheral>
