
% Journals

% First the Full Name is given, then the abbreviation used in the AMS Math
% Reviews, with an indication if it could not be found there.
% Note the 2nd overwrites the 1st, so swap them if you want the full name.

@inproceedings{smullen,
author = {Smullen, Clinton W. and Mohan, Vidyabhushan and Nigam, Anurag and Gurumurthi, Sudhanva and Stan, Mircea R.},
title = {Relaxing Non-Volatility for Fast and Energy-Efficient STT-RAM Caches},
year = {2011},
isbn = {9781424494323},
publisher = {IEEE Computer Society},
address = {USA},
booktitle = {Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture},
pages = {50–61},
numpages = {12},
series = {HPCA ’11}
}
  
@INPROCEEDINGS{cache_revive,
author={A. {Jog} and A. K. {Mishra} and C. {Xu} and Y. {Xie} and V. {Narayanan} and R. {Iyer} and C. R. {Das}},
booktitle={DAC Design Automation Conference 2012},
title={Cache revive: Architecting volatile STT-RAM caches for enhanced performance in CMPs},
year={2012},
volume={},
number={},
pages={243-252},
keywords={cache storage;SRAM chips;cache revive;volatile STT-RAM caches;CMP;spin-transfer-torque-RAM;SRAM;universal memory replacement;multicore system;nonvolatility property;data-retention-time;write-latency;optimal retention-time;energy consumption;Random access memory;Radiation detectors;Switches;System-on-a-chip;USA Councils;Performance evaluation;Current density;STT-RAM;Heterogeneous (hybrid) systems},
doi={10.1145/2228360.2228406},
ISSN={0738-100X},
month={June},}

@INPROCEEDINGS{liang,
author={X. {Liang} and R. {Canal} and G. {Wei} and D. {Brooks}},
booktitle={40th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2007)},
title={Process Variation Tolerant 3T1D-Based Cache Architectures},
year={2007},
volume={},
number={},
pages={15-26},
keywords={cache storage;DRAM chips;integrated circuit design;integrated circuit manufacture;memory architecture;microprocessor chips;process variation tolerance;3T1D-based cache architecture;leakage power consumption;microprocessor performance;on-chip memory architecture;3T1D DRAM;transistor;dynamic memory;L1 data cache;data retention;cache refresh;cache placement;microarchitecture;SRAM design;memory cell stability;Random access memory;Memory architecture;Space technology;Microprocessors;Circuit stability;Microarchitecture;Computer architecture;Robust stability;Robustness;Process design},
doi={10.1109/MICRO.2007.40},
ISSN={2379-3155},
month={Dec},}

@inproceedings{sun,
author = {Sun, Zhenyu and Bi, Xiuyuan and Li, Hai (Helen) and Wong, Weng-Fai and Ong, Zhong-Liang and Zhu, Xiaochun and Wu, Wenqing},
title = {Multi Retention Level STT-RAM Cache Designs with a Dynamic Refresh Scheme},
year = {2011},
isbn = {9781450310536},
publisher = {Association for Computing Machinery},
address = {New York, NY, USA},
url = {https://doi.org/10.1145/2155620.2155659},
doi = {10.1145/2155620.2155659},
booktitle = {Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture},
pages = {329–338},
numpages = {10},
location = {Porto Alegre, Brazil},
series = {MICRO-44}
}
  
@article{scratchpad,
author = {Rodr\'{\i}guez, Gabriel and Touri\~{n}o, Juan and Kandemir, Mahmut T.},
title = {Volatile STT-RAM Scratchpad Design and Data Allocation for Low Energy},
year = {2014},
issue_date = {January 2015},
publisher = {Association for Computing Machinery},
address = {New York, NY, USA},
volume = {11},
number = {4},
issn = {1544-3566},
url = {https://doi.org/10.1145/2669556},
doi = {10.1145/2669556},
journal = {ACM Trans. Archit. Code Optim.},
month = dec,
articleno = {Article 38},
numpages = {26},
keywords = {STT-RAM, Relaxed-retention, Scratchpad}
}
  
@ARTICLE{compiler,
author={Q. {Li} and Y. {He} and J. {Li} and L. {Shi} and Y. {Chen} and C. J. {Xue}},
journal={IEEE Transactions on Computers},
title={Compiler-Assisted Refresh Minimization for Volatile STT-RAM Cache},
year={2015},
volume={64},
number={8},
pages={2169-2181},
keywords={cache storage;power aware computing;program compilers;random-access storage;compiler-assisted refresh minimization;volatile STT-RAM cache;spin-transfer torque RAM;on-chip caches;high storage density;ultra low leakage power;long write latency;high write energy;nonvolatility property;data losses;refresh operations;program data layout;compilation time;N-refresh scheme;dynamic energy consumption;Equations;Layout;Random access memory;Educational institutions;Resource management;Mathematical model;Silicon;Compilation;Volatile STT-RAM;Refresh;Compilation;volatile STT-RAM;refresh},
doi={10.1109/TC.2014.2360527},
ISSN={2326-3814},
month={Aug},}


@inproceedings{mirror_cache,
author = {Kuan, Kyle and Adegbija, Tosiron},
title = {MirrorCache: An Energy-Efficient Relaxed Retention L1 STTRAM Cache},
year = {2019},
isbn = {9781450362528},
publisher = {Association for Computing Machinery},
address = {New York, NY, USA},
url = {https://doi.org/10.1145/3299874.3318022},
doi = {10.1145/3299874.3318022},
booktitle = {Proceedings of the 2019 on Great Lakes Symposium on VLSI},
pages = {299–302},
numpages = {4},
keywords = {emerging memory technologies, cache, non-volatile memory, retention time, energy efficient systems, spin-transfer torque ram (sttram), write energy, write latency},
location = {Tysons Corner, VA, USA},
series = {GLSVLSI ’19}
}


@inproceedings{rrip,
author = {Jaleel, Aamer and Theobald, Kevin B. and Steely, Simon C. and Emer, Joel},
title = {High Performance Cache Replacement Using Re-Reference Interval Prediction (RRIP)},
year = {2010},
isbn = {9781450300537},
publisher = {Association for Computing Machinery},
address = {New York, NY, USA},
url = {https://doi.org/10.1145/1815961.1815971},
doi = {10.1145/1815961.1815971},
booktitle = {Proceedings of the 37th Annual International Symposium on Computer Architecture},
pages = {60–71},
numpages = {12},
keywords = {thrashing, scan resistance, shared cache, replacement},
location = {Saint-Malo, France},
series = {ISCA ’10}
}
  
@ARTICLE{scaling_roadmap,
author={K. C. {Chun} and H. {Zhao} and J. D. {Harms} and T. {Kim} and J. {Wang} and C. H. {Kim}},
journal={IEEE Journal of Solid-State Circuits},
title={A Scaling Roadmap and Performance Evaluation of In-Plane and Perpendicular MTJ Based STT-MRAMs for High-Density Cache Memory},
year={2013},
volume={48},
number={2},
pages={598-610},
keywords={cache storage;magnetic tunnelling;Monte Carlo methods;performance evaluation;SRAM chips;thermal stability;scaling roadmap;performance evaluation;perpendicular MTJ;in-plane MTJ;STT-MRAM;high-density cache memory;variability effects;read performances;write performances;bit-cell;zero static power;MTJ macromodel;Monte Carlo simulations;access devices;peripheral circuitries;ITRS projected transistor parameters;MASTAR tool;6T SRAM arrays;industrial memory designs;aggressive assist schemes;thermal stability factor;free layer thickness;crystalline anisotropy;magnetic tunnel junction;spin-torque-transfer magnetic RAM;size 65 nm to 8 nm;time 10 year;Magnetic tunneling;Thermal stability;Stability analysis;Random access memory;Anisotropic magnetoresistance;Resistance;Thermal factors;Cache;macromodel;magnetic tunnel junction (MTJ);roadmap;scalability;spin torque transfer (STT);STT-MRAM;variability},
doi={10.1109/JSSC.2012.2224256},
ISSN={1558-173X},
month={Feb},}


@phdthesis{ parsec,
  author = {Christian Bienia},
  title = {Benchmarking Modern Multiprocessors},
  school = {Princeton University},
  year      = {2011},
  month     = {January}
}
  
@article{gem5,
author = {Binkert, Nathan and Beckmann, Bradford and Black, Gabriel and Reinhardt, Steven K. and Saidi, Ali and Basu, Arkaprava and Hestness, Joel and Hower, Derek R. and Krishna, Tushar and Sardashti, Somayeh and et al.},
title = {The Gem5 Simulator},
year = {2011},
issue_date = {May 2011},
publisher = {Association for Computing Machinery},
address = {New York, NY, USA},
volume = {39},
number = {2},
issn = {0163-5964},
url = {https://doi.org/10.1145/2024716.2024718},
doi = {10.1145/2024716.2024718},
journal = {SIGARCH Comput. Archit. News},
month = aug,
pages = {1–7},
numpages = {7}
}
  
@ARTICLE{stt_ram,
author={K. C. {Chun} and H. {Zhao} and J. D. {Harms} and T. {Kim} and J. {Wang} and C. H. {Kim}},
journal={IEEE Journal of Solid-State Circuits},
title={A Scaling Roadmap and Performance Evaluation of In-Plane and Perpendicular MTJ Based STT-MRAMs for High-Density Cache Memory},
year={2013},
volume={48},
number={2},
pages={598-610},
keywords={cache storage;magnetic tunnelling;Monte Carlo methods;performance evaluation;SRAM chips;thermal stability;scaling roadmap;performance evaluation;perpendicular MTJ;in-plane MTJ;STT-MRAM;high-density cache memory;variability effects;read performances;write performances;bit-cell;zero static power;MTJ macromodel;Monte Carlo simulations;access devices;peripheral circuitries;ITRS projected transistor parameters;MASTAR tool;6T SRAM arrays;industrial memory designs;aggressive assist schemes;thermal stability factor;free layer thickness;crystalline anisotropy;magnetic tunnel junction;spin-torque-transfer magnetic RAM;size 65 nm to 8 nm;time 10 year;Magnetic tunneling;Thermal stability;Stability analysis;Random access memory;Anisotropic magnetoresistance;Resistance;Thermal factors;Cache;macromodel;magnetic tunnel junction (MTJ);roadmap;scalability;spin torque transfer (STT);STT-MRAM;variability},
doi={10.1109/JSSC.2012.2224256},
ISSN={1558-173X},
month={Feb},}

@ARTICLE{nvsim,
author={X. {Dong} and C. {Xu} and Y. {Xie} and N. P. {Jouppi}},
journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
title={NVSim: A Circuit-Level Performance, Energy, and Area Model for Emerging Nonvolatile Memory},
year={2012},
volume={31},
number={7},
pages={994-1007},
keywords={integrated circuit modelling;random-access storage;NVSim;circuit-level performance;energy model;area model;nonvolatile memory;spin-torque-transfer memory;phase-change random-access memory;resistive random-access memory;memory hierarchy levels;Nonvolatile memory;Arrays;Phase change random access memory;Wires;Distributed databases;Integrated circuit modeling;Analytical circuit model;MRAM;NAND Flash;nonvolatile memory;phase-change random-access memory (PCRAM);resistive random-access memory (ReRAM);spin-torque-transfer memory (STT-RAM)},
doi={10.1109/TCAD.2012.2185930},
ISSN={1937-4151},
month={July},}

@inproceedings{cacti,
  title={CACTI 6.0: A Tool to Model Large Caches},
  author={Naveen Muralimanohar and Rajeev Balasubramonian and Norman P. Jouppi},
  year={2009}
}
