// Seed: 3970311526
module module_0 #(
    parameter id_3 = 32'd46
) (
    input  wor  id_0,
    output wand module_0
);
  logic [7:0] _id_3, id_4;
  assign id_4[id_3] = 1;
endmodule
module module_1 (
    output wand id_0,
    output wand id_1,
    input wor id_2,
    input tri1 id_3,
    output tri0 id_4,
    input tri1 id_5,
    output supply1 id_6
);
  parameter id_8 = 1;
  and primCall (id_0, id_2, id_8, id_3);
  module_0 modCall_1 (
      id_2,
      id_0
  );
  assign modCall_1.id_1 = 0;
  logic id_9;
  ;
endmodule
module module_2 #(
    parameter id_1 = 32'd99,
    parameter id_2 = 32'd51,
    parameter id_5 = 32'd89
) (
    input supply1 id_0,
    input wire _id_1,
    output tri1 _id_2,
    output tri id_3,
    input supply1 id_4,
    input tri0 _id_5,
    input tri0 id_6,
    input supply0 id_7,
    output supply1 id_8
);
  logic [id_5 : (  1  ?  id_2 : id_1  -  -1 'b0 )] id_10;
  module_0 modCall_1 (
      id_4,
      id_3
  );
  assign modCall_1.id_0 = 0;
endmodule
