
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.412853                       # Number of seconds simulated
sim_ticks                                412853188545                       # Number of ticks simulated
final_tick                               745853550849                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 228277                       # Simulator instruction rate (inst/s)
host_op_rate                                   228277                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               31414954                       # Simulator tick rate (ticks/s)
host_mem_usage                                2356424                       # Number of bytes of host memory used
host_seconds                                 13141.93                       # Real time elapsed on the host
sim_insts                                  3000000008                       # Number of instructions simulated
sim_ops                                    3000000008                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst        54976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     37157504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           37212480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        54976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         54976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     16168512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16168512                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          859                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       580586                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              581445                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        252633                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             252633                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst       133161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     90001737                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              90134898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       133161                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           133161                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        39162861                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             39162861                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        39162861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       133161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     90001737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            129297759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      581445                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                     252633                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                    581445                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                   252633                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                   37212480                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                16168512                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd             37212480                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr             16168512                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                     58                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0               34909                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1               35223                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2               37540                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3               37054                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4               36324                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5               36095                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6               35846                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7               36490                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8               36010                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9               36320                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10              37072                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11              36172                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12              36794                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13              36794                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14              37340                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15              35404                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0               15663                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1               15560                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2               15738                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3               15807                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4               15612                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5               15813                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6               15908                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7               16184                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8               15838                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9               16002                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10              15909                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11              15400                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12              15597                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13              15886                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14              15894                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15              15822                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  412852063005                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                581445                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6               252633                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                  482982                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   52269                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   30753                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   15361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                    7666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                   10811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                   10969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                   10982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                   10982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                   10982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                   10983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                   10983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                   10984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                   10984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                  10984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                  10984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                  10984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                  10984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                  10984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  10984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  10984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  10984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  10984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  10984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       120778                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    441.924721                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   155.316992                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev  1088.042168                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-65        63610     52.67%     52.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-129        15857     13.13%     65.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-193         6513      5.39%     71.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-257         4145      3.43%     74.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-321         3058      2.53%     77.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-385         2364      1.96%     79.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-449         1762      1.46%     80.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-513         1607      1.33%     81.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-577         1426      1.18%     83.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-641         1165      0.96%     84.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-705         1245      1.03%     85.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-769         1260      1.04%     86.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832-833          945      0.78%     86.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-897          673      0.56%     87.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960-961          632      0.52%     87.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1025          725      0.60%     88.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088-1089          625      0.52%     89.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152-1153          660      0.55%     89.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216-1217          779      0.64%     90.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280-1281          904      0.75%     91.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344-1345         1072      0.89%     91.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408-1409         1003      0.83%     92.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472-1473         2371      1.96%     94.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536-1537         1271      1.05%     95.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600-1601          430      0.36%     96.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1664-1665          198      0.16%     96.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728-1729          149      0.12%     96.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1792-1793          268      0.22%     96.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1856-1857          108      0.09%     96.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1920-1921           86      0.07%     96.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1984-1985           57      0.05%     96.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2048-2049          112      0.09%     96.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112-2113           64      0.05%     96.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2176-2177           47      0.04%     97.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2240-2241           42      0.03%     97.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2304-2305           57      0.05%     97.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2368-2369           42      0.03%     97.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2432-2433           36      0.03%     97.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2496-2497           71      0.06%     97.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2560-2561           65      0.05%     97.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2624-2625           42      0.03%     97.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2688-2689           38      0.03%     97.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2752-2753           37      0.03%     97.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2816-2817           54      0.04%     97.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2880-2881           35      0.03%     97.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2944-2945           36      0.03%     97.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3008-3009           35      0.03%     97.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3072-3073           52      0.04%     97.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3136-3137           30      0.02%     97.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3200-3201           25      0.02%     97.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3264-3265           36      0.03%     97.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3328-3329           40      0.03%     97.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3392-3393           24      0.02%     97.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3456-3457           34      0.03%     97.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3520-3521           16      0.01%     97.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3584-3585           30      0.02%     97.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3648-3649           24      0.02%     97.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3712-3713           25      0.02%     97.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3776-3777           31      0.03%     97.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3840-3841           23      0.02%     97.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3904-3905           22      0.02%     97.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3968-3969           29      0.02%     97.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4032-4033           28      0.02%     97.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4096-4097           26      0.02%     97.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4160-4161           26      0.02%     97.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4224-4225           29      0.02%     97.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4288-4289           22      0.02%     97.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4352-4353           18      0.01%     98.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4416-4417           19      0.02%     98.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4480-4481           26      0.02%     98.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4544-4545           18      0.01%     98.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4608-4609           24      0.02%     98.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4672-4673           17      0.01%     98.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4736-4737           15      0.01%     98.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4800-4801          127      0.11%     98.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4864-4865          132      0.11%     98.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4928-4929           26      0.02%     98.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4992-4993           19      0.02%     98.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5056-5057           18      0.01%     98.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5120-5121           18      0.01%     98.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5184-5185           20      0.02%     98.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5248-5249           17      0.01%     98.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5312-5313           16      0.01%     98.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5376-5377           27      0.02%     98.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5440-5441           22      0.02%     98.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5504-5505           32      0.03%     98.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5568-5569           16      0.01%     98.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5632-5633           27      0.02%     98.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5696-5697           15      0.01%     98.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5760-5761           11      0.01%     98.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5824-5825            9      0.01%     98.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5888-5889           14      0.01%     98.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5952-5953           14      0.01%     98.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6016-6017           11      0.01%     98.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6080-6081           13      0.01%     98.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6144-6145           25      0.02%     98.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6208-6209           18      0.01%     98.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6272-6273           12      0.01%     98.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6336-6337           10      0.01%     98.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6400-6401            9      0.01%     98.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6464-6465           17      0.01%     98.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6528-6529           11      0.01%     98.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6592-6593           13      0.01%     98.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6656-6657           18      0.01%     98.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6720-6721           10      0.01%     98.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6784-6785           14      0.01%     98.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6848-6849           11      0.01%     98.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6912-6913           16      0.01%     98.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6976-6977           10      0.01%     98.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7040-7041            3      0.00%     98.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7104-7105           12      0.01%     98.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7168-7169            9      0.01%     98.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7232-7233            9      0.01%     98.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7296-7297            6      0.00%     98.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7360-7361            3      0.00%     98.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7424-7425            6      0.00%     98.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7488-7489            3      0.00%     98.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7552-7553            7      0.01%     98.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7616-7617            3      0.00%     98.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7680-7681            9      0.01%     98.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7744-7745            4      0.00%     98.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7808-7809            4      0.00%     98.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7872-7873            3      0.00%     98.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7936-7937           12      0.01%     98.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8000-8001            5      0.00%     98.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8064-8065            6      0.00%     98.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8128-8129           13      0.01%     98.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8192-8193         1365      1.13%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8448-8449            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8512-8513            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8576-8577            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8768-8769            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::9024-9025            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::9408-9409            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::9600-9601            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::9728-9729            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       120778                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                   8047288154                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat             19052629404                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                 2906935000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat                8098406250                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     13841.53                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  13929.46                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                32770.99                       # Average memory access latency
system.mem_ctrls.avgRdBW                        90.13                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                        39.16                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW                90.13                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                39.16                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         1.01                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.05                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                       9.59                       # Average write queue length over time
system.mem_ctrls.readRowHits                   531767                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  181474                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.47                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.83                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     494980.16                       # Average gap between requests
system.membus.throughput                    129297759                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq              438929                       # Transaction distribution
system.membus.trans_dist::ReadResp             438929                       # Transaction distribution
system.membus.trans_dist::Writeback            252633                       # Transaction distribution
system.membus.trans_dist::ReadExReq            142516                       # Transaction distribution
system.membus.trans_dist::ReadExResp           142516                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1415523                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1415523                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port     53380992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total            53380992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus               53380992                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy           950762286                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1855783960                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       327460209                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    243933530                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      8297748                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    219277388                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       196607068                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     89.661351                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        20620661                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect        31608                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            405157051                       # DTB read hits
system.switch_cpus.dtb.read_misses             724474                       # DTB read misses
system.switch_cpus.dtb.read_acv                     1                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        405881525                       # DTB read accesses
system.switch_cpus.dtb.write_hits           217891221                       # DTB write hits
system.switch_cpus.dtb.write_misses            108028                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       217999249                       # DTB write accesses
system.switch_cpus.dtb.data_hits            623048272                       # DTB hits
system.switch_cpus.dtb.data_misses             832502                       # DTB misses
system.switch_cpus.dtb.data_acv                     1                       # DTB access violations
system.switch_cpus.dtb.data_accesses        623880774                       # DTB accesses
system.switch_cpus.itb.fetch_hits           291305975                       # ITB hits
system.switch_cpus.itb.fetch_misses             59894                       # ITB misses
system.switch_cpus.itb.fetch_acv                    3                       # ITB acv
system.switch_cpus.itb.fetch_accesses       291365869                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                  925                       # Number of system calls
system.switch_cpus.numCycles               1239799365                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    584383667                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             2278891143                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           327460209                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    217227729                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             438755250                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        29477158                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles      183050052                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles          811                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles       429889                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          336                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         291305975                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       3751735                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1227662541                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.856285                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.953593                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        788907291     64.26%     64.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         52557141      4.28%     68.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         54843609      4.47%     73.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         30500196      2.48%     75.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         53267132      4.34%     79.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         29244236      2.38%     82.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         24795514      2.02%     84.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         31295972      2.55%     86.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        162251450     13.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1227662541                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.264124                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.838113                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        602473204                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     169154591                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         432164360                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       3673820                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       20196565                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     58334634                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        851539                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2255598436                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       1997615                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       20196565                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        613551456                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        52691324                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     78484670                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         423823914                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      38914611                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2237859012                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         10859                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       16065727                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents      13376716                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   1641703925                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    2979776061                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   2556033367                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    423742694                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1508517903                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        133185993                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      5173337                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       817532                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          93935335                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    412609316                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    222038950                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     11219378                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      2926538                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2128523254                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded      1632349                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2078046350                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       122393                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    123747935                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     87202554                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved         2276                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1227662541                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.692685                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.648112                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    380862925     31.02%     31.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    278600851     22.69%     53.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    220821933     17.99%     71.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    156003144     12.71%     84.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    108161233      8.81%     93.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     52694586      4.29%     97.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     21084512      1.72%     99.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      8299589      0.68%     99.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1133768      0.09%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1227662541                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           18070      0.07%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd       1002788      4.02%      4.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp       1032678      4.14%      8.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt          4129      0.02%      8.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult         1199      0.00%      8.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      8.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      8.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      8.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      8.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      8.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      8.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      8.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      8.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      8.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      8.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      8.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      8.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      8.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      8.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      8.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      8.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      8.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      8.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      8.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      8.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      8.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        9853826     39.51%     47.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      13030255     52.24%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass       577903      0.03%      0.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1271299924     61.18%     61.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      2378840      0.11%     61.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     61.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    104607282      5.03%     66.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     25840474      1.24%     67.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     20549237      0.99%     68.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     23403275      1.13%     69.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      2211182      0.11%     69.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     69.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     69.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     69.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     69.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     69.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     69.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     69.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     69.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     69.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     69.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     69.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     69.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     69.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     69.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     69.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     69.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     69.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     69.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    408555449     19.66%     89.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    218622784     10.52%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2078046350                       # Type of FU issued
system.switch_cpus.iq.rate                   1.676115                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            24942945                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.012003                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   4922004419                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1972335718                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1821603577                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads    486816158                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    281579198                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    240775817                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1857889123                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       244522269                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     21675147                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     26492092                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        60730                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        11428                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      8338923                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads       796714                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        87315                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       20196565                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        39850985                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       1273801                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2198493595                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      5233442                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     412609316                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    222038950                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       817071                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          98390                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         62510                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        11428                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      3801051                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      4061970                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      7863021                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2070158031                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     405882011                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      7888317                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              68337992                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            623881587                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        305824917                       # Number of branches executed
system.switch_cpus.iew.exec_stores          217999576                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.669752                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2064419321                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2062379394                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1259164095                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1680649565                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.663478                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.749213                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    130206869                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls      1630073                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      7451777                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1207465976                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.711269                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.372051                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    500059032     41.41%     41.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    303573087     25.14%     66.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    144845273     12.00%     78.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     50131630      4.15%     82.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     57065246      4.73%     87.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     21119352      1.75%     89.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     20345840      1.69%     90.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     15904094      1.32%     92.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     94422422      7.82%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1207465976                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2066299341                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2066299341                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              599817240                       # Number of memory references committed
system.switch_cpus.commit.loads             386117214                       # Number of loads committed
system.switch_cpus.commit.membars              814574                       # Number of memory barriers committed
system.switch_cpus.commit.branches          296498206                       # Number of branches committed
system.switch_cpus.commit.fp_insts          233657461                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1809134879                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     19334804                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      94422422                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           3308481489                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          4413211684                       # The number of ROB writes
system.switch_cpus.timesIdled                   97007                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                12136824                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000007                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000007                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000007                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.619900                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.619900                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.613164                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.613164                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       2527892596                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1355418043                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         316315158                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        204165086                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads        80770516                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes        1918082                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1             17381                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2              1141                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.132607                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008705                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                          0                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                 2239797454                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1                    0                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         626710.896015                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          626710.896015                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                   0                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                   0                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1              0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2              1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            8751.172680                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                    542267                       # number of replacements
system.l2.tags.tagsinuse                 122176.548322                       # Cycle average of tags in use
system.l2.tags.total_refs                     1073282                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    668966                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.604389                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    55609.392053                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst    90.021898                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 65978.943709                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        324.012473                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        174.178188                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.424266                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000687                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.503379                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.002472                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.001329                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.932133                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data       562551                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  562551                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           637487                       # number of Writeback hits
system.l2.Writeback_hits::total                637487                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data        83728                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 83728                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.data        646279                       # number of demand (read+write) hits
system.l2.demand_hits::total                   646279                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data       646279                       # number of overall hits
system.l2.overall_hits::total                  646279                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          859                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data       438070                       # number of ReadReq misses
system.l2.ReadReq_misses::total                438929                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data       142516                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              142516                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst          859                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       580586                       # number of demand (read+write) misses
system.l2.demand_misses::total                 581445                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          859                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       580586                       # number of overall misses
system.l2.overall_misses::total                581445                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst     66570241                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data  26588930722                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     26655500963                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  10073375330                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10073375330                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     66570241                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  36662306052                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      36728876293                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     66570241                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  36662306052                       # number of overall miss cycles
system.l2.overall_miss_latency::total     36728876293                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst          859                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      1000621                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1001480                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       637487                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            637487                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       226244                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            226244                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst          859                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      1226865                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1227724                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst          859                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      1226865                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1227724                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.437798                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.438280                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.629922                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.629922                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.473227                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.473596                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.473227                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.473596                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 77497.370198                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 60695.621070                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 60728.502703                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 70682.416922                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 70682.416922                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 77497.370198                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 63147.072186                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 63168.272653                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 77497.370198                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 63147.072186                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 63168.272653                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               252633                       # number of writebacks
system.l2.writebacks::total                    252633                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst          859                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data       438070                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           438929                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       142516                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         142516                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          859                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       580586                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            581445                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          859                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       580586                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           581445                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst     60031031                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data  23208309524                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  23268340555                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   8974483078                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8974483078                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     60031031                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  32182792602                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  32242823633                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     60031031                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  32182792602                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  32242823633                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.437798                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.438280                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.629922                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.629922                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.473227                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.473596                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.473227                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.473596                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 69884.785797                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 52978.541156                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 53011.627291                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 62971.758104                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62971.758104                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 69884.785797                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 55431.568453                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 55452.920969                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 69884.785797                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 55431.568453                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 55452.920969                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                   289142744                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq            1001480                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           1001480                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           637487                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           226244                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          226244                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1718                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3091217                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3092935                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        54976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    119318528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total          119373504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus             119373504                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy         1045681605                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1021100                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1305809792                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         2239800451                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 17752185.696142                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  17752185.696142                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     673.950770                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements                23                       # number of replacements
system.cpu.icache.tags.tagsinuse          1796.347716                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1291304540                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2155                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          599213.243619                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   508.110235                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst  1288.237481                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.124050                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.314511                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.438561                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    291304797                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       291304797                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    291304797                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        291304797                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    291304797                       # number of overall hits
system.cpu.icache.overall_hits::total       291304797                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst         1172                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1172                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst         1172                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1172                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst         1172                       # number of overall misses
system.cpu.icache.overall_misses::total          1172                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst     88026438                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     88026438                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst     88026438                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     88026438                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst     88026438                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     88026438                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    291305969                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    291305969                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    291305969                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    291305969                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    291305969                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    291305969                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 75107.882253                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75107.882253                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 75107.882253                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75107.882253                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 75107.882253                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75107.882253                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         5400                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           24                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                36                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          150                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           24                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          313                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          313                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          313                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          313                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          313                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          313                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst          859                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          859                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst          859                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          859                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst          859                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          859                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst     67430417                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     67430417                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst     67430417                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     67430417                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst     67430417                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     67430417                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 78498.739232                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78498.739232                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 78498.739232                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78498.739232                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 78498.739232                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78498.739232                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1         1242                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2           39                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.303223                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.009521                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2         2239800453                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 32357115.848053                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  32357115.848053                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2            1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg     333.713930                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements           1226865                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 4057                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           951694356                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1230922                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            773.155696                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  3928.990593                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data   128.009407                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.959226                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.031252                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990479                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    378236095                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       378236095                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    212064547                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      212064547                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data       814728                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       814728                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data       814574                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       814574                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    590300642                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        590300642                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    590300642                       # number of overall hits
system.cpu.dcache.overall_hits::total       590300642                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      3583723                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3583723                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data       820904                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       820904                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data           33                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           33                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      4404627                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4404627                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      4404627                       # number of overall misses
system.cpu.dcache.overall_misses::total       4404627                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 144282015378                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 144282015378                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  46731460501                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  46731460501                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data       587680                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       587680                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 191013475879                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 191013475879                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 191013475879                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 191013475879                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    381819818                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    381819818                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    212885451                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    212885451                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data       814761                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       814761                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data       814574                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       814574                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    594705269                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    594705269                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    594705269                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    594705269                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.009386                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009386                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.003856                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003856                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.000041                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000041                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.007406                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007406                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.007406                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007406                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 40260.370396                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40260.370396                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 56926.827621                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56926.827621                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 17808.484848                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 17808.484848                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 43366.549739                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43366.549739                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 43366.549739                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43366.549739                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      4025499                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             45580                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    88.317222                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       637487                       # number of writebacks
system.cpu.dcache.writebacks::total            637487                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      2583084                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2583084                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data       594688                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       594688                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data           23                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           23                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      3177772                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      3177772                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      3177772                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      3177772                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      1000639                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1000639                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       226216                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       226216                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data           10                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      1226855                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1226855                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      1226855                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1226855                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  29126945891                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  29126945891                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  10531276881                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10531276881                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data       129626                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       129626                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  39658222772                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  39658222772                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  39658222772                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  39658222772                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.002621                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002621                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.001063                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001063                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.000012                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.002063                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002063                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.002063                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002063                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 29108.345658                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29108.345658                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 46554.076109                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 46554.076109                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 12962.600000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12962.600000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 32325.109953                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 32325.109953                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 32325.109953                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32325.109953                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
