Violated 1301: no Escape should be used on < clk >.
Violated 1127: signal name "clk" does not match to regular expression s_.
Violated 1141: bitwise operators should be used instead of logic "NotOp" operators in single-bit operations.
Violated 1301: no Escape should be used on < clk_i >.
Violated 1004: Signals test.clk_i is driven by 2 devices.
Violated 1127: signal name "clk_i" does not match to regular expression s_.
Violated 1141: bitwise operators should be used instead of logic "NotOp" operators in single-bit operations.
Violated 1156: Test Clock "clk_i" should be Resolved to Primary Input.
Violated 1187: wire "clk_i" should be explicitly declared.
Violated 1021: drive strength "(strong)" should not be used because it is not synthesizable.
Violated 1021: drive strength "(strong)" should not be used because it is not synthesizable.
Violated 1301: no Escape should be used on < d >.
Violated 1127: signal name "d" does not match to regular expression s_.
Violated 1156: Test Clock "clk_i" should be Resolved to Primary Input.
Violated 1301: no Escape should be used on < q >.
Violated 1127: signal name "q" does not match to regular expression s_.
Violated 1156: Test Clock "clk_i" should be Resolved to Primary Input.
Violated 1021: drive strength "(strong)" should not be used because it is not synthesizable.
Violated 1021: drive strength "(strong)" should not be used because it is not synthesizable.
Violated 1301: no Escape should be used on < reset >.
Violated 1127: signal name "reset" does not match to regular expression s_.
Violated 1141: bitwise operators should be used instead of logic "NotOp" operators in single-bit operations.
Violated 1301: no Escape should be used on < _s5 >.
Violated 1004: Signals test._s5 is driven by 2 devices.
Violated 1127: signal name "_s5" does not match to regular expression s_.
Violated 1141: bitwise operators should be used instead of logic "NotOp" operators in single-bit operations.
Violated 1156: Test Clock "clk_i" should be Resolved to Primary Input.
Violated 1187: wire "_s5" should be explicitly declared.
Violated 1188: 'tri' declaration "_s5" is detected.
Violated 1021: drive strength "(strong)" should not be used because it is not synthesizable.
Violated 1021: drive strength "(strong)" should not be used because it is not synthesizable.
Violated 1175: gate name "U_buf_1<0>" does not match to regular expression gate_.
Violated 1178: Gate Instance "U_buf_1<0>" Found.
Violated 1175: gate name "_s6" does not match to regular expression gate_.
Violated 1003: Clock signals "test.clk_i" doesn't follow name conventinon "clk_[_a-zA-Z0-9]*".
Violated 1013: Gated Clock is on "U_buf_1<0>".
Violated 1014: Inverted Clock is on "U_buf_1<0>".
Violated 1031: "Async" Reset dtected.
Violated 1166: active low signal name "reset" does not match to regular expression .*_n.
Violated 1168: register ouput name "q" does not match to regular expression .*_r.
Violated 1169: register Input name "d" does not match to regular expression .*_nxt.
Violated 1152: reset signal name "reset" does not match to regular expression rst_.
Violated 1147: State register name "q" does not match to regular expression .*_cs.
Violated 1191: register inferred on signal "d" not in library.
Violated 1195: asynchronous signal name "reset" does not match to regular expression .*_a.
Violated 1197: active low reset signal name "reset" does not follow the regular expression rst_.*_n.
Violated 1199: next register name "d" does not match to regular expression .*_ns.
Violated 1211: the clock generate circuit should be separated in different module.
Violated 1278: Don't use complex expression in the condition expression for asynchronous set or reset.
Violated 1275: "always_ff" is not used to model sequential blocks.
Violated 1138: module name "test" does not match to regular expression .*_module.
Violated 1255: comment is not found following port declaration output q; 
Violated 1255: comment is not found following port declaration input clk, reset, d; 
Violated 1257: signals should be declared one per line with a comment at the end clk_i. File: 1014_Inverted_Clock.v , Line: 0
Violated 1257: signals should be declared one per line with a comment at the end d. File: 1014_Inverted_Clock.v , Line: 0
Violated 1257: signals should be declared one per line with a comment at the end q. File: 1014_Inverted_Clock.v , Line: 0
Violated 1257: signals should be declared one per line with a comment at the end reset. File: 1014_Inverted_Clock.v , Line: 0
Violated 1257: signals should be declared one per line with a comment at the end _s5. File: 1014_Inverted_Clock.v , Line: 0
Violated 1325: Only one statement is allowed per line.
Violated 1328: the lines of a source file < 1014_Inverted_Clock.v > hould not exceed 10 lines.
Violated 1307: no comment is found before always
Violated 1269: comment should be on < endmodule >
Violated 1238: 
Violated 1239: 
TOTAL NUMBER OF VIOLATIONS ARE: 64.