/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [11:0] _01_;
  reg [11:0] _02_;
  wire [37:0] _03_;
  reg [2:0] _04_;
  wire [3:0] celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire [7:0] celloutsig_0_14z;
  wire [3:0] celloutsig_0_16z;
  wire [8:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire [22:0] celloutsig_0_21z;
  wire [5:0] celloutsig_0_22z;
  wire [8:0] celloutsig_0_23z;
  wire [8:0] celloutsig_0_24z;
  wire [5:0] celloutsig_0_26z;
  wire [7:0] celloutsig_0_27z;
  wire [13:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [10:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire [6:0] celloutsig_0_33z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [11:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire [4:0] celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire [15:0] celloutsig_0_52z;
  wire [15:0] celloutsig_0_55z;
  wire [5:0] celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire [14:0] celloutsig_0_69z;
  wire [7:0] celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire [11:0] celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [14:0] celloutsig_1_13z;
  wire [4:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire [10:0] celloutsig_1_3z;
  wire celloutsig_1_6z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = ~((in_data[127] | in_data[107]) & in_data[175]);
  assign celloutsig_0_32z = ~((celloutsig_0_6z[1] | celloutsig_0_22z[3]) & celloutsig_0_27z[1]);
  assign celloutsig_1_6z = ~(celloutsig_1_3z[0] ^ _00_);
  assign celloutsig_0_19z = ~(celloutsig_0_2z[6] ^ celloutsig_0_8z[6]);
  assign celloutsig_0_29z = ~(celloutsig_0_28z[6] ^ celloutsig_0_12z[6]);
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 12'h000;
    else _01_ <= { celloutsig_0_27z, celloutsig_0_9z };
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 12'h000;
    else _02_ <= { celloutsig_0_26z[4:0], celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_32z };
  reg [37:0] _12_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _12_ <= 38'h0000000000;
    else _12_ <= in_data[151:114];
  assign { _03_[37:22], _00_, _03_[20:0] } = _12_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _04_ <= 3'h0;
    else _04_ <= celloutsig_0_10z[2:0];
  assign celloutsig_0_24z = { celloutsig_0_23z[1], celloutsig_0_14z } / { 1'h1, celloutsig_0_8z[7:6], celloutsig_0_7z };
  assign celloutsig_0_42z = { celloutsig_0_9z, celloutsig_0_14z } % { 1'h1, _01_[8:4], celloutsig_0_5z };
  assign celloutsig_0_8z = { celloutsig_0_5z[5], celloutsig_0_2z } % { 1'h1, in_data[71:61] };
  assign celloutsig_0_16z = celloutsig_0_14z[5:2] % { 1'h1, celloutsig_0_6z[2:0] };
  assign celloutsig_0_21z = in_data[27:5] % { 1'h1, celloutsig_0_8z[10:2], celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_12z };
  assign celloutsig_0_27z = { celloutsig_0_2z[9:8], celloutsig_0_22z } % { 1'h1, celloutsig_0_14z[6:0] };
  assign celloutsig_0_28z = { celloutsig_0_9z[3:2], 1'h0, celloutsig_0_16z, celloutsig_0_26z, celloutsig_0_19z } % { 1'h1, celloutsig_0_12z[5], celloutsig_0_20z, celloutsig_0_4z, celloutsig_0_19z, celloutsig_0_24z };
  assign celloutsig_0_52z = celloutsig_0_24z[1] ? { celloutsig_0_6z[7:3], celloutsig_0_45z, celloutsig_0_27z, celloutsig_0_20z, celloutsig_0_20z } : { celloutsig_0_8z[6:5], celloutsig_0_14z, celloutsig_0_10z };
  assign celloutsig_0_55z = celloutsig_0_52z[6] ? { celloutsig_0_46z[4:1], celloutsig_0_8z } : { _02_[2:0], celloutsig_0_43z, celloutsig_0_12z, celloutsig_0_0z };
  assign celloutsig_0_0z = - in_data[85:82];
  assign celloutsig_0_46z = - celloutsig_0_27z[4:0];
  assign celloutsig_0_18z = - celloutsig_0_8z[9:1];
  assign celloutsig_0_26z = - celloutsig_0_12z[6:1];
  assign celloutsig_0_4z = in_data[91:83] !== in_data[64:56];
  assign celloutsig_0_43z = { celloutsig_0_30z[2], _04_, 1'h1, celloutsig_0_23z[7:0], celloutsig_0_29z, celloutsig_0_30z, celloutsig_0_0z } !== { celloutsig_0_0z[2:1], celloutsig_0_0z, celloutsig_0_33z, celloutsig_0_12z };
  assign celloutsig_0_45z = { in_data[83:74], 1'h0 } !== { celloutsig_0_8z[8:6], celloutsig_0_20z, celloutsig_0_26z, celloutsig_0_41z };
  assign celloutsig_0_3z = celloutsig_0_0z[3:1] !== { in_data[66:65], 1'h0 };
  assign celloutsig_1_13z = ~ in_data[113:99];
  assign celloutsig_0_10z = in_data[50:45] | { in_data[58:55], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_61z = celloutsig_0_42z[5] & celloutsig_0_41z;
  assign celloutsig_0_20z = celloutsig_0_12z[1] & celloutsig_0_7z[4];
  assign celloutsig_1_1z = { in_data[148:140], celloutsig_1_0z } >> in_data[124:115];
  assign celloutsig_0_14z = { celloutsig_0_8z[3:0], celloutsig_0_0z } >> { _04_[0], celloutsig_0_5z, celloutsig_0_11z };
  assign celloutsig_0_33z = { celloutsig_0_5z, celloutsig_0_29z } >> { celloutsig_0_19z, _04_, celloutsig_0_30z };
  assign celloutsig_0_5z = { in_data[73:71], celloutsig_0_4z, 1'h0, celloutsig_0_4z } >> in_data[10:5];
  assign celloutsig_0_6z = { celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_3z } >> { celloutsig_0_0z[2:1], celloutsig_0_5z };
  assign celloutsig_0_7z = { in_data[56], celloutsig_0_0z, celloutsig_0_3z } >> { in_data[84:80], 1'h0 };
  assign celloutsig_0_69z = celloutsig_0_55z[14:0] >> { _02_[11:9], celloutsig_0_2z, celloutsig_0_61z };
  assign celloutsig_0_9z = celloutsig_0_6z[5:2] >> { celloutsig_0_0z[2:0], celloutsig_0_4z };
  assign celloutsig_1_18z = celloutsig_1_13z[8:4] >> celloutsig_1_3z[9:5];
  assign celloutsig_1_19z = { in_data[105:103], celloutsig_1_6z } >> in_data[119:116];
  assign celloutsig_0_12z = { in_data[37:35], 1'h0, celloutsig_0_0z } >> in_data[37:30];
  assign celloutsig_0_2z = { in_data[38:33], celloutsig_0_0z, 1'h0 } >> { in_data[23:20], celloutsig_0_0z, 3'h0 };
  assign celloutsig_0_22z = { celloutsig_0_21z[6:5], celloutsig_0_0z } >> celloutsig_0_5z;
  assign celloutsig_0_30z = _04_ >> { celloutsig_0_21z[21:20], celloutsig_0_4z };
  assign celloutsig_1_3z = in_data[179:169] >>> { celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_40z = ~((celloutsig_0_19z & celloutsig_0_33z[2]) | (celloutsig_0_18z[4] & celloutsig_0_0z[1]));
  assign celloutsig_0_41z = ~((celloutsig_0_19z & celloutsig_0_40z) | (celloutsig_0_21z[9] & celloutsig_0_2z[0]));
  assign celloutsig_0_11z = ~((celloutsig_0_10z[1] & celloutsig_0_6z[7]) | (1'h0 & 1'h0));
  assign celloutsig_0_23z[7:0] = ~ celloutsig_0_6z;
  assign _03_[21] = _00_;
  assign celloutsig_0_23z[8] = 1'h1;
  assign { out_data[132:128], out_data[99:96], out_data[46:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_69z, 1'h1 };
endmodule
