<?xml version="1.0" encoding="UTF-8" ?>
<SynplifyOutput>
	<result>Success</result>
	<design>sb</design>
	<target_verilog>C:\Users\RG\Documents\MicroController\synthesis\sb.vm</target_verilog>
</SynplifyOutput>
