<!DOCTYPE html>
<html lang="en">
  <head>
    <meta charset="UTF-8">
    <title>program@execute@builtin@builtin-ushort-rotate-1.0.generated - Details</title>
    <link rel="stylesheet" href="../result.css">
  </head>
  <body>
    <h1>Results for program@execute@builtin@builtin-ushort-rotate-1.0.generated</h1>
    <h2>Overview</h2>
    <div>
      <p><b>Result:</b> crash</p>
    </div>
    <p><a href="../index.html">Back to summary</a></p>
    <h2>Details</h2>
    <table>
      <tr>
        <th>Detail</th>
        <th>Value</th>
      </tr>
      <tr>
        <td>Returncode</td>
        <td>-6</td>
      </tr>
      <tr>
        <td>Time</td>
        <td>0:00:02.199832</td>
      </tr>
      <tr>
        <td>Stdout</td>
        <td>
          <pre></pre>
        </td>
      </tr>
      <tr>
        <td>Stderr</td>
        <td>
          <pre>LLVM ERROR: Cannot select: 0xce7570: i16 = rotl 0xce4f38, 0xce5140
  0xce4f38: i16,ch = load&lt;(load 2 from %ir.arrayidx, !tbaa !15, addrspace 1)&gt; 0xafd7b8, 0xce73d0, undef:i64
    0xce73d0: i64 = add 0xce5480, 0xce7368
      0xce5480: i64 = bitcast 0xce5278
        0xce5278: v2i32 = BUILD_VECTOR 0xce5070, 0xce5210
          0xce5070: i32 = extract_vector_elt 0xce76a8, Constant:i32&lt;2&gt;
            0xce76a8: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0, addrspace 4)&gt; 0xafd7b8, 0xce5418, undef:i64
              0xce5418: i64 = AssertAlign 0xce57c0
                0xce57c0: i64,ch = CopyFromReg 0xafd7b8, Register:i64 %3
                  0xce6e88: i64 = Register %3
              0xce4e68: i64 = undef
            0xce5688: i32 = Constant&lt;2&gt;
          0xce5210: i32 = extract_vector_elt 0xce76a8, Constant:i32&lt;3&gt;
            0xce76a8: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0, addrspace 4)&gt; 0xafd7b8, 0xce5418, undef:i64
              0xce5418: i64 = AssertAlign 0xce57c0
                0xce57c0: i64,ch = CopyFromReg 0xafd7b8, Register:i64 %3
                  0xce6e88: i64 = Register %3
              0xce4e68: i64 = undef
            0xce51a8: i32 = Constant&lt;3&gt;
      0xce7368: i64 = shl 0xce4e00, Constant:i32&lt;1&gt;
        0xce4e00: i64,i1 = MAD_U64_U32 0xce5b00, 0xce52e0, 0xce7230
          0xce5b00: i32 = and 0xce5a30, Constant:i32&lt;65535&gt;
            0xce5a30: i32,ch = load&lt;(dereferenceable load 4 from %ir.7, !tbaa !10, addrspace 4)&gt; 0xafd7b8, 0xce59c8, undef:i64
              0xce59c8: i64 = add nuw 0xce58f8, Constant:i64&lt;4&gt;
                0xce58f8: i64 = AssertAlign 0xce7848
                  0xce7848: i64,ch = CopyFromReg 0xafd7b8, Register:i64 %2

                0xce5960: i64 = Constant&lt;4&gt;
              0xce4e68: i64 = undef
            0xce5a98: i32 = Constant&lt;65535&gt;
          0xce52e0: i32,ch = CopyFromReg 0xafd7b8, Register:i32 %4
            0xce6fc0: i32 = Register %4
          0xce7230: i64 = add nuw nsw 0xce5008, 0xce71c8
            0xce5008: i64 = zero_extend 0xce7508
              0xce7508: i32,ch = load&lt;(load 4 from %ir.12, !tbaa !10, addrspace 4)&gt; 0xafd7b8, 0xce5c38, undef:i64
                0xce5c38: i64 = add 0xce6d50, Constant:i64&lt;28&gt;
                  0xce6d50: i64 = AssertAlign 0xce57c0

                  0xce77e0: i64 = Constant&lt;28&gt;
                0xce4e68: i64 = undef
            0xce71c8: i64 = zero_extend 0xce6f58
              0xce6f58: i32 = AssertZext 0xce5758, ValueType:ch:i10
                0xce5758: i32,ch = CopyFromReg 0xafd7b8, Register:i32 %0
                  0xce7090: i32 = Register %0
        0xce55b8: i32 = Constant&lt;1&gt;
    0xce4e68: i64 = undef
  0xce5140: i16,ch = load&lt;(load 2 from %ir.arrayidx2, !tbaa !15, addrspace 1)&gt; 0xafd7b8, 0xce74a0, undef:i64
    0xce74a0: i64 = add 0xce4fa0, 0xce7368
      0xce4fa0: i64 = bitcast 0xce56f0
        0xce56f0: v2i32 = BUILD_VECTOR 0xce6db8, 0xce5620
          0xce6db8: i32 = extract_vector_elt 0xce4ed0, Constant:i32&lt;0&gt;
            0xce4ed0: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0 + 16, addrspace 4)&gt; 0xafd7b8, 0xce4d98, undef:i64
              0xce4d98: i64 = add nuw 0xce5418, Constant:i64&lt;16&gt;
                0xce5418: i64 = AssertAlign 0xce57c0
                  0xce57c0: i64,ch = CopyFromReg 0xafd7b8, Register:i64 %3

                0xce4d30: i64 = Constant&lt;16&gt;
              0xce4e68: i64 = undef
            0xce54e8: i32 = Constant&lt;0&gt;
          0xce5620: i32 = extract_vector_elt 0xce4ed0, Constant:i32&lt;1&gt;
            0xce4ed0: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0 + 16, addrspace 4)&gt; 0xafd7b8, 0xce4d98, undef:i64
              0xce4d98: i64 = add nuw 0xce5418, Constant:i64&lt;16&gt;
                0xce5418: i64 = AssertAlign 0xce57c0
                  0xce57c0: i64,ch = CopyFromReg 0xafd7b8, Register:i64 %3

                0xce4d30: i64 = Constant&lt;16&gt;
              0xce4e68: i64 = undef
            0xce55b8: i32 = Constant&lt;1&gt;
      0xce7368: i64 = shl 0xce4e00, Constant:i32&lt;1&gt;
        0xce4e00: i64,i1 = MAD_U64_U32 0xce5b00, 0xce52e0, 0xce7230
          0xce5b00: i32 = and 0xce5a30, Constant:i32&lt;65535&gt;
            0xce5a30: i32,ch = load&lt;(dereferenceable load 4 from %ir.7, !tbaa !10, addrspace 4)&gt; 0xafd7b8, 0xce59c8, undef:i64
              0xce59c8: i64 = add nuw 0xce58f8, Constant:i64&lt;4&gt;
                0xce58f8: i64 = AssertAlign 0xce7848
                  0xce7848: i64,ch = CopyFromReg 0xafd7b8, Register:i64 %2

                0xce5960: i64 = Constant&lt;4&gt;
              0xce4e68: i64 = undef
            0xce5a98: i32 = Constant&lt;65535&gt;
          0xce52e0: i32,ch = CopyFromReg 0xafd7b8, Register:i32 %4
            0xce6fc0: i32 = Register %4
          0xce7230: i64 = add nuw nsw 0xce5008, 0xce71c8
            0xce5008: i64 = zero_extend 0xce7508
              0xce7508: i32,ch = load&lt;(load 4 from %ir.12, !tbaa !10, addrspace 4)&gt; 0xafd7b8, 0xce5c38, undef:i64
                0xce5c38: i64 = add 0xce6d50, Constant:i64&lt;28&gt;
                  0xce6d50: i64 = AssertAlign 0xce57c0

                  0xce77e0: i64 = Constant&lt;28&gt;
                0xce4e68: i64 = undef
            0xce71c8: i64 = zero_extend 0xce6f58
              0xce6f58: i32 = AssertZext 0xce5758, ValueType:ch:i10
                0xce5758: i32,ch = CopyFromReg 0xafd7b8, Register:i32 %0
                  0xce7090: i32 = Register %0
        0xce55b8: i32 = Constant&lt;1&gt;
    0xce4e68: i64 = undef
In function: test_1_rotate_ushort
</pre>
        </td>
      </tr>
      <tr>
        <td>Environment</td>
        <td>
          <pre>PIGLIT_SOURCE_DIR=&#34;/home/jvesely/piglit&#34; PIGLIT_PLATFORM=&#34;mixed_glx_egl&#34;</pre>
        </td>
      </tr>
      <tr>
        <td>Command</td>
        <td>
          <pre>/home/jvesely/piglit/bin/cl-program-tester /home/jvesely/piglit/generated_tests/cl/builtin/int/builtin-ushort-rotate-1.0.generated.cl</pre>
        </td>
      </tr>
      <tr>
        <td>dmesg</td>
        <td>
          <pre></pre>
        </td>
      </tr>
    </table>
    <p><a href="../index.html">Back to summary</a></p>
  </body>
</html>
