<map id="C:/work/s025_sw/kits/common/drivers/tftspi.c" name="C:/work/s025_sw/kits/common/drivers/tftspi.c">
<area shape="rect" id="node3" href="$em__device_8h.html" title="CMSIS Cortex&#45;M Peripheral Access Layer for Silicon Laboratories microcontroller devices. " alt="" coords="3262,245,3356,272"/>
<area shape="rect" id="node85" href="$em__usart_8h.html" title="Universal synchronous/asynchronous receiver/transmitter (USART/UART) peripheral API. " alt="" coords="3249,96,3335,123"/>
<area shape="rect" id="node90" href="$em__gpio_8h.html" title="General Purpose IO (GPIO) peripheral API. " alt="" coords="3467,96,3549,123"/>
<area shape="rect" id="node99" href="$em__cmu_8h.html" title="Clock management unit (CMU) API. " alt="" coords="3360,96,3443,123"/>
<area shape="rect" id="node105" href="$tftspi_8h.html" title="EFM32GG_DK3750, SPI controller API for SSD2119 display interface when using Generic/Direct Drive mode..." alt="" coords="5556,245,5617,272"/>
<area shape="rect" id="node5" href="$efr32zg1p133f256gm48_8h.html" title="CMSIS Cortex&#45;M Peripheral Access Layer Header File for EFR32ZG1P133F256GM48. " alt="" coords="2912,320,3080,347"/>
<area shape="rect" id="node9" href="$system__efr32zg1p_8h.html" title="CMSIS Cortex&#45;M3/M4 System Layer for EFR32 devices. " alt="" coords="5801,395,5937,421"/>
<area shape="rect" id="node13" href="$efr32zg1p__msc_8h.html" title="EFR32ZG1P_MSC register and bit field definitions. " alt="" coords="5,395,125,421"/>
<area shape="rect" id="node15" href="$efr32zg1p__emu_8h.html" title="EFR32ZG1P_EMU register and bit field definitions. " alt="" coords="149,395,272,421"/>
<area shape="rect" id="node17" href="$efr32zg1p__rmu_8h.html" title="EFR32ZG1P_RMU register and bit field definitions. " alt="" coords="296,395,416,421"/>
<area shape="rect" id="node19" href="$efr32zg1p__cmu_8h.html" title="EFR32ZG1P_CMU register and bit field definitions. " alt="" coords="441,395,561,421"/>
<area shape="rect" id="node21" href="$efr32zg1p__crypto_8h.html" title="EFR32ZG1P_CRYPTO register and bit field definitions. " alt="" coords="586,395,717,421"/>
<area shape="rect" id="node23" href="$efr32zg1p__gpio__p_8h.html" title="EFR32ZG1P_GPIO_P register and bit field definitions. " alt="" coords="742,395,876,421"/>
<area shape="rect" id="node25" href="$efr32zg1p__gpio_8h.html" title="EFR32ZG1P_GPIO register and bit field definitions. " alt="" coords="901,395,1021,421"/>
<area shape="rect" id="node27" href="$efr32zg1p__prs__ch_8h.html" title="EFR32ZG1P_PRS_CH register and bit field definitions. " alt="" coords="1046,395,1180,421"/>
<area shape="rect" id="node29" href="$efr32zg1p__prs_8h.html" title="EFR32ZG1P_PRS register and bit field definitions. " alt="" coords="1205,395,1320,421"/>
<area shape="rect" id="node31" href="$efr32zg1p__ldma__ch_8h.html" title="EFR32ZG1P_LDMA_CH register and bit field definitions. " alt="" coords="1345,395,1489,421"/>
<area shape="rect" id="node33" href="$efr32zg1p__ldma_8h.html" title="EFR32ZG1P_LDMA register and bit field definitions. " alt="" coords="1515,395,1640,421"/>
<area shape="rect" id="node35" href="$efr32zg1p__fpueh_8h.html" title="EFR32ZG1P_FPUEH register and bit field definitions. " alt="" coords="1665,395,1793,421"/>
<area shape="rect" id="node37" href="$efr32zg1p__gpcrc_8h.html" title="EFR32ZG1P_GPCRC register and bit field definitions. " alt="" coords="1819,395,1947,421"/>
<area shape="rect" id="node39" href="$efr32zg1p__timer__cc_8h.html" title="EFR32ZG1P_TIMER_CC register and bit field definitions. " alt="" coords="1971,395,2117,421"/>
<area shape="rect" id="node41" href="$efr32zg1p__timer_8h.html" title="EFR32ZG1P_TIMER register and bit field definitions. " alt="" coords="2142,395,2268,421"/>
<area shape="rect" id="node43" href="$efr32zg1p__usart_8h.html" title="EFR32ZG1P_USART register and bit field definitions. " alt="" coords="2293,395,2419,421"/>
<area shape="rect" id="node45" href="$efr32zg1p__leuart_8h.html" title="EFR32ZG1P_LEUART register and bit field definitions. " alt="" coords="2444,395,2575,421"/>
<area shape="rect" id="node47" href="$efr32zg1p__letimer_8h.html" title="EFR32ZG1P_LETIMER register and bit field definitions. " alt="" coords="2599,395,2736,421"/>
<area shape="rect" id="node49" href="$efr32zg1p__cryotimer_8h.html" title="EFR32ZG1P_CRYOTIMER register and bit field definitions. " alt="" coords="2761,395,2911,421"/>
<area shape="rect" id="node51" href="$efr32zg1p__pcnt_8h.html" title="EFR32ZG1P_PCNT register and bit field definitions. " alt="" coords="2935,395,3056,421"/>
<area shape="rect" id="node53" href="$efr32zg1p__i2c_8h.html" title="EFR32ZG1P_I2C register and bit field definitions. " alt="" coords="3081,395,3193,421"/>
<area shape="rect" id="node55" href="$efr32zg1p__adc_8h.html" title="EFR32ZG1P_ADC register and bit field definitions. " alt="" coords="3219,395,3336,421"/>
<area shape="rect" id="node57" href="$efr32zg1p__acmp_8h.html" title="EFR32ZG1P_ACMP register and bit field definitions. " alt="" coords="3360,395,3488,421"/>
<area shape="rect" id="node59" href="$efr32zg1p__idac_8h.html" title="EFR32ZG1P_IDAC register and bit field definitions. " alt="" coords="3512,395,3632,421"/>
<area shape="rect" id="node61" href="$efr32zg1p__rtcc__cc_8h.html" title="EFR32ZG1P_RTCC_CC register and bit field definitions. " alt="" coords="3657,395,3793,421"/>
<area shape="rect" id="node63" href="$efr32zg1p__rtcc__ret_8h.html" title="EFR32ZG1P_RTCC_RET register and bit field definitions. " alt="" coords="3819,395,3960,421"/>
<area shape="rect" id="node65" href="$efr32zg1p__rtcc_8h.html" title="EFR32ZG1P_RTCC register and bit field definitions. " alt="" coords="3985,395,4103,421"/>
<area shape="rect" id="node67" href="$efr32zg1p__wdog__pch_8h.html" title="EFR32ZG1P_WDOG_PCH register and bit field definitions. " alt="" coords="4128,395,4283,421"/>
<area shape="rect" id="node69" href="$efr32zg1p__wdog_8h.html" title="EFR32ZG1P_WDOG register and bit field definitions. " alt="" coords="4307,395,4435,421"/>
<area shape="rect" id="node71" href="$efr32zg1p__dma__descriptor_8h.html" title="EFR32ZG1P_DMA_DESCRIPTOR register and bit field definitions. " alt="" coords="4459,395,4645,421"/>
<area shape="rect" id="node73" href="$efr32zg1p__devinfo_8h.html" title="EFR32ZG1P_DEVINFO register and bit field definitions. " alt="" coords="4669,395,4808,421"/>
<area shape="rect" id="node75" href="$efr32zg1p__romtable_8h.html" title="EFR32ZG1P_ROMTABLE register and bit field definitions. " alt="" coords="4833,395,4980,421"/>
<area shape="rect" id="node77" href="$efr32zg1p__prs__signals_8h.html" title="EFR32ZG1P_PRS_SIGNALS register and bit field definitions. " alt="" coords="5005,395,5165,421"/>
<area shape="rect" id="node79" href="$efr32zg1p__dmareq_8h.html" title="EFR32ZG1P_DMAREQ register and bit field definitions. " alt="" coords="5191,395,5332,421"/>
<area shape="rect" id="node81" href="$efr32zg1p__af__ports_8h.html" title="EFR32ZG1P_AF_PORTS register and bit field definitions. " alt="" coords="5356,395,5500,421"/>
<area shape="rect" id="node83" href="$efr32zg1p__af__pins_8h.html" title="EFR32ZG1P_AF_PINS register and bit field definitions. " alt="" coords="5524,395,5663,421"/>
<area shape="rect" id="node94" href="$em__bus_8h.html" title="RAM and peripheral bit&#45;field set and clear API. " alt="" coords="3422,171,3500,197"/>
<area shape="rect" id="node97" href="$em__assert_8h.html" title="Emlib peripheral API &quot;assert&quot; implementation. " alt="" coords="3525,171,3619,197"/>
</map>
