Source Block: hdl/library/axi_ad9361/xilinx/axi_ad9361_lvds_if.v@230:246@HdlStmProcess
    end
  end

  // data hold

  always @(posedge l_clk) begin
    if (rx_valid == 1'd1) begin
      rx_data_1_2d <= rx_data_1_s;
      rx_data_0_2d <= rx_data_0_s;
      rx_data_1_d <= rx_data_1;
    end
  end

  // delineation

  always @(posedge l_clk) begin
    if (rx_valid == 1'b1) begin

Diff Content:
- 236     if (rx_valid == 1'd1) begin
- 237       rx_data_1_2d <= rx_data_1_s;
- 238       rx_data_0_2d <= rx_data_0_s;
- 239       rx_data_1_d <= rx_data_1;
- 240     end
+ 240     rx_error_r1 <= ~((rx_frame_s == 4'b1100) || (rx_frame_s == 4'b0011));
+ 240     rx_error_r2 <= ~((rx_frame_s == 4'b1111) || (rx_frame_s == 4'b1100) ||
+ 240                      (rx_frame_s == 4'b0000) || (rx_frame_s == 4'b0011));

Clone Blocks:
