// Seed: 361300831
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    output logic id_2,
    input logic id_3,
    input id_4,
    input id_5,
    output id_6
    , id_9,
    input logic id_7,
    input logic id_8
);
  assign id_2 = id_7 - id_1;
endmodule
