
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.81000000000000000000;
1.81000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_32_32_20_0";
mvm_32_32_20_0
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_32_32_20_0'.
Information: Building the design 'multipath' instantiated from design 'mvm_32_32_20_0' with
	the parameters "32,32,20,0". (HDL-193)

Inferred memory devices in process
	in routine multipath_k32_p32_b20_g0 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k32_p32_b20_g0' with
	the parameters "5,31". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP31 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k32_p32_b20_g0' with
	the parameters "1,32,20,0|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b20_g0 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b20_g0' with
	the parameters "20,32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b20_g0' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col32_b20_g0' with
	the parameters "20,0". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:27: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:34: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g0 line 29 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE32' with
	the parameters "20,32,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b20_SIZE32_LOGSIZE5/105 |   32   |   20    |      5       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 1503 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g0_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b5_TOP31_0'
  Processing 'memory_b20_SIZE32_LOGSIZE5_0'
  Processing 'seqMemory_b20_SIZE32_0'
  Processing 'singlepath_n_row1_n_col32_b20_g0_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'multipath_k32_p32_b20_g0'
  Processing 'mvm_32_32_20_0'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g0_1_DW01_add_0'
  Processing 'increaser_b5_TOP31_1_DW01_inc_0'
  Processing 'increaser_b5_TOP31_2_DW01_inc_0'
  Processing 'mac_b20_g0_2_DW01_add_0'
  Processing 'increaser_b5_TOP31_3_DW01_inc_0'
  Processing 'increaser_b5_TOP31_4_DW01_inc_0'
  Processing 'mac_b20_g0_3_DW01_add_0'
  Processing 'increaser_b5_TOP31_5_DW01_inc_0'
  Processing 'increaser_b5_TOP31_6_DW01_inc_0'
  Processing 'mac_b20_g0_4_DW01_add_0'
  Processing 'increaser_b5_TOP31_7_DW01_inc_0'
  Processing 'increaser_b5_TOP31_8_DW01_inc_0'
  Processing 'mac_b20_g0_5_DW01_add_0'
  Processing 'increaser_b5_TOP31_9_DW01_inc_0'
  Processing 'increaser_b5_TOP31_10_DW01_inc_0'
  Processing 'mac_b20_g0_6_DW01_add_0'
  Processing 'increaser_b5_TOP31_11_DW01_inc_0'
  Processing 'increaser_b5_TOP31_12_DW01_inc_0'
  Processing 'mac_b20_g0_7_DW01_add_0'
  Processing 'increaser_b5_TOP31_13_DW01_inc_0'
  Processing 'increaser_b5_TOP31_14_DW01_inc_0'
  Processing 'mac_b20_g0_8_DW01_add_0'
  Processing 'increaser_b5_TOP31_15_DW01_inc_0'
  Processing 'increaser_b5_TOP31_16_DW01_inc_0'
  Processing 'mac_b20_g0_9_DW01_add_0'
  Processing 'increaser_b5_TOP31_17_DW01_inc_0'
  Processing 'increaser_b5_TOP31_18_DW01_inc_0'
  Processing 'mac_b20_g0_10_DW01_add_0'
  Processing 'increaser_b5_TOP31_19_DW01_inc_0'
  Processing 'increaser_b5_TOP31_20_DW01_inc_0'
  Processing 'mac_b20_g0_11_DW01_add_0'
  Processing 'increaser_b5_TOP31_21_DW01_inc_0'
  Processing 'increaser_b5_TOP31_22_DW01_inc_0'
  Processing 'mac_b20_g0_12_DW01_add_0'
  Processing 'increaser_b5_TOP31_23_DW01_inc_0'
  Processing 'increaser_b5_TOP31_24_DW01_inc_0'
  Processing 'mac_b20_g0_13_DW01_add_0'
  Processing 'increaser_b5_TOP31_25_DW01_inc_0'
  Processing 'increaser_b5_TOP31_26_DW01_inc_0'
  Processing 'mac_b20_g0_14_DW01_add_0'
  Processing 'increaser_b5_TOP31_27_DW01_inc_0'
  Processing 'increaser_b5_TOP31_28_DW01_inc_0'
  Processing 'mac_b20_g0_15_DW01_add_0'
  Processing 'increaser_b5_TOP31_29_DW01_inc_0'
  Processing 'increaser_b5_TOP31_30_DW01_inc_0'
  Processing 'mac_b20_g0_16_DW01_add_0'
  Processing 'increaser_b5_TOP31_31_DW01_inc_0'
  Processing 'increaser_b5_TOP31_32_DW01_inc_0'
  Processing 'mac_b20_g0_17_DW01_add_0'
  Processing 'increaser_b5_TOP31_33_DW01_inc_0'
  Processing 'increaser_b5_TOP31_34_DW01_inc_0'
  Processing 'mac_b20_g0_18_DW01_add_0'
  Processing 'increaser_b5_TOP31_35_DW01_inc_0'
  Processing 'increaser_b5_TOP31_36_DW01_inc_0'
  Processing 'mac_b20_g0_19_DW01_add_0'
  Processing 'increaser_b5_TOP31_37_DW01_inc_0'
  Processing 'increaser_b5_TOP31_38_DW01_inc_0'
  Processing 'mac_b20_g0_20_DW01_add_0'
  Processing 'increaser_b5_TOP31_39_DW01_inc_0'
  Processing 'increaser_b5_TOP31_40_DW01_inc_0'
  Processing 'mac_b20_g0_21_DW01_add_0'
  Processing 'increaser_b5_TOP31_41_DW01_inc_0'
  Processing 'increaser_b5_TOP31_42_DW01_inc_0'
  Processing 'mac_b20_g0_22_DW01_add_0'
  Processing 'increaser_b5_TOP31_43_DW01_inc_0'
  Processing 'increaser_b5_TOP31_44_DW01_inc_0'
  Processing 'mac_b20_g0_23_DW01_add_0'
  Processing 'increaser_b5_TOP31_45_DW01_inc_0'
  Processing 'increaser_b5_TOP31_46_DW01_inc_0'
  Processing 'mac_b20_g0_24_DW01_add_0'
  Processing 'increaser_b5_TOP31_47_DW01_inc_0'
  Processing 'increaser_b5_TOP31_48_DW01_inc_0'
  Processing 'mac_b20_g0_25_DW01_add_0'
  Processing 'increaser_b5_TOP31_49_DW01_inc_0'
  Processing 'increaser_b5_TOP31_50_DW01_inc_0'
  Processing 'mac_b20_g0_26_DW01_add_0'
  Processing 'increaser_b5_TOP31_51_DW01_inc_0'
  Processing 'increaser_b5_TOP31_52_DW01_inc_0'
  Processing 'mac_b20_g0_27_DW01_add_0'
  Processing 'increaser_b5_TOP31_53_DW01_inc_0'
  Processing 'increaser_b5_TOP31_54_DW01_inc_0'
  Processing 'mac_b20_g0_28_DW01_add_0'
  Processing 'increaser_b5_TOP31_55_DW01_inc_0'
  Processing 'increaser_b5_TOP31_56_DW01_inc_0'
  Processing 'mac_b20_g0_29_DW01_add_0'
  Processing 'increaser_b5_TOP31_57_DW01_inc_0'
  Processing 'increaser_b5_TOP31_58_DW01_inc_0'
  Processing 'mac_b20_g0_30_DW01_add_0'
  Processing 'increaser_b5_TOP31_59_DW01_inc_0'
  Processing 'increaser_b5_TOP31_60_DW01_inc_0'
  Processing 'mac_b20_g0_31_DW01_add_0'
  Processing 'increaser_b5_TOP31_61_DW01_inc_0'
  Processing 'increaser_b5_TOP31_62_DW01_inc_0'
  Processing 'mac_b20_g0_0_DW01_add_0'
  Processing 'increaser_b5_TOP31_63_DW01_inc_0'
  Processing 'increaser_b5_TOP31_64_DW01_inc_0'
  Processing 'increaser_b5_TOP31_0_DW01_inc_0'
  Mapping 'mac_b20_g0_1_DW_mult_tc_0'
  Mapping 'mac_b20_g0_2_DW_mult_tc_0'
  Mapping 'mac_b20_g0_3_DW_mult_tc_0'
  Mapping 'mac_b20_g0_4_DW_mult_tc_0'
  Mapping 'mac_b20_g0_5_DW_mult_tc_0'
  Mapping 'mac_b20_g0_6_DW_mult_tc_0'
  Mapping 'mac_b20_g0_7_DW_mult_tc_0'
  Mapping 'mac_b20_g0_8_DW_mult_tc_0'
  Mapping 'mac_b20_g0_9_DW_mult_tc_0'
  Mapping 'mac_b20_g0_10_DW_mult_tc_0'
  Mapping 'mac_b20_g0_11_DW_mult_tc_0'
  Mapping 'mac_b20_g0_12_DW_mult_tc_0'
  Mapping 'mac_b20_g0_13_DW_mult_tc_0'
  Mapping 'mac_b20_g0_14_DW_mult_tc_0'
  Mapping 'mac_b20_g0_15_DW_mult_tc_0'
  Mapping 'mac_b20_g0_16_DW_mult_tc_0'
  Mapping 'mac_b20_g0_17_DW_mult_tc_0'
  Mapping 'mac_b20_g0_18_DW_mult_tc_0'
  Mapping 'mac_b20_g0_19_DW_mult_tc_0'
  Mapping 'mac_b20_g0_20_DW_mult_tc_0'
  Mapping 'mac_b20_g0_21_DW_mult_tc_0'
  Mapping 'mac_b20_g0_22_DW_mult_tc_0'
  Mapping 'mac_b20_g0_23_DW_mult_tc_0'
  Mapping 'mac_b20_g0_24_DW_mult_tc_0'
  Mapping 'mac_b20_g0_25_DW_mult_tc_0'
  Mapping 'mac_b20_g0_26_DW_mult_tc_0'
  Mapping 'mac_b20_g0_27_DW_mult_tc_0'
  Mapping 'mac_b20_g0_28_DW_mult_tc_0'
  Mapping 'mac_b20_g0_29_DW_mult_tc_0'
  Mapping 'mac_b20_g0_30_DW_mult_tc_0'
  Mapping 'mac_b20_g0_31_DW_mult_tc_0'
  Mapping 'mac_b20_g0_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:42  578041.9      1.59   51983.0  110244.2                          
    0:01:42  578041.9      1.59   51983.0  110244.2                          
    0:01:42  578643.6      1.59   51983.0  109824.7                          
    0:01:42  579237.3      1.59   51983.0  109405.2                          
    0:01:43  579831.1      1.59   51983.0  108985.7                          
    0:01:43  580424.8      1.59   51983.0  108566.2                          
    0:01:43  581018.5      1.59   51983.0  108146.7                          
    0:01:44  581612.2      1.59   51982.9  107727.2                          
    0:01:44  582205.9      1.59   51982.9  107307.7                          
    0:01:44  582799.6      1.59   51982.9  106888.2                          
    0:01:45  583393.3      1.59   51982.9  106468.7                          
    0:01:45  583987.0      1.59   51982.9  106049.2                          
    0:01:46  584791.7      1.59   42692.4   87414.1                          
    0:01:47  585617.4      1.59   32612.9   67539.5                          
    0:01:48  586406.6      1.59   23311.2   48877.3                          
    0:01:49  587230.1      1.59   13237.4   29195.0                          
    0:01:50  588031.8      1.59    3934.1   10125.9                          
    0:02:57  558390.7      0.50     837.3      12.6                          
    0:02:59  558350.0      0.50     837.3      12.6                          
    0:02:59  558350.0      0.50     837.3      12.6                          
    0:03:00  558348.4      0.50     837.3      12.6                          
    0:03:02  558348.4      0.50     837.3      12.6                          
    0:03:45  452308.5      0.24     167.7       0.0                          
    0:03:53  451601.5      0.24     187.5       0.0                          
    0:03:59  451823.6      0.23     166.5       0.0                          
    0:04:12  451825.7      0.23     166.1       0.0                          
    0:04:15  451828.1      0.23     165.7       0.0                          
    0:04:17  451830.3      0.23     165.3       0.0                          
    0:04:19  451832.6      0.23     164.5       0.0                          
    0:04:22  451834.8      0.23     164.1       0.0                          
    0:04:24  451837.2      0.23     163.3       0.0                          
    0:04:26  451839.3      0.23     162.8       0.0                          
    0:04:27  451842.0      0.23     162.4       0.0                          
    0:04:29  451844.4      0.23     161.4       0.0                          
    0:04:30  451847.8      0.23     160.1       0.0                          
    0:04:31  451851.5      0.23     159.7       0.0                          
    0:04:32  451855.0      0.23     158.7       0.0                          
    0:04:33  451858.2      0.23     158.2       0.0                          
    0:04:34  451862.2      0.22     156.8       0.0                          
    0:04:35  451863.2      0.22     156.2       0.0                          
    0:04:37  451866.7      0.22     154.9       0.0                          
    0:04:38  451866.4      0.22     154.9       0.0                          
    0:04:38  451866.4      0.22     154.9       0.0                          
    0:04:39  451866.4      0.22     154.9       0.0                          
    0:04:39  451866.4      0.22     154.9       0.0                          
    0:04:39  451866.4      0.22     154.9       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:39  451866.4      0.22     154.9       0.0                          
    0:04:40  451898.1      0.18     135.1       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:40  451909.8      0.17     132.4       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:40  451923.9      0.17     129.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:40  451947.3      0.17     125.3       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:41  451962.5      0.16     123.5       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:41  451975.8      0.16     122.3       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:41  451985.3      0.16     120.9       0.0 path/genblk1[15].path/path/add_out_reg[39]/D
    0:04:41  451990.4      0.16     119.5       0.0 path/genblk1[25].path/path/add_out_reg[38]/D
    0:04:41  451995.2      0.16     117.8       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:41  452011.7      0.15     116.6      13.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:41  452028.4      0.15     116.0      13.1 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:42  452025.0      0.15     115.2       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:42  452028.2      0.15     114.4       0.0 path/genblk1[15].path/path/add_out_reg[39]/D
    0:04:42  452038.5      0.15     113.6       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:42  452039.9      0.15     113.0       0.0 path/genblk1[17].path/path/add_out_reg[38]/D
    0:04:42  452042.0      0.15     112.8       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:42  452047.3      0.15     112.0       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:42  452059.3      0.15     111.5       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:42  452071.2      0.15     109.6       0.0 path/genblk1[2].path/path/add_out_reg[38]/D
    0:04:42  452084.0      0.15     108.8       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:43  452089.9      0.14     108.0       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:43  452100.8      0.14     106.7       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:43  452116.2      0.14     105.5       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:43  452122.1      0.14     104.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:43  452128.4      0.14     104.3       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:43  452135.4      0.14     103.4       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:43  452139.9      0.14     102.8       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:44  452145.2      0.14     102.6       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:44  452148.9      0.14     101.7       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:44  452152.1      0.14     101.4       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:44  452158.5      0.14     100.7       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:44  452163.6      0.14     100.0       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:44  452175.0      0.14      99.5       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:44  452183.8      0.14      99.0       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:44  452184.3      0.13      98.7       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:44  452184.6      0.13      98.3       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:44  452188.6      0.13      98.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:45  452195.2      0.13      97.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:45  452197.6      0.13      96.9       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:45  452206.6      0.13      96.7       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:45  452209.8      0.13      96.5       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:45  452218.6      0.13      96.2       0.0 path/genblk1[19].path/path/add_out_reg[33]/D
    0:04:45  452223.7      0.13      95.9       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:45  452229.8      0.13      95.4       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:45  452235.9      0.13      95.2       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:45  452239.4      0.13      95.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:45  452241.5      0.13      94.9       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:45  452248.9      0.13      94.3       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:46  452250.0      0.13      94.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:46  452253.7      0.13      93.9       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:46  452258.2      0.13      93.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:46  452261.4      0.13      93.7       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:46  452266.8      0.13      93.6       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:46  452270.7      0.13      93.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:46  452275.3      0.13      93.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:46  452280.1      0.13      93.0       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:46  452282.7      0.13      92.7       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:46  452289.1      0.13      92.1       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:46  452293.1      0.13      92.0       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:46  452299.5      0.13      91.8       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:47  452310.4      0.13      91.3       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:47  452311.7      0.13      91.2       0.0 path/genblk1[2].path/path/add_out_reg[35]/D
    0:04:47  452316.2      0.12      90.8       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:47  452324.7      0.12      90.7      13.1 path/genblk1[17].path/path/add_out_reg[37]/D
    0:04:47  452326.3      0.12      90.8      13.1 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:47  452329.0      0.12      90.7      13.1 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:47  452333.3      0.12      90.1      13.1 path/genblk1[26].path/path/add_out_reg[37]/D
    0:04:47  452341.8      0.12      89.9      13.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:47  452349.0      0.12      90.0      13.1 path/genblk1[25].path/path/add_out_reg[38]/D
    0:04:47  452349.2      0.12      89.8      13.1 path/genblk1[8].path/path/add_out_reg[34]/D
    0:04:47  452349.8      0.12      89.5      13.1 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:47  452353.2      0.12      89.5      13.1 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:48  452354.8      0.12      89.3      13.1 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:48  452358.3      0.12      89.0      13.1 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:48  452366.0      0.12      88.7      13.1 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:48  452369.4      0.12      88.4      13.1 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:48  452373.7      0.12      88.2      13.1 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:48  452380.9      0.12      88.0      13.1 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:48  452387.8      0.12      87.9      13.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:48  452388.3      0.12      87.7      13.1 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:48  452402.7      0.12      87.5      13.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:48  452404.8      0.12      87.4      13.1 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:48  452406.9      0.12      87.0      13.1 path/genblk1[30].path/path/add_out_reg[38]/D
    0:04:49  452414.1      0.12      86.9      13.1 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:49  452417.0      0.12      86.8      13.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:49  452422.9      0.12      86.9      13.1 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:49  452428.2      0.12      86.9      13.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:49  452439.9      0.12      86.6      13.1 path/genblk1[19].path/path/add_out_reg[38]/D
    0:04:49  452445.0      0.12      86.3      13.1 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:49  452449.2      0.12      86.2      13.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:49  452458.8      0.12      85.8      13.1 path/genblk1[4].path/path/add_out_reg[39]/D
    0:04:49  452460.4      0.12      85.7      13.1 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:49  452472.4      0.12      85.3      13.1 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:49  452475.8      0.12      85.2      13.1 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:49  452484.1      0.12      85.1      13.1 path/genblk1[31].path/path/add_out_reg[34]/D
    0:04:49  452488.1      0.12      85.0      13.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:50  452493.4      0.12      84.5      13.1 path/path/path/add_out_reg[39]/D
    0:04:50  452498.7      0.12      84.4      13.1 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:50  452502.7      0.12      84.4      13.1 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:50  452504.0      0.12      84.3      13.1 path/genblk1[7].path/path/add_out_reg[39]/D
    0:04:50  452508.6      0.12      84.2      13.1 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:50  452511.5      0.12      84.1      13.1 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:50  452519.7      0.12      83.9      13.1 path/path/path/add_out_reg[39]/D
    0:04:50  452524.8      0.12      83.9      13.1 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:50  452533.3      0.12      83.8      13.1 path/path/path/add_out_reg[39]/D
    0:04:50  452538.3      0.12      83.7      13.1 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:50  452543.1      0.12      83.6      13.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:50  452547.1      0.11      83.4      13.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:50  452551.4      0.11      83.2      13.1 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:51  452558.6      0.11      83.0      13.1 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:51  452562.3      0.11      82.8      13.1 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:51  452567.6      0.11      82.5      13.1 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:51  452570.5      0.11      82.4      13.1 path/genblk1[4].path/path/add_out_reg[39]/D
    0:04:51  452574.0      0.11      82.1      13.1 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:51  452578.2      0.11      82.0      13.1 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:51  452583.0      0.11      81.7      13.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:51  452585.4      0.11      81.6      13.1 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:51  452588.9      0.11      81.4      13.1 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:51  452591.8      0.11      81.4      13.1 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:51  452597.9      0.11      81.2      13.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:51  452600.3      0.11      80.9      13.1 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:51  452600.6      0.11      80.8      13.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:52  452604.6      0.11      80.7      13.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:52  452609.4      0.11      80.6      13.1 path/genblk1[7].path/path/add_out_reg[39]/D
    0:04:52  452613.1      0.11      80.5      13.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:52  452614.4      0.11      80.5      13.1 path/genblk1[13].path/path/add_out_reg[36]/D
    0:04:52  452619.5      0.11      80.3      13.1 path/genblk1[7].path/path/add_out_reg[39]/D
    0:04:52  452623.2      0.11      80.3      13.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:52  452631.2      0.11      80.1      13.1 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:52  452632.2      0.11      80.1      13.1 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:52  452641.0      0.11      79.8      13.1 path/genblk1[15].path/path/add_out_reg[39]/D
    0:04:52  452642.4      0.11      79.6      13.1 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:52  452645.3      0.11      79.5      13.1 path/genblk1[29].path/path/add_out_reg[35]/D
    0:04:52  452647.4      0.11      79.3      13.1 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:53  452650.1      0.11      79.3      13.1 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:53  452654.9      0.11      79.2      13.1 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:53  452659.9      0.11      79.0      13.1 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:53  452667.6      0.11      78.9      13.1 path/genblk1[30].path/path/add_out_reg[38]/D
    0:04:53  452667.4      0.11      78.8      13.1 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:53  452672.9      0.11      78.7      13.1 path/genblk1[15].path/path/add_out_reg[39]/D
    0:04:53  452675.3      0.11      78.6      13.1 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:53  452686.2      0.11      78.5      13.1 path/path/path/add_out_reg[39]/D
    0:04:53  452692.6      0.11      78.3      13.1 path/genblk1[1].path/path/add_out_reg[35]/D
    0:04:53  452703.8      0.11      78.2      26.2 path/genblk1[13].path/path/add_out_reg[36]/D
    0:04:53  452705.4      0.11      78.1      26.2 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:53  452704.9      0.11      78.0      26.2 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:53  452705.1      0.11      77.9      26.2 path/path/path/add_out_reg[34]/D
    0:04:54  452705.1      0.11      77.9      26.2 path/path/path/add_out_reg[39]/D
    0:04:54  452708.6      0.11      77.7      26.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:54  452712.3      0.11      77.5      26.2 path/genblk1[7].path/path/add_out_reg[39]/D
    0:04:54  452717.4      0.11      77.3      26.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:54  452718.4      0.11      77.2      26.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:54  452721.4      0.11      77.2      26.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:54  452724.0      0.11      77.0      26.2 path/genblk1[1].path/path/add_out_reg[34]/D
    0:04:54  452730.9      0.11      76.7      26.2 path/path/path/add_out_reg[33]/D
    0:04:54  452736.2      0.11      76.6      26.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:54  452749.3      0.11      76.1      26.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:54  452752.7      0.11      76.1      26.2 path/genblk1[8].path/path/add_out_reg[34]/D
    0:04:54  452755.9      0.11      75.9      26.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:55  452765.8      0.10      75.8      26.2 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:55  452772.4      0.10      75.6      26.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:55  452773.5      0.10      75.5      26.2 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:55  452778.5      0.10      75.1      26.2 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:55  452784.9      0.10      74.8      26.2 path/genblk1[20].path/path/add_out_reg[35]/D
    0:04:55  452785.2      0.10      74.7      26.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:55  452791.3      0.10      74.5      26.2 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:55  452798.2      0.10      74.3      26.2 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:55  452805.4      0.10      74.1      26.2 path/genblk1[3].path/path/add_out_reg[36]/D
    0:04:55  452811.8      0.10      73.6      26.2 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:55  452817.1      0.10      73.5      26.2 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:55  452817.1      0.10      73.4      26.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:56  452821.6      0.10      73.3      26.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:56  452829.3      0.10      73.2      26.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:56  452838.9      0.10      73.1      26.2 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:56  452842.4      0.10      73.0      26.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:56  452844.2      0.10      72.8      26.2 path/genblk1[18].path/path/add_out_reg[33]/D
    0:04:56  452846.6      0.10      72.7      26.2 path/genblk1[7].path/path/add_out_reg[39]/D
    0:04:56  452849.6      0.10      72.7      26.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:56  452850.9      0.10      72.1      26.2 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:56  452861.8      0.10      72.0      39.2 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:56  452863.1      0.10      71.9      39.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:56  452869.8      0.10      71.6      39.2 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:56  452870.8      0.10      71.4      39.2 path/genblk1[16].path/path/add_out_reg[33]/D
    0:04:56  452874.0      0.10      71.3      39.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:57  452877.8      0.10      71.2      39.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:57  452884.9      0.10      71.1      39.2 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:57  452885.7      0.10      70.8      39.2 path/genblk1[20].path/path/add_out_reg[35]/D
    0:04:57  452892.9      0.10      70.7      39.2 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:57  452895.6      0.10      70.5      39.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:57  452904.6      0.10      70.4      86.8 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:57  452905.4      0.10      70.4      86.8 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:57  452907.8      0.10      70.2      86.8 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:57  452911.3      0.10      70.0      86.8 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:57  452914.7      0.10      69.9      86.8 path/genblk1[7].path/path/add_out_reg[35]/D
    0:04:57  452920.9      0.10      69.7      86.8 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:58  452923.8      0.10      69.6      86.8 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:58  452925.9      0.10      69.5      86.8 path/genblk1[15].path/path/add_out_reg[39]/D
    0:04:58  452931.2      0.10      69.2      86.8 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:58  452934.2      0.10      68.9      86.8 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:58  452936.3      0.10      68.8      86.8 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:58  452937.6      0.10      68.6      86.8 path/genblk1[2].path/path/add_out_reg[39]/D
    0:04:58  452938.7      0.10      68.6      86.8 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:58  452945.3      0.10      68.4      86.8 path/genblk1[28].path/path/add_out_reg[34]/D
    0:04:58  452949.8      0.10      68.3      86.8 path/genblk1[15].path/path/add_out_reg[39]/D
    0:04:58  452961.3      0.10      68.2      99.9 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:58  452965.0      0.10      67.9      99.9 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:58  452970.6      0.10      67.7      99.9 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:58  452977.0      0.09      67.7      99.9 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:59  452980.2      0.09      67.5      99.9 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:59  452980.7      0.09      67.3      99.9 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:59  452982.6      0.09      67.1      99.9 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:59  452983.1      0.09      66.9      99.9 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:59  452988.9      0.09      66.8      99.9 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:59  452994.5      0.09      66.7      99.9 path/genblk1[4].path/path/add_out_reg[39]/D
    0:04:59  453005.4      0.09      66.6     147.4 path/genblk1[8].path/path/add_out_reg[38]/D
    0:04:59  453010.2      0.09      66.4     147.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:59  453012.9      0.09      66.3     147.4 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:59  453019.0      0.09      66.1     147.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:59  453020.3      0.09      66.0     147.4 path/genblk1[17].path/path/add_out_reg[33]/D
    0:04:59  453024.1      0.09      66.0     147.4 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:00  453028.1      0.09      65.8     147.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:00  453040.8      0.09      65.7     147.4 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:00  453042.4      0.09      65.6     147.4 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:00  453044.8      0.09      65.4     147.4 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:00  453047.7      0.09      65.4     147.4 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:00  453050.1      0.09      65.2     147.4 path/genblk1[29].path/path/add_out_reg[38]/D
    0:05:00  453060.5      0.09      65.1     147.4 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:00  453068.2      0.09      64.9     147.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:00  453069.5      0.09      64.9     147.4 path/genblk1[7].path/path/add_out_reg[35]/D
    0:05:00  453073.3      0.09      64.6     147.4 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:00  453086.0      0.09      64.5     147.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:00  453091.4      0.09      64.4     147.4 path/genblk1[4].path/path/add_out_reg[39]/D
    0:05:01  453096.7      0.09      64.3     147.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:01  453096.1      0.09      64.2     147.4 path/genblk1[28].path/path/add_out_reg[34]/D
    0:05:01  453097.2      0.09      64.1     147.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:01  453102.5      0.09      64.0     147.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:01  453104.9      0.09      64.0     147.4 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:01  453108.1      0.09      63.9     147.4 path/path/path/add_out_reg[33]/D
    0:05:01  453116.9      0.09      63.8     147.4 path/genblk1[12].path/path/add_out_reg[39]/D
    0:05:01  453121.9      0.09      63.5     147.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:01  453131.3      0.09      63.4     194.9 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:01  453135.8      0.09      63.3     194.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:01  453149.1      0.09      63.1     242.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:01  453152.0      0.09      63.0     242.5 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:01  453154.4      0.09      62.8     242.5 path/genblk1[12].path/path/add_out_reg[39]/D
    0:05:02  453155.7      0.09      62.8     242.5 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:02  453158.9      0.09      62.5     242.5 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:02  453162.1      0.09      62.4     242.5 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:02  453165.8      0.09      62.2     242.5 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:02  453170.6      0.09      62.1     242.5 path/genblk1[12].path/path/add_out_reg[39]/D
    0:05:02  453171.4      0.09      62.0     242.5 path/genblk1[13].path/path/add_out_reg[38]/D
    0:05:02  453180.7      0.09      61.8     255.6 path/genblk1[9].path/path/add_out_reg[36]/D
    0:05:02  453185.0      0.09      61.7     255.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:02  453187.9      0.09      61.5     255.6 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:02  453191.6      0.09      61.4     255.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:02  453194.0      0.09      61.2     255.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:02  453201.2      0.09      61.0     255.6 path/genblk1[12].path/path/add_out_reg[39]/D
    0:05:03  453212.1      0.09      60.8     255.6 path/genblk1[2].path/path/add_out_reg[39]/D
    0:05:03  453214.5      0.08      60.7     255.6 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:03  453217.7      0.08      60.6     255.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:03  453229.7      0.08      60.3     255.6 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:03  453229.7      0.08      60.3     255.6 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:03  453231.0      0.08      60.1     255.6 path/genblk1[8].path/path/add_out_reg[29]/D
    0:05:03  453233.1      0.08      60.0     255.6 path/genblk1[15].path/path/add_out_reg[34]/D
    0:05:03  453233.7      0.08      60.1     255.6 path/genblk1[18].path/path/add_out_reg[33]/D
    0:05:03  453235.3      0.08      60.0     255.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:03  453241.4      0.08      59.8     255.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:03  453246.4      0.08      59.7     255.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:03  453250.4      0.08      59.6     255.6 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:03  453252.6      0.08      59.5     255.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:03  453257.9      0.08      59.4     255.6 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:04  453265.9      0.08      59.2     255.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:04  453265.9      0.08      58.8     255.6 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:04  453268.5      0.08      58.6     255.6 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:04  453277.3      0.08      58.4     255.6 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:04  453283.1      0.08      58.3     255.6 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:04  453286.9      0.08      58.2     255.6 path/genblk1[18].path/path/add_out_reg[33]/D
    0:05:04  453295.1      0.08      58.0     255.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:04  453301.8      0.08      57.8     255.6 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:04  453303.6      0.08      57.7     255.6 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:04  453308.7      0.08      57.6     255.6 path/genblk1[22].path/path/add_out_reg[35]/D
    0:05:04  453308.9      0.08      57.5     255.6 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:05  453314.8      0.08      57.3     255.6 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:05  453320.7      0.08      57.1     255.6 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:05  453325.4      0.08      57.1     255.6 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:05  453334.2      0.08      57.0     255.6 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:05  453340.1      0.08      56.8     255.6 path/genblk1[7].path/path/add_out_reg[39]/D
    0:05:05  453353.9      0.08      56.5     255.6 path/genblk1[1].path/path/add_out_reg[37]/D
    0:05:05  453364.0      0.08      56.3     255.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:05  453366.7      0.08      56.2     255.6 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:05  453372.0      0.08      55.9     255.6 path/genblk1[5].path/path/add_out_reg[39]/D
    0:05:05  453376.2      0.08      55.7     255.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:05  453381.3      0.08      55.7     255.6 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:06  453388.5      0.08      55.6     255.6 path/genblk1[11].path/path/add_out_reg[38]/D
    0:05:06  453391.1      0.08      55.6     255.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:06  453398.6      0.08      55.4     255.6 path/genblk1[29].path/path/add_out_reg[39]/D
    0:05:06  453399.4      0.08      55.2     255.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:06  453404.2      0.08      54.9     255.6 path/genblk1[23].path/path/add_out_reg[33]/D
    0:05:06  453407.4      0.08      54.9     255.6 path/path/path/add_out_reg[33]/D
    0:05:06  453408.7      0.08      54.7     255.6 path/genblk1[7].path/path/add_out_reg[39]/D
    0:05:06  453414.3      0.08      54.6     255.6 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:06  453427.8      0.08      54.3     255.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:06  453436.1      0.08      54.2     255.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:06  453442.7      0.07      54.0     255.6 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:06  453447.3      0.07      54.0     255.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:06  453448.1      0.07      53.9     255.6 path/genblk1[21].path/path/add_out_reg[39]/D
    0:05:07  453454.2      0.07      54.0     255.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:07  453462.7      0.07      53.9     255.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:07  453466.2      0.07      53.8     255.6 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:07  453467.7      0.07      53.7     255.6 path/genblk1[3].path/path/add_out_reg[37]/D
    0:05:07  453470.9      0.07      53.6     255.6 path/genblk1[15].path/path/add_out_reg[34]/D
    0:05:07  453476.3      0.07      53.6     255.6 path/genblk1[4].path/path/add_out_reg[39]/D
    0:05:07  453479.5      0.07      53.5     255.6 path/genblk1[27].path/path/add_out_reg[38]/D
    0:05:07  453485.0      0.07      53.4     255.6 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:07  453488.5      0.07      53.4     255.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:07  453489.6      0.07      53.3     255.6 path/genblk1[23].path/path/add_out_reg[33]/D
    0:05:07  453493.3      0.07      53.1     255.6 path/genblk1[13].path/path/add_out_reg[38]/D
    0:05:07  453495.9      0.07      53.1     255.6 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:07  453501.3      0.07      53.0     255.6 path/genblk1[4].path/path/add_out_reg[39]/D
    0:05:08  453505.0      0.07      53.0     255.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:08  453512.2      0.07      52.7     255.6 path/genblk1[1].path/path/add_out_reg[34]/D
    0:05:08  453515.6      0.07      52.6     255.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:08  453518.0      0.07      52.6     255.6 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:08  453522.8      0.07      52.4     255.6 path/genblk1[17].path/path/add_out_reg[38]/D
    0:05:08  453526.0      0.07      52.3     255.6 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:08  453530.5      0.07      52.3     255.6 path/genblk1[28].path/path/add_out_reg[35]/D
    0:05:08  453539.3      0.07      52.1     255.6 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:08  453541.2      0.07      52.1     255.6 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:08  453546.2      0.07      51.9     255.6 path/path/path/add_out_reg[33]/D
    0:05:08  453552.3      0.07      51.7     255.6 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:08  453552.9      0.07      51.5     255.6 path/genblk1[9].path/path/add_out_reg[38]/D
    0:05:08  453557.1      0.07      51.4     255.6 path/genblk1[20].path/path/add_out_reg[31]/D
    0:05:09  453561.6      0.07      51.3     255.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:09  453572.6      0.07      51.2     268.6 path/genblk1[25].path/path/add_out_reg[39]/D
    0:05:09  453574.1      0.07      51.1     268.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:09  453574.4      0.07      51.0     268.6 path/genblk1[6].path/path/add_out_reg[37]/D
    0:05:09  453578.9      0.07      50.9     268.6 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:09  453593.0      0.07      50.8     268.6 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:09  453597.0      0.07      50.6     268.6 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:09  453602.1      0.07      50.4     268.6 path/genblk1[6].path/path/add_out_reg[35]/D
    0:05:09  453602.9      0.07      50.3     268.6 path/path/path/add_out_reg[33]/D
    0:05:09  453609.5      0.07      50.2     268.6 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:09  453614.3      0.07      50.1     268.6 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:09  453625.8      0.07      50.1     281.7 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:10  453628.9      0.07      50.0     281.7 path/genblk1[28].path/path/add_out_reg[35]/D
    0:05:10  453632.4      0.07      49.9     281.7 path/genblk1[14].path/path/add_out_reg[33]/D
    0:05:10  453634.5      0.07      49.6     281.7 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:10  453634.5      0.07      49.5     281.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:10  453635.3      0.07      49.5     281.7 path/genblk1[6].path/path/add_out_reg[35]/D
    0:05:10  453638.3      0.07      49.4     281.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:10  453641.4      0.07      49.3     281.7 path/genblk1[14].path/path/add_out_reg[33]/D
    0:05:10  453647.8      0.07      49.3     281.7 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:10  453653.4      0.07      49.3     281.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:10  453657.9      0.07      49.2     281.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:10  453661.9      0.07      49.1     281.7 path/genblk1[18].path/path/add_out_reg[33]/D
    0:05:10  453665.1      0.07      48.8     281.7 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:10  453670.7      0.07      48.8     281.7 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:11  453675.2      0.07      48.7     281.7 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:11  453679.2      0.07      48.6     281.7 path/genblk1[8].path/path/add_out_reg[36]/D
    0:05:11  453682.7      0.07      48.5     281.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:11  453686.1      0.07      48.4     281.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:11  453692.5      0.07      48.3     281.7 path/genblk1[18].path/path/add_out_reg[39]/D
    0:05:11  453694.6      0.07      48.2     281.7 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:11  453697.6      0.07      48.1     281.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:11  453698.6      0.07      48.0     281.7 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:11  453703.4      0.07      47.9     281.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:11  453707.1      0.07      47.8     281.7 path/genblk1[27].path/path/add_out_reg[35]/D
    0:05:11  453709.8      0.07      47.7     281.7 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:11  453724.2      0.07      47.5     294.7 path/genblk1[21].path/path/add_out_reg[37]/D
    0:05:12  453730.0      0.07      47.5     294.7 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:12  453730.0      0.07      47.5     294.7 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:12  453731.1      0.07      47.4     294.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:12  453737.5      0.07      47.3     294.7 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:12  453741.7      0.07      47.2     294.7 path/genblk1[31].path/path/add_out_reg[39]/D
    0:05:12  453745.7      0.07      47.1     294.7 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:12  453748.4      0.07      47.0     294.7 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:12  453753.7      0.07      46.8     294.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:12  453757.4      0.07      46.8     294.7 path/genblk1[13].path/path/add_out_reg[38]/D
    0:05:12  453760.1      0.07      46.9     294.7 path/genblk1[19].path/path/add_out_reg[35]/D
    0:05:12  453760.9      0.07      46.8     294.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:12  453768.6      0.07      46.8     294.7 path/genblk1[17].path/path/add_out_reg[38]/D
    0:05:12  453770.2      0.06      46.7     294.7 path/genblk1[2].path/path/add_out_reg[35]/D
    0:05:13  453778.2      0.06      46.5     294.7 path/genblk1[23].path/path/add_out_reg[33]/D
    0:05:13  453781.4      0.06      46.5     294.7 path/genblk1[3].path/path/add_out_reg[37]/D
    0:05:13  453790.9      0.06      46.4     294.7 path/genblk1[30].path/path/add_out_reg[32]/D
    0:05:13  453795.7      0.06      46.3     294.7 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:13  453800.5      0.06      46.1     294.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:13  453819.9      0.06      46.0     307.8 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:13  453823.7      0.06      45.9     307.8 path/genblk1[23].path/path/add_out_reg[33]/D
    0:05:13  453823.4      0.06      45.8     307.8 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:13  453824.5      0.06      45.8     307.8 path/genblk1[11].path/path/add_out_reg[36]/D
    0:05:13  453827.1      0.06      45.7     307.8 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:13  453830.3      0.06      45.4     307.8 path/genblk1[29].path/path/add_out_reg[37]/D
    0:05:14  453835.9      0.06      45.2     307.8 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:14  453837.0      0.06      45.3     307.8 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:14  453838.6      0.06      45.3     307.8 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:14  453849.5      0.06      45.3     307.8 path/genblk1[10].path/path/add_out_reg[38]/D
    0:05:14  453854.2      0.06      45.3     307.8 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:14  453873.4      0.06      45.2     307.8 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:14  453876.3      0.06      45.1     307.8 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:14  453879.3      0.06      44.9     307.8 path/genblk1[11].path/path/add_out_reg[36]/D
    0:05:14  453883.8      0.06      44.8     307.8 path/genblk1[28].path/path/add_out_reg[35]/D
    0:05:14  453889.4      0.06      44.7     307.8 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:14  453895.2      0.06      44.6     307.8 path/genblk1[11].path/path/add_out_reg[36]/D
    0:05:14  453896.5      0.06      44.6     307.8 path/genblk1[20].path/path/add_out_reg[31]/D
    0:05:15  453903.7      0.06      44.5     307.8 path/genblk1[14].path/path/add_out_reg[33]/D
    0:05:15  453905.3      0.06      44.5     307.8 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:15  453910.6      0.06      44.3     307.8 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:15  453912.5      0.06      44.2     307.8 path/genblk1[22].path/path/add_out_reg[35]/D
    0:05:15  453916.0      0.06      44.1     307.8 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:15  453918.1      0.06      43.8     307.8 path/genblk1[2].path/path/add_out_reg[35]/D
    0:05:15  453922.3      0.06      43.7     307.8 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:15  453918.9      0.06      43.5     262.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:15  453920.7      0.06      43.5     216.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:15  453921.5      0.06      43.4     216.6 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:15  453924.5      0.06      43.3     216.6 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:15  453927.9      0.06      42.9     216.6 path/genblk1[13].path/path/add_out_reg[38]/D
    0:05:16  453930.3      0.06      42.8     216.6 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:16  453931.9      0.06      42.6     216.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:16  453937.0      0.06      42.5     216.6 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:16  453945.5      0.06      42.4     216.6 path/genblk1[28].path/path/add_out_reg[30]/D
    0:05:16  453949.5      0.06      42.3     216.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:16  453955.6      0.06      42.2     216.6 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:16  453962.0      0.06      42.1     216.6 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:16  453972.4      0.06      42.0     216.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:16  453976.1      0.06      41.9     216.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:16  453984.9      0.06      41.8     216.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:16  453995.5      0.06      41.7     216.6 path/genblk1[6].path/path/add_out_reg[35]/D
    0:05:16  454002.4      0.06      41.6     216.6 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:17  454005.9      0.06      41.5     216.6 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:17  454008.5      0.06      41.5     216.6 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:17  454008.3      0.06      41.3     171.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:17  454020.8      0.06      41.1     171.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:17  454023.7      0.06      41.0     171.0 path/genblk1[5].path/path/add_out_reg[39]/D
    0:05:17  454026.3      0.06      41.0     171.0 path/genblk1[13].path/path/add_out_reg[38]/D
    0:05:17  454029.3      0.06      41.1     171.0 path/genblk1[8].path/path/add_out_reg[39]/D
    0:05:17  454034.6      0.06      41.0     171.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:17  454035.9      0.06      41.0     171.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:17  454041.8      0.06      40.6     171.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:17  454048.4      0.06      40.6     171.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:17  454052.7      0.06      40.4     171.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:17  454056.1      0.06      40.3     171.0 path/genblk1[19].path/path/add_out_reg[35]/D
    0:05:17  454062.0      0.06      40.3     171.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:18  454064.7      0.06      40.2     171.0 path/genblk1[21].path/path/add_out_reg[36]/D
    0:05:18  454071.6      0.06      40.1     171.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:18  454074.2      0.06      40.1     171.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:18  454078.5      0.06      39.9     171.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:18  454081.1      0.06      39.8     171.0 path/genblk1[5].path/path/add_out_reg[39]/D
    0:05:18  454083.5      0.06      39.7     171.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:18  454086.5      0.06      39.6     171.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:05:18  454091.8      0.06      39.3     171.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:18  454097.1      0.06      39.2     171.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:05:18  454100.6      0.06      39.1     171.0 path/genblk1[13].path/path/add_out_reg[33]/D
    0:05:18  454106.9      0.05      39.0     171.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:18  454114.9      0.05      39.0     171.0 path/genblk1[31].path/path/add_out_reg[36]/D
    0:05:18  454120.5      0.05      38.8     171.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:19  454129.0      0.05      38.7     171.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:19  454135.4      0.05      38.6     171.0 path/genblk1[21].path/path/add_out_reg[33]/D
    0:05:19  454129.0      0.05      38.4     157.9 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:19  454137.8      0.05      38.3     157.9 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:19  454139.9      0.05      38.2     157.9 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:19  454141.0      0.05      38.2     157.9 path/genblk1[31].path/path/add_out_reg[39]/D
    0:05:19  454143.1      0.05      38.1     157.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:05:19  454149.8      0.05      38.0     157.9 path/genblk1[2].path/path/add_out_reg[35]/D
    0:05:19  454155.6      0.05      37.9     157.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:19  454161.7      0.05      37.8     157.9 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:19  454165.5      0.05      37.8     157.9 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:19  454170.3      0.05      37.7     157.9 path/genblk1[26].path/path/add_out_reg[33]/D
    0:05:19  454176.4      0.05      37.6     157.9 path/genblk1[23].path/path/add_out_reg[33]/D
    0:05:19  454181.2      0.05      37.4     157.9 path/genblk1[9].path/path/add_out_reg[38]/D
    0:05:20  454178.8      0.05      37.2     144.8 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:20  454183.8      0.05      37.2     144.8 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:20  454188.3      0.05      37.1     144.8 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:20  454191.0      0.05      37.0     144.8 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:05:20  454194.7      0.05      36.9     144.8 path/genblk1[19].path/path/add_out_reg[35]/D
    0:05:20  454195.3      0.05      36.7     144.8 path/genblk1[2].path/path/add_out_reg[35]/D
    0:05:20  454199.8      0.05      36.6     144.8 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:20  454205.6      0.05      36.6     144.8 path/genblk1[1].path/path/add_out_reg[34]/D
    0:05:20  454207.0      0.05      36.5     144.8 path/genblk1[14].path/path/add_out_reg[33]/D
    0:05:20  454209.9      0.05      36.4     144.8 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:20  454214.1      0.05      36.3     144.8 path/genblk1[2].path/path/add_out_reg[35]/D
    0:05:20  454212.3      0.05      36.2     131.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:20  454216.8      0.05      36.0     131.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:20  454221.1      0.05      36.0     131.7 path/genblk1[2].path/path/add_out_reg[35]/D
    0:05:21  454224.0      0.05      35.9     131.7 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:21  454227.4      0.05      35.8     131.7 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:21  454237.0      0.05      35.7     131.7 path/genblk1[23].path/path/add_out_reg[33]/D
    0:05:21  454230.4      0.05      35.6     118.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:21  454234.4      0.05      35.7     118.7 path/genblk1[5].path/path/add_out_reg[37]/D
    0:05:21  454234.6      0.05      35.6     118.7 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:21  454240.2      0.05      35.6     118.7 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:21  454248.2      0.05      35.6     118.7 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:21  454250.6      0.05      35.5     118.7 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:21  454253.5      0.05      35.4     118.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:22  454254.6      0.05      35.4     118.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:22  454254.8      0.05      35.4     118.7 path/genblk1[3].path/path/add_out_reg[37]/D
    0:05:22  454258.0      0.05      35.2     118.7 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:22  454259.4      0.05      35.2     118.7 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:22  454261.5      0.05      35.0     118.7 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:22  454264.2      0.05      34.9     118.7 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:05:22  454266.3      0.05      34.8     118.7 path/genblk1[6].path/path/add_out_reg[35]/D
    0:05:22  454271.6      0.05      34.8     118.7 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:22  454276.9      0.05      34.7     118.7 path/genblk1[14].path/path/add_out_reg[33]/D
    0:05:22  454277.7      0.05      34.7     118.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:22  454279.3      0.05      34.6     118.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:22  454283.0      0.05      34.6     118.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:22  454287.6      0.05      34.6     118.7 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:23  454294.7      0.05      34.5     113.8 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:23  454300.9      0.05      34.5     113.8 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:23  454306.7      0.05      34.4     113.8 path/genblk1[14].path/path/add_out_reg[33]/D
    0:05:23  454309.6      0.05      34.3     113.8 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:23  454312.0      0.05      34.2     113.8 path/genblk1[14].path/path/add_out_reg[33]/D
    0:05:23  454316.8      0.05      33.8     113.8 path/genblk1[22].path/path/add_out_reg[29]/D
    0:05:23  454318.9      0.05      33.7     110.4 path/genblk1[23].path/path/add_out_reg[33]/D
    0:05:23  454320.8      0.05      33.6     108.2 path/genblk1[1].path/path/add_out_reg[34]/D
    0:05:23  454320.5      0.05      33.6     108.2 path/genblk1[12].path/path/add_out_reg[39]/D
    0:05:23  454322.7      0.05      33.5     108.2 path/genblk1[25].path/path/add_out_reg[38]/D
    0:05:23  454324.5      0.05      33.5     108.2 path/genblk1[27].path/path/add_out_reg[37]/D
    0:05:23  454328.0      0.05      33.4     108.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:23  454333.0      0.05      33.1     108.2 path/genblk1[27].path/path/add_out_reg[34]/D
    0:05:23  454334.4      0.05      33.1     108.2 path/genblk1[10].path/path/add_out_reg[38]/D
    0:05:24  454338.1      0.05      33.1     108.2 path/genblk1[1].path/path/add_out_reg[34]/D
    0:05:24  454342.4      0.05      33.0     108.2 path/genblk1[30].path/path/add_out_reg[32]/D
    0:05:24  454345.0      0.05      33.0     108.2 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:24  454350.9      0.05      32.9     108.2 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:05:24  454358.3      0.04      32.6     108.2 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:24  454364.7      0.04      32.6     108.2 path/genblk1[14].path/path/add_out_reg[33]/D
    0:05:24  454365.8      0.04      32.5     108.2 path/genblk1[23].path/path/add_out_reg[33]/D
    0:05:24  454369.0      0.04      32.5     108.2 path/genblk1[25].path/path/add_out_reg[38]/D
    0:05:24  454370.8      0.04      32.5     108.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:24  454371.9      0.04      32.5     108.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:24  454374.8      0.04      32.4     108.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:05:24  454375.3      0.04      32.4     108.2 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:25  454372.4      0.04      32.4     108.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:25  454376.7      0.04      32.1     103.3 path/genblk1[23].path/path/add_out_reg[33]/D
    0:05:25  454379.1      0.04      32.0     103.3 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:25  454380.4      0.04      31.9     103.3 path/genblk1[31].path/path/add_out_reg[34]/D
    0:05:25  454382.3      0.04      31.8     103.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:25  454384.1      0.04      31.7     103.3 path/genblk1[23].path/path/add_out_reg[33]/D
    0:05:25  454388.4      0.04      31.6     103.3 path/genblk1[12].path/path/add_out_reg[39]/D
    0:05:25  454392.6      0.04      31.6     103.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:25  454396.6      0.04      31.5     103.3 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:25  454397.4      0.04      31.4      98.5 path/genblk1[27].path/path/add_out_reg[38]/D
    0:05:25  454399.5      0.04      31.4      98.5 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:25  454401.4      0.04      31.3      98.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:25  454405.7      0.04      31.3      98.5 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:26  454401.9      0.04      31.2      85.4 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:26  454405.1      0.04      31.1      85.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:26  454409.1      0.04      31.0      85.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:26  454408.9      0.04      31.0      85.4 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:05:26  454415.5      0.04      30.9      85.4 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:26  454419.0      0.04      30.8      85.4 path/genblk1[30].path/path/add_out_reg[32]/D
    0:05:26  454422.4      0.04      30.8      85.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:26  454425.6      0.04      30.7      85.4 path/genblk1[12].path/path/add_out_reg[38]/D
    0:05:26  454428.5      0.04      30.7      85.4 path/genblk1[2].path/path/add_out_reg[35]/D
    0:05:26  454424.6      0.04      30.6      39.8 path/genblk1[5].path/path/add_out_reg[39]/D
    0:05:26  454429.6      0.04      30.5      39.8 path/genblk1[23].path/path/add_out_reg[33]/D
    0:05:26  454432.5      0.04      30.4      39.8 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:26  454435.2      0.04      30.4      39.8 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:26  454441.8      0.04      30.3      39.8 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:27  454444.5      0.04      30.2      39.8 path/genblk1[16].path/path/add_out_reg[37]/D
    0:05:27  454450.9      0.04      30.2      39.8 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:27  454450.6      0.04      30.1      37.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:27  454453.8      0.04      30.0      37.4 path/genblk1[23].path/path/add_out_reg[33]/D
    0:05:27  454455.7      0.04      29.9      37.4 path/genblk1[6].path/path/add_out_reg[29]/D
    0:05:27  454463.4      0.04      29.7      37.4 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:27  454467.9      0.04      29.7      37.4 path/genblk1[8].path/path/add_out_reg[37]/D
    0:05:27  454469.0      0.04      29.6      37.4 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:27  454471.9      0.04      29.6      37.4 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:27  454473.8      0.04      29.5      37.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:27  454479.3      0.04      29.4      37.4 path/genblk1[6].path/path/add_out_reg[35]/D
    0:05:27  454481.5      0.04      29.3      37.4 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:27  454487.1      0.04      29.1      34.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:27  454489.2      0.04      29.0      30.6 path/genblk1[27].path/path/add_out_reg[35]/D
    0:05:28  454493.4      0.04      29.0      28.4 path/genblk1[23].path/path/add_out_reg[33]/D
    0:05:28  454510.7      0.04      28.9      75.9 path/genblk1[23].path/path/add_out_reg[33]/D
    0:05:28  454517.1      0.04      28.8      75.9 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:05:28  454523.2      0.04      28.8      75.9 path/genblk1[9].path/path/add_out_reg[37]/D
    0:05:28  454524.3      0.04      28.6      75.9 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:28  454531.7      0.04      28.6      75.9 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:28  454534.9      0.04      28.6      75.9 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:28  454540.3      0.04      28.4      75.9 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:28  454544.0      0.04      28.4      75.9 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:28  454545.3      0.04      28.3      75.9 path/genblk1[20].path/path/add_out_reg[35]/D
    0:05:28  454547.2      0.04      28.2      75.9 path/genblk1[17].path/path/add_out_reg[29]/D
    0:05:28  454551.4      0.04      28.0      73.7 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:28  454554.4      0.04      27.9      73.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:05:28  454555.7      0.04      27.9      73.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:29  454557.3      0.04      27.9      73.7 path/genblk1[18].path/path/add_out_reg[38]/D
    0:05:29  454561.8      0.04      27.7      73.7 path/genblk1[4].path/path/add_out_reg[31]/D
    0:05:29  454566.6      0.04      27.6      73.7 path/genblk1[25].path/path/add_out_reg[38]/D
    0:05:29  454571.6      0.04      27.6      73.7 path/genblk1[12].path/path/add_out_reg[39]/D
    0:05:29  454575.1      0.04      27.5      73.7 path/genblk1[29].path/path/add_out_reg[33]/D
    0:05:29  454575.9      0.04      27.4      73.7 path/genblk1[31].path/path/add_out_reg[34]/D
    0:05:29  454581.0      0.04      27.4      73.7 path/genblk1[12].path/path/add_out_reg[39]/D
    0:05:29  454586.5      0.04      27.3      73.7 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:29  454590.5      0.04      27.2      73.7 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:29  454592.1      0.04      27.1      73.7 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:29  454592.7      0.04      27.0      73.7 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:29  454596.1      0.04      26.9      73.7 path/genblk1[18].path/path/add_out_reg[33]/D
    0:05:29  454599.0      0.04      26.8      73.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:29  454599.8      0.04      26.7      73.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:29  454601.4      0.04      26.7      73.7 path/genblk1[29].path/path/add_out_reg[33]/D
    0:05:30  454605.4      0.04      26.6      73.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:30  454606.5      0.04      26.6      73.7 path/genblk1[26].path/path/add_out_reg[33]/D
    0:05:30  454607.8      0.04      26.5      73.7 path/genblk1[17].path/path/add_out_reg[35]/D
    0:05:30  454609.7      0.04      26.4      73.7 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:30  454611.3      0.04      26.4      73.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:30  454612.6      0.04      26.3      73.7 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:30  454617.9      0.04      26.3      73.7 path/genblk1[20].path/path/add_out_reg[35]/D
    0:05:30  454620.1      0.04      26.2      73.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:30  454621.1      0.04      26.2      73.7 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:30  454624.1      0.04      26.1      73.7 path/genblk1[9].path/path/add_out_reg[39]/D
    0:05:30  454631.0      0.04      26.0      73.7 path/genblk1[22].path/path/add_out_reg[35]/D
    0:05:30  454632.3      0.04      25.9      73.7 path/genblk1[10].path/path/add_out_reg[35]/D
    0:05:30  454635.5      0.04      25.6      73.7 path/genblk1[12].path/path/add_out_reg[39]/D
    0:05:30  454641.1      0.04      25.6      73.7 path/genblk1[25].path/path/add_out_reg[38]/D
    0:05:31  454645.6      0.04      25.5      73.7 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:31  454650.1      0.04      25.4      73.7 path/genblk1[21].path/path/add_out_reg[28]/D
    0:05:31  454652.5      0.04      25.2      73.7 path/genblk1[23].path/path/add_out_reg[33]/D
    0:05:31  454655.7      0.03      25.2      73.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:31  454659.4      0.03      25.1      73.7 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:31  454661.0      0.03      25.1      73.7 path/genblk1[25].path/path/add_out_reg[38]/D
    0:05:31  454662.9      0.03      25.1      73.7 path/genblk1[16].path/path/add_out_reg[37]/D
    0:05:31  454667.9      0.03      25.0      73.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:31  454669.5      0.03      25.0      73.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:31  454671.1      0.03      25.0      73.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:31  454673.3      0.03      24.9      73.7 path/genblk1[4].path/path/add_out_reg[39]/D
    0:05:31  454676.7      0.03      24.9      73.7 path/genblk1[25].path/path/add_out_reg[38]/D
    0:05:31  454676.2      0.03      24.9      73.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:32  454681.8      0.03      24.9      73.7 path/genblk1[23].path/path/add_out_reg[33]/D
    0:05:32  454686.6      0.03      24.9      73.7 path/genblk1[27].path/path/add_out_reg[35]/D
    0:05:32  454691.1      0.03      24.7      73.7 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:32  454691.9      0.03      24.6      73.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:32  454694.8      0.03      24.6      73.7 path/genblk1[28].path/path/add_out_reg[37]/D
    0:05:32  454698.3      0.03      24.6      73.7 path/genblk1[10].path/path/add_out_reg[35]/D
    0:05:32  454699.6      0.03      24.5      73.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:32  454702.8      0.03      24.5      73.7 path/genblk1[12].path/path/add_out_reg[39]/D
    0:05:32  454705.4      0.03      24.4      73.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:32  454708.4      0.03      24.4      73.7 path/genblk1[25].path/path/add_out_reg[38]/D
    0:05:32  454716.9      0.03      24.2      73.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:32  454721.9      0.03      24.2      73.7 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:33  454723.8      0.03      24.1      73.7 path/genblk1[30].path/path/add_out_reg[32]/D
    0:05:33  454730.2      0.03      24.0      73.7 path/genblk1[18].path/path/add_out_reg[38]/D
    0:05:33  454735.2      0.03      24.0      73.7 path/genblk1[23].path/path/add_out_reg[33]/D
    0:05:33  454736.0      0.03      24.0      73.7 path/genblk1[6].path/path/add_out_reg[35]/D
    0:05:33  454736.6      0.03      23.9      73.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:33  454737.9      0.03      23.8      73.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:33  454741.9      0.03      23.8      73.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:33  454743.2      0.03      23.8      73.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:33  454744.0      0.03      23.7      73.7 path/genblk1[2].path/path/add_out_reg[39]/D
    0:05:33  454748.5      0.03      23.6      73.7 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:33  454753.9      0.03      23.5      73.7 path/genblk1[29].path/path/add_out_reg[33]/D
    0:05:33  454756.0      0.03      23.4      73.7 path/genblk1[12].path/path/add_out_reg[39]/D
    0:05:33  454756.8      0.03      23.4      73.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:33  454761.6      0.03      23.4      73.7 path/genblk1[12].path/path/add_out_reg[39]/D
    0:05:33  454766.9      0.03      23.3      73.7 path/genblk1[16].path/path/add_out_reg[37]/D
    0:05:34  454771.9      0.03      23.2      73.7 path/genblk1[18].path/path/add_out_reg[38]/D
    0:05:34  454773.3      0.03      23.2      73.7 path/genblk1[14].path/path/add_out_reg[33]/D
    0:05:34  454774.1      0.03      23.2      73.7 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:34  454775.1      0.03      23.2      73.7 path/genblk1[30].path/path/add_out_reg[32]/D
    0:05:34  454776.7      0.03      23.0      73.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:34  454781.0      0.03      23.0      73.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:34  454783.1      0.03      22.9      73.7 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:34  454788.4      0.03      22.8      73.7 path/genblk1[2].path/path/add_out_reg[39]/D
    0:05:34  454787.6      0.03      22.8      73.7 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:34  454791.9      0.03      22.7      73.7 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:34  454794.3      0.03      22.7      73.7 path/genblk1[17].path/path/add_out_reg[28]/D
    0:05:34  454797.0      0.03      22.6      73.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:34  454803.9      0.03      22.5      73.7 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:34  454807.9      0.03      22.4      73.7 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:35  454808.9      0.03      22.4      73.7 path/genblk1[28].path/path/add_out_reg[37]/D
    0:05:35  454813.7      0.03      22.3      73.7 path/genblk1[5].path/path/add_out_reg[39]/D
    0:05:35  454816.4      0.03      22.2      73.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:35  454824.9      0.03      22.1      73.7 path/genblk1[17].path/path/add_out_reg[35]/D
    0:05:35  454825.9      0.03      22.1      73.7 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:35  454827.8      0.03      22.0      73.7 path/genblk1[8].path/path/add_out_reg[28]/D
    0:05:35  454833.7      0.03      21.9      73.7 path/genblk1[20].path/path/add_out_reg[35]/D
    0:05:35  454835.0      0.03      21.9      73.7 path/genblk1[6].path/path/add_out_reg[35]/D
    0:05:35  454836.3      0.03      21.8      73.7 path/genblk1[5].path/path/add_out_reg[39]/D
    0:05:35  454838.4      0.03      21.8      73.7 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:35  454838.7      0.03      21.8      73.7 path/genblk1[13].path/path/add_out_reg[39]/D
    0:05:35  454842.7      0.03      21.7      73.7 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:35  454844.6      0.03      21.6      73.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:35  454846.4      0.03      21.5      73.7 path/genblk1[20].path/path/add_out_reg[35]/D
    0:05:35  454850.7      0.03      21.4      73.7 path/genblk1[5].path/path/add_out_reg[39]/D
    0:05:36  454853.1      0.03      21.4      73.7 path/genblk1[12].path/path/add_out_reg[39]/D
    0:05:36  454854.9      0.03      21.3      73.7 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:36  454855.5      0.03      21.3      73.7 path/genblk1[2].path/path/add_out_reg[39]/D
    0:05:36  454857.9      0.03      21.3      73.7 path/genblk1[26].path/path/add_out_reg[33]/D
    0:05:36  454861.6      0.03      21.2      73.7 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:36  454863.5      0.03      21.2      73.7 path/genblk1[28].path/path/add_out_reg[36]/D
    0:05:36  454866.1      0.03      21.2      73.7                          
    0:05:42  454868.2      0.03      21.2      73.7 path/genblk1[9].path/path/add_out_reg[39]/D
    0:05:42  454868.0      0.03      21.2      73.7 path/genblk1[28].path/path/add_out_reg[36]/D
    0:05:42  454874.1      0.03      21.2      73.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:42  454874.4      0.03      21.1      73.7 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:42  454877.0      0.03      21.1      73.7 path/genblk1[2].path/path/add_out_reg[35]/D
    0:05:42  454879.7      0.03      21.0      73.7 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:42  454885.3      0.03      20.9      73.7 path/genblk1[24].path/path/add_out_reg[34]/D
    0:05:43  454887.4      0.03      20.9      73.7 path/genblk1[23].path/path/add_out_reg[33]/D
    0:05:43  454887.9      0.03      20.7      73.7 path/genblk1[16].path/path/add_out_reg[37]/D
    0:05:43  454889.3      0.03      20.7      73.7 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:43  454889.5      0.03      20.7      73.7 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:43  454888.5      0.03      20.7      73.7 path/genblk1[1].path/path/add_out_reg[37]/D
    0:05:43  454888.5      0.03      20.7      73.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:43  454889.5      0.03      20.7      73.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:43  454891.1      0.03      20.6      73.7 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:05:43  454894.8      0.03      20.6      73.7 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:43  454894.8      0.03      20.6      73.7 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:43  454901.0      0.03      20.6      73.7 path/genblk1[10].path/path/add_out_reg[35]/D
    0:05:43  454903.4      0.03      20.5      73.7 path/genblk1[14].path/path/add_out_reg[33]/D
    0:05:43  454905.7      0.03      20.5      73.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:43  454905.7      0.03      20.5      73.7 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:43  454907.3      0.03      20.5      73.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:44  454912.4      0.03      20.4      73.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:44  454914.0      0.03      20.4      73.7 path/genblk1[1].path/path/add_out_reg[37]/D
    0:05:44  454918.8      0.03      20.4      73.7 path/genblk1[12].path/path/add_out_reg[39]/D
    0:05:44  454918.2      0.03      20.3      73.7 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:44  454923.0      0.03      20.2      73.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:44  454927.8      0.03      20.2      73.7 path/genblk1[24].path/path/add_out_reg[38]/D
    0:05:44  454932.9      0.03      20.2      73.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:44  454937.4      0.03      20.1      73.7 path/genblk1[18].path/path/add_out_reg[38]/D
    0:05:44  454940.6      0.03      20.1      73.7 path/genblk1[6].path/path/add_out_reg[35]/D
    0:05:44  454944.6      0.03      20.1      73.7 path/genblk1[24].path/path/add_out_reg[38]/D
    0:05:44  454950.2      0.03      20.0      73.7 path/genblk1[3].path/path/add_out_reg[36]/D
    0:05:44  454951.5      0.03      20.0      73.7 path/genblk1[20].path/path/add_out_reg[35]/D
    0:05:44  454954.7      0.03      20.0      73.7 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:05:44  454955.0      0.03      19.9      73.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:45  454958.9      0.03      19.9      73.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:45  454962.1      0.03      19.8      73.7 path/genblk1[27].path/path/add_out_reg[35]/D
    0:05:45  454964.3      0.03      19.8      73.7 path/genblk1[18].path/path/add_out_reg[38]/D
    0:05:45  454964.3      0.03      19.8      73.7 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:05:45  454965.3      0.03      19.7      73.7 path/genblk1[13].path/path/add_out_reg[39]/D
    0:05:45  454973.8      0.03      19.7      73.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:45  454978.6      0.03      19.7      73.7 path/genblk1[28].path/path/add_out_reg[35]/D
    0:05:45  454983.2      0.03      19.6      73.7 path/genblk1[27].path/path/add_out_reg[35]/D
    0:05:45  454982.6      0.03      19.6      73.7 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:45  454986.3      0.03      19.5      73.7 path/genblk1[3].path/path/add_out_reg[36]/D
    0:05:45  454988.2      0.03      19.5      73.7 path/genblk1[3].path/path/add_out_reg[36]/D
    0:05:45  454991.1      0.03      19.4      73.7 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:45  454994.1      0.03      19.4      73.7 path/genblk1[12].path/path/add_out_reg[39]/D
    0:05:46  454999.6      0.03      19.3      73.7 path/genblk1[20].path/path/add_out_reg[35]/D
    0:05:46  455001.8      0.03      19.3      73.7 path/genblk1[25].path/path/add_out_reg[38]/D
    0:05:46  455001.8      0.03      19.3      73.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:46  455004.7      0.03      19.2      73.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:46  455005.0      0.03      19.2      73.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:46  455006.3      0.03      19.2      73.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:46  455014.0      0.03      19.2      73.7 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:46  455020.7      0.03      19.1      73.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:46  455024.9      0.03      18.9      73.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:46  455028.4      0.03      18.8      73.7 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:46  455035.0      0.03      18.8      73.7 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:46  455037.7      0.03      18.7      73.7 path/genblk1[25].path/path/add_out_reg[38]/D
    0:05:46  455045.7      0.03      18.6      73.7 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:47  455048.1      0.03      18.6      73.7 path/genblk1[7].path/path/add_out_reg[34]/D
    0:05:47  455053.4      0.03      18.5      73.7 path/genblk1[29].path/path/add_out_reg[33]/D
    0:05:47  455053.6      0.03      18.5      73.7 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:05:47  455059.5      0.03      18.4      73.7 path/genblk1[27].path/path/add_out_reg[35]/D
    0:05:47  455061.4      0.03      18.4      73.7 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:47  455060.0      0.03      18.3      73.7 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:47  455063.5      0.03      18.2      73.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:47  455064.0      0.03      18.1      73.7 path/genblk1[8].path/path/add_out_reg[38]/D
    0:05:47  455065.1      0.03      18.0      73.7 path/genblk1[19].path/path/add_out_reg[39]/D
    0:05:47  455067.2      0.03      18.0      73.7 path/genblk1[23].path/path/add_out_reg[33]/D
    0:05:47  455068.0      0.03      17.9      73.7 path/genblk1[25].path/path/add_out_reg[38]/D
    0:05:47  455071.5      0.03      17.9      73.7 path/genblk1[14].path/path/add_out_reg[33]/D
    0:05:47  455074.9      0.03      17.8      73.7 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:47  455078.9      0.03      17.8      73.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:48  455080.0      0.03      17.8      73.7 path/genblk1[12].path/path/add_out_reg[35]/D
    0:05:48  455083.4      0.03      17.7      73.7 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:48  455086.9      0.03      17.7      73.7 path/genblk1[13].path/path/add_out_reg[39]/D
    0:05:48  455089.0      0.03      17.6      73.7 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:05:48  455089.6      0.03      17.6      73.7 path/genblk1[23].path/path/add_out_reg[39]/D
    0:05:48  455095.4      0.03      17.5      73.7 path/genblk1[13].path/path/add_out_reg[39]/D
    0:05:48  455103.4      0.03      17.5      73.7 path/genblk1[13].path/path/add_out_reg[39]/D
    0:05:48  455103.6      0.03      17.5      73.7 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:48  455109.0      0.03      17.4      73.7 path/genblk1[12].path/path/add_out_reg[35]/D
    0:05:48  455111.1      0.03      17.4      73.7 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:48  455115.1      0.03      17.3      73.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:48  455116.4      0.03      17.3      73.7 path/genblk1[26].path/path/add_out_reg[33]/D
    0:05:48  455118.3      0.03      17.3      73.7 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:49  455119.3      0.03      17.3      73.7 path/genblk1[9].path/path/add_out_reg[39]/D
    0:05:49  455120.1      0.03      17.2      73.7 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:49  455123.1      0.03      17.2      73.7 path/genblk1[19].path/path/add_out_reg[34]/D
    0:05:49  455123.1      0.03      17.1      73.7 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:49  455125.2      0.03      17.0      73.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:49  455128.4      0.03      16.9      73.7 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:49  455131.8      0.03      16.8      73.7 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:49  455134.5      0.02      16.6      73.7 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:49  455136.6      0.02      16.6      73.7 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:49  455141.4      0.02      16.6      73.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:49  455142.5      0.02      16.5      73.7 path/genblk1[23].path/path/add_out_reg[39]/D
    0:05:50  455143.3      0.02      16.5      73.7 path/genblk1[10].path/path/add_out_reg[35]/D
    0:05:50  455145.1      0.02      16.5      73.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:50  455147.8      0.02      16.3      73.7 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:50  455148.3      0.02      16.3      73.7 path/genblk1[5].path/path/add_out_reg[38]/D
    0:05:50  455156.1      0.02      16.2      73.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:50  455157.9      0.02      16.2      73.7 path/genblk1[6].path/path/add_out_reg[35]/D
    0:05:50  455163.0      0.02      16.2      73.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:50  455166.4      0.02      16.1      73.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:50  455166.2      0.02      16.1      73.7 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:50  455168.6      0.02      16.1      73.7 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:50  455170.4      0.02      16.0      73.7 path/genblk1[18].path/path/add_out_reg[38]/D
    0:05:50  455167.0      0.02      15.9      73.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:51  455168.6      0.02      15.8      73.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:51  455176.5      0.02      15.7      73.7 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:51  455177.1      0.02      15.6      73.7 path/genblk1[26].path/path/add_out_reg[35]/D
    0:05:51  455178.4      0.02      15.6      73.7 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:51  455179.5      0.02      15.6      73.7 path/genblk1[27].path/path/add_out_reg[35]/D
    0:05:51  455180.0      0.02      15.6      73.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:51  455181.3      0.02      15.5      73.7 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:51  455184.8      0.02      15.4      73.7 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:51  455189.8      0.02      15.4      73.7 path/genblk1[29].path/path/add_out_reg[33]/D
    0:05:51  455190.9      0.02      15.3      73.7 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:51  455193.0      0.02      15.3      73.7 path/genblk1[27].path/path/add_out_reg[35]/D
    0:05:51  455194.4      0.02      15.2      73.7 path/genblk1[25].path/path/add_out_reg[38]/D
    0:05:51  455201.5      0.02      15.2      73.7 path/genblk1[19].path/path/add_out_reg[39]/D
    0:05:52  455201.3      0.02      15.2      73.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:52  455202.3      0.02      15.1      73.7 path/genblk1[31].path/path/add_out_reg[39]/D
    0:05:52  455203.9      0.02      15.1      73.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:52  455208.7      0.02      15.1      73.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:52  455210.3      0.02      15.1      73.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:52  455213.8      0.02      15.0      73.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:52  455217.2      0.02      15.0      73.7 path/genblk1[14].path/path/add_out_reg[33]/D
    0:05:52  455217.2      0.02      15.0      73.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:52  455217.0      0.02      15.0      73.7 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:52  455220.7      0.02      15.0      73.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:52  455223.6      0.02      14.9      73.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:52  455224.7      0.02      14.9      73.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:53  455226.5      0.02      14.9      73.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:53  455230.3      0.02      14.9      73.7 path/genblk1[28].path/path/add_out_reg[32]/D
    0:05:53  455236.1      0.02      14.8      73.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:53  455239.0      0.02      14.8      73.7 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:53  455238.8      0.02      14.7      73.7 path/genblk1[1].path/path/add_out_reg[37]/D
    0:05:53  455241.7      0.02      14.7      73.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:53  455248.4      0.02      14.6      73.7 path/genblk1[19].path/path/add_out_reg[39]/D
    0:05:53  455253.1      0.02      14.5      73.7 path/genblk1[6].path/path/add_out_reg[39]/D
    0:05:53  455253.4      0.02      14.5      73.7 path/genblk1[6].path/path/add_out_reg[39]/D
    0:05:53  455254.2      0.02      14.5      73.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:53  455255.5      0.02      14.5      73.7 path/genblk1[27].path/path/add_out_reg[35]/D
    0:05:53  455256.6      0.02      14.4      73.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:53  455259.3      0.02      14.4      73.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:54  455263.0      0.02      14.3      73.7 path/genblk1[10].path/path/add_out_reg[35]/D
    0:05:54  455266.2      0.02      14.3      73.7 path/genblk1[14].path/path/add_out_reg[33]/D
    0:05:54  455278.7      0.02      14.2      88.7 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:54  455278.9      0.02      14.1      88.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:54  455278.9      0.02      14.1      88.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:54  455283.2      0.02      14.1      88.7 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:54  455292.2      0.02      13.9     136.3 path/genblk1[21].path/path/add_out_reg[38]/D
    0:05:54  455296.2      0.02      13.9     136.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:54  455301.6      0.02      13.9     136.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:54  455305.5      0.02      13.8     136.3 path/genblk1[19].path/path/add_out_reg[39]/D
    0:05:54  455308.2      0.02      13.7     136.3 path/genblk1[30].path/path/add_out_reg[32]/D
    0:05:54  455312.2      0.02      13.7     136.3 path/genblk1[19].path/path/add_out_reg[39]/D
    0:05:54  455315.4      0.02      13.7     136.3 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:54  455318.0      0.02      13.7     136.3 path/genblk1[25].path/path/add_out_reg[38]/D
    0:05:55  455320.4      0.02      13.6     136.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:55  455323.4      0.02      13.6     136.3 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:55  455323.6      0.02      13.6     136.3 path/path/path/add_out_reg[38]/D
    0:05:55  455331.9      0.02      13.6     136.3 path/genblk1[9].path/path/add_out_reg[39]/D
    0:05:55  455341.5      0.02      13.4     136.3 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:55  455342.3      0.02      13.4     136.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:55  455348.4      0.02      13.3     136.3 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:55  455354.2      0.02      13.1     136.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:55  455360.9      0.02      13.1     136.3 path/genblk1[6].path/path/add_out_reg[39]/D
    0:05:55  455363.5      0.02      13.0     136.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:55  455364.9      0.02      13.0     136.3 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:55  455372.8      0.02      12.9     136.2 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:55  455380.6      0.02      12.8     136.2 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:55  455385.3      0.02      12.8     136.2 path/genblk1[4].path/path/add_out_reg[39]/D
    0:05:56  455388.3      0.02      12.7     136.2 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:56  455394.7      0.02      12.7     136.2 path/path/path/add_out_reg[38]/D
    0:05:56  455398.9      0.02      12.7     136.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:56  455405.0      0.02      12.6     136.2 path/genblk1[10].path/path/add_out_reg[29]/D
    0:05:56  455405.6      0.02      12.6     136.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:56  455408.0      0.02      12.6     136.2 path/genblk1[19].path/path/add_out_reg[39]/D
    0:05:56  455409.8      0.02      12.5     136.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:56  455410.6      0.02      12.4     136.2 path/genblk1[28].path/path/add_out_reg[38]/D
    0:05:56  455410.6      0.02      12.4     136.2 path/genblk1[13].path/path/add_out_reg[39]/D
    0:05:56  455413.5      0.02      12.3     136.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:56  455415.1      0.02      12.3     136.2 path/genblk1[6].path/path/add_out_reg[39]/D
    0:05:57  455416.2      0.02      12.3     136.2 path/genblk1[30].path/path/add_out_reg[32]/D
    0:05:57  455416.5      0.02      12.3     136.2 path/genblk1[4].path/path/add_out_reg[39]/D
    0:05:57  455418.9      0.02      12.2     136.2 path/genblk1[1].path/path/add_out_reg[37]/D
    0:05:57  455429.8      0.02      12.1     183.9 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:57  455430.3      0.02      12.1     183.9 path/genblk1[25].path/path/add_out_reg[38]/D
    0:05:57  455435.1      0.02      12.1     183.9 path/genblk1[10].path/path/add_out_reg[35]/D
    0:05:57  455434.0      0.02      12.0     183.9 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:57  455434.8      0.02      12.0     183.9 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:57  455436.9      0.02      11.9     183.9 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:57  455439.6      0.02      11.8     179.0 path/genblk1[4].path/path/add_out_reg[39]/D
    0:05:57  455438.3      0.02      11.8     179.0 path/genblk1[30].path/path/add_out_reg[32]/D
    0:05:57  455438.8      0.02      11.7     174.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:58  455442.0      0.02      11.7     174.1 path/genblk1[3].path/path/add_out_reg[36]/D
    0:05:58  455446.8      0.02      11.6     174.1 path/genblk1[6].path/path/add_out_reg[39]/D
    0:05:58  455450.2      0.02      11.5     174.1 path/genblk1[3].path/path/add_out_reg[36]/D
    0:05:58  455453.2      0.02      11.4     174.1 path/genblk1[18].path/path/add_out_reg[38]/D
    0:05:58  455459.6      0.02      11.4     174.1 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:58  455460.6      0.02      11.2     174.1 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:58  455462.7      0.02      11.2     174.1 path/genblk1[19].path/path/add_out_reg[39]/D
    0:05:58  455464.6      0.02      11.2     174.1 path/genblk1[18].path/path/add_out_reg[38]/D
    0:05:58  455462.5      0.02      11.1     174.1 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:58  455464.6      0.02      11.0     174.1 path/genblk1[10].path/path/add_out_reg[29]/D
    0:05:58  455468.6      0.02      10.9     174.1 path/genblk1[30].path/path/add_out_reg[32]/D
    0:05:59  455470.2      0.02      10.9     174.1 path/genblk1[3].path/path/add_out_reg[36]/D
    0:05:59  455472.9      0.02      10.8     174.1 path/genblk1[4].path/path/add_out_reg[39]/D
    0:05:59  455476.6      0.02      10.8     174.1 path/genblk1[3].path/path/add_out_reg[36]/D
    0:05:59  455481.6      0.02      10.8     174.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:59  455485.4      0.02      10.7     174.1 path/genblk1[1].path/path/add_out_reg[37]/D
    0:05:59  455485.6      0.02      10.7     174.1 path/genblk1[9].path/path/add_out_reg[37]/D
    0:05:59  455487.2      0.02      10.7     174.1 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:59  455492.5      0.02      10.6     174.1 path/genblk1[30].path/path/add_out_reg[32]/D
    0:05:59  455496.3      0.02      10.5     174.1 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:59  455498.1      0.02      10.5     174.1 path/genblk1[25].path/path/add_out_reg[38]/D
    0:05:59  455500.0      0.02      10.4     174.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:59  455501.1      0.02      10.4     174.1 path/genblk1[3].path/path/add_out_reg[36]/D
    0:05:59  455502.6      0.02      10.4     174.1 path/genblk1[17].path/path/add_out_reg[35]/D
    0:06:00  455503.7      0.02      10.4     174.1 path/genblk1[29].path/path/add_out_reg[38]/D
    0:06:00  455505.6      0.02      10.3     174.1 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:00  455508.2      0.02      10.2     174.1 path/genblk1[18].path/path/add_out_reg[38]/D
    0:06:00  455513.3      0.02      10.2     174.1 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:00  455515.9      0.02      10.2     174.1 path/genblk1[14].path/path/add_out_reg[33]/D
    0:06:00  455519.1      0.02      10.2     174.1 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:06:00  455519.4      0.02      10.2     174.1 path/genblk1[29].path/path/add_out_reg[38]/D
    0:06:00  455521.0      0.02      10.2     174.1 path/genblk1[14].path/path/add_out_reg[33]/D
    0:06:00  455523.4      0.02      10.1     174.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:06:00  455525.8      0.02      10.1     174.1 path/genblk1[3].path/path/add_out_reg[36]/D
    0:06:00  455529.2      0.02      10.0     174.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:06:00  455531.4      0.02       9.9     174.1 path/genblk1[3].path/path/add_out_reg[36]/D
    0:06:00  455531.9      0.02       9.9     174.1 path/genblk1[6].path/path/add_out_reg[39]/D
    0:06:01  455532.4      0.02       9.9     174.1 path/genblk1[6].path/path/add_out_reg[39]/D
    0:06:01  455535.1      0.02       9.9     174.1 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:01  455535.1      0.02       9.9     174.1 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:01  455536.4      0.02       9.8     174.1 path/genblk1[6].path/path/add_out_reg[39]/D
    0:06:01  455538.0      0.02       9.8     174.1 path/genblk1[3].path/path/add_out_reg[36]/D
    0:06:01  455540.4      0.02       9.8     174.1 path/genblk1[3].path/path/add_out_reg[36]/D
    0:06:01  455543.3      0.02       9.8     174.1 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:01  455545.7      0.02       9.8     174.1 path/genblk1[14].path/path/add_out_reg[33]/D
    0:06:01  455550.0      0.02       9.7     170.7 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:01  455554.3      0.02       9.7     170.7 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:01  455560.6      0.02       9.6     168.5 path/genblk1[22].path/path/add_out_reg[36]/D
    0:06:01  455562.5      0.02       9.6     168.5 path/genblk1[3].path/path/add_out_reg[36]/D
    0:06:01  455565.4      0.02       9.6     168.5 path/genblk1[28].path/path/add_out_reg[32]/D
    0:06:01  455566.0      0.02       9.6     168.5 path/genblk1[1].path/path/add_out_reg[37]/D
    0:06:01  455568.6      0.02       9.6     168.5 path/genblk1[18].path/path/add_out_reg[38]/D
    0:06:02  455571.5      0.02       9.6     168.5 path/genblk1[14].path/path/add_out_reg[33]/D
    0:06:02  455572.6      0.02       9.5     168.5 path/genblk1[3].path/path/add_out_reg[36]/D
    0:06:02  455578.5      0.02       9.5     168.5 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:06:02  455580.9      0.02       9.4     105.4 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:02  455582.4      0.02       9.4     105.4 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:06:02  455584.8      0.02       9.4     105.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:06:02  455587.5      0.02       9.3     105.4 path/genblk1[3].path/path/add_out_reg[36]/D
    0:06:02  455588.3      0.02       9.3     105.4 path/genblk1[16].path/path/add_out_reg[36]/D
    0:06:02  455589.4      0.02       9.3     105.4 path/genblk1[30].path/path/add_out_reg[32]/D
    0:06:02  455589.9      0.02       9.3     105.4 path/genblk1[21].path/path/add_out_reg[38]/D
    0:06:02  455590.7      0.02       9.3     105.4 path/genblk1[10].path/path/add_out_reg[35]/D
    0:06:02  455593.1      0.02       9.2     105.4 path/genblk1[31].path/path/add_out_reg[39]/D
    0:06:02  455597.3      0.02       9.2     105.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:06:02  455598.1      0.02       9.1     105.4 path/genblk1[10].path/path/add_out_reg[35]/D
    0:06:02  455598.9      0.02       9.1     105.4 path/genblk1[3].path/path/add_out_reg[36]/D
    0:06:03  455599.7      0.02       9.1     105.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:06:03  455603.7      0.02       9.0     105.4 path/genblk1[29].path/path/add_out_reg[35]/D
    0:06:03  455606.9      0.02       9.0     105.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:06:03  455609.6      0.02       8.9     105.4 path/genblk1[4].path/path/add_out_reg[39]/D
    0:06:03  455614.9      0.02       8.9     105.4 path/genblk1[25].path/path/add_out_reg[38]/D
    0:06:03  455615.4      0.02       8.8     105.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:06:03  455619.7      0.02       8.8     105.4 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:03  455622.3      0.02       8.7     105.4 path/genblk1[18].path/path/add_out_reg[38]/D
    0:06:03  455625.0      0.02       8.6     105.4 path/genblk1[31].path/path/add_out_reg[34]/D
    0:06:03  455625.8      0.02       8.6     105.4 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:06:03  455630.1      0.02       8.6     105.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:06:03  455631.1      0.02       8.5     105.4 path/genblk1[28].path/path/add_out_reg[32]/D
    0:06:03  455632.2      0.02       8.5     105.4 path/genblk1[30].path/path/add_out_reg[37]/D
    0:06:03  455632.5      0.02       8.4     105.4 path/genblk1[16].path/path/add_out_reg[36]/D
    0:06:04  455634.3      0.02       8.3     105.4 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:04  455635.9      0.02       8.3     105.4 path/genblk1[21].path/path/add_out_reg[38]/D
    0:06:04  455638.3      0.02       8.2     105.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:06:04  455639.9      0.02       8.2     105.4 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:06:04  455645.5      0.01       8.1     105.4                          
    0:06:09  455648.7      0.01       8.1     105.4                          
    0:06:15  455646.8      0.01       8.1     105.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:06:15  455649.2      0.01       8.0     105.4 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:15  455651.1      0.01       8.0     105.4 path/genblk1[29].path/path/add_out_reg[35]/D
    0:06:15  455653.5      0.01       8.0     105.4 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:15  455653.2      0.01       8.0     105.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:06:15  455654.5      0.01       8.0     105.4 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:15  455659.6      0.01       8.0     105.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:15  455659.6      0.01       7.9     105.4 path/genblk1[5].path/path/add_out_reg[38]/D
    0:06:15  455665.2      0.01       7.8     105.4 path/genblk1[21].path/path/add_out_reg[26]/D
    0:06:15  455666.5      0.01       7.8     105.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:06:15  455667.3      0.01       7.8     105.4 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:06:15  455669.4      0.01       7.8     105.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:06:15  455670.5      0.01       7.7     105.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:06:16  455676.1      0.01       7.7     105.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:06:16  455679.5      0.01       7.6     105.4 path/genblk1[16].path/path/add_out_reg[36]/D
    0:06:16  455686.2      0.01       7.5     105.4 path/genblk1[23].path/path/add_out_reg[39]/D
    0:06:16  455691.0      0.01       7.5     105.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:06:16  455692.0      0.01       7.5     105.4 path/genblk1[3].path/path/add_out_reg[36]/D
    0:06:17  455696.8      0.01       7.3     105.4 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:06:17  455703.7      0.01       7.2      99.0                          
    0:06:19  455654.5      0.01       7.2      99.0                          
    0:06:20  455633.0      0.01       7.2      99.0                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:06:20  455633.0      0.01       7.2      99.0                          
    0:06:20  455568.4      0.01       7.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:06:20  455569.7      0.01       7.1       0.0 path/genblk1[25].path/path/add_out_reg[38]/D
    0:06:20  455571.8      0.01       7.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:06:20  455572.3      0.01       7.1       0.0 path/genblk1[13].path/path/add_out_reg[39]/D
    0:06:20  455576.1      0.01       7.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:06:20  455576.6      0.01       7.0       0.0 path/genblk1[30].path/path/add_out_reg[32]/D
    0:06:20  455581.1      0.01       6.9       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:06:21  455583.2      0.01       6.8       0.0 path/genblk1[14].path/path/add_out_reg[33]/D
    0:06:21  455583.2      0.01       6.8       0.0 path/genblk1[28].path/path/add_out_reg[38]/D
    0:06:21  455584.8      0.01       6.8       0.0 path/genblk1[27].path/path/add_out_reg[36]/D
    0:06:21  455591.0      0.01       6.8       0.0 path/genblk1[21].path/path/add_out_reg[38]/D
    0:06:21  455596.3      0.01       6.7       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:06:21  455598.1      0.01       6.7       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:06:21  455598.7      0.01       6.7       0.0 path/genblk1[30].path/path/add_out_reg[33]/D
    0:06:21  455601.6      0.01       6.6       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:21  455603.2      0.01       6.6       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:06:21  455604.5      0.01       6.6       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:21  455605.3      0.01       6.6       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:21  455603.5      0.01       6.5       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:06:21  455607.5      0.01       6.5       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:06:21  455606.7      0.01       6.4       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:22  455608.0      0.01       6.4       0.0 path/genblk1[23].path/path/add_out_reg[39]/D
    0:06:22  455607.2      0.01       6.4       0.0 path/genblk1[12].path/path/add_out_reg[35]/D
    0:06:22  455610.1      0.01       6.3       0.0 path/genblk1[2].path/path/add_out_reg[31]/D
    0:06:22  455611.2      0.01       6.2       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:06:22  455613.6      0.01       6.2       0.0 path/genblk1[10].path/path/add_out_reg[35]/D
    0:06:22  455614.9      0.01       6.2       0.0 path/genblk1[21].path/path/add_out_reg[38]/D
    0:06:22  455614.9      0.01       6.2       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:06:22  455617.6      0.01       6.1       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:06:22  455618.9      0.01       6.1       0.0                          
    0:06:23  455620.5      0.01       6.1       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:06:23  455620.5      0.01       6.1       0.0                          
    0:06:24  455620.5      0.01       6.1       0.0                          
    0:06:38  453664.9      0.02       6.3       0.0                          
    0:06:45  453164.2      0.02       6.5       0.0                          
    0:06:47  453025.4      0.02       6.6       0.0                          
    0:06:48  452992.9      0.02       6.6       0.0                          
    0:06:49  452989.2      0.02       6.6       0.0                          
    0:06:50  452986.0      0.02       6.6       0.0                          
    0:06:50  452983.4      0.02       6.7       0.0                          
    0:06:50  452983.4      0.02       6.7       0.0                          
    0:06:51  452982.8      0.02       6.7       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:06:51  452984.7      0.02       6.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:51  452994.3      0.02       6.6       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:06:51  452994.8      0.02       6.6       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:51  452996.1      0.02       6.6       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:06:51  452999.3      0.02       6.6       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:06:51  453001.7      0.02       6.6       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:52  453005.2      0.02       6.5       0.0 path/genblk1[27].path/path/add_out_reg[36]/D
    0:06:52  453012.6      0.02       6.5       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:06:52  453016.3      0.02       6.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:06:52  453022.2      0.01       6.4       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:52  453032.3      0.01       6.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:06:52  453033.4      0.01       6.3       0.0 path/genblk1[28].path/path/add_out_reg[32]/D
    0:06:52  453035.8      0.01       6.3       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:06:52  453038.7      0.01       6.3       0.0 path/genblk1[3].path/path/add_out_reg[35]/D
    0:06:52  453040.0      0.01       6.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:06:52  453041.1      0.01       6.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:06:52  453041.6      0.01       6.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:06:52  453044.3      0.01       6.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:06:52  453045.3      0.01       6.2       0.0 path/genblk1[21].path/path/add_out_reg[37]/D
    0:06:53  453049.1      0.01       6.1       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:06:53  453053.6      0.01       6.1       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:53  453055.7      0.01       6.1       0.0 path/genblk1[31].path/path/add_out_reg[37]/D
    0:06:53  453057.6      0.01       6.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:06:53  453058.4      0.01       6.0       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:06:53  453062.6      0.01       6.0       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:06:53  453065.0      0.01       6.0       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:53  453065.6      0.01       6.0       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:06:53  453069.5      0.01       5.9       0.0 path/genblk1[15].path/path/add_out_reg[38]/D
    0:06:53  453069.0      0.01       5.9       0.0 path/genblk1[31].path/path/add_out_reg[37]/D
    0:06:53  453068.0      0.01       5.9       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:54  453067.7      0.01       5.8       0.0 path/genblk1[23].path/path/add_out_reg[36]/D
    0:06:54  453066.9      0.01       5.8       0.0 path/genblk1[28].path/path/add_out_reg[38]/D
    0:06:54  453067.7      0.01       5.7       0.0 path/genblk1[13].path/path/add_out_reg[34]/D
    0:06:54  453068.5      0.01       5.7       0.0 path/genblk1[9].path/path/add_out_reg[35]/D
    0:06:54  453073.3      0.01       5.6       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:06:54  453074.9      0.01       5.6       0.0 path/genblk1[29].path/path/add_out_reg[35]/D
    0:06:54  453074.9      0.01       5.6       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:06:56  453078.1      0.01       5.6       0.0                          
    0:06:59  452452.4      0.04       9.2       0.0                          
    0:06:59  452443.1      0.04       9.0       0.0                          
    0:06:59  452443.1      0.04       9.0       0.0                          
    0:07:00  452443.1      0.04       9.0       0.0                          
    0:07:00  452443.1      0.04       9.0       0.0                          
    0:07:00  452443.1      0.04       9.0       0.0                          
    0:07:00  452443.1      0.04       9.0       0.0                          
    0:07:00  452457.2      0.02       6.7       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:07:00  452458.8      0.02       6.6       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:07:01  452461.2      0.02       6.7       0.0 path/genblk1[3].path/path/add_out_reg[38]/D
    0:07:01  452503.2      0.01       6.3       0.0 path/genblk1[7].path/path/add_out_reg[36]/D
    0:07:01  452506.2      0.01       6.2       0.0 path/genblk1[1].path/path/add_out_reg[35]/D
    0:07:01  452509.4      0.01       6.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:07:01  452511.2      0.01       6.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:07:01  452514.1      0.01       5.9       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:07:01  452519.7      0.01       5.9       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:07:01  452521.3      0.01       5.8       0.0 path/genblk1[21].path/path/add_out_reg[26]/D
    0:07:01  452526.1      0.01       5.7       0.0 path/genblk1[13].path/path/add_out_reg[36]/D
    0:07:02  452526.9      0.01       5.7       0.0 path/genblk1[19].path/path/add_out_reg[36]/D
    0:07:02  452529.3      0.01       5.7       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:07:02  452537.0      0.01       5.6       0.0 path/genblk1[10].path/path/add_out_reg[35]/D
    0:07:02  452537.5      0.01       5.6       0.0 path/genblk1[5].path/path/add_out_reg[32]/D
    0:07:02  452539.9      0.01       5.5       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:07:02  452543.1      0.01       5.5       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:07:02  452545.3      0.01       5.4       0.0 path/genblk1[23].path/path/add_out_reg[36]/D
    0:07:02  452548.5      0.01       5.4       0.0 path/genblk1[9].path/path/add_out_reg[37]/D
    0:07:02  452548.7      0.01       5.4       0.0 path/genblk1[25].path/path/add_out_reg[38]/D
    0:07:02  452549.0      0.01       5.4       0.0 path/genblk1[1].path/path/add_out_reg[34]/D
    0:07:02  452549.0      0.01       5.4       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:07:02  452549.3      0.01       5.4       0.0 path/genblk1[31].path/path/add_out_reg[39]/D
    0:07:03  452549.3      0.01       5.4       0.0 path/genblk1[29].path/path/add_out_reg[35]/D
    0:07:03  452555.1      0.01       5.3       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:07:03  452556.4      0.01       5.3       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:07:03  452558.6      0.01       5.2       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:07:03  452559.9      0.01       5.1       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:07:03  452561.8      0.01       5.0       0.0 path/genblk1[29].path/path/add_out_reg[35]/D
    0:07:03  452567.6      0.01       5.0       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:07:03  452574.8      0.01       5.0       0.0 path/genblk1[10].path/path/add_out_reg[34]/D
    0:07:03  452575.9      0.01       5.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:07:03  452580.1      0.01       5.0       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:07:03  452580.9      0.01       5.0       0.0 path/genblk1[6].path/path/add_out_reg[39]/D
    0:07:03  452581.4      0.01       4.9       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:07:03  452584.1      0.01       4.9       0.0 path/genblk1[28].path/path/add_out_reg[38]/D
    0:07:04  452586.0      0.01       4.9       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:07:04  452589.2      0.01       4.9       0.0 path/genblk1[14].path/path/add_out_reg[36]/D
    0:07:04  452590.2      0.01       4.8       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:07:04  452595.0      0.01       4.8       0.0 path/genblk1[16].path/path/add_out_reg[36]/D
    0:07:04  452596.6      0.01       4.8       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:07:04  452599.5      0.01       4.7       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:07:04  452602.5      0.01       4.7       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:07:04  452603.8      0.01       4.7       0.0 path/genblk1[13].path/path/add_out_reg[36]/D
    0:07:04  452604.6      0.01       4.6       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:07:04  452604.3      0.01       4.6       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:07:04  452608.0      0.01       4.5       0.0 path/genblk1[29].path/path/add_out_reg[34]/D
    0:07:04  452614.7      0.01       4.5       0.0 path/genblk1[6].path/path/add_out_reg[39]/D
    0:07:04  452620.5      0.01       4.5       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:07:04  452623.5      0.01       4.4       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:07:04  452631.2      0.01       4.3       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:05  452634.9      0.01       4.3       0.0 path/genblk1[5].path/path/add_out_reg[38]/D
    0:07:05  452635.7      0.01       4.2       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:07:05  452638.4      0.01       4.2       0.0 path/genblk1[12].path/path/add_out_reg[36]/D
    0:07:05  452639.7      0.01       4.2       0.0 path/genblk1[14].path/path/add_out_reg[36]/D
    0:07:05  452640.8      0.01       4.1       0.0 path/genblk1[26].path/path/add_out_reg[35]/D
    0:07:05  452641.0      0.01       4.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][27]/D
    0:07:05  452644.2      0.01       4.1       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:07:05  452651.4      0.01       4.1       0.0 path/genblk1[18].path/path/add_out_reg[33]/D
    0:07:05  452655.1      0.01       4.0       0.0 path/genblk1[27].path/path/add_out_reg[36]/D
    0:07:05  452666.0      0.01       4.0       0.0 path/genblk1[12].path/path/add_out_reg[36]/D
    0:07:05  452670.3      0.01       4.0       0.0 path/genblk1[10].path/path/add_out_reg[34]/D
    0:07:05  452669.5      0.01       4.0       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:07:05  452673.7      0.01       3.9       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:05  452676.4      0.01       3.9       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:07:06  452681.2      0.01       3.8       0.0 path/genblk1[25].path/path/add_out_reg[38]/D
    0:07:06  452681.7      0.01       3.8       0.0 path/genblk1[6].path/path/add_out_reg[35]/D
    0:07:06  452681.7      0.01       3.8       0.0 path/genblk1[6].path/path/add_out_reg[39]/D
    0:07:06  452686.0      0.01       3.8       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:07:06  452692.1      0.01       3.7       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:07:06  452694.8      0.01       3.7       0.0 path/genblk1[10].path/path/add_out_reg[34]/D
    0:07:06  452695.8      0.01       3.7       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:07:06  452697.9      0.01       3.6       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:07:06  452703.8      0.01       3.6       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:07:06  452704.6      0.01       3.6       0.0 path/genblk1[19].path/path/add_out_reg[36]/D
    0:07:06  452706.7      0.01       3.5       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:07:06  452710.7      0.01       3.5       0.0 path/genblk1[25].path/path/add_out_reg[38]/D
    0:07:06  452711.2      0.01       3.5       0.0 path/genblk1[14].path/path/add_out_reg[36]/D
    0:07:06  452712.3      0.01       3.4       0.0 path/genblk1[13].path/path/add_out_reg[36]/D
    0:07:07  452712.8      0.01       3.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:07:07  452715.5      0.01       3.4       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:07:07  452716.3      0.01       3.4       0.0 path/genblk1[14].path/path/add_out_reg[36]/D
    0:07:07  452722.2      0.01       3.4       0.0 path/genblk1[13].path/path/add_out_reg[36]/D
    0:07:07  452726.7      0.01       3.3       0.0 path/genblk1[26].path/path/add_out_reg[35]/D
    0:07:07  452727.7      0.01       3.3       0.0 path/genblk1[25].path/path/add_out_reg[39]/D
    0:07:07  452729.3      0.01       3.3       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:07:07  452730.7      0.01       3.3       0.0 path/genblk1[27].path/path/add_out_reg[36]/D
    0:07:07  452732.5      0.01       3.3       0.0 path/genblk1[6].path/path/add_out_reg[39]/D
    0:07:07  452732.8      0.01       3.2       0.0 path/genblk1[4].path/path/add_out_reg[39]/D
    0:07:07  452733.9      0.01       3.2       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:07:07  452736.0      0.01       3.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:07  452739.7      0.01       3.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:07  452740.5      0.01       3.1       0.0 path/genblk1[10].path/path/add_out_reg[34]/D
    0:07:08  452742.4      0.01       3.1       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:07:08  452743.4      0.01       3.1       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:07:08  452749.0      0.01       3.0       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:07:08  452751.1      0.01       3.0       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:07:08  452752.5      0.01       2.9       0.0 path/genblk1[16].path/path/add_out_reg[36]/D
    0:07:08  452753.0      0.01       2.9       0.0 path/genblk1[6].path/path/add_out_reg[39]/D
    0:07:08  452756.2      0.01       2.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:07:08  452755.4      0.01       2.8       0.0                          
    0:07:18  452728.8      0.01       2.8       0.0                          
    0:07:22  452683.6      0.01       2.8       0.0                          
    0:07:23  452620.5      0.01       2.8       0.0                          
    0:07:23  452536.5      0.01       2.8       0.0                          
    0:07:23  452463.6      0.01       2.8       0.0                          
    0:07:24  452384.1      0.01       2.8       0.0                          
    0:07:24  452304.3      0.01       2.8       0.0                          
    0:07:24  452225.0      0.01       2.8       0.0                          
    0:07:25  452144.1      0.01       2.8       0.0                          
    0:07:25  452066.5      0.01       2.8       0.0                          
    0:07:25  451989.9      0.01       2.8       0.0                          
    0:07:26  451913.0      0.01       2.8       0.0                          
    0:07:26  451833.7      0.01       2.8       0.0                          
    0:07:27  451715.6      0.01       2.8       0.0                          
    0:07:27  451605.5      0.01       2.8       0.0                          
    0:07:28  451493.8      0.01       2.8       0.0                          
    0:07:28  451383.6      0.01       2.8       0.0                          
    0:07:29  451271.9      0.01       2.8       0.0                          
    0:07:29  451160.2      0.01       2.8       0.0                          
    0:07:30  451050.1      0.01       2.8       0.0                          
    0:07:30  450938.4      0.01       2.8       0.0                          
    0:07:31  450828.2      0.01       2.8       0.0                          
    0:07:31  450716.5      0.01       2.8       0.0                          
    0:07:32  450606.4      0.01       2.8       0.0                          
    0:07:32  450494.7      0.01       2.8       0.0                          
    0:07:33  450383.7      0.01       2.8       0.0                          
    0:07:33  450272.8      0.01       2.8       0.0                          
    0:07:34  450161.9      0.01       2.8       0.0                          
    0:07:35  450051.0      0.01       2.8       0.0                          
    0:07:35  449938.5      0.01       2.8       0.0                          
    0:07:36  449827.5      0.01       2.8       0.0                          
    0:07:36  449716.6      0.01       2.8       0.0                          
    0:07:37  449621.9      0.01       2.8       0.0                          
    0:07:37  449525.4      0.01       2.8       0.0                          
    0:07:37  449428.8      0.01       2.8       0.0                          
    0:07:38  449330.9      0.01       2.8       0.0                          
    0:07:38  449232.0      0.01       2.8       0.0                          
    0:07:39  449142.1      0.01       2.8       0.0                          
    0:07:39  449044.7      0.01       2.8       0.0                          
    0:07:40  448951.3      0.01       2.8       0.0                          
    0:07:40  448851.1      0.01       2.8       0.0                          
    0:07:40  448761.9      0.01       2.8       0.0                          
    0:07:41  448676.8      0.01       2.8       0.0                          
    0:07:41  448575.7      0.01       2.8       0.0                          
    0:07:42  448473.6      0.01       2.8       0.0                          
    0:07:42  448381.3      0.01       2.8       0.0                          
    0:07:43  448303.1      0.01       2.8       0.0                          
    0:07:43  448197.8      0.01       2.8       0.0                          
    0:07:43  448088.4      0.01       2.8       0.0                          
    0:07:44  447998.0      0.01       2.8       0.0                          
    0:07:44  447893.5      0.01       2.8       0.0                          
    0:07:45  447760.2      0.01       2.8       0.0                          
    0:07:45  447656.4      0.01       2.8       0.0                          
    0:07:46  447533.6      0.01       2.8       0.0                          
    0:07:46  447418.4      0.01       2.8       0.0                          
    0:07:47  447291.2      0.01       2.8       0.0                          
    0:07:47  447172.9      0.01       2.8       0.0                          
    0:07:48  447054.0      0.01       2.8       0.0                          
    0:07:48  446923.9      0.01       2.8       0.0                          
    0:07:49  446811.4      0.01       2.8       0.0                          
    0:07:49  446681.0      0.01       2.8       0.0                          
    0:07:50  446558.9      0.01       2.8       0.0                          
    0:07:50  446433.4      0.01       2.8       0.0                          
    0:07:51  446308.9      0.01       2.8       0.0                          
    0:07:51  446189.2      0.01       2.8       0.0                          
    0:07:52  446067.6      0.01       2.8       0.0                          
    0:07:52  445934.4      0.01       2.8       0.0                          
    0:07:53  445816.3      0.01       2.8       0.0                          
    0:07:53  445691.0      0.01       2.8       0.0                          
    0:07:54  445559.3      0.01       2.8       0.0                          
    0:07:54  445538.6      0.01       2.8       0.0                          
    0:07:54  445512.5      0.01       2.8       0.0                          
    0:07:54  445487.2      0.01       2.8       0.0                          
    0:07:54  445398.4      0.01       2.8       0.0                          
    0:07:54  445313.0      0.01       2.8       0.0                          
    0:07:54  445203.1      0.01       2.8       0.0                          
    0:07:55  445066.4      0.01       2.8       0.0                          
    0:07:55  444913.2      0.01       2.8       0.0                          
    0:07:55  444768.2      0.01       2.8       0.0                          
    0:07:55  444627.0      0.01       2.8       0.0                          
    0:07:56  444550.9      0.01       2.8       0.0                          
    0:07:56  444533.1      0.01       2.8       0.0                          
    0:07:56  444515.3      0.01       2.8       0.0                          
    0:07:56  444479.9      0.01       2.8       0.0                          
    0:07:56  444426.4      0.01       2.9       0.0                          
    0:07:56  444404.1      0.01       2.9       0.0                          
    0:07:56  444400.1      0.01       2.8       0.0                          
    0:07:56  444394.0      0.01       2.9       0.0                          
    0:07:56  444390.2      0.01       2.9       0.0                          
    0:07:56  444382.5      0.01       2.9       0.0                          
    0:07:56  444373.7      0.01       2.9       0.0                          
    0:07:56  444365.0      0.01       2.9       0.0                          
    0:07:57  444346.9      0.01       2.9       0.0                          
    0:07:57  444342.1      0.01       2.9       0.0                          
    0:07:57  444337.8      0.01       2.9       0.0                          
    0:07:59  444311.2      0.01       2.9       0.0                          
    0:07:59  444307.8      0.01       2.9       0.0                          
    0:08:00  444305.1      0.01       2.9       0.0                          
    0:08:00  444304.3      0.01       2.9       0.0                          
    0:08:01  444301.9      0.01       2.9       0.0                          
    0:08:02  444300.1      0.01       2.9       0.0                          
    0:08:02  444297.1      0.01       2.9       0.0                          
    0:08:03  444296.6      0.01       2.9       0.0                          
    0:08:03  444295.0      0.01       2.9       0.0                          
    0:08:03  444293.4      0.01       2.9       0.0                          
    0:08:09  444292.6      0.01       2.9       0.0                          
    0:08:09  444287.8      0.01       2.9       0.0                          
    0:08:09  444281.7      0.01       2.9       0.0                          
    0:08:10  444277.7      0.01       2.9       0.0                          
    0:08:10  444274.8      0.01       2.9       0.0                          
    0:08:11  444271.9      0.01       2.9       0.0                          
    0:08:12  444271.1      0.01       2.9       0.0                          
    0:08:12  444270.3      0.01       2.9       0.0                          
    0:08:12  444267.9      0.01       2.9       0.0                          
    0:08:12  444259.9      0.01       2.9       0.0                          
    0:08:12  444251.4      0.01       2.9       0.0                          
    0:08:12  444249.8      0.01       2.9       0.0                          
    0:08:13  444249.0      0.01       2.9       0.0                          
    0:08:13  444247.7      0.01       2.9       0.0                          
    0:08:13  444246.9      0.01       2.9       0.0                          
    0:08:13  444241.8      0.01       2.9       0.0                          
    0:08:15  444237.8      0.01       2.9       0.0                          
    0:08:16  444150.0      0.06       6.0       0.0                          
    0:08:16  444149.8      0.06       6.0       0.0                          
    0:08:16  444149.8      0.06       6.0       0.0                          
    0:08:17  444149.8      0.06       6.0       0.0                          
    0:08:17  444149.8      0.06       6.0       0.0                          
    0:08:17  444149.8      0.06       6.0       0.0                          
    0:08:17  444149.8      0.06       6.0       0.0                          
    0:08:17  444158.0      0.01       3.7       0.0 path/genblk1[14].path/path/add_out_reg[36]/D
    0:08:17  444160.1      0.01       3.7       0.0 path/genblk1[13].path/path/add_out_reg[36]/D
    0:08:18  444172.4      0.01       3.4       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:08:18  444174.0      0.01       3.2       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:08:18  444178.0      0.01       3.2       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:08:18  444183.3      0.01       3.2       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:08:18  444184.6      0.01       3.2       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:08:18  444186.7      0.01       3.1       0.0 path/genblk1[21].path/path/add_out_reg[38]/D
    0:08:18  444190.2      0.01       3.1       0.0 path/genblk1[15].path/path/add_out_reg[38]/D
    0:08:18  444192.3      0.01       3.0       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:08:18  444195.3      0.01       3.0       0.0 path/genblk1[2].path/path/add_out_reg[36]/D
    0:08:18  444198.7      0.01       2.9       0.0 path/genblk1[10].path/path/add_out_reg[34]/D
    0:08:18  444205.9      0.01       2.9       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:18  444208.6      0.01       2.9       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:08:18  444209.6      0.01       2.8       0.0 path/genblk1[11].path/path/add_out_reg[28]/D
    0:08:19  444214.4      0.01       2.7       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:08:19  444217.6      0.01       2.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:08:19  444218.1      0.01       2.7       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:08:19  444220.3      0.01       2.7       0.0 path/genblk1[28].path/path/add_out_reg[32]/D
    0:08:19  444225.0      0.01       2.7       0.0 path/genblk1[25].path/path/add_out_reg[38]/D
    0:08:19  444229.6      0.01       2.7       0.0 path/genblk1[5].path/path/add_out_reg[38]/D
    0:08:19  444230.6      0.01       2.7       0.0 path/genblk1[25].path/path/add_out_reg[37]/D
    0:08:19  444232.2      0.01       2.6       0.0 path/genblk1[31].path/path/add_out_reg[39]/D
    0:08:19  444236.5      0.01       2.6       0.0 path/genblk1[15].path/path/add_out_reg[38]/D
    0:08:19  444238.6      0.01       2.6       0.0 path/genblk1[27].path/path/add_out_reg[36]/D
    0:08:19  444239.4      0.01       2.5       0.0 path/genblk1[5].path/path/add_out_reg[38]/D
    0:08:20  444242.3      0.01       2.5       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:20  444243.9      0.01       2.5       0.0 path/genblk1[28].path/path/add_out_reg[38]/D
    0:08:20  444247.4      0.01       2.5       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:08:20  444247.9      0.01       2.5       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:08:20  444248.5      0.01       2.5       0.0 path/genblk1[10].path/path/add_out_reg[34]/D
    0:08:20  444250.8      0.01       2.5       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:08:20  444251.9      0.01       2.4       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:08:20  444253.8      0.01       2.4       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:08:20  444255.9      0.01       2.4       0.0 path/genblk1[3].path/path/add_out_reg[38]/D
    0:08:20  444256.2      0.01       2.4       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:20  444258.3      0.01       2.3       0.0 path/genblk1[28].path/path/add_out_reg[32]/D
    0:08:20  444259.6      0.01       2.3       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:20  444262.3      0.01       2.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:21  444268.9      0.01       2.3       0.0 path/genblk1[9].path/path/add_out_reg[34]/D
    0:08:21  444270.3      0.01       2.3       0.0 path/genblk1[4].path/path/add_out_reg[37]/D
    0:08:21  444271.9      0.01       2.2       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:21  444275.9      0.01       2.2       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:08:21  444276.9      0.01       2.2       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:21  444279.3      0.01       2.2       0.0 path/genblk1[9].path/path/add_out_reg[33]/D
    0:08:21  444284.1      0.01       2.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:21  444285.2      0.01       2.1       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:08:21  444291.5      0.01       2.1       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:21  444292.6      0.01       2.1       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:08:21  444295.3      0.01       2.1       0.0 path/genblk1[21].path/path/add_out_reg[38]/D
    0:08:21  444296.9      0.01       2.1       0.0 path/genblk1[19].path/path/add_out_reg[36]/D
    0:08:21  444304.3      0.01       2.1       0.0 path/genblk1[5].path/path/add_out_reg[38]/D
    0:08:22  444305.9      0.01       2.0       0.0 path/genblk1[28].path/path/add_out_reg[38]/D
    0:08:22  444307.0      0.01       2.0       0.0 path/genblk1[9].path/path/add_out_reg[33]/D
    0:08:22  444307.2      0.01       2.0       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:08:22  444308.6      0.01       2.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:08:22  444311.2      0.01       2.0       0.0 path/genblk1[19].path/path/add_out_reg[36]/D
    0:08:22  444312.0      0.01       2.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:08:22  444315.5      0.01       2.0       0.0 path/genblk1[6].path/path/add_out_reg[37]/D
    0:08:22  444318.7      0.01       1.9       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:08:22  444318.7      0.01       1.9       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:22  444318.7      0.01       1.9       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:08:22  444321.3      0.01       1.9       0.0 path/genblk1[21].path/path/add_out_reg[38]/D
    0:08:22  444326.9      0.01       1.9       0.0 path/genblk1[28].path/path/add_out_reg[38]/D
    0:08:22  444329.6      0.01       1.9       0.0 path/genblk1[28].path/path/add_out_reg[32]/D
    0:08:23  444330.4      0.01       1.9       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:08:23  444331.2      0.01       1.9       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:23  444334.9      0.01       1.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:08:23  444336.0      0.01       1.8       0.0 path/genblk1[31].path/path/add_out_reg[39]/D
    0:08:23  444336.2      0.01       1.8       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:08:23  444335.4      0.01       1.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:08:23  444340.0      0.01       1.8       0.0 path/genblk1[5].path/path/add_out_reg[38]/D
    0:08:23  444339.2      0.01       1.8       0.0                          
    0:08:25  444337.8      0.01       1.8       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_32_32_20_0' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[24].path/path/reset': 1805 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 49352 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_32_32_20_0
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 07:36:25 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_32_32_20_0' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:             215838.253174
Buf/Inv area:                    13029.743984
Noncombinational area:          228499.578013
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                444337.831187
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_32_32_20_0
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 07:36:44 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_32_32_20_0         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  = 143.2730 mW   (89%)
  Net Switching Power  =  18.2153 mW   (11%)
                         ---------
Total Dynamic Power    = 161.4883 mW  (100%)

Cell Leakage Power     =   9.2945 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       1.3542e+05        1.4448e+03        3.8896e+06        1.4076e+05  (  82.42%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  7.8469e+03        1.6768e+04        5.4049e+06        3.0022e+04  (  17.58%)
--------------------------------------------------------------------------------------------------
Total          1.4327e+05 uW     1.8213e+04 uW     9.2945e+06 nW     1.7078e+05 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_32_32_20_0
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 07:36:45 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[28].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[28].path/path/add_out_reg[38]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_32_32_20_0     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[28].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[10]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[28].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[10]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[28].path/Mat_a_Mem/Mem/U15/Z (TBUF_X2)     0.13       0.21 f
  path/genblk1[28].path/Mat_a_Mem/Mem/data_out[10] (memory_b20_SIZE32_LOGSIZE5_8)
                                                          0.00       0.21 f
  path/genblk1[28].path/Mat_a_Mem/data_out[10] (seqMemory_b20_SIZE32_8)
                                                          0.00       0.21 f
  path/genblk1[28].path/path/in0[10] (mac_b20_g0_4)       0.00       0.21 f
  path/genblk1[28].path/path/mult_21/a[10] (mac_b20_g0_4_DW_mult_tc_1)
                                                          0.00       0.21 f
  path/genblk1[28].path/path/mult_21/U2151/Z (XOR2_X1)
                                                          0.07       0.29 f
  path/genblk1[28].path/path/mult_21/U1950/ZN (NAND2_X1)
                                                          0.03       0.32 r
  path/genblk1[28].path/path/mult_21/U1325/Z (BUF_X1)     0.05       0.37 r
  path/genblk1[28].path/path/mult_21/U1818/ZN (OAI22_X1)
                                                          0.04       0.41 f
  path/genblk1[28].path/path/mult_21/U575/CO (FA_X1)      0.11       0.52 f
  path/genblk1[28].path/path/mult_21/U563/S (FA_X1)       0.15       0.66 r
  path/genblk1[28].path/path/mult_21/U561/CO (FA_X1)      0.07       0.73 r
  path/genblk1[28].path/path/mult_21/U552/S (FA_X1)       0.11       0.84 f
  path/genblk1[28].path/path/mult_21/U551/S (FA_X1)       0.14       0.99 r
  path/genblk1[28].path/path/mult_21/U1334/ZN (NOR2_X1)
                                                          0.03       1.02 f
  path/genblk1[28].path/path/mult_21/U1444/ZN (NOR2_X1)
                                                          0.04       1.06 r
  path/genblk1[28].path/path/mult_21/U2096/ZN (NAND2_X1)
                                                          0.03       1.09 f
  path/genblk1[28].path/path/mult_21/U2091/ZN (OAI21_X1)
                                                          0.06       1.15 r
  path/genblk1[28].path/path/mult_21/U1320/Z (BUF_X2)     0.05       1.20 r
  path/genblk1[28].path/path/mult_21/U2186/ZN (AOI21_X1)
                                                          0.04       1.24 f
  path/genblk1[28].path/path/mult_21/U1342/ZN (XNOR2_X1)
                                                          0.06       1.30 f
  path/genblk1[28].path/path/mult_21/product[27] (mac_b20_g0_4_DW_mult_tc_1)
                                                          0.00       1.30 f
  path/genblk1[28].path/path/add_27/A[27] (mac_b20_g0_4_DW01_add_1)
                                                          0.00       1.30 f
  path/genblk1[28].path/path/add_27/U454/ZN (NOR2_X1)     0.06       1.36 r
  path/genblk1[28].path/path/add_27/U792/ZN (NOR2_X1)     0.03       1.38 f
  path/genblk1[28].path/path/add_27/U797/ZN (AOI21_X1)
                                                          0.05       1.44 r
  path/genblk1[28].path/path/add_27/U825/ZN (OAI21_X1)
                                                          0.03       1.47 f
  path/genblk1[28].path/path/add_27/U823/ZN (AOI21_X1)
                                                          0.05       1.52 r
  path/genblk1[28].path/path/add_27/U799/ZN (OAI21_X1)
                                                          0.04       1.56 f
  path/genblk1[28].path/path/add_27/U484/Z (BUF_X1)       0.05       1.60 f
  path/genblk1[28].path/path/add_27/U835/ZN (AOI21_X1)
                                                          0.05       1.65 r
  path/genblk1[28].path/path/add_27/U472/ZN (XNOR2_X1)
                                                          0.06       1.71 r
  path/genblk1[28].path/path/add_27/SUM[38] (mac_b20_g0_4_DW01_add_1)
                                                          0.00       1.71 r
  path/genblk1[28].path/path/U14/ZN (INV_X1)              0.02       1.74 f
  path/genblk1[28].path/path/U15/ZN (NOR2_X1)             0.04       1.77 r
  path/genblk1[28].path/path/add_out_reg[38]/D (DFF_X2)
                                                          0.01       1.78 r
  data arrival time                                                  1.78

  clock clk (rise edge)                                   1.81       1.81
  clock network delay (ideal)                             0.00       1.81
  path/genblk1[28].path/path/add_out_reg[38]/CK (DFF_X2)
                                                          0.00       1.81 r
  library setup time                                     -0.03       1.78
  data required time                                                 1.78
  --------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 31 nets to module multipath_k32_p32_b20_g0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
