$comment
	File created using the following command:
		vcd file Aula5.msim.vcd -direction
$end
$date
	Tue Sep 12 22:27:35 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula5_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " KEY [3] $end
$var wire 1 # KEY [2] $end
$var wire 1 $ KEY [1] $end
$var wire 1 % KEY [0] $end
$var wire 1 & Palavra_Controle [11] $end
$var wire 1 ' Palavra_Controle [10] $end
$var wire 1 ( Palavra_Controle [9] $end
$var wire 1 ) Palavra_Controle [8] $end
$var wire 1 * Palavra_Controle [7] $end
$var wire 1 + Palavra_Controle [6] $end
$var wire 1 , Palavra_Controle [5] $end
$var wire 1 - Palavra_Controle [4] $end
$var wire 1 . Palavra_Controle [3] $end
$var wire 1 / Palavra_Controle [2] $end
$var wire 1 0 Palavra_Controle [1] $end
$var wire 1 1 Palavra_Controle [0] $end
$var wire 1 2 PC_OUT [8] $end
$var wire 1 3 PC_OUT [7] $end
$var wire 1 4 PC_OUT [6] $end
$var wire 1 5 PC_OUT [5] $end
$var wire 1 6 PC_OUT [4] $end
$var wire 1 7 PC_OUT [3] $end
$var wire 1 8 PC_OUT [2] $end
$var wire 1 9 PC_OUT [1] $end
$var wire 1 : PC_OUT [0] $end

$scope module i1 $end
$var wire 1 ; gnd $end
$var wire 1 < vcc $end
$var wire 1 = unknown $end
$var wire 1 > devoe $end
$var wire 1 ? devclrn $end
$var wire 1 @ devpor $end
$var wire 1 A ww_devoe $end
$var wire 1 B ww_devclrn $end
$var wire 1 C ww_devpor $end
$var wire 1 D ww_CLOCK_50 $end
$var wire 1 E ww_KEY [3] $end
$var wire 1 F ww_KEY [2] $end
$var wire 1 G ww_KEY [1] $end
$var wire 1 H ww_KEY [0] $end
$var wire 1 I ww_PC_OUT [8] $end
$var wire 1 J ww_PC_OUT [7] $end
$var wire 1 K ww_PC_OUT [6] $end
$var wire 1 L ww_PC_OUT [5] $end
$var wire 1 M ww_PC_OUT [4] $end
$var wire 1 N ww_PC_OUT [3] $end
$var wire 1 O ww_PC_OUT [2] $end
$var wire 1 P ww_PC_OUT [1] $end
$var wire 1 Q ww_PC_OUT [0] $end
$var wire 1 R ww_Palavra_Controle [11] $end
$var wire 1 S ww_Palavra_Controle [10] $end
$var wire 1 T ww_Palavra_Controle [9] $end
$var wire 1 U ww_Palavra_Controle [8] $end
$var wire 1 V ww_Palavra_Controle [7] $end
$var wire 1 W ww_Palavra_Controle [6] $end
$var wire 1 X ww_Palavra_Controle [5] $end
$var wire 1 Y ww_Palavra_Controle [4] $end
$var wire 1 Z ww_Palavra_Controle [3] $end
$var wire 1 [ ww_Palavra_Controle [2] $end
$var wire 1 \ ww_Palavra_Controle [1] $end
$var wire 1 ] ww_Palavra_Controle [0] $end
$var wire 1 ^ \CLOCK_50~input_o\ $end
$var wire 1 _ \KEY[1]~input_o\ $end
$var wire 1 ` \KEY[2]~input_o\ $end
$var wire 1 a \KEY[3]~input_o\ $end
$var wire 1 b \PC_OUT[0]~output_o\ $end
$var wire 1 c \PC_OUT[1]~output_o\ $end
$var wire 1 d \PC_OUT[2]~output_o\ $end
$var wire 1 e \PC_OUT[3]~output_o\ $end
$var wire 1 f \PC_OUT[4]~output_o\ $end
$var wire 1 g \PC_OUT[5]~output_o\ $end
$var wire 1 h \PC_OUT[6]~output_o\ $end
$var wire 1 i \PC_OUT[7]~output_o\ $end
$var wire 1 j \PC_OUT[8]~output_o\ $end
$var wire 1 k \Palavra_Controle[0]~output_o\ $end
$var wire 1 l \Palavra_Controle[1]~output_o\ $end
$var wire 1 m \Palavra_Controle[2]~output_o\ $end
$var wire 1 n \Palavra_Controle[3]~output_o\ $end
$var wire 1 o \Palavra_Controle[4]~output_o\ $end
$var wire 1 p \Palavra_Controle[5]~output_o\ $end
$var wire 1 q \Palavra_Controle[6]~output_o\ $end
$var wire 1 r \Palavra_Controle[7]~output_o\ $end
$var wire 1 s \Palavra_Controle[8]~output_o\ $end
$var wire 1 t \Palavra_Controle[9]~output_o\ $end
$var wire 1 u \Palavra_Controle[10]~output_o\ $end
$var wire 1 v \Palavra_Controle[11]~output_o\ $end
$var wire 1 w \KEY[0]~input_o\ $end
$var wire 1 x \incrementaPC|Add0~2\ $end
$var wire 1 y \incrementaPC|Add0~5_sumout\ $end
$var wire 1 z \incrementaPC|Add0~6\ $end
$var wire 1 { \incrementaPC|Add0~9_sumout\ $end
$var wire 1 | \incrementaPC|Add0~18\ $end
$var wire 1 } \incrementaPC|Add0~22\ $end
$var wire 1 ~ \incrementaPC|Add0~25_sumout\ $end
$var wire 1 !! \MUX2|saida_MUX[6]~7_combout\ $end
$var wire 1 "! \incrementaPC|Add0~26\ $end
$var wire 1 #! \incrementaPC|Add0~29_sumout\ $end
$var wire 1 $! \MUX2|saida_MUX[7]~8_combout\ $end
$var wire 1 %! \ROM1|memROM~1_combout\ $end
$var wire 1 &! \ROM1|memROM~2_combout\ $end
$var wire 1 '! \ROM1|memROM~3_combout\ $end
$var wire 1 (! \ROM1|memROM~4_combout\ $end
$var wire 1 )! \DECODER|Equal4~0_combout\ $end
$var wire 1 *! \DECODER|saida[4]~3_combout\ $end
$var wire 1 +! \MUX1|saida_MUX[4]~2_combout\ $end
$var wire 1 ,! \DECODER|saida[3]~8_combout\ $end
$var wire 1 -! \ROM1|memROM~10_combout\ $end
$var wire 1 .! \DECODER|Equal6~0_combout\ $end
$var wire 1 /! \MUX1|saida_MUX[6]~5_combout\ $end
$var wire 1 0! \DECODER|saida[5]~4_combout\ $end
$var wire 1 1! \DECODER|saida[0]~0_combout\ $end
$var wire 1 2! \ROM1|memROM~13_combout\ $end
$var wire 1 3! \ROM1|memROM~6_combout\ $end
$var wire 1 4! \ROM1|memROM~9_combout\ $end
$var wire 1 5! \RAM1|process_0~0_combout\ $end
$var wire 1 6! \RAM1|ram~184_combout\ $end
$var wire 1 7! \RAM1|ram~135_q\ $end
$var wire 1 8! \RAM1|ram~185_combout\ $end
$var wire 1 9! \RAM1|ram~143_q\ $end
$var wire 1 :! \RAM1|ram~186_combout\ $end
$var wire 1 ;! \RAM1|ram~119_q\ $end
$var wire 1 <! \RAM1|ram~187_combout\ $end
$var wire 1 =! \RAM1|ram~127_q\ $end
$var wire 1 >! \RAM1|ram~179_combout\ $end
$var wire 1 ?! \RAM1|ram~188_combout\ $end
$var wire 1 @! \RAM1|ram~103_q\ $end
$var wire 1 A! \RAM1|ram~189_combout\ $end
$var wire 1 B! \RAM1|ram~111_q\ $end
$var wire 1 C! \RAM1|ram~190_combout\ $end
$var wire 1 D! \RAM1|ram~87_q\ $end
$var wire 1 E! \RAM1|ram~191_combout\ $end
$var wire 1 F! \RAM1|ram~95_q\ $end
$var wire 1 G! \RAM1|ram~180_combout\ $end
$var wire 1 H! \RAM1|ram~192_combout\ $end
$var wire 1 I! \RAM1|ram~71_q\ $end
$var wire 1 J! \RAM1|ram~193_combout\ $end
$var wire 1 K! \RAM1|ram~79_q\ $end
$var wire 1 L! \RAM1|ram~194_combout\ $end
$var wire 1 M! \RAM1|ram~55_q\ $end
$var wire 1 N! \RAM1|ram~195_combout\ $end
$var wire 1 O! \RAM1|ram~63_q\ $end
$var wire 1 P! \RAM1|ram~181_combout\ $end
$var wire 1 Q! \RAM1|ram~196_combout\ $end
$var wire 1 R! \RAM1|ram~39_q\ $end
$var wire 1 S! \RAM1|ram~197_combout\ $end
$var wire 1 T! \RAM1|ram~47_q\ $end
$var wire 1 U! \RAM1|ram~198_combout\ $end
$var wire 1 V! \RAM1|ram~23_q\ $end
$var wire 1 W! \RAM1|ram~199_combout\ $end
$var wire 1 X! \RAM1|ram~31_q\ $end
$var wire 1 Y! \RAM1|ram~182_combout\ $end
$var wire 1 Z! \RAM1|ram~183_combout\ $end
$var wire 1 [! \ROM1|memROM~12_combout\ $end
$var wire 1 \! \DECODER|saida[6]~9_combout\ $end
$var wire 1 ]! \ROM1|memROM~11_combout\ $end
$var wire 1 ^! \ULA1|Add0~34_cout\ $end
$var wire 1 _! \ULA1|Add0~9_sumout\ $end
$var wire 1 `! \RAM1|ram~129_q\ $end
$var wire 1 a! \RAM1|ram~137_q\ $end
$var wire 1 b! \RAM1|ram~113_q\ $end
$var wire 1 c! \RAM1|ram~121_q\ $end
$var wire 1 d! \RAM1|ram~145_combout\ $end
$var wire 1 e! \RAM1|ram~97_q\ $end
$var wire 1 f! \RAM1|ram~105_q\ $end
$var wire 1 g! \RAM1|ram~81_q\ $end
$var wire 1 h! \RAM1|ram~89_q\ $end
$var wire 1 i! \RAM1|ram~146_combout\ $end
$var wire 1 j! \RAM1|ram~65_q\ $end
$var wire 1 k! \RAM1|ram~73_q\ $end
$var wire 1 l! \RAM1|ram~49_q\ $end
$var wire 1 m! \RAM1|ram~57_q\ $end
$var wire 1 n! \RAM1|ram~147_combout\ $end
$var wire 1 o! \RAM1|ram~33_q\ $end
$var wire 1 p! \RAM1|ram~41_q\ $end
$var wire 1 q! \RAM1|ram~17_q\ $end
$var wire 1 r! \RAM1|ram~25_q\ $end
$var wire 1 s! \RAM1|ram~148_combout\ $end
$var wire 1 t! \RAM1|ram~149_combout\ $end
$var wire 1 u! \MUX1|saida_MUX[0]~0_combout\ $end
$var wire 1 v! \ULA1|Add0~10\ $end
$var wire 1 w! \ULA1|Add0~13_sumout\ $end
$var wire 1 x! \RAM1|ram~138_q\ $end
$var wire 1 y! \RAM1|ram~106_q\ $end
$var wire 1 z! \RAM1|ram~74_q\ $end
$var wire 1 {! \RAM1|ram~42_q\ $end
$var wire 1 |! \RAM1|ram~151_combout\ $end
$var wire 1 }! \RAM1|ram~130_q\ $end
$var wire 1 ~! \RAM1|ram~98_q\ $end
$var wire 1 !" \RAM1|ram~66_q\ $end
$var wire 1 "" \RAM1|ram~34_q\ $end
$var wire 1 #" \RAM1|ram~150_combout\ $end
$var wire 1 $" \RAM1|ram~122_q\ $end
$var wire 1 %" \RAM1|ram~90_q\ $end
$var wire 1 &" \RAM1|ram~58_q\ $end
$var wire 1 '" \RAM1|ram~26_q\ $end
$var wire 1 (" \RAM1|ram~153_combout\ $end
$var wire 1 )" \RAM1|ram~114_q\ $end
$var wire 1 *" \RAM1|ram~82_q\ $end
$var wire 1 +" \RAM1|ram~50_q\ $end
$var wire 1 ," \RAM1|ram~18_q\ $end
$var wire 1 -" \RAM1|ram~152_combout\ $end
$var wire 1 ." \MUX1|saida_MUX[1]~8_combout\ $end
$var wire 1 /" \ULA1|Add0~14\ $end
$var wire 1 0" \ULA1|Add0~17_sumout\ $end
$var wire 1 1" \RAM1|ram~131_q\ $end
$var wire 1 2" \RAM1|ram~139_q\ $end
$var wire 1 3" \RAM1|ram~115_q\ $end
$var wire 1 4" \RAM1|ram~123_q\ $end
$var wire 1 5" \RAM1|ram~159_combout\ $end
$var wire 1 6" \RAM1|ram~99_q\ $end
$var wire 1 7" \RAM1|ram~107_q\ $end
$var wire 1 8" \RAM1|ram~83_q\ $end
$var wire 1 9" \RAM1|ram~91_q\ $end
$var wire 1 :" \RAM1|ram~160_combout\ $end
$var wire 1 ;" \RAM1|ram~67_q\ $end
$var wire 1 <" \RAM1|ram~75_q\ $end
$var wire 1 =" \RAM1|ram~51_q\ $end
$var wire 1 >" \RAM1|ram~59_q\ $end
$var wire 1 ?" \RAM1|ram~161_combout\ $end
$var wire 1 @" \RAM1|ram~35_q\ $end
$var wire 1 A" \RAM1|ram~43_q\ $end
$var wire 1 B" \RAM1|ram~19_q\ $end
$var wire 1 C" \RAM1|ram~27_q\ $end
$var wire 1 D" \RAM1|ram~162_combout\ $end
$var wire 1 E" \RAM1|ram~163_combout\ $end
$var wire 1 F" \MUX1|saida_MUX[2]~3_combout\ $end
$var wire 1 G" \ULA1|Add0~18\ $end
$var wire 1 H" \ULA1|Add0~21_sumout\ $end
$var wire 1 I" \RAM1|ram~132_q\ $end
$var wire 1 J" \RAM1|ram~100_q\ $end
$var wire 1 K" \RAM1|ram~68_q\ $end
$var wire 1 L" \RAM1|ram~36_q\ $end
$var wire 1 M" \RAM1|ram~164_combout\ $end
$var wire 1 N" \RAM1|ram~140_q\ $end
$var wire 1 O" \RAM1|ram~108_q\ $end
$var wire 1 P" \RAM1|ram~76_q\ $end
$var wire 1 Q" \RAM1|ram~44_q\ $end
$var wire 1 R" \RAM1|ram~165_combout\ $end
$var wire 1 S" \RAM1|ram~116_q\ $end
$var wire 1 T" \RAM1|ram~84_q\ $end
$var wire 1 U" \RAM1|ram~52_q\ $end
$var wire 1 V" \RAM1|ram~20_q\ $end
$var wire 1 W" \RAM1|ram~166_combout\ $end
$var wire 1 X" \RAM1|ram~124_q\ $end
$var wire 1 Y" \RAM1|ram~92_q\ $end
$var wire 1 Z" \RAM1|ram~60_q\ $end
$var wire 1 [" \RAM1|ram~28_q\ $end
$var wire 1 \" \RAM1|ram~167_combout\ $end
$var wire 1 ]" \RAM1|ram~168_combout\ $end
$var wire 1 ^" \MUX1|saida_MUX[3]~4_combout\ $end
$var wire 1 _" \ULA1|Add0~22\ $end
$var wire 1 `" \ULA1|Add0~25_sumout\ $end
$var wire 1 a" \MUX1|saida_MUX[4]~6_combout\ $end
$var wire 1 b" \RAM1|ram~133_q\ $end
$var wire 1 c" \RAM1|ram~141_q\ $end
$var wire 1 d" \RAM1|ram~117_q\ $end
$var wire 1 e" \RAM1|ram~125_q\ $end
$var wire 1 f" \RAM1|ram~169_combout\ $end
$var wire 1 g" \RAM1|ram~101_q\ $end
$var wire 1 h" \RAM1|ram~109_q\ $end
$var wire 1 i" \RAM1|ram~85_q\ $end
$var wire 1 j" \RAM1|ram~93_q\ $end
$var wire 1 k" \RAM1|ram~170_combout\ $end
$var wire 1 l" \RAM1|ram~69_q\ $end
$var wire 1 m" \RAM1|ram~77_q\ $end
$var wire 1 n" \RAM1|ram~53_q\ $end
$var wire 1 o" \RAM1|ram~61_q\ $end
$var wire 1 p" \RAM1|ram~171_combout\ $end
$var wire 1 q" \RAM1|ram~37_q\ $end
$var wire 1 r" \RAM1|ram~45_q\ $end
$var wire 1 s" \RAM1|ram~21_q\ $end
$var wire 1 t" \RAM1|ram~29_q\ $end
$var wire 1 u" \RAM1|ram~172_combout\ $end
$var wire 1 v" \RAM1|ram~173_combout\ $end
$var wire 1 w" \ULA1|Add0~26\ $end
$var wire 1 x" \ULA1|Add0~29_sumout\ $end
$var wire 1 y" \MUX1|saida_MUX[5]~7_combout\ $end
$var wire 1 z" \RAM1|ram~134_q\ $end
$var wire 1 {" \RAM1|ram~102_q\ $end
$var wire 1 |" \RAM1|ram~70_q\ $end
$var wire 1 }" \RAM1|ram~38_q\ $end
$var wire 1 ~" \RAM1|ram~174_combout\ $end
$var wire 1 !# \RAM1|ram~142_q\ $end
$var wire 1 "# \RAM1|ram~110_q\ $end
$var wire 1 ## \RAM1|ram~78_q\ $end
$var wire 1 $# \RAM1|ram~46_q\ $end
$var wire 1 %# \RAM1|ram~175_combout\ $end
$var wire 1 &# \RAM1|ram~118_q\ $end
$var wire 1 '# \RAM1|ram~86_q\ $end
$var wire 1 (# \RAM1|ram~54_q\ $end
$var wire 1 )# \RAM1|ram~22_q\ $end
$var wire 1 *# \RAM1|ram~176_combout\ $end
$var wire 1 +# \RAM1|ram~126_q\ $end
$var wire 1 ,# \RAM1|ram~94_q\ $end
$var wire 1 -# \RAM1|ram~62_q\ $end
$var wire 1 .# \RAM1|ram~30_q\ $end
$var wire 1 /# \RAM1|ram~177_combout\ $end
$var wire 1 0# \RAM1|ram~178_combout\ $end
$var wire 1 1# \ULA1|Add0~30\ $end
$var wire 1 2# \ULA1|Add0~1_sumout\ $end
$var wire 1 3# \MUX1|saida_MUX[7]~1_combout\ $end
$var wire 1 4# \RAM1|ram~136_q\ $end
$var wire 1 5# \RAM1|ram~104_q\ $end
$var wire 1 6# \RAM1|ram~72_q\ $end
$var wire 1 7# \RAM1|ram~40_q\ $end
$var wire 1 8# \RAM1|ram~154_combout\ $end
$var wire 1 9# \RAM1|ram~144_q\ $end
$var wire 1 :# \RAM1|ram~112_q\ $end
$var wire 1 ;# \RAM1|ram~80_q\ $end
$var wire 1 <# \RAM1|ram~48_q\ $end
$var wire 1 =# \RAM1|ram~155_combout\ $end
$var wire 1 ># \RAM1|ram~120_q\ $end
$var wire 1 ?# \RAM1|ram~88_q\ $end
$var wire 1 @# \RAM1|ram~56_q\ $end
$var wire 1 A# \RAM1|ram~24_q\ $end
$var wire 1 B# \RAM1|ram~156_combout\ $end
$var wire 1 C# \RAM1|ram~128_q\ $end
$var wire 1 D# \RAM1|ram~96_q\ $end
$var wire 1 E# \RAM1|ram~64_q\ $end
$var wire 1 F# \RAM1|ram~32_q\ $end
$var wire 1 G# \RAM1|ram~157_combout\ $end
$var wire 1 H# \RAM1|ram~158_combout\ $end
$var wire 1 I# \ULA1|Add0~2\ $end
$var wire 1 J# \ULA1|Add0~5_sumout\ $end
$var wire 1 K# \DECODER|saida~2_combout\ $end
$var wire 1 L# \REGFlagIgual|DOUT[0]~0_combout\ $end
$var wire 1 M# \REGFlagIgual|DOUT[0]~1_combout\ $end
$var wire 1 N# \REGFlagIgual|DOUT[0]~2_combout\ $end
$var wire 1 O# \REGFlagIgual|DOUT[0]~3_combout\ $end
$var wire 1 P# \REGFlagIgual|DOUT[0]~4_combout\ $end
$var wire 1 Q# \REGFlagIgual|DOUT[0]~5_combout\ $end
$var wire 1 R# \REGFlagIgual|DOUT[0]~6_combout\ $end
$var wire 1 S# \DECODER|saida~5_combout\ $end
$var wire 1 T# \MUX2|saida_MUX[7]~4_combout\ $end
$var wire 1 U# \incrementaPC|Add0~21_sumout\ $end
$var wire 1 V# \MUX2|saida_MUX[5]~6_combout\ $end
$var wire 1 W# \ROM1|memROM~5_combout\ $end
$var wire 1 X# \ROM1|memROM~8_combout\ $end
$var wire 1 Y# \MUX2|saida_MUX[2]~2_combout\ $end
$var wire 1 Z# \incrementaPC|Add0~10\ $end
$var wire 1 [# \incrementaPC|Add0~13_sumout\ $end
$var wire 1 \# \MUX2|saida_MUX[3]~3_combout\ $end
$var wire 1 ]# \incrementaPC|Add0~14\ $end
$var wire 1 ^# \incrementaPC|Add0~17_sumout\ $end
$var wire 1 _# \MUX2|saida_MUX[4]~5_combout\ $end
$var wire 1 `# \ROM1|memROM~14_combout\ $end
$var wire 1 a# \ROM1|memROM~7_combout\ $end
$var wire 1 b# \MUX2|saida_MUX[1]~1_combout\ $end
$var wire 1 c# \ROM1|memROM~0_combout\ $end
$var wire 1 d# \DECODER|saida~6_combout\ $end
$var wire 1 e# \PC|DOUT[1]~0_combout\ $end
$var wire 1 f# \incrementaPC|Add0~30\ $end
$var wire 1 g# \incrementaPC|Add0~33_sumout\ $end
$var wire 1 h# \MUX2|saida_MUX[8]~9_combout\ $end
$var wire 1 i# \DECODER|saida~7_combout\ $end
$var wire 1 j# \incrementaPC|Add0~1_sumout\ $end
$var wire 1 k# \MUX2|saida_MUX[0]~0_combout\ $end
$var wire 1 l# \DECODER|saida[1]~1_combout\ $end
$var wire 1 m# \REGA|DOUT\ [7] $end
$var wire 1 n# \REGA|DOUT\ [6] $end
$var wire 1 o# \REGA|DOUT\ [5] $end
$var wire 1 p# \REGA|DOUT\ [4] $end
$var wire 1 q# \REGA|DOUT\ [3] $end
$var wire 1 r# \REGA|DOUT\ [2] $end
$var wire 1 s# \REGA|DOUT\ [1] $end
$var wire 1 t# \REGA|DOUT\ [0] $end
$var wire 1 u# \PC|DOUT\ [8] $end
$var wire 1 v# \PC|DOUT\ [7] $end
$var wire 1 w# \PC|DOUT\ [6] $end
$var wire 1 x# \PC|DOUT\ [5] $end
$var wire 1 y# \PC|DOUT\ [4] $end
$var wire 1 z# \PC|DOUT\ [3] $end
$var wire 1 {# \PC|DOUT\ [2] $end
$var wire 1 |# \PC|DOUT\ [1] $end
$var wire 1 }# \PC|DOUT\ [0] $end
$var wire 1 ~# \REGEnderecoRetorno|DOUT\ [8] $end
$var wire 1 !$ \REGEnderecoRetorno|DOUT\ [7] $end
$var wire 1 "$ \REGEnderecoRetorno|DOUT\ [6] $end
$var wire 1 #$ \REGEnderecoRetorno|DOUT\ [5] $end
$var wire 1 $$ \REGEnderecoRetorno|DOUT\ [4] $end
$var wire 1 %$ \REGEnderecoRetorno|DOUT\ [3] $end
$var wire 1 &$ \REGEnderecoRetorno|DOUT\ [2] $end
$var wire 1 '$ \REGEnderecoRetorno|DOUT\ [1] $end
$var wire 1 ($ \REGEnderecoRetorno|DOUT\ [0] $end
$var wire 1 )$ \REGFlagIgual|DOUT\ [0] $end
$var wire 1 *$ \RAM1|ALT_INV_ram~56_q\ $end
$var wire 1 +$ \RAM1|ALT_INV_ram~88_q\ $end
$var wire 1 ,$ \RAM1|ALT_INV_ram~120_q\ $end
$var wire 1 -$ \RAM1|ALT_INV_ram~155_combout\ $end
$var wire 1 .$ \RAM1|ALT_INV_ram~48_q\ $end
$var wire 1 /$ \RAM1|ALT_INV_ram~80_q\ $end
$var wire 1 0$ \RAM1|ALT_INV_ram~112_q\ $end
$var wire 1 1$ \RAM1|ALT_INV_ram~144_q\ $end
$var wire 1 2$ \RAM1|ALT_INV_ram~154_combout\ $end
$var wire 1 3$ \RAM1|ALT_INV_ram~40_q\ $end
$var wire 1 4$ \RAM1|ALT_INV_ram~72_q\ $end
$var wire 1 5$ \RAM1|ALT_INV_ram~104_q\ $end
$var wire 1 6$ \RAM1|ALT_INV_ram~136_q\ $end
$var wire 1 7$ \RAM1|ALT_INV_ram~153_combout\ $end
$var wire 1 8$ \RAM1|ALT_INV_ram~26_q\ $end
$var wire 1 9$ \RAM1|ALT_INV_ram~58_q\ $end
$var wire 1 :$ \RAM1|ALT_INV_ram~90_q\ $end
$var wire 1 ;$ \RAM1|ALT_INV_ram~122_q\ $end
$var wire 1 <$ \RAM1|ALT_INV_ram~152_combout\ $end
$var wire 1 =$ \RAM1|ALT_INV_ram~18_q\ $end
$var wire 1 >$ \RAM1|ALT_INV_ram~50_q\ $end
$var wire 1 ?$ \RAM1|ALT_INV_ram~82_q\ $end
$var wire 1 @$ \RAM1|ALT_INV_ram~114_q\ $end
$var wire 1 A$ \RAM1|ALT_INV_ram~151_combout\ $end
$var wire 1 B$ \RAM1|ALT_INV_ram~42_q\ $end
$var wire 1 C$ \RAM1|ALT_INV_ram~74_q\ $end
$var wire 1 D$ \RAM1|ALT_INV_ram~106_q\ $end
$var wire 1 E$ \RAM1|ALT_INV_ram~138_q\ $end
$var wire 1 F$ \RAM1|ALT_INV_ram~150_combout\ $end
$var wire 1 G$ \RAM1|ALT_INV_ram~34_q\ $end
$var wire 1 H$ \RAM1|ALT_INV_ram~66_q\ $end
$var wire 1 I$ \RAM1|ALT_INV_ram~98_q\ $end
$var wire 1 J$ \RAM1|ALT_INV_ram~130_q\ $end
$var wire 1 K$ \MUX1|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 L$ \RAM1|ALT_INV_ram~149_combout\ $end
$var wire 1 M$ \RAM1|ALT_INV_ram~148_combout\ $end
$var wire 1 N$ \RAM1|ALT_INV_ram~25_q\ $end
$var wire 1 O$ \RAM1|ALT_INV_ram~17_q\ $end
$var wire 1 P$ \RAM1|ALT_INV_ram~41_q\ $end
$var wire 1 Q$ \RAM1|ALT_INV_ram~33_q\ $end
$var wire 1 R$ \RAM1|ALT_INV_ram~147_combout\ $end
$var wire 1 S$ \RAM1|ALT_INV_ram~57_q\ $end
$var wire 1 T$ \RAM1|ALT_INV_ram~49_q\ $end
$var wire 1 U$ \RAM1|ALT_INV_ram~73_q\ $end
$var wire 1 V$ \RAM1|ALT_INV_ram~65_q\ $end
$var wire 1 W$ \RAM1|ALT_INV_ram~146_combout\ $end
$var wire 1 X$ \RAM1|ALT_INV_ram~89_q\ $end
$var wire 1 Y$ \RAM1|ALT_INV_ram~81_q\ $end
$var wire 1 Z$ \RAM1|ALT_INV_ram~105_q\ $end
$var wire 1 [$ \RAM1|ALT_INV_ram~97_q\ $end
$var wire 1 \$ \RAM1|ALT_INV_ram~145_combout\ $end
$var wire 1 ]$ \RAM1|ALT_INV_ram~121_q\ $end
$var wire 1 ^$ \RAM1|ALT_INV_ram~113_q\ $end
$var wire 1 _$ \RAM1|ALT_INV_ram~137_q\ $end
$var wire 1 `$ \RAM1|ALT_INV_ram~129_q\ $end
$var wire 1 a$ \REGFlagIgual|ALT_INV_DOUT[0]~0_combout\ $end
$var wire 1 b$ \RAM1|ALT_INV_process_0~0_combout\ $end
$var wire 1 c$ \REGEnderecoRetorno|ALT_INV_DOUT\ [8] $end
$var wire 1 d$ \REGEnderecoRetorno|ALT_INV_DOUT\ [7] $end
$var wire 1 e$ \REGEnderecoRetorno|ALT_INV_DOUT\ [6] $end
$var wire 1 f$ \REGEnderecoRetorno|ALT_INV_DOUT\ [5] $end
$var wire 1 g$ \REGEnderecoRetorno|ALT_INV_DOUT\ [4] $end
$var wire 1 h$ \REGEnderecoRetorno|ALT_INV_DOUT\ [3] $end
$var wire 1 i$ \REGEnderecoRetorno|ALT_INV_DOUT\ [2] $end
$var wire 1 j$ \REGEnderecoRetorno|ALT_INV_DOUT\ [1] $end
$var wire 1 k$ \REGEnderecoRetorno|ALT_INV_DOUT\ [0] $end
$var wire 1 l$ \MUX2|ALT_INV_saida_MUX[7]~4_combout\ $end
$var wire 1 m$ \ROM1|ALT_INV_memROM~9_combout\ $end
$var wire 1 n$ \ROM1|ALT_INV_memROM~8_combout\ $end
$var wire 1 o$ \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 p$ \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 q$ \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 r$ \PC|ALT_INV_DOUT[1]~0_combout\ $end
$var wire 1 s$ \REGFlagIgual|ALT_INV_DOUT\ [0] $end
$var wire 1 t$ \DECODER|ALT_INV_Equal4~0_combout\ $end
$var wire 1 u$ \DECODER|ALT_INV_saida~7_combout\ $end
$var wire 1 v$ \DECODER|ALT_INV_saida~6_combout\ $end
$var wire 1 w$ \DECODER|ALT_INV_saida~5_combout\ $end
$var wire 1 x$ \DECODER|ALT_INV_Equal6~0_combout\ $end
$var wire 1 y$ \DECODER|ALT_INV_saida[4]~3_combout\ $end
$var wire 1 z$ \DECODER|ALT_INV_saida~2_combout\ $end
$var wire 1 {$ \DECODER|ALT_INV_saida[0]~0_combout\ $end
$var wire 1 |$ \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 }$ \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 ~$ \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 !% \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 "% \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 #% \PC|ALT_INV_DOUT\ [8] $end
$var wire 1 $% \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 %% \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 &% \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 '% \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 (% \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 )% \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 *% \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 +% \PC|ALT_INV_DOUT\ [0] $end
$var wire 1 ,% \MUX1|ALT_INV_saida_MUX[1]~8_combout\ $end
$var wire 1 -% \REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 .% \REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 /% \REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 0% \REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 1% \REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 2% \REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 3% \REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 4% \REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 5% \ULA1|ALT_INV_Add0~29_sumout\ $end
$var wire 1 6% \ULA1|ALT_INV_Add0~25_sumout\ $end
$var wire 1 7% \ULA1|ALT_INV_Add0~21_sumout\ $end
$var wire 1 8% \ULA1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 9% \ULA1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 :% \ULA1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 ;% \ULA1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 <% \ULA1|ALT_INV_Add0~1_sumout\ $end
$var wire 1 =% \incrementaPC|ALT_INV_Add0~33_sumout\ $end
$var wire 1 >% \incrementaPC|ALT_INV_Add0~29_sumout\ $end
$var wire 1 ?% \incrementaPC|ALT_INV_Add0~25_sumout\ $end
$var wire 1 @% \incrementaPC|ALT_INV_Add0~21_sumout\ $end
$var wire 1 A% \incrementaPC|ALT_INV_Add0~17_sumout\ $end
$var wire 1 B% \incrementaPC|ALT_INV_Add0~13_sumout\ $end
$var wire 1 C% \incrementaPC|ALT_INV_Add0~9_sumout\ $end
$var wire 1 D% \incrementaPC|ALT_INV_Add0~5_sumout\ $end
$var wire 1 E% \incrementaPC|ALT_INV_Add0~1_sumout\ $end
$var wire 1 F% \ROM1|ALT_INV_memROM~14_combout\ $end
$var wire 1 G% \ROM1|ALT_INV_memROM~13_combout\ $end
$var wire 1 H% \MUX1|ALT_INV_saida_MUX[3]~4_combout\ $end
$var wire 1 I% \MUX1|ALT_INV_saida_MUX[2]~3_combout\ $end
$var wire 1 J% \ROM1|ALT_INV_memROM~12_combout\ $end
$var wire 1 K% \ROM1|ALT_INV_memROM~11_combout\ $end
$var wire 1 L% \DECODER|ALT_INV_saida[6]~9_combout\ $end
$var wire 1 M% \ROM1|ALT_INV_memROM~10_combout\ $end
$var wire 1 N% \DECODER|ALT_INV_saida[3]~8_combout\ $end
$var wire 1 O% \MUX1|ALT_INV_saida_MUX[4]~2_combout\ $end
$var wire 1 P% \REGFlagIgual|ALT_INV_DOUT[0]~5_combout\ $end
$var wire 1 Q% \REGFlagIgual|ALT_INV_DOUT[0]~4_combout\ $end
$var wire 1 R% \REGFlagIgual|ALT_INV_DOUT[0]~3_combout\ $end
$var wire 1 S% \REGFlagIgual|ALT_INV_DOUT[0]~2_combout\ $end
$var wire 1 T% \RAM1|ALT_INV_ram~183_combout\ $end
$var wire 1 U% \RAM1|ALT_INV_ram~182_combout\ $end
$var wire 1 V% \RAM1|ALT_INV_ram~31_q\ $end
$var wire 1 W% \RAM1|ALT_INV_ram~23_q\ $end
$var wire 1 X% \RAM1|ALT_INV_ram~47_q\ $end
$var wire 1 Y% \RAM1|ALT_INV_ram~39_q\ $end
$var wire 1 Z% \RAM1|ALT_INV_ram~181_combout\ $end
$var wire 1 [% \RAM1|ALT_INV_ram~63_q\ $end
$var wire 1 \% \RAM1|ALT_INV_ram~55_q\ $end
$var wire 1 ]% \RAM1|ALT_INV_ram~79_q\ $end
$var wire 1 ^% \RAM1|ALT_INV_ram~71_q\ $end
$var wire 1 _% \RAM1|ALT_INV_ram~180_combout\ $end
$var wire 1 `% \RAM1|ALT_INV_ram~95_q\ $end
$var wire 1 a% \RAM1|ALT_INV_ram~87_q\ $end
$var wire 1 b% \RAM1|ALT_INV_ram~111_q\ $end
$var wire 1 c% \RAM1|ALT_INV_ram~103_q\ $end
$var wire 1 d% \RAM1|ALT_INV_ram~179_combout\ $end
$var wire 1 e% \RAM1|ALT_INV_ram~127_q\ $end
$var wire 1 f% \RAM1|ALT_INV_ram~119_q\ $end
$var wire 1 g% \RAM1|ALT_INV_ram~143_q\ $end
$var wire 1 h% \RAM1|ALT_INV_ram~135_q\ $end
$var wire 1 i% \RAM1|ALT_INV_ram~178_combout\ $end
$var wire 1 j% \RAM1|ALT_INV_ram~177_combout\ $end
$var wire 1 k% \RAM1|ALT_INV_ram~30_q\ $end
$var wire 1 l% \RAM1|ALT_INV_ram~62_q\ $end
$var wire 1 m% \RAM1|ALT_INV_ram~94_q\ $end
$var wire 1 n% \RAM1|ALT_INV_ram~126_q\ $end
$var wire 1 o% \RAM1|ALT_INV_ram~176_combout\ $end
$var wire 1 p% \RAM1|ALT_INV_ram~22_q\ $end
$var wire 1 q% \RAM1|ALT_INV_ram~54_q\ $end
$var wire 1 r% \RAM1|ALT_INV_ram~86_q\ $end
$var wire 1 s% \RAM1|ALT_INV_ram~118_q\ $end
$var wire 1 t% \RAM1|ALT_INV_ram~175_combout\ $end
$var wire 1 u% \RAM1|ALT_INV_ram~46_q\ $end
$var wire 1 v% \RAM1|ALT_INV_ram~78_q\ $end
$var wire 1 w% \RAM1|ALT_INV_ram~110_q\ $end
$var wire 1 x% \RAM1|ALT_INV_ram~142_q\ $end
$var wire 1 y% \RAM1|ALT_INV_ram~174_combout\ $end
$var wire 1 z% \RAM1|ALT_INV_ram~38_q\ $end
$var wire 1 {% \RAM1|ALT_INV_ram~70_q\ $end
$var wire 1 |% \RAM1|ALT_INV_ram~102_q\ $end
$var wire 1 }% \RAM1|ALT_INV_ram~134_q\ $end
$var wire 1 ~% \RAM1|ALT_INV_ram~173_combout\ $end
$var wire 1 !& \RAM1|ALT_INV_ram~172_combout\ $end
$var wire 1 "& \RAM1|ALT_INV_ram~29_q\ $end
$var wire 1 #& \RAM1|ALT_INV_ram~21_q\ $end
$var wire 1 $& \RAM1|ALT_INV_ram~45_q\ $end
$var wire 1 %& \RAM1|ALT_INV_ram~37_q\ $end
$var wire 1 && \RAM1|ALT_INV_ram~171_combout\ $end
$var wire 1 '& \RAM1|ALT_INV_ram~61_q\ $end
$var wire 1 (& \RAM1|ALT_INV_ram~53_q\ $end
$var wire 1 )& \RAM1|ALT_INV_ram~77_q\ $end
$var wire 1 *& \RAM1|ALT_INV_ram~69_q\ $end
$var wire 1 +& \RAM1|ALT_INV_ram~170_combout\ $end
$var wire 1 ,& \RAM1|ALT_INV_ram~93_q\ $end
$var wire 1 -& \RAM1|ALT_INV_ram~85_q\ $end
$var wire 1 .& \RAM1|ALT_INV_ram~109_q\ $end
$var wire 1 /& \RAM1|ALT_INV_ram~101_q\ $end
$var wire 1 0& \RAM1|ALT_INV_ram~169_combout\ $end
$var wire 1 1& \RAM1|ALT_INV_ram~125_q\ $end
$var wire 1 2& \RAM1|ALT_INV_ram~117_q\ $end
$var wire 1 3& \RAM1|ALT_INV_ram~141_q\ $end
$var wire 1 4& \RAM1|ALT_INV_ram~133_q\ $end
$var wire 1 5& \REGFlagIgual|ALT_INV_DOUT[0]~1_combout\ $end
$var wire 1 6& \RAM1|ALT_INV_ram~168_combout\ $end
$var wire 1 7& \RAM1|ALT_INV_ram~167_combout\ $end
$var wire 1 8& \RAM1|ALT_INV_ram~28_q\ $end
$var wire 1 9& \RAM1|ALT_INV_ram~60_q\ $end
$var wire 1 :& \RAM1|ALT_INV_ram~92_q\ $end
$var wire 1 ;& \RAM1|ALT_INV_ram~124_q\ $end
$var wire 1 <& \RAM1|ALT_INV_ram~166_combout\ $end
$var wire 1 =& \RAM1|ALT_INV_ram~20_q\ $end
$var wire 1 >& \RAM1|ALT_INV_ram~52_q\ $end
$var wire 1 ?& \RAM1|ALT_INV_ram~84_q\ $end
$var wire 1 @& \RAM1|ALT_INV_ram~116_q\ $end
$var wire 1 A& \RAM1|ALT_INV_ram~165_combout\ $end
$var wire 1 B& \RAM1|ALT_INV_ram~44_q\ $end
$var wire 1 C& \RAM1|ALT_INV_ram~76_q\ $end
$var wire 1 D& \RAM1|ALT_INV_ram~108_q\ $end
$var wire 1 E& \RAM1|ALT_INV_ram~140_q\ $end
$var wire 1 F& \RAM1|ALT_INV_ram~164_combout\ $end
$var wire 1 G& \RAM1|ALT_INV_ram~36_q\ $end
$var wire 1 H& \RAM1|ALT_INV_ram~68_q\ $end
$var wire 1 I& \RAM1|ALT_INV_ram~100_q\ $end
$var wire 1 J& \RAM1|ALT_INV_ram~132_q\ $end
$var wire 1 K& \RAM1|ALT_INV_ram~163_combout\ $end
$var wire 1 L& \RAM1|ALT_INV_ram~162_combout\ $end
$var wire 1 M& \RAM1|ALT_INV_ram~27_q\ $end
$var wire 1 N& \RAM1|ALT_INV_ram~19_q\ $end
$var wire 1 O& \RAM1|ALT_INV_ram~43_q\ $end
$var wire 1 P& \RAM1|ALT_INV_ram~35_q\ $end
$var wire 1 Q& \RAM1|ALT_INV_ram~161_combout\ $end
$var wire 1 R& \RAM1|ALT_INV_ram~59_q\ $end
$var wire 1 S& \RAM1|ALT_INV_ram~51_q\ $end
$var wire 1 T& \RAM1|ALT_INV_ram~75_q\ $end
$var wire 1 U& \RAM1|ALT_INV_ram~67_q\ $end
$var wire 1 V& \RAM1|ALT_INV_ram~160_combout\ $end
$var wire 1 W& \RAM1|ALT_INV_ram~91_q\ $end
$var wire 1 X& \RAM1|ALT_INV_ram~83_q\ $end
$var wire 1 Y& \RAM1|ALT_INV_ram~107_q\ $end
$var wire 1 Z& \RAM1|ALT_INV_ram~99_q\ $end
$var wire 1 [& \RAM1|ALT_INV_ram~159_combout\ $end
$var wire 1 \& \RAM1|ALT_INV_ram~123_q\ $end
$var wire 1 ]& \RAM1|ALT_INV_ram~115_q\ $end
$var wire 1 ^& \RAM1|ALT_INV_ram~139_q\ $end
$var wire 1 _& \RAM1|ALT_INV_ram~131_q\ $end
$var wire 1 `& \MUX1|ALT_INV_saida_MUX[7]~1_combout\ $end
$var wire 1 a& \RAM1|ALT_INV_ram~158_combout\ $end
$var wire 1 b& \RAM1|ALT_INV_ram~157_combout\ $end
$var wire 1 c& \RAM1|ALT_INV_ram~32_q\ $end
$var wire 1 d& \RAM1|ALT_INV_ram~64_q\ $end
$var wire 1 e& \RAM1|ALT_INV_ram~96_q\ $end
$var wire 1 f& \RAM1|ALT_INV_ram~128_q\ $end
$var wire 1 g& \RAM1|ALT_INV_ram~156_combout\ $end
$var wire 1 h& \RAM1|ALT_INV_ram~24_q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0;
1<
x=
1>
1?
1@
1A
1B
1C
xD
x^
x_
x`
xa
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
1s
0t
0u
1v
1w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
1%!
0&!
1'!
0(!
0)!
0*!
1+!
1,!
0-!
0.!
0/!
00!
01!
02!
03!
14!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
1\!
0]!
1^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
1v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
1/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
1G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
1_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
1w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
11#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
1I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
1S#
0T#
0U#
0V#
1W#
1X#
1Y#
0Z#
0[#
1\#
0]#
0^#
0_#
1`#
0a#
1b#
1c#
1d#
1e#
0f#
0g#
0h#
1i#
1j#
0k#
0l#
1*$
1+$
1,$
1-$
1.$
1/$
10$
11$
12$
13$
14$
15$
16$
17$
18$
19$
1:$
1;$
1<$
1=$
1>$
1?$
1@$
1A$
1B$
1C$
1D$
1E$
1F$
1G$
1H$
1I$
1J$
1K$
1L$
1M$
1N$
1O$
1P$
1Q$
1R$
1S$
1T$
1U$
1V$
1W$
1X$
1Y$
1Z$
1[$
1\$
1]$
1^$
1_$
1`$
1a$
1b$
1l$
0m$
0n$
1o$
1p$
0q$
0r$
1t$
0u$
0v$
0w$
1x$
1y$
1z$
1{$
1|$
0}$
1~$
0!%
0"%
1,%
15%
16%
17%
18%
19%
1:%
1;%
1<%
1=%
1>%
1?%
1@%
1A%
1B%
1C%
1D%
0E%
0F%
1G%
1H%
1I%
1J%
1K%
0L%
1M%
0N%
0O%
1P%
1Q%
1R%
1S%
1T%
1U%
1V%
1W%
1X%
1Y%
1Z%
1[%
1\%
1]%
1^%
1_%
1`%
1a%
1b%
1c%
1d%
1e%
1f%
1g%
1h%
1i%
1j%
1k%
1l%
1m%
1n%
1o%
1p%
1q%
1r%
1s%
1t%
1u%
1v%
1w%
1x%
1y%
1z%
1{%
1|%
1}%
1~%
1!&
1"&
1#&
1$&
1%&
1&&
1'&
1(&
1)&
1*&
1+&
1,&
1-&
1.&
1/&
10&
11&
12&
13&
14&
15&
16&
17&
18&
19&
1:&
1;&
1<&
1=&
1>&
1?&
1@&
1A&
1B&
1C&
1D&
1E&
1F&
1G&
1H&
1I&
1J&
1K&
1L&
1M&
1N&
1O&
1P&
1Q&
1R&
1S&
1T&
1U&
1V&
1W&
1X&
1Y&
1Z&
1[&
1\&
1]&
1^&
1_&
1`&
1a&
1b&
1c&
1d&
1e&
1f&
1g&
1h&
x"
x#
x$
1%
xE
xF
xG
1H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
1R
0S
0T
1U
0V
0W
0X
0Y
0Z
0[
0\
0]
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
1c$
1d$
1e$
1f$
1g$
1h$
1i$
1j$
1k$
1s$
1#%
1$%
1%%
1&%
1'%
1(%
1)%
1*%
1+%
1-%
1.%
1/%
10%
11%
12%
13%
14%
1&
0'
0(
1)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
$end
#20000
0%
0H
0w
#40000
1%
1H
1w
1{#
1z#
1|#
1($
0k$
0*%
0(%
0)%
1{
1[#
1y
0'!
04!
0X#
0`#
0c#
1"%
1F%
1n$
1m$
1}$
0D%
0B%
0C%
1c
1e
1d
0\!
0\#
0Y#
1a#
1-!
1[!
0d#
1P
1N
1O
1v$
0J%
0M%
0o$
1L%
19
18
17
0b#
1T#
0e#
1r$
0l$
0s
0v
1Y#
1\#
1b#
1k#
0U
0R
0)
0&
#60000
0%
0H
0w
#80000
1%
1H
1w
1}#
0+%
0j#
1x
1&!
1'!
0}$
0~$
1E%
1b
0y
1z
0k#
1]!
1\!
0i#
1D%
1Q
0{
1Z#
1u$
0L%
0K%
1:
0b#
1C%
0T#
0Y#
0\#
1k#
0[#
1]#
1B%
1l$
1^#
1t
0A%
1T
1(
#100000
0%
0H
0w
#120000
1%
1H
1w
0{#
0z#
0|#
1*%
1(%
1)%
1{
0Z#
1[#
0]#
1y
0z
0'!
1(!
12!
1X#
0n$
0G%
0|$
1}$
0D%
0B%
0C%
0c
0e
0d
0{
0^#
0[#
1)!
1i#
13!
1B%
1A%
1C%
0P
0N
0O
0p$
0u$
0t$
09
08
07
1b#
1e#
0k#
0r$
1u
0t
1Y#
0b#
1k#
1S
0T
1'
0(
#140000
0%
0H
0w
#160000
1%
1H
1w
1{#
0)%
1{
0&!
1~$
0C%
1d
0)!
1*!
0+!
1.!
10!
0]!
1O
1K%
0x$
1O%
0y$
1t$
18
1T#
0e#
1u!
1F"
1M#
05&
0I%
0K$
1r$
0l$
1p
1q
1o
0u
1b#
0k#
1_!
0v!
10"
0G"
1X
1W
1Y
0S
08%
0:%
1-
1,
1+
0'
1H"
0_"
1w!
0/"
09%
07%
00"
1`"
0w"
06%
18%
1x"
01#
05%
12#
0I#
0<%
1J#
0;%
#180000
0%
0H
0w
#200000
1%
1H
1w
1t#
1r#
1|#
0}#
1+%
0*%
02%
04%
0_!
1v!
10"
0y
1z
1j#
0x
02!
15!
0X#
1c#
0"%
1n$
0b$
1G%
0E%
1D%
08%
1:%
0b
1c
1y
0z
0{
1Z#
0w!
1/"
0b#
1k#
03!
0F"
0M#
0-!
0.!
00!
11!
0[!
19%
1C%
0D%
0Q
1P
00"
1G"
1[#
1{
0Z#
1J%
0{$
1x$
1M%
15&
1I%
1p$
0:
19
1b#
0Y#
0C%
0B%
18%
0u!
1U!
10"
0[#
0H"
1_"
1\#
1Y#
17%
1B%
08%
1K$
1k
0p
0q
0`"
1w"
1_!
0\#
16%
1]
0X
0W
0x"
11#
0:%
11
0,
0+
15%
02#
1I#
1<%
0J#
1;%
#220000
0%
0H
0w
#240000
1%
1H
1w
1q!
1B"
1}#
0+%
0N&
0O$
1s!
1D"
0j#
1x
1'!
0(!
0c#
1"%
1|$
0}$
1E%
0L&
0M$
1b
0y
1z
1t!
1E"
0k#
1+!
0*!
1-!
01!
1[!
1K#
1l#
1D%
1Q
0{
1Z#
0z$
0J%
1{$
0M%
1y$
0O%
0K&
0L$
1:
0b#
1C%
1u!
1F"
0U!
1N#
1[#
0Y#
0B%
0S%
0I%
0K$
1l
1m
0k
0o
0_!
00"
1O#
1\#
1\
1[
0]
0Y
0R%
18%
1:%
01
10
1/
0-
1P#
0Q%
1R#
#260000
0%
0H
0w
#280000
1%
1H
1w
1)$
0{#
1z#
0|#
0}#
1+%
1*%
0(%
1)%
0s$
1{
0Z#
0[#
1]#
1y
0z
1j#
0x
1&!
0'!
1(!
05!
1`#
0F%
1b$
0|$
1}$
0~$
0E%
0D%
1B%
0C%
0b
0c
1e
0d
0y
0{
1^#
1[#
0]#
1Y#
0\#
1b#
1k#
1]!
1)!
0K#
0l#
0a#
0B%
0A%
1C%
1D%
0Q
0P
1N
0O
0^#
1o$
1z$
0t$
0K%
0:
09
08
17
0b#
0Y#
1_#
1\#
1A%
0T#
1e#
1L#
0N#
0s!
0D"
0_#
1L&
1M$
1S%
0a$
0r$
1l$
0l
0m
1u
0\#
1b#
0k#
0O#
0t!
0E"
0\
0[
1S
1K&
1L$
1R%
00
0/
1'
0P#
0u!
0F"
1I%
1K$
1Q%
1_!
10"
08%
0:%
#300000
0%
0H
0w
#320000
1%
1H
1w
0z#
1|#
0*%
1(%
0[#
1y
12!
14!
0`#
1c#
0"%
1F%
0m$
0G%
0D%
1B%
1c
0e
13!
1\#
1a#
0)!
0-!
0[!
0S#
1P
0N
1w$
1J%
1M%
1t$
0o$
0p$
19
07
1k#
0b#
0u
1r
0S
1V
0'
1*
#340000
0%
0H
0w
#360000
1%
1H
1w
1z#
0|#
1}#
0+%
1*%
0(%
1[#
0y
0j#
1x
0&!
0(!
02!
04!
0c#
1"%
1m$
1G%
1|$
1~$
1E%
1D%
0B%
1b
0c
1e
1y
0]!
0\!
03!
0\#
1-!
1[!
1S#
0D%
1Q
0P
1N
0w$
0J%
0M%
1p$
1L%
1K%
1:
09
17
1s!
1D"
0k#
1T#
0e#
1r$
0l$
0L&
0M$
0r
1t!
1E"
1\#
1b#
0K&
0L$
0V
0*
1u!
1F"
0I%
0K$
0_!
00"
18%
1:%
#380000
0%
0H
0w
#400000
1%
1H
1w
1|#
0}#
1+%
0*%
0y
1z
1j#
0x
1(!
1X#
0n$
0|$
0E%
1D%
0b
1c
1y
0z
1{
0b#
1k#
1*!
0+!
1.!
10!
1\!
0t!
0E"
0C%
0D%
0Q
1P
0{
1K&
1L$
0L%
0x$
1O%
0y$
0:
19
1b#
1Y#
1C%
0u!
1M#
0Y#
05&
1K$
1p
1q
1o
1_!
1X
1W
1Y
0:%
1-
1,
1+
#420000
0%
0H
0w
#440000
1%
1H
1w
0t#
1}#
0+%
14%
0_!
0j#
1x
1'!
0(!
15!
0X#
1n$
0b$
1|$
0}$
1E%
1:%
1b
0y
1z
0k#
0*!
1+!
0.!
00!
1K#
1l#
1t!
1E"
0F"
0M#
1D%
1Q
1{
15&
1I%
0K&
0L$
0z$
1x$
0O%
1y$
1:
0b#
0C%
0L#
1N#
1u!
1F"
10"
1Y#
08%
0I%
0K$
0S%
1a$
1l
1m
0p
0q
0o
0R#
1_!
0v!
1O#
00"
1\
1[
0X
0W
0Y
18%
0R%
0:%
10
1/
0-
0,
0+
1w!
0/"
09%
10"
0G"
08%
1H"
0_"
07%
1`"
0w"
06%
1x"
01#
1Q#
05%
12#
0I#
0P%
0<%
1J#
0;%
#460000
0%
0H
0w
#480000
1%
1H
1w
0)$
1{#
0|#
0}#
1+%
1*%
0)%
1s$
0{
1Z#
1y
0z
1j#
0x
1&!
0'!
1(!
12!
05!
1`#
1c#
0"%
0F%
1b$
0G%
0|$
1}$
0~$
0E%
0D%
1C%
0b
0c
1d
0y
1{
0Z#
0[#
1]#
0Y#
1b#
1k#
1]!
13!
0a#
0-!
0[!
0K#
0S#
0l#
1B%
0C%
1D%
0Q
0P
1O
1^#
1[#
0]#
1w$
1z$
1J%
1M%
1o$
0p$
0K%
0:
09
18
0b#
1Y#
0\#
0B%
0A%
0s!
0D"
0N#
0^#
1_#
1\#
1A%
1S%
1L&
1M$
0l
0m
1r
0t!
0E"
0O#
0_#
0\
0[
1R%
1K&
1L$
1V
00
0/
1*
0u!
0F"
1I%
1K$
0_!
1v!
00"
1G"
18%
1:%
0H"
1_"
0w!
1/"
19%
17%
10"
0`"
1w"
16%
08%
0x"
11#
15%
02#
1I#
0Q#
1<%
0J#
1P%
1;%
#500000
0%
0H
0w
#520000
1%
1H
1w
1}#
0+%
0j#
1x
14!
1X#
0`#
0c#
1"%
1F%
0n$
0m$
1E%
1b
1y
0k#
1a#
1)!
1-!
1[!
1S#
0D%
1Q
0w$
0J%
0M%
0t$
0o$
1:
1b#
0T#
1e#
0r$
1l$
1u
0r
0b#
1k#
1S
0V
1'
0*
#540000
0%
0H
0w
#560000
1%
1H
1w
#580000
0%
0H
0w
#600000
1%
1H
1w
#620000
0%
0H
0w
#640000
1%
1H
1w
#660000
0%
0H
0w
#680000
1%
1H
1w
#700000
