
Breadboard_developement.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000054e8  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000dc  080055a4  080055a4  000155a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005680  08005680  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08005680  08005680  00015680  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005688  08005688  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005688  08005688  00015688  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800568c  0800568c  0001568c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08005690  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000358  2000000c  0800569c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000364  0800569c  00020364  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
 13 .debug_info   00013135  00000000  00000000  00020077  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002c3d  00000000  00000000  000331ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000010f0  00000000  00000000  00035df0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d3c  00000000  00000000  00036ee0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000187fd  00000000  00000000  00037c1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00015daf  00000000  00000000  00050419  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009cd9f  00000000  00000000  000661c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003cb8  00000000  00000000  00102f68  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000092  00000000  00000000  00106c20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000000c 	.word	0x2000000c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	0800558c 	.word	0x0800558c

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000010 	.word	0x20000010
 8000100:	0800558c 	.word	0x0800558c

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f8f0 	bl	80003ec <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__divsi3>:
 8000218:	4603      	mov	r3, r0
 800021a:	430b      	orrs	r3, r1
 800021c:	d47f      	bmi.n	800031e <__divsi3+0x106>
 800021e:	2200      	movs	r2, #0
 8000220:	0843      	lsrs	r3, r0, #1
 8000222:	428b      	cmp	r3, r1
 8000224:	d374      	bcc.n	8000310 <__divsi3+0xf8>
 8000226:	0903      	lsrs	r3, r0, #4
 8000228:	428b      	cmp	r3, r1
 800022a:	d35f      	bcc.n	80002ec <__divsi3+0xd4>
 800022c:	0a03      	lsrs	r3, r0, #8
 800022e:	428b      	cmp	r3, r1
 8000230:	d344      	bcc.n	80002bc <__divsi3+0xa4>
 8000232:	0b03      	lsrs	r3, r0, #12
 8000234:	428b      	cmp	r3, r1
 8000236:	d328      	bcc.n	800028a <__divsi3+0x72>
 8000238:	0c03      	lsrs	r3, r0, #16
 800023a:	428b      	cmp	r3, r1
 800023c:	d30d      	bcc.n	800025a <__divsi3+0x42>
 800023e:	22ff      	movs	r2, #255	; 0xff
 8000240:	0209      	lsls	r1, r1, #8
 8000242:	ba12      	rev	r2, r2
 8000244:	0c03      	lsrs	r3, r0, #16
 8000246:	428b      	cmp	r3, r1
 8000248:	d302      	bcc.n	8000250 <__divsi3+0x38>
 800024a:	1212      	asrs	r2, r2, #8
 800024c:	0209      	lsls	r1, r1, #8
 800024e:	d065      	beq.n	800031c <__divsi3+0x104>
 8000250:	0b03      	lsrs	r3, r0, #12
 8000252:	428b      	cmp	r3, r1
 8000254:	d319      	bcc.n	800028a <__divsi3+0x72>
 8000256:	e000      	b.n	800025a <__divsi3+0x42>
 8000258:	0a09      	lsrs	r1, r1, #8
 800025a:	0bc3      	lsrs	r3, r0, #15
 800025c:	428b      	cmp	r3, r1
 800025e:	d301      	bcc.n	8000264 <__divsi3+0x4c>
 8000260:	03cb      	lsls	r3, r1, #15
 8000262:	1ac0      	subs	r0, r0, r3
 8000264:	4152      	adcs	r2, r2
 8000266:	0b83      	lsrs	r3, r0, #14
 8000268:	428b      	cmp	r3, r1
 800026a:	d301      	bcc.n	8000270 <__divsi3+0x58>
 800026c:	038b      	lsls	r3, r1, #14
 800026e:	1ac0      	subs	r0, r0, r3
 8000270:	4152      	adcs	r2, r2
 8000272:	0b43      	lsrs	r3, r0, #13
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x64>
 8000278:	034b      	lsls	r3, r1, #13
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b03      	lsrs	r3, r0, #12
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x70>
 8000284:	030b      	lsls	r3, r1, #12
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0ac3      	lsrs	r3, r0, #11
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x7c>
 8000290:	02cb      	lsls	r3, r1, #11
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0a83      	lsrs	r3, r0, #10
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x88>
 800029c:	028b      	lsls	r3, r1, #10
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0a43      	lsrs	r3, r0, #9
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x94>
 80002a8:	024b      	lsls	r3, r1, #9
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a03      	lsrs	r3, r0, #8
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0xa0>
 80002b4:	020b      	lsls	r3, r1, #8
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	d2cd      	bcs.n	8000258 <__divsi3+0x40>
 80002bc:	09c3      	lsrs	r3, r0, #7
 80002be:	428b      	cmp	r3, r1
 80002c0:	d301      	bcc.n	80002c6 <__divsi3+0xae>
 80002c2:	01cb      	lsls	r3, r1, #7
 80002c4:	1ac0      	subs	r0, r0, r3
 80002c6:	4152      	adcs	r2, r2
 80002c8:	0983      	lsrs	r3, r0, #6
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d301      	bcc.n	80002d2 <__divsi3+0xba>
 80002ce:	018b      	lsls	r3, r1, #6
 80002d0:	1ac0      	subs	r0, r0, r3
 80002d2:	4152      	adcs	r2, r2
 80002d4:	0943      	lsrs	r3, r0, #5
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xc6>
 80002da:	014b      	lsls	r3, r1, #5
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0903      	lsrs	r3, r0, #4
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xd2>
 80002e6:	010b      	lsls	r3, r1, #4
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	08c3      	lsrs	r3, r0, #3
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xde>
 80002f2:	00cb      	lsls	r3, r1, #3
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0883      	lsrs	r3, r0, #2
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xea>
 80002fe:	008b      	lsls	r3, r1, #2
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0843      	lsrs	r3, r0, #1
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xf6>
 800030a:	004b      	lsls	r3, r1, #1
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	1a41      	subs	r1, r0, r1
 8000312:	d200      	bcs.n	8000316 <__divsi3+0xfe>
 8000314:	4601      	mov	r1, r0
 8000316:	4152      	adcs	r2, r2
 8000318:	4610      	mov	r0, r2
 800031a:	4770      	bx	lr
 800031c:	e05d      	b.n	80003da <__divsi3+0x1c2>
 800031e:	0fca      	lsrs	r2, r1, #31
 8000320:	d000      	beq.n	8000324 <__divsi3+0x10c>
 8000322:	4249      	negs	r1, r1
 8000324:	1003      	asrs	r3, r0, #32
 8000326:	d300      	bcc.n	800032a <__divsi3+0x112>
 8000328:	4240      	negs	r0, r0
 800032a:	4053      	eors	r3, r2
 800032c:	2200      	movs	r2, #0
 800032e:	469c      	mov	ip, r3
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d32d      	bcc.n	8000392 <__divsi3+0x17a>
 8000336:	0a03      	lsrs	r3, r0, #8
 8000338:	428b      	cmp	r3, r1
 800033a:	d312      	bcc.n	8000362 <__divsi3+0x14a>
 800033c:	22fc      	movs	r2, #252	; 0xfc
 800033e:	0189      	lsls	r1, r1, #6
 8000340:	ba12      	rev	r2, r2
 8000342:	0a03      	lsrs	r3, r0, #8
 8000344:	428b      	cmp	r3, r1
 8000346:	d30c      	bcc.n	8000362 <__divsi3+0x14a>
 8000348:	0189      	lsls	r1, r1, #6
 800034a:	1192      	asrs	r2, r2, #6
 800034c:	428b      	cmp	r3, r1
 800034e:	d308      	bcc.n	8000362 <__divsi3+0x14a>
 8000350:	0189      	lsls	r1, r1, #6
 8000352:	1192      	asrs	r2, r2, #6
 8000354:	428b      	cmp	r3, r1
 8000356:	d304      	bcc.n	8000362 <__divsi3+0x14a>
 8000358:	0189      	lsls	r1, r1, #6
 800035a:	d03a      	beq.n	80003d2 <__divsi3+0x1ba>
 800035c:	1192      	asrs	r2, r2, #6
 800035e:	e000      	b.n	8000362 <__divsi3+0x14a>
 8000360:	0989      	lsrs	r1, r1, #6
 8000362:	09c3      	lsrs	r3, r0, #7
 8000364:	428b      	cmp	r3, r1
 8000366:	d301      	bcc.n	800036c <__divsi3+0x154>
 8000368:	01cb      	lsls	r3, r1, #7
 800036a:	1ac0      	subs	r0, r0, r3
 800036c:	4152      	adcs	r2, r2
 800036e:	0983      	lsrs	r3, r0, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d301      	bcc.n	8000378 <__divsi3+0x160>
 8000374:	018b      	lsls	r3, r1, #6
 8000376:	1ac0      	subs	r0, r0, r3
 8000378:	4152      	adcs	r2, r2
 800037a:	0943      	lsrs	r3, r0, #5
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x16c>
 8000380:	014b      	lsls	r3, r1, #5
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0903      	lsrs	r3, r0, #4
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x178>
 800038c:	010b      	lsls	r3, r1, #4
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	08c3      	lsrs	r3, r0, #3
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x184>
 8000398:	00cb      	lsls	r3, r1, #3
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0883      	lsrs	r3, r0, #2
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x190>
 80003a4:	008b      	lsls	r3, r1, #2
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	d2d9      	bcs.n	8000360 <__divsi3+0x148>
 80003ac:	0843      	lsrs	r3, r0, #1
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d301      	bcc.n	80003b6 <__divsi3+0x19e>
 80003b2:	004b      	lsls	r3, r1, #1
 80003b4:	1ac0      	subs	r0, r0, r3
 80003b6:	4152      	adcs	r2, r2
 80003b8:	1a41      	subs	r1, r0, r1
 80003ba:	d200      	bcs.n	80003be <__divsi3+0x1a6>
 80003bc:	4601      	mov	r1, r0
 80003be:	4663      	mov	r3, ip
 80003c0:	4152      	adcs	r2, r2
 80003c2:	105b      	asrs	r3, r3, #1
 80003c4:	4610      	mov	r0, r2
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x1b4>
 80003c8:	4240      	negs	r0, r0
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d500      	bpl.n	80003d0 <__divsi3+0x1b8>
 80003ce:	4249      	negs	r1, r1
 80003d0:	4770      	bx	lr
 80003d2:	4663      	mov	r3, ip
 80003d4:	105b      	asrs	r3, r3, #1
 80003d6:	d300      	bcc.n	80003da <__divsi3+0x1c2>
 80003d8:	4240      	negs	r0, r0
 80003da:	b501      	push	{r0, lr}
 80003dc:	2000      	movs	r0, #0
 80003de:	f000 f805 	bl	80003ec <__aeabi_idiv0>
 80003e2:	bd02      	pop	{r1, pc}

080003e4 <__aeabi_idivmod>:
 80003e4:	2900      	cmp	r1, #0
 80003e6:	d0f8      	beq.n	80003da <__divsi3+0x1c2>
 80003e8:	e716      	b.n	8000218 <__divsi3>
 80003ea:	4770      	bx	lr

080003ec <__aeabi_idiv0>:
 80003ec:	4770      	bx	lr
 80003ee:	46c0      	nop			; (mov r8, r8)

080003f0 <__aeabi_uldivmod>:
 80003f0:	2b00      	cmp	r3, #0
 80003f2:	d111      	bne.n	8000418 <__aeabi_uldivmod+0x28>
 80003f4:	2a00      	cmp	r2, #0
 80003f6:	d10f      	bne.n	8000418 <__aeabi_uldivmod+0x28>
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d100      	bne.n	80003fe <__aeabi_uldivmod+0xe>
 80003fc:	2800      	cmp	r0, #0
 80003fe:	d002      	beq.n	8000406 <__aeabi_uldivmod+0x16>
 8000400:	2100      	movs	r1, #0
 8000402:	43c9      	mvns	r1, r1
 8000404:	0008      	movs	r0, r1
 8000406:	b407      	push	{r0, r1, r2}
 8000408:	4802      	ldr	r0, [pc, #8]	; (8000414 <__aeabi_uldivmod+0x24>)
 800040a:	a102      	add	r1, pc, #8	; (adr r1, 8000414 <__aeabi_uldivmod+0x24>)
 800040c:	1840      	adds	r0, r0, r1
 800040e:	9002      	str	r0, [sp, #8]
 8000410:	bd03      	pop	{r0, r1, pc}
 8000412:	46c0      	nop			; (mov r8, r8)
 8000414:	ffffffd9 	.word	0xffffffd9
 8000418:	b403      	push	{r0, r1}
 800041a:	4668      	mov	r0, sp
 800041c:	b501      	push	{r0, lr}
 800041e:	9802      	ldr	r0, [sp, #8]
 8000420:	f000 f806 	bl	8000430 <__udivmoddi4>
 8000424:	9b01      	ldr	r3, [sp, #4]
 8000426:	469e      	mov	lr, r3
 8000428:	b002      	add	sp, #8
 800042a:	bc0c      	pop	{r2, r3}
 800042c:	4770      	bx	lr
 800042e:	46c0      	nop			; (mov r8, r8)

08000430 <__udivmoddi4>:
 8000430:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000432:	4657      	mov	r7, sl
 8000434:	464e      	mov	r6, r9
 8000436:	4645      	mov	r5, r8
 8000438:	46de      	mov	lr, fp
 800043a:	b5e0      	push	{r5, r6, r7, lr}
 800043c:	0004      	movs	r4, r0
 800043e:	000d      	movs	r5, r1
 8000440:	4692      	mov	sl, r2
 8000442:	4699      	mov	r9, r3
 8000444:	b083      	sub	sp, #12
 8000446:	428b      	cmp	r3, r1
 8000448:	d830      	bhi.n	80004ac <__udivmoddi4+0x7c>
 800044a:	d02d      	beq.n	80004a8 <__udivmoddi4+0x78>
 800044c:	4649      	mov	r1, r9
 800044e:	4650      	mov	r0, sl
 8000450:	f000 f8ba 	bl	80005c8 <__clzdi2>
 8000454:	0029      	movs	r1, r5
 8000456:	0006      	movs	r6, r0
 8000458:	0020      	movs	r0, r4
 800045a:	f000 f8b5 	bl	80005c8 <__clzdi2>
 800045e:	1a33      	subs	r3, r6, r0
 8000460:	4698      	mov	r8, r3
 8000462:	3b20      	subs	r3, #32
 8000464:	d434      	bmi.n	80004d0 <__udivmoddi4+0xa0>
 8000466:	469b      	mov	fp, r3
 8000468:	4653      	mov	r3, sl
 800046a:	465a      	mov	r2, fp
 800046c:	4093      	lsls	r3, r2
 800046e:	4642      	mov	r2, r8
 8000470:	001f      	movs	r7, r3
 8000472:	4653      	mov	r3, sl
 8000474:	4093      	lsls	r3, r2
 8000476:	001e      	movs	r6, r3
 8000478:	42af      	cmp	r7, r5
 800047a:	d83b      	bhi.n	80004f4 <__udivmoddi4+0xc4>
 800047c:	42af      	cmp	r7, r5
 800047e:	d100      	bne.n	8000482 <__udivmoddi4+0x52>
 8000480:	e079      	b.n	8000576 <__udivmoddi4+0x146>
 8000482:	465b      	mov	r3, fp
 8000484:	1ba4      	subs	r4, r4, r6
 8000486:	41bd      	sbcs	r5, r7
 8000488:	2b00      	cmp	r3, #0
 800048a:	da00      	bge.n	800048e <__udivmoddi4+0x5e>
 800048c:	e076      	b.n	800057c <__udivmoddi4+0x14c>
 800048e:	2200      	movs	r2, #0
 8000490:	2300      	movs	r3, #0
 8000492:	9200      	str	r2, [sp, #0]
 8000494:	9301      	str	r3, [sp, #4]
 8000496:	2301      	movs	r3, #1
 8000498:	465a      	mov	r2, fp
 800049a:	4093      	lsls	r3, r2
 800049c:	9301      	str	r3, [sp, #4]
 800049e:	2301      	movs	r3, #1
 80004a0:	4642      	mov	r2, r8
 80004a2:	4093      	lsls	r3, r2
 80004a4:	9300      	str	r3, [sp, #0]
 80004a6:	e029      	b.n	80004fc <__udivmoddi4+0xcc>
 80004a8:	4282      	cmp	r2, r0
 80004aa:	d9cf      	bls.n	800044c <__udivmoddi4+0x1c>
 80004ac:	2200      	movs	r2, #0
 80004ae:	2300      	movs	r3, #0
 80004b0:	9200      	str	r2, [sp, #0]
 80004b2:	9301      	str	r3, [sp, #4]
 80004b4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80004b6:	2b00      	cmp	r3, #0
 80004b8:	d001      	beq.n	80004be <__udivmoddi4+0x8e>
 80004ba:	601c      	str	r4, [r3, #0]
 80004bc:	605d      	str	r5, [r3, #4]
 80004be:	9800      	ldr	r0, [sp, #0]
 80004c0:	9901      	ldr	r1, [sp, #4]
 80004c2:	b003      	add	sp, #12
 80004c4:	bcf0      	pop	{r4, r5, r6, r7}
 80004c6:	46bb      	mov	fp, r7
 80004c8:	46b2      	mov	sl, r6
 80004ca:	46a9      	mov	r9, r5
 80004cc:	46a0      	mov	r8, r4
 80004ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004d0:	4642      	mov	r2, r8
 80004d2:	469b      	mov	fp, r3
 80004d4:	2320      	movs	r3, #32
 80004d6:	1a9b      	subs	r3, r3, r2
 80004d8:	4652      	mov	r2, sl
 80004da:	40da      	lsrs	r2, r3
 80004dc:	4641      	mov	r1, r8
 80004de:	0013      	movs	r3, r2
 80004e0:	464a      	mov	r2, r9
 80004e2:	408a      	lsls	r2, r1
 80004e4:	0017      	movs	r7, r2
 80004e6:	4642      	mov	r2, r8
 80004e8:	431f      	orrs	r7, r3
 80004ea:	4653      	mov	r3, sl
 80004ec:	4093      	lsls	r3, r2
 80004ee:	001e      	movs	r6, r3
 80004f0:	42af      	cmp	r7, r5
 80004f2:	d9c3      	bls.n	800047c <__udivmoddi4+0x4c>
 80004f4:	2200      	movs	r2, #0
 80004f6:	2300      	movs	r3, #0
 80004f8:	9200      	str	r2, [sp, #0]
 80004fa:	9301      	str	r3, [sp, #4]
 80004fc:	4643      	mov	r3, r8
 80004fe:	2b00      	cmp	r3, #0
 8000500:	d0d8      	beq.n	80004b4 <__udivmoddi4+0x84>
 8000502:	07fb      	lsls	r3, r7, #31
 8000504:	0872      	lsrs	r2, r6, #1
 8000506:	431a      	orrs	r2, r3
 8000508:	4646      	mov	r6, r8
 800050a:	087b      	lsrs	r3, r7, #1
 800050c:	e00e      	b.n	800052c <__udivmoddi4+0xfc>
 800050e:	42ab      	cmp	r3, r5
 8000510:	d101      	bne.n	8000516 <__udivmoddi4+0xe6>
 8000512:	42a2      	cmp	r2, r4
 8000514:	d80c      	bhi.n	8000530 <__udivmoddi4+0x100>
 8000516:	1aa4      	subs	r4, r4, r2
 8000518:	419d      	sbcs	r5, r3
 800051a:	2001      	movs	r0, #1
 800051c:	1924      	adds	r4, r4, r4
 800051e:	416d      	adcs	r5, r5
 8000520:	2100      	movs	r1, #0
 8000522:	3e01      	subs	r6, #1
 8000524:	1824      	adds	r4, r4, r0
 8000526:	414d      	adcs	r5, r1
 8000528:	2e00      	cmp	r6, #0
 800052a:	d006      	beq.n	800053a <__udivmoddi4+0x10a>
 800052c:	42ab      	cmp	r3, r5
 800052e:	d9ee      	bls.n	800050e <__udivmoddi4+0xde>
 8000530:	3e01      	subs	r6, #1
 8000532:	1924      	adds	r4, r4, r4
 8000534:	416d      	adcs	r5, r5
 8000536:	2e00      	cmp	r6, #0
 8000538:	d1f8      	bne.n	800052c <__udivmoddi4+0xfc>
 800053a:	9800      	ldr	r0, [sp, #0]
 800053c:	9901      	ldr	r1, [sp, #4]
 800053e:	465b      	mov	r3, fp
 8000540:	1900      	adds	r0, r0, r4
 8000542:	4169      	adcs	r1, r5
 8000544:	2b00      	cmp	r3, #0
 8000546:	db24      	blt.n	8000592 <__udivmoddi4+0x162>
 8000548:	002b      	movs	r3, r5
 800054a:	465a      	mov	r2, fp
 800054c:	4644      	mov	r4, r8
 800054e:	40d3      	lsrs	r3, r2
 8000550:	002a      	movs	r2, r5
 8000552:	40e2      	lsrs	r2, r4
 8000554:	001c      	movs	r4, r3
 8000556:	465b      	mov	r3, fp
 8000558:	0015      	movs	r5, r2
 800055a:	2b00      	cmp	r3, #0
 800055c:	db2a      	blt.n	80005b4 <__udivmoddi4+0x184>
 800055e:	0026      	movs	r6, r4
 8000560:	409e      	lsls	r6, r3
 8000562:	0033      	movs	r3, r6
 8000564:	0026      	movs	r6, r4
 8000566:	4647      	mov	r7, r8
 8000568:	40be      	lsls	r6, r7
 800056a:	0032      	movs	r2, r6
 800056c:	1a80      	subs	r0, r0, r2
 800056e:	4199      	sbcs	r1, r3
 8000570:	9000      	str	r0, [sp, #0]
 8000572:	9101      	str	r1, [sp, #4]
 8000574:	e79e      	b.n	80004b4 <__udivmoddi4+0x84>
 8000576:	42a3      	cmp	r3, r4
 8000578:	d8bc      	bhi.n	80004f4 <__udivmoddi4+0xc4>
 800057a:	e782      	b.n	8000482 <__udivmoddi4+0x52>
 800057c:	4642      	mov	r2, r8
 800057e:	2320      	movs	r3, #32
 8000580:	2100      	movs	r1, #0
 8000582:	1a9b      	subs	r3, r3, r2
 8000584:	2200      	movs	r2, #0
 8000586:	9100      	str	r1, [sp, #0]
 8000588:	9201      	str	r2, [sp, #4]
 800058a:	2201      	movs	r2, #1
 800058c:	40da      	lsrs	r2, r3
 800058e:	9201      	str	r2, [sp, #4]
 8000590:	e785      	b.n	800049e <__udivmoddi4+0x6e>
 8000592:	4642      	mov	r2, r8
 8000594:	2320      	movs	r3, #32
 8000596:	1a9b      	subs	r3, r3, r2
 8000598:	002a      	movs	r2, r5
 800059a:	4646      	mov	r6, r8
 800059c:	409a      	lsls	r2, r3
 800059e:	0023      	movs	r3, r4
 80005a0:	40f3      	lsrs	r3, r6
 80005a2:	4644      	mov	r4, r8
 80005a4:	4313      	orrs	r3, r2
 80005a6:	002a      	movs	r2, r5
 80005a8:	40e2      	lsrs	r2, r4
 80005aa:	001c      	movs	r4, r3
 80005ac:	465b      	mov	r3, fp
 80005ae:	0015      	movs	r5, r2
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	dad4      	bge.n	800055e <__udivmoddi4+0x12e>
 80005b4:	4642      	mov	r2, r8
 80005b6:	002f      	movs	r7, r5
 80005b8:	2320      	movs	r3, #32
 80005ba:	0026      	movs	r6, r4
 80005bc:	4097      	lsls	r7, r2
 80005be:	1a9b      	subs	r3, r3, r2
 80005c0:	40de      	lsrs	r6, r3
 80005c2:	003b      	movs	r3, r7
 80005c4:	4333      	orrs	r3, r6
 80005c6:	e7cd      	b.n	8000564 <__udivmoddi4+0x134>

080005c8 <__clzdi2>:
 80005c8:	b510      	push	{r4, lr}
 80005ca:	2900      	cmp	r1, #0
 80005cc:	d103      	bne.n	80005d6 <__clzdi2+0xe>
 80005ce:	f000 f807 	bl	80005e0 <__clzsi2>
 80005d2:	3020      	adds	r0, #32
 80005d4:	e002      	b.n	80005dc <__clzdi2+0x14>
 80005d6:	0008      	movs	r0, r1
 80005d8:	f000 f802 	bl	80005e0 <__clzsi2>
 80005dc:	bd10      	pop	{r4, pc}
 80005de:	46c0      	nop			; (mov r8, r8)

080005e0 <__clzsi2>:
 80005e0:	211c      	movs	r1, #28
 80005e2:	2301      	movs	r3, #1
 80005e4:	041b      	lsls	r3, r3, #16
 80005e6:	4298      	cmp	r0, r3
 80005e8:	d301      	bcc.n	80005ee <__clzsi2+0xe>
 80005ea:	0c00      	lsrs	r0, r0, #16
 80005ec:	3910      	subs	r1, #16
 80005ee:	0a1b      	lsrs	r3, r3, #8
 80005f0:	4298      	cmp	r0, r3
 80005f2:	d301      	bcc.n	80005f8 <__clzsi2+0x18>
 80005f4:	0a00      	lsrs	r0, r0, #8
 80005f6:	3908      	subs	r1, #8
 80005f8:	091b      	lsrs	r3, r3, #4
 80005fa:	4298      	cmp	r0, r3
 80005fc:	d301      	bcc.n	8000602 <__clzsi2+0x22>
 80005fe:	0900      	lsrs	r0, r0, #4
 8000600:	3904      	subs	r1, #4
 8000602:	a202      	add	r2, pc, #8	; (adr r2, 800060c <__clzsi2+0x2c>)
 8000604:	5c10      	ldrb	r0, [r2, r0]
 8000606:	1840      	adds	r0, r0, r1
 8000608:	4770      	bx	lr
 800060a:	46c0      	nop			; (mov r8, r8)
 800060c:	02020304 	.word	0x02020304
 8000610:	01010101 	.word	0x01010101
	...

0800061c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b084      	sub	sp, #16
 8000620:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000622:	1d3b      	adds	r3, r7, #4
 8000624:	0018      	movs	r0, r3
 8000626:	230c      	movs	r3, #12
 8000628:	001a      	movs	r2, r3
 800062a:	2100      	movs	r1, #0
 800062c:	f004 ff82 	bl	8005534 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000630:	4b5c      	ldr	r3, [pc, #368]	; (80007a4 <MX_ADC1_Init+0x188>)
 8000632:	4a5d      	ldr	r2, [pc, #372]	; (80007a8 <MX_ADC1_Init+0x18c>)
 8000634:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000636:	4b5b      	ldr	r3, [pc, #364]	; (80007a4 <MX_ADC1_Init+0x188>)
 8000638:	2280      	movs	r2, #128	; 0x80
 800063a:	05d2      	lsls	r2, r2, #23
 800063c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800063e:	4b59      	ldr	r3, [pc, #356]	; (80007a4 <MX_ADC1_Init+0x188>)
 8000640:	2200      	movs	r2, #0
 8000642:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000644:	4b57      	ldr	r3, [pc, #348]	; (80007a4 <MX_ADC1_Init+0x188>)
 8000646:	2200      	movs	r2, #0
 8000648:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800064a:	4b56      	ldr	r3, [pc, #344]	; (80007a4 <MX_ADC1_Init+0x188>)
 800064c:	2280      	movs	r2, #128	; 0x80
 800064e:	0392      	lsls	r2, r2, #14
 8000650:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000652:	4b54      	ldr	r3, [pc, #336]	; (80007a4 <MX_ADC1_Init+0x188>)
 8000654:	2208      	movs	r2, #8
 8000656:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000658:	4b52      	ldr	r3, [pc, #328]	; (80007a4 <MX_ADC1_Init+0x188>)
 800065a:	2200      	movs	r2, #0
 800065c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 800065e:	4b51      	ldr	r3, [pc, #324]	; (80007a4 <MX_ADC1_Init+0x188>)
 8000660:	2200      	movs	r2, #0
 8000662:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000664:	4b4f      	ldr	r3, [pc, #316]	; (80007a4 <MX_ADC1_Init+0x188>)
 8000666:	2201      	movs	r2, #1
 8000668:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 7;
 800066a:	4b4e      	ldr	r3, [pc, #312]	; (80007a4 <MX_ADC1_Init+0x188>)
 800066c:	2207      	movs	r2, #7
 800066e:	61da      	str	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000670:	4b4c      	ldr	r3, [pc, #304]	; (80007a4 <MX_ADC1_Init+0x188>)
 8000672:	2200      	movs	r2, #0
 8000674:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000676:	4b4b      	ldr	r3, [pc, #300]	; (80007a4 <MX_ADC1_Init+0x188>)
 8000678:	2200      	movs	r2, #0
 800067a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800067c:	4b49      	ldr	r3, [pc, #292]	; (80007a4 <MX_ADC1_Init+0x188>)
 800067e:	222c      	movs	r2, #44	; 0x2c
 8000680:	2100      	movs	r1, #0
 8000682:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000684:	4b47      	ldr	r3, [pc, #284]	; (80007a4 <MX_ADC1_Init+0x188>)
 8000686:	2200      	movs	r2, #0
 8000688:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 800068a:	4b46      	ldr	r3, [pc, #280]	; (80007a4 <MX_ADC1_Init+0x188>)
 800068c:	2207      	movs	r2, #7
 800068e:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_160CYCLES_5;
 8000690:	4b44      	ldr	r3, [pc, #272]	; (80007a4 <MX_ADC1_Init+0x188>)
 8000692:	2207      	movs	r2, #7
 8000694:	639a      	str	r2, [r3, #56]	; 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8000696:	4b43      	ldr	r3, [pc, #268]	; (80007a4 <MX_ADC1_Init+0x188>)
 8000698:	223c      	movs	r2, #60	; 0x3c
 800069a:	2100      	movs	r1, #0
 800069c:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 800069e:	4b41      	ldr	r3, [pc, #260]	; (80007a4 <MX_ADC1_Init+0x188>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80006a4:	4b3f      	ldr	r3, [pc, #252]	; (80007a4 <MX_ADC1_Init+0x188>)
 80006a6:	0018      	movs	r0, r3
 80006a8:	f001 f85e 	bl	8001768 <HAL_ADC_Init>
 80006ac:	1e03      	subs	r3, r0, #0
 80006ae:	d001      	beq.n	80006b4 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80006b0:	f000 fa86 	bl	8000bc0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80006b4:	1d3b      	adds	r3, r7, #4
 80006b6:	4a3d      	ldr	r2, [pc, #244]	; (80007ac <MX_ADC1_Init+0x190>)
 80006b8:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80006ba:	1d3b      	adds	r3, r7, #4
 80006bc:	2200      	movs	r2, #0
 80006be:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80006c0:	1d3b      	adds	r3, r7, #4
 80006c2:	2200      	movs	r2, #0
 80006c4:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006c6:	1d3a      	adds	r2, r7, #4
 80006c8:	4b36      	ldr	r3, [pc, #216]	; (80007a4 <MX_ADC1_Init+0x188>)
 80006ca:	0011      	movs	r1, r2
 80006cc:	0018      	movs	r0, r3
 80006ce:	f001 fa99 	bl	8001c04 <HAL_ADC_ConfigChannel>
 80006d2:	1e03      	subs	r3, r0, #0
 80006d4:	d001      	beq.n	80006da <MX_ADC1_Init+0xbe>
  {
    Error_Handler();
 80006d6:	f000 fa73 	bl	8000bc0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80006da:	1d3b      	adds	r3, r7, #4
 80006dc:	4a34      	ldr	r2, [pc, #208]	; (80007b0 <MX_ADC1_Init+0x194>)
 80006de:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80006e0:	1d3b      	adds	r3, r7, #4
 80006e2:	2204      	movs	r2, #4
 80006e4:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006e6:	1d3a      	adds	r2, r7, #4
 80006e8:	4b2e      	ldr	r3, [pc, #184]	; (80007a4 <MX_ADC1_Init+0x188>)
 80006ea:	0011      	movs	r1, r2
 80006ec:	0018      	movs	r0, r3
 80006ee:	f001 fa89 	bl	8001c04 <HAL_ADC_ConfigChannel>
 80006f2:	1e03      	subs	r3, r0, #0
 80006f4:	d001      	beq.n	80006fa <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 80006f6:	f000 fa63 	bl	8000bc0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80006fa:	1d3b      	adds	r3, r7, #4
 80006fc:	2201      	movs	r2, #1
 80006fe:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000700:	1d3b      	adds	r3, r7, #4
 8000702:	2208      	movs	r2, #8
 8000704:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000706:	1d3a      	adds	r2, r7, #4
 8000708:	4b26      	ldr	r3, [pc, #152]	; (80007a4 <MX_ADC1_Init+0x188>)
 800070a:	0011      	movs	r1, r2
 800070c:	0018      	movs	r0, r3
 800070e:	f001 fa79 	bl	8001c04 <HAL_ADC_ConfigChannel>
 8000712:	1e03      	subs	r3, r0, #0
 8000714:	d001      	beq.n	800071a <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 8000716:	f000 fa53 	bl	8000bc0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800071a:	1d3b      	adds	r3, r7, #4
 800071c:	4a25      	ldr	r2, [pc, #148]	; (80007b4 <MX_ADC1_Init+0x198>)
 800071e:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000720:	1d3b      	adds	r3, r7, #4
 8000722:	220c      	movs	r2, #12
 8000724:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000726:	1d3a      	adds	r2, r7, #4
 8000728:	4b1e      	ldr	r3, [pc, #120]	; (80007a4 <MX_ADC1_Init+0x188>)
 800072a:	0011      	movs	r1, r2
 800072c:	0018      	movs	r0, r3
 800072e:	f001 fa69 	bl	8001c04 <HAL_ADC_ConfigChannel>
 8000732:	1e03      	subs	r3, r0, #0
 8000734:	d001      	beq.n	800073a <MX_ADC1_Init+0x11e>
  {
    Error_Handler();
 8000736:	f000 fa43 	bl	8000bc0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800073a:	1d3b      	adds	r3, r7, #4
 800073c:	4a1e      	ldr	r2, [pc, #120]	; (80007b8 <MX_ADC1_Init+0x19c>)
 800073e:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8000740:	1d3b      	adds	r3, r7, #4
 8000742:	2210      	movs	r2, #16
 8000744:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000746:	1d3a      	adds	r2, r7, #4
 8000748:	4b16      	ldr	r3, [pc, #88]	; (80007a4 <MX_ADC1_Init+0x188>)
 800074a:	0011      	movs	r1, r2
 800074c:	0018      	movs	r0, r3
 800074e:	f001 fa59 	bl	8001c04 <HAL_ADC_ConfigChannel>
 8000752:	1e03      	subs	r3, r0, #0
 8000754:	d001      	beq.n	800075a <MX_ADC1_Init+0x13e>
  {
    Error_Handler();
 8000756:	f000 fa33 	bl	8000bc0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800075a:	1d3b      	adds	r3, r7, #4
 800075c:	4a17      	ldr	r2, [pc, #92]	; (80007bc <MX_ADC1_Init+0x1a0>)
 800075e:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8000760:	1d3b      	adds	r3, r7, #4
 8000762:	2214      	movs	r2, #20
 8000764:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000766:	1d3a      	adds	r2, r7, #4
 8000768:	4b0e      	ldr	r3, [pc, #56]	; (80007a4 <MX_ADC1_Init+0x188>)
 800076a:	0011      	movs	r1, r2
 800076c:	0018      	movs	r0, r3
 800076e:	f001 fa49 	bl	8001c04 <HAL_ADC_ConfigChannel>
 8000772:	1e03      	subs	r3, r0, #0
 8000774:	d001      	beq.n	800077a <MX_ADC1_Init+0x15e>
  {
    Error_Handler();
 8000776:	f000 fa23 	bl	8000bc0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 800077a:	1d3b      	adds	r3, r7, #4
 800077c:	4a10      	ldr	r2, [pc, #64]	; (80007c0 <MX_ADC1_Init+0x1a4>)
 800077e:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 8000780:	1d3b      	adds	r3, r7, #4
 8000782:	2218      	movs	r2, #24
 8000784:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000786:	1d3a      	adds	r2, r7, #4
 8000788:	4b06      	ldr	r3, [pc, #24]	; (80007a4 <MX_ADC1_Init+0x188>)
 800078a:	0011      	movs	r1, r2
 800078c:	0018      	movs	r0, r3
 800078e:	f001 fa39 	bl	8001c04 <HAL_ADC_ConfigChannel>
 8000792:	1e03      	subs	r3, r0, #0
 8000794:	d001      	beq.n	800079a <MX_ADC1_Init+0x17e>
  {
    Error_Handler();
 8000796:	f000 fa13 	bl	8000bc0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800079a:	46c0      	nop			; (mov r8, r8)
 800079c:	46bd      	mov	sp, r7
 800079e:	b004      	add	sp, #16
 80007a0:	bd80      	pop	{r7, pc}
 80007a2:	46c0      	nop			; (mov r8, r8)
 80007a4:	20000028 	.word	0x20000028
 80007a8:	40012400 	.word	0x40012400
 80007ac:	18000040 	.word	0x18000040
 80007b0:	1c000080 	.word	0x1c000080
 80007b4:	04000002 	.word	0x04000002
 80007b8:	20000100 	.word	0x20000100
 80007bc:	24000200 	.word	0x24000200
 80007c0:	b0001000 	.word	0xb0001000

080007c4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80007c4:	b590      	push	{r4, r7, lr}
 80007c6:	b08b      	sub	sp, #44	; 0x2c
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007cc:	2414      	movs	r4, #20
 80007ce:	193b      	adds	r3, r7, r4
 80007d0:	0018      	movs	r0, r3
 80007d2:	2314      	movs	r3, #20
 80007d4:	001a      	movs	r2, r3
 80007d6:	2100      	movs	r1, #0
 80007d8:	f004 feac 	bl	8005534 <memset>
  if(adcHandle->Instance==ADC1)
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	4a3b      	ldr	r2, [pc, #236]	; (80008d0 <HAL_ADC_MspInit+0x10c>)
 80007e2:	4293      	cmp	r3, r2
 80007e4:	d16f      	bne.n	80008c6 <HAL_ADC_MspInit+0x102>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80007e6:	4b3b      	ldr	r3, [pc, #236]	; (80008d4 <HAL_ADC_MspInit+0x110>)
 80007e8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80007ea:	4b3a      	ldr	r3, [pc, #232]	; (80008d4 <HAL_ADC_MspInit+0x110>)
 80007ec:	2180      	movs	r1, #128	; 0x80
 80007ee:	0349      	lsls	r1, r1, #13
 80007f0:	430a      	orrs	r2, r1
 80007f2:	641a      	str	r2, [r3, #64]	; 0x40
 80007f4:	4b37      	ldr	r3, [pc, #220]	; (80008d4 <HAL_ADC_MspInit+0x110>)
 80007f6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80007f8:	2380      	movs	r3, #128	; 0x80
 80007fa:	035b      	lsls	r3, r3, #13
 80007fc:	4013      	ands	r3, r2
 80007fe:	613b      	str	r3, [r7, #16]
 8000800:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000802:	4b34      	ldr	r3, [pc, #208]	; (80008d4 <HAL_ADC_MspInit+0x110>)
 8000804:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000806:	4b33      	ldr	r3, [pc, #204]	; (80008d4 <HAL_ADC_MspInit+0x110>)
 8000808:	2101      	movs	r1, #1
 800080a:	430a      	orrs	r2, r1
 800080c:	635a      	str	r2, [r3, #52]	; 0x34
 800080e:	4b31      	ldr	r3, [pc, #196]	; (80008d4 <HAL_ADC_MspInit+0x110>)
 8000810:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000812:	2201      	movs	r2, #1
 8000814:	4013      	ands	r3, r2
 8000816:	60fb      	str	r3, [r7, #12]
 8000818:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800081a:	4b2e      	ldr	r3, [pc, #184]	; (80008d4 <HAL_ADC_MspInit+0x110>)
 800081c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800081e:	4b2d      	ldr	r3, [pc, #180]	; (80008d4 <HAL_ADC_MspInit+0x110>)
 8000820:	2102      	movs	r1, #2
 8000822:	430a      	orrs	r2, r1
 8000824:	635a      	str	r2, [r3, #52]	; 0x34
 8000826:	4b2b      	ldr	r3, [pc, #172]	; (80008d4 <HAL_ADC_MspInit+0x110>)
 8000828:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800082a:	2202      	movs	r2, #2
 800082c:	4013      	ands	r3, r2
 800082e:	60bb      	str	r3, [r7, #8]
 8000830:	68bb      	ldr	r3, [r7, #8]
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = ADC1_IN0_GAIN_CO_Pin|ADC1_IN1_OFFSET_CO_Pin|ADC1_IN6_CO_Pin|ADC1_IN7_NO_Pin;
 8000832:	193b      	adds	r3, r7, r4
 8000834:	22c3      	movs	r2, #195	; 0xc3
 8000836:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000838:	193b      	adds	r3, r7, r4
 800083a:	2203      	movs	r2, #3
 800083c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800083e:	193b      	adds	r3, r7, r4
 8000840:	2200      	movs	r2, #0
 8000842:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000844:	193a      	adds	r2, r7, r4
 8000846:	23a0      	movs	r3, #160	; 0xa0
 8000848:	05db      	lsls	r3, r3, #23
 800084a:	0011      	movs	r1, r2
 800084c:	0018      	movs	r0, r3
 800084e:	f001 fff5 	bl	800283c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ADC1_IN8_GAIN_NO_Pin|ADC1_IN9_OFFSET_NO_Pin;
 8000852:	193b      	adds	r3, r7, r4
 8000854:	2203      	movs	r2, #3
 8000856:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000858:	193b      	adds	r3, r7, r4
 800085a:	2203      	movs	r2, #3
 800085c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800085e:	193b      	adds	r3, r7, r4
 8000860:	2200      	movs	r2, #0
 8000862:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000864:	193b      	adds	r3, r7, r4
 8000866:	4a1c      	ldr	r2, [pc, #112]	; (80008d8 <HAL_ADC_MspInit+0x114>)
 8000868:	0019      	movs	r1, r3
 800086a:	0010      	movs	r0, r2
 800086c:	f001 ffe6 	bl	800283c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000870:	4b1a      	ldr	r3, [pc, #104]	; (80008dc <HAL_ADC_MspInit+0x118>)
 8000872:	4a1b      	ldr	r2, [pc, #108]	; (80008e0 <HAL_ADC_MspInit+0x11c>)
 8000874:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000876:	4b19      	ldr	r3, [pc, #100]	; (80008dc <HAL_ADC_MspInit+0x118>)
 8000878:	2205      	movs	r2, #5
 800087a:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800087c:	4b17      	ldr	r3, [pc, #92]	; (80008dc <HAL_ADC_MspInit+0x118>)
 800087e:	2200      	movs	r2, #0
 8000880:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000882:	4b16      	ldr	r3, [pc, #88]	; (80008dc <HAL_ADC_MspInit+0x118>)
 8000884:	2200      	movs	r2, #0
 8000886:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000888:	4b14      	ldr	r3, [pc, #80]	; (80008dc <HAL_ADC_MspInit+0x118>)
 800088a:	2280      	movs	r2, #128	; 0x80
 800088c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800088e:	4b13      	ldr	r3, [pc, #76]	; (80008dc <HAL_ADC_MspInit+0x118>)
 8000890:	2280      	movs	r2, #128	; 0x80
 8000892:	0092      	lsls	r2, r2, #2
 8000894:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000896:	4b11      	ldr	r3, [pc, #68]	; (80008dc <HAL_ADC_MspInit+0x118>)
 8000898:	2280      	movs	r2, #128	; 0x80
 800089a:	0112      	lsls	r2, r2, #4
 800089c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800089e:	4b0f      	ldr	r3, [pc, #60]	; (80008dc <HAL_ADC_MspInit+0x118>)
 80008a0:	2220      	movs	r2, #32
 80008a2:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80008a4:	4b0d      	ldr	r3, [pc, #52]	; (80008dc <HAL_ADC_MspInit+0x118>)
 80008a6:	2200      	movs	r2, #0
 80008a8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80008aa:	4b0c      	ldr	r3, [pc, #48]	; (80008dc <HAL_ADC_MspInit+0x118>)
 80008ac:	0018      	movs	r0, r3
 80008ae:	f001 fd73 	bl	8002398 <HAL_DMA_Init>
 80008b2:	1e03      	subs	r3, r0, #0
 80008b4:	d001      	beq.n	80008ba <HAL_ADC_MspInit+0xf6>
    {
      Error_Handler();
 80008b6:	f000 f983 	bl	8000bc0 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	4a07      	ldr	r2, [pc, #28]	; (80008dc <HAL_ADC_MspInit+0x118>)
 80008be:	651a      	str	r2, [r3, #80]	; 0x50
 80008c0:	4b06      	ldr	r3, [pc, #24]	; (80008dc <HAL_ADC_MspInit+0x118>)
 80008c2:	687a      	ldr	r2, [r7, #4]
 80008c4:	629a      	str	r2, [r3, #40]	; 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80008c6:	46c0      	nop			; (mov r8, r8)
 80008c8:	46bd      	mov	sp, r7
 80008ca:	b00b      	add	sp, #44	; 0x2c
 80008cc:	bd90      	pop	{r4, r7, pc}
 80008ce:	46c0      	nop			; (mov r8, r8)
 80008d0:	40012400 	.word	0x40012400
 80008d4:	40021000 	.word	0x40021000
 80008d8:	50000400 	.word	0x50000400
 80008dc:	2000008c 	.word	0x2000008c
 80008e0:	40020008 	.word	0x40020008

080008e4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b082      	sub	sp, #8
 80008e8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80008ea:	4b10      	ldr	r3, [pc, #64]	; (800092c <MX_DMA_Init+0x48>)
 80008ec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80008ee:	4b0f      	ldr	r3, [pc, #60]	; (800092c <MX_DMA_Init+0x48>)
 80008f0:	2101      	movs	r1, #1
 80008f2:	430a      	orrs	r2, r1
 80008f4:	639a      	str	r2, [r3, #56]	; 0x38
 80008f6:	4b0d      	ldr	r3, [pc, #52]	; (800092c <MX_DMA_Init+0x48>)
 80008f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80008fa:	2201      	movs	r2, #1
 80008fc:	4013      	ands	r3, r2
 80008fe:	607b      	str	r3, [r7, #4]
 8000900:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000902:	2200      	movs	r2, #0
 8000904:	2100      	movs	r1, #0
 8000906:	2009      	movs	r0, #9
 8000908:	f001 fd14 	bl	8002334 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800090c:	2009      	movs	r0, #9
 800090e:	f001 fd26 	bl	800235e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8000912:	2200      	movs	r2, #0
 8000914:	2100      	movs	r1, #0
 8000916:	200a      	movs	r0, #10
 8000918:	f001 fd0c 	bl	8002334 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 800091c:	200a      	movs	r0, #10
 800091e:	f001 fd1e 	bl	800235e <HAL_NVIC_EnableIRQ>

}
 8000922:	46c0      	nop			; (mov r8, r8)
 8000924:	46bd      	mov	sp, r7
 8000926:	b002      	add	sp, #8
 8000928:	bd80      	pop	{r7, pc}
 800092a:	46c0      	nop			; (mov r8, r8)
 800092c:	40021000 	.word	0x40021000

08000930 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000930:	b590      	push	{r4, r7, lr}
 8000932:	b08b      	sub	sp, #44	; 0x2c
 8000934:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000936:	2414      	movs	r4, #20
 8000938:	193b      	adds	r3, r7, r4
 800093a:	0018      	movs	r0, r3
 800093c:	2314      	movs	r3, #20
 800093e:	001a      	movs	r2, r3
 8000940:	2100      	movs	r1, #0
 8000942:	f004 fdf7 	bl	8005534 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000946:	4b36      	ldr	r3, [pc, #216]	; (8000a20 <MX_GPIO_Init+0xf0>)
 8000948:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800094a:	4b35      	ldr	r3, [pc, #212]	; (8000a20 <MX_GPIO_Init+0xf0>)
 800094c:	2104      	movs	r1, #4
 800094e:	430a      	orrs	r2, r1
 8000950:	635a      	str	r2, [r3, #52]	; 0x34
 8000952:	4b33      	ldr	r3, [pc, #204]	; (8000a20 <MX_GPIO_Init+0xf0>)
 8000954:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000956:	2204      	movs	r2, #4
 8000958:	4013      	ands	r3, r2
 800095a:	613b      	str	r3, [r7, #16]
 800095c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800095e:	4b30      	ldr	r3, [pc, #192]	; (8000a20 <MX_GPIO_Init+0xf0>)
 8000960:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000962:	4b2f      	ldr	r3, [pc, #188]	; (8000a20 <MX_GPIO_Init+0xf0>)
 8000964:	2120      	movs	r1, #32
 8000966:	430a      	orrs	r2, r1
 8000968:	635a      	str	r2, [r3, #52]	; 0x34
 800096a:	4b2d      	ldr	r3, [pc, #180]	; (8000a20 <MX_GPIO_Init+0xf0>)
 800096c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800096e:	2220      	movs	r2, #32
 8000970:	4013      	ands	r3, r2
 8000972:	60fb      	str	r3, [r7, #12]
 8000974:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000976:	4b2a      	ldr	r3, [pc, #168]	; (8000a20 <MX_GPIO_Init+0xf0>)
 8000978:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800097a:	4b29      	ldr	r3, [pc, #164]	; (8000a20 <MX_GPIO_Init+0xf0>)
 800097c:	2101      	movs	r1, #1
 800097e:	430a      	orrs	r2, r1
 8000980:	635a      	str	r2, [r3, #52]	; 0x34
 8000982:	4b27      	ldr	r3, [pc, #156]	; (8000a20 <MX_GPIO_Init+0xf0>)
 8000984:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000986:	2201      	movs	r2, #1
 8000988:	4013      	ands	r3, r2
 800098a:	60bb      	str	r3, [r7, #8]
 800098c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800098e:	4b24      	ldr	r3, [pc, #144]	; (8000a20 <MX_GPIO_Init+0xf0>)
 8000990:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000992:	4b23      	ldr	r3, [pc, #140]	; (8000a20 <MX_GPIO_Init+0xf0>)
 8000994:	2102      	movs	r1, #2
 8000996:	430a      	orrs	r2, r1
 8000998:	635a      	str	r2, [r3, #52]	; 0x34
 800099a:	4b21      	ldr	r3, [pc, #132]	; (8000a20 <MX_GPIO_Init+0xf0>)
 800099c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800099e:	2202      	movs	r2, #2
 80009a0:	4013      	ands	r3, r2
 80009a2:	607b      	str	r3, [r7, #4]
 80009a4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 80009a6:	4b1f      	ldr	r3, [pc, #124]	; (8000a24 <MX_GPIO_Init+0xf4>)
 80009a8:	2200      	movs	r2, #0
 80009aa:	2140      	movs	r1, #64	; 0x40
 80009ac:	0018      	movs	r0, r3
 80009ae:	f002 f8a9 	bl	8002b04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = T_NRST_Pin;
 80009b2:	193b      	adds	r3, r7, r4
 80009b4:	2204      	movs	r2, #4
 80009b6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80009b8:	193b      	adds	r3, r7, r4
 80009ba:	2288      	movs	r2, #136	; 0x88
 80009bc:	0352      	lsls	r2, r2, #13
 80009be:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c0:	193b      	adds	r3, r7, r4
 80009c2:	2200      	movs	r2, #0
 80009c4:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(T_NRST_GPIO_Port, &GPIO_InitStruct);
 80009c6:	193b      	adds	r3, r7, r4
 80009c8:	4a17      	ldr	r2, [pc, #92]	; (8000a28 <MX_GPIO_Init+0xf8>)
 80009ca:	0019      	movs	r1, r3
 80009cc:	0010      	movs	r0, r2
 80009ce:	f001 ff35 	bl	800283c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD3_Pin;
 80009d2:	193b      	adds	r3, r7, r4
 80009d4:	2240      	movs	r2, #64	; 0x40
 80009d6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009d8:	193b      	adds	r3, r7, r4
 80009da:	2201      	movs	r2, #1
 80009dc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009de:	193b      	adds	r3, r7, r4
 80009e0:	2200      	movs	r2, #0
 80009e2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009e4:	193b      	adds	r3, r7, r4
 80009e6:	2200      	movs	r2, #0
 80009e8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 80009ea:	193b      	adds	r3, r7, r4
 80009ec:	4a0d      	ldr	r2, [pc, #52]	; (8000a24 <MX_GPIO_Init+0xf4>)
 80009ee:	0019      	movs	r1, r3
 80009f0:	0010      	movs	r0, r2
 80009f2:	f001 ff23 	bl	800283c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin */
  GPIO_InitStruct.Pin = GPIO_IN_DIP5_Pin|GPIO_IN_DIP4_Pin|GPIO_IN_DIP3_Pin|GPIO_IN_DIP2_Pin
 80009f6:	0021      	movs	r1, r4
 80009f8:	187b      	adds	r3, r7, r1
 80009fa:	22fc      	movs	r2, #252	; 0xfc
 80009fc:	0052      	lsls	r2, r2, #1
 80009fe:	601a      	str	r2, [r3, #0]
                          |GPIO_IN_DIP1_Pin|GPIO_IN_DIP0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a00:	187b      	adds	r3, r7, r1
 8000a02:	2200      	movs	r2, #0
 8000a04:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a06:	187b      	adds	r3, r7, r1
 8000a08:	2200      	movs	r2, #0
 8000a0a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a0c:	187b      	adds	r3, r7, r1
 8000a0e:	4a07      	ldr	r2, [pc, #28]	; (8000a2c <MX_GPIO_Init+0xfc>)
 8000a10:	0019      	movs	r1, r3
 8000a12:	0010      	movs	r0, r2
 8000a14:	f001 ff12 	bl	800283c <HAL_GPIO_Init>

}
 8000a18:	46c0      	nop			; (mov r8, r8)
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	b00b      	add	sp, #44	; 0x2c
 8000a1e:	bd90      	pop	{r4, r7, pc}
 8000a20:	40021000 	.word	0x40021000
 8000a24:	50000800 	.word	0x50000800
 8000a28:	50001400 	.word	0x50001400
 8000a2c:	50000400 	.word	0x50000400

08000a30 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a32:	b089      	sub	sp, #36	; 0x24
 8000a34:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a36:	f000 fcc9 	bl	80013cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a3a:	f000 f879 	bl	8000b30 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a3e:	f7ff ff77 	bl	8000930 <MX_GPIO_Init>
  MX_DMA_Init();
 8000a42:	f7ff ff4f 	bl	80008e4 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000a46:	f000 fbc9 	bl	80011dc <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000a4a:	f7ff fde7 	bl	800061c <MX_ADC1_Init>
  MX_TIM1_Init();
 8000a4e:	f000 f91d 	bl	8000c8c <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8000a52:	f000 fb73 	bl	800113c <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8000a56:	f000 f9e3 	bl	8000e20 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

	uint32_t value_adc_DMA[7]={0,0,0,0,0,0,0}; // [NCO, NO, NO offset, NO gain, CO offset, CO gain, int_Temperature] // #TODO restructure as struct instrad array
 8000a5a:	003b      	movs	r3, r7
 8000a5c:	0018      	movs	r0, r3
 8000a5e:	231c      	movs	r3, #28
 8000a60:	001a      	movs	r2, r3
 8000a62:	2100      	movs	r1, #0
 8000a64:	f004 fd66 	bl	8005534 <memset>

	uint8_t DutyCycle = 50; // Duty cycle in Percent
 8000a68:	261f      	movs	r6, #31
 8000a6a:	19bb      	adds	r3, r7, r6
 8000a6c:	2232      	movs	r2, #50	; 0x32
 8000a6e:	701a      	strb	r2, [r3, #0]

	TIM1->CCR1 = TIM1->ARR/(100/DutyCycle); //ARR = 256 (8 bit)
 8000a70:	4b2a      	ldr	r3, [pc, #168]	; (8000b1c <main+0xec>)
 8000a72:	6add      	ldr	r5, [r3, #44]	; 0x2c
 8000a74:	19bb      	adds	r3, r7, r6
 8000a76:	781b      	ldrb	r3, [r3, #0]
 8000a78:	0019      	movs	r1, r3
 8000a7a:	2064      	movs	r0, #100	; 0x64
 8000a7c:	f7ff fbcc 	bl	8000218 <__divsi3>
 8000a80:	0003      	movs	r3, r0
 8000a82:	4c26      	ldr	r4, [pc, #152]	; (8000b1c <main+0xec>)
 8000a84:	0019      	movs	r1, r3
 8000a86:	0028      	movs	r0, r5
 8000a88:	f7ff fb3c 	bl	8000104 <__udivsi3>
 8000a8c:	0003      	movs	r3, r0
 8000a8e:	6363      	str	r3, [r4, #52]	; 0x34
	TIM2->CCR1 = TIM1->ARR/(100/DutyCycle); //ARR = 256 (8 bit)
 8000a90:	4b22      	ldr	r3, [pc, #136]	; (8000b1c <main+0xec>)
 8000a92:	6add      	ldr	r5, [r3, #44]	; 0x2c
 8000a94:	19bb      	adds	r3, r7, r6
 8000a96:	781b      	ldrb	r3, [r3, #0]
 8000a98:	0019      	movs	r1, r3
 8000a9a:	2064      	movs	r0, #100	; 0x64
 8000a9c:	f7ff fbbc 	bl	8000218 <__divsi3>
 8000aa0:	0003      	movs	r3, r0
 8000aa2:	001a      	movs	r2, r3
 8000aa4:	2380      	movs	r3, #128	; 0x80
 8000aa6:	05dc      	lsls	r4, r3, #23
 8000aa8:	0011      	movs	r1, r2
 8000aaa:	0028      	movs	r0, r5
 8000aac:	f7ff fb2a 	bl	8000104 <__udivsi3>
 8000ab0:	0003      	movs	r3, r0
 8000ab2:	6363      	str	r3, [r4, #52]	; 0x34

	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000ab4:	4b1a      	ldr	r3, [pc, #104]	; (8000b20 <main+0xf0>)
 8000ab6:	2100      	movs	r1, #0
 8000ab8:	0018      	movs	r0, r3
 8000aba:	f002 ff83 	bl	80039c4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8000abe:	4b19      	ldr	r3, [pc, #100]	; (8000b24 <main+0xf4>)
 8000ac0:	2100      	movs	r1, #0
 8000ac2:	0018      	movs	r0, r3
 8000ac4:	f002 ff7e 	bl	80039c4 <HAL_TIM_PWM_Start>

    /* USER CODE BEGIN 3 */

		//HAL_UART_Transmit_DMA(&huart2, value_adc_DMA, sizeof(value_adc_DMA) ); // #TODO with dma or from written buffer??

		HAL_ADC_Start_DMA(&hadc1, value_adc_DMA, 7); // #TODO export to internal timer callback (trigger)
 8000ac8:	0039      	movs	r1, r7
 8000aca:	4b17      	ldr	r3, [pc, #92]	; (8000b28 <main+0xf8>)
 8000acc:	2207      	movs	r2, #7
 8000ace:	0018      	movs	r0, r3
 8000ad0:	f000 fff2 	bl	8001ab8 <HAL_ADC_Start_DMA>
		TIM1->CCR1 = TIM1->ARR/(4095/value_adc_DMA[0]); //DMA is 12 Bit		CO sensor
 8000ad4:	4b11      	ldr	r3, [pc, #68]	; (8000b1c <main+0xec>)
 8000ad6:	6add      	ldr	r5, [r3, #44]	; 0x2c
 8000ad8:	003b      	movs	r3, r7
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	0019      	movs	r1, r3
 8000ade:	4813      	ldr	r0, [pc, #76]	; (8000b2c <main+0xfc>)
 8000ae0:	f7ff fb10 	bl	8000104 <__udivsi3>
 8000ae4:	0003      	movs	r3, r0
 8000ae6:	4c0d      	ldr	r4, [pc, #52]	; (8000b1c <main+0xec>)
 8000ae8:	0019      	movs	r1, r3
 8000aea:	0028      	movs	r0, r5
 8000aec:	f7ff fb0a 	bl	8000104 <__udivsi3>
 8000af0:	0003      	movs	r3, r0
 8000af2:	6363      	str	r3, [r4, #52]	; 0x34
		TIM2->CCR1 = TIM1->ARR/(4095/value_adc_DMA[1]); //DMA is 12 Bit		NO sensor value
 8000af4:	4b09      	ldr	r3, [pc, #36]	; (8000b1c <main+0xec>)
 8000af6:	6add      	ldr	r5, [r3, #44]	; 0x2c
 8000af8:	003b      	movs	r3, r7
 8000afa:	685b      	ldr	r3, [r3, #4]
 8000afc:	0019      	movs	r1, r3
 8000afe:	480b      	ldr	r0, [pc, #44]	; (8000b2c <main+0xfc>)
 8000b00:	f7ff fb00 	bl	8000104 <__udivsi3>
 8000b04:	0003      	movs	r3, r0
 8000b06:	001a      	movs	r2, r3
 8000b08:	2380      	movs	r3, #128	; 0x80
 8000b0a:	05dc      	lsls	r4, r3, #23
 8000b0c:	0011      	movs	r1, r2
 8000b0e:	0028      	movs	r0, r5
 8000b10:	f7ff faf8 	bl	8000104 <__udivsi3>
 8000b14:	0003      	movs	r3, r0
 8000b16:	6363      	str	r3, [r4, #52]	; 0x34
		HAL_ADC_Start_DMA(&hadc1, value_adc_DMA, 7); // #TODO export to internal timer callback (trigger)
 8000b18:	e7d6      	b.n	8000ac8 <main+0x98>
 8000b1a:	46c0      	nop			; (mov r8, r8)
 8000b1c:	40012c00 	.word	0x40012c00
 8000b20:	200000e8 	.word	0x200000e8
 8000b24:	20000134 	.word	0x20000134
 8000b28:	20000028 	.word	0x20000028
 8000b2c:	00000fff 	.word	0x00000fff

08000b30 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b30:	b590      	push	{r4, r7, lr}
 8000b32:	b093      	sub	sp, #76	; 0x4c
 8000b34:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b36:	2410      	movs	r4, #16
 8000b38:	193b      	adds	r3, r7, r4
 8000b3a:	0018      	movs	r0, r3
 8000b3c:	2338      	movs	r3, #56	; 0x38
 8000b3e:	001a      	movs	r2, r3
 8000b40:	2100      	movs	r1, #0
 8000b42:	f004 fcf7 	bl	8005534 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b46:	003b      	movs	r3, r7
 8000b48:	0018      	movs	r0, r3
 8000b4a:	2310      	movs	r3, #16
 8000b4c:	001a      	movs	r2, r3
 8000b4e:	2100      	movs	r1, #0
 8000b50:	f004 fcf0 	bl	8005534 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000b54:	2380      	movs	r3, #128	; 0x80
 8000b56:	009b      	lsls	r3, r3, #2
 8000b58:	0018      	movs	r0, r3
 8000b5a:	f001 fff1 	bl	8002b40 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b5e:	193b      	adds	r3, r7, r4
 8000b60:	2202      	movs	r2, #2
 8000b62:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b64:	193b      	adds	r3, r7, r4
 8000b66:	2280      	movs	r2, #128	; 0x80
 8000b68:	0052      	lsls	r2, r2, #1
 8000b6a:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000b6c:	193b      	adds	r3, r7, r4
 8000b6e:	2200      	movs	r2, #0
 8000b70:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b72:	193b      	adds	r3, r7, r4
 8000b74:	2240      	movs	r2, #64	; 0x40
 8000b76:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000b78:	193b      	adds	r3, r7, r4
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b7e:	193b      	adds	r3, r7, r4
 8000b80:	0018      	movs	r0, r3
 8000b82:	f002 f829 	bl	8002bd8 <HAL_RCC_OscConfig>
 8000b86:	1e03      	subs	r3, r0, #0
 8000b88:	d001      	beq.n	8000b8e <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8000b8a:	f000 f819 	bl	8000bc0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b8e:	003b      	movs	r3, r7
 8000b90:	2207      	movs	r2, #7
 8000b92:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000b94:	003b      	movs	r3, r7
 8000b96:	2200      	movs	r2, #0
 8000b98:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b9a:	003b      	movs	r3, r7
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ba0:	003b      	movs	r3, r7
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000ba6:	003b      	movs	r3, r7
 8000ba8:	2100      	movs	r1, #0
 8000baa:	0018      	movs	r0, r3
 8000bac:	f002 fb2e 	bl	800320c <HAL_RCC_ClockConfig>
 8000bb0:	1e03      	subs	r3, r0, #0
 8000bb2:	d001      	beq.n	8000bb8 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8000bb4:	f000 f804 	bl	8000bc0 <Error_Handler>
  }
}
 8000bb8:	46c0      	nop			; (mov r8, r8)
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	b013      	add	sp, #76	; 0x4c
 8000bbe:	bd90      	pop	{r4, r7, pc}

08000bc0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000bc4:	b672      	cpsid	i
}
 8000bc6:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000bc8:	e7fe      	b.n	8000bc8 <Error_Handler+0x8>
	...

08000bcc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b082      	sub	sp, #8
 8000bd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bd2:	4b0f      	ldr	r3, [pc, #60]	; (8000c10 <HAL_MspInit+0x44>)
 8000bd4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000bd6:	4b0e      	ldr	r3, [pc, #56]	; (8000c10 <HAL_MspInit+0x44>)
 8000bd8:	2101      	movs	r1, #1
 8000bda:	430a      	orrs	r2, r1
 8000bdc:	641a      	str	r2, [r3, #64]	; 0x40
 8000bde:	4b0c      	ldr	r3, [pc, #48]	; (8000c10 <HAL_MspInit+0x44>)
 8000be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000be2:	2201      	movs	r2, #1
 8000be4:	4013      	ands	r3, r2
 8000be6:	607b      	str	r3, [r7, #4]
 8000be8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bea:	4b09      	ldr	r3, [pc, #36]	; (8000c10 <HAL_MspInit+0x44>)
 8000bec:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000bee:	4b08      	ldr	r3, [pc, #32]	; (8000c10 <HAL_MspInit+0x44>)
 8000bf0:	2180      	movs	r1, #128	; 0x80
 8000bf2:	0549      	lsls	r1, r1, #21
 8000bf4:	430a      	orrs	r2, r1
 8000bf6:	63da      	str	r2, [r3, #60]	; 0x3c
 8000bf8:	4b05      	ldr	r3, [pc, #20]	; (8000c10 <HAL_MspInit+0x44>)
 8000bfa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000bfc:	2380      	movs	r3, #128	; 0x80
 8000bfe:	055b      	lsls	r3, r3, #21
 8000c00:	4013      	ands	r3, r2
 8000c02:	603b      	str	r3, [r7, #0]
 8000c04:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c06:	46c0      	nop			; (mov r8, r8)
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	b002      	add	sp, #8
 8000c0c:	bd80      	pop	{r7, pc}
 8000c0e:	46c0      	nop			; (mov r8, r8)
 8000c10:	40021000 	.word	0x40021000

08000c14 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000c18:	e7fe      	b.n	8000c18 <NMI_Handler+0x4>

08000c1a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c1a:	b580      	push	{r7, lr}
 8000c1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c1e:	e7fe      	b.n	8000c1e <HardFault_Handler+0x4>

08000c20 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000c24:	46c0      	nop			; (mov r8, r8)
 8000c26:	46bd      	mov	sp, r7
 8000c28:	bd80      	pop	{r7, pc}

08000c2a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c2a:	b580      	push	{r7, lr}
 8000c2c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c2e:	46c0      	nop			; (mov r8, r8)
 8000c30:	46bd      	mov	sp, r7
 8000c32:	bd80      	pop	{r7, pc}

08000c34 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c38:	f000 fc32 	bl	80014a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c3c:	46c0      	nop			; (mov r8, r8)
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	bd80      	pop	{r7, pc}
	...

08000c44 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000c48:	4b03      	ldr	r3, [pc, #12]	; (8000c58 <DMA1_Channel1_IRQHandler+0x14>)
 8000c4a:	0018      	movs	r0, r3
 8000c4c:	f001 fcb4 	bl	80025b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000c50:	46c0      	nop			; (mov r8, r8)
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bd80      	pop	{r7, pc}
 8000c56:	46c0      	nop			; (mov r8, r8)
 8000c58:	2000008c 	.word	0x2000008c

08000c5c <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 8000c60:	4b05      	ldr	r3, [pc, #20]	; (8000c78 <DMA1_Channel2_3_IRQHandler+0x1c>)
 8000c62:	0018      	movs	r0, r3
 8000c64:	f001 fca8 	bl	80025b8 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 8000c68:	4b04      	ldr	r3, [pc, #16]	; (8000c7c <DMA1_Channel2_3_IRQHandler+0x20>)
 8000c6a:	0018      	movs	r0, r3
 8000c6c:	f001 fca4 	bl	80025b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8000c70:	46c0      	nop			; (mov r8, r8)
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bd80      	pop	{r7, pc}
 8000c76:	46c0      	nop			; (mov r8, r8)
 8000c78:	20000180 	.word	0x20000180
 8000c7c:	200001dc 	.word	0x200001dc

08000c80 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c84:	46c0      	nop			; (mov r8, r8)
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}
	...

08000c8c <MX_TIM1_Init>:
DMA_HandleTypeDef hdma_tim1_ch1;
DMA_HandleTypeDef hdma_tim2_ch1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b09c      	sub	sp, #112	; 0x70
 8000c90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c92:	2360      	movs	r3, #96	; 0x60
 8000c94:	18fb      	adds	r3, r7, r3
 8000c96:	0018      	movs	r0, r3
 8000c98:	2310      	movs	r3, #16
 8000c9a:	001a      	movs	r2, r3
 8000c9c:	2100      	movs	r1, #0
 8000c9e:	f004 fc49 	bl	8005534 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ca2:	2354      	movs	r3, #84	; 0x54
 8000ca4:	18fb      	adds	r3, r7, r3
 8000ca6:	0018      	movs	r0, r3
 8000ca8:	230c      	movs	r3, #12
 8000caa:	001a      	movs	r2, r3
 8000cac:	2100      	movs	r1, #0
 8000cae:	f004 fc41 	bl	8005534 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000cb2:	2338      	movs	r3, #56	; 0x38
 8000cb4:	18fb      	adds	r3, r7, r3
 8000cb6:	0018      	movs	r0, r3
 8000cb8:	231c      	movs	r3, #28
 8000cba:	001a      	movs	r2, r3
 8000cbc:	2100      	movs	r1, #0
 8000cbe:	f004 fc39 	bl	8005534 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000cc2:	1d3b      	adds	r3, r7, #4
 8000cc4:	0018      	movs	r0, r3
 8000cc6:	2334      	movs	r3, #52	; 0x34
 8000cc8:	001a      	movs	r2, r3
 8000cca:	2100      	movs	r1, #0
 8000ccc:	f004 fc32 	bl	8005534 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000cd0:	4b51      	ldr	r3, [pc, #324]	; (8000e18 <MX_TIM1_Init+0x18c>)
 8000cd2:	4a52      	ldr	r2, [pc, #328]	; (8000e1c <MX_TIM1_Init+0x190>)
 8000cd4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000cd6:	4b50      	ldr	r3, [pc, #320]	; (8000e18 <MX_TIM1_Init+0x18c>)
 8000cd8:	2200      	movs	r2, #0
 8000cda:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cdc:	4b4e      	ldr	r3, [pc, #312]	; (8000e18 <MX_TIM1_Init+0x18c>)
 8000cde:	2200      	movs	r2, #0
 8000ce0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 256-1;
 8000ce2:	4b4d      	ldr	r3, [pc, #308]	; (8000e18 <MX_TIM1_Init+0x18c>)
 8000ce4:	22ff      	movs	r2, #255	; 0xff
 8000ce6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ce8:	4b4b      	ldr	r3, [pc, #300]	; (8000e18 <MX_TIM1_Init+0x18c>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000cee:	4b4a      	ldr	r3, [pc, #296]	; (8000e18 <MX_TIM1_Init+0x18c>)
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cf4:	4b48      	ldr	r3, [pc, #288]	; (8000e18 <MX_TIM1_Init+0x18c>)
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000cfa:	4b47      	ldr	r3, [pc, #284]	; (8000e18 <MX_TIM1_Init+0x18c>)
 8000cfc:	0018      	movs	r0, r3
 8000cfe:	f002 fda9 	bl	8003854 <HAL_TIM_Base_Init>
 8000d02:	1e03      	subs	r3, r0, #0
 8000d04:	d001      	beq.n	8000d0a <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 8000d06:	f7ff ff5b 	bl	8000bc0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d0a:	2160      	movs	r1, #96	; 0x60
 8000d0c:	187b      	adds	r3, r7, r1
 8000d0e:	2280      	movs	r2, #128	; 0x80
 8000d10:	0152      	lsls	r2, r2, #5
 8000d12:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000d14:	187a      	adds	r2, r7, r1
 8000d16:	4b40      	ldr	r3, [pc, #256]	; (8000e18 <MX_TIM1_Init+0x18c>)
 8000d18:	0011      	movs	r1, r2
 8000d1a:	0018      	movs	r0, r3
 8000d1c:	f003 f830 	bl	8003d80 <HAL_TIM_ConfigClockSource>
 8000d20:	1e03      	subs	r3, r0, #0
 8000d22:	d001      	beq.n	8000d28 <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 8000d24:	f7ff ff4c 	bl	8000bc0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000d28:	4b3b      	ldr	r3, [pc, #236]	; (8000e18 <MX_TIM1_Init+0x18c>)
 8000d2a:	0018      	movs	r0, r3
 8000d2c:	f002 fdea 	bl	8003904 <HAL_TIM_PWM_Init>
 8000d30:	1e03      	subs	r3, r0, #0
 8000d32:	d001      	beq.n	8000d38 <MX_TIM1_Init+0xac>
  {
    Error_Handler();
 8000d34:	f7ff ff44 	bl	8000bc0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d38:	2154      	movs	r1, #84	; 0x54
 8000d3a:	187b      	adds	r3, r7, r1
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000d40:	187b      	adds	r3, r7, r1
 8000d42:	2200      	movs	r2, #0
 8000d44:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d46:	187b      	adds	r3, r7, r1
 8000d48:	2200      	movs	r2, #0
 8000d4a:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000d4c:	187a      	adds	r2, r7, r1
 8000d4e:	4b32      	ldr	r3, [pc, #200]	; (8000e18 <MX_TIM1_Init+0x18c>)
 8000d50:	0011      	movs	r1, r2
 8000d52:	0018      	movs	r0, r3
 8000d54:	f003 fcbc 	bl	80046d0 <HAL_TIMEx_MasterConfigSynchronization>
 8000d58:	1e03      	subs	r3, r0, #0
 8000d5a:	d001      	beq.n	8000d60 <MX_TIM1_Init+0xd4>
  {
    Error_Handler();
 8000d5c:	f7ff ff30 	bl	8000bc0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000d60:	2138      	movs	r1, #56	; 0x38
 8000d62:	187b      	adds	r3, r7, r1
 8000d64:	2260      	movs	r2, #96	; 0x60
 8000d66:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000d68:	187b      	adds	r3, r7, r1
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000d6e:	187b      	adds	r3, r7, r1
 8000d70:	2200      	movs	r2, #0
 8000d72:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000d74:	187b      	adds	r3, r7, r1
 8000d76:	2200      	movs	r2, #0
 8000d78:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000d7a:	187b      	adds	r3, r7, r1
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000d80:	187b      	adds	r3, r7, r1
 8000d82:	2200      	movs	r2, #0
 8000d84:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000d86:	187b      	adds	r3, r7, r1
 8000d88:	2200      	movs	r2, #0
 8000d8a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000d8c:	1879      	adds	r1, r7, r1
 8000d8e:	4b22      	ldr	r3, [pc, #136]	; (8000e18 <MX_TIM1_Init+0x18c>)
 8000d90:	2200      	movs	r2, #0
 8000d92:	0018      	movs	r0, r3
 8000d94:	f002 fef4 	bl	8003b80 <HAL_TIM_PWM_ConfigChannel>
 8000d98:	1e03      	subs	r3, r0, #0
 8000d9a:	d001      	beq.n	8000da0 <MX_TIM1_Init+0x114>
  {
    Error_Handler();
 8000d9c:	f7ff ff10 	bl	8000bc0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000da0:	1d3b      	adds	r3, r7, #4
 8000da2:	2200      	movs	r2, #0
 8000da4:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000da6:	1d3b      	adds	r3, r7, #4
 8000da8:	2200      	movs	r2, #0
 8000daa:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000dac:	1d3b      	adds	r3, r7, #4
 8000dae:	2200      	movs	r2, #0
 8000db0:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000db2:	1d3b      	adds	r3, r7, #4
 8000db4:	2200      	movs	r2, #0
 8000db6:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000db8:	1d3b      	adds	r3, r7, #4
 8000dba:	2200      	movs	r2, #0
 8000dbc:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000dbe:	1d3b      	adds	r3, r7, #4
 8000dc0:	2280      	movs	r2, #128	; 0x80
 8000dc2:	0192      	lsls	r2, r2, #6
 8000dc4:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000dc6:	1d3b      	adds	r3, r7, #4
 8000dc8:	2200      	movs	r2, #0
 8000dca:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8000dcc:	1d3b      	adds	r3, r7, #4
 8000dce:	2200      	movs	r2, #0
 8000dd0:	61da      	str	r2, [r3, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000dd2:	1d3b      	adds	r3, r7, #4
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	621a      	str	r2, [r3, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000dd8:	1d3b      	adds	r3, r7, #4
 8000dda:	2280      	movs	r2, #128	; 0x80
 8000ddc:	0492      	lsls	r2, r2, #18
 8000dde:	625a      	str	r2, [r3, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000de0:	1d3b      	adds	r3, r7, #4
 8000de2:	2200      	movs	r2, #0
 8000de4:	629a      	str	r2, [r3, #40]	; 0x28
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8000de6:	1d3b      	adds	r3, r7, #4
 8000de8:	2200      	movs	r2, #0
 8000dea:	62da      	str	r2, [r3, #44]	; 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000dec:	1d3b      	adds	r3, r7, #4
 8000dee:	2200      	movs	r2, #0
 8000df0:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000df2:	1d3a      	adds	r2, r7, #4
 8000df4:	4b08      	ldr	r3, [pc, #32]	; (8000e18 <MX_TIM1_Init+0x18c>)
 8000df6:	0011      	movs	r1, r2
 8000df8:	0018      	movs	r0, r3
 8000dfa:	f003 fcd1 	bl	80047a0 <HAL_TIMEx_ConfigBreakDeadTime>
 8000dfe:	1e03      	subs	r3, r0, #0
 8000e00:	d001      	beq.n	8000e06 <MX_TIM1_Init+0x17a>
  {
    Error_Handler();
 8000e02:	f7ff fedd 	bl	8000bc0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000e06:	4b04      	ldr	r3, [pc, #16]	; (8000e18 <MX_TIM1_Init+0x18c>)
 8000e08:	0018      	movs	r0, r3
 8000e0a:	f000 f92f 	bl	800106c <HAL_TIM_MspPostInit>

}
 8000e0e:	46c0      	nop			; (mov r8, r8)
 8000e10:	46bd      	mov	sp, r7
 8000e12:	b01c      	add	sp, #112	; 0x70
 8000e14:	bd80      	pop	{r7, pc}
 8000e16:	46c0      	nop			; (mov r8, r8)
 8000e18:	200000e8 	.word	0x200000e8
 8000e1c:	40012c00 	.word	0x40012c00

08000e20 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b08e      	sub	sp, #56	; 0x38
 8000e24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e26:	2328      	movs	r3, #40	; 0x28
 8000e28:	18fb      	adds	r3, r7, r3
 8000e2a:	0018      	movs	r0, r3
 8000e2c:	2310      	movs	r3, #16
 8000e2e:	001a      	movs	r2, r3
 8000e30:	2100      	movs	r1, #0
 8000e32:	f004 fb7f 	bl	8005534 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e36:	231c      	movs	r3, #28
 8000e38:	18fb      	adds	r3, r7, r3
 8000e3a:	0018      	movs	r0, r3
 8000e3c:	230c      	movs	r3, #12
 8000e3e:	001a      	movs	r2, r3
 8000e40:	2100      	movs	r1, #0
 8000e42:	f004 fb77 	bl	8005534 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000e46:	003b      	movs	r3, r7
 8000e48:	0018      	movs	r0, r3
 8000e4a:	231c      	movs	r3, #28
 8000e4c:	001a      	movs	r2, r3
 8000e4e:	2100      	movs	r1, #0
 8000e50:	f004 fb70 	bl	8005534 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000e54:	4b30      	ldr	r3, [pc, #192]	; (8000f18 <MX_TIM2_Init+0xf8>)
 8000e56:	2280      	movs	r2, #128	; 0x80
 8000e58:	05d2      	lsls	r2, r2, #23
 8000e5a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000e5c:	4b2e      	ldr	r3, [pc, #184]	; (8000f18 <MX_TIM2_Init+0xf8>)
 8000e5e:	2200      	movs	r2, #0
 8000e60:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e62:	4b2d      	ldr	r3, [pc, #180]	; (8000f18 <MX_TIM2_Init+0xf8>)
 8000e64:	2200      	movs	r2, #0
 8000e66:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 256-1;
 8000e68:	4b2b      	ldr	r3, [pc, #172]	; (8000f18 <MX_TIM2_Init+0xf8>)
 8000e6a:	22ff      	movs	r2, #255	; 0xff
 8000e6c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e6e:	4b2a      	ldr	r3, [pc, #168]	; (8000f18 <MX_TIM2_Init+0xf8>)
 8000e70:	2200      	movs	r2, #0
 8000e72:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e74:	4b28      	ldr	r3, [pc, #160]	; (8000f18 <MX_TIM2_Init+0xf8>)
 8000e76:	2200      	movs	r2, #0
 8000e78:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000e7a:	4b27      	ldr	r3, [pc, #156]	; (8000f18 <MX_TIM2_Init+0xf8>)
 8000e7c:	0018      	movs	r0, r3
 8000e7e:	f002 fce9 	bl	8003854 <HAL_TIM_Base_Init>
 8000e82:	1e03      	subs	r3, r0, #0
 8000e84:	d001      	beq.n	8000e8a <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8000e86:	f7ff fe9b 	bl	8000bc0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e8a:	2128      	movs	r1, #40	; 0x28
 8000e8c:	187b      	adds	r3, r7, r1
 8000e8e:	2280      	movs	r2, #128	; 0x80
 8000e90:	0152      	lsls	r2, r2, #5
 8000e92:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000e94:	187a      	adds	r2, r7, r1
 8000e96:	4b20      	ldr	r3, [pc, #128]	; (8000f18 <MX_TIM2_Init+0xf8>)
 8000e98:	0011      	movs	r1, r2
 8000e9a:	0018      	movs	r0, r3
 8000e9c:	f002 ff70 	bl	8003d80 <HAL_TIM_ConfigClockSource>
 8000ea0:	1e03      	subs	r3, r0, #0
 8000ea2:	d001      	beq.n	8000ea8 <MX_TIM2_Init+0x88>
  {
    Error_Handler();
 8000ea4:	f7ff fe8c 	bl	8000bc0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000ea8:	4b1b      	ldr	r3, [pc, #108]	; (8000f18 <MX_TIM2_Init+0xf8>)
 8000eaa:	0018      	movs	r0, r3
 8000eac:	f002 fd2a 	bl	8003904 <HAL_TIM_PWM_Init>
 8000eb0:	1e03      	subs	r3, r0, #0
 8000eb2:	d001      	beq.n	8000eb8 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8000eb4:	f7ff fe84 	bl	8000bc0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000eb8:	211c      	movs	r1, #28
 8000eba:	187b      	adds	r3, r7, r1
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ec0:	187b      	adds	r3, r7, r1
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000ec6:	187a      	adds	r2, r7, r1
 8000ec8:	4b13      	ldr	r3, [pc, #76]	; (8000f18 <MX_TIM2_Init+0xf8>)
 8000eca:	0011      	movs	r1, r2
 8000ecc:	0018      	movs	r0, r3
 8000ece:	f003 fbff 	bl	80046d0 <HAL_TIMEx_MasterConfigSynchronization>
 8000ed2:	1e03      	subs	r3, r0, #0
 8000ed4:	d001      	beq.n	8000eda <MX_TIM2_Init+0xba>
  {
    Error_Handler();
 8000ed6:	f7ff fe73 	bl	8000bc0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000eda:	003b      	movs	r3, r7
 8000edc:	2260      	movs	r2, #96	; 0x60
 8000ede:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000ee0:	003b      	movs	r3, r7
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000ee6:	003b      	movs	r3, r7
 8000ee8:	2200      	movs	r2, #0
 8000eea:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000eec:	003b      	movs	r3, r7
 8000eee:	2200      	movs	r2, #0
 8000ef0:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000ef2:	0039      	movs	r1, r7
 8000ef4:	4b08      	ldr	r3, [pc, #32]	; (8000f18 <MX_TIM2_Init+0xf8>)
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	0018      	movs	r0, r3
 8000efa:	f002 fe41 	bl	8003b80 <HAL_TIM_PWM_ConfigChannel>
 8000efe:	1e03      	subs	r3, r0, #0
 8000f00:	d001      	beq.n	8000f06 <MX_TIM2_Init+0xe6>
  {
    Error_Handler();
 8000f02:	f7ff fe5d 	bl	8000bc0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000f06:	4b04      	ldr	r3, [pc, #16]	; (8000f18 <MX_TIM2_Init+0xf8>)
 8000f08:	0018      	movs	r0, r3
 8000f0a:	f000 f8af 	bl	800106c <HAL_TIM_MspPostInit>

}
 8000f0e:	46c0      	nop			; (mov r8, r8)
 8000f10:	46bd      	mov	sp, r7
 8000f12:	b00e      	add	sp, #56	; 0x38
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	46c0      	nop			; (mov r8, r8)
 8000f18:	20000134 	.word	0x20000134

08000f1c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000f1c:	b590      	push	{r4, r7, lr}
 8000f1e:	b08f      	sub	sp, #60	; 0x3c
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f24:	2410      	movs	r4, #16
 8000f26:	193b      	adds	r3, r7, r4
 8000f28:	0018      	movs	r0, r3
 8000f2a:	2328      	movs	r3, #40	; 0x28
 8000f2c:	001a      	movs	r2, r3
 8000f2e:	2100      	movs	r1, #0
 8000f30:	f004 fb00 	bl	8005534 <memset>
  if(tim_baseHandle->Instance==TIM1)
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	4a46      	ldr	r2, [pc, #280]	; (8001054 <HAL_TIM_Base_MspInit+0x138>)
 8000f3a:	4293      	cmp	r3, r2
 8000f3c:	d148      	bne.n	8000fd0 <HAL_TIM_Base_MspInit+0xb4>

  /* USER CODE END TIM1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1;
 8000f3e:	193b      	adds	r3, r7, r4
 8000f40:	2280      	movs	r2, #128	; 0x80
 8000f42:	0392      	lsls	r2, r2, #14
 8000f44:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLKSOURCE_PCLK1;
 8000f46:	193b      	adds	r3, r7, r4
 8000f48:	2200      	movs	r2, #0
 8000f4a:	621a      	str	r2, [r3, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f4c:	193b      	adds	r3, r7, r4
 8000f4e:	0018      	movs	r0, r3
 8000f50:	f002 fb06 	bl	8003560 <HAL_RCCEx_PeriphCLKConfig>
 8000f54:	1e03      	subs	r3, r0, #0
 8000f56:	d001      	beq.n	8000f5c <HAL_TIM_Base_MspInit+0x40>
    {
      Error_Handler();
 8000f58:	f7ff fe32 	bl	8000bc0 <Error_Handler>
    }

    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000f5c:	4b3e      	ldr	r3, [pc, #248]	; (8001058 <HAL_TIM_Base_MspInit+0x13c>)
 8000f5e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000f60:	4b3d      	ldr	r3, [pc, #244]	; (8001058 <HAL_TIM_Base_MspInit+0x13c>)
 8000f62:	2180      	movs	r1, #128	; 0x80
 8000f64:	0109      	lsls	r1, r1, #4
 8000f66:	430a      	orrs	r2, r1
 8000f68:	641a      	str	r2, [r3, #64]	; 0x40
 8000f6a:	4b3b      	ldr	r3, [pc, #236]	; (8001058 <HAL_TIM_Base_MspInit+0x13c>)
 8000f6c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000f6e:	2380      	movs	r3, #128	; 0x80
 8000f70:	011b      	lsls	r3, r3, #4
 8000f72:	4013      	ands	r3, r2
 8000f74:	60fb      	str	r3, [r7, #12]
 8000f76:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA1_Channel2;
 8000f78:	4b38      	ldr	r3, [pc, #224]	; (800105c <HAL_TIM_Base_MspInit+0x140>)
 8000f7a:	4a39      	ldr	r2, [pc, #228]	; (8001060 <HAL_TIM_Base_MspInit+0x144>)
 8000f7c:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch1.Init.Request = DMA_REQUEST_TIM1_CH1;
 8000f7e:	4b37      	ldr	r3, [pc, #220]	; (800105c <HAL_TIM_Base_MspInit+0x140>)
 8000f80:	2214      	movs	r2, #20
 8000f82:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000f84:	4b35      	ldr	r3, [pc, #212]	; (800105c <HAL_TIM_Base_MspInit+0x140>)
 8000f86:	2210      	movs	r2, #16
 8000f88:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f8a:	4b34      	ldr	r3, [pc, #208]	; (800105c <HAL_TIM_Base_MspInit+0x140>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8000f90:	4b32      	ldr	r3, [pc, #200]	; (800105c <HAL_TIM_Base_MspInit+0x140>)
 8000f92:	2280      	movs	r2, #128	; 0x80
 8000f94:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000f96:	4b31      	ldr	r3, [pc, #196]	; (800105c <HAL_TIM_Base_MspInit+0x140>)
 8000f98:	2280      	movs	r2, #128	; 0x80
 8000f9a:	0052      	lsls	r2, r2, #1
 8000f9c:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000f9e:	4b2f      	ldr	r3, [pc, #188]	; (800105c <HAL_TIM_Base_MspInit+0x140>)
 8000fa0:	2280      	movs	r2, #128	; 0x80
 8000fa2:	00d2      	lsls	r2, r2, #3
 8000fa4:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
 8000fa6:	4b2d      	ldr	r3, [pc, #180]	; (800105c <HAL_TIM_Base_MspInit+0x140>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8000fac:	4b2b      	ldr	r3, [pc, #172]	; (800105c <HAL_TIM_Base_MspInit+0x140>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 8000fb2:	4b2a      	ldr	r3, [pc, #168]	; (800105c <HAL_TIM_Base_MspInit+0x140>)
 8000fb4:	0018      	movs	r0, r3
 8000fb6:	f001 f9ef 	bl	8002398 <HAL_DMA_Init>
 8000fba:	1e03      	subs	r3, r0, #0
 8000fbc:	d001      	beq.n	8000fc2 <HAL_TIM_Base_MspInit+0xa6>
    {
      Error_Handler();
 8000fbe:	f7ff fdff 	bl	8000bc0 <Error_Handler>
    }

    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	4a25      	ldr	r2, [pc, #148]	; (800105c <HAL_TIM_Base_MspInit+0x140>)
 8000fc6:	625a      	str	r2, [r3, #36]	; 0x24
 8000fc8:	4b24      	ldr	r3, [pc, #144]	; (800105c <HAL_TIM_Base_MspInit+0x140>)
 8000fca:	687a      	ldr	r2, [r7, #4]
 8000fcc:	629a      	str	r2, [r3, #40]	; 0x28

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8000fce:	e03c      	b.n	800104a <HAL_TIM_Base_MspInit+0x12e>
  else if(tim_baseHandle->Instance==TIM2)
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	681a      	ldr	r2, [r3, #0]
 8000fd4:	2380      	movs	r3, #128	; 0x80
 8000fd6:	05db      	lsls	r3, r3, #23
 8000fd8:	429a      	cmp	r2, r3
 8000fda:	d136      	bne.n	800104a <HAL_TIM_Base_MspInit+0x12e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000fdc:	4b1e      	ldr	r3, [pc, #120]	; (8001058 <HAL_TIM_Base_MspInit+0x13c>)
 8000fde:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000fe0:	4b1d      	ldr	r3, [pc, #116]	; (8001058 <HAL_TIM_Base_MspInit+0x13c>)
 8000fe2:	2101      	movs	r1, #1
 8000fe4:	430a      	orrs	r2, r1
 8000fe6:	63da      	str	r2, [r3, #60]	; 0x3c
 8000fe8:	4b1b      	ldr	r3, [pc, #108]	; (8001058 <HAL_TIM_Base_MspInit+0x13c>)
 8000fea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000fec:	2201      	movs	r2, #1
 8000fee:	4013      	ands	r3, r2
 8000ff0:	60bb      	str	r3, [r7, #8]
 8000ff2:	68bb      	ldr	r3, [r7, #8]
    hdma_tim2_ch1.Instance = DMA1_Channel3;
 8000ff4:	4b1b      	ldr	r3, [pc, #108]	; (8001064 <HAL_TIM_Base_MspInit+0x148>)
 8000ff6:	4a1c      	ldr	r2, [pc, #112]	; (8001068 <HAL_TIM_Base_MspInit+0x14c>)
 8000ff8:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Request = DMA_REQUEST_TIM2_CH1;
 8000ffa:	4b1a      	ldr	r3, [pc, #104]	; (8001064 <HAL_TIM_Base_MspInit+0x148>)
 8000ffc:	221a      	movs	r2, #26
 8000ffe:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001000:	4b18      	ldr	r3, [pc, #96]	; (8001064 <HAL_TIM_Base_MspInit+0x148>)
 8001002:	2210      	movs	r2, #16
 8001004:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001006:	4b17      	ldr	r3, [pc, #92]	; (8001064 <HAL_TIM_Base_MspInit+0x148>)
 8001008:	2200      	movs	r2, #0
 800100a:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800100c:	4b15      	ldr	r3, [pc, #84]	; (8001064 <HAL_TIM_Base_MspInit+0x148>)
 800100e:	2280      	movs	r2, #128	; 0x80
 8001010:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001012:	4b14      	ldr	r3, [pc, #80]	; (8001064 <HAL_TIM_Base_MspInit+0x148>)
 8001014:	2280      	movs	r2, #128	; 0x80
 8001016:	0052      	lsls	r2, r2, #1
 8001018:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800101a:	4b12      	ldr	r3, [pc, #72]	; (8001064 <HAL_TIM_Base_MspInit+0x148>)
 800101c:	2280      	movs	r2, #128	; 0x80
 800101e:	00d2      	lsls	r2, r2, #3
 8001020:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Mode = DMA_NORMAL;
 8001022:	4b10      	ldr	r3, [pc, #64]	; (8001064 <HAL_TIM_Base_MspInit+0x148>)
 8001024:	2200      	movs	r2, #0
 8001026:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8001028:	4b0e      	ldr	r3, [pc, #56]	; (8001064 <HAL_TIM_Base_MspInit+0x148>)
 800102a:	2200      	movs	r2, #0
 800102c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 800102e:	4b0d      	ldr	r3, [pc, #52]	; (8001064 <HAL_TIM_Base_MspInit+0x148>)
 8001030:	0018      	movs	r0, r3
 8001032:	f001 f9b1 	bl	8002398 <HAL_DMA_Init>
 8001036:	1e03      	subs	r3, r0, #0
 8001038:	d001      	beq.n	800103e <HAL_TIM_Base_MspInit+0x122>
      Error_Handler();
 800103a:	f7ff fdc1 	bl	8000bc0 <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	4a08      	ldr	r2, [pc, #32]	; (8001064 <HAL_TIM_Base_MspInit+0x148>)
 8001042:	625a      	str	r2, [r3, #36]	; 0x24
 8001044:	4b07      	ldr	r3, [pc, #28]	; (8001064 <HAL_TIM_Base_MspInit+0x148>)
 8001046:	687a      	ldr	r2, [r7, #4]
 8001048:	629a      	str	r2, [r3, #40]	; 0x28
}
 800104a:	46c0      	nop			; (mov r8, r8)
 800104c:	46bd      	mov	sp, r7
 800104e:	b00f      	add	sp, #60	; 0x3c
 8001050:	bd90      	pop	{r4, r7, pc}
 8001052:	46c0      	nop			; (mov r8, r8)
 8001054:	40012c00 	.word	0x40012c00
 8001058:	40021000 	.word	0x40021000
 800105c:	20000180 	.word	0x20000180
 8001060:	4002001c 	.word	0x4002001c
 8001064:	200001dc 	.word	0x200001dc
 8001068:	40020030 	.word	0x40020030

0800106c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800106c:	b590      	push	{r4, r7, lr}
 800106e:	b08b      	sub	sp, #44	; 0x2c
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001074:	2414      	movs	r4, #20
 8001076:	193b      	adds	r3, r7, r4
 8001078:	0018      	movs	r0, r3
 800107a:	2314      	movs	r3, #20
 800107c:	001a      	movs	r2, r3
 800107e:	2100      	movs	r1, #0
 8001080:	f004 fa58 	bl	8005534 <memset>
  if(timHandle->Instance==TIM1)
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	4a2a      	ldr	r2, [pc, #168]	; (8001134 <HAL_TIM_MspPostInit+0xc8>)
 800108a:	4293      	cmp	r3, r2
 800108c:	d124      	bne.n	80010d8 <HAL_TIM_MspPostInit+0x6c>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800108e:	4b2a      	ldr	r3, [pc, #168]	; (8001138 <HAL_TIM_MspPostInit+0xcc>)
 8001090:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001092:	4b29      	ldr	r3, [pc, #164]	; (8001138 <HAL_TIM_MspPostInit+0xcc>)
 8001094:	2101      	movs	r1, #1
 8001096:	430a      	orrs	r2, r1
 8001098:	635a      	str	r2, [r3, #52]	; 0x34
 800109a:	4b27      	ldr	r3, [pc, #156]	; (8001138 <HAL_TIM_MspPostInit+0xcc>)
 800109c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800109e:	2201      	movs	r2, #1
 80010a0:	4013      	ands	r3, r2
 80010a2:	613b      	str	r3, [r7, #16]
 80010a4:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = TIM1_CH1_PWM_CO_Pin;
 80010a6:	193b      	adds	r3, r7, r4
 80010a8:	2280      	movs	r2, #128	; 0x80
 80010aa:	0052      	lsls	r2, r2, #1
 80010ac:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010ae:	0021      	movs	r1, r4
 80010b0:	187b      	adds	r3, r7, r1
 80010b2:	2202      	movs	r2, #2
 80010b4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b6:	187b      	adds	r3, r7, r1
 80010b8:	2200      	movs	r2, #0
 80010ba:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010bc:	187b      	adds	r3, r7, r1
 80010be:	2200      	movs	r2, #0
 80010c0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80010c2:	187b      	adds	r3, r7, r1
 80010c4:	2202      	movs	r2, #2
 80010c6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(TIM1_CH1_PWM_CO_GPIO_Port, &GPIO_InitStruct);
 80010c8:	187a      	adds	r2, r7, r1
 80010ca:	23a0      	movs	r3, #160	; 0xa0
 80010cc:	05db      	lsls	r3, r3, #23
 80010ce:	0011      	movs	r1, r2
 80010d0:	0018      	movs	r0, r3
 80010d2:	f001 fbb3 	bl	800283c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80010d6:	e028      	b.n	800112a <HAL_TIM_MspPostInit+0xbe>
  else if(timHandle->Instance==TIM2)
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	681a      	ldr	r2, [r3, #0]
 80010dc:	2380      	movs	r3, #128	; 0x80
 80010de:	05db      	lsls	r3, r3, #23
 80010e0:	429a      	cmp	r2, r3
 80010e2:	d122      	bne.n	800112a <HAL_TIM_MspPostInit+0xbe>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010e4:	4b14      	ldr	r3, [pc, #80]	; (8001138 <HAL_TIM_MspPostInit+0xcc>)
 80010e6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80010e8:	4b13      	ldr	r3, [pc, #76]	; (8001138 <HAL_TIM_MspPostInit+0xcc>)
 80010ea:	2101      	movs	r1, #1
 80010ec:	430a      	orrs	r2, r1
 80010ee:	635a      	str	r2, [r3, #52]	; 0x34
 80010f0:	4b11      	ldr	r3, [pc, #68]	; (8001138 <HAL_TIM_MspPostInit+0xcc>)
 80010f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80010f4:	2201      	movs	r2, #1
 80010f6:	4013      	ands	r3, r2
 80010f8:	60fb      	str	r3, [r7, #12]
 80010fa:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = TIM2_CH1_PWM_NO_Pin;
 80010fc:	2114      	movs	r1, #20
 80010fe:	187b      	adds	r3, r7, r1
 8001100:	2220      	movs	r2, #32
 8001102:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001104:	187b      	adds	r3, r7, r1
 8001106:	2202      	movs	r2, #2
 8001108:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800110a:	187b      	adds	r3, r7, r1
 800110c:	2200      	movs	r2, #0
 800110e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001110:	187b      	adds	r3, r7, r1
 8001112:	2200      	movs	r2, #0
 8001114:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8001116:	187b      	adds	r3, r7, r1
 8001118:	2202      	movs	r2, #2
 800111a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(TIM2_CH1_PWM_NO_GPIO_Port, &GPIO_InitStruct);
 800111c:	187a      	adds	r2, r7, r1
 800111e:	23a0      	movs	r3, #160	; 0xa0
 8001120:	05db      	lsls	r3, r3, #23
 8001122:	0011      	movs	r1, r2
 8001124:	0018      	movs	r0, r3
 8001126:	f001 fb89 	bl	800283c <HAL_GPIO_Init>
}
 800112a:	46c0      	nop			; (mov r8, r8)
 800112c:	46bd      	mov	sp, r7
 800112e:	b00b      	add	sp, #44	; 0x2c
 8001130:	bd90      	pop	{r4, r7, pc}
 8001132:	46c0      	nop			; (mov r8, r8)
 8001134:	40012c00 	.word	0x40012c00
 8001138:	40021000 	.word	0x40021000

0800113c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001140:	4b24      	ldr	r3, [pc, #144]	; (80011d4 <MX_USART1_UART_Init+0x98>)
 8001142:	4a25      	ldr	r2, [pc, #148]	; (80011d8 <MX_USART1_UART_Init+0x9c>)
 8001144:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001146:	4b23      	ldr	r3, [pc, #140]	; (80011d4 <MX_USART1_UART_Init+0x98>)
 8001148:	22e1      	movs	r2, #225	; 0xe1
 800114a:	0252      	lsls	r2, r2, #9
 800114c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800114e:	4b21      	ldr	r3, [pc, #132]	; (80011d4 <MX_USART1_UART_Init+0x98>)
 8001150:	2200      	movs	r2, #0
 8001152:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001154:	4b1f      	ldr	r3, [pc, #124]	; (80011d4 <MX_USART1_UART_Init+0x98>)
 8001156:	2200      	movs	r2, #0
 8001158:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800115a:	4b1e      	ldr	r3, [pc, #120]	; (80011d4 <MX_USART1_UART_Init+0x98>)
 800115c:	2200      	movs	r2, #0
 800115e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001160:	4b1c      	ldr	r3, [pc, #112]	; (80011d4 <MX_USART1_UART_Init+0x98>)
 8001162:	220c      	movs	r2, #12
 8001164:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001166:	4b1b      	ldr	r3, [pc, #108]	; (80011d4 <MX_USART1_UART_Init+0x98>)
 8001168:	2200      	movs	r2, #0
 800116a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800116c:	4b19      	ldr	r3, [pc, #100]	; (80011d4 <MX_USART1_UART_Init+0x98>)
 800116e:	2200      	movs	r2, #0
 8001170:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001172:	4b18      	ldr	r3, [pc, #96]	; (80011d4 <MX_USART1_UART_Init+0x98>)
 8001174:	2200      	movs	r2, #0
 8001176:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001178:	4b16      	ldr	r3, [pc, #88]	; (80011d4 <MX_USART1_UART_Init+0x98>)
 800117a:	2200      	movs	r2, #0
 800117c:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800117e:	4b15      	ldr	r3, [pc, #84]	; (80011d4 <MX_USART1_UART_Init+0x98>)
 8001180:	2200      	movs	r2, #0
 8001182:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_RS485Ex_Init(&huart1, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 8001184:	4813      	ldr	r0, [pc, #76]	; (80011d4 <MX_USART1_UART_Init+0x98>)
 8001186:	2300      	movs	r3, #0
 8001188:	2200      	movs	r2, #0
 800118a:	2100      	movs	r1, #0
 800118c:	f004 f846 	bl	800521c <HAL_RS485Ex_Init>
 8001190:	1e03      	subs	r3, r0, #0
 8001192:	d001      	beq.n	8001198 <MX_USART1_UART_Init+0x5c>
  {
    Error_Handler();
 8001194:	f7ff fd14 	bl	8000bc0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001198:	4b0e      	ldr	r3, [pc, #56]	; (80011d4 <MX_USART1_UART_Init+0x98>)
 800119a:	2100      	movs	r1, #0
 800119c:	0018      	movs	r0, r3
 800119e:	f004 f8e9 	bl	8005374 <HAL_UARTEx_SetTxFifoThreshold>
 80011a2:	1e03      	subs	r3, r0, #0
 80011a4:	d001      	beq.n	80011aa <MX_USART1_UART_Init+0x6e>
  {
    Error_Handler();
 80011a6:	f7ff fd0b 	bl	8000bc0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80011aa:	4b0a      	ldr	r3, [pc, #40]	; (80011d4 <MX_USART1_UART_Init+0x98>)
 80011ac:	2100      	movs	r1, #0
 80011ae:	0018      	movs	r0, r3
 80011b0:	f004 f920 	bl	80053f4 <HAL_UARTEx_SetRxFifoThreshold>
 80011b4:	1e03      	subs	r3, r0, #0
 80011b6:	d001      	beq.n	80011bc <MX_USART1_UART_Init+0x80>
  {
    Error_Handler();
 80011b8:	f7ff fd02 	bl	8000bc0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80011bc:	4b05      	ldr	r3, [pc, #20]	; (80011d4 <MX_USART1_UART_Init+0x98>)
 80011be:	0018      	movs	r0, r3
 80011c0:	f004 f89e 	bl	8005300 <HAL_UARTEx_DisableFifoMode>
 80011c4:	1e03      	subs	r3, r0, #0
 80011c6:	d001      	beq.n	80011cc <MX_USART1_UART_Init+0x90>
  {
    Error_Handler();
 80011c8:	f7ff fcfa 	bl	8000bc0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80011cc:	46c0      	nop			; (mov r8, r8)
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	46c0      	nop			; (mov r8, r8)
 80011d4:	20000238 	.word	0x20000238
 80011d8:	40013800 	.word	0x40013800

080011dc <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80011e0:	4b16      	ldr	r3, [pc, #88]	; (800123c <MX_USART2_UART_Init+0x60>)
 80011e2:	4a17      	ldr	r2, [pc, #92]	; (8001240 <MX_USART2_UART_Init+0x64>)
 80011e4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80011e6:	4b15      	ldr	r3, [pc, #84]	; (800123c <MX_USART2_UART_Init+0x60>)
 80011e8:	22e1      	movs	r2, #225	; 0xe1
 80011ea:	0252      	lsls	r2, r2, #9
 80011ec:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80011ee:	4b13      	ldr	r3, [pc, #76]	; (800123c <MX_USART2_UART_Init+0x60>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80011f4:	4b11      	ldr	r3, [pc, #68]	; (800123c <MX_USART2_UART_Init+0x60>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80011fa:	4b10      	ldr	r3, [pc, #64]	; (800123c <MX_USART2_UART_Init+0x60>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001200:	4b0e      	ldr	r3, [pc, #56]	; (800123c <MX_USART2_UART_Init+0x60>)
 8001202:	220c      	movs	r2, #12
 8001204:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001206:	4b0d      	ldr	r3, [pc, #52]	; (800123c <MX_USART2_UART_Init+0x60>)
 8001208:	2200      	movs	r2, #0
 800120a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800120c:	4b0b      	ldr	r3, [pc, #44]	; (800123c <MX_USART2_UART_Init+0x60>)
 800120e:	2200      	movs	r2, #0
 8001210:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001212:	4b0a      	ldr	r3, [pc, #40]	; (800123c <MX_USART2_UART_Init+0x60>)
 8001214:	2200      	movs	r2, #0
 8001216:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001218:	4b08      	ldr	r3, [pc, #32]	; (800123c <MX_USART2_UART_Init+0x60>)
 800121a:	2200      	movs	r2, #0
 800121c:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800121e:	4b07      	ldr	r3, [pc, #28]	; (800123c <MX_USART2_UART_Init+0x60>)
 8001220:	2200      	movs	r2, #0
 8001222:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001224:	4b05      	ldr	r3, [pc, #20]	; (800123c <MX_USART2_UART_Init+0x60>)
 8001226:	0018      	movs	r0, r3
 8001228:	f003 fb60 	bl	80048ec <HAL_UART_Init>
 800122c:	1e03      	subs	r3, r0, #0
 800122e:	d001      	beq.n	8001234 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001230:	f7ff fcc6 	bl	8000bc0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001234:	46c0      	nop			; (mov r8, r8)
 8001236:	46bd      	mov	sp, r7
 8001238:	bd80      	pop	{r7, pc}
 800123a:	46c0      	nop			; (mov r8, r8)
 800123c:	200002cc 	.word	0x200002cc
 8001240:	40004400 	.word	0x40004400

08001244 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001244:	b590      	push	{r4, r7, lr}
 8001246:	b097      	sub	sp, #92	; 0x5c
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800124c:	2344      	movs	r3, #68	; 0x44
 800124e:	18fb      	adds	r3, r7, r3
 8001250:	0018      	movs	r0, r3
 8001252:	2314      	movs	r3, #20
 8001254:	001a      	movs	r2, r3
 8001256:	2100      	movs	r1, #0
 8001258:	f004 f96c 	bl	8005534 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800125c:	241c      	movs	r4, #28
 800125e:	193b      	adds	r3, r7, r4
 8001260:	0018      	movs	r0, r3
 8001262:	2328      	movs	r3, #40	; 0x28
 8001264:	001a      	movs	r2, r3
 8001266:	2100      	movs	r1, #0
 8001268:	f004 f964 	bl	8005534 <memset>
  if(uartHandle->Instance==USART1)
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	4a3e      	ldr	r2, [pc, #248]	; (800136c <HAL_UART_MspInit+0x128>)
 8001272:	4293      	cmp	r3, r2
 8001274:	d140      	bne.n	80012f8 <HAL_UART_MspInit+0xb4>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001276:	193b      	adds	r3, r7, r4
 8001278:	2201      	movs	r2, #1
 800127a:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 800127c:	193b      	adds	r3, r7, r4
 800127e:	2200      	movs	r2, #0
 8001280:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001282:	193b      	adds	r3, r7, r4
 8001284:	0018      	movs	r0, r3
 8001286:	f002 f96b 	bl	8003560 <HAL_RCCEx_PeriphCLKConfig>
 800128a:	1e03      	subs	r3, r0, #0
 800128c:	d001      	beq.n	8001292 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800128e:	f7ff fc97 	bl	8000bc0 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001292:	4b37      	ldr	r3, [pc, #220]	; (8001370 <HAL_UART_MspInit+0x12c>)
 8001294:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001296:	4b36      	ldr	r3, [pc, #216]	; (8001370 <HAL_UART_MspInit+0x12c>)
 8001298:	2180      	movs	r1, #128	; 0x80
 800129a:	01c9      	lsls	r1, r1, #7
 800129c:	430a      	orrs	r2, r1
 800129e:	641a      	str	r2, [r3, #64]	; 0x40
 80012a0:	4b33      	ldr	r3, [pc, #204]	; (8001370 <HAL_UART_MspInit+0x12c>)
 80012a2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80012a4:	2380      	movs	r3, #128	; 0x80
 80012a6:	01db      	lsls	r3, r3, #7
 80012a8:	4013      	ands	r3, r2
 80012aa:	61bb      	str	r3, [r7, #24]
 80012ac:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012ae:	4b30      	ldr	r3, [pc, #192]	; (8001370 <HAL_UART_MspInit+0x12c>)
 80012b0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80012b2:	4b2f      	ldr	r3, [pc, #188]	; (8001370 <HAL_UART_MspInit+0x12c>)
 80012b4:	2101      	movs	r1, #1
 80012b6:	430a      	orrs	r2, r1
 80012b8:	635a      	str	r2, [r3, #52]	; 0x34
 80012ba:	4b2d      	ldr	r3, [pc, #180]	; (8001370 <HAL_UART_MspInit+0x12c>)
 80012bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80012be:	2201      	movs	r2, #1
 80012c0:	4013      	ands	r3, r2
 80012c2:	617b      	str	r3, [r7, #20]
 80012c4:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    PA12 [PA10]     ------> USART1_DE
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_12;
 80012c6:	2144      	movs	r1, #68	; 0x44
 80012c8:	187b      	adds	r3, r7, r1
 80012ca:	22b0      	movs	r2, #176	; 0xb0
 80012cc:	0152      	lsls	r2, r2, #5
 80012ce:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012d0:	187b      	adds	r3, r7, r1
 80012d2:	2202      	movs	r2, #2
 80012d4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d6:	187b      	adds	r3, r7, r1
 80012d8:	2200      	movs	r2, #0
 80012da:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012dc:	187b      	adds	r3, r7, r1
 80012de:	2200      	movs	r2, #0
 80012e0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 80012e2:	187b      	adds	r3, r7, r1
 80012e4:	2201      	movs	r2, #1
 80012e6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012e8:	187a      	adds	r2, r7, r1
 80012ea:	23a0      	movs	r3, #160	; 0xa0
 80012ec:	05db      	lsls	r3, r3, #23
 80012ee:	0011      	movs	r1, r2
 80012f0:	0018      	movs	r0, r3
 80012f2:	f001 faa3 	bl	800283c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80012f6:	e035      	b.n	8001364 <HAL_UART_MspInit+0x120>
  else if(uartHandle->Instance==USART2)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	4a1d      	ldr	r2, [pc, #116]	; (8001374 <HAL_UART_MspInit+0x130>)
 80012fe:	4293      	cmp	r3, r2
 8001300:	d130      	bne.n	8001364 <HAL_UART_MspInit+0x120>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001302:	4b1b      	ldr	r3, [pc, #108]	; (8001370 <HAL_UART_MspInit+0x12c>)
 8001304:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001306:	4b1a      	ldr	r3, [pc, #104]	; (8001370 <HAL_UART_MspInit+0x12c>)
 8001308:	2180      	movs	r1, #128	; 0x80
 800130a:	0289      	lsls	r1, r1, #10
 800130c:	430a      	orrs	r2, r1
 800130e:	63da      	str	r2, [r3, #60]	; 0x3c
 8001310:	4b17      	ldr	r3, [pc, #92]	; (8001370 <HAL_UART_MspInit+0x12c>)
 8001312:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001314:	2380      	movs	r3, #128	; 0x80
 8001316:	029b      	lsls	r3, r3, #10
 8001318:	4013      	ands	r3, r2
 800131a:	613b      	str	r3, [r7, #16]
 800131c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800131e:	4b14      	ldr	r3, [pc, #80]	; (8001370 <HAL_UART_MspInit+0x12c>)
 8001320:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001322:	4b13      	ldr	r3, [pc, #76]	; (8001370 <HAL_UART_MspInit+0x12c>)
 8001324:	2101      	movs	r1, #1
 8001326:	430a      	orrs	r2, r1
 8001328:	635a      	str	r2, [r3, #52]	; 0x34
 800132a:	4b11      	ldr	r3, [pc, #68]	; (8001370 <HAL_UART_MspInit+0x12c>)
 800132c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800132e:	2201      	movs	r2, #1
 8001330:	4013      	ands	r3, r2
 8001332:	60fb      	str	r3, [r7, #12]
 8001334:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = T_VCP_TX_Pin|T_VCP_RX_Pin;
 8001336:	2144      	movs	r1, #68	; 0x44
 8001338:	187b      	adds	r3, r7, r1
 800133a:	220c      	movs	r2, #12
 800133c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800133e:	187b      	adds	r3, r7, r1
 8001340:	2202      	movs	r2, #2
 8001342:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001344:	187b      	adds	r3, r7, r1
 8001346:	2201      	movs	r2, #1
 8001348:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800134a:	187b      	adds	r3, r7, r1
 800134c:	2200      	movs	r2, #0
 800134e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8001350:	187b      	adds	r3, r7, r1
 8001352:	2201      	movs	r2, #1
 8001354:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001356:	187a      	adds	r2, r7, r1
 8001358:	23a0      	movs	r3, #160	; 0xa0
 800135a:	05db      	lsls	r3, r3, #23
 800135c:	0011      	movs	r1, r2
 800135e:	0018      	movs	r0, r3
 8001360:	f001 fa6c 	bl	800283c <HAL_GPIO_Init>
}
 8001364:	46c0      	nop			; (mov r8, r8)
 8001366:	46bd      	mov	sp, r7
 8001368:	b017      	add	sp, #92	; 0x5c
 800136a:	bd90      	pop	{r4, r7, pc}
 800136c:	40013800 	.word	0x40013800
 8001370:	40021000 	.word	0x40021000
 8001374:	40004400 	.word	0x40004400

08001378 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001378:	480d      	ldr	r0, [pc, #52]	; (80013b0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800137a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 800137c:	f7ff fc80 	bl	8000c80 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001380:	480c      	ldr	r0, [pc, #48]	; (80013b4 <LoopForever+0x6>)
  ldr r1, =_edata
 8001382:	490d      	ldr	r1, [pc, #52]	; (80013b8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001384:	4a0d      	ldr	r2, [pc, #52]	; (80013bc <LoopForever+0xe>)
  movs r3, #0
 8001386:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001388:	e002      	b.n	8001390 <LoopCopyDataInit>

0800138a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800138a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800138c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800138e:	3304      	adds	r3, #4

08001390 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001390:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001392:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001394:	d3f9      	bcc.n	800138a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001396:	4a0a      	ldr	r2, [pc, #40]	; (80013c0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001398:	4c0a      	ldr	r4, [pc, #40]	; (80013c4 <LoopForever+0x16>)
  movs r3, #0
 800139a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800139c:	e001      	b.n	80013a2 <LoopFillZerobss>

0800139e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800139e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013a0:	3204      	adds	r2, #4

080013a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013a4:	d3fb      	bcc.n	800139e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80013a6:	f004 f8cd 	bl	8005544 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80013aa:	f7ff fb41 	bl	8000a30 <main>

080013ae <LoopForever>:

LoopForever:
  b LoopForever
 80013ae:	e7fe      	b.n	80013ae <LoopForever>
  ldr   r0, =_estack
 80013b0:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80013b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013b8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80013bc:	08005690 	.word	0x08005690
  ldr r2, =_sbss
 80013c0:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80013c4:	20000364 	.word	0x20000364

080013c8 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80013c8:	e7fe      	b.n	80013c8 <ADC1_IRQHandler>
	...

080013cc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b082      	sub	sp, #8
 80013d0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80013d2:	1dfb      	adds	r3, r7, #7
 80013d4:	2200      	movs	r2, #0
 80013d6:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80013d8:	4b0b      	ldr	r3, [pc, #44]	; (8001408 <HAL_Init+0x3c>)
 80013da:	681a      	ldr	r2, [r3, #0]
 80013dc:	4b0a      	ldr	r3, [pc, #40]	; (8001408 <HAL_Init+0x3c>)
 80013de:	2180      	movs	r1, #128	; 0x80
 80013e0:	0049      	lsls	r1, r1, #1
 80013e2:	430a      	orrs	r2, r1
 80013e4:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80013e6:	2000      	movs	r0, #0
 80013e8:	f000 f810 	bl	800140c <HAL_InitTick>
 80013ec:	1e03      	subs	r3, r0, #0
 80013ee:	d003      	beq.n	80013f8 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80013f0:	1dfb      	adds	r3, r7, #7
 80013f2:	2201      	movs	r2, #1
 80013f4:	701a      	strb	r2, [r3, #0]
 80013f6:	e001      	b.n	80013fc <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80013f8:	f7ff fbe8 	bl	8000bcc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80013fc:	1dfb      	adds	r3, r7, #7
 80013fe:	781b      	ldrb	r3, [r3, #0]
}
 8001400:	0018      	movs	r0, r3
 8001402:	46bd      	mov	sp, r7
 8001404:	b002      	add	sp, #8
 8001406:	bd80      	pop	{r7, pc}
 8001408:	40022000 	.word	0x40022000

0800140c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800140c:	b590      	push	{r4, r7, lr}
 800140e:	b085      	sub	sp, #20
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001414:	230f      	movs	r3, #15
 8001416:	18fb      	adds	r3, r7, r3
 8001418:	2200      	movs	r2, #0
 800141a:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 800141c:	4b1d      	ldr	r3, [pc, #116]	; (8001494 <HAL_InitTick+0x88>)
 800141e:	781b      	ldrb	r3, [r3, #0]
 8001420:	2b00      	cmp	r3, #0
 8001422:	d02b      	beq.n	800147c <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8001424:	4b1c      	ldr	r3, [pc, #112]	; (8001498 <HAL_InitTick+0x8c>)
 8001426:	681c      	ldr	r4, [r3, #0]
 8001428:	4b1a      	ldr	r3, [pc, #104]	; (8001494 <HAL_InitTick+0x88>)
 800142a:	781b      	ldrb	r3, [r3, #0]
 800142c:	0019      	movs	r1, r3
 800142e:	23fa      	movs	r3, #250	; 0xfa
 8001430:	0098      	lsls	r0, r3, #2
 8001432:	f7fe fe67 	bl	8000104 <__udivsi3>
 8001436:	0003      	movs	r3, r0
 8001438:	0019      	movs	r1, r3
 800143a:	0020      	movs	r0, r4
 800143c:	f7fe fe62 	bl	8000104 <__udivsi3>
 8001440:	0003      	movs	r3, r0
 8001442:	0018      	movs	r0, r3
 8001444:	f000 ff9b 	bl	800237e <HAL_SYSTICK_Config>
 8001448:	1e03      	subs	r3, r0, #0
 800144a:	d112      	bne.n	8001472 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	2b03      	cmp	r3, #3
 8001450:	d80a      	bhi.n	8001468 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001452:	6879      	ldr	r1, [r7, #4]
 8001454:	2301      	movs	r3, #1
 8001456:	425b      	negs	r3, r3
 8001458:	2200      	movs	r2, #0
 800145a:	0018      	movs	r0, r3
 800145c:	f000 ff6a 	bl	8002334 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001460:	4b0e      	ldr	r3, [pc, #56]	; (800149c <HAL_InitTick+0x90>)
 8001462:	687a      	ldr	r2, [r7, #4]
 8001464:	601a      	str	r2, [r3, #0]
 8001466:	e00d      	b.n	8001484 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001468:	230f      	movs	r3, #15
 800146a:	18fb      	adds	r3, r7, r3
 800146c:	2201      	movs	r2, #1
 800146e:	701a      	strb	r2, [r3, #0]
 8001470:	e008      	b.n	8001484 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001472:	230f      	movs	r3, #15
 8001474:	18fb      	adds	r3, r7, r3
 8001476:	2201      	movs	r2, #1
 8001478:	701a      	strb	r2, [r3, #0]
 800147a:	e003      	b.n	8001484 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 800147c:	230f      	movs	r3, #15
 800147e:	18fb      	adds	r3, r7, r3
 8001480:	2201      	movs	r2, #1
 8001482:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8001484:	230f      	movs	r3, #15
 8001486:	18fb      	adds	r3, r7, r3
 8001488:	781b      	ldrb	r3, [r3, #0]
}
 800148a:	0018      	movs	r0, r3
 800148c:	46bd      	mov	sp, r7
 800148e:	b005      	add	sp, #20
 8001490:	bd90      	pop	{r4, r7, pc}
 8001492:	46c0      	nop			; (mov r8, r8)
 8001494:	20000008 	.word	0x20000008
 8001498:	20000000 	.word	0x20000000
 800149c:	20000004 	.word	0x20000004

080014a0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80014a4:	4b05      	ldr	r3, [pc, #20]	; (80014bc <HAL_IncTick+0x1c>)
 80014a6:	781b      	ldrb	r3, [r3, #0]
 80014a8:	001a      	movs	r2, r3
 80014aa:	4b05      	ldr	r3, [pc, #20]	; (80014c0 <HAL_IncTick+0x20>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	18d2      	adds	r2, r2, r3
 80014b0:	4b03      	ldr	r3, [pc, #12]	; (80014c0 <HAL_IncTick+0x20>)
 80014b2:	601a      	str	r2, [r3, #0]
}
 80014b4:	46c0      	nop			; (mov r8, r8)
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	46c0      	nop			; (mov r8, r8)
 80014bc:	20000008 	.word	0x20000008
 80014c0:	20000360 	.word	0x20000360

080014c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	af00      	add	r7, sp, #0
  return uwTick;
 80014c8:	4b02      	ldr	r3, [pc, #8]	; (80014d4 <HAL_GetTick+0x10>)
 80014ca:	681b      	ldr	r3, [r3, #0]
}
 80014cc:	0018      	movs	r0, r3
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bd80      	pop	{r7, pc}
 80014d2:	46c0      	nop			; (mov r8, r8)
 80014d4:	20000360 	.word	0x20000360

080014d8 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b082      	sub	sp, #8
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
 80014e0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	4a05      	ldr	r2, [pc, #20]	; (80014fc <LL_ADC_SetCommonPathInternalCh+0x24>)
 80014e8:	401a      	ands	r2, r3
 80014ea:	683b      	ldr	r3, [r7, #0]
 80014ec:	431a      	orrs	r2, r3
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	601a      	str	r2, [r3, #0]
}
 80014f2:	46c0      	nop			; (mov r8, r8)
 80014f4:	46bd      	mov	sp, r7
 80014f6:	b002      	add	sp, #8
 80014f8:	bd80      	pop	{r7, pc}
 80014fa:	46c0      	nop			; (mov r8, r8)
 80014fc:	fe3fffff 	.word	0xfe3fffff

08001500 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b082      	sub	sp, #8
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681a      	ldr	r2, [r3, #0]
 800150c:	23e0      	movs	r3, #224	; 0xe0
 800150e:	045b      	lsls	r3, r3, #17
 8001510:	4013      	ands	r3, r2
}
 8001512:	0018      	movs	r0, r3
 8001514:	46bd      	mov	sp, r7
 8001516:	b002      	add	sp, #8
 8001518:	bd80      	pop	{r7, pc}

0800151a <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 800151a:	b580      	push	{r7, lr}
 800151c:	b084      	sub	sp, #16
 800151e:	af00      	add	r7, sp, #0
 8001520:	60f8      	str	r0, [r7, #12]
 8001522:	60b9      	str	r1, [r7, #8]
 8001524:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	695b      	ldr	r3, [r3, #20]
 800152a:	68ba      	ldr	r2, [r7, #8]
 800152c:	2104      	movs	r1, #4
 800152e:	400a      	ands	r2, r1
 8001530:	2107      	movs	r1, #7
 8001532:	4091      	lsls	r1, r2
 8001534:	000a      	movs	r2, r1
 8001536:	43d2      	mvns	r2, r2
 8001538:	401a      	ands	r2, r3
 800153a:	68bb      	ldr	r3, [r7, #8]
 800153c:	2104      	movs	r1, #4
 800153e:	400b      	ands	r3, r1
 8001540:	6879      	ldr	r1, [r7, #4]
 8001542:	4099      	lsls	r1, r3
 8001544:	000b      	movs	r3, r1
 8001546:	431a      	orrs	r2, r3
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 800154c:	46c0      	nop			; (mov r8, r8)
 800154e:	46bd      	mov	sp, r7
 8001550:	b004      	add	sp, #16
 8001552:	bd80      	pop	{r7, pc}

08001554 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b082      	sub	sp, #8
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
 800155c:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	695b      	ldr	r3, [r3, #20]
 8001562:	683a      	ldr	r2, [r7, #0]
 8001564:	2104      	movs	r1, #4
 8001566:	400a      	ands	r2, r1
 8001568:	2107      	movs	r1, #7
 800156a:	4091      	lsls	r1, r2
 800156c:	000a      	movs	r2, r1
 800156e:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8001570:	683b      	ldr	r3, [r7, #0]
 8001572:	2104      	movs	r1, #4
 8001574:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8001576:	40da      	lsrs	r2, r3
 8001578:	0013      	movs	r3, r2
}
 800157a:	0018      	movs	r0, r3
 800157c:	46bd      	mov	sp, r7
 800157e:	b002      	add	sp, #8
 8001580:	bd80      	pop	{r7, pc}

08001582 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8001582:	b580      	push	{r7, lr}
 8001584:	b082      	sub	sp, #8
 8001586:	af00      	add	r7, sp, #0
 8001588:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	68da      	ldr	r2, [r3, #12]
 800158e:	23c0      	movs	r3, #192	; 0xc0
 8001590:	011b      	lsls	r3, r3, #4
 8001592:	4013      	ands	r3, r2
 8001594:	d101      	bne.n	800159a <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001596:	2301      	movs	r3, #1
 8001598:	e000      	b.n	800159c <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800159a:	2300      	movs	r3, #0
}
 800159c:	0018      	movs	r0, r3
 800159e:	46bd      	mov	sp, r7
 80015a0:	b002      	add	sp, #8
 80015a2:	bd80      	pop	{r7, pc}

080015a4 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b084      	sub	sp, #16
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	60f8      	str	r0, [r7, #12]
 80015ac:	60b9      	str	r1, [r7, #8]
 80015ae:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015b4:	68ba      	ldr	r2, [r7, #8]
 80015b6:	211f      	movs	r1, #31
 80015b8:	400a      	ands	r2, r1
 80015ba:	210f      	movs	r1, #15
 80015bc:	4091      	lsls	r1, r2
 80015be:	000a      	movs	r2, r1
 80015c0:	43d2      	mvns	r2, r2
 80015c2:	401a      	ands	r2, r3
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	0e9b      	lsrs	r3, r3, #26
 80015c8:	210f      	movs	r1, #15
 80015ca:	4019      	ands	r1, r3
 80015cc:	68bb      	ldr	r3, [r7, #8]
 80015ce:	201f      	movs	r0, #31
 80015d0:	4003      	ands	r3, r0
 80015d2:	4099      	lsls	r1, r3
 80015d4:	000b      	movs	r3, r1
 80015d6:	431a      	orrs	r2, r3
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
              << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80015dc:	46c0      	nop			; (mov r8, r8)
 80015de:	46bd      	mov	sp, r7
 80015e0:	b004      	add	sp, #16
 80015e2:	bd80      	pop	{r7, pc}

080015e4 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b082      	sub	sp, #8
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
 80015ec:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80015f2:	683b      	ldr	r3, [r7, #0]
 80015f4:	035b      	lsls	r3, r3, #13
 80015f6:	0b5b      	lsrs	r3, r3, #13
 80015f8:	431a      	orrs	r2, r3
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	629a      	str	r2, [r3, #40]	; 0x28
}
 80015fe:	46c0      	nop			; (mov r8, r8)
 8001600:	46bd      	mov	sp, r7
 8001602:	b002      	add	sp, #8
 8001604:	bd80      	pop	{r7, pc}

08001606 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001606:	b580      	push	{r7, lr}
 8001608:	b082      	sub	sp, #8
 800160a:	af00      	add	r7, sp, #0
 800160c:	6078      	str	r0, [r7, #4]
 800160e:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001614:	683a      	ldr	r2, [r7, #0]
 8001616:	0352      	lsls	r2, r2, #13
 8001618:	0b52      	lsrs	r2, r2, #13
 800161a:	43d2      	mvns	r2, r2
 800161c:	401a      	ands	r2, r3
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001622:	46c0      	nop			; (mov r8, r8)
 8001624:	46bd      	mov	sp, r7
 8001626:	b002      	add	sp, #8
 8001628:	bd80      	pop	{r7, pc}
	...

0800162c <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b084      	sub	sp, #16
 8001630:	af00      	add	r7, sp, #0
 8001632:	60f8      	str	r0, [r7, #12]
 8001634:	60b9      	str	r1, [r7, #8]
 8001636:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	695b      	ldr	r3, [r3, #20]
 800163c:	68ba      	ldr	r2, [r7, #8]
 800163e:	0212      	lsls	r2, r2, #8
 8001640:	43d2      	mvns	r2, r2
 8001642:	401a      	ands	r2, r3
 8001644:	68bb      	ldr	r3, [r7, #8]
 8001646:	021b      	lsls	r3, r3, #8
 8001648:	6879      	ldr	r1, [r7, #4]
 800164a:	400b      	ands	r3, r1
 800164c:	4904      	ldr	r1, [pc, #16]	; (8001660 <LL_ADC_SetChannelSamplingTime+0x34>)
 800164e:	400b      	ands	r3, r1
 8001650:	431a      	orrs	r2, r3
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8001656:	46c0      	nop			; (mov r8, r8)
 8001658:	46bd      	mov	sp, r7
 800165a:	b004      	add	sp, #16
 800165c:	bd80      	pop	{r7, pc}
 800165e:	46c0      	nop			; (mov r8, r8)
 8001660:	07ffff00 	.word	0x07ffff00

08001664 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b082      	sub	sp, #8
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	689b      	ldr	r3, [r3, #8]
 8001670:	4a05      	ldr	r2, [pc, #20]	; (8001688 <LL_ADC_EnableInternalRegulator+0x24>)
 8001672:	4013      	ands	r3, r2
 8001674:	2280      	movs	r2, #128	; 0x80
 8001676:	0552      	lsls	r2, r2, #21
 8001678:	431a      	orrs	r2, r3
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800167e:	46c0      	nop			; (mov r8, r8)
 8001680:	46bd      	mov	sp, r7
 8001682:	b002      	add	sp, #8
 8001684:	bd80      	pop	{r7, pc}
 8001686:	46c0      	nop			; (mov r8, r8)
 8001688:	6fffffe8 	.word	0x6fffffe8

0800168c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b082      	sub	sp, #8
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	689a      	ldr	r2, [r3, #8]
 8001698:	2380      	movs	r3, #128	; 0x80
 800169a:	055b      	lsls	r3, r3, #21
 800169c:	401a      	ands	r2, r3
 800169e:	2380      	movs	r3, #128	; 0x80
 80016a0:	055b      	lsls	r3, r3, #21
 80016a2:	429a      	cmp	r2, r3
 80016a4:	d101      	bne.n	80016aa <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 80016a6:	2301      	movs	r3, #1
 80016a8:	e000      	b.n	80016ac <LL_ADC_IsInternalRegulatorEnabled+0x20>
 80016aa:	2300      	movs	r3, #0
}
 80016ac:	0018      	movs	r0, r3
 80016ae:	46bd      	mov	sp, r7
 80016b0:	b002      	add	sp, #8
 80016b2:	bd80      	pop	{r7, pc}

080016b4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b082      	sub	sp, #8
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	689b      	ldr	r3, [r3, #8]
 80016c0:	4a04      	ldr	r2, [pc, #16]	; (80016d4 <LL_ADC_Enable+0x20>)
 80016c2:	4013      	ands	r3, r2
 80016c4:	2201      	movs	r2, #1
 80016c6:	431a      	orrs	r2, r3
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80016cc:	46c0      	nop			; (mov r8, r8)
 80016ce:	46bd      	mov	sp, r7
 80016d0:	b002      	add	sp, #8
 80016d2:	bd80      	pop	{r7, pc}
 80016d4:	7fffffe8 	.word	0x7fffffe8

080016d8 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b082      	sub	sp, #8
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	689b      	ldr	r3, [r3, #8]
 80016e4:	4a04      	ldr	r2, [pc, #16]	; (80016f8 <LL_ADC_Disable+0x20>)
 80016e6:	4013      	ands	r3, r2
 80016e8:	2202      	movs	r2, #2
 80016ea:	431a      	orrs	r2, r3
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80016f0:	46c0      	nop			; (mov r8, r8)
 80016f2:	46bd      	mov	sp, r7
 80016f4:	b002      	add	sp, #8
 80016f6:	bd80      	pop	{r7, pc}
 80016f8:	7fffffe8 	.word	0x7fffffe8

080016fc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b082      	sub	sp, #8
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	689b      	ldr	r3, [r3, #8]
 8001708:	2201      	movs	r2, #1
 800170a:	4013      	ands	r3, r2
 800170c:	2b01      	cmp	r3, #1
 800170e:	d101      	bne.n	8001714 <LL_ADC_IsEnabled+0x18>
 8001710:	2301      	movs	r3, #1
 8001712:	e000      	b.n	8001716 <LL_ADC_IsEnabled+0x1a>
 8001714:	2300      	movs	r3, #0
}
 8001716:	0018      	movs	r0, r3
 8001718:	46bd      	mov	sp, r7
 800171a:	b002      	add	sp, #8
 800171c:	bd80      	pop	{r7, pc}
	...

08001720 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b082      	sub	sp, #8
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	689b      	ldr	r3, [r3, #8]
 800172c:	4a04      	ldr	r2, [pc, #16]	; (8001740 <LL_ADC_REG_StartConversion+0x20>)
 800172e:	4013      	ands	r3, r2
 8001730:	2204      	movs	r2, #4
 8001732:	431a      	orrs	r2, r3
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001738:	46c0      	nop			; (mov r8, r8)
 800173a:	46bd      	mov	sp, r7
 800173c:	b002      	add	sp, #8
 800173e:	bd80      	pop	{r7, pc}
 8001740:	7fffffe8 	.word	0x7fffffe8

08001744 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b082      	sub	sp, #8
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	689b      	ldr	r3, [r3, #8]
 8001750:	2204      	movs	r2, #4
 8001752:	4013      	ands	r3, r2
 8001754:	2b04      	cmp	r3, #4
 8001756:	d101      	bne.n	800175c <LL_ADC_REG_IsConversionOngoing+0x18>
 8001758:	2301      	movs	r3, #1
 800175a:	e000      	b.n	800175e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800175c:	2300      	movs	r3, #0
}
 800175e:	0018      	movs	r0, r3
 8001760:	46bd      	mov	sp, r7
 8001762:	b002      	add	sp, #8
 8001764:	bd80      	pop	{r7, pc}
	...

08001768 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b088      	sub	sp, #32
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001770:	231f      	movs	r3, #31
 8001772:	18fb      	adds	r3, r7, r3
 8001774:	2200      	movs	r2, #0
 8001776:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0UL;
 8001778:	2300      	movs	r3, #0
 800177a:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 800177c:	2300      	movs	r3, #0
 800177e:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001780:	2300      	movs	r3, #0
 8001782:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	2b00      	cmp	r3, #0
 8001788:	d101      	bne.n	800178e <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 800178a:	2301      	movs	r3, #1
 800178c:	e17f      	b.n	8001a8e <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001792:	2b00      	cmp	r3, #0
 8001794:	d10a      	bne.n	80017ac <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	0018      	movs	r0, r3
 800179a:	f7ff f813 	bl	80007c4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	2200      	movs	r2, #0
 80017a2:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	2254      	movs	r2, #84	; 0x54
 80017a8:	2100      	movs	r1, #0
 80017aa:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	0018      	movs	r0, r3
 80017b2:	f7ff ff6b 	bl	800168c <LL_ADC_IsInternalRegulatorEnabled>
 80017b6:	1e03      	subs	r3, r0, #0
 80017b8:	d115      	bne.n	80017e6 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	0018      	movs	r0, r3
 80017c0:	f7ff ff50 	bl	8001664 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80017c4:	4bb4      	ldr	r3, [pc, #720]	; (8001a98 <HAL_ADC_Init+0x330>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	49b4      	ldr	r1, [pc, #720]	; (8001a9c <HAL_ADC_Init+0x334>)
 80017ca:	0018      	movs	r0, r3
 80017cc:	f7fe fc9a 	bl	8000104 <__udivsi3>
 80017d0:	0003      	movs	r3, r0
 80017d2:	3301      	adds	r3, #1
 80017d4:	005b      	lsls	r3, r3, #1
 80017d6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80017d8:	e002      	b.n	80017e0 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	3b01      	subs	r3, #1
 80017de:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d1f9      	bne.n	80017da <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	0018      	movs	r0, r3
 80017ec:	f7ff ff4e 	bl	800168c <LL_ADC_IsInternalRegulatorEnabled>
 80017f0:	1e03      	subs	r3, r0, #0
 80017f2:	d10f      	bne.n	8001814 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017f8:	2210      	movs	r2, #16
 80017fa:	431a      	orrs	r2, r3
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001804:	2201      	movs	r2, #1
 8001806:	431a      	orrs	r2, r3
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800180c:	231f      	movs	r3, #31
 800180e:	18fb      	adds	r3, r7, r3
 8001810:	2201      	movs	r2, #1
 8001812:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	0018      	movs	r0, r3
 800181a:	f7ff ff93 	bl	8001744 <LL_ADC_REG_IsConversionOngoing>
 800181e:	0003      	movs	r3, r0
 8001820:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001826:	2210      	movs	r2, #16
 8001828:	4013      	ands	r3, r2
 800182a:	d000      	beq.n	800182e <HAL_ADC_Init+0xc6>
 800182c:	e122      	b.n	8001a74 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800182e:	693b      	ldr	r3, [r7, #16]
 8001830:	2b00      	cmp	r3, #0
 8001832:	d000      	beq.n	8001836 <HAL_ADC_Init+0xce>
 8001834:	e11e      	b.n	8001a74 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800183a:	4a99      	ldr	r2, [pc, #612]	; (8001aa0 <HAL_ADC_Init+0x338>)
 800183c:	4013      	ands	r3, r2
 800183e:	2202      	movs	r2, #2
 8001840:	431a      	orrs	r2, r3
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	0018      	movs	r0, r3
 800184c:	f7ff ff56 	bl	80016fc <LL_ADC_IsEnabled>
 8001850:	1e03      	subs	r3, r0, #0
 8001852:	d000      	beq.n	8001856 <HAL_ADC_Init+0xee>
 8001854:	e0ad      	b.n	80019b2 <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	7e1b      	ldrb	r3, [r3, #24]
 800185e:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8001860:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	7e5b      	ldrb	r3, [r3, #25]
 8001866:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001868:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	7e9b      	ldrb	r3, [r3, #26]
 800186e:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001870:	431a      	orrs	r2, r3
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001876:	2b00      	cmp	r3, #0
 8001878:	d002      	beq.n	8001880 <HAL_ADC_Init+0x118>
 800187a:	2380      	movs	r3, #128	; 0x80
 800187c:	015b      	lsls	r3, r3, #5
 800187e:	e000      	b.n	8001882 <HAL_ADC_Init+0x11a>
 8001880:	2300      	movs	r3, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001882:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001888:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	691b      	ldr	r3, [r3, #16]
 800188e:	2b00      	cmp	r3, #0
 8001890:	da04      	bge.n	800189c <HAL_ADC_Init+0x134>
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	691b      	ldr	r3, [r3, #16]
 8001896:	005b      	lsls	r3, r3, #1
 8001898:	085b      	lsrs	r3, r3, #1
 800189a:	e001      	b.n	80018a0 <HAL_ADC_Init+0x138>
 800189c:	2380      	movs	r3, #128	; 0x80
 800189e:	039b      	lsls	r3, r3, #14
                   hadc->Init.DataAlign                                           |
 80018a0:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	212c      	movs	r1, #44	; 0x2c
 80018a6:	5c5b      	ldrb	r3, [r3, r1]
 80018a8:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80018aa:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 80018ac:	69ba      	ldr	r2, [r7, #24]
 80018ae:	4313      	orrs	r3, r2
 80018b0:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	2220      	movs	r2, #32
 80018b6:	5c9b      	ldrb	r3, [r3, r2]
 80018b8:	2b01      	cmp	r3, #1
 80018ba:	d115      	bne.n	80018e8 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	7e9b      	ldrb	r3, [r3, #26]
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d105      	bne.n	80018d0 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 80018c4:	69bb      	ldr	r3, [r7, #24]
 80018c6:	2280      	movs	r2, #128	; 0x80
 80018c8:	0252      	lsls	r2, r2, #9
 80018ca:	4313      	orrs	r3, r2
 80018cc:	61bb      	str	r3, [r7, #24]
 80018ce:	e00b      	b.n	80018e8 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018d4:	2220      	movs	r2, #32
 80018d6:	431a      	orrs	r2, r3
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80018e0:	2201      	movs	r2, #1
 80018e2:	431a      	orrs	r2, r3
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d00a      	beq.n	8001906 <HAL_ADC_Init+0x19e>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80018f4:	23e0      	movs	r3, #224	; 0xe0
 80018f6:	005b      	lsls	r3, r3, #1
 80018f8:	401a      	ands	r2, r3
                     hadc->Init.ExternalTrigConvEdge);
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80018fe:	4313      	orrs	r3, r2
 8001900:	69ba      	ldr	r2, [r7, #24]
 8001902:	4313      	orrs	r3, r2
 8001904:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	68db      	ldr	r3, [r3, #12]
 800190c:	4a65      	ldr	r2, [pc, #404]	; (8001aa4 <HAL_ADC_Init+0x33c>)
 800190e:	4013      	ands	r3, r2
 8001910:	0019      	movs	r1, r3
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	69ba      	ldr	r2, [r7, #24]
 8001918:	430a      	orrs	r2, r1
 800191a:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	685b      	ldr	r3, [r3, #4]
 8001920:	0f9b      	lsrs	r3, r3, #30
 8001922:	079a      	lsls	r2, r3, #30
                   hadc->Init.TriggerFrequencyMode
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001928:	4313      	orrs	r3, r2
 800192a:	697a      	ldr	r2, [r7, #20]
 800192c:	4313      	orrs	r3, r2
 800192e:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	223c      	movs	r2, #60	; 0x3c
 8001934:	5c9b      	ldrb	r3, [r3, r2]
 8001936:	2b01      	cmp	r3, #1
 8001938:	d111      	bne.n	800195e <HAL_ADC_Init+0x1f6>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	685b      	ldr	r3, [r3, #4]
 800193e:	0f9b      	lsrs	r3, r3, #30
 8001940:	079a      	lsls	r2, r3, #30
                     hadc->Init.Oversampling.Ratio         |
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001946:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                     hadc->Init.Oversampling.Ratio         |
 800194c:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                     hadc->Init.Oversampling.RightBitShift |
 8001952:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 8001954:	697b      	ldr	r3, [r7, #20]
 8001956:	4313      	orrs	r3, r2
 8001958:	2201      	movs	r2, #1
 800195a:	4313      	orrs	r3, r2
 800195c:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	691b      	ldr	r3, [r3, #16]
 8001964:	4a50      	ldr	r2, [pc, #320]	; (8001aa8 <HAL_ADC_Init+0x340>)
 8001966:	4013      	ands	r3, r2
 8001968:	0019      	movs	r1, r3
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	697a      	ldr	r2, [r7, #20]
 8001970:	430a      	orrs	r2, r1
 8001972:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	685a      	ldr	r2, [r3, #4]
 8001978:	23c0      	movs	r3, #192	; 0xc0
 800197a:	061b      	lsls	r3, r3, #24
 800197c:	429a      	cmp	r2, r3
 800197e:	d018      	beq.n	80019b2 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001984:	2380      	movs	r3, #128	; 0x80
 8001986:	05db      	lsls	r3, r3, #23
 8001988:	429a      	cmp	r2, r3
 800198a:	d012      	beq.n	80019b2 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001990:	2380      	movs	r3, #128	; 0x80
 8001992:	061b      	lsls	r3, r3, #24
 8001994:	429a      	cmp	r2, r3
 8001996:	d00c      	beq.n	80019b2 <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8001998:	4b44      	ldr	r3, [pc, #272]	; (8001aac <HAL_ADC_Init+0x344>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	4a44      	ldr	r2, [pc, #272]	; (8001ab0 <HAL_ADC_Init+0x348>)
 800199e:	4013      	ands	r3, r2
 80019a0:	0019      	movs	r1, r3
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	685a      	ldr	r2, [r3, #4]
 80019a6:	23f0      	movs	r3, #240	; 0xf0
 80019a8:	039b      	lsls	r3, r3, #14
 80019aa:	401a      	ands	r2, r3
 80019ac:	4b3f      	ldr	r3, [pc, #252]	; (8001aac <HAL_ADC_Init+0x344>)
 80019ae:	430a      	orrs	r2, r1
 80019b0:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	6818      	ldr	r0, [r3, #0]
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80019ba:	001a      	movs	r2, r3
 80019bc:	2100      	movs	r1, #0
 80019be:	f7ff fdac 	bl	800151a <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	6818      	ldr	r0, [r3, #0]
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019ca:	493a      	ldr	r1, [pc, #232]	; (8001ab4 <HAL_ADC_Init+0x34c>)
 80019cc:	001a      	movs	r2, r3
 80019ce:	f7ff fda4 	bl	800151a <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	691b      	ldr	r3, [r3, #16]
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d109      	bne.n	80019ee <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	2110      	movs	r1, #16
 80019e6:	4249      	negs	r1, r1
 80019e8:	430a      	orrs	r2, r1
 80019ea:	629a      	str	r2, [r3, #40]	; 0x28
 80019ec:	e018      	b.n	8001a20 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	691a      	ldr	r2, [r3, #16]
 80019f2:	2380      	movs	r3, #128	; 0x80
 80019f4:	039b      	lsls	r3, r3, #14
 80019f6:	429a      	cmp	r2, r3
 80019f8:	d112      	bne.n	8001a20 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	69db      	ldr	r3, [r3, #28]
 8001a04:	3b01      	subs	r3, #1
 8001a06:	009b      	lsls	r3, r3, #2
 8001a08:	221c      	movs	r2, #28
 8001a0a:	4013      	ands	r3, r2
 8001a0c:	2210      	movs	r2, #16
 8001a0e:	4252      	negs	r2, r2
 8001a10:	409a      	lsls	r2, r3
 8001a12:	0011      	movs	r1, r2
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	430a      	orrs	r2, r1
 8001a1e:	629a      	str	r2, [r3, #40]	; 0x28
                );
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	2100      	movs	r1, #0
 8001a26:	0018      	movs	r0, r3
 8001a28:	f7ff fd94 	bl	8001554 <LL_ADC_GetSamplingTimeCommonChannels>
 8001a2c:	0002      	movs	r2, r0
      == hadc->Init.SamplingTimeCommon1)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001a32:	429a      	cmp	r2, r3
 8001a34:	d10b      	bne.n	8001a4e <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	2200      	movs	r2, #0
 8001a3a:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a40:	2203      	movs	r2, #3
 8001a42:	4393      	bics	r3, r2
 8001a44:	2201      	movs	r2, #1
 8001a46:	431a      	orrs	r2, r3
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	659a      	str	r2, [r3, #88]	; 0x58
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001a4c:	e01c      	b.n	8001a88 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a52:	2212      	movs	r2, #18
 8001a54:	4393      	bics	r3, r2
 8001a56:	2210      	movs	r2, #16
 8001a58:	431a      	orrs	r2, r3
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a62:	2201      	movs	r2, #1
 8001a64:	431a      	orrs	r2, r3
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 8001a6a:	231f      	movs	r3, #31
 8001a6c:	18fb      	adds	r3, r7, r3
 8001a6e:	2201      	movs	r2, #1
 8001a70:	701a      	strb	r2, [r3, #0]
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001a72:	e009      	b.n	8001a88 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a78:	2210      	movs	r2, #16
 8001a7a:	431a      	orrs	r2, r3
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8001a80:	231f      	movs	r3, #31
 8001a82:	18fb      	adds	r3, r7, r3
 8001a84:	2201      	movs	r2, #1
 8001a86:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8001a88:	231f      	movs	r3, #31
 8001a8a:	18fb      	adds	r3, r7, r3
 8001a8c:	781b      	ldrb	r3, [r3, #0]
}
 8001a8e:	0018      	movs	r0, r3
 8001a90:	46bd      	mov	sp, r7
 8001a92:	b008      	add	sp, #32
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	46c0      	nop			; (mov r8, r8)
 8001a98:	20000000 	.word	0x20000000
 8001a9c:	00030d40 	.word	0x00030d40
 8001aa0:	fffffefd 	.word	0xfffffefd
 8001aa4:	fffe0201 	.word	0xfffe0201
 8001aa8:	1ffffc02 	.word	0x1ffffc02
 8001aac:	40012708 	.word	0x40012708
 8001ab0:	ffc3ffff 	.word	0xffc3ffff
 8001ab4:	07ffff04 	.word	0x07ffff04

08001ab8 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001ab8:	b5b0      	push	{r4, r5, r7, lr}
 8001aba:	b086      	sub	sp, #24
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	60f8      	str	r0, [r7, #12]
 8001ac0:	60b9      	str	r1, [r7, #8]
 8001ac2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	0018      	movs	r0, r3
 8001aca:	f7ff fe3b 	bl	8001744 <LL_ADC_REG_IsConversionOngoing>
 8001ace:	1e03      	subs	r3, r0, #0
 8001ad0:	d16c      	bne.n	8001bac <HAL_ADC_Start_DMA+0xf4>
  {
    __HAL_LOCK(hadc);
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	2254      	movs	r2, #84	; 0x54
 8001ad6:	5c9b      	ldrb	r3, [r3, r2]
 8001ad8:	2b01      	cmp	r3, #1
 8001ada:	d101      	bne.n	8001ae0 <HAL_ADC_Start_DMA+0x28>
 8001adc:	2302      	movs	r3, #2
 8001ade:	e06c      	b.n	8001bba <HAL_ADC_Start_DMA+0x102>
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	2254      	movs	r2, #84	; 0x54
 8001ae4:	2101      	movs	r1, #1
 8001ae6:	5499      	strb	r1, [r3, r2]

    /* Specific case for first call occurrence of this function (DMA transfer */
    /* not activated and ADC disabled), DMA transfer must be activated        */
    /* with ADC disabled.                                                     */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) == 0UL)
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	68db      	ldr	r3, [r3, #12]
 8001aee:	2201      	movs	r2, #1
 8001af0:	4013      	ands	r3, r2
 8001af2:	d113      	bne.n	8001b1c <HAL_ADC_Start_DMA+0x64>
    {
      if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	0018      	movs	r0, r3
 8001afa:	f7ff fdff 	bl	80016fc <LL_ADC_IsEnabled>
 8001afe:	1e03      	subs	r3, r0, #0
 8001b00:	d004      	beq.n	8001b0c <HAL_ADC_Start_DMA+0x54>
      {
        /* Disable ADC */
        LL_ADC_Disable(hadc->Instance);
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	0018      	movs	r0, r3
 8001b08:	f7ff fde6 	bl	80016d8 <LL_ADC_Disable>
      }

      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	68da      	ldr	r2, [r3, #12]
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	2101      	movs	r1, #1
 8001b18:	430a      	orrs	r2, r1
 8001b1a:	60da      	str	r2, [r3, #12]
    }

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001b1c:	2517      	movs	r5, #23
 8001b1e:	197c      	adds	r4, r7, r5
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	0018      	movs	r0, r3
 8001b24:	f000 fa46 	bl	8001fb4 <ADC_Enable>
 8001b28:	0003      	movs	r3, r0
 8001b2a:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001b2c:	002c      	movs	r4, r5
 8001b2e:	193b      	adds	r3, r7, r4
 8001b30:	781b      	ldrb	r3, [r3, #0]
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d13e      	bne.n	8001bb4 <HAL_ADC_Start_DMA+0xfc>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b3a:	4a22      	ldr	r2, [pc, #136]	; (8001bc4 <HAL_ADC_Start_DMA+0x10c>)
 8001b3c:	4013      	ands	r3, r2
 8001b3e:	2280      	movs	r2, #128	; 0x80
 8001b40:	0052      	lsls	r2, r2, #1
 8001b42:	431a      	orrs	r2, r3
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001b52:	4a1d      	ldr	r2, [pc, #116]	; (8001bc8 <HAL_ADC_Start_DMA+0x110>)
 8001b54:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001b5a:	4a1c      	ldr	r2, [pc, #112]	; (8001bcc <HAL_ADC_Start_DMA+0x114>)
 8001b5c:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001b62:	4a1b      	ldr	r2, [pc, #108]	; (8001bd0 <HAL_ADC_Start_DMA+0x118>)
 8001b64:	635a      	str	r2, [r3, #52]	; 0x34
      /* start (in case of SW start):                                         */

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	221c      	movs	r2, #28
 8001b6c:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	2254      	movs	r2, #84	; 0x54
 8001b72:	2100      	movs	r1, #0
 8001b74:	5499      	strb	r1, [r3, r2]

      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	685a      	ldr	r2, [r3, #4]
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	2110      	movs	r1, #16
 8001b82:	430a      	orrs	r2, r1
 8001b84:	605a      	str	r2, [r3, #4]

      /* Start the DMA channel */
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	3340      	adds	r3, #64	; 0x40
 8001b90:	0019      	movs	r1, r3
 8001b92:	68ba      	ldr	r2, [r7, #8]
 8001b94:	193c      	adds	r4, r7, r4
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	f000 fc88 	bl	80024ac <HAL_DMA_Start_IT>
 8001b9c:	0003      	movs	r3, r0
 8001b9e:	7023      	strb	r3, [r4, #0]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	0018      	movs	r0, r3
 8001ba6:	f7ff fdbb 	bl	8001720 <LL_ADC_REG_StartConversion>
 8001baa:	e003      	b.n	8001bb4 <HAL_ADC_Start_DMA+0xfc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001bac:	2317      	movs	r3, #23
 8001bae:	18fb      	adds	r3, r7, r3
 8001bb0:	2202      	movs	r2, #2
 8001bb2:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8001bb4:	2317      	movs	r3, #23
 8001bb6:	18fb      	adds	r3, r7, r3
 8001bb8:	781b      	ldrb	r3, [r3, #0]
}
 8001bba:	0018      	movs	r0, r3
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	b006      	add	sp, #24
 8001bc0:	bdb0      	pop	{r4, r5, r7, pc}
 8001bc2:	46c0      	nop			; (mov r8, r8)
 8001bc4:	fffff0fe 	.word	0xfffff0fe
 8001bc8:	080020c1 	.word	0x080020c1
 8001bcc:	08002189 	.word	0x08002189
 8001bd0:	080021a7 	.word	0x080021a7

08001bd4 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b082      	sub	sp, #8
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001bdc:	46c0      	nop			; (mov r8, r8)
 8001bde:	46bd      	mov	sp, r7
 8001be0:	b002      	add	sp, #8
 8001be2:	bd80      	pop	{r7, pc}

08001be4 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b082      	sub	sp, #8
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001bec:	46c0      	nop			; (mov r8, r8)
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	b002      	add	sp, #8
 8001bf2:	bd80      	pop	{r7, pc}

08001bf4 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b082      	sub	sp, #8
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001bfc:	46c0      	nop			; (mov r8, r8)
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	b002      	add	sp, #8
 8001c02:	bd80      	pop	{r7, pc}

08001c04 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b086      	sub	sp, #24
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
 8001c0c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c0e:	2317      	movs	r3, #23
 8001c10:	18fb      	adds	r3, r7, r3
 8001c12:	2200      	movs	r2, #0
 8001c14:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001c16:	2300      	movs	r3, #0
 8001c18:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	2254      	movs	r2, #84	; 0x54
 8001c1e:	5c9b      	ldrb	r3, [r3, r2]
 8001c20:	2b01      	cmp	r3, #1
 8001c22:	d101      	bne.n	8001c28 <HAL_ADC_ConfigChannel+0x24>
 8001c24:	2302      	movs	r3, #2
 8001c26:	e1c0      	b.n	8001faa <HAL_ADC_ConfigChannel+0x3a6>
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	2254      	movs	r2, #84	; 0x54
 8001c2c:	2101      	movs	r1, #1
 8001c2e:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	0018      	movs	r0, r3
 8001c36:	f7ff fd85 	bl	8001744 <LL_ADC_REG_IsConversionOngoing>
 8001c3a:	1e03      	subs	r3, r0, #0
 8001c3c:	d000      	beq.n	8001c40 <HAL_ADC_ConfigChannel+0x3c>
 8001c3e:	e1a3      	b.n	8001f88 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	685b      	ldr	r3, [r3, #4]
 8001c44:	2b02      	cmp	r3, #2
 8001c46:	d100      	bne.n	8001c4a <HAL_ADC_ConfigChannel+0x46>
 8001c48:	e143      	b.n	8001ed2 <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	691a      	ldr	r2, [r3, #16]
 8001c4e:	2380      	movs	r3, #128	; 0x80
 8001c50:	061b      	lsls	r3, r3, #24
 8001c52:	429a      	cmp	r2, r3
 8001c54:	d004      	beq.n	8001c60 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001c5a:	4ac1      	ldr	r2, [pc, #772]	; (8001f60 <HAL_ADC_ConfigChannel+0x35c>)
 8001c5c:	4293      	cmp	r3, r2
 8001c5e:	d108      	bne.n	8001c72 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681a      	ldr	r2, [r3, #0]
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	0019      	movs	r1, r3
 8001c6a:	0010      	movs	r0, r2
 8001c6c:	f7ff fcba 	bl	80015e4 <LL_ADC_REG_SetSequencerChAdd>
 8001c70:	e0c9      	b.n	8001e06 <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	685b      	ldr	r3, [r3, #4]
 8001c7a:	211f      	movs	r1, #31
 8001c7c:	400b      	ands	r3, r1
 8001c7e:	210f      	movs	r1, #15
 8001c80:	4099      	lsls	r1, r3
 8001c82:	000b      	movs	r3, r1
 8001c84:	43db      	mvns	r3, r3
 8001c86:	4013      	ands	r3, r2
 8001c88:	0019      	movs	r1, r3
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	035b      	lsls	r3, r3, #13
 8001c90:	0b5b      	lsrs	r3, r3, #13
 8001c92:	d105      	bne.n	8001ca0 <HAL_ADC_ConfigChannel+0x9c>
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	0e9b      	lsrs	r3, r3, #26
 8001c9a:	221f      	movs	r2, #31
 8001c9c:	4013      	ands	r3, r2
 8001c9e:	e098      	b.n	8001dd2 <HAL_ADC_ConfigChannel+0x1ce>
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	2201      	movs	r2, #1
 8001ca6:	4013      	ands	r3, r2
 8001ca8:	d000      	beq.n	8001cac <HAL_ADC_ConfigChannel+0xa8>
 8001caa:	e091      	b.n	8001dd0 <HAL_ADC_ConfigChannel+0x1cc>
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	2202      	movs	r2, #2
 8001cb2:	4013      	ands	r3, r2
 8001cb4:	d000      	beq.n	8001cb8 <HAL_ADC_ConfigChannel+0xb4>
 8001cb6:	e089      	b.n	8001dcc <HAL_ADC_ConfigChannel+0x1c8>
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	2204      	movs	r2, #4
 8001cbe:	4013      	ands	r3, r2
 8001cc0:	d000      	beq.n	8001cc4 <HAL_ADC_ConfigChannel+0xc0>
 8001cc2:	e081      	b.n	8001dc8 <HAL_ADC_ConfigChannel+0x1c4>
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	2208      	movs	r2, #8
 8001cca:	4013      	ands	r3, r2
 8001ccc:	d000      	beq.n	8001cd0 <HAL_ADC_ConfigChannel+0xcc>
 8001cce:	e079      	b.n	8001dc4 <HAL_ADC_ConfigChannel+0x1c0>
 8001cd0:	683b      	ldr	r3, [r7, #0]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	2210      	movs	r2, #16
 8001cd6:	4013      	ands	r3, r2
 8001cd8:	d000      	beq.n	8001cdc <HAL_ADC_ConfigChannel+0xd8>
 8001cda:	e071      	b.n	8001dc0 <HAL_ADC_ConfigChannel+0x1bc>
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	2220      	movs	r2, #32
 8001ce2:	4013      	ands	r3, r2
 8001ce4:	d000      	beq.n	8001ce8 <HAL_ADC_ConfigChannel+0xe4>
 8001ce6:	e069      	b.n	8001dbc <HAL_ADC_ConfigChannel+0x1b8>
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	2240      	movs	r2, #64	; 0x40
 8001cee:	4013      	ands	r3, r2
 8001cf0:	d000      	beq.n	8001cf4 <HAL_ADC_ConfigChannel+0xf0>
 8001cf2:	e061      	b.n	8001db8 <HAL_ADC_ConfigChannel+0x1b4>
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	2280      	movs	r2, #128	; 0x80
 8001cfa:	4013      	ands	r3, r2
 8001cfc:	d000      	beq.n	8001d00 <HAL_ADC_ConfigChannel+0xfc>
 8001cfe:	e059      	b.n	8001db4 <HAL_ADC_ConfigChannel+0x1b0>
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	681a      	ldr	r2, [r3, #0]
 8001d04:	2380      	movs	r3, #128	; 0x80
 8001d06:	005b      	lsls	r3, r3, #1
 8001d08:	4013      	ands	r3, r2
 8001d0a:	d151      	bne.n	8001db0 <HAL_ADC_ConfigChannel+0x1ac>
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	681a      	ldr	r2, [r3, #0]
 8001d10:	2380      	movs	r3, #128	; 0x80
 8001d12:	009b      	lsls	r3, r3, #2
 8001d14:	4013      	ands	r3, r2
 8001d16:	d149      	bne.n	8001dac <HAL_ADC_ConfigChannel+0x1a8>
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	681a      	ldr	r2, [r3, #0]
 8001d1c:	2380      	movs	r3, #128	; 0x80
 8001d1e:	00db      	lsls	r3, r3, #3
 8001d20:	4013      	ands	r3, r2
 8001d22:	d141      	bne.n	8001da8 <HAL_ADC_ConfigChannel+0x1a4>
 8001d24:	683b      	ldr	r3, [r7, #0]
 8001d26:	681a      	ldr	r2, [r3, #0]
 8001d28:	2380      	movs	r3, #128	; 0x80
 8001d2a:	011b      	lsls	r3, r3, #4
 8001d2c:	4013      	ands	r3, r2
 8001d2e:	d139      	bne.n	8001da4 <HAL_ADC_ConfigChannel+0x1a0>
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	681a      	ldr	r2, [r3, #0]
 8001d34:	2380      	movs	r3, #128	; 0x80
 8001d36:	015b      	lsls	r3, r3, #5
 8001d38:	4013      	ands	r3, r2
 8001d3a:	d131      	bne.n	8001da0 <HAL_ADC_ConfigChannel+0x19c>
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	681a      	ldr	r2, [r3, #0]
 8001d40:	2380      	movs	r3, #128	; 0x80
 8001d42:	019b      	lsls	r3, r3, #6
 8001d44:	4013      	ands	r3, r2
 8001d46:	d129      	bne.n	8001d9c <HAL_ADC_ConfigChannel+0x198>
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	681a      	ldr	r2, [r3, #0]
 8001d4c:	2380      	movs	r3, #128	; 0x80
 8001d4e:	01db      	lsls	r3, r3, #7
 8001d50:	4013      	ands	r3, r2
 8001d52:	d121      	bne.n	8001d98 <HAL_ADC_ConfigChannel+0x194>
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	681a      	ldr	r2, [r3, #0]
 8001d58:	2380      	movs	r3, #128	; 0x80
 8001d5a:	021b      	lsls	r3, r3, #8
 8001d5c:	4013      	ands	r3, r2
 8001d5e:	d119      	bne.n	8001d94 <HAL_ADC_ConfigChannel+0x190>
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	681a      	ldr	r2, [r3, #0]
 8001d64:	2380      	movs	r3, #128	; 0x80
 8001d66:	025b      	lsls	r3, r3, #9
 8001d68:	4013      	ands	r3, r2
 8001d6a:	d111      	bne.n	8001d90 <HAL_ADC_ConfigChannel+0x18c>
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	681a      	ldr	r2, [r3, #0]
 8001d70:	2380      	movs	r3, #128	; 0x80
 8001d72:	029b      	lsls	r3, r3, #10
 8001d74:	4013      	ands	r3, r2
 8001d76:	d109      	bne.n	8001d8c <HAL_ADC_ConfigChannel+0x188>
 8001d78:	683b      	ldr	r3, [r7, #0]
 8001d7a:	681a      	ldr	r2, [r3, #0]
 8001d7c:	2380      	movs	r3, #128	; 0x80
 8001d7e:	02db      	lsls	r3, r3, #11
 8001d80:	4013      	ands	r3, r2
 8001d82:	d001      	beq.n	8001d88 <HAL_ADC_ConfigChannel+0x184>
 8001d84:	2312      	movs	r3, #18
 8001d86:	e024      	b.n	8001dd2 <HAL_ADC_ConfigChannel+0x1ce>
 8001d88:	2300      	movs	r3, #0
 8001d8a:	e022      	b.n	8001dd2 <HAL_ADC_ConfigChannel+0x1ce>
 8001d8c:	2311      	movs	r3, #17
 8001d8e:	e020      	b.n	8001dd2 <HAL_ADC_ConfigChannel+0x1ce>
 8001d90:	2310      	movs	r3, #16
 8001d92:	e01e      	b.n	8001dd2 <HAL_ADC_ConfigChannel+0x1ce>
 8001d94:	230f      	movs	r3, #15
 8001d96:	e01c      	b.n	8001dd2 <HAL_ADC_ConfigChannel+0x1ce>
 8001d98:	230e      	movs	r3, #14
 8001d9a:	e01a      	b.n	8001dd2 <HAL_ADC_ConfigChannel+0x1ce>
 8001d9c:	230d      	movs	r3, #13
 8001d9e:	e018      	b.n	8001dd2 <HAL_ADC_ConfigChannel+0x1ce>
 8001da0:	230c      	movs	r3, #12
 8001da2:	e016      	b.n	8001dd2 <HAL_ADC_ConfigChannel+0x1ce>
 8001da4:	230b      	movs	r3, #11
 8001da6:	e014      	b.n	8001dd2 <HAL_ADC_ConfigChannel+0x1ce>
 8001da8:	230a      	movs	r3, #10
 8001daa:	e012      	b.n	8001dd2 <HAL_ADC_ConfigChannel+0x1ce>
 8001dac:	2309      	movs	r3, #9
 8001dae:	e010      	b.n	8001dd2 <HAL_ADC_ConfigChannel+0x1ce>
 8001db0:	2308      	movs	r3, #8
 8001db2:	e00e      	b.n	8001dd2 <HAL_ADC_ConfigChannel+0x1ce>
 8001db4:	2307      	movs	r3, #7
 8001db6:	e00c      	b.n	8001dd2 <HAL_ADC_ConfigChannel+0x1ce>
 8001db8:	2306      	movs	r3, #6
 8001dba:	e00a      	b.n	8001dd2 <HAL_ADC_ConfigChannel+0x1ce>
 8001dbc:	2305      	movs	r3, #5
 8001dbe:	e008      	b.n	8001dd2 <HAL_ADC_ConfigChannel+0x1ce>
 8001dc0:	2304      	movs	r3, #4
 8001dc2:	e006      	b.n	8001dd2 <HAL_ADC_ConfigChannel+0x1ce>
 8001dc4:	2303      	movs	r3, #3
 8001dc6:	e004      	b.n	8001dd2 <HAL_ADC_ConfigChannel+0x1ce>
 8001dc8:	2302      	movs	r3, #2
 8001dca:	e002      	b.n	8001dd2 <HAL_ADC_ConfigChannel+0x1ce>
 8001dcc:	2301      	movs	r3, #1
 8001dce:	e000      	b.n	8001dd2 <HAL_ADC_ConfigChannel+0x1ce>
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	683a      	ldr	r2, [r7, #0]
 8001dd4:	6852      	ldr	r2, [r2, #4]
 8001dd6:	201f      	movs	r0, #31
 8001dd8:	4002      	ands	r2, r0
 8001dda:	4093      	lsls	r3, r2
 8001ddc:	000a      	movs	r2, r1
 8001dde:	431a      	orrs	r2, r3
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	685b      	ldr	r3, [r3, #4]
 8001de8:	089b      	lsrs	r3, r3, #2
 8001dea:	1c5a      	adds	r2, r3, #1
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	69db      	ldr	r3, [r3, #28]
 8001df0:	429a      	cmp	r2, r3
 8001df2:	d808      	bhi.n	8001e06 <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	6818      	ldr	r0, [r3, #0]
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	6859      	ldr	r1, [r3, #4]
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	001a      	movs	r2, r3
 8001e02:	f7ff fbcf 	bl	80015a4 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	6818      	ldr	r0, [r3, #0]
 8001e0a:	683b      	ldr	r3, [r7, #0]
 8001e0c:	6819      	ldr	r1, [r3, #0]
 8001e0e:	683b      	ldr	r3, [r7, #0]
 8001e10:	689b      	ldr	r3, [r3, #8]
 8001e12:	001a      	movs	r2, r3
 8001e14:	f7ff fc0a 	bl	800162c <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	db00      	blt.n	8001e22 <HAL_ADC_ConfigChannel+0x21e>
 8001e20:	e0bc      	b.n	8001f9c <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001e22:	4b50      	ldr	r3, [pc, #320]	; (8001f64 <HAL_ADC_ConfigChannel+0x360>)
 8001e24:	0018      	movs	r0, r3
 8001e26:	f7ff fb6b 	bl	8001500 <LL_ADC_GetCommonPathInternalCh>
 8001e2a:	0003      	movs	r3, r0
 8001e2c:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	4a4d      	ldr	r2, [pc, #308]	; (8001f68 <HAL_ADC_ConfigChannel+0x364>)
 8001e34:	4293      	cmp	r3, r2
 8001e36:	d122      	bne.n	8001e7e <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001e38:	693a      	ldr	r2, [r7, #16]
 8001e3a:	2380      	movs	r3, #128	; 0x80
 8001e3c:	041b      	lsls	r3, r3, #16
 8001e3e:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001e40:	d11d      	bne.n	8001e7e <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001e42:	693b      	ldr	r3, [r7, #16]
 8001e44:	2280      	movs	r2, #128	; 0x80
 8001e46:	0412      	lsls	r2, r2, #16
 8001e48:	4313      	orrs	r3, r2
 8001e4a:	4a46      	ldr	r2, [pc, #280]	; (8001f64 <HAL_ADC_ConfigChannel+0x360>)
 8001e4c:	0019      	movs	r1, r3
 8001e4e:	0010      	movs	r0, r2
 8001e50:	f7ff fb42 	bl	80014d8 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001e54:	4b45      	ldr	r3, [pc, #276]	; (8001f6c <HAL_ADC_ConfigChannel+0x368>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	4945      	ldr	r1, [pc, #276]	; (8001f70 <HAL_ADC_ConfigChannel+0x36c>)
 8001e5a:	0018      	movs	r0, r3
 8001e5c:	f7fe f952 	bl	8000104 <__udivsi3>
 8001e60:	0003      	movs	r3, r0
 8001e62:	1c5a      	adds	r2, r3, #1
 8001e64:	0013      	movs	r3, r2
 8001e66:	005b      	lsls	r3, r3, #1
 8001e68:	189b      	adds	r3, r3, r2
 8001e6a:	009b      	lsls	r3, r3, #2
 8001e6c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001e6e:	e002      	b.n	8001e76 <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	3b01      	subs	r3, #1
 8001e74:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d1f9      	bne.n	8001e70 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001e7c:	e08e      	b.n	8001f9c <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8001e7e:	683b      	ldr	r3, [r7, #0]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	4a3c      	ldr	r2, [pc, #240]	; (8001f74 <HAL_ADC_ConfigChannel+0x370>)
 8001e84:	4293      	cmp	r3, r2
 8001e86:	d10e      	bne.n	8001ea6 <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001e88:	693a      	ldr	r2, [r7, #16]
 8001e8a:	2380      	movs	r3, #128	; 0x80
 8001e8c:	045b      	lsls	r3, r3, #17
 8001e8e:	4013      	ands	r3, r2
 8001e90:	d109      	bne.n	8001ea6 <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001e92:	693b      	ldr	r3, [r7, #16]
 8001e94:	2280      	movs	r2, #128	; 0x80
 8001e96:	0452      	lsls	r2, r2, #17
 8001e98:	4313      	orrs	r3, r2
 8001e9a:	4a32      	ldr	r2, [pc, #200]	; (8001f64 <HAL_ADC_ConfigChannel+0x360>)
 8001e9c:	0019      	movs	r1, r3
 8001e9e:	0010      	movs	r0, r2
 8001ea0:	f7ff fb1a 	bl	80014d8 <LL_ADC_SetCommonPathInternalCh>
 8001ea4:	e07a      	b.n	8001f9c <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001ea6:	683b      	ldr	r3, [r7, #0]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	4a33      	ldr	r2, [pc, #204]	; (8001f78 <HAL_ADC_ConfigChannel+0x374>)
 8001eac:	4293      	cmp	r3, r2
 8001eae:	d000      	beq.n	8001eb2 <HAL_ADC_ConfigChannel+0x2ae>
 8001eb0:	e074      	b.n	8001f9c <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001eb2:	693a      	ldr	r2, [r7, #16]
 8001eb4:	2380      	movs	r3, #128	; 0x80
 8001eb6:	03db      	lsls	r3, r3, #15
 8001eb8:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001eba:	d000      	beq.n	8001ebe <HAL_ADC_ConfigChannel+0x2ba>
 8001ebc:	e06e      	b.n	8001f9c <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001ebe:	693b      	ldr	r3, [r7, #16]
 8001ec0:	2280      	movs	r2, #128	; 0x80
 8001ec2:	03d2      	lsls	r2, r2, #15
 8001ec4:	4313      	orrs	r3, r2
 8001ec6:	4a27      	ldr	r2, [pc, #156]	; (8001f64 <HAL_ADC_ConfigChannel+0x360>)
 8001ec8:	0019      	movs	r1, r3
 8001eca:	0010      	movs	r0, r2
 8001ecc:	f7ff fb04 	bl	80014d8 <LL_ADC_SetCommonPathInternalCh>
 8001ed0:	e064      	b.n	8001f9c <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	691a      	ldr	r2, [r3, #16]
 8001ed6:	2380      	movs	r3, #128	; 0x80
 8001ed8:	061b      	lsls	r3, r3, #24
 8001eda:	429a      	cmp	r2, r3
 8001edc:	d004      	beq.n	8001ee8 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001ee2:	4a1f      	ldr	r2, [pc, #124]	; (8001f60 <HAL_ADC_ConfigChannel+0x35c>)
 8001ee4:	4293      	cmp	r3, r2
 8001ee6:	d107      	bne.n	8001ef8 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681a      	ldr	r2, [r3, #0]
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	0019      	movs	r1, r3
 8001ef2:	0010      	movs	r0, r2
 8001ef4:	f7ff fb87 	bl	8001606 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	da4d      	bge.n	8001f9c <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001f00:	4b18      	ldr	r3, [pc, #96]	; (8001f64 <HAL_ADC_ConfigChannel+0x360>)
 8001f02:	0018      	movs	r0, r3
 8001f04:	f7ff fafc 	bl	8001500 <LL_ADC_GetCommonPathInternalCh>
 8001f08:	0003      	movs	r3, r0
 8001f0a:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4a15      	ldr	r2, [pc, #84]	; (8001f68 <HAL_ADC_ConfigChannel+0x364>)
 8001f12:	4293      	cmp	r3, r2
 8001f14:	d108      	bne.n	8001f28 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001f16:	693b      	ldr	r3, [r7, #16]
 8001f18:	4a18      	ldr	r2, [pc, #96]	; (8001f7c <HAL_ADC_ConfigChannel+0x378>)
 8001f1a:	4013      	ands	r3, r2
 8001f1c:	4a11      	ldr	r2, [pc, #68]	; (8001f64 <HAL_ADC_ConfigChannel+0x360>)
 8001f1e:	0019      	movs	r1, r3
 8001f20:	0010      	movs	r0, r2
 8001f22:	f7ff fad9 	bl	80014d8 <LL_ADC_SetCommonPathInternalCh>
 8001f26:	e039      	b.n	8001f9c <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	4a11      	ldr	r2, [pc, #68]	; (8001f74 <HAL_ADC_ConfigChannel+0x370>)
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d108      	bne.n	8001f44 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001f32:	693b      	ldr	r3, [r7, #16]
 8001f34:	4a12      	ldr	r2, [pc, #72]	; (8001f80 <HAL_ADC_ConfigChannel+0x37c>)
 8001f36:	4013      	ands	r3, r2
 8001f38:	4a0a      	ldr	r2, [pc, #40]	; (8001f64 <HAL_ADC_ConfigChannel+0x360>)
 8001f3a:	0019      	movs	r1, r3
 8001f3c:	0010      	movs	r0, r2
 8001f3e:	f7ff facb 	bl	80014d8 <LL_ADC_SetCommonPathInternalCh>
 8001f42:	e02b      	b.n	8001f9c <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8001f44:	683b      	ldr	r3, [r7, #0]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	4a0b      	ldr	r2, [pc, #44]	; (8001f78 <HAL_ADC_ConfigChannel+0x374>)
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d126      	bne.n	8001f9c <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001f4e:	693b      	ldr	r3, [r7, #16]
 8001f50:	4a0c      	ldr	r2, [pc, #48]	; (8001f84 <HAL_ADC_ConfigChannel+0x380>)
 8001f52:	4013      	ands	r3, r2
 8001f54:	4a03      	ldr	r2, [pc, #12]	; (8001f64 <HAL_ADC_ConfigChannel+0x360>)
 8001f56:	0019      	movs	r1, r3
 8001f58:	0010      	movs	r0, r2
 8001f5a:	f7ff fabd 	bl	80014d8 <LL_ADC_SetCommonPathInternalCh>
 8001f5e:	e01d      	b.n	8001f9c <HAL_ADC_ConfigChannel+0x398>
 8001f60:	80000004 	.word	0x80000004
 8001f64:	40012708 	.word	0x40012708
 8001f68:	b0001000 	.word	0xb0001000
 8001f6c:	20000000 	.word	0x20000000
 8001f70:	00030d40 	.word	0x00030d40
 8001f74:	b8004000 	.word	0xb8004000
 8001f78:	b4002000 	.word	0xb4002000
 8001f7c:	ff7fffff 	.word	0xff7fffff
 8001f80:	feffffff 	.word	0xfeffffff
 8001f84:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f8c:	2220      	movs	r2, #32
 8001f8e:	431a      	orrs	r2, r3
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8001f94:	2317      	movs	r3, #23
 8001f96:	18fb      	adds	r3, r7, r3
 8001f98:	2201      	movs	r2, #1
 8001f9a:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	2254      	movs	r2, #84	; 0x54
 8001fa0:	2100      	movs	r1, #0
 8001fa2:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8001fa4:	2317      	movs	r3, #23
 8001fa6:	18fb      	adds	r3, r7, r3
 8001fa8:	781b      	ldrb	r3, [r3, #0]
}
 8001faa:	0018      	movs	r0, r3
 8001fac:	46bd      	mov	sp, r7
 8001fae:	b006      	add	sp, #24
 8001fb0:	bd80      	pop	{r7, pc}
 8001fb2:	46c0      	nop			; (mov r8, r8)

08001fb4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b084      	sub	sp, #16
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	0018      	movs	r0, r3
 8001fc6:	f7ff fb99 	bl	80016fc <LL_ADC_IsEnabled>
 8001fca:	1e03      	subs	r3, r0, #0
 8001fcc:	d000      	beq.n	8001fd0 <ADC_Enable+0x1c>
 8001fce:	e069      	b.n	80020a4 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	689b      	ldr	r3, [r3, #8]
 8001fd6:	4a36      	ldr	r2, [pc, #216]	; (80020b0 <ADC_Enable+0xfc>)
 8001fd8:	4013      	ands	r3, r2
 8001fda:	d00d      	beq.n	8001ff8 <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fe0:	2210      	movs	r2, #16
 8001fe2:	431a      	orrs	r2, r3
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fec:	2201      	movs	r2, #1
 8001fee:	431a      	orrs	r2, r3
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8001ff4:	2301      	movs	r3, #1
 8001ff6:	e056      	b.n	80020a6 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	0018      	movs	r0, r3
 8001ffe:	f7ff fb59 	bl	80016b4 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) 
 8002002:	4b2c      	ldr	r3, [pc, #176]	; (80020b4 <ADC_Enable+0x100>)
 8002004:	0018      	movs	r0, r3
 8002006:	f7ff fa7b 	bl	8001500 <LL_ADC_GetCommonPathInternalCh>
 800200a:	0002      	movs	r2, r0
 800200c:	2380      	movs	r3, #128	; 0x80
 800200e:	041b      	lsls	r3, r3, #16
 8002010:	4013      	ands	r3, r2
 8002012:	d00f      	beq.n	8002034 <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002014:	4b28      	ldr	r3, [pc, #160]	; (80020b8 <ADC_Enable+0x104>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	4928      	ldr	r1, [pc, #160]	; (80020bc <ADC_Enable+0x108>)
 800201a:	0018      	movs	r0, r3
 800201c:	f7fe f872 	bl	8000104 <__udivsi3>
 8002020:	0003      	movs	r3, r0
 8002022:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
 8002024:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002026:	e002      	b.n	800202e <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8002028:	68bb      	ldr	r3, [r7, #8]
 800202a:	3b01      	subs	r3, #1
 800202c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800202e:	68bb      	ldr	r3, [r7, #8]
 8002030:	2b00      	cmp	r3, #0
 8002032:	d1f9      	bne.n	8002028 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	7e5b      	ldrb	r3, [r3, #25]
 8002038:	2b01      	cmp	r3, #1
 800203a:	d033      	beq.n	80020a4 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 800203c:	f7ff fa42 	bl	80014c4 <HAL_GetTick>
 8002040:	0003      	movs	r3, r0
 8002042:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002044:	e027      	b.n	8002096 <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	0018      	movs	r0, r3
 800204c:	f7ff fb56 	bl	80016fc <LL_ADC_IsEnabled>
 8002050:	1e03      	subs	r3, r0, #0
 8002052:	d104      	bne.n	800205e <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	0018      	movs	r0, r3
 800205a:	f7ff fb2b 	bl	80016b4 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800205e:	f7ff fa31 	bl	80014c4 <HAL_GetTick>
 8002062:	0002      	movs	r2, r0
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	1ad3      	subs	r3, r2, r3
 8002068:	2b02      	cmp	r3, #2
 800206a:	d914      	bls.n	8002096 <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	2201      	movs	r2, #1
 8002074:	4013      	ands	r3, r2
 8002076:	2b01      	cmp	r3, #1
 8002078:	d00d      	beq.n	8002096 <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800207e:	2210      	movs	r2, #16
 8002080:	431a      	orrs	r2, r3
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	659a      	str	r2, [r3, #88]	; 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800208a:	2201      	movs	r2, #1
 800208c:	431a      	orrs	r2, r3
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	65da      	str	r2, [r3, #92]	; 0x5c

            return HAL_ERROR;
 8002092:	2301      	movs	r3, #1
 8002094:	e007      	b.n	80020a6 <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	2201      	movs	r2, #1
 800209e:	4013      	ands	r3, r2
 80020a0:	2b01      	cmp	r3, #1
 80020a2:	d1d0      	bne.n	8002046 <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80020a4:	2300      	movs	r3, #0
}
 80020a6:	0018      	movs	r0, r3
 80020a8:	46bd      	mov	sp, r7
 80020aa:	b004      	add	sp, #16
 80020ac:	bd80      	pop	{r7, pc}
 80020ae:	46c0      	nop			; (mov r8, r8)
 80020b0:	80000017 	.word	0x80000017
 80020b4:	40012708 	.word	0x40012708
 80020b8:	20000000 	.word	0x20000000
 80020bc:	00030d40 	.word	0x00030d40

080020c0 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b084      	sub	sp, #16
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020cc:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020d2:	2250      	movs	r2, #80	; 0x50
 80020d4:	4013      	ands	r3, r2
 80020d6:	d141      	bne.n	800215c <ADC_DMAConvCplt+0x9c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020dc:	2280      	movs	r2, #128	; 0x80
 80020de:	0092      	lsls	r2, r2, #2
 80020e0:	431a      	orrs	r2, r3
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	659a      	str	r2, [r3, #88]	; 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	0018      	movs	r0, r3
 80020ec:	f7ff fa49 	bl	8001582 <LL_ADC_REG_IsTriggerSourceSWStart>
 80020f0:	1e03      	subs	r3, r0, #0
 80020f2:	d02e      	beq.n	8002152 <ADC_DMAConvCplt+0x92>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	7e9b      	ldrb	r3, [r3, #26]
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d12a      	bne.n	8002152 <ADC_DMAConvCplt+0x92>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	2208      	movs	r2, #8
 8002104:	4013      	ands	r3, r2
 8002106:	2b08      	cmp	r3, #8
 8002108:	d123      	bne.n	8002152 <ADC_DMAConvCplt+0x92>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	0018      	movs	r0, r3
 8002110:	f7ff fb18 	bl	8001744 <LL_ADC_REG_IsConversionOngoing>
 8002114:	1e03      	subs	r3, r0, #0
 8002116:	d110      	bne.n	800213a <ADC_DMAConvCplt+0x7a>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	685a      	ldr	r2, [r3, #4]
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	210c      	movs	r1, #12
 8002124:	438a      	bics	r2, r1
 8002126:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800212c:	4a15      	ldr	r2, [pc, #84]	; (8002184 <ADC_DMAConvCplt+0xc4>)
 800212e:	4013      	ands	r3, r2
 8002130:	2201      	movs	r2, #1
 8002132:	431a      	orrs	r2, r3
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	659a      	str	r2, [r3, #88]	; 0x58
 8002138:	e00b      	b.n	8002152 <ADC_DMAConvCplt+0x92>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800213e:	2220      	movs	r2, #32
 8002140:	431a      	orrs	r2, r3
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800214a:	2201      	movs	r2, #1
 800214c:	431a      	orrs	r2, r3
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	0018      	movs	r0, r3
 8002156:	f7ff fd3d 	bl	8001bd4 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800215a:	e00f      	b.n	800217c <ADC_DMAConvCplt+0xbc>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002160:	2210      	movs	r2, #16
 8002162:	4013      	ands	r3, r2
 8002164:	d004      	beq.n	8002170 <ADC_DMAConvCplt+0xb0>
      HAL_ADC_ErrorCallback(hadc);
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	0018      	movs	r0, r3
 800216a:	f7ff fd43 	bl	8001bf4 <HAL_ADC_ErrorCallback>
}
 800216e:	e005      	b.n	800217c <ADC_DMAConvCplt+0xbc>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002174:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002176:	687a      	ldr	r2, [r7, #4]
 8002178:	0010      	movs	r0, r2
 800217a:	4798      	blx	r3
}
 800217c:	46c0      	nop			; (mov r8, r8)
 800217e:	46bd      	mov	sp, r7
 8002180:	b004      	add	sp, #16
 8002182:	bd80      	pop	{r7, pc}
 8002184:	fffffefe 	.word	0xfffffefe

08002188 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b084      	sub	sp, #16
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002194:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	0018      	movs	r0, r3
 800219a:	f7ff fd23 	bl	8001be4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800219e:	46c0      	nop			; (mov r8, r8)
 80021a0:	46bd      	mov	sp, r7
 80021a2:	b004      	add	sp, #16
 80021a4:	bd80      	pop	{r7, pc}

080021a6 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80021a6:	b580      	push	{r7, lr}
 80021a8:	b084      	sub	sp, #16
 80021aa:	af00      	add	r7, sp, #0
 80021ac:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021b2:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021b8:	2240      	movs	r2, #64	; 0x40
 80021ba:	431a      	orrs	r2, r3
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021c4:	2204      	movs	r2, #4
 80021c6:	431a      	orrs	r2, r3
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	0018      	movs	r0, r3
 80021d0:	f7ff fd10 	bl	8001bf4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80021d4:	46c0      	nop			; (mov r8, r8)
 80021d6:	46bd      	mov	sp, r7
 80021d8:	b004      	add	sp, #16
 80021da:	bd80      	pop	{r7, pc}

080021dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b082      	sub	sp, #8
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	0002      	movs	r2, r0
 80021e4:	1dfb      	adds	r3, r7, #7
 80021e6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80021e8:	1dfb      	adds	r3, r7, #7
 80021ea:	781b      	ldrb	r3, [r3, #0]
 80021ec:	2b7f      	cmp	r3, #127	; 0x7f
 80021ee:	d809      	bhi.n	8002204 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80021f0:	1dfb      	adds	r3, r7, #7
 80021f2:	781b      	ldrb	r3, [r3, #0]
 80021f4:	001a      	movs	r2, r3
 80021f6:	231f      	movs	r3, #31
 80021f8:	401a      	ands	r2, r3
 80021fa:	4b04      	ldr	r3, [pc, #16]	; (800220c <__NVIC_EnableIRQ+0x30>)
 80021fc:	2101      	movs	r1, #1
 80021fe:	4091      	lsls	r1, r2
 8002200:	000a      	movs	r2, r1
 8002202:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8002204:	46c0      	nop			; (mov r8, r8)
 8002206:	46bd      	mov	sp, r7
 8002208:	b002      	add	sp, #8
 800220a:	bd80      	pop	{r7, pc}
 800220c:	e000e100 	.word	0xe000e100

08002210 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002210:	b590      	push	{r4, r7, lr}
 8002212:	b083      	sub	sp, #12
 8002214:	af00      	add	r7, sp, #0
 8002216:	0002      	movs	r2, r0
 8002218:	6039      	str	r1, [r7, #0]
 800221a:	1dfb      	adds	r3, r7, #7
 800221c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800221e:	1dfb      	adds	r3, r7, #7
 8002220:	781b      	ldrb	r3, [r3, #0]
 8002222:	2b7f      	cmp	r3, #127	; 0x7f
 8002224:	d828      	bhi.n	8002278 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002226:	4a2f      	ldr	r2, [pc, #188]	; (80022e4 <__NVIC_SetPriority+0xd4>)
 8002228:	1dfb      	adds	r3, r7, #7
 800222a:	781b      	ldrb	r3, [r3, #0]
 800222c:	b25b      	sxtb	r3, r3
 800222e:	089b      	lsrs	r3, r3, #2
 8002230:	33c0      	adds	r3, #192	; 0xc0
 8002232:	009b      	lsls	r3, r3, #2
 8002234:	589b      	ldr	r3, [r3, r2]
 8002236:	1dfa      	adds	r2, r7, #7
 8002238:	7812      	ldrb	r2, [r2, #0]
 800223a:	0011      	movs	r1, r2
 800223c:	2203      	movs	r2, #3
 800223e:	400a      	ands	r2, r1
 8002240:	00d2      	lsls	r2, r2, #3
 8002242:	21ff      	movs	r1, #255	; 0xff
 8002244:	4091      	lsls	r1, r2
 8002246:	000a      	movs	r2, r1
 8002248:	43d2      	mvns	r2, r2
 800224a:	401a      	ands	r2, r3
 800224c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800224e:	683b      	ldr	r3, [r7, #0]
 8002250:	019b      	lsls	r3, r3, #6
 8002252:	22ff      	movs	r2, #255	; 0xff
 8002254:	401a      	ands	r2, r3
 8002256:	1dfb      	adds	r3, r7, #7
 8002258:	781b      	ldrb	r3, [r3, #0]
 800225a:	0018      	movs	r0, r3
 800225c:	2303      	movs	r3, #3
 800225e:	4003      	ands	r3, r0
 8002260:	00db      	lsls	r3, r3, #3
 8002262:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002264:	481f      	ldr	r0, [pc, #124]	; (80022e4 <__NVIC_SetPriority+0xd4>)
 8002266:	1dfb      	adds	r3, r7, #7
 8002268:	781b      	ldrb	r3, [r3, #0]
 800226a:	b25b      	sxtb	r3, r3
 800226c:	089b      	lsrs	r3, r3, #2
 800226e:	430a      	orrs	r2, r1
 8002270:	33c0      	adds	r3, #192	; 0xc0
 8002272:	009b      	lsls	r3, r3, #2
 8002274:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002276:	e031      	b.n	80022dc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002278:	4a1b      	ldr	r2, [pc, #108]	; (80022e8 <__NVIC_SetPriority+0xd8>)
 800227a:	1dfb      	adds	r3, r7, #7
 800227c:	781b      	ldrb	r3, [r3, #0]
 800227e:	0019      	movs	r1, r3
 8002280:	230f      	movs	r3, #15
 8002282:	400b      	ands	r3, r1
 8002284:	3b08      	subs	r3, #8
 8002286:	089b      	lsrs	r3, r3, #2
 8002288:	3306      	adds	r3, #6
 800228a:	009b      	lsls	r3, r3, #2
 800228c:	18d3      	adds	r3, r2, r3
 800228e:	3304      	adds	r3, #4
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	1dfa      	adds	r2, r7, #7
 8002294:	7812      	ldrb	r2, [r2, #0]
 8002296:	0011      	movs	r1, r2
 8002298:	2203      	movs	r2, #3
 800229a:	400a      	ands	r2, r1
 800229c:	00d2      	lsls	r2, r2, #3
 800229e:	21ff      	movs	r1, #255	; 0xff
 80022a0:	4091      	lsls	r1, r2
 80022a2:	000a      	movs	r2, r1
 80022a4:	43d2      	mvns	r2, r2
 80022a6:	401a      	ands	r2, r3
 80022a8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	019b      	lsls	r3, r3, #6
 80022ae:	22ff      	movs	r2, #255	; 0xff
 80022b0:	401a      	ands	r2, r3
 80022b2:	1dfb      	adds	r3, r7, #7
 80022b4:	781b      	ldrb	r3, [r3, #0]
 80022b6:	0018      	movs	r0, r3
 80022b8:	2303      	movs	r3, #3
 80022ba:	4003      	ands	r3, r0
 80022bc:	00db      	lsls	r3, r3, #3
 80022be:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80022c0:	4809      	ldr	r0, [pc, #36]	; (80022e8 <__NVIC_SetPriority+0xd8>)
 80022c2:	1dfb      	adds	r3, r7, #7
 80022c4:	781b      	ldrb	r3, [r3, #0]
 80022c6:	001c      	movs	r4, r3
 80022c8:	230f      	movs	r3, #15
 80022ca:	4023      	ands	r3, r4
 80022cc:	3b08      	subs	r3, #8
 80022ce:	089b      	lsrs	r3, r3, #2
 80022d0:	430a      	orrs	r2, r1
 80022d2:	3306      	adds	r3, #6
 80022d4:	009b      	lsls	r3, r3, #2
 80022d6:	18c3      	adds	r3, r0, r3
 80022d8:	3304      	adds	r3, #4
 80022da:	601a      	str	r2, [r3, #0]
}
 80022dc:	46c0      	nop			; (mov r8, r8)
 80022de:	46bd      	mov	sp, r7
 80022e0:	b003      	add	sp, #12
 80022e2:	bd90      	pop	{r4, r7, pc}
 80022e4:	e000e100 	.word	0xe000e100
 80022e8:	e000ed00 	.word	0xe000ed00

080022ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b082      	sub	sp, #8
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	1e5a      	subs	r2, r3, #1
 80022f8:	2380      	movs	r3, #128	; 0x80
 80022fa:	045b      	lsls	r3, r3, #17
 80022fc:	429a      	cmp	r2, r3
 80022fe:	d301      	bcc.n	8002304 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002300:	2301      	movs	r3, #1
 8002302:	e010      	b.n	8002326 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002304:	4b0a      	ldr	r3, [pc, #40]	; (8002330 <SysTick_Config+0x44>)
 8002306:	687a      	ldr	r2, [r7, #4]
 8002308:	3a01      	subs	r2, #1
 800230a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800230c:	2301      	movs	r3, #1
 800230e:	425b      	negs	r3, r3
 8002310:	2103      	movs	r1, #3
 8002312:	0018      	movs	r0, r3
 8002314:	f7ff ff7c 	bl	8002210 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002318:	4b05      	ldr	r3, [pc, #20]	; (8002330 <SysTick_Config+0x44>)
 800231a:	2200      	movs	r2, #0
 800231c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800231e:	4b04      	ldr	r3, [pc, #16]	; (8002330 <SysTick_Config+0x44>)
 8002320:	2207      	movs	r2, #7
 8002322:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002324:	2300      	movs	r3, #0
}
 8002326:	0018      	movs	r0, r3
 8002328:	46bd      	mov	sp, r7
 800232a:	b002      	add	sp, #8
 800232c:	bd80      	pop	{r7, pc}
 800232e:	46c0      	nop			; (mov r8, r8)
 8002330:	e000e010 	.word	0xe000e010

08002334 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b084      	sub	sp, #16
 8002338:	af00      	add	r7, sp, #0
 800233a:	60b9      	str	r1, [r7, #8]
 800233c:	607a      	str	r2, [r7, #4]
 800233e:	210f      	movs	r1, #15
 8002340:	187b      	adds	r3, r7, r1
 8002342:	1c02      	adds	r2, r0, #0
 8002344:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8002346:	68ba      	ldr	r2, [r7, #8]
 8002348:	187b      	adds	r3, r7, r1
 800234a:	781b      	ldrb	r3, [r3, #0]
 800234c:	b25b      	sxtb	r3, r3
 800234e:	0011      	movs	r1, r2
 8002350:	0018      	movs	r0, r3
 8002352:	f7ff ff5d 	bl	8002210 <__NVIC_SetPriority>
}
 8002356:	46c0      	nop			; (mov r8, r8)
 8002358:	46bd      	mov	sp, r7
 800235a:	b004      	add	sp, #16
 800235c:	bd80      	pop	{r7, pc}

0800235e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800235e:	b580      	push	{r7, lr}
 8002360:	b082      	sub	sp, #8
 8002362:	af00      	add	r7, sp, #0
 8002364:	0002      	movs	r2, r0
 8002366:	1dfb      	adds	r3, r7, #7
 8002368:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800236a:	1dfb      	adds	r3, r7, #7
 800236c:	781b      	ldrb	r3, [r3, #0]
 800236e:	b25b      	sxtb	r3, r3
 8002370:	0018      	movs	r0, r3
 8002372:	f7ff ff33 	bl	80021dc <__NVIC_EnableIRQ>
}
 8002376:	46c0      	nop			; (mov r8, r8)
 8002378:	46bd      	mov	sp, r7
 800237a:	b002      	add	sp, #8
 800237c:	bd80      	pop	{r7, pc}

0800237e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800237e:	b580      	push	{r7, lr}
 8002380:	b082      	sub	sp, #8
 8002382:	af00      	add	r7, sp, #0
 8002384:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	0018      	movs	r0, r3
 800238a:	f7ff ffaf 	bl	80022ec <SysTick_Config>
 800238e:	0003      	movs	r3, r0
}
 8002390:	0018      	movs	r0, r3
 8002392:	46bd      	mov	sp, r7
 8002394:	b002      	add	sp, #8
 8002396:	bd80      	pop	{r7, pc}

08002398 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b082      	sub	sp, #8
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d101      	bne.n	80023aa <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80023a6:	2301      	movs	r3, #1
 80023a8:	e077      	b.n	800249a <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	4a3d      	ldr	r2, [pc, #244]	; (80024a4 <HAL_DMA_Init+0x10c>)
 80023b0:	4694      	mov	ip, r2
 80023b2:	4463      	add	r3, ip
 80023b4:	2114      	movs	r1, #20
 80023b6:	0018      	movs	r0, r3
 80023b8:	f7fd fea4 	bl	8000104 <__udivsi3>
 80023bc:	0003      	movs	r3, r0
 80023be:	009a      	lsls	r2, r3, #2
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	641a      	str	r2, [r3, #64]	; 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	2225      	movs	r2, #37	; 0x25
 80023c8:	2102      	movs	r1, #2
 80023ca:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	681a      	ldr	r2, [r3, #0]
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	4934      	ldr	r1, [pc, #208]	; (80024a8 <HAL_DMA_Init+0x110>)
 80023d8:	400a      	ands	r2, r1
 80023da:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	6819      	ldr	r1, [r3, #0]
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	689a      	ldr	r2, [r3, #8]
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	68db      	ldr	r3, [r3, #12]
 80023ea:	431a      	orrs	r2, r3
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	691b      	ldr	r3, [r3, #16]
 80023f0:	431a      	orrs	r2, r3
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	695b      	ldr	r3, [r3, #20]
 80023f6:	431a      	orrs	r2, r3
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	699b      	ldr	r3, [r3, #24]
 80023fc:	431a      	orrs	r2, r3
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	69db      	ldr	r3, [r3, #28]
 8002402:	431a      	orrs	r2, r3
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6a1b      	ldr	r3, [r3, #32]
 8002408:	431a      	orrs	r2, r3
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	430a      	orrs	r2, r1
 8002410:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	0018      	movs	r0, r3
 8002416:	f000 f9c1 	bl	800279c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	689a      	ldr	r2, [r3, #8]
 800241e:	2380      	movs	r3, #128	; 0x80
 8002420:	01db      	lsls	r3, r3, #7
 8002422:	429a      	cmp	r2, r3
 8002424:	d102      	bne.n	800242c <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	2200      	movs	r2, #0
 800242a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	685a      	ldr	r2, [r3, #4]
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002434:	213f      	movs	r1, #63	; 0x3f
 8002436:	400a      	ands	r2, r1
 8002438:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800243e:	687a      	ldr	r2, [r7, #4]
 8002440:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8002442:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	685b      	ldr	r3, [r3, #4]
 8002448:	2b00      	cmp	r3, #0
 800244a:	d011      	beq.n	8002470 <HAL_DMA_Init+0xd8>
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	685b      	ldr	r3, [r3, #4]
 8002450:	2b04      	cmp	r3, #4
 8002452:	d80d      	bhi.n	8002470 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	0018      	movs	r0, r3
 8002458:	f000 f9cc 	bl	80027f4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002460:	2200      	movs	r2, #0
 8002462:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002468:	687a      	ldr	r2, [r7, #4]
 800246a:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800246c:	605a      	str	r2, [r3, #4]
 800246e:	e008      	b.n	8002482 <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	2200      	movs	r2, #0
 8002474:	651a      	str	r2, [r3, #80]	; 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	2200      	movs	r2, #0
 800247a:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	2200      	movs	r2, #0
 8002480:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	2200      	movs	r2, #0
 8002486:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	2225      	movs	r2, #37	; 0x25
 800248c:	2101      	movs	r1, #1
 800248e:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	2224      	movs	r2, #36	; 0x24
 8002494:	2100      	movs	r1, #0
 8002496:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002498:	2300      	movs	r3, #0
}
 800249a:	0018      	movs	r0, r3
 800249c:	46bd      	mov	sp, r7
 800249e:	b002      	add	sp, #8
 80024a0:	bd80      	pop	{r7, pc}
 80024a2:	46c0      	nop			; (mov r8, r8)
 80024a4:	bffdfff8 	.word	0xbffdfff8
 80024a8:	ffff800f 	.word	0xffff800f

080024ac <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b086      	sub	sp, #24
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	60f8      	str	r0, [r7, #12]
 80024b4:	60b9      	str	r1, [r7, #8]
 80024b6:	607a      	str	r2, [r7, #4]
 80024b8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80024ba:	2317      	movs	r3, #23
 80024bc:	18fb      	adds	r3, r7, r3
 80024be:	2200      	movs	r2, #0
 80024c0:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	2224      	movs	r2, #36	; 0x24
 80024c6:	5c9b      	ldrb	r3, [r3, r2]
 80024c8:	2b01      	cmp	r3, #1
 80024ca:	d101      	bne.n	80024d0 <HAL_DMA_Start_IT+0x24>
 80024cc:	2302      	movs	r3, #2
 80024ce:	e06f      	b.n	80025b0 <HAL_DMA_Start_IT+0x104>
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	2224      	movs	r2, #36	; 0x24
 80024d4:	2101      	movs	r1, #1
 80024d6:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	2225      	movs	r2, #37	; 0x25
 80024dc:	5c9b      	ldrb	r3, [r3, r2]
 80024de:	b2db      	uxtb	r3, r3
 80024e0:	2b01      	cmp	r3, #1
 80024e2:	d157      	bne.n	8002594 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	2225      	movs	r2, #37	; 0x25
 80024e8:	2102      	movs	r1, #2
 80024ea:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	2200      	movs	r2, #0
 80024f0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	681a      	ldr	r2, [r3, #0]
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	2101      	movs	r1, #1
 80024fe:	438a      	bics	r2, r1
 8002500:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	687a      	ldr	r2, [r7, #4]
 8002506:	68b9      	ldr	r1, [r7, #8]
 8002508:	68f8      	ldr	r0, [r7, #12]
 800250a:	f000 f907 	bl	800271c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002512:	2b00      	cmp	r3, #0
 8002514:	d008      	beq.n	8002528 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	681a      	ldr	r2, [r3, #0]
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	210e      	movs	r1, #14
 8002522:	430a      	orrs	r2, r1
 8002524:	601a      	str	r2, [r3, #0]
 8002526:	e00f      	b.n	8002548 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	681a      	ldr	r2, [r3, #0]
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	2104      	movs	r1, #4
 8002534:	438a      	bics	r2, r1
 8002536:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	681a      	ldr	r2, [r3, #0]
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	210a      	movs	r1, #10
 8002544:	430a      	orrs	r2, r1
 8002546:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800254c:	681a      	ldr	r2, [r3, #0]
 800254e:	2380      	movs	r3, #128	; 0x80
 8002550:	025b      	lsls	r3, r3, #9
 8002552:	4013      	ands	r3, r2
 8002554:	d008      	beq.n	8002568 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800255a:	681a      	ldr	r2, [r3, #0]
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002560:	2180      	movs	r1, #128	; 0x80
 8002562:	0049      	lsls	r1, r1, #1
 8002564:	430a      	orrs	r2, r1
 8002566:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800256c:	2b00      	cmp	r3, #0
 800256e:	d008      	beq.n	8002582 <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002574:	681a      	ldr	r2, [r3, #0]
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800257a:	2180      	movs	r1, #128	; 0x80
 800257c:	0049      	lsls	r1, r1, #1
 800257e:	430a      	orrs	r2, r1
 8002580:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	681a      	ldr	r2, [r3, #0]
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	2101      	movs	r1, #1
 800258e:	430a      	orrs	r2, r1
 8002590:	601a      	str	r2, [r3, #0]
 8002592:	e00a      	b.n	80025aa <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	2280      	movs	r2, #128	; 0x80
 8002598:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	2224      	movs	r2, #36	; 0x24
 800259e:	2100      	movs	r1, #0
 80025a0:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 80025a2:	2317      	movs	r3, #23
 80025a4:	18fb      	adds	r3, r7, r3
 80025a6:	2201      	movs	r2, #1
 80025a8:	701a      	strb	r2, [r3, #0]
  }

  return status;
 80025aa:	2317      	movs	r3, #23
 80025ac:	18fb      	adds	r3, r7, r3
 80025ae:	781b      	ldrb	r3, [r3, #0]
}
 80025b0:	0018      	movs	r0, r3
 80025b2:	46bd      	mov	sp, r7
 80025b4:	b006      	add	sp, #24
 80025b6:	bd80      	pop	{r7, pc}

080025b8 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b084      	sub	sp, #16
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 80025c0:	4b55      	ldr	r3, [pc, #340]	; (8002718 <HAL_DMA_IRQHandler+0x160>)
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025d2:	221c      	movs	r2, #28
 80025d4:	4013      	ands	r3, r2
 80025d6:	2204      	movs	r2, #4
 80025d8:	409a      	lsls	r2, r3
 80025da:	0013      	movs	r3, r2
 80025dc:	68fa      	ldr	r2, [r7, #12]
 80025de:	4013      	ands	r3, r2
 80025e0:	d027      	beq.n	8002632 <HAL_DMA_IRQHandler+0x7a>
 80025e2:	68bb      	ldr	r3, [r7, #8]
 80025e4:	2204      	movs	r2, #4
 80025e6:	4013      	ands	r3, r2
 80025e8:	d023      	beq.n	8002632 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	2220      	movs	r2, #32
 80025f2:	4013      	ands	r3, r2
 80025f4:	d107      	bne.n	8002606 <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	681a      	ldr	r2, [r3, #0]
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	2104      	movs	r1, #4
 8002602:	438a      	bics	r2, r1
 8002604:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 8002606:	4b44      	ldr	r3, [pc, #272]	; (8002718 <HAL_DMA_IRQHandler+0x160>)
 8002608:	6859      	ldr	r1, [r3, #4]
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800260e:	221c      	movs	r2, #28
 8002610:	4013      	ands	r3, r2
 8002612:	2204      	movs	r2, #4
 8002614:	409a      	lsls	r2, r3
 8002616:	4b40      	ldr	r3, [pc, #256]	; (8002718 <HAL_DMA_IRQHandler+0x160>)
 8002618:	430a      	orrs	r2, r1
 800261a:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002620:	2b00      	cmp	r3, #0
 8002622:	d100      	bne.n	8002626 <HAL_DMA_IRQHandler+0x6e>
 8002624:	e073      	b.n	800270e <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800262a:	687a      	ldr	r2, [r7, #4]
 800262c:	0010      	movs	r0, r2
 800262e:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8002630:	e06d      	b.n	800270e <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002636:	221c      	movs	r2, #28
 8002638:	4013      	ands	r3, r2
 800263a:	2202      	movs	r2, #2
 800263c:	409a      	lsls	r2, r3
 800263e:	0013      	movs	r3, r2
 8002640:	68fa      	ldr	r2, [r7, #12]
 8002642:	4013      	ands	r3, r2
 8002644:	d02e      	beq.n	80026a4 <HAL_DMA_IRQHandler+0xec>
 8002646:	68bb      	ldr	r3, [r7, #8]
 8002648:	2202      	movs	r2, #2
 800264a:	4013      	ands	r3, r2
 800264c:	d02a      	beq.n	80026a4 <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	2220      	movs	r2, #32
 8002656:	4013      	ands	r3, r2
 8002658:	d10b      	bne.n	8002672 <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	681a      	ldr	r2, [r3, #0]
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	210a      	movs	r1, #10
 8002666:	438a      	bics	r2, r1
 8002668:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	2225      	movs	r2, #37	; 0x25
 800266e:	2101      	movs	r1, #1
 8002670:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8002672:	4b29      	ldr	r3, [pc, #164]	; (8002718 <HAL_DMA_IRQHandler+0x160>)
 8002674:	6859      	ldr	r1, [r3, #4]
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800267a:	221c      	movs	r2, #28
 800267c:	4013      	ands	r3, r2
 800267e:	2202      	movs	r2, #2
 8002680:	409a      	lsls	r2, r3
 8002682:	4b25      	ldr	r3, [pc, #148]	; (8002718 <HAL_DMA_IRQHandler+0x160>)
 8002684:	430a      	orrs	r2, r1
 8002686:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2224      	movs	r2, #36	; 0x24
 800268c:	2100      	movs	r1, #0
 800268e:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002694:	2b00      	cmp	r3, #0
 8002696:	d03a      	beq.n	800270e <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800269c:	687a      	ldr	r2, [r7, #4]
 800269e:	0010      	movs	r0, r2
 80026a0:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 80026a2:	e034      	b.n	800270e <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026a8:	221c      	movs	r2, #28
 80026aa:	4013      	ands	r3, r2
 80026ac:	2208      	movs	r2, #8
 80026ae:	409a      	lsls	r2, r3
 80026b0:	0013      	movs	r3, r2
 80026b2:	68fa      	ldr	r2, [r7, #12]
 80026b4:	4013      	ands	r3, r2
 80026b6:	d02b      	beq.n	8002710 <HAL_DMA_IRQHandler+0x158>
 80026b8:	68bb      	ldr	r3, [r7, #8]
 80026ba:	2208      	movs	r2, #8
 80026bc:	4013      	ands	r3, r2
 80026be:	d027      	beq.n	8002710 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	681a      	ldr	r2, [r3, #0]
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	210e      	movs	r1, #14
 80026cc:	438a      	bics	r2, r1
 80026ce:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 80026d0:	4b11      	ldr	r3, [pc, #68]	; (8002718 <HAL_DMA_IRQHandler+0x160>)
 80026d2:	6859      	ldr	r1, [r3, #4]
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026d8:	221c      	movs	r2, #28
 80026da:	4013      	ands	r3, r2
 80026dc:	2201      	movs	r2, #1
 80026de:	409a      	lsls	r2, r3
 80026e0:	4b0d      	ldr	r3, [pc, #52]	; (8002718 <HAL_DMA_IRQHandler+0x160>)
 80026e2:	430a      	orrs	r2, r1
 80026e4:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	2201      	movs	r2, #1
 80026ea:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	2225      	movs	r2, #37	; 0x25
 80026f0:	2101      	movs	r1, #1
 80026f2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	2224      	movs	r2, #36	; 0x24
 80026f8:	2100      	movs	r1, #0
 80026fa:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002700:	2b00      	cmp	r3, #0
 8002702:	d005      	beq.n	8002710 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002708:	687a      	ldr	r2, [r7, #4]
 800270a:	0010      	movs	r0, r2
 800270c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800270e:	46c0      	nop			; (mov r8, r8)
 8002710:	46c0      	nop			; (mov r8, r8)
}
 8002712:	46bd      	mov	sp, r7
 8002714:	b004      	add	sp, #16
 8002716:	bd80      	pop	{r7, pc}
 8002718:	40020000 	.word	0x40020000

0800271c <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b084      	sub	sp, #16
 8002720:	af00      	add	r7, sp, #0
 8002722:	60f8      	str	r0, [r7, #12]
 8002724:	60b9      	str	r1, [r7, #8]
 8002726:	607a      	str	r2, [r7, #4]
 8002728:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800272e:	68fa      	ldr	r2, [r7, #12]
 8002730:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8002732:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002738:	2b00      	cmp	r3, #0
 800273a:	d004      	beq.n	8002746 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002740:	68fa      	ldr	r2, [r7, #12]
 8002742:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8002744:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8002746:	4b14      	ldr	r3, [pc, #80]	; (8002798 <DMA_SetConfig+0x7c>)
 8002748:	6859      	ldr	r1, [r3, #4]
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800274e:	221c      	movs	r2, #28
 8002750:	4013      	ands	r3, r2
 8002752:	2201      	movs	r2, #1
 8002754:	409a      	lsls	r2, r3
 8002756:	4b10      	ldr	r3, [pc, #64]	; (8002798 <DMA_SetConfig+0x7c>)
 8002758:	430a      	orrs	r2, r1
 800275a:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	683a      	ldr	r2, [r7, #0]
 8002762:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	689b      	ldr	r3, [r3, #8]
 8002768:	2b10      	cmp	r3, #16
 800276a:	d108      	bne.n	800277e <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	687a      	ldr	r2, [r7, #4]
 8002772:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	68ba      	ldr	r2, [r7, #8]
 800277a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800277c:	e007      	b.n	800278e <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	68ba      	ldr	r2, [r7, #8]
 8002784:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	687a      	ldr	r2, [r7, #4]
 800278c:	60da      	str	r2, [r3, #12]
}
 800278e:	46c0      	nop			; (mov r8, r8)
 8002790:	46bd      	mov	sp, r7
 8002792:	b004      	add	sp, #16
 8002794:	bd80      	pop	{r7, pc}
 8002796:	46c0      	nop			; (mov r8, r8)
 8002798:	40020000 	.word	0x40020000

0800279c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b084      	sub	sp, #16
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027a8:	089b      	lsrs	r3, r3, #2
 80027aa:	4a10      	ldr	r2, [pc, #64]	; (80027ec <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 80027ac:	4694      	mov	ip, r2
 80027ae:	4463      	add	r3, ip
 80027b0:	009b      	lsls	r3, r3, #2
 80027b2:	001a      	movs	r2, r3
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	645a      	str	r2, [r3, #68]	; 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	001a      	movs	r2, r3
 80027be:	23ff      	movs	r3, #255	; 0xff
 80027c0:	4013      	ands	r3, r2
 80027c2:	3b08      	subs	r3, #8
 80027c4:	2114      	movs	r1, #20
 80027c6:	0018      	movs	r0, r3
 80027c8:	f7fd fc9c 	bl	8000104 <__udivsi3>
 80027cc:	0003      	movs	r3, r0
 80027ce:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	4a07      	ldr	r2, [pc, #28]	; (80027f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 80027d4:	649a      	str	r2, [r3, #72]	; 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	221f      	movs	r2, #31
 80027da:	4013      	ands	r3, r2
 80027dc:	2201      	movs	r2, #1
 80027de:	409a      	lsls	r2, r3
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	64da      	str	r2, [r3, #76]	; 0x4c
}
 80027e4:	46c0      	nop			; (mov r8, r8)
 80027e6:	46bd      	mov	sp, r7
 80027e8:	b004      	add	sp, #16
 80027ea:	bd80      	pop	{r7, pc}
 80027ec:	10008200 	.word	0x10008200
 80027f0:	40020880 	.word	0x40020880

080027f4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b084      	sub	sp, #16
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	685b      	ldr	r3, [r3, #4]
 8002800:	223f      	movs	r2, #63	; 0x3f
 8002802:	4013      	ands	r3, r2
 8002804:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	4a0a      	ldr	r2, [pc, #40]	; (8002834 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800280a:	4694      	mov	ip, r2
 800280c:	4463      	add	r3, ip
 800280e:	009b      	lsls	r3, r3, #2
 8002810:	001a      	movs	r2, r3
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	651a      	str	r2, [r3, #80]	; 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	4a07      	ldr	r2, [pc, #28]	; (8002838 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800281a:	655a      	str	r2, [r3, #84]	; 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	3b01      	subs	r3, #1
 8002820:	2203      	movs	r2, #3
 8002822:	4013      	ands	r3, r2
 8002824:	2201      	movs	r2, #1
 8002826:	409a      	lsls	r2, r3
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	659a      	str	r2, [r3, #88]	; 0x58
}
 800282c:	46c0      	nop			; (mov r8, r8)
 800282e:	46bd      	mov	sp, r7
 8002830:	b004      	add	sp, #16
 8002832:	bd80      	pop	{r7, pc}
 8002834:	1000823f 	.word	0x1000823f
 8002838:	40020940 	.word	0x40020940

0800283c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b086      	sub	sp, #24
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
 8002844:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002846:	2300      	movs	r3, #0
 8002848:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800284a:	e147      	b.n	8002adc <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800284c:	683b      	ldr	r3, [r7, #0]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	2101      	movs	r1, #1
 8002852:	697a      	ldr	r2, [r7, #20]
 8002854:	4091      	lsls	r1, r2
 8002856:	000a      	movs	r2, r1
 8002858:	4013      	ands	r3, r2
 800285a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	2b00      	cmp	r3, #0
 8002860:	d100      	bne.n	8002864 <HAL_GPIO_Init+0x28>
 8002862:	e138      	b.n	8002ad6 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	2203      	movs	r2, #3
 800286a:	4013      	ands	r3, r2
 800286c:	2b01      	cmp	r3, #1
 800286e:	d005      	beq.n	800287c <HAL_GPIO_Init+0x40>
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	685b      	ldr	r3, [r3, #4]
 8002874:	2203      	movs	r2, #3
 8002876:	4013      	ands	r3, r2
 8002878:	2b02      	cmp	r3, #2
 800287a:	d130      	bne.n	80028de <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	689b      	ldr	r3, [r3, #8]
 8002880:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002882:	697b      	ldr	r3, [r7, #20]
 8002884:	005b      	lsls	r3, r3, #1
 8002886:	2203      	movs	r2, #3
 8002888:	409a      	lsls	r2, r3
 800288a:	0013      	movs	r3, r2
 800288c:	43da      	mvns	r2, r3
 800288e:	693b      	ldr	r3, [r7, #16]
 8002890:	4013      	ands	r3, r2
 8002892:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	68da      	ldr	r2, [r3, #12]
 8002898:	697b      	ldr	r3, [r7, #20]
 800289a:	005b      	lsls	r3, r3, #1
 800289c:	409a      	lsls	r2, r3
 800289e:	0013      	movs	r3, r2
 80028a0:	693a      	ldr	r2, [r7, #16]
 80028a2:	4313      	orrs	r3, r2
 80028a4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	693a      	ldr	r2, [r7, #16]
 80028aa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	685b      	ldr	r3, [r3, #4]
 80028b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80028b2:	2201      	movs	r2, #1
 80028b4:	697b      	ldr	r3, [r7, #20]
 80028b6:	409a      	lsls	r2, r3
 80028b8:	0013      	movs	r3, r2
 80028ba:	43da      	mvns	r2, r3
 80028bc:	693b      	ldr	r3, [r7, #16]
 80028be:	4013      	ands	r3, r2
 80028c0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	685b      	ldr	r3, [r3, #4]
 80028c6:	091b      	lsrs	r3, r3, #4
 80028c8:	2201      	movs	r2, #1
 80028ca:	401a      	ands	r2, r3
 80028cc:	697b      	ldr	r3, [r7, #20]
 80028ce:	409a      	lsls	r2, r3
 80028d0:	0013      	movs	r3, r2
 80028d2:	693a      	ldr	r2, [r7, #16]
 80028d4:	4313      	orrs	r3, r2
 80028d6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	693a      	ldr	r2, [r7, #16]
 80028dc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	685b      	ldr	r3, [r3, #4]
 80028e2:	2203      	movs	r2, #3
 80028e4:	4013      	ands	r3, r2
 80028e6:	2b03      	cmp	r3, #3
 80028e8:	d017      	beq.n	800291a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	68db      	ldr	r3, [r3, #12]
 80028ee:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80028f0:	697b      	ldr	r3, [r7, #20]
 80028f2:	005b      	lsls	r3, r3, #1
 80028f4:	2203      	movs	r2, #3
 80028f6:	409a      	lsls	r2, r3
 80028f8:	0013      	movs	r3, r2
 80028fa:	43da      	mvns	r2, r3
 80028fc:	693b      	ldr	r3, [r7, #16]
 80028fe:	4013      	ands	r3, r2
 8002900:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002902:	683b      	ldr	r3, [r7, #0]
 8002904:	689a      	ldr	r2, [r3, #8]
 8002906:	697b      	ldr	r3, [r7, #20]
 8002908:	005b      	lsls	r3, r3, #1
 800290a:	409a      	lsls	r2, r3
 800290c:	0013      	movs	r3, r2
 800290e:	693a      	ldr	r2, [r7, #16]
 8002910:	4313      	orrs	r3, r2
 8002912:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	693a      	ldr	r2, [r7, #16]
 8002918:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800291a:	683b      	ldr	r3, [r7, #0]
 800291c:	685b      	ldr	r3, [r3, #4]
 800291e:	2203      	movs	r2, #3
 8002920:	4013      	ands	r3, r2
 8002922:	2b02      	cmp	r3, #2
 8002924:	d123      	bne.n	800296e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002926:	697b      	ldr	r3, [r7, #20]
 8002928:	08da      	lsrs	r2, r3, #3
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	3208      	adds	r2, #8
 800292e:	0092      	lsls	r2, r2, #2
 8002930:	58d3      	ldr	r3, [r2, r3]
 8002932:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002934:	697b      	ldr	r3, [r7, #20]
 8002936:	2207      	movs	r2, #7
 8002938:	4013      	ands	r3, r2
 800293a:	009b      	lsls	r3, r3, #2
 800293c:	220f      	movs	r2, #15
 800293e:	409a      	lsls	r2, r3
 8002940:	0013      	movs	r3, r2
 8002942:	43da      	mvns	r2, r3
 8002944:	693b      	ldr	r3, [r7, #16]
 8002946:	4013      	ands	r3, r2
 8002948:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	691a      	ldr	r2, [r3, #16]
 800294e:	697b      	ldr	r3, [r7, #20]
 8002950:	2107      	movs	r1, #7
 8002952:	400b      	ands	r3, r1
 8002954:	009b      	lsls	r3, r3, #2
 8002956:	409a      	lsls	r2, r3
 8002958:	0013      	movs	r3, r2
 800295a:	693a      	ldr	r2, [r7, #16]
 800295c:	4313      	orrs	r3, r2
 800295e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002960:	697b      	ldr	r3, [r7, #20]
 8002962:	08da      	lsrs	r2, r3, #3
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	3208      	adds	r2, #8
 8002968:	0092      	lsls	r2, r2, #2
 800296a:	6939      	ldr	r1, [r7, #16]
 800296c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002974:	697b      	ldr	r3, [r7, #20]
 8002976:	005b      	lsls	r3, r3, #1
 8002978:	2203      	movs	r2, #3
 800297a:	409a      	lsls	r2, r3
 800297c:	0013      	movs	r3, r2
 800297e:	43da      	mvns	r2, r3
 8002980:	693b      	ldr	r3, [r7, #16]
 8002982:	4013      	ands	r3, r2
 8002984:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	685b      	ldr	r3, [r3, #4]
 800298a:	2203      	movs	r2, #3
 800298c:	401a      	ands	r2, r3
 800298e:	697b      	ldr	r3, [r7, #20]
 8002990:	005b      	lsls	r3, r3, #1
 8002992:	409a      	lsls	r2, r3
 8002994:	0013      	movs	r3, r2
 8002996:	693a      	ldr	r2, [r7, #16]
 8002998:	4313      	orrs	r3, r2
 800299a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	693a      	ldr	r2, [r7, #16]
 80029a0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	685a      	ldr	r2, [r3, #4]
 80029a6:	23c0      	movs	r3, #192	; 0xc0
 80029a8:	029b      	lsls	r3, r3, #10
 80029aa:	4013      	ands	r3, r2
 80029ac:	d100      	bne.n	80029b0 <HAL_GPIO_Init+0x174>
 80029ae:	e092      	b.n	8002ad6 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80029b0:	4a50      	ldr	r2, [pc, #320]	; (8002af4 <HAL_GPIO_Init+0x2b8>)
 80029b2:	697b      	ldr	r3, [r7, #20]
 80029b4:	089b      	lsrs	r3, r3, #2
 80029b6:	3318      	adds	r3, #24
 80029b8:	009b      	lsls	r3, r3, #2
 80029ba:	589b      	ldr	r3, [r3, r2]
 80029bc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80029be:	697b      	ldr	r3, [r7, #20]
 80029c0:	2203      	movs	r2, #3
 80029c2:	4013      	ands	r3, r2
 80029c4:	00db      	lsls	r3, r3, #3
 80029c6:	220f      	movs	r2, #15
 80029c8:	409a      	lsls	r2, r3
 80029ca:	0013      	movs	r3, r2
 80029cc:	43da      	mvns	r2, r3
 80029ce:	693b      	ldr	r3, [r7, #16]
 80029d0:	4013      	ands	r3, r2
 80029d2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80029d4:	687a      	ldr	r2, [r7, #4]
 80029d6:	23a0      	movs	r3, #160	; 0xa0
 80029d8:	05db      	lsls	r3, r3, #23
 80029da:	429a      	cmp	r2, r3
 80029dc:	d013      	beq.n	8002a06 <HAL_GPIO_Init+0x1ca>
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	4a45      	ldr	r2, [pc, #276]	; (8002af8 <HAL_GPIO_Init+0x2bc>)
 80029e2:	4293      	cmp	r3, r2
 80029e4:	d00d      	beq.n	8002a02 <HAL_GPIO_Init+0x1c6>
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	4a44      	ldr	r2, [pc, #272]	; (8002afc <HAL_GPIO_Init+0x2c0>)
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d007      	beq.n	80029fe <HAL_GPIO_Init+0x1c2>
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	4a43      	ldr	r2, [pc, #268]	; (8002b00 <HAL_GPIO_Init+0x2c4>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d101      	bne.n	80029fa <HAL_GPIO_Init+0x1be>
 80029f6:	2303      	movs	r3, #3
 80029f8:	e006      	b.n	8002a08 <HAL_GPIO_Init+0x1cc>
 80029fa:	2305      	movs	r3, #5
 80029fc:	e004      	b.n	8002a08 <HAL_GPIO_Init+0x1cc>
 80029fe:	2302      	movs	r3, #2
 8002a00:	e002      	b.n	8002a08 <HAL_GPIO_Init+0x1cc>
 8002a02:	2301      	movs	r3, #1
 8002a04:	e000      	b.n	8002a08 <HAL_GPIO_Init+0x1cc>
 8002a06:	2300      	movs	r3, #0
 8002a08:	697a      	ldr	r2, [r7, #20]
 8002a0a:	2103      	movs	r1, #3
 8002a0c:	400a      	ands	r2, r1
 8002a0e:	00d2      	lsls	r2, r2, #3
 8002a10:	4093      	lsls	r3, r2
 8002a12:	693a      	ldr	r2, [r7, #16]
 8002a14:	4313      	orrs	r3, r2
 8002a16:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8002a18:	4936      	ldr	r1, [pc, #216]	; (8002af4 <HAL_GPIO_Init+0x2b8>)
 8002a1a:	697b      	ldr	r3, [r7, #20]
 8002a1c:	089b      	lsrs	r3, r3, #2
 8002a1e:	3318      	adds	r3, #24
 8002a20:	009b      	lsls	r3, r3, #2
 8002a22:	693a      	ldr	r2, [r7, #16]
 8002a24:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002a26:	4b33      	ldr	r3, [pc, #204]	; (8002af4 <HAL_GPIO_Init+0x2b8>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	43da      	mvns	r2, r3
 8002a30:	693b      	ldr	r3, [r7, #16]
 8002a32:	4013      	ands	r3, r2
 8002a34:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002a36:	683b      	ldr	r3, [r7, #0]
 8002a38:	685a      	ldr	r2, [r3, #4]
 8002a3a:	2380      	movs	r3, #128	; 0x80
 8002a3c:	035b      	lsls	r3, r3, #13
 8002a3e:	4013      	ands	r3, r2
 8002a40:	d003      	beq.n	8002a4a <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8002a42:	693a      	ldr	r2, [r7, #16]
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	4313      	orrs	r3, r2
 8002a48:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002a4a:	4b2a      	ldr	r3, [pc, #168]	; (8002af4 <HAL_GPIO_Init+0x2b8>)
 8002a4c:	693a      	ldr	r2, [r7, #16]
 8002a4e:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8002a50:	4b28      	ldr	r3, [pc, #160]	; (8002af4 <HAL_GPIO_Init+0x2b8>)
 8002a52:	685b      	ldr	r3, [r3, #4]
 8002a54:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	43da      	mvns	r2, r3
 8002a5a:	693b      	ldr	r3, [r7, #16]
 8002a5c:	4013      	ands	r3, r2
 8002a5e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	685a      	ldr	r2, [r3, #4]
 8002a64:	2380      	movs	r3, #128	; 0x80
 8002a66:	039b      	lsls	r3, r3, #14
 8002a68:	4013      	ands	r3, r2
 8002a6a:	d003      	beq.n	8002a74 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8002a6c:	693a      	ldr	r2, [r7, #16]
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	4313      	orrs	r3, r2
 8002a72:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002a74:	4b1f      	ldr	r3, [pc, #124]	; (8002af4 <HAL_GPIO_Init+0x2b8>)
 8002a76:	693a      	ldr	r2, [r7, #16]
 8002a78:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002a7a:	4a1e      	ldr	r2, [pc, #120]	; (8002af4 <HAL_GPIO_Init+0x2b8>)
 8002a7c:	2384      	movs	r3, #132	; 0x84
 8002a7e:	58d3      	ldr	r3, [r2, r3]
 8002a80:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	43da      	mvns	r2, r3
 8002a86:	693b      	ldr	r3, [r7, #16]
 8002a88:	4013      	ands	r3, r2
 8002a8a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	685a      	ldr	r2, [r3, #4]
 8002a90:	2380      	movs	r3, #128	; 0x80
 8002a92:	029b      	lsls	r3, r3, #10
 8002a94:	4013      	ands	r3, r2
 8002a96:	d003      	beq.n	8002aa0 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8002a98:	693a      	ldr	r2, [r7, #16]
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	4313      	orrs	r3, r2
 8002a9e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002aa0:	4914      	ldr	r1, [pc, #80]	; (8002af4 <HAL_GPIO_Init+0x2b8>)
 8002aa2:	2284      	movs	r2, #132	; 0x84
 8002aa4:	693b      	ldr	r3, [r7, #16]
 8002aa6:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8002aa8:	4a12      	ldr	r2, [pc, #72]	; (8002af4 <HAL_GPIO_Init+0x2b8>)
 8002aaa:	2380      	movs	r3, #128	; 0x80
 8002aac:	58d3      	ldr	r3, [r2, r3]
 8002aae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	43da      	mvns	r2, r3
 8002ab4:	693b      	ldr	r3, [r7, #16]
 8002ab6:	4013      	ands	r3, r2
 8002ab8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	685a      	ldr	r2, [r3, #4]
 8002abe:	2380      	movs	r3, #128	; 0x80
 8002ac0:	025b      	lsls	r3, r3, #9
 8002ac2:	4013      	ands	r3, r2
 8002ac4:	d003      	beq.n	8002ace <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8002ac6:	693a      	ldr	r2, [r7, #16]
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	4313      	orrs	r3, r2
 8002acc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002ace:	4909      	ldr	r1, [pc, #36]	; (8002af4 <HAL_GPIO_Init+0x2b8>)
 8002ad0:	2280      	movs	r2, #128	; 0x80
 8002ad2:	693b      	ldr	r3, [r7, #16]
 8002ad4:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8002ad6:	697b      	ldr	r3, [r7, #20]
 8002ad8:	3301      	adds	r3, #1
 8002ada:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	681a      	ldr	r2, [r3, #0]
 8002ae0:	697b      	ldr	r3, [r7, #20]
 8002ae2:	40da      	lsrs	r2, r3
 8002ae4:	1e13      	subs	r3, r2, #0
 8002ae6:	d000      	beq.n	8002aea <HAL_GPIO_Init+0x2ae>
 8002ae8:	e6b0      	b.n	800284c <HAL_GPIO_Init+0x10>
  }
}
 8002aea:	46c0      	nop			; (mov r8, r8)
 8002aec:	46c0      	nop			; (mov r8, r8)
 8002aee:	46bd      	mov	sp, r7
 8002af0:	b006      	add	sp, #24
 8002af2:	bd80      	pop	{r7, pc}
 8002af4:	40021800 	.word	0x40021800
 8002af8:	50000400 	.word	0x50000400
 8002afc:	50000800 	.word	0x50000800
 8002b00:	50000c00 	.word	0x50000c00

08002b04 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b082      	sub	sp, #8
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
 8002b0c:	0008      	movs	r0, r1
 8002b0e:	0011      	movs	r1, r2
 8002b10:	1cbb      	adds	r3, r7, #2
 8002b12:	1c02      	adds	r2, r0, #0
 8002b14:	801a      	strh	r2, [r3, #0]
 8002b16:	1c7b      	adds	r3, r7, #1
 8002b18:	1c0a      	adds	r2, r1, #0
 8002b1a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002b1c:	1c7b      	adds	r3, r7, #1
 8002b1e:	781b      	ldrb	r3, [r3, #0]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d004      	beq.n	8002b2e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002b24:	1cbb      	adds	r3, r7, #2
 8002b26:	881a      	ldrh	r2, [r3, #0]
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002b2c:	e003      	b.n	8002b36 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002b2e:	1cbb      	adds	r3, r7, #2
 8002b30:	881a      	ldrh	r2, [r3, #0]
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002b36:	46c0      	nop			; (mov r8, r8)
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	b002      	add	sp, #8
 8002b3c:	bd80      	pop	{r7, pc}
	...

08002b40 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b084      	sub	sp, #16
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8002b48:	4b19      	ldr	r3, [pc, #100]	; (8002bb0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	4a19      	ldr	r2, [pc, #100]	; (8002bb4 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8002b4e:	4013      	ands	r3, r2
 8002b50:	0019      	movs	r1, r3
 8002b52:	4b17      	ldr	r3, [pc, #92]	; (8002bb0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002b54:	687a      	ldr	r2, [r7, #4]
 8002b56:	430a      	orrs	r2, r1
 8002b58:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002b5a:	687a      	ldr	r2, [r7, #4]
 8002b5c:	2380      	movs	r3, #128	; 0x80
 8002b5e:	009b      	lsls	r3, r3, #2
 8002b60:	429a      	cmp	r2, r3
 8002b62:	d11f      	bne.n	8002ba4 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8002b64:	4b14      	ldr	r3, [pc, #80]	; (8002bb8 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8002b66:	681a      	ldr	r2, [r3, #0]
 8002b68:	0013      	movs	r3, r2
 8002b6a:	005b      	lsls	r3, r3, #1
 8002b6c:	189b      	adds	r3, r3, r2
 8002b6e:	005b      	lsls	r3, r3, #1
 8002b70:	4912      	ldr	r1, [pc, #72]	; (8002bbc <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8002b72:	0018      	movs	r0, r3
 8002b74:	f7fd fac6 	bl	8000104 <__udivsi3>
 8002b78:	0003      	movs	r3, r0
 8002b7a:	3301      	adds	r3, #1
 8002b7c:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002b7e:	e008      	b.n	8002b92 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d003      	beq.n	8002b8e <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	3b01      	subs	r3, #1
 8002b8a:	60fb      	str	r3, [r7, #12]
 8002b8c:	e001      	b.n	8002b92 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8002b8e:	2303      	movs	r3, #3
 8002b90:	e009      	b.n	8002ba6 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002b92:	4b07      	ldr	r3, [pc, #28]	; (8002bb0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002b94:	695a      	ldr	r2, [r3, #20]
 8002b96:	2380      	movs	r3, #128	; 0x80
 8002b98:	00db      	lsls	r3, r3, #3
 8002b9a:	401a      	ands	r2, r3
 8002b9c:	2380      	movs	r3, #128	; 0x80
 8002b9e:	00db      	lsls	r3, r3, #3
 8002ba0:	429a      	cmp	r2, r3
 8002ba2:	d0ed      	beq.n	8002b80 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8002ba4:	2300      	movs	r3, #0
}
 8002ba6:	0018      	movs	r0, r3
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	b004      	add	sp, #16
 8002bac:	bd80      	pop	{r7, pc}
 8002bae:	46c0      	nop			; (mov r8, r8)
 8002bb0:	40007000 	.word	0x40007000
 8002bb4:	fffff9ff 	.word	0xfffff9ff
 8002bb8:	20000000 	.word	0x20000000
 8002bbc:	000f4240 	.word	0x000f4240

08002bc0 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8002bc4:	4b03      	ldr	r3, [pc, #12]	; (8002bd4 <LL_RCC_GetAPB1Prescaler+0x14>)
 8002bc6:	689a      	ldr	r2, [r3, #8]
 8002bc8:	23e0      	movs	r3, #224	; 0xe0
 8002bca:	01db      	lsls	r3, r3, #7
 8002bcc:	4013      	ands	r3, r2
}
 8002bce:	0018      	movs	r0, r3
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	bd80      	pop	{r7, pc}
 8002bd4:	40021000 	.word	0x40021000

08002bd8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b088      	sub	sp, #32
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d101      	bne.n	8002bea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002be6:	2301      	movs	r3, #1
 8002be8:	e2fe      	b.n	80031e8 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	2201      	movs	r2, #1
 8002bf0:	4013      	ands	r3, r2
 8002bf2:	d100      	bne.n	8002bf6 <HAL_RCC_OscConfig+0x1e>
 8002bf4:	e07c      	b.n	8002cf0 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002bf6:	4bc3      	ldr	r3, [pc, #780]	; (8002f04 <HAL_RCC_OscConfig+0x32c>)
 8002bf8:	689b      	ldr	r3, [r3, #8]
 8002bfa:	2238      	movs	r2, #56	; 0x38
 8002bfc:	4013      	ands	r3, r2
 8002bfe:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002c00:	4bc0      	ldr	r3, [pc, #768]	; (8002f04 <HAL_RCC_OscConfig+0x32c>)
 8002c02:	68db      	ldr	r3, [r3, #12]
 8002c04:	2203      	movs	r2, #3
 8002c06:	4013      	ands	r3, r2
 8002c08:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8002c0a:	69bb      	ldr	r3, [r7, #24]
 8002c0c:	2b10      	cmp	r3, #16
 8002c0e:	d102      	bne.n	8002c16 <HAL_RCC_OscConfig+0x3e>
 8002c10:	697b      	ldr	r3, [r7, #20]
 8002c12:	2b03      	cmp	r3, #3
 8002c14:	d002      	beq.n	8002c1c <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8002c16:	69bb      	ldr	r3, [r7, #24]
 8002c18:	2b08      	cmp	r3, #8
 8002c1a:	d10b      	bne.n	8002c34 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c1c:	4bb9      	ldr	r3, [pc, #740]	; (8002f04 <HAL_RCC_OscConfig+0x32c>)
 8002c1e:	681a      	ldr	r2, [r3, #0]
 8002c20:	2380      	movs	r3, #128	; 0x80
 8002c22:	029b      	lsls	r3, r3, #10
 8002c24:	4013      	ands	r3, r2
 8002c26:	d062      	beq.n	8002cee <HAL_RCC_OscConfig+0x116>
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	685b      	ldr	r3, [r3, #4]
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d15e      	bne.n	8002cee <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8002c30:	2301      	movs	r3, #1
 8002c32:	e2d9      	b.n	80031e8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	685a      	ldr	r2, [r3, #4]
 8002c38:	2380      	movs	r3, #128	; 0x80
 8002c3a:	025b      	lsls	r3, r3, #9
 8002c3c:	429a      	cmp	r2, r3
 8002c3e:	d107      	bne.n	8002c50 <HAL_RCC_OscConfig+0x78>
 8002c40:	4bb0      	ldr	r3, [pc, #704]	; (8002f04 <HAL_RCC_OscConfig+0x32c>)
 8002c42:	681a      	ldr	r2, [r3, #0]
 8002c44:	4baf      	ldr	r3, [pc, #700]	; (8002f04 <HAL_RCC_OscConfig+0x32c>)
 8002c46:	2180      	movs	r1, #128	; 0x80
 8002c48:	0249      	lsls	r1, r1, #9
 8002c4a:	430a      	orrs	r2, r1
 8002c4c:	601a      	str	r2, [r3, #0]
 8002c4e:	e020      	b.n	8002c92 <HAL_RCC_OscConfig+0xba>
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	685a      	ldr	r2, [r3, #4]
 8002c54:	23a0      	movs	r3, #160	; 0xa0
 8002c56:	02db      	lsls	r3, r3, #11
 8002c58:	429a      	cmp	r2, r3
 8002c5a:	d10e      	bne.n	8002c7a <HAL_RCC_OscConfig+0xa2>
 8002c5c:	4ba9      	ldr	r3, [pc, #676]	; (8002f04 <HAL_RCC_OscConfig+0x32c>)
 8002c5e:	681a      	ldr	r2, [r3, #0]
 8002c60:	4ba8      	ldr	r3, [pc, #672]	; (8002f04 <HAL_RCC_OscConfig+0x32c>)
 8002c62:	2180      	movs	r1, #128	; 0x80
 8002c64:	02c9      	lsls	r1, r1, #11
 8002c66:	430a      	orrs	r2, r1
 8002c68:	601a      	str	r2, [r3, #0]
 8002c6a:	4ba6      	ldr	r3, [pc, #664]	; (8002f04 <HAL_RCC_OscConfig+0x32c>)
 8002c6c:	681a      	ldr	r2, [r3, #0]
 8002c6e:	4ba5      	ldr	r3, [pc, #660]	; (8002f04 <HAL_RCC_OscConfig+0x32c>)
 8002c70:	2180      	movs	r1, #128	; 0x80
 8002c72:	0249      	lsls	r1, r1, #9
 8002c74:	430a      	orrs	r2, r1
 8002c76:	601a      	str	r2, [r3, #0]
 8002c78:	e00b      	b.n	8002c92 <HAL_RCC_OscConfig+0xba>
 8002c7a:	4ba2      	ldr	r3, [pc, #648]	; (8002f04 <HAL_RCC_OscConfig+0x32c>)
 8002c7c:	681a      	ldr	r2, [r3, #0]
 8002c7e:	4ba1      	ldr	r3, [pc, #644]	; (8002f04 <HAL_RCC_OscConfig+0x32c>)
 8002c80:	49a1      	ldr	r1, [pc, #644]	; (8002f08 <HAL_RCC_OscConfig+0x330>)
 8002c82:	400a      	ands	r2, r1
 8002c84:	601a      	str	r2, [r3, #0]
 8002c86:	4b9f      	ldr	r3, [pc, #636]	; (8002f04 <HAL_RCC_OscConfig+0x32c>)
 8002c88:	681a      	ldr	r2, [r3, #0]
 8002c8a:	4b9e      	ldr	r3, [pc, #632]	; (8002f04 <HAL_RCC_OscConfig+0x32c>)
 8002c8c:	499f      	ldr	r1, [pc, #636]	; (8002f0c <HAL_RCC_OscConfig+0x334>)
 8002c8e:	400a      	ands	r2, r1
 8002c90:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	685b      	ldr	r3, [r3, #4]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d014      	beq.n	8002cc4 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c9a:	f7fe fc13 	bl	80014c4 <HAL_GetTick>
 8002c9e:	0003      	movs	r3, r0
 8002ca0:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002ca2:	e008      	b.n	8002cb6 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ca4:	f7fe fc0e 	bl	80014c4 <HAL_GetTick>
 8002ca8:	0002      	movs	r2, r0
 8002caa:	693b      	ldr	r3, [r7, #16]
 8002cac:	1ad3      	subs	r3, r2, r3
 8002cae:	2b64      	cmp	r3, #100	; 0x64
 8002cb0:	d901      	bls.n	8002cb6 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8002cb2:	2303      	movs	r3, #3
 8002cb4:	e298      	b.n	80031e8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002cb6:	4b93      	ldr	r3, [pc, #588]	; (8002f04 <HAL_RCC_OscConfig+0x32c>)
 8002cb8:	681a      	ldr	r2, [r3, #0]
 8002cba:	2380      	movs	r3, #128	; 0x80
 8002cbc:	029b      	lsls	r3, r3, #10
 8002cbe:	4013      	ands	r3, r2
 8002cc0:	d0f0      	beq.n	8002ca4 <HAL_RCC_OscConfig+0xcc>
 8002cc2:	e015      	b.n	8002cf0 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cc4:	f7fe fbfe 	bl	80014c4 <HAL_GetTick>
 8002cc8:	0003      	movs	r3, r0
 8002cca:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002ccc:	e008      	b.n	8002ce0 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002cce:	f7fe fbf9 	bl	80014c4 <HAL_GetTick>
 8002cd2:	0002      	movs	r2, r0
 8002cd4:	693b      	ldr	r3, [r7, #16]
 8002cd6:	1ad3      	subs	r3, r2, r3
 8002cd8:	2b64      	cmp	r3, #100	; 0x64
 8002cda:	d901      	bls.n	8002ce0 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002cdc:	2303      	movs	r3, #3
 8002cde:	e283      	b.n	80031e8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002ce0:	4b88      	ldr	r3, [pc, #544]	; (8002f04 <HAL_RCC_OscConfig+0x32c>)
 8002ce2:	681a      	ldr	r2, [r3, #0]
 8002ce4:	2380      	movs	r3, #128	; 0x80
 8002ce6:	029b      	lsls	r3, r3, #10
 8002ce8:	4013      	ands	r3, r2
 8002cea:	d1f0      	bne.n	8002cce <HAL_RCC_OscConfig+0xf6>
 8002cec:	e000      	b.n	8002cf0 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002cee:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	2202      	movs	r2, #2
 8002cf6:	4013      	ands	r3, r2
 8002cf8:	d100      	bne.n	8002cfc <HAL_RCC_OscConfig+0x124>
 8002cfa:	e099      	b.n	8002e30 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002cfc:	4b81      	ldr	r3, [pc, #516]	; (8002f04 <HAL_RCC_OscConfig+0x32c>)
 8002cfe:	689b      	ldr	r3, [r3, #8]
 8002d00:	2238      	movs	r2, #56	; 0x38
 8002d02:	4013      	ands	r3, r2
 8002d04:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002d06:	4b7f      	ldr	r3, [pc, #508]	; (8002f04 <HAL_RCC_OscConfig+0x32c>)
 8002d08:	68db      	ldr	r3, [r3, #12]
 8002d0a:	2203      	movs	r2, #3
 8002d0c:	4013      	ands	r3, r2
 8002d0e:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8002d10:	69bb      	ldr	r3, [r7, #24]
 8002d12:	2b10      	cmp	r3, #16
 8002d14:	d102      	bne.n	8002d1c <HAL_RCC_OscConfig+0x144>
 8002d16:	697b      	ldr	r3, [r7, #20]
 8002d18:	2b02      	cmp	r3, #2
 8002d1a:	d002      	beq.n	8002d22 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8002d1c:	69bb      	ldr	r3, [r7, #24]
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d135      	bne.n	8002d8e <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002d22:	4b78      	ldr	r3, [pc, #480]	; (8002f04 <HAL_RCC_OscConfig+0x32c>)
 8002d24:	681a      	ldr	r2, [r3, #0]
 8002d26:	2380      	movs	r3, #128	; 0x80
 8002d28:	00db      	lsls	r3, r3, #3
 8002d2a:	4013      	ands	r3, r2
 8002d2c:	d005      	beq.n	8002d3a <HAL_RCC_OscConfig+0x162>
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	68db      	ldr	r3, [r3, #12]
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d101      	bne.n	8002d3a <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8002d36:	2301      	movs	r3, #1
 8002d38:	e256      	b.n	80031e8 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d3a:	4b72      	ldr	r3, [pc, #456]	; (8002f04 <HAL_RCC_OscConfig+0x32c>)
 8002d3c:	685b      	ldr	r3, [r3, #4]
 8002d3e:	4a74      	ldr	r2, [pc, #464]	; (8002f10 <HAL_RCC_OscConfig+0x338>)
 8002d40:	4013      	ands	r3, r2
 8002d42:	0019      	movs	r1, r3
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	695b      	ldr	r3, [r3, #20]
 8002d48:	021a      	lsls	r2, r3, #8
 8002d4a:	4b6e      	ldr	r3, [pc, #440]	; (8002f04 <HAL_RCC_OscConfig+0x32c>)
 8002d4c:	430a      	orrs	r2, r1
 8002d4e:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002d50:	69bb      	ldr	r3, [r7, #24]
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d112      	bne.n	8002d7c <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002d56:	4b6b      	ldr	r3, [pc, #428]	; (8002f04 <HAL_RCC_OscConfig+0x32c>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	4a6e      	ldr	r2, [pc, #440]	; (8002f14 <HAL_RCC_OscConfig+0x33c>)
 8002d5c:	4013      	ands	r3, r2
 8002d5e:	0019      	movs	r1, r3
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	691a      	ldr	r2, [r3, #16]
 8002d64:	4b67      	ldr	r3, [pc, #412]	; (8002f04 <HAL_RCC_OscConfig+0x32c>)
 8002d66:	430a      	orrs	r2, r1
 8002d68:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8002d6a:	4b66      	ldr	r3, [pc, #408]	; (8002f04 <HAL_RCC_OscConfig+0x32c>)
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	0adb      	lsrs	r3, r3, #11
 8002d70:	2207      	movs	r2, #7
 8002d72:	4013      	ands	r3, r2
 8002d74:	4a68      	ldr	r2, [pc, #416]	; (8002f18 <HAL_RCC_OscConfig+0x340>)
 8002d76:	40da      	lsrs	r2, r3
 8002d78:	4b68      	ldr	r3, [pc, #416]	; (8002f1c <HAL_RCC_OscConfig+0x344>)
 8002d7a:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002d7c:	4b68      	ldr	r3, [pc, #416]	; (8002f20 <HAL_RCC_OscConfig+0x348>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	0018      	movs	r0, r3
 8002d82:	f7fe fb43 	bl	800140c <HAL_InitTick>
 8002d86:	1e03      	subs	r3, r0, #0
 8002d88:	d051      	beq.n	8002e2e <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	e22c      	b.n	80031e8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	68db      	ldr	r3, [r3, #12]
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d030      	beq.n	8002df8 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002d96:	4b5b      	ldr	r3, [pc, #364]	; (8002f04 <HAL_RCC_OscConfig+0x32c>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	4a5e      	ldr	r2, [pc, #376]	; (8002f14 <HAL_RCC_OscConfig+0x33c>)
 8002d9c:	4013      	ands	r3, r2
 8002d9e:	0019      	movs	r1, r3
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	691a      	ldr	r2, [r3, #16]
 8002da4:	4b57      	ldr	r3, [pc, #348]	; (8002f04 <HAL_RCC_OscConfig+0x32c>)
 8002da6:	430a      	orrs	r2, r1
 8002da8:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8002daa:	4b56      	ldr	r3, [pc, #344]	; (8002f04 <HAL_RCC_OscConfig+0x32c>)
 8002dac:	681a      	ldr	r2, [r3, #0]
 8002dae:	4b55      	ldr	r3, [pc, #340]	; (8002f04 <HAL_RCC_OscConfig+0x32c>)
 8002db0:	2180      	movs	r1, #128	; 0x80
 8002db2:	0049      	lsls	r1, r1, #1
 8002db4:	430a      	orrs	r2, r1
 8002db6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002db8:	f7fe fb84 	bl	80014c4 <HAL_GetTick>
 8002dbc:	0003      	movs	r3, r0
 8002dbe:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002dc0:	e008      	b.n	8002dd4 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002dc2:	f7fe fb7f 	bl	80014c4 <HAL_GetTick>
 8002dc6:	0002      	movs	r2, r0
 8002dc8:	693b      	ldr	r3, [r7, #16]
 8002dca:	1ad3      	subs	r3, r2, r3
 8002dcc:	2b02      	cmp	r3, #2
 8002dce:	d901      	bls.n	8002dd4 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8002dd0:	2303      	movs	r3, #3
 8002dd2:	e209      	b.n	80031e8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002dd4:	4b4b      	ldr	r3, [pc, #300]	; (8002f04 <HAL_RCC_OscConfig+0x32c>)
 8002dd6:	681a      	ldr	r2, [r3, #0]
 8002dd8:	2380      	movs	r3, #128	; 0x80
 8002dda:	00db      	lsls	r3, r3, #3
 8002ddc:	4013      	ands	r3, r2
 8002dde:	d0f0      	beq.n	8002dc2 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002de0:	4b48      	ldr	r3, [pc, #288]	; (8002f04 <HAL_RCC_OscConfig+0x32c>)
 8002de2:	685b      	ldr	r3, [r3, #4]
 8002de4:	4a4a      	ldr	r2, [pc, #296]	; (8002f10 <HAL_RCC_OscConfig+0x338>)
 8002de6:	4013      	ands	r3, r2
 8002de8:	0019      	movs	r1, r3
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	695b      	ldr	r3, [r3, #20]
 8002dee:	021a      	lsls	r2, r3, #8
 8002df0:	4b44      	ldr	r3, [pc, #272]	; (8002f04 <HAL_RCC_OscConfig+0x32c>)
 8002df2:	430a      	orrs	r2, r1
 8002df4:	605a      	str	r2, [r3, #4]
 8002df6:	e01b      	b.n	8002e30 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8002df8:	4b42      	ldr	r3, [pc, #264]	; (8002f04 <HAL_RCC_OscConfig+0x32c>)
 8002dfa:	681a      	ldr	r2, [r3, #0]
 8002dfc:	4b41      	ldr	r3, [pc, #260]	; (8002f04 <HAL_RCC_OscConfig+0x32c>)
 8002dfe:	4949      	ldr	r1, [pc, #292]	; (8002f24 <HAL_RCC_OscConfig+0x34c>)
 8002e00:	400a      	ands	r2, r1
 8002e02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e04:	f7fe fb5e 	bl	80014c4 <HAL_GetTick>
 8002e08:	0003      	movs	r3, r0
 8002e0a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002e0c:	e008      	b.n	8002e20 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e0e:	f7fe fb59 	bl	80014c4 <HAL_GetTick>
 8002e12:	0002      	movs	r2, r0
 8002e14:	693b      	ldr	r3, [r7, #16]
 8002e16:	1ad3      	subs	r3, r2, r3
 8002e18:	2b02      	cmp	r3, #2
 8002e1a:	d901      	bls.n	8002e20 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8002e1c:	2303      	movs	r3, #3
 8002e1e:	e1e3      	b.n	80031e8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002e20:	4b38      	ldr	r3, [pc, #224]	; (8002f04 <HAL_RCC_OscConfig+0x32c>)
 8002e22:	681a      	ldr	r2, [r3, #0]
 8002e24:	2380      	movs	r3, #128	; 0x80
 8002e26:	00db      	lsls	r3, r3, #3
 8002e28:	4013      	ands	r3, r2
 8002e2a:	d1f0      	bne.n	8002e0e <HAL_RCC_OscConfig+0x236>
 8002e2c:	e000      	b.n	8002e30 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002e2e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	2208      	movs	r2, #8
 8002e36:	4013      	ands	r3, r2
 8002e38:	d047      	beq.n	8002eca <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002e3a:	4b32      	ldr	r3, [pc, #200]	; (8002f04 <HAL_RCC_OscConfig+0x32c>)
 8002e3c:	689b      	ldr	r3, [r3, #8]
 8002e3e:	2238      	movs	r2, #56	; 0x38
 8002e40:	4013      	ands	r3, r2
 8002e42:	2b18      	cmp	r3, #24
 8002e44:	d10a      	bne.n	8002e5c <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8002e46:	4b2f      	ldr	r3, [pc, #188]	; (8002f04 <HAL_RCC_OscConfig+0x32c>)
 8002e48:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e4a:	2202      	movs	r2, #2
 8002e4c:	4013      	ands	r3, r2
 8002e4e:	d03c      	beq.n	8002eca <HAL_RCC_OscConfig+0x2f2>
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	699b      	ldr	r3, [r3, #24]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d138      	bne.n	8002eca <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8002e58:	2301      	movs	r3, #1
 8002e5a:	e1c5      	b.n	80031e8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	699b      	ldr	r3, [r3, #24]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d019      	beq.n	8002e98 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8002e64:	4b27      	ldr	r3, [pc, #156]	; (8002f04 <HAL_RCC_OscConfig+0x32c>)
 8002e66:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002e68:	4b26      	ldr	r3, [pc, #152]	; (8002f04 <HAL_RCC_OscConfig+0x32c>)
 8002e6a:	2101      	movs	r1, #1
 8002e6c:	430a      	orrs	r2, r1
 8002e6e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e70:	f7fe fb28 	bl	80014c4 <HAL_GetTick>
 8002e74:	0003      	movs	r3, r0
 8002e76:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002e78:	e008      	b.n	8002e8c <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e7a:	f7fe fb23 	bl	80014c4 <HAL_GetTick>
 8002e7e:	0002      	movs	r2, r0
 8002e80:	693b      	ldr	r3, [r7, #16]
 8002e82:	1ad3      	subs	r3, r2, r3
 8002e84:	2b02      	cmp	r3, #2
 8002e86:	d901      	bls.n	8002e8c <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8002e88:	2303      	movs	r3, #3
 8002e8a:	e1ad      	b.n	80031e8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002e8c:	4b1d      	ldr	r3, [pc, #116]	; (8002f04 <HAL_RCC_OscConfig+0x32c>)
 8002e8e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e90:	2202      	movs	r2, #2
 8002e92:	4013      	ands	r3, r2
 8002e94:	d0f1      	beq.n	8002e7a <HAL_RCC_OscConfig+0x2a2>
 8002e96:	e018      	b.n	8002eca <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8002e98:	4b1a      	ldr	r3, [pc, #104]	; (8002f04 <HAL_RCC_OscConfig+0x32c>)
 8002e9a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002e9c:	4b19      	ldr	r3, [pc, #100]	; (8002f04 <HAL_RCC_OscConfig+0x32c>)
 8002e9e:	2101      	movs	r1, #1
 8002ea0:	438a      	bics	r2, r1
 8002ea2:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ea4:	f7fe fb0e 	bl	80014c4 <HAL_GetTick>
 8002ea8:	0003      	movs	r3, r0
 8002eaa:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002eac:	e008      	b.n	8002ec0 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002eae:	f7fe fb09 	bl	80014c4 <HAL_GetTick>
 8002eb2:	0002      	movs	r2, r0
 8002eb4:	693b      	ldr	r3, [r7, #16]
 8002eb6:	1ad3      	subs	r3, r2, r3
 8002eb8:	2b02      	cmp	r3, #2
 8002eba:	d901      	bls.n	8002ec0 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8002ebc:	2303      	movs	r3, #3
 8002ebe:	e193      	b.n	80031e8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002ec0:	4b10      	ldr	r3, [pc, #64]	; (8002f04 <HAL_RCC_OscConfig+0x32c>)
 8002ec2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ec4:	2202      	movs	r2, #2
 8002ec6:	4013      	ands	r3, r2
 8002ec8:	d1f1      	bne.n	8002eae <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	2204      	movs	r2, #4
 8002ed0:	4013      	ands	r3, r2
 8002ed2:	d100      	bne.n	8002ed6 <HAL_RCC_OscConfig+0x2fe>
 8002ed4:	e0c6      	b.n	8003064 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ed6:	231f      	movs	r3, #31
 8002ed8:	18fb      	adds	r3, r7, r3
 8002eda:	2200      	movs	r2, #0
 8002edc:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002ede:	4b09      	ldr	r3, [pc, #36]	; (8002f04 <HAL_RCC_OscConfig+0x32c>)
 8002ee0:	689b      	ldr	r3, [r3, #8]
 8002ee2:	2238      	movs	r2, #56	; 0x38
 8002ee4:	4013      	ands	r3, r2
 8002ee6:	2b20      	cmp	r3, #32
 8002ee8:	d11e      	bne.n	8002f28 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8002eea:	4b06      	ldr	r3, [pc, #24]	; (8002f04 <HAL_RCC_OscConfig+0x32c>)
 8002eec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002eee:	2202      	movs	r2, #2
 8002ef0:	4013      	ands	r3, r2
 8002ef2:	d100      	bne.n	8002ef6 <HAL_RCC_OscConfig+0x31e>
 8002ef4:	e0b6      	b.n	8003064 <HAL_RCC_OscConfig+0x48c>
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	689b      	ldr	r3, [r3, #8]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d000      	beq.n	8002f00 <HAL_RCC_OscConfig+0x328>
 8002efe:	e0b1      	b.n	8003064 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8002f00:	2301      	movs	r3, #1
 8002f02:	e171      	b.n	80031e8 <HAL_RCC_OscConfig+0x610>
 8002f04:	40021000 	.word	0x40021000
 8002f08:	fffeffff 	.word	0xfffeffff
 8002f0c:	fffbffff 	.word	0xfffbffff
 8002f10:	ffff80ff 	.word	0xffff80ff
 8002f14:	ffffc7ff 	.word	0xffffc7ff
 8002f18:	00f42400 	.word	0x00f42400
 8002f1c:	20000000 	.word	0x20000000
 8002f20:	20000004 	.word	0x20000004
 8002f24:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002f28:	4bb1      	ldr	r3, [pc, #708]	; (80031f0 <HAL_RCC_OscConfig+0x618>)
 8002f2a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002f2c:	2380      	movs	r3, #128	; 0x80
 8002f2e:	055b      	lsls	r3, r3, #21
 8002f30:	4013      	ands	r3, r2
 8002f32:	d101      	bne.n	8002f38 <HAL_RCC_OscConfig+0x360>
 8002f34:	2301      	movs	r3, #1
 8002f36:	e000      	b.n	8002f3a <HAL_RCC_OscConfig+0x362>
 8002f38:	2300      	movs	r3, #0
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d011      	beq.n	8002f62 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8002f3e:	4bac      	ldr	r3, [pc, #688]	; (80031f0 <HAL_RCC_OscConfig+0x618>)
 8002f40:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002f42:	4bab      	ldr	r3, [pc, #684]	; (80031f0 <HAL_RCC_OscConfig+0x618>)
 8002f44:	2180      	movs	r1, #128	; 0x80
 8002f46:	0549      	lsls	r1, r1, #21
 8002f48:	430a      	orrs	r2, r1
 8002f4a:	63da      	str	r2, [r3, #60]	; 0x3c
 8002f4c:	4ba8      	ldr	r3, [pc, #672]	; (80031f0 <HAL_RCC_OscConfig+0x618>)
 8002f4e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002f50:	2380      	movs	r3, #128	; 0x80
 8002f52:	055b      	lsls	r3, r3, #21
 8002f54:	4013      	ands	r3, r2
 8002f56:	60fb      	str	r3, [r7, #12]
 8002f58:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8002f5a:	231f      	movs	r3, #31
 8002f5c:	18fb      	adds	r3, r7, r3
 8002f5e:	2201      	movs	r2, #1
 8002f60:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f62:	4ba4      	ldr	r3, [pc, #656]	; (80031f4 <HAL_RCC_OscConfig+0x61c>)
 8002f64:	681a      	ldr	r2, [r3, #0]
 8002f66:	2380      	movs	r3, #128	; 0x80
 8002f68:	005b      	lsls	r3, r3, #1
 8002f6a:	4013      	ands	r3, r2
 8002f6c:	d11a      	bne.n	8002fa4 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002f6e:	4ba1      	ldr	r3, [pc, #644]	; (80031f4 <HAL_RCC_OscConfig+0x61c>)
 8002f70:	681a      	ldr	r2, [r3, #0]
 8002f72:	4ba0      	ldr	r3, [pc, #640]	; (80031f4 <HAL_RCC_OscConfig+0x61c>)
 8002f74:	2180      	movs	r1, #128	; 0x80
 8002f76:	0049      	lsls	r1, r1, #1
 8002f78:	430a      	orrs	r2, r1
 8002f7a:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8002f7c:	f7fe faa2 	bl	80014c4 <HAL_GetTick>
 8002f80:	0003      	movs	r3, r0
 8002f82:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f84:	e008      	b.n	8002f98 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f86:	f7fe fa9d 	bl	80014c4 <HAL_GetTick>
 8002f8a:	0002      	movs	r2, r0
 8002f8c:	693b      	ldr	r3, [r7, #16]
 8002f8e:	1ad3      	subs	r3, r2, r3
 8002f90:	2b02      	cmp	r3, #2
 8002f92:	d901      	bls.n	8002f98 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8002f94:	2303      	movs	r3, #3
 8002f96:	e127      	b.n	80031e8 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f98:	4b96      	ldr	r3, [pc, #600]	; (80031f4 <HAL_RCC_OscConfig+0x61c>)
 8002f9a:	681a      	ldr	r2, [r3, #0]
 8002f9c:	2380      	movs	r3, #128	; 0x80
 8002f9e:	005b      	lsls	r3, r3, #1
 8002fa0:	4013      	ands	r3, r2
 8002fa2:	d0f0      	beq.n	8002f86 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	689b      	ldr	r3, [r3, #8]
 8002fa8:	2b01      	cmp	r3, #1
 8002faa:	d106      	bne.n	8002fba <HAL_RCC_OscConfig+0x3e2>
 8002fac:	4b90      	ldr	r3, [pc, #576]	; (80031f0 <HAL_RCC_OscConfig+0x618>)
 8002fae:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002fb0:	4b8f      	ldr	r3, [pc, #572]	; (80031f0 <HAL_RCC_OscConfig+0x618>)
 8002fb2:	2101      	movs	r1, #1
 8002fb4:	430a      	orrs	r2, r1
 8002fb6:	65da      	str	r2, [r3, #92]	; 0x5c
 8002fb8:	e01c      	b.n	8002ff4 <HAL_RCC_OscConfig+0x41c>
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	689b      	ldr	r3, [r3, #8]
 8002fbe:	2b05      	cmp	r3, #5
 8002fc0:	d10c      	bne.n	8002fdc <HAL_RCC_OscConfig+0x404>
 8002fc2:	4b8b      	ldr	r3, [pc, #556]	; (80031f0 <HAL_RCC_OscConfig+0x618>)
 8002fc4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002fc6:	4b8a      	ldr	r3, [pc, #552]	; (80031f0 <HAL_RCC_OscConfig+0x618>)
 8002fc8:	2104      	movs	r1, #4
 8002fca:	430a      	orrs	r2, r1
 8002fcc:	65da      	str	r2, [r3, #92]	; 0x5c
 8002fce:	4b88      	ldr	r3, [pc, #544]	; (80031f0 <HAL_RCC_OscConfig+0x618>)
 8002fd0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002fd2:	4b87      	ldr	r3, [pc, #540]	; (80031f0 <HAL_RCC_OscConfig+0x618>)
 8002fd4:	2101      	movs	r1, #1
 8002fd6:	430a      	orrs	r2, r1
 8002fd8:	65da      	str	r2, [r3, #92]	; 0x5c
 8002fda:	e00b      	b.n	8002ff4 <HAL_RCC_OscConfig+0x41c>
 8002fdc:	4b84      	ldr	r3, [pc, #528]	; (80031f0 <HAL_RCC_OscConfig+0x618>)
 8002fde:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002fe0:	4b83      	ldr	r3, [pc, #524]	; (80031f0 <HAL_RCC_OscConfig+0x618>)
 8002fe2:	2101      	movs	r1, #1
 8002fe4:	438a      	bics	r2, r1
 8002fe6:	65da      	str	r2, [r3, #92]	; 0x5c
 8002fe8:	4b81      	ldr	r3, [pc, #516]	; (80031f0 <HAL_RCC_OscConfig+0x618>)
 8002fea:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002fec:	4b80      	ldr	r3, [pc, #512]	; (80031f0 <HAL_RCC_OscConfig+0x618>)
 8002fee:	2104      	movs	r1, #4
 8002ff0:	438a      	bics	r2, r1
 8002ff2:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	689b      	ldr	r3, [r3, #8]
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d014      	beq.n	8003026 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ffc:	f7fe fa62 	bl	80014c4 <HAL_GetTick>
 8003000:	0003      	movs	r3, r0
 8003002:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003004:	e009      	b.n	800301a <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003006:	f7fe fa5d 	bl	80014c4 <HAL_GetTick>
 800300a:	0002      	movs	r2, r0
 800300c:	693b      	ldr	r3, [r7, #16]
 800300e:	1ad3      	subs	r3, r2, r3
 8003010:	4a79      	ldr	r2, [pc, #484]	; (80031f8 <HAL_RCC_OscConfig+0x620>)
 8003012:	4293      	cmp	r3, r2
 8003014:	d901      	bls.n	800301a <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8003016:	2303      	movs	r3, #3
 8003018:	e0e6      	b.n	80031e8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800301a:	4b75      	ldr	r3, [pc, #468]	; (80031f0 <HAL_RCC_OscConfig+0x618>)
 800301c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800301e:	2202      	movs	r2, #2
 8003020:	4013      	ands	r3, r2
 8003022:	d0f0      	beq.n	8003006 <HAL_RCC_OscConfig+0x42e>
 8003024:	e013      	b.n	800304e <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003026:	f7fe fa4d 	bl	80014c4 <HAL_GetTick>
 800302a:	0003      	movs	r3, r0
 800302c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800302e:	e009      	b.n	8003044 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003030:	f7fe fa48 	bl	80014c4 <HAL_GetTick>
 8003034:	0002      	movs	r2, r0
 8003036:	693b      	ldr	r3, [r7, #16]
 8003038:	1ad3      	subs	r3, r2, r3
 800303a:	4a6f      	ldr	r2, [pc, #444]	; (80031f8 <HAL_RCC_OscConfig+0x620>)
 800303c:	4293      	cmp	r3, r2
 800303e:	d901      	bls.n	8003044 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8003040:	2303      	movs	r3, #3
 8003042:	e0d1      	b.n	80031e8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003044:	4b6a      	ldr	r3, [pc, #424]	; (80031f0 <HAL_RCC_OscConfig+0x618>)
 8003046:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003048:	2202      	movs	r2, #2
 800304a:	4013      	ands	r3, r2
 800304c:	d1f0      	bne.n	8003030 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800304e:	231f      	movs	r3, #31
 8003050:	18fb      	adds	r3, r7, r3
 8003052:	781b      	ldrb	r3, [r3, #0]
 8003054:	2b01      	cmp	r3, #1
 8003056:	d105      	bne.n	8003064 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8003058:	4b65      	ldr	r3, [pc, #404]	; (80031f0 <HAL_RCC_OscConfig+0x618>)
 800305a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800305c:	4b64      	ldr	r3, [pc, #400]	; (80031f0 <HAL_RCC_OscConfig+0x618>)
 800305e:	4967      	ldr	r1, [pc, #412]	; (80031fc <HAL_RCC_OscConfig+0x624>)
 8003060:	400a      	ands	r2, r1
 8003062:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	69db      	ldr	r3, [r3, #28]
 8003068:	2b00      	cmp	r3, #0
 800306a:	d100      	bne.n	800306e <HAL_RCC_OscConfig+0x496>
 800306c:	e0bb      	b.n	80031e6 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800306e:	4b60      	ldr	r3, [pc, #384]	; (80031f0 <HAL_RCC_OscConfig+0x618>)
 8003070:	689b      	ldr	r3, [r3, #8]
 8003072:	2238      	movs	r2, #56	; 0x38
 8003074:	4013      	ands	r3, r2
 8003076:	2b10      	cmp	r3, #16
 8003078:	d100      	bne.n	800307c <HAL_RCC_OscConfig+0x4a4>
 800307a:	e07b      	b.n	8003174 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	69db      	ldr	r3, [r3, #28]
 8003080:	2b02      	cmp	r3, #2
 8003082:	d156      	bne.n	8003132 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003084:	4b5a      	ldr	r3, [pc, #360]	; (80031f0 <HAL_RCC_OscConfig+0x618>)
 8003086:	681a      	ldr	r2, [r3, #0]
 8003088:	4b59      	ldr	r3, [pc, #356]	; (80031f0 <HAL_RCC_OscConfig+0x618>)
 800308a:	495d      	ldr	r1, [pc, #372]	; (8003200 <HAL_RCC_OscConfig+0x628>)
 800308c:	400a      	ands	r2, r1
 800308e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003090:	f7fe fa18 	bl	80014c4 <HAL_GetTick>
 8003094:	0003      	movs	r3, r0
 8003096:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003098:	e008      	b.n	80030ac <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800309a:	f7fe fa13 	bl	80014c4 <HAL_GetTick>
 800309e:	0002      	movs	r2, r0
 80030a0:	693b      	ldr	r3, [r7, #16]
 80030a2:	1ad3      	subs	r3, r2, r3
 80030a4:	2b02      	cmp	r3, #2
 80030a6:	d901      	bls.n	80030ac <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80030a8:	2303      	movs	r3, #3
 80030aa:	e09d      	b.n	80031e8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80030ac:	4b50      	ldr	r3, [pc, #320]	; (80031f0 <HAL_RCC_OscConfig+0x618>)
 80030ae:	681a      	ldr	r2, [r3, #0]
 80030b0:	2380      	movs	r3, #128	; 0x80
 80030b2:	049b      	lsls	r3, r3, #18
 80030b4:	4013      	ands	r3, r2
 80030b6:	d1f0      	bne.n	800309a <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80030b8:	4b4d      	ldr	r3, [pc, #308]	; (80031f0 <HAL_RCC_OscConfig+0x618>)
 80030ba:	68db      	ldr	r3, [r3, #12]
 80030bc:	4a51      	ldr	r2, [pc, #324]	; (8003204 <HAL_RCC_OscConfig+0x62c>)
 80030be:	4013      	ands	r3, r2
 80030c0:	0019      	movs	r1, r3
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6a1a      	ldr	r2, [r3, #32]
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030ca:	431a      	orrs	r2, r3
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030d0:	021b      	lsls	r3, r3, #8
 80030d2:	431a      	orrs	r2, r3
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030d8:	431a      	orrs	r2, r3
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030de:	431a      	orrs	r2, r3
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80030e4:	431a      	orrs	r2, r3
 80030e6:	4b42      	ldr	r3, [pc, #264]	; (80031f0 <HAL_RCC_OscConfig+0x618>)
 80030e8:	430a      	orrs	r2, r1
 80030ea:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80030ec:	4b40      	ldr	r3, [pc, #256]	; (80031f0 <HAL_RCC_OscConfig+0x618>)
 80030ee:	681a      	ldr	r2, [r3, #0]
 80030f0:	4b3f      	ldr	r3, [pc, #252]	; (80031f0 <HAL_RCC_OscConfig+0x618>)
 80030f2:	2180      	movs	r1, #128	; 0x80
 80030f4:	0449      	lsls	r1, r1, #17
 80030f6:	430a      	orrs	r2, r1
 80030f8:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80030fa:	4b3d      	ldr	r3, [pc, #244]	; (80031f0 <HAL_RCC_OscConfig+0x618>)
 80030fc:	68da      	ldr	r2, [r3, #12]
 80030fe:	4b3c      	ldr	r3, [pc, #240]	; (80031f0 <HAL_RCC_OscConfig+0x618>)
 8003100:	2180      	movs	r1, #128	; 0x80
 8003102:	0549      	lsls	r1, r1, #21
 8003104:	430a      	orrs	r2, r1
 8003106:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003108:	f7fe f9dc 	bl	80014c4 <HAL_GetTick>
 800310c:	0003      	movs	r3, r0
 800310e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003110:	e008      	b.n	8003124 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003112:	f7fe f9d7 	bl	80014c4 <HAL_GetTick>
 8003116:	0002      	movs	r2, r0
 8003118:	693b      	ldr	r3, [r7, #16]
 800311a:	1ad3      	subs	r3, r2, r3
 800311c:	2b02      	cmp	r3, #2
 800311e:	d901      	bls.n	8003124 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8003120:	2303      	movs	r3, #3
 8003122:	e061      	b.n	80031e8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003124:	4b32      	ldr	r3, [pc, #200]	; (80031f0 <HAL_RCC_OscConfig+0x618>)
 8003126:	681a      	ldr	r2, [r3, #0]
 8003128:	2380      	movs	r3, #128	; 0x80
 800312a:	049b      	lsls	r3, r3, #18
 800312c:	4013      	ands	r3, r2
 800312e:	d0f0      	beq.n	8003112 <HAL_RCC_OscConfig+0x53a>
 8003130:	e059      	b.n	80031e6 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003132:	4b2f      	ldr	r3, [pc, #188]	; (80031f0 <HAL_RCC_OscConfig+0x618>)
 8003134:	681a      	ldr	r2, [r3, #0]
 8003136:	4b2e      	ldr	r3, [pc, #184]	; (80031f0 <HAL_RCC_OscConfig+0x618>)
 8003138:	4931      	ldr	r1, [pc, #196]	; (8003200 <HAL_RCC_OscConfig+0x628>)
 800313a:	400a      	ands	r2, r1
 800313c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800313e:	f7fe f9c1 	bl	80014c4 <HAL_GetTick>
 8003142:	0003      	movs	r3, r0
 8003144:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003146:	e008      	b.n	800315a <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003148:	f7fe f9bc 	bl	80014c4 <HAL_GetTick>
 800314c:	0002      	movs	r2, r0
 800314e:	693b      	ldr	r3, [r7, #16]
 8003150:	1ad3      	subs	r3, r2, r3
 8003152:	2b02      	cmp	r3, #2
 8003154:	d901      	bls.n	800315a <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8003156:	2303      	movs	r3, #3
 8003158:	e046      	b.n	80031e8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800315a:	4b25      	ldr	r3, [pc, #148]	; (80031f0 <HAL_RCC_OscConfig+0x618>)
 800315c:	681a      	ldr	r2, [r3, #0]
 800315e:	2380      	movs	r3, #128	; 0x80
 8003160:	049b      	lsls	r3, r3, #18
 8003162:	4013      	ands	r3, r2
 8003164:	d1f0      	bne.n	8003148 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8003166:	4b22      	ldr	r3, [pc, #136]	; (80031f0 <HAL_RCC_OscConfig+0x618>)
 8003168:	68da      	ldr	r2, [r3, #12]
 800316a:	4b21      	ldr	r3, [pc, #132]	; (80031f0 <HAL_RCC_OscConfig+0x618>)
 800316c:	4926      	ldr	r1, [pc, #152]	; (8003208 <HAL_RCC_OscConfig+0x630>)
 800316e:	400a      	ands	r2, r1
 8003170:	60da      	str	r2, [r3, #12]
 8003172:	e038      	b.n	80031e6 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	69db      	ldr	r3, [r3, #28]
 8003178:	2b01      	cmp	r3, #1
 800317a:	d101      	bne.n	8003180 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 800317c:	2301      	movs	r3, #1
 800317e:	e033      	b.n	80031e8 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8003180:	4b1b      	ldr	r3, [pc, #108]	; (80031f0 <HAL_RCC_OscConfig+0x618>)
 8003182:	68db      	ldr	r3, [r3, #12]
 8003184:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003186:	697b      	ldr	r3, [r7, #20]
 8003188:	2203      	movs	r2, #3
 800318a:	401a      	ands	r2, r3
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6a1b      	ldr	r3, [r3, #32]
 8003190:	429a      	cmp	r2, r3
 8003192:	d126      	bne.n	80031e2 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003194:	697b      	ldr	r3, [r7, #20]
 8003196:	2270      	movs	r2, #112	; 0x70
 8003198:	401a      	ands	r2, r3
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800319e:	429a      	cmp	r2, r3
 80031a0:	d11f      	bne.n	80031e2 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80031a2:	697a      	ldr	r2, [r7, #20]
 80031a4:	23fe      	movs	r3, #254	; 0xfe
 80031a6:	01db      	lsls	r3, r3, #7
 80031a8:	401a      	ands	r2, r3
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031ae:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80031b0:	429a      	cmp	r2, r3
 80031b2:	d116      	bne.n	80031e2 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80031b4:	697a      	ldr	r2, [r7, #20]
 80031b6:	23f8      	movs	r3, #248	; 0xf8
 80031b8:	039b      	lsls	r3, r3, #14
 80031ba:	401a      	ands	r2, r3
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80031c0:	429a      	cmp	r2, r3
 80031c2:	d10e      	bne.n	80031e2 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80031c4:	697a      	ldr	r2, [r7, #20]
 80031c6:	23e0      	movs	r3, #224	; 0xe0
 80031c8:	051b      	lsls	r3, r3, #20
 80031ca:	401a      	ands	r2, r3
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80031d0:	429a      	cmp	r2, r3
 80031d2:	d106      	bne.n	80031e2 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80031d4:	697b      	ldr	r3, [r7, #20]
 80031d6:	0f5b      	lsrs	r3, r3, #29
 80031d8:	075a      	lsls	r2, r3, #29
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80031de:	429a      	cmp	r2, r3
 80031e0:	d001      	beq.n	80031e6 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 80031e2:	2301      	movs	r3, #1
 80031e4:	e000      	b.n	80031e8 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 80031e6:	2300      	movs	r3, #0
}
 80031e8:	0018      	movs	r0, r3
 80031ea:	46bd      	mov	sp, r7
 80031ec:	b008      	add	sp, #32
 80031ee:	bd80      	pop	{r7, pc}
 80031f0:	40021000 	.word	0x40021000
 80031f4:	40007000 	.word	0x40007000
 80031f8:	00001388 	.word	0x00001388
 80031fc:	efffffff 	.word	0xefffffff
 8003200:	feffffff 	.word	0xfeffffff
 8003204:	11c1808c 	.word	0x11c1808c
 8003208:	eefefffc 	.word	0xeefefffc

0800320c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b084      	sub	sp, #16
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
 8003214:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	2b00      	cmp	r3, #0
 800321a:	d101      	bne.n	8003220 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800321c:	2301      	movs	r3, #1
 800321e:	e0e9      	b.n	80033f4 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003220:	4b76      	ldr	r3, [pc, #472]	; (80033fc <HAL_RCC_ClockConfig+0x1f0>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	2207      	movs	r2, #7
 8003226:	4013      	ands	r3, r2
 8003228:	683a      	ldr	r2, [r7, #0]
 800322a:	429a      	cmp	r2, r3
 800322c:	d91e      	bls.n	800326c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800322e:	4b73      	ldr	r3, [pc, #460]	; (80033fc <HAL_RCC_ClockConfig+0x1f0>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	2207      	movs	r2, #7
 8003234:	4393      	bics	r3, r2
 8003236:	0019      	movs	r1, r3
 8003238:	4b70      	ldr	r3, [pc, #448]	; (80033fc <HAL_RCC_ClockConfig+0x1f0>)
 800323a:	683a      	ldr	r2, [r7, #0]
 800323c:	430a      	orrs	r2, r1
 800323e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003240:	f7fe f940 	bl	80014c4 <HAL_GetTick>
 8003244:	0003      	movs	r3, r0
 8003246:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003248:	e009      	b.n	800325e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800324a:	f7fe f93b 	bl	80014c4 <HAL_GetTick>
 800324e:	0002      	movs	r2, r0
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	1ad3      	subs	r3, r2, r3
 8003254:	4a6a      	ldr	r2, [pc, #424]	; (8003400 <HAL_RCC_ClockConfig+0x1f4>)
 8003256:	4293      	cmp	r3, r2
 8003258:	d901      	bls.n	800325e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800325a:	2303      	movs	r3, #3
 800325c:	e0ca      	b.n	80033f4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800325e:	4b67      	ldr	r3, [pc, #412]	; (80033fc <HAL_RCC_ClockConfig+0x1f0>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	2207      	movs	r2, #7
 8003264:	4013      	ands	r3, r2
 8003266:	683a      	ldr	r2, [r7, #0]
 8003268:	429a      	cmp	r2, r3
 800326a:	d1ee      	bne.n	800324a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	2202      	movs	r2, #2
 8003272:	4013      	ands	r3, r2
 8003274:	d015      	beq.n	80032a2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	2204      	movs	r2, #4
 800327c:	4013      	ands	r3, r2
 800327e:	d006      	beq.n	800328e <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8003280:	4b60      	ldr	r3, [pc, #384]	; (8003404 <HAL_RCC_ClockConfig+0x1f8>)
 8003282:	689a      	ldr	r2, [r3, #8]
 8003284:	4b5f      	ldr	r3, [pc, #380]	; (8003404 <HAL_RCC_ClockConfig+0x1f8>)
 8003286:	21e0      	movs	r1, #224	; 0xe0
 8003288:	01c9      	lsls	r1, r1, #7
 800328a:	430a      	orrs	r2, r1
 800328c:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800328e:	4b5d      	ldr	r3, [pc, #372]	; (8003404 <HAL_RCC_ClockConfig+0x1f8>)
 8003290:	689b      	ldr	r3, [r3, #8]
 8003292:	4a5d      	ldr	r2, [pc, #372]	; (8003408 <HAL_RCC_ClockConfig+0x1fc>)
 8003294:	4013      	ands	r3, r2
 8003296:	0019      	movs	r1, r3
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	689a      	ldr	r2, [r3, #8]
 800329c:	4b59      	ldr	r3, [pc, #356]	; (8003404 <HAL_RCC_ClockConfig+0x1f8>)
 800329e:	430a      	orrs	r2, r1
 80032a0:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	2201      	movs	r2, #1
 80032a8:	4013      	ands	r3, r2
 80032aa:	d057      	beq.n	800335c <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	685b      	ldr	r3, [r3, #4]
 80032b0:	2b01      	cmp	r3, #1
 80032b2:	d107      	bne.n	80032c4 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80032b4:	4b53      	ldr	r3, [pc, #332]	; (8003404 <HAL_RCC_ClockConfig+0x1f8>)
 80032b6:	681a      	ldr	r2, [r3, #0]
 80032b8:	2380      	movs	r3, #128	; 0x80
 80032ba:	029b      	lsls	r3, r3, #10
 80032bc:	4013      	ands	r3, r2
 80032be:	d12b      	bne.n	8003318 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80032c0:	2301      	movs	r3, #1
 80032c2:	e097      	b.n	80033f4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	685b      	ldr	r3, [r3, #4]
 80032c8:	2b02      	cmp	r3, #2
 80032ca:	d107      	bne.n	80032dc <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80032cc:	4b4d      	ldr	r3, [pc, #308]	; (8003404 <HAL_RCC_ClockConfig+0x1f8>)
 80032ce:	681a      	ldr	r2, [r3, #0]
 80032d0:	2380      	movs	r3, #128	; 0x80
 80032d2:	049b      	lsls	r3, r3, #18
 80032d4:	4013      	ands	r3, r2
 80032d6:	d11f      	bne.n	8003318 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80032d8:	2301      	movs	r3, #1
 80032da:	e08b      	b.n	80033f4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	685b      	ldr	r3, [r3, #4]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d107      	bne.n	80032f4 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80032e4:	4b47      	ldr	r3, [pc, #284]	; (8003404 <HAL_RCC_ClockConfig+0x1f8>)
 80032e6:	681a      	ldr	r2, [r3, #0]
 80032e8:	2380      	movs	r3, #128	; 0x80
 80032ea:	00db      	lsls	r3, r3, #3
 80032ec:	4013      	ands	r3, r2
 80032ee:	d113      	bne.n	8003318 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80032f0:	2301      	movs	r3, #1
 80032f2:	e07f      	b.n	80033f4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	685b      	ldr	r3, [r3, #4]
 80032f8:	2b03      	cmp	r3, #3
 80032fa:	d106      	bne.n	800330a <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80032fc:	4b41      	ldr	r3, [pc, #260]	; (8003404 <HAL_RCC_ClockConfig+0x1f8>)
 80032fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003300:	2202      	movs	r2, #2
 8003302:	4013      	ands	r3, r2
 8003304:	d108      	bne.n	8003318 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003306:	2301      	movs	r3, #1
 8003308:	e074      	b.n	80033f4 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800330a:	4b3e      	ldr	r3, [pc, #248]	; (8003404 <HAL_RCC_ClockConfig+0x1f8>)
 800330c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800330e:	2202      	movs	r2, #2
 8003310:	4013      	ands	r3, r2
 8003312:	d101      	bne.n	8003318 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003314:	2301      	movs	r3, #1
 8003316:	e06d      	b.n	80033f4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003318:	4b3a      	ldr	r3, [pc, #232]	; (8003404 <HAL_RCC_ClockConfig+0x1f8>)
 800331a:	689b      	ldr	r3, [r3, #8]
 800331c:	2207      	movs	r2, #7
 800331e:	4393      	bics	r3, r2
 8003320:	0019      	movs	r1, r3
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	685a      	ldr	r2, [r3, #4]
 8003326:	4b37      	ldr	r3, [pc, #220]	; (8003404 <HAL_RCC_ClockConfig+0x1f8>)
 8003328:	430a      	orrs	r2, r1
 800332a:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800332c:	f7fe f8ca 	bl	80014c4 <HAL_GetTick>
 8003330:	0003      	movs	r3, r0
 8003332:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003334:	e009      	b.n	800334a <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003336:	f7fe f8c5 	bl	80014c4 <HAL_GetTick>
 800333a:	0002      	movs	r2, r0
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	1ad3      	subs	r3, r2, r3
 8003340:	4a2f      	ldr	r2, [pc, #188]	; (8003400 <HAL_RCC_ClockConfig+0x1f4>)
 8003342:	4293      	cmp	r3, r2
 8003344:	d901      	bls.n	800334a <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8003346:	2303      	movs	r3, #3
 8003348:	e054      	b.n	80033f4 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800334a:	4b2e      	ldr	r3, [pc, #184]	; (8003404 <HAL_RCC_ClockConfig+0x1f8>)
 800334c:	689b      	ldr	r3, [r3, #8]
 800334e:	2238      	movs	r2, #56	; 0x38
 8003350:	401a      	ands	r2, r3
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	685b      	ldr	r3, [r3, #4]
 8003356:	00db      	lsls	r3, r3, #3
 8003358:	429a      	cmp	r2, r3
 800335a:	d1ec      	bne.n	8003336 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800335c:	4b27      	ldr	r3, [pc, #156]	; (80033fc <HAL_RCC_ClockConfig+0x1f0>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	2207      	movs	r2, #7
 8003362:	4013      	ands	r3, r2
 8003364:	683a      	ldr	r2, [r7, #0]
 8003366:	429a      	cmp	r2, r3
 8003368:	d21e      	bcs.n	80033a8 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800336a:	4b24      	ldr	r3, [pc, #144]	; (80033fc <HAL_RCC_ClockConfig+0x1f0>)
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	2207      	movs	r2, #7
 8003370:	4393      	bics	r3, r2
 8003372:	0019      	movs	r1, r3
 8003374:	4b21      	ldr	r3, [pc, #132]	; (80033fc <HAL_RCC_ClockConfig+0x1f0>)
 8003376:	683a      	ldr	r2, [r7, #0]
 8003378:	430a      	orrs	r2, r1
 800337a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800337c:	f7fe f8a2 	bl	80014c4 <HAL_GetTick>
 8003380:	0003      	movs	r3, r0
 8003382:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003384:	e009      	b.n	800339a <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003386:	f7fe f89d 	bl	80014c4 <HAL_GetTick>
 800338a:	0002      	movs	r2, r0
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	1ad3      	subs	r3, r2, r3
 8003390:	4a1b      	ldr	r2, [pc, #108]	; (8003400 <HAL_RCC_ClockConfig+0x1f4>)
 8003392:	4293      	cmp	r3, r2
 8003394:	d901      	bls.n	800339a <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8003396:	2303      	movs	r3, #3
 8003398:	e02c      	b.n	80033f4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800339a:	4b18      	ldr	r3, [pc, #96]	; (80033fc <HAL_RCC_ClockConfig+0x1f0>)
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	2207      	movs	r2, #7
 80033a0:	4013      	ands	r3, r2
 80033a2:	683a      	ldr	r2, [r7, #0]
 80033a4:	429a      	cmp	r2, r3
 80033a6:	d1ee      	bne.n	8003386 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	2204      	movs	r2, #4
 80033ae:	4013      	ands	r3, r2
 80033b0:	d009      	beq.n	80033c6 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80033b2:	4b14      	ldr	r3, [pc, #80]	; (8003404 <HAL_RCC_ClockConfig+0x1f8>)
 80033b4:	689b      	ldr	r3, [r3, #8]
 80033b6:	4a15      	ldr	r2, [pc, #84]	; (800340c <HAL_RCC_ClockConfig+0x200>)
 80033b8:	4013      	ands	r3, r2
 80033ba:	0019      	movs	r1, r3
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	68da      	ldr	r2, [r3, #12]
 80033c0:	4b10      	ldr	r3, [pc, #64]	; (8003404 <HAL_RCC_ClockConfig+0x1f8>)
 80033c2:	430a      	orrs	r2, r1
 80033c4:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80033c6:	f000 f829 	bl	800341c <HAL_RCC_GetSysClockFreq>
 80033ca:	0001      	movs	r1, r0
 80033cc:	4b0d      	ldr	r3, [pc, #52]	; (8003404 <HAL_RCC_ClockConfig+0x1f8>)
 80033ce:	689b      	ldr	r3, [r3, #8]
 80033d0:	0a1b      	lsrs	r3, r3, #8
 80033d2:	220f      	movs	r2, #15
 80033d4:	401a      	ands	r2, r3
 80033d6:	4b0e      	ldr	r3, [pc, #56]	; (8003410 <HAL_RCC_ClockConfig+0x204>)
 80033d8:	0092      	lsls	r2, r2, #2
 80033da:	58d3      	ldr	r3, [r2, r3]
 80033dc:	221f      	movs	r2, #31
 80033de:	4013      	ands	r3, r2
 80033e0:	000a      	movs	r2, r1
 80033e2:	40da      	lsrs	r2, r3
 80033e4:	4b0b      	ldr	r3, [pc, #44]	; (8003414 <HAL_RCC_ClockConfig+0x208>)
 80033e6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80033e8:	4b0b      	ldr	r3, [pc, #44]	; (8003418 <HAL_RCC_ClockConfig+0x20c>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	0018      	movs	r0, r3
 80033ee:	f7fe f80d 	bl	800140c <HAL_InitTick>
 80033f2:	0003      	movs	r3, r0
}
 80033f4:	0018      	movs	r0, r3
 80033f6:	46bd      	mov	sp, r7
 80033f8:	b004      	add	sp, #16
 80033fa:	bd80      	pop	{r7, pc}
 80033fc:	40022000 	.word	0x40022000
 8003400:	00001388 	.word	0x00001388
 8003404:	40021000 	.word	0x40021000
 8003408:	fffff0ff 	.word	0xfffff0ff
 800340c:	ffff8fff 	.word	0xffff8fff
 8003410:	080055a4 	.word	0x080055a4
 8003414:	20000000 	.word	0x20000000
 8003418:	20000004 	.word	0x20000004

0800341c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b086      	sub	sp, #24
 8003420:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003422:	4b3c      	ldr	r3, [pc, #240]	; (8003514 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003424:	689b      	ldr	r3, [r3, #8]
 8003426:	2238      	movs	r2, #56	; 0x38
 8003428:	4013      	ands	r3, r2
 800342a:	d10f      	bne.n	800344c <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800342c:	4b39      	ldr	r3, [pc, #228]	; (8003514 <HAL_RCC_GetSysClockFreq+0xf8>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	0adb      	lsrs	r3, r3, #11
 8003432:	2207      	movs	r2, #7
 8003434:	4013      	ands	r3, r2
 8003436:	2201      	movs	r2, #1
 8003438:	409a      	lsls	r2, r3
 800343a:	0013      	movs	r3, r2
 800343c:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800343e:	6839      	ldr	r1, [r7, #0]
 8003440:	4835      	ldr	r0, [pc, #212]	; (8003518 <HAL_RCC_GetSysClockFreq+0xfc>)
 8003442:	f7fc fe5f 	bl	8000104 <__udivsi3>
 8003446:	0003      	movs	r3, r0
 8003448:	613b      	str	r3, [r7, #16]
 800344a:	e05d      	b.n	8003508 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800344c:	4b31      	ldr	r3, [pc, #196]	; (8003514 <HAL_RCC_GetSysClockFreq+0xf8>)
 800344e:	689b      	ldr	r3, [r3, #8]
 8003450:	2238      	movs	r2, #56	; 0x38
 8003452:	4013      	ands	r3, r2
 8003454:	2b08      	cmp	r3, #8
 8003456:	d102      	bne.n	800345e <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003458:	4b30      	ldr	r3, [pc, #192]	; (800351c <HAL_RCC_GetSysClockFreq+0x100>)
 800345a:	613b      	str	r3, [r7, #16]
 800345c:	e054      	b.n	8003508 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800345e:	4b2d      	ldr	r3, [pc, #180]	; (8003514 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003460:	689b      	ldr	r3, [r3, #8]
 8003462:	2238      	movs	r2, #56	; 0x38
 8003464:	4013      	ands	r3, r2
 8003466:	2b10      	cmp	r3, #16
 8003468:	d138      	bne.n	80034dc <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800346a:	4b2a      	ldr	r3, [pc, #168]	; (8003514 <HAL_RCC_GetSysClockFreq+0xf8>)
 800346c:	68db      	ldr	r3, [r3, #12]
 800346e:	2203      	movs	r2, #3
 8003470:	4013      	ands	r3, r2
 8003472:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003474:	4b27      	ldr	r3, [pc, #156]	; (8003514 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003476:	68db      	ldr	r3, [r3, #12]
 8003478:	091b      	lsrs	r3, r3, #4
 800347a:	2207      	movs	r2, #7
 800347c:	4013      	ands	r3, r2
 800347e:	3301      	adds	r3, #1
 8003480:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	2b03      	cmp	r3, #3
 8003486:	d10d      	bne.n	80034a4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003488:	68b9      	ldr	r1, [r7, #8]
 800348a:	4824      	ldr	r0, [pc, #144]	; (800351c <HAL_RCC_GetSysClockFreq+0x100>)
 800348c:	f7fc fe3a 	bl	8000104 <__udivsi3>
 8003490:	0003      	movs	r3, r0
 8003492:	0019      	movs	r1, r3
 8003494:	4b1f      	ldr	r3, [pc, #124]	; (8003514 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003496:	68db      	ldr	r3, [r3, #12]
 8003498:	0a1b      	lsrs	r3, r3, #8
 800349a:	227f      	movs	r2, #127	; 0x7f
 800349c:	4013      	ands	r3, r2
 800349e:	434b      	muls	r3, r1
 80034a0:	617b      	str	r3, [r7, #20]
        break;
 80034a2:	e00d      	b.n	80034c0 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80034a4:	68b9      	ldr	r1, [r7, #8]
 80034a6:	481c      	ldr	r0, [pc, #112]	; (8003518 <HAL_RCC_GetSysClockFreq+0xfc>)
 80034a8:	f7fc fe2c 	bl	8000104 <__udivsi3>
 80034ac:	0003      	movs	r3, r0
 80034ae:	0019      	movs	r1, r3
 80034b0:	4b18      	ldr	r3, [pc, #96]	; (8003514 <HAL_RCC_GetSysClockFreq+0xf8>)
 80034b2:	68db      	ldr	r3, [r3, #12]
 80034b4:	0a1b      	lsrs	r3, r3, #8
 80034b6:	227f      	movs	r2, #127	; 0x7f
 80034b8:	4013      	ands	r3, r2
 80034ba:	434b      	muls	r3, r1
 80034bc:	617b      	str	r3, [r7, #20]
        break;
 80034be:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80034c0:	4b14      	ldr	r3, [pc, #80]	; (8003514 <HAL_RCC_GetSysClockFreq+0xf8>)
 80034c2:	68db      	ldr	r3, [r3, #12]
 80034c4:	0f5b      	lsrs	r3, r3, #29
 80034c6:	2207      	movs	r2, #7
 80034c8:	4013      	ands	r3, r2
 80034ca:	3301      	adds	r3, #1
 80034cc:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80034ce:	6879      	ldr	r1, [r7, #4]
 80034d0:	6978      	ldr	r0, [r7, #20]
 80034d2:	f7fc fe17 	bl	8000104 <__udivsi3>
 80034d6:	0003      	movs	r3, r0
 80034d8:	613b      	str	r3, [r7, #16]
 80034da:	e015      	b.n	8003508 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80034dc:	4b0d      	ldr	r3, [pc, #52]	; (8003514 <HAL_RCC_GetSysClockFreq+0xf8>)
 80034de:	689b      	ldr	r3, [r3, #8]
 80034e0:	2238      	movs	r2, #56	; 0x38
 80034e2:	4013      	ands	r3, r2
 80034e4:	2b20      	cmp	r3, #32
 80034e6:	d103      	bne.n	80034f0 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80034e8:	2380      	movs	r3, #128	; 0x80
 80034ea:	021b      	lsls	r3, r3, #8
 80034ec:	613b      	str	r3, [r7, #16]
 80034ee:	e00b      	b.n	8003508 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80034f0:	4b08      	ldr	r3, [pc, #32]	; (8003514 <HAL_RCC_GetSysClockFreq+0xf8>)
 80034f2:	689b      	ldr	r3, [r3, #8]
 80034f4:	2238      	movs	r2, #56	; 0x38
 80034f6:	4013      	ands	r3, r2
 80034f8:	2b18      	cmp	r3, #24
 80034fa:	d103      	bne.n	8003504 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80034fc:	23fa      	movs	r3, #250	; 0xfa
 80034fe:	01db      	lsls	r3, r3, #7
 8003500:	613b      	str	r3, [r7, #16]
 8003502:	e001      	b.n	8003508 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8003504:	2300      	movs	r3, #0
 8003506:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003508:	693b      	ldr	r3, [r7, #16]
}
 800350a:	0018      	movs	r0, r3
 800350c:	46bd      	mov	sp, r7
 800350e:	b006      	add	sp, #24
 8003510:	bd80      	pop	{r7, pc}
 8003512:	46c0      	nop			; (mov r8, r8)
 8003514:	40021000 	.word	0x40021000
 8003518:	00f42400 	.word	0x00f42400
 800351c:	007a1200 	.word	0x007a1200

08003520 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003524:	4b02      	ldr	r3, [pc, #8]	; (8003530 <HAL_RCC_GetHCLKFreq+0x10>)
 8003526:	681b      	ldr	r3, [r3, #0]
}
 8003528:	0018      	movs	r0, r3
 800352a:	46bd      	mov	sp, r7
 800352c:	bd80      	pop	{r7, pc}
 800352e:	46c0      	nop			; (mov r8, r8)
 8003530:	20000000 	.word	0x20000000

08003534 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003534:	b5b0      	push	{r4, r5, r7, lr}
 8003536:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8003538:	f7ff fff2 	bl	8003520 <HAL_RCC_GetHCLKFreq>
 800353c:	0004      	movs	r4, r0
 800353e:	f7ff fb3f 	bl	8002bc0 <LL_RCC_GetAPB1Prescaler>
 8003542:	0003      	movs	r3, r0
 8003544:	0b1a      	lsrs	r2, r3, #12
 8003546:	4b05      	ldr	r3, [pc, #20]	; (800355c <HAL_RCC_GetPCLK1Freq+0x28>)
 8003548:	0092      	lsls	r2, r2, #2
 800354a:	58d3      	ldr	r3, [r2, r3]
 800354c:	221f      	movs	r2, #31
 800354e:	4013      	ands	r3, r2
 8003550:	40dc      	lsrs	r4, r3
 8003552:	0023      	movs	r3, r4
}
 8003554:	0018      	movs	r0, r3
 8003556:	46bd      	mov	sp, r7
 8003558:	bdb0      	pop	{r4, r5, r7, pc}
 800355a:	46c0      	nop			; (mov r8, r8)
 800355c:	080055e4 	.word	0x080055e4

08003560 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	b086      	sub	sp, #24
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8003568:	2313      	movs	r3, #19
 800356a:	18fb      	adds	r3, r7, r3
 800356c:	2200      	movs	r2, #0
 800356e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003570:	2312      	movs	r3, #18
 8003572:	18fb      	adds	r3, r7, r3
 8003574:	2200      	movs	r2, #0
 8003576:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681a      	ldr	r2, [r3, #0]
 800357c:	2380      	movs	r3, #128	; 0x80
 800357e:	029b      	lsls	r3, r3, #10
 8003580:	4013      	ands	r3, r2
 8003582:	d100      	bne.n	8003586 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8003584:	e0a3      	b.n	80036ce <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003586:	2011      	movs	r0, #17
 8003588:	183b      	adds	r3, r7, r0
 800358a:	2200      	movs	r2, #0
 800358c:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800358e:	4ba5      	ldr	r3, [pc, #660]	; (8003824 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003590:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003592:	2380      	movs	r3, #128	; 0x80
 8003594:	055b      	lsls	r3, r3, #21
 8003596:	4013      	ands	r3, r2
 8003598:	d110      	bne.n	80035bc <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800359a:	4ba2      	ldr	r3, [pc, #648]	; (8003824 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800359c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800359e:	4ba1      	ldr	r3, [pc, #644]	; (8003824 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80035a0:	2180      	movs	r1, #128	; 0x80
 80035a2:	0549      	lsls	r1, r1, #21
 80035a4:	430a      	orrs	r2, r1
 80035a6:	63da      	str	r2, [r3, #60]	; 0x3c
 80035a8:	4b9e      	ldr	r3, [pc, #632]	; (8003824 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80035aa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80035ac:	2380      	movs	r3, #128	; 0x80
 80035ae:	055b      	lsls	r3, r3, #21
 80035b0:	4013      	ands	r3, r2
 80035b2:	60bb      	str	r3, [r7, #8]
 80035b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80035b6:	183b      	adds	r3, r7, r0
 80035b8:	2201      	movs	r2, #1
 80035ba:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80035bc:	4b9a      	ldr	r3, [pc, #616]	; (8003828 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80035be:	681a      	ldr	r2, [r3, #0]
 80035c0:	4b99      	ldr	r3, [pc, #612]	; (8003828 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80035c2:	2180      	movs	r1, #128	; 0x80
 80035c4:	0049      	lsls	r1, r1, #1
 80035c6:	430a      	orrs	r2, r1
 80035c8:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80035ca:	f7fd ff7b 	bl	80014c4 <HAL_GetTick>
 80035ce:	0003      	movs	r3, r0
 80035d0:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80035d2:	e00b      	b.n	80035ec <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80035d4:	f7fd ff76 	bl	80014c4 <HAL_GetTick>
 80035d8:	0002      	movs	r2, r0
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	1ad3      	subs	r3, r2, r3
 80035de:	2b02      	cmp	r3, #2
 80035e0:	d904      	bls.n	80035ec <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80035e2:	2313      	movs	r3, #19
 80035e4:	18fb      	adds	r3, r7, r3
 80035e6:	2203      	movs	r2, #3
 80035e8:	701a      	strb	r2, [r3, #0]
        break;
 80035ea:	e005      	b.n	80035f8 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80035ec:	4b8e      	ldr	r3, [pc, #568]	; (8003828 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80035ee:	681a      	ldr	r2, [r3, #0]
 80035f0:	2380      	movs	r3, #128	; 0x80
 80035f2:	005b      	lsls	r3, r3, #1
 80035f4:	4013      	ands	r3, r2
 80035f6:	d0ed      	beq.n	80035d4 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80035f8:	2313      	movs	r3, #19
 80035fa:	18fb      	adds	r3, r7, r3
 80035fc:	781b      	ldrb	r3, [r3, #0]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d154      	bne.n	80036ac <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003602:	4b88      	ldr	r3, [pc, #544]	; (8003824 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003604:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003606:	23c0      	movs	r3, #192	; 0xc0
 8003608:	009b      	lsls	r3, r3, #2
 800360a:	4013      	ands	r3, r2
 800360c:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800360e:	697b      	ldr	r3, [r7, #20]
 8003610:	2b00      	cmp	r3, #0
 8003612:	d019      	beq.n	8003648 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003618:	697a      	ldr	r2, [r7, #20]
 800361a:	429a      	cmp	r2, r3
 800361c:	d014      	beq.n	8003648 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800361e:	4b81      	ldr	r3, [pc, #516]	; (8003824 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003620:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003622:	4a82      	ldr	r2, [pc, #520]	; (800382c <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8003624:	4013      	ands	r3, r2
 8003626:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003628:	4b7e      	ldr	r3, [pc, #504]	; (8003824 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800362a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800362c:	4b7d      	ldr	r3, [pc, #500]	; (8003824 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800362e:	2180      	movs	r1, #128	; 0x80
 8003630:	0249      	lsls	r1, r1, #9
 8003632:	430a      	orrs	r2, r1
 8003634:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003636:	4b7b      	ldr	r3, [pc, #492]	; (8003824 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003638:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800363a:	4b7a      	ldr	r3, [pc, #488]	; (8003824 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800363c:	497c      	ldr	r1, [pc, #496]	; (8003830 <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 800363e:	400a      	ands	r2, r1
 8003640:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003642:	4b78      	ldr	r3, [pc, #480]	; (8003824 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003644:	697a      	ldr	r2, [r7, #20]
 8003646:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003648:	697b      	ldr	r3, [r7, #20]
 800364a:	2201      	movs	r2, #1
 800364c:	4013      	ands	r3, r2
 800364e:	d016      	beq.n	800367e <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003650:	f7fd ff38 	bl	80014c4 <HAL_GetTick>
 8003654:	0003      	movs	r3, r0
 8003656:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003658:	e00c      	b.n	8003674 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800365a:	f7fd ff33 	bl	80014c4 <HAL_GetTick>
 800365e:	0002      	movs	r2, r0
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	1ad3      	subs	r3, r2, r3
 8003664:	4a73      	ldr	r2, [pc, #460]	; (8003834 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003666:	4293      	cmp	r3, r2
 8003668:	d904      	bls.n	8003674 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800366a:	2313      	movs	r3, #19
 800366c:	18fb      	adds	r3, r7, r3
 800366e:	2203      	movs	r2, #3
 8003670:	701a      	strb	r2, [r3, #0]
            break;
 8003672:	e004      	b.n	800367e <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003674:	4b6b      	ldr	r3, [pc, #428]	; (8003824 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003676:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003678:	2202      	movs	r2, #2
 800367a:	4013      	ands	r3, r2
 800367c:	d0ed      	beq.n	800365a <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800367e:	2313      	movs	r3, #19
 8003680:	18fb      	adds	r3, r7, r3
 8003682:	781b      	ldrb	r3, [r3, #0]
 8003684:	2b00      	cmp	r3, #0
 8003686:	d10a      	bne.n	800369e <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003688:	4b66      	ldr	r3, [pc, #408]	; (8003824 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800368a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800368c:	4a67      	ldr	r2, [pc, #412]	; (800382c <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800368e:	4013      	ands	r3, r2
 8003690:	0019      	movs	r1, r3
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003696:	4b63      	ldr	r3, [pc, #396]	; (8003824 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003698:	430a      	orrs	r2, r1
 800369a:	65da      	str	r2, [r3, #92]	; 0x5c
 800369c:	e00c      	b.n	80036b8 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800369e:	2312      	movs	r3, #18
 80036a0:	18fb      	adds	r3, r7, r3
 80036a2:	2213      	movs	r2, #19
 80036a4:	18ba      	adds	r2, r7, r2
 80036a6:	7812      	ldrb	r2, [r2, #0]
 80036a8:	701a      	strb	r2, [r3, #0]
 80036aa:	e005      	b.n	80036b8 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036ac:	2312      	movs	r3, #18
 80036ae:	18fb      	adds	r3, r7, r3
 80036b0:	2213      	movs	r2, #19
 80036b2:	18ba      	adds	r2, r7, r2
 80036b4:	7812      	ldrb	r2, [r2, #0]
 80036b6:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80036b8:	2311      	movs	r3, #17
 80036ba:	18fb      	adds	r3, r7, r3
 80036bc:	781b      	ldrb	r3, [r3, #0]
 80036be:	2b01      	cmp	r3, #1
 80036c0:	d105      	bne.n	80036ce <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80036c2:	4b58      	ldr	r3, [pc, #352]	; (8003824 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80036c4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80036c6:	4b57      	ldr	r3, [pc, #348]	; (8003824 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80036c8:	495b      	ldr	r1, [pc, #364]	; (8003838 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 80036ca:	400a      	ands	r2, r1
 80036cc:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	2201      	movs	r2, #1
 80036d4:	4013      	ands	r3, r2
 80036d6:	d009      	beq.n	80036ec <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80036d8:	4b52      	ldr	r3, [pc, #328]	; (8003824 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80036da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036dc:	2203      	movs	r2, #3
 80036de:	4393      	bics	r3, r2
 80036e0:	0019      	movs	r1, r3
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	685a      	ldr	r2, [r3, #4]
 80036e6:	4b4f      	ldr	r3, [pc, #316]	; (8003824 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80036e8:	430a      	orrs	r2, r1
 80036ea:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	2210      	movs	r2, #16
 80036f2:	4013      	ands	r3, r2
 80036f4:	d009      	beq.n	800370a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80036f6:	4b4b      	ldr	r3, [pc, #300]	; (8003824 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80036f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036fa:	4a50      	ldr	r2, [pc, #320]	; (800383c <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 80036fc:	4013      	ands	r3, r2
 80036fe:	0019      	movs	r1, r3
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	689a      	ldr	r2, [r3, #8]
 8003704:	4b47      	ldr	r3, [pc, #284]	; (8003824 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003706:	430a      	orrs	r2, r1
 8003708:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681a      	ldr	r2, [r3, #0]
 800370e:	2380      	movs	r3, #128	; 0x80
 8003710:	009b      	lsls	r3, r3, #2
 8003712:	4013      	ands	r3, r2
 8003714:	d009      	beq.n	800372a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003716:	4b43      	ldr	r3, [pc, #268]	; (8003824 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003718:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800371a:	4a49      	ldr	r2, [pc, #292]	; (8003840 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800371c:	4013      	ands	r3, r2
 800371e:	0019      	movs	r1, r3
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	695a      	ldr	r2, [r3, #20]
 8003724:	4b3f      	ldr	r3, [pc, #252]	; (8003824 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003726:	430a      	orrs	r2, r1
 8003728:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681a      	ldr	r2, [r3, #0]
 800372e:	2380      	movs	r3, #128	; 0x80
 8003730:	00db      	lsls	r3, r3, #3
 8003732:	4013      	ands	r3, r2
 8003734:	d009      	beq.n	800374a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003736:	4b3b      	ldr	r3, [pc, #236]	; (8003824 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003738:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800373a:	4a42      	ldr	r2, [pc, #264]	; (8003844 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 800373c:	4013      	ands	r3, r2
 800373e:	0019      	movs	r1, r3
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	699a      	ldr	r2, [r3, #24]
 8003744:	4b37      	ldr	r3, [pc, #220]	; (8003824 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003746:	430a      	orrs	r2, r1
 8003748:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	2220      	movs	r2, #32
 8003750:	4013      	ands	r3, r2
 8003752:	d009      	beq.n	8003768 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003754:	4b33      	ldr	r3, [pc, #204]	; (8003824 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003756:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003758:	4a3b      	ldr	r2, [pc, #236]	; (8003848 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800375a:	4013      	ands	r3, r2
 800375c:	0019      	movs	r1, r3
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	68da      	ldr	r2, [r3, #12]
 8003762:	4b30      	ldr	r3, [pc, #192]	; (8003824 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003764:	430a      	orrs	r2, r1
 8003766:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681a      	ldr	r2, [r3, #0]
 800376c:	2380      	movs	r3, #128	; 0x80
 800376e:	01db      	lsls	r3, r3, #7
 8003770:	4013      	ands	r3, r2
 8003772:	d015      	beq.n	80037a0 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003774:	4b2b      	ldr	r3, [pc, #172]	; (8003824 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003776:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003778:	009b      	lsls	r3, r3, #2
 800377a:	0899      	lsrs	r1, r3, #2
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	69da      	ldr	r2, [r3, #28]
 8003780:	4b28      	ldr	r3, [pc, #160]	; (8003824 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003782:	430a      	orrs	r2, r1
 8003784:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	69da      	ldr	r2, [r3, #28]
 800378a:	2380      	movs	r3, #128	; 0x80
 800378c:	05db      	lsls	r3, r3, #23
 800378e:	429a      	cmp	r2, r3
 8003790:	d106      	bne.n	80037a0 <HAL_RCCEx_PeriphCLKConfig+0x240>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8003792:	4b24      	ldr	r3, [pc, #144]	; (8003824 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003794:	68da      	ldr	r2, [r3, #12]
 8003796:	4b23      	ldr	r3, [pc, #140]	; (8003824 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003798:	2180      	movs	r1, #128	; 0x80
 800379a:	0249      	lsls	r1, r1, #9
 800379c:	430a      	orrs	r2, r1
 800379e:	60da      	str	r2, [r3, #12]
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681a      	ldr	r2, [r3, #0]
 80037a4:	2380      	movs	r3, #128	; 0x80
 80037a6:	039b      	lsls	r3, r3, #14
 80037a8:	4013      	ands	r3, r2
 80037aa:	d016      	beq.n	80037da <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80037ac:	4b1d      	ldr	r3, [pc, #116]	; (8003824 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80037ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037b0:	4a26      	ldr	r2, [pc, #152]	; (800384c <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 80037b2:	4013      	ands	r3, r2
 80037b4:	0019      	movs	r1, r3
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6a1a      	ldr	r2, [r3, #32]
 80037ba:	4b1a      	ldr	r3, [pc, #104]	; (8003824 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80037bc:	430a      	orrs	r2, r1
 80037be:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	6a1a      	ldr	r2, [r3, #32]
 80037c4:	2380      	movs	r3, #128	; 0x80
 80037c6:	03db      	lsls	r3, r3, #15
 80037c8:	429a      	cmp	r2, r3
 80037ca:	d106      	bne.n	80037da <HAL_RCCEx_PeriphCLKConfig+0x27a>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80037cc:	4b15      	ldr	r3, [pc, #84]	; (8003824 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80037ce:	68da      	ldr	r2, [r3, #12]
 80037d0:	4b14      	ldr	r3, [pc, #80]	; (8003824 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80037d2:	2180      	movs	r1, #128	; 0x80
 80037d4:	0449      	lsls	r1, r1, #17
 80037d6:	430a      	orrs	r2, r1
 80037d8:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681a      	ldr	r2, [r3, #0]
 80037de:	2380      	movs	r3, #128	; 0x80
 80037e0:	011b      	lsls	r3, r3, #4
 80037e2:	4013      	ands	r3, r2
 80037e4:	d016      	beq.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80037e6:	4b0f      	ldr	r3, [pc, #60]	; (8003824 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80037e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037ea:	4a19      	ldr	r2, [pc, #100]	; (8003850 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80037ec:	4013      	ands	r3, r2
 80037ee:	0019      	movs	r1, r3
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	691a      	ldr	r2, [r3, #16]
 80037f4:	4b0b      	ldr	r3, [pc, #44]	; (8003824 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80037f6:	430a      	orrs	r2, r1
 80037f8:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	691a      	ldr	r2, [r3, #16]
 80037fe:	2380      	movs	r3, #128	; 0x80
 8003800:	01db      	lsls	r3, r3, #7
 8003802:	429a      	cmp	r2, r3
 8003804:	d106      	bne.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8003806:	4b07      	ldr	r3, [pc, #28]	; (8003824 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003808:	68da      	ldr	r2, [r3, #12]
 800380a:	4b06      	ldr	r3, [pc, #24]	; (8003824 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800380c:	2180      	movs	r1, #128	; 0x80
 800380e:	0249      	lsls	r1, r1, #9
 8003810:	430a      	orrs	r2, r1
 8003812:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8003814:	2312      	movs	r3, #18
 8003816:	18fb      	adds	r3, r7, r3
 8003818:	781b      	ldrb	r3, [r3, #0]
}
 800381a:	0018      	movs	r0, r3
 800381c:	46bd      	mov	sp, r7
 800381e:	b006      	add	sp, #24
 8003820:	bd80      	pop	{r7, pc}
 8003822:	46c0      	nop			; (mov r8, r8)
 8003824:	40021000 	.word	0x40021000
 8003828:	40007000 	.word	0x40007000
 800382c:	fffffcff 	.word	0xfffffcff
 8003830:	fffeffff 	.word	0xfffeffff
 8003834:	00001388 	.word	0x00001388
 8003838:	efffffff 	.word	0xefffffff
 800383c:	fffff3ff 	.word	0xfffff3ff
 8003840:	fff3ffff 	.word	0xfff3ffff
 8003844:	ffcfffff 	.word	0xffcfffff
 8003848:	ffffcfff 	.word	0xffffcfff
 800384c:	ffbfffff 	.word	0xffbfffff
 8003850:	ffff3fff 	.word	0xffff3fff

08003854 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	b082      	sub	sp, #8
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2b00      	cmp	r3, #0
 8003860:	d101      	bne.n	8003866 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003862:	2301      	movs	r3, #1
 8003864:	e04a      	b.n	80038fc <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	223d      	movs	r2, #61	; 0x3d
 800386a:	5c9b      	ldrb	r3, [r3, r2]
 800386c:	b2db      	uxtb	r3, r3
 800386e:	2b00      	cmp	r3, #0
 8003870:	d107      	bne.n	8003882 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	223c      	movs	r2, #60	; 0x3c
 8003876:	2100      	movs	r1, #0
 8003878:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	0018      	movs	r0, r3
 800387e:	f7fd fb4d 	bl	8000f1c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	223d      	movs	r2, #61	; 0x3d
 8003886:	2102      	movs	r1, #2
 8003888:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681a      	ldr	r2, [r3, #0]
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	3304      	adds	r3, #4
 8003892:	0019      	movs	r1, r3
 8003894:	0010      	movs	r0, r2
 8003896:	f000 fb49 	bl	8003f2c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2248      	movs	r2, #72	; 0x48
 800389e:	2101      	movs	r1, #1
 80038a0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	223e      	movs	r2, #62	; 0x3e
 80038a6:	2101      	movs	r1, #1
 80038a8:	5499      	strb	r1, [r3, r2]
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	223f      	movs	r2, #63	; 0x3f
 80038ae:	2101      	movs	r1, #1
 80038b0:	5499      	strb	r1, [r3, r2]
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	2240      	movs	r2, #64	; 0x40
 80038b6:	2101      	movs	r1, #1
 80038b8:	5499      	strb	r1, [r3, r2]
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	2241      	movs	r2, #65	; 0x41
 80038be:	2101      	movs	r1, #1
 80038c0:	5499      	strb	r1, [r3, r2]
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	2242      	movs	r2, #66	; 0x42
 80038c6:	2101      	movs	r1, #1
 80038c8:	5499      	strb	r1, [r3, r2]
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	2243      	movs	r2, #67	; 0x43
 80038ce:	2101      	movs	r1, #1
 80038d0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	2244      	movs	r2, #68	; 0x44
 80038d6:	2101      	movs	r1, #1
 80038d8:	5499      	strb	r1, [r3, r2]
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	2245      	movs	r2, #69	; 0x45
 80038de:	2101      	movs	r1, #1
 80038e0:	5499      	strb	r1, [r3, r2]
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2246      	movs	r2, #70	; 0x46
 80038e6:	2101      	movs	r1, #1
 80038e8:	5499      	strb	r1, [r3, r2]
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	2247      	movs	r2, #71	; 0x47
 80038ee:	2101      	movs	r1, #1
 80038f0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	223d      	movs	r2, #61	; 0x3d
 80038f6:	2101      	movs	r1, #1
 80038f8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80038fa:	2300      	movs	r3, #0
}
 80038fc:	0018      	movs	r0, r3
 80038fe:	46bd      	mov	sp, r7
 8003900:	b002      	add	sp, #8
 8003902:	bd80      	pop	{r7, pc}

08003904 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b082      	sub	sp, #8
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2b00      	cmp	r3, #0
 8003910:	d101      	bne.n	8003916 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003912:	2301      	movs	r3, #1
 8003914:	e04a      	b.n	80039ac <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	223d      	movs	r2, #61	; 0x3d
 800391a:	5c9b      	ldrb	r3, [r3, r2]
 800391c:	b2db      	uxtb	r3, r3
 800391e:	2b00      	cmp	r3, #0
 8003920:	d107      	bne.n	8003932 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	223c      	movs	r2, #60	; 0x3c
 8003926:	2100      	movs	r1, #0
 8003928:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	0018      	movs	r0, r3
 800392e:	f000 f841 	bl	80039b4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	223d      	movs	r2, #61	; 0x3d
 8003936:	2102      	movs	r1, #2
 8003938:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681a      	ldr	r2, [r3, #0]
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	3304      	adds	r3, #4
 8003942:	0019      	movs	r1, r3
 8003944:	0010      	movs	r0, r2
 8003946:	f000 faf1 	bl	8003f2c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	2248      	movs	r2, #72	; 0x48
 800394e:	2101      	movs	r1, #1
 8003950:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	223e      	movs	r2, #62	; 0x3e
 8003956:	2101      	movs	r1, #1
 8003958:	5499      	strb	r1, [r3, r2]
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	223f      	movs	r2, #63	; 0x3f
 800395e:	2101      	movs	r1, #1
 8003960:	5499      	strb	r1, [r3, r2]
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	2240      	movs	r2, #64	; 0x40
 8003966:	2101      	movs	r1, #1
 8003968:	5499      	strb	r1, [r3, r2]
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	2241      	movs	r2, #65	; 0x41
 800396e:	2101      	movs	r1, #1
 8003970:	5499      	strb	r1, [r3, r2]
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	2242      	movs	r2, #66	; 0x42
 8003976:	2101      	movs	r1, #1
 8003978:	5499      	strb	r1, [r3, r2]
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	2243      	movs	r2, #67	; 0x43
 800397e:	2101      	movs	r1, #1
 8003980:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	2244      	movs	r2, #68	; 0x44
 8003986:	2101      	movs	r1, #1
 8003988:	5499      	strb	r1, [r3, r2]
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2245      	movs	r2, #69	; 0x45
 800398e:	2101      	movs	r1, #1
 8003990:	5499      	strb	r1, [r3, r2]
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	2246      	movs	r2, #70	; 0x46
 8003996:	2101      	movs	r1, #1
 8003998:	5499      	strb	r1, [r3, r2]
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	2247      	movs	r2, #71	; 0x47
 800399e:	2101      	movs	r1, #1
 80039a0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	223d      	movs	r2, #61	; 0x3d
 80039a6:	2101      	movs	r1, #1
 80039a8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80039aa:	2300      	movs	r3, #0
}
 80039ac:	0018      	movs	r0, r3
 80039ae:	46bd      	mov	sp, r7
 80039b0:	b002      	add	sp, #8
 80039b2:	bd80      	pop	{r7, pc}

080039b4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b082      	sub	sp, #8
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80039bc:	46c0      	nop			; (mov r8, r8)
 80039be:	46bd      	mov	sp, r7
 80039c0:	b002      	add	sp, #8
 80039c2:	bd80      	pop	{r7, pc}

080039c4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b084      	sub	sp, #16
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
 80039cc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80039ce:	683b      	ldr	r3, [r7, #0]
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d108      	bne.n	80039e6 <HAL_TIM_PWM_Start+0x22>
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	223e      	movs	r2, #62	; 0x3e
 80039d8:	5c9b      	ldrb	r3, [r3, r2]
 80039da:	b2db      	uxtb	r3, r3
 80039dc:	3b01      	subs	r3, #1
 80039de:	1e5a      	subs	r2, r3, #1
 80039e0:	4193      	sbcs	r3, r2
 80039e2:	b2db      	uxtb	r3, r3
 80039e4:	e037      	b.n	8003a56 <HAL_TIM_PWM_Start+0x92>
 80039e6:	683b      	ldr	r3, [r7, #0]
 80039e8:	2b04      	cmp	r3, #4
 80039ea:	d108      	bne.n	80039fe <HAL_TIM_PWM_Start+0x3a>
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	223f      	movs	r2, #63	; 0x3f
 80039f0:	5c9b      	ldrb	r3, [r3, r2]
 80039f2:	b2db      	uxtb	r3, r3
 80039f4:	3b01      	subs	r3, #1
 80039f6:	1e5a      	subs	r2, r3, #1
 80039f8:	4193      	sbcs	r3, r2
 80039fa:	b2db      	uxtb	r3, r3
 80039fc:	e02b      	b.n	8003a56 <HAL_TIM_PWM_Start+0x92>
 80039fe:	683b      	ldr	r3, [r7, #0]
 8003a00:	2b08      	cmp	r3, #8
 8003a02:	d108      	bne.n	8003a16 <HAL_TIM_PWM_Start+0x52>
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2240      	movs	r2, #64	; 0x40
 8003a08:	5c9b      	ldrb	r3, [r3, r2]
 8003a0a:	b2db      	uxtb	r3, r3
 8003a0c:	3b01      	subs	r3, #1
 8003a0e:	1e5a      	subs	r2, r3, #1
 8003a10:	4193      	sbcs	r3, r2
 8003a12:	b2db      	uxtb	r3, r3
 8003a14:	e01f      	b.n	8003a56 <HAL_TIM_PWM_Start+0x92>
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	2b0c      	cmp	r3, #12
 8003a1a:	d108      	bne.n	8003a2e <HAL_TIM_PWM_Start+0x6a>
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2241      	movs	r2, #65	; 0x41
 8003a20:	5c9b      	ldrb	r3, [r3, r2]
 8003a22:	b2db      	uxtb	r3, r3
 8003a24:	3b01      	subs	r3, #1
 8003a26:	1e5a      	subs	r2, r3, #1
 8003a28:	4193      	sbcs	r3, r2
 8003a2a:	b2db      	uxtb	r3, r3
 8003a2c:	e013      	b.n	8003a56 <HAL_TIM_PWM_Start+0x92>
 8003a2e:	683b      	ldr	r3, [r7, #0]
 8003a30:	2b10      	cmp	r3, #16
 8003a32:	d108      	bne.n	8003a46 <HAL_TIM_PWM_Start+0x82>
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	2242      	movs	r2, #66	; 0x42
 8003a38:	5c9b      	ldrb	r3, [r3, r2]
 8003a3a:	b2db      	uxtb	r3, r3
 8003a3c:	3b01      	subs	r3, #1
 8003a3e:	1e5a      	subs	r2, r3, #1
 8003a40:	4193      	sbcs	r3, r2
 8003a42:	b2db      	uxtb	r3, r3
 8003a44:	e007      	b.n	8003a56 <HAL_TIM_PWM_Start+0x92>
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	2243      	movs	r2, #67	; 0x43
 8003a4a:	5c9b      	ldrb	r3, [r3, r2]
 8003a4c:	b2db      	uxtb	r3, r3
 8003a4e:	3b01      	subs	r3, #1
 8003a50:	1e5a      	subs	r2, r3, #1
 8003a52:	4193      	sbcs	r3, r2
 8003a54:	b2db      	uxtb	r3, r3
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d001      	beq.n	8003a5e <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	e081      	b.n	8003b62 <HAL_TIM_PWM_Start+0x19e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003a5e:	683b      	ldr	r3, [r7, #0]
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d104      	bne.n	8003a6e <HAL_TIM_PWM_Start+0xaa>
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	223e      	movs	r2, #62	; 0x3e
 8003a68:	2102      	movs	r1, #2
 8003a6a:	5499      	strb	r1, [r3, r2]
 8003a6c:	e023      	b.n	8003ab6 <HAL_TIM_PWM_Start+0xf2>
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	2b04      	cmp	r3, #4
 8003a72:	d104      	bne.n	8003a7e <HAL_TIM_PWM_Start+0xba>
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	223f      	movs	r2, #63	; 0x3f
 8003a78:	2102      	movs	r1, #2
 8003a7a:	5499      	strb	r1, [r3, r2]
 8003a7c:	e01b      	b.n	8003ab6 <HAL_TIM_PWM_Start+0xf2>
 8003a7e:	683b      	ldr	r3, [r7, #0]
 8003a80:	2b08      	cmp	r3, #8
 8003a82:	d104      	bne.n	8003a8e <HAL_TIM_PWM_Start+0xca>
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2240      	movs	r2, #64	; 0x40
 8003a88:	2102      	movs	r1, #2
 8003a8a:	5499      	strb	r1, [r3, r2]
 8003a8c:	e013      	b.n	8003ab6 <HAL_TIM_PWM_Start+0xf2>
 8003a8e:	683b      	ldr	r3, [r7, #0]
 8003a90:	2b0c      	cmp	r3, #12
 8003a92:	d104      	bne.n	8003a9e <HAL_TIM_PWM_Start+0xda>
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	2241      	movs	r2, #65	; 0x41
 8003a98:	2102      	movs	r1, #2
 8003a9a:	5499      	strb	r1, [r3, r2]
 8003a9c:	e00b      	b.n	8003ab6 <HAL_TIM_PWM_Start+0xf2>
 8003a9e:	683b      	ldr	r3, [r7, #0]
 8003aa0:	2b10      	cmp	r3, #16
 8003aa2:	d104      	bne.n	8003aae <HAL_TIM_PWM_Start+0xea>
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2242      	movs	r2, #66	; 0x42
 8003aa8:	2102      	movs	r1, #2
 8003aaa:	5499      	strb	r1, [r3, r2]
 8003aac:	e003      	b.n	8003ab6 <HAL_TIM_PWM_Start+0xf2>
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	2243      	movs	r2, #67	; 0x43
 8003ab2:	2102      	movs	r1, #2
 8003ab4:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	6839      	ldr	r1, [r7, #0]
 8003abc:	2201      	movs	r2, #1
 8003abe:	0018      	movs	r0, r3
 8003ac0:	f000 fde2 	bl	8004688 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	4a28      	ldr	r2, [pc, #160]	; (8003b6c <HAL_TIM_PWM_Start+0x1a8>)
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d009      	beq.n	8003ae2 <HAL_TIM_PWM_Start+0x11e>
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	4a27      	ldr	r2, [pc, #156]	; (8003b70 <HAL_TIM_PWM_Start+0x1ac>)
 8003ad4:	4293      	cmp	r3, r2
 8003ad6:	d004      	beq.n	8003ae2 <HAL_TIM_PWM_Start+0x11e>
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	4a25      	ldr	r2, [pc, #148]	; (8003b74 <HAL_TIM_PWM_Start+0x1b0>)
 8003ade:	4293      	cmp	r3, r2
 8003ae0:	d101      	bne.n	8003ae6 <HAL_TIM_PWM_Start+0x122>
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	e000      	b.n	8003ae8 <HAL_TIM_PWM_Start+0x124>
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d008      	beq.n	8003afe <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	2180      	movs	r1, #128	; 0x80
 8003af8:	0209      	lsls	r1, r1, #8
 8003afa:	430a      	orrs	r2, r1
 8003afc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	4a1a      	ldr	r2, [pc, #104]	; (8003b6c <HAL_TIM_PWM_Start+0x1a8>)
 8003b04:	4293      	cmp	r3, r2
 8003b06:	d00a      	beq.n	8003b1e <HAL_TIM_PWM_Start+0x15a>
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681a      	ldr	r2, [r3, #0]
 8003b0c:	2380      	movs	r3, #128	; 0x80
 8003b0e:	05db      	lsls	r3, r3, #23
 8003b10:	429a      	cmp	r2, r3
 8003b12:	d004      	beq.n	8003b1e <HAL_TIM_PWM_Start+0x15a>
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	4a17      	ldr	r2, [pc, #92]	; (8003b78 <HAL_TIM_PWM_Start+0x1b4>)
 8003b1a:	4293      	cmp	r3, r2
 8003b1c:	d116      	bne.n	8003b4c <HAL_TIM_PWM_Start+0x188>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	689b      	ldr	r3, [r3, #8]
 8003b24:	4a15      	ldr	r2, [pc, #84]	; (8003b7c <HAL_TIM_PWM_Start+0x1b8>)
 8003b26:	4013      	ands	r3, r2
 8003b28:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	2b06      	cmp	r3, #6
 8003b2e:	d016      	beq.n	8003b5e <HAL_TIM_PWM_Start+0x19a>
 8003b30:	68fa      	ldr	r2, [r7, #12]
 8003b32:	2380      	movs	r3, #128	; 0x80
 8003b34:	025b      	lsls	r3, r3, #9
 8003b36:	429a      	cmp	r2, r3
 8003b38:	d011      	beq.n	8003b5e <HAL_TIM_PWM_Start+0x19a>
    {
      __HAL_TIM_ENABLE(htim);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	681a      	ldr	r2, [r3, #0]
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	2101      	movs	r1, #1
 8003b46:	430a      	orrs	r2, r1
 8003b48:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b4a:	e008      	b.n	8003b5e <HAL_TIM_PWM_Start+0x19a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	681a      	ldr	r2, [r3, #0]
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	2101      	movs	r1, #1
 8003b58:	430a      	orrs	r2, r1
 8003b5a:	601a      	str	r2, [r3, #0]
 8003b5c:	e000      	b.n	8003b60 <HAL_TIM_PWM_Start+0x19c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b5e:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8003b60:	2300      	movs	r3, #0
}
 8003b62:	0018      	movs	r0, r3
 8003b64:	46bd      	mov	sp, r7
 8003b66:	b004      	add	sp, #16
 8003b68:	bd80      	pop	{r7, pc}
 8003b6a:	46c0      	nop			; (mov r8, r8)
 8003b6c:	40012c00 	.word	0x40012c00
 8003b70:	40014400 	.word	0x40014400
 8003b74:	40014800 	.word	0x40014800
 8003b78:	40000400 	.word	0x40000400
 8003b7c:	00010007 	.word	0x00010007

08003b80 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b086      	sub	sp, #24
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	60f8      	str	r0, [r7, #12]
 8003b88:	60b9      	str	r1, [r7, #8]
 8003b8a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003b8c:	2317      	movs	r3, #23
 8003b8e:	18fb      	adds	r3, r7, r3
 8003b90:	2200      	movs	r2, #0
 8003b92:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	223c      	movs	r2, #60	; 0x3c
 8003b98:	5c9b      	ldrb	r3, [r3, r2]
 8003b9a:	2b01      	cmp	r3, #1
 8003b9c:	d101      	bne.n	8003ba2 <HAL_TIM_PWM_ConfigChannel+0x22>
 8003b9e:	2302      	movs	r3, #2
 8003ba0:	e0e5      	b.n	8003d6e <HAL_TIM_PWM_ConfigChannel+0x1ee>
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	223c      	movs	r2, #60	; 0x3c
 8003ba6:	2101      	movs	r1, #1
 8003ba8:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2b14      	cmp	r3, #20
 8003bae:	d900      	bls.n	8003bb2 <HAL_TIM_PWM_ConfigChannel+0x32>
 8003bb0:	e0d1      	b.n	8003d56 <HAL_TIM_PWM_ConfigChannel+0x1d6>
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	009a      	lsls	r2, r3, #2
 8003bb6:	4b70      	ldr	r3, [pc, #448]	; (8003d78 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8003bb8:	18d3      	adds	r3, r2, r3
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	68ba      	ldr	r2, [r7, #8]
 8003bc4:	0011      	movs	r1, r2
 8003bc6:	0018      	movs	r0, r3
 8003bc8:	f000 fa26 	bl	8004018 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	699a      	ldr	r2, [r3, #24]
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	2108      	movs	r1, #8
 8003bd8:	430a      	orrs	r2, r1
 8003bda:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	699a      	ldr	r2, [r3, #24]
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	2104      	movs	r1, #4
 8003be8:	438a      	bics	r2, r1
 8003bea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	6999      	ldr	r1, [r3, #24]
 8003bf2:	68bb      	ldr	r3, [r7, #8]
 8003bf4:	691a      	ldr	r2, [r3, #16]
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	430a      	orrs	r2, r1
 8003bfc:	619a      	str	r2, [r3, #24]
      break;
 8003bfe:	e0af      	b.n	8003d60 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	68ba      	ldr	r2, [r7, #8]
 8003c06:	0011      	movs	r1, r2
 8003c08:	0018      	movs	r0, r3
 8003c0a:	f000 fa85 	bl	8004118 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	699a      	ldr	r2, [r3, #24]
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	2180      	movs	r1, #128	; 0x80
 8003c1a:	0109      	lsls	r1, r1, #4
 8003c1c:	430a      	orrs	r2, r1
 8003c1e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	699a      	ldr	r2, [r3, #24]
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	4954      	ldr	r1, [pc, #336]	; (8003d7c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8003c2c:	400a      	ands	r2, r1
 8003c2e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	6999      	ldr	r1, [r3, #24]
 8003c36:	68bb      	ldr	r3, [r7, #8]
 8003c38:	691b      	ldr	r3, [r3, #16]
 8003c3a:	021a      	lsls	r2, r3, #8
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	430a      	orrs	r2, r1
 8003c42:	619a      	str	r2, [r3, #24]
      break;
 8003c44:	e08c      	b.n	8003d60 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	68ba      	ldr	r2, [r7, #8]
 8003c4c:	0011      	movs	r1, r2
 8003c4e:	0018      	movs	r0, r3
 8003c50:	f000 fae0 	bl	8004214 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	69da      	ldr	r2, [r3, #28]
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	2108      	movs	r1, #8
 8003c60:	430a      	orrs	r2, r1
 8003c62:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	69da      	ldr	r2, [r3, #28]
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	2104      	movs	r1, #4
 8003c70:	438a      	bics	r2, r1
 8003c72:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	69d9      	ldr	r1, [r3, #28]
 8003c7a:	68bb      	ldr	r3, [r7, #8]
 8003c7c:	691a      	ldr	r2, [r3, #16]
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	430a      	orrs	r2, r1
 8003c84:	61da      	str	r2, [r3, #28]
      break;
 8003c86:	e06b      	b.n	8003d60 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	68ba      	ldr	r2, [r7, #8]
 8003c8e:	0011      	movs	r1, r2
 8003c90:	0018      	movs	r0, r3
 8003c92:	f000 fb41 	bl	8004318 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	69da      	ldr	r2, [r3, #28]
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	2180      	movs	r1, #128	; 0x80
 8003ca2:	0109      	lsls	r1, r1, #4
 8003ca4:	430a      	orrs	r2, r1
 8003ca6:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	69da      	ldr	r2, [r3, #28]
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	4932      	ldr	r1, [pc, #200]	; (8003d7c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8003cb4:	400a      	ands	r2, r1
 8003cb6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	69d9      	ldr	r1, [r3, #28]
 8003cbe:	68bb      	ldr	r3, [r7, #8]
 8003cc0:	691b      	ldr	r3, [r3, #16]
 8003cc2:	021a      	lsls	r2, r3, #8
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	430a      	orrs	r2, r1
 8003cca:	61da      	str	r2, [r3, #28]
      break;
 8003ccc:	e048      	b.n	8003d60 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	68ba      	ldr	r2, [r7, #8]
 8003cd4:	0011      	movs	r1, r2
 8003cd6:	0018      	movs	r0, r3
 8003cd8:	f000 fb82 	bl	80043e0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	2108      	movs	r1, #8
 8003ce8:	430a      	orrs	r2, r1
 8003cea:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	2104      	movs	r1, #4
 8003cf8:	438a      	bics	r2, r1
 8003cfa:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8003d02:	68bb      	ldr	r3, [r7, #8]
 8003d04:	691a      	ldr	r2, [r3, #16]
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	430a      	orrs	r2, r1
 8003d0c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8003d0e:	e027      	b.n	8003d60 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	68ba      	ldr	r2, [r7, #8]
 8003d16:	0011      	movs	r1, r2
 8003d18:	0018      	movs	r0, r3
 8003d1a:	f000 fbbb 	bl	8004494 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	2180      	movs	r1, #128	; 0x80
 8003d2a:	0109      	lsls	r1, r1, #4
 8003d2c:	430a      	orrs	r2, r1
 8003d2e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	4910      	ldr	r1, [pc, #64]	; (8003d7c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8003d3c:	400a      	ands	r2, r1
 8003d3e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8003d46:	68bb      	ldr	r3, [r7, #8]
 8003d48:	691b      	ldr	r3, [r3, #16]
 8003d4a:	021a      	lsls	r2, r3, #8
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	430a      	orrs	r2, r1
 8003d52:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8003d54:	e004      	b.n	8003d60 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 8003d56:	2317      	movs	r3, #23
 8003d58:	18fb      	adds	r3, r7, r3
 8003d5a:	2201      	movs	r2, #1
 8003d5c:	701a      	strb	r2, [r3, #0]
      break;
 8003d5e:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	223c      	movs	r2, #60	; 0x3c
 8003d64:	2100      	movs	r1, #0
 8003d66:	5499      	strb	r1, [r3, r2]

  return status;
 8003d68:	2317      	movs	r3, #23
 8003d6a:	18fb      	adds	r3, r7, r3
 8003d6c:	781b      	ldrb	r3, [r3, #0]
}
 8003d6e:	0018      	movs	r0, r3
 8003d70:	46bd      	mov	sp, r7
 8003d72:	b006      	add	sp, #24
 8003d74:	bd80      	pop	{r7, pc}
 8003d76:	46c0      	nop			; (mov r8, r8)
 8003d78:	08005604 	.word	0x08005604
 8003d7c:	fffffbff 	.word	0xfffffbff

08003d80 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	b084      	sub	sp, #16
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
 8003d88:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003d8a:	230f      	movs	r3, #15
 8003d8c:	18fb      	adds	r3, r7, r3
 8003d8e:	2200      	movs	r2, #0
 8003d90:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	223c      	movs	r2, #60	; 0x3c
 8003d96:	5c9b      	ldrb	r3, [r3, r2]
 8003d98:	2b01      	cmp	r3, #1
 8003d9a:	d101      	bne.n	8003da0 <HAL_TIM_ConfigClockSource+0x20>
 8003d9c:	2302      	movs	r3, #2
 8003d9e:	e0bc      	b.n	8003f1a <HAL_TIM_ConfigClockSource+0x19a>
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	223c      	movs	r2, #60	; 0x3c
 8003da4:	2101      	movs	r1, #1
 8003da6:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	223d      	movs	r2, #61	; 0x3d
 8003dac:	2102      	movs	r1, #2
 8003dae:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	689b      	ldr	r3, [r3, #8]
 8003db6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003db8:	68bb      	ldr	r3, [r7, #8]
 8003dba:	4a5a      	ldr	r2, [pc, #360]	; (8003f24 <HAL_TIM_ConfigClockSource+0x1a4>)
 8003dbc:	4013      	ands	r3, r2
 8003dbe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003dc0:	68bb      	ldr	r3, [r7, #8]
 8003dc2:	4a59      	ldr	r2, [pc, #356]	; (8003f28 <HAL_TIM_ConfigClockSource+0x1a8>)
 8003dc4:	4013      	ands	r3, r2
 8003dc6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	68ba      	ldr	r2, [r7, #8]
 8003dce:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003dd0:	683b      	ldr	r3, [r7, #0]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	2280      	movs	r2, #128	; 0x80
 8003dd6:	0192      	lsls	r2, r2, #6
 8003dd8:	4293      	cmp	r3, r2
 8003dda:	d040      	beq.n	8003e5e <HAL_TIM_ConfigClockSource+0xde>
 8003ddc:	2280      	movs	r2, #128	; 0x80
 8003dde:	0192      	lsls	r2, r2, #6
 8003de0:	4293      	cmp	r3, r2
 8003de2:	d900      	bls.n	8003de6 <HAL_TIM_ConfigClockSource+0x66>
 8003de4:	e088      	b.n	8003ef8 <HAL_TIM_ConfigClockSource+0x178>
 8003de6:	2280      	movs	r2, #128	; 0x80
 8003de8:	0152      	lsls	r2, r2, #5
 8003dea:	4293      	cmp	r3, r2
 8003dec:	d100      	bne.n	8003df0 <HAL_TIM_ConfigClockSource+0x70>
 8003dee:	e088      	b.n	8003f02 <HAL_TIM_ConfigClockSource+0x182>
 8003df0:	2280      	movs	r2, #128	; 0x80
 8003df2:	0152      	lsls	r2, r2, #5
 8003df4:	4293      	cmp	r3, r2
 8003df6:	d900      	bls.n	8003dfa <HAL_TIM_ConfigClockSource+0x7a>
 8003df8:	e07e      	b.n	8003ef8 <HAL_TIM_ConfigClockSource+0x178>
 8003dfa:	2b70      	cmp	r3, #112	; 0x70
 8003dfc:	d018      	beq.n	8003e30 <HAL_TIM_ConfigClockSource+0xb0>
 8003dfe:	d900      	bls.n	8003e02 <HAL_TIM_ConfigClockSource+0x82>
 8003e00:	e07a      	b.n	8003ef8 <HAL_TIM_ConfigClockSource+0x178>
 8003e02:	2b60      	cmp	r3, #96	; 0x60
 8003e04:	d04f      	beq.n	8003ea6 <HAL_TIM_ConfigClockSource+0x126>
 8003e06:	d900      	bls.n	8003e0a <HAL_TIM_ConfigClockSource+0x8a>
 8003e08:	e076      	b.n	8003ef8 <HAL_TIM_ConfigClockSource+0x178>
 8003e0a:	2b50      	cmp	r3, #80	; 0x50
 8003e0c:	d03b      	beq.n	8003e86 <HAL_TIM_ConfigClockSource+0x106>
 8003e0e:	d900      	bls.n	8003e12 <HAL_TIM_ConfigClockSource+0x92>
 8003e10:	e072      	b.n	8003ef8 <HAL_TIM_ConfigClockSource+0x178>
 8003e12:	2b40      	cmp	r3, #64	; 0x40
 8003e14:	d057      	beq.n	8003ec6 <HAL_TIM_ConfigClockSource+0x146>
 8003e16:	d900      	bls.n	8003e1a <HAL_TIM_ConfigClockSource+0x9a>
 8003e18:	e06e      	b.n	8003ef8 <HAL_TIM_ConfigClockSource+0x178>
 8003e1a:	2b30      	cmp	r3, #48	; 0x30
 8003e1c:	d063      	beq.n	8003ee6 <HAL_TIM_ConfigClockSource+0x166>
 8003e1e:	d86b      	bhi.n	8003ef8 <HAL_TIM_ConfigClockSource+0x178>
 8003e20:	2b20      	cmp	r3, #32
 8003e22:	d060      	beq.n	8003ee6 <HAL_TIM_ConfigClockSource+0x166>
 8003e24:	d868      	bhi.n	8003ef8 <HAL_TIM_ConfigClockSource+0x178>
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d05d      	beq.n	8003ee6 <HAL_TIM_ConfigClockSource+0x166>
 8003e2a:	2b10      	cmp	r3, #16
 8003e2c:	d05b      	beq.n	8003ee6 <HAL_TIM_ConfigClockSource+0x166>
 8003e2e:	e063      	b.n	8003ef8 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003e34:	683b      	ldr	r3, [r7, #0]
 8003e36:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003e38:	683b      	ldr	r3, [r7, #0]
 8003e3a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003e3c:	683b      	ldr	r3, [r7, #0]
 8003e3e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003e40:	f000 fc02 	bl	8004648 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	689b      	ldr	r3, [r3, #8]
 8003e4a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003e4c:	68bb      	ldr	r3, [r7, #8]
 8003e4e:	2277      	movs	r2, #119	; 0x77
 8003e50:	4313      	orrs	r3, r2
 8003e52:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	68ba      	ldr	r2, [r7, #8]
 8003e5a:	609a      	str	r2, [r3, #8]
      break;
 8003e5c:	e052      	b.n	8003f04 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003e6e:	f000 fbeb 	bl	8004648 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	689a      	ldr	r2, [r3, #8]
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	2180      	movs	r1, #128	; 0x80
 8003e7e:	01c9      	lsls	r1, r1, #7
 8003e80:	430a      	orrs	r2, r1
 8003e82:	609a      	str	r2, [r3, #8]
      break;
 8003e84:	e03e      	b.n	8003f04 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003e8a:	683b      	ldr	r3, [r7, #0]
 8003e8c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e92:	001a      	movs	r2, r3
 8003e94:	f000 fb5c 	bl	8004550 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	2150      	movs	r1, #80	; 0x50
 8003e9e:	0018      	movs	r0, r3
 8003ea0:	f000 fbb6 	bl	8004610 <TIM_ITRx_SetConfig>
      break;
 8003ea4:	e02e      	b.n	8003f04 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003eaa:	683b      	ldr	r3, [r7, #0]
 8003eac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003eae:	683b      	ldr	r3, [r7, #0]
 8003eb0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003eb2:	001a      	movs	r2, r3
 8003eb4:	f000 fb7a 	bl	80045ac <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	2160      	movs	r1, #96	; 0x60
 8003ebe:	0018      	movs	r0, r3
 8003ec0:	f000 fba6 	bl	8004610 <TIM_ITRx_SetConfig>
      break;
 8003ec4:	e01e      	b.n	8003f04 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003ed2:	001a      	movs	r2, r3
 8003ed4:	f000 fb3c 	bl	8004550 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	2140      	movs	r1, #64	; 0x40
 8003ede:	0018      	movs	r0, r3
 8003ee0:	f000 fb96 	bl	8004610 <TIM_ITRx_SetConfig>
      break;
 8003ee4:	e00e      	b.n	8003f04 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681a      	ldr	r2, [r3, #0]
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	0019      	movs	r1, r3
 8003ef0:	0010      	movs	r0, r2
 8003ef2:	f000 fb8d 	bl	8004610 <TIM_ITRx_SetConfig>
      break;
 8003ef6:	e005      	b.n	8003f04 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8003ef8:	230f      	movs	r3, #15
 8003efa:	18fb      	adds	r3, r7, r3
 8003efc:	2201      	movs	r2, #1
 8003efe:	701a      	strb	r2, [r3, #0]
      break;
 8003f00:	e000      	b.n	8003f04 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8003f02:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	223d      	movs	r2, #61	; 0x3d
 8003f08:	2101      	movs	r1, #1
 8003f0a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	223c      	movs	r2, #60	; 0x3c
 8003f10:	2100      	movs	r1, #0
 8003f12:	5499      	strb	r1, [r3, r2]

  return status;
 8003f14:	230f      	movs	r3, #15
 8003f16:	18fb      	adds	r3, r7, r3
 8003f18:	781b      	ldrb	r3, [r3, #0]
}
 8003f1a:	0018      	movs	r0, r3
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	b004      	add	sp, #16
 8003f20:	bd80      	pop	{r7, pc}
 8003f22:	46c0      	nop			; (mov r8, r8)
 8003f24:	ffceff88 	.word	0xffceff88
 8003f28:	ffff00ff 	.word	0xffff00ff

08003f2c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	b084      	sub	sp, #16
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
 8003f34:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	4a30      	ldr	r2, [pc, #192]	; (8004000 <TIM_Base_SetConfig+0xd4>)
 8003f40:	4293      	cmp	r3, r2
 8003f42:	d008      	beq.n	8003f56 <TIM_Base_SetConfig+0x2a>
 8003f44:	687a      	ldr	r2, [r7, #4]
 8003f46:	2380      	movs	r3, #128	; 0x80
 8003f48:	05db      	lsls	r3, r3, #23
 8003f4a:	429a      	cmp	r2, r3
 8003f4c:	d003      	beq.n	8003f56 <TIM_Base_SetConfig+0x2a>
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	4a2c      	ldr	r2, [pc, #176]	; (8004004 <TIM_Base_SetConfig+0xd8>)
 8003f52:	4293      	cmp	r3, r2
 8003f54:	d108      	bne.n	8003f68 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	2270      	movs	r2, #112	; 0x70
 8003f5a:	4393      	bics	r3, r2
 8003f5c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003f5e:	683b      	ldr	r3, [r7, #0]
 8003f60:	685b      	ldr	r3, [r3, #4]
 8003f62:	68fa      	ldr	r2, [r7, #12]
 8003f64:	4313      	orrs	r3, r2
 8003f66:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	4a25      	ldr	r2, [pc, #148]	; (8004000 <TIM_Base_SetConfig+0xd4>)
 8003f6c:	4293      	cmp	r3, r2
 8003f6e:	d014      	beq.n	8003f9a <TIM_Base_SetConfig+0x6e>
 8003f70:	687a      	ldr	r2, [r7, #4]
 8003f72:	2380      	movs	r3, #128	; 0x80
 8003f74:	05db      	lsls	r3, r3, #23
 8003f76:	429a      	cmp	r2, r3
 8003f78:	d00f      	beq.n	8003f9a <TIM_Base_SetConfig+0x6e>
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	4a21      	ldr	r2, [pc, #132]	; (8004004 <TIM_Base_SetConfig+0xd8>)
 8003f7e:	4293      	cmp	r3, r2
 8003f80:	d00b      	beq.n	8003f9a <TIM_Base_SetConfig+0x6e>
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	4a20      	ldr	r2, [pc, #128]	; (8004008 <TIM_Base_SetConfig+0xdc>)
 8003f86:	4293      	cmp	r3, r2
 8003f88:	d007      	beq.n	8003f9a <TIM_Base_SetConfig+0x6e>
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	4a1f      	ldr	r2, [pc, #124]	; (800400c <TIM_Base_SetConfig+0xe0>)
 8003f8e:	4293      	cmp	r3, r2
 8003f90:	d003      	beq.n	8003f9a <TIM_Base_SetConfig+0x6e>
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	4a1e      	ldr	r2, [pc, #120]	; (8004010 <TIM_Base_SetConfig+0xe4>)
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d108      	bne.n	8003fac <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	4a1d      	ldr	r2, [pc, #116]	; (8004014 <TIM_Base_SetConfig+0xe8>)
 8003f9e:	4013      	ands	r3, r2
 8003fa0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003fa2:	683b      	ldr	r3, [r7, #0]
 8003fa4:	68db      	ldr	r3, [r3, #12]
 8003fa6:	68fa      	ldr	r2, [r7, #12]
 8003fa8:	4313      	orrs	r3, r2
 8003faa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	2280      	movs	r2, #128	; 0x80
 8003fb0:	4393      	bics	r3, r2
 8003fb2:	001a      	movs	r2, r3
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	695b      	ldr	r3, [r3, #20]
 8003fb8:	4313      	orrs	r3, r2
 8003fba:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	68fa      	ldr	r2, [r7, #12]
 8003fc0:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003fc2:	683b      	ldr	r3, [r7, #0]
 8003fc4:	689a      	ldr	r2, [r3, #8]
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003fca:	683b      	ldr	r3, [r7, #0]
 8003fcc:	681a      	ldr	r2, [r3, #0]
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	4a0a      	ldr	r2, [pc, #40]	; (8004000 <TIM_Base_SetConfig+0xd4>)
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	d007      	beq.n	8003fea <TIM_Base_SetConfig+0xbe>
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	4a0b      	ldr	r2, [pc, #44]	; (800400c <TIM_Base_SetConfig+0xe0>)
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	d003      	beq.n	8003fea <TIM_Base_SetConfig+0xbe>
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	4a0a      	ldr	r2, [pc, #40]	; (8004010 <TIM_Base_SetConfig+0xe4>)
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	d103      	bne.n	8003ff2 <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	691a      	ldr	r2, [r3, #16]
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	2201      	movs	r2, #1
 8003ff6:	615a      	str	r2, [r3, #20]
}
 8003ff8:	46c0      	nop			; (mov r8, r8)
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	b004      	add	sp, #16
 8003ffe:	bd80      	pop	{r7, pc}
 8004000:	40012c00 	.word	0x40012c00
 8004004:	40000400 	.word	0x40000400
 8004008:	40002000 	.word	0x40002000
 800400c:	40014400 	.word	0x40014400
 8004010:	40014800 	.word	0x40014800
 8004014:	fffffcff 	.word	0xfffffcff

08004018 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004018:	b580      	push	{r7, lr}
 800401a:	b086      	sub	sp, #24
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]
 8004020:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6a1b      	ldr	r3, [r3, #32]
 8004026:	2201      	movs	r2, #1
 8004028:	4393      	bics	r3, r2
 800402a:	001a      	movs	r2, r3
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6a1b      	ldr	r3, [r3, #32]
 8004034:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	685b      	ldr	r3, [r3, #4]
 800403a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	699b      	ldr	r3, [r3, #24]
 8004040:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	4a2e      	ldr	r2, [pc, #184]	; (8004100 <TIM_OC1_SetConfig+0xe8>)
 8004046:	4013      	ands	r3, r2
 8004048:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	2203      	movs	r2, #3
 800404e:	4393      	bics	r3, r2
 8004050:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004052:	683b      	ldr	r3, [r7, #0]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	68fa      	ldr	r2, [r7, #12]
 8004058:	4313      	orrs	r3, r2
 800405a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800405c:	697b      	ldr	r3, [r7, #20]
 800405e:	2202      	movs	r2, #2
 8004060:	4393      	bics	r3, r2
 8004062:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	689b      	ldr	r3, [r3, #8]
 8004068:	697a      	ldr	r2, [r7, #20]
 800406a:	4313      	orrs	r3, r2
 800406c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	4a24      	ldr	r2, [pc, #144]	; (8004104 <TIM_OC1_SetConfig+0xec>)
 8004072:	4293      	cmp	r3, r2
 8004074:	d007      	beq.n	8004086 <TIM_OC1_SetConfig+0x6e>
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	4a23      	ldr	r2, [pc, #140]	; (8004108 <TIM_OC1_SetConfig+0xf0>)
 800407a:	4293      	cmp	r3, r2
 800407c:	d003      	beq.n	8004086 <TIM_OC1_SetConfig+0x6e>
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	4a22      	ldr	r2, [pc, #136]	; (800410c <TIM_OC1_SetConfig+0xf4>)
 8004082:	4293      	cmp	r3, r2
 8004084:	d10c      	bne.n	80040a0 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004086:	697b      	ldr	r3, [r7, #20]
 8004088:	2208      	movs	r2, #8
 800408a:	4393      	bics	r3, r2
 800408c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800408e:	683b      	ldr	r3, [r7, #0]
 8004090:	68db      	ldr	r3, [r3, #12]
 8004092:	697a      	ldr	r2, [r7, #20]
 8004094:	4313      	orrs	r3, r2
 8004096:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004098:	697b      	ldr	r3, [r7, #20]
 800409a:	2204      	movs	r2, #4
 800409c:	4393      	bics	r3, r2
 800409e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	4a18      	ldr	r2, [pc, #96]	; (8004104 <TIM_OC1_SetConfig+0xec>)
 80040a4:	4293      	cmp	r3, r2
 80040a6:	d007      	beq.n	80040b8 <TIM_OC1_SetConfig+0xa0>
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	4a17      	ldr	r2, [pc, #92]	; (8004108 <TIM_OC1_SetConfig+0xf0>)
 80040ac:	4293      	cmp	r3, r2
 80040ae:	d003      	beq.n	80040b8 <TIM_OC1_SetConfig+0xa0>
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	4a16      	ldr	r2, [pc, #88]	; (800410c <TIM_OC1_SetConfig+0xf4>)
 80040b4:	4293      	cmp	r3, r2
 80040b6:	d111      	bne.n	80040dc <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80040b8:	693b      	ldr	r3, [r7, #16]
 80040ba:	4a15      	ldr	r2, [pc, #84]	; (8004110 <TIM_OC1_SetConfig+0xf8>)
 80040bc:	4013      	ands	r3, r2
 80040be:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80040c0:	693b      	ldr	r3, [r7, #16]
 80040c2:	4a14      	ldr	r2, [pc, #80]	; (8004114 <TIM_OC1_SetConfig+0xfc>)
 80040c4:	4013      	ands	r3, r2
 80040c6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80040c8:	683b      	ldr	r3, [r7, #0]
 80040ca:	695b      	ldr	r3, [r3, #20]
 80040cc:	693a      	ldr	r2, [r7, #16]
 80040ce:	4313      	orrs	r3, r2
 80040d0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80040d2:	683b      	ldr	r3, [r7, #0]
 80040d4:	699b      	ldr	r3, [r3, #24]
 80040d6:	693a      	ldr	r2, [r7, #16]
 80040d8:	4313      	orrs	r3, r2
 80040da:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	693a      	ldr	r2, [r7, #16]
 80040e0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	68fa      	ldr	r2, [r7, #12]
 80040e6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80040e8:	683b      	ldr	r3, [r7, #0]
 80040ea:	685a      	ldr	r2, [r3, #4]
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	697a      	ldr	r2, [r7, #20]
 80040f4:	621a      	str	r2, [r3, #32]
}
 80040f6:	46c0      	nop			; (mov r8, r8)
 80040f8:	46bd      	mov	sp, r7
 80040fa:	b006      	add	sp, #24
 80040fc:	bd80      	pop	{r7, pc}
 80040fe:	46c0      	nop			; (mov r8, r8)
 8004100:	fffeff8f 	.word	0xfffeff8f
 8004104:	40012c00 	.word	0x40012c00
 8004108:	40014400 	.word	0x40014400
 800410c:	40014800 	.word	0x40014800
 8004110:	fffffeff 	.word	0xfffffeff
 8004114:	fffffdff 	.word	0xfffffdff

08004118 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004118:	b580      	push	{r7, lr}
 800411a:	b086      	sub	sp, #24
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
 8004120:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6a1b      	ldr	r3, [r3, #32]
 8004126:	2210      	movs	r2, #16
 8004128:	4393      	bics	r3, r2
 800412a:	001a      	movs	r2, r3
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	6a1b      	ldr	r3, [r3, #32]
 8004134:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	685b      	ldr	r3, [r3, #4]
 800413a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	699b      	ldr	r3, [r3, #24]
 8004140:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	4a2c      	ldr	r2, [pc, #176]	; (80041f8 <TIM_OC2_SetConfig+0xe0>)
 8004146:	4013      	ands	r3, r2
 8004148:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	4a2b      	ldr	r2, [pc, #172]	; (80041fc <TIM_OC2_SetConfig+0xe4>)
 800414e:	4013      	ands	r3, r2
 8004150:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	021b      	lsls	r3, r3, #8
 8004158:	68fa      	ldr	r2, [r7, #12]
 800415a:	4313      	orrs	r3, r2
 800415c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800415e:	697b      	ldr	r3, [r7, #20]
 8004160:	2220      	movs	r2, #32
 8004162:	4393      	bics	r3, r2
 8004164:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004166:	683b      	ldr	r3, [r7, #0]
 8004168:	689b      	ldr	r3, [r3, #8]
 800416a:	011b      	lsls	r3, r3, #4
 800416c:	697a      	ldr	r2, [r7, #20]
 800416e:	4313      	orrs	r3, r2
 8004170:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	4a22      	ldr	r2, [pc, #136]	; (8004200 <TIM_OC2_SetConfig+0xe8>)
 8004176:	4293      	cmp	r3, r2
 8004178:	d10d      	bne.n	8004196 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800417a:	697b      	ldr	r3, [r7, #20]
 800417c:	2280      	movs	r2, #128	; 0x80
 800417e:	4393      	bics	r3, r2
 8004180:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004182:	683b      	ldr	r3, [r7, #0]
 8004184:	68db      	ldr	r3, [r3, #12]
 8004186:	011b      	lsls	r3, r3, #4
 8004188:	697a      	ldr	r2, [r7, #20]
 800418a:	4313      	orrs	r3, r2
 800418c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800418e:	697b      	ldr	r3, [r7, #20]
 8004190:	2240      	movs	r2, #64	; 0x40
 8004192:	4393      	bics	r3, r2
 8004194:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	4a19      	ldr	r2, [pc, #100]	; (8004200 <TIM_OC2_SetConfig+0xe8>)
 800419a:	4293      	cmp	r3, r2
 800419c:	d007      	beq.n	80041ae <TIM_OC2_SetConfig+0x96>
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	4a18      	ldr	r2, [pc, #96]	; (8004204 <TIM_OC2_SetConfig+0xec>)
 80041a2:	4293      	cmp	r3, r2
 80041a4:	d003      	beq.n	80041ae <TIM_OC2_SetConfig+0x96>
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	4a17      	ldr	r2, [pc, #92]	; (8004208 <TIM_OC2_SetConfig+0xf0>)
 80041aa:	4293      	cmp	r3, r2
 80041ac:	d113      	bne.n	80041d6 <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80041ae:	693b      	ldr	r3, [r7, #16]
 80041b0:	4a16      	ldr	r2, [pc, #88]	; (800420c <TIM_OC2_SetConfig+0xf4>)
 80041b2:	4013      	ands	r3, r2
 80041b4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80041b6:	693b      	ldr	r3, [r7, #16]
 80041b8:	4a15      	ldr	r2, [pc, #84]	; (8004210 <TIM_OC2_SetConfig+0xf8>)
 80041ba:	4013      	ands	r3, r2
 80041bc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80041be:	683b      	ldr	r3, [r7, #0]
 80041c0:	695b      	ldr	r3, [r3, #20]
 80041c2:	009b      	lsls	r3, r3, #2
 80041c4:	693a      	ldr	r2, [r7, #16]
 80041c6:	4313      	orrs	r3, r2
 80041c8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80041ca:	683b      	ldr	r3, [r7, #0]
 80041cc:	699b      	ldr	r3, [r3, #24]
 80041ce:	009b      	lsls	r3, r3, #2
 80041d0:	693a      	ldr	r2, [r7, #16]
 80041d2:	4313      	orrs	r3, r2
 80041d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	693a      	ldr	r2, [r7, #16]
 80041da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	68fa      	ldr	r2, [r7, #12]
 80041e0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	685a      	ldr	r2, [r3, #4]
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	697a      	ldr	r2, [r7, #20]
 80041ee:	621a      	str	r2, [r3, #32]
}
 80041f0:	46c0      	nop			; (mov r8, r8)
 80041f2:	46bd      	mov	sp, r7
 80041f4:	b006      	add	sp, #24
 80041f6:	bd80      	pop	{r7, pc}
 80041f8:	feff8fff 	.word	0xfeff8fff
 80041fc:	fffffcff 	.word	0xfffffcff
 8004200:	40012c00 	.word	0x40012c00
 8004204:	40014400 	.word	0x40014400
 8004208:	40014800 	.word	0x40014800
 800420c:	fffffbff 	.word	0xfffffbff
 8004210:	fffff7ff 	.word	0xfffff7ff

08004214 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004214:	b580      	push	{r7, lr}
 8004216:	b086      	sub	sp, #24
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]
 800421c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6a1b      	ldr	r3, [r3, #32]
 8004222:	4a33      	ldr	r2, [pc, #204]	; (80042f0 <TIM_OC3_SetConfig+0xdc>)
 8004224:	401a      	ands	r2, r3
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6a1b      	ldr	r3, [r3, #32]
 800422e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	685b      	ldr	r3, [r3, #4]
 8004234:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	69db      	ldr	r3, [r3, #28]
 800423a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	4a2d      	ldr	r2, [pc, #180]	; (80042f4 <TIM_OC3_SetConfig+0xe0>)
 8004240:	4013      	ands	r3, r2
 8004242:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	2203      	movs	r2, #3
 8004248:	4393      	bics	r3, r2
 800424a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800424c:	683b      	ldr	r3, [r7, #0]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	68fa      	ldr	r2, [r7, #12]
 8004252:	4313      	orrs	r3, r2
 8004254:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004256:	697b      	ldr	r3, [r7, #20]
 8004258:	4a27      	ldr	r2, [pc, #156]	; (80042f8 <TIM_OC3_SetConfig+0xe4>)
 800425a:	4013      	ands	r3, r2
 800425c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800425e:	683b      	ldr	r3, [r7, #0]
 8004260:	689b      	ldr	r3, [r3, #8]
 8004262:	021b      	lsls	r3, r3, #8
 8004264:	697a      	ldr	r2, [r7, #20]
 8004266:	4313      	orrs	r3, r2
 8004268:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	4a23      	ldr	r2, [pc, #140]	; (80042fc <TIM_OC3_SetConfig+0xe8>)
 800426e:	4293      	cmp	r3, r2
 8004270:	d10d      	bne.n	800428e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004272:	697b      	ldr	r3, [r7, #20]
 8004274:	4a22      	ldr	r2, [pc, #136]	; (8004300 <TIM_OC3_SetConfig+0xec>)
 8004276:	4013      	ands	r3, r2
 8004278:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800427a:	683b      	ldr	r3, [r7, #0]
 800427c:	68db      	ldr	r3, [r3, #12]
 800427e:	021b      	lsls	r3, r3, #8
 8004280:	697a      	ldr	r2, [r7, #20]
 8004282:	4313      	orrs	r3, r2
 8004284:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004286:	697b      	ldr	r3, [r7, #20]
 8004288:	4a1e      	ldr	r2, [pc, #120]	; (8004304 <TIM_OC3_SetConfig+0xf0>)
 800428a:	4013      	ands	r3, r2
 800428c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	4a1a      	ldr	r2, [pc, #104]	; (80042fc <TIM_OC3_SetConfig+0xe8>)
 8004292:	4293      	cmp	r3, r2
 8004294:	d007      	beq.n	80042a6 <TIM_OC3_SetConfig+0x92>
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	4a1b      	ldr	r2, [pc, #108]	; (8004308 <TIM_OC3_SetConfig+0xf4>)
 800429a:	4293      	cmp	r3, r2
 800429c:	d003      	beq.n	80042a6 <TIM_OC3_SetConfig+0x92>
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	4a1a      	ldr	r2, [pc, #104]	; (800430c <TIM_OC3_SetConfig+0xf8>)
 80042a2:	4293      	cmp	r3, r2
 80042a4:	d113      	bne.n	80042ce <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80042a6:	693b      	ldr	r3, [r7, #16]
 80042a8:	4a19      	ldr	r2, [pc, #100]	; (8004310 <TIM_OC3_SetConfig+0xfc>)
 80042aa:	4013      	ands	r3, r2
 80042ac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80042ae:	693b      	ldr	r3, [r7, #16]
 80042b0:	4a18      	ldr	r2, [pc, #96]	; (8004314 <TIM_OC3_SetConfig+0x100>)
 80042b2:	4013      	ands	r3, r2
 80042b4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	695b      	ldr	r3, [r3, #20]
 80042ba:	011b      	lsls	r3, r3, #4
 80042bc:	693a      	ldr	r2, [r7, #16]
 80042be:	4313      	orrs	r3, r2
 80042c0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	699b      	ldr	r3, [r3, #24]
 80042c6:	011b      	lsls	r3, r3, #4
 80042c8:	693a      	ldr	r2, [r7, #16]
 80042ca:	4313      	orrs	r3, r2
 80042cc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	693a      	ldr	r2, [r7, #16]
 80042d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	68fa      	ldr	r2, [r7, #12]
 80042d8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80042da:	683b      	ldr	r3, [r7, #0]
 80042dc:	685a      	ldr	r2, [r3, #4]
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	697a      	ldr	r2, [r7, #20]
 80042e6:	621a      	str	r2, [r3, #32]
}
 80042e8:	46c0      	nop			; (mov r8, r8)
 80042ea:	46bd      	mov	sp, r7
 80042ec:	b006      	add	sp, #24
 80042ee:	bd80      	pop	{r7, pc}
 80042f0:	fffffeff 	.word	0xfffffeff
 80042f4:	fffeff8f 	.word	0xfffeff8f
 80042f8:	fffffdff 	.word	0xfffffdff
 80042fc:	40012c00 	.word	0x40012c00
 8004300:	fffff7ff 	.word	0xfffff7ff
 8004304:	fffffbff 	.word	0xfffffbff
 8004308:	40014400 	.word	0x40014400
 800430c:	40014800 	.word	0x40014800
 8004310:	ffffefff 	.word	0xffffefff
 8004314:	ffffdfff 	.word	0xffffdfff

08004318 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004318:	b580      	push	{r7, lr}
 800431a:	b086      	sub	sp, #24
 800431c:	af00      	add	r7, sp, #0
 800431e:	6078      	str	r0, [r7, #4]
 8004320:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6a1b      	ldr	r3, [r3, #32]
 8004326:	4a26      	ldr	r2, [pc, #152]	; (80043c0 <TIM_OC4_SetConfig+0xa8>)
 8004328:	401a      	ands	r2, r3
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6a1b      	ldr	r3, [r3, #32]
 8004332:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	685b      	ldr	r3, [r3, #4]
 8004338:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	69db      	ldr	r3, [r3, #28]
 800433e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	4a20      	ldr	r2, [pc, #128]	; (80043c4 <TIM_OC4_SetConfig+0xac>)
 8004344:	4013      	ands	r3, r2
 8004346:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	4a1f      	ldr	r2, [pc, #124]	; (80043c8 <TIM_OC4_SetConfig+0xb0>)
 800434c:	4013      	ands	r3, r2
 800434e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	021b      	lsls	r3, r3, #8
 8004356:	68fa      	ldr	r2, [r7, #12]
 8004358:	4313      	orrs	r3, r2
 800435a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800435c:	693b      	ldr	r3, [r7, #16]
 800435e:	4a1b      	ldr	r2, [pc, #108]	; (80043cc <TIM_OC4_SetConfig+0xb4>)
 8004360:	4013      	ands	r3, r2
 8004362:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	689b      	ldr	r3, [r3, #8]
 8004368:	031b      	lsls	r3, r3, #12
 800436a:	693a      	ldr	r2, [r7, #16]
 800436c:	4313      	orrs	r3, r2
 800436e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	4a17      	ldr	r2, [pc, #92]	; (80043d0 <TIM_OC4_SetConfig+0xb8>)
 8004374:	4293      	cmp	r3, r2
 8004376:	d007      	beq.n	8004388 <TIM_OC4_SetConfig+0x70>
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	4a16      	ldr	r2, [pc, #88]	; (80043d4 <TIM_OC4_SetConfig+0xbc>)
 800437c:	4293      	cmp	r3, r2
 800437e:	d003      	beq.n	8004388 <TIM_OC4_SetConfig+0x70>
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	4a15      	ldr	r2, [pc, #84]	; (80043d8 <TIM_OC4_SetConfig+0xc0>)
 8004384:	4293      	cmp	r3, r2
 8004386:	d109      	bne.n	800439c <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004388:	697b      	ldr	r3, [r7, #20]
 800438a:	4a14      	ldr	r2, [pc, #80]	; (80043dc <TIM_OC4_SetConfig+0xc4>)
 800438c:	4013      	ands	r3, r2
 800438e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004390:	683b      	ldr	r3, [r7, #0]
 8004392:	695b      	ldr	r3, [r3, #20]
 8004394:	019b      	lsls	r3, r3, #6
 8004396:	697a      	ldr	r2, [r7, #20]
 8004398:	4313      	orrs	r3, r2
 800439a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	697a      	ldr	r2, [r7, #20]
 80043a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	68fa      	ldr	r2, [r7, #12]
 80043a6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	685a      	ldr	r2, [r3, #4]
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	693a      	ldr	r2, [r7, #16]
 80043b4:	621a      	str	r2, [r3, #32]
}
 80043b6:	46c0      	nop			; (mov r8, r8)
 80043b8:	46bd      	mov	sp, r7
 80043ba:	b006      	add	sp, #24
 80043bc:	bd80      	pop	{r7, pc}
 80043be:	46c0      	nop			; (mov r8, r8)
 80043c0:	ffffefff 	.word	0xffffefff
 80043c4:	feff8fff 	.word	0xfeff8fff
 80043c8:	fffffcff 	.word	0xfffffcff
 80043cc:	ffffdfff 	.word	0xffffdfff
 80043d0:	40012c00 	.word	0x40012c00
 80043d4:	40014400 	.word	0x40014400
 80043d8:	40014800 	.word	0x40014800
 80043dc:	ffffbfff 	.word	0xffffbfff

080043e0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b086      	sub	sp, #24
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]
 80043e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6a1b      	ldr	r3, [r3, #32]
 80043ee:	4a23      	ldr	r2, [pc, #140]	; (800447c <TIM_OC5_SetConfig+0x9c>)
 80043f0:	401a      	ands	r2, r3
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6a1b      	ldr	r3, [r3, #32]
 80043fa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	685b      	ldr	r3, [r3, #4]
 8004400:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004406:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	4a1d      	ldr	r2, [pc, #116]	; (8004480 <TIM_OC5_SetConfig+0xa0>)
 800440c:	4013      	ands	r3, r2
 800440e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004410:	683b      	ldr	r3, [r7, #0]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	68fa      	ldr	r2, [r7, #12]
 8004416:	4313      	orrs	r3, r2
 8004418:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800441a:	693b      	ldr	r3, [r7, #16]
 800441c:	4a19      	ldr	r2, [pc, #100]	; (8004484 <TIM_OC5_SetConfig+0xa4>)
 800441e:	4013      	ands	r3, r2
 8004420:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	689b      	ldr	r3, [r3, #8]
 8004426:	041b      	lsls	r3, r3, #16
 8004428:	693a      	ldr	r2, [r7, #16]
 800442a:	4313      	orrs	r3, r2
 800442c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	4a15      	ldr	r2, [pc, #84]	; (8004488 <TIM_OC5_SetConfig+0xa8>)
 8004432:	4293      	cmp	r3, r2
 8004434:	d007      	beq.n	8004446 <TIM_OC5_SetConfig+0x66>
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	4a14      	ldr	r2, [pc, #80]	; (800448c <TIM_OC5_SetConfig+0xac>)
 800443a:	4293      	cmp	r3, r2
 800443c:	d003      	beq.n	8004446 <TIM_OC5_SetConfig+0x66>
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	4a13      	ldr	r2, [pc, #76]	; (8004490 <TIM_OC5_SetConfig+0xb0>)
 8004442:	4293      	cmp	r3, r2
 8004444:	d109      	bne.n	800445a <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004446:	697b      	ldr	r3, [r7, #20]
 8004448:	4a0c      	ldr	r2, [pc, #48]	; (800447c <TIM_OC5_SetConfig+0x9c>)
 800444a:	4013      	ands	r3, r2
 800444c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800444e:	683b      	ldr	r3, [r7, #0]
 8004450:	695b      	ldr	r3, [r3, #20]
 8004452:	021b      	lsls	r3, r3, #8
 8004454:	697a      	ldr	r2, [r7, #20]
 8004456:	4313      	orrs	r3, r2
 8004458:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	697a      	ldr	r2, [r7, #20]
 800445e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	68fa      	ldr	r2, [r7, #12]
 8004464:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004466:	683b      	ldr	r3, [r7, #0]
 8004468:	685a      	ldr	r2, [r3, #4]
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	693a      	ldr	r2, [r7, #16]
 8004472:	621a      	str	r2, [r3, #32]
}
 8004474:	46c0      	nop			; (mov r8, r8)
 8004476:	46bd      	mov	sp, r7
 8004478:	b006      	add	sp, #24
 800447a:	bd80      	pop	{r7, pc}
 800447c:	fffeffff 	.word	0xfffeffff
 8004480:	fffeff8f 	.word	0xfffeff8f
 8004484:	fffdffff 	.word	0xfffdffff
 8004488:	40012c00 	.word	0x40012c00
 800448c:	40014400 	.word	0x40014400
 8004490:	40014800 	.word	0x40014800

08004494 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004494:	b580      	push	{r7, lr}
 8004496:	b086      	sub	sp, #24
 8004498:	af00      	add	r7, sp, #0
 800449a:	6078      	str	r0, [r7, #4]
 800449c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	6a1b      	ldr	r3, [r3, #32]
 80044a2:	4a24      	ldr	r2, [pc, #144]	; (8004534 <TIM_OC6_SetConfig+0xa0>)
 80044a4:	401a      	ands	r2, r3
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6a1b      	ldr	r3, [r3, #32]
 80044ae:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	685b      	ldr	r3, [r3, #4]
 80044b4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	4a1e      	ldr	r2, [pc, #120]	; (8004538 <TIM_OC6_SetConfig+0xa4>)
 80044c0:	4013      	ands	r3, r2
 80044c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80044c4:	683b      	ldr	r3, [r7, #0]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	021b      	lsls	r3, r3, #8
 80044ca:	68fa      	ldr	r2, [r7, #12]
 80044cc:	4313      	orrs	r3, r2
 80044ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80044d0:	693b      	ldr	r3, [r7, #16]
 80044d2:	4a1a      	ldr	r2, [pc, #104]	; (800453c <TIM_OC6_SetConfig+0xa8>)
 80044d4:	4013      	ands	r3, r2
 80044d6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	689b      	ldr	r3, [r3, #8]
 80044dc:	051b      	lsls	r3, r3, #20
 80044de:	693a      	ldr	r2, [r7, #16]
 80044e0:	4313      	orrs	r3, r2
 80044e2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	4a16      	ldr	r2, [pc, #88]	; (8004540 <TIM_OC6_SetConfig+0xac>)
 80044e8:	4293      	cmp	r3, r2
 80044ea:	d007      	beq.n	80044fc <TIM_OC6_SetConfig+0x68>
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	4a15      	ldr	r2, [pc, #84]	; (8004544 <TIM_OC6_SetConfig+0xb0>)
 80044f0:	4293      	cmp	r3, r2
 80044f2:	d003      	beq.n	80044fc <TIM_OC6_SetConfig+0x68>
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	4a14      	ldr	r2, [pc, #80]	; (8004548 <TIM_OC6_SetConfig+0xb4>)
 80044f8:	4293      	cmp	r3, r2
 80044fa:	d109      	bne.n	8004510 <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80044fc:	697b      	ldr	r3, [r7, #20]
 80044fe:	4a13      	ldr	r2, [pc, #76]	; (800454c <TIM_OC6_SetConfig+0xb8>)
 8004500:	4013      	ands	r3, r2
 8004502:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004504:	683b      	ldr	r3, [r7, #0]
 8004506:	695b      	ldr	r3, [r3, #20]
 8004508:	029b      	lsls	r3, r3, #10
 800450a:	697a      	ldr	r2, [r7, #20]
 800450c:	4313      	orrs	r3, r2
 800450e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	697a      	ldr	r2, [r7, #20]
 8004514:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	68fa      	ldr	r2, [r7, #12]
 800451a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800451c:	683b      	ldr	r3, [r7, #0]
 800451e:	685a      	ldr	r2, [r3, #4]
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	693a      	ldr	r2, [r7, #16]
 8004528:	621a      	str	r2, [r3, #32]
}
 800452a:	46c0      	nop			; (mov r8, r8)
 800452c:	46bd      	mov	sp, r7
 800452e:	b006      	add	sp, #24
 8004530:	bd80      	pop	{r7, pc}
 8004532:	46c0      	nop			; (mov r8, r8)
 8004534:	ffefffff 	.word	0xffefffff
 8004538:	feff8fff 	.word	0xfeff8fff
 800453c:	ffdfffff 	.word	0xffdfffff
 8004540:	40012c00 	.word	0x40012c00
 8004544:	40014400 	.word	0x40014400
 8004548:	40014800 	.word	0x40014800
 800454c:	fffbffff 	.word	0xfffbffff

08004550 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004550:	b580      	push	{r7, lr}
 8004552:	b086      	sub	sp, #24
 8004554:	af00      	add	r7, sp, #0
 8004556:	60f8      	str	r0, [r7, #12]
 8004558:	60b9      	str	r1, [r7, #8]
 800455a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	6a1b      	ldr	r3, [r3, #32]
 8004560:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	6a1b      	ldr	r3, [r3, #32]
 8004566:	2201      	movs	r2, #1
 8004568:	4393      	bics	r3, r2
 800456a:	001a      	movs	r2, r3
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	699b      	ldr	r3, [r3, #24]
 8004574:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004576:	693b      	ldr	r3, [r7, #16]
 8004578:	22f0      	movs	r2, #240	; 0xf0
 800457a:	4393      	bics	r3, r2
 800457c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	011b      	lsls	r3, r3, #4
 8004582:	693a      	ldr	r2, [r7, #16]
 8004584:	4313      	orrs	r3, r2
 8004586:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004588:	697b      	ldr	r3, [r7, #20]
 800458a:	220a      	movs	r2, #10
 800458c:	4393      	bics	r3, r2
 800458e:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004590:	697a      	ldr	r2, [r7, #20]
 8004592:	68bb      	ldr	r3, [r7, #8]
 8004594:	4313      	orrs	r3, r2
 8004596:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	693a      	ldr	r2, [r7, #16]
 800459c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	697a      	ldr	r2, [r7, #20]
 80045a2:	621a      	str	r2, [r3, #32]
}
 80045a4:	46c0      	nop			; (mov r8, r8)
 80045a6:	46bd      	mov	sp, r7
 80045a8:	b006      	add	sp, #24
 80045aa:	bd80      	pop	{r7, pc}

080045ac <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b086      	sub	sp, #24
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	60f8      	str	r0, [r7, #12]
 80045b4:	60b9      	str	r1, [r7, #8]
 80045b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	6a1b      	ldr	r3, [r3, #32]
 80045bc:	2210      	movs	r2, #16
 80045be:	4393      	bics	r3, r2
 80045c0:	001a      	movs	r2, r3
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	699b      	ldr	r3, [r3, #24]
 80045ca:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	6a1b      	ldr	r3, [r3, #32]
 80045d0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80045d2:	697b      	ldr	r3, [r7, #20]
 80045d4:	4a0d      	ldr	r2, [pc, #52]	; (800460c <TIM_TI2_ConfigInputStage+0x60>)
 80045d6:	4013      	ands	r3, r2
 80045d8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	031b      	lsls	r3, r3, #12
 80045de:	697a      	ldr	r2, [r7, #20]
 80045e0:	4313      	orrs	r3, r2
 80045e2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80045e4:	693b      	ldr	r3, [r7, #16]
 80045e6:	22a0      	movs	r2, #160	; 0xa0
 80045e8:	4393      	bics	r3, r2
 80045ea:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80045ec:	68bb      	ldr	r3, [r7, #8]
 80045ee:	011b      	lsls	r3, r3, #4
 80045f0:	693a      	ldr	r2, [r7, #16]
 80045f2:	4313      	orrs	r3, r2
 80045f4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	697a      	ldr	r2, [r7, #20]
 80045fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	693a      	ldr	r2, [r7, #16]
 8004600:	621a      	str	r2, [r3, #32]
}
 8004602:	46c0      	nop			; (mov r8, r8)
 8004604:	46bd      	mov	sp, r7
 8004606:	b006      	add	sp, #24
 8004608:	bd80      	pop	{r7, pc}
 800460a:	46c0      	nop			; (mov r8, r8)
 800460c:	ffff0fff 	.word	0xffff0fff

08004610 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004610:	b580      	push	{r7, lr}
 8004612:	b084      	sub	sp, #16
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
 8004618:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	689b      	ldr	r3, [r3, #8]
 800461e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	4a08      	ldr	r2, [pc, #32]	; (8004644 <TIM_ITRx_SetConfig+0x34>)
 8004624:	4013      	ands	r3, r2
 8004626:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004628:	683a      	ldr	r2, [r7, #0]
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	4313      	orrs	r3, r2
 800462e:	2207      	movs	r2, #7
 8004630:	4313      	orrs	r3, r2
 8004632:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	68fa      	ldr	r2, [r7, #12]
 8004638:	609a      	str	r2, [r3, #8]
}
 800463a:	46c0      	nop			; (mov r8, r8)
 800463c:	46bd      	mov	sp, r7
 800463e:	b004      	add	sp, #16
 8004640:	bd80      	pop	{r7, pc}
 8004642:	46c0      	nop			; (mov r8, r8)
 8004644:	ffcfff8f 	.word	0xffcfff8f

08004648 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004648:	b580      	push	{r7, lr}
 800464a:	b086      	sub	sp, #24
 800464c:	af00      	add	r7, sp, #0
 800464e:	60f8      	str	r0, [r7, #12]
 8004650:	60b9      	str	r1, [r7, #8]
 8004652:	607a      	str	r2, [r7, #4]
 8004654:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	689b      	ldr	r3, [r3, #8]
 800465a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800465c:	697b      	ldr	r3, [r7, #20]
 800465e:	4a09      	ldr	r2, [pc, #36]	; (8004684 <TIM_ETR_SetConfig+0x3c>)
 8004660:	4013      	ands	r3, r2
 8004662:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	021a      	lsls	r2, r3, #8
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	431a      	orrs	r2, r3
 800466c:	68bb      	ldr	r3, [r7, #8]
 800466e:	4313      	orrs	r3, r2
 8004670:	697a      	ldr	r2, [r7, #20]
 8004672:	4313      	orrs	r3, r2
 8004674:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	697a      	ldr	r2, [r7, #20]
 800467a:	609a      	str	r2, [r3, #8]
}
 800467c:	46c0      	nop			; (mov r8, r8)
 800467e:	46bd      	mov	sp, r7
 8004680:	b006      	add	sp, #24
 8004682:	bd80      	pop	{r7, pc}
 8004684:	ffff00ff 	.word	0xffff00ff

08004688 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004688:	b580      	push	{r7, lr}
 800468a:	b086      	sub	sp, #24
 800468c:	af00      	add	r7, sp, #0
 800468e:	60f8      	str	r0, [r7, #12]
 8004690:	60b9      	str	r1, [r7, #8]
 8004692:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004694:	68bb      	ldr	r3, [r7, #8]
 8004696:	221f      	movs	r2, #31
 8004698:	4013      	ands	r3, r2
 800469a:	2201      	movs	r2, #1
 800469c:	409a      	lsls	r2, r3
 800469e:	0013      	movs	r3, r2
 80046a0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	6a1b      	ldr	r3, [r3, #32]
 80046a6:	697a      	ldr	r2, [r7, #20]
 80046a8:	43d2      	mvns	r2, r2
 80046aa:	401a      	ands	r2, r3
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	6a1a      	ldr	r2, [r3, #32]
 80046b4:	68bb      	ldr	r3, [r7, #8]
 80046b6:	211f      	movs	r1, #31
 80046b8:	400b      	ands	r3, r1
 80046ba:	6879      	ldr	r1, [r7, #4]
 80046bc:	4099      	lsls	r1, r3
 80046be:	000b      	movs	r3, r1
 80046c0:	431a      	orrs	r2, r3
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	621a      	str	r2, [r3, #32]
}
 80046c6:	46c0      	nop			; (mov r8, r8)
 80046c8:	46bd      	mov	sp, r7
 80046ca:	b006      	add	sp, #24
 80046cc:	bd80      	pop	{r7, pc}
	...

080046d0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	b084      	sub	sp, #16
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
 80046d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	223c      	movs	r2, #60	; 0x3c
 80046de:	5c9b      	ldrb	r3, [r3, r2]
 80046e0:	2b01      	cmp	r3, #1
 80046e2:	d101      	bne.n	80046e8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80046e4:	2302      	movs	r3, #2
 80046e6:	e050      	b.n	800478a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	223c      	movs	r2, #60	; 0x3c
 80046ec:	2101      	movs	r1, #1
 80046ee:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	223d      	movs	r2, #61	; 0x3d
 80046f4:	2102      	movs	r1, #2
 80046f6:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	685b      	ldr	r3, [r3, #4]
 80046fe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	689b      	ldr	r3, [r3, #8]
 8004706:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	4a21      	ldr	r2, [pc, #132]	; (8004794 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800470e:	4293      	cmp	r3, r2
 8004710:	d108      	bne.n	8004724 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	4a20      	ldr	r2, [pc, #128]	; (8004798 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004716:	4013      	ands	r3, r2
 8004718:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800471a:	683b      	ldr	r3, [r7, #0]
 800471c:	685b      	ldr	r3, [r3, #4]
 800471e:	68fa      	ldr	r2, [r7, #12]
 8004720:	4313      	orrs	r3, r2
 8004722:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	2270      	movs	r2, #112	; 0x70
 8004728:	4393      	bics	r3, r2
 800472a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	68fa      	ldr	r2, [r7, #12]
 8004732:	4313      	orrs	r3, r2
 8004734:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	68fa      	ldr	r2, [r7, #12]
 800473c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	4a14      	ldr	r2, [pc, #80]	; (8004794 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8004744:	4293      	cmp	r3, r2
 8004746:	d00a      	beq.n	800475e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681a      	ldr	r2, [r3, #0]
 800474c:	2380      	movs	r3, #128	; 0x80
 800474e:	05db      	lsls	r3, r3, #23
 8004750:	429a      	cmp	r2, r3
 8004752:	d004      	beq.n	800475e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	4a10      	ldr	r2, [pc, #64]	; (800479c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800475a:	4293      	cmp	r3, r2
 800475c:	d10c      	bne.n	8004778 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800475e:	68bb      	ldr	r3, [r7, #8]
 8004760:	2280      	movs	r2, #128	; 0x80
 8004762:	4393      	bics	r3, r2
 8004764:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004766:	683b      	ldr	r3, [r7, #0]
 8004768:	689b      	ldr	r3, [r3, #8]
 800476a:	68ba      	ldr	r2, [r7, #8]
 800476c:	4313      	orrs	r3, r2
 800476e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	68ba      	ldr	r2, [r7, #8]
 8004776:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	223d      	movs	r2, #61	; 0x3d
 800477c:	2101      	movs	r1, #1
 800477e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	223c      	movs	r2, #60	; 0x3c
 8004784:	2100      	movs	r1, #0
 8004786:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004788:	2300      	movs	r3, #0
}
 800478a:	0018      	movs	r0, r3
 800478c:	46bd      	mov	sp, r7
 800478e:	b004      	add	sp, #16
 8004790:	bd80      	pop	{r7, pc}
 8004792:	46c0      	nop			; (mov r8, r8)
 8004794:	40012c00 	.word	0x40012c00
 8004798:	ff0fffff 	.word	0xff0fffff
 800479c:	40000400 	.word	0x40000400

080047a0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b084      	sub	sp, #16
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
 80047a8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80047aa:	2300      	movs	r3, #0
 80047ac:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	223c      	movs	r2, #60	; 0x3c
 80047b2:	5c9b      	ldrb	r3, [r3, r2]
 80047b4:	2b01      	cmp	r3, #1
 80047b6:	d101      	bne.n	80047bc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80047b8:	2302      	movs	r3, #2
 80047ba:	e079      	b.n	80048b0 <HAL_TIMEx_ConfigBreakDeadTime+0x110>
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	223c      	movs	r2, #60	; 0x3c
 80047c0:	2101      	movs	r1, #1
 80047c2:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	22ff      	movs	r2, #255	; 0xff
 80047c8:	4393      	bics	r3, r2
 80047ca:	001a      	movs	r2, r3
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	68db      	ldr	r3, [r3, #12]
 80047d0:	4313      	orrs	r3, r2
 80047d2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	4a38      	ldr	r2, [pc, #224]	; (80048b8 <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 80047d8:	401a      	ands	r2, r3
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	689b      	ldr	r3, [r3, #8]
 80047de:	4313      	orrs	r3, r2
 80047e0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	4a35      	ldr	r2, [pc, #212]	; (80048bc <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 80047e6:	401a      	ands	r2, r3
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	685b      	ldr	r3, [r3, #4]
 80047ec:	4313      	orrs	r3, r2
 80047ee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	4a33      	ldr	r2, [pc, #204]	; (80048c0 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 80047f4:	401a      	ands	r2, r3
 80047f6:	683b      	ldr	r3, [r7, #0]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	4313      	orrs	r3, r2
 80047fc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	4a30      	ldr	r2, [pc, #192]	; (80048c4 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8004802:	401a      	ands	r2, r3
 8004804:	683b      	ldr	r3, [r7, #0]
 8004806:	691b      	ldr	r3, [r3, #16]
 8004808:	4313      	orrs	r3, r2
 800480a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	4a2e      	ldr	r2, [pc, #184]	; (80048c8 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 8004810:	401a      	ands	r2, r3
 8004812:	683b      	ldr	r3, [r7, #0]
 8004814:	695b      	ldr	r3, [r3, #20]
 8004816:	4313      	orrs	r3, r2
 8004818:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	4a2b      	ldr	r2, [pc, #172]	; (80048cc <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 800481e:	401a      	ands	r2, r3
 8004820:	683b      	ldr	r3, [r7, #0]
 8004822:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004824:	4313      	orrs	r3, r2
 8004826:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	4a29      	ldr	r2, [pc, #164]	; (80048d0 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 800482c:	401a      	ands	r2, r3
 800482e:	683b      	ldr	r3, [r7, #0]
 8004830:	699b      	ldr	r3, [r3, #24]
 8004832:	041b      	lsls	r3, r3, #16
 8004834:	4313      	orrs	r3, r2
 8004836:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	4a25      	ldr	r2, [pc, #148]	; (80048d4 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 800483e:	4293      	cmp	r3, r2
 8004840:	d106      	bne.n	8004850 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	4a24      	ldr	r2, [pc, #144]	; (80048d8 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8004846:	401a      	ands	r2, r3
 8004848:	683b      	ldr	r3, [r7, #0]
 800484a:	69db      	ldr	r3, [r3, #28]
 800484c:	4313      	orrs	r3, r2
 800484e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	4a1f      	ldr	r2, [pc, #124]	; (80048d4 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 8004856:	4293      	cmp	r3, r2
 8004858:	d121      	bne.n	800489e <HAL_TIMEx_ConfigBreakDeadTime+0xfe>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	4a1f      	ldr	r2, [pc, #124]	; (80048dc <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800485e:	401a      	ands	r2, r3
 8004860:	683b      	ldr	r3, [r7, #0]
 8004862:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004864:	051b      	lsls	r3, r3, #20
 8004866:	4313      	orrs	r3, r2
 8004868:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	4a1c      	ldr	r2, [pc, #112]	; (80048e0 <HAL_TIMEx_ConfigBreakDeadTime+0x140>)
 800486e:	401a      	ands	r2, r3
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	6a1b      	ldr	r3, [r3, #32]
 8004874:	4313      	orrs	r3, r2
 8004876:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	4a1a      	ldr	r2, [pc, #104]	; (80048e4 <HAL_TIMEx_ConfigBreakDeadTime+0x144>)
 800487c:	401a      	ands	r2, r3
 800487e:	683b      	ldr	r3, [r7, #0]
 8004880:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004882:	4313      	orrs	r3, r2
 8004884:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	4a12      	ldr	r2, [pc, #72]	; (80048d4 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 800488c:	4293      	cmp	r3, r2
 800488e:	d106      	bne.n	800489e <HAL_TIMEx_ConfigBreakDeadTime+0xfe>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	4a15      	ldr	r2, [pc, #84]	; (80048e8 <HAL_TIMEx_ConfigBreakDeadTime+0x148>)
 8004894:	401a      	ands	r2, r3
 8004896:	683b      	ldr	r3, [r7, #0]
 8004898:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800489a:	4313      	orrs	r3, r2
 800489c:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	68fa      	ldr	r2, [r7, #12]
 80048a4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	223c      	movs	r2, #60	; 0x3c
 80048aa:	2100      	movs	r1, #0
 80048ac:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80048ae:	2300      	movs	r3, #0
}
 80048b0:	0018      	movs	r0, r3
 80048b2:	46bd      	mov	sp, r7
 80048b4:	b004      	add	sp, #16
 80048b6:	bd80      	pop	{r7, pc}
 80048b8:	fffffcff 	.word	0xfffffcff
 80048bc:	fffffbff 	.word	0xfffffbff
 80048c0:	fffff7ff 	.word	0xfffff7ff
 80048c4:	ffffefff 	.word	0xffffefff
 80048c8:	ffffdfff 	.word	0xffffdfff
 80048cc:	ffffbfff 	.word	0xffffbfff
 80048d0:	fff0ffff 	.word	0xfff0ffff
 80048d4:	40012c00 	.word	0x40012c00
 80048d8:	efffffff 	.word	0xefffffff
 80048dc:	ff0fffff 	.word	0xff0fffff
 80048e0:	feffffff 	.word	0xfeffffff
 80048e4:	fdffffff 	.word	0xfdffffff
 80048e8:	dfffffff 	.word	0xdfffffff

080048ec <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80048ec:	b580      	push	{r7, lr}
 80048ee:	b082      	sub	sp, #8
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d101      	bne.n	80048fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80048fa:	2301      	movs	r3, #1
 80048fc:	e046      	b.n	800498c <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	2288      	movs	r2, #136	; 0x88
 8004902:	589b      	ldr	r3, [r3, r2]
 8004904:	2b00      	cmp	r3, #0
 8004906:	d107      	bne.n	8004918 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2284      	movs	r2, #132	; 0x84
 800490c:	2100      	movs	r1, #0
 800490e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	0018      	movs	r0, r3
 8004914:	f7fc fc96 	bl	8001244 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2288      	movs	r2, #136	; 0x88
 800491c:	2124      	movs	r1, #36	; 0x24
 800491e:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	681a      	ldr	r2, [r3, #0]
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	2101      	movs	r1, #1
 800492c:	438a      	bics	r2, r1
 800492e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	0018      	movs	r0, r3
 8004934:	f000 f830 	bl	8004998 <UART_SetConfig>
 8004938:	0003      	movs	r3, r0
 800493a:	2b01      	cmp	r3, #1
 800493c:	d101      	bne.n	8004942 <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 800493e:	2301      	movs	r3, #1
 8004940:	e024      	b.n	800498c <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004946:	2b00      	cmp	r3, #0
 8004948:	d003      	beq.n	8004952 <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	0018      	movs	r0, r3
 800494e:	f000 fa9b 	bl	8004e88 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	685a      	ldr	r2, [r3, #4]
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	490d      	ldr	r1, [pc, #52]	; (8004994 <HAL_UART_Init+0xa8>)
 800495e:	400a      	ands	r2, r1
 8004960:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	689a      	ldr	r2, [r3, #8]
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	212a      	movs	r1, #42	; 0x2a
 800496e:	438a      	bics	r2, r1
 8004970:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	681a      	ldr	r2, [r3, #0]
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	2101      	movs	r1, #1
 800497e:	430a      	orrs	r2, r1
 8004980:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	0018      	movs	r0, r3
 8004986:	f000 fb33 	bl	8004ff0 <UART_CheckIdleState>
 800498a:	0003      	movs	r3, r0
}
 800498c:	0018      	movs	r0, r3
 800498e:	46bd      	mov	sp, r7
 8004990:	b002      	add	sp, #8
 8004992:	bd80      	pop	{r7, pc}
 8004994:	ffffb7ff 	.word	0xffffb7ff

08004998 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004998:	b5b0      	push	{r4, r5, r7, lr}
 800499a:	b090      	sub	sp, #64	; 0x40
 800499c:	af00      	add	r7, sp, #0
 800499e:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80049a0:	231a      	movs	r3, #26
 80049a2:	2220      	movs	r2, #32
 80049a4:	189b      	adds	r3, r3, r2
 80049a6:	19db      	adds	r3, r3, r7
 80049a8:	2200      	movs	r2, #0
 80049aa:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80049ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049ae:	689a      	ldr	r2, [r3, #8]
 80049b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049b2:	691b      	ldr	r3, [r3, #16]
 80049b4:	431a      	orrs	r2, r3
 80049b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049b8:	695b      	ldr	r3, [r3, #20]
 80049ba:	431a      	orrs	r2, r3
 80049bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049be:	69db      	ldr	r3, [r3, #28]
 80049c0:	4313      	orrs	r3, r2
 80049c2:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80049c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	4ac4      	ldr	r2, [pc, #784]	; (8004cdc <UART_SetConfig+0x344>)
 80049cc:	4013      	ands	r3, r2
 80049ce:	0019      	movs	r1, r3
 80049d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049d2:	681a      	ldr	r2, [r3, #0]
 80049d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80049d6:	430b      	orrs	r3, r1
 80049d8:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80049da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	685b      	ldr	r3, [r3, #4]
 80049e0:	4abf      	ldr	r2, [pc, #764]	; (8004ce0 <UART_SetConfig+0x348>)
 80049e2:	4013      	ands	r3, r2
 80049e4:	0018      	movs	r0, r3
 80049e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049e8:	68d9      	ldr	r1, [r3, #12]
 80049ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049ec:	681a      	ldr	r2, [r3, #0]
 80049ee:	0003      	movs	r3, r0
 80049f0:	430b      	orrs	r3, r1
 80049f2:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80049f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049f6:	699b      	ldr	r3, [r3, #24]
 80049f8:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80049fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	4ab9      	ldr	r2, [pc, #740]	; (8004ce4 <UART_SetConfig+0x34c>)
 8004a00:	4293      	cmp	r3, r2
 8004a02:	d004      	beq.n	8004a0e <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004a04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a06:	6a1b      	ldr	r3, [r3, #32]
 8004a08:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004a0a:	4313      	orrs	r3, r2
 8004a0c:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004a0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	689b      	ldr	r3, [r3, #8]
 8004a14:	4ab4      	ldr	r2, [pc, #720]	; (8004ce8 <UART_SetConfig+0x350>)
 8004a16:	4013      	ands	r3, r2
 8004a18:	0019      	movs	r1, r3
 8004a1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a1c:	681a      	ldr	r2, [r3, #0]
 8004a1e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a20:	430b      	orrs	r3, r1
 8004a22:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a2a:	220f      	movs	r2, #15
 8004a2c:	4393      	bics	r3, r2
 8004a2e:	0018      	movs	r0, r3
 8004a30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a32:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8004a34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a36:	681a      	ldr	r2, [r3, #0]
 8004a38:	0003      	movs	r3, r0
 8004a3a:	430b      	orrs	r3, r1
 8004a3c:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004a3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	4aaa      	ldr	r2, [pc, #680]	; (8004cec <UART_SetConfig+0x354>)
 8004a44:	4293      	cmp	r3, r2
 8004a46:	d131      	bne.n	8004aac <UART_SetConfig+0x114>
 8004a48:	4ba9      	ldr	r3, [pc, #676]	; (8004cf0 <UART_SetConfig+0x358>)
 8004a4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a4c:	2203      	movs	r2, #3
 8004a4e:	4013      	ands	r3, r2
 8004a50:	2b03      	cmp	r3, #3
 8004a52:	d01d      	beq.n	8004a90 <UART_SetConfig+0xf8>
 8004a54:	d823      	bhi.n	8004a9e <UART_SetConfig+0x106>
 8004a56:	2b02      	cmp	r3, #2
 8004a58:	d00c      	beq.n	8004a74 <UART_SetConfig+0xdc>
 8004a5a:	d820      	bhi.n	8004a9e <UART_SetConfig+0x106>
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d002      	beq.n	8004a66 <UART_SetConfig+0xce>
 8004a60:	2b01      	cmp	r3, #1
 8004a62:	d00e      	beq.n	8004a82 <UART_SetConfig+0xea>
 8004a64:	e01b      	b.n	8004a9e <UART_SetConfig+0x106>
 8004a66:	231b      	movs	r3, #27
 8004a68:	2220      	movs	r2, #32
 8004a6a:	189b      	adds	r3, r3, r2
 8004a6c:	19db      	adds	r3, r3, r7
 8004a6e:	2200      	movs	r2, #0
 8004a70:	701a      	strb	r2, [r3, #0]
 8004a72:	e071      	b.n	8004b58 <UART_SetConfig+0x1c0>
 8004a74:	231b      	movs	r3, #27
 8004a76:	2220      	movs	r2, #32
 8004a78:	189b      	adds	r3, r3, r2
 8004a7a:	19db      	adds	r3, r3, r7
 8004a7c:	2202      	movs	r2, #2
 8004a7e:	701a      	strb	r2, [r3, #0]
 8004a80:	e06a      	b.n	8004b58 <UART_SetConfig+0x1c0>
 8004a82:	231b      	movs	r3, #27
 8004a84:	2220      	movs	r2, #32
 8004a86:	189b      	adds	r3, r3, r2
 8004a88:	19db      	adds	r3, r3, r7
 8004a8a:	2204      	movs	r2, #4
 8004a8c:	701a      	strb	r2, [r3, #0]
 8004a8e:	e063      	b.n	8004b58 <UART_SetConfig+0x1c0>
 8004a90:	231b      	movs	r3, #27
 8004a92:	2220      	movs	r2, #32
 8004a94:	189b      	adds	r3, r3, r2
 8004a96:	19db      	adds	r3, r3, r7
 8004a98:	2208      	movs	r2, #8
 8004a9a:	701a      	strb	r2, [r3, #0]
 8004a9c:	e05c      	b.n	8004b58 <UART_SetConfig+0x1c0>
 8004a9e:	231b      	movs	r3, #27
 8004aa0:	2220      	movs	r2, #32
 8004aa2:	189b      	adds	r3, r3, r2
 8004aa4:	19db      	adds	r3, r3, r7
 8004aa6:	2210      	movs	r2, #16
 8004aa8:	701a      	strb	r2, [r3, #0]
 8004aaa:	e055      	b.n	8004b58 <UART_SetConfig+0x1c0>
 8004aac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	4a90      	ldr	r2, [pc, #576]	; (8004cf4 <UART_SetConfig+0x35c>)
 8004ab2:	4293      	cmp	r3, r2
 8004ab4:	d106      	bne.n	8004ac4 <UART_SetConfig+0x12c>
 8004ab6:	231b      	movs	r3, #27
 8004ab8:	2220      	movs	r2, #32
 8004aba:	189b      	adds	r3, r3, r2
 8004abc:	19db      	adds	r3, r3, r7
 8004abe:	2200      	movs	r2, #0
 8004ac0:	701a      	strb	r2, [r3, #0]
 8004ac2:	e049      	b.n	8004b58 <UART_SetConfig+0x1c0>
 8004ac4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	4a86      	ldr	r2, [pc, #536]	; (8004ce4 <UART_SetConfig+0x34c>)
 8004aca:	4293      	cmp	r3, r2
 8004acc:	d13e      	bne.n	8004b4c <UART_SetConfig+0x1b4>
 8004ace:	4b88      	ldr	r3, [pc, #544]	; (8004cf0 <UART_SetConfig+0x358>)
 8004ad0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004ad2:	23c0      	movs	r3, #192	; 0xc0
 8004ad4:	011b      	lsls	r3, r3, #4
 8004ad6:	4013      	ands	r3, r2
 8004ad8:	22c0      	movs	r2, #192	; 0xc0
 8004ada:	0112      	lsls	r2, r2, #4
 8004adc:	4293      	cmp	r3, r2
 8004ade:	d027      	beq.n	8004b30 <UART_SetConfig+0x198>
 8004ae0:	22c0      	movs	r2, #192	; 0xc0
 8004ae2:	0112      	lsls	r2, r2, #4
 8004ae4:	4293      	cmp	r3, r2
 8004ae6:	d82a      	bhi.n	8004b3e <UART_SetConfig+0x1a6>
 8004ae8:	2280      	movs	r2, #128	; 0x80
 8004aea:	0112      	lsls	r2, r2, #4
 8004aec:	4293      	cmp	r3, r2
 8004aee:	d011      	beq.n	8004b14 <UART_SetConfig+0x17c>
 8004af0:	2280      	movs	r2, #128	; 0x80
 8004af2:	0112      	lsls	r2, r2, #4
 8004af4:	4293      	cmp	r3, r2
 8004af6:	d822      	bhi.n	8004b3e <UART_SetConfig+0x1a6>
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d004      	beq.n	8004b06 <UART_SetConfig+0x16e>
 8004afc:	2280      	movs	r2, #128	; 0x80
 8004afe:	00d2      	lsls	r2, r2, #3
 8004b00:	4293      	cmp	r3, r2
 8004b02:	d00e      	beq.n	8004b22 <UART_SetConfig+0x18a>
 8004b04:	e01b      	b.n	8004b3e <UART_SetConfig+0x1a6>
 8004b06:	231b      	movs	r3, #27
 8004b08:	2220      	movs	r2, #32
 8004b0a:	189b      	adds	r3, r3, r2
 8004b0c:	19db      	adds	r3, r3, r7
 8004b0e:	2200      	movs	r2, #0
 8004b10:	701a      	strb	r2, [r3, #0]
 8004b12:	e021      	b.n	8004b58 <UART_SetConfig+0x1c0>
 8004b14:	231b      	movs	r3, #27
 8004b16:	2220      	movs	r2, #32
 8004b18:	189b      	adds	r3, r3, r2
 8004b1a:	19db      	adds	r3, r3, r7
 8004b1c:	2202      	movs	r2, #2
 8004b1e:	701a      	strb	r2, [r3, #0]
 8004b20:	e01a      	b.n	8004b58 <UART_SetConfig+0x1c0>
 8004b22:	231b      	movs	r3, #27
 8004b24:	2220      	movs	r2, #32
 8004b26:	189b      	adds	r3, r3, r2
 8004b28:	19db      	adds	r3, r3, r7
 8004b2a:	2204      	movs	r2, #4
 8004b2c:	701a      	strb	r2, [r3, #0]
 8004b2e:	e013      	b.n	8004b58 <UART_SetConfig+0x1c0>
 8004b30:	231b      	movs	r3, #27
 8004b32:	2220      	movs	r2, #32
 8004b34:	189b      	adds	r3, r3, r2
 8004b36:	19db      	adds	r3, r3, r7
 8004b38:	2208      	movs	r2, #8
 8004b3a:	701a      	strb	r2, [r3, #0]
 8004b3c:	e00c      	b.n	8004b58 <UART_SetConfig+0x1c0>
 8004b3e:	231b      	movs	r3, #27
 8004b40:	2220      	movs	r2, #32
 8004b42:	189b      	adds	r3, r3, r2
 8004b44:	19db      	adds	r3, r3, r7
 8004b46:	2210      	movs	r2, #16
 8004b48:	701a      	strb	r2, [r3, #0]
 8004b4a:	e005      	b.n	8004b58 <UART_SetConfig+0x1c0>
 8004b4c:	231b      	movs	r3, #27
 8004b4e:	2220      	movs	r2, #32
 8004b50:	189b      	adds	r3, r3, r2
 8004b52:	19db      	adds	r3, r3, r7
 8004b54:	2210      	movs	r2, #16
 8004b56:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004b58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	4a61      	ldr	r2, [pc, #388]	; (8004ce4 <UART_SetConfig+0x34c>)
 8004b5e:	4293      	cmp	r3, r2
 8004b60:	d000      	beq.n	8004b64 <UART_SetConfig+0x1cc>
 8004b62:	e092      	b.n	8004c8a <UART_SetConfig+0x2f2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004b64:	231b      	movs	r3, #27
 8004b66:	2220      	movs	r2, #32
 8004b68:	189b      	adds	r3, r3, r2
 8004b6a:	19db      	adds	r3, r3, r7
 8004b6c:	781b      	ldrb	r3, [r3, #0]
 8004b6e:	2b08      	cmp	r3, #8
 8004b70:	d015      	beq.n	8004b9e <UART_SetConfig+0x206>
 8004b72:	dc18      	bgt.n	8004ba6 <UART_SetConfig+0x20e>
 8004b74:	2b04      	cmp	r3, #4
 8004b76:	d00d      	beq.n	8004b94 <UART_SetConfig+0x1fc>
 8004b78:	dc15      	bgt.n	8004ba6 <UART_SetConfig+0x20e>
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d002      	beq.n	8004b84 <UART_SetConfig+0x1ec>
 8004b7e:	2b02      	cmp	r3, #2
 8004b80:	d005      	beq.n	8004b8e <UART_SetConfig+0x1f6>
 8004b82:	e010      	b.n	8004ba6 <UART_SetConfig+0x20e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004b84:	f7fe fcd6 	bl	8003534 <HAL_RCC_GetPCLK1Freq>
 8004b88:	0003      	movs	r3, r0
 8004b8a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004b8c:	e014      	b.n	8004bb8 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004b8e:	4b5a      	ldr	r3, [pc, #360]	; (8004cf8 <UART_SetConfig+0x360>)
 8004b90:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004b92:	e011      	b.n	8004bb8 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004b94:	f7fe fc42 	bl	800341c <HAL_RCC_GetSysClockFreq>
 8004b98:	0003      	movs	r3, r0
 8004b9a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004b9c:	e00c      	b.n	8004bb8 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004b9e:	2380      	movs	r3, #128	; 0x80
 8004ba0:	021b      	lsls	r3, r3, #8
 8004ba2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004ba4:	e008      	b.n	8004bb8 <UART_SetConfig+0x220>
      default:
        pclk = 0U;
 8004ba6:	2300      	movs	r3, #0
 8004ba8:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8004baa:	231a      	movs	r3, #26
 8004bac:	2220      	movs	r2, #32
 8004bae:	189b      	adds	r3, r3, r2
 8004bb0:	19db      	adds	r3, r3, r7
 8004bb2:	2201      	movs	r2, #1
 8004bb4:	701a      	strb	r2, [r3, #0]
        break;
 8004bb6:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004bb8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d100      	bne.n	8004bc0 <UART_SetConfig+0x228>
 8004bbe:	e147      	b.n	8004e50 <UART_SetConfig+0x4b8>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004bc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bc2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004bc4:	4b4d      	ldr	r3, [pc, #308]	; (8004cfc <UART_SetConfig+0x364>)
 8004bc6:	0052      	lsls	r2, r2, #1
 8004bc8:	5ad3      	ldrh	r3, [r2, r3]
 8004bca:	0019      	movs	r1, r3
 8004bcc:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8004bce:	f7fb fa99 	bl	8000104 <__udivsi3>
 8004bd2:	0003      	movs	r3, r0
 8004bd4:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004bd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bd8:	685a      	ldr	r2, [r3, #4]
 8004bda:	0013      	movs	r3, r2
 8004bdc:	005b      	lsls	r3, r3, #1
 8004bde:	189b      	adds	r3, r3, r2
 8004be0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004be2:	429a      	cmp	r2, r3
 8004be4:	d305      	bcc.n	8004bf2 <UART_SetConfig+0x25a>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004be6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004be8:	685b      	ldr	r3, [r3, #4]
 8004bea:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004bec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004bee:	429a      	cmp	r2, r3
 8004bf0:	d906      	bls.n	8004c00 <UART_SetConfig+0x268>
      {
        ret = HAL_ERROR;
 8004bf2:	231a      	movs	r3, #26
 8004bf4:	2220      	movs	r2, #32
 8004bf6:	189b      	adds	r3, r3, r2
 8004bf8:	19db      	adds	r3, r3, r7
 8004bfa:	2201      	movs	r2, #1
 8004bfc:	701a      	strb	r2, [r3, #0]
 8004bfe:	e127      	b.n	8004e50 <UART_SetConfig+0x4b8>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004c00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c02:	61bb      	str	r3, [r7, #24]
 8004c04:	2300      	movs	r3, #0
 8004c06:	61fb      	str	r3, [r7, #28]
 8004c08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c0a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004c0c:	4b3b      	ldr	r3, [pc, #236]	; (8004cfc <UART_SetConfig+0x364>)
 8004c0e:	0052      	lsls	r2, r2, #1
 8004c10:	5ad3      	ldrh	r3, [r2, r3]
 8004c12:	613b      	str	r3, [r7, #16]
 8004c14:	2300      	movs	r3, #0
 8004c16:	617b      	str	r3, [r7, #20]
 8004c18:	693a      	ldr	r2, [r7, #16]
 8004c1a:	697b      	ldr	r3, [r7, #20]
 8004c1c:	69b8      	ldr	r0, [r7, #24]
 8004c1e:	69f9      	ldr	r1, [r7, #28]
 8004c20:	f7fb fbe6 	bl	80003f0 <__aeabi_uldivmod>
 8004c24:	0002      	movs	r2, r0
 8004c26:	000b      	movs	r3, r1
 8004c28:	0e11      	lsrs	r1, r2, #24
 8004c2a:	021d      	lsls	r5, r3, #8
 8004c2c:	430d      	orrs	r5, r1
 8004c2e:	0214      	lsls	r4, r2, #8
 8004c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c32:	685b      	ldr	r3, [r3, #4]
 8004c34:	085b      	lsrs	r3, r3, #1
 8004c36:	60bb      	str	r3, [r7, #8]
 8004c38:	2300      	movs	r3, #0
 8004c3a:	60fb      	str	r3, [r7, #12]
 8004c3c:	68b8      	ldr	r0, [r7, #8]
 8004c3e:	68f9      	ldr	r1, [r7, #12]
 8004c40:	1900      	adds	r0, r0, r4
 8004c42:	4169      	adcs	r1, r5
 8004c44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c46:	685b      	ldr	r3, [r3, #4]
 8004c48:	603b      	str	r3, [r7, #0]
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	607b      	str	r3, [r7, #4]
 8004c4e:	683a      	ldr	r2, [r7, #0]
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	f7fb fbcd 	bl	80003f0 <__aeabi_uldivmod>
 8004c56:	0002      	movs	r2, r0
 8004c58:	000b      	movs	r3, r1
 8004c5a:	0013      	movs	r3, r2
 8004c5c:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004c5e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004c60:	23c0      	movs	r3, #192	; 0xc0
 8004c62:	009b      	lsls	r3, r3, #2
 8004c64:	429a      	cmp	r2, r3
 8004c66:	d309      	bcc.n	8004c7c <UART_SetConfig+0x2e4>
 8004c68:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004c6a:	2380      	movs	r3, #128	; 0x80
 8004c6c:	035b      	lsls	r3, r3, #13
 8004c6e:	429a      	cmp	r2, r3
 8004c70:	d204      	bcs.n	8004c7c <UART_SetConfig+0x2e4>
        {
          huart->Instance->BRR = usartdiv;
 8004c72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004c78:	60da      	str	r2, [r3, #12]
 8004c7a:	e0e9      	b.n	8004e50 <UART_SetConfig+0x4b8>
        }
        else
        {
          ret = HAL_ERROR;
 8004c7c:	231a      	movs	r3, #26
 8004c7e:	2220      	movs	r2, #32
 8004c80:	189b      	adds	r3, r3, r2
 8004c82:	19db      	adds	r3, r3, r7
 8004c84:	2201      	movs	r2, #1
 8004c86:	701a      	strb	r2, [r3, #0]
 8004c88:	e0e2      	b.n	8004e50 <UART_SetConfig+0x4b8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004c8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c8c:	69da      	ldr	r2, [r3, #28]
 8004c8e:	2380      	movs	r3, #128	; 0x80
 8004c90:	021b      	lsls	r3, r3, #8
 8004c92:	429a      	cmp	r2, r3
 8004c94:	d000      	beq.n	8004c98 <UART_SetConfig+0x300>
 8004c96:	e083      	b.n	8004da0 <UART_SetConfig+0x408>
  {
    switch (clocksource)
 8004c98:	231b      	movs	r3, #27
 8004c9a:	2220      	movs	r2, #32
 8004c9c:	189b      	adds	r3, r3, r2
 8004c9e:	19db      	adds	r3, r3, r7
 8004ca0:	781b      	ldrb	r3, [r3, #0]
 8004ca2:	2b08      	cmp	r3, #8
 8004ca4:	d015      	beq.n	8004cd2 <UART_SetConfig+0x33a>
 8004ca6:	dc2b      	bgt.n	8004d00 <UART_SetConfig+0x368>
 8004ca8:	2b04      	cmp	r3, #4
 8004caa:	d00d      	beq.n	8004cc8 <UART_SetConfig+0x330>
 8004cac:	dc28      	bgt.n	8004d00 <UART_SetConfig+0x368>
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d002      	beq.n	8004cb8 <UART_SetConfig+0x320>
 8004cb2:	2b02      	cmp	r3, #2
 8004cb4:	d005      	beq.n	8004cc2 <UART_SetConfig+0x32a>
 8004cb6:	e023      	b.n	8004d00 <UART_SetConfig+0x368>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004cb8:	f7fe fc3c 	bl	8003534 <HAL_RCC_GetPCLK1Freq>
 8004cbc:	0003      	movs	r3, r0
 8004cbe:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004cc0:	e027      	b.n	8004d12 <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004cc2:	4b0d      	ldr	r3, [pc, #52]	; (8004cf8 <UART_SetConfig+0x360>)
 8004cc4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004cc6:	e024      	b.n	8004d12 <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004cc8:	f7fe fba8 	bl	800341c <HAL_RCC_GetSysClockFreq>
 8004ccc:	0003      	movs	r3, r0
 8004cce:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004cd0:	e01f      	b.n	8004d12 <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004cd2:	2380      	movs	r3, #128	; 0x80
 8004cd4:	021b      	lsls	r3, r3, #8
 8004cd6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004cd8:	e01b      	b.n	8004d12 <UART_SetConfig+0x37a>
 8004cda:	46c0      	nop			; (mov r8, r8)
 8004cdc:	cfff69f3 	.word	0xcfff69f3
 8004ce0:	ffffcfff 	.word	0xffffcfff
 8004ce4:	40008000 	.word	0x40008000
 8004ce8:	11fff4ff 	.word	0x11fff4ff
 8004cec:	40013800 	.word	0x40013800
 8004cf0:	40021000 	.word	0x40021000
 8004cf4:	40004400 	.word	0x40004400
 8004cf8:	00f42400 	.word	0x00f42400
 8004cfc:	08005658 	.word	0x08005658
      default:
        pclk = 0U;
 8004d00:	2300      	movs	r3, #0
 8004d02:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8004d04:	231a      	movs	r3, #26
 8004d06:	2220      	movs	r2, #32
 8004d08:	189b      	adds	r3, r3, r2
 8004d0a:	19db      	adds	r3, r3, r7
 8004d0c:	2201      	movs	r2, #1
 8004d0e:	701a      	strb	r2, [r3, #0]
        break;
 8004d10:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004d12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d100      	bne.n	8004d1a <UART_SetConfig+0x382>
 8004d18:	e09a      	b.n	8004e50 <UART_SetConfig+0x4b8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004d1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d1c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004d1e:	4b58      	ldr	r3, [pc, #352]	; (8004e80 <UART_SetConfig+0x4e8>)
 8004d20:	0052      	lsls	r2, r2, #1
 8004d22:	5ad3      	ldrh	r3, [r2, r3]
 8004d24:	0019      	movs	r1, r3
 8004d26:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8004d28:	f7fb f9ec 	bl	8000104 <__udivsi3>
 8004d2c:	0003      	movs	r3, r0
 8004d2e:	005a      	lsls	r2, r3, #1
 8004d30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d32:	685b      	ldr	r3, [r3, #4]
 8004d34:	085b      	lsrs	r3, r3, #1
 8004d36:	18d2      	adds	r2, r2, r3
 8004d38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d3a:	685b      	ldr	r3, [r3, #4]
 8004d3c:	0019      	movs	r1, r3
 8004d3e:	0010      	movs	r0, r2
 8004d40:	f7fb f9e0 	bl	8000104 <__udivsi3>
 8004d44:	0003      	movs	r3, r0
 8004d46:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004d48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d4a:	2b0f      	cmp	r3, #15
 8004d4c:	d921      	bls.n	8004d92 <UART_SetConfig+0x3fa>
 8004d4e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004d50:	2380      	movs	r3, #128	; 0x80
 8004d52:	025b      	lsls	r3, r3, #9
 8004d54:	429a      	cmp	r2, r3
 8004d56:	d21c      	bcs.n	8004d92 <UART_SetConfig+0x3fa>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004d58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d5a:	b29a      	uxth	r2, r3
 8004d5c:	200e      	movs	r0, #14
 8004d5e:	2420      	movs	r4, #32
 8004d60:	1903      	adds	r3, r0, r4
 8004d62:	19db      	adds	r3, r3, r7
 8004d64:	210f      	movs	r1, #15
 8004d66:	438a      	bics	r2, r1
 8004d68:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004d6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d6c:	085b      	lsrs	r3, r3, #1
 8004d6e:	b29b      	uxth	r3, r3
 8004d70:	2207      	movs	r2, #7
 8004d72:	4013      	ands	r3, r2
 8004d74:	b299      	uxth	r1, r3
 8004d76:	1903      	adds	r3, r0, r4
 8004d78:	19db      	adds	r3, r3, r7
 8004d7a:	1902      	adds	r2, r0, r4
 8004d7c:	19d2      	adds	r2, r2, r7
 8004d7e:	8812      	ldrh	r2, [r2, #0]
 8004d80:	430a      	orrs	r2, r1
 8004d82:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8004d84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	1902      	adds	r2, r0, r4
 8004d8a:	19d2      	adds	r2, r2, r7
 8004d8c:	8812      	ldrh	r2, [r2, #0]
 8004d8e:	60da      	str	r2, [r3, #12]
 8004d90:	e05e      	b.n	8004e50 <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 8004d92:	231a      	movs	r3, #26
 8004d94:	2220      	movs	r2, #32
 8004d96:	189b      	adds	r3, r3, r2
 8004d98:	19db      	adds	r3, r3, r7
 8004d9a:	2201      	movs	r2, #1
 8004d9c:	701a      	strb	r2, [r3, #0]
 8004d9e:	e057      	b.n	8004e50 <UART_SetConfig+0x4b8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004da0:	231b      	movs	r3, #27
 8004da2:	2220      	movs	r2, #32
 8004da4:	189b      	adds	r3, r3, r2
 8004da6:	19db      	adds	r3, r3, r7
 8004da8:	781b      	ldrb	r3, [r3, #0]
 8004daa:	2b08      	cmp	r3, #8
 8004dac:	d015      	beq.n	8004dda <UART_SetConfig+0x442>
 8004dae:	dc18      	bgt.n	8004de2 <UART_SetConfig+0x44a>
 8004db0:	2b04      	cmp	r3, #4
 8004db2:	d00d      	beq.n	8004dd0 <UART_SetConfig+0x438>
 8004db4:	dc15      	bgt.n	8004de2 <UART_SetConfig+0x44a>
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d002      	beq.n	8004dc0 <UART_SetConfig+0x428>
 8004dba:	2b02      	cmp	r3, #2
 8004dbc:	d005      	beq.n	8004dca <UART_SetConfig+0x432>
 8004dbe:	e010      	b.n	8004de2 <UART_SetConfig+0x44a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004dc0:	f7fe fbb8 	bl	8003534 <HAL_RCC_GetPCLK1Freq>
 8004dc4:	0003      	movs	r3, r0
 8004dc6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004dc8:	e014      	b.n	8004df4 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004dca:	4b2e      	ldr	r3, [pc, #184]	; (8004e84 <UART_SetConfig+0x4ec>)
 8004dcc:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004dce:	e011      	b.n	8004df4 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004dd0:	f7fe fb24 	bl	800341c <HAL_RCC_GetSysClockFreq>
 8004dd4:	0003      	movs	r3, r0
 8004dd6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004dd8:	e00c      	b.n	8004df4 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004dda:	2380      	movs	r3, #128	; 0x80
 8004ddc:	021b      	lsls	r3, r3, #8
 8004dde:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8004de0:	e008      	b.n	8004df4 <UART_SetConfig+0x45c>
      default:
        pclk = 0U;
 8004de2:	2300      	movs	r3, #0
 8004de4:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8004de6:	231a      	movs	r3, #26
 8004de8:	2220      	movs	r2, #32
 8004dea:	189b      	adds	r3, r3, r2
 8004dec:	19db      	adds	r3, r3, r7
 8004dee:	2201      	movs	r2, #1
 8004df0:	701a      	strb	r2, [r3, #0]
        break;
 8004df2:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8004df4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d02a      	beq.n	8004e50 <UART_SetConfig+0x4b8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004dfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dfc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004dfe:	4b20      	ldr	r3, [pc, #128]	; (8004e80 <UART_SetConfig+0x4e8>)
 8004e00:	0052      	lsls	r2, r2, #1
 8004e02:	5ad3      	ldrh	r3, [r2, r3]
 8004e04:	0019      	movs	r1, r3
 8004e06:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8004e08:	f7fb f97c 	bl	8000104 <__udivsi3>
 8004e0c:	0003      	movs	r3, r0
 8004e0e:	001a      	movs	r2, r3
 8004e10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e12:	685b      	ldr	r3, [r3, #4]
 8004e14:	085b      	lsrs	r3, r3, #1
 8004e16:	18d2      	adds	r2, r2, r3
 8004e18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e1a:	685b      	ldr	r3, [r3, #4]
 8004e1c:	0019      	movs	r1, r3
 8004e1e:	0010      	movs	r0, r2
 8004e20:	f7fb f970 	bl	8000104 <__udivsi3>
 8004e24:	0003      	movs	r3, r0
 8004e26:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004e28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e2a:	2b0f      	cmp	r3, #15
 8004e2c:	d90a      	bls.n	8004e44 <UART_SetConfig+0x4ac>
 8004e2e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004e30:	2380      	movs	r3, #128	; 0x80
 8004e32:	025b      	lsls	r3, r3, #9
 8004e34:	429a      	cmp	r2, r3
 8004e36:	d205      	bcs.n	8004e44 <UART_SetConfig+0x4ac>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004e38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e3a:	b29a      	uxth	r2, r3
 8004e3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	60da      	str	r2, [r3, #12]
 8004e42:	e005      	b.n	8004e50 <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 8004e44:	231a      	movs	r3, #26
 8004e46:	2220      	movs	r2, #32
 8004e48:	189b      	adds	r3, r3, r2
 8004e4a:	19db      	adds	r3, r3, r7
 8004e4c:	2201      	movs	r2, #1
 8004e4e:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004e50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e52:	226a      	movs	r2, #106	; 0x6a
 8004e54:	2101      	movs	r1, #1
 8004e56:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8004e58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e5a:	2268      	movs	r2, #104	; 0x68
 8004e5c:	2101      	movs	r1, #1
 8004e5e:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004e60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e62:	2200      	movs	r2, #0
 8004e64:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8004e66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e68:	2200      	movs	r2, #0
 8004e6a:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8004e6c:	231a      	movs	r3, #26
 8004e6e:	2220      	movs	r2, #32
 8004e70:	189b      	adds	r3, r3, r2
 8004e72:	19db      	adds	r3, r3, r7
 8004e74:	781b      	ldrb	r3, [r3, #0]
}
 8004e76:	0018      	movs	r0, r3
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	b010      	add	sp, #64	; 0x40
 8004e7c:	bdb0      	pop	{r4, r5, r7, pc}
 8004e7e:	46c0      	nop			; (mov r8, r8)
 8004e80:	08005658 	.word	0x08005658
 8004e84:	00f42400 	.word	0x00f42400

08004e88 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004e88:	b580      	push	{r7, lr}
 8004e8a:	b082      	sub	sp, #8
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e94:	2201      	movs	r2, #1
 8004e96:	4013      	ands	r3, r2
 8004e98:	d00b      	beq.n	8004eb2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	685b      	ldr	r3, [r3, #4]
 8004ea0:	4a4a      	ldr	r2, [pc, #296]	; (8004fcc <UART_AdvFeatureConfig+0x144>)
 8004ea2:	4013      	ands	r3, r2
 8004ea4:	0019      	movs	r1, r3
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	430a      	orrs	r2, r1
 8004eb0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004eb6:	2202      	movs	r2, #2
 8004eb8:	4013      	ands	r3, r2
 8004eba:	d00b      	beq.n	8004ed4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	685b      	ldr	r3, [r3, #4]
 8004ec2:	4a43      	ldr	r2, [pc, #268]	; (8004fd0 <UART_AdvFeatureConfig+0x148>)
 8004ec4:	4013      	ands	r3, r2
 8004ec6:	0019      	movs	r1, r3
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	430a      	orrs	r2, r1
 8004ed2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ed8:	2204      	movs	r2, #4
 8004eda:	4013      	ands	r3, r2
 8004edc:	d00b      	beq.n	8004ef6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	685b      	ldr	r3, [r3, #4]
 8004ee4:	4a3b      	ldr	r2, [pc, #236]	; (8004fd4 <UART_AdvFeatureConfig+0x14c>)
 8004ee6:	4013      	ands	r3, r2
 8004ee8:	0019      	movs	r1, r3
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	430a      	orrs	r2, r1
 8004ef4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004efa:	2208      	movs	r2, #8
 8004efc:	4013      	ands	r3, r2
 8004efe:	d00b      	beq.n	8004f18 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	685b      	ldr	r3, [r3, #4]
 8004f06:	4a34      	ldr	r2, [pc, #208]	; (8004fd8 <UART_AdvFeatureConfig+0x150>)
 8004f08:	4013      	ands	r3, r2
 8004f0a:	0019      	movs	r1, r3
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	430a      	orrs	r2, r1
 8004f16:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f1c:	2210      	movs	r2, #16
 8004f1e:	4013      	ands	r3, r2
 8004f20:	d00b      	beq.n	8004f3a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	689b      	ldr	r3, [r3, #8]
 8004f28:	4a2c      	ldr	r2, [pc, #176]	; (8004fdc <UART_AdvFeatureConfig+0x154>)
 8004f2a:	4013      	ands	r3, r2
 8004f2c:	0019      	movs	r1, r3
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	430a      	orrs	r2, r1
 8004f38:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f3e:	2220      	movs	r2, #32
 8004f40:	4013      	ands	r3, r2
 8004f42:	d00b      	beq.n	8004f5c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	689b      	ldr	r3, [r3, #8]
 8004f4a:	4a25      	ldr	r2, [pc, #148]	; (8004fe0 <UART_AdvFeatureConfig+0x158>)
 8004f4c:	4013      	ands	r3, r2
 8004f4e:	0019      	movs	r1, r3
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	430a      	orrs	r2, r1
 8004f5a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f60:	2240      	movs	r2, #64	; 0x40
 8004f62:	4013      	ands	r3, r2
 8004f64:	d01d      	beq.n	8004fa2 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	685b      	ldr	r3, [r3, #4]
 8004f6c:	4a1d      	ldr	r2, [pc, #116]	; (8004fe4 <UART_AdvFeatureConfig+0x15c>)
 8004f6e:	4013      	ands	r3, r2
 8004f70:	0019      	movs	r1, r3
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	430a      	orrs	r2, r1
 8004f7c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004f82:	2380      	movs	r3, #128	; 0x80
 8004f84:	035b      	lsls	r3, r3, #13
 8004f86:	429a      	cmp	r2, r3
 8004f88:	d10b      	bne.n	8004fa2 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	685b      	ldr	r3, [r3, #4]
 8004f90:	4a15      	ldr	r2, [pc, #84]	; (8004fe8 <UART_AdvFeatureConfig+0x160>)
 8004f92:	4013      	ands	r3, r2
 8004f94:	0019      	movs	r1, r3
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	430a      	orrs	r2, r1
 8004fa0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fa6:	2280      	movs	r2, #128	; 0x80
 8004fa8:	4013      	ands	r3, r2
 8004faa:	d00b      	beq.n	8004fc4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	685b      	ldr	r3, [r3, #4]
 8004fb2:	4a0e      	ldr	r2, [pc, #56]	; (8004fec <UART_AdvFeatureConfig+0x164>)
 8004fb4:	4013      	ands	r3, r2
 8004fb6:	0019      	movs	r1, r3
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	430a      	orrs	r2, r1
 8004fc2:	605a      	str	r2, [r3, #4]
  }
}
 8004fc4:	46c0      	nop			; (mov r8, r8)
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	b002      	add	sp, #8
 8004fca:	bd80      	pop	{r7, pc}
 8004fcc:	fffdffff 	.word	0xfffdffff
 8004fd0:	fffeffff 	.word	0xfffeffff
 8004fd4:	fffbffff 	.word	0xfffbffff
 8004fd8:	ffff7fff 	.word	0xffff7fff
 8004fdc:	ffffefff 	.word	0xffffefff
 8004fe0:	ffffdfff 	.word	0xffffdfff
 8004fe4:	ffefffff 	.word	0xffefffff
 8004fe8:	ff9fffff 	.word	0xff9fffff
 8004fec:	fff7ffff 	.word	0xfff7ffff

08004ff0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004ff0:	b580      	push	{r7, lr}
 8004ff2:	b086      	sub	sp, #24
 8004ff4:	af02      	add	r7, sp, #8
 8004ff6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2290      	movs	r2, #144	; 0x90
 8004ffc:	2100      	movs	r1, #0
 8004ffe:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005000:	f7fc fa60 	bl	80014c4 <HAL_GetTick>
 8005004:	0003      	movs	r3, r0
 8005006:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	2208      	movs	r2, #8
 8005010:	4013      	ands	r3, r2
 8005012:	2b08      	cmp	r3, #8
 8005014:	d10c      	bne.n	8005030 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	2280      	movs	r2, #128	; 0x80
 800501a:	0391      	lsls	r1, r2, #14
 800501c:	6878      	ldr	r0, [r7, #4]
 800501e:	4a1a      	ldr	r2, [pc, #104]	; (8005088 <UART_CheckIdleState+0x98>)
 8005020:	9200      	str	r2, [sp, #0]
 8005022:	2200      	movs	r2, #0
 8005024:	f000 f832 	bl	800508c <UART_WaitOnFlagUntilTimeout>
 8005028:	1e03      	subs	r3, r0, #0
 800502a:	d001      	beq.n	8005030 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800502c:	2303      	movs	r3, #3
 800502e:	e026      	b.n	800507e <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	2204      	movs	r2, #4
 8005038:	4013      	ands	r3, r2
 800503a:	2b04      	cmp	r3, #4
 800503c:	d10c      	bne.n	8005058 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	2280      	movs	r2, #128	; 0x80
 8005042:	03d1      	lsls	r1, r2, #15
 8005044:	6878      	ldr	r0, [r7, #4]
 8005046:	4a10      	ldr	r2, [pc, #64]	; (8005088 <UART_CheckIdleState+0x98>)
 8005048:	9200      	str	r2, [sp, #0]
 800504a:	2200      	movs	r2, #0
 800504c:	f000 f81e 	bl	800508c <UART_WaitOnFlagUntilTimeout>
 8005050:	1e03      	subs	r3, r0, #0
 8005052:	d001      	beq.n	8005058 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005054:	2303      	movs	r3, #3
 8005056:	e012      	b.n	800507e <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2288      	movs	r2, #136	; 0x88
 800505c:	2120      	movs	r1, #32
 800505e:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	228c      	movs	r2, #140	; 0x8c
 8005064:	2120      	movs	r1, #32
 8005066:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2200      	movs	r2, #0
 800506c:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	2200      	movs	r2, #0
 8005072:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	2284      	movs	r2, #132	; 0x84
 8005078:	2100      	movs	r1, #0
 800507a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800507c:	2300      	movs	r3, #0
}
 800507e:	0018      	movs	r0, r3
 8005080:	46bd      	mov	sp, r7
 8005082:	b004      	add	sp, #16
 8005084:	bd80      	pop	{r7, pc}
 8005086:	46c0      	nop			; (mov r8, r8)
 8005088:	01ffffff 	.word	0x01ffffff

0800508c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800508c:	b580      	push	{r7, lr}
 800508e:	b094      	sub	sp, #80	; 0x50
 8005090:	af00      	add	r7, sp, #0
 8005092:	60f8      	str	r0, [r7, #12]
 8005094:	60b9      	str	r1, [r7, #8]
 8005096:	603b      	str	r3, [r7, #0]
 8005098:	1dfb      	adds	r3, r7, #7
 800509a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800509c:	e0a7      	b.n	80051ee <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800509e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80050a0:	3301      	adds	r3, #1
 80050a2:	d100      	bne.n	80050a6 <UART_WaitOnFlagUntilTimeout+0x1a>
 80050a4:	e0a3      	b.n	80051ee <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80050a6:	f7fc fa0d 	bl	80014c4 <HAL_GetTick>
 80050aa:	0002      	movs	r2, r0
 80050ac:	683b      	ldr	r3, [r7, #0]
 80050ae:	1ad3      	subs	r3, r2, r3
 80050b0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80050b2:	429a      	cmp	r2, r3
 80050b4:	d302      	bcc.n	80050bc <UART_WaitOnFlagUntilTimeout+0x30>
 80050b6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d13f      	bne.n	800513c <UART_WaitOnFlagUntilTimeout+0xb0>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80050bc:	f3ef 8310 	mrs	r3, PRIMASK
 80050c0:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80050c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80050c4:	647b      	str	r3, [r7, #68]	; 0x44
 80050c6:	2301      	movs	r3, #1
 80050c8:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80050ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050cc:	f383 8810 	msr	PRIMASK, r3
}
 80050d0:	46c0      	nop			; (mov r8, r8)
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	681a      	ldr	r2, [r3, #0]
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	494e      	ldr	r1, [pc, #312]	; (8005218 <UART_WaitOnFlagUntilTimeout+0x18c>)
 80050de:	400a      	ands	r2, r1
 80050e0:	601a      	str	r2, [r3, #0]
 80050e2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80050e4:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80050e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050e8:	f383 8810 	msr	PRIMASK, r3
}
 80050ec:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80050ee:	f3ef 8310 	mrs	r3, PRIMASK
 80050f2:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 80050f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050f6:	643b      	str	r3, [r7, #64]	; 0x40
 80050f8:	2301      	movs	r3, #1
 80050fa:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80050fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050fe:	f383 8810 	msr	PRIMASK, r3
}
 8005102:	46c0      	nop			; (mov r8, r8)
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	689a      	ldr	r2, [r3, #8]
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	2101      	movs	r1, #1
 8005110:	438a      	bics	r2, r1
 8005112:	609a      	str	r2, [r3, #8]
 8005114:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005116:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005118:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800511a:	f383 8810 	msr	PRIMASK, r3
}
 800511e:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	2288      	movs	r2, #136	; 0x88
 8005124:	2120      	movs	r1, #32
 8005126:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	228c      	movs	r2, #140	; 0x8c
 800512c:	2120      	movs	r1, #32
 800512e:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	2284      	movs	r2, #132	; 0x84
 8005134:	2100      	movs	r1, #0
 8005136:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005138:	2303      	movs	r3, #3
 800513a:	e069      	b.n	8005210 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	2204      	movs	r2, #4
 8005144:	4013      	ands	r3, r2
 8005146:	d052      	beq.n	80051ee <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	69da      	ldr	r2, [r3, #28]
 800514e:	2380      	movs	r3, #128	; 0x80
 8005150:	011b      	lsls	r3, r3, #4
 8005152:	401a      	ands	r2, r3
 8005154:	2380      	movs	r3, #128	; 0x80
 8005156:	011b      	lsls	r3, r3, #4
 8005158:	429a      	cmp	r2, r3
 800515a:	d148      	bne.n	80051ee <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	2280      	movs	r2, #128	; 0x80
 8005162:	0112      	lsls	r2, r2, #4
 8005164:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005166:	f3ef 8310 	mrs	r3, PRIMASK
 800516a:	613b      	str	r3, [r7, #16]
  return(result);
 800516c:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800516e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005170:	2301      	movs	r3, #1
 8005172:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005174:	697b      	ldr	r3, [r7, #20]
 8005176:	f383 8810 	msr	PRIMASK, r3
}
 800517a:	46c0      	nop			; (mov r8, r8)
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	681a      	ldr	r2, [r3, #0]
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	4924      	ldr	r1, [pc, #144]	; (8005218 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8005188:	400a      	ands	r2, r1
 800518a:	601a      	str	r2, [r3, #0]
 800518c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800518e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005190:	69bb      	ldr	r3, [r7, #24]
 8005192:	f383 8810 	msr	PRIMASK, r3
}
 8005196:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005198:	f3ef 8310 	mrs	r3, PRIMASK
 800519c:	61fb      	str	r3, [r7, #28]
  return(result);
 800519e:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80051a0:	64bb      	str	r3, [r7, #72]	; 0x48
 80051a2:	2301      	movs	r3, #1
 80051a4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80051a6:	6a3b      	ldr	r3, [r7, #32]
 80051a8:	f383 8810 	msr	PRIMASK, r3
}
 80051ac:	46c0      	nop			; (mov r8, r8)
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	689a      	ldr	r2, [r3, #8]
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	2101      	movs	r1, #1
 80051ba:	438a      	bics	r2, r1
 80051bc:	609a      	str	r2, [r3, #8]
 80051be:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80051c0:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80051c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051c4:	f383 8810 	msr	PRIMASK, r3
}
 80051c8:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	2288      	movs	r2, #136	; 0x88
 80051ce:	2120      	movs	r1, #32
 80051d0:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	228c      	movs	r2, #140	; 0x8c
 80051d6:	2120      	movs	r1, #32
 80051d8:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	2290      	movs	r2, #144	; 0x90
 80051de:	2120      	movs	r1, #32
 80051e0:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	2284      	movs	r2, #132	; 0x84
 80051e6:	2100      	movs	r1, #0
 80051e8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80051ea:	2303      	movs	r3, #3
 80051ec:	e010      	b.n	8005210 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	69db      	ldr	r3, [r3, #28]
 80051f4:	68ba      	ldr	r2, [r7, #8]
 80051f6:	4013      	ands	r3, r2
 80051f8:	68ba      	ldr	r2, [r7, #8]
 80051fa:	1ad3      	subs	r3, r2, r3
 80051fc:	425a      	negs	r2, r3
 80051fe:	4153      	adcs	r3, r2
 8005200:	b2db      	uxtb	r3, r3
 8005202:	001a      	movs	r2, r3
 8005204:	1dfb      	adds	r3, r7, #7
 8005206:	781b      	ldrb	r3, [r3, #0]
 8005208:	429a      	cmp	r2, r3
 800520a:	d100      	bne.n	800520e <UART_WaitOnFlagUntilTimeout+0x182>
 800520c:	e747      	b.n	800509e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800520e:	2300      	movs	r3, #0
}
 8005210:	0018      	movs	r0, r3
 8005212:	46bd      	mov	sp, r7
 8005214:	b014      	add	sp, #80	; 0x50
 8005216:	bd80      	pop	{r7, pc}
 8005218:	fffffe5f 	.word	0xfffffe5f

0800521c <HAL_RS485Ex_Init>:
  *       oversampling rate).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RS485Ex_Init(UART_HandleTypeDef *huart, uint32_t Polarity, uint32_t AssertionTime,
                                   uint32_t DeassertionTime)
{
 800521c:	b580      	push	{r7, lr}
 800521e:	b086      	sub	sp, #24
 8005220:	af00      	add	r7, sp, #0
 8005222:	60f8      	str	r0, [r7, #12]
 8005224:	60b9      	str	r1, [r7, #8]
 8005226:	607a      	str	r2, [r7, #4]
 8005228:	603b      	str	r3, [r7, #0]
  uint32_t temp;

  /* Check the UART handle allocation */
  if (huart == NULL)
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	2b00      	cmp	r3, #0
 800522e:	d101      	bne.n	8005234 <HAL_RS485Ex_Init+0x18>
  {
    return HAL_ERROR;
 8005230:	2301      	movs	r3, #1
 8005232:	e05d      	b.n	80052f0 <HAL_RS485Ex_Init+0xd4>
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));

  /* Check the Driver Enable deassertion time */
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	2288      	movs	r2, #136	; 0x88
 8005238:	589b      	ldr	r3, [r3, r2]
 800523a:	2b00      	cmp	r3, #0
 800523c:	d107      	bne.n	800524e <HAL_RS485Ex_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	2284      	movs	r2, #132	; 0x84
 8005242:	2100      	movs	r1, #0
 8005244:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_UART_MspInit(huart);
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	0018      	movs	r0, r3
 800524a:	f7fb fffb 	bl	8001244 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	2288      	movs	r2, #136	; 0x88
 8005252:	2124      	movs	r1, #36	; 0x24
 8005254:	5099      	str	r1, [r3, r2]

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	681a      	ldr	r2, [r3, #0]
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	2101      	movs	r1, #1
 8005262:	438a      	bics	r2, r1
 8005264:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	0018      	movs	r0, r3
 800526a:	f7ff fb95 	bl	8004998 <UART_SetConfig>
 800526e:	0003      	movs	r3, r0
 8005270:	2b01      	cmp	r3, #1
 8005272:	d101      	bne.n	8005278 <HAL_RS485Ex_Init+0x5c>
  {
    return HAL_ERROR;
 8005274:	2301      	movs	r3, #1
 8005276:	e03b      	b.n	80052f0 <HAL_RS485Ex_Init+0xd4>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800527c:	2b00      	cmp	r3, #0
 800527e:	d003      	beq.n	8005288 <HAL_RS485Ex_Init+0x6c>
  {
    UART_AdvFeatureConfig(huart);
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	0018      	movs	r0, r3
 8005284:	f7ff fe00 	bl	8004e88 <UART_AdvFeatureConfig>
  }

  /* Enable the Driver Enable mode by setting the DEM bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	689a      	ldr	r2, [r3, #8]
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	2180      	movs	r1, #128	; 0x80
 8005294:	01c9      	lsls	r1, r1, #7
 8005296:	430a      	orrs	r2, r1
 8005298:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable polarity */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	689b      	ldr	r3, [r3, #8]
 80052a0:	4a15      	ldr	r2, [pc, #84]	; (80052f8 <HAL_RS485Ex_Init+0xdc>)
 80052a2:	4013      	ands	r3, r2
 80052a4:	0019      	movs	r1, r3
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	68ba      	ldr	r2, [r7, #8]
 80052ac:	430a      	orrs	r2, r1
 80052ae:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable assertion and deassertion times */
  temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	055b      	lsls	r3, r3, #21
 80052b4:	617b      	str	r3, [r7, #20]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 80052b6:	683b      	ldr	r3, [r7, #0]
 80052b8:	041b      	lsls	r3, r3, #16
 80052ba:	697a      	ldr	r2, [r7, #20]
 80052bc:	4313      	orrs	r3, r2
 80052be:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	4a0d      	ldr	r2, [pc, #52]	; (80052fc <HAL_RS485Ex_Init+0xe0>)
 80052c8:	4013      	ands	r3, r2
 80052ca:	0019      	movs	r1, r3
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	697a      	ldr	r2, [r7, #20]
 80052d2:	430a      	orrs	r2, r1
 80052d4:	601a      	str	r2, [r3, #0]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	681a      	ldr	r2, [r3, #0]
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	2101      	movs	r1, #1
 80052e2:	430a      	orrs	r2, r1
 80052e4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	0018      	movs	r0, r3
 80052ea:	f7ff fe81 	bl	8004ff0 <UART_CheckIdleState>
 80052ee:	0003      	movs	r3, r0
}
 80052f0:	0018      	movs	r0, r3
 80052f2:	46bd      	mov	sp, r7
 80052f4:	b006      	add	sp, #24
 80052f6:	bd80      	pop	{r7, pc}
 80052f8:	ffff7fff 	.word	0xffff7fff
 80052fc:	fc00ffff 	.word	0xfc00ffff

08005300 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005300:	b580      	push	{r7, lr}
 8005302:	b084      	sub	sp, #16
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2284      	movs	r2, #132	; 0x84
 800530c:	5c9b      	ldrb	r3, [r3, r2]
 800530e:	2b01      	cmp	r3, #1
 8005310:	d101      	bne.n	8005316 <HAL_UARTEx_DisableFifoMode+0x16>
 8005312:	2302      	movs	r3, #2
 8005314:	e027      	b.n	8005366 <HAL_UARTEx_DisableFifoMode+0x66>
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	2284      	movs	r2, #132	; 0x84
 800531a:	2101      	movs	r1, #1
 800531c:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2288      	movs	r2, #136	; 0x88
 8005322:	2124      	movs	r1, #36	; 0x24
 8005324:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	681a      	ldr	r2, [r3, #0]
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	2101      	movs	r1, #1
 800533a:	438a      	bics	r2, r1
 800533c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	4a0b      	ldr	r2, [pc, #44]	; (8005370 <HAL_UARTEx_DisableFifoMode+0x70>)
 8005342:	4013      	ands	r3, r2
 8005344:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	2200      	movs	r2, #0
 800534a:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	68fa      	ldr	r2, [r7, #12]
 8005352:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2288      	movs	r2, #136	; 0x88
 8005358:	2120      	movs	r1, #32
 800535a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2284      	movs	r2, #132	; 0x84
 8005360:	2100      	movs	r1, #0
 8005362:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005364:	2300      	movs	r3, #0
}
 8005366:	0018      	movs	r0, r3
 8005368:	46bd      	mov	sp, r7
 800536a:	b004      	add	sp, #16
 800536c:	bd80      	pop	{r7, pc}
 800536e:	46c0      	nop			; (mov r8, r8)
 8005370:	dfffffff 	.word	0xdfffffff

08005374 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005374:	b580      	push	{r7, lr}
 8005376:	b084      	sub	sp, #16
 8005378:	af00      	add	r7, sp, #0
 800537a:	6078      	str	r0, [r7, #4]
 800537c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	2284      	movs	r2, #132	; 0x84
 8005382:	5c9b      	ldrb	r3, [r3, r2]
 8005384:	2b01      	cmp	r3, #1
 8005386:	d101      	bne.n	800538c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005388:	2302      	movs	r3, #2
 800538a:	e02e      	b.n	80053ea <HAL_UARTEx_SetTxFifoThreshold+0x76>
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2284      	movs	r2, #132	; 0x84
 8005390:	2101      	movs	r1, #1
 8005392:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	2288      	movs	r2, #136	; 0x88
 8005398:	2124      	movs	r1, #36	; 0x24
 800539a:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	681a      	ldr	r2, [r3, #0]
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	2101      	movs	r1, #1
 80053b0:	438a      	bics	r2, r1
 80053b2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	689b      	ldr	r3, [r3, #8]
 80053ba:	00db      	lsls	r3, r3, #3
 80053bc:	08d9      	lsrs	r1, r3, #3
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	683a      	ldr	r2, [r7, #0]
 80053c4:	430a      	orrs	r2, r1
 80053c6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	0018      	movs	r0, r3
 80053cc:	f000 f854 	bl	8005478 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	68fa      	ldr	r2, [r7, #12]
 80053d6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2288      	movs	r2, #136	; 0x88
 80053dc:	2120      	movs	r1, #32
 80053de:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	2284      	movs	r2, #132	; 0x84
 80053e4:	2100      	movs	r1, #0
 80053e6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80053e8:	2300      	movs	r3, #0
}
 80053ea:	0018      	movs	r0, r3
 80053ec:	46bd      	mov	sp, r7
 80053ee:	b004      	add	sp, #16
 80053f0:	bd80      	pop	{r7, pc}
	...

080053f4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80053f4:	b580      	push	{r7, lr}
 80053f6:	b084      	sub	sp, #16
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	6078      	str	r0, [r7, #4]
 80053fc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	2284      	movs	r2, #132	; 0x84
 8005402:	5c9b      	ldrb	r3, [r3, r2]
 8005404:	2b01      	cmp	r3, #1
 8005406:	d101      	bne.n	800540c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005408:	2302      	movs	r3, #2
 800540a:	e02f      	b.n	800546c <HAL_UARTEx_SetRxFifoThreshold+0x78>
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	2284      	movs	r2, #132	; 0x84
 8005410:	2101      	movs	r1, #1
 8005412:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	2288      	movs	r2, #136	; 0x88
 8005418:	2124      	movs	r1, #36	; 0x24
 800541a:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	681a      	ldr	r2, [r3, #0]
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	2101      	movs	r1, #1
 8005430:	438a      	bics	r2, r1
 8005432:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	689b      	ldr	r3, [r3, #8]
 800543a:	4a0e      	ldr	r2, [pc, #56]	; (8005474 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 800543c:	4013      	ands	r3, r2
 800543e:	0019      	movs	r1, r3
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	683a      	ldr	r2, [r7, #0]
 8005446:	430a      	orrs	r2, r1
 8005448:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	0018      	movs	r0, r3
 800544e:	f000 f813 	bl	8005478 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	68fa      	ldr	r2, [r7, #12]
 8005458:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	2288      	movs	r2, #136	; 0x88
 800545e:	2120      	movs	r1, #32
 8005460:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	2284      	movs	r2, #132	; 0x84
 8005466:	2100      	movs	r1, #0
 8005468:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800546a:	2300      	movs	r3, #0
}
 800546c:	0018      	movs	r0, r3
 800546e:	46bd      	mov	sp, r7
 8005470:	b004      	add	sp, #16
 8005472:	bd80      	pop	{r7, pc}
 8005474:	f1ffffff 	.word	0xf1ffffff

08005478 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005478:	b5f0      	push	{r4, r5, r6, r7, lr}
 800547a:	b085      	sub	sp, #20
 800547c:	af00      	add	r7, sp, #0
 800547e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005484:	2b00      	cmp	r3, #0
 8005486:	d108      	bne.n	800549a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	226a      	movs	r2, #106	; 0x6a
 800548c:	2101      	movs	r1, #1
 800548e:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	2268      	movs	r2, #104	; 0x68
 8005494:	2101      	movs	r1, #1
 8005496:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005498:	e043      	b.n	8005522 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800549a:	260f      	movs	r6, #15
 800549c:	19bb      	adds	r3, r7, r6
 800549e:	2208      	movs	r2, #8
 80054a0:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80054a2:	200e      	movs	r0, #14
 80054a4:	183b      	adds	r3, r7, r0
 80054a6:	2208      	movs	r2, #8
 80054a8:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	689b      	ldr	r3, [r3, #8]
 80054b0:	0e5b      	lsrs	r3, r3, #25
 80054b2:	b2da      	uxtb	r2, r3
 80054b4:	240d      	movs	r4, #13
 80054b6:	193b      	adds	r3, r7, r4
 80054b8:	2107      	movs	r1, #7
 80054ba:	400a      	ands	r2, r1
 80054bc:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	689b      	ldr	r3, [r3, #8]
 80054c4:	0f5b      	lsrs	r3, r3, #29
 80054c6:	b2da      	uxtb	r2, r3
 80054c8:	250c      	movs	r5, #12
 80054ca:	197b      	adds	r3, r7, r5
 80054cc:	2107      	movs	r1, #7
 80054ce:	400a      	ands	r2, r1
 80054d0:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80054d2:	183b      	adds	r3, r7, r0
 80054d4:	781b      	ldrb	r3, [r3, #0]
 80054d6:	197a      	adds	r2, r7, r5
 80054d8:	7812      	ldrb	r2, [r2, #0]
 80054da:	4914      	ldr	r1, [pc, #80]	; (800552c <UARTEx_SetNbDataToProcess+0xb4>)
 80054dc:	5c8a      	ldrb	r2, [r1, r2]
 80054de:	435a      	muls	r2, r3
 80054e0:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 80054e2:	197b      	adds	r3, r7, r5
 80054e4:	781b      	ldrb	r3, [r3, #0]
 80054e6:	4a12      	ldr	r2, [pc, #72]	; (8005530 <UARTEx_SetNbDataToProcess+0xb8>)
 80054e8:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80054ea:	0019      	movs	r1, r3
 80054ec:	f7fa fe94 	bl	8000218 <__divsi3>
 80054f0:	0003      	movs	r3, r0
 80054f2:	b299      	uxth	r1, r3
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	226a      	movs	r2, #106	; 0x6a
 80054f8:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80054fa:	19bb      	adds	r3, r7, r6
 80054fc:	781b      	ldrb	r3, [r3, #0]
 80054fe:	193a      	adds	r2, r7, r4
 8005500:	7812      	ldrb	r2, [r2, #0]
 8005502:	490a      	ldr	r1, [pc, #40]	; (800552c <UARTEx_SetNbDataToProcess+0xb4>)
 8005504:	5c8a      	ldrb	r2, [r1, r2]
 8005506:	435a      	muls	r2, r3
 8005508:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 800550a:	193b      	adds	r3, r7, r4
 800550c:	781b      	ldrb	r3, [r3, #0]
 800550e:	4a08      	ldr	r2, [pc, #32]	; (8005530 <UARTEx_SetNbDataToProcess+0xb8>)
 8005510:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005512:	0019      	movs	r1, r3
 8005514:	f7fa fe80 	bl	8000218 <__divsi3>
 8005518:	0003      	movs	r3, r0
 800551a:	b299      	uxth	r1, r3
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2268      	movs	r2, #104	; 0x68
 8005520:	5299      	strh	r1, [r3, r2]
}
 8005522:	46c0      	nop			; (mov r8, r8)
 8005524:	46bd      	mov	sp, r7
 8005526:	b005      	add	sp, #20
 8005528:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800552a:	46c0      	nop			; (mov r8, r8)
 800552c:	08005670 	.word	0x08005670
 8005530:	08005678 	.word	0x08005678

08005534 <memset>:
 8005534:	0003      	movs	r3, r0
 8005536:	1882      	adds	r2, r0, r2
 8005538:	4293      	cmp	r3, r2
 800553a:	d100      	bne.n	800553e <memset+0xa>
 800553c:	4770      	bx	lr
 800553e:	7019      	strb	r1, [r3, #0]
 8005540:	3301      	adds	r3, #1
 8005542:	e7f9      	b.n	8005538 <memset+0x4>

08005544 <__libc_init_array>:
 8005544:	b570      	push	{r4, r5, r6, lr}
 8005546:	2600      	movs	r6, #0
 8005548:	4c0c      	ldr	r4, [pc, #48]	; (800557c <__libc_init_array+0x38>)
 800554a:	4d0d      	ldr	r5, [pc, #52]	; (8005580 <__libc_init_array+0x3c>)
 800554c:	1b64      	subs	r4, r4, r5
 800554e:	10a4      	asrs	r4, r4, #2
 8005550:	42a6      	cmp	r6, r4
 8005552:	d109      	bne.n	8005568 <__libc_init_array+0x24>
 8005554:	2600      	movs	r6, #0
 8005556:	f000 f819 	bl	800558c <_init>
 800555a:	4c0a      	ldr	r4, [pc, #40]	; (8005584 <__libc_init_array+0x40>)
 800555c:	4d0a      	ldr	r5, [pc, #40]	; (8005588 <__libc_init_array+0x44>)
 800555e:	1b64      	subs	r4, r4, r5
 8005560:	10a4      	asrs	r4, r4, #2
 8005562:	42a6      	cmp	r6, r4
 8005564:	d105      	bne.n	8005572 <__libc_init_array+0x2e>
 8005566:	bd70      	pop	{r4, r5, r6, pc}
 8005568:	00b3      	lsls	r3, r6, #2
 800556a:	58eb      	ldr	r3, [r5, r3]
 800556c:	4798      	blx	r3
 800556e:	3601      	adds	r6, #1
 8005570:	e7ee      	b.n	8005550 <__libc_init_array+0xc>
 8005572:	00b3      	lsls	r3, r6, #2
 8005574:	58eb      	ldr	r3, [r5, r3]
 8005576:	4798      	blx	r3
 8005578:	3601      	adds	r6, #1
 800557a:	e7f2      	b.n	8005562 <__libc_init_array+0x1e>
 800557c:	08005688 	.word	0x08005688
 8005580:	08005688 	.word	0x08005688
 8005584:	0800568c 	.word	0x0800568c
 8005588:	08005688 	.word	0x08005688

0800558c <_init>:
 800558c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800558e:	46c0      	nop			; (mov r8, r8)
 8005590:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005592:	bc08      	pop	{r3}
 8005594:	469e      	mov	lr, r3
 8005596:	4770      	bx	lr

08005598 <_fini>:
 8005598:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800559a:	46c0      	nop			; (mov r8, r8)
 800559c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800559e:	bc08      	pop	{r3}
 80055a0:	469e      	mov	lr, r3
 80055a2:	4770      	bx	lr
