m255
K4
z2
!s11f vlog 2020.4 2020.10, Oct 13 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/NEELESH RANJAN/Desktop/front page
T_opt
!s110 1653831598
V3=DKYHJP4^:DDRJW125K<2
Z1 04 9 4 work testbench fast 0
=1-8c164584e903-629377ad-2b8-246c
o-quiet -auto_acc_if_foreign -work work +acc
Z2 tCvgOpt 0
n@_opt
Z3 OL;O;2020.4;71
R0
T_opt1
!s110 1653831778
VLndW;5>EY>_`4lz__H4?i0
R1
=1-8c164584e903-62937861-339-3184
o-quiet -auto_acc_if_foreign -work work -debugdb
R2
n@_opt1
R3
vmydesign
Z4 !s110 1653831581
!i10b 1
!s100 X<UM;PKDE_a^Tgl5We=ao3
Z5 !s11b Dg1SIo80bB@j0V0VzS_@n1
IkMRJRTe:CP[^7X:Mg;QB:1
Z6 dE:/Verilog/modelsim-schematic/checking--
w1653831564
8E:/Verilog/modelsim-schematic/checking--/mydesign.v
FE:/Verilog/modelsim-schematic/checking--/mydesign.v
!i122 0
L0 1 13
Z7 VDg1SIo80bB@j0V0VzS_@n1
Z8 OL;L;2020.4;71
r1
!s85 0
31
Z9 !s108 1653831581.000000
!s107 E:/Verilog/modelsim-schematic/checking--/mydesign.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/Verilog/modelsim-schematic/checking--/mydesign.v|
!i113 0
Z10 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vtestbench
R4
!i10b 1
!s100 JKz18ncP_5>06CI=QicL11
R5
INK<;7ed`bhGmKHZU:DE1M1
R6
w1653831576
8E:/Verilog/modelsim-schematic/checking--/mydesign-test.v
FE:/Verilog/modelsim-schematic/checking--/mydesign-test.v
!i122 1
L0 1 20
R7
R8
r1
!s85 0
31
R9
!s107 E:/Verilog/modelsim-schematic/checking--/mydesign-test.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/Verilog/modelsim-schematic/checking--/mydesign-test.v|
!i113 0
R10
R2
