Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: temporizador.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "temporizador.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "temporizador"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : temporizador
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Usuario/Desktop/N2- ARQUITETURA/TEMPORIZADOR/Contador.vhd" in Library work.
Architecture behavioral of Entity contadordeclock is up to date.
Compiling vhdl file "C:/Users/Usuario/Desktop/N2- ARQUITETURA/TEMPORIZADOR/ContadorDezenaSegundos.vhd" in Library work.
Architecture behavioral of Entity contadordezenasegundos is up to date.
Compiling vhdl file "C:/Users/Usuario/Desktop/N2- ARQUITETURA/TEMPORIZADOR/ContadorSegundos.vhd" in Library work.
Architecture behavioral of Entity contadorsegundos is up to date.
Compiling vhdl file "C:/Users/Usuario/Desktop/N2- ARQUITETURA/TEMPORIZADOR/ContadorDezenaMinutos.vhd" in Library work.
Architecture behavioral of Entity contadordezenaminutos is up to date.
Compiling vhdl file "C:/Users/Usuario/Desktop/N2- ARQUITETURA/TEMPORIZADOR/ContadorMinutos.vhd" in Library work.
Architecture behavioral of Entity contadorminutos is up to date.
Compiling vhdl file "C:/Users/Usuario/Desktop/N2- ARQUITETURA/TEMPORIZADOR/Display7seg.vhd" in Library work.
Architecture behavioral of Entity display7seg is up to date.
Compiling vhdl file "C:/Users/Usuario/Desktop/N2- ARQUITETURA/TEMPORIZADOR/ValidaTermino.vhd" in Library work.
Architecture behavioral of Entity validatermino is up to date.
Compiling vhdl file "C:/Users/Usuario/Desktop/N2- ARQUITETURA/TEMPORIZADOR/temporizador.vhd" in Library work.
Architecture behavioral of Entity temporizador is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <temporizador> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ContadorDeClock> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ContadorDezenaSegundos> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ContadorSegundos> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ContadorDezenaMinutos> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ContadorMinutos> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Display7seg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ValidaTermino> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <temporizador> in library <work> (Architecture <behavioral>).
Entity <temporizador> analyzed. Unit <temporizador> generated.

Analyzing Entity <ContadorDeClock> in library <work> (Architecture <behavioral>).
Entity <ContadorDeClock> analyzed. Unit <ContadorDeClock> generated.

Analyzing Entity <ContadorDezenaSegundos> in library <work> (Architecture <behavioral>).
Entity <ContadorDezenaSegundos> analyzed. Unit <ContadorDezenaSegundos> generated.

Analyzing Entity <ContadorSegundos> in library <work> (Architecture <behavioral>).
Entity <ContadorSegundos> analyzed. Unit <ContadorSegundos> generated.

Analyzing Entity <ContadorDezenaMinutos> in library <work> (Architecture <behavioral>).
Entity <ContadorDezenaMinutos> analyzed. Unit <ContadorDezenaMinutos> generated.

Analyzing Entity <ContadorMinutos> in library <work> (Architecture <behavioral>).
Entity <ContadorMinutos> analyzed. Unit <ContadorMinutos> generated.

Analyzing Entity <Display7seg> in library <work> (Architecture <behavioral>).
Entity <Display7seg> analyzed. Unit <Display7seg> generated.

Analyzing Entity <ValidaTermino> in library <work> (Architecture <behavioral>).
Entity <ValidaTermino> analyzed. Unit <ValidaTermino> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ContadorDeClock>.
    Related source file is "C:/Users/Usuario/Desktop/N2- ARQUITETURA/TEMPORIZADOR/Contador.vhd".
    Found 32-bit up counter for signal <Cont>.
    Found 1-bit register for signal <saida>.
    Found 32-bit comparator less for signal <saida$cmp_lt0000> created at line 46.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <ContadorDeClock> synthesized.


Synthesizing Unit <ContadorDezenaSegundos>.
    Related source file is "C:/Users/Usuario/Desktop/N2- ARQUITETURA/TEMPORIZADOR/ContadorDezenaSegundos.vhd".
    Found 4-bit register for signal <saidaregis>.
    Found 4-bit subtractor for signal <saidaregis$addsub0000> created at line 35.
    Found 4-bit comparator greater for signal <saidaregis$cmp_gt0000> created at line 30.
    Found 4-bit comparator lessequal for signal <saidaregis$cmp_le0000> created at line 28.
    Found 4-bit comparator less for signal <saidaregis$cmp_lt0000> created at line 34.
    Found 1-bit register for signal <tiraproximo>.
    Found 4-bit comparator greatequal for signal <tiraproximo$cmp_ge0000> created at line 34.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <ContadorDezenaSegundos> synthesized.


Synthesizing Unit <ContadorSegundos>.
    Related source file is "C:/Users/Usuario/Desktop/N2- ARQUITETURA/TEMPORIZADOR/ContadorSegundos.vhd".
    Found 1-bit register for signal <resetaAnterior>.
    Found 4-bit comparator greater for signal <resetaAnterior$cmp_gt0000> created at line 52.
    Found 4-bit comparator lessequal for signal <resetaAnterior$cmp_le0000> created at line 50.
    Found 4-bit comparator less for signal <resetaAnterior$cmp_lt0000> created at line 56.
    Found 4-bit register for signal <saidaregis>.
    Found 4-bit subtractor for signal <saidaregis$addsub0000> created at line 57.
    Found 1-bit register for signal <tiraproximo>.
    Found 4-bit comparator greatequal for signal <tiraproximo$cmp_ge0000> created at line 56.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <ContadorSegundos> synthesized.


Synthesizing Unit <ContadorDezenaMinutos>.
    Related source file is "C:/Users/Usuario/Desktop/N2- ARQUITETURA/TEMPORIZADOR/ContadorDezenaMinutos.vhd".
    Found 1-bit register for signal <resetaAnterior>.
    Found 4-bit comparator greater for signal <resetaAnterior$cmp_gt0000> created at line 56.
    Found 4-bit comparator lessequal for signal <resetaAnterior$cmp_le0000> created at line 54.
    Found 4-bit comparator less for signal <resetaAnterior$cmp_lt0000> created at line 60.
    Found 4-bit register for signal <saidaregis>.
    Found 4-bit subtractor for signal <saidaregis$addsub0000> created at line 61.
    Found 1-bit register for signal <tiraproximo>.
    Found 4-bit comparator greatequal for signal <tiraproximo$cmp_ge0000> created at line 60.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <ContadorDezenaMinutos> synthesized.


Synthesizing Unit <ContadorMinutos>.
    Related source file is "C:/Users/Usuario/Desktop/N2- ARQUITETURA/TEMPORIZADOR/ContadorMinutos.vhd".
    Found 1-bit register for signal <resetaAnterior>.
    Found 4-bit comparator greater for signal <resetaAnterior$cmp_gt0000> created at line 46.
    Found 4-bit comparator lessequal for signal <resetaAnterior$cmp_le0000> created at line 44.
    Found 4-bit comparator less for signal <resetaAnterior$cmp_lt0000> created at line 50.
    Found 4-bit register for signal <saidaregis>.
    Found 4-bit subtractor for signal <saidaregis$addsub0000> created at line 51.
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <ContadorMinutos> synthesized.


Synthesizing Unit <Display7seg>.
    Related source file is "C:/Users/Usuario/Desktop/N2- ARQUITETURA/TEMPORIZADOR/Display7seg.vhd".
    Found 4x4-bit ROM for signal <estado$rom0000>.
    Found 16x7-bit ROM for signal <saida7>.
    Found 32-bit up counter for signal <count>.
    Found 32-bit comparator less for signal <count$cmp_lt0000> created at line 51.
    Found 2-bit up counter for signal <estado>.
    Found 2-bit comparator less for signal <estado$cmp_lt0000> created at line 52.
    Found 4-bit 4-to-1 multiplexer for signal <selDisplay>.
    Summary:
	inferred   2 ROM(s).
	inferred   2 Counter(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <Display7seg> synthesized.


Synthesizing Unit <ValidaTermino>.
    Related source file is "C:/Users/Usuario/Desktop/N2- ARQUITETURA/TEMPORIZADOR/ValidaTermino.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <saida>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <ValidaTermino> synthesized.


Synthesizing Unit <temporizador>.
    Related source file is "C:/Users/Usuario/Desktop/N2- ARQUITETURA/TEMPORIZADOR/temporizador.vhd".
Unit <temporizador> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x7-bit ROM                                          : 1
 4x4-bit ROM                                           : 1
# Adders/Subtractors                                   : 4
 4-bit subtractor                                      : 4
# Counters                                             : 3
 2-bit up counter                                      : 1
 32-bit up counter                                     : 2
# Registers                                            : 11
 1-bit register                                        : 7
 4-bit register                                        : 4
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 18
 2-bit comparator less                                 : 1
 32-bit comparator less                                : 2
 4-bit comparator greatequal                           : 3
 4-bit comparator greater                              : 4
 4-bit comparator less                                 : 4
 4-bit comparator lessequal                            : 4
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x7-bit ROM                                          : 1
 4x4-bit ROM                                           : 1
# Adders/Subtractors                                   : 4
 4-bit subtractor                                      : 4
# Counters                                             : 3
 2-bit up counter                                      : 1
 32-bit up counter                                     : 2
# Registers                                            : 23
 Flip-Flops                                            : 23
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 18
 2-bit comparator less                                 : 1
 32-bit comparator less                                : 2
 4-bit comparator greatequal                           : 3
 4-bit comparator greater                              : 4
 4-bit comparator less                                 : 4
 4-bit comparator lessequal                            : 4
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <temporizador> ...

Optimizing unit <ContadorMinutos> ...

Optimizing unit <Display7seg> ...

Optimizing unit <ContadorDezenaSegundos> ...

Optimizing unit <ContadorSegundos> ...

Optimizing unit <ContadorDezenaMinutos> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block temporizador, actual ratio is 10.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 89
 Flip-Flops                                            : 89

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : temporizador.ngr
Top Level Output File Name         : temporizador
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 23

Cell Usage :
# BELS                             : 329
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 65
#      LUT2                        : 9
#      LUT3                        : 26
#      LUT3_D                      : 1
#      LUT3_L                      : 3
#      LUT4                        : 53
#      LUT4_L                      : 2
#      MUXCY                       : 83
#      MUXF5                       : 13
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 90
#      FDCE                        : 9
#      FDE                         : 3
#      FDPE                        : 6
#      FDR                         : 65
#      FDRE                        : 6
#      LD                          : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 22
#      IBUF                        : 10
#      OBUF                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                       85  out of    960     8%  
 Number of Slice Flip Flops:             89  out of   1920     4%  
 Number of 4 input LUTs:                167  out of   1920     8%  
 Number of IOs:                          23
 Number of bonded IOBs:                  23  out of     83    27%  
    IOB Flip Flops:                       1
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clockSistema                       | BUFGP                  | 89    |
p1/saida                           | NONE(p7/saida)         | 1     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------+------------------------+-------+
Control Signal                        | Buffer(FF name)        | Load  |
--------------------------------------+------------------------+-------+
p3/resetaAnterior(p3/resetaAnterior:Q)| NONE(p2/saidaregis_0)  | 5     |
p4/resetaAnterior(p4/resetaAnterior:Q)| NONE(p3/saidaregis_0)  | 5     |
p5/resetaAnterior(p5/resetaAnterior:Q)| NONE(p4/saidaregis_0)  | 5     |
--------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.647ns (Maximum Frequency: 150.440MHz)
   Minimum input arrival time before clock: 5.310ns
   Maximum output required time after clock: 8.070ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clockSistema'
  Clock period: 6.647ns (frequency: 150.440MHz)
  Total number of paths / destination ports: 3343 / 179
-------------------------------------------------------------------------
Delay:               6.647ns (Levels of Logic = 13)
  Source:            p6/count_1 (FF)
  Destination:       p6/estado_1 (FF)
  Source Clock:      clockSistema rising
  Destination Clock: clockSistema rising

  Data Path: p6/count_1 to p6/estado_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  p6/count_1 (p6/count_1)
     LUT1:I0->O            1   0.704   0.000  p6/Mcompar_count_cmp_lt0000_cy<0>_rt (p6/Mcompar_count_cmp_lt0000_cy<0>_rt)
     MUXCY:S->O            1   0.464   0.000  p6/Mcompar_count_cmp_lt0000_cy<0> (p6/Mcompar_count_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  p6/Mcompar_count_cmp_lt0000_cy<1> (p6/Mcompar_count_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  p6/Mcompar_count_cmp_lt0000_cy<2> (p6/Mcompar_count_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  p6/Mcompar_count_cmp_lt0000_cy<3> (p6/Mcompar_count_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  p6/Mcompar_count_cmp_lt0000_cy<4> (p6/Mcompar_count_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  p6/Mcompar_count_cmp_lt0000_cy<5> (p6/Mcompar_count_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  p6/Mcompar_count_cmp_lt0000_cy<6> (p6/Mcompar_count_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  p6/Mcompar_count_cmp_lt0000_cy<7> (p6/Mcompar_count_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  p6/Mcompar_count_cmp_lt0000_cy<8> (p6/Mcompar_count_cmp_lt0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  p6/Mcompar_count_cmp_lt0000_cy<9> (p6/Mcompar_count_cmp_lt0000_cy<9>)
     MUXCY:CI->O          35   0.331   1.342  p6/Mcompar_count_cmp_lt0000_cy<10> (p6/Mcompar_count_cmp_lt0000_cy<10>)
     LUT2:I1->O            2   0.704   0.447  p6/estado_and00001 (p6/estado_and0000)
     FDRE:R                    0.911          p6/estado_0
    ----------------------------------------
    Total                      6.647ns (4.236ns logic, 2.411ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clockSistema'
  Total number of paths / destination ports: 142 / 45
-------------------------------------------------------------------------
Offset:              5.310ns (Levels of Logic = 3)
  Source:            startandpause (PAD)
  Destination:       p3/saidaregis_0 (FF)
  Destination Clock: clockSistema rising

  Data Path: startandpause to p3/saidaregis_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.218   0.836  startandpause_IBUF (startandpause_IBUF)
     LUT3:I1->O            3   0.704   0.706  p4/saidaregis_not000121 (p4/resetaAnterior_and0003)
     LUT4:I0->O            4   0.704   0.587  p4/saidaregis_not0001 (p4/saidaregis_not0001)
     FDPE:CE                   0.555          p4/saidaregis_0
    ----------------------------------------
    Total                      5.310ns (3.181ns logic, 2.129ns route)
                                       (59.9% logic, 40.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clockSistema'
  Total number of paths / destination ports: 204 / 11
-------------------------------------------------------------------------
Offset:              8.070ns (Levels of Logic = 4)
  Source:            p6/estado_0 (FF)
  Destination:       saida<6> (PAD)
  Source Clock:      clockSistema rising

  Data Path: p6/estado_0 to saida<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            14   0.591   1.175  p6/estado_0 (p6/estado_0)
     LUT3:I0->O            1   0.704   0.000  p6/Mmux_selDisplay_3 (p6/Mmux_selDisplay_3)
     MUXF5:I1->O           7   0.321   0.883  p6/Mmux_selDisplay_2_f5 (p6/selDisplay<0>)
     LUT4:I0->O            1   0.704   0.420  p6/Mrom_saida761 (saida_6_OBUF)
     OBUF:I->O                 3.272          saida_6_OBUF (saida<6>)
    ----------------------------------------
    Total                      8.070ns (5.592ns logic, 2.478ns route)
                                       (69.3% logic, 30.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'p1/saida'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            p7/saida (LATCH)
  Destination:       ledfinal (PAD)
  Source Clock:      p1/saida falling

  Data Path: p7/saida to ledfinal
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  p7/saida (p7/saida)
     OBUF:I->O                 3.272          ledfinal_OBUF (ledfinal)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.08 secs
 
--> 

Total memory usage is 4504852 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    1 (   0 filtered)

