
VPR FPGA Placement and Routing.
Version: Version 5.0.2
Compiled: Dec 11 2020.
Original VPR by V. Betz.
Timing-driven placement enhancements by A. Marquardt.
Single-drivers enhancements by Andy Ye with additions by.
Mark Fang, Jason Luu, Ted Campbell
Heterogeneous stucture support by Jason Luu and Ted Campbell.
This code is licensed only for non-commercial use.

Auto-sizing FPGA, try x = 18 y = 18
Auto-sizing FPGA, try x = 36 y = 36
Auto-sizing FPGA, try x = 72 y = 72
Auto-sizing FPGA, try x = 36 y = 36
Auto-sizing FPGA, try x = 54 y = 54
Auto-sizing FPGA, try x = 45 y = 45
Auto-sizing FPGA, try x = 40 y = 40
Auto-sizing FPGA, try x = 38 y = 38
Auto-sizing FPGA, try x = 37 y = 37
Auto-sizing FPGA, try x = 36 y = 36
FPGA auto-sized to, x = 37 y = 37

Resource Usage:
Netlist      0	blocks of type <EMPTY>
Architecture 4	blocks of type <EMPTY>
Netlist      147	blocks of type .io
Architecture 148	blocks of type .io
Netlist      193	blocks of type .clb
Architecture 1369	blocks of type .clb

Timing analysis: ON

Operation:  ROUTE_ONLY

PlacerOpts.place_freq:  PLACE_NEVER

RouterOpts.route_type:  DETAILED
RouterOpts.router_algorithm:  TIMING_DRIVEN
RouterOpts.base_cost_type:  DELAY_NORMALIZED
RouterOpts.fixed_channel_width:  NO_FIXED_CHANNEL_WIDTH
RouterOpts.acc_fac:  1.000000
RouterOpts.bb_factor:  3
RouterOpts.bend_cost:  0.000000
RouterOpts.first_iter_pres_fac:  0.500000
RouterOpts.initial_pres_fac:  0.500000
RouterOpts.pres_fac_mult:  1.300000
RouterOpts.max_router_iterations:  50
RouterOpts.astar_fac:  1.200000
RouterOpts.criticality_exp:  1.000000
RouterOpts.max_criticality:  0.990000

RoutingArch.directionality:  UNI_DIRECTIONAL
RoutingArch.switch_block_type:  WILTON
RoutingArch.Fs:  3

The circuit will be mapped into a 37 x 37 array of clbs.

Netlist num_nets:  320
Netlist num_blocks:  340
Netlist inputs pins:  127
Netlist output pins:  20

38 25 0
36 11 0
28 9 0
18 33 0
20 35 0
20 3 0
3 28 0
2 33 0
2 14 0
22 33 0
20 16 0
20 12 0
21 16 0
32 3 0
20 10 0
35 4 0
32 5 0
5 5 0
1 34 0
12 37 0
2 5 0
35 2 0
21 37 0
37 23 0
21 36 0
21 35 0
1 35 0
1 23 0
1 31 0
16 26 0
19 3 0
2 19 0
15 23 0
14 1 0
14 3 0
20 2 0
32 2 0
15 2 0
37 4 0
23 3 0
19 2 0
25 2 0
20 37 0
10 38 0
26 37 0
29 0 0
38 30 0
29 37 0
13 2 0
8 37 0
21 0 0
6 1 0
0 36 0
36 4 0
0 32 0
1 15 0
0 30 0
1 20 0
21 38 0
1 6 0
10 0 0
1 14 0
14 2 0
1 12 0
1 36 0
3 38 0
18 0 0
8 0 0
37 32 0
3 2 0
38 27 0
4 37 0
0 22 0
34 38 0
26 35 0
0 23 0
9 0 0
14 0 0
1 13 0
12 1 0
5 0 0
1 37 0
0 6 0
38 7 0
32 38 0
2 16 0
0 1 0
36 3 0
0 3 0
16 0 0
20 0 0
4 2 0
16 1 0
38 15 0
17 0 0
3 0 0
32 0 0
37 24 0
37 28 0
33 0 0
37 0 0
37 31 0
36 0 0
1 8 0
0 8 0
24 0 0
37 2 0
11 38 0
37 22 0
8 38 0
0 13 0
35 1 0
3 36 0
9 38 0
1 7 0
0 26 0
2 38 0
10 2 0
4 0 0
20 38 0
18 36 0
38 3 0
18 2 0
31 0 0
1 29 0
2 2 0
0 9 0
0 17 0
0 16 0
0 7 0
24 1 0
36 1 0
25 0 0
36 2 0
35 0 0
30 0 0
34 1 0
2 10 0
2 26 0
3 37 0
1 21 0
9 37 0
0 31 0
1 2 0
1 11 0
2 0 0
28 0 0
38 8 0
0 34 0
17 1 0
1 17 0
15 0 0
37 3 0
0 27 0
38 19 0
1 30 0
18 37 0
37 30 0
29 38 0
0 14 0
31 38 0
2 27 0
0 11 0
4 38 0
38 32 0
2 6 0
12 38 0
35 24 0
13 38 0
5 1 0
0 29 0
4 1 0
9 1 0
18 3 0
19 38 0
18 1 0
0 2 0
38 6 0
0 4 0
22 1 0
0 24 0
38 5 0
12 0 0
38 22 0
29 1 0
32 1 0
14 37 0
13 37 0
1 32 0
28 2 0
28 1 0
15 21 0
0 12 0
1 38 0
23 2 0
27 0 0
22 35 0
2 29 0
6 2 0
19 0 0
20 18 0
37 33 0
38 2 0
0 20 0
1 1 0
26 38 0
33 2 0
2 28 0
30 37 0
37 1 0
24 38 0
38 33 0
38 20 0
25 38 0
30 38 0
28 38 0
15 38 0
33 37 0
20 36 0
36 27 0
33 38 0
32 37 0
1 19 0
20 13 0
36 38 0
10 1 0
38 21 0
36 23 0
0 18 0
2 13 0
38 23 0
1 9 0
23 0 0
35 38 0
38 37 0
27 38 0
0 37 0
0 33 0
0 25 0
0 19 0
38 24 0
7 0 0
35 37 0
19 37 0
19 36 0
13 1 0
1 0 0
22 3 0
6 0 0
0 15 0
34 0 0
1 18 0
38 1 0
38 26 0
38 4 0
21 2 0
22 0 0
0 5 0
24 2 0
38 28 0
38 29 0
21 1 0
17 37 0
38 31 0
15 37 0
2 9 0
20 4 0
0 10 0
1 27 0
5 38 0
1 4 0
1 33 0
1 16 0
1 28 0
1 10 0
2 12 0
1 5 0
11 0 0
19 1 0
14 38 0
37 27 0
26 1 0
30 1 0
0 21 0
27 1 0
2 15 0
35 3 0
31 1 0
34 2 0
33 1 0
10 36 0
18 4 0
20 1 0
2 1 0
3 1 0
23 1 0
8 1 0
11 1 0
26 0 0
7 2 0
7 1 0
1 24 0
1 25 0
2 36 0
2 37 0
25 36 0
26 36 0
25 33 0
13 0 0
25 35 0
0 28 0
36 24 0
18 38 0
13 34 0
37 21 0
25 37 0
34 37 0
22 32 0
3 13 0
28 37 0
22 2 0
38 16 0
23 38 0
38 17 0
38 11 0
7 38 0
22 38 0
38 12 0
38 10 0
38 34 0
38 13 0
16 38 0
17 38 0
38 18 0
38 35 0
38 9 0
0 35 0
6 38 0
37 38 0
38 14 0
low, high, current -1 -1 8
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 3.0746e-08.
T_crit: 3.0746e-08.
T_crit: 3.07448e-08.
T_crit: 3.08362e-08.
T_crit: 3.07448e-08.
T_crit: 3.08362e-08.
T_crit: 3.07498e-08.
T_crit: 3.08412e-08.
T_crit: 3.07498e-08.
T_crit: 3.07428e-08.
T_crit: 3.07542e-08.
T_crit: 3.06572e-08.
T_crit: 3.06622e-08.
T_crit: 3.06717e-08.
T_crit: 3.07858e-08.
T_crit: 3.09736e-08.
T_crit: 3.09736e-08.
T_crit: 3.09736e-08.
T_crit: 3.09832e-08.
T_crit: 3.11126e-08.
T_crit: 3.11126e-08.
T_crit: 3.11126e-08.
T_crit: 3.11126e-08.
T_crit: 3.11126e-08.
T_crit: 3.11126e-08.
T_crit: 3.11126e-08.
T_crit: 3.11126e-08.
T_crit: 3.15267e-08.
T_crit: 3.15242e-08.
T_crit: 3.15242e-08.
T_crit: 3.15242e-08.
T_crit: 3.15242e-08.
T_crit: 3.15254e-08.
T_crit: 3.15254e-08.
T_crit: 3.15254e-08.
T_crit: 3.15254e-08.
Successfully routed after 37 routing iterations.
Completed net delay value cross check successfully.
low, high, current -1 8 4
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 3.02716e-08.
T_crit: 3.02526e-08.
T_crit: 3.03667e-08.
T_crit: 3.02526e-08.
T_crit: 3.03667e-08.
T_crit: 3.02526e-08.
T_crit: 3.03667e-08.
T_crit: 3.02526e-08.
T_crit: 3.03858e-08.
T_crit: 3.02335e-08.
T_crit: 3.02716e-08.
T_crit: 3.03572e-08.
T_crit: 3.04714e-08.
T_crit: 3.08601e-08.
T_crit: 3.16796e-08.
T_crit: 3.2214e-08.
T_crit: 3.29659e-08.
T_crit: 3.30226e-08.
T_crit: 3.27724e-08.
T_crit: 3.31463e-08.
T_crit: 3.34003e-08.
T_crit: 3.37998e-08.
T_crit: 3.42101e-08.
T_crit: 3.44591e-08.
T_crit: 3.48558e-08.
T_crit: 3.48177e-08.
T_crit: 3.54551e-08.
T_crit: 3.56037e-08.
T_crit: 3.65872e-08.
T_crit: 3.58642e-08.
T_crit: 3.66633e-08.
T_crit: 3.69773e-08.
T_crit: 3.76623e-08.
T_crit: 3.71486e-08.
T_crit: 3.75291e-08.
T_crit: 3.73293e-08.
T_crit: 3.79572e-08.
T_crit: 3.79667e-08.
T_crit: 3.74435e-08.
T_crit: 3.75481e-08.
T_crit: 3.82521e-08.
T_crit: 3.8233e-08.
T_crit: 3.8233e-08.
T_crit: 3.81093e-08.
T_crit: 3.72722e-08.
T_crit: 3.77859e-08.
T_crit: 3.8547e-08.
T_crit: 3.888e-08.
T_crit: 3.87468e-08.
T_crit: 3.8956e-08.
Routing failed.
low, high, current 4 8 6
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 3.08251e-08.
T_crit: 3.0837e-08.
T_crit: 3.08333e-08.
T_crit: 3.08466e-08.
T_crit: 3.08428e-08.
T_crit: 3.07431e-08.
T_crit: 3.07489e-08.
T_crit: 3.06587e-08.
T_crit: 3.0655e-08.
T_crit: 3.06859e-08.
T_crit: 3.06871e-08.
T_crit: 3.0906e-08.
T_crit: 3.14026e-08.
T_crit: 3.13811e-08.
T_crit: 3.15638e-08.
T_crit: 3.21098e-08.
T_crit: 3.21193e-08.
T_crit: 3.22239e-08.
T_crit: 3.24408e-08.
T_crit: 3.24358e-08.
T_crit: 3.24547e-08.
T_crit: 3.24547e-08.
T_crit: 3.24617e-08.
T_crit: 3.24522e-08.
T_crit: 3.29553e-08.
T_crit: 3.29553e-08.
T_crit: 3.29553e-08.
T_crit: 3.33742e-08.
T_crit: 3.35003e-08.
T_crit: 3.38941e-08.
T_crit: 3.44877e-08.
T_crit: 3.46279e-08.
T_crit: 3.53191e-08.
T_crit: 3.46747e-08.
T_crit: 3.46722e-08.
T_crit: 3.44629e-08.
T_crit: 3.44629e-08.
T_crit: 3.44699e-08.
T_crit: 3.42011e-08.
T_crit: 3.46684e-08.
T_crit: 3.46507e-08.
T_crit: 3.6124e-08.
T_crit: 3.59147e-08.
T_crit: 3.60193e-08.
T_crit: 3.55011e-08.
T_crit: 3.5595e-08.
T_crit: 3.52956e-08.
T_crit: 3.63428e-08.
T_crit: 3.6157e-08.
T_crit: 3.60447e-08.
Routing failed.

Checking to ensure routing is legal ...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 221367800
Best routing used a channel width factor of 8.


Average number of bends per net: 3.89687  Maximum # of bends: 16


The number of routed nets (nonglobal): 320
Wirelength results (all in units of 1 clb segments):
	Total wirelength: 4973   Average net length: 15.5406
	Maximum net length: 53

Wirelength results in terms of physical segments:
	Total wiring segments used: 2609   Av. wire segments per net: 8.15312
	Maximum segments used by a net: 27


X - Directed channels:

j	max occ	av_occ		capacity
0	8	7.18919  	8
1	8	6.24324  	8
2	8	6.05405  	8
3	7	5.05405  	8
4	8	5.75676  	8
5	6	3.45946  	8
6	5	2.10811  	8
7	2	0.378378 	8
8	4	0.945946 	8
9	4	0.648649 	8
10	4	1.24324  	8
11	6	0.648649 	8
12	6	0.675676 	8
13	5	1.64865  	8
14	4	1.21622  	8
15	5	0.513514 	8
16	4	0.378378 	8
17	4	1.13514  	8
18	5	0.351351 	8
19	4	0.324324 	8
20	4	0.810811 	8
21	4	0.243243 	8
22	7	0.945946 	8
23	5	0.864865 	8
24	3	0.243243 	8
25	5	0.540541 	8
26	7	0.810811 	8
27	5	1.48649  	8
28	7	0.783784 	8
29	4	0.405405 	8
30	5	1.08108  	8
31	3	0.918919 	8
32	6	2.02703  	8
33	6	1.51351  	8
34	5	1.02703  	8
35	7	2.89189  	8
36	6	4.54054  	8
37	7	4.86486  	8

Y - Directed channels:

i	max occ	av_occ		capacity
0	8	5.97297  	8
1	8	6.27027  	8
2	7	4.18919  	8
3	6	3.94595  	8
4	6	1.64865  	8
5	6	0.918919 	8
6	7	0.972973 	8
7	7	0.702703 	8
8	7	0.729730 	8
9	6	0.918919 	8
10	6	0.594595 	8
11	5	0.432432 	8
12	5	1.27027  	8
13	7	1.54054  	8
14	7	1.91892  	8
15	6	1.29730  	8
16	7	0.918919 	8
17	7	1.18919  	8
18	8	1.75676  	8
19	6	1.45946  	8
20	8	1.45946  	8
21	7	2.21622  	8
22	8	1.40541  	8
23	7	1.10811  	8
24	7	0.972973 	8
25	6	0.891892 	8
26	4	0.567568 	8
27	5	0.459459 	8
28	4	0.432432 	8
29	4	0.486486 	8
30	7	0.648649 	8
31	5	0.702703 	8
32	7	0.837838 	8
33	7	1.16216  	8
34	8	1.59459  	8
35	8	2.24324  	8
36	6	2.51351  	8
37	7	4.08108  	8

Total Tracks in X-direction: 304  in Y-direction: 304

Logic Area (in minimum width transistor areas):
Total Logic Area: 4.107e+07  Per 1x1 logic tile: 30000

Routing area (in minimum width transistor areas):
Total Routing Area: 1.44561e+06  Per logic tile: 1055.96

Segment usage by type (index):
Segment type       Fractional utilization
------------       ----------------------
       0                  0.226

Segment usage by length:
Segment length       Fractional utilization
--------------       ----------------------
        2                   0.226

Critical Path: 3.15254e-08 (s)

Time elapsed (PLACE&ROUTE): 3273.112000 ms


Time elapsed (Fernando): 3273.122000 ms

