# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
source DLX_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:55:07 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 17:55:08 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:55:08 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 17:55:08 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:55:08 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 17:55:08 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:55:08 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 17:55:08 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:55:08 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../01-generic_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SHIFTER_GENERIC
# -- Compiling architecture BEHAVIORAL of SHIFTER_GENERIC
# End time: 17:55:08 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:55:08 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../002-ControlWords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package DLX_ControlWords
# End time: 17:55:08 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:55:08 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 17:55:08 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:55:08 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 17:55:09 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:55:09 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 17:55:09 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:55:09 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 17:55:09 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:55:09 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 17:55:09 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:55:09 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 17:55:09 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:55:09 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 17:55:09 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:55:09 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package std_logic_arith
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 17:55:09 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:55:09 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.a-PG_net.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_NET
# -- Compiling architecture STRUCT_PG_1 of PG_NET
# -- Compiling configuration CFG_STRUCT_PG_1
# -- Loading entity PG_NET
# -- Loading architecture STRUCT_PG_1 of PG_NET
# End time: 17:55:10 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:55:10 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.b-G_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity G_BLOCK
# -- Compiling architecture STRUCTURE of G_BLOCK
# End time: 17:55:10 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:55:10 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.c-PG_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_BLOCK
# -- Compiling architecture STRUCTURE of PG_BLOCK
# End time: 17:55:10 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:55:10 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a-SparseTree.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SPARSE_TREE
# -- Compiling architecture STRUCTURE of SPARSE_TREE
# End time: 17:55:10 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:55:10 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a.a-fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 17:55:10 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:55:10 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a-rca.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RCA
# -- Compiling architecture STRUCTURAL of RCA
# -- Compiling architecture BEHAVIORAL of RCA
# -- Loading entity RCA
# -- Compiling configuration CFG_RCA_STRUCTURAL
# -- Loading entity RCA
# -- Loading architecture STRUCTURAL of RCA
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# -- Compiling configuration CFG_RCA_BEHAVIORAL
# -- Loading entity RCA
# -- Loading architecture BEHAVIORAL of RCA
# End time: 17:55:10 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:55:10 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a-csel_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_BLOCK
# -- Compiling architecture STRUCTURE of CS_BLOCK
# End time: 17:55:10 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:55:10 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b-csel_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_SUM
# -- Compiling architecture STRUCTURE of CS_SUM
# End time: 17:55:11 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:55:11 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a-P4Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity P4
# -- Compiling architecture STRUCTURE of P4
# End time: 17:55:11 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:55:11 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a-ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_ALU
# -- Compiling architecture bhv of DLX_ALU
# End time: 17:55:11 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:55:11 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_EX
# -- Compiling architecture structure of DLX_EX
# End time: 17:55:11 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:55:11 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 17:55:11 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:55:11 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.a-CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity dlx_cu
# -- Compiling architecture dlx_cu_hw of dlx_cu
# End time: 17:55:11 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:55:11 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a-DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity DLX
# -- Compiling architecture dlx_rtl of DLX
# End time: 17:55:11 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:55:11 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity ROMEM
# -- Compiling architecture Behavioral of ROMEM
# End time: 17:55:12 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:55:12 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_rwmem/rwmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity RWMEM
# -- Compiling architecture beh of RWMEM
# End time: 17:55:12 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 17:55:12 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_TOP_DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Compiling entity DLX_TestBench
# -- Compiling architecture tb of DLX_TestBench
# End time: 17:55:12 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps work.dlx_testbench -voptargs="+acc" 
# Start time: 17:55:12 on Sep 09,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "RF_CU(BEHAVIOR)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mytypes
# Loading work.dlx_testbench(tb)#1
# Loading ieee.std_logic_textio(body)
# Loading work.romem(behavioral)#1
# Loading ieee.numeric_std(body)
# Loading work.rwmem(beh)#1
# Loading work.dlx_controlwords
# Loading work.dlx(dlx_rtl)#1
# Loading work.dlx_cu(dlx_cu_hw)#1
# Loading work.dlx_dp(structure)#1
# Loading work.dlx_if(structure)#1
# Loading work.mux2to1(behavior)#1
# Loading ieee.math_real(body)
# Loading work.rf_constants
# Loading work.dlx_id(structure)#1
# Loading work.rf(structure)#1
# Loading work.rf_cu(behavior)#1
# Loading work.rf_datapath(behavior)#1
# Loading work.address_converter(behavior)#1
# Loading work.counter(behavior)#1
# Loading work.mux2to1(behavior)#2
# Loading work.mux2to1_1b(behavior)#1
# Loading work.rf_phys(behavior_async)#1
# Loading work.dlx_ex(structure)#1
# Loading work.dlx_alu(bhv)#1
# Loading work.shifter_generic(behavioral)#1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 3  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 3  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# Causality operation skipped due to absence of debug database file
add wave  \
sim:/dlx_testbench/UUT/dp/MEM_IN_EN
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
run 190 ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 3  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 3  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
source DLX_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:01:59 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 18:01:59 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:01:59 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 18:01:59 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:01:59 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 18:01:59 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:01:59 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 18:01:59 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:01:59 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../01-generic_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SHIFTER_GENERIC
# -- Compiling architecture BEHAVIORAL of SHIFTER_GENERIC
# End time: 18:01:59 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:01:59 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../002-ControlWords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package DLX_ControlWords
# End time: 18:01:59 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:01:59 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 18:02:00 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:02:00 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 18:02:00 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:02:00 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 18:02:00 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:02:00 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 18:02:00 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:02:00 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 18:02:00 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:02:00 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 18:02:00 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:02:00 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 18:02:00 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:02:00 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package std_logic_arith
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 18:02:01 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:02:01 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.a-PG_net.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_NET
# -- Compiling architecture STRUCT_PG_1 of PG_NET
# -- Compiling configuration CFG_STRUCT_PG_1
# -- Loading entity PG_NET
# -- Loading architecture STRUCT_PG_1 of PG_NET
# End time: 18:02:01 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:02:01 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.b-G_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity G_BLOCK
# -- Compiling architecture STRUCTURE of G_BLOCK
# End time: 18:02:01 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:02:01 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.c-PG_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_BLOCK
# -- Compiling architecture STRUCTURE of PG_BLOCK
# End time: 18:02:01 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:02:01 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a-SparseTree.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SPARSE_TREE
# -- Compiling architecture STRUCTURE of SPARSE_TREE
# End time: 18:02:01 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:02:01 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a.a-fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 18:02:01 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:02:01 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a-rca.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RCA
# -- Compiling architecture STRUCTURAL of RCA
# -- Compiling architecture BEHAVIORAL of RCA
# -- Loading entity RCA
# -- Compiling configuration CFG_RCA_STRUCTURAL
# -- Loading entity RCA
# -- Loading architecture STRUCTURAL of RCA
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# -- Compiling configuration CFG_RCA_BEHAVIORAL
# -- Loading entity RCA
# -- Loading architecture BEHAVIORAL of RCA
# End time: 18:02:01 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:02:01 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a-csel_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_BLOCK
# -- Compiling architecture STRUCTURE of CS_BLOCK
# End time: 18:02:02 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:02:02 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b-csel_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_SUM
# -- Compiling architecture STRUCTURE of CS_SUM
# End time: 18:02:02 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:02:02 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a-P4Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity P4
# -- Compiling architecture STRUCTURE of P4
# End time: 18:02:02 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:02:02 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a-ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_ALU
# -- Compiling architecture bhv of DLX_ALU
# End time: 18:02:02 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:02:02 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_EX
# -- Compiling architecture structure of DLX_EX
# End time: 18:02:02 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:02:02 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 18:02:02 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:02:02 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.a-CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity dlx_cu
# -- Compiling architecture dlx_cu_hw of dlx_cu
# End time: 18:02:02 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:02:02 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a-DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity DLX
# -- Compiling architecture dlx_rtl of DLX
# End time: 18:02:03 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:02:03 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity ROMEM
# -- Compiling architecture Behavioral of ROMEM
# End time: 18:02:03 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:02:03 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_rwmem/rwmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity RWMEM
# -- Compiling architecture beh of RWMEM
# End time: 18:02:03 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:02:03 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_TOP_DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Compiling entity DLX_TestBench
# -- Compiling architecture tb of DLX_TestBench
# End time: 18:02:03 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:02:10 on Sep 09,2022, Elapsed time: 0:06:58
# Errors: 0, Warnings: 99
# vsim -t 100ps work.dlx_testbench -voptargs="+acc" 
# Start time: 18:02:10 on Sep 09,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mytypes
# Loading work.dlx_testbench(tb)#1
# Loading ieee.std_logic_textio(body)
# Loading work.romem(behavioral)#1
# Loading ieee.numeric_std(body)
# Loading work.rwmem(beh)#1
# Loading work.dlx_controlwords
# Loading work.dlx(dlx_rtl)#1
# Loading work.dlx_cu(dlx_cu_hw)#1
# Loading work.dlx_dp(structure)#1
# Loading work.dlx_if(structure)#1
# Loading work.mux2to1(behavior)#1
# Loading ieee.math_real(body)
# Loading work.rf_constants
# Loading work.dlx_id(structure)#1
# Loading work.rf(structure)#1
# Loading work.rf_cu(behavior)#1
# Loading work.rf_datapath(behavior)#1
# Loading work.address_converter(behavior)#1
# Loading work.counter(behavior)#1
# Loading work.mux2to1(behavior)#2
# Loading work.mux2to1_1b(behavior)#1
# Loading work.rf_phys(behavior_async)#1
# Loading work.dlx_ex(structure)#1
# Loading work.dlx_alu(bhv)#1
# Loading work.shifter_generic(behavioral)#1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 3  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 3  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
add wave  \
sim:/dlx_testbench/dram_first_word
restart

# ** Note: (vsim-8009) Loading existing optimized design _opt
run 190 ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 3  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 3  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
run 20 ns
source DLX_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:12:29 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 18:12:29 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:12:29 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 18:12:29 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:12:29 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 18:12:29 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:12:29 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 18:12:29 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:12:29 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../01-generic_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SHIFTER_GENERIC
# -- Compiling architecture BEHAVIORAL of SHIFTER_GENERIC
# End time: 18:12:29 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:12:29 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../002-ControlWords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package DLX_ControlWords
# End time: 18:12:29 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:12:30 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 18:12:30 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:12:30 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 18:12:30 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:12:30 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 18:12:30 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:12:30 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 18:12:30 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:12:30 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 18:12:30 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:12:30 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 18:12:30 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:12:30 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 18:12:31 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:12:31 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package std_logic_arith
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 18:12:31 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:12:31 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.a-PG_net.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_NET
# -- Compiling architecture STRUCT_PG_1 of PG_NET
# -- Compiling configuration CFG_STRUCT_PG_1
# -- Loading entity PG_NET
# -- Loading architecture STRUCT_PG_1 of PG_NET
# End time: 18:12:31 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:12:31 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.b-G_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity G_BLOCK
# -- Compiling architecture STRUCTURE of G_BLOCK
# End time: 18:12:31 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:12:31 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.c-PG_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_BLOCK
# -- Compiling architecture STRUCTURE of PG_BLOCK
# End time: 18:12:31 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:12:31 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a-SparseTree.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SPARSE_TREE
# -- Compiling architecture STRUCTURE of SPARSE_TREE
# End time: 18:12:31 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:12:31 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a.a-fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 18:12:31 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:12:31 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a-rca.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RCA
# -- Compiling architecture STRUCTURAL of RCA
# -- Compiling architecture BEHAVIORAL of RCA
# -- Loading entity RCA
# -- Compiling configuration CFG_RCA_STRUCTURAL
# -- Loading entity RCA
# -- Loading architecture STRUCTURAL of RCA
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# -- Compiling configuration CFG_RCA_BEHAVIORAL
# -- Loading entity RCA
# -- Loading architecture BEHAVIORAL of RCA
# End time: 18:12:31 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:12:32 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a-csel_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_BLOCK
# -- Compiling architecture STRUCTURE of CS_BLOCK
# End time: 18:12:32 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:12:32 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b-csel_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_SUM
# -- Compiling architecture STRUCTURE of CS_SUM
# End time: 18:12:32 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:12:32 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a-P4Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity P4
# -- Compiling architecture STRUCTURE of P4
# End time: 18:12:32 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:12:32 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a-ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_ALU
# -- Compiling architecture bhv of DLX_ALU
# End time: 18:12:32 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:12:32 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_EX
# -- Compiling architecture structure of DLX_EX
# End time: 18:12:32 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:12:32 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 18:12:32 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:12:32 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.a-CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity dlx_cu
# -- Compiling architecture dlx_cu_hw of dlx_cu
# End time: 18:12:32 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:12:33 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a-DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity DLX
# -- Compiling architecture dlx_rtl of DLX
# End time: 18:12:33 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:12:33 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity ROMEM
# -- Compiling architecture Behavioral of ROMEM
# End time: 18:12:33 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:12:33 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_rwmem/rwmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity RWMEM
# -- Compiling architecture beh of RWMEM
# End time: 18:12:33 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:12:33 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_TOP_DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Compiling entity DLX_TestBench
# -- Compiling architecture tb of DLX_TestBench
# ** Error: ../../test_bench_and_memory/TB_TOP_DLX.vhd(136): near "iram_first_word": (vcom-1576) expecting ';'.
# ** Note: ../../test_bench_and_memory/TB_TOP_DLX.vhd(238): VHDL Compiler exiting
# End time: 18:12:33 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /software/mentor/questa10.7c/questasim/linux_x86_64/vcom failed.
source DLX_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:12:58 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 18:12:58 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:12:58 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 18:12:58 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:12:58 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 18:12:58 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:12:58 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 18:12:58 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:12:58 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../01-generic_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SHIFTER_GENERIC
# -- Compiling architecture BEHAVIORAL of SHIFTER_GENERIC
# End time: 18:12:58 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:12:58 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../002-ControlWords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package DLX_ControlWords
# End time: 18:12:58 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:12:58 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 18:12:58 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:12:59 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 18:12:59 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:12:59 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 18:12:59 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:12:59 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 18:12:59 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:12:59 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 18:12:59 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:12:59 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 18:12:59 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:12:59 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 18:12:59 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:12:59 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package std_logic_arith
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 18:13:00 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:13:00 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.a-PG_net.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_NET
# -- Compiling architecture STRUCT_PG_1 of PG_NET
# -- Compiling configuration CFG_STRUCT_PG_1
# -- Loading entity PG_NET
# -- Loading architecture STRUCT_PG_1 of PG_NET
# End time: 18:13:00 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:13:00 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.b-G_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity G_BLOCK
# -- Compiling architecture STRUCTURE of G_BLOCK
# End time: 18:13:00 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:13:00 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.c-PG_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_BLOCK
# -- Compiling architecture STRUCTURE of PG_BLOCK
# End time: 18:13:00 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:13:00 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a-SparseTree.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SPARSE_TREE
# -- Compiling architecture STRUCTURE of SPARSE_TREE
# End time: 18:13:00 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:13:00 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a.a-fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 18:13:00 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:13:00 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a-rca.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RCA
# -- Compiling architecture STRUCTURAL of RCA
# -- Compiling architecture BEHAVIORAL of RCA
# -- Loading entity RCA
# -- Compiling configuration CFG_RCA_STRUCTURAL
# -- Loading entity RCA
# -- Loading architecture STRUCTURAL of RCA
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# -- Compiling configuration CFG_RCA_BEHAVIORAL
# -- Loading entity RCA
# -- Loading architecture BEHAVIORAL of RCA
# End time: 18:13:00 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:13:00 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a-csel_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_BLOCK
# -- Compiling architecture STRUCTURE of CS_BLOCK
# End time: 18:13:01 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:13:01 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b-csel_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_SUM
# -- Compiling architecture STRUCTURE of CS_SUM
# End time: 18:13:01 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:13:01 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a-P4Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity P4
# -- Compiling architecture STRUCTURE of P4
# End time: 18:13:01 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:13:01 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a-ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_ALU
# -- Compiling architecture bhv of DLX_ALU
# End time: 18:13:01 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:13:01 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_EX
# -- Compiling architecture structure of DLX_EX
# End time: 18:13:01 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:13:01 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 18:13:01 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:13:01 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.a-CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity dlx_cu
# -- Compiling architecture dlx_cu_hw of dlx_cu
# End time: 18:13:01 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:13:01 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a-DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity DLX
# -- Compiling architecture dlx_rtl of DLX
# End time: 18:13:02 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:13:02 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity ROMEM
# -- Compiling architecture Behavioral of ROMEM
# End time: 18:13:02 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:13:02 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_rwmem/rwmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity RWMEM
# -- Compiling architecture beh of RWMEM
# End time: 18:13:02 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:13:02 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_TOP_DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Compiling entity DLX_TestBench
# -- Compiling architecture tb of DLX_TestBench
# End time: 18:13:02 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:13:12 on Sep 09,2022, Elapsed time: 0:11:02
# Errors: 2, Warnings: 98
# vsim -t 100ps work.dlx_testbench -voptargs="+acc" 
# Start time: 18:13:12 on Sep 09,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mytypes
# Loading work.dlx_testbench(tb)#1
# Loading ieee.std_logic_textio(body)
# Loading work.romem(behavioral)#1
# Loading ieee.numeric_std(body)
# Loading work.rwmem(beh)#1
# Loading work.dlx_controlwords
# Loading work.dlx(dlx_rtl)#1
# Loading work.dlx_cu(dlx_cu_hw)#1
# Loading work.dlx_dp(structure)#1
# Loading work.dlx_if(structure)#1
# Loading work.mux2to1(behavior)#1
# Loading ieee.math_real(body)
# Loading work.rf_constants
# Loading work.dlx_id(structure)#1
# Loading work.rf(structure)#1
# Loading work.rf_cu(behavior)#1
# Loading work.rf_datapath(behavior)#1
# Loading work.address_converter(behavior)#1
# Loading work.counter(behavior)#1
# Loading work.mux2to1(behavior)#2
# Loading work.mux2to1_1b(behavior)#1
# Loading work.rf_phys(behavior_async)#1
# Loading work.dlx_ex(structure)#1
# Loading work.dlx_alu(bhv)#1
# Loading work.shifter_generic(behavioral)#1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 3  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 3  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
source DLX_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:16:42 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 18:16:42 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:16:42 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 18:16:42 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:16:42 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 18:16:42 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:16:42 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 18:16:42 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:16:42 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../01-generic_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SHIFTER_GENERIC
# -- Compiling architecture BEHAVIORAL of SHIFTER_GENERIC
# End time: 18:16:43 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:16:43 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../002-ControlWords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package DLX_ControlWords
# End time: 18:16:43 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:16:43 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 18:16:43 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:16:43 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 18:16:43 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:16:43 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 18:16:43 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:16:43 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 18:16:43 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:16:43 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 18:16:43 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:16:43 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 18:16:44 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:16:44 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 18:16:44 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:16:44 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package std_logic_arith
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 18:16:44 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:16:44 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.a-PG_net.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_NET
# -- Compiling architecture STRUCT_PG_1 of PG_NET
# -- Compiling configuration CFG_STRUCT_PG_1
# -- Loading entity PG_NET
# -- Loading architecture STRUCT_PG_1 of PG_NET
# End time: 18:16:44 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:16:44 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.b-G_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity G_BLOCK
# -- Compiling architecture STRUCTURE of G_BLOCK
# End time: 18:16:44 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:16:44 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.c-PG_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_BLOCK
# -- Compiling architecture STRUCTURE of PG_BLOCK
# End time: 18:16:44 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:16:44 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a-SparseTree.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SPARSE_TREE
# -- Compiling architecture STRUCTURE of SPARSE_TREE
# End time: 18:16:44 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:16:44 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a.a-fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 18:16:44 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:16:44 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a-rca.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RCA
# -- Compiling architecture STRUCTURAL of RCA
# -- Compiling architecture BEHAVIORAL of RCA
# -- Loading entity RCA
# -- Compiling configuration CFG_RCA_STRUCTURAL
# -- Loading entity RCA
# -- Loading architecture STRUCTURAL of RCA
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# -- Compiling configuration CFG_RCA_BEHAVIORAL
# -- Loading entity RCA
# -- Loading architecture BEHAVIORAL of RCA
# End time: 18:16:45 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:16:45 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a-csel_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_BLOCK
# -- Compiling architecture STRUCTURE of CS_BLOCK
# End time: 18:16:45 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:16:45 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b-csel_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_SUM
# -- Compiling architecture STRUCTURE of CS_SUM
# End time: 18:16:45 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:16:45 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a-P4Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity P4
# -- Compiling architecture STRUCTURE of P4
# End time: 18:16:45 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:16:45 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a-ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_ALU
# -- Compiling architecture bhv of DLX_ALU
# End time: 18:16:45 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:16:45 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_EX
# -- Compiling architecture structure of DLX_EX
# End time: 18:16:45 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:16:45 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 18:16:45 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:16:46 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.a-CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity dlx_cu
# -- Compiling architecture dlx_cu_hw of dlx_cu
# End time: 18:16:46 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:16:46 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a-DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity DLX
# -- Compiling architecture dlx_rtl of DLX
# End time: 18:16:46 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:16:46 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity ROMEM
# -- Compiling architecture Behavioral of ROMEM
# End time: 18:16:46 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:16:46 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_rwmem/rwmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity RWMEM
# -- Compiling architecture beh of RWMEM
# End time: 18:16:46 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:16:46 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_TOP_DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Compiling entity DLX_TestBench
# -- Compiling architecture tb of DLX_TestBench
# End time: 18:16:46 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:17:01 on Sep 09,2022, Elapsed time: 0:03:49
# Errors: 0, Warnings: 98
# vsim -t 100ps work.dlx_testbench -voptargs="+acc" 
# Start time: 18:17:01 on Sep 09,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mytypes
# Loading work.dlx_testbench(tb)#1
# Loading ieee.std_logic_textio(body)
# Loading work.romem(behavioral)#1
# Loading ieee.numeric_std(body)
# Loading work.rwmem(beh)#1
# Loading work.dlx_controlwords
# Loading work.dlx(dlx_rtl)#1
# Loading work.dlx_cu(dlx_cu_hw)#1
# Loading work.dlx_dp(structure)#1
# Loading work.dlx_if(structure)#1
# Loading work.mux2to1(behavior)#1
# Loading ieee.math_real(body)
# Loading work.rf_constants
# Loading work.dlx_id(structure)#1
# Loading work.rf(structure)#1
# Loading work.rf_cu(behavior)#1
# Loading work.rf_datapath(behavior)#1
# Loading work.address_converter(behavior)#1
# Loading work.counter(behavior)#1
# Loading work.mux2to1(behavior)#2
# Loading work.mux2to1_1b(behavior)#1
# Loading work.rf_phys(behavior_async)#1
# Loading work.dlx_ex(structure)#1
# Loading work.dlx_alu(bhv)#1
# Loading work.shifter_generic(behavioral)#1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 3  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 3  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
source DLX_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:19:10 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 18:19:10 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:19:10 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 18:19:10 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:19:10 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 18:19:10 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:19:10 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 18:19:10 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:19:10 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../01-generic_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SHIFTER_GENERIC
# -- Compiling architecture BEHAVIORAL of SHIFTER_GENERIC
# End time: 18:19:10 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:19:10 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../002-ControlWords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package DLX_ControlWords
# End time: 18:19:10 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:19:10 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 18:19:10 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:19:11 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 18:19:11 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:19:11 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 18:19:11 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:19:11 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 18:19:11 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:19:11 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 18:19:11 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:19:11 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 18:19:11 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:19:11 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 18:19:11 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:19:11 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package std_logic_arith
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 18:19:12 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:19:12 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.a-PG_net.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_NET
# -- Compiling architecture STRUCT_PG_1 of PG_NET
# -- Compiling configuration CFG_STRUCT_PG_1
# -- Loading entity PG_NET
# -- Loading architecture STRUCT_PG_1 of PG_NET
# End time: 18:19:12 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:19:12 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.b-G_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity G_BLOCK
# -- Compiling architecture STRUCTURE of G_BLOCK
# End time: 18:19:12 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:19:12 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.c-PG_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_BLOCK
# -- Compiling architecture STRUCTURE of PG_BLOCK
# End time: 18:19:12 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:19:12 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a-SparseTree.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SPARSE_TREE
# -- Compiling architecture STRUCTURE of SPARSE_TREE
# End time: 18:19:12 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:19:12 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a.a-fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 18:19:12 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:19:12 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a-rca.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RCA
# -- Compiling architecture STRUCTURAL of RCA
# -- Compiling architecture BEHAVIORAL of RCA
# -- Loading entity RCA
# -- Compiling configuration CFG_RCA_STRUCTURAL
# -- Loading entity RCA
# -- Loading architecture STRUCTURAL of RCA
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# -- Compiling configuration CFG_RCA_BEHAVIORAL
# -- Loading entity RCA
# -- Loading architecture BEHAVIORAL of RCA
# End time: 18:19:12 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:19:12 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a-csel_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_BLOCK
# -- Compiling architecture STRUCTURE of CS_BLOCK
# End time: 18:19:13 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:19:13 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b-csel_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_SUM
# -- Compiling architecture STRUCTURE of CS_SUM
# End time: 18:19:13 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:19:13 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a-P4Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity P4
# -- Compiling architecture STRUCTURE of P4
# End time: 18:19:13 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:19:13 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a-ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_ALU
# -- Compiling architecture bhv of DLX_ALU
# End time: 18:19:13 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:19:13 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_EX
# -- Compiling architecture structure of DLX_EX
# End time: 18:19:13 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:19:13 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 18:19:13 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:19:13 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.a-CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity dlx_cu
# -- Compiling architecture dlx_cu_hw of dlx_cu
# End time: 18:19:13 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:19:13 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a-DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity DLX
# -- Compiling architecture dlx_rtl of DLX
# End time: 18:19:13 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:19:14 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity ROMEM
# -- Compiling architecture Behavioral of ROMEM
# End time: 18:19:14 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:19:14 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_rwmem/rwmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity RWMEM
# -- Compiling architecture beh of RWMEM
# End time: 18:19:14 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:19:14 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_TOP_DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Compiling entity DLX_TestBench
# -- Compiling architecture tb of DLX_TestBench
# End time: 18:19:14 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:19:20 on Sep 09,2022, Elapsed time: 0:02:19
# Errors: 0, Warnings: 98
# vsim -t 100ps work.dlx_testbench -voptargs="+acc" 
# Start time: 18:19:20 on Sep 09,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mytypes
# Loading work.dlx_testbench(tb)#1
# Loading ieee.std_logic_textio(body)
# Loading work.romem(behavioral)#1
# Loading ieee.numeric_std(body)
# Loading work.rwmem(beh)#1
# Loading work.dlx_controlwords
# Loading work.dlx(dlx_rtl)#1
# Loading work.dlx_cu(dlx_cu_hw)#1
# Loading work.dlx_dp(structure)#1
# Loading work.dlx_if(structure)#1
# Loading work.mux2to1(behavior)#1
# Loading ieee.math_real(body)
# Loading work.rf_constants
# Loading work.dlx_id(structure)#1
# Loading work.rf(structure)#1
# Loading work.rf_cu(behavior)#1
# Loading work.rf_datapath(behavior)#1
# Loading work.address_converter(behavior)#1
# Loading work.counter(behavior)#1
# Loading work.mux2to1(behavior)#2
# Loading work.mux2to1_1b(behavior)#1
# Loading work.rf_phys(behavior_async)#1
# Loading work.dlx_ex(structure)#1
# Loading work.dlx_alu(bhv)#1
# Loading work.shifter_generic(behavioral)#1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 3  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 3  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
source DLX_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:26:57 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 18:26:58 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:26:58 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 18:26:58 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:26:58 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 18:26:58 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:26:58 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 18:26:58 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:26:58 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../01-generic_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SHIFTER_GENERIC
# -- Compiling architecture BEHAVIORAL of SHIFTER_GENERIC
# End time: 18:26:58 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:26:58 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../002-ControlWords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package DLX_ControlWords
# End time: 18:26:58 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:26:58 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 18:26:58 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:26:58 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 18:26:59 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:26:59 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 18:26:59 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:26:59 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 18:26:59 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:26:59 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 18:26:59 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:26:59 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 18:26:59 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:26:59 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 18:26:59 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:26:59 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package std_logic_arith
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 18:26:59 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:26:59 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.a-PG_net.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_NET
# -- Compiling architecture STRUCT_PG_1 of PG_NET
# -- Compiling configuration CFG_STRUCT_PG_1
# -- Loading entity PG_NET
# -- Loading architecture STRUCT_PG_1 of PG_NET
# End time: 18:27:00 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:27:00 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.b-G_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity G_BLOCK
# -- Compiling architecture STRUCTURE of G_BLOCK
# End time: 18:27:00 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:27:00 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.c-PG_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_BLOCK
# -- Compiling architecture STRUCTURE of PG_BLOCK
# End time: 18:27:00 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:27:00 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a-SparseTree.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SPARSE_TREE
# -- Compiling architecture STRUCTURE of SPARSE_TREE
# End time: 18:27:00 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:27:00 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a.a-fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 18:27:00 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:27:00 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a-rca.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RCA
# -- Compiling architecture STRUCTURAL of RCA
# -- Compiling architecture BEHAVIORAL of RCA
# -- Loading entity RCA
# -- Compiling configuration CFG_RCA_STRUCTURAL
# -- Loading entity RCA
# -- Loading architecture STRUCTURAL of RCA
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# -- Compiling configuration CFG_RCA_BEHAVIORAL
# -- Loading entity RCA
# -- Loading architecture BEHAVIORAL of RCA
# End time: 18:27:00 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:27:00 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a-csel_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_BLOCK
# -- Compiling architecture STRUCTURE of CS_BLOCK
# End time: 18:27:00 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:27:00 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b-csel_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_SUM
# -- Compiling architecture STRUCTURE of CS_SUM
# End time: 18:27:01 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:27:01 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a-P4Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity P4
# -- Compiling architecture STRUCTURE of P4
# End time: 18:27:01 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:27:01 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a-ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_ALU
# -- Compiling architecture bhv of DLX_ALU
# End time: 18:27:01 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:27:01 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_EX
# -- Compiling architecture structure of DLX_EX
# End time: 18:27:01 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:27:01 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 18:27:01 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:27:01 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.a-CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity dlx_cu
# -- Compiling architecture dlx_cu_hw of dlx_cu
# End time: 18:27:01 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:27:01 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a-DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity DLX
# -- Compiling architecture dlx_rtl of DLX
# End time: 18:27:01 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:27:01 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity ROMEM
# -- Compiling architecture Behavioral of ROMEM
# End time: 18:27:02 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:27:02 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_rwmem/rwmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity RWMEM
# -- Compiling architecture beh of RWMEM
# End time: 18:27:02 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:27:02 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_TOP_DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Compiling entity DLX_TestBench
# -- Compiling architecture tb of DLX_TestBench
# End time: 18:27:02 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:27:11 on Sep 09,2022, Elapsed time: 0:07:51
# Errors: 0, Warnings: 98
# vsim -t 100ps work.dlx_testbench -voptargs="+acc" 
# Start time: 18:27:11 on Sep 09,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mytypes
# Loading work.dlx_testbench(tb)#1
# Loading ieee.std_logic_textio(body)
# Loading work.romem(behavioral)#1
# Loading ieee.numeric_std(body)
# Loading work.rwmem(beh)#1
# Loading work.dlx_controlwords
# Loading work.dlx(dlx_rtl)#1
# Loading work.dlx_cu(dlx_cu_hw)#1
# Loading work.dlx_dp(structure)#1
# Loading work.dlx_if(structure)#1
# Loading work.mux2to1(behavior)#1
# Loading ieee.math_real(body)
# Loading work.rf_constants
# Loading work.dlx_id(structure)#1
# Loading work.rf(structure)#1
# Loading work.rf_cu(behavior)#1
# Loading work.rf_datapath(behavior)#1
# Loading work.address_converter(behavior)#1
# Loading work.counter(behavior)#1
# Loading work.mux2to1(behavior)#2
# Loading work.mux2to1_1b(behavior)#1
# Loading work.rf_phys(behavior_async)#1
# Loading work.dlx_ex(structure)#1
# Loading work.dlx_alu(bhv)#1
# Loading work.shifter_generic(behavioral)#1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 3  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 3  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
source DLX_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:28:52 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 18:28:52 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:28:52 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 18:28:52 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:28:52 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 18:28:53 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:28:53 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 18:28:53 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:28:53 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../01-generic_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SHIFTER_GENERIC
# -- Compiling architecture BEHAVIORAL of SHIFTER_GENERIC
# End time: 18:28:53 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:28:53 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../002-ControlWords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package DLX_ControlWords
# End time: 18:28:53 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:28:53 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 18:28:53 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:28:53 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 18:28:53 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:28:54 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 18:28:54 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:28:54 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 18:28:54 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:28:54 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 18:28:54 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:28:54 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 18:28:55 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:28:55 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 18:28:55 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:28:55 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package std_logic_arith
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 18:28:55 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:28:55 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.a-PG_net.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_NET
# -- Compiling architecture STRUCT_PG_1 of PG_NET
# -- Compiling configuration CFG_STRUCT_PG_1
# -- Loading entity PG_NET
# -- Loading architecture STRUCT_PG_1 of PG_NET
# End time: 18:28:55 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:28:55 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.b-G_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity G_BLOCK
# -- Compiling architecture STRUCTURE of G_BLOCK
# End time: 18:28:55 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:28:55 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.c-PG_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_BLOCK
# -- Compiling architecture STRUCTURE of PG_BLOCK
# End time: 18:28:55 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:28:55 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a-SparseTree.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SPARSE_TREE
# -- Compiling architecture STRUCTURE of SPARSE_TREE
# End time: 18:28:55 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:28:55 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a.a-fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 18:28:56 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:28:56 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a-rca.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RCA
# -- Compiling architecture STRUCTURAL of RCA
# -- Compiling architecture BEHAVIORAL of RCA
# -- Loading entity RCA
# -- Compiling configuration CFG_RCA_STRUCTURAL
# -- Loading entity RCA
# -- Loading architecture STRUCTURAL of RCA
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# -- Compiling configuration CFG_RCA_BEHAVIORAL
# -- Loading entity RCA
# -- Loading architecture BEHAVIORAL of RCA
# End time: 18:28:56 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:28:56 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a-csel_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_BLOCK
# -- Compiling architecture STRUCTURE of CS_BLOCK
# End time: 18:28:56 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:28:56 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b-csel_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_SUM
# -- Compiling architecture STRUCTURE of CS_SUM
# End time: 18:28:56 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:28:56 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a-P4Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity P4
# -- Compiling architecture STRUCTURE of P4
# End time: 18:28:56 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:28:56 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a-ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_ALU
# -- Compiling architecture bhv of DLX_ALU
# End time: 18:28:56 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:28:56 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_EX
# -- Compiling architecture structure of DLX_EX
# End time: 18:28:56 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:28:56 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 18:28:57 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:28:57 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.a-CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity dlx_cu
# -- Compiling architecture dlx_cu_hw of dlx_cu
# End time: 18:28:57 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:28:57 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a-DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity DLX
# -- Compiling architecture dlx_rtl of DLX
# End time: 18:28:57 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:28:57 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity ROMEM
# -- Compiling architecture Behavioral of ROMEM
# End time: 18:28:57 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:28:57 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_rwmem/rwmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity RWMEM
# -- Compiling architecture beh of RWMEM
# End time: 18:28:57 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:28:57 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_TOP_DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Compiling entity DLX_TestBench
# -- Compiling architecture tb of DLX_TestBench
# End time: 18:28:57 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:29:02 on Sep 09,2022, Elapsed time: 0:01:51
# Errors: 0, Warnings: 98
# vsim -t 100ps work.dlx_testbench -voptargs="+acc" 
# Start time: 18:29:02 on Sep 09,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mytypes
# Loading work.dlx_testbench(tb)#1
# Loading ieee.std_logic_textio(body)
# Loading work.romem(behavioral)#1
# Loading ieee.numeric_std(body)
# Loading work.rwmem(beh)#1
# Loading work.dlx_controlwords
# Loading work.dlx(dlx_rtl)#1
# Loading work.dlx_cu(dlx_cu_hw)#1
# Loading work.dlx_dp(structure)#1
# Loading work.dlx_if(structure)#1
# Loading work.mux2to1(behavior)#1
# Loading ieee.math_real(body)
# Loading work.rf_constants
# Loading work.dlx_id(structure)#1
# Loading work.rf(structure)#1
# Loading work.rf_cu(behavior)#1
# Loading work.rf_datapath(behavior)#1
# Loading work.address_converter(behavior)#1
# Loading work.counter(behavior)#1
# Loading work.mux2to1(behavior)#2
# Loading work.mux2to1_1b(behavior)#1
# Loading work.rf_phys(behavior_async)#1
# Loading work.dlx_ex(structure)#1
# Loading work.dlx_alu(bhv)#1
# Loading work.shifter_generic(behavioral)#1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 3  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 3  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
add wave  \
sim:/dlx_testbench/UUT/dp/data_mem_mem_o
add wave  \
sim:/dlx_testbench/UUT/dp/DRAM_DATA
add wave  \
sim:/dlx_testbench/UUT/DRAM_DATA
add wave  \
sim:/dlx_testbench/dram_first_word
add wave  \
sim:/dlx_testbench/dram_dummy_word
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
run 200 ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 3  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 3  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
source DLX_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:37:29 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 18:37:29 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:37:29 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 18:37:30 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:37:30 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 18:37:30 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:37:30 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 18:37:30 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:37:30 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../01-generic_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SHIFTER_GENERIC
# -- Compiling architecture BEHAVIORAL of SHIFTER_GENERIC
# End time: 18:37:30 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:37:30 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../002-ControlWords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package DLX_ControlWords
# End time: 18:37:30 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:37:30 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 18:37:30 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:37:30 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 18:37:30 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:37:30 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 18:37:31 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:37:31 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 18:37:31 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:37:31 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 18:37:31 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:37:31 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 18:37:31 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:37:31 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 18:37:31 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:37:31 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package std_logic_arith
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 18:37:31 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:37:31 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.a-PG_net.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_NET
# -- Compiling architecture STRUCT_PG_1 of PG_NET
# -- Compiling configuration CFG_STRUCT_PG_1
# -- Loading entity PG_NET
# -- Loading architecture STRUCT_PG_1 of PG_NET
# End time: 18:37:32 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:37:32 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.b-G_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity G_BLOCK
# -- Compiling architecture STRUCTURE of G_BLOCK
# End time: 18:37:32 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:37:32 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.c-PG_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_BLOCK
# -- Compiling architecture STRUCTURE of PG_BLOCK
# End time: 18:37:32 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:37:32 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a-SparseTree.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SPARSE_TREE
# -- Compiling architecture STRUCTURE of SPARSE_TREE
# End time: 18:37:32 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:37:32 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a.a-fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 18:37:32 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:37:32 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a-rca.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RCA
# -- Compiling architecture STRUCTURAL of RCA
# -- Compiling architecture BEHAVIORAL of RCA
# -- Loading entity RCA
# -- Compiling configuration CFG_RCA_STRUCTURAL
# -- Loading entity RCA
# -- Loading architecture STRUCTURAL of RCA
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# -- Compiling configuration CFG_RCA_BEHAVIORAL
# -- Loading entity RCA
# -- Loading architecture BEHAVIORAL of RCA
# End time: 18:37:32 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:37:32 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a-csel_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_BLOCK
# -- Compiling architecture STRUCTURE of CS_BLOCK
# End time: 18:37:32 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:37:32 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b-csel_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_SUM
# -- Compiling architecture STRUCTURE of CS_SUM
# End time: 18:37:33 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:37:33 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a-P4Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity P4
# -- Compiling architecture STRUCTURE of P4
# End time: 18:37:33 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:37:33 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a-ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_ALU
# -- Compiling architecture bhv of DLX_ALU
# End time: 18:37:33 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:37:33 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_EX
# -- Compiling architecture structure of DLX_EX
# End time: 18:37:33 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:37:33 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 18:37:33 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:37:33 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.a-CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity dlx_cu
# -- Compiling architecture dlx_cu_hw of dlx_cu
# End time: 18:37:33 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:37:33 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a-DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity DLX
# -- Compiling architecture dlx_rtl of DLX
# End time: 18:37:33 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:37:33 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity ROMEM
# -- Compiling architecture Behavioral of ROMEM
# End time: 18:37:33 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:37:34 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_rwmem/rwmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity RWMEM
# -- Compiling architecture beh of RWMEM
# End time: 18:37:34 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:37:34 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_TOP_DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Compiling entity DLX_TestBench
# -- Compiling architecture tb of DLX_TestBench
# End time: 18:37:34 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:37:37 on Sep 09,2022, Elapsed time: 0:08:35
# Errors: 0, Warnings: 98
# vsim -t 100ps work.dlx_testbench -voptargs="+acc" 
# Start time: 18:37:37 on Sep 09,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mytypes
# Loading work.dlx_testbench(tb)#1
# Loading ieee.std_logic_textio(body)
# Loading work.romem(behavioral)#1
# Loading ieee.numeric_std(body)
# Loading work.rwmem(beh)#1
# Loading work.dlx_controlwords
# Loading work.dlx(dlx_rtl)#1
# Loading work.dlx_cu(dlx_cu_hw)#1
# Loading work.dlx_dp(structure)#1
# Loading work.dlx_if(structure)#1
# Loading work.mux2to1(behavior)#1
# Loading ieee.math_real(body)
# Loading work.rf_constants
# Loading work.dlx_id(structure)#1
# Loading work.rf(structure)#1
# Loading work.rf_cu(behavior)#1
# Loading work.rf_datapath(behavior)#1
# Loading work.address_converter(behavior)#1
# Loading work.counter(behavior)#1
# Loading work.mux2to1(behavior)#2
# Loading work.mux2to1_1b(behavior)#1
# Loading work.rf_phys(behavior_async)#1
# Loading work.dlx_ex(structure)#1
# Loading work.dlx_alu(bhv)#1
# Loading work.shifter_generic(behavioral)#1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 3  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 3  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
source DLX_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:40:48 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 18:40:49 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:40:49 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 18:40:49 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:40:49 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 18:40:49 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:40:49 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 18:40:49 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:40:49 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../01-generic_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SHIFTER_GENERIC
# -- Compiling architecture BEHAVIORAL of SHIFTER_GENERIC
# End time: 18:40:49 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:40:49 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../002-ControlWords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package DLX_ControlWords
# End time: 18:40:49 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:40:49 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 18:40:49 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:40:49 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 18:40:50 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:40:50 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 18:40:50 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:40:50 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 18:40:50 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:40:50 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 18:40:50 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:40:50 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 18:40:50 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:40:50 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 18:40:50 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:40:50 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package std_logic_arith
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 18:40:50 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:40:51 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.a-PG_net.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_NET
# -- Compiling architecture STRUCT_PG_1 of PG_NET
# -- Compiling configuration CFG_STRUCT_PG_1
# -- Loading entity PG_NET
# -- Loading architecture STRUCT_PG_1 of PG_NET
# End time: 18:40:51 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:40:51 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.b-G_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity G_BLOCK
# -- Compiling architecture STRUCTURE of G_BLOCK
# End time: 18:40:51 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:40:51 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.c-PG_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_BLOCK
# -- Compiling architecture STRUCTURE of PG_BLOCK
# End time: 18:40:51 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:40:51 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a-SparseTree.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SPARSE_TREE
# -- Compiling architecture STRUCTURE of SPARSE_TREE
# End time: 18:40:51 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:40:51 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a.a-fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 18:40:51 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:40:51 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a-rca.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RCA
# -- Compiling architecture STRUCTURAL of RCA
# -- Compiling architecture BEHAVIORAL of RCA
# -- Loading entity RCA
# -- Compiling configuration CFG_RCA_STRUCTURAL
# -- Loading entity RCA
# -- Loading architecture STRUCTURAL of RCA
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# -- Compiling configuration CFG_RCA_BEHAVIORAL
# -- Loading entity RCA
# -- Loading architecture BEHAVIORAL of RCA
# End time: 18:40:51 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:40:51 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a-csel_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_BLOCK
# -- Compiling architecture STRUCTURE of CS_BLOCK
# End time: 18:40:51 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:40:51 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b-csel_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_SUM
# -- Compiling architecture STRUCTURE of CS_SUM
# End time: 18:40:52 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:40:52 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a-P4Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity P4
# -- Compiling architecture STRUCTURE of P4
# End time: 18:40:52 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:40:52 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a-ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_ALU
# -- Compiling architecture bhv of DLX_ALU
# End time: 18:40:52 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:40:52 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_EX
# -- Compiling architecture structure of DLX_EX
# End time: 18:40:52 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:40:52 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 18:40:52 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:40:52 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.a-CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity dlx_cu
# -- Compiling architecture dlx_cu_hw of dlx_cu
# End time: 18:40:52 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:40:52 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a-DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity DLX
# -- Compiling architecture dlx_rtl of DLX
# End time: 18:40:52 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:40:52 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity ROMEM
# -- Compiling architecture Behavioral of ROMEM
# End time: 18:40:53 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:40:53 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_rwmem/rwmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity RWMEM
# -- Compiling architecture beh of RWMEM
# End time: 18:40:53 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:40:53 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_TOP_DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Compiling entity DLX_TestBench
# -- Compiling architecture tb of DLX_TestBench
# End time: 18:40:53 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:40:57 on Sep 09,2022, Elapsed time: 0:03:20
# Errors: 0, Warnings: 98
# vsim -t 100ps work.dlx_testbench -voptargs="+acc" 
# Start time: 18:40:57 on Sep 09,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mytypes
# Loading work.dlx_testbench(tb)#1
# Loading ieee.std_logic_textio(body)
# Loading work.romem(behavioral)#1
# Loading ieee.numeric_std(body)
# Loading work.rwmem(beh)#1
# Loading work.dlx_controlwords
# Loading work.dlx(dlx_rtl)#1
# Loading work.dlx_cu(dlx_cu_hw)#1
# Loading work.dlx_dp(structure)#1
# Loading work.dlx_if(structure)#1
# Loading work.mux2to1(behavior)#1
# Loading ieee.math_real(body)
# Loading work.rf_constants
# Loading work.dlx_id(structure)#1
# Loading work.rf(structure)#1
# Loading work.rf_cu(behavior)#1
# Loading work.rf_datapath(behavior)#1
# Loading work.address_converter(behavior)#1
# Loading work.counter(behavior)#1
# Loading work.mux2to1(behavior)#2
# Loading work.mux2to1_1b(behavior)#1
# Loading work.rf_phys(behavior_async)#1
# Loading work.dlx_ex(structure)#1
# Loading work.dlx_alu(bhv)#1
# Loading work.shifter_generic(behavioral)#1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 3  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 3  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
source DLX_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:33 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 18:42:33 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:34 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 18:42:34 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:34 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 18:42:34 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:34 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 18:42:34 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:34 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../01-generic_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SHIFTER_GENERIC
# -- Compiling architecture BEHAVIORAL of SHIFTER_GENERIC
# End time: 18:42:34 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:34 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../002-ControlWords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package DLX_ControlWords
# End time: 18:42:34 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:34 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 18:42:34 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:34 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 18:42:34 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:35 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 18:42:35 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:35 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 18:42:35 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:35 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 18:42:35 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:35 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 18:42:35 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:35 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 18:42:35 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:35 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package std_logic_arith
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 18:42:35 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:35 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.a-PG_net.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_NET
# -- Compiling architecture STRUCT_PG_1 of PG_NET
# -- Compiling configuration CFG_STRUCT_PG_1
# -- Loading entity PG_NET
# -- Loading architecture STRUCT_PG_1 of PG_NET
# End time: 18:42:36 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:36 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.b-G_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity G_BLOCK
# -- Compiling architecture STRUCTURE of G_BLOCK
# End time: 18:42:36 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:36 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.c-PG_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_BLOCK
# -- Compiling architecture STRUCTURE of PG_BLOCK
# End time: 18:42:36 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:36 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a-SparseTree.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SPARSE_TREE
# -- Compiling architecture STRUCTURE of SPARSE_TREE
# End time: 18:42:36 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:36 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a.a-fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 18:42:36 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:36 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a-rca.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RCA
# -- Compiling architecture STRUCTURAL of RCA
# -- Compiling architecture BEHAVIORAL of RCA
# -- Loading entity RCA
# -- Compiling configuration CFG_RCA_STRUCTURAL
# -- Loading entity RCA
# -- Loading architecture STRUCTURAL of RCA
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# -- Compiling configuration CFG_RCA_BEHAVIORAL
# -- Loading entity RCA
# -- Loading architecture BEHAVIORAL of RCA
# End time: 18:42:36 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:36 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a-csel_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_BLOCK
# -- Compiling architecture STRUCTURE of CS_BLOCK
# End time: 18:42:36 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:36 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b-csel_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_SUM
# -- Compiling architecture STRUCTURE of CS_SUM
# End time: 18:42:36 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:37 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a-P4Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity P4
# -- Compiling architecture STRUCTURE of P4
# End time: 18:42:37 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:37 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a-ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_ALU
# -- Compiling architecture bhv of DLX_ALU
# End time: 18:42:37 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:37 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_EX
# -- Compiling architecture structure of DLX_EX
# End time: 18:42:37 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:37 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 18:42:37 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:37 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.a-CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity dlx_cu
# -- Compiling architecture dlx_cu_hw of dlx_cu
# End time: 18:42:37 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:37 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a-DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity DLX
# -- Compiling architecture dlx_rtl of DLX
# End time: 18:42:37 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:37 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity ROMEM
# -- Compiling architecture Behavioral of ROMEM
# End time: 18:42:37 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:38 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_rwmem/rwmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity RWMEM
# -- Compiling architecture beh of RWMEM
# End time: 18:42:38 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:42:38 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_TOP_DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Compiling entity DLX_TestBench
# -- Compiling architecture tb of DLX_TestBench
# End time: 18:42:38 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:42:44 on Sep 09,2022, Elapsed time: 0:01:47
# Errors: 0, Warnings: 98
# vsim -t 100ps work.dlx_testbench -voptargs="+acc" 
# Start time: 18:42:44 on Sep 09,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mytypes
# Loading work.dlx_testbench(tb)#1
# Loading ieee.std_logic_textio(body)
# Loading work.romem(behavioral)#1
# Loading ieee.numeric_std(body)
# Loading work.rwmem(beh)#1
# Loading work.dlx_controlwords
# Loading work.dlx(dlx_rtl)#1
# Loading work.dlx_cu(dlx_cu_hw)#1
# Loading work.dlx_dp(structure)#1
# Loading work.dlx_if(structure)#1
# Loading work.mux2to1(behavior)#1
# Loading ieee.math_real(body)
# Loading work.rf_constants
# Loading work.dlx_id(structure)#1
# Loading work.rf(structure)#1
# Loading work.rf_cu(behavior)#1
# Loading work.rf_datapath(behavior)#1
# Loading work.address_converter(behavior)#1
# Loading work.counter(behavior)#1
# Loading work.mux2to1(behavior)#2
# Loading work.mux2to1_1b(behavior)#1
# Loading work.rf_phys(behavior_async)#1
# Loading work.dlx_ex(structure)#1
# Loading work.dlx_alu(bhv)#1
# Loading work.shifter_generic(behavioral)#1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 3  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 3  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
source DLX_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:20 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 18:55:20 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:20 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 18:55:20 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:20 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 18:55:20 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:20 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 18:55:20 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:20 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../01-generic_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SHIFTER_GENERIC
# -- Compiling architecture BEHAVIORAL of SHIFTER_GENERIC
# End time: 18:55:20 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:20 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../002-ControlWords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package DLX_ControlWords
# End time: 18:55:20 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:20 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 18:55:21 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:21 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 18:55:21 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:21 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 18:55:21 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:21 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 18:55:21 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:21 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 18:55:21 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:21 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 18:55:21 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:21 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 18:55:21 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:22 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package std_logic_arith
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 18:55:22 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:22 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.a-PG_net.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_NET
# -- Compiling architecture STRUCT_PG_1 of PG_NET
# -- Compiling configuration CFG_STRUCT_PG_1
# -- Loading entity PG_NET
# -- Loading architecture STRUCT_PG_1 of PG_NET
# End time: 18:55:22 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:22 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.b-G_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity G_BLOCK
# -- Compiling architecture STRUCTURE of G_BLOCK
# End time: 18:55:22 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:22 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.c-PG_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_BLOCK
# -- Compiling architecture STRUCTURE of PG_BLOCK
# End time: 18:55:22 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:22 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a-SparseTree.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SPARSE_TREE
# -- Compiling architecture STRUCTURE of SPARSE_TREE
# End time: 18:55:22 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:22 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a.a-fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 18:55:22 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:22 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a-rca.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RCA
# -- Compiling architecture STRUCTURAL of RCA
# -- Compiling architecture BEHAVIORAL of RCA
# -- Loading entity RCA
# -- Compiling configuration CFG_RCA_STRUCTURAL
# -- Loading entity RCA
# -- Loading architecture STRUCTURAL of RCA
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# -- Compiling configuration CFG_RCA_BEHAVIORAL
# -- Loading entity RCA
# -- Loading architecture BEHAVIORAL of RCA
# End time: 18:55:22 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:23 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a-csel_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_BLOCK
# -- Compiling architecture STRUCTURE of CS_BLOCK
# End time: 18:55:23 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:23 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b-csel_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_SUM
# -- Compiling architecture STRUCTURE of CS_SUM
# End time: 18:55:23 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:23 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a-P4Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity P4
# -- Compiling architecture STRUCTURE of P4
# End time: 18:55:23 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:23 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a-ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_ALU
# -- Compiling architecture bhv of DLX_ALU
# End time: 18:55:23 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:23 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_EX
# -- Compiling architecture structure of DLX_EX
# End time: 18:55:23 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:23 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 18:55:23 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:23 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.a-CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity dlx_cu
# -- Compiling architecture dlx_cu_hw of dlx_cu
# End time: 18:55:24 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:24 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a-DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity DLX
# -- Compiling architecture dlx_rtl of DLX
# End time: 18:55:24 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:24 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity ROMEM
# -- Compiling architecture Behavioral of ROMEM
# End time: 18:55:24 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:24 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_rwmem/rwmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity RWMEM
# -- Compiling architecture beh of RWMEM
# End time: 18:55:24 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:24 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_TOP_DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Compiling entity DLX_TestBench
# -- Compiling architecture tb of DLX_TestBench
# ** Error: ../../test_bench_and_memory/TB_TOP_DLX.vhd(169): near ";": (vcom-1576) expecting ',' or ')'.
# ** Error: ../../test_bench_and_memory/TB_TOP_DLX.vhd(175): Statement cannot be labeled.
# ** Note: ../../test_bench_and_memory/TB_TOP_DLX.vhd(244): VHDL Compiler exiting
# End time: 18:55:24 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# /software/mentor/questa10.7c/questasim/linux_x86_64/vcom failed.
source DLX_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:41 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 18:55:41 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:41 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 18:55:41 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:41 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 18:55:41 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:41 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 18:55:41 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:41 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../01-generic_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SHIFTER_GENERIC
# -- Compiling architecture BEHAVIORAL of SHIFTER_GENERIC
# End time: 18:55:41 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:41 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../002-ControlWords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package DLX_ControlWords
# End time: 18:55:41 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:41 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 18:55:41 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:41 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 18:55:42 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:42 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 18:55:42 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:42 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 18:55:42 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:42 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 18:55:42 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:42 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 18:55:42 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:42 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 18:55:42 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:42 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package std_logic_arith
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 18:55:42 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:43 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.a-PG_net.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_NET
# -- Compiling architecture STRUCT_PG_1 of PG_NET
# -- Compiling configuration CFG_STRUCT_PG_1
# -- Loading entity PG_NET
# -- Loading architecture STRUCT_PG_1 of PG_NET
# End time: 18:55:43 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:43 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.b-G_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity G_BLOCK
# -- Compiling architecture STRUCTURE of G_BLOCK
# End time: 18:55:43 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:43 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.c-PG_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_BLOCK
# -- Compiling architecture STRUCTURE of PG_BLOCK
# End time: 18:55:43 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:43 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a-SparseTree.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SPARSE_TREE
# -- Compiling architecture STRUCTURE of SPARSE_TREE
# End time: 18:55:43 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:43 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a.a-fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 18:55:43 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:43 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a-rca.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RCA
# -- Compiling architecture STRUCTURAL of RCA
# -- Compiling architecture BEHAVIORAL of RCA
# -- Loading entity RCA
# -- Compiling configuration CFG_RCA_STRUCTURAL
# -- Loading entity RCA
# -- Loading architecture STRUCTURAL of RCA
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# -- Compiling configuration CFG_RCA_BEHAVIORAL
# -- Loading entity RCA
# -- Loading architecture BEHAVIORAL of RCA
# End time: 18:55:43 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:43 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a-csel_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_BLOCK
# -- Compiling architecture STRUCTURE of CS_BLOCK
# End time: 18:55:43 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:44 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b-csel_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_SUM
# -- Compiling architecture STRUCTURE of CS_SUM
# End time: 18:55:44 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:44 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a-P4Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity P4
# -- Compiling architecture STRUCTURE of P4
# End time: 18:55:44 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:44 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a-ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_ALU
# -- Compiling architecture bhv of DLX_ALU
# End time: 18:55:44 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:44 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_EX
# -- Compiling architecture structure of DLX_EX
# End time: 18:55:44 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:44 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 18:55:44 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:44 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.a-CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity dlx_cu
# -- Compiling architecture dlx_cu_hw of dlx_cu
# End time: 18:55:44 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:44 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a-DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity DLX
# -- Compiling architecture dlx_rtl of DLX
# End time: 18:55:44 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:44 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity ROMEM
# -- Compiling architecture Behavioral of ROMEM
# End time: 18:55:45 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:45 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_rwmem/rwmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity RWMEM
# -- Compiling architecture beh of RWMEM
# End time: 18:55:45 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:55:45 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_TOP_DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Compiling entity DLX_TestBench
# -- Compiling architecture tb of DLX_TestBench
# End time: 18:55:45 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:55:53 on Sep 09,2022, Elapsed time: 0:13:09
# Errors: 3, Warnings: 98
# vsim -t 100ps work.dlx_testbench -voptargs="+acc" 
# Start time: 18:55:53 on Sep 09,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mytypes
# Loading work.dlx_testbench(tb)#1
# Loading ieee.std_logic_textio(body)
# Loading work.romem(behavioral)#1
# Loading ieee.numeric_std(body)
# Loading work.rwmem(beh)#1
# Loading work.dlx_controlwords
# Loading work.dlx(dlx_rtl)#1
# Loading work.dlx_cu(dlx_cu_hw)#1
# Loading work.dlx_dp(structure)#1
# Loading work.dlx_if(structure)#1
# Loading work.mux2to1(behavior)#1
# Loading ieee.math_real(body)
# Loading work.rf_constants
# Loading work.dlx_id(structure)#1
# Loading work.rf(structure)#1
# Loading work.rf_cu(behavior)#1
# Loading work.rf_datapath(behavior)#1
# Loading work.address_converter(behavior)#1
# Loading work.counter(behavior)#1
# Loading work.mux2to1(behavior)#2
# Loading work.mux2to1_1b(behavior)#1
# Loading work.rf_phys(behavior_async)#1
# Loading work.dlx_ex(structure)#1
# Loading work.dlx_alu(bhv)#1
# Loading work.shifter_generic(behavioral)#1
# (vish-4014) No objects found matching '/dlx_testbench/dram_dummy_word'.
source DLX_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:56:54 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 18:56:55 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:56:55 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 18:56:55 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:56:55 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 18:56:55 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:56:55 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 18:56:55 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:56:55 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../01-generic_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SHIFTER_GENERIC
# -- Compiling architecture BEHAVIORAL of SHIFTER_GENERIC
# End time: 18:56:55 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:56:55 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../002-ControlWords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package DLX_ControlWords
# End time: 18:56:55 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:56:55 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 18:56:55 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:56:55 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 18:56:56 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:56:56 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 18:56:56 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:56:56 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 18:56:56 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:56:56 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 18:56:56 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:56:56 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 18:56:56 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:56:56 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 18:56:56 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:56:56 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package std_logic_arith
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 18:56:56 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:56:57 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.a-PG_net.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_NET
# -- Compiling architecture STRUCT_PG_1 of PG_NET
# -- Compiling configuration CFG_STRUCT_PG_1
# -- Loading entity PG_NET
# -- Loading architecture STRUCT_PG_1 of PG_NET
# End time: 18:56:57 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:56:57 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.b-G_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity G_BLOCK
# -- Compiling architecture STRUCTURE of G_BLOCK
# End time: 18:56:57 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:56:57 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.c-PG_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_BLOCK
# -- Compiling architecture STRUCTURE of PG_BLOCK
# End time: 18:56:57 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:56:57 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a-SparseTree.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SPARSE_TREE
# -- Compiling architecture STRUCTURE of SPARSE_TREE
# End time: 18:56:57 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:56:57 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a.a-fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 18:56:57 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:56:57 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a-rca.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RCA
# -- Compiling architecture STRUCTURAL of RCA
# -- Compiling architecture BEHAVIORAL of RCA
# -- Loading entity RCA
# -- Compiling configuration CFG_RCA_STRUCTURAL
# -- Loading entity RCA
# -- Loading architecture STRUCTURAL of RCA
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# -- Compiling configuration CFG_RCA_BEHAVIORAL
# -- Loading entity RCA
# -- Loading architecture BEHAVIORAL of RCA
# End time: 18:56:57 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:56:57 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a-csel_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_BLOCK
# -- Compiling architecture STRUCTURE of CS_BLOCK
# End time: 18:56:57 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:56:57 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b-csel_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_SUM
# -- Compiling architecture STRUCTURE of CS_SUM
# End time: 18:56:58 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:56:58 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a-P4Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity P4
# -- Compiling architecture STRUCTURE of P4
# End time: 18:56:58 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:56:58 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a-ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_ALU
# -- Compiling architecture bhv of DLX_ALU
# End time: 18:56:58 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:56:58 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_EX
# -- Compiling architecture structure of DLX_EX
# End time: 18:56:58 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:56:58 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 18:56:58 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:56:58 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.a-CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity dlx_cu
# -- Compiling architecture dlx_cu_hw of dlx_cu
# End time: 18:56:58 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:56:58 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a-DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity DLX
# -- Compiling architecture dlx_rtl of DLX
# End time: 18:56:58 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:56:58 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity ROMEM
# -- Compiling architecture Behavioral of ROMEM
# End time: 18:56:59 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:56:59 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_rwmem/rwmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity RWMEM
# -- Compiling architecture beh of RWMEM
# End time: 18:56:59 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 18:56:59 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_TOP_DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Compiling entity DLX_TestBench
# -- Compiling architecture tb of DLX_TestBench
# End time: 18:56:59 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:57:14 on Sep 09,2022, Elapsed time: 0:01:21
# Errors: 1, Warnings: 0
# vsim -t 100ps work.dlx_testbench -voptargs="+acc" 
# Start time: 18:57:14 on Sep 09,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mytypes
# Loading work.dlx_testbench(tb)#1
# Loading ieee.std_logic_textio(body)
# Loading work.romem(behavioral)#1
# Loading ieee.numeric_std(body)
# Loading work.rwmem(beh)#1
# Loading work.dlx_controlwords
# Loading work.dlx(dlx_rtl)#1
# Loading work.dlx_cu(dlx_cu_hw)#1
# Loading work.dlx_dp(structure)#1
# Loading work.dlx_if(structure)#1
# Loading work.mux2to1(behavior)#1
# Loading ieee.math_real(body)
# Loading work.rf_constants
# Loading work.dlx_id(structure)#1
# Loading work.rf(structure)#1
# Loading work.rf_cu(behavior)#1
# Loading work.rf_datapath(behavior)#1
# Loading work.address_converter(behavior)#1
# Loading work.counter(behavior)#1
# Loading work.mux2to1(behavior)#2
# Loading work.mux2to1_1b(behavior)#1
# Loading work.rf_phys(behavior_async)#1
# Loading work.dlx_ex(structure)#1
# Loading work.dlx_alu(bhv)#1
# Loading work.shifter_generic(behavioral)#1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 3  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 3  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
source DLX_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:10:48 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 19:10:48 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:10:49 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 19:10:49 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:10:49 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 19:10:49 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:10:49 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 19:10:49 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:10:49 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../01-generic_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SHIFTER_GENERIC
# -- Compiling architecture BEHAVIORAL of SHIFTER_GENERIC
# End time: 19:10:49 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:10:49 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../002-ControlWords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package DLX_ControlWords
# End time: 19:10:49 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:10:49 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 19:10:49 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:10:49 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 19:10:49 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:10:49 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 19:10:50 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:10:50 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 19:10:50 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:10:50 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 19:10:50 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:10:50 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 19:10:50 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:10:50 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 19:10:50 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:10:50 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package std_logic_arith
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 19:10:50 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:10:50 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.a-PG_net.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_NET
# -- Compiling architecture STRUCT_PG_1 of PG_NET
# -- Compiling configuration CFG_STRUCT_PG_1
# -- Loading entity PG_NET
# -- Loading architecture STRUCT_PG_1 of PG_NET
# End time: 19:10:50 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:10:51 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.b-G_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity G_BLOCK
# -- Compiling architecture STRUCTURE of G_BLOCK
# End time: 19:10:51 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:10:51 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.c-PG_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_BLOCK
# -- Compiling architecture STRUCTURE of PG_BLOCK
# End time: 19:10:51 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:10:51 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a-SparseTree.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SPARSE_TREE
# -- Compiling architecture STRUCTURE of SPARSE_TREE
# End time: 19:10:51 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:10:51 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a.a-fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 19:10:51 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:10:51 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a-rca.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RCA
# -- Compiling architecture STRUCTURAL of RCA
# -- Compiling architecture BEHAVIORAL of RCA
# -- Loading entity RCA
# -- Compiling configuration CFG_RCA_STRUCTURAL
# -- Loading entity RCA
# -- Loading architecture STRUCTURAL of RCA
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# -- Compiling configuration CFG_RCA_BEHAVIORAL
# -- Loading entity RCA
# -- Loading architecture BEHAVIORAL of RCA
# End time: 19:10:51 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:10:51 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a-csel_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_BLOCK
# -- Compiling architecture STRUCTURE of CS_BLOCK
# End time: 19:10:51 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:10:51 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b-csel_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_SUM
# -- Compiling architecture STRUCTURE of CS_SUM
# End time: 19:10:52 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:10:52 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a-P4Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity P4
# -- Compiling architecture STRUCTURE of P4
# End time: 19:10:52 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:10:52 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a-ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_ALU
# -- Compiling architecture bhv of DLX_ALU
# End time: 19:10:52 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:10:52 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_EX
# -- Compiling architecture structure of DLX_EX
# End time: 19:10:52 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:10:52 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 19:10:52 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:10:52 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.a-CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity dlx_cu
# -- Compiling architecture dlx_cu_hw of dlx_cu
# End time: 19:10:52 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:10:52 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a-DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity DLX
# -- Compiling architecture dlx_rtl of DLX
# End time: 19:10:52 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:10:52 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity ROMEM
# -- Compiling architecture Behavioral of ROMEM
# End time: 19:10:53 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:10:53 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_rwmem/rwmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity RWMEM
# -- Compiling architecture beh of RWMEM
# End time: 19:10:53 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:10:53 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_TOP_DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Compiling entity DLX_TestBench
# -- Compiling architecture tb of DLX_TestBench
# ** Error: ../../test_bench_and_memory/TB_TOP_DLX.vhd(135): Illegal target for signal assignment.
# ** Error: ../../test_bench_and_memory/TB_TOP_DLX.vhd(135): (vcom-1136) Unknown identifier "dram_dummy_word".
# ** Error: ../../test_bench_and_memory/TB_TOP_DLX.vhd(133): (vcom-1167) Index value 63 (of type ieee.std_logic_1164.STD_LOGIC_VECTOR) is out of range 31 downto 0.
# ** Error: ../../test_bench_and_memory/TB_TOP_DLX.vhd(133): (vcom-1167) Index value 32 (of type ieee.std_logic_1164.STD_LOGIC_VECTOR) is out of range 31 downto 0.
# ** Note: ../../test_bench_and_memory/TB_TOP_DLX.vhd(243): VHDL Compiler exiting
# End time: 19:10:53 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# /software/mentor/questa10.7c/questasim/linux_x86_64/vcom failed.
source DLX_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:11:22 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 19:11:22 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:11:22 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 19:11:22 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:11:22 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 19:11:22 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:11:22 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 19:11:22 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:11:22 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../01-generic_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SHIFTER_GENERIC
# -- Compiling architecture BEHAVIORAL of SHIFTER_GENERIC
# End time: 19:11:23 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:11:23 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../002-ControlWords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package DLX_ControlWords
# End time: 19:11:23 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:11:23 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 19:11:23 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:11:23 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 19:11:23 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:11:23 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 19:11:23 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:11:23 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 19:11:23 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:11:23 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 19:11:23 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:11:23 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 19:11:24 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:11:24 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 19:11:24 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:11:24 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package std_logic_arith
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 19:11:24 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:11:24 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.a-PG_net.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_NET
# -- Compiling architecture STRUCT_PG_1 of PG_NET
# -- Compiling configuration CFG_STRUCT_PG_1
# -- Loading entity PG_NET
# -- Loading architecture STRUCT_PG_1 of PG_NET
# End time: 19:11:24 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:11:24 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.b-G_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity G_BLOCK
# -- Compiling architecture STRUCTURE of G_BLOCK
# End time: 19:11:24 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:11:24 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.c-PG_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_BLOCK
# -- Compiling architecture STRUCTURE of PG_BLOCK
# End time: 19:11:24 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:11:24 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a-SparseTree.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SPARSE_TREE
# -- Compiling architecture STRUCTURE of SPARSE_TREE
# End time: 19:11:24 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:11:24 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a.a-fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 19:11:25 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:11:25 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a-rca.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RCA
# -- Compiling architecture STRUCTURAL of RCA
# -- Compiling architecture BEHAVIORAL of RCA
# -- Loading entity RCA
# -- Compiling configuration CFG_RCA_STRUCTURAL
# -- Loading entity RCA
# -- Loading architecture STRUCTURAL of RCA
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# -- Compiling configuration CFG_RCA_BEHAVIORAL
# -- Loading entity RCA
# -- Loading architecture BEHAVIORAL of RCA
# End time: 19:11:25 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:11:25 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a-csel_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_BLOCK
# -- Compiling architecture STRUCTURE of CS_BLOCK
# End time: 19:11:25 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:11:25 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b-csel_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_SUM
# -- Compiling architecture STRUCTURE of CS_SUM
# End time: 19:11:25 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:11:25 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a-P4Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity P4
# -- Compiling architecture STRUCTURE of P4
# End time: 19:11:25 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:11:25 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a-ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_ALU
# -- Compiling architecture bhv of DLX_ALU
# End time: 19:11:25 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:11:25 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_EX
# -- Compiling architecture structure of DLX_EX
# End time: 19:11:25 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:11:25 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 19:11:26 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:11:26 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.a-CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity dlx_cu
# -- Compiling architecture dlx_cu_hw of dlx_cu
# End time: 19:11:26 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:11:28 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a-DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity DLX
# -- Compiling architecture dlx_rtl of DLX
# End time: 19:11:28 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:11:28 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity ROMEM
# -- Compiling architecture Behavioral of ROMEM
# End time: 19:11:28 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:11:28 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_rwmem/rwmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity RWMEM
# -- Compiling architecture beh of RWMEM
# End time: 19:11:28 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:11:29 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_TOP_DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Compiling entity DLX_TestBench
# -- Compiling architecture tb of DLX_TestBench
# ** Error: ../../test_bench_and_memory/TB_TOP_DLX.vhd(134): (vcom-1167) Index value 63 (of type ieee.std_logic_1164.STD_LOGIC_VECTOR) is out of range 31 downto 0.
# ** Error: ../../test_bench_and_memory/TB_TOP_DLX.vhd(134): (vcom-1167) Index value 32 (of type ieee.std_logic_1164.STD_LOGIC_VECTOR) is out of range 31 downto 0.
# ** Note: ../../test_bench_and_memory/TB_TOP_DLX.vhd(244): VHDL Compiler exiting
# End time: 19:11:29 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# /software/mentor/questa10.7c/questasim/linux_x86_64/vcom failed.
source DLX_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:14:01 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 19:14:01 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:14:01 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 19:14:01 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:14:01 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 19:14:01 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:14:01 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 19:14:01 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:14:01 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../01-generic_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SHIFTER_GENERIC
# -- Compiling architecture BEHAVIORAL of SHIFTER_GENERIC
# End time: 19:14:02 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:14:02 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../002-ControlWords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package DLX_ControlWords
# End time: 19:14:02 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:14:02 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 19:14:02 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:14:02 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 19:14:02 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:14:02 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 19:14:02 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:14:02 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 19:14:02 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:14:02 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 19:14:02 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:14:02 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 19:14:03 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:14:03 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 19:14:03 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:14:03 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package std_logic_arith
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 19:14:03 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:14:03 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.a-PG_net.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_NET
# -- Compiling architecture STRUCT_PG_1 of PG_NET
# -- Compiling configuration CFG_STRUCT_PG_1
# -- Loading entity PG_NET
# -- Loading architecture STRUCT_PG_1 of PG_NET
# End time: 19:14:03 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:14:03 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.b-G_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity G_BLOCK
# -- Compiling architecture STRUCTURE of G_BLOCK
# End time: 19:14:03 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:14:03 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.c-PG_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_BLOCK
# -- Compiling architecture STRUCTURE of PG_BLOCK
# End time: 19:14:03 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:14:03 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a-SparseTree.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SPARSE_TREE
# -- Compiling architecture STRUCTURE of SPARSE_TREE
# End time: 19:14:03 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:14:03 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a.a-fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 19:14:04 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:14:04 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a-rca.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RCA
# -- Compiling architecture STRUCTURAL of RCA
# -- Compiling architecture BEHAVIORAL of RCA
# -- Loading entity RCA
# -- Compiling configuration CFG_RCA_STRUCTURAL
# -- Loading entity RCA
# -- Loading architecture STRUCTURAL of RCA
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# -- Compiling configuration CFG_RCA_BEHAVIORAL
# -- Loading entity RCA
# -- Loading architecture BEHAVIORAL of RCA
# End time: 19:14:04 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:14:04 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a-csel_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_BLOCK
# -- Compiling architecture STRUCTURE of CS_BLOCK
# End time: 19:14:04 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:14:04 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b-csel_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_SUM
# -- Compiling architecture STRUCTURE of CS_SUM
# End time: 19:14:04 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:14:04 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a-P4Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity P4
# -- Compiling architecture STRUCTURE of P4
# End time: 19:14:04 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:14:04 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a-ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_ALU
# -- Compiling architecture bhv of DLX_ALU
# End time: 19:14:04 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:14:04 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_EX
# -- Compiling architecture structure of DLX_EX
# End time: 19:14:05 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:14:05 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 19:14:05 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:14:05 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.a-CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity dlx_cu
# -- Compiling architecture dlx_cu_hw of dlx_cu
# End time: 19:14:05 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:14:05 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a-DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity DLX
# -- Compiling architecture dlx_rtl of DLX
# End time: 19:14:05 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:14:05 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity ROMEM
# -- Compiling architecture Behavioral of ROMEM
# End time: 19:14:05 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:14:05 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_rwmem/rwmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity RWMEM
# -- Compiling architecture beh of RWMEM
# End time: 19:14:05 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:14:05 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_TOP_DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Compiling entity DLX_TestBench
# -- Compiling architecture tb of DLX_TestBench
# End time: 19:14:05 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:14:24 on Sep 09,2022, Elapsed time: 0:17:10
# Errors: 8, Warnings: 98
# vsim -t 100ps work.dlx_testbench -voptargs="+acc" 
# Start time: 19:14:24 on Sep 09,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mytypes
# Loading work.dlx_testbench(tb)#1
# Loading ieee.std_logic_textio(body)
# Loading work.romem(behavioral)#1
# Loading ieee.numeric_std(body)
# Loading work.rwmem(beh)#1
# Loading work.dlx_controlwords
# Loading work.dlx(dlx_rtl)#1
# Loading work.dlx_cu(dlx_cu_hw)#1
# Loading work.dlx_dp(structure)#1
# Loading work.dlx_if(structure)#1
# Loading work.mux2to1(behavior)#1
# Loading ieee.math_real(body)
# Loading work.rf_constants
# Loading work.dlx_id(structure)#1
# Loading work.rf(structure)#1
# Loading work.rf_cu(behavior)#1
# Loading work.rf_datapath(behavior)#1
# Loading work.address_converter(behavior)#1
# Loading work.counter(behavior)#1
# Loading work.mux2to1(behavior)#2
# Loading work.mux2to1_1b(behavior)#1
# Loading work.rf_phys(behavior_async)#1
# Loading work.dlx_ex(structure)#1
# Loading work.dlx_alu(bhv)#1
# Loading work.shifter_generic(behavioral)#1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 3  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 3  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
source DLX_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:17:51 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 19:17:51 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:17:51 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 19:17:51 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:17:51 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 19:17:51 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:17:51 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 19:17:51 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:17:51 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../01-generic_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SHIFTER_GENERIC
# -- Compiling architecture BEHAVIORAL of SHIFTER_GENERIC
# End time: 19:17:51 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:17:51 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../002-ControlWords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package DLX_ControlWords
# End time: 19:17:51 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:17:51 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 19:17:52 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:17:52 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 19:17:52 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:17:52 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 19:17:52 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:17:52 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 19:17:52 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:17:52 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 19:17:52 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:17:52 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 19:17:52 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:17:52 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 19:17:53 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:17:53 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package std_logic_arith
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 19:17:53 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:17:53 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.a-PG_net.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_NET
# -- Compiling architecture STRUCT_PG_1 of PG_NET
# -- Compiling configuration CFG_STRUCT_PG_1
# -- Loading entity PG_NET
# -- Loading architecture STRUCT_PG_1 of PG_NET
# End time: 19:17:53 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:17:53 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.b-G_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity G_BLOCK
# -- Compiling architecture STRUCTURE of G_BLOCK
# End time: 19:17:53 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:17:53 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.c-PG_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_BLOCK
# -- Compiling architecture STRUCTURE of PG_BLOCK
# End time: 19:17:53 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:17:53 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a-SparseTree.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SPARSE_TREE
# -- Compiling architecture STRUCTURE of SPARSE_TREE
# End time: 19:17:53 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:17:53 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a.a-fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 19:17:53 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:17:54 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a-rca.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RCA
# -- Compiling architecture STRUCTURAL of RCA
# -- Compiling architecture BEHAVIORAL of RCA
# -- Loading entity RCA
# -- Compiling configuration CFG_RCA_STRUCTURAL
# -- Loading entity RCA
# -- Loading architecture STRUCTURAL of RCA
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# -- Compiling configuration CFG_RCA_BEHAVIORAL
# -- Loading entity RCA
# -- Loading architecture BEHAVIORAL of RCA
# End time: 19:17:54 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:17:54 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a-csel_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_BLOCK
# -- Compiling architecture STRUCTURE of CS_BLOCK
# End time: 19:17:55 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:17:55 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b-csel_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_SUM
# -- Compiling architecture STRUCTURE of CS_SUM
# End time: 19:17:55 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:17:55 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a-P4Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity P4
# -- Compiling architecture STRUCTURE of P4
# End time: 19:17:55 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:17:55 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a-ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_ALU
# -- Compiling architecture bhv of DLX_ALU
# End time: 19:17:55 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:17:55 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_EX
# -- Compiling architecture structure of DLX_EX
# End time: 19:17:55 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:17:55 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 19:17:55 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:17:55 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.a-CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity dlx_cu
# -- Compiling architecture dlx_cu_hw of dlx_cu
# End time: 19:17:55 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:17:56 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a-DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity DLX
# -- Compiling architecture dlx_rtl of DLX
# End time: 19:17:56 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:17:56 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity ROMEM
# -- Compiling architecture Behavioral of ROMEM
# End time: 19:17:56 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:17:56 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_rwmem/rwmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity RWMEM
# -- Compiling architecture beh of RWMEM
# End time: 19:17:56 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:17:56 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_TOP_DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Compiling entity DLX_TestBench
# -- Compiling architecture tb of DLX_TestBench
# End time: 19:17:56 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:18:09 on Sep 09,2022, Elapsed time: 0:03:45
# Errors: 0, Warnings: 98
# vsim -t 100ps work.dlx_testbench -voptargs="+acc" 
# Start time: 19:18:09 on Sep 09,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mytypes
# Loading work.dlx_testbench(tb)#1
# Loading ieee.std_logic_textio(body)
# Loading work.romem(behavioral)#1
# Loading ieee.numeric_std(body)
# Loading work.rwmem(beh)#1
# Loading work.dlx_controlwords
# Loading work.dlx(dlx_rtl)#1
# Loading work.dlx_cu(dlx_cu_hw)#1
# Loading work.dlx_dp(structure)#1
# Loading work.dlx_if(structure)#1
# Loading work.mux2to1(behavior)#1
# Loading ieee.math_real(body)
# Loading work.rf_constants
# Loading work.dlx_id(structure)#1
# Loading work.rf(structure)#1
# Loading work.rf_cu(behavior)#1
# Loading work.rf_datapath(behavior)#1
# Loading work.address_converter(behavior)#1
# Loading work.counter(behavior)#1
# Loading work.mux2to1(behavior)#2
# Loading work.mux2to1_1b(behavior)#1
# Loading work.rf_phys(behavior_async)#1
# Loading work.dlx_ex(structure)#1
# Loading work.dlx_alu(bhv)#1
# Loading work.shifter_generic(behavioral)#1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 3  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 3  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
source DLX_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:39:42 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 19:39:42 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:39:42 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 19:39:42 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:39:42 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 19:39:42 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:39:42 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 19:39:42 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:39:42 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../01-generic_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SHIFTER_GENERIC
# -- Compiling architecture BEHAVIORAL of SHIFTER_GENERIC
# End time: 19:39:42 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:39:43 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../002-ControlWords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package DLX_ControlWords
# End time: 19:39:43 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:39:43 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 19:39:43 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:39:43 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 19:39:43 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:39:43 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 19:39:43 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:39:43 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 19:39:43 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:39:43 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 19:39:43 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:39:43 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 19:39:43 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:39:44 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 19:39:44 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:39:44 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package std_logic_arith
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 19:39:44 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:39:44 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.a-PG_net.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_NET
# -- Compiling architecture STRUCT_PG_1 of PG_NET
# -- Compiling configuration CFG_STRUCT_PG_1
# -- Loading entity PG_NET
# -- Loading architecture STRUCT_PG_1 of PG_NET
# End time: 19:39:44 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:39:44 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.b-G_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity G_BLOCK
# -- Compiling architecture STRUCTURE of G_BLOCK
# End time: 19:39:44 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:39:44 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.c-PG_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_BLOCK
# -- Compiling architecture STRUCTURE of PG_BLOCK
# End time: 19:39:44 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:39:44 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a-SparseTree.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SPARSE_TREE
# -- Compiling architecture STRUCTURE of SPARSE_TREE
# End time: 19:39:44 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:39:44 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a.a-fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 19:39:44 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:39:44 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a-rca.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RCA
# -- Compiling architecture STRUCTURAL of RCA
# -- Compiling architecture BEHAVIORAL of RCA
# -- Loading entity RCA
# -- Compiling configuration CFG_RCA_STRUCTURAL
# -- Loading entity RCA
# -- Loading architecture STRUCTURAL of RCA
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# -- Compiling configuration CFG_RCA_BEHAVIORAL
# -- Loading entity RCA
# -- Loading architecture BEHAVIORAL of RCA
# End time: 19:39:45 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:39:45 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a-csel_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_BLOCK
# -- Compiling architecture STRUCTURE of CS_BLOCK
# End time: 19:39:45 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:39:45 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b-csel_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_SUM
# -- Compiling architecture STRUCTURE of CS_SUM
# End time: 19:39:45 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:39:45 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a-P4Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity P4
# -- Compiling architecture STRUCTURE of P4
# End time: 19:39:45 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:39:45 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a-ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_ALU
# -- Compiling architecture bhv of DLX_ALU
# End time: 19:39:45 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:39:45 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_EX
# -- Compiling architecture structure of DLX_EX
# End time: 19:39:45 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:39:45 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 19:39:45 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:39:45 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.a-CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity dlx_cu
# -- Compiling architecture dlx_cu_hw of dlx_cu
# End time: 19:39:46 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:39:46 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a-DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity DLX
# -- Compiling architecture dlx_rtl of DLX
# End time: 19:39:46 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:39:46 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity ROMEM
# -- Compiling architecture Behavioral of ROMEM
# End time: 19:39:46 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:39:46 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_rwmem/rwmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity RWMEM
# -- Compiling architecture beh of RWMEM
# End time: 19:39:46 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:39:46 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_TOP_DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Compiling entity DLX_TestBench
# -- Compiling architecture tb of DLX_TestBench
# ** Error: ../../test_bench_and_memory/TB_TOP_DLX.vhd(132): near ")": syntax error
# ** Warning: ../../test_bench_and_memory/TB_TOP_DLX.vhd(146): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# ** Warning: ../../test_bench_and_memory/TB_TOP_DLX.vhd(142): (vcom-1272) Length of expected is 32; length of actual is 64.
# ** Note: ../../test_bench_and_memory/TB_TOP_DLX.vhd(250): VHDL Compiler exiting
# End time: 19:39:46 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# /software/mentor/questa10.7c/questasim/linux_x86_64/vcom failed.
source DLX_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:41:44 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 19:41:44 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:41:44 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 19:41:44 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:41:44 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 19:41:44 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:41:44 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 19:41:45 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:41:45 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../01-generic_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SHIFTER_GENERIC
# -- Compiling architecture BEHAVIORAL of SHIFTER_GENERIC
# End time: 19:41:45 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:41:45 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../002-ControlWords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package DLX_ControlWords
# End time: 19:41:45 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:41:45 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 19:41:45 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:41:45 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 19:41:45 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:41:45 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 19:41:45 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:41:45 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 19:41:45 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:41:45 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 19:41:46 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:41:46 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 19:41:46 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:41:46 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 19:41:46 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:41:46 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package std_logic_arith
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 19:41:46 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:41:46 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.a-PG_net.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_NET
# -- Compiling architecture STRUCT_PG_1 of PG_NET
# -- Compiling configuration CFG_STRUCT_PG_1
# -- Loading entity PG_NET
# -- Loading architecture STRUCT_PG_1 of PG_NET
# End time: 19:41:46 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:41:46 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.b-G_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity G_BLOCK
# -- Compiling architecture STRUCTURE of G_BLOCK
# End time: 19:41:46 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:41:46 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.c-PG_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_BLOCK
# -- Compiling architecture STRUCTURE of PG_BLOCK
# End time: 19:41:46 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:41:47 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a-SparseTree.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SPARSE_TREE
# -- Compiling architecture STRUCTURE of SPARSE_TREE
# End time: 19:41:47 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:41:47 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a.a-fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 19:41:47 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:41:47 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a-rca.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RCA
# -- Compiling architecture STRUCTURAL of RCA
# -- Compiling architecture BEHAVIORAL of RCA
# -- Loading entity RCA
# -- Compiling configuration CFG_RCA_STRUCTURAL
# -- Loading entity RCA
# -- Loading architecture STRUCTURAL of RCA
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# -- Compiling configuration CFG_RCA_BEHAVIORAL
# -- Loading entity RCA
# -- Loading architecture BEHAVIORAL of RCA
# End time: 19:41:47 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:41:47 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a-csel_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_BLOCK
# -- Compiling architecture STRUCTURE of CS_BLOCK
# End time: 19:41:47 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:41:47 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b-csel_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_SUM
# -- Compiling architecture STRUCTURE of CS_SUM
# End time: 19:41:47 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:41:47 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a-P4Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity P4
# -- Compiling architecture STRUCTURE of P4
# End time: 19:41:47 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:41:47 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a-ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_ALU
# -- Compiling architecture bhv of DLX_ALU
# End time: 19:41:47 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:41:48 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_EX
# -- Compiling architecture structure of DLX_EX
# End time: 19:41:48 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:41:48 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 19:41:48 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:41:48 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.a-CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity dlx_cu
# -- Compiling architecture dlx_cu_hw of dlx_cu
# End time: 19:41:48 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:41:48 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a-DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity DLX
# -- Compiling architecture dlx_rtl of DLX
# End time: 19:41:48 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:41:48 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity ROMEM
# -- Compiling architecture Behavioral of ROMEM
# End time: 19:41:48 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:41:48 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_rwmem/rwmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity RWMEM
# -- Compiling architecture beh of RWMEM
# End time: 19:41:48 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:41:48 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_TOP_DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Compiling entity DLX_TestBench
# -- Compiling architecture tb of DLX_TestBench
# ** Error: ../../test_bench_and_memory/TB_TOP_DLX.vhd(132): near ")": syntax error
# ** Note: ../../test_bench_and_memory/TB_TOP_DLX.vhd(250): VHDL Compiler exiting
# End time: 19:41:48 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /software/mentor/questa10.7c/questasim/linux_x86_64/vcom failed.
source DLX_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:42:16 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 19:42:16 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:42:16 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 19:42:16 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:42:17 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 19:42:17 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:42:17 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 19:42:17 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:42:17 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../01-generic_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SHIFTER_GENERIC
# -- Compiling architecture BEHAVIORAL of SHIFTER_GENERIC
# End time: 19:42:17 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:42:17 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../002-ControlWords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package DLX_ControlWords
# End time: 19:42:17 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:42:17 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 19:42:17 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:42:17 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 19:42:17 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:42:17 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 19:42:17 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:42:17 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 19:42:18 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:42:18 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 19:42:18 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:42:18 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 19:42:18 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:42:18 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 19:42:18 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:42:18 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package std_logic_arith
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 19:42:18 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:42:18 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.a-PG_net.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_NET
# -- Compiling architecture STRUCT_PG_1 of PG_NET
# -- Compiling configuration CFG_STRUCT_PG_1
# -- Loading entity PG_NET
# -- Loading architecture STRUCT_PG_1 of PG_NET
# End time: 19:42:18 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:42:18 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.b-G_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity G_BLOCK
# -- Compiling architecture STRUCTURE of G_BLOCK
# End time: 19:42:19 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:42:19 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.c-PG_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_BLOCK
# -- Compiling architecture STRUCTURE of PG_BLOCK
# End time: 19:42:19 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:42:19 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a-SparseTree.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SPARSE_TREE
# -- Compiling architecture STRUCTURE of SPARSE_TREE
# End time: 19:42:19 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:42:19 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a.a-fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 19:42:19 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:42:19 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a-rca.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RCA
# -- Compiling architecture STRUCTURAL of RCA
# -- Compiling architecture BEHAVIORAL of RCA
# -- Loading entity RCA
# -- Compiling configuration CFG_RCA_STRUCTURAL
# -- Loading entity RCA
# -- Loading architecture STRUCTURAL of RCA
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# -- Compiling configuration CFG_RCA_BEHAVIORAL
# -- Loading entity RCA
# -- Loading architecture BEHAVIORAL of RCA
# End time: 19:42:19 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:42:19 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a-csel_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_BLOCK
# -- Compiling architecture STRUCTURE of CS_BLOCK
# End time: 19:42:19 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:42:19 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b-csel_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_SUM
# -- Compiling architecture STRUCTURE of CS_SUM
# End time: 19:42:19 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:42:19 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a-P4Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity P4
# -- Compiling architecture STRUCTURE of P4
# End time: 19:42:20 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:42:20 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a-ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_ALU
# -- Compiling architecture bhv of DLX_ALU
# End time: 19:42:20 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:42:20 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_EX
# -- Compiling architecture structure of DLX_EX
# End time: 19:42:20 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:42:20 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 19:42:20 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:42:20 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.a-CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity dlx_cu
# -- Compiling architecture dlx_cu_hw of dlx_cu
# End time: 19:42:20 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:42:20 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a-DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity DLX
# -- Compiling architecture dlx_rtl of DLX
# End time: 19:42:20 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:42:20 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity ROMEM
# -- Compiling architecture Behavioral of ROMEM
# End time: 19:42:20 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:42:20 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_rwmem/rwmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity RWMEM
# -- Compiling architecture beh of RWMEM
# End time: 19:42:21 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 19:42:21 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_TOP_DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Compiling entity DLX_TestBench
# -- Compiling architecture tb of DLX_TestBench
# End time: 19:42:21 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:42:42 on Sep 09,2022, Elapsed time: 0:24:33
# Errors: 4, Warnings: 100
# vsim -t 100ps work.dlx_testbench -voptargs="+acc" 
# Start time: 19:42:42 on Sep 09,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mytypes
# Loading work.dlx_testbench(tb)#1
# Loading ieee.std_logic_textio(body)
# Loading work.romem(behavioral)#1
# Loading ieee.numeric_std(body)
# Loading work.rwmem(beh)#1
# Loading work.dlx_controlwords
# Loading work.dlx(dlx_rtl)#1
# Loading work.dlx_cu(dlx_cu_hw)#1
# Loading work.dlx_dp(structure)#1
# Loading work.dlx_if(structure)#1
# Loading work.mux2to1(behavior)#1
# Loading ieee.math_real(body)
# Loading work.rf_constants
# Loading work.dlx_id(structure)#1
# Loading work.rf(structure)#1
# Loading work.rf_cu(behavior)#1
# Loading work.rf_datapath(behavior)#1
# Loading work.address_converter(behavior)#1
# Loading work.counter(behavior)#1
# Loading work.mux2to1(behavior)#2
# Loading work.mux2to1_1b(behavior)#1
# Loading work.rf_phys(behavior_async)#1
# Loading work.dlx_ex(structure)#1
# Loading work.dlx_alu(bhv)#1
# Loading work.shifter_generic(behavioral)#1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 3  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 3  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
source DLX_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:00:30 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 20:00:30 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:00:30 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 20:00:30 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:00:30 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 20:00:30 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:00:30 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 20:00:31 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:00:31 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../01-generic_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SHIFTER_GENERIC
# -- Compiling architecture BEHAVIORAL of SHIFTER_GENERIC
# End time: 20:00:31 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:00:31 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../002-ControlWords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package DLX_ControlWords
# End time: 20:00:31 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:00:31 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 20:00:31 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:00:31 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 20:00:31 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:00:31 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 20:00:31 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:00:31 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 20:00:31 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:00:31 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 20:00:32 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:00:32 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 20:00:32 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:00:32 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 20:00:32 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:00:32 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package std_logic_arith
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 20:00:32 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:00:32 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.a-PG_net.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_NET
# -- Compiling architecture STRUCT_PG_1 of PG_NET
# -- Compiling configuration CFG_STRUCT_PG_1
# -- Loading entity PG_NET
# -- Loading architecture STRUCT_PG_1 of PG_NET
# End time: 20:00:32 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:00:32 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.b-G_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity G_BLOCK
# -- Compiling architecture STRUCTURE of G_BLOCK
# End time: 20:00:32 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:00:32 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.c-PG_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_BLOCK
# -- Compiling architecture STRUCTURE of PG_BLOCK
# End time: 20:00:32 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:00:32 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a-SparseTree.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SPARSE_TREE
# -- Compiling architecture STRUCTURE of SPARSE_TREE
# End time: 20:00:33 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:00:33 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a.a-fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 20:00:33 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:00:33 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a-rca.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RCA
# -- Compiling architecture STRUCTURAL of RCA
# -- Compiling architecture BEHAVIORAL of RCA
# -- Loading entity RCA
# -- Compiling configuration CFG_RCA_STRUCTURAL
# -- Loading entity RCA
# -- Loading architecture STRUCTURAL of RCA
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# -- Compiling configuration CFG_RCA_BEHAVIORAL
# -- Loading entity RCA
# -- Loading architecture BEHAVIORAL of RCA
# End time: 20:00:33 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:00:33 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a-csel_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_BLOCK
# -- Compiling architecture STRUCTURE of CS_BLOCK
# End time: 20:00:33 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:00:33 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b-csel_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_SUM
# -- Compiling architecture STRUCTURE of CS_SUM
# End time: 20:00:33 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:00:33 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a-P4Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity P4
# -- Compiling architecture STRUCTURE of P4
# End time: 20:00:33 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:00:33 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a-ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_ALU
# -- Compiling architecture bhv of DLX_ALU
# End time: 20:00:33 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:00:33 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_EX
# -- Compiling architecture structure of DLX_EX
# End time: 20:00:34 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:00:34 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 20:00:34 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:00:34 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.a-CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity dlx_cu
# -- Compiling architecture dlx_cu_hw of dlx_cu
# End time: 20:00:34 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:00:34 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a-DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity DLX
# -- Compiling architecture dlx_rtl of DLX
# End time: 20:00:34 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:00:34 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity ROMEM
# -- Compiling architecture Behavioral of ROMEM
# End time: 20:00:34 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:00:34 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_rwmem/rwmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity RWMEM
# -- Compiling architecture beh of RWMEM
# End time: 20:00:34 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:00:34 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_TOP_DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Compiling entity DLX_TestBench
# -- Compiling architecture tb of DLX_TestBench
# End time: 20:00:34 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:00:55 on Sep 09,2022, Elapsed time: 0:18:13
# Errors: 0, Warnings: 98
# vsim -t 100ps work.dlx_testbench -voptargs="+acc" 
# Start time: 20:00:55 on Sep 09,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mytypes
# Loading work.dlx_testbench(tb)#1
# Loading ieee.std_logic_textio(body)
# Loading work.romem(behavioral)#1
# Loading ieee.numeric_std(body)
# Loading work.rwmem(beh)#1
# Loading work.dlx_controlwords
# Loading work.dlx(dlx_rtl)#1
# Loading work.dlx_cu(dlx_cu_hw)#1
# Loading work.dlx_dp(structure)#1
# Loading work.dlx_if(structure)#1
# Loading work.mux2to1(behavior)#1
# Loading ieee.math_real(body)
# Loading work.rf_constants
# Loading work.dlx_id(structure)#1
# Loading work.rf(structure)#1
# Loading work.rf_cu(behavior)#1
# Loading work.rf_datapath(behavior)#1
# Loading work.address_converter(behavior)#1
# Loading work.counter(behavior)#1
# Loading work.mux2to1(behavior)#2
# Loading work.mux2to1_1b(behavior)#1
# Loading work.rf_phys(behavior_async)#1
# Loading work.dlx_ex(structure)#1
# Loading work.dlx_alu(bhv)#1
# Loading work.shifter_generic(behavioral)#1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 3  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 3  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 105 ns  Iteration: 0  Instance: /dlx_testbench/DRAM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 105 ns  Iteration: 0  Instance: /dlx_testbench/DRAM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 115 ns  Iteration: 0  Instance: /dlx_testbench/DRAM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 115 ns  Iteration: 0  Instance: /dlx_testbench/DRAM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 175 ns  Iteration: 0  Instance: /dlx_testbench/DRAM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 175 ns  Iteration: 0  Instance: /dlx_testbench/DRAM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 185 ns  Iteration: 0  Instance: /dlx_testbench/DRAM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 185 ns  Iteration: 0  Instance: /dlx_testbench/DRAM
source DLX_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:02:55 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 20:02:55 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:02:55 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 20:02:55 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:02:55 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 20:02:55 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:02:55 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 20:02:55 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:02:55 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../01-generic_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SHIFTER_GENERIC
# -- Compiling architecture BEHAVIORAL of SHIFTER_GENERIC
# End time: 20:02:56 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:02:56 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../002-ControlWords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package DLX_ControlWords
# End time: 20:02:56 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:02:56 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 20:02:56 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:02:56 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 20:02:56 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:02:56 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 20:02:56 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:02:56 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 20:02:56 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:02:56 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 20:02:56 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:02:56 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 20:02:57 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:02:57 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 20:02:57 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:02:57 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package std_logic_arith
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 20:02:57 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:02:57 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.a-PG_net.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_NET
# -- Compiling architecture STRUCT_PG_1 of PG_NET
# -- Compiling configuration CFG_STRUCT_PG_1
# -- Loading entity PG_NET
# -- Loading architecture STRUCT_PG_1 of PG_NET
# End time: 20:02:57 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:02:57 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.b-G_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity G_BLOCK
# -- Compiling architecture STRUCTURE of G_BLOCK
# End time: 20:02:57 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:02:57 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.c-PG_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_BLOCK
# -- Compiling architecture STRUCTURE of PG_BLOCK
# End time: 20:02:57 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:02:57 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a-SparseTree.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SPARSE_TREE
# -- Compiling architecture STRUCTURE of SPARSE_TREE
# End time: 20:02:57 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:02:57 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a.a-fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 20:02:58 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:02:58 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a-rca.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RCA
# -- Compiling architecture STRUCTURAL of RCA
# -- Compiling architecture BEHAVIORAL of RCA
# -- Loading entity RCA
# -- Compiling configuration CFG_RCA_STRUCTURAL
# -- Loading entity RCA
# -- Loading architecture STRUCTURAL of RCA
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# -- Compiling configuration CFG_RCA_BEHAVIORAL
# -- Loading entity RCA
# -- Loading architecture BEHAVIORAL of RCA
# End time: 20:02:58 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:02:58 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a-csel_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_BLOCK
# -- Compiling architecture STRUCTURE of CS_BLOCK
# End time: 20:02:58 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:02:58 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b-csel_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_SUM
# -- Compiling architecture STRUCTURE of CS_SUM
# End time: 20:02:58 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:02:58 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a-P4Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity P4
# -- Compiling architecture STRUCTURE of P4
# End time: 20:02:58 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:02:58 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a-ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_ALU
# -- Compiling architecture bhv of DLX_ALU
# End time: 20:02:58 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:02:58 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_EX
# -- Compiling architecture structure of DLX_EX
# End time: 20:02:58 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:02:58 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 20:02:59 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:02:59 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.a-CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity dlx_cu
# -- Compiling architecture dlx_cu_hw of dlx_cu
# End time: 20:02:59 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:02:59 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a-DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity DLX
# -- Compiling architecture dlx_rtl of DLX
# End time: 20:02:59 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:02:59 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity ROMEM
# -- Compiling architecture Behavioral of ROMEM
# End time: 20:02:59 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:02:59 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_rwmem/rwmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity RWMEM
# -- Compiling architecture beh of RWMEM
# End time: 20:02:59 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:02:59 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_TOP_DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Compiling entity DLX_TestBench
# -- Compiling architecture tb of DLX_TestBench
# ** Error (suppressible): ../../test_bench_and_memory/TB_TOP_DLX.vhd(139): (vcom-1272) Length of expected is 32; length of actual is 64.
# ** Note: ../../test_bench_and_memory/TB_TOP_DLX.vhd(245): VHDL Compiler exiting
# End time: 20:02:59 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /software/mentor/questa10.7c/questasim/linux_x86_64/vcom failed.
source DLX_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:03:22 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 20:03:22 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:03:22 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 20:03:22 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:03:22 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 20:03:22 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:03:22 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 20:03:22 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:03:22 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../01-generic_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SHIFTER_GENERIC
# -- Compiling architecture BEHAVIORAL of SHIFTER_GENERIC
# End time: 20:03:22 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:03:22 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../002-ControlWords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package DLX_ControlWords
# End time: 20:03:22 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:03:22 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 20:03:23 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:03:23 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 20:03:23 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:03:23 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 20:03:23 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:03:23 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 20:03:23 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:03:23 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 20:03:23 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:03:23 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 20:03:23 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:03:23 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 20:03:23 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:03:23 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package std_logic_arith
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 20:03:24 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:03:24 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.a-PG_net.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_NET
# -- Compiling architecture STRUCT_PG_1 of PG_NET
# -- Compiling configuration CFG_STRUCT_PG_1
# -- Loading entity PG_NET
# -- Loading architecture STRUCT_PG_1 of PG_NET
# End time: 20:03:24 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:03:24 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.b-G_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity G_BLOCK
# -- Compiling architecture STRUCTURE of G_BLOCK
# End time: 20:03:24 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:03:24 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.c-PG_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_BLOCK
# -- Compiling architecture STRUCTURE of PG_BLOCK
# End time: 20:03:24 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:03:24 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a-SparseTree.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SPARSE_TREE
# -- Compiling architecture STRUCTURE of SPARSE_TREE
# End time: 20:03:24 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:03:24 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a.a-fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 20:03:24 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:03:25 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a-rca.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RCA
# -- Compiling architecture STRUCTURAL of RCA
# -- Compiling architecture BEHAVIORAL of RCA
# -- Loading entity RCA
# -- Compiling configuration CFG_RCA_STRUCTURAL
# -- Loading entity RCA
# -- Loading architecture STRUCTURAL of RCA
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# -- Compiling configuration CFG_RCA_BEHAVIORAL
# -- Loading entity RCA
# -- Loading architecture BEHAVIORAL of RCA
# End time: 20:03:25 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:03:25 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a-csel_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_BLOCK
# -- Compiling architecture STRUCTURE of CS_BLOCK
# End time: 20:03:25 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:03:25 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b-csel_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_SUM
# -- Compiling architecture STRUCTURE of CS_SUM
# End time: 20:03:25 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:03:25 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a-P4Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity P4
# -- Compiling architecture STRUCTURE of P4
# End time: 20:03:26 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:03:26 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a-ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_ALU
# -- Compiling architecture bhv of DLX_ALU
# End time: 20:03:26 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:03:26 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_EX
# -- Compiling architecture structure of DLX_EX
# End time: 20:03:26 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:03:26 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 20:03:26 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:03:26 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.a-CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity dlx_cu
# -- Compiling architecture dlx_cu_hw of dlx_cu
# End time: 20:03:26 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:03:26 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a-DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity DLX
# -- Compiling architecture dlx_rtl of DLX
# End time: 20:03:26 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:03:26 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity ROMEM
# -- Compiling architecture Behavioral of ROMEM
# End time: 20:03:26 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:03:26 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_rwmem/rwmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity RWMEM
# -- Compiling architecture beh of RWMEM
# End time: 20:03:27 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:03:27 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_TOP_DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Compiling entity DLX_TestBench
# -- Compiling architecture tb of DLX_TestBench
# End time: 20:03:27 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:03:36 on Sep 09,2022, Elapsed time: 0:02:41
# Errors: 1, Warnings: 106
# vsim -t 100ps work.dlx_testbench -voptargs="+acc" 
# Start time: 20:03:36 on Sep 09,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mytypes
# Loading work.dlx_testbench(tb)#1
# Loading ieee.std_logic_textio(body)
# Loading work.romem(behavioral)#1
# Loading ieee.numeric_std(body)
# Loading work.rwmem(beh)#1
# Loading work.dlx_controlwords
# Loading work.dlx(dlx_rtl)#1
# Loading work.dlx_cu(dlx_cu_hw)#1
# Loading work.dlx_dp(structure)#1
# Loading work.dlx_if(structure)#1
# Loading work.mux2to1(behavior)#1
# Loading ieee.math_real(body)
# Loading work.rf_constants
# Loading work.dlx_id(structure)#1
# Loading work.rf(structure)#1
# Loading work.rf_cu(behavior)#1
# Loading work.rf_datapath(behavior)#1
# Loading work.address_converter(behavior)#1
# Loading work.counter(behavior)#1
# Loading work.mux2to1(behavior)#2
# Loading work.mux2to1_1b(behavior)#1
# Loading work.rf_phys(behavior_async)#1
# Loading work.dlx_ex(structure)#1
# Loading work.dlx_alu(bhv)#1
# Loading work.shifter_generic(behavioral)#1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 3  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 3  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 105 ns  Iteration: 0  Instance: /dlx_testbench/DRAM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 105 ns  Iteration: 0  Instance: /dlx_testbench/DRAM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 115 ns  Iteration: 0  Instance: /dlx_testbench/DRAM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 115 ns  Iteration: 0  Instance: /dlx_testbench/DRAM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 175 ns  Iteration: 0  Instance: /dlx_testbench/DRAM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 175 ns  Iteration: 0  Instance: /dlx_testbench/DRAM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 185 ns  Iteration: 0  Instance: /dlx_testbench/DRAM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 185 ns  Iteration: 0  Instance: /dlx_testbench/DRAM
add wave  \
sim:/dlx_testbench/dram_mem_i
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
run 200 ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 3  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 3  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 105 ns  Iteration: 0  Instance: /dlx_testbench/DRAM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 105 ns  Iteration: 0  Instance: /dlx_testbench/DRAM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 115 ns  Iteration: 0  Instance: /dlx_testbench/DRAM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 115 ns  Iteration: 0  Instance: /dlx_testbench/DRAM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 175 ns  Iteration: 0  Instance: /dlx_testbench/DRAM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 175 ns  Iteration: 0  Instance: /dlx_testbench/DRAM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 185 ns  Iteration: 0  Instance: /dlx_testbench/DRAM
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 185 ns  Iteration: 0  Instance: /dlx_testbench/DRAM
source DLX_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:06:48 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 20:06:48 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:06:48 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 20:06:48 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:06:48 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 20:06:48 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:06:48 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 20:06:48 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:06:48 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../01-generic_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SHIFTER_GENERIC
# -- Compiling architecture BEHAVIORAL of SHIFTER_GENERIC
# End time: 20:06:48 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:06:48 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../002-ControlWords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package DLX_ControlWords
# End time: 20:06:48 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:06:48 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 20:06:49 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:06:49 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 20:06:49 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:06:49 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 20:06:49 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:06:49 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 20:06:49 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:06:49 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 20:06:49 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:06:49 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 20:06:49 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:06:49 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 20:06:50 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:06:50 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package std_logic_arith
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 20:06:50 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:06:50 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.a-PG_net.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_NET
# -- Compiling architecture STRUCT_PG_1 of PG_NET
# -- Compiling configuration CFG_STRUCT_PG_1
# -- Loading entity PG_NET
# -- Loading architecture STRUCT_PG_1 of PG_NET
# End time: 20:06:50 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:06:50 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.b-G_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity G_BLOCK
# -- Compiling architecture STRUCTURE of G_BLOCK
# End time: 20:06:50 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:06:50 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.c-PG_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_BLOCK
# -- Compiling architecture STRUCTURE of PG_BLOCK
# End time: 20:06:50 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:06:50 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a-SparseTree.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SPARSE_TREE
# -- Compiling architecture STRUCTURE of SPARSE_TREE
# End time: 20:06:50 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:06:50 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a.a-fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 20:06:50 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:06:50 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a-rca.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RCA
# -- Compiling architecture STRUCTURAL of RCA
# -- Compiling architecture BEHAVIORAL of RCA
# -- Loading entity RCA
# -- Compiling configuration CFG_RCA_STRUCTURAL
# -- Loading entity RCA
# -- Loading architecture STRUCTURAL of RCA
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# -- Compiling configuration CFG_RCA_BEHAVIORAL
# -- Loading entity RCA
# -- Loading architecture BEHAVIORAL of RCA
# End time: 20:06:50 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:06:51 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a-csel_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_BLOCK
# -- Compiling architecture STRUCTURE of CS_BLOCK
# End time: 20:06:51 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:06:51 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b-csel_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_SUM
# -- Compiling architecture STRUCTURE of CS_SUM
# End time: 20:06:51 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:06:51 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a-P4Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity P4
# -- Compiling architecture STRUCTURE of P4
# End time: 20:06:51 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:06:51 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a-ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_ALU
# -- Compiling architecture bhv of DLX_ALU
# End time: 20:06:51 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:06:51 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_EX
# -- Compiling architecture structure of DLX_EX
# End time: 20:06:51 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:06:51 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 20:06:51 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:06:51 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.a-CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity dlx_cu
# -- Compiling architecture dlx_cu_hw of dlx_cu
# End time: 20:06:51 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:06:52 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a-DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity DLX
# -- Compiling architecture dlx_rtl of DLX
# End time: 20:06:52 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:06:52 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity ROMEM
# -- Compiling architecture Behavioral of ROMEM
# End time: 20:06:52 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:06:52 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_rwmem/rwmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity RWMEM
# -- Compiling architecture beh of RWMEM
# End time: 20:06:52 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:06:52 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_TOP_DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Compiling entity DLX_TestBench
# -- Compiling architecture tb of DLX_TestBench
# End time: 20:06:52 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:07:07 on Sep 09,2022, Elapsed time: 0:03:31
# Errors: 0, Warnings: 106
# vsim -t 100ps work.dlx_testbench -voptargs="+acc" 
# Start time: 20:07:07 on Sep 09,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mytypes
# Loading work.dlx_testbench(tb)#1
# Loading ieee.std_logic_textio(body)
# Loading work.romem(behavioral)#1
# Loading ieee.numeric_std(body)
# Loading work.rwmem(beh)#1
# Loading work.dlx_controlwords
# Loading work.dlx(dlx_rtl)#1
# Loading work.dlx_cu(dlx_cu_hw)#1
# Loading work.dlx_dp(structure)#1
# Loading work.dlx_if(structure)#1
# Loading work.mux2to1(behavior)#1
# Loading ieee.math_real(body)
# Loading work.rf_constants
# Loading work.dlx_id(structure)#1
# Loading work.rf(structure)#1
# Loading work.rf_cu(behavior)#1
# Loading work.rf_datapath(behavior)#1
# Loading work.address_converter(behavior)#1
# Loading work.counter(behavior)#1
# Loading work.mux2to1(behavior)#2
# Loading work.mux2to1_1b(behavior)#1
# Loading work.rf_phys(behavior_async)#1
# Loading work.dlx_ex(structure)#1
# Loading work.dlx_alu(bhv)#1
# Loading work.shifter_generic(behavioral)#1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 3  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 3  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
source DLX_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:11:52 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 20:11:52 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:11:52 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 20:11:52 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:11:52 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 20:11:52 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:11:52 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 20:11:52 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:11:52 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../01-generic_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SHIFTER_GENERIC
# -- Compiling architecture BEHAVIORAL of SHIFTER_GENERIC
# End time: 20:11:52 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:11:53 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../002-ControlWords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package DLX_ControlWords
# End time: 20:11:53 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:11:53 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 20:11:53 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:11:53 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 20:11:53 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:11:53 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 20:11:53 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:11:53 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 20:11:53 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:11:53 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 20:11:53 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:11:53 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 20:11:54 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:11:54 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 20:11:54 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:11:54 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package std_logic_arith
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 20:11:54 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:11:58 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.a-PG_net.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_NET
# -- Compiling architecture STRUCT_PG_1 of PG_NET
# -- Compiling configuration CFG_STRUCT_PG_1
# -- Loading entity PG_NET
# -- Loading architecture STRUCT_PG_1 of PG_NET
# End time: 20:11:58 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:11:58 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.b-G_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity G_BLOCK
# -- Compiling architecture STRUCTURE of G_BLOCK
# End time: 20:11:58 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:11:58 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.c-PG_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_BLOCK
# -- Compiling architecture STRUCTURE of PG_BLOCK
# End time: 20:11:59 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:11:59 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a-SparseTree.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SPARSE_TREE
# -- Compiling architecture STRUCTURE of SPARSE_TREE
# End time: 20:11:59 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:11:59 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a.a-fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 20:11:59 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:11:59 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a-rca.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RCA
# -- Compiling architecture STRUCTURAL of RCA
# -- Compiling architecture BEHAVIORAL of RCA
# -- Loading entity RCA
# -- Compiling configuration CFG_RCA_STRUCTURAL
# -- Loading entity RCA
# -- Loading architecture STRUCTURAL of RCA
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# -- Compiling configuration CFG_RCA_BEHAVIORAL
# -- Loading entity RCA
# -- Loading architecture BEHAVIORAL of RCA
# End time: 20:11:59 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:11:59 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a-csel_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_BLOCK
# -- Compiling architecture STRUCTURE of CS_BLOCK
# End time: 20:11:59 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:11:59 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b-csel_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_SUM
# -- Compiling architecture STRUCTURE of CS_SUM
# End time: 20:11:59 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:11:59 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a-P4Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity P4
# -- Compiling architecture STRUCTURE of P4
# End time: 20:11:59 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:11:59 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a-ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_ALU
# -- Compiling architecture bhv of DLX_ALU
# End time: 20:12:00 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:12:00 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_EX
# -- Compiling architecture structure of DLX_EX
# End time: 20:12:00 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:12:00 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 20:12:00 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:12:00 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.a-CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity dlx_cu
# -- Compiling architecture dlx_cu_hw of dlx_cu
# End time: 20:12:00 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:12:00 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a-DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity DLX
# -- Compiling architecture dlx_rtl of DLX
# End time: 20:12:00 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:12:00 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity ROMEM
# -- Compiling architecture Behavioral of ROMEM
# End time: 20:12:00 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:12:00 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_rwmem/rwmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity RWMEM
# -- Compiling architecture beh of RWMEM
# End time: 20:12:00 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:12:00 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_TOP_DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Compiling entity DLX_TestBench
# -- Compiling architecture tb of DLX_TestBench
# End time: 20:12:01 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 20:12:27 on Sep 09,2022, Elapsed time: 0:05:20
# Errors: 0, Warnings: 98
# vsim -t 100ps work.dlx_testbench -voptargs="+acc" 
# Start time: 20:12:27 on Sep 09,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mytypes
# Loading work.dlx_testbench(tb)#1
# Loading ieee.std_logic_textio(body)
# Loading work.romem(behavioral)#1
# Loading ieee.numeric_std(body)
# Loading work.rwmem(beh)#1
# Loading work.dlx_controlwords
# Loading work.dlx(dlx_rtl)#1
# Loading work.dlx_cu(dlx_cu_hw)#1
# Loading work.dlx_dp(structure)#1
# Loading work.dlx_if(structure)#1
# Loading work.mux2to1(behavior)#1
# Loading ieee.math_real(body)
# Loading work.rf_constants
# Loading work.dlx_id(structure)#1
# Loading work.rf(structure)#1
# Loading work.rf_cu(behavior)#1
# Loading work.rf_datapath(behavior)#1
# Loading work.address_converter(behavior)#1
# Loading work.counter(behavior)#1
# Loading work.mux2to1(behavior)#2
# Loading work.mux2to1_1b(behavior)#1
# Loading work.rf_phys(behavior_async)#1
# Loading work.dlx_ex(structure)#1
# Loading work.dlx_alu(bhv)#1
# Loading work.shifter_generic(behavioral)#1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 3  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 3  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
add wave  \
sim:/dlx_testbench/dram_dlx_i
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
run 200 ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 3  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 3  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
source DLX_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:16:14 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 20:16:14 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:16:14 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 20:16:14 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:16:15 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 20:16:15 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:16:15 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 20:16:15 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:16:15 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../01-generic_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SHIFTER_GENERIC
# -- Compiling architecture BEHAVIORAL of SHIFTER_GENERIC
# End time: 20:16:15 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:16:15 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../002-ControlWords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package DLX_ControlWords
# End time: 20:16:15 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:16:15 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 20:16:15 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:16:15 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 20:16:15 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:16:15 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 20:16:15 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:16:15 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 20:16:16 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:16:16 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 20:16:16 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:16:16 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 20:16:16 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:16:16 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 20:16:16 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:16:16 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package std_logic_arith
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 20:16:16 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:16:16 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.a-PG_net.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_NET
# -- Compiling architecture STRUCT_PG_1 of PG_NET
# -- Compiling configuration CFG_STRUCT_PG_1
# -- Loading entity PG_NET
# -- Loading architecture STRUCT_PG_1 of PG_NET
# End time: 20:16:16 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:16:16 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.b-G_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity G_BLOCK
# -- Compiling architecture STRUCTURE of G_BLOCK
# End time: 20:16:17 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:16:17 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.c-PG_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_BLOCK
# -- Compiling architecture STRUCTURE of PG_BLOCK
# End time: 20:16:17 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:16:17 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a-SparseTree.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SPARSE_TREE
# -- Compiling architecture STRUCTURE of SPARSE_TREE
# End time: 20:16:17 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:16:17 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a.a-fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 20:16:17 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:16:17 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a-rca.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RCA
# -- Compiling architecture STRUCTURAL of RCA
# -- Compiling architecture BEHAVIORAL of RCA
# -- Loading entity RCA
# -- Compiling configuration CFG_RCA_STRUCTURAL
# -- Loading entity RCA
# -- Loading architecture STRUCTURAL of RCA
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# -- Compiling configuration CFG_RCA_BEHAVIORAL
# -- Loading entity RCA
# -- Loading architecture BEHAVIORAL of RCA
# End time: 20:16:17 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:16:17 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a-csel_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_BLOCK
# -- Compiling architecture STRUCTURE of CS_BLOCK
# End time: 20:16:17 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:16:17 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b-csel_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_SUM
# -- Compiling architecture STRUCTURE of CS_SUM
# End time: 20:16:17 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:16:17 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a-P4Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity P4
# -- Compiling architecture STRUCTURE of P4
# End time: 20:16:18 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:16:18 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a-ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_ALU
# -- Compiling architecture bhv of DLX_ALU
# End time: 20:16:18 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:16:18 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_EX
# -- Compiling architecture structure of DLX_EX
# End time: 20:16:18 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:16:18 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 20:16:18 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:16:18 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.a-CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity dlx_cu
# -- Compiling architecture dlx_cu_hw of dlx_cu
# End time: 20:16:18 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:16:18 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a-DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity DLX
# -- Compiling architecture dlx_rtl of DLX
# End time: 20:16:18 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:16:18 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity ROMEM
# -- Compiling architecture Behavioral of ROMEM
# End time: 20:16:18 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:16:18 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_rwmem/rwmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity RWMEM
# -- Compiling architecture beh of RWMEM
# End time: 20:16:19 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:16:19 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_TOP_DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Compiling entity DLX_TestBench
# -- Compiling architecture tb of DLX_TestBench
# End time: 20:16:19 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:16:23 on Sep 09,2022, Elapsed time: 0:03:56
# Errors: 0, Warnings: 98
# vsim -t 100ps work.dlx_testbench -voptargs="+acc" 
# Start time: 20:16:23 on Sep 09,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mytypes
# Loading work.dlx_testbench(tb)#1
# Loading ieee.std_logic_textio(body)
# Loading work.romem(behavioral)#1
# Loading ieee.numeric_std(body)
# Loading work.rwmem(beh)#1
# Loading work.dlx_controlwords
# Loading work.dlx(dlx_rtl)#1
# Loading work.dlx_cu(dlx_cu_hw)#1
# Loading work.dlx_dp(structure)#1
# Loading work.dlx_if(structure)#1
# Loading work.mux2to1(behavior)#1
# Loading ieee.math_real(body)
# Loading work.rf_constants
# Loading work.dlx_id(structure)#1
# Loading work.rf(structure)#1
# Loading work.rf_cu(behavior)#1
# Loading work.rf_datapath(behavior)#1
# Loading work.address_converter(behavior)#1
# Loading work.counter(behavior)#1
# Loading work.mux2to1(behavior)#2
# Loading work.mux2to1_1b(behavior)#1
# Loading work.rf_phys(behavior_async)#1
# Loading work.dlx_ex(structure)#1
# Loading work.dlx_alu(bhv)#1
# Loading work.shifter_generic(behavioral)#1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 3  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 3  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
source DLX_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:21:16 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 20:21:16 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:21:16 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 20:21:16 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:21:16 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 20:21:16 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:21:16 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 20:21:17 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:21:17 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../01-generic_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SHIFTER_GENERIC
# -- Compiling architecture BEHAVIORAL of SHIFTER_GENERIC
# End time: 20:21:17 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:21:17 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../002-ControlWords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package DLX_ControlWords
# End time: 20:21:17 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:21:17 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 20:21:17 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:21:17 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 20:21:17 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:21:17 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 20:21:17 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:21:17 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 20:21:17 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:21:17 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 20:21:18 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:21:18 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 20:21:18 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:21:18 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 20:21:18 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:21:18 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package std_logic_arith
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 20:21:18 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:21:18 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.a-PG_net.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_NET
# -- Compiling architecture STRUCT_PG_1 of PG_NET
# -- Compiling configuration CFG_STRUCT_PG_1
# -- Loading entity PG_NET
# -- Loading architecture STRUCT_PG_1 of PG_NET
# End time: 20:21:18 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:21:18 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.b-G_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity G_BLOCK
# -- Compiling architecture STRUCTURE of G_BLOCK
# End time: 20:21:18 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:21:18 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.c-PG_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_BLOCK
# -- Compiling architecture STRUCTURE of PG_BLOCK
# End time: 20:21:18 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:21:18 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a-SparseTree.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SPARSE_TREE
# -- Compiling architecture STRUCTURE of SPARSE_TREE
# End time: 20:21:19 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:21:19 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a.a-fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 20:21:19 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:21:19 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a-rca.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RCA
# -- Compiling architecture STRUCTURAL of RCA
# -- Compiling architecture BEHAVIORAL of RCA
# -- Loading entity RCA
# -- Compiling configuration CFG_RCA_STRUCTURAL
# -- Loading entity RCA
# -- Loading architecture STRUCTURAL of RCA
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# -- Compiling configuration CFG_RCA_BEHAVIORAL
# -- Loading entity RCA
# -- Loading architecture BEHAVIORAL of RCA
# End time: 20:21:19 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:21:19 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a-csel_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_BLOCK
# -- Compiling architecture STRUCTURE of CS_BLOCK
# End time: 20:21:19 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:21:19 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b-csel_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_SUM
# -- Compiling architecture STRUCTURE of CS_SUM
# End time: 20:21:19 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:21:19 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a-P4Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity P4
# -- Compiling architecture STRUCTURE of P4
# End time: 20:21:19 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:21:19 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a-ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_ALU
# -- Compiling architecture bhv of DLX_ALU
# End time: 20:21:19 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:21:19 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_EX
# -- Compiling architecture structure of DLX_EX
# End time: 20:21:20 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:21:20 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 20:21:20 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:21:20 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.a-CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity dlx_cu
# -- Compiling architecture dlx_cu_hw of dlx_cu
# End time: 20:21:20 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:21:20 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a-DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity DLX
# -- Compiling architecture dlx_rtl of DLX
# End time: 20:21:20 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:21:20 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity ROMEM
# -- Compiling architecture Behavioral of ROMEM
# End time: 20:21:20 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:21:20 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_rwmem/rwmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity RWMEM
# -- Compiling architecture beh of RWMEM
# End time: 20:21:20 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:21:20 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_TOP_DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Compiling entity DLX_TestBench
# -- Compiling architecture tb of DLX_TestBench
# ** Error: ../../test_bench_and_memory/TB_TOP_DLX.vhd(142): near "if": (vcom-1576) expecting ';'.
# ** Note: ../../test_bench_and_memory/TB_TOP_DLX.vhd(252): VHDL Compiler exiting
# End time: 20:21:20 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /software/mentor/questa10.7c/questasim/linux_x86_64/vcom failed.
source DLX_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:23:03 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 20:23:04 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:23:04 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 20:23:04 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:23:04 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 20:23:04 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:23:04 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../000-commons/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 20:23:04 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:23:04 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../01-generic_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SHIFTER_GENERIC
# -- Compiling architecture BEHAVIORAL of SHIFTER_GENERIC
# End time: 20:23:04 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:23:04 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../002-ControlWords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package DLX_ControlWords
# End time: 20:23:04 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:23:04 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 20:23:04 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:23:04 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 20:23:05 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:23:05 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 20:23:05 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:23:05 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 20:23:05 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:23:05 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 20:23:05 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:23:05 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 20:23:05 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:23:05 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 20:23:05 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:23:05 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package std_logic_arith
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 20:23:06 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:23:06 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.a-PG_net.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_NET
# -- Compiling architecture STRUCT_PG_1 of PG_NET
# -- Compiling configuration CFG_STRUCT_PG_1
# -- Loading entity PG_NET
# -- Loading architecture STRUCT_PG_1 of PG_NET
# End time: 20:23:06 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:23:06 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.b-G_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity G_BLOCK
# -- Compiling architecture STRUCTURE of G_BLOCK
# End time: 20:23:06 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:23:06 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.c-PG_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_BLOCK
# -- Compiling architecture STRUCTURE of PG_BLOCK
# End time: 20:23:06 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:23:06 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a-SparseTree.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SPARSE_TREE
# -- Compiling architecture STRUCTURE of SPARSE_TREE
# End time: 20:23:06 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:23:06 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a.a-fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 20:23:06 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:23:06 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a-rca.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RCA
# -- Compiling architecture STRUCTURAL of RCA
# -- Compiling architecture BEHAVIORAL of RCA
# -- Loading entity RCA
# -- Compiling configuration CFG_RCA_STRUCTURAL
# -- Loading entity RCA
# -- Loading architecture STRUCTURAL of RCA
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# -- Compiling configuration CFG_RCA_BEHAVIORAL
# -- Loading entity RCA
# -- Loading architecture BEHAVIORAL of RCA
# End time: 20:23:06 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:23:06 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a-csel_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_BLOCK
# -- Compiling architecture STRUCTURE of CS_BLOCK
# End time: 20:23:07 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:23:07 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b-csel_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_SUM
# -- Compiling architecture STRUCTURE of CS_SUM
# End time: 20:23:07 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:23:07 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a-P4Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity P4
# -- Compiling architecture STRUCTURE of P4
# End time: 20:23:07 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:23:07 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a-ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_ALU
# -- Compiling architecture bhv of DLX_ALU
# End time: 20:23:07 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:23:07 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.core/a.b.c-EX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_EX
# -- Compiling architecture structure of DLX_EX
# End time: 20:23:07 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:23:07 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 20:23:07 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:23:07 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a.a-CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity dlx_cu
# -- Compiling architecture dlx_cu_hw of dlx_cu
# End time: 20:23:07 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:23:07 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../a-DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Loading package DLX_ControlWords
# -- Compiling entity DLX
# -- Compiling architecture dlx_rtl of DLX
# End time: 20:23:08 on Sep 09,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:23:08 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity ROMEM
# -- Compiling architecture Behavioral of ROMEM
# End time: 20:23:08 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:23:08 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_rwmem/rwmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity RWMEM
# -- Compiling architecture beh of RWMEM
# End time: 20:23:08 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 20:23:08 on Sep 09,2022
# vcom -reportprogress 300 -work work ../../test_bench_and_memory/TB_TOP_DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Compiling entity DLX_TestBench
# -- Compiling architecture tb of DLX_TestBench
# End time: 20:23:08 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:23:20 on Sep 09,2022, Elapsed time: 0:06:57
# Errors: 2, Warnings: 98
# vsim -t 100ps work.dlx_testbench -voptargs="+acc" 
# Start time: 20:23:20 on Sep 09,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mytypes
# Loading work.dlx_testbench(tb)#1
# Loading ieee.std_logic_textio(body)
# Loading work.romem(behavioral)#1
# Loading ieee.numeric_std(body)
# Loading work.rwmem(beh)#1
# Loading work.dlx_controlwords
# Loading work.dlx(dlx_rtl)#1
# Loading work.dlx_cu(dlx_cu_hw)#1
# Loading work.dlx_dp(structure)#1
# Loading work.dlx_if(structure)#1
# Loading work.mux2to1(behavior)#1
# Loading ieee.math_real(body)
# Loading work.rf_constants
# Loading work.dlx_id(structure)#1
# Loading work.rf(structure)#1
# Loading work.rf_cu(behavior)#1
# Loading work.rf_datapath(behavior)#1
# Loading work.address_converter(behavior)#1
# Loading work.counter(behavior)#1
# Loading work.mux2to1(behavior)#2
# Loading work.mux2to1_1b(behavior)#1
# Loading work.rf_phys(behavior_async)#1
# Loading work.dlx_ex(structure)#1
# Loading work.dlx_alu(bhv)#1
# Loading work.shifter_generic(behavioral)#1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/ex_stage
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/ex_stage/alu/shifter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 3  Instance: /dlx_testbench
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 5  Instance: /dlx_testbench/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 6  Instance: /dlx_testbench/UUT/CU_I
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 2  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 1  Instance: /dlx_testbench/UUT/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 3  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 3  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 4  Instance: /dlx_testbench/UUT/dp/id_stage/regfile/DataPath/Conv_W
# End time: 20:34:27 on Sep 09,2022, Elapsed time: 0:11:07
# Errors: 0, Warnings: 98
