# MIPS-Architecture

Designing a 32-bit single cycle MIPS architecture in Verilog.

# Future Scope

Implementing a 5-stage pipelined architecture.
