<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>ECC</title>

    <link rel="stylesheet" href="/css/mv_product/ECC.css">
    
    <link rel="stylesheet" href="/css/yatri.css">
    <!-- ***** Bootstrap *****  -->
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">
    <!-- ***** Fontawesome *****  -->
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.6.0/css/all.min.css" integrity="sha512-Kc323vGBEqzTmouAECnVceyQqyqdsSiqLQISBL29aUW4U/M7pSPA/gEUZQqv1cwx4OnYxTxve5UMg5GT6L4JJg==" crossorigin="anonymous" referrerpolicy="no-referrer" />
    <!-- ***** Google Fonts *****  -->
    <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Material+Symbols+Outlined:opsz,wght,FILL,GRAD@24,400,0,0" />

    <style>
        nav{
            position: relative !important;
        }
        .mv_teaching_padd{
            padding-inline: 4.6875rem 9rem !important;
        }
    </style>
</head>
<body>

    <!-- header -->
    <header>
        <div id="navbar"></div>
    </header>  

    <!-- --------------------------------------------------------------------- -->
    <section>
        <nav class="mb_sub_nv">
            <div class="mv_breadcrumb">
                <ol class="mv_spark_breadcrumb_items">
                    <li><a href="">Altera® FPGAs and Programmable Devices</a></li>
                    <li><a href="">FPGA Product Support</a></li>
                    <li><a href="">FPGA Support Resources</a></li>
                    <li><a href="">FPGA IP Support</a></li>
                    <li><a href="">EMIF Support Center</a></li>
                    <li><p class="mb-0">External Memory Interfaces IP Support Center</p></li>
                </ol>
            </div>
        </nav>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!-------------------------------- Altera® FPGA ----------------------------------->
    <section>
        <div class="mv_intel_fpga_padd">
            <h1 style="font-weight: 350; color: #fff;">External Memory Interfaces IP Support Center</h1>
            <p style="color: #fff;">The External Memory Interface (EMIF) support page provides design process from start to finish for FPGAs.</p>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!------------------------------------- nav ------------------------------------>
    <section>
        <div class="VK_client_app_navigation VK_ai_navigation ">
            <div class=" d-flex justify-content-center align-items-center overflow-hidden flex-nowrap w-100">
                <ul class="VK_ai_nav_bar d-flex list-unstyled m-0 overflow-auto">
                    <li>
                        <a href="#ds_overview" class="text-dark text-decoration-none py-4 d-block">
                            Introduction	
                        </a>
                    </li>
                    <li>
                        <a href="#ds_product" class="text-dark text-decoration-none py-4 d-block VK_ai_nav_link">
                            1. Device Selection
                        </a>
                    </li>
                    <li>
                        <a href="#ds_get_started" class="text-dark text-decoration-none py-4 d-block">
                            2. User Guides and Documentation
                        </a>
                    </li>
                    <li>
                        <a href="#ds_simulation" class="text-dark text-decoration-none py-4 d-block">
                            3. EMIF IP Generation
                        </a>
                    </li>
                    <li>
                        <a href="#ds_board" class="text-dark text-decoration-none py-4 d-block">
                            4. Board Design and Simulation
                        </a>
                    </li>
                    <li>
                        <a href="#ds_debug" class="text-dark text-decoration-none py-4 d-block">
                            5. Debug
                        </a>
                    </li>
                    <li>
                        <a href="#ds_training" class="text-dark text-decoration-none py-4 d-block">
                            6. Training Courses and Quick Videos
                        </a>
                    </li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->
    
    <!---------------------------------- Introduction ------------------------------>
    <section id="ds_overview">
        <div class="mv_become_padd">
            <div class="container">
                <h1 style="font-weight: 350;">Introduction</h1>
                <p>The External Memory Interface (EMIF) support page will help you find information regarding Agilex™ 7, Stratix® 10, Arria® 10, and Cyclone® 10 FPGAs on how to plan, design, implement, and verify your external memory interfaces. You will also find debug, training, and other resource materials on this page.</p>
                <p class="mb-2">This page is set up to walk you through the design process from start to finish.</p>
                <p class="mb-0">For support resources regarding other FPGAs, search within the following links: <a class="b_special_a1" href="">Agilex™ 7 FPGA Interface Protocol Design Journey</a>, <a class="b_special_a1" href="">Agilex™ 5 FPGA Interface Protocol Design Journey</a>, <a class="b_special_a1" href="">FPGA Documentation</a>, <a class="b_special_a1" href="">Training Courses</a>, <a class="b_special_a1" href="">Videos</a>, <a class="b_special_a1" href="">Design Examples</a>, and <a class="b_special_a1" href="">Knowledge Base</a>.</p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!------------------------------------- PCI ---------------------------------->
    <section>
        <div style="padding-bottom: 2em; padding-top: 2em;" class="mv_transceiver_padd">
            <div class="container">
                <div class="row justify-content-center">
                    <div class="col-xxl-6 col-xl-6 col-lg-7 col-md-6">
                        <div class="mv_silder_flex">
                            <div class="item">
                                <div class="mv_industry_download" data-bs-toggle="modal" data-bs-target="#mv_developer_usability_1">
                                    <i class="fa-solid fa-up-right-and-down-left-from-center"></i>
                                    <a href=""></a>
                                </div>
                                <img class="w-100" src="/img/mv_image/blockdiagram-emif-fm-flow.png.rendition.intel.web.1072.603.png" alt="">
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!-------------------------------- 1. Device ------------------------->
    <section id="ds_product">
        <div class="mv_become_padd">
            <div class="container">
                <h1 style="font-weight: 350;" class="mb-0">1. Device Selection</h1>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->
     
    <!-------------------------------- How Do ------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h3 style="font-weight: 350;" class="mb-4">How Do I Select a Device?</h3>
                <p class="mb-0">The following table details the license requirements for various Intel® FPGA software tools and IP cores.</p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- EMIF table ------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">&nbsp;</p>
                        </th>
                        <th>
                            <p class="mb-2">EMIF Device Selector</p>
                        </th>
                        <th>
                            <p class="mb-2">EMIF Spec Estimator</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                       <td>Features</td>
                       <td>
                            <ul>
                                <li>Determines memory interfaces needed to achieve a desired bandwidth</li>
                                <li>Calculates bandwidth based on selected memory configurations</li>
                                <li>Displays all Agilex™ 7, Stratix® 10, and Arria® 10 FPGAs supporting selected memory interfaces</li>
                            </ul>
                       </td>
                       <td>
                            <ul>
                                <li>Determines performance achievable for specific configuration of the selected FPGA device family</li>
                                <li>Displays maximum frequency for each FPGA family, speed grade and EMIF configuration based on filter selections</li>
                                <li>Find and compare performance of each supported external memory interfaces and configurations for our FPGAs</li>
                            </ul>
                       </td>
                    </tr>
                    <tr>
                        <td>Device Support</td>
                        <td>
                            <ul>
                                <li>Agilex™ 7 FPGAs</li>
                                <li>Stratix® 10 FPGAs</li>
                                <li>Arria® 10 FPGAs</li>
                            </ul>
                        </td>
                        <td>
                            <ul>
                                <li>All FPGAs</li>
                            </ul>
                        </td>
                    </tr>
                    <tr>
                        <td>Resources</td>
                        <td>
                            <ul>
                                <li><a class="b_special_a1" href="">EMIF device selector tool user guide</a></li>
                                <li><a class="b_special_a1" href="">EMIF device selector video tutorial</a></li>
                            </ul>
                        </td>
                        <td>
                            <ul>
                                <li><a class="b_special_a1" href="">EMIF spec estimator video tutorial</a></li>
                            </ul>
                        </td>
                    </tr>
                    <tr>
                        <td>EMIF Tools</td>
                        <td style="text-align: center;"><a class="b_special_a1" href="">Download EMIF Device Selector for Agilex™ 7 , Stratix® 10, or Arria® 10 Devices</a></td>
                        <td style="text-align: center;"><a class="b_special_a1" href="">Open EMIF spec estimator page</a></td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- How Do ------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h2 style="font-weight: 350;" class="mb-3">How Do I Select an External Memory Intellectual Property (IP)?</h2>
                <p class="mb-0">To learn about the various memory intellectual property (IP) available, refer to the following online training curriculum:</p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Training table ------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Training Course</p>
                        </th>
                        <th>
                            <p class="mb-2">Description</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td><a class="b_special_a1" href="">Introduction to Memory Interfaces IP in FPGA devices</a></td>
                        <td>This course covers the different external memory interface options available, as well as the architectural and hard memory controller features for Stratix® 10 and Arria® 10 FPGAs.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">High Bandwidth Memory (HBM2) Interfaces in Stratix® 10 MX devices: Introduction, Architecture</a></td>
                        <td>This course covers the benefits of integrating High Bandwidth Memory into the Stratix® 10 MX FPGA devices, features and options for the hardened HBM controller, and how to generate the HBM2 IP.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">High Bandwidth Memory (HBM2) Interfaces in Stratix® 10 MX devices: HBMC features</a></td>
                        <td>This course covers the features and options for the hardened HBM controller, and the Arm* AMBA 4 AXI interface between the controller and user logic.</td>
                    </tr>
                    <tr>
                        <td><a class="b_special_a1" href="">SoC hardware overview: Interconnect and Memory</a></td>
                        <td>This course covers the features of the Hard Processor Subsystem (HPS) SDRAM and the AMBA AXI bridge architecture.</td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- 2. User ------------------------->
    <section id="ds_get_started">
        <div class="mv_become_padd">
            <div class="container">
                <h1 style="font-weight: 350;" class="mb-0">2. User Guides and Documentation</h1>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!--------------------------------  ID Type table ------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Content Type</p>
                        </th>
                        <th>
                            <p class="mb-2">Agilex™ 7 F & I Devices</p>
                        </th>
                        <th>
                            <p class="mb-2">Agilex™ 7 M Series</p>
                        </th>
                        <th>
                            <p class="mb-2">Agilex™ 5 Devices</p>
                        </th>
                        <th>
                            <p class="mb-2">Stratix® 10 Devices</p>
                        </th>
                        <th>
                            <p class="mb-2">Arria® 10 Devices</p>
                        </th>
                        <th>
                            <p class="mb-2">Cylcone® 10 Devices</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td>IP User Guide</td>
                        <td><a class="b_special_a1" href="">External Memory Interfaces Agilex™ 7 F-Series and I-Series FPGA IP User Guide</a></td>
                        <td><a class="b_special_a1" href="">External Memory Interfaces Agilex™ 7 M-Series FPGA IP User Guide</a></td>
                        <td><a class="b_special_a1" href="">External Memory Interfaces (EMIF) IP User Guide: Agilex™ 5 FPGAs and SoCs</a></td>
                        <td><a class="b_special_a1" href="">External Memory Interfaces Stratix® 10 FPGA IP user guide</a></td>
                        <td><a class="b_special_a1" href="">External Memory Interfaces Arria® 10 FPGA IP user guide</a></td>
                        <td><a class="b_special_a1" href="">External Memory Interfaces Cyclone® 10 GX FPGA IP user guide</a></td>
                    </tr>
                    <tr>
                        <td>Design Example User Guide</td>
                        <td><a class="b_special_a1" href="">External Memory Interfaces Agilex™ 7 F-Series and I-Series FPGA IP Design Example User Guide</a></td>
                        <td><a class="b_special_a1" href="">External Memory Interfaces Agilex™ 7 M-Series FPGA IP Design Example User Guide</a></td>
                        <td><a class="b_special_a1" href="">External Memory Interfaces (EMIF) IP Design Example User Guide: Agilex™ 5 FPGAs and SoCs</a></td>
                        <td><a class="b_special_a1" href="">External Memory Interfaces Stratix® 10 FPGA IP Design Example user guide</a></td>
                        <td><a class="b_special_a1" href="">External Memory Interfaces Arria® 10 FPGA IP Design Example user guide</a></td>
                        <td><a class="b_special_a1" href="">External Memory Interfaces Cyclone® 10 GX FPGA IP Design Example user guide</a></td>
                    </tr>
                    <tr>
                        <td>FPGA PHY Lite User Guide</td>
                        <td><a class="b_special_a1" href="">PHY lite for Parallel Interfaces IP Core user guide</a></td>
                        <td><a class="b_special_a1" href="">PHY lite for Parallel Interfaces IP Core user guide</a></td>
                        <td><a class="b_special_a1" href="">PHY lite for Parallel Interfaces IP Core user guide</a></td>
                        <td><a class="b_special_a1" href="">PHY lite for Parallel Interfaces IP Core user guide</a></td>
                        <td><a class="b_special_a1" href="">PHY lite for Parallel Interfaces IP Core user guide</a></td>
                        <td><a class="b_special_a1" href="">PHY lite for Parallel Interfaces IP Core user guide</a></td>
                    </tr>
                    <tr>
                        <td>FPGA HBM2 User Guide</td>
                        <td>-</td>
                        <td>-</td>
                        <td>-</td>
                        <td><a class="b_special_a1" href="">High Bandwidth Memory (HBM2) Interface FPGA IP User Guide</a></td>
                        <td>-</td>
                        <td>-</td>
                    </tr>
                    <tr>
                        <td>Release Notes</td>
                        <td><a class="b_special_a1" href="">External Memory Interfaces Agilex™ 7 F-Series and I-Series FPGA IP Core Release Notes</a></td>
                        <td><a class="b_special_a1" href="">External Memory Interfaces (EMIF) IP Release Notes: Agilex™ 7 FPGAs and SoCs</a></td>
                        <td><a class="b_special_a1" href="">External Memory Interfaces (EMIF) IP Release Notes: Agilex™ 5 FPGAs and SoCs</a></td>
                        <td><a class="b_special_a1" href="">External Memory Interfaces Stratix® 10 FPGA IP Core release notes</a></td>
                        <td><a class="b_special_a1" href="">Arria® 10 FPGA IP Core release notes</a></td>
                        <td><a class="b_special_a1" href="">External Memory Interfaces Cyclone® 10 FPGA IP Core release notes</a></td>
                    </tr>
                    <tr>
                        <td>Pin-Out Files</td>
                        <td><a class="b_special_a1" href="">Agilex™ device pin-out and EMIF address/command pin out</a></td>
                        <td><a class="b_special_a1" href="">Agilex™ 7 device pin-out and EMIF address/command pin out</a></td>
                        <td><a class="b_special_a1" href="">Agilex™ 5 device pin-out and EMIF address/command pin out</a></td>
                        <td><a class="b_special_a1" href="">Stratix® 10 device pin-out and EMIF address/command pin-out</a></td>
                        <td><a class="b_special_a1" href="">Arria® 10 device pin-out and EMIF address/command pin-out</a></td>
                        <td><a class="b_special_a1" href="">Cyclone® 10 device pin-out and EMIF address/command pin-out</a></td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- 3. EMIF ------------------------->
    <section id="ds_simulation">
        <div class="mv_become_padd">
            <div class="container">
                <h1 style="font-weight: 350;" class="mb-0">3. EMIF IP Generation</h1>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Where Do ------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h3 style="font-weight: 350;" class="mb-4">Where Do I Find Information on the EMIF IP?</h3>
                <p>For information regarding the External Memory Interface (EMIF) Intellectual Property (IP), refer to the following External Memory Interfaces IP User Guides:</p>
                <ul class="mb-0">
                    <li>Please refer to 'User Guides' Section</li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- How Do ------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h4 style="font-weight: 350;" class="mb-4">How Do I Generate the EMIF IP?</h4>
                <p>For detailed information regarding External Memory Interface (EMIF) Intellectual Property (IP) parameters, refer to the following protocol-specific sections within the following EMIF IP User Guides:</p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Topic table ------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Topic</p>
                        </th>
                        <th>
                            <p class="mb-2">Agilex™ 7 F & I Series</p>
                        </th>
                        <th>
                            <p class="mb-2">Agilex™ 7 M Series</p>
                        </th>
                        <th>
                            <p class="mb-2">Agilex™ 5 Series</p>
                        </th>
                        <th>
                            <p class="mb-2">Stratix® 10</p>
                        </th>
                        <th>
                            <p class="mb-2">Arria® 10</p>
                        </th>
                        <th>
                            <p class="mb-2">Cyclone® 10</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td>EMIF IP Parameter Descriptions</td>
                        <td>
                            <ul>
                                <li><a class="b_special_a1" href="">DDR4</a></li>
                                <li><a class="b_special_a1" href="">QDR-IV</a></li>
                            </ul>
                        </td>
                        <td>
                            <ul>
                                <li><a class="b_special_a1" href="">DDR4</a></li>
                                <li><a class="b_special_a1" href="">DDR5</a></li>
                                <li><a class="b_special_a1" href="">LPDDR5</a></li>
                            </ul>
                        </td>
                        <td>
                            <ul>
                                <li><a class="b_special_a1" href="">DDR4</a></li>
                                <li><a class="b_special_a1" href="">DDR5</a></li>
                                <li><a class="b_special_a1" href="">LPDDR4</a></li>
                                <li><a class="b_special_a1" href="">LPDDR5</a></li>
                            </ul>
                        </td>
                        <td>
                            <ul>
                                <li><a class="b_special_a1" href="">DDR3</a></li>
                                <li><a class="b_special_a1" href="">DDR4</a></li>
                                <li><a class="b_special_a1" href="">QDR II/II+/II+ Xtreme</a></li>
                                <li><a class="b_special_a1" href="">QDR-IV</a></li>
                                <li><a class="b_special_a1" href="">RLDRAM3</a></li>
                                <li><a class="b_special_a1" href="">HBM2</a></li>
                            </ul>
                        </td>
                        <td>
                            <ul>
                                <li><a class="b_special_a1" href="">DDR3</a></li>
                                <li><a class="b_special_a1" href="">DDR4</a></li>
                                <li><a class="b_special_a1" href="">QDR II/II+/II+ Xtreme</a></li>
                                <li><a class="b_special_a1" href="">QDR-IV</a></li>
                                <li><a class="b_special_a1" href="">RLDRAM3</a></li>
                                <li><a class="b_special_a1" href="">LPDDR3</a></li>
                            </ul>
                        </td>
                        <td>
                            <ul>
                                <li><a class="b_special_a1" href="">DDR3</a></li>
                                <li><a class="b_special_a1" href="">LPDDR3</a></li>
                            </ul>
                        </td>
                    </tr>
                    <tr>
                        <td colspan="7" class="medium-column"><p><b>Note:</b></p>
                            <p>For more information on&nbsp;How to Generate the EMIF IP, refer to the below User Guides&nbsp;and&nbsp;Training Courses&nbsp;and&nbsp;Videos<b>&nbsp;</b>sections.</p>
                        </td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- How Do ------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h4 style="font-weight: 350;" class="mb-4">How Do I Perform Functional Simulation?</h4>
                <p class="mb-2">For detailed information on simulating the External Memory Interface (EMIF) Intellectual Property (IP), refer to the following section within the EMIF IP User Guides:</p>
                <ul class="mb-1">
                    <li><a class="b_special_a1" href="">Agilex™ 7  F & I Series FPGA EMIF IP – Simulating Memory IP</a></li>
                    <li><a class="b_special_a1" href="">Agilex™ 7  M series FPGA EMIF IP – Simulating Memory IP</a></li>
                    <li><a class="b_special_a1" href="">Agilex™ 5 FPGA EMIF IP – Simulating Memory IP</a></li>
                    <li><a class="b_special_a1" href="">Stratix® 10 simulating Memory IP</a></li>
                    <li><a class="b_special_a1" href="">Stratix® 10 MX simulating HBM2 IP</a></li>
                    <li><a class="b_special_a1" href="">Arria® 10 simulating Memory IP</a></li>
                    <li><a class="b_special_a1" href="">Cyclone® 10 simulating Memory IP</a></li>
                </ul>
                <p class="mb-2">For instructions on how to generate an EMIF simulation design example and how to run simulations using the ModelSim*-Intel FPGA simulation software, refer to the following sections within the EMIF IP Design Example User Guides:</p>
                <ul class="mb-1">
                    <li><a class="b_special_a1" href="">Agilex™ 7 FPGA - Generating the EMIF Design Example for Simulation</a></li>
                    <li><a class="b_special_a1" href="">Agilex™ 5 FPGA - Generating the EMIF Design Example for Simulation</a></li>
                    <li><a class="b_special_a1" href="">Stratix® 10 generating the EMIF design example for simulation</a></li>
                    <li><a class="b_special_a1" href="">Arria® 10 generating the EMIF design example for simulation</a></li>
                    <li><a class="b_special_a1" href="">Cyclone® 10 generating the EMIF design example for simulation</a></li>
                </ul>
                <p>For information on how to verify an EMIF design, refer to the 'Training Courses and Video' section for the 'Verifying Memory Interfaces IP' course.</p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Where Do ------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h4 style="font-weight: 350;" class="mb-4">Where Do I Find Information on FPGA Resource and Pin Placement?</h4>
                <p>For detailed External Memory Interface (EMIF) pin information, refer to the following protocol-specific sections within the following EMIF Intellectual Property (IP) User Guides:</p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Topic table ------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Topic</p>
                        </th>
                        <th>
                            <p class="mb-2">Agilex™ 7 F & I Series</p>
                        </th>
                        <th>
                            <p class="mb-2">Agilex™ 7 M Series</p>
                        </th>
                        <th>
                            <p class="mb-2">Agilex™ 5 Series</p>
                        </th>
                        <th>
                            <p class="mb-2">Stratix® 10</p>
                        </th>
                        <th>
                            <p class="mb-2">Arria® 10</p>
                        </th>
                        <th>
                            <p class="mb-2">Cyclone® 10</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td>EMIF Pin and Resource Planning</td>
                        <td>
                            <ul>
                                <li><a class="b_special_a1" href="">DDR4</a></li>
                                <li><a class="b_special_a1" href="">QDR-IV</a></li>
                            </ul>
                        </td>
                        <td>
                            <ul>
                                <li><a class="b_special_a1" href="">DDR4</a></li>
                                <li><a class="b_special_a1" href="">DDR5</a></li>
                                <li><a class="b_special_a1" href="">LPDDR5</a></li>
                            </ul>
                        </td>
                        <td>
                            <ul>
                                <li><a class="b_special_a1" href="">DDR4</a></li>
                                <li><a class="b_special_a1" href="">DDR5</a></li>
                                <li><a class="b_special_a1" href="">LPDDR4</a></li>
                                <li><a class="b_special_a1" href="">LPDDR5</a></li>
                            </ul>
                        </td>
                        <td>
                            <ul>
                                <li><a class="b_special_a1" href="">DDR3</a></li>
                                <li><a class="b_special_a1" href="">DDR4</a></li>
                                <li><a class="b_special_a1" href="">QDR II/II+/II+ Xtreme</a></li>
                                <li><a class="b_special_a1" href="">QDR-IV</a></li>
                                <li><a class="b_special_a1" href="">RLDRAM3</a></li>
                            </ul>
                        </td>
                        <td>
                            <ul>
                                <li><a class="b_special_a1" href="">DDR3</a></li>
                                <li><a class="b_special_a1" href="">DDR4</a></li>
                                <li><a class="b_special_a1" href="">QDR II/II+/II+ Xtreme</a></li>
                                <li><a class="b_special_a1" href="">QDR-IV</a></li>
                                <li><a class="b_special_a1" href="">RLDRAM3</a></li>
                                <li><a class="b_special_a1" href="">LPDDR3</a></li>
                            </ul>
                        </td>
                        <td>
                            <ul>
                                <li><a class="b_special_a1" href="">DDR3</a></li>
                                <li><a class="b_special_a1" href="">LPDDR3</a></li>
                            </ul>
                        </td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- How Do ------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <p class="mb-2">For simplified I/O placement refer to the Interface Planner for an easy-to-use drag-and-drop tool available in the Quartus® Prime Pro Edition software for Arria® 10 and Stratix® 10 FPGAs. Refer to the following videos for information on how to use the Interface Planner and its benefits:</p>
                <ul class="mb-1">
                    <li><a class="b_special_a1" href="">Introducing BluePrint Platform Designer for External Memory Interface Designs Part 1 of 2</a></li>
                    <li><a class="b_special_a1" href="">Introducing BluePrint Platform Designer for External Memory Interface Designs Part 2 of 2</a></li>
                </ul>
                <p class="mb-2">For more information on Interface Planner for resource location assignments, refer to the following online training curriculum:</p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Training table ------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Training Course</p>
                        </th>
                        <th>
                            <p class="mb-2">Description</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td><a class="b_special_a1" href="">Fast & Easy I/O system design with interface planner</a></td>
                        <td>This course covers how to implement a design resource floorplan using Interface Planner.</td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Additional Resources ------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <p class="mb-2">What is Ping Pong PHY?</p>
                <ul class="mb-1">
                    <li>Ping Pong PHY allows two memory interfaces to share Address and Command buses. This is supported for DDR3 and DDR4 protocols and for Stratix® V, Arria® 10, and Stratix® 10 FPGAs. Refer to the following video for information on the concept of Ping Pong PHY, its benefits, and an analysis of simulation results:
                        <ul>
                            <li><a class="b_special_a1" href="">DDR4 Ping Pong PHY video</a></li>
                        </ul>
                    </li>
                </ul>
                <p class="mb-2">Where Do I Find Information on PHYLite?</p>
                <ul class="mb-1">
                    <li>ThePHYLite IP allows you to build custom memory interface PHY blocks for Arria® 10 and Stratix® 10 FPGAs. For detailed information about the PHYLite IP, refer to the following user guide:
                        <ul>
                            <li><a class="b_special_a1" href="">PHY Lite for Parallel Interfaces FPGA IP User Guide</a></li>
                        </ul>
                    </li>
                    <li>For detailed information on how to properly assign pinouts for PHYLite based on different DQ/DQS group sizes, refer to the following video:
                        <ul>
                            <li><a class="b_special_a1" href="">PHYLite group pin placement video</a> (Note: The video is also applicable to Stratix® 10 devices.)</li>
                        </ul>
                    </li>
                    <li>The PHYLite IP supports many different I/O standards and termination values on input and output buffers for Arria® 10 and Stratix® 10 FPGAs. Refer to the following video for information on how to create an On-Chip-Termination (OCT) block and how to associate it with the terminated I/O buffer in the PHYLite IP:
                        <ul>
                            <li><a class="b_special_a1" href="">How to create the OCT block for calibrated termination IO buffer in altera PHYLIte IP</a></li>
                        </ul>
                    </li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- 4. Board ------------------------->
    <section id="ds_board">
        <div class="mv_become_padd">
            <div class="container">
                <h1 style="font-weight: 350;" class="mb-0">4. Board Design and Simulation</h1>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Where Do ------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h3 style="font-weight: 350;" class="mb-3">Where Do I Find Information on Board Layout and Design?</h3>
                <p class="mb-0">For detailed External Memory Interface (EMIF) board layout and design information, refer to the following protocol-specific sections within the following EMIF Intellectual Property (IP) User Guides:</p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Topic table ------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Topic</p>
                        </th>
                        <th>
                            <p class="mb-2">Agilex™ 7 F & I Series</p>
                        </th>
                        <th>
                            <p class="mb-2">Agilex™ 7 M Series</p>
                        </th>
                        <th>
                            <p class="mb-2">Agilex™ 5 Series</p>
                        </th>
                        <th>
                            <p class="mb-2">Stratix® 10</p>
                        </th>
                        <th>
                            <p class="mb-2">Arria® 10</p>
                        </th>
                        <th>
                            <p class="mb-2">Cyclone® 10</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td>EMIF Pin and Resource Planning</td>
                        <td>
                            <ul>
                                <li><a class="b_special_a1" href="">DDR4</a></li>
                                <li><a class="b_special_a1" href="">QDR-IV</a></li>
                            </ul>
                        </td>
                        <td>
                            <ul>
                                <li><a class="b_special_a1" href="">DDR4</a></li>
                                <li><a class="b_special_a1" href="">DDR5</a></li>
                                <li><a class="b_special_a1" href="">LPDDR5</a></li>
                            </ul>
                        </td>
                        <td>
                            <ul>
                                <li><a class="b_special_a1" href="">DDR4</a></li>
                                <li><a class="b_special_a1" href="">DDR5</a></li>
                                <li><a class="b_special_a1" href="">LPDDR4</a></li>
                                <li><a class="b_special_a1" href="">LPDDR5</a></li>
                            </ul>
                        </td>
                        <td>
                            <ul>
                                <li><a class="b_special_a1" href="">DDR3</a></li>
                                <li><a class="b_special_a1" href="">DDR4</a></li>
                                <li><a class="b_special_a1" href="">QDR II/II+/II+ Xtreme</a></li>
                                <li><a class="b_special_a1" href="">QDR-IV</a></li>
                                <li><a class="b_special_a1" href="">RLDRAM3</a></li>
                            </ul>
                        </td>
                        <td>
                            <ul>
                                <li><a class="b_special_a1" href="">DDR3</a></li>
                                <li><a class="b_special_a1" href="">DDR4</a></li>
                                <li><a class="b_special_a1" href="">QDR II/II+/II+ Xtreme</a></li>
                                <li><a class="b_special_a1" href="">QDR-IV</a></li>
                                <li><a class="b_special_a1" href="">RLDRAM3</a></li>
                                <li><a class="b_special_a1" href="">LPDDR3</a></li>
                            </ul>
                        </td>
                        <td>
                            <ul>
                                <li><a class="b_special_a1" href="">DDR3</a></li>
                                <li><a class="b_special_a1" href="">LPDDR3</a></li>
                            </ul>
                        </td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- How Do ------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h3 style="font-weight: 350;" class="mb-3">How Do I Perform Board/Channel Simulation?</h3>
                <p class="mb-0">For information on measuring write-and-read Intersymbol Interference (ISI) and Crosstalk, arranging Command, Address, Control and Data pins, and I/O bank placement restrictions, refer to the following guidelines:</p>
                <ul>
                    <li><a class="b_special_a1" href="">Arria® 10 device channel simulation guidelines</a></li>
                    <li><a class="b_special_a1" href="">Calculating channel loss from DDRx simulation guidelines (Note: The Arria® 10 channel guidelines is also applicable to Stratix® 10 devices)</a></li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- How Do ------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h3 style="font-weight: 350;" class="mb-3">How Do I Calculate Board Skew and Channel Loss?</h3>
                <p class="mb-0">Two tools are available to help you calculate board skew and channel loss:</p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Topic table ------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Topic</p>
                        </th>
                        <th>
                            <p class="mb-2">Board Skew Parameter Tool</p>
                        </th>
                        <th>
                            <p class="mb-2">Channel Loss Calculation Tool</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td>Features</td>
                        <td>
                            <ul>
                                <li>Calculates board skew due to PCB traces and multi-rank designs</li>
                            </ul>
                        </td>
                        <td>
                            <ul>
                                <li>Calculates channel loss due to Intersymbol Interference (ISI) and Crosstalk on Command, Address, Control, and Data signals</li>
                            </ul>
                        </td>
                    </tr>
                    <tr>
                        <td>Support</td>
                        <td>
                            <ul>
                                <li>Arria® 10 and Stratix® 10 FPGAs</li>
                                <li>All memory protocols</li>
                                <li><a class="b_special_a1" href="">How to Use the Altera Board Skew Parameter Tool</a></li>
                            </ul>
                        </td>
                        <td>
                            <ul>
                                <li>Arria® 10 and Stratix® 10 FPGAs</li>
                                <li>DDR memory protocols</li>
                                <li>Compatible with Mentor Graphics HyperLynx Signal Integrity software only</li>
                            </ul>
                        </td>
                    </tr>
                    <tr>
                        <td>Tools</td>
                        <td>
                            <ul>
                                <li><a class="b_special_a1" href="">Download board skew parameter tool</a></li>
                            </ul>
                        </td>
                        <td>
                            <ul>
                                <li><a class="b_special_a1" href="">Download channel loss tool</a></li>
                            </ul>
                        </td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Where Do ------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h3 style="font-weight: 350;" class="mb-3">Where Do I Find Information on Timing Closure?</h3>
                <p class="mb-0">For information regarding External Memory Interface (EMIF) timing closure, refer to the following section within the EMIF Intellectual Property (IP) User Guides:</p>
                <ul>
                    <li><a class="b_special_a1" href="">Agilex™ 7  F & I Series FPGA EMIF IP Timing Closure</a></li>
                    <li><a class="b_special_a1" href="">Agilex™ 7 M Series EMIF IP Timing Closure</a></li>
                    <li><a class="b_special_a1" href="">Agilex™ 5 Devices EMIF IP Timing Closure</a></li>
                    <li><a class="b_special_a1" href="">Stratix® 10 EMIF IP timing closure</a></li>
                    <li><a class="b_special_a1" href="">Arria® 10 EMIF IP timing closure</a></li>
                    <li><a class="b_special_a1" href="">Cyclone® 10 EMIF IP timing closure</a></li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- 5. Debug ------------------------->
    <section id="ds_debug">
        <div class="mv_become_padd">
            <div class="container">
                <h1 style="font-weight: 350;" class="mb-0">5. Debug</h1>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- How Do ------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h3 style="font-weight: 350;" class="mb-3">How Do I Debug My External Memory Interface Design?</h3>
                <p class="mb-2">For information regarding debugging the external memory interface (EMIF) intellectual property (IP), refer to the following section within the EMIF IP User Guides:</p>
                <ul class="mb-0">
                    <li><a class="b_special_a1" href="">Agilex™ 7 Devices - EMIF IP Debugging</a>
                        <ul class="mb-0">
                            <li><a class="b_special_a1" href="">Agilex™ 7 Devices - EMIF Self-Debug Guide Tool</a></li>
                        </ul>
                    </li>
                </ul>
                <ul class="mb-0">
                    <li><a class="b_special_a1" href="">Agilex™ 5 Devices - EMIF IP Debugging</a></li>
                </ul>
                <ul class="mb-0">
                    <li><a class="b_special_a1" href="">Stratix® 10 EMIF IP debugging</a>
                        <ul class="mb-0">
                            <li><a class="b_special_a1" href="">Stratix® 10 - EMIF IP Self-Debug Guide Tool</a></li>
                        </ul>
                    </li>
                </ul>
                <ul class="mb-0">
                    <li><a class="b_special_a1" href="">Arria® 10 EMIF IP debugging</a></li>
                    <li><a class="b_special_a1" href="">Cyclone® 10 EMIF IP debugging</a></li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Topic table ------------------------->
    <section>
        <div class="container">
            <p class="mb-2">The main tool available for debug is the EMIF Debug Toolkit:</p>
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Topic</p>
                        </th>
                        <th>
                            <p class="mb-2">EMIF Debug Toolkit</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td>Features</td>
                        <td>
                            <ul>
                                <li>Displays pre and post calibration margins per DQS group and DQ pin</li>
                                <li>Generates read/write eye diagrams per DQ pin (2-D eye diagram)</li>
                                <li>Allows customizable real-time traffic generator for test/debug (Traffic Generator 2.0)</li>
                                <li>Captures read/write margins during user-mode traffic (Driver Margining)</li>
                            </ul>
                        </td>
                    </tr>
                    <tr>
                        <td>Support</td>
                        <td>
                            <ul>
                                <li>Compatible with EMIF design example projects and custom EMIF designs containing one or more memory interfaces</li>
                                <li>Supports all memory protocols</li>
                            </ul>
                        </td>
                    </tr>
                    <tr>
                        <td>Accessibility</td>
                        <td>
                            <ul>
                                <li>Accessible through the Quartus Prime software (Tools > System Debugging Tools > External Memory Interface Toolkit)</li>
                            </ul>
                        </td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- How Do ------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h3 style="font-weight: 350;" class="mb-3">How Do I Use the EMIF Debug Toolkit?</h3>
                <p class="mb-2">For step-by-step instructions on how to daisy-chain multiple memory interfaces for compatibility with the EMIF Debug Toolkit, refer to the following user guide:</p>
                <ul class="mb-0">
                    <li><a class="b_special_a1" href="">Debugging Multiple Memory Interfaces guide</a></li>
                </ul>
                <p class="mb-2">The Read/Write 2-D Eye Diagram feature available in the EMIF Debug Toolkit generates read-and-write eye diagrams for each data pin. Refer to the following video for information on important voltage reference parameters during the EMIF IP generation process and how to use the 2-D Eye Diagram feature:</p>
                <ul class="mb-0">
                    <li><a class="b_special_a1" href="">Arria® 10 External Memory Interface Read and Write 2-D Eye Diagram</a></li>
                </ul>
                <p class="mb-2">The Traffic Generator 2.0 allows you to test and debug your external memory interface through customizable traffic and test patterns. Refer to the following guide and videos for detailed information on how to use the Traffic Generator 2.0 feature:</p>
                <ul class="mb-0">
                    <li><a class="b_special_a1" href="">Traffic Generator 2.0 guide</a></li>
                </ul>
                <p class="mb-2">The Driver Margining feature allows you to capture read-and-write margining data per pin during user-mode traffic. Refer to the following videos for information on the differences between driver margining and calibration margining, and instructions on how to use the Driver Margining feature:</p>
                <ul class="mb-0">
                    <li><a class="b_special_a1" href="">Driver margining video (Part 1)</a></li>
                    <li><a class="b_special_a1" href="">Driver margining video (Part 2)</a></li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Topic table ------------------------->
    <section>
        <div class="container">
            <p class="mb-2">For information on how to debug an EMIF design, refer to the following online training curriculum:</p>
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Training Course</p>
                        </th>
                        <th>
                            <p class="mb-2">Description</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td><a class="b_special_a1" href="">On-Chip Debugging of Memory Interfaces IP in FPGA Devices</a></td>
                        <td>This course covers how to perform debug using the EMIF Toolkit or On-Chip Debug Toolkit, how to use Traffic Generator 2.0, and configure multiple memory interface designs for compatibility with these debug tools.</td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Where Can ------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h3 style="font-weight: 350;" class="mb-3">Where Can I Find Information Regarding Optimizing Controller Performance?</h3>
                <p class="mb-2">For information regarding controller performance and efficiency, refer to the following section within the External Memory Interfaces (EMIF) Intellectual Property (IP) User Guides:</p>
                <ul class="mb-0">
                    <li><a class="b_special_a1" href="">Agilex™ 7 F-Series and I-Series optimizing controller performance</a></li>
                    <li><a class="b_special_a1" href="">Agilex™ 5 optimizing controller performance</a></li>
                    <li><a class="b_special_a1" href="">Stratix® 10 optimizing controller performance</a></li>
                    <li><a class="b_special_a1" href="">Stratix® 10 HBM2 controller performance</a></li>
                    <li><a class="b_special_a1" href="">Arria® 10 optimizing controller performance</a></li>
                    <li><a class="b_special_a1" href="">Cyclone® 10 optimizing controller performance</a></li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- How Do ------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h3 style="font-weight: 350;" class="mb-3">How Do I Learn About Known Issues Regarding EMIF?</h3>
                <p class="mb-2">For information on current and known issues regarding the EMIF IP, refer to the Knowledge Base:</p>
                <ul class="mb-0">
                    <li><a class="b_special_a1" href="">Knowledge base for Agilex™ devices</a></li>
                    <li><a class="b_special_a1" href="">Knowledge base for Stratix® 10 devices</a></li>
                    <li><a class="b_special_a1" href="">Knowledge base for Arria® 10 devices</a></li>
                    <li><a class="b_special_a1" href="">Knowledge base for Cyclone® 10 devices</a></li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- 6. Training ------------------------->
    <section id="ds_training">
        <div class="mv_become_padd">
            <div class="container">
                <h1 style="font-weight: 350;" class="mb-0">6. Training Courses and Quick Videos</h1>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- How Do ------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h3 style="font-weight: 350;" class="mb-3">Training Courses</h3>
                <p class="mb-2">Agilex™ 7 Device</p>
                <ul class="mb-0">
                    <li><a class="b_special_a1" href="">Introduction to Memory Interfaces in Agilex™ 7 FPGAs F- & I-Series</a></li>
                    <li><a class="b_special_a1" href="">Integration of Memory Interfaces in Agilex™ 7 FPGAs F- & I-Series</a></li>
                    <li><a class="b_special_a1" href="">Verifying Memory Interfaces in Agilex™ 7 FPGAs F- & I-Series</a></li>
                    <li><a class="b_special_a1" href="">On-Chip debugging of Memory Interfaces in Agilex™ 7 FPGAs F- & I-Series</a></li>
                </ul>
                <p class="mb-2">Arria® 10 and Stratix® 10 Devices</p>
                <ul class="mb-0">
                    <li><a class="b_special_a1" href="">Introduction to Memory Interfaces IP in FPGA Devices</a></li>
                    <li><a class="b_special_a1" href="">Integrating Memory Interfaces IP in FPGA Devices</a></li>
                    <li><a class="b_special_a1" href="">Verifying Memory Interfaces IP in FPGA Devices</a></li>
                    <li><a class="b_special_a1" href="">On-Chip Debugging of Memory Interfaces IP in FPGA Devices</a></li>
                    <li><a class="b_special_a1" href="">High Bandwidth Memory (HBM2) Interfaces in Stratix® 10 MX devices: implementation</a></li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Quick Videos ------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h3 style="font-weight: 350;" class="mb-3">Quick Videos</h3>
                <ul class="mb-0">
                    <li><a class="b_special_a1" href="">DDR4 Ping-Pong Phy (devices supported are Stratix® V, Arria® 10, and Stratix® 10)</a></li>
                    <li><a class="b_special_a1" href="">Introducing BluePrint platform designer for External Memory Interface Design part 1 of 2</a></li>
                    <li><a class="b_special_a1" href="">Introducing BluePrint platform designer for External Memory Interface Design part 2 of 2</a></li>
                    <li><a class="b_special_a1" href="">Package deskew in FPGA External Memory Interfaces</a></li>
                    <li><a class="b_special_a1" href="">Board Timing for Arria® 10 EMIF IP</a></li>
                    <li><a class="b_special_a1" href="">Implementing over constraint in Arria® 10 External Memory Interface</a></li>
                    <li><a class="b_special_a1" href="">Automated check of FPGA External Memory Interfaces board layout guidelines</a></li>
                    <li><a class="b_special_a1" href="">How to build RLDRAM3 EMIF design for Arria® 10 development kit and test the calibration status using EMIF toolkit</a></li>
                    <li><a class="b_special_a1" href="">Arria® 10 External Memory Interface toolkit</a></li>
                    <li><a class="b_special_a1" href="">Arria® 10 EMIF example traffic generator</a></li>
                    <li><a class="b_special_a1" href="">Using the Soft Nios® Processor to debug Arria® 10 External Memory Interfaces</a></li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Additional ------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h3 style="font-weight: 350;" class="mb-3">Additional Documentation</h3>
                <p class="mb-2">Comprehensive list of FPGA devices and product collections categorized by product lifecycle stages.</p>
                <ul class="mb-0">
                    <li><a class="b_special_a1" href="">FPGA Device and Product Support Collections</a></li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Additional ------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h3 style="font-weight: 350;" class="mb-3">Additional Recommended User Guides</h3>
                <p class="mb-2">For information regarding the External Memory Interface (EMIF) Intellectual Property (IP), refer to the following EMIF IP User Guides:</p>
                <ul class="mb-0">
                    <li><a class="b_special_a1" href="">External Memory Interfaces Stratix® 10 IP User Guide</a></li>
                    <li><a class="b_special_a1" href="">High Bandwidth Memory (HBM2) Interface FPGA IP User Guide</a></li>
                    <li><a class="b_special_a1" href="">Arria® 10 External Memory Interfaces IP user guide</a></li>
                    <li><a class="b_special_a1" href="">Cyclone® 10 External Memory Interfaces IP user guide</a></li>
                    <li><a class="b_special_a1" href="">PHY Lite for Parallel Interfaces FPGA IP Core user guide</a></li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Additional ------------------------->
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h3 style="font-weight: 350;" class="mb-3">Additional Training Courses for External Memory Interfaces</h3>
                <ul class="mb-0">
                    <li><a class="b_special_a1" href="">FPGA Technical Training Catalog</a></li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->
    
    <!--------------------------------- Still Have Questions ----------------------------->
    <section>
        <div style="padding-bottom: 2.5rem; padding-top: 2.5rem; text-align: center;">
            <div class="container">
                <div class="d-flex justify-content-center align-items-center">
                    <div>
                        <img style="height: 40px; width: 40px; margin-right: 20px;" src="/img/mv_image/icon-why-choose-desktop-rwd.png.rendition.intel.web.64.64.png" alt="">
                    </div>
                    <div>
                        <h2 style="font-weight: 350;"> Still Have Questions?</h2>
                    </div>
                </div>
                <p>Get answers for the most common design issues.</p>
                <a class="mv_coman_btn" href="">Search the Knowledge Base</a>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->
    
    <!---------------------------- Other Technologies ------------------------------>
    <section>
        <div class="mv_coman_padd">
            <div class="container">
                <h1 style="font-weight: 350;">Other Technologies</h1>
                <div class="row">
                    <div style="padding: 16px;" class="col-md-4 col-sm-6">
                        <ul>
                            <li><a class="b_special_a1" href="">Ethernet IP</a></li>
                            <li><a class="b_special_a1" href="">Device Configuration</a></li>
                        </ul>
                    </div>
                    <div style="padding: 16px;" class="col-md-4 col-sm-6">
                        <ul>
                            <li><a class="b_special_a1" href="">Transceiver PHY IP</a></li>
                            <li><a class="b_special_a1" href="">JESD204B IP</a></li>
                            <li><a class="b_special_a1" href="">Quartus® Prime Design Software</a></li>
                            <li><a class="b_special_a1" href="">Power Solutions</a></li>
                        </ul>
                    </div>
                    <div style="padding: 16px;" class="col-md-4 col-sm-6">
                        <ul>
                            <li><a class="b_special_a1" href="">PCI Express* IP</a></li>
                            <li><a class="b_special_a1" href="">DisplayPort IP</a></li>
                            <li><a class="b_special_a1" href="">Signal Integrity and Power Integrity</a></li>
                        </ul>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-- footer -->
    <footer>
        <div id="footer"></div>
    </footer>

    <!------------------------------------ Model ----------------------------------->
    <!-- PCI -->
    <div class="modal" id="mv_developer_usability_1" tabindex="-1">
        <div class="modal-dialog mv_industry_dialog">
            <div class="modal-content mv_industry_model_content">
                <div class="modal-body mv_industry_body">
                    <button type="button" data-bs-dismiss="modal" aria-label="Close">
                        <span><i class="fa-solid fa-xmark"></i></span>
                    </button>
                    <div class="mv_enlarged-image">
                        <img src="/img/mv_image/blockdiagram-emif-fm-flow.png.rendition.intel.web.1920.1080.png" alt="">
                    </div>
                </div>
            </div>
        </div>
    </div>
    <!-- ------------------------------------------------------------------------- -->

</body>

    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js" integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM" crossorigin="anonymous"></script>

    <script>
        // navbar include
        fetch('/y_index/y_navbar.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('navbar').innerHTML = data;
            });
        // footer include 
        fetch('/y_index/y_footer.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('footer').innerHTML = data;
            });
    </script>

    <!-- nav script -->
    <script>
        document.addEventListener('DOMContentLoaded', function () {
        const nav = document.querySelector('.VK_client_app_navigation');
        const navLinks = document.querySelectorAll('.VK_ai_nav_bar a');
        const sections = document.querySelectorAll('section[id]');
        let navOffset = nav.offsetTop;

            // Add smooth scrolling to all links
            navLinks.forEach(link => {
                link.addEventListener('click', function (e) {
                    e.preventDefault();
                    document.querySelector(this.getAttribute('href')).scrollIntoView({
                        behavior: 'smooth'
                    });
                });
            });

            // Sticky Navigation
            window.addEventListener('scroll', () => {
                if (window.pageYOffset >= navOffset) {
                    nav.classList.add('VK_sticky_nav_bar');
                } else {
                    nav.classList.remove('VK_sticky_nav_bar');
                }
                // Section highlighting
                sections.forEach(section => {
                    const sectionTop = section.offsetTop - nav.clientHeight;
                    const sectionHeight = section.clientHeight;
                    if (window.pageYOffset >= sectionTop && window.pageYOffset <= sectionTop + sectionHeight) {
                        navLinks.forEach(link => {
                            link.classList.remove('active');
                            if (link.getAttribute('href') === `#${section.id}`) {
                                link.classList.add('active');
                                
                                // Ensure the active link is visible in the nav bar
                                const navBar = document.querySelector('.VK_ai_nav_bar');
                                const activeLink = document.querySelector('.VK_ai_nav_bar a.active');
                                const linkRect = activeLink.getBoundingClientRect();
                                const navBarRect = navBar.getBoundingClientRect();

                                if (linkRect.left < navBarRect.left || linkRect.right > navBarRect.right) {
                                    activeLink.scrollIntoView({ inline: 'center', behavior: 'smooth' });
                                }
                            }
                        });
                    }
                });
            });
        });
    </script>

</html>