# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do HIKARI_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Inspiron\ 14-7460/Desktop/CE4301-Proyecto1/modules/BankRegisterArray {C:/Users/Inspiron 14-7460/Desktop/CE4301-Proyecto1/modules/BankRegisterArray/bankRegisterArray.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:20:45 on Jun 29,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Inspiron 14-7460/Desktop/CE4301-Proyecto1/modules/BankRegisterArray" C:/Users/Inspiron 14-7460/Desktop/CE4301-Proyecto1/modules/BankRegisterArray/bankRegisterArray.sv 
# -- Compiling module bankRegisterArray
# 
# Top level modules:
# 	bankRegisterArray
# End time: 15:20:45 on Jun 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Inspiron\ 14-7460/Desktop/CE4301-Proyecto1/modules/BankRegisterArray {C:/Users/Inspiron 14-7460/Desktop/CE4301-Proyecto1/modules/BankRegisterArray/TB_bankRegisterArray.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:20:45 on Jun 29,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Inspiron 14-7460/Desktop/CE4301-Proyecto1/modules/BankRegisterArray" C:/Users/Inspiron 14-7460/Desktop/CE4301-Proyecto1/modules/BankRegisterArray/TB_bankRegisterArray.sv 
# -- Compiling module TB_bankRegisterArray
# 
# Top level modules:
# 	TB_bankRegisterArray
# End time: 15:20:45 on Jun 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.TB_bankRegisterArray
# vsim work.TB_bankRegisterArray 
# Start time: 15:21:02 on Jun 29,2020
# Loading sv_std.std
# Loading work.TB_bankRegisterArray
# Loading work.bankRegisterArray
add wave -position end  sim:/TB_bankRegisterArray/CLK
add wave -position end  sim:/TB_bankRegisterArray/WE3
add wave -position end  sim:/TB_bankRegisterArray/V1
add wave -position end  sim:/TB_bankRegisterArray/V2
add wave -position end  sim:/TB_bankRegisterArray/V3
add wave -position end  sim:/TB_bankRegisterArray/VD1
add wave -position end  sim:/TB_bankRegisterArray/VD2
add wave -position end  sim:/TB_bankRegisterArray/WD3
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Juanpa!  Hostname: DESKTOP-263C7T1  ProcessID: 16772
#           Attempting to use alternate WLF file "./wlftkgaecf".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftkgaecf
run
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# End time: 15:22:26 on Jun 29,2020, Elapsed time: 0:01:24
# Errors: 1, Warnings: 3
