-a "iCE40UP"
-p iCE40UP5K
-t SG48
-sp "High-Performance_1.2V"
-frequency 200
-optimization_goal Area
-bram_utilization 100
-ramstyle Auto
-romstyle auto
-dsp_utilization 100
-use_dsp 1
-use_carry_chain 1
-carry_chain_length 0
-resource_sharing 1
-propagate_constants 1
-remove_duplicate_regs 1

-max_fanout 1000
-fsm_encoding_style Auto

-fix_gated_clocks 1
-loop_limit 1950






-use_io_reg auto
-vh2008





-use_io_insertion 1

-resolve_mixed_drivers 0
-sdc "VGA_Controller_impl_1_cpe.ldc"
-path "C:/Users/jonekath/my_designs/VGA_Controller/mypll"
-path "C:/lscc/radiant/2024.1/ispfpga/ice40tp/data" "C:/Users/jonekath/my_designs/VGA_Controller/impl_1" "C:/Users/jonekath/my_designs/VGA_Controller"
-ver "C:/lscc/radiant/2024.1/ip/pmi/pmi_iCE40UP.v"
-lib pmi -vhd "C:/lscc/radiant/2024.1/ip/pmi/pmi_iCE40UP.vhd"
-lib "work" -vhd "C:/Users/jonekath/my_designs/VGA_Controller/source/impl_1/top.vhd"
"C:/Users/jonekath/my_designs/VGA_Controller/source/impl_1/vga.vhd"
"C:/Users/jonekath/my_designs/VGA_Controller/source/impl_1/pattern_gen.vhd"
-ver "C:/Users/jonekath/my_designs/VGA_Controller/mypll/rtl/mypll.v"
-lib "work" -vhd "C:/Users/jonekath/my_designs/VGA_Controller/source/impl_1/FSM.vhd"
"C:/Users/jonekath/my_designs/VGA_Controller/source/impl_1/ROM.vhd"
"C:/Users/jonekath/my_designs/VGA_Controller/source/impl_1/pattern_gen2.vhd"
"C:/Users/jonekath/my_designs/VGA_Controller/source/impl_1/arrows_on2008.vhd"
"C:/Users/jonekath/my_designs/VGA_Controller/source/impl_1/big_start_rom.vhd"
"C:/Users/jonekath/my_designs/VGA_Controller/source/impl_1/dig0_rom.vhd"
"C:/Users/jonekath/my_designs/VGA_Controller/source/impl_1/dig1_rom.vhd"
"C:/Users/jonekath/my_designs/VGA_Controller/source/impl_1/dig2_rom.vhd"
"C:/Users/jonekath/my_designs/VGA_Controller/source/impl_1/dig3_rom.vhd"
"C:/Users/jonekath/my_designs/VGA_Controller/source/impl_1/dig4_rom.vhd"
"C:/Users/jonekath/my_designs/VGA_Controller/source/impl_1/dig5_rom.vhd"
"C:/Users/jonekath/my_designs/VGA_Controller/source/impl_1/dig6_rom.vhd"
"C:/Users/jonekath/my_designs/VGA_Controller/source/impl_1/dig7_rom.vhd"
"C:/Users/jonekath/my_designs/VGA_Controller/source/impl_1/dig8_rom.vhd"
"C:/Users/jonekath/my_designs/VGA_Controller/source/impl_1/dig9_rom.vhd"
"C:/Users/jonekath/my_designs/VGA_Controller/source/impl_1/down_arr_rom.vhd"
"C:/Users/jonekath/my_designs/VGA_Controller/source/impl_1/down_out.vhd"
"C:/Users/jonekath/my_designs/VGA_Controller/source/impl_1/endscreen.vhd"
"C:/Users/jonekath/my_designs/VGA_Controller/source/impl_1/hit_detect.vhd"
"C:/Users/jonekath/my_designs/VGA_Controller/source/impl_1/left_arr_rom.vhd"
"C:/Users/jonekath/my_designs/VGA_Controller/source/impl_1/left_out.vhd"
"C:/Users/jonekath/my_designs/VGA_Controller/source/impl_1/NESControllers.vhd"
"C:/Users/jonekath/my_designs/VGA_Controller/source/impl_1/playerp_rom.vhd"
"C:/Users/jonekath/my_designs/VGA_Controller/source/impl_1/right_arr_rom.vhd"
"C:/Users/jonekath/my_designs/VGA_Controller/source/impl_1/right_out.vhd"
"C:/Users/jonekath/my_designs/VGA_Controller/source/impl_1/score_rom.vhd"
"C:/Users/jonekath/my_designs/VGA_Controller/source/impl_1/scoreword_rom.vhd"
"C:/Users/jonekath/my_designs/VGA_Controller/source/impl_1/start_screen.vhd"
"C:/Users/jonekath/my_designs/VGA_Controller/source/impl_1/top_arr_rom.vhd"
"C:/Users/jonekath/my_designs/VGA_Controller/source/impl_1/top_out.vhd"


-path "C:/Users/jonekath/my_designs/VGA_Controller"
-top top
-udb "VGA_Controller_impl_1_rtl.udb"
-output_hdl "VGA_Controller_impl_1.vm"

