
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//ldattach_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004014e8 <.init>:
  4014e8:	stp	x29, x30, [sp, #-16]!
  4014ec:	mov	x29, sp
  4014f0:	bl	401960 <ferror@plt+0x60>
  4014f4:	ldp	x29, x30, [sp], #16
  4014f8:	ret

Disassembly of section .plt:

0000000000401500 <memcpy@plt-0x20>:
  401500:	stp	x16, x30, [sp, #-16]!
  401504:	adrp	x16, 415000 <ferror@plt+0x13700>
  401508:	ldr	x17, [x16, #4088]
  40150c:	add	x16, x16, #0xff8
  401510:	br	x17
  401514:	nop
  401518:	nop
  40151c:	nop

0000000000401520 <memcpy@plt>:
  401520:	adrp	x16, 416000 <ferror@plt+0x14700>
  401524:	ldr	x17, [x16]
  401528:	add	x16, x16, #0x0
  40152c:	br	x17

0000000000401530 <_exit@plt>:
  401530:	adrp	x16, 416000 <ferror@plt+0x14700>
  401534:	ldr	x17, [x16, #8]
  401538:	add	x16, x16, #0x8
  40153c:	br	x17

0000000000401540 <strtok@plt>:
  401540:	adrp	x16, 416000 <ferror@plt+0x14700>
  401544:	ldr	x17, [x16, #16]
  401548:	add	x16, x16, #0x10
  40154c:	br	x17

0000000000401550 <strtoul@plt>:
  401550:	adrp	x16, 416000 <ferror@plt+0x14700>
  401554:	ldr	x17, [x16, #24]
  401558:	add	x16, x16, #0x18
  40155c:	br	x17

0000000000401560 <strlen@plt>:
  401560:	adrp	x16, 416000 <ferror@plt+0x14700>
  401564:	ldr	x17, [x16, #32]
  401568:	add	x16, x16, #0x20
  40156c:	br	x17

0000000000401570 <fputs@plt>:
  401570:	adrp	x16, 416000 <ferror@plt+0x14700>
  401574:	ldr	x17, [x16, #40]
  401578:	add	x16, x16, #0x28
  40157c:	br	x17

0000000000401580 <exit@plt>:
  401580:	adrp	x16, 416000 <ferror@plt+0x14700>
  401584:	ldr	x17, [x16, #48]
  401588:	add	x16, x16, #0x30
  40158c:	br	x17

0000000000401590 <dup@plt>:
  401590:	adrp	x16, 416000 <ferror@plt+0x14700>
  401594:	ldr	x17, [x16, #56]
  401598:	add	x16, x16, #0x38
  40159c:	br	x17

00000000004015a0 <daemon@plt>:
  4015a0:	adrp	x16, 416000 <ferror@plt+0x14700>
  4015a4:	ldr	x17, [x16, #64]
  4015a8:	add	x16, x16, #0x40
  4015ac:	br	x17

00000000004015b0 <strtod@plt>:
  4015b0:	adrp	x16, 416000 <ferror@plt+0x14700>
  4015b4:	ldr	x17, [x16, #72]
  4015b8:	add	x16, x16, #0x48
  4015bc:	br	x17

00000000004015c0 <pause@plt>:
  4015c0:	adrp	x16, 416000 <ferror@plt+0x14700>
  4015c4:	ldr	x17, [x16, #80]
  4015c8:	add	x16, x16, #0x50
  4015cc:	br	x17

00000000004015d0 <__cxa_atexit@plt>:
  4015d0:	adrp	x16, 416000 <ferror@plt+0x14700>
  4015d4:	ldr	x17, [x16, #88]
  4015d8:	add	x16, x16, #0x58
  4015dc:	br	x17

00000000004015e0 <fputc@plt>:
  4015e0:	adrp	x16, 416000 <ferror@plt+0x14700>
  4015e4:	ldr	x17, [x16, #96]
  4015e8:	add	x16, x16, #0x60
  4015ec:	br	x17

00000000004015f0 <snprintf@plt>:
  4015f0:	adrp	x16, 416000 <ferror@plt+0x14700>
  4015f4:	ldr	x17, [x16, #104]
  4015f8:	add	x16, x16, #0x68
  4015fc:	br	x17

0000000000401600 <localeconv@plt>:
  401600:	adrp	x16, 416000 <ferror@plt+0x14700>
  401604:	ldr	x17, [x16, #112]
  401608:	add	x16, x16, #0x70
  40160c:	br	x17

0000000000401610 <tcgetattr@plt>:
  401610:	adrp	x16, 416000 <ferror@plt+0x14700>
  401614:	ldr	x17, [x16, #120]
  401618:	add	x16, x16, #0x78
  40161c:	br	x17

0000000000401620 <fileno@plt>:
  401620:	adrp	x16, 416000 <ferror@plt+0x14700>
  401624:	ldr	x17, [x16, #128]
  401628:	add	x16, x16, #0x80
  40162c:	br	x17

0000000000401630 <signal@plt>:
  401630:	adrp	x16, 416000 <ferror@plt+0x14700>
  401634:	ldr	x17, [x16, #136]
  401638:	add	x16, x16, #0x88
  40163c:	br	x17

0000000000401640 <malloc@plt>:
  401640:	adrp	x16, 416000 <ferror@plt+0x14700>
  401644:	ldr	x17, [x16, #144]
  401648:	add	x16, x16, #0x90
  40164c:	br	x17

0000000000401650 <open@plt>:
  401650:	adrp	x16, 416000 <ferror@plt+0x14700>
  401654:	ldr	x17, [x16, #152]
  401658:	add	x16, x16, #0x98
  40165c:	br	x17

0000000000401660 <__strtol_internal@plt>:
  401660:	adrp	x16, 416000 <ferror@plt+0x14700>
  401664:	ldr	x17, [x16, #160]
  401668:	add	x16, x16, #0xa0
  40166c:	br	x17

0000000000401670 <strncmp@plt>:
  401670:	adrp	x16, 416000 <ferror@plt+0x14700>
  401674:	ldr	x17, [x16, #168]
  401678:	add	x16, x16, #0xa8
  40167c:	br	x17

0000000000401680 <bindtextdomain@plt>:
  401680:	adrp	x16, 416000 <ferror@plt+0x14700>
  401684:	ldr	x17, [x16, #176]
  401688:	add	x16, x16, #0xb0
  40168c:	br	x17

0000000000401690 <__libc_start_main@plt>:
  401690:	adrp	x16, 416000 <ferror@plt+0x14700>
  401694:	ldr	x17, [x16, #184]
  401698:	add	x16, x16, #0xb8
  40169c:	br	x17

00000000004016a0 <fgetc@plt>:
  4016a0:	adrp	x16, 416000 <ferror@plt+0x14700>
  4016a4:	ldr	x17, [x16, #192]
  4016a8:	add	x16, x16, #0xc0
  4016ac:	br	x17

00000000004016b0 <sleep@plt>:
  4016b0:	adrp	x16, 416000 <ferror@plt+0x14700>
  4016b4:	ldr	x17, [x16, #200]
  4016b8:	add	x16, x16, #0xc8
  4016bc:	br	x17

00000000004016c0 <vwarnx@plt>:
  4016c0:	adrp	x16, 416000 <ferror@plt+0x14700>
  4016c4:	ldr	x17, [x16, #208]
  4016c8:	add	x16, x16, #0xd0
  4016cc:	br	x17

00000000004016d0 <__strtoul_internal@plt>:
  4016d0:	adrp	x16, 416000 <ferror@plt+0x14700>
  4016d4:	ldr	x17, [x16, #216]
  4016d8:	add	x16, x16, #0xd8
  4016dc:	br	x17

00000000004016e0 <strcasecmp@plt>:
  4016e0:	adrp	x16, 416000 <ferror@plt+0x14700>
  4016e4:	ldr	x17, [x16, #224]
  4016e8:	add	x16, x16, #0xe0
  4016ec:	br	x17

00000000004016f0 <strdup@plt>:
  4016f0:	adrp	x16, 416000 <ferror@plt+0x14700>
  4016f4:	ldr	x17, [x16, #232]
  4016f8:	add	x16, x16, #0xe8
  4016fc:	br	x17

0000000000401700 <close@plt>:
  401700:	adrp	x16, 416000 <ferror@plt+0x14700>
  401704:	ldr	x17, [x16, #240]
  401708:	add	x16, x16, #0xf0
  40170c:	br	x17

0000000000401710 <__gmon_start__@plt>:
  401710:	adrp	x16, 416000 <ferror@plt+0x14700>
  401714:	ldr	x17, [x16, #248]
  401718:	add	x16, x16, #0xf8
  40171c:	br	x17

0000000000401720 <write@plt>:
  401720:	adrp	x16, 416000 <ferror@plt+0x14700>
  401724:	ldr	x17, [x16, #256]
  401728:	add	x16, x16, #0x100
  40172c:	br	x17

0000000000401730 <abort@plt>:
  401730:	adrp	x16, 416000 <ferror@plt+0x14700>
  401734:	ldr	x17, [x16, #264]
  401738:	add	x16, x16, #0x108
  40173c:	br	x17

0000000000401740 <textdomain@plt>:
  401740:	adrp	x16, 416000 <ferror@plt+0x14700>
  401744:	ldr	x17, [x16, #272]
  401748:	add	x16, x16, #0x110
  40174c:	br	x17

0000000000401750 <getopt_long@plt>:
  401750:	adrp	x16, 416000 <ferror@plt+0x14700>
  401754:	ldr	x17, [x16, #280]
  401758:	add	x16, x16, #0x118
  40175c:	br	x17

0000000000401760 <strcmp@plt>:
  401760:	adrp	x16, 416000 <ferror@plt+0x14700>
  401764:	ldr	x17, [x16, #288]
  401768:	add	x16, x16, #0x120
  40176c:	br	x17

0000000000401770 <warn@plt>:
  401770:	adrp	x16, 416000 <ferror@plt+0x14700>
  401774:	ldr	x17, [x16, #296]
  401778:	add	x16, x16, #0x128
  40177c:	br	x17

0000000000401780 <__ctype_b_loc@plt>:
  401780:	adrp	x16, 416000 <ferror@plt+0x14700>
  401784:	ldr	x17, [x16, #304]
  401788:	add	x16, x16, #0x130
  40178c:	br	x17

0000000000401790 <strtol@plt>:
  401790:	adrp	x16, 416000 <ferror@plt+0x14700>
  401794:	ldr	x17, [x16, #312]
  401798:	add	x16, x16, #0x138
  40179c:	br	x17

00000000004017a0 <cfsetspeed@plt>:
  4017a0:	adrp	x16, 416000 <ferror@plt+0x14700>
  4017a4:	ldr	x17, [x16, #320]
  4017a8:	add	x16, x16, #0x140
  4017ac:	br	x17

00000000004017b0 <free@plt>:
  4017b0:	adrp	x16, 416000 <ferror@plt+0x14700>
  4017b4:	ldr	x17, [x16, #328]
  4017b8:	add	x16, x16, #0x148
  4017bc:	br	x17

00000000004017c0 <nanosleep@plt>:
  4017c0:	adrp	x16, 416000 <ferror@plt+0x14700>
  4017c4:	ldr	x17, [x16, #336]
  4017c8:	add	x16, x16, #0x150
  4017cc:	br	x17

00000000004017d0 <vasprintf@plt>:
  4017d0:	adrp	x16, 416000 <ferror@plt+0x14700>
  4017d4:	ldr	x17, [x16, #344]
  4017d8:	add	x16, x16, #0x158
  4017dc:	br	x17

00000000004017e0 <strndup@plt>:
  4017e0:	adrp	x16, 416000 <ferror@plt+0x14700>
  4017e4:	ldr	x17, [x16, #352]
  4017e8:	add	x16, x16, #0x160
  4017ec:	br	x17

00000000004017f0 <strspn@plt>:
  4017f0:	adrp	x16, 416000 <ferror@plt+0x14700>
  4017f4:	ldr	x17, [x16, #360]
  4017f8:	add	x16, x16, #0x168
  4017fc:	br	x17

0000000000401800 <strchr@plt>:
  401800:	adrp	x16, 416000 <ferror@plt+0x14700>
  401804:	ldr	x17, [x16, #368]
  401808:	add	x16, x16, #0x170
  40180c:	br	x17

0000000000401810 <fflush@plt>:
  401810:	adrp	x16, 416000 <ferror@plt+0x14700>
  401814:	ldr	x17, [x16, #376]
  401818:	add	x16, x16, #0x178
  40181c:	br	x17

0000000000401820 <warnx@plt>:
  401820:	adrp	x16, 416000 <ferror@plt+0x14700>
  401824:	ldr	x17, [x16, #384]
  401828:	add	x16, x16, #0x180
  40182c:	br	x17

0000000000401830 <memchr@plt>:
  401830:	adrp	x16, 416000 <ferror@plt+0x14700>
  401834:	ldr	x17, [x16, #392]
  401838:	add	x16, x16, #0x188
  40183c:	br	x17

0000000000401840 <tcsetattr@plt>:
  401840:	adrp	x16, 416000 <ferror@plt+0x14700>
  401844:	ldr	x17, [x16, #400]
  401848:	add	x16, x16, #0x190
  40184c:	br	x17

0000000000401850 <isatty@plt>:
  401850:	adrp	x16, 416000 <ferror@plt+0x14700>
  401854:	ldr	x17, [x16, #408]
  401858:	add	x16, x16, #0x198
  40185c:	br	x17

0000000000401860 <cfmakeraw@plt>:
  401860:	adrp	x16, 416000 <ferror@plt+0x14700>
  401864:	ldr	x17, [x16, #416]
  401868:	add	x16, x16, #0x1a0
  40186c:	br	x17

0000000000401870 <dcgettext@plt>:
  401870:	adrp	x16, 416000 <ferror@plt+0x14700>
  401874:	ldr	x17, [x16, #424]
  401878:	add	x16, x16, #0x1a8
  40187c:	br	x17

0000000000401880 <errx@plt>:
  401880:	adrp	x16, 416000 <ferror@plt+0x14700>
  401884:	ldr	x17, [x16, #432]
  401888:	add	x16, x16, #0x1b0
  40188c:	br	x17

0000000000401890 <strcspn@plt>:
  401890:	adrp	x16, 416000 <ferror@plt+0x14700>
  401894:	ldr	x17, [x16, #440]
  401898:	add	x16, x16, #0x1b8
  40189c:	br	x17

00000000004018a0 <printf@plt>:
  4018a0:	adrp	x16, 416000 <ferror@plt+0x14700>
  4018a4:	ldr	x17, [x16, #448]
  4018a8:	add	x16, x16, #0x1c0
  4018ac:	br	x17

00000000004018b0 <__errno_location@plt>:
  4018b0:	adrp	x16, 416000 <ferror@plt+0x14700>
  4018b4:	ldr	x17, [x16, #456]
  4018b8:	add	x16, x16, #0x1c8
  4018bc:	br	x17

00000000004018c0 <fprintf@plt>:
  4018c0:	adrp	x16, 416000 <ferror@plt+0x14700>
  4018c4:	ldr	x17, [x16, #464]
  4018c8:	add	x16, x16, #0x1d0
  4018cc:	br	x17

00000000004018d0 <err@plt>:
  4018d0:	adrp	x16, 416000 <ferror@plt+0x14700>
  4018d4:	ldr	x17, [x16, #472]
  4018d8:	add	x16, x16, #0x1d8
  4018dc:	br	x17

00000000004018e0 <ioctl@plt>:
  4018e0:	adrp	x16, 416000 <ferror@plt+0x14700>
  4018e4:	ldr	x17, [x16, #480]
  4018e8:	add	x16, x16, #0x1e0
  4018ec:	br	x17

00000000004018f0 <setlocale@plt>:
  4018f0:	adrp	x16, 416000 <ferror@plt+0x14700>
  4018f4:	ldr	x17, [x16, #488]
  4018f8:	add	x16, x16, #0x1e8
  4018fc:	br	x17

0000000000401900 <ferror@plt>:
  401900:	adrp	x16, 416000 <ferror@plt+0x14700>
  401904:	ldr	x17, [x16, #496]
  401908:	add	x16, x16, #0x1f0
  40190c:	br	x17

Disassembly of section .text:

0000000000401910 <.text>:
  401910:	mov	x29, #0x0                   	// #0
  401914:	mov	x30, #0x0                   	// #0
  401918:	mov	x5, x0
  40191c:	ldr	x1, [sp]
  401920:	add	x2, sp, #0x8
  401924:	mov	x6, sp
  401928:	movz	x0, #0x0, lsl #48
  40192c:	movk	x0, #0x0, lsl #32
  401930:	movk	x0, #0x40, lsl #16
  401934:	movk	x0, #0x1a1c
  401938:	movz	x3, #0x0, lsl #48
  40193c:	movk	x3, #0x0, lsl #32
  401940:	movk	x3, #0x40, lsl #16
  401944:	movk	x3, #0x4798
  401948:	movz	x4, #0x0, lsl #48
  40194c:	movk	x4, #0x0, lsl #32
  401950:	movk	x4, #0x40, lsl #16
  401954:	movk	x4, #0x4818
  401958:	bl	401690 <__libc_start_main@plt>
  40195c:	bl	401730 <abort@plt>
  401960:	adrp	x0, 415000 <ferror@plt+0x13700>
  401964:	ldr	x0, [x0, #4064]
  401968:	cbz	x0, 401970 <ferror@plt+0x70>
  40196c:	b	401710 <__gmon_start__@plt>
  401970:	ret
  401974:	nop
  401978:	adrp	x0, 416000 <ferror@plt+0x14700>
  40197c:	add	x0, x0, #0x210
  401980:	adrp	x1, 416000 <ferror@plt+0x14700>
  401984:	add	x1, x1, #0x210
  401988:	cmp	x1, x0
  40198c:	b.eq	4019a4 <ferror@plt+0xa4>  // b.none
  401990:	adrp	x1, 404000 <ferror@plt+0x2700>
  401994:	ldr	x1, [x1, #2120]
  401998:	cbz	x1, 4019a4 <ferror@plt+0xa4>
  40199c:	mov	x16, x1
  4019a0:	br	x16
  4019a4:	ret
  4019a8:	adrp	x0, 416000 <ferror@plt+0x14700>
  4019ac:	add	x0, x0, #0x210
  4019b0:	adrp	x1, 416000 <ferror@plt+0x14700>
  4019b4:	add	x1, x1, #0x210
  4019b8:	sub	x1, x1, x0
  4019bc:	lsr	x2, x1, #63
  4019c0:	add	x1, x2, x1, asr #3
  4019c4:	cmp	xzr, x1, asr #1
  4019c8:	asr	x1, x1, #1
  4019cc:	b.eq	4019e4 <ferror@plt+0xe4>  // b.none
  4019d0:	adrp	x2, 404000 <ferror@plt+0x2700>
  4019d4:	ldr	x2, [x2, #2128]
  4019d8:	cbz	x2, 4019e4 <ferror@plt+0xe4>
  4019dc:	mov	x16, x2
  4019e0:	br	x16
  4019e4:	ret
  4019e8:	stp	x29, x30, [sp, #-32]!
  4019ec:	mov	x29, sp
  4019f0:	str	x19, [sp, #16]
  4019f4:	adrp	x19, 416000 <ferror@plt+0x14700>
  4019f8:	ldrb	w0, [x19, #568]
  4019fc:	cbnz	w0, 401a0c <ferror@plt+0x10c>
  401a00:	bl	401978 <ferror@plt+0x78>
  401a04:	mov	w0, #0x1                   	// #1
  401a08:	strb	w0, [x19, #568]
  401a0c:	ldr	x19, [sp, #16]
  401a10:	ldp	x29, x30, [sp], #32
  401a14:	ret
  401a18:	b	4019a8 <ferror@plt+0xa8>
  401a1c:	sub	sp, sp, #0x130
  401a20:	stp	x20, x19, [sp, #288]
  401a24:	adrp	x19, 402000 <ferror@plt+0x700>
  401a28:	add	x19, x19, #0x65c
  401a2c:	stp	x28, x27, [sp, #224]
  401a30:	stp	x26, x25, [sp, #240]
  401a34:	mov	x26, x1
  401a38:	mov	w28, w0
  401a3c:	mov	w0, #0x9                   	// #9
  401a40:	mov	x1, x19
  401a44:	stp	x29, x30, [sp, #208]
  401a48:	stp	x24, x23, [sp, #256]
  401a4c:	stp	x22, x21, [sp, #272]
  401a50:	add	x29, sp, #0xd0
  401a54:	bl	401630 <signal@plt>
  401a58:	mov	w0, #0x2                   	// #2
  401a5c:	mov	x1, x19
  401a60:	bl	401630 <signal@plt>
  401a64:	adrp	x1, 405000 <ferror@plt+0x3700>
  401a68:	add	x1, x1, #0xaf
  401a6c:	mov	w0, #0x6                   	// #6
  401a70:	bl	4018f0 <setlocale@plt>
  401a74:	adrp	x19, 404000 <ferror@plt+0x2700>
  401a78:	add	x19, x19, #0xd89
  401a7c:	adrp	x1, 404000 <ferror@plt+0x2700>
  401a80:	add	x1, x1, #0xd94
  401a84:	mov	x0, x19
  401a88:	bl	401680 <bindtextdomain@plt>
  401a8c:	mov	x0, x19
  401a90:	bl	401740 <textdomain@plt>
  401a94:	adrp	x0, 402000 <ferror@plt+0x700>
  401a98:	add	x0, x0, #0x9f0
  401a9c:	bl	404820 <ferror@plt+0x2f20>
  401aa0:	cbz	w28, 4025a4 <ferror@plt+0xca4>
  401aa4:	adrp	x2, 404000 <ferror@plt+0x2700>
  401aa8:	adrp	x3, 404000 <ferror@plt+0x2700>
  401aac:	add	x2, x2, #0xdb0
  401ab0:	add	x3, x3, #0x900
  401ab4:	mov	w0, w28
  401ab8:	mov	x1, x26
  401abc:	mov	x4, xzr
  401ac0:	bl	401750 <getopt_long@plt>
  401ac4:	tbnz	w0, #31, 401f08 <ferror@plt+0x608>
  401ac8:	mov	w8, #0x2d                  	// #45
  401acc:	str	w8, [sp, #8]
  401ad0:	adrp	x20, 404000 <ferror@plt+0x2700>
  401ad4:	adrp	x21, 404000 <ferror@plt+0x2700>
  401ad8:	adrp	x25, 404000 <ferror@plt+0x2700>
  401adc:	adrp	x23, 405000 <ferror@plt+0x3700>
  401ae0:	mov	w8, #0x1                   	// #1
  401ae4:	mov	x19, xzr
  401ae8:	mov	w24, wzr
  401aec:	add	x20, x20, #0x878
  401af0:	add	x21, x21, #0xfd2
  401af4:	add	x25, x25, #0xffb
  401af8:	add	x23, x23, #0x2
  401afc:	stp	wzr, w8, [sp]
  401b00:	mov	w27, #0x2d                  	// #45
  401b04:	mov	w8, #0x2d                  	// #45
  401b08:	stp	w8, wzr, [sp, #12]
  401b0c:	b	401b40 <ferror@plt+0x240>
  401b10:	str	w0, [sp, #12]
  401b14:	mov	w22, w27
  401b18:	adrp	x2, 404000 <ferror@plt+0x2700>
  401b1c:	adrp	x3, 404000 <ferror@plt+0x2700>
  401b20:	mov	w0, w28
  401b24:	mov	x1, x26
  401b28:	add	x2, x2, #0xdb0
  401b2c:	add	x3, x3, #0x900
  401b30:	mov	x4, xzr
  401b34:	bl	401750 <getopt_long@plt>
  401b38:	mov	w27, w22
  401b3c:	tbnz	w0, #31, 401f2c <ferror@plt+0x62c>
  401b40:	sub	w8, w0, #0x31
  401b44:	cmp	w8, #0x42
  401b48:	b.hi	4025dc <ferror@plt+0xcdc>  // b.pmore
  401b4c:	adr	x9, 401b10 <ferror@plt+0x210>
  401b50:	ldrh	w10, [x20, x8, lsl #1]
  401b54:	add	x9, x9, x10, lsl #2
  401b58:	mov	w22, w0
  401b5c:	br	x9
  401b60:	mov	w22, w27
  401b64:	str	w0, [sp, #8]
  401b68:	b	401b18 <ferror@plt+0x218>
  401b6c:	adrp	x8, 416000 <ferror@plt+0x14700>
  401b70:	ldr	x20, [x8, #536]
  401b74:	mov	x0, x20
  401b78:	mov	x1, x21
  401b7c:	bl	401540 <strtok@plt>
  401b80:	cbnz	x0, 401bbc <ferror@plt+0x2bc>
  401b84:	ldr	w2, [sp, #16]
  401b88:	adrp	x0, 404000 <ferror@plt+0x2700>
  401b8c:	add	x0, x0, #0xfe2
  401b90:	mov	w1, w24
  401b94:	bl	402950 <ferror@plt+0x1050>
  401b98:	adrp	x20, 404000 <ferror@plt+0x2700>
  401b9c:	mov	w22, w27
  401ba0:	add	x20, x20, #0x878
  401ba4:	b	401b18 <ferror@plt+0x218>
  401ba8:	orr	w24, w0, w24
  401bac:	mov	x0, xzr
  401bb0:	mov	x1, x21
  401bb4:	bl	401540 <strtok@plt>
  401bb8:	cbz	x0, 401b84 <ferror@plt+0x284>
  401bbc:	mov	x8, x0
  401bc0:	ldrb	w9, [x8], #1
  401bc4:	cmp	w9, #0x2d
  401bc8:	csel	x22, x8, x0, eq  // eq = none
  401bcc:	mov	x0, x25
  401bd0:	mov	x1, x22
  401bd4:	bl	4016e0 <strcasecmp@plt>
  401bd8:	cbz	w0, 401d04 <ferror@plt+0x404>
  401bdc:	mov	x0, x23
  401be0:	mov	x1, x22
  401be4:	bl	4016e0 <strcasecmp@plt>
  401be8:	cbz	w0, 401d68 <ferror@plt+0x468>
  401bec:	adrp	x0, 405000 <ferror@plt+0x3700>
  401bf0:	add	x0, x0, #0x9
  401bf4:	mov	x1, x22
  401bf8:	bl	4016e0 <strcasecmp@plt>
  401bfc:	cbz	w0, 401d7c <ferror@plt+0x47c>
  401c00:	adrp	x0, 405000 <ferror@plt+0x3700>
  401c04:	add	x0, x0, #0x10
  401c08:	mov	x1, x22
  401c0c:	bl	4016e0 <strcasecmp@plt>
  401c10:	cbz	w0, 401d90 <ferror@plt+0x490>
  401c14:	adrp	x0, 405000 <ferror@plt+0x3700>
  401c18:	add	x0, x0, #0x17
  401c1c:	mov	x1, x22
  401c20:	bl	4016e0 <strcasecmp@plt>
  401c24:	cbz	w0, 401da4 <ferror@plt+0x4a4>
  401c28:	adrp	x0, 405000 <ferror@plt+0x3700>
  401c2c:	add	x0, x0, #0x1d
  401c30:	mov	x1, x22
  401c34:	bl	4016e0 <strcasecmp@plt>
  401c38:	cbz	w0, 401db8 <ferror@plt+0x4b8>
  401c3c:	adrp	x0, 405000 <ferror@plt+0x3700>
  401c40:	add	x0, x0, #0x24
  401c44:	mov	x1, x22
  401c48:	bl	4016e0 <strcasecmp@plt>
  401c4c:	cbz	w0, 401dcc <ferror@plt+0x4cc>
  401c50:	adrp	x0, 405000 <ferror@plt+0x3700>
  401c54:	add	x0, x0, #0x2a
  401c58:	mov	x1, x22
  401c5c:	bl	4016e0 <strcasecmp@plt>
  401c60:	cbz	w0, 401de0 <ferror@plt+0x4e0>
  401c64:	adrp	x0, 405000 <ferror@plt+0x3700>
  401c68:	add	x0, x0, #0x30
  401c6c:	mov	x1, x22
  401c70:	bl	4016e0 <strcasecmp@plt>
  401c74:	cbz	w0, 401df4 <ferror@plt+0x4f4>
  401c78:	adrp	x0, 405000 <ferror@plt+0x3700>
  401c7c:	add	x0, x0, #0x36
  401c80:	mov	x1, x22
  401c84:	bl	4016e0 <strcasecmp@plt>
  401c88:	cbz	w0, 401e08 <ferror@plt+0x508>
  401c8c:	adrp	x0, 405000 <ferror@plt+0x3700>
  401c90:	add	x0, x0, #0x3c
  401c94:	mov	x1, x22
  401c98:	bl	4016e0 <strcasecmp@plt>
  401c9c:	cbz	w0, 401e1c <ferror@plt+0x51c>
  401ca0:	adrp	x0, 405000 <ferror@plt+0x3700>
  401ca4:	add	x0, x0, #0x41
  401ca8:	mov	x1, x22
  401cac:	bl	4016e0 <strcasecmp@plt>
  401cb0:	cbz	w0, 401e30 <ferror@plt+0x530>
  401cb4:	adrp	x0, 405000 <ferror@plt+0x3700>
  401cb8:	add	x0, x0, #0x47
  401cbc:	mov	x1, x22
  401cc0:	bl	4016e0 <strcasecmp@plt>
  401cc4:	cbz	w0, 401e44 <ferror@plt+0x544>
  401cc8:	adrp	x0, 405000 <ferror@plt+0x3700>
  401ccc:	add	x0, x0, #0x4d
  401cd0:	mov	x1, x22
  401cd4:	bl	4016e0 <strcasecmp@plt>
  401cd8:	cbz	w0, 401e58 <ferror@plt+0x558>
  401cdc:	adrp	x0, 405000 <ferror@plt+0x3700>
  401ce0:	add	x0, x0, #0x55
  401ce4:	mov	x1, x22
  401ce8:	bl	4016e0 <strcasecmp@plt>
  401cec:	cbnz	w0, 401d14 <ferror@plt+0x414>
  401cf0:	adrp	x8, 404000 <ferror@plt+0x2700>
  401cf4:	add	x8, x8, #0xd00
  401cf8:	ldr	w0, [x8, #8]
  401cfc:	tbz	w0, #31, 401d34 <ferror@plt+0x434>
  401d00:	b	401d14 <ferror@plt+0x414>
  401d04:	adrp	x8, 404000 <ferror@plt+0x2700>
  401d08:	add	x8, x8, #0xc20
  401d0c:	ldr	w0, [x8, #8]
  401d10:	tbz	w0, #31, 401d34 <ferror@plt+0x434>
  401d14:	adrp	x1, 404000 <ferror@plt+0x2700>
  401d18:	mov	w2, #0x5                   	// #5
  401d1c:	mov	x0, xzr
  401d20:	add	x1, x1, #0xfd4
  401d24:	bl	401870 <dcgettext@plt>
  401d28:	mov	x1, x0
  401d2c:	mov	x0, x22
  401d30:	bl	4032c8 <ferror@plt+0x19c8>
  401d34:	cmp	x22, x20
  401d38:	b.ls	401ba8 <ferror@plt+0x2a8>  // b.plast
  401d3c:	ldurb	w8, [x22, #-1]
  401d40:	cmp	w8, #0x2d
  401d44:	b.ne	401ba8 <ferror@plt+0x2a8>  // b.any
  401d48:	ldr	w8, [sp, #16]
  401d4c:	orr	w8, w0, w8
  401d50:	str	w8, [sp, #16]
  401d54:	mov	x0, xzr
  401d58:	mov	x1, x21
  401d5c:	bl	401540 <strtok@plt>
  401d60:	cbnz	x0, 401bbc <ferror@plt+0x2bc>
  401d64:	b	401b84 <ferror@plt+0x284>
  401d68:	adrp	x8, 404000 <ferror@plt+0x2700>
  401d6c:	add	x8, x8, #0xc30
  401d70:	ldr	w0, [x8, #8]
  401d74:	tbz	w0, #31, 401d34 <ferror@plt+0x434>
  401d78:	b	401d14 <ferror@plt+0x414>
  401d7c:	adrp	x8, 404000 <ferror@plt+0x2700>
  401d80:	add	x8, x8, #0xc40
  401d84:	ldr	w0, [x8, #8]
  401d88:	tbz	w0, #31, 401d34 <ferror@plt+0x434>
  401d8c:	b	401d14 <ferror@plt+0x414>
  401d90:	adrp	x8, 404000 <ferror@plt+0x2700>
  401d94:	add	x8, x8, #0xc50
  401d98:	ldr	w0, [x8, #8]
  401d9c:	tbz	w0, #31, 401d34 <ferror@plt+0x434>
  401da0:	b	401d14 <ferror@plt+0x414>
  401da4:	adrp	x8, 404000 <ferror@plt+0x2700>
  401da8:	add	x8, x8, #0xc60
  401dac:	ldr	w0, [x8, #8]
  401db0:	tbz	w0, #31, 401d34 <ferror@plt+0x434>
  401db4:	b	401d14 <ferror@plt+0x414>
  401db8:	adrp	x8, 404000 <ferror@plt+0x2700>
  401dbc:	add	x8, x8, #0xc70
  401dc0:	ldr	w0, [x8, #8]
  401dc4:	tbz	w0, #31, 401d34 <ferror@plt+0x434>
  401dc8:	b	401d14 <ferror@plt+0x414>
  401dcc:	adrp	x8, 404000 <ferror@plt+0x2700>
  401dd0:	add	x8, x8, #0xc80
  401dd4:	ldr	w0, [x8, #8]
  401dd8:	tbz	w0, #31, 401d34 <ferror@plt+0x434>
  401ddc:	b	401d14 <ferror@plt+0x414>
  401de0:	adrp	x8, 404000 <ferror@plt+0x2700>
  401de4:	add	x8, x8, #0xc90
  401de8:	ldr	w0, [x8, #8]
  401dec:	tbz	w0, #31, 401d34 <ferror@plt+0x434>
  401df0:	b	401d14 <ferror@plt+0x414>
  401df4:	adrp	x8, 404000 <ferror@plt+0x2700>
  401df8:	add	x8, x8, #0xca0
  401dfc:	ldr	w0, [x8, #8]
  401e00:	tbz	w0, #31, 401d34 <ferror@plt+0x434>
  401e04:	b	401d14 <ferror@plt+0x414>
  401e08:	adrp	x8, 404000 <ferror@plt+0x2700>
  401e0c:	add	x8, x8, #0xcb0
  401e10:	ldr	w0, [x8, #8]
  401e14:	tbz	w0, #31, 401d34 <ferror@plt+0x434>
  401e18:	b	401d14 <ferror@plt+0x414>
  401e1c:	adrp	x8, 404000 <ferror@plt+0x2700>
  401e20:	add	x8, x8, #0xcc0
  401e24:	ldr	w0, [x8, #8]
  401e28:	tbz	w0, #31, 401d34 <ferror@plt+0x434>
  401e2c:	b	401d14 <ferror@plt+0x414>
  401e30:	adrp	x8, 404000 <ferror@plt+0x2700>
  401e34:	add	x8, x8, #0xcd0
  401e38:	ldr	w0, [x8, #8]
  401e3c:	tbz	w0, #31, 401d34 <ferror@plt+0x434>
  401e40:	b	401d14 <ferror@plt+0x414>
  401e44:	adrp	x8, 404000 <ferror@plt+0x2700>
  401e48:	add	x8, x8, #0xce0
  401e4c:	ldr	w0, [x8, #8]
  401e50:	tbz	w0, #31, 401d34 <ferror@plt+0x434>
  401e54:	b	401d14 <ferror@plt+0x414>
  401e58:	adrp	x8, 404000 <ferror@plt+0x2700>
  401e5c:	add	x8, x8, #0xcf0
  401e60:	ldr	w0, [x8, #8]
  401e64:	tbz	w0, #31, 401d34 <ferror@plt+0x434>
  401e68:	b	401d14 <ferror@plt+0x414>
  401e6c:	adrp	x8, 416000 <ferror@plt+0x14700>
  401e70:	ldr	x19, [x8, #536]
  401e74:	b	401b14 <ferror@plt+0x214>
  401e78:	adrp	x8, 416000 <ferror@plt+0x14700>
  401e7c:	ldr	x22, [x8, #536]
  401e80:	adrp	x1, 404000 <ferror@plt+0x2700>
  401e84:	mov	w2, #0x5                   	// #5
  401e88:	mov	x0, xzr
  401e8c:	add	x1, x1, #0xdc3
  401e90:	bl	401870 <dcgettext@plt>
  401e94:	mov	x1, x0
  401e98:	mov	x0, x22
  401e9c:	bl	4032c8 <ferror@plt+0x19c8>
  401ea0:	str	w0, [sp]
  401ea4:	b	401b14 <ferror@plt+0x214>
  401ea8:	mov	w8, #0x1                   	// #1
  401eac:	adrp	x9, 416000 <ferror@plt+0x14700>
  401eb0:	strb	w8, [x9, #572]
  401eb4:	b	401b14 <ferror@plt+0x214>
  401eb8:	adrp	x8, 416000 <ferror@plt+0x14700>
  401ebc:	ldr	x22, [x8, #536]
  401ec0:	adrp	x1, 404000 <ferror@plt+0x2700>
  401ec4:	mov	w2, #0x5                   	// #5
  401ec8:	mov	x0, xzr
  401ecc:	add	x1, x1, #0xdda
  401ed0:	bl	401870 <dcgettext@plt>
  401ed4:	mov	x1, x0
  401ed8:	mov	x0, x22
  401edc:	bl	403494 <ferror@plt+0x1b94>
  401ee0:	cmp	w0, #0xb
  401ee4:	mov	w22, w27
  401ee8:	str	w0, [sp, #4]
  401eec:	b.lt	401b18 <ferror@plt+0x218>  // b.tstop
  401ef0:	adrp	x8, 416000 <ferror@plt+0x14700>
  401ef4:	ldr	x2, [x8, #536]
  401ef8:	adrp	x1, 404000 <ferror@plt+0x2700>
  401efc:	add	x1, x1, #0xdf1
  401f00:	mov	w0, #0x1                   	// #1
  401f04:	bl	401880 <errx@plt>
  401f08:	mov	w8, #0x2d                  	// #45
  401f0c:	stp	w8, wzr, [sp, #12]
  401f10:	mov	w8, #0x2d                  	// #45
  401f14:	str	w8, [sp, #8]
  401f18:	mov	w8, #0x1                   	// #1
  401f1c:	mov	w24, wzr
  401f20:	mov	x19, xzr
  401f24:	mov	w22, #0x2d                  	// #45
  401f28:	stp	wzr, w8, [sp]
  401f2c:	adrp	x21, 416000 <ferror@plt+0x14700>
  401f30:	ldrsw	x8, [x21, #544]
  401f34:	sub	w9, w28, w8
  401f38:	cmp	w9, #0x2
  401f3c:	b.ne	4025c4 <ferror@plt+0xcc4>  // b.any
  401f40:	ldr	x20, [x26, x8, lsl #3]
  401f44:	adrp	x0, 405000 <ferror@plt+0x3700>
  401f48:	add	x0, x0, #0x3c6
  401f4c:	mov	x1, x20
  401f50:	bl	4016e0 <strcasecmp@plt>
  401f54:	ldp	w23, w27, [sp, #8]
  401f58:	ldr	w25, [sp]
  401f5c:	cbz	w0, 4020d4 <ferror@plt+0x7d4>
  401f60:	adrp	x0, 405000 <ferror@plt+0x3700>
  401f64:	add	x0, x0, #0x3ca
  401f68:	mov	x1, x20
  401f6c:	bl	4016e0 <strcasecmp@plt>
  401f70:	cbz	w0, 4020e0 <ferror@plt+0x7e0>
  401f74:	adrp	x0, 405000 <ferror@plt+0x3700>
  401f78:	add	x0, x0, #0x3cf
  401f7c:	mov	x1, x20
  401f80:	bl	4016e0 <strcasecmp@plt>
  401f84:	cbz	w0, 4020ec <ferror@plt+0x7ec>
  401f88:	adrp	x0, 405000 <ferror@plt+0x3700>
  401f8c:	add	x0, x0, #0x3fd
  401f90:	mov	x1, x20
  401f94:	bl	4016e0 <strcasecmp@plt>
  401f98:	cbz	w0, 4020f8 <ferror@plt+0x7f8>
  401f9c:	adrp	x0, 405000 <ferror@plt+0x3700>
  401fa0:	add	x0, x0, #0x1e
  401fa4:	mov	x1, x20
  401fa8:	bl	4016e0 <strcasecmp@plt>
  401fac:	cbz	w0, 402104 <ferror@plt+0x804>
  401fb0:	adrp	x0, 405000 <ferror@plt+0x3700>
  401fb4:	add	x0, x0, #0x3d5
  401fb8:	mov	x1, x20
  401fbc:	bl	4016e0 <strcasecmp@plt>
  401fc0:	cbz	w0, 402110 <ferror@plt+0x810>
  401fc4:	adrp	x0, 405000 <ferror@plt+0x3700>
  401fc8:	add	x0, x0, #0x3d6
  401fcc:	mov	x1, x20
  401fd0:	bl	4016e0 <strcasecmp@plt>
  401fd4:	cbz	w0, 40211c <ferror@plt+0x81c>
  401fd8:	adrp	x0, 405000 <ferror@plt+0x3700>
  401fdc:	add	x0, x0, #0x3da
  401fe0:	mov	x1, x20
  401fe4:	bl	4016e0 <strcasecmp@plt>
  401fe8:	cbz	w0, 402128 <ferror@plt+0x828>
  401fec:	adrp	x0, 405000 <ferror@plt+0x3700>
  401ff0:	add	x0, x0, #0x3e0
  401ff4:	mov	x1, x20
  401ff8:	bl	4016e0 <strcasecmp@plt>
  401ffc:	cbz	w0, 402134 <ferror@plt+0x834>
  402000:	adrp	x0, 405000 <ferror@plt+0x3700>
  402004:	add	x0, x0, #0x3e6
  402008:	mov	x1, x20
  40200c:	bl	4016e0 <strcasecmp@plt>
  402010:	cbz	w0, 402140 <ferror@plt+0x840>
  402014:	adrp	x0, 405000 <ferror@plt+0x3700>
  402018:	add	x0, x0, #0x3eb
  40201c:	mov	x1, x20
  402020:	bl	4016e0 <strcasecmp@plt>
  402024:	cbz	w0, 40214c <ferror@plt+0x84c>
  402028:	adrp	x0, 405000 <ferror@plt+0x3700>
  40202c:	add	x0, x0, #0x3f0
  402030:	mov	x1, x20
  402034:	bl	4016e0 <strcasecmp@plt>
  402038:	cbz	w0, 402158 <ferror@plt+0x858>
  40203c:	adrp	x0, 405000 <ferror@plt+0x3700>
  402040:	add	x0, x0, #0x3f9
  402044:	mov	x1, x20
  402048:	bl	4016e0 <strcasecmp@plt>
  40204c:	cbz	w0, 402164 <ferror@plt+0x864>
  402050:	adrp	x0, 405000 <ferror@plt+0x3700>
  402054:	add	x0, x0, #0x401
  402058:	mov	x1, x20
  40205c:	bl	4016e0 <strcasecmp@plt>
  402060:	cbz	w0, 402170 <ferror@plt+0x870>
  402064:	adrp	x0, 405000 <ferror@plt+0x3700>
  402068:	add	x0, x0, #0x405
  40206c:	mov	x1, x20
  402070:	bl	4016e0 <strcasecmp@plt>
  402074:	cbz	w0, 40217c <ferror@plt+0x87c>
  402078:	adrp	x0, 405000 <ferror@plt+0x3700>
  40207c:	add	x0, x0, #0x40d
  402080:	mov	x1, x20
  402084:	bl	4016e0 <strcasecmp@plt>
  402088:	cbz	w0, 402188 <ferror@plt+0x888>
  40208c:	adrp	x0, 405000 <ferror@plt+0x3700>
  402090:	add	x0, x0, #0x412
  402094:	mov	x1, x20
  402098:	bl	4016e0 <strcasecmp@plt>
  40209c:	cbz	w0, 402194 <ferror@plt+0x894>
  4020a0:	adrp	x0, 405000 <ferror@plt+0x3700>
  4020a4:	add	x0, x0, #0x41a
  4020a8:	mov	x1, x20
  4020ac:	bl	4016e0 <strcasecmp@plt>
  4020b0:	cbz	w0, 4021a0 <ferror@plt+0x8a0>
  4020b4:	adrp	x0, 405000 <ferror@plt+0x3700>
  4020b8:	add	x0, x0, #0x41e
  4020bc:	mov	x1, x20
  4020c0:	bl	4016e0 <strcasecmp@plt>
  4020c4:	cbz	w0, 4021ac <ferror@plt+0x8ac>
  4020c8:	mov	w8, #0xffffffff            	// #-1
  4020cc:	str	w8, [sp, #44]
  4020d0:	b	4022a4 <ferror@plt+0x9a4>
  4020d4:	adrp	x8, 404000 <ferror@plt+0x2700>
  4020d8:	add	x8, x8, #0xae0
  4020dc:	b	4021b4 <ferror@plt+0x8b4>
  4020e0:	adrp	x8, 404000 <ferror@plt+0x2700>
  4020e4:	add	x8, x8, #0xaf0
  4020e8:	b	4021b4 <ferror@plt+0x8b4>
  4020ec:	adrp	x8, 404000 <ferror@plt+0x2700>
  4020f0:	add	x8, x8, #0xb00
  4020f4:	b	4021b4 <ferror@plt+0x8b4>
  4020f8:	adrp	x8, 404000 <ferror@plt+0x2700>
  4020fc:	add	x8, x8, #0xb10
  402100:	b	4021b4 <ferror@plt+0x8b4>
  402104:	adrp	x8, 404000 <ferror@plt+0x2700>
  402108:	add	x8, x8, #0xb20
  40210c:	b	4021b4 <ferror@plt+0x8b4>
  402110:	adrp	x8, 404000 <ferror@plt+0x2700>
  402114:	add	x8, x8, #0xb30
  402118:	b	4021b4 <ferror@plt+0x8b4>
  40211c:	adrp	x8, 404000 <ferror@plt+0x2700>
  402120:	add	x8, x8, #0xb40
  402124:	b	4021b4 <ferror@plt+0x8b4>
  402128:	adrp	x8, 404000 <ferror@plt+0x2700>
  40212c:	add	x8, x8, #0xb50
  402130:	b	4021b4 <ferror@plt+0x8b4>
  402134:	adrp	x8, 404000 <ferror@plt+0x2700>
  402138:	add	x8, x8, #0xb60
  40213c:	b	4021b4 <ferror@plt+0x8b4>
  402140:	adrp	x8, 404000 <ferror@plt+0x2700>
  402144:	add	x8, x8, #0xb70
  402148:	b	4021b4 <ferror@plt+0x8b4>
  40214c:	adrp	x8, 404000 <ferror@plt+0x2700>
  402150:	add	x8, x8, #0xb80
  402154:	b	4021b4 <ferror@plt+0x8b4>
  402158:	adrp	x8, 404000 <ferror@plt+0x2700>
  40215c:	add	x8, x8, #0xb90
  402160:	b	4021b4 <ferror@plt+0x8b4>
  402164:	adrp	x8, 404000 <ferror@plt+0x2700>
  402168:	add	x8, x8, #0xba0
  40216c:	b	4021b4 <ferror@plt+0x8b4>
  402170:	adrp	x8, 404000 <ferror@plt+0x2700>
  402174:	add	x8, x8, #0xbb0
  402178:	b	4021b4 <ferror@plt+0x8b4>
  40217c:	adrp	x8, 404000 <ferror@plt+0x2700>
  402180:	add	x8, x8, #0xbc0
  402184:	b	4021b4 <ferror@plt+0x8b4>
  402188:	adrp	x8, 404000 <ferror@plt+0x2700>
  40218c:	add	x8, x8, #0xbd0
  402190:	b	4021b4 <ferror@plt+0x8b4>
  402194:	adrp	x8, 404000 <ferror@plt+0x2700>
  402198:	add	x8, x8, #0xbe0
  40219c:	b	4021b4 <ferror@plt+0x8b4>
  4021a0:	adrp	x8, 404000 <ferror@plt+0x2700>
  4021a4:	add	x8, x8, #0xbf0
  4021a8:	b	4021b4 <ferror@plt+0x8b4>
  4021ac:	adrp	x8, 404000 <ferror@plt+0x2700>
  4021b0:	add	x8, x8, #0xc00
  4021b4:	ldr	w0, [x8, #8]
  4021b8:	str	w0, [sp, #44]
  4021bc:	tbnz	w0, #31, 4022a4 <ferror@plt+0x9a4>
  4021c0:	cmp	w0, #0x10
  4021c4:	b.ne	4021fc <ferror@plt+0x8fc>  // b.any
  4021c8:	mov	w8, #0xc200                	// #49664
  4021cc:	cmp	w25, #0x0
  4021d0:	movk	w8, #0x1, lsl #16
  4021d4:	mov	w9, #0x38                  	// #56
  4021d8:	csel	w25, w8, w25, eq  // eq = none
  4021dc:	cmp	w23, #0x2d
  4021e0:	mov	w10, #0x6e                  	// #110
  4021e4:	csel	w23, w9, w23, eq  // eq = none
  4021e8:	cmp	w27, #0x2d
  4021ec:	csel	w27, w10, w27, eq  // eq = none
  4021f0:	cmp	w22, #0x2d
  4021f4:	mov	w8, #0x31                  	// #49
  4021f8:	csel	w22, w8, w22, eq  // eq = none
  4021fc:	ldrsw	x8, [x21, #544]
  402200:	mov	w1, #0x102                 	// #258
  402204:	add	x8, x26, x8, lsl #3
  402208:	ldr	x20, [x8, #8]
  40220c:	mov	x0, x20
  402210:	bl	401650 <open@plt>
  402214:	tbnz	w0, #31, 402614 <ferror@plt+0xd14>
  402218:	mov	w21, w0
  40221c:	bl	401850 <isatty@plt>
  402220:	cbz	w0, 402620 <ferror@plt+0xd20>
  402224:	adrp	x0, 404000 <ferror@plt+0x2700>
  402228:	add	x0, x0, #0xea5
  40222c:	mov	x1, x20
  402230:	bl	402950 <ferror@plt+0x1050>
  402234:	add	x1, sp, #0x30
  402238:	mov	w0, w21
  40223c:	bl	401610 <tcgetattr@plt>
  402240:	tbnz	w0, #31, 402644 <ferror@plt+0xd44>
  402244:	add	x0, sp, #0x30
  402248:	bl	401860 <cfmakeraw@plt>
  40224c:	cbz	w25, 402280 <ferror@plt+0x980>
  402250:	add	x0, sp, #0x30
  402254:	mov	w1, w25
  402258:	bl	4017a0 <cfsetspeed@plt>
  40225c:	cbz	w0, 402280 <ferror@plt+0x980>
  402260:	adrp	x0, 405000 <ferror@plt+0x3700>
  402264:	add	x0, x0, #0x426
  402268:	bl	402950 <ferror@plt+0x1050>
  40226c:	ldr	w8, [sp, #56]
  402270:	stp	w25, w25, [sp, #100]
  402274:	and	w8, w8, #0xfffffff0
  402278:	orr	w8, w8, #0x1000
  40227c:	str	w8, [sp, #56]
  402280:	cmp	w22, #0x2d
  402284:	b.eq	4022e0 <ferror@plt+0x9e0>  // b.none
  402288:	cmp	w22, #0x32
  40228c:	b.eq	4022d4 <ferror@plt+0x9d4>  // b.none
  402290:	cmp	w22, #0x31
  402294:	b.ne	4025a0 <ferror@plt+0xca0>  // b.any
  402298:	ldr	w8, [sp, #56]
  40229c:	and	w8, w8, #0xffffffbf
  4022a0:	b	4022dc <ferror@plt+0x9dc>
  4022a4:	adrp	x1, 404000 <ferror@plt+0x2700>
  4022a8:	add	x1, x1, #0xe5d
  4022ac:	mov	w2, #0x5                   	// #5
  4022b0:	mov	x0, xzr
  4022b4:	bl	401870 <dcgettext@plt>
  4022b8:	mov	x1, x0
  4022bc:	mov	x0, x20
  4022c0:	bl	4032c8 <ferror@plt+0x19c8>
  4022c4:	str	w0, [sp, #44]
  4022c8:	cmp	w0, #0x10
  4022cc:	b.eq	4021c8 <ferror@plt+0x8c8>  // b.none
  4022d0:	b	4021fc <ferror@plt+0x8fc>
  4022d4:	ldr	w8, [sp, #56]
  4022d8:	orr	w8, w8, #0x40
  4022dc:	str	w8, [sp, #56]
  4022e0:	cmp	w23, #0x2d
  4022e4:	b.eq	402314 <ferror@plt+0xa14>  // b.none
  4022e8:	cmp	w23, #0x38
  4022ec:	b.eq	402308 <ferror@plt+0xa08>  // b.none
  4022f0:	cmp	w23, #0x37
  4022f4:	b.ne	4025a0 <ferror@plt+0xca0>  // b.any
  4022f8:	ldr	w8, [sp, #56]
  4022fc:	and	w8, w8, #0xffffffcf
  402300:	orr	w8, w8, #0x20
  402304:	b	402310 <ferror@plt+0xa10>
  402308:	ldr	w8, [sp, #56]
  40230c:	orr	w8, w8, #0x30
  402310:	str	w8, [sp, #56]
  402314:	cmp	w27, #0x6d
  402318:	b.gt	40232c <ferror@plt+0xa2c>
  40231c:	cmp	w27, #0x2d
  402320:	b.ne	402340 <ferror@plt+0xa40>  // b.any
  402324:	ldr	w8, [sp, #56]
  402328:	b	40236c <ferror@plt+0xa6c>
  40232c:	cmp	w27, #0x6e
  402330:	b.ne	402358 <ferror@plt+0xa58>  // b.any
  402334:	ldr	w8, [sp, #56]
  402338:	and	w8, w8, #0xfffffcff
  40233c:	b	402368 <ferror@plt+0xa68>
  402340:	cmp	w27, #0x65
  402344:	b.ne	4025a0 <ferror@plt+0xca0>  // b.any
  402348:	ldr	w8, [sp, #56]
  40234c:	and	w8, w8, #0xfffffcff
  402350:	orr	w8, w8, #0x100
  402354:	b	402368 <ferror@plt+0xa68>
  402358:	cmp	w27, #0x6f
  40235c:	b.ne	4025a0 <ferror@plt+0xca0>  // b.any
  402360:	ldr	w8, [sp, #56]
  402364:	orr	w8, w8, #0x300
  402368:	str	w8, [sp, #56]
  40236c:	ldr	w9, [sp, #48]
  402370:	orr	w8, w8, #0x80
  402374:	str	w8, [sp, #56]
  402378:	add	x2, sp, #0x30
  40237c:	orr	w8, w9, w24
  402380:	ldr	w9, [sp, #16]
  402384:	mov	w1, #0x2                   	// #2
  402388:	mov	w0, w21
  40238c:	bic	w8, w8, w9
  402390:	str	w8, [sp, #48]
  402394:	bl	401840 <tcsetattr@plt>
  402398:	tbnz	w0, #31, 402650 <ferror@plt+0xd50>
  40239c:	ldr	w5, [sp, #56]
  4023a0:	adrp	x0, 404000 <ferror@plt+0x2700>
  4023a4:	add	x0, x0, #0xefb
  4023a8:	mov	w1, w25
  4023ac:	mov	w2, w23
  4023b0:	mov	w3, w27
  4023b4:	mov	w4, w22
  4023b8:	bl	402950 <ferror@plt+0x1050>
  4023bc:	ldr	w24, [sp, #4]
  4023c0:	cbz	x19, 402488 <ferror@plt+0xb88>
  4023c4:	ldrb	w8, [x19]
  4023c8:	cbz	w8, 402488 <ferror@plt+0xb88>
  4023cc:	adrp	x0, 404000 <ferror@plt+0x2700>
  4023d0:	add	x0, x0, #0xf1c
  4023d4:	mov	x1, x19
  4023d8:	bl	402950 <ferror@plt+0x1050>
  4023dc:	mov	x0, x19
  4023e0:	bl	401560 <strlen@plt>
  4023e4:	cbz	x0, 40246c <ferror@plt+0xb6c>
  4023e8:	mov	x22, x0
  4023ec:	bl	4018b0 <__errno_location@plt>
  4023f0:	adrp	x8, 404000 <ferror@plt+0x2700>
  4023f4:	ldr	q0, [x8, #2144]
  4023f8:	mov	x23, x0
  4023fc:	str	q0, [sp, #16]
  402400:	b	402408 <ferror@plt+0xb08>
  402404:	cbz	x22, 40246c <ferror@plt+0xb6c>
  402408:	mov	w0, w21
  40240c:	mov	x1, x19
  402410:	mov	x2, x22
  402414:	str	wzr, [x23]
  402418:	bl	401720 <write@plt>
  40241c:	cmp	x0, #0x1
  402420:	b.lt	402438 <ferror@plt+0xb38>  // b.tstop
  402424:	ldr	w8, [x23]
  402428:	subs	x22, x22, x0
  40242c:	add	x9, x19, x0
  402430:	csel	x19, x19, x9, eq  // eq = none
  402434:	b	40244c <ferror@plt+0xb4c>
  402438:	ldr	w8, [x23]
  40243c:	cmp	w8, #0xb
  402440:	b.eq	40244c <ferror@plt+0xb4c>  // b.none
  402444:	cmp	w8, #0x4
  402448:	b.ne	402548 <ferror@plt+0xc48>  // b.any
  40244c:	cmp	w8, #0xb
  402450:	b.ne	402404 <ferror@plt+0xb04>  // b.any
  402454:	ldr	q0, [sp, #16]
  402458:	sub	x0, x29, #0x60
  40245c:	mov	x1, xzr
  402460:	stur	q0, [x29, #-96]
  402464:	bl	4017c0 <nanosleep@plt>
  402468:	b	402404 <ferror@plt+0xb04>
  40246c:	cbz	w24, 402488 <ferror@plt+0xb88>
  402470:	adrp	x0, 404000 <ferror@plt+0x2700>
  402474:	add	x0, x0, #0xf53
  402478:	mov	w1, w24
  40247c:	bl	402950 <ferror@plt+0x1050>
  402480:	mov	w0, w24
  402484:	bl	4016b0 <sleep@plt>
  402488:	add	x2, sp, #0x2c
  40248c:	mov	w1, #0x5423                	// #21539
  402490:	mov	w0, w21
  402494:	bl	4018e0 <ioctl@plt>
  402498:	tbz	w0, #31, 4024bc <ferror@plt+0xbbc>
  40249c:	adrp	x1, 404000 <ferror@plt+0x2700>
  4024a0:	add	x1, x1, #0xf6a
  4024a4:	mov	w2, #0x5                   	// #5
  4024a8:	mov	x0, xzr
  4024ac:	bl	401870 <dcgettext@plt>
  4024b0:	mov	x1, x0
  4024b4:	mov	w0, #0x1                   	// #1
  4024b8:	bl	4018d0 <err@plt>
  4024bc:	ldr	w1, [sp, #44]
  4024c0:	adrp	x0, 404000 <ferror@plt+0x2700>
  4024c4:	add	x0, x0, #0xf85
  4024c8:	bl	402950 <ferror@plt+0x1050>
  4024cc:	ldr	w8, [sp, #44]
  4024d0:	cmp	w8, #0x15
  4024d4:	b.ne	402514 <ferror@plt+0xc14>  // b.any
  4024d8:	mov	w1, #0x4700                	// #18176
  4024dc:	sub	x2, x29, #0x60
  4024e0:	movk	w1, #0x804c, lsl #16
  4024e4:	mov	w0, w21
  4024e8:	bl	4018e0 <ioctl@plt>
  4024ec:	adrp	x8, 404000 <ferror@plt+0x2700>
  4024f0:	ldr	d0, [x8, #2160]
  4024f4:	mov	w1, #0x4701                	// #18177
  4024f8:	movi	v1.2s, #0x7f
  4024fc:	sub	x2, x29, #0x60
  402500:	movk	w1, #0x404c, lsl #16
  402504:	mov	w0, w21
  402508:	stur	d0, [x29, #-92]
  40250c:	stur	d1, [x29, #-68]
  402510:	bl	4018e0 <ioctl@plt>
  402514:	adrp	x8, 416000 <ferror@plt+0x14700>
  402518:	ldrb	w8, [x8, #572]
  40251c:	tbnz	w8, #0, 40253c <ferror@plt+0xc3c>
  402520:	mov	w0, wzr
  402524:	mov	w1, wzr
  402528:	bl	4015a0 <daemon@plt>
  40252c:	tbz	w0, #31, 40253c <ferror@plt+0xc3c>
  402530:	adrp	x1, 404000 <ferror@plt+0x2700>
  402534:	add	x1, x1, #0xf9f
  402538:	b	4024a4 <ferror@plt+0xba4>
  40253c:	bl	4015c0 <pause@plt>
  402540:	mov	w0, wzr
  402544:	bl	401580 <exit@plt>
  402548:	adrp	x1, 404000 <ferror@plt+0x2700>
  40254c:	add	x1, x1, #0xf32
  402550:	mov	w2, #0x5                   	// #5
  402554:	mov	x0, xzr
  402558:	bl	401870 <dcgettext@plt>
  40255c:	mov	x1, x0
  402560:	mov	w0, #0x1                   	// #1
  402564:	mov	x2, x20
  402568:	bl	4018d0 <err@plt>
  40256c:	adrp	x1, 404000 <ferror@plt+0x2700>
  402570:	add	x1, x1, #0xe03
  402574:	mov	w2, #0x5                   	// #5
  402578:	mov	x0, xzr
  40257c:	bl	401870 <dcgettext@plt>
  402580:	adrp	x8, 416000 <ferror@plt+0x14700>
  402584:	ldr	x1, [x8, #560]
  402588:	adrp	x2, 404000 <ferror@plt+0x2700>
  40258c:	add	x2, x2, #0xe0f
  402590:	bl	4018a0 <printf@plt>
  402594:	mov	w0, wzr
  402598:	bl	401580 <exit@plt>
  40259c:	bl	40267c <ferror@plt+0xd7c>
  4025a0:	bl	401730 <abort@plt>
  4025a4:	adrp	x1, 404000 <ferror@plt+0x2700>
  4025a8:	add	x1, x1, #0xda6
  4025ac:	mov	w2, #0x5                   	// #5
  4025b0:	mov	x0, xzr
  4025b4:	bl	401870 <dcgettext@plt>
  4025b8:	mov	x1, x0
  4025bc:	mov	w0, #0x1                   	// #1
  4025c0:	bl	401880 <errx@plt>
  4025c4:	adrp	x1, 404000 <ferror@plt+0x2700>
  4025c8:	add	x1, x1, #0xe48
  4025cc:	mov	w2, #0x5                   	// #5
  4025d0:	mov	x0, xzr
  4025d4:	bl	401870 <dcgettext@plt>
  4025d8:	bl	401820 <warnx@plt>
  4025dc:	adrp	x8, 416000 <ferror@plt+0x14700>
  4025e0:	ldr	x19, [x8, #528]
  4025e4:	adrp	x1, 404000 <ferror@plt+0x2700>
  4025e8:	add	x1, x1, #0xe21
  4025ec:	mov	w2, #0x5                   	// #5
  4025f0:	mov	x0, xzr
  4025f4:	bl	401870 <dcgettext@plt>
  4025f8:	adrp	x8, 416000 <ferror@plt+0x14700>
  4025fc:	ldr	x2, [x8, #560]
  402600:	mov	x1, x0
  402604:	mov	x0, x19
  402608:	bl	4018c0 <fprintf@plt>
  40260c:	mov	w0, #0x1                   	// #1
  402610:	bl	401580 <exit@plt>
  402614:	adrp	x1, 404000 <ferror@plt+0x2700>
  402618:	add	x1, x1, #0xe7e
  40261c:	b	402550 <ferror@plt+0xc50>
  402620:	adrp	x1, 404000 <ferror@plt+0x2700>
  402624:	add	x1, x1, #0xe8d
  402628:	mov	w2, #0x5                   	// #5
  40262c:	mov	x0, xzr
  402630:	bl	401870 <dcgettext@plt>
  402634:	mov	x1, x0
  402638:	mov	w0, #0x1                   	// #1
  40263c:	mov	x2, x20
  402640:	bl	401880 <errx@plt>
  402644:	adrp	x1, 404000 <ferror@plt+0x2700>
  402648:	add	x1, x1, #0xeaf
  40264c:	b	402550 <ferror@plt+0xc50>
  402650:	adrp	x1, 404000 <ferror@plt+0x2700>
  402654:	add	x1, x1, #0xed5
  402658:	b	402550 <ferror@plt+0xc50>
  40265c:	stp	x29, x30, [sp, #-16]!
  402660:	mov	w1, w0
  402664:	adrp	x0, 404000 <ferror@plt+0x2700>
  402668:	add	x0, x0, #0xfb0
  40266c:	mov	x29, sp
  402670:	bl	402950 <ferror@plt+0x1050>
  402674:	mov	w0, wzr
  402678:	bl	401580 <exit@plt>
  40267c:	stp	x29, x30, [sp, #-32]!
  402680:	adrp	x8, 416000 <ferror@plt+0x14700>
  402684:	stp	x20, x19, [sp, #16]
  402688:	ldr	x19, [x8, #552]
  40268c:	adrp	x1, 405000 <ferror@plt+0x3700>
  402690:	add	x1, x1, #0x5b
  402694:	mov	w2, #0x5                   	// #5
  402698:	mov	x0, xzr
  40269c:	mov	x29, sp
  4026a0:	bl	401870 <dcgettext@plt>
  4026a4:	mov	x1, x19
  4026a8:	bl	401570 <fputs@plt>
  4026ac:	adrp	x1, 405000 <ferror@plt+0x3700>
  4026b0:	add	x1, x1, #0x64
  4026b4:	mov	w2, #0x5                   	// #5
  4026b8:	mov	x0, xzr
  4026bc:	bl	401870 <dcgettext@plt>
  4026c0:	adrp	x8, 416000 <ferror@plt+0x14700>
  4026c4:	ldr	x2, [x8, #560]
  4026c8:	mov	x1, x0
  4026cc:	mov	x0, x19
  4026d0:	bl	4018c0 <fprintf@plt>
  4026d4:	mov	w0, #0xa                   	// #10
  4026d8:	mov	x1, x19
  4026dc:	bl	4015e0 <fputc@plt>
  4026e0:	adrp	x1, 405000 <ferror@plt+0x3700>
  4026e4:	add	x1, x1, #0x84
  4026e8:	mov	w2, #0x5                   	// #5
  4026ec:	mov	x0, xzr
  4026f0:	bl	401870 <dcgettext@plt>
  4026f4:	mov	x1, x19
  4026f8:	bl	401570 <fputs@plt>
  4026fc:	adrp	x1, 405000 <ferror@plt+0x3700>
  402700:	add	x1, x1, #0xb0
  402704:	mov	w2, #0x5                   	// #5
  402708:	mov	x0, xzr
  40270c:	bl	401870 <dcgettext@plt>
  402710:	mov	x1, x19
  402714:	bl	401570 <fputs@plt>
  402718:	adrp	x1, 405000 <ferror@plt+0x3700>
  40271c:	add	x1, x1, #0xbb
  402720:	mov	w2, #0x5                   	// #5
  402724:	mov	x0, xzr
  402728:	bl	401870 <dcgettext@plt>
  40272c:	mov	x1, x19
  402730:	bl	401570 <fputs@plt>
  402734:	adrp	x1, 405000 <ferror@plt+0x3700>
  402738:	add	x1, x1, #0xf6
  40273c:	mov	w2, #0x5                   	// #5
  402740:	mov	x0, xzr
  402744:	bl	401870 <dcgettext@plt>
  402748:	mov	x1, x19
  40274c:	bl	401570 <fputs@plt>
  402750:	adrp	x1, 405000 <ferror@plt+0x3700>
  402754:	add	x1, x1, #0x126
  402758:	mov	w2, #0x5                   	// #5
  40275c:	mov	x0, xzr
  402760:	bl	401870 <dcgettext@plt>
  402764:	mov	x1, x19
  402768:	bl	401570 <fputs@plt>
  40276c:	adrp	x1, 405000 <ferror@plt+0x3700>
  402770:	add	x1, x1, #0x160
  402774:	mov	w2, #0x5                   	// #5
  402778:	mov	x0, xzr
  40277c:	bl	401870 <dcgettext@plt>
  402780:	mov	x1, x19
  402784:	bl	401570 <fputs@plt>
  402788:	adrp	x1, 405000 <ferror@plt+0x3700>
  40278c:	add	x1, x1, #0x19b
  402790:	mov	w2, #0x5                   	// #5
  402794:	mov	x0, xzr
  402798:	bl	401870 <dcgettext@plt>
  40279c:	mov	x1, x19
  4027a0:	bl	401570 <fputs@plt>
  4027a4:	adrp	x1, 405000 <ferror@plt+0x3700>
  4027a8:	add	x1, x1, #0x1d2
  4027ac:	mov	w2, #0x5                   	// #5
  4027b0:	mov	x0, xzr
  4027b4:	bl	401870 <dcgettext@plt>
  4027b8:	mov	x1, x19
  4027bc:	bl	401570 <fputs@plt>
  4027c0:	adrp	x1, 405000 <ferror@plt+0x3700>
  4027c4:	add	x1, x1, #0x209
  4027c8:	mov	w2, #0x5                   	// #5
  4027cc:	mov	x0, xzr
  4027d0:	bl	401870 <dcgettext@plt>
  4027d4:	mov	x1, x19
  4027d8:	bl	401570 <fputs@plt>
  4027dc:	adrp	x1, 405000 <ferror@plt+0x3700>
  4027e0:	add	x1, x1, #0x236
  4027e4:	mov	w2, #0x5                   	// #5
  4027e8:	mov	x0, xzr
  4027ec:	bl	401870 <dcgettext@plt>
  4027f0:	mov	x1, x19
  4027f4:	bl	401570 <fputs@plt>
  4027f8:	adrp	x1, 405000 <ferror@plt+0x3700>
  4027fc:	add	x1, x1, #0x263
  402800:	mov	w2, #0x5                   	// #5
  402804:	mov	x0, xzr
  402808:	bl	401870 <dcgettext@plt>
  40280c:	mov	x1, x19
  402810:	bl	401570 <fputs@plt>
  402814:	adrp	x1, 405000 <ferror@plt+0x3700>
  402818:	add	x1, x1, #0x28f
  40281c:	mov	w2, #0x5                   	// #5
  402820:	mov	x0, xzr
  402824:	bl	401870 <dcgettext@plt>
  402828:	mov	x1, x19
  40282c:	bl	401570 <fputs@plt>
  402830:	adrp	x1, 405000 <ferror@plt+0x3700>
  402834:	add	x1, x1, #0x2be
  402838:	mov	w2, #0x5                   	// #5
  40283c:	mov	x0, xzr
  402840:	bl	401870 <dcgettext@plt>
  402844:	mov	x1, x19
  402848:	bl	401570 <fputs@plt>
  40284c:	adrp	x1, 405000 <ferror@plt+0x3700>
  402850:	add	x1, x1, #0x2ed
  402854:	mov	w2, #0x5                   	// #5
  402858:	mov	x0, xzr
  40285c:	bl	401870 <dcgettext@plt>
  402860:	mov	x1, x19
  402864:	bl	401570 <fputs@plt>
  402868:	mov	w0, #0xa                   	// #10
  40286c:	mov	x1, x19
  402870:	bl	4015e0 <fputc@plt>
  402874:	adrp	x1, 405000 <ferror@plt+0x3700>
  402878:	add	x1, x1, #0x338
  40287c:	mov	w2, #0x5                   	// #5
  402880:	mov	x0, xzr
  402884:	bl	401870 <dcgettext@plt>
  402888:	adrp	x1, 405000 <ferror@plt+0x3700>
  40288c:	mov	x20, x0
  402890:	add	x1, x1, #0x359
  402894:	mov	w2, #0x5                   	// #5
  402898:	mov	x0, xzr
  40289c:	bl	401870 <dcgettext@plt>
  4028a0:	mov	x4, x0
  4028a4:	adrp	x0, 405000 <ferror@plt+0x3700>
  4028a8:	adrp	x1, 405000 <ferror@plt+0x3700>
  4028ac:	adrp	x3, 405000 <ferror@plt+0x3700>
  4028b0:	add	x0, x0, #0x31b
  4028b4:	add	x1, x1, #0x32c
  4028b8:	add	x3, x3, #0x34a
  4028bc:	mov	x2, x20
  4028c0:	bl	4018a0 <printf@plt>
  4028c4:	adrp	x1, 405000 <ferror@plt+0x3700>
  4028c8:	add	x1, x1, #0x369
  4028cc:	mov	w2, #0x5                   	// #5
  4028d0:	mov	x0, xzr
  4028d4:	bl	401870 <dcgettext@plt>
  4028d8:	mov	x1, x19
  4028dc:	bl	401570 <fputs@plt>
  4028e0:	adrp	x1, 404000 <ferror@plt+0x2700>
  4028e4:	add	x1, x1, #0xae0
  4028e8:	mov	x0, x19
  4028ec:	bl	402b00 <ferror@plt+0x1200>
  4028f0:	mov	w0, #0xa                   	// #10
  4028f4:	mov	x1, x19
  4028f8:	bl	4015e0 <fputc@plt>
  4028fc:	adrp	x1, 405000 <ferror@plt+0x3700>
  402900:	add	x1, x1, #0x380
  402904:	mov	w2, #0x5                   	// #5
  402908:	mov	x0, xzr
  40290c:	bl	401870 <dcgettext@plt>
  402910:	mov	x1, x19
  402914:	bl	401570 <fputs@plt>
  402918:	adrp	x1, 404000 <ferror@plt+0x2700>
  40291c:	add	x1, x1, #0xc20
  402920:	mov	x0, x19
  402924:	bl	402b00 <ferror@plt+0x1200>
  402928:	adrp	x1, 405000 <ferror@plt+0x3700>
  40292c:	add	x1, x1, #0x397
  402930:	mov	w2, #0x5                   	// #5
  402934:	mov	x0, xzr
  402938:	bl	401870 <dcgettext@plt>
  40293c:	adrp	x1, 405000 <ferror@plt+0x3700>
  402940:	add	x1, x1, #0x3b2
  402944:	bl	4018a0 <printf@plt>
  402948:	mov	w0, wzr
  40294c:	bl	401580 <exit@plt>
  402950:	sub	sp, sp, #0x120
  402954:	adrp	x8, 416000 <ferror@plt+0x14700>
  402958:	ldrb	w8, [x8, #572]
  40295c:	stp	x29, x30, [sp, #256]
  402960:	add	x29, sp, #0x100
  402964:	stp	x28, x19, [sp, #272]
  402968:	cmp	w8, #0x1
  40296c:	stp	x1, x2, [x29, #-120]
  402970:	stp	x3, x4, [x29, #-104]
  402974:	stp	x5, x6, [x29, #-88]
  402978:	stur	x7, [x29, #-72]
  40297c:	stp	q0, q1, [sp]
  402980:	str	q2, [sp, #32]
  402984:	stp	q3, q4, [sp, #48]
  402988:	stp	q5, q6, [sp, #80]
  40298c:	str	q7, [sp, #112]
  402990:	b.ne	4029e0 <ferror@plt+0x10e0>  // b.any
  402994:	mov	x19, x0
  402998:	mov	x0, xzr
  40299c:	bl	401810 <fflush@plt>
  4029a0:	sub	x9, x29, #0x78
  4029a4:	mov	x10, sp
  4029a8:	mov	x11, #0xffffffffffffffc8    	// #-56
  4029ac:	add	x8, x29, #0x20
  4029b0:	movk	x11, #0xff80, lsl #32
  4029b4:	add	x9, x9, #0x38
  4029b8:	add	x10, x10, #0x80
  4029bc:	stp	x8, x9, [x29, #-32]
  4029c0:	stp	x10, x11, [x29, #-16]
  4029c4:	ldp	q0, q1, [x29, #-32]
  4029c8:	sub	x1, x29, #0x40
  4029cc:	mov	x0, x19
  4029d0:	stp	q0, q1, [x29, #-64]
  4029d4:	bl	4016c0 <vwarnx@plt>
  4029d8:	mov	x0, xzr
  4029dc:	bl	401810 <fflush@plt>
  4029e0:	ldp	x28, x19, [sp, #272]
  4029e4:	ldp	x29, x30, [sp, #256]
  4029e8:	add	sp, sp, #0x120
  4029ec:	ret
  4029f0:	stp	x29, x30, [sp, #-32]!
  4029f4:	adrp	x8, 416000 <ferror@plt+0x14700>
  4029f8:	stp	x20, x19, [sp, #16]
  4029fc:	ldr	x20, [x8, #552]
  402a00:	mov	x29, sp
  402a04:	bl	4018b0 <__errno_location@plt>
  402a08:	mov	x19, x0
  402a0c:	str	wzr, [x0]
  402a10:	mov	x0, x20
  402a14:	bl	401900 <ferror@plt>
  402a18:	cbnz	w0, 402ab8 <ferror@plt+0x11b8>
  402a1c:	mov	x0, x20
  402a20:	bl	401810 <fflush@plt>
  402a24:	cbz	w0, 402a78 <ferror@plt+0x1178>
  402a28:	ldr	w20, [x19]
  402a2c:	cmp	w20, #0x9
  402a30:	b.eq	402a3c <ferror@plt+0x113c>  // b.none
  402a34:	cmp	w20, #0x20
  402a38:	b.ne	402ad0 <ferror@plt+0x11d0>  // b.any
  402a3c:	adrp	x8, 416000 <ferror@plt+0x14700>
  402a40:	ldr	x20, [x8, #528]
  402a44:	str	wzr, [x19]
  402a48:	mov	x0, x20
  402a4c:	bl	401900 <ferror@plt>
  402a50:	cbnz	w0, 402af8 <ferror@plt+0x11f8>
  402a54:	mov	x0, x20
  402a58:	bl	401810 <fflush@plt>
  402a5c:	cbz	w0, 402a98 <ferror@plt+0x1198>
  402a60:	ldr	w8, [x19]
  402a64:	cmp	w8, #0x9
  402a68:	b.ne	402af8 <ferror@plt+0x11f8>  // b.any
  402a6c:	ldp	x20, x19, [sp, #16]
  402a70:	ldp	x29, x30, [sp], #32
  402a74:	ret
  402a78:	mov	x0, x20
  402a7c:	bl	401620 <fileno@plt>
  402a80:	tbnz	w0, #31, 402a28 <ferror@plt+0x1128>
  402a84:	bl	401590 <dup@plt>
  402a88:	tbnz	w0, #31, 402a28 <ferror@plt+0x1128>
  402a8c:	bl	401700 <close@plt>
  402a90:	cbnz	w0, 402a28 <ferror@plt+0x1128>
  402a94:	b	402a3c <ferror@plt+0x113c>
  402a98:	mov	x0, x20
  402a9c:	bl	401620 <fileno@plt>
  402aa0:	tbnz	w0, #31, 402a60 <ferror@plt+0x1160>
  402aa4:	bl	401590 <dup@plt>
  402aa8:	tbnz	w0, #31, 402a60 <ferror@plt+0x1160>
  402aac:	bl	401700 <close@plt>
  402ab0:	cbnz	w0, 402a60 <ferror@plt+0x1160>
  402ab4:	b	402a6c <ferror@plt+0x116c>
  402ab8:	adrp	x1, 404000 <ferror@plt+0x2700>
  402abc:	add	x1, x1, #0xfc6
  402ac0:	mov	w2, #0x5                   	// #5
  402ac4:	mov	x0, xzr
  402ac8:	bl	401870 <dcgettext@plt>
  402acc:	b	402ae8 <ferror@plt+0x11e8>
  402ad0:	adrp	x1, 404000 <ferror@plt+0x2700>
  402ad4:	add	x1, x1, #0xfc6
  402ad8:	mov	w2, #0x5                   	// #5
  402adc:	mov	x0, xzr
  402ae0:	bl	401870 <dcgettext@plt>
  402ae4:	cbnz	w20, 402af4 <ferror@plt+0x11f4>
  402ae8:	bl	401820 <warnx@plt>
  402aec:	mov	w0, #0x1                   	// #1
  402af0:	bl	401530 <_exit@plt>
  402af4:	bl	401770 <warn@plt>
  402af8:	mov	w0, #0x1                   	// #1
  402afc:	bl	401530 <_exit@plt>
  402b00:	stp	x29, x30, [sp, #-80]!
  402b04:	str	x25, [sp, #16]
  402b08:	stp	x24, x23, [sp, #32]
  402b0c:	stp	x22, x21, [sp, #48]
  402b10:	stp	x20, x19, [sp, #64]
  402b14:	mov	x29, sp
  402b18:	cbz	x1, 402b88 <ferror@plt+0x1288>
  402b1c:	ldr	x2, [x1]
  402b20:	cbz	x2, 402b88 <ferror@plt+0x1288>
  402b24:	mov	w24, #0xcccd                	// #52429
  402b28:	adrp	x20, 405000 <ferror@plt+0x3700>
  402b2c:	mov	x19, x0
  402b30:	add	x21, x1, #0x10
  402b34:	mov	w22, #0x1                   	// #1
  402b38:	mov	w23, #0xffffffff            	// #-1
  402b3c:	movk	w24, #0xcccc, lsl #16
  402b40:	add	x20, x20, #0x3be
  402b44:	b	402b58 <ferror@plt+0x1258>
  402b48:	ldr	x2, [x21], #16
  402b4c:	add	w22, w22, #0x1
  402b50:	sub	w23, w23, #0x1
  402b54:	cbz	x2, 402b88 <ferror@plt+0x1288>
  402b58:	umull	x8, w22, w24
  402b5c:	lsr	x8, x8, #34
  402b60:	add	w8, w8, w8, lsl #2
  402b64:	mov	x0, x19
  402b68:	mov	x1, x20
  402b6c:	add	w25, w23, w8
  402b70:	bl	4018c0 <fprintf@plt>
  402b74:	cbnz	w25, 402b48 <ferror@plt+0x1248>
  402b78:	mov	w0, #0xa                   	// #10
  402b7c:	mov	x1, x19
  402b80:	bl	4015e0 <fputc@plt>
  402b84:	b	402b48 <ferror@plt+0x1248>
  402b88:	ldp	x20, x19, [sp, #64]
  402b8c:	ldp	x22, x21, [sp, #48]
  402b90:	ldp	x24, x23, [sp, #32]
  402b94:	ldr	x25, [sp, #16]
  402b98:	ldp	x29, x30, [sp], #80
  402b9c:	ret
  402ba0:	adrp	x8, 416000 <ferror@plt+0x14700>
  402ba4:	str	w0, [x8, #520]
  402ba8:	ret
  402bac:	sub	sp, sp, #0x70
  402bb0:	stp	x29, x30, [sp, #16]
  402bb4:	stp	x28, x27, [sp, #32]
  402bb8:	stp	x26, x25, [sp, #48]
  402bbc:	stp	x24, x23, [sp, #64]
  402bc0:	stp	x22, x21, [sp, #80]
  402bc4:	stp	x20, x19, [sp, #96]
  402bc8:	add	x29, sp, #0x10
  402bcc:	str	xzr, [x1]
  402bd0:	cbz	x0, 402c14 <ferror@plt+0x1314>
  402bd4:	ldrb	w22, [x0]
  402bd8:	mov	x20, x0
  402bdc:	cbz	x22, 402c14 <ferror@plt+0x1314>
  402be0:	mov	x21, x2
  402be4:	mov	x19, x1
  402be8:	bl	401780 <__ctype_b_loc@plt>
  402bec:	ldr	x8, [x0]
  402bf0:	mov	x23, x0
  402bf4:	ldrh	w9, [x8, x22, lsl #1]
  402bf8:	tbz	w9, #13, 402c0c <ferror@plt+0x130c>
  402bfc:	add	x9, x20, #0x1
  402c00:	ldrb	w22, [x9], #1
  402c04:	ldrh	w10, [x8, x22, lsl #1]
  402c08:	tbnz	w10, #13, 402c00 <ferror@plt+0x1300>
  402c0c:	cmp	w22, #0x2d
  402c10:	b.ne	402c48 <ferror@plt+0x1348>  // b.any
  402c14:	mov	w22, #0xffffffea            	// #-22
  402c18:	neg	w19, w22
  402c1c:	bl	4018b0 <__errno_location@plt>
  402c20:	str	w19, [x0]
  402c24:	mov	w0, w22
  402c28:	ldp	x20, x19, [sp, #96]
  402c2c:	ldp	x22, x21, [sp, #80]
  402c30:	ldp	x24, x23, [sp, #64]
  402c34:	ldp	x26, x25, [sp, #48]
  402c38:	ldp	x28, x27, [sp, #32]
  402c3c:	ldp	x29, x30, [sp, #16]
  402c40:	add	sp, sp, #0x70
  402c44:	ret
  402c48:	bl	4018b0 <__errno_location@plt>
  402c4c:	mov	x24, x0
  402c50:	str	wzr, [x0]
  402c54:	add	x1, sp, #0x8
  402c58:	mov	x0, x20
  402c5c:	mov	w2, wzr
  402c60:	mov	w3, wzr
  402c64:	str	xzr, [sp, #8]
  402c68:	bl	4016d0 <__strtoul_internal@plt>
  402c6c:	ldr	x25, [sp, #8]
  402c70:	ldr	w8, [x24]
  402c74:	cmp	x25, x20
  402c78:	b.eq	402df8 <ferror@plt+0x14f8>  // b.none
  402c7c:	add	x9, x0, #0x1
  402c80:	mov	x20, x0
  402c84:	cmp	x9, #0x1
  402c88:	b.hi	402c90 <ferror@plt+0x1390>  // b.pmore
  402c8c:	cbnz	w8, 402dfc <ferror@plt+0x14fc>
  402c90:	cbz	x25, 402e08 <ferror@plt+0x1508>
  402c94:	ldrb	w8, [x25]
  402c98:	cbz	w8, 402e08 <ferror@plt+0x1508>
  402c9c:	mov	w27, wzr
  402ca0:	mov	x28, xzr
  402ca4:	b	402cb4 <ferror@plt+0x13b4>
  402ca8:	mov	x28, xzr
  402cac:	str	x22, [sp, #8]
  402cb0:	mov	x25, x22
  402cb4:	ldrb	w8, [x25, #1]
  402cb8:	cmp	w8, #0x61
  402cbc:	b.le	402cec <ferror@plt+0x13ec>
  402cc0:	cmp	w8, #0x62
  402cc4:	b.eq	402cf4 <ferror@plt+0x13f4>  // b.none
  402cc8:	cmp	w8, #0x69
  402ccc:	b.ne	402d04 <ferror@plt+0x1404>  // b.any
  402cd0:	ldrb	w8, [x25, #2]
  402cd4:	orr	w8, w8, #0x20
  402cd8:	cmp	w8, #0x62
  402cdc:	b.ne	402d04 <ferror@plt+0x1404>  // b.any
  402ce0:	ldrb	w8, [x25, #3]
  402ce4:	cbnz	w8, 402d04 <ferror@plt+0x1404>
  402ce8:	b	402e18 <ferror@plt+0x1518>
  402cec:	cmp	w8, #0x42
  402cf0:	b.ne	402d00 <ferror@plt+0x1400>  // b.any
  402cf4:	ldrb	w8, [x25, #2]
  402cf8:	cbnz	w8, 402d04 <ferror@plt+0x1404>
  402cfc:	b	402e20 <ferror@plt+0x1520>
  402d00:	cbz	w8, 402e18 <ferror@plt+0x1518>
  402d04:	bl	401600 <localeconv@plt>
  402d08:	cbz	x0, 402d28 <ferror@plt+0x1428>
  402d0c:	ldr	x22, [x0]
  402d10:	cbz	x22, 402d34 <ferror@plt+0x1434>
  402d14:	mov	x0, x22
  402d18:	bl	401560 <strlen@plt>
  402d1c:	mov	x26, x0
  402d20:	mov	w8, #0x1                   	// #1
  402d24:	b	402d3c <ferror@plt+0x143c>
  402d28:	mov	w8, wzr
  402d2c:	mov	x22, xzr
  402d30:	b	402d38 <ferror@plt+0x1438>
  402d34:	mov	w8, wzr
  402d38:	mov	x26, xzr
  402d3c:	cbnz	x28, 402c14 <ferror@plt+0x1314>
  402d40:	ldrb	w9, [x25]
  402d44:	eor	w8, w8, #0x1
  402d48:	cmp	w9, #0x0
  402d4c:	cset	w9, eq  // eq = none
  402d50:	orr	w8, w8, w9
  402d54:	tbnz	w8, #0, 402c14 <ferror@plt+0x1314>
  402d58:	mov	x0, x22
  402d5c:	mov	x1, x25
  402d60:	mov	x2, x26
  402d64:	bl	401670 <strncmp@plt>
  402d68:	cbnz	w0, 402c14 <ferror@plt+0x1314>
  402d6c:	add	x22, x25, x26
  402d70:	ldrb	w8, [x22]
  402d74:	cmp	w8, #0x30
  402d78:	b.ne	402d8c <ferror@plt+0x148c>  // b.any
  402d7c:	ldrb	w8, [x22, #1]!
  402d80:	add	w27, w27, #0x1
  402d84:	cmp	w8, #0x30
  402d88:	b.eq	402d7c <ferror@plt+0x147c>  // b.none
  402d8c:	ldr	x9, [x23]
  402d90:	sxtb	x8, w8
  402d94:	ldrh	w8, [x9, x8, lsl #1]
  402d98:	tbz	w8, #11, 402ca8 <ferror@plt+0x13a8>
  402d9c:	add	x1, sp, #0x8
  402da0:	mov	x0, x22
  402da4:	mov	w2, wzr
  402da8:	mov	w3, wzr
  402dac:	str	wzr, [x24]
  402db0:	str	xzr, [sp, #8]
  402db4:	bl	4016d0 <__strtoul_internal@plt>
  402db8:	ldr	x25, [sp, #8]
  402dbc:	ldr	w8, [x24]
  402dc0:	cmp	x25, x22
  402dc4:	b.eq	402df8 <ferror@plt+0x14f8>  // b.none
  402dc8:	add	x9, x0, #0x1
  402dcc:	cmp	x9, #0x1
  402dd0:	b.hi	402dd8 <ferror@plt+0x14d8>  // b.pmore
  402dd4:	cbnz	w8, 402dfc <ferror@plt+0x14fc>
  402dd8:	mov	x28, xzr
  402ddc:	cbz	x0, 402cb4 <ferror@plt+0x13b4>
  402de0:	cbz	x25, 402c14 <ferror@plt+0x1314>
  402de4:	ldrb	w8, [x25]
  402de8:	mov	w22, #0xffffffea            	// #-22
  402dec:	mov	x28, x0
  402df0:	cbnz	w8, 402cb4 <ferror@plt+0x13b4>
  402df4:	b	402c18 <ferror@plt+0x1318>
  402df8:	cbz	w8, 402c14 <ferror@plt+0x1314>
  402dfc:	neg	w22, w8
  402e00:	tbz	w22, #31, 402c24 <ferror@plt+0x1324>
  402e04:	b	402c18 <ferror@plt+0x1318>
  402e08:	mov	w22, wzr
  402e0c:	str	x20, [x19]
  402e10:	tbz	w22, #31, 402c24 <ferror@plt+0x1324>
  402e14:	b	402c18 <ferror@plt+0x1318>
  402e18:	mov	w24, #0x400                 	// #1024
  402e1c:	b	402e24 <ferror@plt+0x1524>
  402e20:	mov	w24, #0x3e8                 	// #1000
  402e24:	ldrsb	w22, [x25]
  402e28:	adrp	x23, 405000 <ferror@plt+0x3700>
  402e2c:	add	x23, x23, #0x44c
  402e30:	mov	w2, #0x9                   	// #9
  402e34:	mov	x0, x23
  402e38:	mov	w1, w22
  402e3c:	bl	401830 <memchr@plt>
  402e40:	cbnz	x0, 402e60 <ferror@plt+0x1560>
  402e44:	adrp	x23, 405000 <ferror@plt+0x3700>
  402e48:	add	x23, x23, #0x455
  402e4c:	mov	w2, #0x9                   	// #9
  402e50:	mov	x0, x23
  402e54:	mov	w1, w22
  402e58:	bl	401830 <memchr@plt>
  402e5c:	cbz	x0, 402c14 <ferror@plt+0x1314>
  402e60:	sub	w8, w0, w23
  402e64:	adds	w8, w8, #0x1
  402e68:	b.cs	402e8c <ferror@plt+0x158c>  // b.hs, b.nlast
  402e6c:	mvn	w9, w0
  402e70:	add	w9, w9, w23
  402e74:	umulh	x10, x24, x20
  402e78:	cmp	xzr, x10
  402e7c:	b.ne	402e94 <ferror@plt+0x1594>  // b.any
  402e80:	adds	w9, w9, #0x1
  402e84:	mul	x20, x20, x24
  402e88:	b.cc	402e74 <ferror@plt+0x1574>  // b.lo, b.ul, b.last
  402e8c:	mov	w22, wzr
  402e90:	b	402e98 <ferror@plt+0x1598>
  402e94:	mov	w22, #0xffffffde            	// #-34
  402e98:	cbz	x21, 402ea0 <ferror@plt+0x15a0>
  402e9c:	str	w8, [x21]
  402ea0:	cbz	x28, 402e0c <ferror@plt+0x150c>
  402ea4:	cbz	w8, 402e0c <ferror@plt+0x150c>
  402ea8:	mvn	w8, w0
  402eac:	add	w9, w8, w23
  402eb0:	mov	w8, #0x1                   	// #1
  402eb4:	umulh	x10, x24, x8
  402eb8:	cmp	xzr, x10
  402ebc:	b.ne	402ecc <ferror@plt+0x15cc>  // b.any
  402ec0:	adds	w9, w9, #0x1
  402ec4:	mul	x8, x8, x24
  402ec8:	b.cc	402eb4 <ferror@plt+0x15b4>  // b.lo, b.ul, b.last
  402ecc:	mov	w9, #0xa                   	// #10
  402ed0:	cmp	x28, #0xb
  402ed4:	b.cc	402ee8 <ferror@plt+0x15e8>  // b.lo, b.ul, b.last
  402ed8:	add	x9, x9, x9, lsl #2
  402edc:	lsl	x9, x9, #1
  402ee0:	cmp	x9, x28
  402ee4:	b.cc	402ed8 <ferror@plt+0x15d8>  // b.lo, b.ul, b.last
  402ee8:	cmp	w27, #0x1
  402eec:	b.lt	402f98 <ferror@plt+0x1698>  // b.tstop
  402ef0:	cmp	w27, #0x3
  402ef4:	b.hi	402f00 <ferror@plt+0x1600>  // b.pmore
  402ef8:	mov	w10, wzr
  402efc:	b	402f84 <ferror@plt+0x1684>
  402f00:	mov	w10, #0x1                   	// #1
  402f04:	dup	v0.2d, x10
  402f08:	and	w10, w27, #0xfffffffc
  402f0c:	mov	v1.16b, v0.16b
  402f10:	mov	v1.d[0], x9
  402f14:	mov	w9, w10
  402f18:	fmov	x12, d1
  402f1c:	mov	x11, v1.d[1]
  402f20:	add	x12, x12, x12, lsl #2
  402f24:	fmov	x13, d0
  402f28:	lsl	x12, x12, #1
  402f2c:	add	x11, x11, x11, lsl #2
  402f30:	add	x13, x13, x13, lsl #2
  402f34:	mov	x14, v0.d[1]
  402f38:	fmov	d1, x12
  402f3c:	lsl	x11, x11, #1
  402f40:	lsl	x13, x13, #1
  402f44:	mov	v1.d[1], x11
  402f48:	add	x11, x14, x14, lsl #2
  402f4c:	fmov	d0, x13
  402f50:	lsl	x11, x11, #1
  402f54:	subs	w9, w9, #0x4
  402f58:	mov	v0.d[1], x11
  402f5c:	b.ne	402f18 <ferror@plt+0x1618>  // b.any
  402f60:	mov	x9, v1.d[1]
  402f64:	mov	x11, v0.d[1]
  402f68:	fmov	x12, d1
  402f6c:	fmov	x13, d0
  402f70:	mul	x12, x13, x12
  402f74:	mul	x9, x11, x9
  402f78:	cmp	w27, w10
  402f7c:	mul	x9, x12, x9
  402f80:	b.eq	402f98 <ferror@plt+0x1698>  // b.none
  402f84:	sub	w10, w27, w10
  402f88:	add	x9, x9, x9, lsl #2
  402f8c:	subs	w10, w10, #0x1
  402f90:	lsl	x9, x9, #1
  402f94:	b.ne	402f88 <ferror@plt+0x1688>  // b.any
  402f98:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  402f9c:	mov	w12, #0x1                   	// #1
  402fa0:	movk	x10, #0xcccd
  402fa4:	mov	w11, #0xa                   	// #10
  402fa8:	b	402fbc <ferror@plt+0x16bc>
  402fac:	cmp	x28, #0x9
  402fb0:	mov	x28, x13
  402fb4:	mov	x12, x14
  402fb8:	b.ls	402e0c <ferror@plt+0x150c>  // b.plast
  402fbc:	umulh	x13, x28, x10
  402fc0:	lsr	x13, x13, #3
  402fc4:	add	x14, x12, x12, lsl #2
  402fc8:	msub	x15, x13, x11, x28
  402fcc:	lsl	x14, x14, #1
  402fd0:	cbz	x15, 402fac <ferror@plt+0x16ac>
  402fd4:	udiv	x12, x9, x12
  402fd8:	udiv	x12, x12, x15
  402fdc:	udiv	x12, x8, x12
  402fe0:	add	x20, x12, x20
  402fe4:	b	402fac <ferror@plt+0x16ac>
  402fe8:	mov	x2, xzr
  402fec:	b	402bac <ferror@plt+0x12ac>
  402ff0:	stp	x29, x30, [sp, #-48]!
  402ff4:	stp	x20, x19, [sp, #32]
  402ff8:	mov	x20, x1
  402ffc:	mov	x19, x0
  403000:	str	x21, [sp, #16]
  403004:	mov	x29, sp
  403008:	cbz	x0, 40303c <ferror@plt+0x173c>
  40300c:	ldrb	w21, [x19]
  403010:	mov	x8, x19
  403014:	cbz	w21, 403040 <ferror@plt+0x1740>
  403018:	bl	401780 <__ctype_b_loc@plt>
  40301c:	ldr	x9, [x0]
  403020:	mov	x8, x19
  403024:	and	x10, x21, #0xff
  403028:	ldrh	w10, [x9, x10, lsl #1]
  40302c:	tbz	w10, #11, 403040 <ferror@plt+0x1740>
  403030:	ldrb	w21, [x8, #1]!
  403034:	cbnz	w21, 403024 <ferror@plt+0x1724>
  403038:	b	403040 <ferror@plt+0x1740>
  40303c:	mov	x8, xzr
  403040:	cbz	x20, 403048 <ferror@plt+0x1748>
  403044:	str	x8, [x20]
  403048:	cmp	x8, x19
  40304c:	b.ls	40306c <ferror@plt+0x176c>  // b.plast
  403050:	ldrb	w8, [x8]
  403054:	cmp	w8, #0x0
  403058:	cset	w0, eq  // eq = none
  40305c:	ldp	x20, x19, [sp, #32]
  403060:	ldr	x21, [sp, #16]
  403064:	ldp	x29, x30, [sp], #48
  403068:	ret
  40306c:	mov	w0, wzr
  403070:	ldp	x20, x19, [sp, #32]
  403074:	ldr	x21, [sp, #16]
  403078:	ldp	x29, x30, [sp], #48
  40307c:	ret
  403080:	stp	x29, x30, [sp, #-48]!
  403084:	stp	x20, x19, [sp, #32]
  403088:	mov	x20, x1
  40308c:	mov	x19, x0
  403090:	str	x21, [sp, #16]
  403094:	mov	x29, sp
  403098:	cbz	x0, 4030cc <ferror@plt+0x17cc>
  40309c:	ldrb	w21, [x19]
  4030a0:	mov	x8, x19
  4030a4:	cbz	w21, 4030d0 <ferror@plt+0x17d0>
  4030a8:	bl	401780 <__ctype_b_loc@plt>
  4030ac:	ldr	x9, [x0]
  4030b0:	mov	x8, x19
  4030b4:	and	x10, x21, #0xff
  4030b8:	ldrh	w10, [x9, x10, lsl #1]
  4030bc:	tbz	w10, #12, 4030d0 <ferror@plt+0x17d0>
  4030c0:	ldrb	w21, [x8, #1]!
  4030c4:	cbnz	w21, 4030b4 <ferror@plt+0x17b4>
  4030c8:	b	4030d0 <ferror@plt+0x17d0>
  4030cc:	mov	x8, xzr
  4030d0:	cbz	x20, 4030d8 <ferror@plt+0x17d8>
  4030d4:	str	x8, [x20]
  4030d8:	cmp	x8, x19
  4030dc:	b.ls	4030fc <ferror@plt+0x17fc>  // b.plast
  4030e0:	ldrb	w8, [x8]
  4030e4:	cmp	w8, #0x0
  4030e8:	cset	w0, eq  // eq = none
  4030ec:	ldp	x20, x19, [sp, #32]
  4030f0:	ldr	x21, [sp, #16]
  4030f4:	ldp	x29, x30, [sp], #48
  4030f8:	ret
  4030fc:	mov	w0, wzr
  403100:	ldp	x20, x19, [sp, #32]
  403104:	ldr	x21, [sp, #16]
  403108:	ldp	x29, x30, [sp], #48
  40310c:	ret
  403110:	sub	sp, sp, #0x110
  403114:	stp	x29, x30, [sp, #208]
  403118:	add	x29, sp, #0xd0
  40311c:	mov	x8, #0xffffffffffffffd0    	// #-48
  403120:	mov	x9, sp
  403124:	sub	x10, x29, #0x50
  403128:	stp	x28, x23, [sp, #224]
  40312c:	stp	x22, x21, [sp, #240]
  403130:	stp	x20, x19, [sp, #256]
  403134:	mov	x20, x1
  403138:	mov	x19, x0
  40313c:	movk	x8, #0xff80, lsl #32
  403140:	add	x11, x29, #0x40
  403144:	add	x9, x9, #0x80
  403148:	add	x22, x10, #0x30
  40314c:	mov	w23, #0xffffffd0            	// #-48
  403150:	stp	x2, x3, [x29, #-80]
  403154:	stp	x4, x5, [x29, #-64]
  403158:	stp	x6, x7, [x29, #-48]
  40315c:	stp	q1, q2, [sp, #16]
  403160:	stp	q3, q4, [sp, #48]
  403164:	str	q0, [sp]
  403168:	stp	q5, q6, [sp, #80]
  40316c:	str	q7, [sp, #112]
  403170:	stp	x9, x8, [x29, #-16]
  403174:	stp	x11, x22, [x29, #-32]
  403178:	tbnz	w23, #31, 403184 <ferror@plt+0x1884>
  40317c:	mov	w8, w23
  403180:	b	40319c <ferror@plt+0x189c>
  403184:	add	w8, w23, #0x8
  403188:	cmn	w23, #0x8
  40318c:	stur	w8, [x29, #-8]
  403190:	b.gt	40319c <ferror@plt+0x189c>
  403194:	add	x9, x22, w23, sxtw
  403198:	b	4031a8 <ferror@plt+0x18a8>
  40319c:	ldur	x9, [x29, #-32]
  4031a0:	add	x10, x9, #0x8
  4031a4:	stur	x10, [x29, #-32]
  4031a8:	ldr	x1, [x9]
  4031ac:	cbz	x1, 403224 <ferror@plt+0x1924>
  4031b0:	tbnz	w8, #31, 4031bc <ferror@plt+0x18bc>
  4031b4:	mov	w23, w8
  4031b8:	b	4031d4 <ferror@plt+0x18d4>
  4031bc:	add	w23, w8, #0x8
  4031c0:	cmn	w8, #0x8
  4031c4:	stur	w23, [x29, #-8]
  4031c8:	b.gt	4031d4 <ferror@plt+0x18d4>
  4031cc:	add	x8, x22, w8, sxtw
  4031d0:	b	4031e0 <ferror@plt+0x18e0>
  4031d4:	ldur	x8, [x29, #-32]
  4031d8:	add	x9, x8, #0x8
  4031dc:	stur	x9, [x29, #-32]
  4031e0:	ldr	x21, [x8]
  4031e4:	cbz	x21, 403224 <ferror@plt+0x1924>
  4031e8:	mov	x0, x19
  4031ec:	bl	401760 <strcmp@plt>
  4031f0:	cbz	w0, 403208 <ferror@plt+0x1908>
  4031f4:	mov	x0, x19
  4031f8:	mov	x1, x21
  4031fc:	bl	401760 <strcmp@plt>
  403200:	cbnz	w0, 403178 <ferror@plt+0x1878>
  403204:	b	40320c <ferror@plt+0x190c>
  403208:	mov	w0, #0x1                   	// #1
  40320c:	ldp	x20, x19, [sp, #256]
  403210:	ldp	x22, x21, [sp, #240]
  403214:	ldp	x28, x23, [sp, #224]
  403218:	ldp	x29, x30, [sp, #208]
  40321c:	add	sp, sp, #0x110
  403220:	ret
  403224:	adrp	x8, 416000 <ferror@plt+0x14700>
  403228:	ldr	w0, [x8, #520]
  40322c:	adrp	x1, 405000 <ferror@plt+0x3700>
  403230:	add	x1, x1, #0x45e
  403234:	mov	x2, x20
  403238:	mov	x3, x19
  40323c:	bl	401880 <errx@plt>
  403240:	cbz	x1, 403264 <ferror@plt+0x1964>
  403244:	sxtb	w8, w2
  403248:	ldrsb	w9, [x0]
  40324c:	cbz	w9, 403264 <ferror@plt+0x1964>
  403250:	cmp	w8, w9
  403254:	b.eq	403268 <ferror@plt+0x1968>  // b.none
  403258:	sub	x1, x1, #0x1
  40325c:	add	x0, x0, #0x1
  403260:	cbnz	x1, 403248 <ferror@plt+0x1948>
  403264:	mov	x0, xzr
  403268:	ret
  40326c:	stp	x29, x30, [sp, #-32]!
  403270:	stp	x20, x19, [sp, #16]
  403274:	mov	x29, sp
  403278:	mov	x20, x1
  40327c:	mov	x19, x0
  403280:	bl	4033dc <ferror@plt+0x1adc>
  403284:	cmp	x0, w0, sxtw
  403288:	b.ne	4032a0 <ferror@plt+0x19a0>  // b.any
  40328c:	cmp	w0, w0, sxth
  403290:	b.ne	4032a0 <ferror@plt+0x19a0>  // b.any
  403294:	ldp	x20, x19, [sp, #16]
  403298:	ldp	x29, x30, [sp], #32
  40329c:	ret
  4032a0:	bl	4018b0 <__errno_location@plt>
  4032a4:	mov	w8, #0x22                  	// #34
  4032a8:	str	w8, [x0]
  4032ac:	adrp	x8, 416000 <ferror@plt+0x14700>
  4032b0:	ldr	w0, [x8, #520]
  4032b4:	adrp	x1, 405000 <ferror@plt+0x3700>
  4032b8:	add	x1, x1, #0x45e
  4032bc:	mov	x2, x20
  4032c0:	mov	x3, x19
  4032c4:	bl	4018d0 <err@plt>
  4032c8:	stp	x29, x30, [sp, #-32]!
  4032cc:	stp	x20, x19, [sp, #16]
  4032d0:	mov	x29, sp
  4032d4:	mov	x20, x1
  4032d8:	mov	x19, x0
  4032dc:	bl	4033dc <ferror@plt+0x1adc>
  4032e0:	cmp	x0, w0, sxtw
  4032e4:	b.ne	4032f4 <ferror@plt+0x19f4>  // b.any
  4032e8:	ldp	x20, x19, [sp, #16]
  4032ec:	ldp	x29, x30, [sp], #32
  4032f0:	ret
  4032f4:	bl	4018b0 <__errno_location@plt>
  4032f8:	mov	w8, #0x22                  	// #34
  4032fc:	str	w8, [x0]
  403300:	adrp	x8, 416000 <ferror@plt+0x14700>
  403304:	ldr	w0, [x8, #520]
  403308:	adrp	x1, 405000 <ferror@plt+0x3700>
  40330c:	add	x1, x1, #0x45e
  403310:	mov	x2, x20
  403314:	mov	x3, x19
  403318:	bl	4018d0 <err@plt>
  40331c:	stp	x29, x30, [sp, #-32]!
  403320:	mov	w2, #0xa                   	// #10
  403324:	stp	x20, x19, [sp, #16]
  403328:	mov	x29, sp
  40332c:	mov	x20, x1
  403330:	mov	x19, x0
  403334:	bl	40354c <ferror@plt+0x1c4c>
  403338:	lsr	x8, x0, #32
  40333c:	cbnz	x8, 403354 <ferror@plt+0x1a54>
  403340:	cmp	w0, #0x10, lsl #12
  403344:	b.cs	403354 <ferror@plt+0x1a54>  // b.hs, b.nlast
  403348:	ldp	x20, x19, [sp, #16]
  40334c:	ldp	x29, x30, [sp], #32
  403350:	ret
  403354:	bl	4018b0 <__errno_location@plt>
  403358:	mov	w8, #0x22                  	// #34
  40335c:	str	w8, [x0]
  403360:	adrp	x8, 416000 <ferror@plt+0x14700>
  403364:	ldr	w0, [x8, #520]
  403368:	adrp	x1, 405000 <ferror@plt+0x3700>
  40336c:	add	x1, x1, #0x45e
  403370:	mov	x2, x20
  403374:	mov	x3, x19
  403378:	bl	4018d0 <err@plt>
  40337c:	stp	x29, x30, [sp, #-32]!
  403380:	mov	w2, #0x10                  	// #16
  403384:	stp	x20, x19, [sp, #16]
  403388:	mov	x29, sp
  40338c:	mov	x20, x1
  403390:	mov	x19, x0
  403394:	bl	40354c <ferror@plt+0x1c4c>
  403398:	lsr	x8, x0, #32
  40339c:	cbnz	x8, 4033b4 <ferror@plt+0x1ab4>
  4033a0:	cmp	w0, #0x10, lsl #12
  4033a4:	b.cs	4033b4 <ferror@plt+0x1ab4>  // b.hs, b.nlast
  4033a8:	ldp	x20, x19, [sp, #16]
  4033ac:	ldp	x29, x30, [sp], #32
  4033b0:	ret
  4033b4:	bl	4018b0 <__errno_location@plt>
  4033b8:	mov	w8, #0x22                  	// #34
  4033bc:	str	w8, [x0]
  4033c0:	adrp	x8, 416000 <ferror@plt+0x14700>
  4033c4:	ldr	w0, [x8, #520]
  4033c8:	adrp	x1, 405000 <ferror@plt+0x3700>
  4033cc:	add	x1, x1, #0x45e
  4033d0:	mov	x2, x20
  4033d4:	mov	x3, x19
  4033d8:	bl	4018d0 <err@plt>
  4033dc:	stp	x29, x30, [sp, #-48]!
  4033e0:	mov	x29, sp
  4033e4:	str	x21, [sp, #16]
  4033e8:	stp	x20, x19, [sp, #32]
  4033ec:	mov	x20, x1
  4033f0:	mov	x19, x0
  4033f4:	str	xzr, [x29, #24]
  4033f8:	bl	4018b0 <__errno_location@plt>
  4033fc:	str	wzr, [x0]
  403400:	cbz	x19, 403454 <ferror@plt+0x1b54>
  403404:	ldrb	w8, [x19]
  403408:	cbz	w8, 403454 <ferror@plt+0x1b54>
  40340c:	mov	x21, x0
  403410:	add	x1, x29, #0x18
  403414:	mov	w2, #0xa                   	// #10
  403418:	mov	x0, x19
  40341c:	mov	w3, wzr
  403420:	bl	401660 <__strtol_internal@plt>
  403424:	ldr	w8, [x21]
  403428:	cbnz	w8, 403470 <ferror@plt+0x1b70>
  40342c:	ldr	x8, [x29, #24]
  403430:	cmp	x8, x19
  403434:	b.eq	403454 <ferror@plt+0x1b54>  // b.none
  403438:	cbz	x8, 403444 <ferror@plt+0x1b44>
  40343c:	ldrb	w8, [x8]
  403440:	cbnz	w8, 403454 <ferror@plt+0x1b54>
  403444:	ldp	x20, x19, [sp, #32]
  403448:	ldr	x21, [sp, #16]
  40344c:	ldp	x29, x30, [sp], #48
  403450:	ret
  403454:	adrp	x8, 416000 <ferror@plt+0x14700>
  403458:	ldr	w0, [x8, #520]
  40345c:	adrp	x1, 405000 <ferror@plt+0x3700>
  403460:	add	x1, x1, #0x45e
  403464:	mov	x2, x20
  403468:	mov	x3, x19
  40346c:	bl	401880 <errx@plt>
  403470:	adrp	x9, 416000 <ferror@plt+0x14700>
  403474:	ldr	w0, [x9, #520]
  403478:	cmp	w8, #0x22
  40347c:	b.ne	40345c <ferror@plt+0x1b5c>  // b.any
  403480:	adrp	x1, 405000 <ferror@plt+0x3700>
  403484:	add	x1, x1, #0x45e
  403488:	mov	x2, x20
  40348c:	mov	x3, x19
  403490:	bl	4018d0 <err@plt>
  403494:	stp	x29, x30, [sp, #-32]!
  403498:	mov	w2, #0xa                   	// #10
  40349c:	stp	x20, x19, [sp, #16]
  4034a0:	mov	x29, sp
  4034a4:	mov	x20, x1
  4034a8:	mov	x19, x0
  4034ac:	bl	40354c <ferror@plt+0x1c4c>
  4034b0:	lsr	x8, x0, #32
  4034b4:	cbnz	x8, 4034c4 <ferror@plt+0x1bc4>
  4034b8:	ldp	x20, x19, [sp, #16]
  4034bc:	ldp	x29, x30, [sp], #32
  4034c0:	ret
  4034c4:	bl	4018b0 <__errno_location@plt>
  4034c8:	mov	w8, #0x22                  	// #34
  4034cc:	str	w8, [x0]
  4034d0:	adrp	x8, 416000 <ferror@plt+0x14700>
  4034d4:	ldr	w0, [x8, #520]
  4034d8:	adrp	x1, 405000 <ferror@plt+0x3700>
  4034dc:	add	x1, x1, #0x45e
  4034e0:	mov	x2, x20
  4034e4:	mov	x3, x19
  4034e8:	bl	4018d0 <err@plt>
  4034ec:	stp	x29, x30, [sp, #-32]!
  4034f0:	mov	w2, #0x10                  	// #16
  4034f4:	stp	x20, x19, [sp, #16]
  4034f8:	mov	x29, sp
  4034fc:	mov	x20, x1
  403500:	mov	x19, x0
  403504:	bl	40354c <ferror@plt+0x1c4c>
  403508:	lsr	x8, x0, #32
  40350c:	cbnz	x8, 40351c <ferror@plt+0x1c1c>
  403510:	ldp	x20, x19, [sp, #16]
  403514:	ldp	x29, x30, [sp], #32
  403518:	ret
  40351c:	bl	4018b0 <__errno_location@plt>
  403520:	mov	w8, #0x22                  	// #34
  403524:	str	w8, [x0]
  403528:	adrp	x8, 416000 <ferror@plt+0x14700>
  40352c:	ldr	w0, [x8, #520]
  403530:	adrp	x1, 405000 <ferror@plt+0x3700>
  403534:	add	x1, x1, #0x45e
  403538:	mov	x2, x20
  40353c:	mov	x3, x19
  403540:	bl	4018d0 <err@plt>
  403544:	mov	w2, #0xa                   	// #10
  403548:	b	40354c <ferror@plt+0x1c4c>
  40354c:	sub	sp, sp, #0x40
  403550:	stp	x29, x30, [sp, #16]
  403554:	stp	x22, x21, [sp, #32]
  403558:	stp	x20, x19, [sp, #48]
  40355c:	add	x29, sp, #0x10
  403560:	mov	w21, w2
  403564:	mov	x20, x1
  403568:	mov	x19, x0
  40356c:	str	xzr, [sp, #8]
  403570:	bl	4018b0 <__errno_location@plt>
  403574:	str	wzr, [x0]
  403578:	cbz	x19, 4035d0 <ferror@plt+0x1cd0>
  40357c:	ldrb	w8, [x19]
  403580:	cbz	w8, 4035d0 <ferror@plt+0x1cd0>
  403584:	mov	x22, x0
  403588:	add	x1, sp, #0x8
  40358c:	mov	x0, x19
  403590:	mov	w2, w21
  403594:	mov	w3, wzr
  403598:	bl	4016d0 <__strtoul_internal@plt>
  40359c:	ldr	w8, [x22]
  4035a0:	cbnz	w8, 4035ec <ferror@plt+0x1cec>
  4035a4:	ldr	x8, [sp, #8]
  4035a8:	cmp	x8, x19
  4035ac:	b.eq	4035d0 <ferror@plt+0x1cd0>  // b.none
  4035b0:	cbz	x8, 4035bc <ferror@plt+0x1cbc>
  4035b4:	ldrb	w8, [x8]
  4035b8:	cbnz	w8, 4035d0 <ferror@plt+0x1cd0>
  4035bc:	ldp	x20, x19, [sp, #48]
  4035c0:	ldp	x22, x21, [sp, #32]
  4035c4:	ldp	x29, x30, [sp, #16]
  4035c8:	add	sp, sp, #0x40
  4035cc:	ret
  4035d0:	adrp	x8, 416000 <ferror@plt+0x14700>
  4035d4:	ldr	w0, [x8, #520]
  4035d8:	adrp	x1, 405000 <ferror@plt+0x3700>
  4035dc:	add	x1, x1, #0x45e
  4035e0:	mov	x2, x20
  4035e4:	mov	x3, x19
  4035e8:	bl	401880 <errx@plt>
  4035ec:	adrp	x9, 416000 <ferror@plt+0x14700>
  4035f0:	ldr	w0, [x9, #520]
  4035f4:	cmp	w8, #0x22
  4035f8:	b.ne	4035d8 <ferror@plt+0x1cd8>  // b.any
  4035fc:	adrp	x1, 405000 <ferror@plt+0x3700>
  403600:	add	x1, x1, #0x45e
  403604:	mov	x2, x20
  403608:	mov	x3, x19
  40360c:	bl	4018d0 <err@plt>
  403610:	mov	w2, #0x10                  	// #16
  403614:	b	40354c <ferror@plt+0x1c4c>
  403618:	stp	x29, x30, [sp, #-48]!
  40361c:	mov	x29, sp
  403620:	str	x21, [sp, #16]
  403624:	stp	x20, x19, [sp, #32]
  403628:	mov	x20, x1
  40362c:	mov	x19, x0
  403630:	str	xzr, [x29, #24]
  403634:	bl	4018b0 <__errno_location@plt>
  403638:	str	wzr, [x0]
  40363c:	cbz	x19, 403688 <ferror@plt+0x1d88>
  403640:	ldrb	w8, [x19]
  403644:	cbz	w8, 403688 <ferror@plt+0x1d88>
  403648:	mov	x21, x0
  40364c:	add	x1, x29, #0x18
  403650:	mov	x0, x19
  403654:	bl	4015b0 <strtod@plt>
  403658:	ldr	w8, [x21]
  40365c:	cbnz	w8, 4036a4 <ferror@plt+0x1da4>
  403660:	ldr	x8, [x29, #24]
  403664:	cmp	x8, x19
  403668:	b.eq	403688 <ferror@plt+0x1d88>  // b.none
  40366c:	cbz	x8, 403678 <ferror@plt+0x1d78>
  403670:	ldrb	w8, [x8]
  403674:	cbnz	w8, 403688 <ferror@plt+0x1d88>
  403678:	ldp	x20, x19, [sp, #32]
  40367c:	ldr	x21, [sp, #16]
  403680:	ldp	x29, x30, [sp], #48
  403684:	ret
  403688:	adrp	x8, 416000 <ferror@plt+0x14700>
  40368c:	ldr	w0, [x8, #520]
  403690:	adrp	x1, 405000 <ferror@plt+0x3700>
  403694:	add	x1, x1, #0x45e
  403698:	mov	x2, x20
  40369c:	mov	x3, x19
  4036a0:	bl	401880 <errx@plt>
  4036a4:	adrp	x9, 416000 <ferror@plt+0x14700>
  4036a8:	ldr	w0, [x9, #520]
  4036ac:	cmp	w8, #0x22
  4036b0:	b.ne	403690 <ferror@plt+0x1d90>  // b.any
  4036b4:	adrp	x1, 405000 <ferror@plt+0x3700>
  4036b8:	add	x1, x1, #0x45e
  4036bc:	mov	x2, x20
  4036c0:	mov	x3, x19
  4036c4:	bl	4018d0 <err@plt>
  4036c8:	stp	x29, x30, [sp, #-48]!
  4036cc:	mov	x29, sp
  4036d0:	str	x21, [sp, #16]
  4036d4:	stp	x20, x19, [sp, #32]
  4036d8:	mov	x20, x1
  4036dc:	mov	x19, x0
  4036e0:	str	xzr, [x29, #24]
  4036e4:	bl	4018b0 <__errno_location@plt>
  4036e8:	str	wzr, [x0]
  4036ec:	cbz	x19, 40373c <ferror@plt+0x1e3c>
  4036f0:	ldrb	w8, [x19]
  4036f4:	cbz	w8, 40373c <ferror@plt+0x1e3c>
  4036f8:	mov	x21, x0
  4036fc:	add	x1, x29, #0x18
  403700:	mov	w2, #0xa                   	// #10
  403704:	mov	x0, x19
  403708:	bl	401790 <strtol@plt>
  40370c:	ldr	w8, [x21]
  403710:	cbnz	w8, 403758 <ferror@plt+0x1e58>
  403714:	ldr	x8, [x29, #24]
  403718:	cmp	x8, x19
  40371c:	b.eq	40373c <ferror@plt+0x1e3c>  // b.none
  403720:	cbz	x8, 40372c <ferror@plt+0x1e2c>
  403724:	ldrb	w8, [x8]
  403728:	cbnz	w8, 40373c <ferror@plt+0x1e3c>
  40372c:	ldp	x20, x19, [sp, #32]
  403730:	ldr	x21, [sp, #16]
  403734:	ldp	x29, x30, [sp], #48
  403738:	ret
  40373c:	adrp	x8, 416000 <ferror@plt+0x14700>
  403740:	ldr	w0, [x8, #520]
  403744:	adrp	x1, 405000 <ferror@plt+0x3700>
  403748:	add	x1, x1, #0x45e
  40374c:	mov	x2, x20
  403750:	mov	x3, x19
  403754:	bl	401880 <errx@plt>
  403758:	adrp	x9, 416000 <ferror@plt+0x14700>
  40375c:	ldr	w0, [x9, #520]
  403760:	cmp	w8, #0x22
  403764:	b.ne	403744 <ferror@plt+0x1e44>  // b.any
  403768:	adrp	x1, 405000 <ferror@plt+0x3700>
  40376c:	add	x1, x1, #0x45e
  403770:	mov	x2, x20
  403774:	mov	x3, x19
  403778:	bl	4018d0 <err@plt>
  40377c:	stp	x29, x30, [sp, #-48]!
  403780:	mov	x29, sp
  403784:	str	x21, [sp, #16]
  403788:	stp	x20, x19, [sp, #32]
  40378c:	mov	x20, x1
  403790:	mov	x19, x0
  403794:	str	xzr, [x29, #24]
  403798:	bl	4018b0 <__errno_location@plt>
  40379c:	str	wzr, [x0]
  4037a0:	cbz	x19, 4037f0 <ferror@plt+0x1ef0>
  4037a4:	ldrb	w8, [x19]
  4037a8:	cbz	w8, 4037f0 <ferror@plt+0x1ef0>
  4037ac:	mov	x21, x0
  4037b0:	add	x1, x29, #0x18
  4037b4:	mov	w2, #0xa                   	// #10
  4037b8:	mov	x0, x19
  4037bc:	bl	401550 <strtoul@plt>
  4037c0:	ldr	w8, [x21]
  4037c4:	cbnz	w8, 40380c <ferror@plt+0x1f0c>
  4037c8:	ldr	x8, [x29, #24]
  4037cc:	cmp	x8, x19
  4037d0:	b.eq	4037f0 <ferror@plt+0x1ef0>  // b.none
  4037d4:	cbz	x8, 4037e0 <ferror@plt+0x1ee0>
  4037d8:	ldrb	w8, [x8]
  4037dc:	cbnz	w8, 4037f0 <ferror@plt+0x1ef0>
  4037e0:	ldp	x20, x19, [sp, #32]
  4037e4:	ldr	x21, [sp, #16]
  4037e8:	ldp	x29, x30, [sp], #48
  4037ec:	ret
  4037f0:	adrp	x8, 416000 <ferror@plt+0x14700>
  4037f4:	ldr	w0, [x8, #520]
  4037f8:	adrp	x1, 405000 <ferror@plt+0x3700>
  4037fc:	add	x1, x1, #0x45e
  403800:	mov	x2, x20
  403804:	mov	x3, x19
  403808:	bl	401880 <errx@plt>
  40380c:	adrp	x9, 416000 <ferror@plt+0x14700>
  403810:	ldr	w0, [x9, #520]
  403814:	cmp	w8, #0x22
  403818:	b.ne	4037f8 <ferror@plt+0x1ef8>  // b.any
  40381c:	adrp	x1, 405000 <ferror@plt+0x3700>
  403820:	add	x1, x1, #0x45e
  403824:	mov	x2, x20
  403828:	mov	x3, x19
  40382c:	bl	4018d0 <err@plt>
  403830:	sub	sp, sp, #0x30
  403834:	stp	x20, x19, [sp, #32]
  403838:	mov	x20, x1
  40383c:	add	x1, sp, #0x8
  403840:	mov	x2, xzr
  403844:	stp	x29, x30, [sp, #16]
  403848:	add	x29, sp, #0x10
  40384c:	mov	x19, x0
  403850:	bl	402bac <ferror@plt+0x12ac>
  403854:	cbnz	w0, 40386c <ferror@plt+0x1f6c>
  403858:	ldr	x0, [sp, #8]
  40385c:	ldp	x20, x19, [sp, #32]
  403860:	ldp	x29, x30, [sp, #16]
  403864:	add	sp, sp, #0x30
  403868:	ret
  40386c:	bl	4018b0 <__errno_location@plt>
  403870:	adrp	x9, 416000 <ferror@plt+0x14700>
  403874:	ldr	w8, [x0]
  403878:	ldr	w0, [x9, #520]
  40387c:	adrp	x1, 405000 <ferror@plt+0x3700>
  403880:	add	x1, x1, #0x45e
  403884:	mov	x2, x20
  403888:	mov	x3, x19
  40388c:	cbnz	w8, 403894 <ferror@plt+0x1f94>
  403890:	bl	401880 <errx@plt>
  403894:	bl	4018d0 <err@plt>
  403898:	stp	x29, x30, [sp, #-32]!
  40389c:	str	x19, [sp, #16]
  4038a0:	mov	x19, x1
  4038a4:	mov	x1, x2
  4038a8:	mov	x29, sp
  4038ac:	bl	403618 <ferror@plt+0x1d18>
  4038b0:	fcvtzs	x8, d0
  4038b4:	mov	x9, #0x848000000000        	// #145685290680320
  4038b8:	movk	x9, #0x412e, lsl #48
  4038bc:	scvtf	d1, x8
  4038c0:	fmov	d2, x9
  4038c4:	fsub	d0, d0, d1
  4038c8:	fmul	d0, d0, d2
  4038cc:	fcvtzs	x9, d0
  4038d0:	stp	x8, x9, [x19]
  4038d4:	ldr	x19, [sp, #16]
  4038d8:	ldp	x29, x30, [sp], #32
  4038dc:	ret
  4038e0:	and	w8, w0, #0xf000
  4038e4:	sub	w8, w8, #0x1, lsl #12
  4038e8:	lsr	w9, w8, #12
  4038ec:	cmp	w9, #0xb
  4038f0:	mov	w8, wzr
  4038f4:	b.hi	403948 <ferror@plt+0x2048>  // b.pmore
  4038f8:	adrp	x10, 405000 <ferror@plt+0x3700>
  4038fc:	add	x10, x10, #0x440
  403900:	adr	x11, 403914 <ferror@plt+0x2014>
  403904:	ldrb	w12, [x10, x9]
  403908:	add	x11, x11, x12, lsl #2
  40390c:	mov	w9, #0x64                  	// #100
  403910:	br	x11
  403914:	mov	w9, #0x70                  	// #112
  403918:	b	403940 <ferror@plt+0x2040>
  40391c:	mov	w9, #0x63                  	// #99
  403920:	b	403940 <ferror@plt+0x2040>
  403924:	mov	w9, #0x62                  	// #98
  403928:	b	403940 <ferror@plt+0x2040>
  40392c:	mov	w9, #0x6c                  	// #108
  403930:	b	403940 <ferror@plt+0x2040>
  403934:	mov	w9, #0x73                  	// #115
  403938:	b	403940 <ferror@plt+0x2040>
  40393c:	mov	w9, #0x2d                  	// #45
  403940:	mov	w8, #0x1                   	// #1
  403944:	strb	w9, [x1]
  403948:	tst	w0, #0x100
  40394c:	mov	w9, #0x72                  	// #114
  403950:	mov	w10, #0x2d                  	// #45
  403954:	add	x11, x1, x8
  403958:	mov	w12, #0x77                  	// #119
  40395c:	csel	w17, w10, w9, eq  // eq = none
  403960:	tst	w0, #0x80
  403964:	mov	w14, #0x53                  	// #83
  403968:	mov	w15, #0x73                  	// #115
  40396c:	mov	w16, #0x78                  	// #120
  403970:	strb	w17, [x11]
  403974:	csel	w17, w10, w12, eq  // eq = none
  403978:	tst	w0, #0x40
  40397c:	orr	x13, x8, #0x2
  403980:	strb	w17, [x11, #1]
  403984:	csel	w11, w15, w14, ne  // ne = any
  403988:	csel	w17, w16, w10, ne  // ne = any
  40398c:	tst	w0, #0x800
  403990:	csel	w11, w17, w11, eq  // eq = none
  403994:	add	x13, x13, x1
  403998:	tst	w0, #0x20
  40399c:	strb	w11, [x13]
  4039a0:	csel	w11, w10, w9, eq  // eq = none
  4039a4:	tst	w0, #0x10
  4039a8:	strb	w11, [x13, #1]
  4039ac:	csel	w11, w10, w12, eq  // eq = none
  4039b0:	tst	w0, #0x8
  4039b4:	csel	w14, w15, w14, ne  // ne = any
  4039b8:	csel	w15, w16, w10, ne  // ne = any
  4039bc:	tst	w0, #0x400
  4039c0:	orr	x8, x8, #0x6
  4039c4:	csel	w14, w15, w14, eq  // eq = none
  4039c8:	tst	w0, #0x4
  4039cc:	add	x8, x8, x1
  4039d0:	csel	w9, w10, w9, eq  // eq = none
  4039d4:	tst	w0, #0x2
  4039d8:	mov	w17, #0x54                  	// #84
  4039dc:	strb	w11, [x13, #2]
  4039e0:	mov	w11, #0x74                  	// #116
  4039e4:	strb	w14, [x13, #3]
  4039e8:	strb	w9, [x8]
  4039ec:	csel	w9, w10, w12, eq  // eq = none
  4039f0:	tst	w0, #0x1
  4039f4:	strb	w9, [x8, #1]
  4039f8:	csel	w9, w11, w17, ne  // ne = any
  4039fc:	csel	w10, w16, w10, ne  // ne = any
  403a00:	tst	w0, #0x200
  403a04:	csel	w9, w10, w9, eq  // eq = none
  403a08:	mov	x0, x1
  403a0c:	strb	w9, [x8, #2]
  403a10:	strb	wzr, [x8, #3]
  403a14:	ret
  403a18:	sub	sp, sp, #0x50
  403a1c:	add	x8, sp, #0x8
  403a20:	stp	x29, x30, [sp, #48]
  403a24:	stp	x20, x19, [sp, #64]
  403a28:	add	x29, sp, #0x30
  403a2c:	tbz	w0, #1, 403a3c <ferror@plt+0x213c>
  403a30:	orr	x8, x8, #0x1
  403a34:	mov	w9, #0x20                  	// #32
  403a38:	strb	w9, [sp, #8]
  403a3c:	cmp	x1, #0x400
  403a40:	b.cs	403a54 <ferror@plt+0x2154>  // b.hs, b.nlast
  403a44:	mov	w9, #0x42                  	// #66
  403a48:	mov	w19, w1
  403a4c:	strh	w9, [x8]
  403a50:	b	403bb4 <ferror@plt+0x22b4>
  403a54:	cmp	x1, #0x100, lsl #12
  403a58:	b.cs	403a64 <ferror@plt+0x2164>  // b.hs, b.nlast
  403a5c:	mov	w9, #0xa                   	// #10
  403a60:	b	403aa8 <ferror@plt+0x21a8>
  403a64:	lsr	x9, x1, #30
  403a68:	cbnz	x9, 403a74 <ferror@plt+0x2174>
  403a6c:	mov	w9, #0x14                  	// #20
  403a70:	b	403aa8 <ferror@plt+0x21a8>
  403a74:	lsr	x9, x1, #40
  403a78:	cbnz	x9, 403a84 <ferror@plt+0x2184>
  403a7c:	mov	w9, #0x1e                  	// #30
  403a80:	b	403aa8 <ferror@plt+0x21a8>
  403a84:	lsr	x9, x1, #50
  403a88:	cbnz	x9, 403a94 <ferror@plt+0x2194>
  403a8c:	mov	w9, #0x28                  	// #40
  403a90:	b	403aa8 <ferror@plt+0x21a8>
  403a94:	lsr	x9, x1, #60
  403a98:	mov	w10, #0x3c                  	// #60
  403a9c:	cmp	x9, #0x0
  403aa0:	mov	w9, #0x32                  	// #50
  403aa4:	csel	w9, w9, w10, eq  // eq = none
  403aa8:	mov	w10, #0xcccd                	// #52429
  403aac:	movk	w10, #0xcccc, lsl #16
  403ab0:	adrp	x11, 405000 <ferror@plt+0x3700>
  403ab4:	umull	x10, w9, w10
  403ab8:	add	x11, x11, #0x467
  403abc:	lsr	x10, x10, #35
  403ac0:	ldrb	w12, [x11, x10]
  403ac4:	mov	x10, #0xffffffffffffffff    	// #-1
  403ac8:	lsl	x10, x10, x9
  403acc:	mov	x11, x8
  403ad0:	lsr	x19, x1, x9
  403ad4:	bic	x10, x1, x10
  403ad8:	strb	w12, [x11], #1
  403adc:	tbz	w0, #0, 403af4 <ferror@plt+0x21f4>
  403ae0:	cmp	w9, #0xa
  403ae4:	b.cc	403af4 <ferror@plt+0x21f4>  // b.lo, b.ul, b.last
  403ae8:	mov	w11, #0x4269                	// #17001
  403aec:	sturh	w11, [x8, #1]
  403af0:	add	x11, x8, #0x3
  403af4:	strb	wzr, [x11]
  403af8:	cbz	x10, 403bb4 <ferror@plt+0x22b4>
  403afc:	sub	w8, w9, #0xa
  403b00:	lsr	x8, x10, x8
  403b04:	tbnz	w0, #2, 403b1c <ferror@plt+0x221c>
  403b08:	sub	x9, x8, #0x3b6
  403b0c:	cmp	x9, #0x64
  403b10:	b.cs	403b90 <ferror@plt+0x2290>  // b.hs, b.nlast
  403b14:	add	w19, w19, #0x1
  403b18:	b	403bb4 <ferror@plt+0x22b4>
  403b1c:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  403b20:	add	x8, x8, #0x5
  403b24:	movk	x9, #0xcccd
  403b28:	umulh	x10, x8, x9
  403b2c:	lsr	x20, x10, #3
  403b30:	mul	x9, x20, x9
  403b34:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  403b38:	ror	x9, x9, #1
  403b3c:	movk	x10, #0x1999, lsl #48
  403b40:	cmp	x9, x10
  403b44:	b.ls	403b94 <ferror@plt+0x2294>  // b.plast
  403b48:	cbz	x20, 403bb4 <ferror@plt+0x22b4>
  403b4c:	bl	401600 <localeconv@plt>
  403b50:	cbz	x0, 403b64 <ferror@plt+0x2264>
  403b54:	ldr	x4, [x0]
  403b58:	cbz	x4, 403b64 <ferror@plt+0x2264>
  403b5c:	ldrb	w8, [x4]
  403b60:	cbnz	w8, 403b6c <ferror@plt+0x226c>
  403b64:	adrp	x4, 405000 <ferror@plt+0x3700>
  403b68:	add	x4, x4, #0x46f
  403b6c:	adrp	x2, 405000 <ferror@plt+0x3700>
  403b70:	add	x2, x2, #0x471
  403b74:	add	x0, sp, #0x10
  403b78:	add	x6, sp, #0x8
  403b7c:	mov	w1, #0x20                  	// #32
  403b80:	mov	w3, w19
  403b84:	mov	x5, x20
  403b88:	bl	4015f0 <snprintf@plt>
  403b8c:	b	403bd0 <ferror@plt+0x22d0>
  403b90:	add	x8, x8, #0x32
  403b94:	mov	x9, #0xf5c3                	// #62915
  403b98:	movk	x9, #0x5c28, lsl #16
  403b9c:	movk	x9, #0xc28f, lsl #32
  403ba0:	lsr	x8, x8, #2
  403ba4:	movk	x9, #0x28f5, lsl #48
  403ba8:	umulh	x8, x8, x9
  403bac:	lsr	x20, x8, #2
  403bb0:	cbnz	x20, 403b4c <ferror@plt+0x224c>
  403bb4:	adrp	x2, 405000 <ferror@plt+0x3700>
  403bb8:	add	x2, x2, #0x47b
  403bbc:	add	x0, sp, #0x10
  403bc0:	add	x4, sp, #0x8
  403bc4:	mov	w1, #0x20                  	// #32
  403bc8:	mov	w3, w19
  403bcc:	bl	4015f0 <snprintf@plt>
  403bd0:	add	x0, sp, #0x10
  403bd4:	bl	4016f0 <strdup@plt>
  403bd8:	ldp	x20, x19, [sp, #64]
  403bdc:	ldp	x29, x30, [sp, #48]
  403be0:	add	sp, sp, #0x50
  403be4:	ret
  403be8:	stp	x29, x30, [sp, #-64]!
  403bec:	stp	x24, x23, [sp, #16]
  403bf0:	stp	x22, x21, [sp, #32]
  403bf4:	stp	x20, x19, [sp, #48]
  403bf8:	mov	x29, sp
  403bfc:	cbz	x0, 403cb8 <ferror@plt+0x23b8>
  403c00:	mov	x19, x3
  403c04:	mov	x9, x0
  403c08:	mov	w0, #0xffffffff            	// #-1
  403c0c:	cbz	x3, 403cbc <ferror@plt+0x23bc>
  403c10:	mov	x20, x2
  403c14:	cbz	x2, 403cbc <ferror@plt+0x23bc>
  403c18:	mov	x21, x1
  403c1c:	cbz	x1, 403cbc <ferror@plt+0x23bc>
  403c20:	ldrb	w10, [x9]
  403c24:	cbz	w10, 403cbc <ferror@plt+0x23bc>
  403c28:	mov	x23, xzr
  403c2c:	mov	x8, xzr
  403c30:	add	x22, x9, #0x1
  403c34:	b	403c48 <ferror@plt+0x2348>
  403c38:	mov	x0, x23
  403c3c:	add	x22, x22, #0x1
  403c40:	mov	x23, x0
  403c44:	cbz	w10, 403cbc <ferror@plt+0x23bc>
  403c48:	cmp	x23, x20
  403c4c:	b.cs	403cd0 <ferror@plt+0x23d0>  // b.hs, b.nlast
  403c50:	and	w11, w10, #0xff
  403c54:	ldrb	w10, [x22]
  403c58:	sub	x9, x22, #0x1
  403c5c:	cmp	x8, #0x0
  403c60:	csel	x8, x9, x8, eq  // eq = none
  403c64:	cmp	w11, #0x2c
  403c68:	csel	x9, x9, xzr, eq  // eq = none
  403c6c:	cmp	w10, #0x0
  403c70:	csel	x24, x22, x9, eq  // eq = none
  403c74:	cbz	x8, 403c38 <ferror@plt+0x2338>
  403c78:	cbz	x24, 403c38 <ferror@plt+0x2338>
  403c7c:	subs	x1, x24, x8
  403c80:	b.ls	403cb8 <ferror@plt+0x23b8>  // b.plast
  403c84:	mov	x0, x8
  403c88:	blr	x19
  403c8c:	cmn	w0, #0x1
  403c90:	b.eq	403cb8 <ferror@plt+0x23b8>  // b.none
  403c94:	str	w0, [x21, x23, lsl #2]
  403c98:	ldrb	w8, [x24]
  403c9c:	add	x0, x23, #0x1
  403ca0:	cbz	w8, 403cbc <ferror@plt+0x23bc>
  403ca4:	ldrb	w10, [x22], #1
  403ca8:	mov	x8, xzr
  403cac:	mov	x23, x0
  403cb0:	cbnz	w10, 403c48 <ferror@plt+0x2348>
  403cb4:	b	403cbc <ferror@plt+0x23bc>
  403cb8:	mov	w0, #0xffffffff            	// #-1
  403cbc:	ldp	x20, x19, [sp, #48]
  403cc0:	ldp	x22, x21, [sp, #32]
  403cc4:	ldp	x24, x23, [sp, #16]
  403cc8:	ldp	x29, x30, [sp], #64
  403ccc:	ret
  403cd0:	mov	w0, #0xfffffffe            	// #-2
  403cd4:	b	403cbc <ferror@plt+0x23bc>
  403cd8:	stp	x29, x30, [sp, #-80]!
  403cdc:	str	x25, [sp, #16]
  403ce0:	stp	x24, x23, [sp, #32]
  403ce4:	stp	x22, x21, [sp, #48]
  403ce8:	stp	x20, x19, [sp, #64]
  403cec:	mov	x29, sp
  403cf0:	cbz	x0, 403d18 <ferror@plt+0x2418>
  403cf4:	mov	x19, x3
  403cf8:	mov	x9, x0
  403cfc:	mov	w0, #0xffffffff            	// #-1
  403d00:	cbz	x3, 403d1c <ferror@plt+0x241c>
  403d04:	ldrb	w8, [x9]
  403d08:	cbz	w8, 403d1c <ferror@plt+0x241c>
  403d0c:	ldr	x11, [x19]
  403d10:	cmp	x11, x2
  403d14:	b.ls	403d34 <ferror@plt+0x2434>  // b.plast
  403d18:	mov	w0, #0xffffffff            	// #-1
  403d1c:	ldp	x20, x19, [sp, #64]
  403d20:	ldp	x22, x21, [sp, #48]
  403d24:	ldp	x24, x23, [sp, #32]
  403d28:	ldr	x25, [sp, #16]
  403d2c:	ldp	x29, x30, [sp], #80
  403d30:	ret
  403d34:	mov	x20, x4
  403d38:	cmp	w8, #0x2b
  403d3c:	b.ne	403d48 <ferror@plt+0x2448>  // b.any
  403d40:	add	x9, x9, #0x1
  403d44:	b	403d50 <ferror@plt+0x2450>
  403d48:	mov	x11, xzr
  403d4c:	str	xzr, [x19]
  403d50:	mov	w0, #0xffffffff            	// #-1
  403d54:	cbz	x20, 403d1c <ferror@plt+0x241c>
  403d58:	sub	x21, x2, x11
  403d5c:	cbz	x21, 403d1c <ferror@plt+0x241c>
  403d60:	cbz	x1, 403d1c <ferror@plt+0x241c>
  403d64:	ldrb	w10, [x9]
  403d68:	cbz	w10, 403d1c <ferror@plt+0x241c>
  403d6c:	mov	x24, xzr
  403d70:	mov	x8, xzr
  403d74:	add	x22, x1, x11, lsl #2
  403d78:	add	x23, x9, #0x1
  403d7c:	b	403d90 <ferror@plt+0x2490>
  403d80:	mov	x0, x24
  403d84:	add	x23, x23, #0x1
  403d88:	mov	x24, x0
  403d8c:	cbz	w10, 403dfc <ferror@plt+0x24fc>
  403d90:	cmp	x24, x21
  403d94:	b.cs	403e14 <ferror@plt+0x2514>  // b.hs, b.nlast
  403d98:	and	w11, w10, #0xff
  403d9c:	ldrb	w10, [x23]
  403da0:	sub	x9, x23, #0x1
  403da4:	cmp	x8, #0x0
  403da8:	csel	x8, x9, x8, eq  // eq = none
  403dac:	cmp	w11, #0x2c
  403db0:	csel	x9, x9, xzr, eq  // eq = none
  403db4:	cmp	w10, #0x0
  403db8:	csel	x25, x23, x9, eq  // eq = none
  403dbc:	cbz	x8, 403d80 <ferror@plt+0x2480>
  403dc0:	cbz	x25, 403d80 <ferror@plt+0x2480>
  403dc4:	subs	x1, x25, x8
  403dc8:	b.ls	403d18 <ferror@plt+0x2418>  // b.plast
  403dcc:	mov	x0, x8
  403dd0:	blr	x20
  403dd4:	cmn	w0, #0x1
  403dd8:	b.eq	403d18 <ferror@plt+0x2418>  // b.none
  403ddc:	str	w0, [x22, x24, lsl #2]
  403de0:	ldrb	w8, [x25]
  403de4:	add	x0, x24, #0x1
  403de8:	cbz	w8, 403dfc <ferror@plt+0x24fc>
  403dec:	ldrb	w10, [x23], #1
  403df0:	mov	x8, xzr
  403df4:	mov	x24, x0
  403df8:	cbnz	w10, 403d90 <ferror@plt+0x2490>
  403dfc:	cmp	w0, #0x1
  403e00:	b.lt	403d1c <ferror@plt+0x241c>  // b.tstop
  403e04:	ldr	x8, [x19]
  403e08:	add	x8, x8, w0, uxtw
  403e0c:	str	x8, [x19]
  403e10:	b	403d1c <ferror@plt+0x241c>
  403e14:	mov	w0, #0xfffffffe            	// #-2
  403e18:	b	403d1c <ferror@plt+0x241c>
  403e1c:	stp	x29, x30, [sp, #-64]!
  403e20:	mov	x8, x0
  403e24:	mov	w0, #0xffffffea            	// #-22
  403e28:	str	x23, [sp, #16]
  403e2c:	stp	x22, x21, [sp, #32]
  403e30:	stp	x20, x19, [sp, #48]
  403e34:	mov	x29, sp
  403e38:	cbz	x1, 403ee0 <ferror@plt+0x25e0>
  403e3c:	cbz	x8, 403ee0 <ferror@plt+0x25e0>
  403e40:	mov	x19, x2
  403e44:	cbz	x2, 403ee0 <ferror@plt+0x25e0>
  403e48:	ldrb	w9, [x8]
  403e4c:	cbz	w9, 403edc <ferror@plt+0x25dc>
  403e50:	mov	x20, x1
  403e54:	mov	x0, xzr
  403e58:	add	x21, x8, #0x1
  403e5c:	mov	w22, #0x1                   	// #1
  403e60:	b	403e6c <ferror@plt+0x256c>
  403e64:	add	x21, x21, #0x1
  403e68:	cbz	w9, 403edc <ferror@plt+0x25dc>
  403e6c:	mov	x8, x21
  403e70:	ldrb	w10, [x8], #-1
  403e74:	and	w9, w9, #0xff
  403e78:	cmp	x0, #0x0
  403e7c:	csel	x0, x8, x0, eq  // eq = none
  403e80:	cmp	w9, #0x2c
  403e84:	csel	x8, x8, xzr, eq  // eq = none
  403e88:	cmp	w10, #0x0
  403e8c:	mov	w9, w10
  403e90:	csel	x23, x21, x8, eq  // eq = none
  403e94:	cbz	x0, 403e64 <ferror@plt+0x2564>
  403e98:	cbz	x23, 403e64 <ferror@plt+0x2564>
  403e9c:	subs	x1, x23, x0
  403ea0:	b.ls	403ef4 <ferror@plt+0x25f4>  // b.plast
  403ea4:	blr	x19
  403ea8:	tbnz	w0, #31, 403ee0 <ferror@plt+0x25e0>
  403eac:	mov	w8, w0
  403eb0:	lsr	x8, x8, #3
  403eb4:	ldrb	w9, [x20, x8]
  403eb8:	and	w10, w0, #0x7
  403ebc:	lsl	w10, w22, w10
  403ec0:	orr	w9, w9, w10
  403ec4:	strb	w9, [x20, x8]
  403ec8:	ldrb	w8, [x23]
  403ecc:	cbz	w8, 403edc <ferror@plt+0x25dc>
  403ed0:	ldrb	w9, [x21]
  403ed4:	mov	x0, xzr
  403ed8:	b	403e64 <ferror@plt+0x2564>
  403edc:	mov	w0, wzr
  403ee0:	ldp	x20, x19, [sp, #48]
  403ee4:	ldp	x22, x21, [sp, #32]
  403ee8:	ldr	x23, [sp, #16]
  403eec:	ldp	x29, x30, [sp], #64
  403ef0:	ret
  403ef4:	mov	w0, #0xffffffff            	// #-1
  403ef8:	b	403ee0 <ferror@plt+0x25e0>
  403efc:	stp	x29, x30, [sp, #-48]!
  403f00:	mov	x8, x0
  403f04:	mov	w0, #0xffffffea            	// #-22
  403f08:	stp	x22, x21, [sp, #16]
  403f0c:	stp	x20, x19, [sp, #32]
  403f10:	mov	x29, sp
  403f14:	cbz	x1, 403fa8 <ferror@plt+0x26a8>
  403f18:	cbz	x8, 403fa8 <ferror@plt+0x26a8>
  403f1c:	mov	x19, x2
  403f20:	cbz	x2, 403fa8 <ferror@plt+0x26a8>
  403f24:	ldrb	w9, [x8]
  403f28:	cbz	w9, 403fa4 <ferror@plt+0x26a4>
  403f2c:	mov	x20, x1
  403f30:	mov	x0, xzr
  403f34:	add	x21, x8, #0x1
  403f38:	b	403f44 <ferror@plt+0x2644>
  403f3c:	add	x21, x21, #0x1
  403f40:	cbz	w9, 403fa4 <ferror@plt+0x26a4>
  403f44:	mov	x8, x21
  403f48:	ldrb	w10, [x8], #-1
  403f4c:	and	w9, w9, #0xff
  403f50:	cmp	x0, #0x0
  403f54:	csel	x0, x8, x0, eq  // eq = none
  403f58:	cmp	w9, #0x2c
  403f5c:	csel	x8, x8, xzr, eq  // eq = none
  403f60:	cmp	w10, #0x0
  403f64:	mov	w9, w10
  403f68:	csel	x22, x21, x8, eq  // eq = none
  403f6c:	cbz	x0, 403f3c <ferror@plt+0x263c>
  403f70:	cbz	x22, 403f3c <ferror@plt+0x263c>
  403f74:	subs	x1, x22, x0
  403f78:	b.ls	403fb8 <ferror@plt+0x26b8>  // b.plast
  403f7c:	blr	x19
  403f80:	tbnz	x0, #63, 403fa8 <ferror@plt+0x26a8>
  403f84:	ldr	x8, [x20]
  403f88:	orr	x8, x8, x0
  403f8c:	str	x8, [x20]
  403f90:	ldrb	w8, [x22]
  403f94:	cbz	w8, 403fa4 <ferror@plt+0x26a4>
  403f98:	ldrb	w9, [x21]
  403f9c:	mov	x0, xzr
  403fa0:	b	403f3c <ferror@plt+0x263c>
  403fa4:	mov	w0, wzr
  403fa8:	ldp	x20, x19, [sp, #32]
  403fac:	ldp	x22, x21, [sp, #16]
  403fb0:	ldp	x29, x30, [sp], #48
  403fb4:	ret
  403fb8:	mov	w0, #0xffffffff            	// #-1
  403fbc:	ldp	x20, x19, [sp, #32]
  403fc0:	ldp	x22, x21, [sp, #16]
  403fc4:	ldp	x29, x30, [sp], #48
  403fc8:	ret
  403fcc:	stp	x29, x30, [sp, #-64]!
  403fd0:	mov	x29, sp
  403fd4:	str	x23, [sp, #16]
  403fd8:	stp	x22, x21, [sp, #32]
  403fdc:	stp	x20, x19, [sp, #48]
  403fe0:	str	xzr, [x29, #24]
  403fe4:	cbz	x0, 4040bc <ferror@plt+0x27bc>
  403fe8:	mov	w21, w3
  403fec:	mov	x19, x2
  403ff0:	mov	x23, x1
  403ff4:	mov	x22, x0
  403ff8:	str	w3, [x1]
  403ffc:	str	w3, [x2]
  404000:	bl	4018b0 <__errno_location@plt>
  404004:	str	wzr, [x0]
  404008:	ldrb	w8, [x22]
  40400c:	mov	x20, x0
  404010:	cmp	w8, #0x3a
  404014:	b.ne	404020 <ferror@plt+0x2720>  // b.any
  404018:	add	x21, x22, #0x1
  40401c:	b	40407c <ferror@plt+0x277c>
  404020:	add	x1, x29, #0x18
  404024:	mov	w2, #0xa                   	// #10
  404028:	mov	x0, x22
  40402c:	bl	401790 <strtol@plt>
  404030:	str	w0, [x23]
  404034:	str	w0, [x19]
  404038:	ldr	x8, [x29, #24]
  40403c:	mov	w0, #0xffffffff            	// #-1
  404040:	cmp	x8, x22
  404044:	b.eq	4040bc <ferror@plt+0x27bc>  // b.none
  404048:	ldr	w9, [x20]
  40404c:	cbnz	w9, 4040bc <ferror@plt+0x27bc>
  404050:	cbz	x8, 4040bc <ferror@plt+0x27bc>
  404054:	ldrb	w9, [x8]
  404058:	cmp	w9, #0x2d
  40405c:	b.eq	404070 <ferror@plt+0x2770>  // b.none
  404060:	cmp	w9, #0x3a
  404064:	b.ne	4040b8 <ferror@plt+0x27b8>  // b.any
  404068:	ldrb	w9, [x8, #1]
  40406c:	cbz	w9, 4040d0 <ferror@plt+0x27d0>
  404070:	add	x21, x8, #0x1
  404074:	str	xzr, [x29, #24]
  404078:	str	wzr, [x20]
  40407c:	add	x1, x29, #0x18
  404080:	mov	w2, #0xa                   	// #10
  404084:	mov	x0, x21
  404088:	bl	401790 <strtol@plt>
  40408c:	str	w0, [x19]
  404090:	ldr	w8, [x20]
  404094:	mov	w0, #0xffffffff            	// #-1
  404098:	cbnz	w8, 4040bc <ferror@plt+0x27bc>
  40409c:	ldr	x8, [x29, #24]
  4040a0:	cbz	x8, 4040bc <ferror@plt+0x27bc>
  4040a4:	cmp	x8, x21
  4040a8:	mov	w0, #0xffffffff            	// #-1
  4040ac:	b.eq	4040bc <ferror@plt+0x27bc>  // b.none
  4040b0:	ldrb	w8, [x8]
  4040b4:	cbnz	w8, 4040bc <ferror@plt+0x27bc>
  4040b8:	mov	w0, wzr
  4040bc:	ldp	x20, x19, [sp, #48]
  4040c0:	ldp	x22, x21, [sp, #32]
  4040c4:	ldr	x23, [sp, #16]
  4040c8:	ldp	x29, x30, [sp], #64
  4040cc:	ret
  4040d0:	str	w21, [x19]
  4040d4:	b	4040b8 <ferror@plt+0x27b8>
  4040d8:	stp	x29, x30, [sp, #-48]!
  4040dc:	mov	w8, wzr
  4040e0:	str	x21, [sp, #16]
  4040e4:	stp	x20, x19, [sp, #32]
  4040e8:	mov	x29, sp
  4040ec:	cbz	x1, 404220 <ferror@plt+0x2920>
  4040f0:	cbz	x0, 404220 <ferror@plt+0x2920>
  4040f4:	ldrb	w8, [x0]
  4040f8:	and	w8, w8, #0xff
  4040fc:	cmp	w8, #0x2f
  404100:	mov	x19, x0
  404104:	b.ne	404120 <ferror@plt+0x2820>  // b.any
  404108:	mov	x0, x19
  40410c:	ldrb	w8, [x0, #1]!
  404110:	cmp	w8, #0x2f
  404114:	mov	w8, #0x2f                  	// #47
  404118:	b.eq	4040f8 <ferror@plt+0x27f8>  // b.none
  40411c:	b	404130 <ferror@plt+0x2830>
  404120:	cbnz	w8, 404130 <ferror@plt+0x2830>
  404124:	mov	x20, xzr
  404128:	mov	x19, xzr
  40412c:	b	404150 <ferror@plt+0x2850>
  404130:	mov	w20, #0x1                   	// #1
  404134:	ldrb	w8, [x19, x20]
  404138:	cbz	w8, 404150 <ferror@plt+0x2850>
  40413c:	cmp	w8, #0x2f
  404140:	b.eq	404150 <ferror@plt+0x2850>  // b.none
  404144:	add	x20, x20, #0x1
  404148:	ldrb	w8, [x19, x20]
  40414c:	cbnz	w8, 40413c <ferror@plt+0x283c>
  404150:	ldrb	w8, [x1]
  404154:	and	w8, w8, #0xff
  404158:	cmp	w8, #0x2f
  40415c:	mov	x21, x1
  404160:	b.ne	40417c <ferror@plt+0x287c>  // b.any
  404164:	mov	x1, x21
  404168:	ldrb	w8, [x1, #1]!
  40416c:	cmp	w8, #0x2f
  404170:	mov	w8, #0x2f                  	// #47
  404174:	b.eq	404154 <ferror@plt+0x2854>  // b.none
  404178:	b	40418c <ferror@plt+0x288c>
  40417c:	cbnz	w8, 40418c <ferror@plt+0x288c>
  404180:	mov	x8, xzr
  404184:	mov	x21, xzr
  404188:	b	4041ac <ferror@plt+0x28ac>
  40418c:	mov	w8, #0x1                   	// #1
  404190:	ldrb	w9, [x21, x8]
  404194:	cbz	w9, 4041ac <ferror@plt+0x28ac>
  404198:	cmp	w9, #0x2f
  40419c:	b.eq	4041ac <ferror@plt+0x28ac>  // b.none
  4041a0:	add	x8, x8, #0x1
  4041a4:	ldrb	w9, [x21, x8]
  4041a8:	cbnz	w9, 404198 <ferror@plt+0x2898>
  4041ac:	add	x9, x8, x20
  4041b0:	cmp	x9, #0x1
  4041b4:	b.eq	4041c0 <ferror@plt+0x28c0>  // b.none
  4041b8:	cbnz	x9, 4041e0 <ferror@plt+0x28e0>
  4041bc:	b	404214 <ferror@plt+0x2914>
  4041c0:	cbz	x19, 4041d0 <ferror@plt+0x28d0>
  4041c4:	ldrb	w9, [x19]
  4041c8:	cmp	w9, #0x2f
  4041cc:	b.eq	404214 <ferror@plt+0x2914>  // b.none
  4041d0:	cbz	x21, 40421c <ferror@plt+0x291c>
  4041d4:	ldrb	w9, [x21]
  4041d8:	cmp	w9, #0x2f
  4041dc:	b.eq	404214 <ferror@plt+0x2914>  // b.none
  4041e0:	cmp	x20, x8
  4041e4:	mov	w8, wzr
  4041e8:	b.ne	404220 <ferror@plt+0x2920>  // b.any
  4041ec:	cbz	x19, 404220 <ferror@plt+0x2920>
  4041f0:	cbz	x21, 404220 <ferror@plt+0x2920>
  4041f4:	mov	x0, x19
  4041f8:	mov	x1, x21
  4041fc:	mov	x2, x20
  404200:	bl	401670 <strncmp@plt>
  404204:	cbnz	w0, 40421c <ferror@plt+0x291c>
  404208:	add	x0, x19, x20
  40420c:	add	x1, x21, x20
  404210:	b	4040f4 <ferror@plt+0x27f4>
  404214:	mov	w8, #0x1                   	// #1
  404218:	b	404220 <ferror@plt+0x2920>
  40421c:	mov	w8, wzr
  404220:	ldp	x20, x19, [sp, #32]
  404224:	ldr	x21, [sp, #16]
  404228:	mov	w0, w8
  40422c:	ldp	x29, x30, [sp], #48
  404230:	ret
  404234:	stp	x29, x30, [sp, #-64]!
  404238:	orr	x8, x0, x1
  40423c:	stp	x24, x23, [sp, #16]
  404240:	stp	x22, x21, [sp, #32]
  404244:	stp	x20, x19, [sp, #48]
  404248:	mov	x29, sp
  40424c:	cbz	x8, 404280 <ferror@plt+0x2980>
  404250:	mov	x19, x1
  404254:	mov	x21, x0
  404258:	mov	x20, x2
  40425c:	cbz	x0, 40429c <ferror@plt+0x299c>
  404260:	cbz	x19, 4042b8 <ferror@plt+0x29b8>
  404264:	mov	x0, x21
  404268:	bl	401560 <strlen@plt>
  40426c:	mvn	x8, x0
  404270:	cmp	x8, x20
  404274:	b.cs	4042c0 <ferror@plt+0x29c0>  // b.hs, b.nlast
  404278:	mov	x22, xzr
  40427c:	b	4042fc <ferror@plt+0x29fc>
  404280:	adrp	x0, 405000 <ferror@plt+0x3700>
  404284:	add	x0, x0, #0xaf
  404288:	ldp	x20, x19, [sp, #48]
  40428c:	ldp	x22, x21, [sp, #32]
  404290:	ldp	x24, x23, [sp, #16]
  404294:	ldp	x29, x30, [sp], #64
  404298:	b	4016f0 <strdup@plt>
  40429c:	mov	x0, x19
  4042a0:	mov	x1, x20
  4042a4:	ldp	x20, x19, [sp, #48]
  4042a8:	ldp	x22, x21, [sp, #32]
  4042ac:	ldp	x24, x23, [sp, #16]
  4042b0:	ldp	x29, x30, [sp], #64
  4042b4:	b	4017e0 <strndup@plt>
  4042b8:	mov	x0, x21
  4042bc:	b	404288 <ferror@plt+0x2988>
  4042c0:	add	x24, x0, x20
  4042c4:	mov	x23, x0
  4042c8:	add	x0, x24, #0x1
  4042cc:	bl	401640 <malloc@plt>
  4042d0:	mov	x22, x0
  4042d4:	cbz	x0, 4042fc <ferror@plt+0x29fc>
  4042d8:	mov	x0, x22
  4042dc:	mov	x1, x21
  4042e0:	mov	x2, x23
  4042e4:	bl	401520 <memcpy@plt>
  4042e8:	add	x0, x22, x23
  4042ec:	mov	x1, x19
  4042f0:	mov	x2, x20
  4042f4:	bl	401520 <memcpy@plt>
  4042f8:	strb	wzr, [x22, x24]
  4042fc:	mov	x0, x22
  404300:	ldp	x20, x19, [sp, #48]
  404304:	ldp	x22, x21, [sp, #32]
  404308:	ldp	x24, x23, [sp, #16]
  40430c:	ldp	x29, x30, [sp], #64
  404310:	ret
  404314:	stp	x29, x30, [sp, #-64]!
  404318:	stp	x20, x19, [sp, #48]
  40431c:	mov	x20, x0
  404320:	stp	x24, x23, [sp, #16]
  404324:	stp	x22, x21, [sp, #32]
  404328:	mov	x29, sp
  40432c:	cbz	x1, 404360 <ferror@plt+0x2a60>
  404330:	mov	x0, x1
  404334:	mov	x19, x1
  404338:	bl	401560 <strlen@plt>
  40433c:	mov	x21, x0
  404340:	cbz	x20, 40436c <ferror@plt+0x2a6c>
  404344:	mov	x0, x20
  404348:	bl	401560 <strlen@plt>
  40434c:	mvn	x8, x0
  404350:	cmp	x21, x8
  404354:	b.ls	404388 <ferror@plt+0x2a88>  // b.plast
  404358:	mov	x22, xzr
  40435c:	b	4043c4 <ferror@plt+0x2ac4>
  404360:	cbz	x20, 4043dc <ferror@plt+0x2adc>
  404364:	mov	x0, x20
  404368:	b	4043e4 <ferror@plt+0x2ae4>
  40436c:	mov	x0, x19
  404370:	mov	x1, x21
  404374:	ldp	x20, x19, [sp, #48]
  404378:	ldp	x22, x21, [sp, #32]
  40437c:	ldp	x24, x23, [sp, #16]
  404380:	ldp	x29, x30, [sp], #64
  404384:	b	4017e0 <strndup@plt>
  404388:	add	x24, x0, x21
  40438c:	mov	x23, x0
  404390:	add	x0, x24, #0x1
  404394:	bl	401640 <malloc@plt>
  404398:	mov	x22, x0
  40439c:	cbz	x0, 4043c4 <ferror@plt+0x2ac4>
  4043a0:	mov	x0, x22
  4043a4:	mov	x1, x20
  4043a8:	mov	x2, x23
  4043ac:	bl	401520 <memcpy@plt>
  4043b0:	add	x0, x22, x23
  4043b4:	mov	x1, x19
  4043b8:	mov	x2, x21
  4043bc:	bl	401520 <memcpy@plt>
  4043c0:	strb	wzr, [x22, x24]
  4043c4:	mov	x0, x22
  4043c8:	ldp	x20, x19, [sp, #48]
  4043cc:	ldp	x22, x21, [sp, #32]
  4043d0:	ldp	x24, x23, [sp, #16]
  4043d4:	ldp	x29, x30, [sp], #64
  4043d8:	ret
  4043dc:	adrp	x0, 405000 <ferror@plt+0x3700>
  4043e0:	add	x0, x0, #0xaf
  4043e4:	ldp	x20, x19, [sp, #48]
  4043e8:	ldp	x22, x21, [sp, #32]
  4043ec:	ldp	x24, x23, [sp, #16]
  4043f0:	ldp	x29, x30, [sp], #64
  4043f4:	b	4016f0 <strdup@plt>
  4043f8:	sub	sp, sp, #0x140
  4043fc:	stp	x29, x30, [sp, #240]
  404400:	add	x29, sp, #0xf0
  404404:	sub	x9, x29, #0x70
  404408:	mov	x10, sp
  40440c:	mov	x11, #0xffffffffffffffd0    	// #-48
  404410:	add	x8, x29, #0x50
  404414:	movk	x11, #0xff80, lsl #32
  404418:	add	x9, x9, #0x30
  40441c:	add	x10, x10, #0x80
  404420:	stp	x8, x9, [x29, #-32]
  404424:	stp	x10, x11, [x29, #-16]
  404428:	stp	x2, x3, [x29, #-112]
  40442c:	stp	x4, x5, [x29, #-96]
  404430:	stp	x6, x7, [x29, #-80]
  404434:	stp	q1, q2, [sp, #16]
  404438:	str	q0, [sp]
  40443c:	ldp	q0, q1, [x29, #-32]
  404440:	stp	x20, x19, [sp, #304]
  404444:	mov	x19, x0
  404448:	add	x0, x29, #0x18
  40444c:	sub	x2, x29, #0x40
  404450:	str	x28, [sp, #256]
  404454:	stp	x24, x23, [sp, #272]
  404458:	stp	x22, x21, [sp, #288]
  40445c:	stp	q3, q4, [sp, #48]
  404460:	stp	q5, q6, [sp, #80]
  404464:	str	q7, [sp, #112]
  404468:	stp	q0, q1, [x29, #-64]
  40446c:	bl	4017d0 <vasprintf@plt>
  404470:	tbnz	w0, #31, 4044a8 <ferror@plt+0x2ba8>
  404474:	ldr	x21, [x29, #24]
  404478:	orr	x8, x19, x21
  40447c:	cbz	x8, 4044b0 <ferror@plt+0x2bb0>
  404480:	mov	w22, w0
  404484:	cbz	x19, 4044c4 <ferror@plt+0x2bc4>
  404488:	cbz	x21, 4044d8 <ferror@plt+0x2bd8>
  40448c:	mov	x0, x19
  404490:	bl	401560 <strlen@plt>
  404494:	mvn	x8, x0
  404498:	cmp	x8, x22
  40449c:	b.cs	4044e0 <ferror@plt+0x2be0>  // b.hs, b.nlast
  4044a0:	mov	x20, xzr
  4044a4:	b	40451c <ferror@plt+0x2c1c>
  4044a8:	mov	x20, xzr
  4044ac:	b	404524 <ferror@plt+0x2c24>
  4044b0:	adrp	x0, 405000 <ferror@plt+0x3700>
  4044b4:	add	x0, x0, #0xaf
  4044b8:	bl	4016f0 <strdup@plt>
  4044bc:	mov	x20, x0
  4044c0:	b	40451c <ferror@plt+0x2c1c>
  4044c4:	mov	x0, x21
  4044c8:	mov	x1, x22
  4044cc:	bl	4017e0 <strndup@plt>
  4044d0:	mov	x20, x0
  4044d4:	b	40451c <ferror@plt+0x2c1c>
  4044d8:	mov	x0, x19
  4044dc:	b	4044b8 <ferror@plt+0x2bb8>
  4044e0:	add	x24, x0, x22
  4044e4:	mov	x23, x0
  4044e8:	add	x0, x24, #0x1
  4044ec:	bl	401640 <malloc@plt>
  4044f0:	mov	x20, x0
  4044f4:	cbz	x0, 40451c <ferror@plt+0x2c1c>
  4044f8:	mov	x0, x20
  4044fc:	mov	x1, x19
  404500:	mov	x2, x23
  404504:	bl	401520 <memcpy@plt>
  404508:	add	x0, x20, x23
  40450c:	mov	x1, x21
  404510:	mov	x2, x22
  404514:	bl	401520 <memcpy@plt>
  404518:	strb	wzr, [x20, x24]
  40451c:	ldr	x0, [x29, #24]
  404520:	bl	4017b0 <free@plt>
  404524:	mov	x0, x20
  404528:	ldp	x20, x19, [sp, #304]
  40452c:	ldp	x22, x21, [sp, #288]
  404530:	ldp	x24, x23, [sp, #272]
  404534:	ldr	x28, [sp, #256]
  404538:	ldp	x29, x30, [sp, #240]
  40453c:	add	sp, sp, #0x140
  404540:	ret
  404544:	sub	sp, sp, #0x60
  404548:	stp	x29, x30, [sp, #16]
  40454c:	stp	x26, x25, [sp, #32]
  404550:	stp	x24, x23, [sp, #48]
  404554:	stp	x22, x21, [sp, #64]
  404558:	stp	x20, x19, [sp, #80]
  40455c:	ldr	x23, [x0]
  404560:	add	x29, sp, #0x10
  404564:	ldrb	w8, [x23]
  404568:	cbz	w8, 404728 <ferror@plt+0x2e28>
  40456c:	mov	x20, x0
  404570:	mov	x22, x1
  404574:	mov	x0, x23
  404578:	mov	x1, x2
  40457c:	mov	w24, w3
  404580:	mov	x21, x2
  404584:	bl	4017f0 <strspn@plt>
  404588:	add	x19, x23, x0
  40458c:	ldrb	w25, [x19]
  404590:	cbz	x25, 404724 <ferror@plt+0x2e24>
  404594:	cbz	w24, 404624 <ferror@plt+0x2d24>
  404598:	cmp	w25, #0x3f
  40459c:	b.hi	404640 <ferror@plt+0x2d40>  // b.pmore
  4045a0:	mov	w8, #0x1                   	// #1
  4045a4:	mov	x9, #0x1                   	// #1
  4045a8:	lsl	x8, x8, x25
  4045ac:	movk	x9, #0x84, lsl #32
  4045b0:	and	x8, x8, x9
  4045b4:	cbz	x8, 404640 <ferror@plt+0x2d40>
  4045b8:	sturb	w25, [x29, #-4]
  4045bc:	sturb	wzr, [x29, #-3]
  4045c0:	mov	x24, x19
  4045c4:	ldrb	w9, [x24, #1]!
  4045c8:	cbz	w9, 4046c0 <ferror@plt+0x2dc0>
  4045cc:	add	x10, x0, x23
  4045d0:	mov	x26, xzr
  4045d4:	mov	w8, wzr
  4045d8:	add	x23, x10, #0x2
  4045dc:	b	404600 <ferror@plt+0x2d00>
  4045e0:	sxtb	w1, w9
  4045e4:	sub	x0, x29, #0x4
  4045e8:	bl	401800 <strchr@plt>
  4045ec:	cbnz	x0, 4046d4 <ferror@plt+0x2dd4>
  4045f0:	mov	w8, wzr
  4045f4:	ldrb	w9, [x23, x26]
  4045f8:	add	x26, x26, #0x1
  4045fc:	cbz	w9, 404620 <ferror@plt+0x2d20>
  404600:	cbnz	w8, 4045f0 <ferror@plt+0x2cf0>
  404604:	and	w8, w9, #0xff
  404608:	cmp	w8, #0x5c
  40460c:	b.ne	4045e0 <ferror@plt+0x2ce0>  // b.any
  404610:	mov	w8, #0x1                   	// #1
  404614:	ldrb	w9, [x23, x26]
  404618:	add	x26, x26, #0x1
  40461c:	cbnz	w9, 404600 <ferror@plt+0x2d00>
  404620:	b	4046d8 <ferror@plt+0x2dd8>
  404624:	mov	x0, x19
  404628:	mov	x1, x21
  40462c:	bl	401890 <strcspn@plt>
  404630:	add	x8, x19, x0
  404634:	str	x0, [x22]
  404638:	str	x8, [x20]
  40463c:	b	40472c <ferror@plt+0x2e2c>
  404640:	add	x9, x0, x23
  404644:	mov	x24, xzr
  404648:	mov	w8, wzr
  40464c:	add	x23, x9, #0x1
  404650:	b	404674 <ferror@plt+0x2d74>
  404654:	sxtb	w1, w25
  404658:	mov	x0, x21
  40465c:	bl	401800 <strchr@plt>
  404660:	cbnz	x0, 4046cc <ferror@plt+0x2dcc>
  404664:	mov	w8, wzr
  404668:	ldrb	w25, [x23, x24]
  40466c:	add	x24, x24, #0x1
  404670:	cbz	w25, 404694 <ferror@plt+0x2d94>
  404674:	cbnz	w8, 404664 <ferror@plt+0x2d64>
  404678:	and	w8, w25, #0xff
  40467c:	cmp	w8, #0x5c
  404680:	b.ne	404654 <ferror@plt+0x2d54>  // b.any
  404684:	mov	w8, #0x1                   	// #1
  404688:	ldrb	w25, [x23, x24]
  40468c:	add	x24, x24, #0x1
  404690:	cbnz	w25, 404674 <ferror@plt+0x2d74>
  404694:	sub	w8, w24, w8
  404698:	sxtw	x8, w8
  40469c:	str	x8, [x22]
  4046a0:	add	x22, x19, x8
  4046a4:	ldrsb	w1, [x22]
  4046a8:	cbz	w1, 4046b8 <ferror@plt+0x2db8>
  4046ac:	mov	x0, x21
  4046b0:	bl	401800 <strchr@plt>
  4046b4:	cbz	x0, 404724 <ferror@plt+0x2e24>
  4046b8:	str	x22, [x20]
  4046bc:	b	40472c <ferror@plt+0x2e2c>
  4046c0:	mov	w8, wzr
  4046c4:	mov	w26, wzr
  4046c8:	b	4046d8 <ferror@plt+0x2dd8>
  4046cc:	mov	w8, wzr
  4046d0:	b	404694 <ferror@plt+0x2d94>
  4046d4:	mov	w8, wzr
  4046d8:	sub	w8, w26, w8
  4046dc:	sxtw	x23, w8
  4046e0:	str	x23, [x22]
  4046e4:	add	x8, x23, x19
  4046e8:	ldrb	w8, [x8, #1]
  4046ec:	cbz	w8, 404724 <ferror@plt+0x2e24>
  4046f0:	cmp	w8, w25
  4046f4:	b.ne	404724 <ferror@plt+0x2e24>  // b.any
  4046f8:	add	x8, x23, x19
  4046fc:	ldrsb	w1, [x8, #2]
  404700:	cbz	w1, 404710 <ferror@plt+0x2e10>
  404704:	mov	x0, x21
  404708:	bl	401800 <strchr@plt>
  40470c:	cbz	x0, 404724 <ferror@plt+0x2e24>
  404710:	add	x8, x19, x23
  404714:	add	x8, x8, #0x2
  404718:	str	x8, [x20]
  40471c:	mov	x19, x24
  404720:	b	40472c <ferror@plt+0x2e2c>
  404724:	str	x19, [x20]
  404728:	mov	x19, xzr
  40472c:	mov	x0, x19
  404730:	ldp	x20, x19, [sp, #80]
  404734:	ldp	x22, x21, [sp, #64]
  404738:	ldp	x24, x23, [sp, #48]
  40473c:	ldp	x26, x25, [sp, #32]
  404740:	ldp	x29, x30, [sp, #16]
  404744:	add	sp, sp, #0x60
  404748:	ret
  40474c:	stp	x29, x30, [sp, #-32]!
  404750:	str	x19, [sp, #16]
  404754:	mov	x19, x0
  404758:	mov	x29, sp
  40475c:	mov	x0, x19
  404760:	bl	4016a0 <fgetc@plt>
  404764:	cmp	w0, #0xa
  404768:	b.eq	404784 <ferror@plt+0x2e84>  // b.none
  40476c:	cmn	w0, #0x1
  404770:	b.ne	40475c <ferror@plt+0x2e5c>  // b.any
  404774:	mov	w0, #0x1                   	// #1
  404778:	ldr	x19, [sp, #16]
  40477c:	ldp	x29, x30, [sp], #32
  404780:	ret
  404784:	mov	w0, wzr
  404788:	ldr	x19, [sp, #16]
  40478c:	ldp	x29, x30, [sp], #32
  404790:	ret
  404794:	nop
  404798:	stp	x29, x30, [sp, #-64]!
  40479c:	mov	x29, sp
  4047a0:	stp	x19, x20, [sp, #16]
  4047a4:	adrp	x20, 415000 <ferror@plt+0x13700>
  4047a8:	add	x20, x20, #0xdf0
  4047ac:	stp	x21, x22, [sp, #32]
  4047b0:	adrp	x21, 415000 <ferror@plt+0x13700>
  4047b4:	add	x21, x21, #0xde8
  4047b8:	sub	x20, x20, x21
  4047bc:	mov	w22, w0
  4047c0:	stp	x23, x24, [sp, #48]
  4047c4:	mov	x23, x1
  4047c8:	mov	x24, x2
  4047cc:	bl	4014e8 <memcpy@plt-0x38>
  4047d0:	cmp	xzr, x20, asr #3
  4047d4:	b.eq	404800 <ferror@plt+0x2f00>  // b.none
  4047d8:	asr	x20, x20, #3
  4047dc:	mov	x19, #0x0                   	// #0
  4047e0:	ldr	x3, [x21, x19, lsl #3]
  4047e4:	mov	x2, x24
  4047e8:	add	x19, x19, #0x1
  4047ec:	mov	x1, x23
  4047f0:	mov	w0, w22
  4047f4:	blr	x3
  4047f8:	cmp	x20, x19
  4047fc:	b.ne	4047e0 <ferror@plt+0x2ee0>  // b.any
  404800:	ldp	x19, x20, [sp, #16]
  404804:	ldp	x21, x22, [sp, #32]
  404808:	ldp	x23, x24, [sp, #48]
  40480c:	ldp	x29, x30, [sp], #64
  404810:	ret
  404814:	nop
  404818:	ret
  40481c:	nop
  404820:	adrp	x2, 416000 <ferror@plt+0x14700>
  404824:	mov	x1, #0x0                   	// #0
  404828:	ldr	x2, [x2, #512]
  40482c:	b	4015d0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000404830 <.fini>:
  404830:	stp	x29, x30, [sp, #-16]!
  404834:	mov	x29, sp
  404838:	ldp	x29, x30, [sp], #16
  40483c:	ret
