============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.20 - 15.20-p004_1
  Generated on:           May 26 2025  12:05:29 am
  Module:                 synth_wrapper
  Interconnect mode:      global
  Area mode:              timing library
============================================================


Path 1: MET (1 ps) Setup Check with Pin result_reg[3]/CLK->D
     Startpoint: (R) a_reg_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) result_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1429            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1429            0     
                                              
             Setup:-     137                  
       Uncertainty:-      14                  
     Required Time:=    1278                  
      Launch Clock:-       0                  
         Data Path:-    1276                  
             Slack:=       1                  

#---------------------------------------------------------------------------------------------------
#  Timing Point    Flags     Arc    Edge           Cell             Fanout Load Trans Delay Arrival 
#                                                                          (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  a_reg_reg[1]/CLK -       -        R     (arrival)                     16    -     0     -       0 
  a_reg_reg[1]/Q_N -       CLK->Q_N F     sky130_fd_sc_hd__dfbbp_1       1  6.1    70   436     436 
  g316/Y           -       A->Y     R     sky130_fd_sc_hd__clkinv_2      5 24.6    94   102     539 
  alu/g2892/Y      -       A->Y     F     sky130_fd_sc_hd__inv_2         2  7.5    33    47     586 
  alu/g2992/X      -       A->X     F     sky130_fd_sc_hd__or2_1         1  5.5    62   233     818 
  alu/g34/Y        -       B1->Y    R     sky130_fd_sc_hd__o21ai_2       2  8.8   146    79     897 
  alu/g2990/Y      -       A1->Y    F     sky130_fd_sc_hd__a21boi_1      2  5.5    70    98     995 
  alu/g2785/Y      -       A->Y     R     sky130_fd_sc_hd__nand2_1       2  6.8    79    90    1085 
  alu/g2781/Y      -       A->Y     F     sky130_fd_sc_hd__nand2_1       1  3.6    42    58    1144 
  alu/g2780/Y      -       A->Y     R     sky130_fd_sc_hd__nand2_1       1  3.7    59    58    1202 
  alu/g203/Y       -       A->Y     F     sky130_fd_sc_hd__nand4_1       1  3.2    73    75    1276 
  result_reg[3]/D  -       -        F     sky130_fd_sc_hd__dfrtp_1       1    -     -     0    1276 
#---------------------------------------------------------------------------------------------------



Path 2: MET (1 ps) Setup Check with Pin carry_reg/CLK->D
     Startpoint: (R) b_reg_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) carry_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1429            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1429            0     
                                              
             Setup:-      96                  
       Uncertainty:-      14                  
     Required Time:=    1318                  
      Launch Clock:-       0                  
         Data Path:-    1317                  
             Slack:=       1                  

#---------------------------------------------------------------------------------------------------
#  Timing Point    Flags     Arc    Edge           Cell             Fanout Load Trans Delay Arrival 
#                                                                          (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  b_reg_reg[0]/CLK -       -        R     (arrival)                     16    -     0     -       0 
  b_reg_reg[0]/Q_N -       CLK->Q_N F     sky130_fd_sc_hd__dfbbp_1       1  5.6    68   433     433 
  g324/Y           -       A->Y     R     sky130_fd_sc_hd__inv_2         5 20.1    99   105     538 
  alu/g2893/Y      -       A->Y     F     sky130_fd_sc_hd__inv_2         6 19.7    56    74     612 
  alu/g35/Y        -       B->Y     R     sky130_fd_sc_hd__nor2_2        4 14.6   183   162     774 
  alu/g34/Y        -       A1->Y    F     sky130_fd_sc_hd__o21ai_2       2  8.4    62   101     875 
  alu/g2990/Y      -       A1->Y    R     sky130_fd_sc_hd__a21boi_1      2  5.7   162   162    1038 
  alu/g2785/Y      -       A->Y     F     sky130_fd_sc_hd__nand2_1       2  6.4    74    96    1134 
  alu/g2777/Y      -       A2->Y    R     sky130_fd_sc_hd__o221ai_1      1  3.3   172   183    1317 
  carry_reg/D      -       -        R     sky130_fd_sc_hd__dfrtp_1       1    -     -     0    1317 
#---------------------------------------------------------------------------------------------------



Path 3: MET (3 ps) Setup Check with Pin result_reg[1]/CLK->D
     Startpoint: (R) op_reg_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (R) result_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1429            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1429            0     
                                              
             Setup:-      71                  
       Uncertainty:-      14                  
     Required Time:=    1344                  
      Launch Clock:-       0                  
         Data Path:-    1340                  
             Slack:=       3                  

#-------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  op_reg_reg[1]/CLK -       -      R     (arrival)                    16    -     0     -       0 
  op_reg_reg[1]/Q   -       CLK->Q R     sky130_fd_sc_hd__dfbbp_1      5 18.1   173   573     573 
  alu/g2947/Y       -       B->Y   F     sky130_fd_sc_hd__nand2_2      5 16.9    87   117     690 
  alu/g2951/Y       -       A->Y   R     sky130_fd_sc_hd__nor2_2       5 15.5   192   204     894 
  alu/g2805/Y       -       B->Y   F     sky130_fd_sc_hd__nor2_1       1  3.6    52    67     961 
  alu/g2797/X       -       A2->X  F     sky130_fd_sc_hd__o22a_1       1  3.6    48   196    1157 
  alu/g2973/Y       -       A->Y   R     sky130_fd_sc_hd__nand2_1      1  6.0    72    75    1233 
  alu/g2961/Y       -       B1->Y  F     sky130_fd_sc_hd__a21oi_2      1  3.6    60    36    1268 
  alu/g2959/Y       -       A->Y   R     sky130_fd_sc_hd__nand3_1      1  3.3    65    72    1340 
  result_reg[1]/D   -       -      R     sky130_fd_sc_hd__dfrtp_1      1    -     -     0    1340 
#-------------------------------------------------------------------------------------------------



Path 4: MET (6 ps) Setup Check with Pin result_reg[2]/CLK->D
     Startpoint: (R) b_reg_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) result_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1429            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1429            0     
                                              
             Setup:-     145                  
       Uncertainty:-      14                  
     Required Time:=    1270                  
      Launch Clock:-       0                  
         Data Path:-    1264                  
             Slack:=       6                  

#--------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge            Cell             Fanout Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  b_reg_reg[2]/CLK -       -      R     (arrival)                      16    -     0     -       0 
  b_reg_reg[2]/Q   -       CLK->Q R     sky130_fd_sc_hd__dfbbp_1        4 17.0   163   566     566 
  alu/g2870/Y      -       B->Y   F     sky130_fd_sc_hd__nor2_2         3 11.0    54    72     638 
  alu/g2855/Y      -       A->Y   R     sky130_fd_sc_hd__nand2_2        1  5.9    51    62     701 
  alu/fopt2967/Y   -       A->Y   F     sky130_fd_sc_hd__inv_2          4 14.2    36    50     751 
  alu/g2835/Y      -       A->Y   R     sky130_fd_sc_hd__nand2_1        3  7.9    89    82     833 
  alu/g2823/Y      -       A_N->Y R     sky130_fd_sc_hd__nand3b_1       1  5.7    92   129     962 
  alu/g2788/Y      -       C1->Y  F     sky130_fd_sc_hd__o211ai_2       1  5.4    71    89    1051 
  alu/g2784/Y      -       B1->Y  R     sky130_fd_sc_hd__a21oi_2        1  3.7    90   109    1160 
  alu/g2779/Y      -       D1->Y  F     sky130_fd_sc_hd__o2111ai_1      1  3.2    91   104    1264 
  result_reg[2]/D  -       -      F     sky130_fd_sc_hd__dfrtp_1        1    -     -     0    1264 
#--------------------------------------------------------------------------------------------------



Path 5: MET (40 ps) Setup Check with Pin result_reg[0]/CLK->D
     Startpoint: (R) a_reg_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (R) result_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1429            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1429            0     
                                              
             Setup:-      96                  
       Uncertainty:-      14                  
     Required Time:=    1319                  
      Launch Clock:-       0                  
         Data Path:-    1279                  
             Slack:=      40                  

#--------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge            Cell             Fanout Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  a_reg_reg[2]/CLK -       -      R     (arrival)                      16    -     0     -       0 
  a_reg_reg[2]/Q   -       CLK->Q R     sky130_fd_sc_hd__dfbbp_1        4 16.9   162   565     565 
  alu/g2884/X      -       A->X   R     sky130_fd_sc_hd__buf_1          5 16.0   197   213     778 
  alu/g2853/Y      -       C->Y   F     sky130_fd_sc_hd__nand3_1        1  2.9    64   102     880 
  alu/g2819/X      -       B->X   F     sky130_fd_sc_hd__and2_0         1  3.6    47   161    1041 
  alu/g2796/X      -       A2->X  F     sky130_fd_sc_hd__o21a_1         1  3.6    40   168    1209 
  alu/g2793/Y      -       D1->Y  R     sky130_fd_sc_hd__o2111ai_1      1  3.3   170    70    1279 
  result_reg[0]/D  -       -      R     sky130_fd_sc_hd__dfrtp_1        1    -     -     0    1279 
#--------------------------------------------------------------------------------------------------



Path 6: MET (376 ps) Late External Delay Assertion at pin carry
     Startpoint: (R) carry_reg/CLK
          Clock: (R) clk
       Endpoint: (F) carry
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1429            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1429            0     
                                              
      Output Delay:-     714                  
       Uncertainty:-      14                  
     Required Time:=     700                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=     376                  

#----------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                     (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------
  carry_reg/CLK  -       -      R     (arrival)                    16    -     0     -       0 
  carry_reg/Q    -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      1  1.3    33   325     325 
  carry          -       -      F     (port)                        -    -     -     0     325 
#----------------------------------------------------------------------------------------------



Path 7: MET (376 ps) Late External Delay Assertion at pin result[0]
     Startpoint: (R) result_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) result[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1429            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1429            0     
                                              
      Output Delay:-     714                  
       Uncertainty:-      14                  
     Required Time:=     700                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=     376                  

#-------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  result_reg[0]/CLK -       -      R     (arrival)                    16    -     0     -       0 
  result_reg[0]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      1  1.3    33   325     325 
  result[0]         -       -      F     (port)                        -    -     -     0     325 
#-------------------------------------------------------------------------------------------------



Path 8: MET (376 ps) Late External Delay Assertion at pin result[1]
     Startpoint: (R) result_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) result[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1429            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1429            0     
                                              
      Output Delay:-     714                  
       Uncertainty:-      14                  
     Required Time:=     700                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=     376                  

#-------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  result_reg[1]/CLK -       -      R     (arrival)                    16    -     0     -       0 
  result_reg[1]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      1  1.3    33   325     325 
  result[1]         -       -      F     (port)                        -    -     -     0     325 
#-------------------------------------------------------------------------------------------------



Path 9: MET (376 ps) Late External Delay Assertion at pin result[2]
     Startpoint: (R) result_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) result[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1429            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1429            0     
                                              
      Output Delay:-     714                  
       Uncertainty:-      14                  
     Required Time:=     700                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=     376                  

#-------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  result_reg[2]/CLK -       -      R     (arrival)                    16    -     0     -       0 
  result_reg[2]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      1  1.3    33   325     325 
  result[2]         -       -      F     (port)                        -    -     -     0     325 
#-------------------------------------------------------------------------------------------------



Path 10: MET (376 ps) Late External Delay Assertion at pin result[3]
     Startpoint: (R) result_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) result[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1429            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1429            0     
                                              
      Output Delay:-     714                  
       Uncertainty:-      14                  
     Required Time:=     700                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=     376                  

#-------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  result_reg[3]/CLK -       -      R     (arrival)                    16    -     0     -       0 
  result_reg[3]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      1  1.3    33   325     325 
  result[3]         -       -      F     (port)                        -    -     -     0     325 
#-------------------------------------------------------------------------------------------------

