{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1423538751793 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 64-Bit " "Running Quartus II 64-Bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1423538751793 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 09 22:25:51 2015 " "Processing started: Mon Feb 09 22:25:51 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1423538751793 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1423538751793 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off tile -c tile " "Command: quartus_drc --read_settings_files=off --write_settings_files=off tile -c tile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1423538751793 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_xcvr_resync " "Entity alt_xcvr_resync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423538765532 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1423538765532 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423538765532 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423538765532 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423538765532 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423538765532 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423538765532 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423538765532 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423538765532 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423538765532 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1423538765532 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423538765532 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1423538765532 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_14s1 " "Entity dcfifo_14s1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ld9:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ld9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423538765532 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_kd9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_kd9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423538765532 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1423538765532 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_4b02 " "Entity dcfifo_4b02" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_jd9:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_jd9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423538765532 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_id9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_id9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423538765532 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1423538765532 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_9qu1 " "Entity dcfifo_9qu1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423538765532 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423538765532 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1423538765532 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_ap02 " "Entity dcfifo_ap02" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_fd9:dffpipe11\|dffe12a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_fd9:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423538765532 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1423538765532 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_ggn1 " "Entity dcfifo_ggn1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423538765532 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423538765532 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1423538765532 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_l0s1 " "Entity dcfifo_l0s1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_nd9:dffpipe14\|dffe15a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_nd9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423538765532 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_md9:dffpipe11\|dffe12a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_md9:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423538765532 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1423538765532 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_lpu1 " "Entity dcfifo_lpu1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423538765532 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423538765532 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1423538765532 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_qb02 " "Entity dcfifo_qb02" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_hd9:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_hd9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423538765532 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_gd9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_gd9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423538765532 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1423538765532 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_vl02 " "Entity dcfifo_vl02" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_od9:dffpipe14\|dffe15a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_od9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423538765532 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_cd9:dffpipe10\|dffe11a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_cd9:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423538765532 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1423538765532 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423538765532 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423538765532 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1423538765532 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1423538765532 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Design Assistant" 0 -1 1423538765532 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/run_me_first.sdc " "Reading SDC File: '../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/run_me_first.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1423538767248 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc " "Reading SDC File: '../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1423538767248 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.400 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.400 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.400 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.400 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 10.000 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} " "create_clock -period 10.000 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 10.000 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} " "create_clock -period 10.000 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 10.000 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[6\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[6\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} " "create_clock -period 10.000 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[6\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[6\].stratixv_hssi_avmm_interface_inst\|pmatestbussel\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_cdr\|clk90bdes\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.400 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_cdr\|clk90bdes\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_cdr\|clk90bdes\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.400 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_cdr\|clk90bdes\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_cdr\|clk90bdes\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.400 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_cdr\|clk90bdes\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_cdr\|clk90bdes\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_cdr\|clk90bdes\} " "create_clock -period 0.400 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_cdr\|clk90bdes\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_cdr\|clk90bdes\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|refclk\} -multiply_by 25 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|refclk\} -multiply_by 25 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_tx_plls_inst\|pll\[0\].pll.cmu_pll.tx_pll\|clkcdr\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[0\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[0\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[1\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[1\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[2\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[2\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\} -divide_by 5 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\} -divide_by 5 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulseout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\} -divide_by 5 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\} -divide_by 5 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[0\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[0\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[1\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[1\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[2\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[2\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\} -divide_by 10 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[0\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[0\]\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\} -divide_by 10 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[0\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\} -divide_by 20 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[1\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[1\]\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\} -divide_by 20 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[1\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\} -divide_by 40 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[2\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[2\]\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clkcdrloc\} -divide_by 40 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[2\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkout\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[0\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[0\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[1\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[1\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[2\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[2\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[0\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[0\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[1\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[1\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[2\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[2\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[0\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[0\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[1\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[1\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[2\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[2\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsex6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpx6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpx6dn\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[0\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[0\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[1\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[1\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[2\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkx6dn\[2\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsexnup\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsexnup\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpxnup\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpxnup\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpxnup\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpxnup\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[0\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[0\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[1\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[1\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[2\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[2\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsexnup\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsexnup\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpxnup\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpxnup\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpxnup\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpxnup\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[0\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[0\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[1\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[1\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[2\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[2\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsexnup\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulsexnup\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpxnup\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkpxnup\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpxnup\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkpxnup\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[0\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[0\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[1\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[1\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[2\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclkxnup\[2\]\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.cdr_refclk_mux0\|refiqclk10\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.cdr_refclk_mux0\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.cdr_refclk_mux0\|refiqclk10\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.cdr_refclk_mux0\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.cdr_refclk_mux0\|refiqclk10\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.cdr_refclk_mux0\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.cdr_refclk_mux0\|refiqclk10\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.cdr_refclk_mux0\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.cdr_refclk_mux0\|refiqclk10\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.cdr_refclk_mux0\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.cdr_refclk_mux0\|refiqclk10\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.cdr_refclk_mux0\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.cdr_refclk_mux0\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.cdr_refclk_mux0\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_refclk_mux0\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_refclk_mux0\|refiqclk0\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_refclk_mux0\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_refclk_mux0\|refiqclk1\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_refclk_mux0\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_refclk_mux0\|refiqclk1\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_refclk_mux0\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_refclk_mux0\|refiqclk1\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_refclk_mux0\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_refclk_mux0\|refiqclk1\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_refclk_mux0\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|refiqclk1\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|refiqclk1\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.cdr_refclk_mux0\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 8.000 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv\} " "create_clock -period 8.000 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk33pcs\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk33pcs\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk33pcs\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk33pcs\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk33pcs\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk33pcs\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk33pcs\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk33pcs\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk90b\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk90b\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk33pcs\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk33pcs\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk33pcs\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk33pcs\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk33pcs\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk33pcs\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk33pcs\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk33pcs\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk33pcs\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk33pcs\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk33pcs\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk33pcs\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk90b\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk90b\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk33pcs\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk33pcs\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk33pcs\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk33pcs\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk90b\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk90b\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk33pcs\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk33pcs\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk33pcs\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk33pcs\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma\} -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|clocktopld\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk90b\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk90b\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_cdr\|clk90bdes\} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk90b\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk90b\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk33pcs\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk33pcs\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk90b\} -divide_by 66 -multiply_by 10 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk33pcs\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk33pcs\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|txpmalocalclk\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|user_pll_cmp\|user_pll_inst\|altera_pll_i\|stratixv_pll\|counter\[0\].output_counter\|vco1ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|user_pll_cmp\|user_pll_inst\|altera_pll_i\|stratixv_pll\|counter\[0\].output_counter\|divclk\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|user_pll_cmp\|user_pll_inst\|altera_pll_i\|stratixv_pll\|counter\[0\].output_counter\|divclk\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|user_pll_cmp\|user_pll_inst\|altera_pll_i\|stratixv_pll\|counter\[0\].output_counter\|vco1ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|user_pll_cmp\|user_pll_inst\|altera_pll_i\|stratixv_pll\|counter\[0\].output_counter\|divclk\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|user_pll_cmp\|user_pll_inst\|altera_pll_i\|stratixv_pll\|counter\[0\].output_counter\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|user_pll_cmp\|user_pll_inst\|altera_pll_i\|stratixv_pll\|fpll_0\|fpll\|refclkin\} -divide_by 2 -multiply_by 32 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|user_pll_cmp\|user_pll_inst\|altera_pll_i\|stratixv_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|user_pll_cmp\|user_pll_inst\|altera_pll_i\|stratixv_pll\|fpll_0\|fpll\|vcoph\[0\]\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|user_pll_cmp\|user_pll_inst\|altera_pll_i\|stratixv_pll\|fpll_0\|fpll\|refclkin\} -divide_by 2 -multiply_by 32 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|user_pll_cmp\|user_pll_inst\|altera_pll_i\|stratixv_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|user_pll_cmp\|user_pll_inst\|altera_pll_i\|stratixv_pll\|fpll_0\|fpll\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 10 -multiply_by 64 -duty_cycle 50.00 -name \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 10 -multiply_by 64 -duty_cycle 50.00 -name \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk\} \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk\} \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk\} \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk\} \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll6~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk\} \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll6~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk\} \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll7~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -divide_by 32 -duty_cycle 50.00 -name \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk\} \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll7~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -divide_by 32 -duty_cycle 50.00 -name \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk\} \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll3~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -phase 269.86 -duty_cycle 50.00 -name \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk\} \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll3~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -phase 269.86 -duty_cycle 50.00 -name \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk\} \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -phase 180.00 -duty_cycle 50.00 -name \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk\} \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -phase 180.00 -duty_cycle 50.00 -name \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk\} \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll10~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -divide_by 2 -phase 67.39 -duty_cycle 50.00 -name \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll10~PLL_OUTPUT_COUNTER\|divclk\} \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll10~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll10~PLL_OUTPUT_COUNTER\|vco1ph\[0\]\} -divide_by 2 -phase 67.39 -duty_cycle 50.00 -name \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll10~PLL_OUTPUT_COUNTER\|divclk\} \{g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll10~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|internal_pll\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 24 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|internal_pll\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|internal_pll\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|internal_pll\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 24 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|internal_pll\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|internal_pll\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|internal_pll\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|internal_pll\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|internal_pll\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|internal_pll\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|internal_pll\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|internal_pll\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\|pldnfrzdrv \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldlccmurstbout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxiqclkout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000 " "set_max_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000 " "set_min_delay -from \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pldtxpmasyncpfbkpout \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767888 ""}  } {  } 0 332110 "%1!s!" 0 0 "Design Assistant" 0 -1 1423538767888 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Design Assistant" 0 -1 1423538767919 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "g_glob_def_proceV.sdc 37 *\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp\|clk2 register " "Ignored filter at g_glob_def_proceV.sdc(37): *\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp\|clk2 could not be matched with a register" {  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1423538767919 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock g_glob_def_proceV.sdc 37 Argument <targets> is an empty collection " "Ignored create_clock at g_glob_def_proceV.sdc(37): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 10.000 -name clk2 \[get_registers \$clk2\] " "create_clock -period 10.000 -name clk2 \[get_registers \$clk2\]" {  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767919 ""}  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1423538767919 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "g_glob_def_proceV.sdc 67 *\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|user_pll_cmp\|user_pll_inst\|altera_pll_i\|stratixv_pll\|counter\[1\].output_counter\|divclk clock " "Ignored filter at g_glob_def_proceV.sdc(67): *\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|user_pll_cmp\|user_pll_inst\|altera_pll_i\|stratixv_pll\|counter\[1\].output_counter\|divclk could not be matched with a clock" {  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1423538767919 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path g_glob_def_proceV.sdc 67 Argument <to> is an empty collection " "Ignored set_false_path at g_glob_def_proceV.sdc(67): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$lb_clock\] -to \[get_clocks \$clk\] " "set_false_path -from \[get_clocks \$lb_clock\] -to \[get_clocks \$clk\]" {  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767919 ""}  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1423538767919 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path g_glob_def_proceV.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at g_glob_def_proceV.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$clk0\] -to \[get_clocks \$clk\] " "set_false_path -from \[get_clocks \$clk0\] -to \[get_clocks \$clk\]" {  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767919 ""}  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1423538767919 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path g_glob_def_proceV.sdc 77 Argument <from> is an empty collection " "Ignored set_false_path at g_glob_def_proceV.sdc(77): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$clk\] -to \[get_clocks \$lb_clock\] " "set_false_path -from \[get_clocks \$clk\] -to \[get_clocks \$lb_clock\]" {  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767919 ""}  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1423538767919 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path g_glob_def_proceV.sdc 78 Argument <from> is an empty collection " "Ignored set_false_path at g_glob_def_proceV.sdc(78): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$clk\] -to \[get_clocks \$clk0\] " "set_false_path -from \[get_clocks \$clk\] -to \[get_clocks \$clk0\]" {  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767919 ""}  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1423538767919 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path g_glob_def_proceV.sdc 79 Argument <from> is an empty collection " "Ignored set_false_path at g_glob_def_proceV.sdc(79): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$clk\] -to \[get_clocks \{ref_clk\}\] " "set_false_path -from \[get_clocks \$clk\] -to \[get_clocks \{ref_clk\}\]" {  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767919 ""}  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1423538767919 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path g_glob_def_proceV.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at g_glob_def_proceV.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{ref_clk\}\] -to \[get_clocks \$clk\] " "set_false_path -from \[get_clocks \{ref_clk\}\] -to \[get_clocks \$clk\]" {  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767919 ""}  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1423538767919 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "g_glob_def_proceV.sdc 102 *\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|altpcie_reconfig_driver:pcie_reconfig_driver_0\|g_reconfig_ip.adce_on_r\[0\] register " "Ignored filter at g_glob_def_proceV.sdc(102): *\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|altpcie_reconfig_driver:pcie_reconfig_driver_0\|g_reconfig_ip.adce_on_r\[0\] could not be matched with a register" {  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1423538767935 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path g_glob_def_proceV.sdc 102 Argument <from> is an empty collection " "Ignored set_false_path at g_glob_def_proceV.sdc(102): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|altpcie_reconfig_driver:pcie_reconfig_driver_0\|g_reconfig_ip.adce_on_r\[0\]\}\] " "set_false_path -from \[get_registers \{*\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|altpcie_reconfig_driver:pcie_reconfig_driver_0\|g_reconfig_ip.adce_on_r\[0\]\}\]" {  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1423538767935 ""}  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1423538767935 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "g_glob_def_proceV.sdc 273 *altpcie_rs_serdes\|fifo_err_sync_r\[0\] register " "Ignored filter at g_glob_def_proceV.sdc(273): *altpcie_rs_serdes\|fifo_err_sync_r\[0\] could not be matched with a register" {  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" 273 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1423538768559 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path g_glob_def_proceV.sdc 273 Argument <to> is an empty collection " "Ignored set_false_path at g_glob_def_proceV.sdc(273): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to   \[get_registers *altpcie_rs_serdes\|fifo_err_sync_r\[0\]\] " "set_false_path -to   \[get_registers *altpcie_rs_serdes\|fifo_err_sync_r\[0\]\]" {  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" 273 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1423538768559 ""}  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" 273 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1423538768559 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "g_glob_def_proceV.sdc 277 *hip_ctrl* pin " "Ignored filter at g_glob_def_proceV.sdc(277): *hip_ctrl* could not be matched with a pin" {  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" 277 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1423538769760 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path g_glob_def_proceV.sdc 277 Argument <from> is an empty collection " "Ignored set_false_path at g_glob_def_proceV.sdc(277): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_pins -compatibility_mode *hip_ctrl*\] " "set_false_path -from \[get_pins -compatibility_mode *hip_ctrl*\]" {  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" 277 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1423538769760 ""}  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_glob_def_proceV.sdc" 277 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1423538769760 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altera_pcie_sv_hip_ast_pipen1b.sdc " "Reading SDC File: '../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altera_pcie_sv_hip_ast_pipen1b.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1423538769760 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altera_pcie_sv_hip_ast_rs_serdes.sdc " "Reading SDC File: '../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altera_pcie_sv_hip_ast_rs_serdes.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1423538769994 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altera_pcie_sv_hip_ast_hip_reconfig.sdc " "Reading SDC File: '../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altera_pcie_sv_hip_ast_hip_reconfig.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1423538770228 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pcie_sv_hip_ast_hip_reconfig.sdc 19 *hip_reconfig_clk* port or pin or register or keeper or net " "Ignored filter at altera_pcie_sv_hip_ast_hip_reconfig.sdc(19): *hip_reconfig_clk* could not be matched with a port or pin or register or keeper or net" {  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altera_pcie_sv_hip_ast_hip_reconfig.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altera_pcie_sv_hip_ast_hip_reconfig.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1423538770509 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock altera_pcie_sv_hip_ast_hip_reconfig.sdc 19 Argument <targets> is not an object ID " "Ignored create_clock at altera_pcie_sv_hip_ast_hip_reconfig.sdc(19): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"250 MHz\" -name \{hip_reconfig_clk\} \{*hip_reconfig_clk*\} " "create_clock -period \"250 MHz\" -name \{hip_reconfig_clk\} \{*hip_reconfig_clk*\}" {  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altera_pcie_sv_hip_ast_hip_reconfig.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altera_pcie_sv_hip_ast_hip_reconfig.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1423538770509 ""}  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altera_pcie_sv_hip_ast_hip_reconfig.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altera_pcie_sv_hip_ast_hip_reconfig.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1423538770509 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/altera_reset_controller.sdc " "Reading SDC File: '../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1423538770509 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/alt_xcvr_reconfig.sdc " "Reading SDC File: '../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/alt_xcvr_reconfig.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1423538770509 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_xcvr_reconfig.sdc 25 \$reconfig_xcvr_clk port " "Ignored filter at alt_xcvr_reconfig.sdc(25): \$reconfig_xcvr_clk could not be matched with a port" {  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/alt_xcvr_reconfig.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/alt_xcvr_reconfig.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1423538770509 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock alt_xcvr_reconfig.sdc 25 Incorrect assignment for clock.  Source node: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|alt_xcvr_arbiter:pif\[0\].pif_arb\|grant\[0\] already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated. " "Ignored create_generated_clock at alt_xcvr_reconfig.sdc(25): Incorrect assignment for clock.  Source node: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|alt_xcvr_arbiter:pif\[0\].pif_arb\|grant\[0\] already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated." { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name sv_reconfig_pma_testbus_clk -source \[get_ports \{\$reconfig_xcvr_clk\}\] -divide_by 1  \[get_registers *sv_xcvr_reconfig_basic:s5\|*alt_xcvr_arbiter:pif*\|*grant*\] " "create_generated_clock -name sv_reconfig_pma_testbus_clk -source \[get_ports \{\$reconfig_xcvr_clk\}\] -divide_by 1  \[get_registers *sv_xcvr_reconfig_basic:s5\|*alt_xcvr_arbiter:pif*\|*grant*\]" {  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/alt_xcvr_reconfig.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/alt_xcvr_reconfig.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1423538770524 ""}  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/alt_xcvr_reconfig.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/alt_xcvr_reconfig.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1423538770524 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock alt_xcvr_reconfig.sdc 25 Argument -source is an empty collection " "Ignored create_generated_clock at alt_xcvr_reconfig.sdc(25): Argument -source is an empty collection" {  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/alt_xcvr_reconfig.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/alt_xcvr_reconfig.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1423538770524 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_xcvr_reconfig.sdc 70 sv_reconfig_pma_testbus_clk clock " "Ignored filter at alt_xcvr_reconfig.sdc(70): sv_reconfig_pma_testbus_clk could not be matched with a clock" {  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/alt_xcvr_reconfig.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/alt_xcvr_reconfig.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1423538770524 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/altpcied_sv.sdc " "Reading SDC File: '../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/altpcied_sv.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1423538770524 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altpcied_sv.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at altpcied_sv.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_pins -compatibility_mode *hip_ctrl*\] " "set_false_path -from \[get_pins -compatibility_mode *hip_ctrl*\]" {  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/altpcied_sv.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/altpcied_sv.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1423538770524 ""}  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/altpcied_sv.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/altpcied_sv.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1423538770524 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc " "Reading SDC File: '../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/altera_pcie_sv_hip_ast_pipen1b.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1423538770524 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/altera_pcie_sv_hip_ast_rs_serdes.sdc " "Reading SDC File: '../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/altera_pcie_sv_hip_ast_rs_serdes.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1423538770524 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/altera_pcie_sv_hip_ast_enable_power_on_rst_pulse.sdc " "Reading SDC File: '../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/altera_pcie_sv_hip_ast_enable_power_on_rst_pulse.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1423538770524 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pcie_sv_hip_ast_enable_power_on_rst_pulse.sdc 22 *altpcie_hip_256_pipen1b\|g_npor_int.dly_cnt\[9\] register " "Ignored filter at altera_pcie_sv_hip_ast_enable_power_on_rst_pulse.sdc(22): *altpcie_hip_256_pipen1b\|g_npor_int.dly_cnt\[9\] could not be matched with a register" {  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/altera_pcie_sv_hip_ast_enable_power_on_rst_pulse.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/altera_pcie_sv_hip_ast_enable_power_on_rst_pulse.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1423538770524 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pcie_sv_hip_ast_enable_power_on_rst_pulse.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at altera_pcie_sv_hip_ast_enable_power_on_rst_pulse.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers *altpcie_hip_256_pipen1b\|g_npor_int.dly_cnt\[9\]  \] " "set_false_path -from \[get_registers *altpcie_hip_256_pipen1b\|g_npor_int.dly_cnt\[9\]  \]" {  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/altera_pcie_sv_hip_ast_enable_power_on_rst_pulse.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/altera_pcie_sv_hip_ast_enable_power_on_rst_pulse.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1423538770524 ""}  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/altera_pcie_sv_hip_ast_enable_power_on_rst_pulse.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/altera_pcie_sv_hip_ast_enable_power_on_rst_pulse.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1423538770524 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_mp_def_sv.sdc " "Reading SDC File: '../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_mp_def_sv.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1423538770524 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "g_mp_def_sv.sdc 42 *\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|user_pll_cmp\|user_pll_inst\|altera_pll_i\|stratixv_pll\|counter\[1\].output_counter\|divclk clock " "Ignored filter at g_mp_def_sv.sdc(42): *\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|user_pll_cmp\|user_pll_inst\|altera_pll_i\|stratixv_pll\|counter\[1\].output_counter\|divclk could not be matched with a clock" {  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_mp_def_sv.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_mp_def_sv.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1423538770524 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path g_mp_def_sv.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at g_mp_def_sv.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$mem_clk\] -to \[get_clocks \$clk\] " "set_false_path -from \[get_clocks \$mem_clk\] -to \[get_clocks \$clk\]" {  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_mp_def_sv.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_mp_def_sv.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1423538770524 ""}  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_mp_def_sv.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_mp_def_sv.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1423538770524 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path g_mp_def_sv.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at g_mp_def_sv.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$clk\] -to \[get_clocks \$mem_clk\] " "set_false_path -from \[get_clocks \$clk\] -to \[get_clocks \$mem_clk\]" {  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_mp_def_sv.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_mp_def_sv.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1423538770524 ""}  } { { "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_mp_def_sv.sdc" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_mp_def_sv.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1423538770524 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: '../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1423538770587 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0.sdc " "Reading SDC File: '../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1423538770602 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Design Assistant" 0 -1 1423538770634 ""}
{ "Info" "0" "" "Initializing DDR database for CORE uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0" {  } {  } 0 0 "Initializing DDR database for CORE uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0" 0 0 "Design Assistant" 0 0 1423538770634 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0 INSTANCE: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0 INSTANCE: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst" 0 0 "Design Assistant" 0 0 1423538782068 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "Design Assistant" 0 0 1423538783160 ""}
{ "Info" "ISTA_SDC_FOUND" "g_psdb_default.sdc " "Reading SDC File: 'g_psdb_default.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1423538783160 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|rankclkout " "From: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|rankclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|rankclkout " "From: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|rankclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|rankclkout " "From: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|rankclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|rankclkout " "From: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|rankclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|rankclkout " "From: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|rankclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|rankclkout " "From: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|rankclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|rankclkout " "From: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|rankclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|rankclkout " "From: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~DQSENABLEOUT_DFF  to: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|rankclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst\|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~MULTIRANK_FF " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst\|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~MULTIRANK_FF" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~_Duplicate\|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~_DuplicateMULTIRANK_FF " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~_Duplicate\|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~_DuplicateMULTIRANK_FF" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|levelingclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~PHASE_TRANSFER_DFF " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|levelingclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~PHASE_TRANSFER_DFF" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|zerophaseclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~IN0_DFF " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|zerophaseclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~IN0_DFF" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_2  from: datain  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_ena~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_ena~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_ena~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_ena~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO_Duplicate " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0_Duplicate " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank~_Duplicate\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFLO_Duplicate " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank~_Duplicate\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFLO_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank~_Duplicate\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFHI0_Duplicate " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank~_Duplicate\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFHI0_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|sdr_to_ddr_os  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|sdr_to_ddr_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst\|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~MULTIRANK_FF " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst\|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~MULTIRANK_FF" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~_Duplicate\|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~_DuplicateMULTIRANK_FF " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~_Duplicate\|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~_DuplicateMULTIRANK_FF" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|levelingclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~PHASE_TRANSFER_DFF " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|levelingclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~PHASE_TRANSFER_DFF" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|zerophaseclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~IN0_DFF " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|zerophaseclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~IN0_DFF" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_2  from: datain  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_ena~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_ena~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_ena~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_ena~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO_Duplicate " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0_Duplicate " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank~_Duplicate\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFLO_Duplicate " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank~_Duplicate\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFLO_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank~_Duplicate\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFHI0_Duplicate " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank~_Duplicate\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFHI0_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|sdr_to_ddr_os  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|sdr_to_ddr_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst\|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~MULTIRANK_FF " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst\|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~MULTIRANK_FF" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~_Duplicate\|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~_DuplicateMULTIRANK_FF " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~_Duplicate\|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~_DuplicateMULTIRANK_FF" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|levelingclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~PHASE_TRANSFER_DFF " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|levelingclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~PHASE_TRANSFER_DFF" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|zerophaseclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~IN0_DFF " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|zerophaseclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~IN0_DFF" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_2  from: datain  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_ena~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_ena~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_ena~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_ena~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO_Duplicate " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0_Duplicate " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank~_Duplicate\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFLO_Duplicate " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank~_Duplicate\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFLO_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank~_Duplicate\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFHI0_Duplicate " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank~_Duplicate\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFHI0_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|sdr_to_ddr_os  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|sdr_to_ddr_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst\|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~MULTIRANK_FF " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst\|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~MULTIRANK_FF" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~_Duplicate\|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~_DuplicateMULTIRANK_FF " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~_Duplicate\|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~_DuplicateMULTIRANK_FF" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|levelingclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~PHASE_TRANSFER_DFF " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|levelingclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~PHASE_TRANSFER_DFF" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|zerophaseclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~IN0_DFF " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|zerophaseclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~IN0_DFF" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_2  from: datain  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_ena~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_ena~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_ena~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_ena~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO_Duplicate " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0_Duplicate " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank~_Duplicate\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFLO_Duplicate " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank~_Duplicate\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFLO_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank~_Duplicate\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFHI0_Duplicate " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank~_Duplicate\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFHI0_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|sdr_to_ddr_os  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|sdr_to_ddr_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst\|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~MULTIRANK_FF " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst\|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~MULTIRANK_FF" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~_Duplicate\|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~_DuplicateMULTIRANK_FF " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~_Duplicate\|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~_DuplicateMULTIRANK_FF" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|levelingclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~PHASE_TRANSFER_DFF " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|levelingclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~PHASE_TRANSFER_DFF" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|zerophaseclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~IN0_DFF " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|zerophaseclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~IN0_DFF" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_2  from: datain  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_ena~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_ena~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_ena~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_ena~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO_Duplicate " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0_Duplicate " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank~_Duplicate\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFLO_Duplicate " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank~_Duplicate\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFLO_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank~_Duplicate\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFHI0_Duplicate " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank~_Duplicate\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFHI0_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|sdr_to_ddr_os  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|sdr_to_ddr_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst\|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~MULTIRANK_FF " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst\|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~MULTIRANK_FF" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~_Duplicate\|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~_DuplicateMULTIRANK_FF " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~_Duplicate\|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~_DuplicateMULTIRANK_FF" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|levelingclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~PHASE_TRANSFER_DFF " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|levelingclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~PHASE_TRANSFER_DFF" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|zerophaseclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~IN0_DFF " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|zerophaseclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~IN0_DFF" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_2  from: datain  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_ena~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_ena~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_ena~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_ena~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO_Duplicate " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0_Duplicate " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank~_Duplicate\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFLO_Duplicate " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank~_Duplicate\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFLO_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank~_Duplicate\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFHI0_Duplicate " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank~_Duplicate\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFHI0_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|sdr_to_ddr_os  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|sdr_to_ddr_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst\|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~MULTIRANK_FF " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst\|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~MULTIRANK_FF" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~_Duplicate\|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~_DuplicateMULTIRANK_FF " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~_Duplicate\|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~_DuplicateMULTIRANK_FF" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|levelingclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~PHASE_TRANSFER_DFF " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|levelingclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~PHASE_TRANSFER_DFF" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|zerophaseclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~IN0_DFF " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|zerophaseclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~IN0_DFF" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_2  from: datain  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_ena~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_ena~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_ena~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_ena~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO_Duplicate " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0_Duplicate " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank~_Duplicate\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFLO_Duplicate " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank~_Duplicate\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFLO_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank~_Duplicate\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFHI0_Duplicate " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank~_Duplicate\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFHI0_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|sdr_to_ddr_os  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|sdr_to_ddr_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst\|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~MULTIRANK_FF " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst\|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~MULTIRANK_FF" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~_Duplicate\|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~_DuplicateMULTIRANK_FF " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~_Duplicate\|rankclkin  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_config_gen\[0\].dqs_config_inst~_DuplicateMULTIRANK_FF" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|levelingclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~PHASE_TRANSFER_DFF " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|levelingclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~PHASE_TRANSFER_DFF" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|zerophaseclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~IN0_DFF " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_enable_ctrl\|zerophaseclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqs_enable_ctrl~IN0_DFF" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_2  from: datain  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|extra_output_pad_gen\[0\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_ena~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_ena~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_ena~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_ena\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_ena~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO_Duplicate " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFLO_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0_Duplicate " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oct~_Duplicate\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oct~DFFHI0_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_os_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_os_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank~_Duplicate\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFLO_Duplicate " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank~_Duplicate\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFLO_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank~_Duplicate\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFHI0_Duplicate " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|hr_to_fr_rank~_Duplicate\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|hr_to_fr_rank~DFFHI0_Duplicate" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[0\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[1\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[2\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[3\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[4\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[5\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[6\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_hi~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_lo~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|output_path_gen\[7\].hr_to_fr_oe~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].the_ddio_data  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].the_ddio_data  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|sdr_to_ddr_os  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|sdr_to_ddr_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[10\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[10\].ddio_o~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[10\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[10\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[10\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[10\].ddio_o~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[10\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[10\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[11\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[11\].ddio_o~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[11\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[11\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[11\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[11\].ddio_o~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[11\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[11\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[12\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[12\].ddio_o~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[12\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[12\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[12\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[12\].ddio_o~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[12\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[12\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[13\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[13\].ddio_o~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[13\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[13\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[13\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[13\].ddio_o~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[13\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[13\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[14\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[14\].ddio_o~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[14\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[14\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[14\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[14\].ddio_o~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[14\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[14\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[15\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[15\].ddio_o~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[15\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[15\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[15\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[15\].ddio_o~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[15\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[15\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[2\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[2\].ddio_o~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[2\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[2\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[2\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[2\].ddio_o~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[2\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[2\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[3\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[3\].ddio_o~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[3\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[3\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[3\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[3\].ddio_o~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[3\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[3\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[4\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[4\].ddio_o~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[4\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[4\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[4\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[4\].ddio_o~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[4\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[4\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[5\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[5\].ddio_o~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[5\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[5\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[5\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[5\].ddio_o~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[5\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[5\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[6\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[6\].ddio_o~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[6\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[6\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[6\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[6\].ddio_o~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[6\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[6\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[7\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[7\].ddio_o~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[7\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[7\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[7\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[7\].ddio_o~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[7\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[7\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[8\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[8\].ddio_o~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[8\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[8\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[8\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[8\].ddio_o~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[8\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[8\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[9\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[9\].ddio_o~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[9\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[9\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[9\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[9\].ddio_o~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uaddress_pad\|hr_to_fr\|ddio_group\[0\].sig\[9\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uaddress_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[9\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ubank_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ubank_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ubank_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ubank_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ubank_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ubank_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ubank_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ubank_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ubank_pad\|hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ubank_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ubank_pad\|hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ubank_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ubank_pad\|hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ubank_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ubank_pad\|hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ubank_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ubank_pad\|hr_to_fr\|ddio_group\[0\].sig\[2\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ubank_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[2\].ddio_o~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ubank_pad\|hr_to_fr\|ddio_group\[0\].sig\[2\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ubank_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[2\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ubank_pad\|hr_to_fr\|ddio_group\[0\].sig\[2\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ubank_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[2\].ddio_o~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ubank_pad\|hr_to_fr\|ddio_group\[0\].sig\[2\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ubank_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[2\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ucas_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ucas_n_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ucas_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ucas_n_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ucas_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ucas_n_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ucas_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ucas_n_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ucke_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ucke_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ucke_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ucke_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ucke_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ucke_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ucke_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ucke_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ucke_pad\|hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ucke_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ucke_pad\|hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ucke_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ucke_pad\|hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ucke_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ucke_pad\|hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ucke_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ucs_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ucs_n_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ucs_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ucs_n_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ucs_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ucs_n_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ucs_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ucs_n_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ucs_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ucs_n_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ucs_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ucs_n_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ucs_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ucs_n_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ucs_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:ucs_n_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uodt_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uodt_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uodt_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uodt_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uodt_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uodt_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uodt_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uodt_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uodt_pad\|hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uodt_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uodt_pad\|hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uodt_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uodt_pad\|hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uodt_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uodt_pad\|hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uodt_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[1\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uras_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uras_n_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uras_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uras_n_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uras_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uras_n_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uras_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uras_n_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ureset_n_pad\|fr_ddio_out\|ddio_group\[0\].sig\[0\].ddio_o  from: muxsel  to: dataout " "Cell: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|ureset_n_pad\|fr_ddio_out\|ddio_group\[0\].sig\[0\].ddio_o  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uwe_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uwe_n_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFLO " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uwe_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clkhi  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uwe_n_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFLO" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uwe_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uwe_n_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFHI0 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|uwe_n_pad\|hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o\|clklo  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pads:uaddr_cmd_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_addr_cmd_ldc_pad:uwe_n_pad\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:hr_to_fr\|ddio_group\[0\].sig\[0\].ddio_o~DFFHI0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[0\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[0\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[0\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[0\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[1\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[1\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[1\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[1\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[2\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[2\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[2\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[2\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[3\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[3\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[3\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[3\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[4\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[4\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[4\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[4\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[5\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[5\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[5\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[5\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[6\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[6\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[6\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[6\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[7\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[7\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[7\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[0\].uread_read_fifo_hard\|read_fifos\[7\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[0\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[0\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[0\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[0\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[1\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[1\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[1\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[1\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[2\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[2\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[2\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[2\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[3\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[3\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[3\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[3\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[4\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[4\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[4\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[4\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[5\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[5\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[5\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[5\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[6\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[6\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[6\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[6\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[7\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[7\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[7\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[1\].uread_read_fifo_hard\|read_fifos\[7\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[0\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[0\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[0\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[0\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[1\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[1\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[1\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[1\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[2\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[2\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[2\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[2\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[3\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[3\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[3\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[3\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[4\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[4\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[4\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[4\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[5\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[5\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[5\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[5\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[6\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[6\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[6\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[6\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[7\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[7\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[7\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[2\].uread_read_fifo_hard\|read_fifos\[7\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[0\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[0\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[0\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[0\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[1\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[1\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[1\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[1\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[2\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[2\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[2\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[2\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[3\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[3\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[3\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[3\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[4\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[4\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[4\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[4\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[5\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[5\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[5\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[5\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[6\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[6\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[6\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[6\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[7\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[7\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[7\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[3\].uread_read_fifo_hard\|read_fifos\[7\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[0\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[0\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[0\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[0\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[1\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[1\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[1\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[1\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[2\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[2\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[2\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[2\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[3\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[3\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[3\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[3\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[4\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[4\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[4\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[4\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[5\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[5\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[5\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[5\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[6\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[6\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[6\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[6\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[7\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[7\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[7\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[4\].uread_read_fifo_hard\|read_fifos\[7\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[0\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[0\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[0\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[0\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[1\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[1\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[1\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[1\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[2\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[2\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[2\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[2\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[3\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[3\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[3\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[3\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[4\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[4\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[4\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[4\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[5\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[5\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[5\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[5\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[6\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[6\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[6\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[6\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[7\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[7\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[7\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[5\].uread_read_fifo_hard\|read_fifos\[7\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[0\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[0\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[0\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[0\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[1\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[1\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[1\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[1\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[2\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[2\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[2\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[2\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[3\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[3\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[3\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[3\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[4\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[4\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[4\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[4\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[5\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[5\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[5\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[5\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[6\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[6\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[6\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[6\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[7\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[7\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[7\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[6\].uread_read_fifo_hard\|read_fifos\[7\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[0\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[0\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[0\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[0\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[0\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[1\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[1\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[1\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[1\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[1\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[2\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[2\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[2\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[2\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[2\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[3\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[3\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[3\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[3\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[3\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[4\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[4\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[4\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[4\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[4\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[5\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[5\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[5\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[5\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[5\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[6\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[6\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[6\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[6\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[6\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[7\].fifo~READ_LOAD_DFF_4 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|rclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[7\].fifo~READ_LOAD_DFF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[7\].fifo~WRITE_LOAD_DFF_3 " "From: IC_1_Bank_B_Ctrl_cmp\|multiport\|ram\|afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|p0\|umemphy\|uread_datapath\|read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[7\].fifo\|wclk  to: IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_fifo_hard:read_buffering\[7\].uread_read_fifo_hard\|read_fifos\[7\].fifo~WRITE_LOAD_DFF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~FRACTIONAL_PLL\|refclkin  to: g_mp_pll_sv:g_mp_pll_sv_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0\|pll1~FRACTIONAL_PLLFBCLKID " "From: g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~FRACTIONAL_PLL\|refclkin  to: g_mp_pll_sv:g_mp_pll_sv_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0\|pll1~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|internal_pll\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp\|altera_pll:internal_pll\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|internal_pll\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp\|altera_pll:internal_pll\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|user_pll_cmp\|user_pll_inst\|altera_pll_i\|stratixv_pll\|fpll_0\|fpll\|refclkin  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp\|user_pll:user_pll_cmp\|user_pll_0002:user_pll_inst\|altera_pll:altera_pll_i\|altera_stratixv_pll:stratixv_pll\|altera_stratixv_pll_base:fpll_0\|fpll~FBCLKID " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs_cmp\|user_pll_cmp\|user_pll_inst\|altera_pll_i\|stratixv_pll\|fpll_0\|fpll\|refclkin  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp\|user_pll:user_pll_cmp\|user_pll_0002:user_pll_inst\|altera_pll:altera_pll_i\|altera_stratixv_pll:stratixv_pll\|altera_stratixv_pll_base:fpll_0\|fpll~FBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG7 " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG7" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys  from: txpmalocalclk  to: clkout " "Cell: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys  from: txpmalocalclk  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG7 " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG7" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys  from: txpmalocalclk  to: clkout " "Cell: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[1\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys  from: txpmalocalclk  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG7 " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG7" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys  from: txpmalocalclk  to: clkout " "Cell: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[2\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys  from: txpmalocalclk  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG7 " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG7" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys  from: txpmalocalclk  to: clkout " "Cell: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[3\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys  from: txpmalocalclk  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG7 " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG7" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys  from: txpmalocalclk  to: clkout " "Cell: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[4\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys  from: txpmalocalclk  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG7 " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG7" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys  from: txpmalocalclk  to: clkout " "Cell: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[5\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys  from: txpmalocalclk  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG7 " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG7" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys  from: txpmalocalclk  to: clkout " "Cell: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[6\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys  from: txpmalocalclk  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG7 " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG7" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys  from: txpmalocalclk  to: clkout " "Cell: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[7\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys  from: txpmalocalclk  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG7 " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_rx_pcs\|wys\|rcvdclkpma  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\|wys~SYNC_DATA_REG7" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys\|observablebyteserdesclock  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys  from: txpmalocalclk  to: clkout " "Cell: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pcs\|ch\[8\].inst_sv_pcs_ch\|inst_sv_hssi_8g_tx_pcs\|wys  from: txpmalocalclk  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_INTCLK0 " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser\|clk90b  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_INTCLK0 " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser\|clk90b  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_INTCLK0 " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser\|clk90b  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_INTCLK0 " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser\|clk90b  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk90b  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser~BURIED_INTCLK0 " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser\|clk90b  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk90b  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser~BURIED_INTCLK0 " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser\|clk90b  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk90b  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser~BURIED_INTCLK0 " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser\|clk90b  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk90b  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser~BURIED_INTCLK0 " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser\|clk90b  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|lfclk  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|avmmclk  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG6 " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst\|avmmclk  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG6" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|avmmclk  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG6 " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst\|avmmclk  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[3\].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG6" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[6\].stratixv_hssi_avmm_interface_inst\|avmmclk  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[6\].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG6 " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|g_xcvr.sv_xcvr_pipe_native\|inst_sv_xcvr_native\|inst_sv_xcvr_avmm\|avmm_interface_insts\[6\].stratixv_hssi_avmm_interface_inst\|avmmclk  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[6\].stratixv_hssi_avmm_interface_inst~SYNC_DATA_REG6" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv  to: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|observablecoreclkdiv  to: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|coreclkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|pldclk  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG101 " "From: if_tile\|g_pcielb2if_cmp\|stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv_inst\|g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip\|pldclk  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|stratixv_hssi_gen3_pcie_hip~SYNC_DATA_REG101" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[0\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[1\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[2\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[3\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[5\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[6\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[7\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120 " "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\|rx_pmas\[8\].rx_pma.rx_pma_deser~BURIED_SYNC_DATA120" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[2\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[3\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[4\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[5\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[6\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[7\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62 " "From: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[8\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA62" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1423538784362 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Design Assistant" 0 -1 1423538784362 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1423538788168 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Design Assistant" 0 -1 1423538788168 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[0\]_IN (Rise) g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk (Rise) 0.000 0.090 " "Setup clock transfer from dqs_b\[0\]_IN (Rise) to g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold dqs_b\[0\]_IN (Rise) g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk (Rise) 0.000 0.090 " "Hold clock transfer from dqs_b\[0\]_IN (Rise) to g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[1\]_IN (Rise) g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk (Rise) 0.000 0.090 " "Setup clock transfer from dqs_b\[1\]_IN (Rise) to g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold dqs_b\[1\]_IN (Rise) g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk (Rise) 0.000 0.090 " "Hold clock transfer from dqs_b\[1\]_IN (Rise) to g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[2\]_IN (Rise) g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk (Rise) 0.000 0.090 " "Setup clock transfer from dqs_b\[2\]_IN (Rise) to g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold dqs_b\[2\]_IN (Rise) g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk (Rise) 0.000 0.090 " "Hold clock transfer from dqs_b\[2\]_IN (Rise) to g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[3\]_IN (Rise) g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk (Rise) 0.000 0.090 " "Setup clock transfer from dqs_b\[3\]_IN (Rise) to g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold dqs_b\[3\]_IN (Rise) g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk (Rise) 0.000 0.090 " "Hold clock transfer from dqs_b\[3\]_IN (Rise) to g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[4\]_IN (Rise) g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk (Rise) 0.000 0.090 " "Setup clock transfer from dqs_b\[4\]_IN (Rise) to g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold dqs_b\[4\]_IN (Rise) g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk (Rise) 0.000 0.090 " "Hold clock transfer from dqs_b\[4\]_IN (Rise) to g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[5\]_IN (Rise) g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk (Rise) 0.000 0.090 " "Setup clock transfer from dqs_b\[5\]_IN (Rise) to g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold dqs_b\[5\]_IN (Rise) g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk (Rise) 0.000 0.090 " "Hold clock transfer from dqs_b\[5\]_IN (Rise) to g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[6\]_IN (Rise) g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk (Rise) 0.000 0.090 " "Setup clock transfer from dqs_b\[6\]_IN (Rise) to g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold dqs_b\[6\]_IN (Rise) g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk (Rise) 0.000 0.090 " "Hold clock transfer from dqs_b\[6\]_IN (Rise) to g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[7\]_IN (Rise) g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk (Rise) 0.000 0.090 " "Setup clock transfer from dqs_b\[7\]_IN (Rise) to g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold dqs_b\[7\]_IN (Rise) g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk (Rise) 0.000 0.090 " "Hold clock transfer from dqs_b\[7\]_IN (Rise) to g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll8~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll10~PLL_OUTPUT_COUNTER\|divclk (Rise) g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) -0.125 0.100 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll10~PLL_OUTPUT_COUNTER\|divclk (Rise) to g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty -0.125 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll10~PLL_OUTPUT_COUNTER\|divclk (Rise) g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) -0.140 0.060 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll10~PLL_OUTPUT_COUNTER\|divclk (Rise) to g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty -0.140 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll10~PLL_OUTPUT_COUNTER\|divclk (Fall) g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) -0.125 0.100 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll10~PLL_OUTPUT_COUNTER\|divclk (Fall) to g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty -0.125 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll10~PLL_OUTPUT_COUNTER\|divclk (Fall) g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) -0.140 0.060 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll10~PLL_OUTPUT_COUNTER\|divclk (Fall) to g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty -0.140 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll10~PLL_OUTPUT_COUNTER\|divclk (Rise) g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) -0.125 0.100 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll10~PLL_OUTPUT_COUNTER\|divclk (Rise) to g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty -0.125 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll10~PLL_OUTPUT_COUNTER\|divclk (Rise) g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) -0.140 0.060 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll10~PLL_OUTPUT_COUNTER\|divclk (Rise) to g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty -0.140 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll10~PLL_OUTPUT_COUNTER\|divclk (Fall) g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) -0.125 0.100 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll10~PLL_OUTPUT_COUNTER\|divclk (Fall) to g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty -0.125 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll10~PLL_OUTPUT_COUNTER\|divclk (Fall) g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) -0.140 0.060 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll10~PLL_OUTPUT_COUNTER\|divclk (Fall) to g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty -0.140 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) ck_b\[0\] (Rise) 0.025 0.090 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to ck_b\[0\] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) ck_b\[0\] (Rise) 0.025 0.030 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to ck_b\[0\] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) ck_b\[1\] (Rise) 0.025 0.090 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to ck_b\[1\] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) ck_b\[1\] (Rise) 0.025 0.030 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk (Rise) to ck_b\[1\] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[0\]_IN (Rise) dqs_b\[0\]_IN (Rise) 0.000 0.030 " "Setup clock transfer from dqs_b\[0\]_IN (Rise) to dqs_b\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[0\]_IN (Rise) dqs_b\[0\]_IN (Fall) 0.000 0.030 " "Setup clock transfer from dqs_b\[0\]_IN (Rise) to dqs_b\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[0\]_IN (Fall) dqs_b\[0\]_IN (Fall) 0.000 0.030 " "Setup clock transfer from dqs_b\[0\]_IN (Fall) to dqs_b\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[1\]_IN (Rise) dqs_b\[1\]_IN (Rise) 0.000 0.030 " "Setup clock transfer from dqs_b\[1\]_IN (Rise) to dqs_b\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[1\]_IN (Rise) dqs_b\[1\]_IN (Fall) 0.000 0.030 " "Setup clock transfer from dqs_b\[1\]_IN (Rise) to dqs_b\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[1\]_IN (Fall) dqs_b\[1\]_IN (Fall) 0.000 0.030 " "Setup clock transfer from dqs_b\[1\]_IN (Fall) to dqs_b\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[2\]_IN (Rise) dqs_b\[2\]_IN (Rise) 0.000 0.030 " "Setup clock transfer from dqs_b\[2\]_IN (Rise) to dqs_b\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[2\]_IN (Rise) dqs_b\[2\]_IN (Fall) 0.000 0.030 " "Setup clock transfer from dqs_b\[2\]_IN (Rise) to dqs_b\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[2\]_IN (Fall) dqs_b\[2\]_IN (Fall) 0.000 0.030 " "Setup clock transfer from dqs_b\[2\]_IN (Fall) to dqs_b\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[3\]_IN (Rise) dqs_b\[3\]_IN (Rise) 0.000 0.030 " "Setup clock transfer from dqs_b\[3\]_IN (Rise) to dqs_b\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[3\]_IN (Rise) dqs_b\[3\]_IN (Fall) 0.000 0.030 " "Setup clock transfer from dqs_b\[3\]_IN (Rise) to dqs_b\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[3\]_IN (Fall) dqs_b\[3\]_IN (Fall) 0.000 0.030 " "Setup clock transfer from dqs_b\[3\]_IN (Fall) to dqs_b\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[4\]_IN (Rise) dqs_b\[4\]_IN (Rise) 0.000 0.030 " "Setup clock transfer from dqs_b\[4\]_IN (Rise) to dqs_b\[4\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[4\]_IN (Rise) dqs_b\[4\]_IN (Fall) 0.000 0.030 " "Setup clock transfer from dqs_b\[4\]_IN (Rise) to dqs_b\[4\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[4\]_IN (Fall) dqs_b\[4\]_IN (Fall) 0.000 0.030 " "Setup clock transfer from dqs_b\[4\]_IN (Fall) to dqs_b\[4\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[5\]_IN (Rise) dqs_b\[5\]_IN (Rise) 0.000 0.030 " "Setup clock transfer from dqs_b\[5\]_IN (Rise) to dqs_b\[5\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[5\]_IN (Rise) dqs_b\[5\]_IN (Fall) 0.000 0.030 " "Setup clock transfer from dqs_b\[5\]_IN (Rise) to dqs_b\[5\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[5\]_IN (Fall) dqs_b\[5\]_IN (Fall) 0.000 0.030 " "Setup clock transfer from dqs_b\[5\]_IN (Fall) to dqs_b\[5\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[6\]_IN (Rise) dqs_b\[6\]_IN (Rise) 0.000 0.030 " "Setup clock transfer from dqs_b\[6\]_IN (Rise) to dqs_b\[6\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[6\]_IN (Rise) dqs_b\[6\]_IN (Fall) 0.000 0.030 " "Setup clock transfer from dqs_b\[6\]_IN (Rise) to dqs_b\[6\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[6\]_IN (Fall) dqs_b\[6\]_IN (Fall) 0.000 0.030 " "Setup clock transfer from dqs_b\[6\]_IN (Fall) to dqs_b\[6\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[7\]_IN (Rise) dqs_b\[7\]_IN (Rise) 0.000 0.030 " "Setup clock transfer from dqs_b\[7\]_IN (Rise) to dqs_b\[7\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[7\]_IN (Rise) dqs_b\[7\]_IN (Fall) 0.000 0.030 " "Setup clock transfer from dqs_b\[7\]_IN (Rise) to dqs_b\[7\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[7\]_IN (Fall) dqs_b\[7\]_IN (Fall) 0.000 0.030 " "Setup clock transfer from dqs_b\[7\]_IN (Fall) to dqs_b\[7\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.030" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) dqs_b\[0\]_OUT (Rise) 0.000 0.100 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqs_b\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) dqs_b\[0\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqs_b\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) dqs_b\[0\]_OUT (Rise) 0.000 0.100 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqs_b\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) dqs_b\[0\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqs_b\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) dqs_b\[0\]_OUT (Rise) 0.000 0.100 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) to dqs_b\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) dqs_b\[0\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) to dqs_b\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[0\]_OUT (Fall) dqs_b\[0\]_OUT (Fall) 0.000 0.100 " "Setup clock transfer from dqs_b\[0\]_OUT (Fall) to dqs_b\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) dqs_b\[1\]_OUT (Rise) 0.000 0.100 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqs_b\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) dqs_b\[1\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqs_b\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) dqs_b\[1\]_OUT (Rise) 0.000 0.100 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqs_b\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) dqs_b\[1\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqs_b\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) dqs_b\[1\]_OUT (Rise) 0.000 0.100 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) to dqs_b\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) dqs_b\[1\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) to dqs_b\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[1\]_OUT (Fall) dqs_b\[1\]_OUT (Fall) 0.000 0.100 " "Setup clock transfer from dqs_b\[1\]_OUT (Fall) to dqs_b\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) dqs_b\[2\]_OUT (Rise) 0.000 0.100 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqs_b\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) dqs_b\[2\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqs_b\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) dqs_b\[2\]_OUT (Rise) 0.000 0.100 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqs_b\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) dqs_b\[2\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqs_b\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) dqs_b\[2\]_OUT (Rise) 0.000 0.100 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) to dqs_b\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) dqs_b\[2\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) to dqs_b\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[2\]_OUT (Fall) dqs_b\[2\]_OUT (Fall) 0.000 0.100 " "Setup clock transfer from dqs_b\[2\]_OUT (Fall) to dqs_b\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) dqs_b\[3\]_OUT (Rise) 0.000 0.100 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqs_b\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) dqs_b\[3\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqs_b\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) dqs_b\[3\]_OUT (Rise) 0.000 0.100 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqs_b\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) dqs_b\[3\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqs_b\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) dqs_b\[3\]_OUT (Rise) 0.000 0.100 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) to dqs_b\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) dqs_b\[3\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) to dqs_b\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[3\]_OUT (Fall) dqs_b\[3\]_OUT (Fall) 0.000 0.100 " "Setup clock transfer from dqs_b\[3\]_OUT (Fall) to dqs_b\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) dqs_b\[4\]_OUT (Rise) 0.000 0.100 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqs_b\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) dqs_b\[4\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqs_b\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) dqs_b\[4\]_OUT (Rise) 0.000 0.100 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqs_b\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) dqs_b\[4\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqs_b\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) dqs_b\[4\]_OUT (Rise) 0.000 0.100 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) to dqs_b\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) dqs_b\[4\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) to dqs_b\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[4\]_OUT (Fall) dqs_b\[4\]_OUT (Fall) 0.000 0.100 " "Setup clock transfer from dqs_b\[4\]_OUT (Fall) to dqs_b\[4\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) dqs_b\[5\]_OUT (Rise) 0.000 0.100 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqs_b\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) dqs_b\[5\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqs_b\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) dqs_b\[5\]_OUT (Rise) 0.000 0.100 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqs_b\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) dqs_b\[5\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqs_b\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) dqs_b\[5\]_OUT (Rise) 0.000 0.100 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) to dqs_b\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) dqs_b\[5\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) to dqs_b\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[5\]_OUT (Fall) dqs_b\[5\]_OUT (Fall) 0.000 0.100 " "Setup clock transfer from dqs_b\[5\]_OUT (Fall) to dqs_b\[5\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) dqs_b\[6\]_OUT (Rise) 0.000 0.100 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqs_b\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) dqs_b\[6\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqs_b\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) dqs_b\[6\]_OUT (Rise) 0.000 0.100 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqs_b\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) dqs_b\[6\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqs_b\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) dqs_b\[6\]_OUT (Rise) 0.000 0.100 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) to dqs_b\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) dqs_b\[6\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) to dqs_b\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[6\]_OUT (Fall) dqs_b\[6\]_OUT (Fall) 0.000 0.100 " "Setup clock transfer from dqs_b\[6\]_OUT (Fall) to dqs_b\[6\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) dqs_b\[7\]_OUT (Rise) 0.000 0.100 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqs_b\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) dqs_b\[7\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqs_b\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) dqs_b\[7\]_OUT (Rise) 0.000 0.100 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqs_b\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) dqs_b\[7\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqs_b\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) dqs_b\[7\]_OUT (Rise) 0.000 0.100 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) to dqs_b\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) dqs_b\[7\]_OUT (Rise) 0.000 0.070 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) to dqs_b\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup dqs_b\[7\]_OUT (Fall) dqs_b\[7\]_OUT (Fall) 0.000 0.100 " "Setup clock transfer from dqs_b\[7\]_OUT (Fall) to dqs_b\[7\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) dqsn_b\[0\]_OUT (Rise) 0.000 0.100 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqsn_b\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) dqsn_b\[0\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqsn_b\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) dqsn_b\[0\]_OUT (Rise) 0.000 0.100 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) to dqsn_b\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) dqsn_b\[0\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) to dqsn_b\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) dqsn_b\[1\]_OUT (Rise) 0.000 0.100 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqsn_b\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) dqsn_b\[1\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqsn_b\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) dqsn_b\[1\]_OUT (Rise) 0.000 0.100 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) to dqsn_b\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) dqsn_b\[1\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) to dqsn_b\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) dqsn_b\[2\]_OUT (Rise) 0.000 0.100 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqsn_b\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) dqsn_b\[2\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqsn_b\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) dqsn_b\[2\]_OUT (Rise) 0.000 0.100 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) to dqsn_b\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) dqsn_b\[2\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) to dqsn_b\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) dqsn_b\[3\]_OUT (Rise) 0.000 0.100 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqsn_b\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) dqsn_b\[3\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqsn_b\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) dqsn_b\[3\]_OUT (Rise) 0.000 0.100 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) to dqsn_b\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) dqsn_b\[3\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) to dqsn_b\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) dqsn_b\[4\]_OUT (Rise) 0.000 0.100 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqsn_b\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) dqsn_b\[4\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqsn_b\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) dqsn_b\[4\]_OUT (Rise) 0.000 0.100 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) to dqsn_b\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) dqsn_b\[4\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) to dqsn_b\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) dqsn_b\[5\]_OUT (Rise) 0.000 0.100 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqsn_b\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) dqsn_b\[5\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqsn_b\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) dqsn_b\[5\]_OUT (Rise) 0.000 0.100 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) to dqsn_b\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) dqsn_b\[5\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) to dqsn_b\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) dqsn_b\[6\]_OUT (Rise) 0.000 0.100 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqsn_b\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) dqsn_b\[6\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqsn_b\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) dqsn_b\[6\]_OUT (Rise) 0.000 0.100 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) to dqsn_b\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) dqsn_b\[6\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) to dqsn_b\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) dqsn_b\[7\]_OUT (Rise) 0.000 0.100 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqsn_b\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) dqsn_b\[7\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Rise) to dqsn_b\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) dqsn_b\[7\]_OUT (Rise) 0.000 0.100 " "Setup clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) to dqsn_b\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) dqsn_b\[7\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from g_mp_pll_sv_cmp\|uphysvddriii_qr_pll0\|pll2~PLL_OUTPUT_COUNTER\|divclk (Fall) to dqsn_b\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1423538788246 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Design Assistant" 0 -1 1423538788246 ""}
{ "Critical Warning" "WDRC_GATED_CLOCK" "Rule C101: Gated clock should be implemented according to the Altera standard scheme 10 " "(Critical) Rule C101: Gated clock should be implemented according to the Altera standard scheme. Found 10 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqsbusout " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqsbusout\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altdq_dqs2_stratixv_use_shadow_regs.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altdq_dqs2_stratixv_use_shadow_regs.sv" 240 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 90240 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840116 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqsbusout " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqsbusout\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altdq_dqs2_stratixv_use_shadow_regs.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altdq_dqs2_stratixv_use_shadow_regs.sv" 240 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 91502 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840116 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqsbusout " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqsbusout\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altdq_dqs2_stratixv_use_shadow_regs.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altdq_dqs2_stratixv_use_shadow_regs.sv" 240 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 94026 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840116 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqsbusout " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqsbusout\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altdq_dqs2_stratixv_use_shadow_regs.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altdq_dqs2_stratixv_use_shadow_regs.sv" 240 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 92764 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840116 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqsbusout " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqsbusout\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altdq_dqs2_stratixv_use_shadow_regs.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altdq_dqs2_stratixv_use_shadow_regs.sv" 240 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 22267 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840116 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqsbusout " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqsbusout\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altdq_dqs2_stratixv_use_shadow_regs.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altdq_dqs2_stratixv_use_shadow_regs.sv" 240 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 95288 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840116 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqsbusout " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqsbusout\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altdq_dqs2_stratixv_use_shadow_regs.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altdq_dqs2_stratixv_use_shadow_regs.sv" 240 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 96550 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840116 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqsbusout " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqsbusout\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altdq_dqs2_stratixv_use_shadow_regs.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altdq_dqs2_stratixv_use_shadow_regs.sv" 240 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 97812 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840116 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " g_mp_pll_sv:g_mp_pll_sv_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0\|out_phyclk\[1\] " "Node  \"g_mp_pll_sv:g_mp_pll_sv_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0\|out_phyclk\[1\]\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0.sv" 421 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 52853 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840116 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " g_mp_pll_sv:g_mp_pll_sv_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0\|out_phyclk\[0\] " "Node  \"g_mp_pll_sv:g_mp_pll_sv_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0\|out_phyclk\[0\]\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0.sv" 421 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 52853 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840116 ""}  } {  } 1 308019 "(Critical) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1423538840116 ""}
{ "Critical Warning" "WDRC_CLOCK_SPINES" "Rule C105: Clock signal should be a global signal 25 11 " "(High) Rule C105: Clock signal should be a global signal. (Reporting threshold:25). Found 11 node(s) related to this rule." { { "Info" "IDRC_RULE_TURNED_OFF_CLK_SPINES" "" "You set a Design Assistant configuration rule to check for clocks with a certain number of fanouts. You specified a reporting threshold of <number> fanouts. The following clocks all contain more than <number> fanouts. You can either adjust the reporting threshold in the Design Assistant Settings page, or change the following clock signals to global signals." {  } {  } 0 308076 "You set a Design Assistant configuration rule to check for clocks with a certain number of fanouts. You specified a reporting threshold of <number> fanouts. The following clocks all contain more than <number> fanouts. You can either adjust the reporting threshold in the Design Assistant Settings page, or change the following clock signals to global signals." 0 0 "Quartus II" 0 -1 1423538840116 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " altera_internal_jtag~TCKUTAP " "Node  \"altera_internal_jtag~TCKUTAP\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 665347 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840116 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqsbusout " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqsbusout\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altdq_dqs2_stratixv_use_shadow_regs.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altdq_dqs2_stratixv_use_shadow_regs.sv" 240 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 90240 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840116 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqsbusout " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqsbusout\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altdq_dqs2_stratixv_use_shadow_regs.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altdq_dqs2_stratixv_use_shadow_regs.sv" 240 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 91502 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840116 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqsbusout " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqsbusout\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altdq_dqs2_stratixv_use_shadow_regs.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altdq_dqs2_stratixv_use_shadow_regs.sv" 240 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 94026 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840116 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqsbusout " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqsbusout\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altdq_dqs2_stratixv_use_shadow_regs.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altdq_dqs2_stratixv_use_shadow_regs.sv" 240 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 92764 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840116 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqsbusout " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqsbusout\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altdq_dqs2_stratixv_use_shadow_regs.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altdq_dqs2_stratixv_use_shadow_regs.sv" 240 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 22267 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840116 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqsbusout " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqsbusout\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altdq_dqs2_stratixv_use_shadow_regs.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altdq_dqs2_stratixv_use_shadow_regs.sv" 240 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 95288 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840116 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqsbusout " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqsbusout\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altdq_dqs2_stratixv_use_shadow_regs.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altdq_dqs2_stratixv_use_shadow_regs.sv" 240 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 96550 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840116 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqsbusout " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqsbusout\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altdq_dqs2_stratixv_use_shadow_regs.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altdq_dqs2_stratixv_use_shadow_regs.sv" 240 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 97812 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840116 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " g_mp_pll_sv:g_mp_pll_sv_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0\|out_phyclk\[1\] " "Node  \"g_mp_pll_sv:g_mp_pll_sv_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0\|out_phyclk\[1\]\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0.sv" 421 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 52853 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840116 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " g_mp_pll_sv:g_mp_pll_sv_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0\|out_phyclk\[0\] " "Node  \"g_mp_pll_sv:g_mp_pll_sv_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0\|out_phyclk\[0\]\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0.sv" 421 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 52853 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840116 ""}  } {  } 1 308042 "(High) %1!s!. (Reporting threshold:%2!d!). Found %3!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1423538840116 ""}
{ "Critical Warning" "WDRC_INTERNAL_RESET" "Rule R101: Combinational logic used as a reset signal should be synchronized 4 " "(High) Rule R101: Combinational logic used as a reset signal should be synchronized. Found 4 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_mega_fifo:SingleA\|start_read~2 " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_mega_fifo:SingleA\|start_read~2\"" {  } { { "g_mega_fifo.tdf" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_mega_fifo.tdf" 96 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 216145 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840116 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|flash\[0\]~2 " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|flash\[0\]~2\"" {  } { { "g_hp_mp_dram.tdf" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_hp_mp_dram.tdf" 1329 6 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 211933 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840116 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_soft_reset_n " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_soft_reset_n\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/rw_manager_core.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/rw_manager_core.sv" 314 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 15176 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840116 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|_~35 " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|_~35\"" {  } { { "ic_1_bank_b_ctrl.tdf" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/ic_1_bank_b_ctrl.tdf" 110 4 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 227226 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840116 ""}  } {  } 1 308024 "(High) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1423538840116 ""}
{ "Critical Warning" "WDRC_ASYNC_SYNC_RESET_RACE" "Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source 21 " "(High) Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source. Found 21 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo\|mem_used\[1\] " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo\|mem_used\[1\]\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altera_avalon_sc_fifo.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altera_avalon_sc_fifo.v" 393 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 87402 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840116 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_agent_rsp_fifo\|mem_used\[1\]~DUPLICATE " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_agent_rsp_fifo\|mem_used\[1\]~DUPLICATE\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altera_avalon_sc_fifo.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altera_avalon_sc_fifo.v" 393 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 1246266 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840116 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_agent_rsp_fifo\|mem_used\[0\] " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_agent_rsp_fifo\|mem_used\[0\]\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altera_avalon_sc_fifo.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altera_avalon_sc_fifo.v" 374 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 6775 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840116 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator\|read_latency_shift_reg\[0\]~DUPLICATE " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator\|read_latency_shift_reg\[0\]~DUPLICATE\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altera_merlin_slave_translator.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altera_merlin_slave_translator.sv" 417 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 1246338 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840116 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_agent_rsp_fifo\|mem_used\[1\] " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_agent_rsp_fifo\|mem_used\[1\]\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altera_avalon_sc_fifo.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altera_avalon_sc_fifo.v" 393 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 6776 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840116 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator\|read_latency_shift_reg\[0\] " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator\|read_latency_shift_reg\[0\]\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altera_merlin_slave_translator.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altera_merlin_slave_translator.sv" 417 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 6829 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840116 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator\|read_latency_shift_reg\[0\] " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator\|read_latency_shift_reg\[0\]\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altera_merlin_slave_translator.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altera_merlin_slave_translator.sv" 417 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 87491 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840116 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|PC\[2\]~DUPLICATE " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|PC\[2\]~DUPLICATE\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/rw_manager_core.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/rw_manager_core.sv" 575 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 1246512 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840116 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|PC\[4\] " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|PC\[4\]\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/rw_manager_core.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/rw_manager_core.sv" 575 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 15046 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840116 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|PC\[3\] " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|PC\[3\]\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/rw_manager_core.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/rw_manager_core.sv" 575 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 15047 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840116 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|PC\[1\] " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|PC\[1\]\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/rw_manager_core.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/rw_manager_core.sv" 575 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 15049 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840116 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|PC\[0\] " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|PC\[0\]\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/rw_manager_core.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/rw_manager_core.sv" 575 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 15050 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840116 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|PC\[5\] " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|PC\[5\]\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/rw_manager_core.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/rw_manager_core.sv" 575 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 15045 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840116 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|PC\[6\] " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|PC\[6\]\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/rw_manager_core.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/rw_manager_core.sv" 575 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 15044 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840116 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|PC\[2\] " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|PC\[2\]\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/rw_manager_core.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/rw_manager_core.sv" 575 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 15048 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840116 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_ra_dcfifo:fifo1\|dcfifo:fifo\|dcfifo_lpu1:auto_generated\|wrptr_g\[1\]~DUPLICATE " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_ra_dcfifo:fifo1\|dcfifo:fifo\|dcfifo_lpu1:auto_generated\|wrptr_g\[1\]~DUPLICATE\"" {  } { { "db/dcfifo_lpu1.tdf" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/db/dcfifo_lpu1.tdf" 65 9 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 1246715 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840116 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_ra_dcfifo:fifo1\|dcfifo:fifo\|dcfifo_lpu1:auto_generated\|wrptr_g\[6\]~DUPLICATE " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_ra_dcfifo:fifo1\|dcfifo:fifo\|dcfifo_lpu1:auto_generated\|wrptr_g\[6\]~DUPLICATE\"" {  } { { "db/dcfifo_lpu1.tdf" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/db/dcfifo_lpu1.tdf" 65 9 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 1246669 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840116 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_ra_dcfifo:fifo1\|dcfifo:fifo\|dcfifo_lpu1:auto_generated\|wrptr_g\[4\]~DUPLICATE " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_ra_dcfifo:fifo1\|dcfifo:fifo\|dcfifo_lpu1:auto_generated\|wrptr_g\[4\]~DUPLICATE\"" {  } { { "db/dcfifo_lpu1.tdf" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/db/dcfifo_lpu1.tdf" 65 9 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 1246670 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840116 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo\|mem_used\[1\]~DUPLICATE " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo\|mem_used\[1\]~DUPLICATE\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altera_avalon_sc_fifo.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altera_avalon_sc_fifo.v" 393 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 1246336 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840116 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sequencer_rw_mgr_inst_avl_agent_rsp_fifo\|mem_used\[1\] " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sequencer_rw_mgr_inst_avl_agent_rsp_fifo\|mem_used\[1\]\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altera_avalon_sc_fifo.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altera_avalon_sc_fifo.v" 393 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 87427 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840116 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sequencer_rw_mgr_inst_avl_agent_rsp_fifo\|mem_used\[0\] " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sequencer_rw_mgr_inst_avl_agent_rsp_fifo\|mem_used\[0\]\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altera_avalon_sc_fifo.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altera_avalon_sc_fifo.v" 374 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 87426 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840116 ""}  } {  } 1 308074 "(High) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1423538840116 ""}
{ "Critical Warning" "WDRC_CLK_OTHER_PORT_RACE" "Rule S104: Clock port and any other port of a register should not be driven by the same signal source 442 " "(High) Rule S104: Clock port and any other port of a register should not be driven by the same signal source. Found 442 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|read_buffering\[7\].read_enable_r " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|read_buffering\[7\].read_enable_r\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath.sv" 625 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 25574 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840132 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|read_buffering\[6\].read_enable_r " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|read_buffering\[6\].read_enable_r\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath.sv" 625 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 25549 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840132 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|read_buffering\[4\].read_enable_r " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|read_buffering\[4\].read_enable_r\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath.sv" 625 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 25499 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840132 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|read_buffering\[5\].read_enable_r " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|read_buffering\[5\].read_enable_r\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath.sv" 625 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 25524 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840132 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|read_buffering\[0\].read_enable_r " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|read_buffering\[0\].read_enable_r\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath.sv" 625 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 25399 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840132 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|read_buffering\[3\].read_enable_r " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|read_buffering\[3\].read_enable_r\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath.sv" 625 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 25474 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840132 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|read_buffering\[2\].read_enable_r " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|read_buffering\[2\].read_enable_r\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath.sv" 625 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 25449 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840132 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|read_buffering\[1\].read_enable_r~_Duplicate_1 " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath:uread_datapath\|read_buffering\[1\].read_enable_r~_Duplicate_1\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_read_datapath.sv" 625 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 1238006 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840132 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|dataout_r\[0\]\[15\] " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|dataout_r\[0\]\[15\]\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out.sv" 198 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 23322 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840132 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|dataout_r\[0\]\[31\] " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|dataout_r\[0\]\[31\]\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out.sv" 198 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 23306 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840132 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|dataout_r\[0\]\[7\] " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|dataout_r\[0\]\[7\]\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out.sv" 198 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 23330 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840132 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|dataout_r\[0\]\[23\] " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|dataout_r\[0\]\[23\]\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out.sv" 198 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 23314 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840132 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|dataout_r\[0\]\[14\] " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|dataout_r\[0\]\[14\]\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out.sv" 198 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 23323 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840132 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|dataout_r\[0\]\[30\] " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|dataout_r\[0\]\[30\]\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out.sv" 198 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 23307 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840132 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|dataout_r\[0\]\[6\] " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|dataout_r\[0\]\[6\]\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out.sv" 198 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 23331 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840132 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|dataout_r\[0\]\[22\] " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|dataout_r\[0\]\[22\]\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out.sv" 198 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 23315 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840132 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|dataout_r\[0\]\[13\] " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|dataout_r\[0\]\[13\]\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out.sv" 198 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 23324 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840132 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|dataout_r\[0\]\[29\] " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|dataout_r\[0\]\[29\]\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out.sv" 198 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 23308 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840132 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|dataout_r\[0\]\[5\] " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|dataout_r\[0\]\[5\]\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out.sv" 198 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 23332 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840132 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|dataout_r\[0\]\[21\] " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|dataout_r\[0\]\[21\]\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out.sv" 198 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 23316 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840132 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|dataout_r\[0\]\[12\] " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|dataout_r\[0\]\[12\]\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out.sv" 198 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 23325 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840132 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|dataout_r\[0\]\[28\] " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|dataout_r\[0\]\[28\]\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out.sv" 198 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 23309 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840132 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|dataout_r\[0\]\[4\] " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|dataout_r\[0\]\[4\]\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out.sv" 198 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 23333 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840132 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|dataout_r\[0\]\[20\] " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|dataout_r\[0\]\[20\]\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out.sv" 198 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 23317 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840132 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|dataout_r\[0\]\[11\] " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|dataout_r\[0\]\[11\]\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out.sv" 198 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 23326 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840132 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|dataout_r\[0\]\[27\] " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|dataout_r\[0\]\[27\]\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out.sv" 198 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 23310 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840132 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|dataout_r\[0\]\[3\] " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|dataout_r\[0\]\[3\]\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out.sv" 198 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 23334 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840132 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|dataout_r\[0\]\[19\] " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|dataout_r\[0\]\[19\]\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out.sv" 198 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 23318 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840132 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|dataout_r\[0\]\[10\] " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|dataout_r\[0\]\[10\]\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out.sv" 198 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 23327 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840132 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|dataout_r\[0\]\[26\] " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out:wrdata_mask_qr_to_hr\|dataout_r\[0\]\[26\]\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_simple_ddio_out.sv" 198 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 23311 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840132 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1423538840132 ""}  } {  } 1 308018 "(High) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1423538840132 ""}
{ "Critical Warning" "WDRC_NO_SYNZER_IN_ASYNC_CLK_DOMAIN" "Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains 2 208 " "(High) Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 208 asynchronous clock domain interface structure(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp\|g_pulser:user_pll_ready_puls\|out_ck_ff " "Node  \"tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp\|g_pulser:user_pll_ready_puls\|out_ck_ff\"" {  } { { "g_pulser.tdf" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_pulser.tdf" 33 1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 208015 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840194 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp\|g_pulser:user_pll_ready_puls\|in_ff " "Node  \"tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp\|g_pulser:user_pll_ready_puls\|in_ff\"" {  } { { "g_pulser.tdf" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_pulser.tdf" 32 1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 208014 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840194 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp\|g_pulser:user_pll_write_puls\|out_ck_ff " "Node  \"tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp\|g_pulser:user_pll_write_puls\|out_ck_ff\"" {  } { { "g_pulser.tdf" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_pulser.tdf" 33 1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 84391 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840194 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp\|g_pulser:user_pll_write_puls\|in_ff " "Node  \"tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp\|g_pulser:user_pll_write_puls\|in_ff\"" {  } { { "g_pulser.tdf" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_pulser.tdf" 32 1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 84390 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840194 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_rst_sync:g_rst_sync_cmp\|reset_synchronizer_int_chain_out " "Node  \"tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_rst_sync:g_rst_sync_cmp\|reset_synchronizer_int_chain_out\"" {  } { { "g_rst_sync.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_rst_sync.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 208365 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840194 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_mega_fifo:SingleA\|flush_ff " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_mega_fifo:SingleA\|flush_ff\"" {  } { { "g_mega_fifo.tdf" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_mega_fifo.tdf" 110 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5911 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840194 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp\|wr_data_reg\[8\] " "Node  \"tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp\|wr_data_reg\[8\]\"" {  } { { "g_pcie_avalonst_regs.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_pcie_avalonst_regs.v" 161 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 85877 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840194 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_mega_fifo:SingleA\|start_wr " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_mega_fifo:SingleA\|start_wr\"" {  } { { "g_mega_fifo.tdf" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_mega_fifo.tdf" 64 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5897 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840194 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_mega_fifo:SingleA\|enable_write " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_mega_fifo:SingleA\|enable_write\"" {  } { { "g_mega_fifo.tdf" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_mega_fifo.tdf" 92 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5913 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840194 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_mega_fifo:SingleA\|max_delta " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_mega_fifo:SingleA\|max_delta\"" {  } { { "g_mega_fifo.tdf" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_mega_fifo.tdf" 94 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5914 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840194 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|sdram_ss\[2\]~DUPLICATE " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|sdram_ss\[2\]~DUPLICATE\"" {  } { { "g_mp2afi.tdf" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_mp2afi.tdf" 245 9 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 1246229 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840194 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_cal_success " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_cal_success\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/sequencer_phy_mgr.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/sequencer_phy_mgr.sv" 151 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 15443 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840194 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|ram_select " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|ram_select\"" {  } { { "g_hp_mp_dram.tdf" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_hp_mp_dram.tdf" 1477 1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 32986 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840194 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_ra2_dcfifo:fifo0\|g_ra_dcfifo:fifo\|rdempty~DUPLICATE " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_ra2_dcfifo:fifo0\|g_ra_dcfifo:fifo\|rdempty~DUPLICATE\"" {  } { { "g_ra_dcfifo.tdf" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_ra_dcfifo.tdf" 47 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 1246233 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840194 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|\$00608 " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|\$00608\"" {  } { { "g_hp_mp_dram.tdf" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_hp_mp_dram.tdf" 3139 19 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 33023 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840194 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_pulser:\$00549\|out_ck_ff " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_pulser:\$00549\|out_ck_ff\"" {  } { { "g_pulser.tdf" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_pulser.tdf" 33 1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 87339 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840194 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_pulser:\$00549\|in_ff " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_pulser:\$00549\|in_ff\"" {  } { { "g_pulser.tdf" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_pulser.tdf" 32 1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 87338 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840194 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|start_count\[0\]\[1\] " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|start_count\[0\]\[1\]\"" {  } { { "g_hp_mp_dram.tdf" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_hp_mp_dram.tdf" 1358 12 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 32828 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840194 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|wen " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|wen\"" {  } { { "g_mp2afi.tdf" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_mp2afi.tdf" 191 8 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 27769 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840194 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|was_mem_read_cmd " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|was_mem_read_cmd\"" {  } { { "g_hp_mp_dram.tdf" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_hp_mp_dram.tdf" 1480 1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 32992 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840194 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|sdram_ss\[3\]~DUPLICATE " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|sdram_ss\[3\]~DUPLICATE\"" {  } { { "g_mp2afi.tdf" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_mp2afi.tdf" 245 9 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 1246227 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840194 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|sdram_ss\[1\]~DUPLICATE " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|sdram_ss\[1\]~DUPLICATE\"" {  } { { "g_mp2afi.tdf" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_mp2afi.tdf" 245 9 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 1246228 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840194 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|sdram_ss\[4\] " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|sdram_ss\[4\]\"" {  } { { "g_mp2afi.tdf" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_mp2afi.tdf" 245 9 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 27225 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840194 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|sdram_ss\[0\] " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|sdram_ss\[0\]\"" {  } { { "g_mp2afi.tdf" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_mp2afi.tdf" 245 9 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 27229 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840194 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_pulser:\$00551\|out_ck_ff " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_pulser:\$00551\|out_ck_ff\"" {  } { { "g_pulser.tdf" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_pulser.tdf" 33 1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 87335 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840194 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_pulser:\$00551\|in_ff " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_pulser:\$00551\|in_ff\"" {  } { { "g_pulser.tdf" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_pulser.tdf" 32 1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 87334 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840194 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_pulser:\$00567\|out_ck_ff " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_pulser:\$00567\|out_ck_ff\"" {  } { { "g_pulser.tdf" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_pulser.tdf" 33 1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 87316 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840194 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_pulser:\$00567\|in_ff " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_pulser:\$00567\|in_ff\"" {  } { { "g_pulser.tdf" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_pulser.tdf" 32 1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 87315 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840194 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_mega_fifo:SingleA\|start_rd " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_mega_fifo:SingleA\|start_rd\"" {  } { { "g_mega_fifo.tdf" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_mega_fifo.tdf" 68 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5899 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840194 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|first_burst~DUPLICATE " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|first_burst~DUPLICATE\"" {  } { { "g_mp2afi.tdf" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_mp2afi.tdf" 238 1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 1246267 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840194 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1423538840194 ""}  } {  } 1 308060 "(High) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "Design Assistant" 0 -1 1423538840194 ""}
{ "Critical Warning" "WDRC_IMPROPER_SYNZER_IN_ASYNC_CLK_DOMAIN" "Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains 2 4 " "(High) Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 4 asynchronous clock domain interface structure(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_mega_fifo:SingleA\|delta_is_zero " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_mega_fifo:SingleA\|delta_is_zero\"" {  } { { "g_mega_fifo.tdf" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_mega_fifo.tdf" 129 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5907 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840194 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_mega_fifo:SingleA\|short_end " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_mega_fifo:SingleA\|short_end\"" {  } { { "g_mega_fifo.tdf" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_mega_fifo.tdf" 112 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5912 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840194 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp\|g_fpga_config:fpga_config_cmp\|shift_reg\[0\] " "Node  \"tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp\|g_fpga_config:fpga_config_cmp\|shift_reg\[0\]\"" {  } { { "g_fpga_config.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_fpga_config.v" 71 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 85727 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840194 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp\|wr_data_reg\[19\] " "Node  \"tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp\|wr_data_reg\[19\]\"" {  } { { "g_pcie_avalonst_regs.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_pcie_avalonst_regs.v" 161 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 85888 9684 10422 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840194 ""}  } {  } 1 308067 "(High) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "Design Assistant" 0 -1 1423538840194 ""}
{ "Warning" "WDRC_GATED_CLK_FANOUT" "Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power 30 8 " "(Medium) Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power. (Value defined:30). Found 8 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqsbusout " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqsbusout\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altdq_dqs2_stratixv_use_shadow_regs.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altdq_dqs2_stratixv_use_shadow_regs.sv" 240 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 90240 9684 10422 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840194 ""} { "Warning" "WDRC_NODES_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqsbusout " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqsbusout\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altdq_dqs2_stratixv_use_shadow_regs.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altdq_dqs2_stratixv_use_shadow_regs.sv" 240 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 91502 9684 10422 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840194 ""} { "Warning" "WDRC_NODES_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqsbusout " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqsbusout\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altdq_dqs2_stratixv_use_shadow_regs.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altdq_dqs2_stratixv_use_shadow_regs.sv" 240 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 94026 9684 10422 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840194 ""} { "Warning" "WDRC_NODES_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqsbusout " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqsbusout\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altdq_dqs2_stratixv_use_shadow_regs.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altdq_dqs2_stratixv_use_shadow_regs.sv" 240 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 92764 9684 10422 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840194 ""} { "Warning" "WDRC_NODES_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqsbusout " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqsbusout\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altdq_dqs2_stratixv_use_shadow_regs.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altdq_dqs2_stratixv_use_shadow_regs.sv" 240 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 22267 9684 10422 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840194 ""} { "Warning" "WDRC_NODES_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqsbusout " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqsbusout\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altdq_dqs2_stratixv_use_shadow_regs.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altdq_dqs2_stratixv_use_shadow_regs.sv" 240 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 95288 9684 10422 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840194 ""} { "Warning" "WDRC_NODES_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqsbusout " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqsbusout\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altdq_dqs2_stratixv_use_shadow_regs.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altdq_dqs2_stratixv_use_shadow_regs.sv" 240 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 96550 9684 10422 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840194 ""} { "Warning" "WDRC_NODES_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqsbusout " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_new_io_pads:uio_pads\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_stratixv_use_shadow_regs:altdq_dqs2_inst\|dqsbusout\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altdq_dqs2_stratixv_use_shadow_regs.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altdq_dqs2_stratixv_use_shadow_regs.sv" 240 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 97812 9684 10422 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840194 ""}  } {  } 0 308017 "(Medium) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1423538840194 ""}
{ "Warning" "WDRC_ILLEGAL_CLOCK_NET" "Rule C104: Clock signal source should drive only clock input ports 2 " "(Medium) Rule C104: Clock signal source should drive only clock input ports. Found 2 nodes related to this rule." { { "Warning" "WDRC_NODES_WARNING" " ref_clk " "Node  \"ref_clk\"" {  } { { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5427 9684 10422 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840241 ""} { "Warning" "WDRC_NODES_WARNING" " g_mp_pll_sv:g_mp_pll_sv_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0\|pll1~FRACTIONAL_PLL_O_VCOPH0 " "Node  \"g_mp_pll_sv:g_mp_pll_sv_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0\|pll1~FRACTIONAL_PLL_O_VCOPH0\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0.sv" 183 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 673326 9684 10422 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840241 ""}  } {  } 0 308040 "(Medium) %1!s!. Found %2!d! nodes related to this rule." 0 0 "Design Assistant" 0 -1 1423538840241 ""}
{ "Warning" "WDRC_MIXED_CLK_EDGE" "Rule C106: Clock signal source should not drive registers triggered by different clock edges 1 " "(Medium) Rule C106: Clock signal source should not drive registers triggered by different clock edges. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " g_mp_pll_sv:g_mp_pll_sv_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0\|pll1~FRACTIONAL_PLL_O_VCOPH0 " "Node  \"g_mp_pll_sv:g_mp_pll_sv_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0\|pll1~FRACTIONAL_PLL_O_VCOPH0\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0.sv" 183 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 673326 9684 10422 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840256 ""}  } {  } 0 308022 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1423538840256 ""}
{ "Warning" "WDRC_EXTERNAL_RESET" "Rule R102: External reset signals should be synchronized using two cascaded registers 1 " "(Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " pcie_perst " "Node  \"pcie_perst\"" {  } { { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 5434 9684 10422 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840256 ""}  } {  } 0 308023 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1423538840256 ""}
{ "Warning" "WDRC_RESET_NOT_SYNZED" "Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized 5 " "(Medium) Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized. Found 5 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_rst_sync:g_rst_sync_local\|reset_synchronizer_int_chain_out " "Node  \"tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_rst_sync:g_rst_sync_local\|reset_synchronizer_int_chain_out\"" {  } { { "g_rst_sync.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_rst_sync.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 208369 9684 10422 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840272 ""} { "Warning" "WDRC_NODES_WARNING" " tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_rst_sync:g_rst_sync_cmp\|reset_synchronizer_int_chain_out " "Node  \"tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_rst_sync:g_rst_sync_cmp\|reset_synchronizer_int_chain_out\"" {  } { { "g_rst_sync.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_rst_sync.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 208365 9684 10422 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840272 ""} { "Warning" "WDRC_NODES_WARNING" " tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp\|dev_clrn " "Node  \"tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp\|dev_clrn\"" {  } { { "g_pcie_avalonst_regs.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_pcie_avalonst_regs.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 85938 9684 10422 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840272 ""} { "Warning" "WDRC_NODES_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/altera_reset_synchronizer.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 87347 9684 10422 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840272 ""} { "Warning" "WDRC_NODES_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|clock_sense_reset_n " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|clock_sense_reset_n\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altera_jtag_streaming.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altera_jtag_streaming.v" 186 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 6590 9684 10422 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840272 ""}  } {  } 0 308027 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1423538840272 ""}
{ "Warning" "WDRC_SYNZER_IN_ALL_SIGNAL_BTW_ASYNC_CLK_DOMAIN" "Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain 2 1 " "(Medium) Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain. (Value defined:2). Found 1 asynchronous clock domain interface structure(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|sink_data_buffer (Bus) " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|sink_data_buffer (Bus)\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altera_jtag_dc_streaming.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altera_jtag_dc_streaming.v" 116 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 6314 9684 10422 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840272 ""}  } {  } 0 308071 "(Medium) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "Design Assistant" 0 -1 1423538840272 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 2476 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 2476 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|coreclkout_hip~CLKENA0 " "Node  \"tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|coreclkout_hip~CLKENA0\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altpcie_hip_256_pipen1b.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altpcie_hip_256_pipen1b.v" 804 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 676290 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840334 ""} { "Info" "IDRC_NODES_INFO" " ~GND " "Node  \"~GND\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 297514 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840334 ""} { "Info" "IDRC_NODES_INFO" " tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp\|altera_pll:internal_pll\|outclk_wire\[1\]~CLKENA0 " "Node  \"tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp\|altera_pll:internal_pll\|outclk_wire\[1\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altera_pll.v" 413 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 676302 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840334 ""} { "Info" "IDRC_NODES_INFO" " tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_rst_sync:g_rst_sync_local\|reset_synchronizer_int_chain_out~CLKENA0 " "Node  \"tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_rst_sync:g_rst_sync_local\|reset_synchronizer_int_chain_out~CLKENA0\"" {  } { { "g_rst_sync.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_rst_sync.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 676308 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840334 ""} { "Info" "IDRC_NODES_INFO" " tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_rst_sync:g_rst_sync_local\|reset_synchronizer_int_chain_out " "Node  \"tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_rst_sync:g_rst_sync_local\|reset_synchronizer_int_chain_out\"" {  } { { "g_rst_sync.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_rst_sync.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 208369 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840334 ""} { "Info" "IDRC_NODES_INFO" " tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|arst_r\[2\] " "Node  \"tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|arst_r\[2\]\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altpcie_hip_256_pipen1b.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altpcie_hip_256_pipen1b.v" 1849 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 70079 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840334 ""} { "Info" "IDRC_NODES_INFO" " tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|altpcierd_hip_rs:rs_hip\|npor_sync_pld_clk " "Node  \"tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|altpcierd_hip_rs:rs_hip\|npor_sync_pld_clk\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/altpcierd_hip_rs.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/altpcierd_hip_rs.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 76639 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840334 ""} { "Info" "IDRC_NODES_INFO" " pcie_refclk~input~FITTER_INSERTEDCLKENA0 " "Node  \"pcie_refclk~input~FITTER_INSERTEDCLKENA0\"" {  } { { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 676304 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840334 ""} { "Info" "IDRC_NODES_INFO" " tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_resync:inst_reconfig_reset_sync\|resync_chains\[0\].sync_r\[1\] " "Node  \"tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_resync:inst_reconfig_reset_sync\|resync_chains\[0\].sync_r\[1\]\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/alt_xcvr_resync.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/alt_xcvr_resync.sv" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 76578 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840334 ""} { "Info" "IDRC_NODES_INFO" " tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].csr_write~0 " "Node  \"tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].csr_write~0\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_xcvr_avmm.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/sv_xcvr_avmm.sv" 240 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 210353 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840334 ""} { "Info" "IDRC_NODES_INFO" " tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|reco_addr\[11\] " "Node  \"tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|reco_addr\[11\]\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/sv_xrbasic_lif_csr.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/sv_xrbasic_lif_csr.sv" 386 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 75086 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840334 ""} { "Info" "IDRC_NODES_INFO" " tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|W_alu_result\[3\] " "Node  \"tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|W_alu_result\[3\]\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 1594 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 76400 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840334 ""} { "Info" "IDRC_NODES_INFO" " tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|altera_reset_controller:rst_controller\|r_sync_rst " "Node  \"tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|altera_reset_controller:rst_controller\|r_sync_rst\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/altera_reset_controller.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 75644 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840334 ""} { "Info" "IDRC_NODES_INFO" " tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|D_iw\[0\] " "Node  \"tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|D_iw\[0\]\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 1152 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 76029 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840334 ""} { "Info" "IDRC_NODES_INFO" " tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|F_valid~0 " "Node  \"tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|F_valid~0\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 596 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 216898 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840334 ""} { "Info" "IDRC_NODES_INFO" " tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|R_logic_op\[0\] " "Node  \"tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|R_logic_op\[0\]\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 1212 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 76045 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840334 ""} { "Info" "IDRC_NODES_INFO" " tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|W_rf_wren " "Node  \"tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|W_rf_wren\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 703 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 76452 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840334 ""} { "Info" "IDRC_NODES_INFO" " tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|W_alu_result\[6\] " "Node  \"tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|W_alu_result\[6\]\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 1594 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 76397 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840334 ""} { "Info" "IDRC_NODES_INFO" " tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|R_logic_op\[1\] " "Node  \"tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|R_logic_op\[1\]\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 1212 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 76044 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840334 ""} { "Info" "IDRC_NODES_INFO" " tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|D_iw\[3\] " "Node  \"tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|D_iw\[3\]\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 1152 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 76026 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840334 ""} { "Info" "IDRC_NODES_INFO" " tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|D_iw\[2\] " "Node  \"tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|D_iw\[2\]\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 1152 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 76027 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840334 ""} { "Info" "IDRC_NODES_INFO" " tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|D_iw\[4\] " "Node  \"tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|D_iw\[4\]\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 1152 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 76025 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840334 ""} { "Info" "IDRC_NODES_INFO" " tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux:cmd_mux\|saved_grant\[0\] " "Node  \"tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux:cmd_mux\|saved_grant\[0\]\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" 232 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 75675 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840334 ""} { "Info" "IDRC_NODES_INFO" " tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:reconfig_ctrl_ctrl_translator\|read_latency_shift_reg\[0\]~DUPLICATE " "Node  \"tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:reconfig_ctrl_ctrl_translator\|read_latency_shift_reg\[0\]~DUPLICATE\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/altera_merlin_slave_translator.sv" 417 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 1246347 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840334 ""} { "Info" "IDRC_NODES_INFO" " tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|R_ctrl_ld " "Node  \"tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|R_ctrl_ld\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 637 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 76520 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840334 ""} { "Info" "IDRC_NODES_INFO" " tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|R_ctrl_shift_rot " "Node  \"tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|R_ctrl_shift_rot\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 657 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 76508 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840334 ""} { "Info" "IDRC_NODES_INFO" " tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|R_src2_use_imm " "Node  \"tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|R_src2_use_imm\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 680 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 76451 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840334 ""} { "Info" "IDRC_NODES_INFO" " tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|R_dst_regnum\[1\] " "Node  \"tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|R_dst_regnum\[1\]\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 1203 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 76042 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840334 ""} { "Info" "IDRC_NODES_INFO" " tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|R_dst_regnum\[0\] " "Node  \"tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|R_dst_regnum\[0\]\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 1203 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 76043 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840334 ""} { "Info" "IDRC_NODES_INFO" " tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|R_dst_regnum\[4\] " "Node  \"tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|R_dst_regnum\[4\]\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 1203 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 76039 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840334 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1423538840334 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1423538840334 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp\|clk0 " "Node  \"tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp\|clk0\"" {  } { { "g_pcie_avalonst_regs.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_pcie_avalonst_regs.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 85978 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840334 ""} { "Info" "IDRC_NODES_INFO" " tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_rst_sync:g_rst_sync_cmp\|reset_synchronizer_int_chain_out " "Node  \"tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_rst_sync:g_rst_sync_cmp\|reset_synchronizer_int_chain_out\"" {  } { { "g_rst_sync.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_rst_sync.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 208365 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840334 ""} { "Info" "IDRC_NODES_INFO" " g_mp_pll_sv:g_mp_pll_sv_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0\|afi_clk~CLKENA0 " "Node  \"g_mp_pll_sv:g_mp_pll_sv_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0\|afi_clk~CLKENA0\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0.sv" 151 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 676292 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840334 ""} { "Info" "IDRC_NODES_INFO" " tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_rst_sync:g_rst_sync_cmp\|reset_synchronizer_int_chain_out~CLKENA0 " "Node  \"tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_rst_sync:g_rst_sync_cmp\|reset_synchronizer_int_chain_out~CLKENA0\"" {  } { { "g_rst_sync.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_rst_sync.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 676307 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840334 ""} { "Info" "IDRC_NODES_INFO" " tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp\|altera_pll:internal_pll\|outclk_wire\[1\]~CLKENA0 " "Node  \"tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp\|altera_pll:internal_pll\|outclk_wire\[1\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altera_pll.v" 413 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 676302 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840334 ""} { "Info" "IDRC_NODES_INFO" " ~GND " "Node  \"~GND\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 297514 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840334 ""} { "Info" "IDRC_NODES_INFO" " tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_rst_sync:g_rst_sync_local\|reset_synchronizer_int_chain_out~CLKENA0 " "Node  \"tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_rst_sync:g_rst_sync_local\|reset_synchronizer_int_chain_out~CLKENA0\"" {  } { { "g_rst_sync.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_rst_sync.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 676308 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840334 ""} { "Info" "IDRC_NODES_INFO" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_reset:ureset\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_reset_sync:ureset_afi_clk\|reset_reg\[17\] " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_reset:ureset\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_reset_sync:ureset_afi_clk\|reset_reg\[17\]\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_reset_sync.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_reset_sync.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 27012 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840334 ""} { "Info" "IDRC_NODES_INFO" " g_mp_pll_sv:g_mp_pll_sv_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0\|pll_avl_clk~CLKENA0 " "Node  \"g_mp_pll_sv:g_mp_pll_sv_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0\|pll_avl_clk~CLKENA0\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0.sv" 138 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 676298 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840334 ""} { "Info" "IDRC_NODES_INFO" " ref_clk~inputCLKENA0 " "Node  \"ref_clk~inputCLKENA0\"" {  } { { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 676306 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840334 ""} { "Info" "IDRC_NODES_INFO" " pcie_refclk~input~FITTER_INSERTEDCLKENA0 " "Node  \"pcie_refclk~input~FITTER_INSERTEDCLKENA0\"" {  } { { "tile.vhd" "" { Text "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/tile.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 676304 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840334 ""} { "Info" "IDRC_NODES_INFO" " tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|coreclkout_hip~CLKENA0 " "Node  \"tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|g_pciecore_sgxv:g_pciecore_sgxv_inst\|altpcie_sv_hip_ast_hwtcl:g_pciecore_sgxv_inst\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|coreclkout_hip~CLKENA0\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altpcie_hip_256_pipen1b.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/g_pciecore_sgxv/altpcie_hip_256_pipen1b.v" 804 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 676290 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840334 ""} { "Info" "IDRC_NODES_INFO" " g_mp_pll_sv:g_mp_pll_sv_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0\|out_phyclk\[2\] " "Node  \"g_mp_pll_sv:g_mp_pll_sv_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0\|out_phyclk\[2\]\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0.sv" 421 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 52853 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840334 ""} { "Info" "IDRC_NODES_INFO" " altera_internal_jtag~TCKUTAP " "Node  \"altera_internal_jtag~TCKUTAP\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 665347 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840334 ""} { "Info" "IDRC_NODES_INFO" " g_mp_pll_sv:g_mp_pll_sv_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0\|pll_hr_clk~CLKENA0 " "Node  \"g_mp_pll_sv:g_mp_pll_sv_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0\|pll_hr_clk~CLKENA0\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0.sv" 135 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 676294 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840334 ""} { "Info" "IDRC_NODES_INFO" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst\|r_sync_rst " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst\|r_sync_rst\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altera_mem_if_sequencer_rst.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/altera_mem_if_sequencer_rst.sv" 91 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 20678 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840334 ""} { "Info" "IDRC_NODES_INFO" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_mux_sel " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|phy_mux_sel\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/sequencer_phy_mgr.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/sequencer_phy_mgr.sv" 150 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 15442 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840334 ""} { "Info" "IDRC_NODES_INFO" " g_mp_pll_sv:g_mp_pll_sv_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0\|pll_config_clk~CLKENA0 " "Node  \"g_mp_pll_sv:g_mp_pll_sv_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0:uphysvddriii_qr_pll0\|pll_config_clk~CLKENA0\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_pll0.sv" 139 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 676300 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840334 ""} { "Info" "IDRC_NODES_INFO" " tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_rst_sync:g_rst_sync_pld\|reset_synchronizer_int_chain_out " "Node  \"tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_rst_sync:g_rst_sync_pld\|reset_synchronizer_int_chain_out\"" {  } { { "g_rst_sync.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_rst_sync.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 85986 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840334 ""} { "Info" "IDRC_NODES_INFO" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_ra2_dcfifo:fifo0\|i_rdreq " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_ra2_dcfifo:fifo0\|i_rdreq\"" {  } { { "g_ra2_dcfifo.tdf" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_ra2_dcfifo.tdf" 83 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 31829 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840334 ""} { "Info" "IDRC_NODES_INFO" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|select\[0\] " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|select\[0\]\"" {  } { { "g_hp_mp_dram.tdf" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_hp_mp_dram.tdf" 1497 7 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 32980 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840334 ""} { "Info" "IDRC_NODES_INFO" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_reset:ureset\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_reset_sync:ureset_scc_clk\|reset_reg\[14\] " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0:p0\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_memphy:umemphy\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_reset:ureset\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_reset_sync:ureset_scc_clk\|reset_reg\[14\]\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_reset_sync.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_p0_reset_sync.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 101196 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840334 ""} { "Info" "IDRC_NODES_INFO" " tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp\|user_pll_reconfig:user_pll_reconfig_cmp\|altera_pll_reconfig_top:user_pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|self_reset:self_reset_inst\|reset " "Node  \"tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp\|user_pll_reconfig:user_pll_reconfig_cmp\|altera_pll_reconfig_top:user_pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|self_reset:self_reset_inst\|reset\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/user_pll/user_pll_reconfig/altera_pll_reconfig_core.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/user_pll/user_pll_reconfig/altera_pll_reconfig_core.v" 1679 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 83566 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840334 ""} { "Info" "IDRC_NODES_INFO" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|mux_i\[1\]\[511\]~12 " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|mux_i\[1\]\[511\]~12\"" {  } { { "g_hp_mp_dram.tdf" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_hp_mp_dram.tdf" 1351 6 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 242633 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840334 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all\"" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 864 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 666908 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840334 ""} { "Info" "IDRC_NODES_INFO" " tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp\|g_epc_controller:g_epc_controller_cmp\|g_rst_sync:g_rst_sync_epc\|reset_synchronizer_int_chain_out " "Node  \"tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pcie_avalonst_regs:g_pcie_avalonst_regs_cmp\|g_epc_controller:g_epc_controller_cmp\|g_rst_sync:g_rst_sync_epc\|reset_synchronizer_int_chain_out\"" {  } { { "g_rst_sync.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/g_rst_sync.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 208342 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840334 ""} { "Info" "IDRC_NODES_INFO" " tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|altera_reset_controller:rst_controller\|r_sync_rst " "Node  \"tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|altera_reset_controller:rst_controller\|r_sync_rst\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/altera_reset_controller.v" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 75644 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840334 ""} { "Info" "IDRC_NODES_INFO" " IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_soft_reset_n " "Node  \"IC_1_Bank_B_Ctrl:IC_1_Bank_B_Ctrl_cmp\|g_hp_mp_dram:multiport\|g_mp2afi:ram\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1:afi_phy_cmp\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_0002:uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_inst\|uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1_s0:s0\|rw_manager_ddr3:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_soft_reset_n\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/rw_manager_core.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/uniphy/uphysvddriii_qr_dimmx64x2clkx2rank_800_cl11_t1/rw_manager_core.sv" 314 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 15176 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840334 ""} { "Info" "IDRC_NODES_INFO" " tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_resync:inst_reconfig_reset_sync\|resync_chains\[0\].sync_r\[1\] " "Node  \"tile_if:if_tile\|g_avalon2if:g_pcielb2if_cmp\|stratixVgx_pcie_bridge:stratixVgx_pcie_bridge_cmp\|g_pciecore_sgxv_wrapper:g_pciecore_sgxv_wrapper_cmp\|alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_resync:inst_reconfig_reset_sync\|resync_chains\[0\].sync_r\[1\]\"" {  } { { "../../../../../../../Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/alt_xcvr_resync.sv" "" { Text "C:/Gidel/ProcWizard_9.2.1/Gidel_hdl_lib/14.0/pciecore/submodules/alt_xcvr_resync.sv" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 76578 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840334 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_setup_ena " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_setup_ena\"" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 964 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Krishna/Desktop/Research/Ex_Emulator/ProceV_2/hw/" { { 0 { 0 ""} 0 666912 9684 10422 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423538840334 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1423538840334 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1423538840334 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "2526 718 " "Design Assistant information: finished post-fitting analysis of current design -- generated 2526 information messages and 718 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1423538840334 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 168 s Quartus II 64-Bit " "Quartus II 64-Bit Design Assistant was successful. 0 errors, 168 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2761 " "Peak virtual memory: 2761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1423538844047 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 09 22:27:24 2015 " "Processing ended: Mon Feb 09 22:27:24 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1423538844047 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:33 " "Elapsed time: 00:01:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1423538844047 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:36 " "Total CPU time (on all processors): 00:01:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1423538844047 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1423538844047 ""}
