Binding for a ST multiplexed clock driver.

This binding supports only simple indexed multiplexers, it does not
support table based parent index to hardware value translations.

This binding uses the common clock binding[1].

[1] Documentation/devicetree/bindings/clock/clock-bindings.txt

Required properties:

- compatible : shall be:
<<<<<<< HEAD
	"st,stih416-clkgenc-vcc-hd",	"st,clkgen-mux"
	"st,stih416-clkgenf-vcc-fvdp",	"st,clkgen-mux"
	"st,stih416-clkgenf-vcc-hva", 	"st,clkgen-mux"
	"st,stih416-clkgenf-vcc-hd",	"st,clkgen-mux"
	"st,stih416-clkgenf-vcc-sd",	"st,clkgen-mux"
	"st,stih415-clkgen-a9-mux",	"st,clkgen-mux"
	"st,stih416-clkgen-a9-mux",	"st,clkgen-mux"
	"st,stih407-clkgen-a9-mux",	"st,clkgen-mux"
=======
	"st,stih407-clkgen-a9-mux"
>>>>>>> v4.9.227

- #clock-cells : from common clock binding; shall be set to 0.

- reg : A Base address and length of the register set.

- clocks : from common clock binding

Example:

<<<<<<< HEAD
	clk_m_hva: clk-m-hva@fd690868 {
		#clock-cells = <0>;
		compatible = "st,stih416-clkgenf-vcc-hva", "st,clkgen-mux";
		reg = <0xfd690868 4>;

		clocks = <&clockgen_f 1>, <&clk_m_a1_div0 3>;
=======
	clk_m_a9: clk-m-a9@92b0000 {
		#clock-cells = <0>;
		compatible = "st,stih407-clkgen-a9-mux";
		reg = <0x92b0000 0x10000>;

		clocks = <&clockgen_a9_pll 0>,
			 <&clockgen_a9_pll 0>,
			 <&clk_s_c0_flexgen 13>,
			 <&clk_m_a9_ext2f_div2>;
>>>>>>> v4.9.227
	};
