#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Dec  1 16:37:30 2021
# Process ID: 12388
# Current directory: C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.runs/synth_1
# Command line: vivado.exe -log Main_tomato.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Main_tomato.tcl
# Log file: C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.runs/synth_1/Main_tomato.vds
# Journal file: C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Main_tomato.tcl -notrace
Command: synth_design -top Main_tomato -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1192 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 362.930 ; gain = 100.965
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Main_tomato' [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/sources_1/new/Main_tomato.v:1]
	Parameter Mod1 bound to: 0 - type: integer 
	Parameter Mod2 bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Mod_control' [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/sources_1/new/Mod_control.v:1]
	Parameter Mod1 bound to: 0 - type: integer 
	Parameter Mod2 bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Mod_control' (1#1) [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/sources_1/new/Mod_control.v:1]
INFO: [Synth 8-6157] synthesizing module 'Button_detect' [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/sources_1/new/Button_detect.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Button_detect' (2#1) [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/sources_1/new/Button_detect.v:1]
INFO: [Synth 8-6157] synthesizing module 'Detect' [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/sources_1/new/Detect.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Detect' (3#1) [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/sources_1/new/Detect.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mod1_ztj' [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/sources_1/new/Mod1_ztj.v:1]
	Parameter WORK_INIT bound to: 2'b00 
	Parameter PAUSE bound to: 2'b01 
	Parameter COUNT bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'Mod1_ztj' (4#1) [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/sources_1/new/Mod1_ztj.v:1]
INFO: [Synth 8-6157] synthesizing module 'Sec_pulse' [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/sources_1/new/Sec_pulse.v:1]
	Parameter Mm bound to: 1000000 - type: integer 
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register up_reg in module Sec_pulse. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/sources_1/new/Sec_pulse.v:31]
INFO: [Synth 8-6155] done synthesizing module 'Sec_pulse' (5#1) [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/sources_1/new/Sec_pulse.v:1]
INFO: [Synth 8-6157] synthesizing module 'Negecount_60' [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/sources_1/new/Negecount_60.v:1]
	Parameter Xx bound to: 60 - type: integer 
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register up_reg in module Negecount_60. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/sources_1/new/Negecount_60.v:43]
INFO: [Synth 8-6155] done synthesizing module 'Negecount_60' (6#1) [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/sources_1/new/Negecount_60.v:1]
INFO: [Synth 8-6157] synthesizing module 'Preset_num' [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/sources_1/new/Preset_num.v:23]
	Parameter Xx bound to: 25 - type: integer 
WARNING: [Synth 8-5788] Register set_n_reg in module Preset_num is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/sources_1/new/Preset_num.v:41]
INFO: [Synth 8-6155] done synthesizing module 'Preset_num' (7#1) [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/sources_1/new/Preset_num.v:23]
INFO: [Synth 8-6157] synthesizing module 'Negecount1_preset' [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/sources_1/new/Negecount1_preset.v:23]
	Parameter Xx bound to: 25 - type: integer 
WARNING: [Synth 8-5788] Register xn_reg in module Negecount1_preset is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/sources_1/new/Negecount1_preset.v:47]
INFO: [Synth 8-6155] done synthesizing module 'Negecount1_preset' (8#1) [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/sources_1/new/Negecount1_preset.v:23]
WARNING: [Synth 8-350] instance 'ncnt1_set' of module 'Negecount1_preset' requires 9 connections, but only 7 given [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/sources_1/new/Main_tomato.v:95]
INFO: [Synth 8-6157] synthesizing module 'Negecount2_60' [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/sources_1/new/Negecount2_60.v:1]
	Parameter Xx bound to: 60 - type: integer 
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register xn_reg in module Negecount2_60. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/sources_1/new/Negecount2_60.v:27]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register up_reg in module Negecount2_60. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/sources_1/new/Negecount2_60.v:41]
INFO: [Synth 8-6155] done synthesizing module 'Negecount2_60' (9#1) [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/sources_1/new/Negecount2_60.v:1]
INFO: [Synth 8-6157] synthesizing module 'Negecount_5' [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/sources_1/new/Negecount_5.v:1]
	Parameter Xx bound to: 6 - type: integer 
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register xn_reg in module Negecount_5. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/sources_1/new/Negecount_5.v:32]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register sign_xn_reg in module Negecount_5. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/sources_1/new/Negecount_5.v:32]
INFO: [Synth 8-6155] done synthesizing module 'Negecount_5' (10#1) [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/sources_1/new/Negecount_5.v:1]
INFO: [Synth 8-6157] synthesizing module 'Mod2_ztj' [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/sources_1/new/Mod2_ztj.v:1]
	Parameter WORK_INIT bound to: 2'b00 
	Parameter PAUSE bound to: 2'b01 
	Parameter COUNT bound to: 2'b11 
	Parameter READ bound to: 2'b10 
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/sources_1/new/Mod2_ztj.v:26]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/sources_1/new/Mod2_ztj.v:42]
INFO: [Synth 8-6155] done synthesizing module 'Mod2_ztj' (11#1) [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/sources_1/new/Mod2_ztj.v:1]
INFO: [Synth 8-6157] synthesizing module 'Posecount_60' [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/sources_1/new/Posecount_60.v:1]
	Parameter Xx bound to: 60 - type: integer 
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register up_reg in module Posecount_60. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/sources_1/new/Posecount_60.v:44]
INFO: [Synth 8-6155] done synthesizing module 'Posecount_60' (12#1) [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/sources_1/new/Posecount_60.v:1]
INFO: [Synth 8-6157] synthesizing module 'Posecount_30' [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/sources_1/new/Posecount_30.v:23]
	Parameter Xx bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Posecount_30' (13#1) [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/sources_1/new/Posecount_30.v:23]
WARNING: [Synth 8-350] instance 'pcnt_30' of module 'Posecount_30' requires 8 connections, but only 7 given [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/sources_1/new/Main_tomato.v:145]
INFO: [Synth 8-6157] synthesizing module 'Read' [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/sources_1/new/Read.v:23]
WARNING: [Synth 8-5788] Register k_reg in module Read is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/sources_1/new/Read.v:45]
WARNING: [Synth 8-5788] Register rk_reg in module Read is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/sources_1/new/Read.v:45]
WARNING: [Synth 8-5788] Register x_7_reg in module Read is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/sources_1/new/Read.v:45]
WARNING: [Synth 8-5788] Register x_8_reg in module Read is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/sources_1/new/Read.v:45]
WARNING: [Synth 8-5788] Register cut1_reg in module Read is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-5788] Register cut2_reg in module Read is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-4767] Trying to implement RAM 'cut1_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "cut1_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'cut2_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "cut2_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Read' (14#1) [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/sources_1/new/Read.v:23]
INFO: [Synth 8-6157] synthesizing module 'Display_x7seg' [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/sources_1/new/Display_x7seg.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/sources_1/new/Display_x7seg.v:51]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/sources_1/new/Display_x7seg.v:65]
INFO: [Synth 8-6155] done synthesizing module 'Display_x7seg' (15#1) [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/sources_1/new/Display_x7seg.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'an' does not match port width (8) of module 'Display_x7seg' [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/sources_1/new/Main_tomato.v:181]
WARNING: [Synth 8-689] width (4) of port connection 'an' does not match port width (8) of module 'Display_x7seg' [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/sources_1/new/Main_tomato.v:188]
WARNING: [Synth 8-5788] Register x_1_reg in module Main_tomato is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/sources_1/new/Main_tomato.v:171]
WARNING: [Synth 8-5788] Register x_2_reg in module Main_tomato is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/sources_1/new/Main_tomato.v:171]
WARNING: [Synth 8-5788] Register x_3_reg in module Main_tomato is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/sources_1/new/Main_tomato.v:171]
WARNING: [Synth 8-5788] Register x_4_reg in module Main_tomato is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/sources_1/new/Main_tomato.v:171]
WARNING: [Synth 8-3848] Net led in module/entity Main_tomato does not have driver. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/sources_1/new/Main_tomato.v:12]
INFO: [Synth 8-6155] done synthesizing module 'Main_tomato' (16#1) [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/sources_1/new/Main_tomato.v:1]
WARNING: [Synth 8-3331] design Posecount_30 has unconnected port clk
WARNING: [Synth 8-3331] design Posecount_60 has unconnected port clk
WARNING: [Synth 8-3331] design Negecount_5 has unconnected port clk
WARNING: [Synth 8-3331] design Negecount2_60 has unconnected port clk
WARNING: [Synth 8-3331] design Negecount1_preset has unconnected port clk
WARNING: [Synth 8-3331] design Negecount1_preset has unconnected port preset[7]
WARNING: [Synth 8-3331] design Negecount1_preset has unconnected port preset[6]
WARNING: [Synth 8-3331] design Negecount1_preset has unconnected port preset[5]
WARNING: [Synth 8-3331] design Negecount1_preset has unconnected port upset
WARNING: [Synth 8-3331] design Negecount1_preset has unconnected port downset
WARNING: [Synth 8-3331] design Negecount_60 has unconnected port clk
WARNING: [Synth 8-3331] design Main_tomato has unconnected port led[7]
WARNING: [Synth 8-3331] design Main_tomato has unconnected port led[6]
WARNING: [Synth 8-3331] design Main_tomato has unconnected port led[5]
WARNING: [Synth 8-3331] design Main_tomato has unconnected port led[4]
WARNING: [Synth 8-3331] design Main_tomato has unconnected port led[3]
WARNING: [Synth 8-3331] design Main_tomato has unconnected port led[2]
WARNING: [Synth 8-3331] design Main_tomato has unconnected port led[1]
WARNING: [Synth 8-3331] design Main_tomato has unconnected port led[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 418.734 ; gain = 156.770
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 418.734 ; gain = 156.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 418.734 ; gain = 156.770
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/constrs_1/new/project_tomato_CH.xdc]
WARNING: [Vivado 12-584] No ports matched 'a_to_g[6]'. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/constrs_1/new/project_tomato_CH.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/constrs_1/new/project_tomato_CH.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[5]'. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/constrs_1/new/project_tomato_CH.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/constrs_1/new/project_tomato_CH.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[4]'. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/constrs_1/new/project_tomato_CH.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/constrs_1/new/project_tomato_CH.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[3]'. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/constrs_1/new/project_tomato_CH.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/constrs_1/new/project_tomato_CH.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[2]'. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/constrs_1/new/project_tomato_CH.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/constrs_1/new/project_tomato_CH.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[1]'. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/constrs_1/new/project_tomato_CH.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/constrs_1/new/project_tomato_CH.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[0]'. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/constrs_1/new/project_tomato_CH.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/constrs_1/new/project_tomato_CH.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[7]'. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/constrs_1/new/project_tomato_CH.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/constrs_1/new/project_tomato_CH.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[6]'. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/constrs_1/new/project_tomato_CH.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/constrs_1/new/project_tomato_CH.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[5]'. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/constrs_1/new/project_tomato_CH.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/constrs_1/new/project_tomato_CH.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[4]'. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/constrs_1/new/project_tomato_CH.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/constrs_1/new/project_tomato_CH.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/constrs_1/new/project_tomato_CH.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/constrs_1/new/project_tomato_CH.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/constrs_1/new/project_tomato_CH.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/constrs_1/new/project_tomato_CH.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/constrs_1/new/project_tomato_CH.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/constrs_1/new/project_tomato_CH.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/constrs_1/new/project_tomato_CH.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/constrs_1/new/project_tomato_CH.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[6]'. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/constrs_1/new/project_tomato_CH.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/constrs_1/new/project_tomato_CH.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[5]'. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/constrs_1/new/project_tomato_CH.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/constrs_1/new/project_tomato_CH.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[4]'. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/constrs_1/new/project_tomato_CH.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/constrs_1/new/project_tomato_CH.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[3]'. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/constrs_1/new/project_tomato_CH.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/constrs_1/new/project_tomato_CH.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[2]'. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/constrs_1/new/project_tomato_CH.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/constrs_1/new/project_tomato_CH.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[1]'. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/constrs_1/new/project_tomato_CH.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/constrs_1/new/project_tomato_CH.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a_to_g[0]'. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/constrs_1/new/project_tomato_CH.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/constrs_1/new/project_tomato_CH.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[7]'. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/constrs_1/new/project_tomato_CH.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/constrs_1/new/project_tomato_CH.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[6]'. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/constrs_1/new/project_tomato_CH.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/constrs_1/new/project_tomato_CH.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[5]'. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/constrs_1/new/project_tomato_CH.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/constrs_1/new/project_tomato_CH.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[4]'. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/constrs_1/new/project_tomato_CH.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/constrs_1/new/project_tomato_CH.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/constrs_1/new/project_tomato_CH.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/constrs_1/new/project_tomato_CH.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/constrs_1/new/project_tomato_CH.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/constrs_1/new/project_tomato_CH.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/constrs_1/new/project_tomato_CH.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/constrs_1/new/project_tomato_CH.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/constrs_1/new/project_tomato_CH.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/constrs_1/new/project_tomato_CH.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/constrs_1/new/project_tomato_CH.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/constrs_1/new/project_tomato_CH.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Main_tomato_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Main_tomato_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 749.184 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 749.184 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 749.184 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 749.184 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 749.184 ; gain = 487.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 749.184 ; gain = 487.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 749.184 ; gain = 487.219
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cstate_reg' in module 'Mod1_ztj'
INFO: [Synth 8-5544] ROM "load" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cnt_en" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.srcs/sources_1/new/Preset_num.v:45]
INFO: [Synth 8-802] inferred FSM for state register 'cstate_reg' in module 'Mod2_ztj'
INFO: [Synth 8-5544] ROM "load" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cnt_en" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               WORK_INIT |                              001 |                               00
                   COUNT |                              010 |                               11
                   PAUSE |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cstate_reg' using encoding 'one-hot' in module 'Mod1_ztj'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               WORK_INIT |                               00 |                               00
                   COUNT |                               01 |                               11
                   PAUSE |                               10 |                               01
                    READ |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cstate_reg' using encoding 'sequential' in module 'Mod2_ztj'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 749.184 ; gain = 487.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 6     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 4     
+---Registers : 
	               28 Bit    Registers := 2     
	                8 Bit    Registers := 18    
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 24    
	  12 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 12    
	   4 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 7     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Main_tomato 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module Mod_control 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Button_detect 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Detect 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Mod1_ztj 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
Module Sec_pulse 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
Module Negecount_60 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Preset_num 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Negecount1_preset 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
Module Negecount2_60 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module Negecount_5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 5     
Module Mod2_ztj 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
Module Posecount_60 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Posecount_30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module Read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 12    
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 12    
Module Display_x7seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	  12 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-3331] design Posecount_30 has unconnected port clk
WARNING: [Synth 8-3331] design Posecount_60 has unconnected port clk
WARNING: [Synth 8-3331] design Negecount_5 has unconnected port clk
WARNING: [Synth 8-3331] design Negecount2_60 has unconnected port clk
WARNING: [Synth 8-3331] design Negecount1_preset has unconnected port clk
WARNING: [Synth 8-3331] design Negecount1_preset has unconnected port preset[7]
WARNING: [Synth 8-3331] design Negecount1_preset has unconnected port preset[6]
WARNING: [Synth 8-3331] design Negecount1_preset has unconnected port preset[5]
WARNING: [Synth 8-3331] design Negecount1_preset has unconnected port upset
WARNING: [Synth 8-3331] design Negecount1_preset has unconnected port downset
WARNING: [Synth 8-3331] design Negecount_60 has unconnected port clk
WARNING: [Synth 8-3331] design Main_tomato has unconnected port led[7]
WARNING: [Synth 8-3331] design Main_tomato has unconnected port led[6]
WARNING: [Synth 8-3331] design Main_tomato has unconnected port led[5]
WARNING: [Synth 8-3331] design Main_tomato has unconnected port led[4]
WARNING: [Synth 8-3331] design Main_tomato has unconnected port led[3]
WARNING: [Synth 8-3331] design Main_tomato has unconnected port led[2]
WARNING: [Synth 8-3331] design Main_tomato has unconnected port led[1]
WARNING: [Synth 8-3331] design Main_tomato has unconnected port led[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (r_p/\k_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (r_p/\cut1_reg[4][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (r_p/\cut1_reg[4][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (r_p/\cut2_reg[4][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (r_p/\cut2_reg[4][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (r_p/\cut1_reg[4][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (r_p/\cut1_reg[4][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (r_p/\cut2_reg[4][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (r_p/\cut2_reg[4][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (r_p/\cut1_reg[4][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (r_p/\cut1_reg[4][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (r_p/\cut2_reg[4][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (r_p/\cut2_reg[4][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (r_p/\cut1_reg[4][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (r_p/\cut1_reg[4][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (r_p/\cut2_reg[4][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (r_p/\cut2_reg[4][6] )
WARNING: [Synth 8-3332] Sequential element (rk_reg[3]_P) is unused and will be removed from module Read.
WARNING: [Synth 8-3332] Sequential element (rk_reg[2]_P) is unused and will be removed from module Read.
WARNING: [Synth 8-3332] Sequential element (rk_reg[1]_P) is unused and will be removed from module Read.
WARNING: [Synth 8-3332] Sequential element (rk_reg[0]_P) is unused and will be removed from module Read.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 749.184 ; gain = 487.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 757.426 ; gain = 495.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 759.387 ; gain = 497.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'ncnt_5/sign_xn_reg[4]' (FDCE) to 'ncnt_5/sign_xn_reg[3]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 799.059 ; gain = 537.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 799.059 ; gain = 537.094
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 799.059 ; gain = 537.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 799.059 ; gain = 537.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 799.059 ; gain = 537.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 799.059 ; gain = 537.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 799.059 ; gain = 537.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   368|
|3     |LUT1   |    39|
|4     |LUT2   |   430|
|5     |LUT3   |   458|
|6     |LUT4   |   655|
|7     |LUT5   |   387|
|8     |LUT6   |   143|
|9     |FDCE   |   211|
|10    |FDPE   |    46|
|11    |FDRE   |    82|
|12    |LDC    |    37|
|13    |IBUF   |     8|
|14    |OBUF   |    22|
|15    |OBUFT  |     8|
+------+-------+------+

Report Instance Areas: 
+------+----------------+------------------+------+
|      |Instance        |Module            |Cells |
+------+----------------+------------------+------+
|1     |top             |                  |  2895|
|2     |  bt1           |Button_detect     |     4|
|3     |  bt2           |Button_detect_0   |     4|
|4     |  bt3           |Button_detect_1   |     4|
|5     |  bt4           |Button_detect_2   |     4|
|6     |  display1      |Display_x7seg     |    59|
|7     |  display2      |Display_x7seg_3   |    59|
|8     |  driver_sec    |Sec_pulse         |    72|
|9     |  driver_sec_po |Sec_pulse_4       |    72|
|10    |  dt1           |Detect            |     5|
|11    |  dt2           |Detect_5          |     3|
|12    |  dt3           |Detect_6          |     7|
|13    |  dt4           |Detect_7          |     3|
|14    |  m1_ztj        |Mod1_ztj          |    24|
|15    |  m2_ztj        |Mod2_ztj          |    16|
|16    |  mod_c         |Mod_control       |    42|
|17    |  ncnt1_60      |Negecount_60      |   289|
|18    |  ncnt1_set     |Negecount1_preset |   279|
|19    |  ncnt2_60      |Negecount2_60     |   309|
|20    |  ncnt_5        |Negecount_5       |   278|
|21    |  pcnt1_60      |Posecount_60      |   290|
|22    |  pcnt_30       |Posecount_30      |   294|
|23    |  pre_s         |Preset_num        |    13|
|24    |  pre_s2        |Preset_num_8      |    34|
|25    |  r_p           |Read              |   220|
+------+----------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 799.059 ; gain = 537.094
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 23 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 799.059 ; gain = 206.645
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 799.059 ; gain = 537.094
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 405 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 799.059 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 37 instances were transformed.
  LDC => LDCE: 37 instances

INFO: [Common 17-83] Releasing license: Synthesis
85 Infos, 91 Warnings, 37 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 799.059 ; gain = 545.746
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 799.059 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Desktop/Vivado/project_tomato_Chuheng/project_tomato_Chuheng.runs/synth_1/Main_tomato.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Main_tomato_utilization_synth.rpt -pb Main_tomato_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec  1 16:38:09 2021...
