INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'NewUserCode' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'NewUserCode'...
WARNING:sim - A core named 'NewUserCode' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'NewUserCode'...
Delivering associated files for 'NewUserCode'...
WARNING:sim - Can't find 'Verilog' synthesis view; using general synthesis view
Delivering EJava files for 'NewUserCode'...
Generating implementation netlist for 'NewUserCode'...
INFO:sim - Pre-processing HDL files for 'NewUserCode'...
Running synthesis for 'NewUserCode'
Running ngcbuild...
Writing VEO instantiation template for 'NewUserCode'...
Writing Verilog behavioral simulation model for 'NewUserCode'...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'NewUserCode'...
Generating metadata file...
Generating ISE project...
XCO file found: NewUserCode.xco
XMDF file found: NewUserCode_xmdf.tcl
Adding
C:/Users/anderst4/Documents/Courses/CSSE232/CSSE232_processor/Components/ipcore_
dir/tmp/_cg/NewUserCode.asy -view all -origin_type imported
Adding
C:/Users/anderst4/Documents/Courses/CSSE232/CSSE232_processor/Components/ipcore_
dir/tmp/_cg/NewUserCode.ngc -view all -origin_type created
Checking file
"C:/Users/anderst4/Documents/Courses/CSSE232/CSSE232_processor/Components/ipcore
_dir/tmp/_cg/NewUserCode.ngc" for project device match ...
File
"C:/Users/anderst4/Documents/Courses/CSSE232/CSSE232_processor/Components/ipcore
_dir/tmp/_cg/NewUserCode.ngc" device information matches project device.
Adding
C:/Users/anderst4/Documents/Courses/CSSE232/CSSE232_processor/Components/ipcore_
dir/tmp/_cg/NewUserCode.sym -view all -origin_type imported
Adding
C:/Users/anderst4/Documents/Courses/CSSE232/CSSE232_processor/Components/ipcore_
dir/tmp/_cg/NewUserCode.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/Users/anderst4/Documents/Courses/CSSE232/CSSE232_processor/Components/ipc
   ore_dir/tmp/_cg/NewUserCode.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/anderst4/Documents/Courses/CSSE232/CSSE232_processor/Components/ipcore_
dir/tmp/_cg/NewUserCode.veo -view all -origin_type imported
Adding
C:/Users/anderst4/Documents/Courses/CSSE232/CSSE232_processor/Components/ipcore_
dir/tmp/_cg/blk_mem_gen_v6_3_readme.txt -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/NewUserCode"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'NewUserCode'.
