; CPU Runs at 420kHz nominal, hence a single machine cycle takes: 2.4us x 4 clocks = ~10us

0000:    BA         CZP 0A    	;(PC) → STACK ; PC ← 00000P3P2P1P000                     ; Goto 0028 Seems like some user settings init?
0001:    BE         CZP 0E    	;(PC) → STACK ; PC ← 00000P3P2P1P000                     ; Goto 0038

; Initialization continues here from 0057 (after apparently the delay counter routine)
0002:    A0 6F      JMP 006F    ;PC ← P10 … P0                                           ; Jump to 006F
0004:    83         LDZ 03    	;DPh ← 0 ; DPl ← I3I2I1I0
0005:    C8         JCP 08    	;PC ← p5 … p0
0006:    00         NOP    	;No operation
0007:    00         NOP    	;No operation
0008:    90         CLA    	;Acc ← 0
0009:    2C         XD    	;(Acc) ↔ [(DP)] ; DPl ← (DPl) – 1 ; skip if DPl = F
000A:    C8         JCP 08    	;PC ← p5 … p0
000B:    48         RT    	;PC ← (STACK)
000C:    15 1D      LDI 1D    	;DP ← I6 … I0
000E:    A3 F6      JMP 03F6    	;PC ← P10 … P0

; The following subroutine is called between a single clock cycle to the ASP/Memory chip
; Maybe, more generically, it is a delay counter function used in several parts
0010:    83         LDZ 03    	;DPh ← 0 ; DPl ← I3I2I1I0                                    ; Load DPl to 0x03 RAM Address (this seems like a delay counter)
0011:    13         DED    	;DPl ← (DPl) – 1 ; skip if (DPl) = F                         ; Decrease content of DPl by 1 and eventually skip         ; seems a delay counter
0012:    D1         JCP 11    	;PC ← p5 … p0                                                ; Get back to 0011. This skips above when oveflow to F     ; seems a delay counter
0013:    48         RT    	;PC ← (STACK)                                                ; Return to previous context ( which is 0002 ? )

0014:    87         LDZ 07    	;DPh ← 0 ; DPl ← I3I2I1I0
0015:    0E         OP    	;PORT (DPl) ← (Acc)
0016:    A7 7E      JMP 077E    	;PC ← P10 … P0
0018:    0B         CLC    	;C ← 0
0019:    3A         LM 02    	;Acc ←  [(DP)] ; DPh ← (DPh) OR M1M0
001A:    06         DAA    	;Acc ← (Acc) + 6
001B:    09         ADS    	;Acc, C ← (Acc) + [(DP)] + (C )
001C:    0A         DAS    	;Acc ← (Acc) + 10
001D:    2E         XMD 02    	;(Acc) ↔ [(DP)] ; DPh ← (DPh) OR M1M0 ; DPl ← (DPl) – 1 ; skip if DPl = F
001E:    E0         JCP 20    	;PC ← p5 … p0
001F:    48         RT    	;PC ← (STACK)
0020:    16 E1      CLI 01    	;skip if (DPl) = I3I2I1I0
0022:    D9         JCP 19    	;PC ← p5 … p0
0023:    48         RT    	;PC ← (STACK)
0024:    1B         STC    	;C ← 1
0025:    A5 00      JMP 0500    	;PC ← P10 … P0
0027:    00         NOP    	;No operation

; *** Program starts here (from main entry CZP...) ***
; 1st CZP fixed address routine
0028:    83         LDZ 03    	;DPh ← 0 ; DPl ← I3I2I1I0                                    ; Load DPl with 3
0029:    A2 00      JMP 0200    ;PC ← P10 … P0                                               ; ...and do a jump to 0200
002B:    00         NOP    	;No operation                                                ; HOLE ?

002C:    66         REB 02    	;PORT E (B1B0) ← 0
002D:    A6 22      JMP 0622    	;PC ← P10 … P0
002F:    00         NOP    	;No operation
0030:    15 38      LDI 38    	;DP ← I6 … I0
0032:    90         CLA    	;Acc ← 0
0033:    02         S    	;[(DP)] ← Acc
0034:    0E         OP    	;PORT (DPl) ← (Acc)
0035:    A4 A7      JMP 04A7    ;PC ← P10 … P0
0037:    00         NOP    	;No operation

; 2nd CZP fixed address routine
0038:    8E         LDZ 0E    	;DPh ← 0 ; DPl ← I3I2I1I0                                    ; Load DPl with 0x0E (RAM Address)
0039:    90         CLA    	;Acc ← 0                                                     ; Reset Acc
003A:    A0 4D      JMP 004D    ;PC ← P10 … P0                                               ; Skip the interrupt handler below
; ...now skip interrupt handler

; The interrupt handler is attached to the "protector" which changes state when the power output is shorted or so...
; Hypothesis: we can see there the Volume register and the "boot count up" selector ?
003C:    47         THX    	;(DPlh → X                                                   ; INTerrupt handler routine start (transfer ot DPh to X)
003D:    46         TLY    	;(DPl) → Y                                                   ; transfer ot DPl to Y
003E:    8D         LDZ 0D    	;DPh ← 0 ; DPl ← I3I2I1I0                                    ; 
003F:    79         SMB 01    	;[DP, B1B0)] ← 1                                             ; 
0040:    88         LDZ 08    	;DPh ← 0 ; DPl ← I3I2I1I0                                    ; 
0041:    79         SMB 01    	;[DP, B1B0)] ← 1                                             ; 
0042:    8B         LDZ 0B    	;DPh ← 0 ; DPl ← I3I2I1I0                                    ; 
0043:    69         RMB 01    	;[DP, B1B0)] ← 0                                             ; 
0044:    84         LDZ 04    	;DPh ← 0 ; DPl ← I3I2I1I0                                    ; 
0045:    78         SMB 00    	;[DP, B1B0)] ← 1                                             ; 
0046:    15 24      LDI 24    	;DP ← I6 … I0                                                ; 
0048:    6A         RMB 02    	;[DP, B1B0)] ← 0                                             ; 
0049:    4E         XLY    	;(DPh) ↔ Y                                                   ; 
004A:    4F         XHX    	;(DPh) ↔ X                                                   ; 
004B:    31         EI    	;INTE F/F ← 1                                                ; Acknowledge INTerrupt only after return
004C:    48         RT    	;PC ← (STACK)                                                ; Return to main loop
; End of the interrupt handler

; ...execution continues
004D:    02         S    	;[(DP)] ← Acc                                                ; Store 0 at RAM address 0x0E
004E:    33         IND    	;DPl ← (DPl) + 1 ; skip if (DPl) = 0                         ; RAM address 0x0F
004F:    93         LI 03    	;Acc ←  I3I2I1I0                                             ; Load 3 into the accumulator
0050:    02         S    	;[(DP)] ← Acc                                                ; Store 0 at RAM address 0x0F
0051:    65         REB 01    	;PORT E (B1B0) ← 0                                           ; PIN 13. LOW -> C – ASP + MEMORY – DATA OUT
0052:    66         REB 02    	;PORT E (B1B0) ← 0                                           ; PIN 14. LOW -> B – ASP – CLOCK
0053:    A8 62      CAL 0062    ;(PC) → STACK ; PC ← P10...P0                                ; Call the subroutine at 0062

; Initialization continues
0055:    8F         LDZ 0F    	;DPh ← 0 ; DPl ← I3I2I1I0                                    ; during startup, it returns here from (006E) after calling 0062
0056:    1F         DEM    	;[(DP)] ← [(DP)] - 1; skip if [(DP)] = F                     ; decrement content pointed from DP, and skip when underflows to F
0057:    D1         JCP 11    	;PC ← p5 … p0                                                ; delay counter call and then returns to 0002

0058:    13         DED    	;DPl ← (DPl) – 1 ; skip if (DPl) = F
0059:    1D         INM    	;[(DP)] ← [(DP)] + 1; skip if [(DP)] = 0
005A:    5A         TMB 02    	;skip if [(DP, B1B0)] = 1
005B:    CE         JCP 0E    	;PC ← p5 … p0
005C:    65         REB 01    	;PORT E (B1B0) ← 0
005D:    74         SEB 00    	;PORT E (B1B0) ← 1
005E:    B4         CZP 04    	;(PC) → STACK ; PC ← 00000P3P2P1P000
005F:    B4         CZP 04    	;(PC) → STACK ; PC ← 00000P3P2P1P000
0060:    64         REB 00    	;PORT E (B1B0) ← 0
0061:    48         RT    	;PC ← (STACK)

; This subroutine seems writing data to the ASP chip (volume, equalizer, channel selection...)
0062:    8E         LDZ 0E    	;DPh ← 0 ; DPl ← I3I2I1I0                                    ; Load DPl RAM address 0x0E
0063:    38         L    	;Acc ←  [(DP)]                                               ; Load RAM address 0x0E content to Acc
0064:    07         TAL    	;DPl ← (Acc)                                                 ; Load Accumulator content to DPl
0065:    38         L    	;Acc ←  [(DP)]                                               ; Load the content pointed by DP to the Acc
0066:    75         SEB 01    	;PORT E (B1B0) ← 1                                           ; PIN 13. HIGH -> C – ASP + MEMORY – DATA OUT
0067:    08         AD    	;Acc ← (acc) + [(DP]), skip on carry                         ; <DA CAPIRE BENE COSA FA, probabilmente scorre parte della memoria interna e la trasferisce all'ASP>
0068:    65         REB 01    	;PORT E (B1B0) ← 0                                           ; PIN 13. LOW -> C – ASP + MEMORY – DATA OUT
0069:    02         S    	;[(DP)] ← Acc                                                ; Store Acc content to the pointer location in RAM DP
006A:    76         SEB 02    	;PORT E (B1B0) ← 1                                           ; PIN 14. HIGH -> B – ASP – CLOCK
006B:    B4         CZP 04    	;(PC) → STACK ; PC ← 00000P3P2P1P000                         ; Call subroutine at address 0x10 (TODO maybe 200us delay? if 0x03 contained 0xA)
006C:    B4         CZP 04    	;(PC) → STACK ; PC ← 00000P3P2P1P000                         ; Call subroutine at address 0x10
006D:    66         REB 02    	;PORT E (B1B0) ← 0                                           ; PIN 14. LOW -> B – ASP – CLOCK
006E:    48         RT    	;PC ← (STACK)                                                ; Return to previous contex

; Initialization continues here...from 0002
006F:    AF 6C      CAL 076C    ;(PC) → STACK ; PC ← P10...P0
0071:    BE         CZP 0E    	;(PC) → STACK ; PC ← 00000P3P2P1P000
0072:    14 80      STM 00    	;TMF/F ← 0 ; TIMER ← I5...I0
0074:    AF 6C      CAL 076C    	;(PC) → STACK ; PC ← P10...P0
0076:    6B         RMB 03    	;[DP, B1B0)] ← 0
0077:    BE         CZP 0E    	;(PC) → STACK ; PC ← 00000P3P2P1P000
0078:    8F         LDZ 0F    	;DPh ← 0 ; DPl ← I3I2I1I0
0079:    B2         CZP 02    	;(PC) → STACK ; PC ← 00000P3P2P1P000
007A:    39         LM 01    	;Acc ←  [(DP)] ; DPh ← (DPh) OR M1M0
007B:    B2         CZP 02    	;(PC) → STACK ; PC ← 00000P3P2P1P000
007C:    3B         LM 03    	;Acc ←  [(DP)] ; DPh ← (DPh) OR M1M0
007D:    B2         CZP 02    	;(PC) → STACK ; PC ← 00000P3P2P1P000
007E:    39         LM 01    	;Acc ←  [(DP)] ; DPh ← (DPh) OR M1M0
007F:    B2         CZP 02    	;(PC) → STACK ; PC ← 00000P3P2P1P000
0080:    15 7F      LDI 7F    	;DP ← I6 … I0
0082:    B2         CZP 02    	;(PC) → STACK ; PC ← 00000P3P2P1P000
0083:    3B         LM 03    	;Acc ←  [(DP)] ; DPh ← (DPh) OR M1M0
0084:    B2         CZP 02    	;(PC) → STACK ; PC ← 00000P3P2P1P000
0085:    8A         LDZ 0A    	;DPh ← 0 ; DPl ← I3I2I1I0
0086:    9F         LI 0F    	;Acc ←  I3I2I1I0
0087:    02         S    	;[(DP)] ← Acc
0088:    15 2F      LDI 2F    	;DP ← I6 … I0
008A:    78         SMB 00    	;[DP, B1B0)] ← 1
008B:    13         DED    	;DPl ← (DPl) – 1 ; skip if (DPl) = F
008C:    7A         SMB 02    	;[DP, B1B0)] ← 1
008D:    8D         LDZ 0D    	;DPh ← 0 ; DPl ← I3I2I1I0
008E:    78         SMB 00    	;[DP, B1B0)] ← 1
008F:    84         LDZ 04    	;DPh ← 0 ; DPl ← I3I2I1I0
0090:    78         SMB 00    	;[DP, B1B0)] ← 1
0091:    90         CLA    	;Acc ← 0
0092:    B5         CZP 05    	;(PC) → STACK ; PC ← 00000P3P2P1P000
0093:    A8 FC      CAL 00FC    	;(PC) → STACK ; PC ← P10...P0
0095:    82         LDZ 02    	;DPh ← 0 ; DPl ← I3I2I1I0
0096:    39         LM 01    	;Acc ←  [(DP)] ; DPh ← (DPh) OR M1M0
0097:    13         DED    	;DPl ← (DPl) – 1 ; skip if (DPl) = F
0098:    29         XM 01    	;(Acc) ↔ [(DP)] ; DPh ← (DPh) OR M1M0
0099:    39         LM 01    	;Acc ←  [(DP)] ; DPh ← (DPh) OR M1M0
009A:    13         DED    	;DPl ← (DPl) – 1 ; skip if (DPl) = F
009B:    02         S    	;[(DP)] ← Acc
009C:    96         LI 06    	;Acc ←  I3I2I1I0
009D:    B5         CZP 05    	;(PC) → STACK ; PC ← 00000P3P2P1P000
009E:    AF 71      CAL 0771    	;(PC) → STACK ; PC ← P10...P0
00A0:    83         LDZ 03    	;DPh ← 0 ; DPl ← I3I2I1I0
00A1:    9E         LI 0E    	;Acc ←  I3I2I1I0
00A2:    0C         CM    	;skip if (Acc) = [(DP)]
00A3:    ED         JCP 2D    	;PC ← p5 … p0
00A4:    13         DED    	;DPl ← (DPl) – 1 ; skip if (DPl) = F
00A5:    39         LM 01    	;Acc ←  [(DP)] ; DPh ← (DPh) OR M1M0
00A6:    25         TAB 01    	;skip if [(Acc, B1B0)] = 1
00A7:    13         DED    	;DPl ← (DPl) – 1 ; skip if (DPl) = F
00A8:    7B         SMB 03    	;[DP, B1B0)] ← 1
00A9:    25         TAB 01    	;skip if [(Acc, B1B0)] = 1
00AA:    92         LI 02    	;Acc ←  I3I2I1I0
00AB:    94         LI 04    	;Acc ←  I3I2I1I0
00AC:    DD         JCP 1D    	;PC ← p5 … p0
00AD:    AF B7      CAL 07B7    	;(PC) → STACK ; PC ← P10...P0
00AF:    AC 70      CAL 0470    	;(PC) → STACK ; PC ← P10...P0
00B1:    BE         CZP 0E    	;(PC) → STACK ; PC ← 00000P3P2P1P000
00B2:    54         TPA 00    	;skip if (PORTA(B1B0) = 1
00B3:    A0 D7      JMP 00D7    	;PC ← P10 … P0
00B5:    54         TPA 00    	;skip if (PORTA(B1B0) = 1
00B6:    F8         JCP 38    	;PC ← p5 … p0
00B7:    F5         JCP 35    	;PC ← p5 … p0
00B8:    AD 0B      CAL 050B    	;(PC) → STACK ; PC ← P10...P0
00BA:    87         LDZ 07    	;DPh ← 0 ; DPl ← I3I2I1I0
00BB:    59         TMB 01    	;skip if [(DP, B1B0)] = 1
00BC:    F8         JCP 38    	;PC ← p5 … p0
00BD:    69         RMB 01    	;[DP, B1B0)] ← 0
00BE:    15 71      LDI 71    	;DP ← I6 … I0
00C0:    38         L    	;Acc ←  [(DP)]
00C1:    15 11      LDI 11    	;DP ← I6 … I0
00C3:    27         TAB 03    	;skip if [(Acc, B1B0)] = 1
00C4:    C6         JCP 06    	;PC ← p5 … p0
00C5:    D7         JCP 17    	;PC ← p5 … p0
00C6:    68         RMB 00    	;[DP, B1B0)] ← 0
00C7:    69         RMB 01    	;[DP, B1B0)] ← 0
00C8:    26         TAB 02    	;skip if [(Acc, B1B0)] = 1
00C9:    CE         JCP 0E    	;PC ← p5 … p0
00CA:    25         TAB 01    	;skip if [(Acc, B1B0)] = 1
00CB:    D1         JCP 11    	;PC ← p5 … p0
00CC:    78         SMB 00    	;[DP, B1B0)] ← 1
00CD:    D4         JCP 14    	;PC ← p5 … p0
00CE:    25         TAB 01    	;skip if [(Acc, B1B0)] = 1
00CF:    91         LI 01    	;Acc ←  I3I2I1I0
00D0:    92         LI 02    	;Acc ←  I3I2I1I0
00D1:    94         LI 04    	;Acc ←  I3I2I1I0
00D2:    13         DED    	;DPl ← (DPl) – 1 ; skip if (DPl) = F
00D3:    02         S    	;[(DP)] ← Acc
00D4:    AC 70      CAL 0470    	;(PC) → STACK ; PC ← P10...P0
00D6:    BE         CZP 0E    	;(PC) → STACK ; PC ← 00000P3P2P1P000
00D7:    98         LI 08    	;Acc ←  I3I2I1I0
00D8:    B5         CZP 05    	;(PC) → STACK ; PC ← 00000P3P2P1P000
00D9:    EF         JCP 2F    	;PC ← p5 … p0
00DA:    83         LDZ 03    	;DPh ← 0 ; DPl ← I3I2I1I0
00DB:    B6         CZP 06    	;(PC) → STACK ; PC ← 00000P3P2P1P000
00DC:    81         LDZ 01    	;DPh ← 0 ; DPl ← I3I2I1I0
00DD:    38         L    	;Acc ←  [(DP)]
00DE:    89         LDZ 09    	;DPh ← 0 ; DPl ← I3I2I1I0
00DF:    78         SMB 00    	;[DP, B1B0)] ← 1
00E0:    27         TAB 03    	;skip if [(Acc, B1B0)] = 1
00E1:    68         RMB 00    	;[DP, B1B0)] ← 0
00E2:    15 23      LDI 23    	;DP ← I6 … I0
00E4:    AF 77      CAL 0777    	;(PC) → STACK ; PC ← P10...P0
00E6:    EF         JCP 2F    	;PC ← p5 … p0
00E7:    BA         CZP 0A    	;(PC) → STACK ; PC ← 00000P3P2P1P000
00E8:    83         LDZ 03    	;DPh ← 0 ; DPl ← I3I2I1I0
00E9:    1F         DEM    	;[(DP)] ← [(DP)] - 1; skip if [(DP)] = F
00EA:    15 23      LDI 23    	;DP ← I6 … I0
00EC:    B6         CZP 06    	;(PC) → STACK ; PC ← 00000P3P2P1P000
00ED:    04         TC    	;skip if (C ) = 1
00EE:    F1         JCP 31    	;PC ← p5 … p0
00EF:    AF B0      CAL 07B0    	;(PC) → STACK ; PC ← P10...P0
00F1:    A1 00      JMP 0100    	;PC ← P10 … P0
00F3:    86         LDZ 06    	;DPh ← 0 ; DPl ← I3I2I1I0
00F4:    90         CLA    	;Acc ← 0
00F5:    0E         OP    	;PORT (DPl) ← (Acc)
00F6:    85         LDZ 05    	;DPh ← 0 ; DPl ← I3I2I1I0
00F7:    63         RPB 03    	;PORT (DPl, B1B0) ← 0
00F8:    0E         OP    	;PORT (DPl) ← (Acc)
00F9:    1E 00      OCD 00    	;PORT C,D ← I7...I0
00FB:    48         RT    	;PC ← (STACK)
00FC:    B1         CZP 01    	;(PC) → STACK ; PC ← 00000P3P2P1P000
00FD:    81         LDZ 01    	;DPh ← 0 ; DPl ← I3I2I1I0
00FE:    79         SMB 01    	;[DP, B1B0)] ← 1
00FF:    48         RT    	;PC ← (STACK)
0100:    9A         LI 0A    	;Acc ←  I3I2I1I0
0101:    B5         CZP 05    	;(PC) → STACK ; PC ← 00000P3P2P1P000
0102:    DB         JCP 1B    	;PC ← p5 … p0
0103:    83         LDZ 03    	;DPh ← 0 ; DPl ← I3I2I1I0
0104:    39         LM 01    	;Acc ←  [(DP)] ; DPh ← (DPh) OR M1M0
0105:    78         SMB 00    	;[DP, B1B0)] ← 1
0106:    24         TAB 00    	;skip if [(Acc, B1B0)] = 1
0107:    68         RMB 00    	;[DP, B1B0)] ← 0
0108:    82         LDZ 02    	;DPh ← 0 ; DPl ← I3I2I1I0
0109:    90         CLA    	;Acc ← 0
010A:    2C         XD    	;(Acc) ↔ [(DP)] ; DPl ← (DPl) – 1 ; skip if DPl = F
010B:    CA         JCP 0A    	;PC ← p5 … p0
010C:    81         LDZ 01    	;DPh ← 0 ; DPl ← I3I2I1I0
010D:    B6         CZP 06    	;(PC) → STACK ; PC ← 00000P3P2P1P000
010E:    15 21      LDI 21    	;DP ← I6 … I0
0110:    AF 77      CAL 0777    	;(PC) → STACK ; PC ← P10...P0
0112:    DB         JCP 1B    	;PC ← p5 … p0
0113:    81         LDZ 01    	;DPh ← 0 ; DPl ← I3I2I1I0
0114:    99         LI 09    	;Acc ←  I3I2I1I0
0115:    2C         XD    	;(Acc) ↔ [(DP)] ; DPl ← (DPl) – 1 ; skip if DPl = F
0116:    91         LI 01    	;Acc ←  I3I2I1I0
0117:    3E         XMI 02    	;(Acc) ↔ [(DP)] ; DPh ← (DPh) OR M1M0 ; DPl ← (DPl) + 1 ; skip if DPl = F
0118:    B6         CZP 06    	;(PC) → STACK ; PC ← 00000P3P2P1P000
0119:    04         TC    	;skip if (C ) = 1
011A:    DD         JCP 1D    	;PC ← p5 … p0
011B:    AF A8      CAL 07A8    	;(PC) → STACK ; PC ← P10...P0
011D:    31         EI    	;INTE F/F ← 1
011E:    8C         LDZ 0C    	;DPh ← 0 ; DPl ← I3I2I1I0
011F:    68         RMB 00    	;[DP, B1B0)] ← 0
0120:    88         LDZ 08    	;DPh ← 0 ; DPl ← I3I2I1I0
0121:    6A         RMB 02    	;[DP, B1B0)] ← 0
0122:    6B         RMB 03    	;[DP, B1B0)] ← 0
0123:    15 21      LDI 21    	;DP ← I6 … I0
0125:    AE 27      CAL 0627    	;(PC) → STACK ; PC ← P10...P0
0127:    EB         JCP 2B    	;PC ← p5 … p0
0128:    88         LDZ 08    	;DPh ← 0 ; DPl ← I3I2I1I0
0129:    7B         SMB 03    	;[DP, B1B0)] ← 1
012A:    F3         JCP 33    	;PC ← p5 … p0
012B:    15 20      LDI 20    	;DP ← I6 … I0
012D:    5B         TMB 03    	;skip if [(DP, B1B0)] = 1
012E:    F3         JCP 33    	;PC ← p5 … p0
012F:    88         LDZ 08    	;DPh ← 0 ; DPl ← I3I2I1I0
0130:    7A         SMB 02    	;[DP, B1B0)] ← 1
0131:    A1 46      JMP 0146    	;PC ← P10 … P0
0133:    20         FBF 00    	;skip if [(FLAG, B1B0)] = 0
0134:    AD 0B      CAL 050B    	;(PC) → STACK ; PC ← P10...P0
0136:    B1         CZP 01    	;(PC) → STACK ; PC ← 00000P3P2P1P000
0137:    8B         LDZ 0B    	;DPh ← 0 ; DPl ← I3I2I1I0
0138:    69         RMB 01    	;[DP, B1B0)] ← 0
0139:    15 13      LDI 13    	;DP ← I6 … I0
013B:    58         TMB 00    	;skip if [(DP, B1B0)] = 1
013C:    FF         JCP 3F    	;PC ← p5 … p0
013D:    80         LDZ 00    	;DPh ← 0 ; DPl ← I3I2I1I0
013E:    79         SMB 01    	;[DP, B1B0)] ← 1
013F:    15 21      LDI 21    	;DP ← I6 … I0
0141:    B6         CZP 06    	;(PC) → STACK ; PC ← 00000P3P2P1P000
0142:    80         LDZ 00    	;DPh ← 0 ; DPl ← I3I2I1I0
0143:    AB EC      CAL 03EC    	;(PC) → STACK ; PC ← P10...P0
0145:    C8         JCP 08    	;PC ← p5 … p0
0146:    BA         CZP 0A    	;(PC) → STACK ; PC ← 00000P3P2P1P000
0147:    E7         JCP 27    	;PC ← p5 … p0
0148:    80         LDZ 00    	;DPh ← 0 ; DPl ← I3I2I1I0
0149:    38         L    	;Acc ←  [(DP)]
014A:    82         LDZ 02    	;DPh ← 0 ; DPl ← I3I2I1I0
014B:    2C         XD    	;(Acc) ↔ [(DP)] ; DPl ← (DPl) – 1 ; skip if DPl = F
014C:    38         L    	;Acc ←  [(DP)]
014D:    83         LDZ 03    	;DPh ← 0 ; DPl ← I3I2I1I0
014E:    02         S    	;[(DP)] ← Acc
014F:    89         LDZ 09    	;DPh ← 0 ; DPl ← I3I2I1I0
0150:    38         L    	;Acc ←  [(DP)]
0151:    15 23      LDI 23    	;DP ← I6 … I0
0153:    24         TAB 00    	;skip if [(Acc, B1B0)] = 1
0154:    D8         JCP 18    	;PC ← p5 … p0
0155:    B6         CZP 06    	;(PC) → STACK ; PC ← 00000P3P2P1P000
0156:    82         LDZ 02    	;DPh ← 0 ; DPl ← I3I2I1I0
0157:    E4         JCP 24    	;PC ← p5 … p0
0158:    0B         CLC    	;C ← 0
0159:    3A         LM 02    	;Acc ←  [(DP)] ; DPh ← (DPh) OR M1M0
015A:    06         DAA    	;Acc ← (Acc) + 6
015B:    13         DED    	;DPl ← (DPl) – 1 ; skip if (DPl) = F
015C:    13         DED    	;DPl ← (DPl) – 1 ; skip if (DPl) = F
015D:    09         ADS    	;Acc, C ← (Acc) + [(DP)] + (C )
015E:    0A         DAS    	;Acc ← (Acc) + 10
015F:    3E         XMI 02    	;(Acc) ↔ [(DP)] ; DPh ← (DPh) OR M1M0 ; DPl ← (DPl) + 1 ; skip if DPl = F
0160:    16 E1      CLI 01    	;skip if (DPl) = I3I2I1I0
0162:    D9         JCP 19    	;PC ← p5 … p0
0163:    80         LDZ 00    	;DPh ← 0 ; DPl ← I3I2I1I0
0164:    AB EC      CAL 03EC    	;(PC) → STACK ; PC ← P10...P0
0166:    00         NOP    	;No operation
0167:    20         FBF 00    	;skip if [(FLAG, B1B0)] = 0
0168:    AD 0B      CAL 050B    	;(PC) → STACK ; PC ← P10...P0
016A:    15 12      LDI 12    	;DP ← I6 … I0
016C:    39         LM 01    	;Acc ←  [(DP)] ; DPh ← (DPh) OR M1M0
016D:    7B         SMB 03    	;[DP, B1B0)] ← 1
016E:    24         TAB 00    	;skip if [(Acc, B1B0)] = 1
016F:    6B         RMB 03    	;[DP, B1B0)] ← 0
0170:    8D         LDZ 0D    	;DPh ← 0 ; DPl ← I3I2I1I0
0171:    58         TMB 00    	;skip if [(DP, B1B0)] = 1
0172:    AC 9F      CAL 049F    	;(PC) → STACK ; PC ← P10...P0
0174:    84         LDZ 04    	;DPh ← 0 ; DPl ← I3I2I1I0
0175:    58         TMB 00    	;skip if [(DP, B1B0)] = 1
0176:    A2 0F      JMP 020F    	;PC ← P10 … P0
0178:    91         LI 01    	;Acc ←  I3I2I1I0
0179:    29         XM 01    	;(Acc) ↔ [(DP)] ; DPh ← (DPh) OR M1M0
017A:    90         CLA    	;Acc ← 0
017B:    2B         XM 03    	;(Acc) ↔ [(DP)] ; DPh ← (DPh) OR M1M0
017C:    90         CLA    	;Acc ← 0
017D:    3F         XMI 03    	;(Acc) ↔ [(DP)] ; DPh ← (DPh) OR M1M0 ; DPl ← (DPl) + 1 ; skip if DPl = F
017E:    90         CLA    	;Acc ← 0
017F:    29         XM 01    	;(Acc) ↔ [(DP)] ; DPh ← (DPh) OR M1M0
0180:    90         CLA    	;Acc ← 0
0181:    02         S    	;[(DP)] ← Acc
0182:    8D         LDZ 0D    	;DPh ← 0 ; DPl ← I3I2I1I0
0183:    38         L    	;Acc ←  [(DP)]
0184:    15 20      LDI 20    	;DP ← I6 … I0
0186:    5C         FBT 00    	;skip if [(FLAG, B1B0)] = 1
0187:    CD         JCP 0D    	;PC ← p5 … p0
0188:    25         TAB 01    	;skip if [(Acc, B1B0)] = 1
0189:    CD         JCP 0D    	;PC ← p5 … p0
018A:    5F         FBT 03    	;skip if [(FLAG, B1B0)] = 1
018B:    F5         JCP 35    	;PC ← p5 … p0
018C:    39         LM 01    	;Acc ←  [(DP)] ; DPh ← (DPh) OR M1M0
018D:    5B         TMB 03    	;skip if [(DP, B1B0)] = 1
018E:    D0         JCP 10    	;PC ← p5 … p0
018F:    F5         JCP 35    	;PC ← p5 … p0
0190:    90         CLA    	;Acc ← 0
0191:    0C         CM    	;skip if (Acc) = [(DP)]
0192:    DF         JCP 1F    	;PC ← p5 … p0
0193:    33         IND    	;DPl ← (DPl) + 1 ; skip if (DPl) = 0
0194:    0C         CM    	;skip if (Acc) = [(DP)]
0195:    D7         JCP 17    	;PC ← p5 … p0
0196:    DC         JCP 1C    	;PC ← p5 … p0
0197:    38         L    	;Acc ←  [(DP)]
0198:    0D         INC    	;Acc ← (Acc) + 1, skip if carry
0199:    27         TAB 03    	;skip if [(Acc, B1B0)] = 1
019A:    FD         JCP 3D    	;PC ← p5 … p0
019B:    98         LI 08    	;Acc ←  I3I2I1I0
019C:    9F         LI 0F    	;Acc ←  I3I2I1I0
019D:    A1 C1      JMP 01C1    	;PC ← P10 … P0
019F:    9C         LI 0C    	;Acc ←  I3I2I1I0
01A0:    08         AD    	;Acc ← (acc) + [(DP]), skip on carry
01A1:    A1 C9      JMP 01C9    	;PC ← P10 … P0
01A3:    9B         LI 0B    	;Acc ←  I3I2I1I0
01A4:    08         AD    	;Acc ← (acc) + [(DP]), skip on carry
01A5:    A1 C4      JMP 01C4    	;PC ← P10 … P0
01A7:    97         LI 07    	;Acc ←  I3I2I1I0
01A8:    0C         CM    	;skip if (Acc) = [(DP)]
01A9:    EC         JCP 2C    	;PC ← p5 … p0
01AA:    93         LI 03    	;Acc ←  I3I2I1I0
01AB:    F3         JCP 33    	;PC ← p5 … p0
01AC:    59         TMB 01    	;skip if [(DP, B1B0)] = 1
01AD:    F7         JCP 37    	;PC ← p5 … p0
01AE:    33         IND    	;DPl ← (DPl) + 1 ; skip if (DPl) = 0
01AF:    90         CLA    	;Acc ← 0
01B0:    0C         CM    	;skip if (Acc) = [(DP)]
01B1:    97         LI 07    	;Acc ←  I3I2I1I0
01B2:    9F         LI 0F    	;Acc ←  I3I2I1I0
01B3:    84         LDZ 04    	;DPh ← 0 ; DPl ← I3I2I1I0
01B4:    02         S    	;[(DP)] ← Acc
01B5:    A2 0F      JMP 020F    	;PC ← P10 … P0
01B7:    33         IND    	;DPl ← (DPl) + 1 ; skip if (DPl) = 0
01B8:    9E         LI 0E    	;Acc ←  I3I2I1I0
01B9:    08         AD    	;Acc ← (acc) + [(DP]), skip on carry
01BA:    A1 FA      JMP 01FA    	;PC ← P10 … P0
01BC:    F2         JCP 32    	;PC ← p5 … p0
01BD:    0F         DEC    	;Acc ← (Acc) - 1, skip if borrow
01BE:    26         TAB 02    	;skip if [(Acc, B1B0)] = 1
01BF:    9E         LI 0E    	;Acc ←  I3I2I1I0
01C0:    9C         LI 0C    	;Acc ←  I3I2I1I0
01C1:    85         LDZ 05    	;DPh ← 0 ; DPl ← I3I2I1I0
01C2:    02         S    	;[(DP)] ← Acc
01C3:    F0         JCP 30    	;PC ← p5 … p0
01C4:    33         IND    	;DPl ← (DPl) + 1 ; skip if (DPl) = 0
01C5:    9D         LI 0D    	;Acc ←  I3I2I1I0
01C6:    08         AD    	;Acc ← (acc) + [(DP]), skip on carry
01C7:    D5         JCP 15    	;PC ← p5 … p0
01C8:    FA         JCP 3A    	;PC ← p5 … p0
01C9:    59         TMB 01    	;skip if [(DP, B1B0)] = 1
01CA:    E3         JCP 23    	;PC ← p5 … p0
01CB:    58         TMB 00    	;skip if [(DP, B1B0)] = 1
01CC:    F6         JCP 36    	;PC ← p5 … p0
01CD:    33         IND    	;DPl ← (DPl) + 1 ; skip if (DPl) = 0
01CE:    90         CLA    	;Acc ← 0
01CF:    0C         CM    	;skip if (Acc) = [(DP)]
01D0:    D2         JCP 12    	;PC ← p5 … p0
01D1:    F9         JCP 39    	;PC ← p5 … p0
01D2:    99         LI 09    	;Acc ←  I3I2I1I0
01D3:    08         AD    	;Acc ← (acc) + [(DP]), skip on carry
01D4:    97         LI 07    	;Acc ←  I3I2I1I0
01D5:    93         LI 03    	;Acc ←  I3I2I1I0
01D6:    FB         JCP 3B    	;PC ← p5 … p0
01D7:    9E         LI 0E    	;Acc ←  I3I2I1I0
01D8:    08         AD    	;Acc ← (acc) + [(DP]), skip on carry
01D9:    EC         JCP 2C    	;PC ← p5 … p0
01DA:    38         L    	;Acc ←  [(DP)]
01DB:    0F         DEC    	;Acc ← (Acc) - 1, skip if borrow
01DC:    26         TAB 02    	;skip if [(Acc, B1B0)] = 1
01DD:    93         LI 03    	;Acc ←  I3I2I1I0
01DE:    91         LI 01    	;Acc ←  I3I2I1I0
01DF:    15 24      LDI 24    	;DP ← I6 … I0
01E1:    02         S    	;[(DP)] ← Acc
01E2:    F9         JCP 39    	;PC ← p5 … p0
01E3:    33         IND    	;DPl ← (DPl) + 1 ; skip if (DPl) = 0
01E4:    38         L    	;Acc ←  [(DP)]
01E5:    0D         INC    	;Acc ← (Acc) + 1, skip if carry
01E6:    0D         INC    	;Acc ← (Acc) + 1, skip if carry
01E7:    27         TAB 03    	;skip if [(Acc, B1B0)] = 1
01E8:    EE         JCP 2E    	;PC ← p5 … p0
01E9:    0D         INC    	;Acc ← (Acc) + 1, skip if carry
01EA:    26         TAB 02    	;skip if [(Acc, B1B0)] = 1
01EB:    9C         LI 0C    	;Acc ←  I3I2I1I0
01EC:    98         LI 08    	;Acc ←  I3I2I1I0
01ED:    F2         JCP 32    	;PC ← p5 … p0
01EE:    0F         DEC    	;Acc ← (Acc) - 1, skip if borrow
01EF:    26         TAB 02    	;skip if [(Acc, B1B0)] = 1
01F0:    9F         LI 0F    	;Acc ←  I3I2I1I0
01F1:    9E         LI 0E    	;Acc ←  I3I2I1I0
01F2:    15 15      LDI 15    	;DP ← I6 … I0
01F4:    02         S    	;[(DP)] ← Acc
01F5:    DD         JCP 1D    	;PC ← p5 … p0
01F6:    33         IND    	;DPl ← (DPl) + 1 ; skip if (DPl) = 0
01F7:    5B         TMB 03    	;skip if [(DP, B1B0)] = 1
01F8:    D7         JCP 17    	;PC ← p5 … p0
01F9:    9F         LI 0F    	;Acc ←  I3I2I1I0
01FA:    91         LI 01    	;Acc ←  I3I2I1I0
01FB:    15 14      LDI 14    	;DP ← I6 … I0
01FD:    02         S    	;[(DP)] ← Acc
01FE:    A1 B2      JMP 01B2    	;PC ← P10 … P0

; This part of the code is called almost immediately at the beginning, it may be some initialization code.
; Apparently: YES! This seems to setup some settings, perhaps? Instructions are repeated twice so I assume
; for the 2 stereo channels.
0200:    9A         LI 0A    	;Acc ←  I3I2I1I0                                                  ; Initializes RAM ADDR. 0x03 with 0x0A... (and then: 0x01 with 0x0A)
0201:    2C         XD    	;(Acc) ↔ [(DP)] ; DPl ← (DPl) – 1 ; skip if DPl = F               ; ...decrement DPl (so 0x02 now)
0202:    97         LI 07    	;Acc ←  I3I2I1I0                                                  ; Initializes RAM ADDR. 0x02 with 0x07... (and then: 0x00 with 0x07)
0203:    2C         XD    	;(Acc) ↔ [(DP)] ; DPl ← (DPl) – 1 ; skip if DPl = F               ; ...and decrement DPl                    (and then: skip the next JCP)
0204:    C0         JCP 00    	;PC ← p5 … p0                                                     ; Get back to 0x200 (to init further cells)
0205:    48         RT    	;PC ← (STACK)                                                     ; Return from subroutine

0206:    15 12      LDI 12    	;DP ← I6 … I0
0208:    5A         TMB 02    	;skip if [(DP, B1B0)] = 1
0209:    CF         JCP 0F    	;PC ← p5 … p0
020A:    B3         CZP 03    	;(PC) → STACK ; PC ← 00000P3P2P1P000
020B:    CF         JCP 0F    	;PC ← p5 … p0
020C:    15 12      LDI 12    	;DP ← I6 … I0
020E:    6A         RMB 02    	;[DP, B1B0)] ← 0
020F:    AD 0B      CAL 050B    	;(PC) → STACK ; PC ← P10...P0
0211:    86         LDZ 06    	;DPh ← 0 ; DPl ← I3I2I1I0
0212:    69         RMB 01    	;[DP, B1B0)] ← 0
0213:    6A         RMB 02    	;[DP, B1B0)] ← 0
0214:    15 3C      LDI 3C    	;DP ← I6 … I0
0216:    98         LI 08    	;Acc ←  I3I2I1I0
0217:    2C         XD    	;(Acc) ↔ [(DP)] ; DPl ← (DPl) – 1 ; skip if DPl = F
0218:    95         LI 05    	;Acc ←  I3I2I1I0
0219:    02         S    	;[(DP)] ← Acc
021A:    26         TAB 02    	;skip if [(Acc, B1B0)] = 1
021B:    E9         JCP 29    	;PC ← p5 … p0
021C:    43         TAW    	;(Acc) → (W)
021D:    07         TAL    	;DPl ← (Acc)
021E:    3B         LM 03    	;Acc ←  [(DP)] ; DPh ← (DPh) OR M1M0
021F:    38         L    	;Acc ←  [(DP)]
0220:    82         LDZ 02    	;DPh ← 0 ; DPl ← I3I2I1I0
0221:    0E         OP    	;PORT (DPl) ← (Acc)
0222:    4B         XAW    	;(Acc) ↔ W
0223:    07         TAL    	;DPl ← (Acc)
0224:    39         LM 01    	;Acc ←  [(DP)] ; DPh ← (DPh) OR M1M0
0225:    38         L    	;Acc ←  [(DP)]
0226:    83         LDZ 03    	;DPh ← 0 ; DPl ← I3I2I1I0
0227:    0E         OP    	;PORT (DPl) ← (Acc)
0228:    F6         JCP 36    	;PC ← p5 … p0
0229:    25         TAB 01    	;skip if [(Acc, B1B0)] = 1
022A:    A2 41      JMP 0241    	;PC ← P10 … P0
022C:    07         TAL    	;DPl ← (Acc)
022D:    38         L    	;Acc ←  [(DP)]
022E:    AF 08      CAL 0708    	;(PC) → STACK ; PC ← P10...P0
0230:    15 13      LDI 13    	;DP ← I6 … I0
0232:    38         L    	;Acc ←  [(DP)]
0233:    85         LDZ 05    	;DPh ← 0 ; DPl ← I3I2I1I0
0234:    24         TAB 00    	;skip if [(Acc, B1B0)] = 1
0235:    62         RPB 02    	;PORT (DPl, B1B0) ← 0
0236:    15 3C      LDI 3C    	;DP ← I6 … I0
0238:    38         L    	;Acc ←  [(DP)]
0239:    86         LDZ 06    	;DPh ← 0 ; DPl ← I3I2I1I0
023A:    0E         OP    	;PORT (DPl) ← (Acc)
023B:    0B         CLC    	;C ← 0
023C:    30         RAR    	;(C ) → Acc3, (Accn) → (Accn-1), Acca → C
023D:    15 3C      LDI 3C    	;DP ← I6 … I0
023F:    02         S    	;[(DP)] ← Acc
0240:    DA         JCP 1A    	;PC ← p5 … p0
0241:    24         TAB 00    	;skip if [(Acc, B1B0)] = 1
0242:    D2         JCP 12    	;PC ← p5 … p0
0243:    15 12      LDI 12    	;DP ← I6 … I0
0245:    38         L    	;Acc ←  [(DP)]
0246:    0E         OP    	;PORT (DPl) ← (Acc)
0247:    13         DED    	;DPl ← (DPl) – 1 ; skip if (DPl) = F
0248:    38         L    	;Acc ←  [(DP)]
0249:    83         LDZ 03    	;DPh ← 0 ; DPl ← I3I2I1I0
024A:    0E         OP    	;PORT (DPl) ← (Acc)
024B:    15 10      LDI 10    	;DP ← I6 … I0
024D:    38         L    	;Acc ←  [(DP)]
024E:    85         LDZ 05    	;DPh ← 0 ; DPl ← I3I2I1I0
024F:    0E         OP    	;PORT (DPl) ← (Acc)
0250:    73         SPB 03    	;PORT (DPl, B1B0) ← 1
0251:    DA         JCP 1A    	;PC ← p5 … p0
0252:    15 24      LDI 24    	;DP ← I6 … I0
0254:    38         L    	;Acc ←  [(DP)]
0255:    85         LDZ 05    	;DPh ← 0 ; DPl ← I3I2I1I0
0256:    0E         OP    	;PORT (DPl) ← (Acc)
0257:    9C         LI 0C    	;Acc ←  I3I2I1I0
0258:    33         IND    	;DPl ← (DPl) + 1 ; skip if (DPl) = 0
0259:    0E         OP    	;PORT (DPl) ← (Acc)
025A:    8C         LDZ 0C    	;DPh ← 0 ; DPl ← I3I2I1I0
025B:    58         TMB 00    	;skip if [(DP, B1B0)] = 1
025C:    A2 80      JMP 0280    	;PC ← P10 … P0
025E:    A8 62      CAL 0062    	;(PC) → STACK ; PC ← P10...P0
0260:    8F         LDZ 0F    	;DPh ← 0 ; DPl ← I3I2I1I0
0261:    1F         DEM    	;[(DP)] ← [(DP)] - 1; skip if [(DP)] = F
0262:    FE         JCP 3E    	;PC ← p5 … p0
0263:    13         DED    	;DPl ← (DPl) – 1 ; skip if (DPl) = F
0264:    1D         INM    	;[(DP)] ← [(DP)] + 1; skip if [(DP)] = 0
0265:    5A         TMB 02    	;skip if [(DP, B1B0)] = 1
0266:    FB         JCP 3B    	;PC ← p5 … p0
0267:    8C         LDZ 0C    	;DPh ← 0 ; DPl ← I3I2I1I0
0268:    68         RMB 00    	;[DP, B1B0)] ← 0
0269:    89         LDZ 09    	;DPh ← 0 ; DPl ← I3I2I1I0
026A:    5A         TMB 02    	;skip if [(DP, B1B0)] = 1
026B:    F8         JCP 38    	;PC ← p5 … p0
026C:    79         SMB 01    	;[DP, B1B0)] ← 1
026D:    A8 F3      CAL 00F3    	;(PC) → STACK ; PC ← P10...P0
026F:    65         REB 01    	;PORT E (B1B0) ← 0
0270:    BC         CZP 0C    	;(PC) → STACK ; PC ← 00000P3P2P1P000
0271:    93         LI 03    	;Acc ←  I3I2I1I0
0272:    0E         OP    	;PORT (DPl) ← (Acc)
0273:    76         SEB 02    	;PORT E (B1B0) ← 1
0274:    66         REB 02    	;PORT E (B1B0) ← 0
0275:    31         EI    	;INTE F/F ← 1
0276:    A2 D8      JMP 02D8    	;PC ← P10 … P0
0278:    8C         LDZ 0C    	;DPh ← 0 ; DPl ← I3I2I1I0
0279:    79         SMB 01    	;[DP, B1B0)] ← 1
027A:    FE         JCP 3E    	;PC ← p5 … p0
027B:    33         IND    	;DPl ← (DPl) + 1 ; skip if (DPl) = 0
027C:    93         LI 03    	;Acc ←  I3I2I1I0
027D:    02         S    	;[(DP)] ← Acc
027E:    65         REB 01    	;PORT E (B1B0) ← 0
027F:    CF         JCP 0F    	;PC ← p5 … p0
0280:    59         TMB 01    	;skip if [(DP, B1B0)] = 1
0281:    CA         JCP 0A    	;PC ← p5 … p0
0282:    69         RMB 01    	;[DP, B1B0)] ← 0
0283:    74         SEB 00    	;PORT E (B1B0) ← 1
0284:    B4         CZP 04    	;(PC) → STACK ; PC ← 00000P3P2P1P000
0285:    B4         CZP 04    	;(PC) → STACK ; PC ← 00000P3P2P1P000
0286:    64         REB 00    	;PORT E (B1B0) ← 0
0287:    8B         LDZ 0B    	;DPh ← 0 ; DPl ← I3I2I1I0
0288:    7B         SMB 03    	;[DP, B1B0)] ← 1
0289:    CF         JCP 0F    	;PC ← p5 … p0
028A:    8B         LDZ 0B    	;DPh ← 0 ; DPl ← I3I2I1I0
028B:    58         TMB 00    	;skip if [(DP, B1B0)] = 1
028C:    D1         JCP 11    	;PC ← p5 … p0
028D:    AC 70      CAL 0470    	;(PC) → STACK ; PC ← P10...P0
028F:    A2 D2      JMP 02D2    	;PC ← P10 … P0
0291:    89         LDZ 09    	;DPh ← 0 ; DPl ← I3I2I1I0
0292:    59         TMB 01    	;skip if [(DP, B1B0)] = 1
0293:    D5         JCP 15    	;PC ← p5 … p0
0294:    76         SEB 02    	;PORT E (B1B0) ← 1
0295:    15 3B      LDI 3B    	;DP ← I6 … I0
0297:    90         CLA    	;Acc ← 0
0298:    0C         CM    	;skip if (Acc) = [(DP)]
0299:    DE         JCP 1E    	;PC ← p5 … p0
029A:    98         LI 08    	;Acc ←  I3I2I1I0
029B:    57         TPA 03    	;skip if (PORTA(B1B0) = 1
029C:    90         CLA    	;Acc ← 0
029D:    E0         JCP 20    	;PC ← p5 … p0
029E:    81         LDZ 01    	;DPh ← 0 ; DPl ← I3I2I1I0
029F:    32         IP    	;(PORT (DPl)) → Acc
02A0:    17 C0      CI 00    	;skip if (Acc) = I3I2I1I0
02A2:    E6         JCP 26    	;PC ← p5 … p0
02A3:    B4         CZP 04    	;(PC) → STACK ; PC ← 00000P3P2P1P000
02A4:    B4         CZP 04    	;(PC) → STACK ; PC ← 00000P3P2P1P000
02A5:    CF         JCP 0F    	;PC ← p5 … p0
02A6:    86         LDZ 06    	;DPh ← 0 ; DPl ← I3I2I1I0
02A7:    59         TMB 01    	;skip if [(DP, B1B0)] = 1
02A8:    EA         JCP 2A    	;PC ← p5 … p0
02A9:    F4         JCP 34    	;PC ← p5 … p0
02AA:    79         SMB 01    	;[DP, B1B0)] ← 1
02AB:    15 3A      LDI 3A    	;DP ← I6 … I0
02AD:    02         S    	;[(DP)] ← Acc
02AE:    13         DED    	;DPl ← (DPl) – 1 ; skip if (DPl) = F
02AF:    02         S    	;[(DP)] ← Acc
02B0:    08         AD    	;Acc ← (acc) + [(DP]), skip on carry
02B1:    EF         JCP 2F    	;PC ← p5 … p0
02B2:    17 C0      CI 00    	;skip if (Acc) = I3I2I1I0
02B4:    A2 CE      JMP 02CE    	;PC ← P10 … P0
02B6:    33         IND    	;DPl ← (DPl) + 1 ; skip if (DPl) = 0
02B7:    39         LM 01    	;Acc ←  [(DP)] ; DPh ← (DPh) OR M1M0
02B8:    0C         CM    	;skip if (Acc) = [(DP)]
02B9:    FD         JCP 3D    	;PC ← p5 … p0
02BA:    3D         XMI 01    	;(Acc) ↔ [(DP)] ; DPh ← (DPh) OR M1M0 ; DPl ← (DPl) + 1 ; skip if DPl = F
02BB:    39         LM 01    	;Acc ←  [(DP)] ; DPh ← (DPh) OR M1M0
02BC:    0C         CM    	;skip if (Acc) = [(DP)]
02BD:    A2 C3      JMP 02C3    	;PC ← P10 … P0
02BF:    86         LDZ 06    	;DPh ← 0 ; DPl ← I3I2I1I0
02C0:    58         TMB 00    	;skip if [(DP, B1B0)] = 1
02C1:    7B         SMB 03    	;[DP, B1B0)] ← 1
02C2:    D2         JCP 12    	;PC ← p5 … p0
02C3:    02         S    	;[(DP)] ← Acc
02C4:    15 3B      LDI 3B    	;DP ← I6 … I0
02C6:    39         LM 01    	;Acc ←  [(DP)] ; DPh ← (DPh) OR M1M0
02C7:    3C         XI    	;(Acc) ↔ [(DP)] ; DPl ← (DPl) + 1 ; skip if DPl = F
02C8:    5A         TMB 02    	;skip if [(DP, B1B0)] = 1
02C9:    CE         JCP 0E    	;PC ← p5 … p0
02CA:    6A         RMB 02    	;[DP, B1B0)] ← 0
02CB:    86         LDZ 06    	;DPh ← 0 ; DPl ← I3I2I1I0
02CC:    68         RMB 00    	;[DP, B1B0)] ← 0
02CD:    D1         JCP 11    	;PC ← p5 … p0
02CE:    86         LDZ 06    	;DPh ← 0 ; DPl ← I3I2I1I0
02CF:    7A         SMB 02    	;[DP, B1B0)] ← 1
02D0:    6B         RMB 03    	;[DP, B1B0)] ← 0
02D1:    B4         CZP 04    	;(PC) → STACK ; PC ← 00000P3P2P1P000
02D2:    89         LDZ 09    	;DPh ← 0 ; DPl ← I3I2I1I0
02D3:    59         TMB 01    	;skip if [(DP, B1B0)] = 1
02D4:    D6         JCP 16    	;PC ← p5 … p0
02D5:    66         REB 02    	;PORT E (B1B0) ← 0
02D6:    A8 F3      CAL 00F3    	;(PC) → STACK ; PC ← P10...P0
02D8:    AD 0B      CAL 050B    	;(PC) → STACK ; PC ← P10...P0
02DA:    15 3B      LDI 3B    	;DP ← I6 … I0
02DC:    38         L    	;Acc ←  [(DP)]
02DD:    0F         DEC    	;Acc ← (Acc) - 1, skip if borrow
02DE:    A2 19      JMP 0219    	;PC ← P10 … P0
02E0:    8C         LDZ 0C    	;DPh ← 0 ; DPl ← I3I2I1I0
02E1:    58         TMB 00    	;skip if [(DP, B1B0)] = 1
02E2:    E4         JCP 24    	;PC ← p5 … p0
02E3:    EA         JCP 2A    	;PC ← p5 … p0
02E4:    59         TMB 01    	;skip if [(DP, B1B0)] = 1
02E5:    E7         JCP 27    	;PC ← p5 … p0
02E6:    EA         JCP 2A    	;PC ← p5 … p0
02E7:    8B         LDZ 0B    	;DPh ← 0 ; DPl ← I3I2I1I0
02E8:    58         TMB 00    	;skip if [(DP, B1B0)] = 1
02E9:    EC         JCP 2C    	;PC ← p5 … p0
02EA:    A2 0F      JMP 020F    	;PC ← P10 … P0
02EC:    88         LDZ 08    	;DPh ← 0 ; DPl ← I3I2I1I0
02ED:    59         TMB 01    	;skip if [(DP, B1B0)] = 1
02EE:    A3 00      JMP 0300    	;PC ← P10 … P0
02F0:    69         RMB 01    	;[DP, B1B0)] ← 0
02F1:    AB E2      CAL 03E2    	;(PC) → STACK ; PC ← P10...P0
02F3:    15 21      LDI 21    	;DP ← I6 … I0
02F5:    90         CLA    	;Acc ← 0
02F6:    29         XM 01    	;(Acc) ↔ [(DP)] ; DPh ← (DPh) OR M1M0
02F7:    2D         XMD 01    	;(Acc) ↔ [(DP)] ; DPh ← (DPh) OR M1M0 ; DPl ← (DPl) – 1 ; skip if DPl = F
02F8:    98         LI 08    	;Acc ←  I3I2I1I0
02F9:    29         XM 01    	;(Acc) ↔ [(DP)] ; DPh ← (DPh) OR M1M0
02FA:    02         S    	;[(DP)] ← Acc
02FB:    8D         LDZ 0D    	;DPh ← 0 ; DPl ← I3I2I1I0
02FC:    7C         SFB 00    	;[FLAG, B1B0)] ← 1
02FD:    7A         SMB 02    	;[DP, B1B0)] ← 1
02FE:    A1 20      JMP 0120    	;PC ← P10 … P0
0300:    8B         LDZ 0B    	;DPh ← 0 ; DPl ← I3I2I1I0
0301:    59         TMB 01    	;skip if [(DP, B1B0)] = 1
0302:    C5         JCP 05    	;PC ← p5 … p0
0303:    A1 36      JMP 0136    	;PC ← P10 … P0
0305:    5B         TMB 03    	;skip if [(DP, B1B0)] = 1
0306:    C9         JCP 09    	;PC ← p5 … p0
0307:    6B         RMB 03    	;[DP, B1B0)] ← 0
0308:    CE         JCP 0E    	;PC ← p5 … p0
0309:    89         LDZ 09    	;DPh ← 0 ; DPl ← I3I2I1I0
030A:    5A         TMB 02    	;skip if [(DP, B1B0)] = 1
030B:    DE         JCP 1E    	;PC ← p5 … p0
030C:    3A         LM 02    	;Acc ←  [(DP)] ; DPh ← (DPh) OR M1M0
030D:    1D         INM    	;[(DP)] ← [(DP)] + 1; skip if [(DP)] = 0
030E:    A2 0F      JMP 020F    	;PC ← P10 … P0
0310:    7A         SMB 02    	;[DP, B1B0)] ← 1
0311:    89         LDZ 09    	;DPh ← 0 ; DPl ← I3I2I1I0
0312:    5B         TMB 03    	;skip if [(DP, B1B0)] = 1
0313:    DB         JCP 1B    	;PC ← p5 … p0
0314:    6B         RMB 03    	;[DP, B1B0)] ← 0
0315:    BC         CZP 0C    	;(PC) → STACK ; PC ← 00000P3P2P1P000
0316:    92         LI 02    	;Acc ←  I3I2I1I0
0317:    0E         OP    	;PORT (DPl) ← (Acc)
0318:    AC 9F      CAL 049F    	;(PC) → STACK ; PC ← P10...P0
031A:    CE         JCP 0E    	;PC ← p5 … p0
031B:    6A         RMB 02    	;[DP, B1B0)] ← 0
031C:    69         RMB 01    	;[DP, B1B0)] ← 0
031D:    BC         CZP 0C    	;(PC) → STACK ; PC ← 00000P3P2P1P000
031E:    86         LDZ 06    	;DPh ← 0 ; DPl ← I3I2I1I0
031F:    5A         TMB 02    	;skip if [(DP, B1B0)] = 1
0320:    EE         JCP 2E    	;PC ← p5 … p0
0321:    15 2C      LDI 2C    	;DP ← I6 … I0
0323:    5A         TMB 02    	;skip if [(DP, B1B0)] = 1
0324:    1D         INM    	;[(DP)] ← [(DP)] + 1; skip if [(DP)] = 0
0325:    87         LDZ 07    	;DPh ← 0 ; DPl ← I3I2I1I0
0326:    68         RMB 00    	;[DP, B1B0)] ← 0
0327:    39         LM 01    	;Acc ←  [(DP)] ; DPh ← (DPh) OR M1M0
0328:    90         CLA    	;Acc ← 0
0329:    02         S    	;[(DP)] ← Acc
032A:    15 2A      LDI 2A    	;DP ← I6 … I0
032C:    02         S    	;[(DP)] ← Acc
032D:    FB         JCP 3B    	;PC ← p5 … p0
032E:    5B         TMB 03    	;skip if [(DP, B1B0)] = 1
032F:    F7         JCP 37    	;PC ← p5 … p0
0330:    6B         RMB 03    	;[DP, B1B0)] ← 0
0331:    78         SMB 00    	;[DP, B1B0)] ← 1
0332:    87         LDZ 07    	;DPh ← 0 ; DPl ← I3I2I1I0
0333:    6A         RMB 02    	;[DP, B1B0)] ← 0
0334:    6B         RMB 03    	;[DP, B1B0)] ← 0
0335:    A4 18      JMP 0418    	;PC ← P10 … P0
0337:    59         TMB 01    	;skip if [(DP, B1B0)] = 1
0338:    E1         JCP 21    	;PC ← p5 … p0
0339:    58         TMB 00    	;skip if [(DP, B1B0)] = 1
033A:    F1         JCP 31    	;PC ← p5 … p0
033B:    87         LDZ 07    	;DPh ← 0 ; DPl ← I3I2I1I0
033C:    59         TMB 01    	;skip if [(DP, B1B0)] = 1
033D:    A3 6D      JMP 036D    	;PC ← P10 … P0
033F:    69         RMB 01    	;[DP, B1B0)] ← 0
0340:    6B         RMB 03    	;[DP, B1B0)] ← 0
0341:    6A         RMB 02    	;[DP, B1B0)] ← 0
0342:    15 71      LDI 71    	;DP ← I6 … I0
0344:    38         L    	;Acc ←  [(DP)]
0345:    15 12      LDI 12    	;DP ← I6 … I0
0347:    6A         RMB 02    	;[DP, B1B0)] ← 0
0348:    13         DED    	;DPl ← (DPl) – 1 ; skip if (DPl) = F
0349:    27         TAB 03    	;skip if [(Acc, B1B0)] = 1
034A:    A4 2D      JMP 042D    	;PC ← P10 … P0
034C:    26         TAB 02    	;skip if [(Acc, B1B0)] = 1
034D:    D9         JCP 19    	;PC ← p5 … p0
034E:    25         TAB 01    	;skip if [(Acc, B1B0)] = 1
034F:    A6 03      JMP 0603    	;PC ← P10 … P0
0351:    33         IND    	;DPl ← (DPl) + 1 ; skip if (DPl) = 0
0352:    6A         RMB 02    	;[DP, B1B0)] ← 0
0353:    5B         TMB 03    	;skip if [(DP, B1B0)] = 1
0354:    A7 44      JMP 0744    	;PC ← P10 … P0
0356:    6B         RMB 03    	;[DP, B1B0)] ← 0
0357:    A7 3B      JMP 073B    	;PC ← P10 … P0
0359:    43         TAW    	;(Acc) → (W)
035A:    7E         SFB 02    	;[FLAG, B1B0)] ← 1
035B:    93         LI 03    	;Acc ←  I3I2I1I0
035C:    15 27      LDI 27    	;DP ← I6 … I0
035E:    3C         XI    	;(Acc) ↔ [(DP)] ; DPl ← (DPl) + 1 ; skip if DPl = F
035F:    96         LI 06    	;Acc ←  I3I2I1I0
0360:    2B         XM 03    	;(Acc) ↔ [(DP)] ; DPh ← (DPh) OR M1M0
0361:    93         LI 03    	;Acc ←  I3I2I1I0
0362:    0C         CM    	;skip if (Acc) = [(DP)]
0363:    EB         JCP 2B    	;PC ← p5 … p0
0364:    13         DED    	;DPl ← (DPl) – 1 ; skip if (DPl) = F
0365:    02         S    	;[(DP)] ← Acc
0366:    4B         XAW    	;(Acc) ↔ W
0367:    25         TAB 01    	;skip if [(Acc, B1B0)] = 1
0368:    91         LI 01    	;Acc ←  I3I2I1I0
0369:    A4 AE      JMP 04AE    	;PC ← P10 … P0
036B:    1D         INM    	;[(DP)] ← [(DP)] + 1; skip if [(DP)] = 0
036C:    E6         JCP 26    	;PC ← p5 … p0
036D:    15 24      LDI 24    	;DP ← I6 … I0
036F:    5A         TMB 02    	;skip if [(DP, B1B0)] = 1
0370:    FD         JCP 3D    	;PC ← p5 … p0
0371:    15 3D      LDI 3D    	;DP ← I6 … I0
0373:    1F         DEM    	;[(DP)] ← [(DP)] - 1; skip if [(DP)] = F
0374:    FD         JCP 3D    	;PC ← p5 … p0
0375:    33         IND    	;DPl ← (DPl) + 1 ; skip if (DPl) = 0
0376:    F3         JCP 33    	;PC ← p5 … p0
0377:    84         LDZ 04    	;DPh ← 0 ; DPl ← I3I2I1I0
0378:    78         SMB 00    	;[DP, B1B0)] ← 1
0379:    3A         LM 02    	;Acc ←  [(DP)] ; DPh ← (DPh) OR M1M0
037A:    6A         RMB 02    	;[DP, B1B0)] ← 0
037B:    A1 74      JMP 0174    	;PC ← P10 … P0
037D:    8D         LDZ 0D    	;DPh ← 0 ; DPl ← I3I2I1I0
037E:    5C         FBT 00    	;skip if [(FLAG, B1B0)] = 1
037F:    C4         JCP 04    	;PC ← p5 … p0
0380:    5A         TMB 02    	;skip if [(DP, B1B0)] = 1
0381:    D0         JCP 10    	;PC ← p5 … p0
0382:    3A         LM 02    	;Acc ←  [(DP)] ; DPh ← (DPh) OR M1M0
0383:    1F         DEM    	;[(DP)] ← [(DP)] - 1; skip if [(DP)] = F
0384:    A3 C3      JMP 03C3    	;PC ← P10 … P0
0386:    33         IND    	;DPl ← (DPl) + 1 ; skip if (DPl) = 0
0387:    C3         JCP 03    	;PC ← p5 … p0
0388:    8D         LDZ 0D    	;DPh ← 0 ; DPl ← I3I2I1I0
0389:    6A         RMB 02    	;[DP, B1B0)] ← 0
038A:    15 79      LDI 79    	;DP ← I6 … I0
038C:    98         LI 08    	;Acc ←  I3I2I1I0
038D:    18         EXL    	;Acc ← (Acc) OR ([DP])
038E:    02         S    	;[(DP)] ← Acc
038F:    C4         JCP 04    	;PC ← p5 … p0
0390:    7A         SMB 02    	;[DP, B1B0)] ← 1
0391:    AB E2      CAL 03E2    	;(PC) → STACK ; PC ← P10...P0
0393:    15 30      LDI 30    	;DP ← I6 … I0
0395:    9E         LI 0E    	;Acc ←  I3I2I1I0
0396:    08         AD    	;Acc ← (acc) + [(DP]), skip on carry
0397:    DC         JCP 1C    	;PC ← p5 … p0
0398:    9B         LI 0B    	;Acc ←  I3I2I1I0
0399:    08         AD    	;Acc ← (acc) + [(DP]), skip on carry
039A:    92         LI 02    	;Acc ←  I3I2I1I0
039B:    91         LI 01    	;Acc ←  I3I2I1I0
039C:    93         LI 03    	;Acc ←  I3I2I1I0
039D:    81         LDZ 01    	;DPh ← 0 ; DPl ← I3I2I1I0
039E:    2C         XD    	;(Acc) ↔ [(DP)] ; DPl ← (DPl) – 1 ; skip if DPl = F
039F:    90         CLA    	;Acc ← 0
03A0:    02         S    	;[(DP)] ← Acc
03A1:    AD 0B      CAL 050B    	;(PC) → STACK ; PC ← P10...P0
03A3:    81         LDZ 01    	;DPh ← 0 ; DPl ← I3I2I1I0
03A4:    B9         CZP 09    	;(PC) → STACK ; PC ← 00000P3P2P1P000
03A5:    04         TC    	;skip if (C ) = 1
03A6:    F3         JCP 33    	;PC ← p5 … p0
03A7:    15 31      LDI 31    	;DP ← I6 … I0
03A9:    3B         LM 03    	;Acc ←  [(DP)] ; DPh ← (DPh) OR M1M0
03AA:    2F         XMD 03    	;(Acc) ↔ [(DP)] ; DPh ← (DPh) OR M1M0 ; DPl ← (DPl) – 1 ; skip if DPl = F
03AB:    E9         JCP 29    	;PC ← p5 … p0
03AC:    15 21      LDI 21    	;DP ← I6 … I0
03AE:    B9         CZP 09    	;(PC) → STACK ; PC ← 00000P3P2P1P000
03AF:    04         TC    	;skip if (C ) = 1
03B0:    A1 20      JMP 0120    	;PC ← P10 … P0
03B2:    F6         JCP 36    	;PC ← p5 … p0
03B3:    15 21      LDI 21    	;DP ← I6 … I0
03B5:    B2         CZP 02    	;(PC) → STACK ; PC ← 00000P3P2P1P000
03B6:    15 31      LDI 31    	;DP ← I6 … I0
03B8:    39         LM 01    	;Acc ←  [(DP)] ; DPh ← (DPh) OR M1M0
03B9:    2D         XMD 01    	;(Acc) ↔ [(DP)] ; DPh ← (DPh) OR M1M0 ; DPl ← (DPl) – 1 ; skip if DPl = F
03BA:    F8         JCP 38    	;PC ← p5 … p0
03BB:    8D         LDZ 0D    	;DPh ← 0 ; DPl ← I3I2I1I0
03BC:    6C         RFB 00    	;[FLAG, B1B0)] ← 0
03BD:    69         RMB 01    	;[DP, B1B0)] ← 0
03BE:    87         LDZ 07    	;DPh ← 0 ; DPl ← I3I2I1I0
03BF:    6A         RMB 02    	;[DP, B1B0)] ← 0
03C0:    6B         RMB 03    	;[DP, B1B0)] ← 0
03C1:    A4 FC      JMP 04FC    	;PC ← P10 … P0
03C3:    5E         FBT 02    	;skip if [(FLAG, B1B0)] = 1
03C4:    D3         JCP 13    	;PC ← p5 … p0
03C5:    15 28      LDI 28    	;DP ← I6 … I0
03C7:    1F         DEM    	;[(DP)] ← [(DP)] - 1; skip if [(DP)] = F
03C8:    D1         JCP 11    	;PC ← p5 … p0
03C9:    13         DED    	;DPl ← (DPl) – 1 ; skip if (DPl) = F
03CA:    1F         DEM    	;[(DP)] ← [(DP)] - 1; skip if [(DP)] = F
03CB:    D1         JCP 11    	;PC ← p5 … p0
03CC:    15 18      LDI 18    	;DP ← I6 … I0
03CE:    90         CLA    	;Acc ← 0
03CF:    02         S    	;[(DP)] ← Acc
03D0:    6E         RFB 02    	;[FLAG, B1B0)] ← 0
03D1:    A2 0F      JMP 020F    	;PC ← P10 … P0
03D3:    8D         LDZ 0D    	;DPh ← 0 ; DPl ← I3I2I1I0
03D4:    58         TMB 00    	;skip if [(DP, B1B0)] = 1
03D5:    E0         JCP 20    	;PC ← p5 … p0
03D6:    3A         LM 02    	;Acc ←  [(DP)] ; DPh ← (DPh) OR M1M0
03D7:    1F         DEM    	;[(DP)] ← [(DP)] - 1; skip if [(DP)] = F
03D8:    E0         JCP 20    	;PC ← p5 … p0
03D9:    33         IND    	;DPl ← (DPl) + 1 ; skip if (DPl) = 0
03DA:    D7         JCP 17    	;PC ← p5 … p0
03DB:    8D         LDZ 0D    	;DPh ← 0 ; DPl ← I3I2I1I0
03DC:    68         RMB 00    	;[DP, B1B0)] ← 0
03DD:    88         LDZ 08    	;DPh ← 0 ; DPl ← I3I2I1I0
03DE:    79         SMB 01    	;[DP, B1B0)] ← 1
03DF:    77         SEB 03    	;PORT E (B1B0) ← 1
03E0:    A5 B7      JMP 05B7    	;PC ← P10 … P0
03E2:    15 2D      LDI 2D    	;DP ← I6 … I0
03E4:    94         LI 04    	;Acc ←  I3I2I1I0
03E5:    3C         XI    	;(Acc) ↔ [(DP)] ; DPl ← (DPl) + 1 ; skip if DPl = F
03E6:    90         CLA    	;Acc ← 0
03E7:    55         TPA 01    	;skip if (PORTA(B1B0) = 1
03E8:    91         LI 01    	;Acc ←  I3I2I1I0
03E9:    3C         XI    	;(Acc) ↔ [(DP)] ; DPl ← (DPl) + 1 ; skip if DPl = F
03EA:    A7 B4      JMP 07B4    	;PC ← P10 … P0
03EC:    04         TC    	;skip if (C ) = 1
03ED:    EF         JCP 2F    	;PC ← p5 … p0
03EE:    F1         JCP 31    	;PC ← p5 … p0
03EF:    5B         TMB 03    	;skip if [(DP, B1B0)] = 1
03F0:    48         RT    	;PC ← (STACK)
03F1:    97         LI 07    	;Acc ←  I3I2I1I0
03F2:    3C         XI    	;(Acc) ↔ [(DP)] ; DPl ← (DPl) + 1 ; skip if DPl = F
03F3:    9A         LI 0A    	;Acc ←  I3I2I1I0
03F4:    02         S    	;[(DP)] ← Acc
03F5:    49         RTS    	;PC ← (STACK) ; PC ← (PC) + 1 (, 2 maybe a jump can be skipped??)
03F6:    1F         DEM    	;[(DP)] ← [(DP)] - 1; skip if [(DP)] = F
03F7:    48         RT    	;PC ← (STACK)
03F8:    33         IND    	;DPl ← (DPl) + 1 ; skip if (DPl) = 0
03F9:    F6         JCP 36    	;PC ← p5 … p0
03FA:    15 1D      LDI 1D    	;DP ← I6 … I0
03FC:    90         CLA    	;Acc ← 0
03FD:    3C         XI    	;(Acc) ↔ [(DP)] ; DPl ← (DPl) + 1 ; skip if DPl = F
03FE:    FC         JCP 3C    	;PC ← p5 … p0
03FF:    49         RTS    	;PC ← (STACK) ; PC ← (PC) + 1 (, 2 maybe a jump can be skipped??)
0400:    5B         TMB 03    	;skip if [(DP, B1B0)] = 1
0401:    A2 0F      JMP 020F    	;PC ← P10 … P0
0403:    E2         JCP 22    	;PC ← p5 … p0
0404:    38         L    	;Acc ←  [(DP)]
0405:    26         TAB 02    	;skip if [(Acc, B1B0)] = 1
0406:    F6         JCP 36    	;PC ← p5 … p0
0407:    FE         JCP 3E    	;PC ← p5 … p0
0408:    38         L    	;Acc ←  [(DP)]
0409:    A4 58      JMP 0458    	;PC ← P10 … P0
040B:    00         NOP    	;No operation
040C:    38         L    	;Acc ←  [(DP)]
040D:    A6 00      JMP 0600    	;PC ← P10 … P0
040F:    00         NOP    	;No operation
0410:    38         L    	;Acc ←  [(DP)]
0411:    A6 08      JMP 0608    	;PC ← P10 … P0
0413:    00         NOP    	;No operation
0414:    38         L    	;Acc ←  [(DP)]
0415:    86         LDZ 06    	;DPh ← 0 ; DPl ← I3I2I1I0
0416:    A5 7D      JMP 057D    	;PC ← P10 … P0
0418:    69         RMB 01    	;[DP, B1B0)] ← 0
0419:    58         TMB 00    	;skip if [(DP, B1B0)] = 1
041A:    AB FA      CAL 03FA    	;(PC) → STACK ; PC ← P10...P0
041C:    00         NOP    	;No operation
041D:    15 2B      LDI 2B    	;DP ← I6 … I0
041F:    38         L    	;Acc ←  [(DP)]
0420:    13         DED    	;DPl ← (DPl) – 1 ; skip if (DPl) = F
0421:    41         JPA    	;PC ← A3A2A1A000
0422:    15 12      LDI 12    	;DP ← I6 … I0
0424:    94         LI 04    	;Acc ←  I3I2I1I0
0425:    18         EXL    	;Acc ← (Acc) OR ([DP])
0426:    02         S    	;[(DP)] ← Acc
0427:    26         TAB 02    	;skip if [(Acc, B1B0)] = 1
0428:    C1         JCP 01    	;PC ← p5 … p0
0429:    15 1F      LDI 1F    	;DP ← I6 … I0
042B:    78         SMB 00    	;[DP, B1B0)] ← 1
042C:    C1         JCP 01    	;PC ← p5 … p0
042D:    26         TAB 02    	;skip if [(Acc, B1B0)] = 1
042E:    F3         JCP 33    	;PC ← p5 … p0
042F:    25         TAB 01    	;skip if [(Acc, B1B0)] = 1
0430:    FE         JCP 3E    	;PC ← p5 … p0
0431:    A4 64      JMP 0464    	;PC ← P10 … P0
0433:    25         TAB 01    	;skip if [(Acc, B1B0)] = 1
0434:    FC         JCP 3C    	;PC ← p5 … p0
0435:    FD         JCP 3D    	;PC ← p5 … p0
0436:    25         TAB 01    	;skip if [(Acc, B1B0)] = 1
0437:    F9         JCP 39    	;PC ← p5 … p0
0438:    FD         JCP 3D    	;PC ← p5 … p0
0439:    24         TAB 00    	;skip if [(Acc, B1B0)] = 1
043A:    A7 49      JMP 0749    	;PC ← P10 … P0
043C:    91         LI 01    	;Acc ←  I3I2I1I0
043D:    92         LI 02    	;Acc ←  I3I2I1I0
043E:    94         LI 04    	;Acc ←  I3I2I1I0
043F:    15 10      LDI 10    	;DP ← I6 … I0
0441:    0C         CM    	;skip if (Acc) = [(DP)]
0442:    C5         JCP 05    	;PC ← p5 … p0
0443:    A2 0F      JMP 020F    	;PC ← P10 … P0
0445:    3C         XI    	;(Acc) ↔ [(DP)] ; DPl ← (DPl) + 1 ; skip if DPl = F
0446:    33         IND    	;DPl ← (DPl) + 1 ; skip if (DPl) = 0
0447:    6A         RMB 02    	;[DP, B1B0)] ← 0
0448:    13         DED    	;DPl ← (DPl) – 1 ; skip if (DPl) = F
0449:    58         TMB 00    	;skip if [(DP, B1B0)] = 1
044A:    CC         JCP 0C    	;PC ← p5 … p0
044B:    D2         JCP 12    	;PC ← p5 … p0
044C:    59         TMB 01    	;skip if [(DP, B1B0)] = 1
044D:    CF         JCP 0F    	;PC ← p5 … p0
044E:    D2         JCP 12    	;PC ← p5 … p0
044F:    BA         CZP 0A    	;(PC) → STACK ; PC ← 00000P3P2P1P000
0450:    AC 9F      CAL 049F    	;(PC) → STACK ; PC ← P10...P0
0452:    8B         LDZ 0B    	;DPh ← 0 ; DPl ← I3I2I1I0
0453:    79         SMB 01    	;[DP, B1B0)] ← 1
0454:    78         SMB 00    	;[DP, B1B0)] ← 1
0455:    8A         LDZ 0A    	;DPh ← 0 ; DPl ← I3I2I1I0
0456:    68         RMB 00    	;[DP, B1B0)] ← 0
0457:    C3         JCP 03    	;PC ← p5 … p0
0458:    15 11      LDI 11    	;DP ← I6 … I0
045A:    26         TAB 02    	;skip if [(Acc, B1B0)] = 1
045B:    E2         JCP 22    	;PC ← p5 … p0
045C:    18         EXL    	;Acc ← (Acc) OR ([DP])
045D:    02         S    	;[(DP)] ← Acc
045E:    8C         LDZ 0C    	;DPh ← 0 ; DPl ← I3I2I1I0
045F:    7B         SMB 03    	;[DP, B1B0)] ← 1
0460:    8B         LDZ 0B    	;DPh ← 0 ; DPl ← I3I2I1I0
0461:    D4         JCP 14    	;PC ← p5 … p0
0462:    24         TAB 00    	;skip if [(Acc, B1B0)] = 1
0463:    E7         JCP 27    	;PC ← p5 … p0
0464:    91         LI 01    	;Acc ←  I3I2I1I0
0465:    69         RMB 01    	;[DP, B1B0)] ← 0
0466:    EB         JCP 2B    	;PC ← p5 … p0
0467:    25         TAB 01    	;skip if [(Acc, B1B0)] = 1
0468:    A7 50      JMP 0750    	;PC ← P10 … P0
046A:    68         RMB 00    	;[DP, B1B0)] ← 0
046B:    18         EXL    	;Acc ← (Acc) OR ([DP])
046C:    02         S    	;[(DP)] ← Acc
046D:    8C         LDZ 0C    	;DPh ← 0 ; DPl ← I3I2I1I0
046E:    7A         SMB 02    	;[DP, B1B0)] ← 1
046F:    CF         JCP 0F    	;PC ← p5 … p0
0470:    B1         CZP 01    	;(PC) → STACK ; PC ← 00000P3P2P1P000
0471:    AF A2      CAL 07A2    	;(PC) → STACK ; PC ← P10...P0
0473:    2D         XMD 01    	;(Acc) ↔ [(DP)] ; DPh ← (DPh) OR M1M0 ; DPl ← (DPl) – 1 ; skip if DPl = F
0474:    39         LM 01    	;Acc ←  [(DP)] ; DPh ← (DPh) OR M1M0
0475:    79         SMB 01    	;[DP, B1B0)] ← 1
0476:    25         TAB 01    	;skip if [(Acc, B1B0)] = 1
0477:    69         RMB 01    	;[DP, B1B0)] ← 0
0478:    78         SMB 00    	;[DP, B1B0)] ← 1
0479:    24         TAB 00    	;skip if [(Acc, B1B0)] = 1
047A:    68         RMB 00    	;[DP, B1B0)] ← 0
047B:    7A         SMB 02    	;[DP, B1B0)] ← 1
047C:    26         TAB 02    	;skip if [(Acc, B1B0)] = 1
047D:    6A         RMB 02    	;[DP, B1B0)] ← 0
047E:    15 10      LDI 10    	;DP ← I6 … I0
0480:    39         LM 01    	;Acc ←  [(DP)] ; DPh ← (DPh) OR M1M0
0481:    24         TAB 00    	;skip if [(Acc, B1B0)] = 1
0482:    C4         JCP 04    	;PC ← p5 … p0
0483:    C7         JCP 07    	;PC ← p5 … p0
0484:    25         TAB 01    	;skip if [(Acc, B1B0)] = 1
0485:    9F         LI 0F    	;Acc ←  I3I2I1I0
0486:    9C         LI 0C    	;Acc ←  I3I2I1I0
0487:    9E         LI 0E    	;Acc ←  I3I2I1I0
0488:    3D         XMI 01    	;(Acc) ↔ [(DP)] ; DPh ← (DPh) OR M1M0 ; DPl ← (DPl) + 1 ; skip if DPl = F
0489:    33         IND    	;DPl ← (DPl) + 1 ; skip if (DPl) = 0
048A:    38         L    	;Acc ←  [(DP)]
048B:    80         LDZ 00    	;DPh ← 0 ; DPl ← I3I2I1I0
048C:    25         TAB 01    	;skip if [(Acc, B1B0)] = 1
048D:    6A         RMB 02    	;[DP, B1B0)] ← 0
048E:    8C         LDZ 0C    	;DPh ← 0 ; DPl ← I3I2I1I0
048F:    5B         TMB 03    	;skip if [(DP, B1B0)] = 1
0490:    D6         JCP 16    	;PC ← p5 … p0
0491:    6B         RMB 03    	;[DP, B1B0)] ← 0
0492:    81         LDZ 01    	;DPh ← 0 ; DPl ← I3I2I1I0
0493:    7A         SMB 02    	;[DP, B1B0)] ← 1
0494:    7B         SMB 03    	;[DP, B1B0)] ← 1
0495:    DF         JCP 1F    	;PC ← p5 … p0
0496:    5A         TMB 02    	;skip if [(DP, B1B0)] = 1
0497:    DD         JCP 1D    	;PC ← p5 … p0
0498:    6A         RMB 02    	;[DP, B1B0)] ← 0
0499:    81         LDZ 01    	;DPh ← 0 ; DPl ← I3I2I1I0
049A:    78         SMB 00    	;[DP, B1B0)] ← 1
049B:    79         SMB 01    	;[DP, B1B0)] ← 1
049C:    DF         JCP 1F    	;PC ← p5 … p0
049D:    8B         LDZ 0B    	;DPh ← 0 ; DPl ← I3I2I1I0
049E:    68         RMB 00    	;[DP, B1B0)] ← 0
049F:    8C         LDZ 0C    	;DPh ← 0 ; DPl ← I3I2I1I0
04A0:    78         SMB 00    	;[DP, B1B0)] ← 1
04A1:    8F         LDZ 0F    	;DPh ← 0 ; DPl ← I3I2I1I0
04A2:    93         LI 03    	;Acc ←  I3I2I1I0
04A3:    A7 B3      JMP 07B3    	;PC ← P10 … P0
04A5:    66         REB 02    	;PORT E (B1B0) ← 0
04A6:    1D         INM    	;[(DP)] ← [(DP)] + 1; skip if [(DP)] = 0
04A7:    76         SEB 02    	;PORT E (B1B0) ← 1
04A8:    59         TMB 01    	;skip if [(DP, B1B0)] = 1
04A9:    E5         JCP 25    	;PC ← p5 … p0
04AA:    66         REB 02    	;PORT E (B1B0) ← 0
04AB:    48         RT    	;PC ← (STACK)
04AC:    86         LDZ 06    	;DPh ← 0 ; DPl ← I3I2I1I0
04AD:    68         RMB 00    	;[DP, B1B0)] ← 0
04AE:    15 12      LDI 12    	;DP ← I6 … I0
04B0:    6A         RMB 02    	;[DP, B1B0)] ← 0
04B1:    88         LDZ 08    	;DPh ← 0 ; DPl ← I3I2I1I0
04B2:    78         SMB 00    	;[DP, B1B0)] ← 1
04B3:    25         TAB 01    	;skip if [(Acc, B1B0)] = 1
04B4:    F6         JCP 36    	;PC ← p5 … p0
04B5:    FA         JCP 3A    	;PC ← p5 … p0
04B6:    24         TAB 00    	;skip if [(Acc, B1B0)] = 1
04B7:    A2 0F      JMP 020F    	;PC ← P10 … P0
04B9:    68         RMB 00    	;[DP, B1B0)] ← 0
04BA:    5C         FBT 00    	;skip if [(FLAG, B1B0)] = 1
04BB:    FF         JCP 3F    	;PC ← p5 … p0
04BC:    6C         RFB 00    	;[FLAG, B1B0)] ← 0
04BD:    A4 F7      JMP 04F7    	;PC ← P10 … P0
04BF:    87         LDZ 07    	;DPh ← 0 ; DPl ← I3I2I1I0
04C0:    58         TMB 00    	;skip if [(DP, B1B0)] = 1
04C1:    CD         JCP 0D    	;PC ← p5 … p0
04C2:    B3         CZP 03    	;(PC) → STACK ; PC ← 00000P3P2P1P000
04C3:    E1         JCP 21    	;PC ← p5 … p0
04C4:    87         LDZ 07    	;DPh ← 0 ; DPl ← I3I2I1I0
04C5:    68         RMB 00    	;[DP, B1B0)] ← 0
04C6:    E1         JCP 21    	;PC ← p5 … p0
04C7:    78         SMB 00    	;[DP, B1B0)] ← 1
04C8:    15 1E      LDI 1E    	;DP ← I6 … I0
04CA:    7A         SMB 02    	;[DP, B1B0)] ← 1
04CB:    A1 74      JMP 0174    	;PC ← P10 … P0
04CD:    78         SMB 00    	;[DP, B1B0)] ← 1
04CE:    84         LDZ 04    	;DPh ← 0 ; DPl ← I3I2I1I0
04CF:    58         TMB 00    	;skip if [(DP, B1B0)] = 1
04D0:    C7         JCP 07    	;PC ← p5 … p0
04D1:    B1         CZP 01    	;(PC) → STACK ; PC ← 00000P3P2P1P000
04D2:    15 17      LDI 17    	;DP ← I6 … I0
04D4:    93         LI 03    	;Acc ←  I3I2I1I0
04D5:    0C         CM    	;skip if (Acc) = [(DP)]
04D6:    D8         JCP 18    	;PC ← p5 … p0
04D7:    DA         JCP 1A    	;PC ← p5 … p0
04D8:    1D         INM    	;[(DP)] ← [(DP)] + 1; skip if [(DP)] = 0
04D9:    91         LI 01    	;Acc ←  I3I2I1I0
04DA:    81         LDZ 01    	;DPh ← 0 ; DPl ← I3I2I1I0
04DB:    02         S    	;[(DP)] ← Acc
04DC:    88         LDZ 08    	;DPh ← 0 ; DPl ← I3I2I1I0
04DD:    58         TMB 00    	;skip if [(DP, B1B0)] = 1
04DE:    EA         JCP 2A    	;PC ← p5 … p0
04DF:    5B         TMB 03    	;skip if [(DP, B1B0)] = 1
04E0:    E3         JCP 23    	;PC ← p5 … p0
04E1:    A2 0F      JMP 020F    	;PC ← P10 … P0
04E3:    81         LDZ 01    	;DPh ← 0 ; DPl ← I3I2I1I0
04E4:    B9         CZP 09    	;(PC) → STACK ; PC ← 00000P3P2P1P000
04E5:    15 21      LDI 21    	;DP ← I6 … I0
04E7:    04         TC    	;skip if (C ) = 1
04E8:    B2         CZP 02    	;(PC) → STACK ; PC ← 00000P3P2P1P000
04E9:    F7         JCP 37    	;PC ← p5 … p0
04EA:    5A         TMB 02    	;skip if [(DP, B1B0)] = 1
04EB:    ED         JCP 2D    	;PC ← p5 … p0
04EC:    E1         JCP 21    	;PC ← p5 … p0
04ED:    81         LDZ 01    	;DPh ← 0 ; DPl ← I3I2I1I0
04EE:    B6         CZP 06    	;(PC) → STACK ; PC ← 00000P3P2P1P000
04EF:    15 20      LDI 20    	;DP ← I6 … I0
04F1:    5B         TMB 03    	;skip if [(DP, B1B0)] = 1
04F2:    F7         JCP 37    	;PC ← p5 … p0
04F3:    98         LI 08    	;Acc ←  I3I2I1I0
04F4:    3C         XI    	;(Acc) ↔ [(DP)] ; DPl ← (DPl) + 1 ; skip if DPl = F
04F5:    90         CLA    	;Acc ← 0
04F6:    02         S    	;[(DP)] ← Acc
04F7:    15 1D      LDI 1D    	;DP ← I6 … I0
04F9:    94         LI 04    	;Acc ←  I3I2I1I0
04FA:    3C         XI    	;(Acc) ↔ [(DP)] ; DPl ← (DPl) + 1 ; skip if DPl = F
04FB:    78         SMB 00    	;[DP, B1B0)] ← 1
04FC:    8A         LDZ 0A    	;DPh ← 0 ; DPl ← I3I2I1I0
04FD:    69         RMB 01    	;[DP, B1B0)] ← 0
04FE:    A1 20      JMP 0120    	;PC ← P10 … P0
0500:    3A         LM 02    	;Acc ←  [(DP)] ; DPh ← (DPh) OR M1M0
0501:    10         CMA    	;Acc ← ~(Acc)
0502:    09         ADS    	;Acc, C ← (Acc) + [(DP)] + (C )
0503:    0A         DAS    	;Acc ← (Acc) + 10
0504:    2E         XMD 02    	;(Acc) ↔ [(DP)] ; DPh ← (DPh) OR M1M0 ; DPl ← (DPl) – 1 ; skip if DPl = F
0505:    C7         JCP 07    	;PC ← p5 … p0
0506:    48         RT    	;PC ← (STACK)
0507:    16 E1      CLI 01    	;skip if (DPl) = I3I2I1I0
0509:    C0         JCP 00    	;PC ← p5 … p0
050A:    48         RT    	;PC ← (STACK)
050B:    05         TTM    	;skip if (TM F/F) = 1                                                           ; Called 8 times, maybe a start point or so ?
050C:    CB         JCP 0B    	;PC ← p5 … p0
050D:    14 81      STM 01    	;TMF/F ← 0 ; TIMER ← I5...I0
050F:    40         IA    	;(PORT A) → Acc
0510:    15 70      LDI 70    	;DP ← I6 … I0
0512:    5B         TMB 03    	;skip if [(DP, B1B0)] = 1
0513:    FF         JCP 3F    	;PC ← p5 … p0
0514:    6B         RMB 03    	;[DP, B1B0)] ← 0
0515:    1B         STC    	;C ← 1
0516:    24         TAB 00    	;skip if [(Acc, B1B0)] = 1
0517:    0B         CLC    	;C ← 0
0518:    15 41      LDI 41    	;DP ← I6 … I0
051A:    18         EXL    	;Acc ← (Acc) OR ([DP])
051B:    2B         XM 03    	;(Acc) ↔ [(DP)] ; DPh ← (DPh) OR M1M0
051C:    38         L    	;Acc ←  [(DP)]
051D:    30         RAR    	;(C ) → Acc3, (Accn) → (Accn-1), Acca → C
051E:    3C         XI    	;(Acc) ↔ [(DP)] ; DPl ← (DPl) + 1 ; skip if DPl = F
051F:    1F         DEM    	;[(DP)] ← [(DP)] - 1; skip if [(DP)] = F
0520:    F8         JCP 38    	;PC ← p5 … p0
0521:    15 41      LDI 41    	;DP ← I6 … I0
0523:    3B         LM 03    	;Acc ←  [(DP)] ; DPh ← (DPh) OR M1M0
0524:    13         DED    	;DPl ← (DPl) – 1 ; skip if (DPl) = F
0525:    24         TAB 00    	;skip if [(Acc, B1B0)] = 1
0526:    A5 49      JMP 0549    	;PC ← P10 … P0
0528:    5D         FBT 01    	;skip if [(FLAG, B1B0)] = 1
0529:    F0         JCP 30    	;PC ← p5 … p0
052A:    58         TMB 00    	;skip if [(DP, B1B0)] = 1
052B:    48         RT    	;PC ← (STACK)
052C:    68         RMB 00    	;[DP, B1B0)] ← 0
052D:    87         LDZ 07    	;DPh ← 0 ; DPl ← I3I2I1I0
052E:    79         SMB 01    	;[DP, B1B0)] ← 1
052F:    48         RT    	;PC ← (STACK)
0530:    7D         SFB 01    	;[FLAG, B1B0)] ← 1
0531:    15 4E      LDI 4E    	;DP ← I6 … I0
0533:    9F         LI 0F    	;Acc ←  I3I2I1I0
0534:    3C         XI    	;(Acc) ↔ [(DP)] ; DPl ← (DPl) + 1 ; skip if DPl = F
0535:    97         LI 07    	;Acc ←  I3I2I1I0
0536:    02         S    	;[(DP)] ← Acc
0537:    ED         JCP 2D    	;PC ← p5 … p0
0538:    15 40      LDI 40    	;DP ← I6 … I0
053A:    95         LI 05    	;Acc ←  I3I2I1I0
053B:    2B         XM 03    	;(Acc) ↔ [(DP)] ; DPh ← (DPh) OR M1M0
053C:    7A         SMB 02    	;[DP, B1B0)] ← 1
053D:    69         RMB 01    	;[DP, B1B0)] ← 0
053E:    48         RT    	;PC ← (STACK)
053F:    5A         TMB 02    	;skip if [(DP, B1B0)] = 1
0540:    CC         JCP 0C    	;PC ← p5 … p0
0541:    3B         LM 03    	;Acc ←  [(DP)] ; DPh ← (DPh) OR M1M0
0542:    1D         INM    	;[(DP)] ← [(DP)] + 1; skip if [(DP)] = 0
0543:    5B         TMB 03    	;skip if [(DP, B1B0)] = 1
0544:    48         RT    	;PC ← (STACK)
0545:    3B         LM 03    	;Acc ←  [(DP)] ; DPh ← (DPh) OR M1M0
0546:    6A         RMB 02    	;[DP, B1B0)] ← 0
0547:    7B         SMB 03    	;[DP, B1B0)] ← 1
0548:    48         RT    	;PC ← (STACK)
0549:    5D         FBT 01    	;skip if [(FLAG, B1B0)] = 1
054A:    78         SMB 00    	;[DP, B1B0)] ← 1
054B:    48         RT    	;PC ← (STACK)
054C:    59         TMB 01    	;skip if [(DP, B1B0)] = 1
054D:    E9         JCP 29    	;PC ← p5 … p0
054E:    24         TAB 00    	;skip if [(Acc, B1B0)] = 1
054F:    DB         JCP 1B    	;PC ← p5 … p0
0550:    3B         LM 03    	;Acc ←  [(DP)] ; DPh ← (DPh) OR M1M0
0551:    1D         INM    	;[(DP)] ← [(DP)] + 1; skip if [(DP)] = 0
0552:    5A         TMB 02    	;skip if [(DP, B1B0)] = 1
0553:    48         RT    	;PC ← (STACK)
0554:    14 83      STM 03    	;TMF/F ← 0 ; TIMER ← I5...I0
0556:    54         TPA 00    	;skip if (PORTA(B1B0) = 1
0557:    DD         JCP 1D    	;PC ← p5 … p0
0558:    05         TTM    	;skip if (TM F/F) = 1
0559:    D6         JCP 16    	;PC ← p5 … p0
055A:    3B         LM 03    	;Acc ←  [(DP)] ; DPh ← (DPh) OR M1M0
055B:    69         RMB 01    	;[DP, B1B0)] ← 0
055C:    48         RT    	;PC ← (STACK)
055D:    14 81      STM 01    	;TMF/F ← 0 ; TIMER ← I5...I0
055F:    93         LI 03    	;Acc ←  I3I2I1I0
0560:    3C         XI    	;(Acc) ↔ [(DP)] ; DPl ← (DPl) + 1 ; skip if DPl = F
0561:    90         CLA    	;Acc ← 0
0562:    3F         XMI 03    	;(Acc) ↔ [(DP)] ; DPh ← (DPh) OR M1M0 ; DPl ← (DPl) + 1 ; skip if DPl = F
0563:    93         LI 03    	;Acc ←  I3I2I1I0
0564:    2C         XD    	;(Acc) ↔ [(DP)] ; DPl ← (DPl) – 1 ; skip if DPl = F
0565:    13         DED    	;DPl ← (DPl) – 1 ; skip if (DPl) = F
0566:    7A         SMB 02    	;[DP, B1B0)] ← 1
0567:    69         RMB 01    	;[DP, B1B0)] ← 0
0568:    48         RT    	;PC ← (STACK)
0569:    24         TAB 00    	;skip if [(Acc, B1B0)] = 1
056A:    F0         JCP 30    	;PC ← p5 … p0
056B:    79         SMB 01    	;[DP, B1B0)] ← 1
056C:    3B         LM 03    	;Acc ←  [(DP)] ; DPh ← (DPh) OR M1M0
056D:    90         CLA    	;Acc ← 0
056E:    02         S    	;[(DP)] ← Acc
056F:    48         RT    	;PC ← (STACK)
0570:    5D         FBT 01    	;skip if [(FLAG, B1B0)] = 1
0571:    48         RT    	;PC ← (STACK)
0572:    15 4E      LDI 4E    	;DP ← I6 … I0
0574:    1F         DEM    	;[(DP)] ← [(DP)] - 1; skip if [(DP)] = F
0575:    48         RT    	;PC ← (STACK)
0576:    33         IND    	;DPl ← (DPl) + 1 ; skip if (DPl) = 0
0577:    F4         JCP 34    	;PC ← p5 … p0
0578:    6D         RFB 01    	;[FLAG, B1B0)] ← 0
0579:    15 70      LDI 70    	;DP ← I6 … I0
057B:    68         RMB 00    	;[DP, B1B0)] ← 0
057C:    48         RT    	;PC ← (STACK)
057D:    68         RMB 00    	;[DP, B1B0)] ← 0
057E:    15 12      LDI 12    	;DP ← I6 … I0
0580:    6A         RMB 02    	;[DP, B1B0)] ← 0
0581:    87         LDZ 07    	;DPh ← 0 ; DPl ← I3I2I1I0
0582:    58         TMB 00    	;skip if [(DP, B1B0)] = 1
0583:    C6         JCP 06    	;PC ← p5 … p0
0584:    A4 C2      JMP 04C2    	;PC ← P10 … P0
0586:    78         SMB 00    	;[DP, B1B0)] ← 1
0587:    15 33      LDI 33    	;DP ← I6 … I0
0589:    27         TAB 03    	;skip if [(Acc, B1B0)] = 1
058A:    CC         JCP 0C    	;PC ← p5 … p0
058B:    D7         JCP 17    	;PC ← p5 … p0
058C:    26         TAB 02    	;skip if [(Acc, B1B0)] = 1
058D:    D4         JCP 14    	;PC ← p5 … p0
058E:    9D         LI 0D    	;Acc ←  I3I2I1I0
058F:    0C         CM    	;skip if (Acc) = [(DP)]
0590:    D2         JCP 12    	;PC ← p5 … p0
0591:    EC         JCP 2C    	;PC ← p5 … p0
0592:    1D         INM    	;[(DP)] ← [(DP)] + 1; skip if [(DP)] = 0
0593:    DF         JCP 1F    	;PC ← p5 … p0
0594:    13         DED    	;DPl ← (DPl) – 1 ; skip if (DPl) = F
0595:    25         TAB 01    	;skip if [(Acc, B1B0)] = 1
0596:    DB         JCP 1B    	;PC ← p5 … p0
0597:    93         LI 03    	;Acc ←  I3I2I1I0
0598:    0C         CM    	;skip if (Acc) = [(DP)]
0599:    DE         JCP 1E    	;PC ← p5 … p0
059A:    EC         JCP 2C    	;PC ← p5 … p0
059B:    24         TAB 00    	;skip if [(Acc, B1B0)] = 1
059C:    EC         JCP 2C    	;PC ← p5 … p0
059D:    CE         JCP 0E    	;PC ← p5 … p0
059E:    1F         DEM    	;[(DP)] ← [(DP)] - 1; skip if [(DP)] = F
059F:    38         L    	;Acc ←  [(DP)]
05A0:    15 1E      LDI 1E    	;DP ← I6 … I0
05A2:    17 C8      CI 08    	;skip if (Acc) = I3I2I1I0
05A4:    92         LI 02    	;Acc ←  I3I2I1I0
05A5:    94         LI 04    	;Acc ←  I3I2I1I0
05A6:    55         TPA 01    	;skip if (PORTA(B1B0) = 1
05A7:    02         S    	;[(DP)] ← Acc
05A8:    AF 00      CAL 0700    	;(PC) → STACK ; PC ← P10...P0
05AA:    8B         LDZ 0B    	;DPh ← 0 ; DPl ← I3I2I1I0
05AB:    78         SMB 00    	;[DP, B1B0)] ← 1
05AC:    A2 0F      JMP 020F    	;PC ← P10 … P0
05AE:    7B         SMB 03    	;[DP, B1B0)] ← 1
05AF:    AB FA      CAL 03FA    	;(PC) → STACK ; PC ← P10...P0
05B1:    00         NOP    	;No operation
05B2:    96         LI 06    	;Acc ←  I3I2I1I0
05B3:    15 1E      LDI 1E    	;DP ← I6 … I0
05B5:    02         S    	;[(DP)] ← Acc
05B6:    EC         JCP 2C    	;PC ← p5 … p0
05B7:    87         LDZ 07    	;DPh ← 0 ; DPl ← I3I2I1I0
05B8:    5A         TMB 02    	;skip if [(DP, B1B0)] = 1
05B9:    FC         JCP 3C    	;PC ← p5 … p0
05BA:    A2 06      JMP 0206    	;PC ← P10 … P0
05BC:    5B         TMB 03    	;skip if [(DP, B1B0)] = 1
05BD:    EE         JCP 2E    	;PC ← p5 … p0
05BE:    B3         CZP 03    	;(PC) → STACK ; PC ← 00000P3P2P1P000
05BF:    D4         JCP 14    	;PC ← p5 … p0
05C0:    01         DI    	;INTE F/F ← 0
05C1:    87         LDZ 07    	;DPh ← 0 ; DPl ← I3I2I1I0
05C2:    6B         RMB 03    	;[DP, B1B0)] ← 0
05C3:    B1         CZP 01    	;(PC) → STACK ; PC ← 00000P3P2P1P000
05C4:    8A         LDZ 0A    	;DPh ← 0 ; DPl ← I3I2I1I0
05C5:    58         TMB 00    	;skip if [(DP, B1B0)] = 1
05C6:    F3         JCP 33    	;PC ← p5 … p0
05C7:    5A         TMB 02    	;skip if [(DP, B1B0)] = 1
05C8:    A6 C7      JMP 06C7    	;PC ← P10 … P0
05CA:    5B         TMB 03    	;skip if [(DP, B1B0)] = 1
05CB:    D8         JCP 18    	;PC ← p5 … p0
05CC:    59         TMB 01    	;skip if [(DP, B1B0)] = 1
05CD:    E4         JCP 24    	;PC ← p5 … p0
05CE:    31         EI    	;INTE F/F ← 1
05CF:    87         LDZ 07    	;DPh ← 0 ; DPl ← I3I2I1I0
05D0:    7A         SMB 02    	;[DP, B1B0)] ← 1
05D1:    15 12      LDI 12    	;DP ← I6 … I0
05D3:    5A         TMB 02    	;skip if [(DP, B1B0)] = 1
05D4:    A2 0F      JMP 020F    	;PC ← P10 … P0
05D6:    A4 29      JMP 0429    	;PC ← P10 … P0
05D8:    7B         SMB 03    	;[DP, B1B0)] ← 1
05D9:    15 23      LDI 23    	;DP ← I6 … I0
05DB:    B6         CZP 06    	;(PC) → STACK ; PC ← 00000P3P2P1P000
05DC:    89         LDZ 09    	;DPh ← 0 ; DPl ← I3I2I1I0
05DD:    38         L    	;Acc ←  [(DP)]
05DE:    81         LDZ 01    	;DPh ← 0 ; DPl ← I3I2I1I0
05DF:    7B         SMB 03    	;[DP, B1B0)] ← 1
05E0:    24         TAB 00    	;skip if [(Acc, B1B0)] = 1
05E1:    6B         RMB 03    	;[DP, B1B0)] ← 0
05E2:    98         LI 08    	;Acc ←  I3I2I1I0
05E3:    FE         JCP 3E    	;PC ← p5 … p0
05E4:    79         SMB 01    	;[DP, B1B0)] ← 1
05E5:    15 20      LDI 20    	;DP ← I6 … I0
05E7:    3A         LM 02    	;Acc ←  [(DP)] ; DPh ← (DPh) OR M1M0
05E8:    33         IND    	;DPl ← (DPl) + 1 ; skip if (DPl) = 0
05E9:    2A         XM 02    	;(Acc) ↔ [(DP)] ; DPh ← (DPh) OR M1M0
05EA:    3A         LM 02    	;Acc ←  [(DP)] ; DPh ← (DPh) OR M1M0
05EB:    33         IND    	;DPl ← (DPl) + 1 ; skip if (DPl) = 0
05EC:    3D         XMI 01    	;(Acc) ↔ [(DP)] ; DPh ← (DPh) OR M1M0 ; DPl ← (DPl) + 1 ; skip if DPl = F
05ED:    39         LM 01    	;Acc ←  [(DP)] ; DPh ← (DPh) OR M1M0
05EE:    78         SMB 00    	;[DP, B1B0)] ← 1
05EF:    24         TAB 00    	;skip if [(Acc, B1B0)] = 1
05F0:    68         RMB 00    	;[DP, B1B0)] ← 0
05F1:    9A         LI 0A    	;Acc ←  I3I2I1I0
05F2:    FE         JCP 3E    	;PC ← p5 … p0
05F3:    78         SMB 00    	;[DP, B1B0)] ← 1
05F4:    15 10      LDI 10    	;DP ← I6 … I0
05F6:    39         LM 01    	;Acc ←  [(DP)] ; DPh ← (DPh) OR M1M0
05F7:    33         IND    	;DPl ← (DPl) + 1 ; skip if (DPl) = 0
05F8:    29         XM 01    	;(Acc) ↔ [(DP)] ; DPh ← (DPh) OR M1M0
05F9:    39         LM 01    	;Acc ←  [(DP)] ; DPh ← (DPh) OR M1M0
05FA:    33         IND    	;DPl ← (DPl) + 1 ; skip if (DPl) = 0
05FB:    02         S    	;[(DP)] ← Acc
05FC:    6B         RMB 03    	;[DP, B1B0)] ← 0
05FD:    90         CLA    	;Acc ← 0
05FE:    A6 E4      JMP 06E4    	;PC ← P10 … P0
0600:    26         TAB 02    	;skip if [(Acc, B1B0)] = 1
0601:    A7 38      JMP 0738    	;PC ← P10 … P0
0603:    8A         LDZ 0A    	;DPh ← 0 ; DPl ← I3I2I1I0
0604:    69         RMB 01    	;[DP, B1B0)] ← 0
0605:    15 13      LDI 13    	;DP ← I6 … I0
0607:    CC         JCP 0C    	;PC ← p5 … p0
0608:    24         TAB 00    	;skip if [(Acc, B1B0)] = 1
0609:    D4         JCP 14    	;PC ← p5 … p0
060A:    AF 00      CAL 0700    	;(PC) → STACK ; PC ← P10...P0
060C:    91         LI 01    	;Acc ←  I3I2I1I0
060D:    18         EXL    	;Acc ← (Acc) OR ([DP])
060E:    02         S    	;[(DP)] ← Acc
060F:    15 12      LDI 12    	;DP ← I6 … I0
0611:    6A         RMB 02    	;[DP, B1B0)] ← 0
0612:    A1 36      JMP 0136    	;PC ← P10 … P0
0614:    15 12      LDI 12    	;DP ← I6 … I0
0616:    6A         RMB 02    	;[DP, B1B0)] ← 0
0617:    25         TAB 01    	;skip if [(Acc, B1B0)] = 1
0618:    EE         JCP 2E    	;PC ← p5 … p0
0619:    92         LI 02    	;Acc ←  I3I2I1I0
061A:    18         EXL    	;Acc ← (Acc) OR ([DP])
061B:    02         S    	;[(DP)] ← Acc
061C:    8B         LDZ 0B    	;DPh ← 0 ; DPl ← I3I2I1I0
061D:    78         SMB 00    	;[DP, B1B0)] ← 1
061E:    AF 00      CAL 0700    	;(PC) → STACK ; PC ← P10...P0
0620:    A2 0F      JMP 020F    	;PC ← P10 … P0
0622:    76         SEB 02    	;PORT E (B1B0) ← 1
0623:    00         NOP    	;No operation
0624:    56         TPA 02    	;skip if (PORTA(B1B0) = 1
0625:    48         RT    	;PC ← (STACK)
0626:    49         RTS    	;PC ← (STACK) ; PC ← (PC) + 1 (, 2 maybe a jump can be skipped??)
0627:    90         CLA    	;Acc ← 0
0628:    0C         CM    	;skip if (Acc) = [(DP)]
0629:    48         RT    	;PC ← (STACK)
062A:    13         DED    	;DPl ← (DPl) – 1 ; skip if (DPl) = F
062B:    0C         CM    	;skip if (Acc) = [(DP)]
062C:    48         RT    	;PC ← (STACK)
062D:    49         RTS    	;PC ← (STACK) ; PC ← (PC) + 1 (, 2 maybe a jump can be skipped??)
062E:    86         LDZ 06    	;DPh ← 0 ; DPl ← I3I2I1I0
062F:    68         RMB 00    	;[DP, B1B0)] ← 0
0630:    87         LDZ 07    	;DPh ← 0 ; DPl ← I3I2I1I0
0631:    58         TMB 00    	;skip if [(DP, B1B0)] = 1
0632:    F5         JCP 35    	;PC ← p5 … p0
0633:    A4 C2      JMP 04C2    	;PC ← P10 … P0
0635:    78         SMB 00    	;[DP, B1B0)] ← 1
0636:    84         LDZ 04    	;DPh ← 0 ; DPl ← I3I2I1I0
0637:    58         TMB 00    	;skip if [(DP, B1B0)] = 1
0638:    FC         JCP 3C    	;PC ← p5 … p0
0639:    68         RMB 00    	;[DP, B1B0)] ← 0
063A:    A6 68      JMP 0668    	;PC ← P10 … P0
063C:    89         LDZ 09    	;DPh ← 0 ; DPl ← I3I2I1I0
063D:    27         TAB 03    	;skip if [(Acc, B1B0)] = 1
063E:    A6 48      JMP 0648    	;PC ← P10 … P0
0640:    58         TMB 00    	;skip if [(DP, B1B0)] = 1
0641:    CC         JCP 0C    	;PC ← p5 … p0
0642:    15 22      LDI 22    	;DP ← I6 … I0
0644:    59         TMB 01    	;skip if [(DP, B1B0)] = 1
0645:    DD         JCP 1D    	;PC ← p5 … p0
0646:    A2 0F      JMP 020F    	;PC ← P10 … P0
0648:    26         TAB 02    	;skip if [(Acc, B1B0)] = 1
0649:    C6         JCP 06    	;PC ← p5 … p0
064A:    58         TMB 00    	;skip if [(DP, B1B0)] = 1
064B:    C2         JCP 02    	;PC ← p5 … p0
064C:    B1         CZP 01    	;(PC) → STACK ; PC ← 00000P3P2P1P000
064D:    83         LDZ 03    	;DPh ← 0 ; DPl ← I3I2I1I0
064E:    78         SMB 00    	;[DP, B1B0)] ← 1
064F:    B9         CZP 09    	;(PC) → STACK ; PC ← 00000P3P2P1P000
0650:    04         TC    	;skip if (C ) = 1
0651:    D3         JCP 13    	;PC ← p5 … p0
0652:    E1         JCP 21    	;PC ← p5 … p0
0653:    15 22      LDI 22    	;DP ← I6 … I0
0655:    90         CLA    	;Acc ← 0
0656:    3C         XI    	;(Acc) ↔ [(DP)] ; DPl ← (DPl) + 1 ; skip if DPl = F
0657:    91         LI 01    	;Acc ←  I3I2I1I0
0658:    02         S    	;[(DP)] ← Acc
0659:    89         LDZ 09    	;DPh ← 0 ; DPl ← I3I2I1I0
065A:    18         EXL    	;Acc ← (Acc) OR ([DP])
065B:    02         S    	;[(DP)] ← Acc
065C:    E1         JCP 21    	;PC ← p5 … p0
065D:    B1         CZP 01    	;(PC) → STACK ; PC ← 00000P3P2P1P000
065E:    83         LDZ 03    	;DPh ← 0 ; DPl ← I3I2I1I0
065F:    78         SMB 00    	;[DP, B1B0)] ← 1
0660:    B6         CZP 06    	;(PC) → STACK ; PC ← 00000P3P2P1P000
0661:    8A         LDZ 0A    	;DPh ← 0 ; DPl ← I3I2I1I0
0662:    6B         RMB 03    	;[DP, B1B0)] ← 0
0663:    15 23      LDI 23    	;DP ← I6 … I0
0665:    AE 27      CAL 0627    	;(PC) → STACK ; PC ← P10...P0
0667:    91         LI 01    	;Acc ←  I3I2I1I0
0668:    95         LI 05    	;Acc ←  I3I2I1I0
0669:    15 1E      LDI 1E    	;DP ← I6 … I0
066B:    55         TPA 01    	;skip if (PORTA(B1B0) = 1
066C:    02         S    	;[(DP)] ← Acc
066D:    13         DED    	;DPl ← (DPl) – 1 ; skip if (DPl) = F
066E:    7A         SMB 02    	;[DP, B1B0)] ← 1
066F:    85         LDZ 05    	;DPh ← 0 ; DPl ← I3I2I1I0
0670:    90         CLA    	;Acc ← 0
0671:    29         XM 01    	;(Acc) ↔ [(DP)] ; DPh ← (DPh) OR M1M0
0672:    90         CLA    	;Acc ← 0
0673:    2F         XMD 03    	;(Acc) ↔ [(DP)] ; DPh ← (DPh) OR M1M0 ; DPl ← (DPl) – 1 ; skip if DPl = F
0674:    94         LI 04    	;Acc ←  I3I2I1I0
0675:    02         S    	;[(DP)] ← Acc
0676:    15 22      LDI 22    	;DP ← I6 … I0
0678:    0B         CLC    	;C ← 0
0679:    59         TMB 01    	;skip if [(DP, B1B0)] = 1
067A:    FD         JCP 3D    	;PC ← p5 … p0
067B:    A6 9E      JMP 069E    	;PC ← P10 … P0
067D:    90         CLA    	;Acc ← 0
067E:    0C         CM    	;skip if (Acc) = [(DP)]
067F:    C7         JCP 07    	;PC ← p5 … p0
0680:    33         IND    	;DPl ← (DPl) + 1 ; skip if (DPl) = 0
0681:    0C         CM    	;skip if (Acc) = [(DP)]
0682:    D2         JCP 12    	;PC ← p5 … p0
0683:    15 24      LDI 24    	;DP ← I6 … I0
0685:    79         SMB 01    	;[DP, B1B0)] ← 1
0686:    DF         JCP 1F    	;PC ← p5 … p0
0687:    33         IND    	;DPl ← (DPl) + 1 ; skip if (DPl) = 0
0688:    38         L    	;Acc ←  [(DP)]
0689:    0D         INC    	;Acc ← (Acc) + 1, skip if carry
068A:    0D         INC    	;Acc ← (Acc) + 1, skip if carry
068B:    27         TAB 03    	;skip if [(Acc, B1B0)] = 1
068C:    CE         JCP 0E    	;PC ← p5 … p0
068D:    DC         JCP 1C    	;PC ← p5 … p0
068E:    0F         DEC    	;Acc ← (Acc) - 1, skip if borrow
068F:    26         TAB 02    	;skip if [(Acc, B1B0)] = 1
0690:    DD         JCP 1D    	;PC ← p5 … p0
0691:    DB         JCP 1B    	;PC ← p5 … p0
0692:    1B         STC    	;C ← 1
0693:    38         L    	;Acc ←  [(DP)]
0694:    0D         INC    	;Acc ← (Acc) + 1, skip if carry
0695:    27         TAB 03    	;skip if [(Acc, B1B0)] = 1
0696:    D8         JCP 18    	;PC ← p5 … p0
0697:    DE         JCP 1E    	;PC ← p5 … p0
0698:    26         TAB 02    	;skip if [(Acc, B1B0)] = 1
0699:    DD         JCP 1D    	;PC ← p5 … p0
069A:    25         TAB 01    	;skip if [(Acc, B1B0)] = 1
069B:    94         LI 04    	;Acc ←  I3I2I1I0
069C:    92         LI 02    	;Acc ←  I3I2I1I0
069D:    98         LI 08    	;Acc ←  I3I2I1I0
069E:    91         LI 01    	;Acc ←  I3I2I1I0
069F:    90         CLA    	;Acc ← 0
06A0:    15 14      LDI 14    	;DP ← I6 … I0
06A2:    04         TC    	;skip if (C ) = 1
06A3:    84         LDZ 04    	;DPh ← 0 ; DPl ← I3I2I1I0
06A4:    29         XM 01    	;(Acc) ↔ [(DP)] ; DPh ← (DPh) OR M1M0
06A5:    90         CLA    	;Acc ← 0
06A6:    02         S    	;[(DP)] ← Acc
06A7:    89         LDZ 09    	;DPh ← 0 ; DPl ← I3I2I1I0
06A8:    58         TMB 00    	;skip if [(DP, B1B0)] = 1
06A9:    F2         JCP 32    	;PC ← p5 … p0
06AA:    84         LDZ 04    	;DPh ← 0 ; DPl ← I3I2I1I0
06AB:    90         CLA    	;Acc ← 0
06AC:    3C         XI    	;(Acc) ↔ [(DP)] ; DPl ← (DPl) + 1 ; skip if DPl = F
06AD:    2D         XMD 01    	;(Acc) ↔ [(DP)] ; DPh ← (DPh) OR M1M0 ; DPl ← (DPl) – 1 ; skip if DPl = F
06AE:    90         CLA    	;Acc ← 0
06AF:    3C         XI    	;(Acc) ↔ [(DP)] ; DPl ← (DPl) + 1 ; skip if DPl = F
06B0:    02         S    	;[(DP)] ← Acc
06B1:    FD         JCP 3D    	;PC ← p5 … p0
06B2:    0B         CLC    	;C ← 0
06B3:    84         LDZ 04    	;DPh ← 0 ; DPl ← I3I2I1I0
06B4:    38         L    	;Acc ←  [(DP)]
06B5:    19         ADC    	;Acc, C ← (Acc) + [(DP)] + (C )
06B6:    29         XM 01    	;(Acc) ↔ [(DP)] ; DPh ← (DPh) OR M1M0
06B7:    38         L    	;Acc ←  [(DP)]
06B8:    19         ADC    	;Acc, C ← (Acc) + [(DP)] + (C )
06B9:    2B         XM 03    	;(Acc) ↔ [(DP)] ; DPh ← (DPh) OR M1M0
06BA:    78         SMB 00    	;[DP, B1B0)] ← 1
06BB:    04         TC    	;skip if (C ) = 1
06BC:    68         RMB 00    	;[DP, B1B0)] ← 0
06BD:    15 3D      LDI 3D    	;DP ← I6 … I0
06BF:    90         CLA    	;Acc ← 0
06C0:    3C         XI    	;(Acc) ↔ [(DP)] ; DPl ← (DPl) + 1 ; skip if DPl = F
06C1:    90         CLA    	;Acc ← 0
06C2:    3C         XI    	;(Acc) ↔ [(DP)] ; DPl ← (DPl) + 1 ; skip if DPl = F
06C3:    92         LI 02    	;Acc ←  I3I2I1I0
06C4:    02         S    	;[(DP)] ← Acc
06C5:    A1 36      JMP 0136    	;PC ← P10 … P0
06C7:    7A         SMB 02    	;[DP, B1B0)] ← 1
06C8:    15 11      LDI 11    	;DP ← I6 … I0
06CA:    5B         TMB 03    	;skip if [(DP, B1B0)] = 1
06CB:    CE         JCP 0E    	;PC ← p5 … p0
06CC:    91         LI 01    	;Acc ←  I3I2I1I0
06CD:    D2         JCP 12    	;PC ← p5 … p0
06CE:    33         IND    	;DPl ← (DPl) + 1 ; skip if (DPl) = 0
06CF:    5B         TMB 03    	;skip if [(DP, B1B0)] = 1
06D0:    D8         JCP 18    	;PC ← p5 … p0
06D1:    92         LI 02    	;Acc ←  I3I2I1I0
06D2:    82         LDZ 02    	;DPh ← 0 ; DPl ← I3I2I1I0
06D3:    3C         XI    	;(Acc) ↔ [(DP)] ; DPl ← (DPl) + 1 ; skip if DPl = F
06D4:    9E         LI 0E    	;Acc ←  I3I2I1I0
06D5:    02         S    	;[(DP)] ← Acc
06D6:    96         LI 06    	;Acc ←  I3I2I1I0
06D7:    E4         JCP 24    	;PC ← p5 … p0
06D8:    96         LI 06    	;Acc ←  I3I2I1I0
06D9:    4B         XAW    	;(Acc) ↔ W
06DA:    01         DI    	;INTE F/F ← 0
06DB:    AF A2      CAL 07A2    	;(PC) → STACK ; PC ← P10...P0
06DD:    39         LM 01    	;Acc ←  [(DP)] ; DPh ← (DPh) OR M1M0
06DE:    38         L    	;Acc ←  [(DP)]
06DF:    81         LDZ 01    	;DPh ← 0 ; DPl ← I3I2I1I0
06E0:    02         S    	;[(DP)] ← Acc
06E1:    6A         RMB 02    	;[DP, B1B0)] ← 0
06E2:    6B         RMB 03    	;[DP, B1B0)] ← 0
06E3:    4B         XAW    	;(Acc) ↔ W
06E4:    87         LDZ 07    	;DPh ← 0 ; DPl ← I3I2I1I0
06E5:    0E         OP    	;PORT (DPl) ← (Acc)
06E6:    AD 0B      CAL 050B    	;(PC) → STACK ; PC ← P10...P0
06E8:    83         LDZ 03    	;DPh ← 0 ; DPl ← I3I2I1I0
06E9:    90         CLA    	;Acc ← 0
06EA:    0B         CLC    	;C ← 0
06EB:    19         ADC    	;Acc, C ← (Acc) + [(DP)] + (C )
06EC:    13         DED    	;DPl ← (DPl) – 1 ; skip if (DPl) = F
06ED:    16 E0      CLI 00    	;skip if (DPl) = I3I2I1I0
06EF:    EA         JCP 2A    	;PC ← p5 … p0
06F0:    10         CMA    	;Acc ← ~(Acc)
06F1:    02         S    	;[(DP)] ← Acc
06F2:    BC         CZP 0C    	;(PC) → STACK ; PC ← 00000P3P2P1P000
06F3:    94         LI 04    	;Acc ←  I3I2I1I0
06F4:    BD         CZP 0D    	;(PC) → STACK ; PC ← 00000P3P2P1P000
06F5:    BC         CZP 0C    	;(PC) → STACK ; PC ← 00000P3P2P1P000
06F6:    95         LI 05    	;Acc ←  I3I2I1I0
06F7:    0E         OP    	;PORT (DPl) ← (Acc)
06F8:    76         SEB 02    	;PORT E (B1B0) ← 1
06F9:    89         LDZ 09    	;DPh ← 0 ; DPl ← I3I2I1I0
06FA:    7B         SMB 03    	;[DP, B1B0)] ← 1
06FB:    7A         SMB 02    	;[DP, B1B0)] ← 1
06FC:    3A         LM 02    	;Acc ←  [(DP)] ; DPh ← (DPh) OR M1M0
06FD:    7A         SMB 02    	;[DP, B1B0)] ← 1
06FE:    A2 0F      JMP 020F    	;PC ← P10 … P0
0700:    5B         TMB 03    	;skip if [(DP, B1B0)] = 1
0701:    CE         JCP 0E    	;PC ← p5 … p0
0702:    91         LI 01    	;Acc ←  I3I2I1I0
0703:    D2         JCP 12    	;PC ← p5 … p0
0704:    33         IND    	;DPl ← (DPl) + 1 ; skip if (DPl) = 0
0705:    5B         TMB 03    	;skip if [(DP, B1B0)] = 1
0706:    D8         JCP 18    	;PC ← p5 … p0
0707:    92         LI 02    	;Acc ←  I3I2I1I0
0708:    82         LDZ 02    	;DPh ← 0 ; DPl ← I3I2I1I0
0709:    3C         XI    	;(Acc) ↔ [(DP)] ; DPl ← (DPl) + 1 ; skip if DPl = F
070A:    9E         LI 0E    	;Acc ←  I3I2I1I0
070B:    02         S    	;[(DP)] ← Acc
070C:    96         LI 06    	;Acc ←  I3I2I1I0
070D:    E4         JCP 24    	;PC ← p5 … p0
070E:    96         LI 06    	;Acc ←  I3I2I1I0
070F:    4B         XAW    	;(Acc) ↔ W
0710:    01         DI    	;INTE F/F ← 0
0711:    AF A2      CAL 07A2    	;(PC) → STACK ; PC ← P10...P0
0713:    39         LM 01    	;Acc ←  [(DP)] ; DPh ← (DPh) OR M1M0
0714:    38         L    	;Acc ←  [(DP)]
0715:    81         LDZ 01    	;DPh ← 0 ; DPl ← I3I2I1I0
0716:    02         S    	;[(DP)] ← Acc
0717:    6A         RMB 02    	;[DP, B1B0)] ← 0
0718:    6B         RMB 03    	;[DP, B1B0)] ← 0
0719:    4B         XAW    	;(Acc) ↔ W
071A:    87         LDZ 07    	;DPh ← 0 ; DPl ← I3I2I1I0
071B:    0E         OP    	;PORT (DPl) ← (Acc)
071C:    AD 0B      CAL 050B    	;(PC) → STACK ; PC ← P10...P0
071E:    83         LDZ 03    	;DPh ← 0 ; DPl ← I3I2I1I0
071F:    90         CLA    	;Acc ← 0
0720:    0B         CLC    	;C ← 0
0721:    19         ADC    	;Acc, C ← (Acc) + [(DP)] + (C )
0722:    13         DED    	;DPl ← (DPl) – 1 ; skip if (DPl) = F
0723:    16 E0      CLI 00    	;skip if (DPl) = I3I2I1I0
0725:    EA         JCP 2A    	;PC ← p5 … p0
0726:    10         CMA    	;Acc ← ~(Acc)
0727:    02         S    	;[(DP)] ← Acc
0728:    BC         CZP 0C    	;(PC) → STACK ; PC ← 00000P3P2P1P000
0729:    94         LI 04    	;Acc ←  I3I2I1I0
072A:    BD         CZP 0D    	;(PC) → STACK ; PC ← 00000P3P2P1P000
072B:    BC         CZP 0C    	;(PC) → STACK ; PC ← 00000P3P2P1P000
072C:    95         LI 05    	;Acc ←  I3I2I1I0
072D:    0E         OP    	;PORT (DPl) ← (Acc)
072E:    76         SEB 02    	;PORT E (B1B0) ← 1
072F:    89         LDZ 09    	;DPh ← 0 ; DPl ← I3I2I1I0
0730:    7B         SMB 03    	;[DP, B1B0)] ← 1
0731:    7A         SMB 02    	;[DP, B1B0)] ← 1
0732:    3A         LM 02    	;Acc ←  [(DP)] ; DPh ← (DPh) OR M1M0
0733:    7A         SMB 02    	;[DP, B1B0)] ← 1
0734:    A2 0F      JMP 020F    	;PC ← P10 … P0
0736:    26         TAB 02    	;skip if [(Acc, B1B0)] = 1
0737:    A7 38      JMP 0738    	;PC ← P10 … P0
0739:    8A         LDZ 0A    	;DPh ← 0 ; DPl ← I3I2I1I0
073A:    69         RMB 01    	;[DP, B1B0)] ← 0
073B:    15 13      LDI 13    	;DP ← I6 … I0
073D:    CC         JCP 0C    	;PC ← p5 … p0
073E:    24         TAB 00    	;skip if [(Acc, B1B0)] = 1
073F:    D4         JCP 14    	;PC ← p5 … p0
0740:    AF 00      CAL 0700    ;(PC) → STACK ; PC ← P10...P0
0742:    91         LI 01    	;Acc ←  I3I2I1I0
0743:    18         EXL    	;Acc ← (Acc) OR ([DP])
0744:    02         S    	;[(DP)] ← Acc
0745:    15 12      LDI 12    	;DP ← I6 … I0
0747:    6A         RMB 02    	;[DP, B1B0)] ← 0
0748:    A1 36      JMP 0136    	;PC ← P10 … P0
074A:    15 12      LDI 12    	;DP ← I6 … I0
074C:    6A         RMB 02    	;[DP, B1B0)] ← 0
074D:    25         TAB 01    	;skip if [(Acc, B1B0)] = 1
074E:    EE         JCP 2E    	;PC ← p5 … p0
074F:    92         LI 02    	;Acc ←  I3I2I1I0
0750:    18         EXL    	;Acc ← (Acc) OR ([DP])
0751:    02         S    	;[(DP)] ← Acc
0752:    8B         LDZ 0B    	;DPh ← 0 ; DPl ← I3I2I1I0
0753:    78         SMB 00    	;[DP, B1B0)] ← 1
0754:    AF 00      CAL 0700    	;(PC) → STACK ; PC ← P10...P0
0756:    A2 0F      JMP 020F    	;PC ← P10 … P0
0758:    76         SEB 02    	;PORT E (B1B0) ← 1
0759:    00         NOP    	;No operation
075A:    56         TPA 02    	;skip if (PORTA(B1B0) = 1
075B:    48         RT    	;PC ← (STACK)
075C:    49         RTS    	;PC ← (STACK) ; PC ← (PC) + 1 (, 2 maybe a jump can be skipped??)
075D:    90         CLA    	;Acc ← 0
075E:    0C         CM    	;skip if (Acc) = [(DP)]
075F:    48         RT    	;PC ← (STACK)
0760:    13         DED    	;DPl ← (DPl) – 1 ; skip if (DPl) = F
0761:    0C         CM    	;skip if (Acc) = [(DP)]
0762:    48         RT    	;PC ← (STACK)
0763:    49         RTS    	;PC ← (STACK) ; PC ← (PC) + 1 (, 2 maybe a jump can be skipped??)
0764:    86         LDZ 06    	;DPh ← 0 ; DPl ← I3I2I1I0
0765:    68         RMB 00    	;[DP, B1B0)] ← 0
0766:    87         LDZ 07    	;DPh ← 0 ; DPl ← I3I2I1I0
0767:    58         TMB 00    	;skip if [(DP, B1B0)] = 1
0768:    F5         JCP 35    	;PC ← p5 … p0
0769:    A4 C2      JMP 04C2    	;PC ← P10 … P0
076B:    78         SMB 00    	;[DP, B1B0)] ← 1
076C:    84         LDZ 04    	;DPh ← 0 ; DPl ← I3I2I1I0
076D:    58         TMB 00    	;skip if [(DP, B1B0)] = 1
076E:    FC         JCP 3C    	;PC ← p5 … p0
076F:    68         RMB 00    	;[DP, B1B0)] ← 0
0770:    A6 68      JMP 0668    	;PC ← P10 … P0
0772:    89         LDZ 09    	;DPh ← 0 ; DPl ← I3I2I1I0
0773:    27         TAB 03    	;skip if [(Acc, B1B0)] = 1
0774:    A6 48      JMP 0648    	;PC ← P10 … P0
0776:    58         TMB 00    	;skip if [(DP, B1B0)] = 1
0777:    CC         JCP 0C    	;PC ← p5 … p0
0778:    15 22      LDI 22    	;DP ← I6 … I0
077A:    59         TMB 01    	;skip if [(DP, B1B0)] = 1
077B:    DD         JCP 1D    	;PC ← p5 … p0
077C:    A2 0F      JMP 020F    	;PC ← P10 … P0
077E:    26         TAB 02    	;skip if [(Acc, B1B0)] = 1
077F:    C6         JCP 06    	;PC ← p5 … p0
0780:    58         TMB 00    	;skip if [(DP, B1B0)] = 1
0781:    C2         JCP 02    	;PC ← p5 … p0
0782:    B1         CZP 01    	;(PC) → STACK ; PC ← 00000P3P2P1P000
0783:    83         LDZ 03    	;DPh ← 0 ; DPl ← I3I2I1I0
0784:    78         SMB 00    	;[DP, B1B0)] ← 1
0785:    B9         CZP 09    	;(PC) → STACK ; PC ← 00000P3P2P1P000
0786:    04         TC    	;skip if (C ) = 1
0787:    D3         JCP 13    	;PC ← p5 … p0
0788:    E1         JCP 21    	;PC ← p5 … p0
0789:    15 22      LDI 22    	;DP ← I6 … I0
078B:    90         CLA    	;Acc ← 0
078C:    3C         XI    	;(Acc) ↔ [(DP)] ; DPl ← (DPl) + 1 ; skip if DPl = F
078D:    91         LI 01    	;Acc ←  I3I2I1I0
078E:    02         S    	;[(DP)] ← Acc
078F:    89         LDZ 09    	;DPh ← 0 ; DPl ← I3I2I1I0
0790:    18         EXL    	;Acc ← (Acc) OR ([DP])
0791:    02         S    	;[(DP)] ← Acc
0792:    E1         JCP 21    	;PC ← p5 … p0
0793:    B1         CZP 01    	;(PC) → STACK ; PC ← 00000P3P2P1P000
0794:    83         LDZ 03    	;DPh ← 0 ; DPl ← I3I2I1I0
0795:    78         SMB 00    	;[DP, B1B0)] ← 1
0796:    B6         CZP 06    	;(PC) → STACK ; PC ← 00000P3P2P1P000
0797:    8A         LDZ 0A    	;DPh ← 0 ; DPl ← I3I2I1I0
0798:    6B         RMB 03    	;[DP, B1B0)] ← 0
0799:    15 23      LDI 23    	;DP ← I6 … I0
079B:    AE 27      CAL 0627    	;(PC) → STACK ; PC ← P10...P0
079D:    91         LI 01    	;Acc ←  I3I2I1I0
079E:    95         LI 05    	;Acc ←  I3I2I1I0
079F:    15 1E      LDI 1E    	;DP ← I6 … I0
07A1:    55         TPA 01    	;skip if (PORTA(B1B0) = 1
07A2:    02         S    	;[(DP)] ← Acc
07A3:    13         DED    	;DPl ← (DPl) – 1 ; skip if (DPl) = F
07A4:    7A         SMB 02    	;[DP, B1B0)] ← 1
07A5:    85         LDZ 05    	;DPh ← 0 ; DPl ← I3I2I1I0
07A6:    90         CLA    	;Acc ← 0
07A7:    29         XM 01    	;(Acc) ↔ [(DP)] ; DPh ← (DPh) OR M1M0
07A8:    90         CLA    	;Acc ← 0
07A9:    2F         XMD 03    	;(Acc) ↔ [(DP)] ; DPh ← (DPh) OR M1M0 ; DPl ← (DPl) – 1 ; skip if DPl = F
07AA:    94         LI 04    	;Acc ←  I3I2I1I0
07AB:    02         S    	;[(DP)] ← Acc
07AC:    15 22      LDI 22    	;DP ← I6 … I0
07AE:    0B         CLC    	;C ← 0
07AF:    59         TMB 01    	;skip if [(DP, B1B0)] = 1
07B0:    FD         JCP 3D    	;PC ← p5 … p0
07B1:    A6 9E      JMP 069E    	;PC ← P10 … P0
07B3:    90         CLA    	;Acc ← 0
07B4:    0C         CM    	;skip if (Acc) = [(DP)]
07B5:    C7         JCP 07    	;PC ← p5 … p0
07B6:    33         IND    	;DPl ← (DPl) + 1 ; skip if (DPl) = 0
07B7:    0C         CM    	;skip if (Acc) = [(DP)]
07B8:    D2         JCP 12    	;PC ← p5 … p0
07B9:    15 24      LDI 24    	;DP ← I6 … I0
07BB:    79         SMB 01    	;[DP, B1B0)] ← 1
07BC:    DF         JCP 1F    	;PC ← p5 … p0
07BD:    33         IND    	;DPl ← (DPl) + 1 ; skip if (DPl) = 0
07BE:    38         L    	;Acc ←  [(DP)]
07BF:    0D         INC    	;Acc ← (Acc) + 1, skip if carry
07C0:    0D         INC    	;Acc ← (Acc) + 1, skip if carry
07C1:    27         TAB 03    	;skip if [(Acc, B1B0)] = 1
07C2:    CE         JCP 0E    	;PC ← p5 … p0
07C3:    DC         JCP 1C    	;PC ← p5 … p0
07C4:    0F         DEC    	;Acc ← (Acc) - 1, skip if borrow
07C5:    26         TAB 02    	;skip if [(Acc, B1B0)] = 1
07C6:    DD         JCP 1D    	;PC ← p5 … p0
07C7:    DB         JCP 1B    	;PC ← p5 … p0
07C8:    1B         STC    	;C ← 1
07C9:    38         L    	;Acc ←  [(DP)]
07CA:    0D         INC    	;Acc ← (Acc) + 1, skip if carry
07CB:    27         TAB 03    	;skip if [(Acc, B1B0)] = 1
07CC:    D8         JCP 18    	;PC ← p5 … p0
07CD:    DE         JCP 1E    	;PC ← p5 … p0
07CE:    26         TAB 02    	;skip if [(Acc, B1B0)] = 1
07CF:    DD         JCP 1D    	;PC ← p5 … p0
07D0:    25         TAB 01    	;skip if [(Acc, B1B0)] = 1
07D1:    94         LI 04    	;Acc ←  I3I2I1I0
07D2:    92         LI 02    	;Acc ←  I3I2I1I0
07D3:    98         LI 08    	;Acc ←  I3I2I1I0
07D4:    91         LI 01    	;Acc ←  I3I2I1I0
07D5:    90         CLA    	;Acc ← 0
07D6:    15 14      LDI 14    	;DP ← I6 … I0
07D8:    04         TC    	;skip if (C ) = 1
07D9:    84         LDZ 04    	;DPh ← 0 ; DPl ← I3I2I1I0
07DA:    29         XM 01    	;(Acc) ↔ [(DP)] ; DPh ← (DPh) OR M1M0
07DB:    90         CLA    	;Acc ← 0
07DC:    02         S    	;[(DP)] ← Acc
07DD:    89         LDZ 09    	;DPh ← 0 ; DPl ← I3I2I1I0
07DE:    58         TMB 00    	;skip if [(DP, B1B0)] = 1
07DF:    F2         JCP 32    	;PC ← p5 … p0
07E0:    84         LDZ 04    	;DPh ← 0 ; DPl ← I3I2I1I0
07E1:    90         CLA    	;Acc ← 0
07E2:    3C         XI    	;(Acc) ↔ [(DP)] ; DPl ← (DPl) + 1 ; skip if DPl = F
07E3:    2D         XMD 01    	;(Acc) ↔ [(DP)] ; DPh ← (DPh) OR M1M0 ; DPl ← (DPl) – 1 ; skip if DPl = F
07E4:    90         CLA    	;Acc ← 0
07E5:    3C         XI    	;(Acc) ↔ [(DP)] ; DPl ← (DPl) + 1 ; skip if DPl = F
07E6:    02         S    	;[(DP)] ← Acc
07E7:    FD         JCP 3D    	;PC ← p5 … p0
07E8:    0B         CLC    	;C ← 0
07E9:    84         LDZ 04    	;DPh ← 0 ; DPl ← I3I2I1I0
07EA:    38         L    	;Acc ←  [(DP)]
07EB:    19         ADC    	;Acc, C ← (Acc) + [(DP)] + (C )
07EC:    29         XM 01    	;(Acc) ↔ [(DP)] ; DPh ← (DPh) OR M1M0
07ED:    38         L    	;Acc ←  [(DP)]
07EE:    19         ADC    	;Acc, C ← (Acc) + [(DP)] + (C )
07EF:    2B         XM 03    	;(Acc) ↔ [(DP)] ; DPh ← (DPh) OR M1M0
07F0:    78         SMB 00    	;[DP, B1B0)] ← 1
07F1:    04         TC    	;skip if (C ) = 1
07F2:    68         RMB 00    	;[DP, B1B0)] ← 0
07F3:    15 3D      LDI 3D    	;DP ← I6 … I0
07F5:    90         CLA    	;Acc ← 0
07F6:    3C         XI    	;(Acc) ↔ [(DP)] ; DPl ← (DPl) + 1 ; skip if DPl = F
07F7:    90         CLA    	;Acc ← 0
07F8:    3C         XI    	;(Acc) ↔ [(DP)] ; DPl ← (DPl) + 1 ; skip if DPl = F
07F9:    92         LI 02    	;Acc ←  I3I2I1I0
07FA:    02         S    	;[(DP)] ← Acc
07FB:    A1 36      JMP 0136    	;PC ← P10 … P0
07FD:    7A         SMB 02    	;[DP, B1B0)] ← 1
07FE:    15 11      LDI 11    	;DP ← I6 … I0
