# OpenLane â€“ Purpose

OpenLane is an open-source digital ASIC implementation
flow used to convert RTL designs into GDSII layouts.

## What OpenLane Does
- RTL synthesis
- Floorplanning
- Placement and routing
- Clock tree synthesis
- DRC and LVS checks

## Why OpenLane is Important
- Industry-relevant RTL-to-GDS flow
- Uses open-source tools like Yosys, OpenROAD, Magic
- Supports SKY130 PDK

OpenLane enables students to experience a real
ASIC design flow using open-source tools.
