var group___i2_c___register___offsets =
[
    [ "MXC_R_I2C_CLK_HI", "group___i2_c___register___offsets.html#ga69e26dbdacb329359b412ab3d25aa7b7", null ],
    [ "MXC_R_I2C_CLK_LO", "group___i2_c___register___offsets.html#gad3a4c6cb6de6644e838d233707da334f", null ],
    [ "MXC_R_I2C_CTRL", "group___i2_c___register___offsets.html#gaf69139bbc89b167ebf91f6b6e151902d", null ],
    [ "MXC_R_I2C_DMA", "group___i2_c___register___offsets.html#ga44d26e6f4adfebfee9d0e2c14a167663", null ],
    [ "MXC_R_I2C_FIFO", "group___i2_c___register___offsets.html#gad87d1c73f63a4101963758c69ffcf839", null ],
    [ "MXC_R_I2C_FIFO_LEN", "group___i2_c___register___offsets.html#ga56b10fe65728ec32ae5d8b11f7b18e53", null ],
    [ "MXC_R_I2C_HS_CLK", "group___i2_c___register___offsets.html#ga06105db799fb4dbdddfb7e0934c4ff7c", null ],
    [ "MXC_R_I2C_INT_EN0", "group___i2_c___register___offsets.html#ga586d36245b472f6634444df4e7f55046", null ],
    [ "MXC_R_I2C_INT_EN1", "group___i2_c___register___offsets.html#ga801bd82e8c7961191b6f197c6bd62b07", null ],
    [ "MXC_R_I2C_INT_FL0", "group___i2_c___register___offsets.html#gaf5cee0441f9f661bad992551d62cc944", null ],
    [ "MXC_R_I2C_INT_FL1", "group___i2_c___register___offsets.html#gaf1be08524d6a3e8afb021b03fa3388bd", null ],
    [ "MXC_R_I2C_MASTER_CTRL", "group___i2_c___register___offsets.html#ga07f1cfaa7ba682104f59b7605679e8fd", null ],
    [ "MXC_R_I2C_RX_CTRL0", "group___i2_c___register___offsets.html#ga713c53f72f68be8249b08528543e53d2", null ],
    [ "MXC_R_I2C_RX_CTRL1", "group___i2_c___register___offsets.html#ga334c2b3906c55a2e39d25f985d36b54e", null ],
    [ "MXC_R_I2C_SLAVE_ADDR", "group___i2_c___register___offsets.html#ga0324947b335e71195b72eab7c4814257", null ],
    [ "MXC_R_I2C_STATUS", "group___i2_c___register___offsets.html#ga658d93659e64478677800ae3fdb1ba0c", null ],
    [ "MXC_R_I2C_TIMEOUT", "group___i2_c___register___offsets.html#ga928ae14559e6d0eb5274ab65ae89b7af", null ],
    [ "MXC_R_I2C_TX_CTRL0", "group___i2_c___register___offsets.html#ga577ec3b1c7b9c3b352e83304de390853", null ],
    [ "MXC_R_I2C_TX_CTRL1", "group___i2_c___register___offsets.html#ga35522c86b4735a06c23210e91f7846e5", null ]
];