// Seed: 628005777
module module_0;
  assign id_1[1'b0] = id_1;
  integer id_4;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
  assign id_1 = 1;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  initial begin
    id_5 = {1};
    id_4 <= 1;
    if (1) begin
      return 1;
      id_4 <= id_1 - id_5;
    end else begin
      `define pp_8 0
    end
  end
  module_0();
  wire id_9;
endmodule
