set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X3Y69}]
set_property SITE_PIPS {SLICE_X3Y69/SRUSEDMUX:IN SLICE_X3Y69/CEUSEDMUX:1 SLICE_X3Y69/CLKINV:CLK SLICE_X3Y69/DCY0:DX SLICE_X3Y69/CCY0:CX SLICE_X3Y69/BCY0:BX SLICE_X3Y69/ACY0:AX SLICE_X3Y69/DFFMUX:XOR SLICE_X3Y69/CFFMUX:XOR SLICE_X3Y69/BFFMUX:XOR SLICE_X3Y69/AFFMUX:XOR} [get_sites {SLICE_X3Y69}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X6Y69}]
set_property SITE_PIPS {SLICE_X6Y69/SRUSEDMUX:0 SLICE_X6Y69/CEUSEDMUX:1 SLICE_X6Y69/WEMUX:CE SLICE_X6Y69/CLKINV:CLK SLICE_X6Y69/AFFMUX:O6} [get_sites {SLICE_X6Y69}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X7Y69}]
set_property SITE_PIPS {SLICE_X7Y69/AUSED:0} [get_sites {SLICE_X7Y69}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X1Y68}]
set_property SITE_PIPS {SLICE_X1Y68/SRUSEDMUX:IN SLICE_X1Y68/B5FFMUX:IN_A SLICE_X1Y68/A5FFMUX:IN_A SLICE_X1Y68/D5FFMUX:IN_A SLICE_X1Y68/C5FFMUX:IN_A SLICE_X1Y68/CEUSEDMUX:IN SLICE_X1Y68/CLKINV:CLK SLICE_X1Y68/DOUTMUX:D5Q SLICE_X1Y68/DFFMUX:O6 SLICE_X1Y68/COUTMUX:C5Q SLICE_X1Y68/CFFMUX:O6 SLICE_X1Y68/BOUTMUX:B5Q SLICE_X1Y68/BFFMUX:O6 SLICE_X1Y68/AOUTMUX:A5Q SLICE_X1Y68/AFFMUX:O6} [get_sites {SLICE_X1Y68}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y68}]
set_property SITE_PIPS {SLICE_X0Y68/DUSED:0 SLICE_X0Y68/CUSED:0 SLICE_X0Y68/BUSED:0 SLICE_X0Y68/AUSED:0 SLICE_X0Y68/BOUTMUX:O5 SLICE_X0Y68/AOUTMUX:O5} [get_sites {SLICE_X0Y68}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y68}]
set_property SITE_PIPS {SLICE_X2Y68/CUSED:0 SLICE_X2Y68/BUSED:0 SLICE_X2Y68/AUSED:0} [get_sites {SLICE_X2Y68}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X3Y68}]
set_property SITE_PIPS {SLICE_X3Y68/SRUSEDMUX:IN SLICE_X3Y68/CEUSEDMUX:1 SLICE_X3Y68/COUTUSED:0 SLICE_X3Y68/CLKINV:CLK SLICE_X3Y68/DCY0:DX SLICE_X3Y68/CCY0:CX SLICE_X3Y68/BCY0:BX SLICE_X3Y68/ACY0:AX SLICE_X3Y68/DFFMUX:XOR SLICE_X3Y68/CFFMUX:XOR SLICE_X3Y68/BFFMUX:XOR SLICE_X3Y68/AFFMUX:XOR} [get_sites {SLICE_X3Y68}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X1Y67}]
set_property SITE_PIPS {SLICE_X1Y67/SRUSEDMUX:0 SLICE_X1Y67/CEUSEDMUX:1 SLICE_X1Y67/CLKINV:CLK SLICE_X1Y67/DCY0:DX SLICE_X1Y67/CCY0:CX SLICE_X1Y67/BCY0:BX SLICE_X1Y67/ACY0:AX SLICE_X1Y67/BFFMUX:XOR SLICE_X1Y67/AFFMUX:XOR} [get_sites {SLICE_X1Y67}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y67}]
set_property SITE_PIPS {SLICE_X0Y67/CUSED:0 SLICE_X0Y67/BUSED:0 SLICE_X0Y67/AUSED:0 SLICE_X0Y67/COUTMUX:O6 SLICE_X0Y67/AOUTMUX:O5} [get_sites {SLICE_X0Y67}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y67}]
set_property SITE_PIPS {SLICE_X2Y67/CUSED:0 SLICE_X2Y67/BUSED:0 SLICE_X2Y67/AUSED:0} [get_sites {SLICE_X2Y67}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X3Y67}]
set_property SITE_PIPS {SLICE_X3Y67/PRECYINIT:0 SLICE_X3Y67/SRUSEDMUX:IN SLICE_X3Y67/CEUSEDMUX:1 SLICE_X3Y67/COUTUSED:0 SLICE_X3Y67/CLKINV:CLK SLICE_X3Y67/DCY0:DX SLICE_X3Y67/CCY0:CX SLICE_X3Y67/BCY0:BX SLICE_X3Y67/ACY0:AX SLICE_X3Y67/DFFMUX:XOR SLICE_X3Y67/CFFMUX:XOR SLICE_X3Y67/BFFMUX:XOR SLICE_X3Y67/AFFMUX:XOR} [get_sites {SLICE_X3Y67}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X1Y66}]
set_property SITE_PIPS {SLICE_X1Y66/SRUSEDMUX:0 SLICE_X1Y66/CEUSEDMUX:1 SLICE_X1Y66/COUTUSED:0 SLICE_X1Y66/CLKINV:CLK SLICE_X1Y66/DCY0:DX SLICE_X1Y66/CCY0:CX SLICE_X1Y66/BCY0:BX SLICE_X1Y66/ACY0:AX SLICE_X1Y66/DFFMUX:XOR SLICE_X1Y66/CFFMUX:XOR SLICE_X1Y66/BFFMUX:XOR SLICE_X1Y66/AFFMUX:XOR} [get_sites {SLICE_X1Y66}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y66}]
set_property SITE_PIPS {SLICE_X0Y66/SRUSEDMUX:0 SLICE_X0Y66/CEUSEDMUX:1 SLICE_X0Y66/CLKINV:CLK SLICE_X0Y66/DCY0:DX SLICE_X0Y66/CCY0:CX SLICE_X0Y66/BCY0:BX SLICE_X0Y66/ACY0:AX SLICE_X0Y66/CFFMUX:XOR SLICE_X0Y66/BFFMUX:XOR SLICE_X0Y66/AFFMUX:XOR} [get_sites {SLICE_X0Y66}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y66}]
set_property SITE_PIPS {SLICE_X2Y66/SRUSEDMUX:IN SLICE_X2Y66/CEUSEDMUX:IN SLICE_X2Y66/CLKINV:CLK SLICE_X2Y66/DFFMUX:O6 SLICE_X2Y66/CFFMUX:O6 SLICE_X2Y66/BFFMUX:O6 SLICE_X2Y66/AFFMUX:O6} [get_sites {SLICE_X2Y66}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X1Y65}]
set_property SITE_PIPS {SLICE_X1Y65/SRUSEDMUX:0 SLICE_X1Y65/CEUSEDMUX:1 SLICE_X1Y65/COUTUSED:0 SLICE_X1Y65/CLKINV:CLK SLICE_X1Y65/DCY0:DX SLICE_X1Y65/CCY0:CX SLICE_X1Y65/BCY0:BX SLICE_X1Y65/ACY0:AX SLICE_X1Y65/DFFMUX:XOR SLICE_X1Y65/CFFMUX:XOR SLICE_X1Y65/BFFMUX:XOR SLICE_X1Y65/AFFMUX:XOR} [get_sites {SLICE_X1Y65}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y65}]
set_property SITE_PIPS {SLICE_X0Y65/SRUSEDMUX:0 SLICE_X0Y65/CEUSEDMUX:1 SLICE_X0Y65/COUTUSED:0 SLICE_X0Y65/CLKINV:CLK SLICE_X0Y65/DCY0:DX SLICE_X0Y65/CCY0:CX SLICE_X0Y65/BCY0:BX SLICE_X0Y65/ACY0:AX SLICE_X0Y65/DFFMUX:XOR SLICE_X0Y65/CFFMUX:XOR SLICE_X0Y65/BFFMUX:XOR SLICE_X0Y65/AFFMUX:XOR} [get_sites {SLICE_X0Y65}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y65}]
set_property SITE_PIPS {SLICE_X2Y65/AUSED:0} [get_sites {SLICE_X2Y65}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X1Y64}]
set_property SITE_PIPS {SLICE_X1Y64/SRUSEDMUX:0 SLICE_X1Y64/CEUSEDMUX:1 SLICE_X1Y64/COUTUSED:0 SLICE_X1Y64/CLKINV:CLK SLICE_X1Y64/DCY0:DX SLICE_X1Y64/CCY0:CX SLICE_X1Y64/BCY0:BX SLICE_X1Y64/ACY0:AX SLICE_X1Y64/DFFMUX:XOR SLICE_X1Y64/CFFMUX:XOR SLICE_X1Y64/BFFMUX:XOR SLICE_X1Y64/AFFMUX:XOR} [get_sites {SLICE_X1Y64}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y64}]
set_property SITE_PIPS {SLICE_X0Y64/SRUSEDMUX:0 SLICE_X0Y64/CEUSEDMUX:1 SLICE_X0Y64/COUTUSED:0 SLICE_X0Y64/CLKINV:CLK SLICE_X0Y64/DCY0:DX SLICE_X0Y64/CCY0:CX SLICE_X0Y64/BCY0:BX SLICE_X0Y64/ACY0:AX SLICE_X0Y64/DFFMUX:XOR SLICE_X0Y64/CFFMUX:XOR SLICE_X0Y64/BFFMUX:XOR SLICE_X0Y64/AFFMUX:XOR} [get_sites {SLICE_X0Y64}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y64}]
set_property SITE_PIPS {SLICE_X2Y64/AUSED:0} [get_sites {SLICE_X2Y64}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X1Y63}]
set_property SITE_PIPS {SLICE_X1Y63/PRECYINIT:0 SLICE_X1Y63/SRUSEDMUX:0 SLICE_X1Y63/CEUSEDMUX:1 SLICE_X1Y63/COUTUSED:0 SLICE_X1Y63/CLKINV:CLK SLICE_X1Y63/DCY0:DX SLICE_X1Y63/CCY0:CX SLICE_X1Y63/BCY0:BX SLICE_X1Y63/ACY0:AX SLICE_X1Y63/DFFMUX:XOR SLICE_X1Y63/CFFMUX:XOR SLICE_X1Y63/BFFMUX:XOR SLICE_X1Y63/AFFMUX:XOR} [get_sites {SLICE_X1Y63}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y63}]
set_property SITE_PIPS {SLICE_X0Y63/PRECYINIT:0 SLICE_X0Y63/SRUSEDMUX:0 SLICE_X0Y63/CEUSEDMUX:1 SLICE_X0Y63/COUTUSED:0 SLICE_X0Y63/CLKINV:CLK SLICE_X0Y63/DCY0:DX SLICE_X0Y63/CCY0:CX SLICE_X0Y63/BCY0:BX SLICE_X0Y63/ACY0:AX SLICE_X0Y63/DFFMUX:XOR SLICE_X0Y63/CFFMUX:XOR SLICE_X0Y63/BFFMUX:XOR SLICE_X0Y63/AFFMUX:XOR} [get_sites {SLICE_X0Y63}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y63}]
set_property SITE_PIPS {SLICE_X2Y63/BUSED:0 SLICE_X2Y63/AUSED:0} [get_sites {SLICE_X2Y63}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y61}]
set_property SITE_PIPS {SLICE_X0Y61/CUSED:0 SLICE_X0Y61/BUSED:0 SLICE_X0Y61/AUSED:0 SLICE_X0Y61/COUTMUX:O5 SLICE_X0Y61/BOUTMUX:O5 SLICE_X0Y61/AOUTMUX:O5} [get_sites {SLICE_X0Y61}]
set_property ROUTE { (  { INT_R_X3Y69/GND_WIRE  { GFAN1  { BYP_ALT7 BYP7 CLBLM_L_DX }  BYP_ALT2 BYP2 CLBLM_L_CX }  GFAN0  { BYP_ALT5 BYP5 CLBLM_L_BX }  BYP_ALT0 BYP0 CLBLM_L_AX }  )   (  { INT_R_X5Y69/GND_WIRE GFAN0 IMUX2 CLBLM_M_A2 }  )   (  { INT_R_X3Y68/GND_WIRE  { GFAN1  { BYP_ALT7 BYP7 CLBLM_L_DX }  BYP_ALT2 BYP2 CLBLM_L_CX }  GFAN0  { BYP_ALT5 BYP5 CLBLM_L_BX }  BYP_ALT0 BYP0 CLBLM_L_AX }  )   (  { INT_L_X2Y67/GND_WIRE  { GFAN1  { BYP_ALT7 BYP_L7 CLBLL_L_DX }  BYP_ALT2 BYP_L2 CLBLL_L_CX }  GFAN0  { BYP_ALT5 BYP_L5 CLBLL_L_BX }  BYP_ALT0 BYP_L0 CLBLL_L_AX }  )   (  { INT_R_X3Y67/GND_WIRE  { GFAN1  { BYP_ALT7 BYP7 CLBLM_L_DX }  BYP_ALT2 BYP2 CLBLM_L_CX }  GFAN0 BYP_ALT5 BYP5 CLBLM_L_BX }  )   (  { INT_L_X2Y66/GND_WIRE  { GFAN1  { BYP_ALT6 BYP_L6 CLBLL_LL_DX }   { BYP_ALT3 BYP_L3 CLBLL_LL_CX }   { BYP_ALT7 BYP_L7 CLBLL_L_DX }  BYP_ALT2 BYP_L2 CLBLL_L_CX }  GFAN0  { BYP_ALT4 BYP_L4 CLBLL_LL_BX }   { BYP_ALT1 BYP_L1 CLBLL_LL_AX }   { BYP_ALT5 BYP_L5 CLBLL_L_BX }  BYP_ALT0 BYP_L0 CLBLL_L_AX }  )   (  { INT_L_X2Y65/GND_WIRE  { GFAN1  { BYP_ALT6 BYP_L6 CLBLL_LL_DX }   { BYP_ALT3 BYP_L3 CLBLL_LL_CX }   { BYP_ALT7 BYP_L7 CLBLL_L_DX }  BYP_ALT2 BYP_L2 CLBLL_L_CX }  GFAN0  { BYP_ALT4 BYP_L4 CLBLL_LL_BX }   { BYP_ALT1 BYP_L1 CLBLL_LL_AX }   { BYP_ALT5 BYP_L5 CLBLL_L_BX }  BYP_ALT0 BYP_L0 CLBLL_L_AX }  )   (  { INT_L_X2Y64/GND_WIRE  { GFAN1  { BYP_ALT6 BYP_L6 CLBLL_LL_DX }   { BYP_ALT3 BYP_L3 CLBLL_LL_CX }   { BYP_ALT7 BYP_L7 CLBLL_L_DX }  BYP_ALT2 BYP_L2 CLBLL_L_CX }  GFAN0  { BYP_ALT4 BYP_L4 CLBLL_LL_BX }   { BYP_ALT1 BYP_L1 CLBLL_LL_AX }   { BYP_ALT5 BYP_L5 CLBLL_L_BX }  BYP_ALT0 BYP_L0 CLBLL_L_AX }  )   (  { INT_L_X2Y63/GND_WIRE  { GFAN1  { BYP_ALT6 BYP_L6 CLBLL_LL_DX }   { BYP_ALT3 BYP_L3 CLBLL_LL_CX }   { BYP_ALT7 BYP_L7 CLBLL_L_DX }  BYP_ALT2 BYP_L2 CLBLL_L_CX }  GFAN0  { BYP_ALT4 BYP_L4 CLBLL_LL_BX }  BYP_ALT5 BYP_L5 CLBLL_L_BX }  )  } [get_nets {<const0>}]
set_property ROUTE { (  { INT_R_X5Y69/VCC_WIRE  { FAN_ALT7 FAN7 CLBLM_M_CE }   { BYP_ALT1 BYP1 CLBLM_M_AX }   { IMUX4 CLBLM_M_A6 }   { IMUX8 CLBLM_M_A5 }   { IMUX11 CLBLM_M_A4 }   { IMUX1 CLBLM_M_A3 }  IMUX7 CLBLM_M_A1 }  )   (  { INT_L_X2Y68/VCC_WIRE  { IMUX_L12 CLBLL_LL_B6 }   { IMUX_L4 CLBLL_LL_A6 }   { IMUX_L42 CLBLL_L_D6 }   { IMUX_L34 CLBLL_L_C6 }   { IMUX_L13 CLBLL_L_B6 }  IMUX_L5 CLBLL_L_A6 }  )   (  { INT_L_X2Y67/VCC_WIRE IMUX_L4 CLBLL_LL_A6 }  )   (  { INT_R_X3Y67/VCC_WIRE BYP_ALT0 BYP0 CLBLM_L_AX }  )   (  { INT_L_X0Y65/VCC_WIRE IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }  )   (  { INT_L_X2Y63/VCC_WIRE  { BYP_ALT1 BYP_L1 CLBLL_LL_AX }  BYP_ALT0 BYP_L0 CLBLL_L_AX }  )   (  { INT_L_X2Y61/VCC_WIRE  { IMUX_L35 CLBLL_LL_C6 }   { IMUX_L12 CLBLL_LL_B6 }  IMUX_L4 CLBLL_LL_A6 }  )   (  { INT_L_X0Y57/VCC_WIRE IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }  )   (  { INT_L_X0Y55/VCC_WIRE IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }  )   (  { INT_L_X0Y56/VCC_WIRE IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }  )   (  { INT_L_X0Y53/VCC_WIRE IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }  )   (  { INT_L_X0Y54/VCC_WIRE IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }  )   (  { INT_L_X0Y52/VCC_WIRE IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }  )  } [get_nets {<const1>}]
set_property ROUTE  { CLBLM_M_A CLBLM_LOGIC_OUTS12 NR1BEG0 IMUX1 CLBLM_M_A3 }   [get_nets {FSM_sequential_state[3]_i_10_n_0}]
set_property ROUTE  { CLBLM_M_A CLBLM_LOGIC_OUTS12 SR1BEG1 FAN_ALT7 FAN7 CLBLM_M_CE }   [get_nets {FSM_sequential_state[3]_i_1_n_0}]
set_property ROUTE  { CLBLM_M_B CLBLM_LOGIC_OUTS13 IMUX11 CLBLM_M_A4 }   [get_nets {FSM_sequential_state[3]_i_6_n_0}]
set_property ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14 IMUX4 CLBLM_M_A6 }   [get_nets {FSM_sequential_state[3]_i_7_n_0}]
set_property ROUTE  { CLBLM_M_A CLBLM_LOGIC_OUTS12 WR1BEG1 NN2BEG1 IMUX_L2 CLBLL_LL_A2 }   [get_nets {FSM_sequential_state[3]_i_8_n_0}]
set_property ROUTE  { CLBLM_M_A CLBLM_LOGIC_OUTS12 NR1BEG0 IMUX1 CLBLM_M_A3 }   [get_nets {FSM_sequential_state[3]_i_9_n_0}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0  { NR1BEG0 IMUX1 CLBLM_M_A3 }  IMUX0 CLBLM_L_A3 }   [get_nets {U1/bit_cycle_count_reg[0]}]
set_property ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2  { SL1BEG2 IMUX29 CLBLM_M_C2 }  FAN_ALT7 FAN_BOUNCE7 IMUX34 CLBLM_L_C6 }   [get_nets {U1/bit_cycle_count_reg[10]}]
set_property ROUTE  { CLBLM_L_DQ CLBLM_LOGIC_OUTS3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  SL1BEG3 IMUX7 CLBLM_M_A1 }   [get_nets {U1/bit_cycle_count_reg[11]}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1 NL1BEG0  { FAN_ALT3 FAN_BOUNCE3 IMUX13 CLBLM_L_B6 }  IMUX8 CLBLM_M_A5 }   [get_nets {U1/bit_cycle_count_reg[1]}]
set_property ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2  { NL1BEG1 IMUX18 CLBLM_M_B2 }  FAN_ALT7 FAN_BOUNCE7 IMUX34 CLBLM_L_C6 }   [get_nets {U1/bit_cycle_count_reg[2]}]
set_property ROUTE  { CLBLM_L_DQ CLBLM_LOGIC_OUTS3  { NR1BEG3 IMUX22 CLBLM_M_C3 }  SR1BEG_S0 IMUX42 CLBLM_L_D6 }   [get_nets {U1/bit_cycle_count_reg[3]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0  { NL1BEG_N3 IMUX5 CLBLM_L_A6 }  IMUX24 CLBLM_M_B5 }   [get_nets {U1/bit_cycle_count_reg[4]}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { NL1BEG0 FAN_ALT3 FAN_BOUNCE3 IMUX13 CLBLM_L_B6 }  IMUX35 CLBLM_M_C6 }   [get_nets {U1/bit_cycle_count_reg[5]}]
set_property ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2  { FAN_ALT7 FAN_BOUNCE7 IMUX34 CLBLM_L_C6 }  IMUX28 CLBLM_M_C4 }   [get_nets {U1/bit_cycle_count_reg[6]}]
set_property ROUTE  { CLBLM_L_DQ CLBLM_LOGIC_OUTS3  { SR1BEG_S0 IMUX42 CLBLM_L_D6 }  IMUX15 CLBLM_M_B1 }   [get_nets {U1/bit_cycle_count_reg[7]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0  { SR1BEG1 IMUX12 CLBLM_M_B6 }  NL1BEG_N3 IMUX5 CLBLM_L_A6 }   [get_nets {U1/bit_cycle_count_reg[8]}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { FAN_ALT6 FAN_BOUNCE6 BYP_ALT1 BYP_BOUNCE1 IMUX13 CLBLM_L_B6 }  SL1BEG1 IMUX2 CLBLM_M_A2 }   [get_nets {U1/bit_cycle_count_reg[9]}]
set_property ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0  { SR1BEG1 IMUX_L12 CLBLL_LL_B6 }  NL1BEG_N3 IMUX_L37 CLBLL_L_D4 }   [get_nets {U1/byte_out[0]}]
set_property ROUTE  { CLBLL_L_BQ CLBLL_LOGIC_OUTS1 IMUX_L3 CLBLL_L_A2 }   [get_nets {U1/byte_out_reg_n_0_[1]}]
set_property ROUTE  { CLBLL_L_CQ CLBLL_LOGIC_OUTS2 BYP_ALT2 BYP_BOUNCE2 IMUX_L14 CLBLL_L_B1 }   [get_nets {U1/byte_out_reg_n_0_[2]}]
set_property ROUTE  { CLBLL_L_DQ CLBLL_LOGIC_OUTS3 IMUX_L23 CLBLL_L_C3 }   [get_nets {U1/byte_out_reg_n_0_[3]}]
set_property ROUTE  { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 IMUX_L41 CLBLL_L_D1 }   [get_nets {U1/byte_out_reg_n_0_[4]}]
set_property ROUTE  { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 IMUX_L30 CLBLL_L_C5 }   [get_nets {U1/byte_out_reg_n_0_[5]}]
set_property ROUTE  { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SR1BEG3 IMUX_L16 CLBLL_L_B3 }   [get_nets {U1/byte_out_reg_n_0_[6]}]
set_property ROUTE  { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 IMUX_L10 CLBLL_L_A4 }   [get_nets {U1/byte_out_reg_n_0_[7]}]
set_property ROUTE  { CLBLM_M_A CLBLM_LOGIC_OUTS12 SL1BEG0  { IMUX32 CLBLM_M_C1 }   { IMUX17 CLBLM_M_B3 }  IMUX1 CLBLM_M_A3 }   [get_nets {U1/last_cycle}]
set_property ROUTE  { CLBLL_LL_AMUX CLBLL_LOGIC_OUTS20  { NR1BEG2 IMUX_L36 CLBLL_L_D2 }   { NL1BEG1  { IMUX_L26 CLBLL_L_B4 }   { IMUX_L33 CLBLL_L_C1 }  IMUX_L9 CLBLL_L_A5 }  ER1BEG3 IMUX31 CLBLM_M_C5 }   [get_nets {U1/load_byte}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5  { IMUX2 CLBLM_M_A2 }   { NL1BEG0  { WR1BEG1  { IMUX_L18 CLBLL_LL_B2 }  BYP_ALT4 BYP_BOUNCE4 IMUX_L28 CLBLL_LL_C4 }   { IMUX8 CLBLM_M_A5 }   { IMUX24 CLBLM_M_B5 }  FAN_ALT3 FAN_BOUNCE3  { IMUX35 CLBLM_M_C6 }  IMUX43 CLBLM_M_D6 }  IMUX18 CLBLM_M_B2 }   [get_nets {U1/state[0]}]
set_property ROUTE  { CLBLM_M_CQ CLBLM_LOGIC_OUTS6  { NE2BEG2 WR1BEG3  { IMUX29 CLBLM_M_C2 }   { IMUX15 CLBLM_M_B1 }   { IMUX7 CLBLM_M_A1 }  WL1BEG1  { IMUX_L27 CLBLL_LL_B4 }  IMUX_L35 CLBLL_LL_C6 }  BYP_ALT3 BYP_BOUNCE3  { IMUX31 CLBLM_M_C5 }   { IMUX47 CLBLM_M_D5 }  IMUX7 CLBLM_M_A1 }   [get_nets {U1/state[1]}]
set_property ROUTE  { CLBLM_M_DQ CLBLM_LOGIC_OUTS7  { WR1BEG_S0 IMUX_L17 CLBLL_LL_B3 }   { IMUX22 CLBLM_M_C3 }   { IMUX38 CLBLM_M_D3 }   { FAN_ALT1 FAN_BOUNCE1  { IMUX12 CLBLM_M_B6 }  IMUX4 CLBLM_M_A6 }   { NR1BEG3  { IMUX22 CLBLM_M_C3 }  FAN_ALT1 FAN_BOUNCE1 IMUX2 CLBLM_M_A2 }  NW2BEG3  { EL1BEG2 IMUX27 CLBLM_M_B4 }  IMUX_L22 CLBLL_LL_C3 }   [get_nets {U1/state[2]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4  { NW2BEG0  { IMUX_L24 CLBLL_LL_B5 }  IMUX_L32 CLBLL_LL_C1 }   { NL1BEG_N3  { NL1BEG2  { IMUX4 CLBLM_M_A6 }   { IMUX12 CLBLM_M_B6 }  IMUX35 CLBLM_M_C6 }   { IMUX29 CLBLM_M_C2 }  IMUX45 CLBLM_M_D2 }   { IMUX17 CLBLM_M_B3 }  IMUX1 CLBLM_M_A3 }   [get_nets {U1/state[3]}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4 IMUX_L1 CLBLL_LL_A3 }   [get_nets {U2/count_reg_n_0_[0]}]
set_property ROUTE  { CLBLL_LL_CQ CLBLL_LOGIC_OUTS6 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 }   [get_nets {U2/count_reg_n_0_[10]}]
set_property ROUTE  { CLBLL_LL_DQ CLBLL_LOGIC_OUTS7 WR1BEG_S0 SR1BEG_S0 ER1BEG1 IMUX_L43 CLBLL_LL_D6 }   [get_nets {U2/count_reg_n_0_[11]}]
set_property ROUTE  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5 SW2BEG1 ER1BEG2 NR1BEG2 IMUX_L12 CLBLL_LL_B6 }   [get_nets {U2/count_reg_n_0_[1]}]
set_property ROUTE  { CLBLL_LL_CQ CLBLL_LOGIC_OUTS6 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 }   [get_nets {U2/count_reg_n_0_[2]}]
set_property ROUTE  { CLBLL_LL_DQ CLBLL_LOGIC_OUTS7 WR1BEG_S0 SR1BEG_S0 ER1BEG1 IMUX_L43 CLBLL_LL_D6 }   [get_nets {U2/count_reg_n_0_[3]}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4 WL1BEG_N3 NL1BEG_N3 EL1BEG2 IMUX_L4 CLBLL_LL_A6 }   [get_nets {U2/count_reg_n_0_[4]}]
set_property ROUTE  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5 SW2BEG1 ER1BEG2 NR1BEG2 IMUX_L12 CLBLL_LL_B6 }   [get_nets {U2/count_reg_n_0_[5]}]
set_property ROUTE  { CLBLL_LL_CQ CLBLL_LOGIC_OUTS6 FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 }   [get_nets {U2/count_reg_n_0_[6]}]
set_property ROUTE  { CLBLL_LL_DQ CLBLL_LOGIC_OUTS7 WR1BEG_S0 SR1BEG_S0 ER1BEG1 IMUX_L43 CLBLL_LL_D6 }   [get_nets {U2/count_reg_n_0_[7]}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4 WL1BEG_N3 NL1BEG_N3 EL1BEG2 IMUX_L4 CLBLL_LL_A6 }   [get_nets {U2/count_reg_n_0_[8]}]
set_property ROUTE  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5 SW2BEG1 ER1BEG2 NR1BEG2 IMUX_L12 CLBLL_LL_B6 }   [get_nets {U2/count_reg_n_0_[9]}]
set_property ROUTE  { CLBLL_LL_C CLBLL_LOGIC_OUTS14 SS6BEG2  { ER1BEG3 NR1BEG3 IMUX15 CLBLM_M_B1 }  SL1BEG2  { FAN_ALT5 FAN_BOUNCE5  { IMUX_L17 CLBLL_LL_B3 }  IMUX_L1 CLBLL_LL_A3 }  IMUX_L28 CLBLL_LL_C4 }   [get_nets {U2/decode_in[0]}]
set_property ROUTE  { CLBLL_LL_D CLBLL_LOGIC_OUTS15 SE6BEG3 SW2BEG3  { SL1BEG3 SW2BEG3  { IMUX_L31 CLBLL_LL_C5 }   { IMUX_L15 CLBLL_LL_B1 }  IMUX_L7 CLBLL_LL_A1 }  SR1BEG_S0 IMUX18 CLBLM_M_B2 }   [get_nets {U2/decode_in[1]}]
set_property ROUTE  { CLBLL_LL_AMUX CLBLL_LOGIC_OUTS20 SE6BEG2 SL1BEG2 WL1BEG1  { SR1BEG2 SW2BEG2  { IMUX_L22 CLBLL_LL_C3 }  FAN_ALT1 FAN_BOUNCE1  { IMUX_L2 CLBLL_LL_A2 }  IMUX_L18 CLBLL_LL_B2 }  IMUX27 CLBLM_M_B4 }   [get_nets {U2/decode_in[2]}]
set_property ROUTE  { CLBLL_LL_B CLBLL_LOGIC_OUTS13 SE6BEG1 SW2BEG1  { SL1BEG1 SW2BEG1  { FAN_ALT7 FAN_BOUNCE7 IMUX_L32 CLBLL_LL_C1 }   { IMUX_L27 CLBLL_LL_B4 }  IMUX_L11 CLBLL_LL_A4 }  IMUX12 CLBLM_M_B6 }   [get_nets {U2/decode_in[3]}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4 NN2BEG0  { SR1BEG_S0 SR1BEG1 IMUX_L4 CLBLL_LL_A6 }   { IMUX_L24 CLBLL_LL_B5 }   { IMUX_L8 CLBLL_LL_A5 }   { IMUX_L32 CLBLL_LL_C1 }  IMUX_L40 CLBLL_LL_D1 }   [get_nets {U2/position[0]}]
set_property ROUTE  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5  { SW2BEG1 ER1BEG2 NR1BEG2 IMUX_L12 CLBLL_LL_B6 }  NN2BEG1  { BYP_ALT1 BYP_BOUNCE1  { IMUX_L29 CLBLL_LL_C2 }  IMUX_L43 CLBLL_LL_D6 }   { IMUX_L11 CLBLL_LL_A4 }  IMUX_L18 CLBLL_LL_B2 }   [get_nets {U2/position[1]}]
set_property ROUTE  { CLBLL_LL_CQ CLBLL_LOGIC_OUTS6  { NN2BEG2  { BYP_ALT5 BYP_BOUNCE5  { IMUX_L45 CLBLL_LL_D2 }   { IMUX_L7 CLBLL_LL_A1 }  IMUX_L31 CLBLL_LL_C5 }  IMUX_L27 CLBLL_LL_B4 }  FAN_ALT5 FAN_BOUNCE5 IMUX_L35 CLBLL_LL_C6 }   [get_nets {U2/position[2]}]
set_property ROUTE  { CLBLL_LL_BMUX CLBLL_LOGIC_OUTS21 SS6BEG3 SS6BEG3 SS6BEG3 WW2BEG3 SR1BEG_S0 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {an_OBUF[0]}]
set_property ROUTE  { CLBLL_LL_A CLBLL_LOGIC_OUTS12 SS6BEG0 SS6BEG0 SW6BEG0 WL1BEG_N3 FAN_ALT1 FAN_BOUNCE1 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {an_OBUF[1]}]
set_property ROUTE  { CLBLM_M_B CLBLM_LOGIC_OUTS13 SW2BEG1 ER1BEG2 NR1BEG2  { NR1BEG2  { NR1BEG2 CTRL0 CLBLM_L_SR }  CTRL0 CLBLM_L_SR }  CTRL0 CLBLM_L_SR }   [get_nets {bit_cycle_count[0]_i_1_n_0}]
set_property ROUTE  { CLBLM_L_COUT CLBLM_L_COUT_N }   [get_nets {bit_cycle_count_reg[0]_i_2_n_0}]
set_property ROUTE  { CLBLM_L_COUT CLBLM_L_COUT_N }   [get_nets {bit_cycle_count_reg[4]_i_1_n_0}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 SS6BEG0 SE6BEG0 SE2BEG0 SL1BEG0 IMUX1 CLBLM_M_A3 }   [get_nets {button_IBUF}]
set_property ROUTE  { CLBLM_M_C CLBLM_LOGIC_OUTS14 NW2BEG2 FAN_ALT6 FAN_L6 CLBLL_L_CE }   [get_nets {byte_out[7]_i_1_n_0}]
set_property ROUTE  { CLBLL_LL_C CLBLL_LL_CMUX CLBLL_LOGIC_OUTS22 IMUX_L8 CLBLL_LL_A5 }   [get_nets {byte_out[7]_i_4_n_0}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O LIOI_I2GCLK_TOP0 HCLK_CMT_MUX_CLK_0 CLK_HROW_BOT_R_CK_BUFG_CASCO0 CLK_BUFG_BUFGCTRL0_I0 }   [get_nets {clk_IBUF}]
set_property ROUTE  { CLK_BUFG_BUFGCTRL0_O CLK_BUFG_CK_GCLK0 CLK_BUFG_REBUF_R_CK_GCLK0_BOT CLK_HROW_CK_MUX_OUT_L8 CLK_HROW_CK_HCLK_OUT_L8 CLK_HROW_CK_BUFHCLK_L8  { <11>HCLK_LEAF_CLK_B_BOTL5 <6>GCLK_L_B11_EAST CLK1 CLBLM_M_CLK }  <12>HCLK_LEAF_CLK_B_BOTL5  { <12>GCLK_L_B11_WEST  { CLK_L0 CLBLL_L_CLK }  CLK_L1 CLBLL_LL_CLK }   { <11>GCLK_L_B11_WEST  { CLK_L0 CLBLL_L_CLK }  CLK_L1 CLBLL_LL_CLK }   { <10>GCLK_L_B11_WEST  { CLK_L0 CLBLL_L_CLK }  CLK_L1 CLBLL_LL_CLK }   { <9>GCLK_L_B11_EAST CLK1 CLBLM_M_CLK }   { <9>GCLK_L_B11_WEST  { CLK_L0 CLBLL_L_CLK }  CLK_L1 CLBLL_LL_CLK }   { <8>GCLK_L_B11_EAST CLK0 CLBLM_L_CLK }   { <8>GCLK_L_B11_WEST CLK_L0 CLBLL_L_CLK }   { <7>GCLK_L_B11_EAST CLK0 CLBLM_L_CLK }   { <7>GCLK_L_B11_WEST CLK_L0 CLBLL_L_CLK }  <6>GCLK_L_B11_EAST CLK0 CLBLM_L_CLK }   [get_nets {clk_IBUF_BUFG}]
set_property ROUTE  { CLBLL_LL_COUT CLBLL_LL_COUT_N }   [get_nets {count_reg[0]_i_1_n_0}]
set_property ROUTE  { CLBLL_LL_COUT CLBLL_LL_COUT_N }   [get_nets {count_reg[4]_i_1_n_0}]
set_property ROUTE  { CLBLL_LL_COUT CLBLL_LL_COUT_N }   [get_nets {count_reg[8]_i_1_n_0}]
set_property ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0  { NL1BEG_N3 EL1BEG2 IMUX4 CLBLM_M_A6 }  IMUX_L0 CLBLL_L_A3 }   [get_nets {debounce_count_reg[0]}]
set_property ROUTE  { CLBLL_L_COUT CLBLL_L_COUT_N }   [get_nets {debounce_count_reg[0]_i_1_n_0}]
set_property ROUTE  { CLBLL_L_CQ CLBLL_LOGIC_OUTS2  { ER1BEG3 IMUX7 CLBLM_M_A1 }  FAN_ALT7 FAN_BOUNCE7 IMUX_L34 CLBLL_L_C6 }   [get_nets {debounce_count_reg[10]}]
set_property ROUTE  { CLBLL_L_DQ CLBLL_LOGIC_OUTS3 SR1BEG_S0  { IMUX_L42 CLBLL_L_D6 }  ER1BEG1 IMUX11 CLBLM_M_A4 }   [get_nets {debounce_count_reg[11]}]
set_property ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0  { SE2BEG0 IMUX8 CLBLM_M_A5 }  NL1BEG_N3 IMUX_L5 CLBLL_L_A6 }   [get_nets {debounce_count_reg[12]}]
set_property ROUTE  { CLBLL_L_COUT CLBLL_L_COUT_N }   [get_nets {debounce_count_reg[12]_i_1_n_0}]
set_property ROUTE  { CLBLL_L_BQ CLBLL_LOGIC_OUTS1 SE2BEG1  { NR1BEG1 WR1BEG2 IMUX_L13 CLBLL_L_B6 }  IMUX2 CLBLM_M_A2 }   [get_nets {debounce_count_reg[13]}]
set_property ROUTE  { CLBLL_L_CQ CLBLL_LOGIC_OUTS2  { SE2BEG2 IMUX4 CLBLM_M_A6 }  FAN_ALT7 FAN_BOUNCE7 IMUX_L34 CLBLL_L_C6 }   [get_nets {debounce_count_reg[14]}]
set_property ROUTE  { CLBLL_L_DQ CLBLL_LOGIC_OUTS3  { NR1BEG3 IMUX_L7 CLBLL_LL_A1 }  SR1BEG_S0 IMUX_L42 CLBLL_L_D6 }   [get_nets {debounce_count_reg[15]}]
set_property ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 NL1BEG_N3  { FAN_ALT5 FAN_BOUNCE5 IMUX_L1 CLBLL_LL_A3 }  IMUX_L5 CLBLL_L_A6 }   [get_nets {debounce_count_reg[16]}]
set_property ROUTE  { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { NL1BEG0 FAN_ALT3 FAN_BOUNCE3 IMUX_L13 CLBLL_L_B6 }  IMUX_L11 CLBLL_LL_A4 }   [get_nets {debounce_count_reg[17]}]
set_property ROUTE  { CLBLL_L_BQ CLBLL_LOGIC_OUTS1 NL1BEG0  { EL1BEG_N3 IMUX7 CLBLM_M_A1 }  FAN_ALT3 FAN_BOUNCE3 IMUX_L13 CLBLL_L_B6 }   [get_nets {debounce_count_reg[1]}]
set_property ROUTE  { CLBLL_L_CQ CLBLL_LOGIC_OUTS2  { EL1BEG1 IMUX2 CLBLM_M_A2 }  FAN_ALT7 FAN_BOUNCE7 IMUX_L34 CLBLL_L_C6 }   [get_nets {debounce_count_reg[2]}]
set_property ROUTE  { CLBLL_L_DQ CLBLL_LOGIC_OUTS3 SR1BEG_S0  { ER1BEG1 IMUX11 CLBLM_M_A4 }  IMUX_L42 CLBLL_L_D6 }   [get_nets {debounce_count_reg[3]}]
set_property ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0  { NL1BEG_N3 IMUX_L5 CLBLL_L_A6 }  SE2BEG0 IMUX8 CLBLM_M_A5 }   [get_nets {debounce_count_reg[4]}]
set_property ROUTE  { CLBLL_L_COUT CLBLL_L_COUT_N }   [get_nets {debounce_count_reg[4]_i_1_n_0}]
set_property ROUTE  { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { NL1BEG0 FAN_ALT3 FAN_BOUNCE3 IMUX_L13 CLBLL_L_B6 }  EL1BEG0 IMUX8 CLBLM_M_A5 }   [get_nets {debounce_count_reg[5]}]
set_property ROUTE  { CLBLL_L_CQ CLBLL_LOGIC_OUTS2  { EL1BEG1 IMUX2 CLBLM_M_A2 }  FAN_ALT7 FAN_BOUNCE7 IMUX_L34 CLBLL_L_C6 }   [get_nets {debounce_count_reg[6]}]
set_property ROUTE  { CLBLL_L_DQ CLBLL_LOGIC_OUTS3 SR1BEG_S0  { ER1BEG1 IMUX4 CLBLM_M_A6 }  IMUX_L42 CLBLL_L_D6 }   [get_nets {debounce_count_reg[7]}]
set_property ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0  { EL1BEG_N3 IMUX7 CLBLM_M_A1 }  NL1BEG_N3 IMUX_L5 CLBLL_L_A6 }   [get_nets {debounce_count_reg[8]}]
set_property ROUTE  { CLBLL_L_COUT CLBLL_L_COUT_N }   [get_nets {debounce_count_reg[8]_i_1_n_0}]
set_property ROUTE  { CLBLL_L_BQ CLBLL_LOGIC_OUTS1 SE2BEG1  { NR1BEG1 WR1BEG2 IMUX_L13 CLBLL_L_B6 }  IMUX11 CLBLM_M_A4 }   [get_nets {debounce_count_reg[9]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 IMUX9 CLBLM_L_A5 }   [get_nets {reset_vector_reg_n_0_[0]}]
set_property ROUTE  { CLBLM_L_A CLBLM_LOGIC_OUTS8 WW2BEG0 WR1BEG2 SR1BEG2  { SE2BEG2 SS2BEG2 NR1BEG2 CTRL1 CLBLM_M_SR }  CTRL_L0 CLBLL_L_SR }   [get_nets {rst}]
set_property ROUTE  { CLBLL_LL_CMUX CLBLL_LOGIC_OUTS22 SW6BEG0 NW2BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {seg_OBUF[0]}]
set_property ROUTE  { CLBLL_LL_A CLBLL_LOGIC_OUTS12 SS2BEG0 WW2BEG0 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {seg_OBUF[1]}]
set_property ROUTE  { CLBLL_LL_B CLBLL_LOGIC_OUTS13 WR1BEG2 SW2BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {seg_OBUF[2]}]
set_property ROUTE  { CLBLL_LL_AMUX CLBLL_LOGIC_OUTS20 WR1BEG3 WL1BEG1 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {seg_OBUF[3]}]
set_property ROUTE  { CLBLL_LL_C CLBLL_LOGIC_OUTS14 WW2BEG2 WL1BEG1 NR1BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {seg_OBUF[4]}]
set_property ROUTE  { CLBLL_LL_BMUX CLBLL_LOGIC_OUTS21 NW2BEG3 WL1BEG1 NL1BEG1 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {seg_OBUF[5]}]
set_property ROUTE  { CLBLM_M_B CLBLM_LOGIC_OUTS13 NW2BEG1 WW2BEG0 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {seg_OBUF[6]}]
set_property ROUTE  { CLBLL_LL_A CLBLL_LOGIC_OUTS12  { SE2BEG0 IMUX40 CLBLM_M_D1 }  ER1BEG1  { IMUX11 CLBLM_M_A4 }  SL1BEG1 IMUX11 CLBLM_M_A4 }   [get_nets {send_character}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 ER1BEG1 NE2BEG1 BYP_ALT4 BYP_BOUNCE4  { IMUX_L6 CLBLL_L_A1 }  IMUX_L22 CLBLL_LL_C3 }   [get_nets {sw_IBUF[0]}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS_L18 EE2BEG0  { IMUX_L25 CLBLL_L_B5 }  BYP_ALT0 BYP_BOUNCE0 IMUX_L44 CLBLL_LL_D4 }   [get_nets {sw_IBUF[1]}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 EL1BEG_N3 EL1BEG2  { FAN_ALT7 FAN_BOUNCE7 IMUX_L2 CLBLL_LL_A2 }  IMUX_L20 CLBLL_L_C2 }   [get_nets {sw_IBUF[2]}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS_L18 EL1BEG_N3 SE2BEG3  { IMUX_L15 CLBLL_LL_B1 }  IMUX_L39 CLBLL_L_D3 }   [get_nets {sw_IBUF[3]}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 EL1BEG_N3 EL1BEG2 SS2BEG2  { IMUX_L21 CLBLL_L_C4 }  IMUX_L28 CLBLL_LL_C4 }   [get_nets {sw_IBUF[4]}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS_L18 EL1BEG_N3 SE2BEG3 SS2BEG3  { FAN_ALT3 FAN_BOUNCE3 IMUX_L19 CLBLL_L_B2 }  IMUX_L38 CLBLL_LL_D3 }   [get_nets {sw_IBUF[5]}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 SE6BEG0 SL1BEG0  { IMUX_L1 CLBLL_LL_A3 }  IMUX_L0 CLBLL_L_A3 }   [get_nets {sw_IBUF[6]}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS_L18 SE6BEG0  { SE2BEG0 WL1BEG_N3 IMUX_L46 CLBLL_L_D5 }  SS2BEG0 IMUX_L17 CLBLL_LL_B3 }   [get_nets {sw_IBUF[7]}]
set_property ROUTE  { CLBLL_LL_B CLBLL_LOGIC_OUTS13 WR1BEG2 SW2BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {tx_out_OBUF}]
