v 20130925 2
C 43500 56400 1 180 0 resistor-2.sym
{
T 43500 56400 5 10 0 0 180 0 1
footprint=acy(100.00mil, pin_flags=none, type=standing)
T 43150 56450 5 10 1 1 0 6 1
refdes=R3
T 42900 56150 5 10 1 1 180 6 1
value=1k
}
C 42800 55100 1 0 0 transoptor-diode-transistor-4.sym
{
T 45000 56600 5 10 1 1 0 0 1
refdes=U1
T 42800 55100 5 10 0 0 0 0 1
footprint=dip(4)
T 44300 55500 5 10 1 1 0 0 1
value=EL817
}
N 43500 56300 43700 56300 4
N 43700 55700 43600 55700 4
N 43600 55700 43600 55600 4
N 45500 55700 45600 55700 4
N 45600 55600 45600 55700 4
C 43700 55300 1 0 1 net-gnd-3.sym
{
T 43500 55500 5 5 1 1 180 0 1
value=GND1
T 43500 55550 5 5 0 0 0 6 1
net=GND1:1
}
C 54400 54500 1 0 0 pin-pwr-1.sym
{
T 54950 54650 5 10 1 1 0 6 1
refdes=GND2
}
C 54400 57900 1 0 0 pin-pwr-1.sym
{
T 54950 58050 5 10 1 1 0 6 1
refdes=Vcc2
}
N 54300 58000 54500 58000 4
N 54500 54600 54300 54600 4
N 54300 54600 54300 54400 4
C 54200 54100 1 0 0 net-gnd-1.sym
{
T 54400 54350 5 5 0 0 0 0 1
net=GND2:1
T 54400 54300 5 5 1 1 180 6 1
value=GND2
}
N 42100 55000 42300 55000 4
N 42300 55000 42300 54800 4
C 42200 54500 1 0 0 net-gnd-3.sym
{
T 42400 54750 5 5 0 0 0 0 1
net=GND1:1
T 42400 54700 5 5 1 1 180 6 1
value=GND1
}
C 42200 54900 1 0 1 pin-pwr-1.sym
{
T 41650 55050 5 10 1 1 0 0 1
refdes=GND1
}
N 42100 56300 42600 56300 4
{
T 41700 56300 5 10 0 1 0 0 1
netname=ctrl_in1
}
C 42200 56200 1 0 1 pin-in-1.sym
{
T 41650 56350 5 10 1 1 0 0 1
refdes=ctrl_in1
}
C 40400 48400 0 0 0 title-bordered-A3.sym
T 49400 49650 15 15 1 0 0 0 1
ANALOG (0-10V / 4-20mA / ...) OUTPUT SUBCIRCUIT
T 53500 49000 15 9 1 0 0 0 1
2020-11-13
C 51300 55800 1 0 0 transistor-npn-darlington-1.sym
{
T 51650 56550 5 10 1 1 0 6 1
refdes=Q1
T 51679 57079 5 10 0 0 0 0 1
slotdef=1:1,2,3
T 51300 55800 5 10 0 0 0 0 1
footprint=TO220W
T 51700 55800 5 10 1 1 0 6 1
value=BD649
}
T 41800 56000 9 10 1 0 0 0 1
PWM
C 45600 56500 1 270 1 resistor-2.sym
{
T 45600 56500 5 10 0 0 0 6 1
footprint=acy(100.00mil, pin_flags=none, type=standing)
T 45550 56900 5 10 1 1 90 0 1
refdes=R1
T 46000 56900 5 10 1 1 90 0 1
value=4k7
}
N 45700 57400 45700 57600 4
C 45500 57600 1 0 0 net-pwr-1.sym
{
T 45750 57700 5 5 0 0 0 0 1
net=Vcc2:1
T 45700 57950 5 9 1 1 0 5 1
value=Vcc2
}
N 45700 56500 45700 56300 4
N 45500 56300 45900 56300 4
C 46800 56200 1 0 1 resistor-2.sym
{
T 46800 56200 5 10 0 0 90 6 1
footprint=acy(100.00mil, pin_flags=none, type=standing)
T 46400 56150 5 10 1 1 180 0 1
refdes=R2
T 46100 56600 5 10 1 1 180 6 1
value=100k
}
C 47300 55200 1 90 0 capacitor-1.sym
{
T 47300 55200 5 10 0 0 0 0 1
footprint=acy(100.00mil, type=block, pin_flags=none, pol=none)
T 46400 55400 5 10 0 0 90 0 1
symversion=0.1
T 47000 55900 5 10 1 1 180 0 1
refdes=C1
T 47000 55500 5 10 1 1 180 0 1
value=100n
}
N 47100 56100 47100 56300 4
C 45500 55300 1 0 0 net-gnd-1.sym
{
T 45700 55550 5 5 0 0 0 0 1
net=GND2:1
T 45700 55500 5 5 1 1 180 6 1
value=GND2
}
C 47000 54900 1 0 0 net-gnd-1.sym
{
T 47200 55150 5 5 0 0 0 0 1
net=GND2:1
T 47200 55100 5 5 1 1 180 6 1
value=GND2
}
C 48700 55600 1 0 0 operational_amplifier-3.sym
{
T 48700 55600 5 10 0 1 180 0 1
numslots=2
T 48700 55600 5 10 0 1 180 0 1
slot=2
T 48700 55600 5 10 0 1 180 0 1
slotdef=1:3,2,1,8,4
T 48700 55600 5 10 0 0 180 0 1
footprint=dip(8, pin_ringdia=73.00mil)
T 48700 55600 5 10 0 0 180 0 1
slotdef=2:5,6,7,8,4
T 49025 56750 5 10 1 1 0 6 1
refdes=U2
T 49400 55700 5 10 1 1 180 0 1
value=LM358
}
C 49300 56900 1 0 0 net-pwr-1.sym
{
T 49550 57000 5 5 0 0 0 0 1
net=Vcc2:1
T 49500 57250 5 9 1 1 0 5 1
value=Vcc2
}
C 49400 55400 1 0 0 net-gnd-1.sym
{
T 49600 55650 5 5 0 0 0 0 1
net=GND2:1
T 49600 55600 5 5 1 1 180 6 1
value=GND2
}
C 51200 56200 1 0 1 resistor-2.sym
{
T 51200 56200 5 10 0 0 90 6 1
footprint=acy(110.00mil, pin_flags=none, type=standing)
T 50800 56150 5 10 1 1 180 0 1
refdes=R5
T 50500 56600 5 10 1 1 180 6 1
value=100
}
N 50300 56300 50200 56300 4
N 51300 56300 51200 56300 4
C 51800 54000 1 270 1 resistor-variable-2.sym
{
T 51800 54000 5 10 0 0 270 6 1
footprint=tb(3, step=100.00mil, sideOffset=75.00mil, frontOffset=95.00mil, backOffset=95.00mil, mark=0, pin_flags=none)
T 51800 54000 5 10 0 0 270 0 1
slotdef=1:1,3,2
T 51750 54650 5 10 1 1 180 0 1
refdes=R4
T 51700 54200 5 10 1 1 0 6 1
value=2k
T 51850 54050 5 6 1 1 0 6 1
value=multiturn
}
N 51900 55800 51900 54900 4
C 52400 54100 1 0 0 net-gnd-1.sym
{
T 52600 54350 5 5 0 0 0 0 1
net=GND2:1
T 52600 54300 5 5 1 1 180 6 1
value=GND2
}
N 52400 54500 52500 54500 4
N 52500 54500 52500 54400 4
C 60700 56400 1 180 0 resistor-2.sym
{
T 60700 56400 5 10 0 0 180 0 1
footprint=acy(100.00mil, pin_flags=none, type=standing)
T 60350 56450 5 10 1 1 0 6 1
refdes=R13
T 60100 56150 5 10 1 1 180 6 1
value=1k
}
C 60000 55100 1 0 0 transoptor-diode-transistor-4.sym
{
T 60000 55100 5 10 0 0 0 0 1
footprint=dip(4)
T 62200 56600 5 10 1 1 0 0 1
refdes=U11
T 61500 55500 5 10 1 1 0 0 1
value=EL817
}
N 60700 56300 60900 56300 4
N 60900 55700 60800 55700 4
N 60800 55700 60800 55600 4
N 62700 55700 62800 55700 4
N 62800 55600 62800 55700 4
C 60900 55300 1 0 1 net-gnd-3.sym
{
T 60700 55550 5 5 0 0 0 6 1
net=GND1:1
T 60700 55500 5 5 1 1 180 0 1
value=GND1
}
N 59300 56300 59800 56300 4
{
T 58900 56300 5 10 0 1 0 0 1
netname=ctrl_in2
}
C 59400 56200 1 0 1 pin-in-1.sym
{
T 58850 56350 5 10 1 1 0 0 1
refdes=ctrl_in2
}
C 57400 48400 0 0 0 title-bordered-A3.sym
C 68500 55800 1 0 0 transistor-npn-darlington-1.sym
{
T 68879 57079 5 10 0 0 0 0 1
slotdef=1:1,2,3
T 68500 55800 5 10 0 0 0 0 1
footprint=TO220W
T 68850 56550 5 10 1 1 0 6 1
refdes=Q11
T 68900 55800 5 10 1 1 0 6 1
netname=BD649
}
C 62800 56500 1 270 1 resistor-2.sym
{
T 62800 56500 5 10 0 0 0 6 1
footprint=acy(100.00mil, pin_flags=none, type=standing)
T 62750 56900 5 10 1 1 90 0 1
refdes=R11
T 63200 56900 5 10 1 1 90 0 1
value=4k7
}
N 62900 57400 62900 57600 4
C 62700 57600 1 0 0 net-pwr-1.sym
{
T 62950 57700 5 5 0 0 0 0 1
net=Vcc2:1
T 62900 57950 5 9 1 1 0 5 1
value=Vcc2
}
N 62900 56500 62900 56300 4
N 62700 56300 63100 56300 4
C 64000 56200 1 0 1 resistor-2.sym
{
T 64000 56200 5 10 0 0 90 6 1
footprint=acy(100.00mil, pin_flags=none, type=standing)
T 63600 56150 5 10 1 1 180 0 1
refdes=R12
T 63300 56600 5 10 1 1 180 6 1
value=100k
}
N 64000 56300 65000 56300 4
C 64500 55200 1 90 0 capacitor-1.sym
{
T 64500 55200 5 10 0 0 0 0 1
footprint=acy(100.00mil, type=block, pin_flags=none, pol=none)
T 63600 55400 5 10 0 0 90 0 1
symversion=0.1
T 64200 55900 5 10 1 1 180 0 1
refdes=C11
T 64200 55500 5 10 1 1 180 0 1
value=100n
}
N 64300 56100 64300 56300 4
C 62700 55300 1 0 0 net-gnd-1.sym
{
T 62900 55550 5 5 0 0 0 0 1
net=GND2:1
T 62900 55500 5 5 1 1 180 6 1
value=GND2
}
C 64200 54900 1 0 0 net-gnd-1.sym
{
T 64400 55150 5 5 0 0 0 0 1
net=GND2:1
T 64400 55100 5 5 1 1 180 6 1
value=GND2
}
C 65900 55600 1 0 0 operational_amplifier-3.sym
{
T 65900 55600 5 10 0 1 180 0 1
numslots=2
T 65900 55600 5 10 0 1 180 0 1
slot=1
T 65900 55600 5 10 0 1 180 0 1
slotdef=1:3,2,1,8,4
T 65900 55600 5 10 0 0 180 0 1
footprint=dip(8, pin_ringdia=73.00mil)
T 65900 55600 5 10 0 0 180 0 1
slotdef=2:5,6,7,8,4
T 66225 56750 5 10 1 1 0 6 1
refdes=U2
T 66600 55700 5 10 1 1 180 0 1
value=LM358
}
C 66500 56900 1 0 0 net-pwr-1.sym
{
T 66750 57000 5 5 0 0 0 0 1
net=Vcc2:1
T 66700 57250 5 9 1 1 0 5 1
value=Vcc2
}
C 66600 55400 1 0 0 net-gnd-1.sym
{
T 66800 55650 5 5 0 0 0 0 1
net=GND2:1
T 66800 55600 5 5 1 1 180 6 1
value=GND2
}
C 68400 56200 1 0 1 resistor-2.sym
{
T 68400 56200 5 10 0 0 90 6 1
footprint=acy(110.00mil, pin_flags=none, type=standing)
T 68000 56150 5 10 1 1 180 0 1
refdes=R15
T 67700 56600 5 10 1 1 180 6 1
value=100
}
N 67500 56300 67400 56300 4
N 68500 56300 68400 56300 4
C 69000 53900 1 270 1 resistor-variable-2.sym
{
T 69000 53900 5 10 0 0 270 6 1
footprint=tb(3, step=100.00mil, sideOffset=75.00mil, frontOffset=95.00mil, backOffset=95.00mil, mark=0, pin_flags=none)
T 69000 53900 5 10 0 0 270 0 1
slotdef=1:1,3,2
T 68950 54550 5 10 1 1 180 0 1
refdes=R14
T 68900 54100 5 10 1 1 0 6 1
value=2k
T 69050 53950 5 6 1 1 0 6 1
value=multiturn
}
N 69100 55800 69100 54800 4
C 69600 54000 1 0 0 net-gnd-1.sym
{
T 69800 54250 5 5 0 0 0 0 1
net=GND2:1
T 69800 54200 5 5 1 1 180 6 1
value=GND2
}
N 69600 54400 69700 54400 4
N 69700 54400 69700 54300 4
N 65800 56100 66000 56100 4
N 65700 55200 69100 55200 4
N 69100 56800 69100 57600 4
T 66400 49650 15 15 1 0 0 0 1
ANALOG (0-10V / 4-20mA / ...) OUTPUT SUBCIRCUIT
T 70500 49000 15 9 1 0 0 0 1
2020-11-13
T 66800 49300 15 13 1 0 0 0 1
output 2
C 65600 56800 1 180 0 jumper-3pin-2.sym
{
T 65300 55500 5 10 0 0 180 0 1
footprint=connector(5, 1, silkmark=none)
T 65100 56525 5 8 1 1 180 2 1
refdes=J11
T 65305 55705 5 10 0 0 180 0 1
slot=2
T 65321 55921 5 10 0 0 180 0 1
slotdef=2:4,3,2
}
N 65800 56100 65800 56000 4
N 65800 56000 65600 56000 4
N 65600 56600 65800 56600 4
N 65800 56600 65800 56500 4
N 65800 56500 66000 56500 4
C 65600 56200 1 180 0 jumper-2pin-2.sym
{
T 65100 55825 5 8 0 1 180 2 1
refdes=J11
T 65200 54500 5 10 0 0 180 0 1
footprint=connector(5, 1, silkmark=none)
T 65205 54705 5 10 0 0 180 0 1
slot=1
T 65221 54921 5 10 0 0 180 0 1
slotdef=1:4,5
}
N 65700 55200 65700 55700 4
N 65700 55700 65600 55700 4
C 65600 57100 1 180 0 jumper-2pin-2.sym
{
T 65100 56725 5 8 0 1 180 2 1
refdes=J11
T 65200 55400 5 10 0 0 180 0 1
footprint=connector(5, 1, silkmark=none)
}
N 65600 56900 65800 56900 4
N 65800 56900 65800 57600 4
N 65800 57600 69100 57600 4
T 47400 54400 9 8 1 0 0 2 8
J1:
  2-3 & 4-5 => current loop @out1a (4 – 20mA / ...)
                        direction: out1a → GND2
                  => voltage output @out1b (0 – X, Vcc2)
                        out1a should be connected to Vcc2
  1-2 & 3-4 => voltage output @out1a (0, X – Vcc2)
                        out1a should be connected to Vcc2 via resistor (load)
                        out1b can be connected to GND2
N 54300 58000 54300 58200 4
C 54100 58200 1 0 0 net-pwr-1.sym
{
T 54350 58300 5 5 0 0 0 0 1
net=Vcc2:1
T 54300 58550 5 9 1 1 0 5 1
value=Vcc2
}
N 46800 56300 47800 56300 4
N 48600 56100 48800 56100 4
C 48400 56800 1 180 0 jumper-3pin-2.sym
{
T 48100 55500 5 10 0 0 180 0 1
footprint=connector(5, 1, silkmark=none)
T 48105 55705 5 10 0 0 180 0 1
slot=2
T 48121 55921 5 10 0 0 180 0 1
slotdef=2:4,3,2
T 47900 56525 5 8 1 1 180 2 1
refdes=J1
}
N 48600 56100 48600 56000 4
N 48600 56000 48400 56000 4
N 48400 56600 48600 56600 4
N 48600 56600 48600 56500 4
N 48600 56500 48800 56500 4
C 48400 56200 1 180 0 jumper-2pin-2.sym
{
T 47900 55825 5 8 0 1 180 2 1
refdes=J1
T 48000 54500 5 10 0 0 180 0 1
footprint=connector(5, 1, silkmark=none)
T 48005 54705 5 10 0 0 180 0 1
slot=1
T 48021 54921 5 10 0 0 180 0 1
slotdef=1:4,5
}
N 48500 55200 48500 55700 4
N 48500 55700 48400 55700 4
C 48400 57100 1 180 0 jumper-2pin-2.sym
{
T 47900 56725 5 8 0 1 180 2 1
refdes=J1
T 48000 55400 5 10 0 0 180 0 1
footprint=connector(5, 1, silkmark=none)
}
N 48400 56900 48600 56900 4
N 48600 56900 48600 57600 4
N 48600 57600 51900 57600 4
N 48500 55200 51900 55200 4
N 51900 56800 51900 57600 4
C 53300 56800 1 180 1 jumper-3pin-2.sym
{
T 53600 55500 5 10 0 0 180 6 1
footprint=connector(5, 1, silkmark=none)
T 53595 55705 5 10 0 0 180 6 1
slot=2
T 53579 55921 5 10 0 0 180 6 1
slotdef=2:4,3,2
T 53800 56525 5 8 1 1 180 8 1
refdes=J2
}
C 53300 56200 1 180 1 jumper-2pin-2.sym
{
T 53800 55825 5 8 0 1 180 8 1
refdes=J2
T 53700 54500 5 10 0 0 180 6 1
footprint=connector(5, 1, silkmark=none)
T 53695 54705 5 10 0 0 180 6 1
slot=1
T 53679 54921 5 10 0 0 180 6 1
slotdef=1:4,5
}
C 53300 57100 1 180 1 jumper-2pin-2.sym
{
T 53800 56725 5 8 0 1 180 8 1
refdes=J2
T 53700 55400 5 10 0 0 180 6 1
footprint=connector(5, 1, silkmark=none)
}
N 53900 56300 54500 56300 4
{
T 53300 56300 5 10 0 1 0 0 1
netname=output1
}
C 54400 56200 1 0 0 pin-out-1.sym
{
T 54825 56350 5 10 1 1 0 6 1
refdes=output1
}
C 53300 55300 1 0 1 net-gnd-1.sym
{
T 53100 55550 5 5 0 0 0 6 1
net=GND2:1
T 53100 55500 5 5 1 1 180 0 1
value=GND2
}
N 53300 55700 53200 55700 4
N 53200 55700 53200 55600 4
N 53200 56900 53300 56900 4
N 53200 56900 53200 57000 4
C 53000 57000 1 0 0 net-pwr-1.sym
{
T 53250 57100 5 5 0 0 0 0 1
net=Vcc2:1
T 53200 57350 5 9 1 1 0 5 1
value=Vcc2
}
N 52600 56600 53300 56600 4
{
T 52550 56950 5 10 1 1 0 6 1
netname=out1a
}
N 52600 56000 53300 56000 4
{
T 52550 55650 5 10 1 1 180 0 1
netname=out1b
}
C 70500 56800 1 180 1 jumper-3pin-2.sym
{
T 70800 55500 5 10 0 0 180 6 1
footprint=connector(5, 1, silkmark=none)
T 70795 55705 5 10 0 0 180 6 1
slot=2
T 70779 55921 5 10 0 0 180 6 1
slotdef=2:4,3,2
T 71000 56525 5 8 1 1 180 8 1
refdes=J12
}
C 70500 56200 1 180 1 jumper-2pin-2.sym
{
T 71000 55825 5 8 0 1 180 8 1
refdes=J12
T 70900 54500 5 10 0 0 180 6 1
footprint=connector(5, 1, silkmark=none)
T 70895 54705 5 10 0 0 180 6 1
slot=1
T 70879 54921 5 10 0 0 180 6 1
slotdef=1:4,5
}
C 70500 57100 1 180 1 jumper-2pin-2.sym
{
T 71000 56725 5 8 0 1 180 8 1
refdes=J12
T 70900 55400 5 10 0 0 180 6 1
footprint=connector(5, 1, silkmark=none)
}
C 70500 55300 1 0 1 net-gnd-1.sym
{
T 70300 55550 5 5 0 0 0 6 1
net=GND2:1
T 70300 55500 5 5 1 1 180 0 1
value=GND2
}
N 70500 55700 70400 55700 4
N 70400 55700 70400 55600 4
N 70400 56900 70500 56900 4
N 70400 56900 70400 57000 4
C 70200 57000 1 0 0 net-pwr-1.sym
{
T 70450 57100 5 5 0 0 0 0 1
net=Vcc2:1
T 70400 57350 5 9 1 1 0 5 1
value=Vcc2
}
N 69800 56600 70500 56600 4
{
T 68800 56600 5 10 0 1 0 0 1
netname=out2a
}
N 69800 56000 70500 56000 4
{
T 68800 56000 5 10 0 1 0 0 1
netname=out2b
}
N 71100 56300 71700 56300 4
{
T 70500 56300 5 10 0 1 0 0 1
netname=output2
}
C 71600 56200 1 0 0 pin-out-1.sym
{
T 72025 56350 5 10 1 1 0 6 1
refdes=output2
}
N 51900 56900 52600 56900 4
N 52600 56900 52600 56600 4
N 52600 56000 52600 55700 4
N 52600 55700 51900 55700 4
N 69100 56900 69800 56900 4
N 69800 56900 69800 56600 4
N 69800 56000 69800 55700 4
N 69800 55700 69100 55700 4
