
*** Running vivado
    with args -log finalhardware_final_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source finalhardware_final_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source finalhardware_final_0_0.tcl -notrace
Command: synth_design -top finalhardware_final_0_0 -part xczu7ev-ffvc1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11280 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 819.285 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'finalhardware_final_0_0' [c:/Users/22nhat.da/final/lab4/lab4.srcs/sources_1/bd/finalhardware/ip/finalhardware_final_0_0/synth/finalhardware_final_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'final_v1_0' [c:/Users/22nhat.da/final/lab4/lab4.srcs/sources_1/bd/finalhardware/ipshared/a752/hdl/final_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'final_v1_0_S00_AXI' [c:/Users/22nhat.da/final/lab4/lab4.srcs/sources_1/bd/finalhardware/ipshared/a752/hdl/final_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/22nhat.da/final/lab4/lab4.srcs/sources_1/bd/finalhardware/ipshared/a752/hdl/final_v1_0_S00_AXI.v:233]
INFO: [Synth 8-226] default block is never used [c:/Users/22nhat.da/final/lab4/lab4.srcs/sources_1/bd/finalhardware/ipshared/a752/hdl/final_v1_0_S00_AXI.v:374]
INFO: [Synth 8-6157] synthesizing module 'finalgcd' [c:/Users/22nhat.da/final/lab4/lab4.srcs/sources_1/bd/finalhardware/ipshared/a752/src/finalgcd.v:3]
	Parameter state_ini bound to: 0 - type: integer 
	Parameter state_a_bigger bound to: 1 - type: integer 
	Parameter state_b_bigger bound to: 2 - type: integer 
	Parameter state_finish bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'finalgcd' (1#1) [c:/Users/22nhat.da/final/lab4/lab4.srcs/sources_1/bd/finalhardware/ipshared/a752/src/finalgcd.v:3]
INFO: [Synth 8-6155] done synthesizing module 'final_v1_0_S00_AXI' (2#1) [c:/Users/22nhat.da/final/lab4/lab4.srcs/sources_1/bd/finalhardware/ipshared/a752/hdl/final_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'final_v1_0' (3#1) [c:/Users/22nhat.da/final/lab4/lab4.srcs/sources_1/bd/finalhardware/ipshared/a752/hdl/final_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'finalhardware_final_0_0' (4#1) [c:/Users/22nhat.da/final/lab4/lab4.srcs/sources_1/bd/finalhardware/ip/finalhardware_final_0_0/synth/finalhardware_final_0_0.v:56]
WARNING: [Synth 8-3331] design final_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design final_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design final_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design final_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design final_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design final_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 819.285 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 819.285 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 819.285 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1529.832 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1529.832 ; gain = 710.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1529.832 ; gain = 710.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1529.832 ; gain = 710.547
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'finalgcd'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_done" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               state_ini |                               00 |                               00
          state_a_bigger |                               01 |                               01
          state_b_bigger |                               10 |                               10
            state_finish |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'finalgcd'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1529.832 ; gain = 710.547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   4 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module finalgcd 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   4 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 4     
Module final_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design finalhardware_final_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design finalhardware_final_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design finalhardware_final_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design finalhardware_final_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design finalhardware_final_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design finalhardware_final_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/final_v1_0_S00_AXI_inst/slv_reg1_reg[17]' (FDRE) to 'inst/final_v1_0_S00_AXI_inst/slv_reg1_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/final_v1_0_S00_AXI_inst/slv_reg1_reg[18]' (FDRE) to 'inst/final_v1_0_S00_AXI_inst/slv_reg1_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/final_v1_0_S00_AXI_inst/slv_reg1_reg[19]' (FDRE) to 'inst/final_v1_0_S00_AXI_inst/slv_reg1_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/final_v1_0_S00_AXI_inst/slv_reg1_reg[20]' (FDRE) to 'inst/final_v1_0_S00_AXI_inst/slv_reg1_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/final_v1_0_S00_AXI_inst/slv_reg1_reg[21]' (FDRE) to 'inst/final_v1_0_S00_AXI_inst/slv_reg1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/final_v1_0_S00_AXI_inst/slv_reg1_reg[22]' (FDRE) to 'inst/final_v1_0_S00_AXI_inst/slv_reg1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/final_v1_0_S00_AXI_inst/slv_reg1_reg[23]' (FDRE) to 'inst/final_v1_0_S00_AXI_inst/slv_reg1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/final_v1_0_S00_AXI_inst/slv_reg1_reg[24]' (FDRE) to 'inst/final_v1_0_S00_AXI_inst/slv_reg1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/final_v1_0_S00_AXI_inst/slv_reg1_reg[25]' (FDRE) to 'inst/final_v1_0_S00_AXI_inst/slv_reg1_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/final_v1_0_S00_AXI_inst/slv_reg1_reg[26]' (FDRE) to 'inst/final_v1_0_S00_AXI_inst/slv_reg1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/final_v1_0_S00_AXI_inst/slv_reg1_reg[27]' (FDRE) to 'inst/final_v1_0_S00_AXI_inst/slv_reg1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/final_v1_0_S00_AXI_inst/slv_reg1_reg[28]' (FDRE) to 'inst/final_v1_0_S00_AXI_inst/slv_reg1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/final_v1_0_S00_AXI_inst/slv_reg1_reg[29]' (FDRE) to 'inst/final_v1_0_S00_AXI_inst/slv_reg1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/final_v1_0_S00_AXI_inst/slv_reg1_reg[30]' (FDRE) to 'inst/final_v1_0_S00_AXI_inst/slv_reg1_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/final_v1_0_S00_AXI_inst/slv_reg1_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/final_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/final_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/final_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/final_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/final_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/final_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/final_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module finalhardware_final_0_0.
INFO: [Synth 8-3332] Sequential element (inst/final_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module finalhardware_final_0_0.
INFO: [Synth 8-3332] Sequential element (inst/final_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module finalhardware_final_0_0.
INFO: [Synth 8-3332] Sequential element (inst/final_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module finalhardware_final_0_0.
INFO: [Synth 8-3332] Sequential element (inst/final_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module finalhardware_final_0_0.
INFO: [Synth 8-3332] Sequential element (inst/final_v1_0_S00_AXI_inst/slv_reg1_reg[31]) is unused and will be removed from module finalhardware_final_0_0.
INFO: [Synth 8-3332] Sequential element (inst/final_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module finalhardware_final_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1529.832 ; gain = 710.547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1941.055 ; gain = 1121.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1941.480 ; gain = 1122.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1963.520 ; gain = 1144.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1963.520 ; gain = 1144.234
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1963.520 ; gain = 1144.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1963.520 ; gain = 1144.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1963.520 ; gain = 1144.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1963.520 ; gain = 1144.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1963.520 ; gain = 1144.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |     8|
|2     |LUT1   |     1|
|3     |LUT2   |    68|
|4     |LUT3   |    19|
|5     |LUT4   |    54|
|6     |LUT5   |    41|
|7     |LUT6   |    43|
|8     |MUXF7  |     2|
|9     |FDCE   |    35|
|10    |FDRE   |   154|
|11    |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------+-------------------+------+
|      |Instance                    |Module             |Cells |
+------+----------------------------+-------------------+------+
|1     |top                         |                   |   426|
|2     |  inst                      |final_v1_0         |   426|
|3     |    final_v1_0_S00_AXI_inst |final_v1_0_S00_AXI |   426|
|4     |      finalgcd_inst         |finalgcd           |   219|
+------+----------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1963.520 ; gain = 1144.234
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1963.520 ; gain = 433.688
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1963.520 ; gain = 1144.234
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1987.160 ; gain = 1167.875
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/22nhat.da/final/lab4/lab4.runs/finalhardware_final_0_0_synth_1/finalhardware_final_0_0.dcp' has been generated.
