1727282553 /home/bit/code/cadence courses labs/SystemVerilog for Design and Verification/lab05-alu/typedefs.sv
1727352200 /home/bit/code/cadence courses labs/SystemVerilog for Design and Verification/lab05-alu/alu.sv
1518181990 /home/bit/code/cadence courses labs/SystemVerilog for Design and Verification/lab05-alu/alu_test.sv
