;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -9, <-20
	DJN -1, @-20
	ADD 10, -8
	MOV -9, <-20
	SLT 121, 0
	CMP @121, 106
	DJN -1, @-828
	MOV -1, <-20
	MOV -9, <-20
	DAT <62, <600
	JMN 0, -0
	MOV -9, <-20
	MOV -9, <-20
	SUB 12, @10
	SLT @810, 80
	MOV -1, <-20
	MOV -1, <-20
	SUB @121, 106
	SUB -207, <-120
	DJN -1, @-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -9, <-20
	MOV -1, <-20
	ADD 210, 30
	DJN 0, #2
	ADD @810, 80
	SUB @121, 103
	CMP 0, @62
	SUB @121, 106
	SUB @-127, 100
	SUB 141, 0
	SUB 141, 0
	CMP #12, @200
	SUB 141, 0
	MOV -1, <-20
	MOV -1, <-20
	SUB 12, @10
	ADD 210, 60
	ADD 210, 60
	ADD 35, 9
	SUB @121, 103
	SUB @121, 101
	SPL 0, <402
	SUB @121, 103
	MOV -1, <-20
	MOV -1, <-20
	SPL 0, <402
