# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# vsim +nowarnTSCALE -Lf test_lib -Lf modules_lib -do test.do -gui -t 1ps -novopt test_lib.dig_core_tb 
# Loading sv_std.std
# Loading test_lib.dig_core_tb
# Loading modules_lib.uart_transceiver
# Loading modules_lib.dig_core
# Loading modules_lib.reg_fsm
# Loading modules_lib.reg_file
# Loading modules_lib.main_fsm
# Loading modules_lib.nco
# do test.do 
# 161
