

================================================================
== Vitis HLS Report for 'D_drain_IO_L1_out_wrapper_6_0_x1'
================================================================
* Date:           Sun Sep  4 23:23:03 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |       57|    40593|  0.190 us|  0.135 ms|   57|  40593|     none|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+------------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) |  Iteration |  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |   Latency  |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+------------+-----------+-----------+------+----------+
        |- D_drain_IO_L1_out_wrapper_6_0_x1_loop_1          |       56|    40592|  14 ~ 10148|          -|          -|     4|        no|
        | + D_drain_IO_L1_out_wrapper_6_0_x1_loop_2         |       12|    10146|    2 ~ 1691|          -|          -|     6|        no|
        |  ++ D_drain_IO_L1_out_wrapper_6_0_x1_loop_3       |     1296|     1296|         162|          -|          -|     8|        no|
        |   +++ D_drain_IO_L1_out_wrapper_6_0_x1_loop_4     |      160|      160|          10|          -|          -|    16|        no|
        |    ++++ D_drain_IO_L1_out_wrapper_6_0_x1_loop_5   |        4|        4|           1|          -|          -|     4|        no|
        |  ++ D_drain_IO_L1_out_wrapper_6_0_x1_loop_6       |      392|      392|          98|          -|          -|     4|        no|
        |   +++ D_drain_IO_L1_out_wrapper_6_0_x1_loop_7     |       96|       96|           6|          -|          -|    16|        no|
        |    ++++ D_drain_IO_L1_out_wrapper_6_0_x1_loop_8   |        4|        4|           2|          -|          -|     2|        no|
        |   +++ D_drain_IO_L1_out_wrapper_6_0_x1_loop_9     |       96|       96|           6|          -|          -|    16|        no|
        |    ++++ D_drain_IO_L1_out_wrapper_6_0_x1_loop_10  |        4|        4|           2|          -|          -|     2|        no|
        +---------------------------------------------------+---------+---------+------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      236|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        0|      -|      160|      162|     -|
|Multiplexer          |        -|      -|        -|      304|     -|
|Register             |        -|      -|      322|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      482|      702|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +----------------+------------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |     Memory     |                        Module                        | BRAM_18K|  FF | LUT | URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+------------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |data_split_V_U  |D_drain_IO_L1_out_boundary_wrapper_0_x0_data_split_V  |        0|   32|   33|    0|     4|   32|     1|          128|
    |local_D_V_U     |D_drain_IO_L1_out_boundary_wrapper_0_x0_local_D_V     |        0|  128|  129|    0|    32|  128|     1|         4096|
    +----------------+------------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |Total           |                                                      |        0|  160|  162|    0|    36|  160|     2|         4224|
    +----------------+------------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln24635_fu_549_p2     |         +|   0|  0|  12|           5|           5|
    |add_ln691_575_fu_379_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln691_576_fu_347_p2   |         +|   0|  0|  10|           3|           1|
    |add_ln691_577_fu_408_p2   |         +|   0|  0|  12|           5|           1|
    |add_ln691_578_fu_432_p2   |         +|   0|  0|  10|           3|           1|
    |add_ln691_579_fu_479_p2   |         +|   0|  0|  10|           3|           1|
    |add_ln691_580_fu_509_p2   |         +|   0|  0|  12|           5|           1|
    |add_ln691_581_fu_539_p2   |         +|   0|  0|   9|           2|           1|
    |add_ln691_582_fu_497_p2   |         +|   0|  0|  12|           5|           1|
    |add_ln691_583_fu_527_p2   |         +|   0|  0|   9|           2|           1|
    |add_ln691_fu_335_p2       |         +|   0|  0|  10|           3|           1|
    |icmp_ln870_fu_491_p2      |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln878_fu_443_p2      |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln890_640_fu_353_p2  |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln890_641_fu_373_p2  |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln890_642_fu_385_p2  |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_643_fu_485_p2  |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln890_644_fu_426_p2  |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_645_fu_521_p2  |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_646_fu_503_p2  |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_647_fu_559_p2  |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln890_648_fu_533_p2  |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln890_fu_341_p2      |      icmp|   0|  0|   9|           3|           4|
    |ap_block_state1           |        or|   0|  0|   2|           1|           1|
    |ap_block_state14          |        or|   0|  0|   2|           1|           1|
    |ret_fu_367_p2             |        or|   0|  0|   6|           6|           3|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 236|          92|          71|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  81|         17|    1|         17|
    |ap_done                                         |   9|          2|    1|          2|
    |c0_V_reg_216                                    |   9|          2|    3|          6|
    |c1_V_reg_227                                    |   9|          2|    3|          6|
    |c4_V_reg_280                                    |   9|          2|    3|          6|
    |c5_V_25_reg_291                                 |   9|          2|    5|         10|
    |c5_V_reg_302                                    |   9|          2|    5|         10|
    |c6_V_89_reg_313                                 |   9|          2|    2|          4|
    |c6_V_reg_324                                    |   9|          2|    2|          4|
    |c7_V_reg_238                                    |   9|          2|    4|          8|
    |c8_V_reg_249                                    |   9|          2|    5|         10|
    |data_split_V_address0                           |  26|          5|    2|         10|
    |data_split_V_address1                           |  14|          3|    2|          6|
    |data_split_V_d0                                 |  14|          3|   32|         96|
    |fifo_D_drain_D_drain_IO_L1_out_6_0_x1197_blk_n  |   9|          2|    1|          2|
    |fifo_D_drain_D_drain_IO_L1_out_6_0_x1197_din    |  14|          3|  128|        384|
    |fifo_D_drain_D_drain_IO_L1_out_6_1_x1198_blk_n  |   9|          2|    1|          2|
    |fifo_D_drain_PE_0_6_x1165_blk_n                 |   9|          2|    1|          2|
    |local_D_V_address0                              |  20|          4|    5|         20|
    |n_V_reg_260                                     |   9|          2|    3|          6|
    |p_Val2_s_reg_271                                |   9|          2|  128|        256|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 304|         65|  337|        867|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+-----+----+-----+-----------+
    |             Name             |  FF | LUT| Bits| Const Bits|
    +------------------------------+-----+----+-----+-----------+
    |add_ln691_575_reg_605         |    4|   0|    4|          0|
    |add_ln691_576_reg_593         |    3|   0|    3|          0|
    |add_ln691_577_reg_623         |    5|   0|    5|          0|
    |add_ln691_579_reg_669         |    3|   0|    3|          0|
    |add_ln691_580_reg_689         |    5|   0|    5|          0|
    |add_ln691_581_reg_710         |    2|   0|    2|          0|
    |add_ln691_582_reg_681         |    5|   0|    5|          0|
    |add_ln691_583_reg_702         |    2|   0|    2|          0|
    |add_ln691_reg_585             |    3|   0|    3|          0|
    |ap_CS_fsm                     |   16|   0|   16|          0|
    |ap_done_reg                   |    1|   0|    1|          0|
    |c0_V_reg_216                  |    3|   0|    3|          0|
    |c1_V_reg_227                  |    3|   0|    3|          0|
    |c4_V_reg_280                  |    3|   0|    3|          0|
    |c5_V_25_reg_291               |    5|   0|    5|          0|
    |c5_V_reg_302                  |    5|   0|    5|          0|
    |c6_V_89_reg_313               |    2|   0|    2|          0|
    |c6_V_reg_324                  |    2|   0|    2|          0|
    |c7_V_reg_238                  |    4|   0|    4|          0|
    |c8_V_reg_249                  |    5|   0|    5|          0|
    |data_split_V_addr_54_reg_618  |    2|   0|    2|          0|
    |icmp_ln870_reg_677            |    1|   0|    1|          0|
    |icmp_ln890_641_reg_601        |    1|   0|    1|          0|
    |local_D_V_addr_reg_628        |    5|   0|    5|          0|
    |n_V_reg_260                   |    3|   0|    3|          0|
    |p_Val2_s_reg_271              |  128|   0|  128|          0|
    |shl_ln890_reg_694             |    4|   0|    5|          1|
    |tmp_197_reg_636               |   32|   0|   32|          0|
    |tmp_reg_613                   |    1|   0|    1|          0|
    |v2_V_958_reg_664              |   32|   0|   32|          0|
    |v2_V_reg_659                  |   32|   0|   32|          0|
    +------------------------------+-----+----+-----+-----------+
    |Total                         |  322|   0|  323|          1|
    +------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|                     RTL Ports                    | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                                            |   in|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_6_0_x1|  return value|
|ap_rst                                            |   in|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_6_0_x1|  return value|
|ap_start                                          |   in|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_6_0_x1|  return value|
|ap_done                                           |  out|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_6_0_x1|  return value|
|ap_continue                                       |   in|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_6_0_x1|  return value|
|ap_idle                                           |  out|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_6_0_x1|  return value|
|ap_ready                                          |  out|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_6_0_x1|  return value|
|fifo_D_drain_D_drain_IO_L1_out_6_1_x1198_dout     |   in|  128|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_6_1_x1198|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_6_1_x1198_empty_n  |   in|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_6_1_x1198|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_6_1_x1198_read     |  out|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_6_1_x1198|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_6_0_x1197_din      |  out|  128|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_6_0_x1197|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_6_0_x1197_full_n   |   in|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_6_0_x1197|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_6_0_x1197_write    |  out|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_6_0_x1197|       pointer|
|fifo_D_drain_PE_0_6_x1165_dout                    |   in|   32|     ap_fifo|                 fifo_D_drain_PE_0_6_x1165|       pointer|
|fifo_D_drain_PE_0_6_x1165_empty_n                 |   in|    1|     ap_fifo|                 fifo_D_drain_PE_0_6_x1165|       pointer|
|fifo_D_drain_PE_0_6_x1165_read                    |  out|    1|     ap_fifo|                 fifo_D_drain_PE_0_6_x1165|       pointer|
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 11 4 2 
4 --> 5 11 
5 --> 6 4 
6 --> 7 
7 --> 8 7 
8 --> 9 
9 --> 10 
10 --> 5 
11 --> 12 3 
12 --> 13 15 11 
13 --> 14 12 
14 --> 13 
15 --> 16 12 
16 --> 15 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_6_1_x1198, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_6_0_x1197, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_0_6_x1165, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_6_1_x1198, void @empty_281, i32 0, i32 0, void @empty_295, i32 0, i32 0, void @empty_295, void @empty_295, void @empty_295, i32 0, i32 0, i32 0, i32 0, void @empty_295, void @empty_295"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_6_0_x1197, void @empty_281, i32 0, i32 0, void @empty_295, i32 0, i32 0, void @empty_295, void @empty_295, void @empty_295, i32 0, i32 0, i32 0, i32 0, void @empty_295, void @empty_295"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_0_6_x1165, void @empty_281, i32 0, i32 0, void @empty_295, i32 0, i32 0, void @empty_295, void @empty_295, void @empty_295, i32 0, i32 0, i32 0, i32 0, void @empty_295, void @empty_295"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.73ns)   --->   "%local_D_V = alloca i64 1" [./dut.cpp:24588]   --->   Operation 23 'alloca' 'local_D_V' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_1 : Operation 24 [1/1] (0.69ns)   --->   "%data_split_V = alloca i64 1" [./dut.cpp:24597]   --->   Operation 24 'alloca' 'data_split_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_split_V_addr = getelementptr i32 %data_split_V, i64 0, i64 3"   --->   Operation 25 'getelementptr' 'data_split_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%data_split_V_addr_51 = getelementptr i32 %data_split_V, i64 0, i64 2"   --->   Operation 26 'getelementptr' 'data_split_V_addr_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%data_split_V_addr_52 = getelementptr i32 %data_split_V, i64 0, i64 1"   --->   Operation 27 'getelementptr' 'data_split_V_addr_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_split_V_addr_53 = getelementptr i32 %data_split_V, i64 0, i64 0"   --->   Operation 28 'getelementptr' 'data_split_V_addr_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%br_ln24591 = br void" [./dut.cpp:24591]   --->   Operation 29 'br' 'br_ln24591' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.57>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%c0_V = phi i3 %add_ln691, void, i3 0, void"   --->   Operation 30 'phi' 'c0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.57ns)   --->   "%add_ln691 = add i3 %c0_V, i3 1"   --->   Operation 31 'add' 'add_ln691' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.49ns)   --->   "%icmp_ln890 = icmp_eq  i3 %c0_V, i3 4"   --->   Operation 32 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln24591 = br i1 %icmp_ln890, void %.split24, void" [./dut.cpp:24591]   --->   Operation 34 'br' 'br_ln24591' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln24591 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1313" [./dut.cpp:24591]   --->   Operation 35 'specloopname' 'specloopname_ln24591' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.38ns)   --->   "%br_ln24592 = br void" [./dut.cpp:24592]   --->   Operation 36 'br' 'br_ln24592' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln24658 = ret" [./dut.cpp:24658]   --->   Operation 37 'ret' 'ret_ln24658' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.73>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%c1_V = phi i3 0, void %.split24, i3 %add_ln691_576, void %.loopexit421"   --->   Operation 38 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.57ns)   --->   "%add_ln691_576 = add i3 %c1_V, i3 1"   --->   Operation 39 'add' 'add_ln691_576' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.49ns)   --->   "%icmp_ln890_640 = icmp_eq  i3 %c1_V, i3 6"   --->   Operation 40 'icmp' 'icmp_ln890_640' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln24592 = br i1 %icmp_ln890_640, void %.split22, void" [./dut.cpp:24592]   --->   Operation 42 'br' 'br_ln24592' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln1461 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1277"   --->   Operation 43 'specloopname' 'specloopname_ln1461' <Predicate = (!icmp_ln890_640)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln890_641)   --->   "%ret_118 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %c1_V, i3 0"   --->   Operation 44 'bitconcatenate' 'ret_118' <Predicate = (!icmp_ln890_640)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln890_641)   --->   "%ret = or i6 %ret_118, i6 6"   --->   Operation 45 'or' 'ret' <Predicate = (!icmp_ln890_640)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.61ns) (out node of the LUT)   --->   "%icmp_ln890_641 = icmp_ult  i6 %ret, i6 42"   --->   Operation 46 'icmp' 'icmp_ln890_641' <Predicate = (!icmp_ln890_640)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln24593 = br i1 %icmp_ln890_641, void %.loopexit421, void %.preheader6.preheader" [./dut.cpp:24593]   --->   Operation 47 'br' 'br_ln24593' <Predicate = (!icmp_ln890_640)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader6"   --->   Operation 48 'br' 'br_ln890' <Predicate = (!icmp_ln890_640 & icmp_ln890_641)> <Delay = 0.38>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 49 'br' 'br_ln0' <Predicate = (icmp_ln890_640)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.70>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%c7_V = phi i4 %add_ln691_575, void, i4 0, void %.preheader6.preheader"   --->   Operation 50 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.70ns)   --->   "%add_ln691_575 = add i4 %c7_V, i4 1"   --->   Operation 51 'add' 'add_ln691_575' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.65ns)   --->   "%icmp_ln890_642 = icmp_eq  i4 %c7_V, i4 8"   --->   Operation 52 'icmp' 'icmp_ln890_642' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 53 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln24599 = br i1 %icmp_ln890_642, void %.split10, void %.preheader5.preheader" [./dut.cpp:24599]   --->   Operation 54 'br' 'br_ln24599' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln24599 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1178" [./dut.cpp:24599]   --->   Operation 55 'specloopname' 'specloopname_ln24599' <Predicate = (!icmp_ln890_642)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%empty = trunc i4 %c7_V"   --->   Operation 56 'trunc' 'empty' <Predicate = (!icmp_ln890_642)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %c7_V, i32 2"   --->   Operation 57 'bitselect' 'tmp' <Predicate = (!icmp_ln890_642)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%idxprom = zext i2 %empty"   --->   Operation 58 'zext' 'idxprom' <Predicate = (!icmp_ln890_642)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%data_split_V_addr_54 = getelementptr i32 %data_split_V, i64 0, i64 %idxprom"   --->   Operation 59 'getelementptr' 'data_split_V_addr_54' <Predicate = (!icmp_ln890_642)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.38ns)   --->   "%br_ln24601 = br void" [./dut.cpp:24601]   --->   Operation 60 'br' 'br_ln24601' <Predicate = (!icmp_ln890_642)> <Delay = 0.38>
ST_4 : Operation 61 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader5"   --->   Operation 61 'br' 'br_ln890' <Predicate = (icmp_ln890_642)> <Delay = 0.38>

State 5 <SV = 4> <Delay = 0.73>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%c8_V = phi i5 %add_ln691_577, void, i5 0, void %.split10"   --->   Operation 62 'phi' 'c8_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.70ns)   --->   "%add_ln691_577 = add i5 %c8_V, i5 1"   --->   Operation 63 'add' 'add_ln691_577' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %c8_V, i1 %tmp" [./dut.cpp:24609]   --->   Operation 64 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln24609 = zext i6 %tmp_s" [./dut.cpp:24609]   --->   Operation 65 'zext' 'zext_ln24609' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%local_D_V_addr = getelementptr i128 %local_D_V, i64 0, i64 %zext_ln24609" [./dut.cpp:24609]   --->   Operation 66 'getelementptr' 'local_D_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.63ns)   --->   "%icmp_ln890_644 = icmp_eq  i5 %c8_V, i5 16"   --->   Operation 67 'icmp' 'icmp_ln890_644' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 68 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln24601 = br i1 %icmp_ln890_644, void %.split8, void" [./dut.cpp:24601]   --->   Operation 69 'br' 'br_ln24601' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [2/2] (0.73ns)   --->   "%out_data_V = load i5 %local_D_V_addr" [./dut.cpp:24609]   --->   Operation 70 'load' 'out_data_V' <Predicate = (!icmp_ln890_644)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader6"   --->   Operation 71 'br' 'br_ln0' <Predicate = (icmp_ln890_644)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.21>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln24601 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1095" [./dut.cpp:24601]   --->   Operation 72 'specloopname' 'specloopname_ln24601' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (1.21ns)   --->   "%tmp_197 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_D_drain_PE_0_6_x1165" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 73 'read' 'tmp_197' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 74 [1/2] (0.73ns)   --->   "%out_data_V = load i5 %local_D_V_addr" [./dut.cpp:24609]   --->   Operation 74 'load' 'out_data_V' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_6 : Operation 75 [1/1] (0.38ns)   --->   "%br_ln24610 = br void" [./dut.cpp:24610]   --->   Operation 75 'br' 'br_ln24610' <Predicate = true> <Delay = 0.38>

State 7 <SV = 6> <Delay = 1.19>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%n_V = phi i3 %add_ln691_578, void %.split, i3 0, void %.split8"   --->   Operation 76 'phi' 'n_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i128 %zext_ln1497, void %.split, i128 %out_data_V, void %.split8"   --->   Operation 77 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.57ns)   --->   "%add_ln691_578 = add i3 %n_V, i3 1"   --->   Operation 78 'add' 'add_ln691_578' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln878 = zext i3 %n_V"   --->   Operation 79 'zext' 'zext_ln878' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.49ns)   --->   "%icmp_ln878 = icmp_eq  i3 %n_V, i3 4"   --->   Operation 80 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 81 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln24610 = br i1 %icmp_ln878, void %.split, void" [./dut.cpp:24610]   --->   Operation 82 'br' 'br_ln24610' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1094"   --->   Operation 83 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i128 %p_Val2_s"   --->   Operation 84 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%data_split_V_addr_55 = getelementptr i32 %data_split_V, i64 0, i64 %zext_ln878" [./dut.cpp:24611]   --->   Operation 85 'getelementptr' 'data_split_V_addr_55' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.69ns)   --->   "%store_ln24611 = store i32 %trunc_ln674, i2 %data_split_V_addr_55" [./dut.cpp:24611]   --->   Operation 86 'store' 'store_ln24611' <Predicate = (!icmp_ln878)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%r = partselect i96 @_ssdm_op_PartSelect.i96.i128.i32.i32, i128 %p_Val2_s, i32 32, i32 127"   --->   Operation 87 'partselect' 'r' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln1497 = zext i96 %r"   --->   Operation 88 'zext' 'zext_ln1497' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 89 'br' 'br_ln0' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.69ns)   --->   "%store_ln24619 = store i32 %tmp_197, i2 %data_split_V_addr_54" [./dut.cpp:24619]   --->   Operation 90 'store' 'store_ln24619' <Predicate = (icmp_ln878)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 8 <SV = 7> <Delay = 0.69>
ST_8 : Operation 91 [2/2] (0.69ns)   --->   "%v2_V = load i2 %data_split_V_addr_53"   --->   Operation 91 'load' 'v2_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 92 [2/2] (0.69ns)   --->   "%v2_V_958 = load i2 %data_split_V_addr_52"   --->   Operation 92 'load' 'v2_V_958' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 9 <SV = 8> <Delay = 0.69>
ST_9 : Operation 93 [1/2] (0.69ns)   --->   "%v2_V = load i2 %data_split_V_addr_53"   --->   Operation 93 'load' 'v2_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 94 [1/2] (0.69ns)   --->   "%v2_V_958 = load i2 %data_split_V_addr_52"   --->   Operation 94 'load' 'v2_V_958' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 95 [2/2] (0.69ns)   --->   "%v2_V_959 = load i2 %data_split_V_addr_51"   --->   Operation 95 'load' 'v2_V_959' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 96 [2/2] (0.69ns)   --->   "%v1_V = load i2 %data_split_V_addr"   --->   Operation 96 'load' 'v1_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 10 <SV = 9> <Delay = 1.42>
ST_10 : Operation 97 [1/2] (0.69ns)   --->   "%v2_V_959 = load i2 %data_split_V_addr_51"   --->   Operation 97 'load' 'v2_V_959' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_10 : Operation 98 [1/2] (0.69ns)   --->   "%v1_V = load i2 %data_split_V_addr"   --->   Operation 98 'load' 'v1_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %v1_V, i32 %v2_V_959, i32 %v2_V_958, i32 %v2_V"   --->   Operation 99 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.73ns)   --->   "%store_ln24621 = store i128 %p_Result_s, i5 %local_D_V_addr" [./dut.cpp:24621]   --->   Operation 100 'store' 'store_ln24621' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 101 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 11 <SV = 4> <Delay = 0.61>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%c4_V = phi i3 %add_ln691_579, void %.loopexit, i3 0, void %.preheader5.preheader"   --->   Operation 102 'phi' 'c4_V' <Predicate = (icmp_ln890_641)> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (0.57ns)   --->   "%add_ln691_579 = add i3 %c4_V, i3 1"   --->   Operation 103 'add' 'add_ln691_579' <Predicate = (icmp_ln890_641)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 104 [1/1] (0.49ns)   --->   "%icmp_ln890_643 = icmp_eq  i3 %c4_V, i3 4"   --->   Operation 104 'icmp' 'icmp_ln890_643' <Predicate = (icmp_ln890_641)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 105 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (icmp_ln890_641)> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln24625 = br i1 %icmp_ln890_643, void %.split20, void %.loopexit421.loopexit" [./dut.cpp:24625]   --->   Operation 106 'br' 'br_ln24625' <Predicate = (icmp_ln890_641)> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_207"   --->   Operation 107 'specloopname' 'specloopname_ln1616' <Predicate = (icmp_ln890_641 & !icmp_ln890_643)> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.49ns)   --->   "%icmp_ln870 = icmp_eq  i3 %c4_V, i3 0"   --->   Operation 108 'icmp' 'icmp_ln870' <Predicate = (icmp_ln890_641 & !icmp_ln890_643)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln24627 = br i1 %icmp_ln870, void %.preheader.preheader, void %.preheader3.preheader" [./dut.cpp:24627]   --->   Operation 109 'br' 'br_ln24627' <Predicate = (icmp_ln890_641 & !icmp_ln890_643)> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader"   --->   Operation 110 'br' 'br_ln890' <Predicate = (icmp_ln890_641 & !icmp_ln890_643 & !icmp_ln870)> <Delay = 0.38>
ST_11 : Operation 111 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader3"   --->   Operation 111 'br' 'br_ln890' <Predicate = (icmp_ln890_641 & !icmp_ln890_643 & icmp_ln870)> <Delay = 0.38>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit421"   --->   Operation 112 'br' 'br_ln0' <Predicate = (icmp_ln890_641 & icmp_ln890_643)> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 113 'br' 'br_ln0' <Predicate = (icmp_ln890_643) | (!icmp_ln890_641)> <Delay = 0.00>

State 12 <SV = 5> <Delay = 0.70>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%c5_V_25 = phi i5 %add_ln691_582, void, i5 0, void %.preheader.preheader"   --->   Operation 114 'phi' 'c5_V_25' <Predicate = (!icmp_ln870)> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (0.70ns)   --->   "%add_ln691_582 = add i5 %c5_V_25, i5 1"   --->   Operation 115 'add' 'add_ln691_582' <Predicate = (!icmp_ln870)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 116 [1/1] (0.63ns)   --->   "%icmp_ln890_646 = icmp_eq  i5 %c5_V_25, i5 16"   --->   Operation 116 'icmp' 'icmp_ln890_646' <Predicate = (!icmp_ln870)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 117 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln870)> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln24642 = br i1 %icmp_ln890_646, void %.split14, void %.loopexit.loopexit" [./dut.cpp:24642]   --->   Operation 118 'br' 'br_ln24642' <Predicate = (!icmp_ln870)> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%specloopname_ln24642 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1303" [./dut.cpp:24642]   --->   Operation 119 'specloopname' 'specloopname_ln24642' <Predicate = (!icmp_ln870 & !icmp_ln890_646)> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (0.38ns)   --->   "%br_ln24644 = br void" [./dut.cpp:24644]   --->   Operation 120 'br' 'br_ln24644' <Predicate = (!icmp_ln870 & !icmp_ln890_646)> <Delay = 0.38>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 121 'br' 'br_ln0' <Predicate = (!icmp_ln870 & icmp_ln890_646)> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%c5_V = phi i5 %add_ln691_580, void, i5 0, void %.preheader3.preheader"   --->   Operation 122 'phi' 'c5_V' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (0.70ns)   --->   "%add_ln691_580 = add i5 %c5_V, i5 1"   --->   Operation 123 'add' 'add_ln691_580' <Predicate = (icmp_ln870)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%shl_ln890 = shl i5 %c5_V, i5 1"   --->   Operation 124 'shl' 'shl_ln890' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (0.63ns)   --->   "%icmp_ln890_645 = icmp_eq  i5 %c5_V, i5 16"   --->   Operation 125 'icmp' 'icmp_ln890_645' <Predicate = (icmp_ln870)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 126 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln24628 = br i1 %icmp_ln890_645, void %.split18, void %.loopexit.loopexit53" [./dut.cpp:24628]   --->   Operation 127 'br' 'br_ln24628' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%specloopname_ln24628 = specloopname void @_ssdm_op_SpecLoopName, void @empty_345" [./dut.cpp:24628]   --->   Operation 128 'specloopname' 'specloopname_ln24628' <Predicate = (icmp_ln870 & !icmp_ln890_645)> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (0.38ns)   --->   "%br_ln24630 = br void" [./dut.cpp:24630]   --->   Operation 129 'br' 'br_ln24630' <Predicate = (icmp_ln870 & !icmp_ln890_645)> <Delay = 0.38>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 130 'br' 'br_ln0' <Predicate = (icmp_ln870 & icmp_ln890_645)> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader5"   --->   Operation 131 'br' 'br_ln0' <Predicate = (icmp_ln870 & icmp_ln890_645) | (!icmp_ln870 & icmp_ln890_646)> <Delay = 0.00>

State 13 <SV = 6> <Delay = 0.43>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%c6_V_89 = phi i2 %add_ln691_583, void %.split12, i2 0, void %.split14"   --->   Operation 132 'phi' 'c6_V_89' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 133 [1/1] (0.43ns)   --->   "%add_ln691_583 = add i2 %c6_V_89, i2 1"   --->   Operation 133 'add' 'add_ln691_583' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 134 [1/1] (0.34ns)   --->   "%icmp_ln890_648 = icmp_eq  i2 %c6_V_89, i2 2"   --->   Operation 134 'icmp' 'icmp_ln890_648' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 135 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln24644 = br i1 %icmp_ln890_648, void %.split12, void" [./dut.cpp:24644]   --->   Operation 136 'br' 'br_ln24644' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 137 'br' 'br_ln0' <Predicate = (icmp_ln890_648)> <Delay = 0.00>

State 14 <SV = 7> <Delay = 2.43>
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "%specloopname_ln24644 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1228" [./dut.cpp:24644]   --->   Operation 138 'specloopname' 'specloopname_ln24644' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 139 [1/1] (1.21ns)   --->   "%tmp_198 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_6_1_x1198" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 139 'read' 'tmp_198' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_14 : Operation 140 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_6_0_x1197, i128 %tmp_198" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 140 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_14 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 141 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 15 <SV = 6> <Delay = 1.43>
ST_15 : Operation 142 [1/1] (0.00ns)   --->   "%c6_V = phi i2 %add_ln691_581, void %.split16, i2 0, void %.split18"   --->   Operation 142 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 143 [1/1] (0.43ns)   --->   "%add_ln691_581 = add i2 %c6_V, i2 1"   --->   Operation 143 'add' 'add_ln691_581' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln24635 = zext i2 %c6_V" [./dut.cpp:24635]   --->   Operation 144 'zext' 'zext_ln24635' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 145 [1/1] (0.70ns)   --->   "%add_ln24635 = add i5 %shl_ln890, i5 %zext_ln24635" [./dut.cpp:24635]   --->   Operation 145 'add' 'add_ln24635' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln24635_1 = zext i5 %add_ln24635" [./dut.cpp:24635]   --->   Operation 146 'zext' 'zext_ln24635_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 147 [1/1] (0.00ns)   --->   "%local_D_V_addr_11 = getelementptr i128 %local_D_V, i64 0, i64 %zext_ln24635_1" [./dut.cpp:24635]   --->   Operation 147 'getelementptr' 'local_D_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 148 [1/1] (0.34ns)   --->   "%icmp_ln890_647 = icmp_eq  i2 %c6_V, i2 2"   --->   Operation 148 'icmp' 'icmp_ln890_647' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 149 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 149 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln24630 = br i1 %icmp_ln890_647, void %.split16, void" [./dut.cpp:24630]   --->   Operation 150 'br' 'br_ln24630' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 151 [2/2] (0.73ns)   --->   "%local_D_V_load = load i5 %local_D_V_addr_11" [./dut.cpp:24635]   --->   Operation 151 'load' 'local_D_V_load' <Predicate = (!icmp_ln890_647)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_15 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader3"   --->   Operation 152 'br' 'br_ln0' <Predicate = (icmp_ln890_647)> <Delay = 0.00>

State 16 <SV = 7> <Delay = 1.94>
ST_16 : Operation 153 [1/1] (0.00ns)   --->   "%specloopname_ln24630 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1226" [./dut.cpp:24630]   --->   Operation 153 'specloopname' 'specloopname_ln24630' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 154 [1/2] (0.73ns)   --->   "%local_D_V_load = load i5 %local_D_V_addr_11" [./dut.cpp:24635]   --->   Operation 154 'load' 'local_D_V_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_16 : Operation 155 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_6_0_x1197, i128 %local_D_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 155 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_16 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 156 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_D_drain_D_drain_IO_L1_out_6_1_x1198]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_D_drain_D_drain_IO_L1_out_6_0_x1197]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_D_drain_PE_0_6_x1165]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0       (specmemcore      ) [ 00000000000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000]
local_D_V             (alloca           ) [ 00111111111111111]
data_split_V          (alloca           ) [ 00111111111111111]
data_split_V_addr     (getelementptr    ) [ 00111111111111111]
data_split_V_addr_51  (getelementptr    ) [ 00111111111111111]
data_split_V_addr_52  (getelementptr    ) [ 00111111111111111]
data_split_V_addr_53  (getelementptr    ) [ 00111111111111111]
br_ln24591            (br               ) [ 01111111111111111]
c0_V                  (phi              ) [ 00100000000000000]
add_ln691             (add              ) [ 01111111111111111]
icmp_ln890            (icmp             ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln24591            (br               ) [ 00000000000000000]
specloopname_ln24591  (specloopname     ) [ 00000000000000000]
br_ln24592            (br               ) [ 00111111111111111]
ret_ln24658           (ret              ) [ 00000000000000000]
c1_V                  (phi              ) [ 00010000000000000]
add_ln691_576         (add              ) [ 00111111111111111]
icmp_ln890_640        (icmp             ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln24592            (br               ) [ 00000000000000000]
specloopname_ln1461   (specloopname     ) [ 00000000000000000]
ret_118               (bitconcatenate   ) [ 00000000000000000]
ret                   (or               ) [ 00000000000000000]
icmp_ln890_641        (icmp             ) [ 00111111111111111]
br_ln24593            (br               ) [ 00000000000000000]
br_ln890              (br               ) [ 00111111111111111]
br_ln0                (br               ) [ 01111111111111111]
c7_V                  (phi              ) [ 00001000000000000]
add_ln691_575         (add              ) [ 00111111111111111]
icmp_ln890_642        (icmp             ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln24599            (br               ) [ 00000000000000000]
specloopname_ln24599  (specloopname     ) [ 00000000000000000]
empty                 (trunc            ) [ 00000000000000000]
tmp                   (bitselect        ) [ 00000111111000000]
idxprom               (zext             ) [ 00000000000000000]
data_split_V_addr_54  (getelementptr    ) [ 00000111111000000]
br_ln24601            (br               ) [ 00111111111111111]
br_ln890              (br               ) [ 00111111111111111]
c8_V                  (phi              ) [ 00000100000000000]
add_ln691_577         (add              ) [ 00111111111111111]
tmp_s                 (bitconcatenate   ) [ 00000000000000000]
zext_ln24609          (zext             ) [ 00000000000000000]
local_D_V_addr        (getelementptr    ) [ 00000011111000000]
icmp_ln890_644        (icmp             ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln24601            (br               ) [ 00000000000000000]
br_ln0                (br               ) [ 00111111111111111]
specloopname_ln24601  (specloopname     ) [ 00000000000000000]
tmp_197               (read             ) [ 00000001000000000]
out_data_V            (load             ) [ 00111111111111111]
br_ln24610            (br               ) [ 00111111111111111]
n_V                   (phi              ) [ 00000001000000000]
p_Val2_s              (phi              ) [ 00000001000000000]
add_ln691_578         (add              ) [ 00111111111111111]
zext_ln878            (zext             ) [ 00000000000000000]
icmp_ln878            (icmp             ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln24610            (br               ) [ 00000000000000000]
specloopname_ln674    (specloopname     ) [ 00000000000000000]
trunc_ln674           (trunc            ) [ 00000000000000000]
data_split_V_addr_55  (getelementptr    ) [ 00000000000000000]
store_ln24611         (store            ) [ 00000000000000000]
r                     (partselect       ) [ 00000000000000000]
zext_ln1497           (zext             ) [ 00111111111111111]
br_ln0                (br               ) [ 00111111111111111]
store_ln24619         (store            ) [ 00000000000000000]
v2_V                  (load             ) [ 00000000001000000]
v2_V_958              (load             ) [ 00000000001000000]
v2_V_959              (load             ) [ 00000000000000000]
v1_V                  (load             ) [ 00000000000000000]
p_Result_s            (bitconcatenate   ) [ 00000000000000000]
store_ln24621         (store            ) [ 00000000000000000]
br_ln0                (br               ) [ 00111111111111111]
c4_V                  (phi              ) [ 00000000000100000]
add_ln691_579         (add              ) [ 00111111111111111]
icmp_ln890_643        (icmp             ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln24625            (br               ) [ 00000000000000000]
specloopname_ln1616   (specloopname     ) [ 00000000000000000]
icmp_ln870            (icmp             ) [ 00111111111111111]
br_ln24627            (br               ) [ 00000000000000000]
br_ln890              (br               ) [ 00111111111111111]
br_ln890              (br               ) [ 00111111111111111]
br_ln0                (br               ) [ 00000000000000000]
br_ln0                (br               ) [ 00111111111111111]
c5_V_25               (phi              ) [ 00000000000010000]
add_ln691_582         (add              ) [ 00111111111111111]
icmp_ln890_646        (icmp             ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln24642            (br               ) [ 00000000000000000]
specloopname_ln24642  (specloopname     ) [ 00000000000000000]
br_ln24644            (br               ) [ 00111111111111111]
br_ln0                (br               ) [ 00000000000000000]
c5_V                  (phi              ) [ 00000000000010000]
add_ln691_580         (add              ) [ 00111111111111111]
shl_ln890             (shl              ) [ 00000000000000011]
icmp_ln890_645        (icmp             ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln24628            (br               ) [ 00000000000000000]
specloopname_ln24628  (specloopname     ) [ 00000000000000000]
br_ln24630            (br               ) [ 00111111111111111]
br_ln0                (br               ) [ 00000000000000000]
br_ln0                (br               ) [ 00111111111111111]
c6_V_89               (phi              ) [ 00000000000001000]
add_ln691_583         (add              ) [ 00111111111111111]
icmp_ln890_648        (icmp             ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln24644            (br               ) [ 00000000000000000]
br_ln0                (br               ) [ 00111111111111111]
specloopname_ln24644  (specloopname     ) [ 00000000000000000]
tmp_198               (read             ) [ 00000000000000000]
write_ln174           (write            ) [ 00000000000000000]
br_ln0                (br               ) [ 00111111111111111]
c6_V                  (phi              ) [ 00000000000000010]
add_ln691_581         (add              ) [ 00111111111111111]
zext_ln24635          (zext             ) [ 00000000000000000]
add_ln24635           (add              ) [ 00000000000000000]
zext_ln24635_1        (zext             ) [ 00000000000000000]
local_D_V_addr_11     (getelementptr    ) [ 00000000000000001]
icmp_ln890_647        (icmp             ) [ 00111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln24630            (br               ) [ 00000000000000000]
br_ln0                (br               ) [ 00111111111111111]
specloopname_ln24630  (specloopname     ) [ 00000000000000000]
local_D_V_load        (load             ) [ 00000000000000000]
write_ln174           (write            ) [ 00000000000000000]
br_ln0                (br               ) [ 00111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_D_drain_D_drain_IO_L1_out_6_1_x1198">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_6_1_x1198"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_D_drain_D_drain_IO_L1_out_6_0_x1197">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_6_0_x1197"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_D_drain_PE_0_6_x1165">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_PE_0_6_x1165"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_281"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_295"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1313"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1277"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1178"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1095"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1094"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i96.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_207"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1303"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_345"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1228"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1226"/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="local_D_V_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_D_V/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="data_split_V_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_split_V/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_197_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_197/6 "/>
</bind>
</comp>

<comp id="128" class="1004" name="tmp_198_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="128" slack="0"/>
<pin id="130" dir="0" index="1" bw="128" slack="0"/>
<pin id="131" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_198/14 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="128" slack="0"/>
<pin id="137" dir="0" index="2" bw="128" slack="0"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/14 write_ln174/16 "/>
</bind>
</comp>

<comp id="142" class="1004" name="data_split_V_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="3" slack="0"/>
<pin id="146" dir="1" index="3" bw="2" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="data_split_V_addr_51_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="3" slack="0"/>
<pin id="154" dir="1" index="3" bw="2" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_51/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="data_split_V_addr_52_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="1" slack="0"/>
<pin id="162" dir="1" index="3" bw="2" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_52/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="data_split_V_addr_53_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="1" slack="0"/>
<pin id="170" dir="1" index="3" bw="2" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_53/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="data_split_V_addr_54_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="2" slack="0"/>
<pin id="178" dir="1" index="3" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_54/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="local_D_V_addr_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="6" slack="0"/>
<pin id="184" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_D_V_addr/5 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="5" slack="0"/>
<pin id="188" dir="0" index="1" bw="128" slack="0"/>
<pin id="189" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="out_data_V/5 store_ln24621/10 local_D_V_load/15 "/>
</bind>
</comp>

<comp id="192" class="1004" name="data_split_V_addr_55_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="3" slack="0"/>
<pin id="196" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_split_V_addr_55/7 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_access_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="2" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="0" index="2" bw="0" slack="7"/>
<pin id="204" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="205" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="206" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="3" bw="32" slack="0"/>
<pin id="207" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln24611/7 store_ln24619/7 v2_V/8 v2_V_958/8 v2_V_959/9 v1_V/9 "/>
</bind>
</comp>

<comp id="208" class="1004" name="local_D_V_addr_11_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="5" slack="0"/>
<pin id="212" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_D_V_addr_11/15 "/>
</bind>
</comp>

<comp id="216" class="1005" name="c0_V_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="3" slack="1"/>
<pin id="218" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c0_V (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="c0_V_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="3" slack="0"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="1" slack="1"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c0_V/2 "/>
</bind>
</comp>

<comp id="227" class="1005" name="c1_V_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="3" slack="1"/>
<pin id="229" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c1_V (phireg) "/>
</bind>
</comp>

<comp id="231" class="1004" name="c1_V_phi_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="1"/>
<pin id="233" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="3" slack="0"/>
<pin id="235" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c1_V/3 "/>
</bind>
</comp>

<comp id="238" class="1005" name="c7_V_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="1"/>
<pin id="240" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c7_V (phireg) "/>
</bind>
</comp>

<comp id="242" class="1004" name="c7_V_phi_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="4" slack="0"/>
<pin id="244" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="1" slack="1"/>
<pin id="246" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V/4 "/>
</bind>
</comp>

<comp id="249" class="1005" name="c8_V_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="5" slack="1"/>
<pin id="251" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c8_V (phireg) "/>
</bind>
</comp>

<comp id="253" class="1004" name="c8_V_phi_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="5" slack="0"/>
<pin id="255" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="1" slack="1"/>
<pin id="257" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c8_V/5 "/>
</bind>
</comp>

<comp id="260" class="1005" name="n_V_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="3" slack="1"/>
<pin id="262" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="n_V (phireg) "/>
</bind>
</comp>

<comp id="264" class="1004" name="n_V_phi_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="3" slack="0"/>
<pin id="266" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="1" slack="1"/>
<pin id="268" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n_V/7 "/>
</bind>
</comp>

<comp id="271" class="1005" name="p_Val2_s_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="273" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="274" class="1004" name="p_Val2_s_phi_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="96" slack="0"/>
<pin id="276" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="128" slack="1"/>
<pin id="278" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/7 "/>
</bind>
</comp>

<comp id="280" class="1005" name="c4_V_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="3" slack="1"/>
<pin id="282" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c4_V (phireg) "/>
</bind>
</comp>

<comp id="284" class="1004" name="c4_V_phi_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="3" slack="0"/>
<pin id="286" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="1" slack="1"/>
<pin id="288" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_V/11 "/>
</bind>
</comp>

<comp id="291" class="1005" name="c5_V_25_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="5" slack="1"/>
<pin id="293" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c5_V_25 (phireg) "/>
</bind>
</comp>

<comp id="295" class="1004" name="c5_V_25_phi_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="5" slack="0"/>
<pin id="297" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="298" dir="0" index="2" bw="1" slack="1"/>
<pin id="299" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V_25/12 "/>
</bind>
</comp>

<comp id="302" class="1005" name="c5_V_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="5" slack="1"/>
<pin id="304" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c5_V (phireg) "/>
</bind>
</comp>

<comp id="306" class="1004" name="c5_V_phi_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="5" slack="0"/>
<pin id="308" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="309" dir="0" index="2" bw="1" slack="1"/>
<pin id="310" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="311" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V/12 "/>
</bind>
</comp>

<comp id="313" class="1005" name="c6_V_89_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="2" slack="1"/>
<pin id="315" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c6_V_89 (phireg) "/>
</bind>
</comp>

<comp id="317" class="1004" name="c6_V_89_phi_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="2" slack="0"/>
<pin id="319" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="320" dir="0" index="2" bw="1" slack="1"/>
<pin id="321" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V_89/13 "/>
</bind>
</comp>

<comp id="324" class="1005" name="c6_V_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="2" slack="1"/>
<pin id="326" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c6_V (phireg) "/>
</bind>
</comp>

<comp id="328" class="1004" name="c6_V_phi_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="2" slack="0"/>
<pin id="330" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="2" bw="1" slack="1"/>
<pin id="332" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V/15 "/>
</bind>
</comp>

<comp id="335" class="1004" name="add_ln691_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="3" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="icmp_ln890_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="3" slack="0"/>
<pin id="343" dir="0" index="1" bw="3" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="add_ln691_576_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="3" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_576/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="icmp_ln890_640_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="3" slack="0"/>
<pin id="355" dir="0" index="1" bw="3" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_640/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="ret_118_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="6" slack="0"/>
<pin id="361" dir="0" index="1" bw="3" slack="0"/>
<pin id="362" dir="0" index="2" bw="1" slack="0"/>
<pin id="363" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_118/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="ret_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="6" slack="0"/>
<pin id="369" dir="0" index="1" bw="6" slack="0"/>
<pin id="370" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="ret/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="icmp_ln890_641_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="6" slack="0"/>
<pin id="375" dir="0" index="1" bw="6" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_641/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="add_ln691_575_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="4" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_575/4 "/>
</bind>
</comp>

<comp id="385" class="1004" name="icmp_ln890_642_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="4" slack="0"/>
<pin id="387" dir="0" index="1" bw="4" slack="0"/>
<pin id="388" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_642/4 "/>
</bind>
</comp>

<comp id="391" class="1004" name="empty_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="4" slack="0"/>
<pin id="393" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/4 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="4" slack="0"/>
<pin id="398" dir="0" index="2" bw="3" slack="0"/>
<pin id="399" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="403" class="1004" name="idxprom_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="2" slack="0"/>
<pin id="405" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom/4 "/>
</bind>
</comp>

<comp id="408" class="1004" name="add_ln691_577_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="5" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_577/5 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_s_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="6" slack="0"/>
<pin id="416" dir="0" index="1" bw="5" slack="0"/>
<pin id="417" dir="0" index="2" bw="1" slack="1"/>
<pin id="418" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="421" class="1004" name="zext_ln24609_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="6" slack="0"/>
<pin id="423" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24609/5 "/>
</bind>
</comp>

<comp id="426" class="1004" name="icmp_ln890_644_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="5" slack="0"/>
<pin id="428" dir="0" index="1" bw="5" slack="0"/>
<pin id="429" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_644/5 "/>
</bind>
</comp>

<comp id="432" class="1004" name="add_ln691_578_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="3" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_578/7 "/>
</bind>
</comp>

<comp id="438" class="1004" name="zext_ln878_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="3" slack="0"/>
<pin id="440" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln878/7 "/>
</bind>
</comp>

<comp id="443" class="1004" name="icmp_ln878_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="3" slack="0"/>
<pin id="445" dir="0" index="1" bw="3" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878/7 "/>
</bind>
</comp>

<comp id="449" class="1004" name="trunc_ln674_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="128" slack="0"/>
<pin id="451" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/7 "/>
</bind>
</comp>

<comp id="454" class="1004" name="r_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="96" slack="0"/>
<pin id="456" dir="0" index="1" bw="128" slack="0"/>
<pin id="457" dir="0" index="2" bw="7" slack="0"/>
<pin id="458" dir="0" index="3" bw="8" slack="0"/>
<pin id="459" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r/7 "/>
</bind>
</comp>

<comp id="464" class="1004" name="zext_ln1497_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="96" slack="0"/>
<pin id="466" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1497/7 "/>
</bind>
</comp>

<comp id="468" class="1004" name="p_Result_s_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="128" slack="0"/>
<pin id="470" dir="0" index="1" bw="32" slack="0"/>
<pin id="471" dir="0" index="2" bw="32" slack="0"/>
<pin id="472" dir="0" index="3" bw="32" slack="1"/>
<pin id="473" dir="0" index="4" bw="32" slack="1"/>
<pin id="474" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/10 "/>
</bind>
</comp>

<comp id="479" class="1004" name="add_ln691_579_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="3" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_579/11 "/>
</bind>
</comp>

<comp id="485" class="1004" name="icmp_ln890_643_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="3" slack="0"/>
<pin id="487" dir="0" index="1" bw="3" slack="0"/>
<pin id="488" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_643/11 "/>
</bind>
</comp>

<comp id="491" class="1004" name="icmp_ln870_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="3" slack="0"/>
<pin id="493" dir="0" index="1" bw="3" slack="0"/>
<pin id="494" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870/11 "/>
</bind>
</comp>

<comp id="497" class="1004" name="add_ln691_582_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="5" slack="0"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_582/12 "/>
</bind>
</comp>

<comp id="503" class="1004" name="icmp_ln890_646_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="5" slack="0"/>
<pin id="505" dir="0" index="1" bw="5" slack="0"/>
<pin id="506" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_646/12 "/>
</bind>
</comp>

<comp id="509" class="1004" name="add_ln691_580_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="5" slack="0"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_580/12 "/>
</bind>
</comp>

<comp id="515" class="1004" name="shl_ln890_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="5" slack="0"/>
<pin id="517" dir="0" index="1" bw="1" slack="0"/>
<pin id="518" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln890/12 "/>
</bind>
</comp>

<comp id="521" class="1004" name="icmp_ln890_645_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="5" slack="0"/>
<pin id="523" dir="0" index="1" bw="5" slack="0"/>
<pin id="524" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_645/12 "/>
</bind>
</comp>

<comp id="527" class="1004" name="add_ln691_583_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="2" slack="0"/>
<pin id="529" dir="0" index="1" bw="1" slack="0"/>
<pin id="530" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_583/13 "/>
</bind>
</comp>

<comp id="533" class="1004" name="icmp_ln890_648_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="2" slack="0"/>
<pin id="535" dir="0" index="1" bw="2" slack="0"/>
<pin id="536" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_648/13 "/>
</bind>
</comp>

<comp id="539" class="1004" name="add_ln691_581_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="2" slack="0"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_581/15 "/>
</bind>
</comp>

<comp id="545" class="1004" name="zext_ln24635_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="2" slack="0"/>
<pin id="547" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24635/15 "/>
</bind>
</comp>

<comp id="549" class="1004" name="add_ln24635_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="5" slack="1"/>
<pin id="551" dir="0" index="1" bw="2" slack="0"/>
<pin id="552" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24635/15 "/>
</bind>
</comp>

<comp id="554" class="1004" name="zext_ln24635_1_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="5" slack="0"/>
<pin id="556" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24635_1/15 "/>
</bind>
</comp>

<comp id="559" class="1004" name="icmp_ln890_647_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="2" slack="0"/>
<pin id="561" dir="0" index="1" bw="2" slack="0"/>
<pin id="562" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_647/15 "/>
</bind>
</comp>

<comp id="565" class="1005" name="data_split_V_addr_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="2" slack="8"/>
<pin id="567" dir="1" index="1" bw="2" slack="8"/>
</pin_list>
<bind>
<opset="data_split_V_addr "/>
</bind>
</comp>

<comp id="570" class="1005" name="data_split_V_addr_51_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="2" slack="8"/>
<pin id="572" dir="1" index="1" bw="2" slack="8"/>
</pin_list>
<bind>
<opset="data_split_V_addr_51 "/>
</bind>
</comp>

<comp id="575" class="1005" name="data_split_V_addr_52_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="2" slack="7"/>
<pin id="577" dir="1" index="1" bw="2" slack="7"/>
</pin_list>
<bind>
<opset="data_split_V_addr_52 "/>
</bind>
</comp>

<comp id="580" class="1005" name="data_split_V_addr_53_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="2" slack="7"/>
<pin id="582" dir="1" index="1" bw="2" slack="7"/>
</pin_list>
<bind>
<opset="data_split_V_addr_53 "/>
</bind>
</comp>

<comp id="585" class="1005" name="add_ln691_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="3" slack="0"/>
<pin id="587" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691 "/>
</bind>
</comp>

<comp id="593" class="1005" name="add_ln691_576_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="3" slack="0"/>
<pin id="595" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_576 "/>
</bind>
</comp>

<comp id="601" class="1005" name="icmp_ln890_641_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="2"/>
<pin id="603" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_641 "/>
</bind>
</comp>

<comp id="605" class="1005" name="add_ln691_575_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="4" slack="0"/>
<pin id="607" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_575 "/>
</bind>
</comp>

<comp id="613" class="1005" name="tmp_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="1"/>
<pin id="615" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="618" class="1005" name="data_split_V_addr_54_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="2" slack="3"/>
<pin id="620" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="data_split_V_addr_54 "/>
</bind>
</comp>

<comp id="623" class="1005" name="add_ln691_577_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="5" slack="0"/>
<pin id="625" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_577 "/>
</bind>
</comp>

<comp id="628" class="1005" name="local_D_V_addr_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="5" slack="1"/>
<pin id="630" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_addr "/>
</bind>
</comp>

<comp id="636" class="1005" name="tmp_197_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="1"/>
<pin id="638" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_197 "/>
</bind>
</comp>

<comp id="641" class="1005" name="out_data_V_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="128" slack="1"/>
<pin id="643" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="out_data_V "/>
</bind>
</comp>

<comp id="646" class="1005" name="add_ln691_578_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="3" slack="0"/>
<pin id="648" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_578 "/>
</bind>
</comp>

<comp id="654" class="1005" name="zext_ln1497_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="128" slack="0"/>
<pin id="656" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="zext_ln1497 "/>
</bind>
</comp>

<comp id="659" class="1005" name="v2_V_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="32" slack="1"/>
<pin id="661" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v2_V "/>
</bind>
</comp>

<comp id="664" class="1005" name="v2_V_958_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="1"/>
<pin id="666" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v2_V_958 "/>
</bind>
</comp>

<comp id="669" class="1005" name="add_ln691_579_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="3" slack="0"/>
<pin id="671" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_579 "/>
</bind>
</comp>

<comp id="677" class="1005" name="icmp_ln870_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="1"/>
<pin id="679" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln870 "/>
</bind>
</comp>

<comp id="681" class="1005" name="add_ln691_582_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="5" slack="0"/>
<pin id="683" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_582 "/>
</bind>
</comp>

<comp id="689" class="1005" name="add_ln691_580_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="5" slack="0"/>
<pin id="691" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_580 "/>
</bind>
</comp>

<comp id="694" class="1005" name="shl_ln890_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="5" slack="1"/>
<pin id="696" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln890 "/>
</bind>
</comp>

<comp id="702" class="1005" name="add_ln691_583_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="2" slack="0"/>
<pin id="704" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_583 "/>
</bind>
</comp>

<comp id="710" class="1005" name="add_ln691_581_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="2" slack="0"/>
<pin id="712" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_581 "/>
</bind>
</comp>

<comp id="715" class="1005" name="local_D_V_addr_11_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="5" slack="1"/>
<pin id="717" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_addr_11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="117"><net_src comp="22" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="22" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="82" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="108" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="110" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="2" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="128" pin="2"/><net_sink comp="134" pin=2"/></net>

<net id="147"><net_src comp="118" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="24" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="26" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="155"><net_src comp="118" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="24" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="28" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="163"><net_src comp="118" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="24" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="22" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="171"><net_src comp="118" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="24" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="24" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="179"><net_src comp="24" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="24" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="180" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="197"><net_src comp="24" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="192" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="213"><net_src comp="24" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="214"><net_src comp="186" pin="3"/><net_sink comp="134" pin=2"/></net>

<net id="215"><net_src comp="208" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="219"><net_src comp="30" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="216" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="230"><net_src comp="30" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="227" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="56" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="238" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="252"><net_src comp="70" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="249" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="263"><net_src comp="30" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="260" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="283"><net_src comp="30" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="280" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="294"><net_src comp="70" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="301"><net_src comp="291" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="305"><net_src comp="70" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="312"><net_src comp="302" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="316"><net_src comp="100" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="323"><net_src comp="313" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="327"><net_src comp="100" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="334"><net_src comp="324" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="339"><net_src comp="220" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="32" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="220" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="34" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="231" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="32" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="231" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="44" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="364"><net_src comp="50" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="231" pin="4"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="30" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="371"><net_src comp="359" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="52" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="367" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="54" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="242" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="58" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="242" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="60" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="394"><net_src comp="242" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="400"><net_src comp="66" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="242" pin="4"/><net_sink comp="395" pin=1"/></net>

<net id="402"><net_src comp="68" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="406"><net_src comp="391" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="412"><net_src comp="253" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="72" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="419"><net_src comp="74" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="253" pin="4"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="414" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="430"><net_src comp="253" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="76" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="264" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="32" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="441"><net_src comp="264" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="447"><net_src comp="264" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="34" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="274" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="460"><net_src comp="86" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="274" pin="4"/><net_sink comp="454" pin=1"/></net>

<net id="462"><net_src comp="88" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="463"><net_src comp="90" pin="0"/><net_sink comp="454" pin=3"/></net>

<net id="467"><net_src comp="454" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="475"><net_src comp="92" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="476"><net_src comp="198" pin="7"/><net_sink comp="468" pin=1"/></net>

<net id="477"><net_src comp="198" pin="3"/><net_sink comp="468" pin=2"/></net>

<net id="478"><net_src comp="468" pin="5"/><net_sink comp="186" pin=1"/></net>

<net id="483"><net_src comp="284" pin="4"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="32" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="284" pin="4"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="34" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="284" pin="4"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="30" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="295" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="72" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="507"><net_src comp="295" pin="4"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="76" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="513"><net_src comp="306" pin="4"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="72" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="519"><net_src comp="306" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="72" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="306" pin="4"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="76" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="531"><net_src comp="317" pin="4"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="102" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="317" pin="4"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="104" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="328" pin="4"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="102" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="548"><net_src comp="328" pin="4"/><net_sink comp="545" pin=0"/></net>

<net id="553"><net_src comp="545" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="557"><net_src comp="549" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="563"><net_src comp="328" pin="4"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="104" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="568"><net_src comp="142" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="573"><net_src comp="150" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="578"><net_src comp="158" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="583"><net_src comp="166" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="588"><net_src comp="335" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="596"><net_src comp="347" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="604"><net_src comp="373" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="608"><net_src comp="379" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="616"><net_src comp="395" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="414" pin=2"/></net>

<net id="621"><net_src comp="174" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="626"><net_src comp="408" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="631"><net_src comp="180" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="639"><net_src comp="122" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="644"><net_src comp="186" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="649"><net_src comp="432" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="657"><net_src comp="464" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="662"><net_src comp="198" pin="7"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="468" pin=4"/></net>

<net id="667"><net_src comp="198" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="468" pin=3"/></net>

<net id="672"><net_src comp="479" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="680"><net_src comp="491" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="684"><net_src comp="497" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="692"><net_src comp="509" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="697"><net_src comp="515" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="705"><net_src comp="527" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="713"><net_src comp="539" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="718"><net_src comp="208" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="186" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_D_drain_D_drain_IO_L1_out_6_0_x1197 | {14 16 }
 - Input state : 
	Port: D_drain_IO_L1_out_wrapper_6_0_x1 : fifo_D_drain_D_drain_IO_L1_out_6_1_x1198 | {14 }
	Port: D_drain_IO_L1_out_wrapper_6_0_x1 : fifo_D_drain_PE_0_6_x1165 | {6 }
  - Chain level:
	State 1
		data_split_V_addr : 1
		data_split_V_addr_51 : 1
		data_split_V_addr_52 : 1
		data_split_V_addr_53 : 1
	State 2
		add_ln691 : 1
		icmp_ln890 : 1
		br_ln24591 : 2
	State 3
		add_ln691_576 : 1
		icmp_ln890_640 : 1
		br_ln24592 : 2
		ret_118 : 1
		ret : 2
		icmp_ln890_641 : 2
		br_ln24593 : 3
	State 4
		add_ln691_575 : 1
		icmp_ln890_642 : 1
		br_ln24599 : 2
		empty : 1
		tmp : 1
		idxprom : 2
		data_split_V_addr_54 : 3
	State 5
		add_ln691_577 : 1
		tmp_s : 1
		zext_ln24609 : 2
		local_D_V_addr : 3
		icmp_ln890_644 : 1
		br_ln24601 : 2
		out_data_V : 4
	State 6
	State 7
		add_ln691_578 : 1
		zext_ln878 : 1
		icmp_ln878 : 1
		br_ln24610 : 2
		trunc_ln674 : 1
		data_split_V_addr_55 : 2
		store_ln24611 : 3
		r : 1
		zext_ln1497 : 2
	State 8
	State 9
	State 10
		p_Result_s : 1
		store_ln24621 : 2
	State 11
		add_ln691_579 : 1
		icmp_ln890_643 : 1
		br_ln24625 : 2
		icmp_ln870 : 1
		br_ln24627 : 2
	State 12
		add_ln691_582 : 1
		icmp_ln890_646 : 1
		br_ln24642 : 2
		add_ln691_580 : 1
		shl_ln890 : 1
		icmp_ln890_645 : 1
		br_ln24628 : 2
	State 13
		add_ln691_583 : 1
		icmp_ln890_648 : 1
		br_ln24644 : 2
	State 14
	State 15
		add_ln691_581 : 1
		zext_ln24635 : 1
		add_ln24635 : 2
		zext_ln24635_1 : 3
		local_D_V_addr_11 : 4
		icmp_ln890_647 : 1
		br_ln24630 : 2
		local_D_V_load : 5
	State 16
		write_ln174 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |    add_ln691_fu_335   |    0    |    10   |
|          |  add_ln691_576_fu_347 |    0    |    10   |
|          |  add_ln691_575_fu_379 |    0    |    12   |
|          |  add_ln691_577_fu_408 |    0    |    12   |
|          |  add_ln691_578_fu_432 |    0    |    10   |
|    add   |  add_ln691_579_fu_479 |    0    |    10   |
|          |  add_ln691_582_fu_497 |    0    |    12   |
|          |  add_ln691_580_fu_509 |    0    |    12   |
|          |  add_ln691_583_fu_527 |    0    |    9    |
|          |  add_ln691_581_fu_539 |    0    |    9    |
|          |   add_ln24635_fu_549  |    0    |    12   |
|----------|-----------------------|---------|---------|
|          |   icmp_ln890_fu_341   |    0    |    8    |
|          | icmp_ln890_640_fu_353 |    0    |    8    |
|          | icmp_ln890_641_fu_373 |    0    |    10   |
|          | icmp_ln890_642_fu_385 |    0    |    9    |
|          | icmp_ln890_644_fu_426 |    0    |    9    |
|   icmp   |   icmp_ln878_fu_443   |    0    |    8    |
|          | icmp_ln890_643_fu_485 |    0    |    8    |
|          |   icmp_ln870_fu_491   |    0    |    8    |
|          | icmp_ln890_646_fu_503 |    0    |    9    |
|          | icmp_ln890_645_fu_521 |    0    |    9    |
|          | icmp_ln890_648_fu_533 |    0    |    8    |
|          | icmp_ln890_647_fu_559 |    0    |    8    |
|----------|-----------------------|---------|---------|
|   read   |  tmp_197_read_fu_122  |    0    |    0    |
|          |  tmp_198_read_fu_128  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   write  |    grp_write_fu_134   |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |     ret_118_fu_359    |    0    |    0    |
|bitconcatenate|      tmp_s_fu_414     |    0    |    0    |
|          |   p_Result_s_fu_468   |    0    |    0    |
|----------|-----------------------|---------|---------|
|    or    |       ret_fu_367      |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |      empty_fu_391     |    0    |    0    |
|          |   trunc_ln674_fu_449  |    0    |    0    |
|----------|-----------------------|---------|---------|
| bitselect|       tmp_fu_395      |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |     idxprom_fu_403    |    0    |    0    |
|          |  zext_ln24609_fu_421  |    0    |    0    |
|   zext   |   zext_ln878_fu_438   |    0    |    0    |
|          |   zext_ln1497_fu_464  |    0    |    0    |
|          |  zext_ln24635_fu_545  |    0    |    0    |
|          | zext_ln24635_1_fu_554 |    0    |    0    |
|----------|-----------------------|---------|---------|
|partselect|        r_fu_454       |    0    |    0    |
|----------|-----------------------|---------|---------|
|    shl   |    shl_ln890_fu_515   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   220   |
|----------|-----------------------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|data_split_V|    0   |   32   |   33   |
|  local_D_V |    0   |   128  |   129  |
+------------+--------+--------+--------+
|    Total   |    0   |   160  |   162  |
+------------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|    add_ln691_575_reg_605   |    4   |
|    add_ln691_576_reg_593   |    3   |
|    add_ln691_577_reg_623   |    5   |
|    add_ln691_578_reg_646   |    3   |
|    add_ln691_579_reg_669   |    3   |
|    add_ln691_580_reg_689   |    5   |
|    add_ln691_581_reg_710   |    2   |
|    add_ln691_582_reg_681   |    5   |
|    add_ln691_583_reg_702   |    2   |
|      add_ln691_reg_585     |    3   |
|        c0_V_reg_216        |    3   |
|        c1_V_reg_227        |    3   |
|        c4_V_reg_280        |    3   |
|       c5_V_25_reg_291      |    5   |
|        c5_V_reg_302        |    5   |
|       c6_V_89_reg_313      |    2   |
|        c6_V_reg_324        |    2   |
|        c7_V_reg_238        |    4   |
|        c8_V_reg_249        |    5   |
|data_split_V_addr_51_reg_570|    2   |
|data_split_V_addr_52_reg_575|    2   |
|data_split_V_addr_53_reg_580|    2   |
|data_split_V_addr_54_reg_618|    2   |
|  data_split_V_addr_reg_565 |    2   |
|     icmp_ln870_reg_677     |    1   |
|   icmp_ln890_641_reg_601   |    1   |
|  local_D_V_addr_11_reg_715 |    5   |
|   local_D_V_addr_reg_628   |    5   |
|         n_V_reg_260        |    3   |
|     out_data_V_reg_641     |   128  |
|      p_Val2_s_reg_271      |   128  |
|      shl_ln890_reg_694     |    5   |
|       tmp_197_reg_636      |   32   |
|         tmp_reg_613        |    1   |
|      v2_V_958_reg_664      |   32   |
|        v2_V_reg_659        |   32   |
|     zext_ln1497_reg_654    |   128  |
+----------------------------+--------+
|            Total           |   578  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_134 |  p2  |   2  |  128 |   256  ||    9    |
| grp_access_fu_186 |  p0  |   4  |   5  |   20   ||    20   |
| grp_access_fu_198 |  p0  |   4  |   2  |    8   ||    20   |
| grp_access_fu_198 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_198 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   348  || 2.06643 ||    67   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   220  |
|   Memory  |    0   |    -   |   160  |   162  |
|Multiplexer|    -   |    2   |    -   |   67   |
|  Register |    -   |    -   |   578  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    2   |   738  |   449  |
+-----------+--------+--------+--------+--------+
