TimeQuest Timing Analyzer report for lab11step1
Thu Jul  7 13:07:53 2016
Quartus II 64-Bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock_generator:101|clock_divider_1024:inst101|inst10'
 12. Slow Model Setup: 'clk'
 13. Slow Model Setup: 'clock_generator:101|clock_divider_1024:inst102|inst10'
 14. Slow Model Setup: 'clock_generator:101|inst7'
 15. Slow Model Hold: 'clk'
 16. Slow Model Hold: 'clock_generator:101|clock_divider_1024:inst102|inst10'
 17. Slow Model Hold: 'clock_generator:101|clock_divider_1024:inst101|inst10'
 18. Slow Model Hold: 'clock_generator:101|inst7'
 19. Slow Model Minimum Pulse Width: 'clk'
 20. Slow Model Minimum Pulse Width: 'clock_generator:101|clock_divider_1024:inst101|inst10'
 21. Slow Model Minimum Pulse Width: 'clock_generator:101|clock_divider_1024:inst102|inst10'
 22. Slow Model Minimum Pulse Width: 'clock_generator:101|inst7'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Fast Model Setup Summary
 28. Fast Model Hold Summary
 29. Fast Model Recovery Summary
 30. Fast Model Removal Summary
 31. Fast Model Minimum Pulse Width Summary
 32. Fast Model Setup: 'clock_generator:101|clock_divider_1024:inst101|inst10'
 33. Fast Model Setup: 'clk'
 34. Fast Model Setup: 'clock_generator:101|clock_divider_1024:inst102|inst10'
 35. Fast Model Setup: 'clock_generator:101|inst7'
 36. Fast Model Hold: 'clk'
 37. Fast Model Hold: 'clock_generator:101|clock_divider_1024:inst102|inst10'
 38. Fast Model Hold: 'clock_generator:101|clock_divider_1024:inst101|inst10'
 39. Fast Model Hold: 'clock_generator:101|inst7'
 40. Fast Model Minimum Pulse Width: 'clk'
 41. Fast Model Minimum Pulse Width: 'clock_generator:101|clock_divider_1024:inst101|inst10'
 42. Fast Model Minimum Pulse Width: 'clock_generator:101|clock_divider_1024:inst102|inst10'
 43. Fast Model Minimum Pulse Width: 'clock_generator:101|inst7'
 44. Setup Times
 45. Hold Times
 46. Clock to Output Times
 47. Minimum Clock to Output Times
 48. Multicorner Timing Analysis Summary
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Setup Transfers
 54. Hold Transfers
 55. Report TCCS
 56. Report RSKM
 57. Unconstrained Paths
 58. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                     ;
+--------------------+------------------------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; lab11step1                                                       ;
; Device Family      ; Cyclone II                                                       ;
; Device Name        ; EP2C35F672C6                                                     ;
; Timing Models      ; Final                                                            ;
; Delay Model        ; Combined                                                         ;
; Rise/Fall Delays   ; Unavailable                                                      ;
+--------------------+------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
;     5-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------+
; Clock Name                                            ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                   ;
+-------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------+
; clk                                                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                                   ;
; clock_generator:101|clock_divider_1024:inst101|inst10 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_generator:101|clock_divider_1024:inst101|inst10 } ;
; clock_generator:101|clock_divider_1024:inst102|inst10 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_generator:101|clock_divider_1024:inst102|inst10 } ;
; clock_generator:101|inst7                             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_generator:101|inst7 }                             ;
+-------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                              ;
+------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note                                                          ;
+------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------+
; 547.35 MHz ; 500.0 MHz       ; clock_generator:101|clock_divider_1024:inst101|inst10 ; limit due to high minimum pulse width violation (tch)         ;
; 566.89 MHz ; 420.17 MHz      ; clk                                                   ; limit due to minimum period restriction (max I/O toggle rate) ;
; 691.56 MHz ; 500.0 MHz       ; clock_generator:101|clock_divider_1024:inst102|inst10 ; limit due to high minimum pulse width violation (tch)         ;
; 967.12 MHz ; 500.0 MHz       ; clock_generator:101|inst7                             ; limit due to high minimum pulse width violation (tch)         ;
+------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                       ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; clock_generator:101|clock_divider_1024:inst101|inst10 ; -0.827 ; -4.213        ;
; clk                                                   ; -0.764 ; -3.736        ;
; clock_generator:101|clock_divider_1024:inst102|inst10 ; -0.446 ; -1.436        ;
; clock_generator:101|inst7                             ; -0.034 ; -0.062        ;
+-------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                        ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; clk                                                   ; -2.536 ; -2.536        ;
; clock_generator:101|clock_divider_1024:inst102|inst10 ; -2.185 ; -2.185        ;
; clock_generator:101|clock_divider_1024:inst101|inst10 ; -2.054 ; -2.054        ;
; clock_generator:101|inst7                             ; 0.391  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                         ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; clk                                                   ; -1.380 ; -11.380       ;
; clock_generator:101|clock_divider_1024:inst101|inst10 ; -0.500 ; -10.000       ;
; clock_generator:101|clock_divider_1024:inst102|inst10 ; -0.500 ; -7.000        ;
; clock_generator:101|inst7                             ; -0.500 ; -3.000        ;
+-------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock_generator:101|clock_divider_1024:inst101|inst10'                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -0.827 ; clock_generator:101|clock_divider_1024:inst102|inst1  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.863      ;
; -0.768 ; clock_generator:101|clock_divider_1024:inst102|inst2  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.804      ;
; -0.744 ; clock_generator:101|clock_divider_1024:inst102|inst5  ; clock_generator:101|clock_divider_1024:inst102|inst9  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.780      ;
; -0.667 ; clock_generator:101|clock_divider_1024:inst102|inst3  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.703      ;
; -0.597 ; clock_generator:101|clock_divider_1024:inst102|inst6  ; clock_generator:101|clock_divider_1024:inst102|inst9  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.633      ;
; -0.585 ; clock_generator:101|clock_divider_1024:inst102|inst6  ; clock_generator:101|clock_divider_1024:inst102|inst8  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.621      ;
; -0.522 ; clock_generator:101|clock_divider_1024:inst102|inst1  ; clock_generator:101|clock_divider_1024:inst102|inst8  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.558      ;
; -0.521 ; clock_generator:101|clock_divider_1024:inst102|inst1  ; clock_generator:101|clock_divider_1024:inst102|inst6  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.557      ;
; -0.521 ; clock_generator:101|clock_divider_1024:inst102|inst4  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.557      ;
; -0.518 ; clock_generator:101|clock_divider_1024:inst102|inst6  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.554      ;
; -0.517 ; clock_generator:101|clock_divider_1024:inst102|inst1  ; clock_generator:101|clock_divider_1024:inst102|inst7  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.553      ;
; -0.514 ; clock_generator:101|clock_divider_1024:inst102|inst1  ; clock_generator:101|clock_divider_1024:inst102|inst9  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.550      ;
; -0.511 ; clock_generator:101|clock_divider_1024:inst102|inst1  ; clock_generator:101|clock_divider_1024:inst102|inst5  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.547      ;
; -0.474 ; clock_generator:101|clock_divider_1024:inst102|inst2  ; clock_generator:101|clock_divider_1024:inst102|inst4  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.510      ;
; -0.473 ; clock_generator:101|clock_divider_1024:inst102|inst9  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.509      ;
; -0.463 ; clock_generator:101|clock_divider_1024:inst102|inst2  ; clock_generator:101|clock_divider_1024:inst102|inst8  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.499      ;
; -0.462 ; clock_generator:101|clock_divider_1024:inst102|inst2  ; clock_generator:101|clock_divider_1024:inst102|inst6  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.498      ;
; -0.458 ; clock_generator:101|clock_divider_1024:inst102|inst2  ; clock_generator:101|clock_divider_1024:inst102|inst7  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.494      ;
; -0.455 ; clock_generator:101|clock_divider_1024:inst102|inst2  ; clock_generator:101|clock_divider_1024:inst102|inst9  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.491      ;
; -0.454 ; clock_generator:101|clock_divider_1024:inst102|inst7  ; clock_generator:101|clock_divider_1024:inst102|inst9  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.490      ;
; -0.452 ; clock_generator:101|clock_divider_1024:inst102|inst2  ; clock_generator:101|clock_divider_1024:inst102|inst5  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.488      ;
; -0.446 ; clock_generator:101|clock_divider_1024:inst102|inst7  ; clock_generator:101|clock_divider_1024:inst102|inst8  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.482      ;
; -0.362 ; clock_generator:101|clock_divider_1024:inst102|inst3  ; clock_generator:101|clock_divider_1024:inst102|inst8  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.398      ;
; -0.361 ; clock_generator:101|clock_divider_1024:inst102|inst3  ; clock_generator:101|clock_divider_1024:inst102|inst6  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.397      ;
; -0.357 ; clock_generator:101|clock_divider_1024:inst102|inst3  ; clock_generator:101|clock_divider_1024:inst102|inst7  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.393      ;
; -0.354 ; clock_generator:101|clock_divider_1024:inst102|inst3  ; clock_generator:101|clock_divider_1024:inst102|inst9  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.390      ;
; -0.351 ; clock_generator:101|clock_divider_1024:inst102|inst3  ; clock_generator:101|clock_divider_1024:inst102|inst5  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.387      ;
; -0.347 ; clock_generator:101|clock_divider_1024:inst102|inst5  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.383      ;
; -0.244 ; clock_generator:101|clock_divider_1024:inst102|inst5  ; clock_generator:101|clock_divider_1024:inst102|inst8  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.280      ;
; -0.216 ; clock_generator:101|clock_divider_1024:inst102|inst4  ; clock_generator:101|clock_divider_1024:inst102|inst8  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.252      ;
; -0.215 ; clock_generator:101|clock_divider_1024:inst102|inst4  ; clock_generator:101|clock_divider_1024:inst102|inst6  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.251      ;
; -0.211 ; clock_generator:101|clock_divider_1024:inst102|inst8  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.247      ;
; -0.211 ; clock_generator:101|clock_divider_1024:inst102|inst4  ; clock_generator:101|clock_divider_1024:inst102|inst7  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.247      ;
; -0.208 ; clock_generator:101|clock_divider_1024:inst102|inst4  ; clock_generator:101|clock_divider_1024:inst102|inst9  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.244      ;
; -0.208 ; clock_generator:101|clock_divider_1024:inst102|inst3  ; clock_generator:101|clock_divider_1024:inst102|inst4  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.244      ;
; -0.205 ; clock_generator:101|clock_divider_1024:inst102|inst4  ; clock_generator:101|clock_divider_1024:inst102|inst5  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.241      ;
; -0.199 ; clock_generator:101|clock_divider_1024:inst102|inst7  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.235      ;
; -0.085 ; clock_generator:101|clock_divider_1024:inst102|inst6  ; clock_generator:101|clock_divider_1024:inst102|inst7  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.121      ;
; -0.083 ; clock_generator:101|clock_divider_1024:inst102|inst8  ; clock_generator:101|clock_divider_1024:inst102|inst9  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.119      ;
; -0.061 ; clock_generator:101|clock_divider_1024:inst102|inst5  ; clock_generator:101|clock_divider_1024:inst102|inst6  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.097      ;
; -0.060 ; clock_generator:101|clock_divider_1024:inst102|inst5  ; clock_generator:101|clock_divider_1024:inst102|inst7  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.096      ;
; -0.034 ; clock_generator:101|clock_divider_1024:inst102|inst2  ; clock_generator:101|clock_divider_1024:inst102|inst3  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.070      ;
; 0.200  ; clock_generator:101|clock_divider_1024:inst102|inst1  ; clock_generator:101|clock_divider_1024:inst102|inst3  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.836      ;
; 0.201  ; clock_generator:101|clock_divider_1024:inst102|inst1  ; clock_generator:101|clock_divider_1024:inst102|inst2  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.835      ;
; 0.202  ; clock_generator:101|clock_divider_1024:inst102|inst1  ; clock_generator:101|clock_divider_1024:inst102|inst4  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.834      ;
; 0.379  ; clock_generator:101|clock_divider_1024:inst102|inst1  ; clock_generator:101|clock_divider_1024:inst102|inst1  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:101|clock_divider_1024:inst102|inst9  ; clock_generator:101|clock_divider_1024:inst102|inst9  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:101|clock_divider_1024:inst102|inst8  ; clock_generator:101|clock_divider_1024:inst102|inst8  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:101|clock_divider_1024:inst102|inst6  ; clock_generator:101|clock_divider_1024:inst102|inst6  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:101|clock_divider_1024:inst102|inst7  ; clock_generator:101|clock_divider_1024:inst102|inst7  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:101|clock_divider_1024:inst102|inst5  ; clock_generator:101|clock_divider_1024:inst102|inst5  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:101|clock_divider_1024:inst102|inst4  ; clock_generator:101|clock_divider_1024:inst102|inst4  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:101|clock_divider_1024:inst102|inst3  ; clock_generator:101|clock_divider_1024:inst102|inst3  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:101|clock_divider_1024:inst102|inst2  ; clock_generator:101|clock_divider_1024:inst102|inst2  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 2.324  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.500        ; 2.195      ; 0.657      ;
; 2.824  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 2.195      ; 0.657      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.764 ; clock_generator:101|clock_divider_1024:inst101|inst1  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 1.800      ;
; -0.740 ; clock_generator:101|clock_divider_1024:inst101|inst7  ; clock_generator:101|clock_divider_1024:inst101|inst9  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 1.776      ;
; -0.727 ; clock_generator:101|clock_divider_1024:inst101|inst2  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 1.763      ;
; -0.626 ; clock_generator:101|clock_divider_1024:inst101|inst7  ; clock_generator:101|clock_divider_1024:inst101|inst8  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 1.662      ;
; -0.613 ; clock_generator:101|clock_divider_1024:inst101|inst3  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 1.649      ;
; -0.605 ; clock_generator:101|clock_divider_1024:inst101|inst6  ; clock_generator:101|clock_divider_1024:inst101|inst9  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 1.641      ;
; -0.604 ; clock_generator:101|clock_divider_1024:inst101|inst6  ; clock_generator:101|clock_divider_1024:inst101|inst8  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 1.640      ;
; -0.597 ; clock_generator:101|clock_divider_1024:inst101|inst9  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 1.633      ;
; -0.493 ; clock_generator:101|clock_divider_1024:inst101|inst1  ; clock_generator:101|clock_divider_1024:inst101|inst5  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 1.529      ;
; -0.492 ; clock_generator:101|clock_divider_1024:inst101|inst1  ; clock_generator:101|clock_divider_1024:inst101|inst7  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 1.528      ;
; -0.492 ; clock_generator:101|clock_divider_1024:inst101|inst1  ; clock_generator:101|clock_divider_1024:inst101|inst9  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 1.528      ;
; -0.490 ; clock_generator:101|clock_divider_1024:inst101|inst1  ; clock_generator:101|clock_divider_1024:inst101|inst6  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 1.526      ;
; -0.490 ; clock_generator:101|clock_divider_1024:inst101|inst1  ; clock_generator:101|clock_divider_1024:inst101|inst8  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 1.526      ;
; -0.470 ; clock_generator:101|clock_divider_1024:inst101|inst4  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 1.506      ;
; -0.467 ; clock_generator:101|clock_divider_1024:inst101|inst5  ; clock_generator:101|clock_divider_1024:inst101|inst9  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 1.503      ;
; -0.456 ; clock_generator:101|clock_divider_1024:inst101|inst2  ; clock_generator:101|clock_divider_1024:inst101|inst5  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 1.492      ;
; -0.455 ; clock_generator:101|clock_divider_1024:inst101|inst2  ; clock_generator:101|clock_divider_1024:inst101|inst7  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 1.491      ;
; -0.455 ; clock_generator:101|clock_divider_1024:inst101|inst2  ; clock_generator:101|clock_divider_1024:inst101|inst9  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 1.491      ;
; -0.454 ; clock_generator:101|clock_divider_1024:inst101|inst7  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 1.490      ;
; -0.453 ; clock_generator:101|clock_divider_1024:inst101|inst2  ; clock_generator:101|clock_divider_1024:inst101|inst6  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 1.489      ;
; -0.453 ; clock_generator:101|clock_divider_1024:inst101|inst2  ; clock_generator:101|clock_divider_1024:inst101|inst8  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 1.489      ;
; -0.342 ; clock_generator:101|clock_divider_1024:inst101|inst3  ; clock_generator:101|clock_divider_1024:inst101|inst5  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 1.378      ;
; -0.341 ; clock_generator:101|clock_divider_1024:inst101|inst3  ; clock_generator:101|clock_divider_1024:inst101|inst7  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 1.377      ;
; -0.341 ; clock_generator:101|clock_divider_1024:inst101|inst3  ; clock_generator:101|clock_divider_1024:inst101|inst9  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 1.377      ;
; -0.339 ; clock_generator:101|clock_divider_1024:inst101|inst3  ; clock_generator:101|clock_divider_1024:inst101|inst6  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 1.375      ;
; -0.339 ; clock_generator:101|clock_divider_1024:inst101|inst3  ; clock_generator:101|clock_divider_1024:inst101|inst8  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 1.375      ;
; -0.322 ; clock_generator:101|clock_divider_1024:inst101|inst6  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 1.358      ;
; -0.242 ; clock_generator:101|clock_divider_1024:inst101|inst8  ; clock_generator:101|clock_divider_1024:inst101|inst9  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 1.278      ;
; -0.240 ; clock_generator:101|clock_divider_1024:inst101|inst8  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 1.276      ;
; -0.219 ; clock_generator:101|clock_divider_1024:inst101|inst5  ; clock_generator:101|clock_divider_1024:inst101|inst6  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 1.255      ;
; -0.216 ; clock_generator:101|clock_divider_1024:inst101|inst5  ; clock_generator:101|clock_divider_1024:inst101|inst7  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 1.252      ;
; -0.199 ; clock_generator:101|clock_divider_1024:inst101|inst4  ; clock_generator:101|clock_divider_1024:inst101|inst5  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 1.235      ;
; -0.198 ; clock_generator:101|clock_divider_1024:inst101|inst4  ; clock_generator:101|clock_divider_1024:inst101|inst7  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 1.234      ;
; -0.198 ; clock_generator:101|clock_divider_1024:inst101|inst4  ; clock_generator:101|clock_divider_1024:inst101|inst9  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 1.234      ;
; -0.196 ; clock_generator:101|clock_divider_1024:inst101|inst4  ; clock_generator:101|clock_divider_1024:inst101|inst6  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 1.232      ;
; -0.196 ; clock_generator:101|clock_divider_1024:inst101|inst4  ; clock_generator:101|clock_divider_1024:inst101|inst8  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 1.232      ;
; -0.181 ; clock_generator:101|clock_divider_1024:inst101|inst5  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 1.217      ;
; -0.093 ; clock_generator:101|clock_divider_1024:inst101|inst6  ; clock_generator:101|clock_divider_1024:inst101|inst7  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 1.129      ;
; -0.085 ; clock_generator:101|clock_divider_1024:inst101|inst5  ; clock_generator:101|clock_divider_1024:inst101|inst8  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 1.121      ;
; -0.084 ; clock_generator:101|clock_divider_1024:inst101|inst3  ; clock_generator:101|clock_divider_1024:inst101|inst4  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 1.120      ;
; -0.047 ; clock_generator:101|clock_divider_1024:inst101|inst2  ; clock_generator:101|clock_divider_1024:inst101|inst3  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 1.083      ;
; -0.042 ; clock_generator:101|clock_divider_1024:inst101|inst2  ; clock_generator:101|clock_divider_1024:inst101|inst4  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 1.078      ;
; 0.041  ; clock_generator:101|clock_divider_1024:inst101|inst1  ; clock_generator:101|clock_divider_1024:inst101|inst2  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.995      ;
; 0.042  ; clock_generator:101|clock_divider_1024:inst101|inst1  ; clock_generator:101|clock_divider_1024:inst101|inst4  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.994      ;
; 0.046  ; clock_generator:101|clock_divider_1024:inst101|inst1  ; clock_generator:101|clock_divider_1024:inst101|inst3  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.990      ;
; 0.379  ; clock_generator:101|clock_divider_1024:inst101|inst1  ; clock_generator:101|clock_divider_1024:inst101|inst1  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:101|clock_divider_1024:inst101|inst9  ; clock_generator:101|clock_divider_1024:inst101|inst9  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:101|clock_divider_1024:inst101|inst8  ; clock_generator:101|clock_divider_1024:inst101|inst8  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:101|clock_divider_1024:inst101|inst5  ; clock_generator:101|clock_divider_1024:inst101|inst5  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:101|clock_divider_1024:inst101|inst7  ; clock_generator:101|clock_divider_1024:inst101|inst7  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:101|clock_divider_1024:inst101|inst6  ; clock_generator:101|clock_divider_1024:inst101|inst6  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:101|clock_divider_1024:inst101|inst4  ; clock_generator:101|clock_divider_1024:inst101|inst4  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:101|clock_divider_1024:inst101|inst3  ; clock_generator:101|clock_divider_1024:inst101|inst3  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:101|clock_divider_1024:inst101|inst2  ; clock_generator:101|clock_divider_1024:inst101|inst2  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.657      ;
; 2.806  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clk         ; 0.500        ; 2.677      ; 0.657      ;
; 3.306  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clk         ; 1.000        ; 2.677      ; 0.657      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock_generator:101|clock_divider_1024:inst102|inst10'                                                                                                                                               ;
+--------+---------------------------+---------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                   ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -0.446 ; clock_generator:101|inst1 ; clock_generator:101|inst5 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.482      ;
; -0.446 ; clock_generator:101|inst1 ; clock_generator:101|inst6 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.482      ;
; -0.443 ; clock_generator:101|inst1 ; clock_generator:101|inst7 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.479      ;
; -0.419 ; clock_generator:101|inst2 ; clock_generator:101|inst5 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.455      ;
; -0.419 ; clock_generator:101|inst2 ; clock_generator:101|inst6 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.455      ;
; -0.416 ; clock_generator:101|inst2 ; clock_generator:101|inst7 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.452      ;
; -0.299 ; clock_generator:101|inst4 ; clock_generator:101|inst5 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.335      ;
; -0.299 ; clock_generator:101|inst4 ; clock_generator:101|inst6 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.335      ;
; -0.296 ; clock_generator:101|inst4 ; clock_generator:101|inst7 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.332      ;
; -0.159 ; clock_generator:101|inst3 ; clock_generator:101|inst5 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.195      ;
; -0.159 ; clock_generator:101|inst3 ; clock_generator:101|inst6 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.195      ;
; -0.156 ; clock_generator:101|inst3 ; clock_generator:101|inst7 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.192      ;
; -0.062 ; clock_generator:101|inst3 ; clock_generator:101|inst4 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.098      ;
; -0.060 ; clock_generator:101|inst6 ; clock_generator:101|inst7 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.096      ;
; -0.039 ; clock_generator:101|inst2 ; clock_generator:101|inst3 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.075      ;
; -0.039 ; clock_generator:101|inst2 ; clock_generator:101|inst4 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.075      ;
; -0.030 ; clock_generator:101|inst5 ; clock_generator:101|inst7 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.066      ;
; -0.027 ; clock_generator:101|inst5 ; clock_generator:101|inst6 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.063      ;
; 0.042  ; clock_generator:101|inst1 ; clock_generator:101|inst2 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.994      ;
; 0.042  ; clock_generator:101|inst1 ; clock_generator:101|inst3 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.994      ;
; 0.043  ; clock_generator:101|inst1 ; clock_generator:101|inst4 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.993      ;
; 0.379  ; clock_generator:101|inst1 ; clock_generator:101|inst1 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:101|inst5 ; clock_generator:101|inst5 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:101|inst6 ; clock_generator:101|inst6 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:101|inst4 ; clock_generator:101|inst4 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:101|inst3 ; clock_generator:101|inst3 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:101|inst2 ; clock_generator:101|inst2 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 2.455  ; clock_generator:101|inst7 ; clock_generator:101|inst7 ; clock_generator:101|inst7                             ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 0.500        ; 2.326      ; 0.657      ;
; 2.955  ; clock_generator:101|inst7 ; clock_generator:101|inst7 ; clock_generator:101|inst7                             ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 1.000        ; 2.326      ; 0.657      ;
+--------+---------------------------+---------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock_generator:101|inst7'                                                                                 ;
+--------+-----------+---------+---------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+---------------------------+---------------------------+--------------+------------+------------+
; -0.034 ; inst2     ; inst    ; clock_generator:101|inst7 ; clock_generator:101|inst7 ; 1.000        ; 0.000      ; 1.070      ;
; -0.028 ; inst      ; inst1   ; clock_generator:101|inst7 ; clock_generator:101|inst7 ; 1.000        ; 0.000      ; 1.064      ;
; 0.238  ; inst2     ; inst1   ; clock_generator:101|inst7 ; clock_generator:101|inst7 ; 1.000        ; 0.000      ; 0.798      ;
; 0.246  ; inst1     ; inst    ; clock_generator:101|inst7 ; clock_generator:101|inst7 ; 1.000        ; 0.000      ; 0.790      ;
; 0.379  ; inst2     ; inst2   ; clock_generator:101|inst7 ; clock_generator:101|inst7 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; inst      ; inst    ; clock_generator:101|inst7 ; clock_generator:101|inst7 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; inst1     ; inst1   ; clock_generator:101|inst7 ; clock_generator:101|inst7 ; 1.000        ; 0.000      ; 0.657      ;
+--------+-----------+---------+---------------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -2.536 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clk         ; 0.000        ; 2.677      ; 0.657      ;
; -2.036 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clk         ; -0.500       ; 2.677      ; 0.657      ;
; 0.391  ; clock_generator:101|clock_divider_1024:inst101|inst1  ; clock_generator:101|clock_divider_1024:inst101|inst1  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:101|clock_divider_1024:inst101|inst2  ; clock_generator:101|clock_divider_1024:inst101|inst2  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:101|clock_divider_1024:inst101|inst3  ; clock_generator:101|clock_divider_1024:inst101|inst3  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:101|clock_divider_1024:inst101|inst4  ; clock_generator:101|clock_divider_1024:inst101|inst4  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:101|clock_divider_1024:inst101|inst5  ; clock_generator:101|clock_divider_1024:inst101|inst5  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:101|clock_divider_1024:inst101|inst6  ; clock_generator:101|clock_divider_1024:inst101|inst6  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:101|clock_divider_1024:inst101|inst7  ; clock_generator:101|clock_divider_1024:inst101|inst7  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:101|clock_divider_1024:inst101|inst8  ; clock_generator:101|clock_divider_1024:inst101|inst8  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:101|clock_divider_1024:inst101|inst9  ; clock_generator:101|clock_divider_1024:inst101|inst9  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.657      ;
; 0.724  ; clock_generator:101|clock_divider_1024:inst101|inst1  ; clock_generator:101|clock_divider_1024:inst101|inst3  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.990      ;
; 0.728  ; clock_generator:101|clock_divider_1024:inst101|inst1  ; clock_generator:101|clock_divider_1024:inst101|inst4  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.994      ;
; 0.729  ; clock_generator:101|clock_divider_1024:inst101|inst1  ; clock_generator:101|clock_divider_1024:inst101|inst2  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.995      ;
; 0.812  ; clock_generator:101|clock_divider_1024:inst101|inst2  ; clock_generator:101|clock_divider_1024:inst101|inst4  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 1.078      ;
; 0.817  ; clock_generator:101|clock_divider_1024:inst101|inst2  ; clock_generator:101|clock_divider_1024:inst101|inst3  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 1.083      ;
; 0.854  ; clock_generator:101|clock_divider_1024:inst101|inst3  ; clock_generator:101|clock_divider_1024:inst101|inst4  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 1.120      ;
; 0.855  ; clock_generator:101|clock_divider_1024:inst101|inst5  ; clock_generator:101|clock_divider_1024:inst101|inst8  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 1.121      ;
; 0.863  ; clock_generator:101|clock_divider_1024:inst101|inst6  ; clock_generator:101|clock_divider_1024:inst101|inst7  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 1.129      ;
; 0.951  ; clock_generator:101|clock_divider_1024:inst101|inst5  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 1.217      ;
; 0.966  ; clock_generator:101|clock_divider_1024:inst101|inst4  ; clock_generator:101|clock_divider_1024:inst101|inst6  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 1.232      ;
; 0.966  ; clock_generator:101|clock_divider_1024:inst101|inst4  ; clock_generator:101|clock_divider_1024:inst101|inst8  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 1.232      ;
; 0.968  ; clock_generator:101|clock_divider_1024:inst101|inst4  ; clock_generator:101|clock_divider_1024:inst101|inst7  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 1.234      ;
; 0.968  ; clock_generator:101|clock_divider_1024:inst101|inst4  ; clock_generator:101|clock_divider_1024:inst101|inst9  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 1.234      ;
; 0.969  ; clock_generator:101|clock_divider_1024:inst101|inst4  ; clock_generator:101|clock_divider_1024:inst101|inst5  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 1.235      ;
; 0.986  ; clock_generator:101|clock_divider_1024:inst101|inst5  ; clock_generator:101|clock_divider_1024:inst101|inst7  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 1.252      ;
; 0.989  ; clock_generator:101|clock_divider_1024:inst101|inst5  ; clock_generator:101|clock_divider_1024:inst101|inst6  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 1.255      ;
; 1.010  ; clock_generator:101|clock_divider_1024:inst101|inst8  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 1.276      ;
; 1.012  ; clock_generator:101|clock_divider_1024:inst101|inst8  ; clock_generator:101|clock_divider_1024:inst101|inst9  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 1.278      ;
; 1.092  ; clock_generator:101|clock_divider_1024:inst101|inst6  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 1.358      ;
; 1.109  ; clock_generator:101|clock_divider_1024:inst101|inst3  ; clock_generator:101|clock_divider_1024:inst101|inst6  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 1.375      ;
; 1.109  ; clock_generator:101|clock_divider_1024:inst101|inst3  ; clock_generator:101|clock_divider_1024:inst101|inst8  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 1.375      ;
; 1.111  ; clock_generator:101|clock_divider_1024:inst101|inst3  ; clock_generator:101|clock_divider_1024:inst101|inst7  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 1.377      ;
; 1.111  ; clock_generator:101|clock_divider_1024:inst101|inst3  ; clock_generator:101|clock_divider_1024:inst101|inst9  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 1.377      ;
; 1.112  ; clock_generator:101|clock_divider_1024:inst101|inst3  ; clock_generator:101|clock_divider_1024:inst101|inst5  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 1.378      ;
; 1.223  ; clock_generator:101|clock_divider_1024:inst101|inst2  ; clock_generator:101|clock_divider_1024:inst101|inst6  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 1.489      ;
; 1.223  ; clock_generator:101|clock_divider_1024:inst101|inst2  ; clock_generator:101|clock_divider_1024:inst101|inst8  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 1.489      ;
; 1.224  ; clock_generator:101|clock_divider_1024:inst101|inst7  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 1.490      ;
; 1.225  ; clock_generator:101|clock_divider_1024:inst101|inst2  ; clock_generator:101|clock_divider_1024:inst101|inst7  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 1.491      ;
; 1.225  ; clock_generator:101|clock_divider_1024:inst101|inst2  ; clock_generator:101|clock_divider_1024:inst101|inst9  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 1.491      ;
; 1.226  ; clock_generator:101|clock_divider_1024:inst101|inst2  ; clock_generator:101|clock_divider_1024:inst101|inst5  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 1.492      ;
; 1.237  ; clock_generator:101|clock_divider_1024:inst101|inst5  ; clock_generator:101|clock_divider_1024:inst101|inst9  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 1.503      ;
; 1.240  ; clock_generator:101|clock_divider_1024:inst101|inst4  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 1.506      ;
; 1.260  ; clock_generator:101|clock_divider_1024:inst101|inst1  ; clock_generator:101|clock_divider_1024:inst101|inst6  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 1.526      ;
; 1.260  ; clock_generator:101|clock_divider_1024:inst101|inst1  ; clock_generator:101|clock_divider_1024:inst101|inst8  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 1.526      ;
; 1.262  ; clock_generator:101|clock_divider_1024:inst101|inst1  ; clock_generator:101|clock_divider_1024:inst101|inst7  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 1.528      ;
; 1.262  ; clock_generator:101|clock_divider_1024:inst101|inst1  ; clock_generator:101|clock_divider_1024:inst101|inst9  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 1.528      ;
; 1.263  ; clock_generator:101|clock_divider_1024:inst101|inst1  ; clock_generator:101|clock_divider_1024:inst101|inst5  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 1.529      ;
; 1.367  ; clock_generator:101|clock_divider_1024:inst101|inst9  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 1.633      ;
; 1.374  ; clock_generator:101|clock_divider_1024:inst101|inst6  ; clock_generator:101|clock_divider_1024:inst101|inst8  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 1.640      ;
; 1.375  ; clock_generator:101|clock_divider_1024:inst101|inst6  ; clock_generator:101|clock_divider_1024:inst101|inst9  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 1.641      ;
; 1.383  ; clock_generator:101|clock_divider_1024:inst101|inst3  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 1.649      ;
; 1.396  ; clock_generator:101|clock_divider_1024:inst101|inst7  ; clock_generator:101|clock_divider_1024:inst101|inst8  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 1.662      ;
; 1.497  ; clock_generator:101|clock_divider_1024:inst101|inst2  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 1.763      ;
; 1.510  ; clock_generator:101|clock_divider_1024:inst101|inst7  ; clock_generator:101|clock_divider_1024:inst101|inst9  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 1.776      ;
; 1.534  ; clock_generator:101|clock_divider_1024:inst101|inst1  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 1.800      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock_generator:101|clock_divider_1024:inst102|inst10'                                                                                                                                                ;
+--------+---------------------------+---------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                   ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -2.185 ; clock_generator:101|inst7 ; clock_generator:101|inst7 ; clock_generator:101|inst7                             ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 0.000        ; 2.326      ; 0.657      ;
; -1.685 ; clock_generator:101|inst7 ; clock_generator:101|inst7 ; clock_generator:101|inst7                             ; clock_generator:101|clock_divider_1024:inst102|inst10 ; -0.500       ; 2.326      ; 0.657      ;
; 0.391  ; clock_generator:101|inst1 ; clock_generator:101|inst1 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:101|inst2 ; clock_generator:101|inst2 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:101|inst3 ; clock_generator:101|inst3 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:101|inst4 ; clock_generator:101|inst4 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:101|inst5 ; clock_generator:101|inst5 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:101|inst6 ; clock_generator:101|inst6 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.727  ; clock_generator:101|inst1 ; clock_generator:101|inst4 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.993      ;
; 0.728  ; clock_generator:101|inst1 ; clock_generator:101|inst2 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.994      ;
; 0.728  ; clock_generator:101|inst1 ; clock_generator:101|inst3 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.994      ;
; 0.797  ; clock_generator:101|inst5 ; clock_generator:101|inst6 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.063      ;
; 0.800  ; clock_generator:101|inst5 ; clock_generator:101|inst7 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.066      ;
; 0.809  ; clock_generator:101|inst2 ; clock_generator:101|inst3 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.075      ;
; 0.809  ; clock_generator:101|inst2 ; clock_generator:101|inst4 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.075      ;
; 0.830  ; clock_generator:101|inst6 ; clock_generator:101|inst7 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.096      ;
; 0.832  ; clock_generator:101|inst3 ; clock_generator:101|inst4 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.098      ;
; 0.926  ; clock_generator:101|inst3 ; clock_generator:101|inst7 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.192      ;
; 0.929  ; clock_generator:101|inst3 ; clock_generator:101|inst5 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.195      ;
; 0.929  ; clock_generator:101|inst3 ; clock_generator:101|inst6 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.195      ;
; 1.066  ; clock_generator:101|inst4 ; clock_generator:101|inst7 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.332      ;
; 1.069  ; clock_generator:101|inst4 ; clock_generator:101|inst5 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.335      ;
; 1.069  ; clock_generator:101|inst4 ; clock_generator:101|inst6 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.335      ;
; 1.186  ; clock_generator:101|inst2 ; clock_generator:101|inst7 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.452      ;
; 1.189  ; clock_generator:101|inst2 ; clock_generator:101|inst5 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.455      ;
; 1.189  ; clock_generator:101|inst2 ; clock_generator:101|inst6 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.455      ;
; 1.213  ; clock_generator:101|inst1 ; clock_generator:101|inst7 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.479      ;
; 1.216  ; clock_generator:101|inst1 ; clock_generator:101|inst5 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.482      ;
; 1.216  ; clock_generator:101|inst1 ; clock_generator:101|inst6 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.482      ;
+--------+---------------------------+---------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock_generator:101|clock_divider_1024:inst101|inst10'                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -2.054 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 2.195      ; 0.657      ;
; -1.554 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; -0.500       ; 2.195      ; 0.657      ;
; 0.391  ; clock_generator:101|clock_divider_1024:inst102|inst1  ; clock_generator:101|clock_divider_1024:inst102|inst1  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:101|clock_divider_1024:inst102|inst2  ; clock_generator:101|clock_divider_1024:inst102|inst2  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:101|clock_divider_1024:inst102|inst3  ; clock_generator:101|clock_divider_1024:inst102|inst3  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:101|clock_divider_1024:inst102|inst4  ; clock_generator:101|clock_divider_1024:inst102|inst4  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:101|clock_divider_1024:inst102|inst5  ; clock_generator:101|clock_divider_1024:inst102|inst5  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:101|clock_divider_1024:inst102|inst6  ; clock_generator:101|clock_divider_1024:inst102|inst6  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:101|clock_divider_1024:inst102|inst7  ; clock_generator:101|clock_divider_1024:inst102|inst7  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:101|clock_divider_1024:inst102|inst8  ; clock_generator:101|clock_divider_1024:inst102|inst8  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:101|clock_divider_1024:inst102|inst9  ; clock_generator:101|clock_divider_1024:inst102|inst9  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.568  ; clock_generator:101|clock_divider_1024:inst102|inst1  ; clock_generator:101|clock_divider_1024:inst102|inst4  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.834      ;
; 0.569  ; clock_generator:101|clock_divider_1024:inst102|inst1  ; clock_generator:101|clock_divider_1024:inst102|inst2  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.835      ;
; 0.570  ; clock_generator:101|clock_divider_1024:inst102|inst1  ; clock_generator:101|clock_divider_1024:inst102|inst3  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.836      ;
; 0.804  ; clock_generator:101|clock_divider_1024:inst102|inst2  ; clock_generator:101|clock_divider_1024:inst102|inst3  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.070      ;
; 0.830  ; clock_generator:101|clock_divider_1024:inst102|inst5  ; clock_generator:101|clock_divider_1024:inst102|inst7  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.096      ;
; 0.831  ; clock_generator:101|clock_divider_1024:inst102|inst5  ; clock_generator:101|clock_divider_1024:inst102|inst6  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.097      ;
; 0.853  ; clock_generator:101|clock_divider_1024:inst102|inst8  ; clock_generator:101|clock_divider_1024:inst102|inst9  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.119      ;
; 0.855  ; clock_generator:101|clock_divider_1024:inst102|inst6  ; clock_generator:101|clock_divider_1024:inst102|inst7  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.121      ;
; 0.969  ; clock_generator:101|clock_divider_1024:inst102|inst7  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.235      ;
; 0.975  ; clock_generator:101|clock_divider_1024:inst102|inst4  ; clock_generator:101|clock_divider_1024:inst102|inst5  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.241      ;
; 0.978  ; clock_generator:101|clock_divider_1024:inst102|inst3  ; clock_generator:101|clock_divider_1024:inst102|inst4  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.244      ;
; 0.978  ; clock_generator:101|clock_divider_1024:inst102|inst4  ; clock_generator:101|clock_divider_1024:inst102|inst9  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.244      ;
; 0.981  ; clock_generator:101|clock_divider_1024:inst102|inst4  ; clock_generator:101|clock_divider_1024:inst102|inst7  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.247      ;
; 0.981  ; clock_generator:101|clock_divider_1024:inst102|inst8  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.247      ;
; 0.985  ; clock_generator:101|clock_divider_1024:inst102|inst4  ; clock_generator:101|clock_divider_1024:inst102|inst6  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.251      ;
; 0.986  ; clock_generator:101|clock_divider_1024:inst102|inst4  ; clock_generator:101|clock_divider_1024:inst102|inst8  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.252      ;
; 1.014  ; clock_generator:101|clock_divider_1024:inst102|inst5  ; clock_generator:101|clock_divider_1024:inst102|inst8  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.280      ;
; 1.117  ; clock_generator:101|clock_divider_1024:inst102|inst5  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.383      ;
; 1.121  ; clock_generator:101|clock_divider_1024:inst102|inst3  ; clock_generator:101|clock_divider_1024:inst102|inst5  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.387      ;
; 1.124  ; clock_generator:101|clock_divider_1024:inst102|inst3  ; clock_generator:101|clock_divider_1024:inst102|inst9  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.390      ;
; 1.127  ; clock_generator:101|clock_divider_1024:inst102|inst3  ; clock_generator:101|clock_divider_1024:inst102|inst7  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.393      ;
; 1.131  ; clock_generator:101|clock_divider_1024:inst102|inst3  ; clock_generator:101|clock_divider_1024:inst102|inst6  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.397      ;
; 1.132  ; clock_generator:101|clock_divider_1024:inst102|inst3  ; clock_generator:101|clock_divider_1024:inst102|inst8  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.398      ;
; 1.216  ; clock_generator:101|clock_divider_1024:inst102|inst7  ; clock_generator:101|clock_divider_1024:inst102|inst8  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.482      ;
; 1.222  ; clock_generator:101|clock_divider_1024:inst102|inst2  ; clock_generator:101|clock_divider_1024:inst102|inst5  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.488      ;
; 1.224  ; clock_generator:101|clock_divider_1024:inst102|inst7  ; clock_generator:101|clock_divider_1024:inst102|inst9  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.490      ;
; 1.225  ; clock_generator:101|clock_divider_1024:inst102|inst2  ; clock_generator:101|clock_divider_1024:inst102|inst9  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.491      ;
; 1.228  ; clock_generator:101|clock_divider_1024:inst102|inst2  ; clock_generator:101|clock_divider_1024:inst102|inst7  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.494      ;
; 1.232  ; clock_generator:101|clock_divider_1024:inst102|inst2  ; clock_generator:101|clock_divider_1024:inst102|inst6  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.498      ;
; 1.233  ; clock_generator:101|clock_divider_1024:inst102|inst2  ; clock_generator:101|clock_divider_1024:inst102|inst8  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.499      ;
; 1.243  ; clock_generator:101|clock_divider_1024:inst102|inst9  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.509      ;
; 1.244  ; clock_generator:101|clock_divider_1024:inst102|inst2  ; clock_generator:101|clock_divider_1024:inst102|inst4  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.510      ;
; 1.281  ; clock_generator:101|clock_divider_1024:inst102|inst1  ; clock_generator:101|clock_divider_1024:inst102|inst5  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.547      ;
; 1.284  ; clock_generator:101|clock_divider_1024:inst102|inst1  ; clock_generator:101|clock_divider_1024:inst102|inst9  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.550      ;
; 1.287  ; clock_generator:101|clock_divider_1024:inst102|inst1  ; clock_generator:101|clock_divider_1024:inst102|inst7  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.553      ;
; 1.288  ; clock_generator:101|clock_divider_1024:inst102|inst6  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.554      ;
; 1.291  ; clock_generator:101|clock_divider_1024:inst102|inst4  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.557      ;
; 1.291  ; clock_generator:101|clock_divider_1024:inst102|inst1  ; clock_generator:101|clock_divider_1024:inst102|inst6  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.557      ;
; 1.292  ; clock_generator:101|clock_divider_1024:inst102|inst1  ; clock_generator:101|clock_divider_1024:inst102|inst8  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.558      ;
; 1.355  ; clock_generator:101|clock_divider_1024:inst102|inst6  ; clock_generator:101|clock_divider_1024:inst102|inst8  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.621      ;
; 1.367  ; clock_generator:101|clock_divider_1024:inst102|inst6  ; clock_generator:101|clock_divider_1024:inst102|inst9  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.633      ;
; 1.437  ; clock_generator:101|clock_divider_1024:inst102|inst3  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.703      ;
; 1.514  ; clock_generator:101|clock_divider_1024:inst102|inst5  ; clock_generator:101|clock_divider_1024:inst102|inst9  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.780      ;
; 1.538  ; clock_generator:101|clock_divider_1024:inst102|inst2  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.804      ;
; 1.597  ; clock_generator:101|clock_divider_1024:inst102|inst1  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.863      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock_generator:101|inst7'                                                                                 ;
+-------+-----------+---------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+---------------------------+---------------------------+--------------+------------+------------+
; 0.391 ; inst2     ; inst2   ; clock_generator:101|inst7 ; clock_generator:101|inst7 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; inst1     ; inst1   ; clock_generator:101|inst7 ; clock_generator:101|inst7 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; inst      ; inst    ; clock_generator:101|inst7 ; clock_generator:101|inst7 ; 0.000        ; 0.000      ; 0.657      ;
; 0.524 ; inst1     ; inst    ; clock_generator:101|inst7 ; clock_generator:101|inst7 ; 0.000        ; 0.000      ; 0.790      ;
; 0.532 ; inst2     ; inst1   ; clock_generator:101|inst7 ; clock_generator:101|inst7 ; 0.000        ; 0.000      ; 0.798      ;
; 0.798 ; inst      ; inst1   ; clock_generator:101|inst7 ; clock_generator:101|inst7 ; 0.000        ; 0.000      ; 1.064      ;
; 0.804 ; inst2     ; inst    ; clock_generator:101|inst7 ; clock_generator:101|inst7 ; 0.000        ; 0.000      ; 1.070      ;
+-------+-----------+---------+---------------------------+---------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:101|clock_divider_1024:inst101|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:101|clock_divider_1024:inst101|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:101|clock_divider_1024:inst101|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:101|clock_divider_1024:inst101|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:101|clock_divider_1024:inst101|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:101|clock_divider_1024:inst101|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:101|clock_divider_1024:inst101|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:101|clock_divider_1024:inst101|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:101|clock_divider_1024:inst101|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:101|clock_divider_1024:inst101|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:101|clock_divider_1024:inst101|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:101|clock_divider_1024:inst101|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:101|clock_divider_1024:inst101|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:101|clock_divider_1024:inst101|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:101|clock_divider_1024:inst101|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:101|clock_divider_1024:inst101|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:101|clock_divider_1024:inst101|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:101|clock_divider_1024:inst101|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:101|clock_divider_1024:inst101|inst9  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:101|clock_divider_1024:inst101|inst9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; 101|inst101|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; 101|inst101|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; 101|inst101|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; 101|inst101|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; 101|inst101|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; 101|inst101|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; 101|inst101|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; 101|inst101|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; 101|inst101|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; 101|inst101|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; 101|inst101|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; 101|inst101|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; 101|inst101|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; 101|inst101|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; 101|inst101|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; 101|inst101|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; 101|inst101|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; 101|inst101|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; 101|inst101|inst9|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; 101|inst101|inst9|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk                                    ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock_generator:101|clock_divider_1024:inst101|inst10'                                                                                                ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:101|clock_divider_1024:inst102|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:101|clock_divider_1024:inst102|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:101|clock_divider_1024:inst102|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:101|clock_divider_1024:inst102|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:101|clock_divider_1024:inst102|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:101|clock_divider_1024:inst102|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:101|clock_divider_1024:inst102|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:101|clock_divider_1024:inst102|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:101|clock_divider_1024:inst102|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:101|clock_divider_1024:inst102|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:101|clock_divider_1024:inst102|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:101|clock_divider_1024:inst102|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:101|clock_divider_1024:inst102|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:101|clock_divider_1024:inst102|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:101|clock_divider_1024:inst102|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:101|clock_divider_1024:inst102|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:101|clock_divider_1024:inst102|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:101|clock_divider_1024:inst102|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:101|clock_divider_1024:inst102|inst9  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:101|clock_divider_1024:inst102|inst9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; 101|inst101|inst10|regout                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; 101|inst101|inst10|regout                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; 101|inst101|inst10~clkctrl|inclk[0]                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; 101|inst101|inst10~clkctrl|inclk[0]                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; 101|inst101|inst10~clkctrl|outclk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; 101|inst101|inst10~clkctrl|outclk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; 101|inst102|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; 101|inst102|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; 101|inst102|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; 101|inst102|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; 101|inst102|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; 101|inst102|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; 101|inst102|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; 101|inst102|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; 101|inst102|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; 101|inst102|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; 101|inst102|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; 101|inst102|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; 101|inst102|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; 101|inst102|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; 101|inst102|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; 101|inst102|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; 101|inst102|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; 101|inst102|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; 101|inst102|inst9|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; 101|inst102|inst9|clk                                 ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock_generator:101|clock_divider_1024:inst102|inst10'                                                                              ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:101|inst1           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:101|inst1           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:101|inst2           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:101|inst2           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:101|inst3           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:101|inst3           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:101|inst4           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:101|inst4           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:101|inst5           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:101|inst5           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:101|inst6           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:101|inst6           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:101|inst7           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:101|inst7           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; 101|inst102|inst10|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; 101|inst102|inst10|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; 101|inst102|inst10~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; 101|inst102|inst10~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; 101|inst102|inst10~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; 101|inst102|inst10~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; 101|inst1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; 101|inst1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; 101|inst2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; 101|inst2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; 101|inst3|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; 101|inst3|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; 101|inst4|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; 101|inst4|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; 101|inst5|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; 101|inst5|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; 101|inst6|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; 101|inst6|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; 101|inst7|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; 101|inst7|clk                       ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock_generator:101|inst7'                                                                     ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:101|inst7 ; Rise       ; inst                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:101|inst7 ; Rise       ; inst                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:101|inst7 ; Rise       ; inst1                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:101|inst7 ; Rise       ; inst1                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:101|inst7 ; Rise       ; inst2                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:101|inst7 ; Rise       ; inst2                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:101|inst7 ; Rise       ; 101|inst7|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:101|inst7 ; Rise       ; 101|inst7|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:101|inst7 ; Rise       ; 101|inst7~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:101|inst7 ; Rise       ; 101|inst7~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:101|inst7 ; Rise       ; 101|inst7~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:101|inst7 ; Rise       ; 101|inst7~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:101|inst7 ; Rise       ; inst1|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:101|inst7 ; Rise       ; inst1|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:101|inst7 ; Rise       ; inst2|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:101|inst7 ; Rise       ; inst2|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:101|inst7 ; Rise       ; inst|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:101|inst7 ; Rise       ; inst|clk                   ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; w         ; clock_generator:101|inst7 ; 5.480 ; 5.480 ; Rise       ; clock_generator:101|inst7 ;
+-----------+---------------------------+-------+-------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; w         ; clock_generator:101|inst7 ; -5.014 ; -5.014 ; Rise       ; clock_generator:101|inst7 ;
+-----------+---------------------------+--------+--------+------------+---------------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; HEX_0     ; clock_generator:101|inst7 ; 7.134 ; 7.134 ; Rise       ; clock_generator:101|inst7 ;
; HEX_1     ; clock_generator:101|inst7 ; 7.142 ; 7.142 ; Rise       ; clock_generator:101|inst7 ;
; HEX_2     ; clock_generator:101|inst7 ; 7.149 ; 7.149 ; Rise       ; clock_generator:101|inst7 ;
; HEX_3     ; clock_generator:101|inst7 ; 6.896 ; 6.896 ; Rise       ; clock_generator:101|inst7 ;
; HEX_4     ; clock_generator:101|inst7 ; 6.888 ; 6.888 ; Rise       ; clock_generator:101|inst7 ;
; HEX_5     ; clock_generator:101|inst7 ; 6.909 ; 6.909 ; Rise       ; clock_generator:101|inst7 ;
; HEX_6     ; clock_generator:101|inst7 ; 6.877 ; 6.877 ; Rise       ; clock_generator:101|inst7 ;
+-----------+---------------------------+-------+-------+------------+---------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; HEX_0     ; clock_generator:101|inst7 ; 6.890 ; 6.890 ; Rise       ; clock_generator:101|inst7 ;
; HEX_1     ; clock_generator:101|inst7 ; 6.855 ; 6.855 ; Rise       ; clock_generator:101|inst7 ;
; HEX_2     ; clock_generator:101|inst7 ; 6.861 ; 6.861 ; Rise       ; clock_generator:101|inst7 ;
; HEX_3     ; clock_generator:101|inst7 ; 6.638 ; 6.638 ; Rise       ; clock_generator:101|inst7 ;
; HEX_4     ; clock_generator:101|inst7 ; 6.642 ; 6.642 ; Rise       ; clock_generator:101|inst7 ;
; HEX_5     ; clock_generator:101|inst7 ; 6.616 ; 6.616 ; Rise       ; clock_generator:101|inst7 ;
; HEX_6     ; clock_generator:101|inst7 ; 6.630 ; 6.630 ; Rise       ; clock_generator:101|inst7 ;
+-----------+---------------------------+-------+-------+------------+---------------------------+


+-------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                      ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.154 ; 0.000         ;
; clk                                                   ; 0.186 ; 0.000         ;
; clock_generator:101|clock_divider_1024:inst102|inst10 ; 0.327 ; 0.000         ;
; clock_generator:101|inst7                             ; 0.515 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                        ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; clk                                                   ; -1.580 ; -1.580        ;
; clock_generator:101|clock_divider_1024:inst102|inst10 ; -1.345 ; -1.345        ;
; clock_generator:101|clock_divider_1024:inst101|inst10 ; -1.297 ; -1.297        ;
; clock_generator:101|inst7                             ; 0.215  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                         ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; clk                                                   ; -1.380 ; -11.380       ;
; clock_generator:101|clock_divider_1024:inst101|inst10 ; -0.500 ; -10.000       ;
; clock_generator:101|clock_divider_1024:inst102|inst10 ; -0.500 ; -7.000        ;
; clock_generator:101|inst7                             ; -0.500 ; -3.000        ;
+-------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock_generator:101|clock_divider_1024:inst101|inst10'                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.154 ; clock_generator:101|clock_divider_1024:inst102|inst1  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.878      ;
; 0.184 ; clock_generator:101|clock_divider_1024:inst102|inst2  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.848      ;
; 0.214 ; clock_generator:101|clock_divider_1024:inst102|inst5  ; clock_generator:101|clock_divider_1024:inst102|inst9  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.818      ;
; 0.221 ; clock_generator:101|clock_divider_1024:inst102|inst3  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.811      ;
; 0.279 ; clock_generator:101|clock_divider_1024:inst102|inst6  ; clock_generator:101|clock_divider_1024:inst102|inst9  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.753      ;
; 0.283 ; clock_generator:101|clock_divider_1024:inst102|inst1  ; clock_generator:101|clock_divider_1024:inst102|inst8  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.749      ;
; 0.284 ; clock_generator:101|clock_divider_1024:inst102|inst1  ; clock_generator:101|clock_divider_1024:inst102|inst6  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.748      ;
; 0.287 ; clock_generator:101|clock_divider_1024:inst102|inst1  ; clock_generator:101|clock_divider_1024:inst102|inst7  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.745      ;
; 0.288 ; clock_generator:101|clock_divider_1024:inst102|inst6  ; clock_generator:101|clock_divider_1024:inst102|inst8  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.744      ;
; 0.289 ; clock_generator:101|clock_divider_1024:inst102|inst1  ; clock_generator:101|clock_divider_1024:inst102|inst9  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.743      ;
; 0.291 ; clock_generator:101|clock_divider_1024:inst102|inst1  ; clock_generator:101|clock_divider_1024:inst102|inst5  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.741      ;
; 0.304 ; clock_generator:101|clock_divider_1024:inst102|inst4  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.728      ;
; 0.306 ; clock_generator:101|clock_divider_1024:inst102|inst6  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.726      ;
; 0.313 ; clock_generator:101|clock_divider_1024:inst102|inst2  ; clock_generator:101|clock_divider_1024:inst102|inst8  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.719      ;
; 0.314 ; clock_generator:101|clock_divider_1024:inst102|inst2  ; clock_generator:101|clock_divider_1024:inst102|inst6  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.718      ;
; 0.317 ; clock_generator:101|clock_divider_1024:inst102|inst7  ; clock_generator:101|clock_divider_1024:inst102|inst9  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.715      ;
; 0.317 ; clock_generator:101|clock_divider_1024:inst102|inst2  ; clock_generator:101|clock_divider_1024:inst102|inst7  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.715      ;
; 0.319 ; clock_generator:101|clock_divider_1024:inst102|inst2  ; clock_generator:101|clock_divider_1024:inst102|inst9  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.713      ;
; 0.321 ; clock_generator:101|clock_divider_1024:inst102|inst2  ; clock_generator:101|clock_divider_1024:inst102|inst5  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.711      ;
; 0.322 ; clock_generator:101|clock_divider_1024:inst102|inst7  ; clock_generator:101|clock_divider_1024:inst102|inst8  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.710      ;
; 0.327 ; clock_generator:101|clock_divider_1024:inst102|inst9  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.705      ;
; 0.330 ; clock_generator:101|clock_divider_1024:inst102|inst2  ; clock_generator:101|clock_divider_1024:inst102|inst4  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.702      ;
; 0.350 ; clock_generator:101|clock_divider_1024:inst102|inst3  ; clock_generator:101|clock_divider_1024:inst102|inst8  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.682      ;
; 0.351 ; clock_generator:101|clock_divider_1024:inst102|inst3  ; clock_generator:101|clock_divider_1024:inst102|inst6  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.681      ;
; 0.354 ; clock_generator:101|clock_divider_1024:inst102|inst3  ; clock_generator:101|clock_divider_1024:inst102|inst7  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.678      ;
; 0.356 ; clock_generator:101|clock_divider_1024:inst102|inst3  ; clock_generator:101|clock_divider_1024:inst102|inst9  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.676      ;
; 0.358 ; clock_generator:101|clock_divider_1024:inst102|inst3  ; clock_generator:101|clock_divider_1024:inst102|inst5  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.674      ;
; 0.387 ; clock_generator:101|clock_divider_1024:inst102|inst5  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.645      ;
; 0.423 ; clock_generator:101|clock_divider_1024:inst102|inst7  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.609      ;
; 0.431 ; clock_generator:101|clock_divider_1024:inst102|inst5  ; clock_generator:101|clock_divider_1024:inst102|inst8  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.601      ;
; 0.433 ; clock_generator:101|clock_divider_1024:inst102|inst4  ; clock_generator:101|clock_divider_1024:inst102|inst8  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.599      ;
; 0.434 ; clock_generator:101|clock_divider_1024:inst102|inst4  ; clock_generator:101|clock_divider_1024:inst102|inst6  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.598      ;
; 0.437 ; clock_generator:101|clock_divider_1024:inst102|inst4  ; clock_generator:101|clock_divider_1024:inst102|inst7  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.595      ;
; 0.439 ; clock_generator:101|clock_divider_1024:inst102|inst4  ; clock_generator:101|clock_divider_1024:inst102|inst9  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.593      ;
; 0.441 ; clock_generator:101|clock_divider_1024:inst102|inst4  ; clock_generator:101|clock_divider_1024:inst102|inst5  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.591      ;
; 0.442 ; clock_generator:101|clock_divider_1024:inst102|inst8  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.590      ;
; 0.443 ; clock_generator:101|clock_divider_1024:inst102|inst3  ; clock_generator:101|clock_divider_1024:inst102|inst4  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.589      ;
; 0.494 ; clock_generator:101|clock_divider_1024:inst102|inst6  ; clock_generator:101|clock_divider_1024:inst102|inst7  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.538      ;
; 0.497 ; clock_generator:101|clock_divider_1024:inst102|inst8  ; clock_generator:101|clock_divider_1024:inst102|inst9  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.535      ;
; 0.503 ; clock_generator:101|clock_divider_1024:inst102|inst5  ; clock_generator:101|clock_divider_1024:inst102|inst6  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.529      ;
; 0.504 ; clock_generator:101|clock_divider_1024:inst102|inst5  ; clock_generator:101|clock_divider_1024:inst102|inst7  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.528      ;
; 0.520 ; clock_generator:101|clock_divider_1024:inst102|inst2  ; clock_generator:101|clock_divider_1024:inst102|inst3  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.512      ;
; 0.609 ; clock_generator:101|clock_divider_1024:inst102|inst1  ; clock_generator:101|clock_divider_1024:inst102|inst3  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.423      ;
; 0.611 ; clock_generator:101|clock_divider_1024:inst102|inst1  ; clock_generator:101|clock_divider_1024:inst102|inst2  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.421      ;
; 0.612 ; clock_generator:101|clock_divider_1024:inst102|inst1  ; clock_generator:101|clock_divider_1024:inst102|inst4  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.420      ;
; 0.665 ; clock_generator:101|clock_divider_1024:inst102|inst1  ; clock_generator:101|clock_divider_1024:inst102|inst1  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:101|clock_divider_1024:inst102|inst9  ; clock_generator:101|clock_divider_1024:inst102|inst9  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:101|clock_divider_1024:inst102|inst8  ; clock_generator:101|clock_divider_1024:inst102|inst8  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:101|clock_divider_1024:inst102|inst6  ; clock_generator:101|clock_divider_1024:inst102|inst6  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:101|clock_divider_1024:inst102|inst7  ; clock_generator:101|clock_divider_1024:inst102|inst7  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:101|clock_divider_1024:inst102|inst5  ; clock_generator:101|clock_divider_1024:inst102|inst5  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:101|clock_divider_1024:inst102|inst4  ; clock_generator:101|clock_divider_1024:inst102|inst4  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:101|clock_divider_1024:inst102|inst3  ; clock_generator:101|clock_divider_1024:inst102|inst3  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:101|clock_divider_1024:inst102|inst2  ; clock_generator:101|clock_divider_1024:inst102|inst2  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 1.677 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.500        ; 1.371      ; 0.367      ;
; 2.177 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1.000        ; 1.371      ; 0.367      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 0.186 ; clock_generator:101|clock_divider_1024:inst101|inst1  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.846      ;
; 0.200 ; clock_generator:101|clock_divider_1024:inst101|inst2  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.832      ;
; 0.216 ; clock_generator:101|clock_divider_1024:inst101|inst7  ; clock_generator:101|clock_divider_1024:inst101|inst9  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.816      ;
; 0.244 ; clock_generator:101|clock_divider_1024:inst101|inst7  ; clock_generator:101|clock_divider_1024:inst101|inst8  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.788      ;
; 0.247 ; clock_generator:101|clock_divider_1024:inst101|inst3  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.785      ;
; 0.275 ; clock_generator:101|clock_divider_1024:inst101|inst9  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.757      ;
; 0.275 ; clock_generator:101|clock_divider_1024:inst101|inst6  ; clock_generator:101|clock_divider_1024:inst101|inst9  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.757      ;
; 0.277 ; clock_generator:101|clock_divider_1024:inst101|inst6  ; clock_generator:101|clock_divider_1024:inst101|inst8  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.755      ;
; 0.301 ; clock_generator:101|clock_divider_1024:inst101|inst1  ; clock_generator:101|clock_divider_1024:inst101|inst5  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.731      ;
; 0.301 ; clock_generator:101|clock_divider_1024:inst101|inst1  ; clock_generator:101|clock_divider_1024:inst101|inst7  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.731      ;
; 0.302 ; clock_generator:101|clock_divider_1024:inst101|inst1  ; clock_generator:101|clock_divider_1024:inst101|inst9  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.730      ;
; 0.303 ; clock_generator:101|clock_divider_1024:inst101|inst1  ; clock_generator:101|clock_divider_1024:inst101|inst6  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.729      ;
; 0.304 ; clock_generator:101|clock_divider_1024:inst101|inst1  ; clock_generator:101|clock_divider_1024:inst101|inst8  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.728      ;
; 0.311 ; clock_generator:101|clock_divider_1024:inst101|inst5  ; clock_generator:101|clock_divider_1024:inst101|inst9  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.721      ;
; 0.315 ; clock_generator:101|clock_divider_1024:inst101|inst2  ; clock_generator:101|clock_divider_1024:inst101|inst5  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.717      ;
; 0.315 ; clock_generator:101|clock_divider_1024:inst101|inst2  ; clock_generator:101|clock_divider_1024:inst101|inst7  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.717      ;
; 0.316 ; clock_generator:101|clock_divider_1024:inst101|inst2  ; clock_generator:101|clock_divider_1024:inst101|inst9  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.716      ;
; 0.317 ; clock_generator:101|clock_divider_1024:inst101|inst2  ; clock_generator:101|clock_divider_1024:inst101|inst6  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.715      ;
; 0.318 ; clock_generator:101|clock_divider_1024:inst101|inst2  ; clock_generator:101|clock_divider_1024:inst101|inst8  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.714      ;
; 0.328 ; clock_generator:101|clock_divider_1024:inst101|inst4  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.704      ;
; 0.340 ; clock_generator:101|clock_divider_1024:inst101|inst7  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.692      ;
; 0.362 ; clock_generator:101|clock_divider_1024:inst101|inst3  ; clock_generator:101|clock_divider_1024:inst101|inst5  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.670      ;
; 0.362 ; clock_generator:101|clock_divider_1024:inst101|inst3  ; clock_generator:101|clock_divider_1024:inst101|inst7  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.670      ;
; 0.363 ; clock_generator:101|clock_divider_1024:inst101|inst3  ; clock_generator:101|clock_divider_1024:inst101|inst9  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.669      ;
; 0.364 ; clock_generator:101|clock_divider_1024:inst101|inst3  ; clock_generator:101|clock_divider_1024:inst101|inst6  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.668      ;
; 0.365 ; clock_generator:101|clock_divider_1024:inst101|inst3  ; clock_generator:101|clock_divider_1024:inst101|inst8  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.667      ;
; 0.397 ; clock_generator:101|clock_divider_1024:inst101|inst6  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.635      ;
; 0.428 ; clock_generator:101|clock_divider_1024:inst101|inst8  ; clock_generator:101|clock_divider_1024:inst101|inst9  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.604      ;
; 0.429 ; clock_generator:101|clock_divider_1024:inst101|inst8  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.603      ;
; 0.435 ; clock_generator:101|clock_divider_1024:inst101|inst5  ; clock_generator:101|clock_divider_1024:inst101|inst6  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.597      ;
; 0.436 ; clock_generator:101|clock_divider_1024:inst101|inst5  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.596      ;
; 0.438 ; clock_generator:101|clock_divider_1024:inst101|inst5  ; clock_generator:101|clock_divider_1024:inst101|inst7  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.594      ;
; 0.443 ; clock_generator:101|clock_divider_1024:inst101|inst4  ; clock_generator:101|clock_divider_1024:inst101|inst5  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.589      ;
; 0.443 ; clock_generator:101|clock_divider_1024:inst101|inst4  ; clock_generator:101|clock_divider_1024:inst101|inst7  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.589      ;
; 0.444 ; clock_generator:101|clock_divider_1024:inst101|inst4  ; clock_generator:101|clock_divider_1024:inst101|inst9  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.588      ;
; 0.445 ; clock_generator:101|clock_divider_1024:inst101|inst4  ; clock_generator:101|clock_divider_1024:inst101|inst6  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.587      ;
; 0.446 ; clock_generator:101|clock_divider_1024:inst101|inst4  ; clock_generator:101|clock_divider_1024:inst101|inst8  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.586      ;
; 0.488 ; clock_generator:101|clock_divider_1024:inst101|inst6  ; clock_generator:101|clock_divider_1024:inst101|inst7  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.544      ;
; 0.494 ; clock_generator:101|clock_divider_1024:inst101|inst3  ; clock_generator:101|clock_divider_1024:inst101|inst4  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.538      ;
; 0.496 ; clock_generator:101|clock_divider_1024:inst101|inst5  ; clock_generator:101|clock_divider_1024:inst101|inst8  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.536      ;
; 0.509 ; clock_generator:101|clock_divider_1024:inst101|inst2  ; clock_generator:101|clock_divider_1024:inst101|inst3  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.523      ;
; 0.513 ; clock_generator:101|clock_divider_1024:inst101|inst2  ; clock_generator:101|clock_divider_1024:inst101|inst4  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.519      ;
; 0.544 ; clock_generator:101|clock_divider_1024:inst101|inst1  ; clock_generator:101|clock_divider_1024:inst101|inst2  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.488      ;
; 0.545 ; clock_generator:101|clock_divider_1024:inst101|inst1  ; clock_generator:101|clock_divider_1024:inst101|inst4  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.487      ;
; 0.549 ; clock_generator:101|clock_divider_1024:inst101|inst1  ; clock_generator:101|clock_divider_1024:inst101|inst3  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.483      ;
; 0.665 ; clock_generator:101|clock_divider_1024:inst101|inst1  ; clock_generator:101|clock_divider_1024:inst101|inst1  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:101|clock_divider_1024:inst101|inst9  ; clock_generator:101|clock_divider_1024:inst101|inst9  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:101|clock_divider_1024:inst101|inst8  ; clock_generator:101|clock_divider_1024:inst101|inst8  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:101|clock_divider_1024:inst101|inst5  ; clock_generator:101|clock_divider_1024:inst101|inst5  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:101|clock_divider_1024:inst101|inst7  ; clock_generator:101|clock_divider_1024:inst101|inst7  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:101|clock_divider_1024:inst101|inst6  ; clock_generator:101|clock_divider_1024:inst101|inst6  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:101|clock_divider_1024:inst101|inst4  ; clock_generator:101|clock_divider_1024:inst101|inst4  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:101|clock_divider_1024:inst101|inst3  ; clock_generator:101|clock_divider_1024:inst101|inst3  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:101|clock_divider_1024:inst101|inst2  ; clock_generator:101|clock_divider_1024:inst101|inst2  ; clk                                                   ; clk         ; 1.000        ; 0.000      ; 0.367      ;
; 1.960 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clk         ; 0.500        ; 1.654      ; 0.367      ;
; 2.460 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clk         ; 1.000        ; 1.654      ; 0.367      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock_generator:101|clock_divider_1024:inst102|inst10'                                                                                                                                              ;
+-------+---------------------------+---------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                   ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+---------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.327 ; clock_generator:101|inst1 ; clock_generator:101|inst5 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.705      ;
; 0.327 ; clock_generator:101|inst1 ; clock_generator:101|inst6 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.705      ;
; 0.331 ; clock_generator:101|inst1 ; clock_generator:101|inst7 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.701      ;
; 0.336 ; clock_generator:101|inst2 ; clock_generator:101|inst5 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.696      ;
; 0.336 ; clock_generator:101|inst2 ; clock_generator:101|inst6 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.696      ;
; 0.340 ; clock_generator:101|inst2 ; clock_generator:101|inst7 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.692      ;
; 0.386 ; clock_generator:101|inst4 ; clock_generator:101|inst5 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.646      ;
; 0.386 ; clock_generator:101|inst4 ; clock_generator:101|inst6 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.646      ;
; 0.390 ; clock_generator:101|inst4 ; clock_generator:101|inst7 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.642      ;
; 0.467 ; clock_generator:101|inst3 ; clock_generator:101|inst5 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.565      ;
; 0.467 ; clock_generator:101|inst3 ; clock_generator:101|inst6 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.565      ;
; 0.471 ; clock_generator:101|inst3 ; clock_generator:101|inst7 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.561      ;
; 0.510 ; clock_generator:101|inst3 ; clock_generator:101|inst4 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.522      ;
; 0.511 ; clock_generator:101|inst6 ; clock_generator:101|inst7 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.521      ;
; 0.515 ; clock_generator:101|inst2 ; clock_generator:101|inst3 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.517      ;
; 0.515 ; clock_generator:101|inst2 ; clock_generator:101|inst4 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.517      ;
; 0.520 ; clock_generator:101|inst5 ; clock_generator:101|inst7 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.512      ;
; 0.522 ; clock_generator:101|inst5 ; clock_generator:101|inst6 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.510      ;
; 0.544 ; clock_generator:101|inst1 ; clock_generator:101|inst3 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.488      ;
; 0.545 ; clock_generator:101|inst1 ; clock_generator:101|inst2 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.487      ;
; 0.546 ; clock_generator:101|inst1 ; clock_generator:101|inst4 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.486      ;
; 0.665 ; clock_generator:101|inst1 ; clock_generator:101|inst1 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:101|inst5 ; clock_generator:101|inst5 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:101|inst6 ; clock_generator:101|inst6 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:101|inst4 ; clock_generator:101|inst4 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:101|inst3 ; clock_generator:101|inst3 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:101|inst2 ; clock_generator:101|inst2 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 1.725 ; clock_generator:101|inst7 ; clock_generator:101|inst7 ; clock_generator:101|inst7                             ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 0.500        ; 1.419      ; 0.367      ;
; 2.225 ; clock_generator:101|inst7 ; clock_generator:101|inst7 ; clock_generator:101|inst7                             ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 1.000        ; 1.419      ; 0.367      ;
+-------+---------------------------+---------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock_generator:101|inst7'                                                                                ;
+-------+-----------+---------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+---------------------------+---------------------------+--------------+------------+------------+
; 0.515 ; inst2     ; inst    ; clock_generator:101|inst7 ; clock_generator:101|inst7 ; 1.000        ; 0.000      ; 0.517      ;
; 0.523 ; inst      ; inst1   ; clock_generator:101|inst7 ; clock_generator:101|inst7 ; 1.000        ; 0.000      ; 0.509      ;
; 0.635 ; inst2     ; inst1   ; clock_generator:101|inst7 ; clock_generator:101|inst7 ; 1.000        ; 0.000      ; 0.397      ;
; 0.641 ; inst1     ; inst    ; clock_generator:101|inst7 ; clock_generator:101|inst7 ; 1.000        ; 0.000      ; 0.391      ;
; 0.665 ; inst2     ; inst2   ; clock_generator:101|inst7 ; clock_generator:101|inst7 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; inst      ; inst    ; clock_generator:101|inst7 ; clock_generator:101|inst7 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; inst1     ; inst1   ; clock_generator:101|inst7 ; clock_generator:101|inst7 ; 1.000        ; 0.000      ; 0.367      ;
+-------+-----------+---------+---------------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -1.580 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clk         ; 0.000        ; 1.654      ; 0.367      ;
; -1.080 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clk         ; -0.500       ; 1.654      ; 0.367      ;
; 0.215  ; clock_generator:101|clock_divider_1024:inst101|inst1  ; clock_generator:101|clock_divider_1024:inst101|inst1  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:101|clock_divider_1024:inst101|inst2  ; clock_generator:101|clock_divider_1024:inst101|inst2  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:101|clock_divider_1024:inst101|inst3  ; clock_generator:101|clock_divider_1024:inst101|inst3  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:101|clock_divider_1024:inst101|inst4  ; clock_generator:101|clock_divider_1024:inst101|inst4  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:101|clock_divider_1024:inst101|inst5  ; clock_generator:101|clock_divider_1024:inst101|inst5  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:101|clock_divider_1024:inst101|inst6  ; clock_generator:101|clock_divider_1024:inst101|inst6  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:101|clock_divider_1024:inst101|inst7  ; clock_generator:101|clock_divider_1024:inst101|inst7  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:101|clock_divider_1024:inst101|inst8  ; clock_generator:101|clock_divider_1024:inst101|inst8  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:101|clock_divider_1024:inst101|inst9  ; clock_generator:101|clock_divider_1024:inst101|inst9  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.331  ; clock_generator:101|clock_divider_1024:inst101|inst1  ; clock_generator:101|clock_divider_1024:inst101|inst3  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.483      ;
; 0.335  ; clock_generator:101|clock_divider_1024:inst101|inst1  ; clock_generator:101|clock_divider_1024:inst101|inst4  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.487      ;
; 0.336  ; clock_generator:101|clock_divider_1024:inst101|inst1  ; clock_generator:101|clock_divider_1024:inst101|inst2  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.488      ;
; 0.367  ; clock_generator:101|clock_divider_1024:inst101|inst2  ; clock_generator:101|clock_divider_1024:inst101|inst4  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.519      ;
; 0.371  ; clock_generator:101|clock_divider_1024:inst101|inst2  ; clock_generator:101|clock_divider_1024:inst101|inst3  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.523      ;
; 0.384  ; clock_generator:101|clock_divider_1024:inst101|inst5  ; clock_generator:101|clock_divider_1024:inst101|inst8  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.536      ;
; 0.386  ; clock_generator:101|clock_divider_1024:inst101|inst3  ; clock_generator:101|clock_divider_1024:inst101|inst4  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.538      ;
; 0.392  ; clock_generator:101|clock_divider_1024:inst101|inst6  ; clock_generator:101|clock_divider_1024:inst101|inst7  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.544      ;
; 0.434  ; clock_generator:101|clock_divider_1024:inst101|inst4  ; clock_generator:101|clock_divider_1024:inst101|inst8  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.586      ;
; 0.435  ; clock_generator:101|clock_divider_1024:inst101|inst4  ; clock_generator:101|clock_divider_1024:inst101|inst6  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.587      ;
; 0.436  ; clock_generator:101|clock_divider_1024:inst101|inst4  ; clock_generator:101|clock_divider_1024:inst101|inst9  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.588      ;
; 0.437  ; clock_generator:101|clock_divider_1024:inst101|inst4  ; clock_generator:101|clock_divider_1024:inst101|inst5  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.589      ;
; 0.437  ; clock_generator:101|clock_divider_1024:inst101|inst4  ; clock_generator:101|clock_divider_1024:inst101|inst7  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.589      ;
; 0.442  ; clock_generator:101|clock_divider_1024:inst101|inst5  ; clock_generator:101|clock_divider_1024:inst101|inst7  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.594      ;
; 0.444  ; clock_generator:101|clock_divider_1024:inst101|inst5  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.596      ;
; 0.445  ; clock_generator:101|clock_divider_1024:inst101|inst5  ; clock_generator:101|clock_divider_1024:inst101|inst6  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.597      ;
; 0.451  ; clock_generator:101|clock_divider_1024:inst101|inst8  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.603      ;
; 0.452  ; clock_generator:101|clock_divider_1024:inst101|inst8  ; clock_generator:101|clock_divider_1024:inst101|inst9  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.604      ;
; 0.483  ; clock_generator:101|clock_divider_1024:inst101|inst6  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.635      ;
; 0.515  ; clock_generator:101|clock_divider_1024:inst101|inst3  ; clock_generator:101|clock_divider_1024:inst101|inst8  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.667      ;
; 0.516  ; clock_generator:101|clock_divider_1024:inst101|inst3  ; clock_generator:101|clock_divider_1024:inst101|inst6  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.668      ;
; 0.517  ; clock_generator:101|clock_divider_1024:inst101|inst3  ; clock_generator:101|clock_divider_1024:inst101|inst9  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.669      ;
; 0.518  ; clock_generator:101|clock_divider_1024:inst101|inst3  ; clock_generator:101|clock_divider_1024:inst101|inst5  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.670      ;
; 0.518  ; clock_generator:101|clock_divider_1024:inst101|inst3  ; clock_generator:101|clock_divider_1024:inst101|inst7  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.670      ;
; 0.540  ; clock_generator:101|clock_divider_1024:inst101|inst7  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.692      ;
; 0.552  ; clock_generator:101|clock_divider_1024:inst101|inst4  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.704      ;
; 0.562  ; clock_generator:101|clock_divider_1024:inst101|inst2  ; clock_generator:101|clock_divider_1024:inst101|inst8  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.714      ;
; 0.563  ; clock_generator:101|clock_divider_1024:inst101|inst2  ; clock_generator:101|clock_divider_1024:inst101|inst6  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.715      ;
; 0.564  ; clock_generator:101|clock_divider_1024:inst101|inst2  ; clock_generator:101|clock_divider_1024:inst101|inst9  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.716      ;
; 0.565  ; clock_generator:101|clock_divider_1024:inst101|inst2  ; clock_generator:101|clock_divider_1024:inst101|inst5  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.717      ;
; 0.565  ; clock_generator:101|clock_divider_1024:inst101|inst2  ; clock_generator:101|clock_divider_1024:inst101|inst7  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.717      ;
; 0.569  ; clock_generator:101|clock_divider_1024:inst101|inst5  ; clock_generator:101|clock_divider_1024:inst101|inst9  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.721      ;
; 0.576  ; clock_generator:101|clock_divider_1024:inst101|inst1  ; clock_generator:101|clock_divider_1024:inst101|inst8  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.728      ;
; 0.577  ; clock_generator:101|clock_divider_1024:inst101|inst1  ; clock_generator:101|clock_divider_1024:inst101|inst6  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.729      ;
; 0.578  ; clock_generator:101|clock_divider_1024:inst101|inst1  ; clock_generator:101|clock_divider_1024:inst101|inst9  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.730      ;
; 0.579  ; clock_generator:101|clock_divider_1024:inst101|inst1  ; clock_generator:101|clock_divider_1024:inst101|inst5  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.579  ; clock_generator:101|clock_divider_1024:inst101|inst1  ; clock_generator:101|clock_divider_1024:inst101|inst7  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.603  ; clock_generator:101|clock_divider_1024:inst101|inst6  ; clock_generator:101|clock_divider_1024:inst101|inst8  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.755      ;
; 0.605  ; clock_generator:101|clock_divider_1024:inst101|inst9  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.757      ;
; 0.605  ; clock_generator:101|clock_divider_1024:inst101|inst6  ; clock_generator:101|clock_divider_1024:inst101|inst9  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.757      ;
; 0.633  ; clock_generator:101|clock_divider_1024:inst101|inst3  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.785      ;
; 0.636  ; clock_generator:101|clock_divider_1024:inst101|inst7  ; clock_generator:101|clock_divider_1024:inst101|inst8  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.788      ;
; 0.664  ; clock_generator:101|clock_divider_1024:inst101|inst7  ; clock_generator:101|clock_divider_1024:inst101|inst9  ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.816      ;
; 0.680  ; clock_generator:101|clock_divider_1024:inst101|inst2  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.832      ;
; 0.694  ; clock_generator:101|clock_divider_1024:inst101|inst1  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clk                                                   ; clk         ; 0.000        ; 0.000      ; 0.846      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock_generator:101|clock_divider_1024:inst102|inst10'                                                                                                                                                ;
+--------+---------------------------+---------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                   ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -1.345 ; clock_generator:101|inst7 ; clock_generator:101|inst7 ; clock_generator:101|inst7                             ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 0.000        ; 1.419      ; 0.367      ;
; -0.845 ; clock_generator:101|inst7 ; clock_generator:101|inst7 ; clock_generator:101|inst7                             ; clock_generator:101|clock_divider_1024:inst102|inst10 ; -0.500       ; 1.419      ; 0.367      ;
; 0.215  ; clock_generator:101|inst1 ; clock_generator:101|inst1 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:101|inst2 ; clock_generator:101|inst2 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:101|inst3 ; clock_generator:101|inst3 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:101|inst4 ; clock_generator:101|inst4 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:101|inst5 ; clock_generator:101|inst5 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:101|inst6 ; clock_generator:101|inst6 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.334  ; clock_generator:101|inst1 ; clock_generator:101|inst4 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.486      ;
; 0.335  ; clock_generator:101|inst1 ; clock_generator:101|inst2 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.487      ;
; 0.336  ; clock_generator:101|inst1 ; clock_generator:101|inst3 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.488      ;
; 0.358  ; clock_generator:101|inst5 ; clock_generator:101|inst6 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.510      ;
; 0.360  ; clock_generator:101|inst5 ; clock_generator:101|inst7 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.512      ;
; 0.365  ; clock_generator:101|inst2 ; clock_generator:101|inst3 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; clock_generator:101|inst2 ; clock_generator:101|inst4 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.517      ;
; 0.369  ; clock_generator:101|inst6 ; clock_generator:101|inst7 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.521      ;
; 0.370  ; clock_generator:101|inst3 ; clock_generator:101|inst4 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.522      ;
; 0.409  ; clock_generator:101|inst3 ; clock_generator:101|inst7 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.561      ;
; 0.413  ; clock_generator:101|inst3 ; clock_generator:101|inst5 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.565      ;
; 0.413  ; clock_generator:101|inst3 ; clock_generator:101|inst6 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.565      ;
; 0.490  ; clock_generator:101|inst4 ; clock_generator:101|inst7 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.642      ;
; 0.494  ; clock_generator:101|inst4 ; clock_generator:101|inst5 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.646      ;
; 0.494  ; clock_generator:101|inst4 ; clock_generator:101|inst6 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.646      ;
; 0.540  ; clock_generator:101|inst2 ; clock_generator:101|inst7 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.692      ;
; 0.544  ; clock_generator:101|inst2 ; clock_generator:101|inst5 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.696      ;
; 0.544  ; clock_generator:101|inst2 ; clock_generator:101|inst6 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.696      ;
; 0.549  ; clock_generator:101|inst1 ; clock_generator:101|inst7 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.701      ;
; 0.553  ; clock_generator:101|inst1 ; clock_generator:101|inst5 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.705      ;
; 0.553  ; clock_generator:101|inst1 ; clock_generator:101|inst6 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.705      ;
+--------+---------------------------+---------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock_generator:101|clock_divider_1024:inst101|inst10'                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -1.297 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 1.371      ; 0.367      ;
; -0.797 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; -0.500       ; 1.371      ; 0.367      ;
; 0.215  ; clock_generator:101|clock_divider_1024:inst102|inst1  ; clock_generator:101|clock_divider_1024:inst102|inst1  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:101|clock_divider_1024:inst102|inst2  ; clock_generator:101|clock_divider_1024:inst102|inst2  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:101|clock_divider_1024:inst102|inst3  ; clock_generator:101|clock_divider_1024:inst102|inst3  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:101|clock_divider_1024:inst102|inst4  ; clock_generator:101|clock_divider_1024:inst102|inst4  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:101|clock_divider_1024:inst102|inst5  ; clock_generator:101|clock_divider_1024:inst102|inst5  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:101|clock_divider_1024:inst102|inst6  ; clock_generator:101|clock_divider_1024:inst102|inst6  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:101|clock_divider_1024:inst102|inst7  ; clock_generator:101|clock_divider_1024:inst102|inst7  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:101|clock_divider_1024:inst102|inst8  ; clock_generator:101|clock_divider_1024:inst102|inst8  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:101|clock_divider_1024:inst102|inst9  ; clock_generator:101|clock_divider_1024:inst102|inst9  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.268  ; clock_generator:101|clock_divider_1024:inst102|inst1  ; clock_generator:101|clock_divider_1024:inst102|inst4  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.420      ;
; 0.269  ; clock_generator:101|clock_divider_1024:inst102|inst1  ; clock_generator:101|clock_divider_1024:inst102|inst2  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.421      ;
; 0.271  ; clock_generator:101|clock_divider_1024:inst102|inst1  ; clock_generator:101|clock_divider_1024:inst102|inst3  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.423      ;
; 0.360  ; clock_generator:101|clock_divider_1024:inst102|inst2  ; clock_generator:101|clock_divider_1024:inst102|inst3  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.512      ;
; 0.376  ; clock_generator:101|clock_divider_1024:inst102|inst5  ; clock_generator:101|clock_divider_1024:inst102|inst7  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.528      ;
; 0.377  ; clock_generator:101|clock_divider_1024:inst102|inst5  ; clock_generator:101|clock_divider_1024:inst102|inst6  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.529      ;
; 0.383  ; clock_generator:101|clock_divider_1024:inst102|inst8  ; clock_generator:101|clock_divider_1024:inst102|inst9  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.535      ;
; 0.386  ; clock_generator:101|clock_divider_1024:inst102|inst6  ; clock_generator:101|clock_divider_1024:inst102|inst7  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.538      ;
; 0.437  ; clock_generator:101|clock_divider_1024:inst102|inst3  ; clock_generator:101|clock_divider_1024:inst102|inst4  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.589      ;
; 0.438  ; clock_generator:101|clock_divider_1024:inst102|inst8  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.590      ;
; 0.439  ; clock_generator:101|clock_divider_1024:inst102|inst4  ; clock_generator:101|clock_divider_1024:inst102|inst5  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.591      ;
; 0.441  ; clock_generator:101|clock_divider_1024:inst102|inst4  ; clock_generator:101|clock_divider_1024:inst102|inst9  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.593      ;
; 0.443  ; clock_generator:101|clock_divider_1024:inst102|inst4  ; clock_generator:101|clock_divider_1024:inst102|inst7  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.595      ;
; 0.446  ; clock_generator:101|clock_divider_1024:inst102|inst4  ; clock_generator:101|clock_divider_1024:inst102|inst6  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.598      ;
; 0.447  ; clock_generator:101|clock_divider_1024:inst102|inst4  ; clock_generator:101|clock_divider_1024:inst102|inst8  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.599      ;
; 0.449  ; clock_generator:101|clock_divider_1024:inst102|inst5  ; clock_generator:101|clock_divider_1024:inst102|inst8  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.601      ;
; 0.457  ; clock_generator:101|clock_divider_1024:inst102|inst7  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.609      ;
; 0.493  ; clock_generator:101|clock_divider_1024:inst102|inst5  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.645      ;
; 0.522  ; clock_generator:101|clock_divider_1024:inst102|inst3  ; clock_generator:101|clock_divider_1024:inst102|inst5  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.674      ;
; 0.524  ; clock_generator:101|clock_divider_1024:inst102|inst3  ; clock_generator:101|clock_divider_1024:inst102|inst9  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.676      ;
; 0.526  ; clock_generator:101|clock_divider_1024:inst102|inst3  ; clock_generator:101|clock_divider_1024:inst102|inst7  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.678      ;
; 0.529  ; clock_generator:101|clock_divider_1024:inst102|inst3  ; clock_generator:101|clock_divider_1024:inst102|inst6  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.681      ;
; 0.530  ; clock_generator:101|clock_divider_1024:inst102|inst3  ; clock_generator:101|clock_divider_1024:inst102|inst8  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.682      ;
; 0.550  ; clock_generator:101|clock_divider_1024:inst102|inst2  ; clock_generator:101|clock_divider_1024:inst102|inst4  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.702      ;
; 0.553  ; clock_generator:101|clock_divider_1024:inst102|inst9  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.705      ;
; 0.558  ; clock_generator:101|clock_divider_1024:inst102|inst7  ; clock_generator:101|clock_divider_1024:inst102|inst8  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.710      ;
; 0.559  ; clock_generator:101|clock_divider_1024:inst102|inst2  ; clock_generator:101|clock_divider_1024:inst102|inst5  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.711      ;
; 0.561  ; clock_generator:101|clock_divider_1024:inst102|inst2  ; clock_generator:101|clock_divider_1024:inst102|inst9  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.713      ;
; 0.563  ; clock_generator:101|clock_divider_1024:inst102|inst7  ; clock_generator:101|clock_divider_1024:inst102|inst9  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.715      ;
; 0.563  ; clock_generator:101|clock_divider_1024:inst102|inst2  ; clock_generator:101|clock_divider_1024:inst102|inst7  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.715      ;
; 0.566  ; clock_generator:101|clock_divider_1024:inst102|inst2  ; clock_generator:101|clock_divider_1024:inst102|inst6  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.718      ;
; 0.567  ; clock_generator:101|clock_divider_1024:inst102|inst2  ; clock_generator:101|clock_divider_1024:inst102|inst8  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.719      ;
; 0.574  ; clock_generator:101|clock_divider_1024:inst102|inst6  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.726      ;
; 0.576  ; clock_generator:101|clock_divider_1024:inst102|inst4  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.728      ;
; 0.589  ; clock_generator:101|clock_divider_1024:inst102|inst1  ; clock_generator:101|clock_divider_1024:inst102|inst5  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.741      ;
; 0.591  ; clock_generator:101|clock_divider_1024:inst102|inst1  ; clock_generator:101|clock_divider_1024:inst102|inst9  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.743      ;
; 0.592  ; clock_generator:101|clock_divider_1024:inst102|inst6  ; clock_generator:101|clock_divider_1024:inst102|inst8  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.744      ;
; 0.593  ; clock_generator:101|clock_divider_1024:inst102|inst1  ; clock_generator:101|clock_divider_1024:inst102|inst7  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.745      ;
; 0.596  ; clock_generator:101|clock_divider_1024:inst102|inst1  ; clock_generator:101|clock_divider_1024:inst102|inst6  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.748      ;
; 0.597  ; clock_generator:101|clock_divider_1024:inst102|inst1  ; clock_generator:101|clock_divider_1024:inst102|inst8  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.749      ;
; 0.601  ; clock_generator:101|clock_divider_1024:inst102|inst6  ; clock_generator:101|clock_divider_1024:inst102|inst9  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.753      ;
; 0.659  ; clock_generator:101|clock_divider_1024:inst102|inst3  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.811      ;
; 0.666  ; clock_generator:101|clock_divider_1024:inst102|inst5  ; clock_generator:101|clock_divider_1024:inst102|inst9  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.818      ;
; 0.696  ; clock_generator:101|clock_divider_1024:inst102|inst2  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.848      ;
; 0.726  ; clock_generator:101|clock_divider_1024:inst102|inst1  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.878      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock_generator:101|inst7'                                                                                 ;
+-------+-----------+---------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+---------------------------+---------------------------+--------------+------------+------------+
; 0.215 ; inst2     ; inst2   ; clock_generator:101|inst7 ; clock_generator:101|inst7 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; inst1     ; inst1   ; clock_generator:101|inst7 ; clock_generator:101|inst7 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; inst      ; inst    ; clock_generator:101|inst7 ; clock_generator:101|inst7 ; 0.000        ; 0.000      ; 0.367      ;
; 0.239 ; inst1     ; inst    ; clock_generator:101|inst7 ; clock_generator:101|inst7 ; 0.000        ; 0.000      ; 0.391      ;
; 0.245 ; inst2     ; inst1   ; clock_generator:101|inst7 ; clock_generator:101|inst7 ; 0.000        ; 0.000      ; 0.397      ;
; 0.357 ; inst      ; inst1   ; clock_generator:101|inst7 ; clock_generator:101|inst7 ; 0.000        ; 0.000      ; 0.509      ;
; 0.365 ; inst2     ; inst    ; clock_generator:101|inst7 ; clock_generator:101|inst7 ; 0.000        ; 0.000      ; 0.517      ;
+-------+-----------+---------+---------------------------+---------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:101|clock_divider_1024:inst101|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:101|clock_divider_1024:inst101|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:101|clock_divider_1024:inst101|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:101|clock_divider_1024:inst101|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:101|clock_divider_1024:inst101|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:101|clock_divider_1024:inst101|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:101|clock_divider_1024:inst101|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:101|clock_divider_1024:inst101|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:101|clock_divider_1024:inst101|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:101|clock_divider_1024:inst101|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:101|clock_divider_1024:inst101|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:101|clock_divider_1024:inst101|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:101|clock_divider_1024:inst101|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:101|clock_divider_1024:inst101|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:101|clock_divider_1024:inst101|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:101|clock_divider_1024:inst101|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:101|clock_divider_1024:inst101|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:101|clock_divider_1024:inst101|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; clock_generator:101|clock_divider_1024:inst101|inst9  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; clock_generator:101|clock_divider_1024:inst101|inst9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; 101|inst101|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; 101|inst101|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; 101|inst101|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; 101|inst101|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; 101|inst101|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; 101|inst101|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; 101|inst101|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; 101|inst101|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; 101|inst101|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; 101|inst101|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; 101|inst101|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; 101|inst101|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; 101|inst101|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; 101|inst101|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; 101|inst101|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; 101|inst101|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; 101|inst101|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; 101|inst101|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; 101|inst101|inst9|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; 101|inst101|inst9|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk                                    ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock_generator:101|clock_divider_1024:inst101|inst10'                                                                                                ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:101|clock_divider_1024:inst102|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:101|clock_divider_1024:inst102|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:101|clock_divider_1024:inst102|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:101|clock_divider_1024:inst102|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:101|clock_divider_1024:inst102|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:101|clock_divider_1024:inst102|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:101|clock_divider_1024:inst102|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:101|clock_divider_1024:inst102|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:101|clock_divider_1024:inst102|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:101|clock_divider_1024:inst102|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:101|clock_divider_1024:inst102|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:101|clock_divider_1024:inst102|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:101|clock_divider_1024:inst102|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:101|clock_divider_1024:inst102|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:101|clock_divider_1024:inst102|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:101|clock_divider_1024:inst102|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:101|clock_divider_1024:inst102|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:101|clock_divider_1024:inst102|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:101|clock_divider_1024:inst102|inst9  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:101|clock_divider_1024:inst102|inst9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; 101|inst101|inst10|regout                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; 101|inst101|inst10|regout                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; 101|inst101|inst10~clkctrl|inclk[0]                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; 101|inst101|inst10~clkctrl|inclk[0]                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; 101|inst101|inst10~clkctrl|outclk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; 101|inst101|inst10~clkctrl|outclk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; 101|inst102|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; 101|inst102|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; 101|inst102|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; 101|inst102|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; 101|inst102|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; 101|inst102|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; 101|inst102|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; 101|inst102|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; 101|inst102|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; 101|inst102|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; 101|inst102|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; 101|inst102|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; 101|inst102|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; 101|inst102|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; 101|inst102|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; 101|inst102|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; 101|inst102|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; 101|inst102|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; 101|inst102|inst9|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst101|inst10 ; Rise       ; 101|inst102|inst9|clk                                 ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock_generator:101|clock_divider_1024:inst102|inst10'                                                                              ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:101|inst1           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:101|inst1           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:101|inst2           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:101|inst2           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:101|inst3           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:101|inst3           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:101|inst4           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:101|inst4           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:101|inst5           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:101|inst5           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:101|inst6           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:101|inst6           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:101|inst7           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:101|inst7           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; 101|inst102|inst10|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; 101|inst102|inst10|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; 101|inst102|inst10~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; 101|inst102|inst10~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; 101|inst102|inst10~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; 101|inst102|inst10~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; 101|inst1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; 101|inst1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; 101|inst2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; 101|inst2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; 101|inst3|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; 101|inst3|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; 101|inst4|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; 101|inst4|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; 101|inst5|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; 101|inst5|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; 101|inst6|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; 101|inst6|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; 101|inst7|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:101|clock_divider_1024:inst102|inst10 ; Rise       ; 101|inst7|clk                       ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock_generator:101|inst7'                                                                     ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:101|inst7 ; Rise       ; inst                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:101|inst7 ; Rise       ; inst                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:101|inst7 ; Rise       ; inst1                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:101|inst7 ; Rise       ; inst1                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:101|inst7 ; Rise       ; inst2                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:101|inst7 ; Rise       ; inst2                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:101|inst7 ; Rise       ; 101|inst7|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:101|inst7 ; Rise       ; 101|inst7|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:101|inst7 ; Rise       ; 101|inst7~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:101|inst7 ; Rise       ; 101|inst7~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:101|inst7 ; Rise       ; 101|inst7~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:101|inst7 ; Rise       ; 101|inst7~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:101|inst7 ; Rise       ; inst1|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:101|inst7 ; Rise       ; inst1|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:101|inst7 ; Rise       ; inst2|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:101|inst7 ; Rise       ; inst2|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:101|inst7 ; Rise       ; inst|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:101|inst7 ; Rise       ; inst|clk                   ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; w         ; clock_generator:101|inst7 ; 2.993 ; 2.993 ; Rise       ; clock_generator:101|inst7 ;
+-----------+---------------------------+-------+-------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; w         ; clock_generator:101|inst7 ; -2.778 ; -2.778 ; Rise       ; clock_generator:101|inst7 ;
+-----------+---------------------------+--------+--------+------------+---------------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; HEX_0     ; clock_generator:101|inst7 ; 3.927 ; 3.927 ; Rise       ; clock_generator:101|inst7 ;
; HEX_1     ; clock_generator:101|inst7 ; 3.894 ; 3.894 ; Rise       ; clock_generator:101|inst7 ;
; HEX_2     ; clock_generator:101|inst7 ; 3.904 ; 3.904 ; Rise       ; clock_generator:101|inst7 ;
; HEX_3     ; clock_generator:101|inst7 ; 3.804 ; 3.804 ; Rise       ; clock_generator:101|inst7 ;
; HEX_4     ; clock_generator:101|inst7 ; 3.803 ; 3.803 ; Rise       ; clock_generator:101|inst7 ;
; HEX_5     ; clock_generator:101|inst7 ; 3.793 ; 3.793 ; Rise       ; clock_generator:101|inst7 ;
; HEX_6     ; clock_generator:101|inst7 ; 3.788 ; 3.788 ; Rise       ; clock_generator:101|inst7 ;
+-----------+---------------------------+-------+-------+------------+---------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; HEX_0     ; clock_generator:101|inst7 ; 3.805 ; 3.805 ; Rise       ; clock_generator:101|inst7 ;
; HEX_1     ; clock_generator:101|inst7 ; 3.771 ; 3.771 ; Rise       ; clock_generator:101|inst7 ;
; HEX_2     ; clock_generator:101|inst7 ; 3.779 ; 3.779 ; Rise       ; clock_generator:101|inst7 ;
; HEX_3     ; clock_generator:101|inst7 ; 3.683 ; 3.683 ; Rise       ; clock_generator:101|inst7 ;
; HEX_4     ; clock_generator:101|inst7 ; 3.688 ; 3.688 ; Rise       ; clock_generator:101|inst7 ;
; HEX_5     ; clock_generator:101|inst7 ; 3.665 ; 3.665 ; Rise       ; clock_generator:101|inst7 ;
; HEX_6     ; clock_generator:101|inst7 ; 3.676 ; 3.676 ; Rise       ; clock_generator:101|inst7 ;
+-----------+---------------------------+-------+-------+------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                 ;
+--------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Clock                                                  ; Setup  ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Worst-case Slack                                       ; -0.827 ; -2.536 ; N/A      ; N/A     ; -1.380              ;
;  clk                                                   ; -0.764 ; -2.536 ; N/A      ; N/A     ; -1.380              ;
;  clock_generator:101|clock_divider_1024:inst101|inst10 ; -0.827 ; -2.054 ; N/A      ; N/A     ; -0.500              ;
;  clock_generator:101|clock_divider_1024:inst102|inst10 ; -0.446 ; -2.185 ; N/A      ; N/A     ; -0.500              ;
;  clock_generator:101|inst7                             ; -0.034 ; 0.215  ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                                        ; -9.447 ; -6.775 ; 0.0      ; 0.0     ; -31.38              ;
;  clk                                                   ; -3.736 ; -2.536 ; N/A      ; N/A     ; -11.380             ;
;  clock_generator:101|clock_divider_1024:inst101|inst10 ; -4.213 ; -2.054 ; N/A      ; N/A     ; -10.000             ;
;  clock_generator:101|clock_divider_1024:inst102|inst10 ; -1.436 ; -2.185 ; N/A      ; N/A     ; -7.000              ;
;  clock_generator:101|inst7                             ; -0.062 ; 0.000  ; N/A      ; N/A     ; -3.000              ;
+--------------------------------------------------------+--------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; w         ; clock_generator:101|inst7 ; 5.480 ; 5.480 ; Rise       ; clock_generator:101|inst7 ;
+-----------+---------------------------+-------+-------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; w         ; clock_generator:101|inst7 ; -2.778 ; -2.778 ; Rise       ; clock_generator:101|inst7 ;
+-----------+---------------------------+--------+--------+------------+---------------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; HEX_0     ; clock_generator:101|inst7 ; 7.134 ; 7.134 ; Rise       ; clock_generator:101|inst7 ;
; HEX_1     ; clock_generator:101|inst7 ; 7.142 ; 7.142 ; Rise       ; clock_generator:101|inst7 ;
; HEX_2     ; clock_generator:101|inst7 ; 7.149 ; 7.149 ; Rise       ; clock_generator:101|inst7 ;
; HEX_3     ; clock_generator:101|inst7 ; 6.896 ; 6.896 ; Rise       ; clock_generator:101|inst7 ;
; HEX_4     ; clock_generator:101|inst7 ; 6.888 ; 6.888 ; Rise       ; clock_generator:101|inst7 ;
; HEX_5     ; clock_generator:101|inst7 ; 6.909 ; 6.909 ; Rise       ; clock_generator:101|inst7 ;
; HEX_6     ; clock_generator:101|inst7 ; 6.877 ; 6.877 ; Rise       ; clock_generator:101|inst7 ;
+-----------+---------------------------+-------+-------+------------+---------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; HEX_0     ; clock_generator:101|inst7 ; 3.805 ; 3.805 ; Rise       ; clock_generator:101|inst7 ;
; HEX_1     ; clock_generator:101|inst7 ; 3.771 ; 3.771 ; Rise       ; clock_generator:101|inst7 ;
; HEX_2     ; clock_generator:101|inst7 ; 3.779 ; 3.779 ; Rise       ; clock_generator:101|inst7 ;
; HEX_3     ; clock_generator:101|inst7 ; 3.683 ; 3.683 ; Rise       ; clock_generator:101|inst7 ;
; HEX_4     ; clock_generator:101|inst7 ; 3.688 ; 3.688 ; Rise       ; clock_generator:101|inst7 ;
; HEX_5     ; clock_generator:101|inst7 ; 3.665 ; 3.665 ; Rise       ; clock_generator:101|inst7 ;
; HEX_6     ; clock_generator:101|inst7 ; 3.676 ; 3.676 ; Rise       ; clock_generator:101|inst7 ;
+-----------+---------------------------+-------+-------+------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                           ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; clk                                                   ; clk                                                   ; 54       ; 0        ; 0        ; 0        ;
; clock_generator:101|clock_divider_1024:inst101|inst10 ; clk                                                   ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 54       ; 0        ; 0        ; 0        ;
; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 27       ; 0        ; 0        ; 0        ;
; clock_generator:101|inst7                             ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:101|inst7                             ; clock_generator:101|inst7                             ; 7        ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                            ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; clk                                                   ; clk                                                   ; 54       ; 0        ; 0        ; 0        ;
; clock_generator:101|clock_divider_1024:inst101|inst10 ; clk                                                   ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:101|clock_divider_1024:inst101|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 54       ; 0        ; 0        ; 0        ;
; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst101|inst10 ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:101|clock_divider_1024:inst102|inst10 ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 27       ; 0        ; 0        ; 0        ;
; clock_generator:101|inst7                             ; clock_generator:101|clock_divider_1024:inst102|inst10 ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:101|inst7                             ; clock_generator:101|inst7                             ; 7        ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 3     ; 3    ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 21    ; 21   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Jul  7 13:07:52 2016
Info: Command: quartus_sta lab11step1 -c lab11step1
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lab11step1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock_generator:101|inst7 clock_generator:101|inst7
    Info (332105): create_clock -period 1.000 -name clock_generator:101|clock_divider_1024:inst102|inst10 clock_generator:101|clock_divider_1024:inst102|inst10
    Info (332105): create_clock -period 1.000 -name clock_generator:101|clock_divider_1024:inst101|inst10 clock_generator:101|clock_divider_1024:inst101|inst10
    Info (332105): create_clock -period 1.000 -name clk clk
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.827
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.827        -4.213 clock_generator:101|clock_divider_1024:inst101|inst10 
    Info (332119):    -0.764        -3.736 clk 
    Info (332119):    -0.446        -1.436 clock_generator:101|clock_divider_1024:inst102|inst10 
    Info (332119):    -0.034        -0.062 clock_generator:101|inst7 
Info (332146): Worst-case hold slack is -2.536
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.536        -2.536 clk 
    Info (332119):    -2.185        -2.185 clock_generator:101|clock_divider_1024:inst102|inst10 
    Info (332119):    -2.054        -2.054 clock_generator:101|clock_divider_1024:inst101|inst10 
    Info (332119):     0.391         0.000 clock_generator:101|inst7 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -11.380 clk 
    Info (332119):    -0.500       -10.000 clock_generator:101|clock_divider_1024:inst101|inst10 
    Info (332119):    -0.500        -7.000 clock_generator:101|clock_divider_1024:inst102|inst10 
    Info (332119):    -0.500        -3.000 clock_generator:101|inst7 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 0.154
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.154         0.000 clock_generator:101|clock_divider_1024:inst101|inst10 
    Info (332119):     0.186         0.000 clk 
    Info (332119):     0.327         0.000 clock_generator:101|clock_divider_1024:inst102|inst10 
    Info (332119):     0.515         0.000 clock_generator:101|inst7 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case hold slack is -1.580
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.580        -1.580 clk 
    Info (332119):    -1.345        -1.345 clock_generator:101|clock_divider_1024:inst102|inst10 
    Info (332119):    -1.297        -1.297 clock_generator:101|clock_divider_1024:inst101|inst10 
    Info (332119):     0.215         0.000 clock_generator:101|inst7 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -11.380 clk 
    Info (332119):    -0.500       -10.000 clock_generator:101|clock_divider_1024:inst101|inst10 
    Info (332119):    -0.500        -7.000 clock_generator:101|clock_divider_1024:inst102|inst10 
    Info (332119):    -0.500        -3.000 clock_generator:101|inst7 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 590 megabytes
    Info: Processing ended: Thu Jul  7 13:07:53 2016
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


