{
  "module_name": "gaudi2_reg_map.h",
  "hash_id": "5602bdda38a728f1462dccc4b1eb667b86807296135d7d32cff252341809058b",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi2/gaudi2_reg_map.h",
  "human_readable_source": " \n\n#ifndef GAUDI2_REG_MAP_H_\n#define GAUDI2_REG_MAP_H_\n\n \n#define mmHW_STATE\t\t\t\tmmCPU_IF_KMD_HW_DIRTY_STATUS\n#define mmPID_STATUS_REG\t\t\tmmPSOC_GLOBAL_CONF_SCRATCHPAD_1\n#define mmARM_STATUS_REG\t\t\tmmPSOC_GLOBAL_CONF_SCRATCHPAD_2\n#define mmGIC_TPC_QM_IRQ_CTRL_POLL_REG\t\tmmPSOC_GLOBAL_CONF_SCRATCHPAD_3\n#define mmGIC_MME_QM_IRQ_CTRL_POLL_REG\t\tmmPSOC_GLOBAL_CONF_SCRATCHPAD_4\n#define mmGIC_DMA_QM_IRQ_CTRL_POLL_REG\t\tmmPSOC_GLOBAL_CONF_SCRATCHPAD_5\n#define mmGIC_ROT_QM_IRQ_CTRL_POLL_REG\t\tmmPSOC_GLOBAL_CONF_SCRATCHPAD_6\n#define mmGIC_NIC_QM_IRQ_CTRL_POLL_REG\t\tmmPSOC_GLOBAL_CONF_SCRATCHPAD_7\n#define mmGIC_DMA_CR_IRQ_CTRL_POLL_REG\t\tmmPSOC_GLOBAL_CONF_SCRATCHPAD_8\n#define mmGIC_HOST_PI_UPD_IRQ_POLL_REG\t\tmmPSOC_GLOBAL_CONF_SCRATCHPAD_9\n#define mmGIC_HOST_HALT_IRQ_POLL_REG\t\tmmPSOC_GLOBAL_CONF_SCRATCHPAD_10\n#define mmGIC_HOST_INTS_IRQ_POLL_REG\t\tmmPSOC_GLOBAL_CONF_SCRATCHPAD_11\n#define mmGIC_HOST_SOFT_RST_IRQ_POLL_REG\tmmPSOC_GLOBAL_CONF_SCRATCHPAD_12\n#define mmCPU_RST_STATUS_TO_HOST\t\tmmPSOC_GLOBAL_CONF_SCRATCHPAD_14\n \n#define mmENGINE_ARC_IRQ_CTRL_POLL_REG\t\tmmPSOC_GLOBAL_CONF_SCRATCHPAD_15\n#define mmPID_CFG_REG\t\t\t\tmmPSOC_GLOBAL_CONF_SCRATCHPAD_18\n#define mmGIC_RAZWI_STATUS_REG\t\t\tmmPSOC_GLOBAL_CONF_SCRATCHPAD_19\n#define mmCPU_BOOT_DEV_STS0\t\t\tmmPSOC_GLOBAL_CONF_SCRATCHPAD_20\n#define mmCPU_BOOT_DEV_STS1\t\t\tmmPSOC_GLOBAL_CONF_SCRATCHPAD_21\n#define mmCPU_CMD_STATUS_TO_HOST\t\tmmPSOC_GLOBAL_CONF_SCRATCHPAD_23\n#define mmCPU_BOOT_ERR0\t\t\t\tmmPSOC_GLOBAL_CONF_SCRATCHPAD_24\n#define mmCPU_BOOT_ERR1\t\t\t\tmmPSOC_GLOBAL_CONF_SCRATCHPAD_25\n#define mmUPD_STS\t\t\t\tmmPSOC_GLOBAL_CONF_SCRATCHPAD_26\n#define mmUPD_CMD\t\t\t\tmmPSOC_GLOBAL_CONF_SCRATCHPAD_27\n#define mmPPBOOT_VER_OFFSET\t\t\tmmPSOC_GLOBAL_CONF_SCRATCHPAD_28\n#define mmRDWR_TEST\t\t\t\tmmPSOC_GLOBAL_CONF_SCRATCHPAD_30\n#define mmBTL_ID\t\t\t\tmmPSOC_GLOBAL_CONF_SCRATCHPAD_31\n#define mmRST_SRC\t\t\t\tmmPSOC_GLOBAL_CONF_COLD_RST_FLOPS_0\n#define mmCOLD_RST_DATA\t\t\t\tmmPSOC_GLOBAL_CONF_COLD_RST_FLOPS_2\n#define mmUPD_PENDING_STS\t\t\tmmPSOC_GLOBAL_CONF_COLD_RST_FLOPS_3\n#define mmPID_CMD_REQ_REG\t\t\tmmPSOC_PID_PID_CMD_0\n#define mmPID_CMD_REQ_REG_HI\t\t\tmmPSOC_PID_PID_CMD_1\n#define mmPID_CMD_RSP_REG\t\t\tmmPSOC_PID_PID_CMD_2\n#define mmPID_CMD_RSP_REG_HI\t\t\tmmPSOC_PID_PID_CMD_3\n#define mmPID_CMD_TELEMETRY_REG_0\t\tmmPSOC_PID_PID_CMD_4\n#define mmPID_CMD_TELEMETRY_REG_0_HI\t\tmmPSOC_PID_PID_CMD_5\n#define mmPID_CMD_TELEMETRY_REG_1\t\tmmPSOC_PID_PID_CMD_6\n#define mmPID_CMD_TELEMETRY_REG_1_HI\t\tmmPSOC_PID_PID_CMD_7\n#define mmWD_GPIO_OUTSET_REG\t\t\tmmPSOC_GPIO3_OUTENSET\n#define mmWD_GPIO_DATAOUT_REG\t\t\tmmPSOC_GPIO3_DATAOUT\n#define mmSTM_PROFILER_SPE_REG\t\t\tmmPSOC_STM_STMSPER\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}