
OyznFCode.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001c828  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c34  0801c9b8  0801c9b8  0002c9b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801d5ec  0801d5ec  00030428  2**0
                  CONTENTS
  4 .ARM          00000008  0801d5ec  0801d5ec  0002d5ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801d5f4  0801d5f4  00030428  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801d5f4  0801d5f4  0002d5f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801d5f8  0801d5f8  0002d5f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000041c  20000000  0801d5fc  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .nzds         0000000c  2000041c  0801da18  0003041c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          00009c24  20000428  0801da24  00030428  2**2
                  ALLOC
 11 ._user_heap_stack 00004004  2000a04c  0801da24  0003a04c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00030428  2**0
                  CONTENTS, READONLY
 13 .debug_info   00054394  00000000  00000000  00030458  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000bc49  00000000  00000000  000847ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002d58  00000000  00000000  00090438  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00002900  00000000  00000000  00093190  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00031f1c  00000000  00000000  00095a90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0004ce0b  00000000  00000000  000c79ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e91a9  00000000  00000000  001147b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  001fd960  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000c764  00000000  00000000  001fd9b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000428 	.word	0x20000428
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0801c9a0 	.word	0x0801c9a0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000042c 	.word	0x2000042c
 80001cc:	0801c9a0 	.word	0x0801c9a0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_ldivmod>:
 8000ba8:	b97b      	cbnz	r3, 8000bca <__aeabi_ldivmod+0x22>
 8000baa:	b972      	cbnz	r2, 8000bca <__aeabi_ldivmod+0x22>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bfbe      	ittt	lt
 8000bb0:	2000      	movlt	r0, #0
 8000bb2:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000bb6:	e006      	blt.n	8000bc6 <__aeabi_ldivmod+0x1e>
 8000bb8:	bf08      	it	eq
 8000bba:	2800      	cmpeq	r0, #0
 8000bbc:	bf1c      	itt	ne
 8000bbe:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000bc2:	f04f 30ff 	movne.w	r0, #4294967295
 8000bc6:	f000 b9b9 	b.w	8000f3c <__aeabi_idiv0>
 8000bca:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bce:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd2:	2900      	cmp	r1, #0
 8000bd4:	db09      	blt.n	8000bea <__aeabi_ldivmod+0x42>
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	db1a      	blt.n	8000c10 <__aeabi_ldivmod+0x68>
 8000bda:	f000 f84d 	bl	8000c78 <__udivmoddi4>
 8000bde:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be6:	b004      	add	sp, #16
 8000be8:	4770      	bx	lr
 8000bea:	4240      	negs	r0, r0
 8000bec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	db1b      	blt.n	8000c2c <__aeabi_ldivmod+0x84>
 8000bf4:	f000 f840 	bl	8000c78 <__udivmoddi4>
 8000bf8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bfc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c00:	b004      	add	sp, #16
 8000c02:	4240      	negs	r0, r0
 8000c04:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c08:	4252      	negs	r2, r2
 8000c0a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c0e:	4770      	bx	lr
 8000c10:	4252      	negs	r2, r2
 8000c12:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c16:	f000 f82f 	bl	8000c78 <__udivmoddi4>
 8000c1a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c1e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c22:	b004      	add	sp, #16
 8000c24:	4240      	negs	r0, r0
 8000c26:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c2a:	4770      	bx	lr
 8000c2c:	4252      	negs	r2, r2
 8000c2e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c32:	f000 f821 	bl	8000c78 <__udivmoddi4>
 8000c36:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c3a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c3e:	b004      	add	sp, #16
 8000c40:	4252      	negs	r2, r2
 8000c42:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c46:	4770      	bx	lr

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b96e 	b.w	8000f3c <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	4604      	mov	r4, r0
 8000c80:	468c      	mov	ip, r1
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	f040 8083 	bne.w	8000d8e <__udivmoddi4+0x116>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4617      	mov	r7, r2
 8000c8c:	d947      	bls.n	8000d1e <__udivmoddi4+0xa6>
 8000c8e:	fab2 f282 	clz	r2, r2
 8000c92:	b142      	cbz	r2, 8000ca6 <__udivmoddi4+0x2e>
 8000c94:	f1c2 0020 	rsb	r0, r2, #32
 8000c98:	fa24 f000 	lsr.w	r0, r4, r0
 8000c9c:	4091      	lsls	r1, r2
 8000c9e:	4097      	lsls	r7, r2
 8000ca0:	ea40 0c01 	orr.w	ip, r0, r1
 8000ca4:	4094      	lsls	r4, r2
 8000ca6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000caa:	0c23      	lsrs	r3, r4, #16
 8000cac:	fbbc f6f8 	udiv	r6, ip, r8
 8000cb0:	fa1f fe87 	uxth.w	lr, r7
 8000cb4:	fb08 c116 	mls	r1, r8, r6, ip
 8000cb8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cbc:	fb06 f10e 	mul.w	r1, r6, lr
 8000cc0:	4299      	cmp	r1, r3
 8000cc2:	d909      	bls.n	8000cd8 <__udivmoddi4+0x60>
 8000cc4:	18fb      	adds	r3, r7, r3
 8000cc6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cca:	f080 8119 	bcs.w	8000f00 <__udivmoddi4+0x288>
 8000cce:	4299      	cmp	r1, r3
 8000cd0:	f240 8116 	bls.w	8000f00 <__udivmoddi4+0x288>
 8000cd4:	3e02      	subs	r6, #2
 8000cd6:	443b      	add	r3, r7
 8000cd8:	1a5b      	subs	r3, r3, r1
 8000cda:	b2a4      	uxth	r4, r4
 8000cdc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ce0:	fb08 3310 	mls	r3, r8, r0, r3
 8000ce4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ce8:	fb00 fe0e 	mul.w	lr, r0, lr
 8000cec:	45a6      	cmp	lr, r4
 8000cee:	d909      	bls.n	8000d04 <__udivmoddi4+0x8c>
 8000cf0:	193c      	adds	r4, r7, r4
 8000cf2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cf6:	f080 8105 	bcs.w	8000f04 <__udivmoddi4+0x28c>
 8000cfa:	45a6      	cmp	lr, r4
 8000cfc:	f240 8102 	bls.w	8000f04 <__udivmoddi4+0x28c>
 8000d00:	3802      	subs	r0, #2
 8000d02:	443c      	add	r4, r7
 8000d04:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d08:	eba4 040e 	sub.w	r4, r4, lr
 8000d0c:	2600      	movs	r6, #0
 8000d0e:	b11d      	cbz	r5, 8000d18 <__udivmoddi4+0xa0>
 8000d10:	40d4      	lsrs	r4, r2
 8000d12:	2300      	movs	r3, #0
 8000d14:	e9c5 4300 	strd	r4, r3, [r5]
 8000d18:	4631      	mov	r1, r6
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	b902      	cbnz	r2, 8000d22 <__udivmoddi4+0xaa>
 8000d20:	deff      	udf	#255	; 0xff
 8000d22:	fab2 f282 	clz	r2, r2
 8000d26:	2a00      	cmp	r2, #0
 8000d28:	d150      	bne.n	8000dcc <__udivmoddi4+0x154>
 8000d2a:	1bcb      	subs	r3, r1, r7
 8000d2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d30:	fa1f f887 	uxth.w	r8, r7
 8000d34:	2601      	movs	r6, #1
 8000d36:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d3a:	0c21      	lsrs	r1, r4, #16
 8000d3c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d40:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d44:	fb08 f30c 	mul.w	r3, r8, ip
 8000d48:	428b      	cmp	r3, r1
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0xe4>
 8000d4c:	1879      	adds	r1, r7, r1
 8000d4e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0xe2>
 8000d54:	428b      	cmp	r3, r1
 8000d56:	f200 80e9 	bhi.w	8000f2c <__udivmoddi4+0x2b4>
 8000d5a:	4684      	mov	ip, r0
 8000d5c:	1ac9      	subs	r1, r1, r3
 8000d5e:	b2a3      	uxth	r3, r4
 8000d60:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d64:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d68:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d6c:	fb08 f800 	mul.w	r8, r8, r0
 8000d70:	45a0      	cmp	r8, r4
 8000d72:	d907      	bls.n	8000d84 <__udivmoddi4+0x10c>
 8000d74:	193c      	adds	r4, r7, r4
 8000d76:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d7a:	d202      	bcs.n	8000d82 <__udivmoddi4+0x10a>
 8000d7c:	45a0      	cmp	r8, r4
 8000d7e:	f200 80d9 	bhi.w	8000f34 <__udivmoddi4+0x2bc>
 8000d82:	4618      	mov	r0, r3
 8000d84:	eba4 0408 	sub.w	r4, r4, r8
 8000d88:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d8c:	e7bf      	b.n	8000d0e <__udivmoddi4+0x96>
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0x12e>
 8000d92:	2d00      	cmp	r5, #0
 8000d94:	f000 80b1 	beq.w	8000efa <__udivmoddi4+0x282>
 8000d98:	2600      	movs	r6, #0
 8000d9a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d9e:	4630      	mov	r0, r6
 8000da0:	4631      	mov	r1, r6
 8000da2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da6:	fab3 f683 	clz	r6, r3
 8000daa:	2e00      	cmp	r6, #0
 8000dac:	d14a      	bne.n	8000e44 <__udivmoddi4+0x1cc>
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d302      	bcc.n	8000db8 <__udivmoddi4+0x140>
 8000db2:	4282      	cmp	r2, r0
 8000db4:	f200 80b8 	bhi.w	8000f28 <__udivmoddi4+0x2b0>
 8000db8:	1a84      	subs	r4, r0, r2
 8000dba:	eb61 0103 	sbc.w	r1, r1, r3
 8000dbe:	2001      	movs	r0, #1
 8000dc0:	468c      	mov	ip, r1
 8000dc2:	2d00      	cmp	r5, #0
 8000dc4:	d0a8      	beq.n	8000d18 <__udivmoddi4+0xa0>
 8000dc6:	e9c5 4c00 	strd	r4, ip, [r5]
 8000dca:	e7a5      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000dcc:	f1c2 0320 	rsb	r3, r2, #32
 8000dd0:	fa20 f603 	lsr.w	r6, r0, r3
 8000dd4:	4097      	lsls	r7, r2
 8000dd6:	fa01 f002 	lsl.w	r0, r1, r2
 8000dda:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dde:	40d9      	lsrs	r1, r3
 8000de0:	4330      	orrs	r0, r6
 8000de2:	0c03      	lsrs	r3, r0, #16
 8000de4:	fbb1 f6fe 	udiv	r6, r1, lr
 8000de8:	fa1f f887 	uxth.w	r8, r7
 8000dec:	fb0e 1116 	mls	r1, lr, r6, r1
 8000df0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000df4:	fb06 f108 	mul.w	r1, r6, r8
 8000df8:	4299      	cmp	r1, r3
 8000dfa:	fa04 f402 	lsl.w	r4, r4, r2
 8000dfe:	d909      	bls.n	8000e14 <__udivmoddi4+0x19c>
 8000e00:	18fb      	adds	r3, r7, r3
 8000e02:	f106 3cff 	add.w	ip, r6, #4294967295
 8000e06:	f080 808d 	bcs.w	8000f24 <__udivmoddi4+0x2ac>
 8000e0a:	4299      	cmp	r1, r3
 8000e0c:	f240 808a 	bls.w	8000f24 <__udivmoddi4+0x2ac>
 8000e10:	3e02      	subs	r6, #2
 8000e12:	443b      	add	r3, r7
 8000e14:	1a5b      	subs	r3, r3, r1
 8000e16:	b281      	uxth	r1, r0
 8000e18:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e1c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e20:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e24:	fb00 f308 	mul.w	r3, r0, r8
 8000e28:	428b      	cmp	r3, r1
 8000e2a:	d907      	bls.n	8000e3c <__udivmoddi4+0x1c4>
 8000e2c:	1879      	adds	r1, r7, r1
 8000e2e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e32:	d273      	bcs.n	8000f1c <__udivmoddi4+0x2a4>
 8000e34:	428b      	cmp	r3, r1
 8000e36:	d971      	bls.n	8000f1c <__udivmoddi4+0x2a4>
 8000e38:	3802      	subs	r0, #2
 8000e3a:	4439      	add	r1, r7
 8000e3c:	1acb      	subs	r3, r1, r3
 8000e3e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e42:	e778      	b.n	8000d36 <__udivmoddi4+0xbe>
 8000e44:	f1c6 0c20 	rsb	ip, r6, #32
 8000e48:	fa03 f406 	lsl.w	r4, r3, r6
 8000e4c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e50:	431c      	orrs	r4, r3
 8000e52:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e56:	fa01 f306 	lsl.w	r3, r1, r6
 8000e5a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e5e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e62:	431f      	orrs	r7, r3
 8000e64:	0c3b      	lsrs	r3, r7, #16
 8000e66:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e6a:	fa1f f884 	uxth.w	r8, r4
 8000e6e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e72:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e76:	fb09 fa08 	mul.w	sl, r9, r8
 8000e7a:	458a      	cmp	sl, r1
 8000e7c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e80:	fa00 f306 	lsl.w	r3, r0, r6
 8000e84:	d908      	bls.n	8000e98 <__udivmoddi4+0x220>
 8000e86:	1861      	adds	r1, r4, r1
 8000e88:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e8c:	d248      	bcs.n	8000f20 <__udivmoddi4+0x2a8>
 8000e8e:	458a      	cmp	sl, r1
 8000e90:	d946      	bls.n	8000f20 <__udivmoddi4+0x2a8>
 8000e92:	f1a9 0902 	sub.w	r9, r9, #2
 8000e96:	4421      	add	r1, r4
 8000e98:	eba1 010a 	sub.w	r1, r1, sl
 8000e9c:	b2bf      	uxth	r7, r7
 8000e9e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ea2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ea6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000eaa:	fb00 f808 	mul.w	r8, r0, r8
 8000eae:	45b8      	cmp	r8, r7
 8000eb0:	d907      	bls.n	8000ec2 <__udivmoddi4+0x24a>
 8000eb2:	19e7      	adds	r7, r4, r7
 8000eb4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000eb8:	d22e      	bcs.n	8000f18 <__udivmoddi4+0x2a0>
 8000eba:	45b8      	cmp	r8, r7
 8000ebc:	d92c      	bls.n	8000f18 <__udivmoddi4+0x2a0>
 8000ebe:	3802      	subs	r0, #2
 8000ec0:	4427      	add	r7, r4
 8000ec2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ec6:	eba7 0708 	sub.w	r7, r7, r8
 8000eca:	fba0 8902 	umull	r8, r9, r0, r2
 8000ece:	454f      	cmp	r7, r9
 8000ed0:	46c6      	mov	lr, r8
 8000ed2:	4649      	mov	r1, r9
 8000ed4:	d31a      	bcc.n	8000f0c <__udivmoddi4+0x294>
 8000ed6:	d017      	beq.n	8000f08 <__udivmoddi4+0x290>
 8000ed8:	b15d      	cbz	r5, 8000ef2 <__udivmoddi4+0x27a>
 8000eda:	ebb3 020e 	subs.w	r2, r3, lr
 8000ede:	eb67 0701 	sbc.w	r7, r7, r1
 8000ee2:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000ee6:	40f2      	lsrs	r2, r6
 8000ee8:	ea4c 0202 	orr.w	r2, ip, r2
 8000eec:	40f7      	lsrs	r7, r6
 8000eee:	e9c5 2700 	strd	r2, r7, [r5]
 8000ef2:	2600      	movs	r6, #0
 8000ef4:	4631      	mov	r1, r6
 8000ef6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000efa:	462e      	mov	r6, r5
 8000efc:	4628      	mov	r0, r5
 8000efe:	e70b      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000f00:	4606      	mov	r6, r0
 8000f02:	e6e9      	b.n	8000cd8 <__udivmoddi4+0x60>
 8000f04:	4618      	mov	r0, r3
 8000f06:	e6fd      	b.n	8000d04 <__udivmoddi4+0x8c>
 8000f08:	4543      	cmp	r3, r8
 8000f0a:	d2e5      	bcs.n	8000ed8 <__udivmoddi4+0x260>
 8000f0c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f10:	eb69 0104 	sbc.w	r1, r9, r4
 8000f14:	3801      	subs	r0, #1
 8000f16:	e7df      	b.n	8000ed8 <__udivmoddi4+0x260>
 8000f18:	4608      	mov	r0, r1
 8000f1a:	e7d2      	b.n	8000ec2 <__udivmoddi4+0x24a>
 8000f1c:	4660      	mov	r0, ip
 8000f1e:	e78d      	b.n	8000e3c <__udivmoddi4+0x1c4>
 8000f20:	4681      	mov	r9, r0
 8000f22:	e7b9      	b.n	8000e98 <__udivmoddi4+0x220>
 8000f24:	4666      	mov	r6, ip
 8000f26:	e775      	b.n	8000e14 <__udivmoddi4+0x19c>
 8000f28:	4630      	mov	r0, r6
 8000f2a:	e74a      	b.n	8000dc2 <__udivmoddi4+0x14a>
 8000f2c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f30:	4439      	add	r1, r7
 8000f32:	e713      	b.n	8000d5c <__udivmoddi4+0xe4>
 8000f34:	3802      	subs	r0, #2
 8000f36:	443c      	add	r4, r7
 8000f38:	e724      	b.n	8000d84 <__udivmoddi4+0x10c>
 8000f3a:	bf00      	nop

08000f3c <__aeabi_idiv0>:
 8000f3c:	4770      	bx	lr
 8000f3e:	bf00      	nop

08000f40 <configureTimerForRunTimeStats>:
void vApplicationMallocFailedHook(void);

/* USER CODE BEGIN 1 */
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
__weak void configureTimerForRunTimeStats(void)
{
 8000f40:	b480      	push	{r7}
 8000f42:	af00      	add	r7, sp, #0

}
 8000f44:	bf00      	nop
 8000f46:	46bd      	mov	sp, r7
 8000f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4c:	4770      	bx	lr

08000f4e <getRunTimeCounterValue>:

__weak unsigned long getRunTimeCounterValue(void)
{
 8000f4e:	b480      	push	{r7}
 8000f50:	af00      	add	r7, sp, #0
return 0;
 8000f52:	2300      	movs	r3, #0
}
 8000f54:	4618      	mov	r0, r3
 8000f56:	46bd      	mov	sp, r7
 8000f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5c:	4770      	bx	lr

08000f5e <vApplicationIdleHook>:
/* USER CODE END 1 */

/* USER CODE BEGIN 2 */
__weak void vApplicationIdleHook( void )
{
 8000f5e:	b480      	push	{r7}
 8000f60:	af00      	add	r7, sp, #0
   specified, or call vTaskDelay()). If the application makes use of the
   vTaskDelete() API function (as this demo application does) then it is also
   important that vApplicationIdleHook() is permitted to return to its calling
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */
}
 8000f62:	bf00      	nop
 8000f64:	46bd      	mov	sp, r7
 8000f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6a:	4770      	bx	lr

08000f6c <vApplicationTickHook>:
/* USER CODE END 2 */

/* USER CODE BEGIN 3 */
__weak void vApplicationTickHook( void )
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	af00      	add	r7, sp, #0
   /* This function will be called by each tick interrupt if
   configUSE_TICK_HOOK is set to 1 in FreeRTOSConfig.h. User code can be
   added here, but the tick hook is called from an interrupt context, so
   code must not attempt to block, and only the interrupt safe FreeRTOS API
   functions can be used (those that end in FromISR()). */
}
 8000f70:	bf00      	nop
 8000f72:	46bd      	mov	sp, r7
 8000f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f78:	4770      	bx	lr
	...

08000f7c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
  
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	b085      	sub	sp, #20
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	60f8      	str	r0, [r7, #12]
 8000f84:	60b9      	str	r1, [r7, #8]
 8000f86:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	4a07      	ldr	r2, [pc, #28]	; (8000fa8 <vApplicationGetIdleTaskMemory+0x2c>)
 8000f8c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000f8e:	68bb      	ldr	r3, [r7, #8]
 8000f90:	4a06      	ldr	r2, [pc, #24]	; (8000fac <vApplicationGetIdleTaskMemory+0x30>)
 8000f92:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	2280      	movs	r2, #128	; 0x80
 8000f98:	601a      	str	r2, [r3, #0]
  /* place for user code */
}                   
 8000f9a:	bf00      	nop
 8000f9c:	3714      	adds	r7, #20
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa4:	4770      	bx	lr
 8000fa6:	bf00      	nop
 8000fa8:	20000444 	.word	0x20000444
 8000fac:	200004a8 	.word	0x200004a8

08000fb0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fb0:	b5b0      	push	{r4, r5, r7, lr}
 8000fb2:	b088      	sub	sp, #32
 8000fb4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fb6:	f001 fca7 	bl	8002908 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fba:	f000 f83f 	bl	800103c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fbe:	f000 fb97 	bl	80016f0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000fc2:	f000 fb2f 	bl	8001624 <MX_DMA_Init>
  MX_SPI1_Init();
 8000fc6:	f000 f923 	bl	8001210 <MX_SPI1_Init>
  MX_I2C1_Init();
 8000fca:	f000 f8f3 	bl	80011b4 <MX_I2C1_Init>
  MX_SPI3_Init();
 8000fce:	f000 f98b 	bl	80012e8 <MX_SPI3_Init>
  //MX_FATFS_Init();
  MX_USART1_Init();
 8000fd2:	f000 fafb 	bl	80015cc <MX_USART1_Init>
  MX_ADC1_Init();
 8000fd6:	f000 f89b 	bl	8001110 <MX_ADC1_Init>
  MX_SPI2_Init();
 8000fda:	f000 f94f 	bl	800127c <MX_SPI2_Init>
  MX_UART4_Init();
 8000fde:	f000 facb 	bl	8001578 <MX_UART4_Init>
  MX_TIM3_Init();
 8000fe2:	f000 fa0f 	bl	8001404 <MX_TIM3_Init>
  MX_TIM9_Init();
 8000fe6:	f000 fa87 	bl	80014f8 <MX_TIM9_Init>
  MX_TIM2_Init();
 8000fea:	f000 f9b3 	bl	8001354 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  systemInit();			/**/
 8000fee:	f012 f9ba 	bl	8013366 <systemInit>
  //TestFatfs();
  HAL_TIM_IC_Start_IT(&htim9,TIM_CHANNEL_2);
 8000ff2:	2104      	movs	r1, #4
 8000ff4:	480d      	ldr	r0, [pc, #52]	; (800102c <main+0x7c>)
 8000ff6:	f006 fb01 	bl	80075fc <HAL_TIM_IC_Start_IT>
  HAL_TIM_OC_Start(&htim3,TIM_CHANNEL_1 | TIM_CHANNEL_2 | TIM_CHANNEL_3 | TIM_CHANNEL_4);
 8000ffa:	210c      	movs	r1, #12
 8000ffc:	480c      	ldr	r0, [pc, #48]	; (8001030 <main+0x80>)
 8000ffe:	f006 f9e5 	bl	80073cc <HAL_TIM_OC_Start>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8001002:	4b0c      	ldr	r3, [pc, #48]	; (8001034 <main+0x84>)
 8001004:	1d3c      	adds	r4, r7, #4
 8001006:	461d      	mov	r5, r3
 8001008:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800100a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800100c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001010:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8001014:	1d3b      	adds	r3, r7, #4
 8001016:	2100      	movs	r1, #0
 8001018:	4618      	mov	r0, r3
 800101a:	f007 ff30 	bl	8008e7e <osThreadCreate>
 800101e:	4603      	mov	r3, r0
 8001020:	4a05      	ldr	r2, [pc, #20]	; (8001038 <main+0x88>)
 8001022:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8001024:	f007 ff24 	bl	8008e70 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001028:	e7fe      	b.n	8001028 <main+0x78>
 800102a:	bf00      	nop
 800102c:	20008b28 	.word	0x20008b28
 8001030:	20008920 	.word	0x20008920
 8001034:	0801c9c4 	.word	0x0801c9c4
 8001038:	200087b0 	.word	0x200087b0

0800103c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b094      	sub	sp, #80	; 0x50
 8001040:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001042:	f107 0320 	add.w	r3, r7, #32
 8001046:	2230      	movs	r2, #48	; 0x30
 8001048:	2100      	movs	r1, #0
 800104a:	4618      	mov	r0, r3
 800104c:	f017 fd72 	bl	8018b34 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001050:	f107 030c 	add.w	r3, r7, #12
 8001054:	2200      	movs	r2, #0
 8001056:	601a      	str	r2, [r3, #0]
 8001058:	605a      	str	r2, [r3, #4]
 800105a:	609a      	str	r2, [r3, #8]
 800105c:	60da      	str	r2, [r3, #12]
 800105e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001060:	2300      	movs	r3, #0
 8001062:	60bb      	str	r3, [r7, #8]
 8001064:	4b28      	ldr	r3, [pc, #160]	; (8001108 <SystemClock_Config+0xcc>)
 8001066:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001068:	4a27      	ldr	r2, [pc, #156]	; (8001108 <SystemClock_Config+0xcc>)
 800106a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800106e:	6413      	str	r3, [r2, #64]	; 0x40
 8001070:	4b25      	ldr	r3, [pc, #148]	; (8001108 <SystemClock_Config+0xcc>)
 8001072:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001074:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001078:	60bb      	str	r3, [r7, #8]
 800107a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800107c:	2300      	movs	r3, #0
 800107e:	607b      	str	r3, [r7, #4]
 8001080:	4b22      	ldr	r3, [pc, #136]	; (800110c <SystemClock_Config+0xd0>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	4a21      	ldr	r2, [pc, #132]	; (800110c <SystemClock_Config+0xd0>)
 8001086:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800108a:	6013      	str	r3, [r2, #0]
 800108c:	4b1f      	ldr	r3, [pc, #124]	; (800110c <SystemClock_Config+0xd0>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001094:	607b      	str	r3, [r7, #4]
 8001096:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001098:	2301      	movs	r3, #1
 800109a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800109c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80010a0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010a2:	2302      	movs	r3, #2
 80010a4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80010a6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80010aa:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80010ac:	2304      	movs	r3, #4
 80010ae:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80010b0:	23a8      	movs	r3, #168	; 0xa8
 80010b2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80010b4:	2302      	movs	r3, #2
 80010b6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80010b8:	2307      	movs	r3, #7
 80010ba:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010bc:	f107 0320 	add.w	r3, r7, #32
 80010c0:	4618      	mov	r0, r3
 80010c2:	f004 fdd3 	bl	8005c6c <HAL_RCC_OscConfig>
 80010c6:	4603      	mov	r3, r0
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d001      	beq.n	80010d0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80010cc:	f000 fc7c 	bl	80019c8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010d0:	230f      	movs	r3, #15
 80010d2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010d4:	2302      	movs	r3, #2
 80010d6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010d8:	2300      	movs	r3, #0
 80010da:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80010dc:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80010e0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80010e2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010e6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80010e8:	f107 030c 	add.w	r3, r7, #12
 80010ec:	2105      	movs	r1, #5
 80010ee:	4618      	mov	r0, r3
 80010f0:	f005 f834 	bl	800615c <HAL_RCC_ClockConfig>
 80010f4:	4603      	mov	r3, r0
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d001      	beq.n	80010fe <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80010fa:	f000 fc65 	bl	80019c8 <Error_Handler>
  }
}
 80010fe:	bf00      	nop
 8001100:	3750      	adds	r7, #80	; 0x50
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}
 8001106:	bf00      	nop
 8001108:	40023800 	.word	0x40023800
 800110c:	40007000 	.word	0x40007000

08001110 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b084      	sub	sp, #16
 8001114:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001116:	463b      	mov	r3, r7
 8001118:	2200      	movs	r2, #0
 800111a:	601a      	str	r2, [r3, #0]
 800111c:	605a      	str	r2, [r3, #4]
 800111e:	609a      	str	r2, [r3, #8]
 8001120:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001122:	4b21      	ldr	r3, [pc, #132]	; (80011a8 <MX_ADC1_Init+0x98>)
 8001124:	4a21      	ldr	r2, [pc, #132]	; (80011ac <MX_ADC1_Init+0x9c>)
 8001126:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8001128:	4b1f      	ldr	r3, [pc, #124]	; (80011a8 <MX_ADC1_Init+0x98>)
 800112a:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800112e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001130:	4b1d      	ldr	r3, [pc, #116]	; (80011a8 <MX_ADC1_Init+0x98>)
 8001132:	2200      	movs	r2, #0
 8001134:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001136:	4b1c      	ldr	r3, [pc, #112]	; (80011a8 <MX_ADC1_Init+0x98>)
 8001138:	2200      	movs	r2, #0
 800113a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800113c:	4b1a      	ldr	r3, [pc, #104]	; (80011a8 <MX_ADC1_Init+0x98>)
 800113e:	2201      	movs	r2, #1
 8001140:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001142:	4b19      	ldr	r3, [pc, #100]	; (80011a8 <MX_ADC1_Init+0x98>)
 8001144:	2200      	movs	r2, #0
 8001146:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800114a:	4b17      	ldr	r3, [pc, #92]	; (80011a8 <MX_ADC1_Init+0x98>)
 800114c:	2200      	movs	r2, #0
 800114e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001150:	4b15      	ldr	r3, [pc, #84]	; (80011a8 <MX_ADC1_Init+0x98>)
 8001152:	4a17      	ldr	r2, [pc, #92]	; (80011b0 <MX_ADC1_Init+0xa0>)
 8001154:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001156:	4b14      	ldr	r3, [pc, #80]	; (80011a8 <MX_ADC1_Init+0x98>)
 8001158:	2200      	movs	r2, #0
 800115a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800115c:	4b12      	ldr	r3, [pc, #72]	; (80011a8 <MX_ADC1_Init+0x98>)
 800115e:	2201      	movs	r2, #1
 8001160:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001162:	4b11      	ldr	r3, [pc, #68]	; (80011a8 <MX_ADC1_Init+0x98>)
 8001164:	2201      	movs	r2, #1
 8001166:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800116a:	4b0f      	ldr	r3, [pc, #60]	; (80011a8 <MX_ADC1_Init+0x98>)
 800116c:	2201      	movs	r2, #1
 800116e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001170:	480d      	ldr	r0, [pc, #52]	; (80011a8 <MX_ADC1_Init+0x98>)
 8001172:	f001 fc2f 	bl	80029d4 <HAL_ADC_Init>
 8001176:	4603      	mov	r3, r0
 8001178:	2b00      	cmp	r3, #0
 800117a:	d001      	beq.n	8001180 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800117c:	f000 fc24 	bl	80019c8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8001180:	230f      	movs	r3, #15
 8001182:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001184:	2301      	movs	r3, #1
 8001186:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 8001188:	2303      	movs	r3, #3
 800118a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800118c:	463b      	mov	r3, r7
 800118e:	4619      	mov	r1, r3
 8001190:	4805      	ldr	r0, [pc, #20]	; (80011a8 <MX_ADC1_Init+0x98>)
 8001192:	f001 fd91 	bl	8002cb8 <HAL_ADC_ConfigChannel>
 8001196:	4603      	mov	r3, r0
 8001198:	2b00      	cmp	r3, #0
 800119a:	d001      	beq.n	80011a0 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800119c:	f000 fc14 	bl	80019c8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80011a0:	bf00      	nop
 80011a2:	3710      	adds	r7, #16
 80011a4:	46bd      	mov	sp, r7
 80011a6:	bd80      	pop	{r7, pc}
 80011a8:	20008a20 	.word	0x20008a20
 80011ac:	40012000 	.word	0x40012000
 80011b0:	0f000001 	.word	0x0f000001

080011b4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80011b8:	4b12      	ldr	r3, [pc, #72]	; (8001204 <MX_I2C1_Init+0x50>)
 80011ba:	4a13      	ldr	r2, [pc, #76]	; (8001208 <MX_I2C1_Init+0x54>)
 80011bc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80011be:	4b11      	ldr	r3, [pc, #68]	; (8001204 <MX_I2C1_Init+0x50>)
 80011c0:	4a12      	ldr	r2, [pc, #72]	; (800120c <MX_I2C1_Init+0x58>)
 80011c2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80011c4:	4b0f      	ldr	r3, [pc, #60]	; (8001204 <MX_I2C1_Init+0x50>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 20;
 80011ca:	4b0e      	ldr	r3, [pc, #56]	; (8001204 <MX_I2C1_Init+0x50>)
 80011cc:	2214      	movs	r2, #20
 80011ce:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011d0:	4b0c      	ldr	r3, [pc, #48]	; (8001204 <MX_I2C1_Init+0x50>)
 80011d2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80011d6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011d8:	4b0a      	ldr	r3, [pc, #40]	; (8001204 <MX_I2C1_Init+0x50>)
 80011da:	2200      	movs	r2, #0
 80011dc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80011de:	4b09      	ldr	r3, [pc, #36]	; (8001204 <MX_I2C1_Init+0x50>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011e4:	4b07      	ldr	r3, [pc, #28]	; (8001204 <MX_I2C1_Init+0x50>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011ea:	4b06      	ldr	r3, [pc, #24]	; (8001204 <MX_I2C1_Init+0x50>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80011f0:	4804      	ldr	r0, [pc, #16]	; (8001204 <MX_I2C1_Init+0x50>)
 80011f2:	f003 fa65 	bl	80046c0 <HAL_I2C_Init>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d001      	beq.n	8001200 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80011fc:	f000 fbe4 	bl	80019c8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001200:	bf00      	nop
 8001202:	bd80      	pop	{r7, pc}
 8001204:	200088cc 	.word	0x200088cc
 8001208:	40005400 	.word	0x40005400
 800120c:	00061a80 	.word	0x00061a80

08001210 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001214:	4b17      	ldr	r3, [pc, #92]	; (8001274 <MX_SPI1_Init+0x64>)
 8001216:	4a18      	ldr	r2, [pc, #96]	; (8001278 <MX_SPI1_Init+0x68>)
 8001218:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800121a:	4b16      	ldr	r3, [pc, #88]	; (8001274 <MX_SPI1_Init+0x64>)
 800121c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001220:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001222:	4b14      	ldr	r3, [pc, #80]	; (8001274 <MX_SPI1_Init+0x64>)
 8001224:	2200      	movs	r2, #0
 8001226:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001228:	4b12      	ldr	r3, [pc, #72]	; (8001274 <MX_SPI1_Init+0x64>)
 800122a:	2200      	movs	r2, #0
 800122c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800122e:	4b11      	ldr	r3, [pc, #68]	; (8001274 <MX_SPI1_Init+0x64>)
 8001230:	2202      	movs	r2, #2
 8001232:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001234:	4b0f      	ldr	r3, [pc, #60]	; (8001274 <MX_SPI1_Init+0x64>)
 8001236:	2201      	movs	r2, #1
 8001238:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800123a:	4b0e      	ldr	r3, [pc, #56]	; (8001274 <MX_SPI1_Init+0x64>)
 800123c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001240:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001242:	4b0c      	ldr	r3, [pc, #48]	; (8001274 <MX_SPI1_Init+0x64>)
 8001244:	2228      	movs	r2, #40	; 0x28
 8001246:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001248:	4b0a      	ldr	r3, [pc, #40]	; (8001274 <MX_SPI1_Init+0x64>)
 800124a:	2200      	movs	r2, #0
 800124c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800124e:	4b09      	ldr	r3, [pc, #36]	; (8001274 <MX_SPI1_Init+0x64>)
 8001250:	2200      	movs	r2, #0
 8001252:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001254:	4b07      	ldr	r3, [pc, #28]	; (8001274 <MX_SPI1_Init+0x64>)
 8001256:	2200      	movs	r2, #0
 8001258:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800125a:	4b06      	ldr	r3, [pc, #24]	; (8001274 <MX_SPI1_Init+0x64>)
 800125c:	220a      	movs	r2, #10
 800125e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001260:	4804      	ldr	r0, [pc, #16]	; (8001274 <MX_SPI1_Init+0x64>)
 8001262:	f005 f9a9 	bl	80065b8 <HAL_SPI_Init>
 8001266:	4603      	mov	r3, r0
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800126c:	f000 fbac 	bl	80019c8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001270:	bf00      	nop
 8001272:	bd80      	pop	{r7, pc}
 8001274:	20008bb4 	.word	0x20008bb4
 8001278:	40013000 	.word	0x40013000

0800127c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001280:	4b17      	ldr	r3, [pc, #92]	; (80012e0 <MX_SPI2_Init+0x64>)
 8001282:	4a18      	ldr	r2, [pc, #96]	; (80012e4 <MX_SPI2_Init+0x68>)
 8001284:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001286:	4b16      	ldr	r3, [pc, #88]	; (80012e0 <MX_SPI2_Init+0x64>)
 8001288:	f44f 7282 	mov.w	r2, #260	; 0x104
 800128c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800128e:	4b14      	ldr	r3, [pc, #80]	; (80012e0 <MX_SPI2_Init+0x64>)
 8001290:	2200      	movs	r2, #0
 8001292:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001294:	4b12      	ldr	r3, [pc, #72]	; (80012e0 <MX_SPI2_Init+0x64>)
 8001296:	2200      	movs	r2, #0
 8001298:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800129a:	4b11      	ldr	r3, [pc, #68]	; (80012e0 <MX_SPI2_Init+0x64>)
 800129c:	2200      	movs	r2, #0
 800129e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80012a0:	4b0f      	ldr	r3, [pc, #60]	; (80012e0 <MX_SPI2_Init+0x64>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80012a6:	4b0e      	ldr	r3, [pc, #56]	; (80012e0 <MX_SPI2_Init+0x64>)
 80012a8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80012ac:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80012ae:	4b0c      	ldr	r3, [pc, #48]	; (80012e0 <MX_SPI2_Init+0x64>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80012b4:	4b0a      	ldr	r3, [pc, #40]	; (80012e0 <MX_SPI2_Init+0x64>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80012ba:	4b09      	ldr	r3, [pc, #36]	; (80012e0 <MX_SPI2_Init+0x64>)
 80012bc:	2200      	movs	r2, #0
 80012be:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80012c0:	4b07      	ldr	r3, [pc, #28]	; (80012e0 <MX_SPI2_Init+0x64>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80012c6:	4b06      	ldr	r3, [pc, #24]	; (80012e0 <MX_SPI2_Init+0x64>)
 80012c8:	220a      	movs	r2, #10
 80012ca:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80012cc:	4804      	ldr	r0, [pc, #16]	; (80012e0 <MX_SPI2_Init+0x64>)
 80012ce:	f005 f973 	bl	80065b8 <HAL_SPI_Init>
 80012d2:	4603      	mov	r3, r0
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d001      	beq.n	80012dc <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80012d8:	f000 fb76 	bl	80019c8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80012dc:	bf00      	nop
 80012de:	bd80      	pop	{r7, pc}
 80012e0:	20008814 	.word	0x20008814
 80012e4:	40003800 	.word	0x40003800

080012e8 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80012ec:	4b17      	ldr	r3, [pc, #92]	; (800134c <MX_SPI3_Init+0x64>)
 80012ee:	4a18      	ldr	r2, [pc, #96]	; (8001350 <MX_SPI3_Init+0x68>)
 80012f0:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80012f2:	4b16      	ldr	r3, [pc, #88]	; (800134c <MX_SPI3_Init+0x64>)
 80012f4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80012f8:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80012fa:	4b14      	ldr	r3, [pc, #80]	; (800134c <MX_SPI3_Init+0x64>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001300:	4b12      	ldr	r3, [pc, #72]	; (800134c <MX_SPI3_Init+0x64>)
 8001302:	2200      	movs	r2, #0
 8001304:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001306:	4b11      	ldr	r3, [pc, #68]	; (800134c <MX_SPI3_Init+0x64>)
 8001308:	2200      	movs	r2, #0
 800130a:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800130c:	4b0f      	ldr	r3, [pc, #60]	; (800134c <MX_SPI3_Init+0x64>)
 800130e:	2200      	movs	r2, #0
 8001310:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001312:	4b0e      	ldr	r3, [pc, #56]	; (800134c <MX_SPI3_Init+0x64>)
 8001314:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001318:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800131a:	4b0c      	ldr	r3, [pc, #48]	; (800134c <MX_SPI3_Init+0x64>)
 800131c:	2208      	movs	r2, #8
 800131e:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001320:	4b0a      	ldr	r3, [pc, #40]	; (800134c <MX_SPI3_Init+0x64>)
 8001322:	2200      	movs	r2, #0
 8001324:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001326:	4b09      	ldr	r3, [pc, #36]	; (800134c <MX_SPI3_Init+0x64>)
 8001328:	2200      	movs	r2, #0
 800132a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800132c:	4b07      	ldr	r3, [pc, #28]	; (800134c <MX_SPI3_Init+0x64>)
 800132e:	2200      	movs	r2, #0
 8001330:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8001332:	4b06      	ldr	r3, [pc, #24]	; (800134c <MX_SPI3_Init+0x64>)
 8001334:	220a      	movs	r2, #10
 8001336:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001338:	4804      	ldr	r0, [pc, #16]	; (800134c <MX_SPI3_Init+0x64>)
 800133a:	f005 f93d 	bl	80065b8 <HAL_SPI_Init>
 800133e:	4603      	mov	r3, r0
 8001340:	2b00      	cmp	r3, #0
 8001342:	d001      	beq.n	8001348 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8001344:	f000 fb40 	bl	80019c8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001348:	bf00      	nop
 800134a:	bd80      	pop	{r7, pc}
 800134c:	20008968 	.word	0x20008968
 8001350:	40003c00 	.word	0x40003c00

08001354 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b08a      	sub	sp, #40	; 0x28
 8001358:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800135a:	f107 0320 	add.w	r3, r7, #32
 800135e:	2200      	movs	r2, #0
 8001360:	601a      	str	r2, [r3, #0]
 8001362:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001364:	1d3b      	adds	r3, r7, #4
 8001366:	2200      	movs	r2, #0
 8001368:	601a      	str	r2, [r3, #0]
 800136a:	605a      	str	r2, [r3, #4]
 800136c:	609a      	str	r2, [r3, #8]
 800136e:	60da      	str	r2, [r3, #12]
 8001370:	611a      	str	r2, [r3, #16]
 8001372:	615a      	str	r2, [r3, #20]
 8001374:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001376:	4b22      	ldr	r3, [pc, #136]	; (8001400 <MX_TIM2_Init+0xac>)
 8001378:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800137c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800137e:	4b20      	ldr	r3, [pc, #128]	; (8001400 <MX_TIM2_Init+0xac>)
 8001380:	2200      	movs	r2, #0
 8001382:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001384:	4b1e      	ldr	r3, [pc, #120]	; (8001400 <MX_TIM2_Init+0xac>)
 8001386:	2200      	movs	r2, #0
 8001388:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 105 - 1;
 800138a:	4b1d      	ldr	r3, [pc, #116]	; (8001400 <MX_TIM2_Init+0xac>)
 800138c:	2268      	movs	r2, #104	; 0x68
 800138e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001390:	4b1b      	ldr	r3, [pc, #108]	; (8001400 <MX_TIM2_Init+0xac>)
 8001392:	2200      	movs	r2, #0
 8001394:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001396:	4b1a      	ldr	r3, [pc, #104]	; (8001400 <MX_TIM2_Init+0xac>)
 8001398:	2280      	movs	r2, #128	; 0x80
 800139a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 800139c:	4818      	ldr	r0, [pc, #96]	; (8001400 <MX_TIM2_Init+0xac>)
 800139e:	f005 ffc5 	bl	800732c <HAL_TIM_OC_Init>
 80013a2:	4603      	mov	r3, r0
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d001      	beq.n	80013ac <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 80013a8:	f000 fb0e 	bl	80019c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013ac:	2300      	movs	r3, #0
 80013ae:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013b0:	2300      	movs	r3, #0
 80013b2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80013b4:	f107 0320 	add.w	r3, r7, #32
 80013b8:	4619      	mov	r1, r3
 80013ba:	4811      	ldr	r0, [pc, #68]	; (8001400 <MX_TIM2_Init+0xac>)
 80013bc:	f007 f852 	bl	8008464 <HAL_TIMEx_MasterConfigSynchronization>
 80013c0:	4603      	mov	r3, r0
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d001      	beq.n	80013ca <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 80013c6:	f000 faff 	bl	80019c8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 80013ca:	2330      	movs	r3, #48	; 0x30
 80013cc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80013ce:	2300      	movs	r3, #0
 80013d0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013d2:	2300      	movs	r3, #0
 80013d4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80013d6:	2300      	movs	r3, #0
 80013d8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80013da:	1d3b      	adds	r3, r7, #4
 80013dc:	2200      	movs	r2, #0
 80013de:	4619      	mov	r1, r3
 80013e0:	4807      	ldr	r0, [pc, #28]	; (8001400 <MX_TIM2_Init+0xac>)
 80013e2:	f006 fb3b 	bl	8007a5c <HAL_TIM_OC_ConfigChannel>
 80013e6:	4603      	mov	r3, r0
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d001      	beq.n	80013f0 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 80013ec:	f000 faec 	bl	80019c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80013f0:	4803      	ldr	r0, [pc, #12]	; (8001400 <MX_TIM2_Init+0xac>)
 80013f2:	f000 ff09 	bl	8002208 <HAL_TIM_MspPostInit>

}
 80013f6:	bf00      	nop
 80013f8:	3728      	adds	r7, #40	; 0x28
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	20008c0c 	.word	0x20008c0c

08001404 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b08a      	sub	sp, #40	; 0x28
 8001408:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800140a:	f107 0320 	add.w	r3, r7, #32
 800140e:	2200      	movs	r2, #0
 8001410:	601a      	str	r2, [r3, #0]
 8001412:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001414:	1d3b      	adds	r3, r7, #4
 8001416:	2200      	movs	r2, #0
 8001418:	601a      	str	r2, [r3, #0]
 800141a:	605a      	str	r2, [r3, #4]
 800141c:	609a      	str	r2, [r3, #8]
 800141e:	60da      	str	r2, [r3, #12]
 8001420:	611a      	str	r2, [r3, #16]
 8001422:	615a      	str	r2, [r3, #20]
 8001424:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001426:	4b32      	ldr	r3, [pc, #200]	; (80014f0 <MX_TIM3_Init+0xec>)
 8001428:	4a32      	ldr	r2, [pc, #200]	; (80014f4 <MX_TIM3_Init+0xf0>)
 800142a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 4;
 800142c:	4b30      	ldr	r3, [pc, #192]	; (80014f0 <MX_TIM3_Init+0xec>)
 800142e:	2204      	movs	r2, #4
 8001430:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001432:	4b2f      	ldr	r3, [pc, #188]	; (80014f0 <MX_TIM3_Init+0xec>)
 8001434:	2200      	movs	r2, #0
 8001436:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001438:	4b2d      	ldr	r3, [pc, #180]	; (80014f0 <MX_TIM3_Init+0xec>)
 800143a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800143e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001440:	4b2b      	ldr	r3, [pc, #172]	; (80014f0 <MX_TIM3_Init+0xec>)
 8001442:	2200      	movs	r2, #0
 8001444:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001446:	4b2a      	ldr	r3, [pc, #168]	; (80014f0 <MX_TIM3_Init+0xec>)
 8001448:	2280      	movs	r2, #128	; 0x80
 800144a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 800144c:	4828      	ldr	r0, [pc, #160]	; (80014f0 <MX_TIM3_Init+0xec>)
 800144e:	f005 ff6d 	bl	800732c <HAL_TIM_OC_Init>
 8001452:	4603      	mov	r3, r0
 8001454:	2b00      	cmp	r3, #0
 8001456:	d001      	beq.n	800145c <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8001458:	f000 fab6 	bl	80019c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800145c:	2300      	movs	r3, #0
 800145e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001460:	2300      	movs	r3, #0
 8001462:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001464:	f107 0320 	add.w	r3, r7, #32
 8001468:	4619      	mov	r1, r3
 800146a:	4821      	ldr	r0, [pc, #132]	; (80014f0 <MX_TIM3_Init+0xec>)
 800146c:	f006 fffa 	bl	8008464 <HAL_TIMEx_MasterConfigSynchronization>
 8001470:	4603      	mov	r3, r0
 8001472:	2b00      	cmp	r3, #0
 8001474:	d001      	beq.n	800147a <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8001476:	f000 faa7 	bl	80019c8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 800147a:	2330      	movs	r3, #48	; 0x30
 800147c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800147e:	2300      	movs	r3, #0
 8001480:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001482:	2300      	movs	r3, #0
 8001484:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001486:	2300      	movs	r3, #0
 8001488:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800148a:	1d3b      	adds	r3, r7, #4
 800148c:	2200      	movs	r2, #0
 800148e:	4619      	mov	r1, r3
 8001490:	4817      	ldr	r0, [pc, #92]	; (80014f0 <MX_TIM3_Init+0xec>)
 8001492:	f006 fae3 	bl	8007a5c <HAL_TIM_OC_ConfigChannel>
 8001496:	4603      	mov	r3, r0
 8001498:	2b00      	cmp	r3, #0
 800149a:	d001      	beq.n	80014a0 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 800149c:	f000 fa94 	bl	80019c8 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80014a0:	1d3b      	adds	r3, r7, #4
 80014a2:	2204      	movs	r2, #4
 80014a4:	4619      	mov	r1, r3
 80014a6:	4812      	ldr	r0, [pc, #72]	; (80014f0 <MX_TIM3_Init+0xec>)
 80014a8:	f006 fad8 	bl	8007a5c <HAL_TIM_OC_ConfigChannel>
 80014ac:	4603      	mov	r3, r0
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d001      	beq.n	80014b6 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80014b2:	f000 fa89 	bl	80019c8 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80014b6:	1d3b      	adds	r3, r7, #4
 80014b8:	2208      	movs	r2, #8
 80014ba:	4619      	mov	r1, r3
 80014bc:	480c      	ldr	r0, [pc, #48]	; (80014f0 <MX_TIM3_Init+0xec>)
 80014be:	f006 facd 	bl	8007a5c <HAL_TIM_OC_ConfigChannel>
 80014c2:	4603      	mov	r3, r0
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d001      	beq.n	80014cc <MX_TIM3_Init+0xc8>
  {
    Error_Handler();
 80014c8:	f000 fa7e 	bl	80019c8 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80014cc:	1d3b      	adds	r3, r7, #4
 80014ce:	220c      	movs	r2, #12
 80014d0:	4619      	mov	r1, r3
 80014d2:	4807      	ldr	r0, [pc, #28]	; (80014f0 <MX_TIM3_Init+0xec>)
 80014d4:	f006 fac2 	bl	8007a5c <HAL_TIM_OC_ConfigChannel>
 80014d8:	4603      	mov	r3, r0
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d001      	beq.n	80014e2 <MX_TIM3_Init+0xde>
  {
    Error_Handler();
 80014de:	f000 fa73 	bl	80019c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80014e2:	4803      	ldr	r0, [pc, #12]	; (80014f0 <MX_TIM3_Init+0xec>)
 80014e4:	f000 fe90 	bl	8002208 <HAL_TIM_MspPostInit>

}
 80014e8:	bf00      	nop
 80014ea:	3728      	adds	r7, #40	; 0x28
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd80      	pop	{r7, pc}
 80014f0:	20008920 	.word	0x20008920
 80014f4:	40000400 	.word	0x40000400

080014f8 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b084      	sub	sp, #16
 80014fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_IC_InitTypeDef sConfigIC = {0};
 80014fe:	463b      	mov	r3, r7
 8001500:	2200      	movs	r2, #0
 8001502:	601a      	str	r2, [r3, #0]
 8001504:	605a      	str	r2, [r3, #4]
 8001506:	609a      	str	r2, [r3, #8]
 8001508:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 800150a:	4b19      	ldr	r3, [pc, #100]	; (8001570 <MX_TIM9_Init+0x78>)
 800150c:	4a19      	ldr	r2, [pc, #100]	; (8001574 <MX_TIM9_Init+0x7c>)
 800150e:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 168-1;
 8001510:	4b17      	ldr	r3, [pc, #92]	; (8001570 <MX_TIM9_Init+0x78>)
 8001512:	22a7      	movs	r2, #167	; 0xa7
 8001514:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001516:	4b16      	ldr	r3, [pc, #88]	; (8001570 <MX_TIM9_Init+0x78>)
 8001518:	2200      	movs	r2, #0
 800151a:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 65535;
 800151c:	4b14      	ldr	r3, [pc, #80]	; (8001570 <MX_TIM9_Init+0x78>)
 800151e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001522:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001524:	4b12      	ldr	r3, [pc, #72]	; (8001570 <MX_TIM9_Init+0x78>)
 8001526:	2200      	movs	r2, #0
 8001528:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800152a:	4b11      	ldr	r3, [pc, #68]	; (8001570 <MX_TIM9_Init+0x78>)
 800152c:	2280      	movs	r2, #128	; 0x80
 800152e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim9) != HAL_OK)
 8001530:	480f      	ldr	r0, [pc, #60]	; (8001570 <MX_TIM9_Init+0x78>)
 8001532:	f006 f813 	bl	800755c <HAL_TIM_IC_Init>
 8001536:	4603      	mov	r3, r0
 8001538:	2b00      	cmp	r3, #0
 800153a:	d001      	beq.n	8001540 <MX_TIM9_Init+0x48>
  {
    Error_Handler();
 800153c:	f000 fa44 	bl	80019c8 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001540:	2300      	movs	r3, #0
 8001542:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001544:	2301      	movs	r3, #1
 8001546:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001548:	2300      	movs	r3, #0
 800154a:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 8;
 800154c:	2308      	movs	r3, #8
 800154e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim9, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001550:	463b      	mov	r3, r7
 8001552:	2204      	movs	r2, #4
 8001554:	4619      	mov	r1, r3
 8001556:	4806      	ldr	r0, [pc, #24]	; (8001570 <MX_TIM9_Init+0x78>)
 8001558:	f006 fadc 	bl	8007b14 <HAL_TIM_IC_ConfigChannel>
 800155c:	4603      	mov	r3, r0
 800155e:	2b00      	cmp	r3, #0
 8001560:	d001      	beq.n	8001566 <MX_TIM9_Init+0x6e>
  {
    Error_Handler();
 8001562:	f000 fa31 	bl	80019c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 8001566:	bf00      	nop
 8001568:	3710      	adds	r7, #16
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	20008b28 	.word	0x20008b28
 8001574:	40014000 	.word	0x40014000

08001578 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 800157c:	4b11      	ldr	r3, [pc, #68]	; (80015c4 <MX_UART4_Init+0x4c>)
 800157e:	4a12      	ldr	r2, [pc, #72]	; (80015c8 <MX_UART4_Init+0x50>)
 8001580:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8001582:	4b10      	ldr	r3, [pc, #64]	; (80015c4 <MX_UART4_Init+0x4c>)
 8001584:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001588:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800158a:	4b0e      	ldr	r3, [pc, #56]	; (80015c4 <MX_UART4_Init+0x4c>)
 800158c:	2200      	movs	r2, #0
 800158e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001590:	4b0c      	ldr	r3, [pc, #48]	; (80015c4 <MX_UART4_Init+0x4c>)
 8001592:	2200      	movs	r2, #0
 8001594:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001596:	4b0b      	ldr	r3, [pc, #44]	; (80015c4 <MX_UART4_Init+0x4c>)
 8001598:	2200      	movs	r2, #0
 800159a:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 800159c:	4b09      	ldr	r3, [pc, #36]	; (80015c4 <MX_UART4_Init+0x4c>)
 800159e:	220c      	movs	r2, #12
 80015a0:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015a2:	4b08      	ldr	r3, [pc, #32]	; (80015c4 <MX_UART4_Init+0x4c>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80015a8:	4b06      	ldr	r3, [pc, #24]	; (80015c4 <MX_UART4_Init+0x4c>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80015ae:	4805      	ldr	r0, [pc, #20]	; (80015c4 <MX_UART4_Init+0x4c>)
 80015b0:	f006 ffe8 	bl	8008584 <HAL_UART_Init>
 80015b4:	4603      	mov	r3, r0
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d001      	beq.n	80015be <MX_UART4_Init+0x46>
  {
    Error_Handler();
 80015ba:	f000 fa05 	bl	80019c8 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80015be:	bf00      	nop
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	bf00      	nop
 80015c4:	20008b70 	.word	0x20008b70
 80015c8:	40004c00 	.word	0x40004c00

080015cc <MX_USART1_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_Init(void)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  husart1.Instance = USART1;
 80015d0:	4b12      	ldr	r3, [pc, #72]	; (800161c <MX_USART1_Init+0x50>)
 80015d2:	4a13      	ldr	r2, [pc, #76]	; (8001620 <MX_USART1_Init+0x54>)
 80015d4:	601a      	str	r2, [r3, #0]
  husart1.Init.BaudRate = 115200;
 80015d6:	4b11      	ldr	r3, [pc, #68]	; (800161c <MX_USART1_Init+0x50>)
 80015d8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80015dc:	605a      	str	r2, [r3, #4]
  husart1.Init.WordLength = USART_WORDLENGTH_8B;
 80015de:	4b0f      	ldr	r3, [pc, #60]	; (800161c <MX_USART1_Init+0x50>)
 80015e0:	2200      	movs	r2, #0
 80015e2:	609a      	str	r2, [r3, #8]
  husart1.Init.StopBits = USART_STOPBITS_1;
 80015e4:	4b0d      	ldr	r3, [pc, #52]	; (800161c <MX_USART1_Init+0x50>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	60da      	str	r2, [r3, #12]
  husart1.Init.Parity = USART_PARITY_NONE;
 80015ea:	4b0c      	ldr	r3, [pc, #48]	; (800161c <MX_USART1_Init+0x50>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	611a      	str	r2, [r3, #16]
  husart1.Init.Mode = USART_MODE_TX_RX;
 80015f0:	4b0a      	ldr	r3, [pc, #40]	; (800161c <MX_USART1_Init+0x50>)
 80015f2:	220c      	movs	r2, #12
 80015f4:	615a      	str	r2, [r3, #20]
  husart1.Init.CLKPolarity = USART_POLARITY_LOW;
 80015f6:	4b09      	ldr	r3, [pc, #36]	; (800161c <MX_USART1_Init+0x50>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	619a      	str	r2, [r3, #24]
  husart1.Init.CLKPhase = USART_PHASE_1EDGE;
 80015fc:	4b07      	ldr	r3, [pc, #28]	; (800161c <MX_USART1_Init+0x50>)
 80015fe:	2200      	movs	r2, #0
 8001600:	61da      	str	r2, [r3, #28]
  husart1.Init.CLKLastBit = USART_LASTBIT_DISABLE;
 8001602:	4b06      	ldr	r3, [pc, #24]	; (800161c <MX_USART1_Init+0x50>)
 8001604:	2200      	movs	r2, #0
 8001606:	621a      	str	r2, [r3, #32]
  if (HAL_USART_Init(&husart1) != HAL_OK)
 8001608:	4804      	ldr	r0, [pc, #16]	; (800161c <MX_USART1_Init+0x50>)
 800160a:	f007 f9d1 	bl	80089b0 <HAL_USART_Init>
 800160e:	4603      	mov	r3, r0
 8001610:	2b00      	cmp	r3, #0
 8001612:	d001      	beq.n	8001618 <MX_USART1_Init+0x4c>
  {
    Error_Handler();
 8001614:	f000 f9d8 	bl	80019c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001618:	bf00      	nop
 800161a:	bd80      	pop	{r7, pc}
 800161c:	20008cb4 	.word	0x20008cb4
 8001620:	40011000 	.word	0x40011000

08001624 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b082      	sub	sp, #8
 8001628:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800162a:	2300      	movs	r3, #0
 800162c:	607b      	str	r3, [r7, #4]
 800162e:	4b2f      	ldr	r3, [pc, #188]	; (80016ec <MX_DMA_Init+0xc8>)
 8001630:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001632:	4a2e      	ldr	r2, [pc, #184]	; (80016ec <MX_DMA_Init+0xc8>)
 8001634:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001638:	6313      	str	r3, [r2, #48]	; 0x30
 800163a:	4b2c      	ldr	r3, [pc, #176]	; (80016ec <MX_DMA_Init+0xc8>)
 800163c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800163e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001642:	607b      	str	r3, [r7, #4]
 8001644:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001646:	2300      	movs	r3, #0
 8001648:	603b      	str	r3, [r7, #0]
 800164a:	4b28      	ldr	r3, [pc, #160]	; (80016ec <MX_DMA_Init+0xc8>)
 800164c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800164e:	4a27      	ldr	r2, [pc, #156]	; (80016ec <MX_DMA_Init+0xc8>)
 8001650:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001654:	6313      	str	r3, [r2, #48]	; 0x30
 8001656:	4b25      	ldr	r3, [pc, #148]	; (80016ec <MX_DMA_Init+0xc8>)
 8001658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800165a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800165e:	603b      	str	r3, [r7, #0]
 8001660:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 7, 0);
 8001662:	2200      	movs	r2, #0
 8001664:	2107      	movs	r1, #7
 8001666:	200b      	movs	r0, #11
 8001668:	f001 fe7e 	bl	8003368 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 800166c:	200b      	movs	r0, #11
 800166e:	f001 fe97 	bl	80033a0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 7, 0);
 8001672:	2200      	movs	r2, #0
 8001674:	2107      	movs	r1, #7
 8001676:	200d      	movs	r0, #13
 8001678:	f001 fe76 	bl	8003368 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 800167c:	200d      	movs	r0, #13
 800167e:	f001 fe8f 	bl	80033a0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8001682:	2200      	movs	r2, #0
 8001684:	2105      	movs	r1, #5
 8001686:	2010      	movs	r0, #16
 8001688:	f001 fe6e 	bl	8003368 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800168c:	2010      	movs	r0, #16
 800168e:	f001 fe87 	bl	80033a0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 7, 0);
 8001692:	2200      	movs	r2, #0
 8001694:	2107      	movs	r1, #7
 8001696:	2011      	movs	r0, #17
 8001698:	f001 fe66 	bl	8003368 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 800169c:	2011      	movs	r0, #17
 800169e:	f001 fe7f 	bl	80033a0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 7, 0);
 80016a2:	2200      	movs	r2, #0
 80016a4:	2107      	movs	r1, #7
 80016a6:	202f      	movs	r0, #47	; 0x2f
 80016a8:	f001 fe5e 	bl	8003368 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 80016ac:	202f      	movs	r0, #47	; 0x2f
 80016ae:	f001 fe77 	bl	80033a0 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 7, 0);
 80016b2:	2200      	movs	r2, #0
 80016b4:	2107      	movs	r1, #7
 80016b6:	2038      	movs	r0, #56	; 0x38
 80016b8:	f001 fe56 	bl	8003368 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80016bc:	2038      	movs	r0, #56	; 0x38
 80016be:	f001 fe6f 	bl	80033a0 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 7, 0);
 80016c2:	2200      	movs	r2, #0
 80016c4:	2107      	movs	r1, #7
 80016c6:	203c      	movs	r0, #60	; 0x3c
 80016c8:	f001 fe4e 	bl	8003368 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 80016cc:	203c      	movs	r0, #60	; 0x3c
 80016ce:	f001 fe67 	bl	80033a0 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 7, 0);
 80016d2:	2200      	movs	r2, #0
 80016d4:	2107      	movs	r1, #7
 80016d6:	2044      	movs	r0, #68	; 0x44
 80016d8:	f001 fe46 	bl	8003368 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 80016dc:	2044      	movs	r0, #68	; 0x44
 80016de:	f001 fe5f 	bl	80033a0 <HAL_NVIC_EnableIRQ>

}
 80016e2:	bf00      	nop
 80016e4:	3708      	adds	r7, #8
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	bf00      	nop
 80016ec:	40023800 	.word	0x40023800

080016f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b08a      	sub	sp, #40	; 0x28
 80016f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016f6:	f107 0314 	add.w	r3, r7, #20
 80016fa:	2200      	movs	r2, #0
 80016fc:	601a      	str	r2, [r3, #0]
 80016fe:	605a      	str	r2, [r3, #4]
 8001700:	609a      	str	r2, [r3, #8]
 8001702:	60da      	str	r2, [r3, #12]
 8001704:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001706:	2300      	movs	r3, #0
 8001708:	613b      	str	r3, [r7, #16]
 800170a:	4b4e      	ldr	r3, [pc, #312]	; (8001844 <MX_GPIO_Init+0x154>)
 800170c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800170e:	4a4d      	ldr	r2, [pc, #308]	; (8001844 <MX_GPIO_Init+0x154>)
 8001710:	f043 0304 	orr.w	r3, r3, #4
 8001714:	6313      	str	r3, [r2, #48]	; 0x30
 8001716:	4b4b      	ldr	r3, [pc, #300]	; (8001844 <MX_GPIO_Init+0x154>)
 8001718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800171a:	f003 0304 	and.w	r3, r3, #4
 800171e:	613b      	str	r3, [r7, #16]
 8001720:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001722:	2300      	movs	r3, #0
 8001724:	60fb      	str	r3, [r7, #12]
 8001726:	4b47      	ldr	r3, [pc, #284]	; (8001844 <MX_GPIO_Init+0x154>)
 8001728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800172a:	4a46      	ldr	r2, [pc, #280]	; (8001844 <MX_GPIO_Init+0x154>)
 800172c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001730:	6313      	str	r3, [r2, #48]	; 0x30
 8001732:	4b44      	ldr	r3, [pc, #272]	; (8001844 <MX_GPIO_Init+0x154>)
 8001734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001736:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800173a:	60fb      	str	r3, [r7, #12]
 800173c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800173e:	2300      	movs	r3, #0
 8001740:	60bb      	str	r3, [r7, #8]
 8001742:	4b40      	ldr	r3, [pc, #256]	; (8001844 <MX_GPIO_Init+0x154>)
 8001744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001746:	4a3f      	ldr	r2, [pc, #252]	; (8001844 <MX_GPIO_Init+0x154>)
 8001748:	f043 0301 	orr.w	r3, r3, #1
 800174c:	6313      	str	r3, [r2, #48]	; 0x30
 800174e:	4b3d      	ldr	r3, [pc, #244]	; (8001844 <MX_GPIO_Init+0x154>)
 8001750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001752:	f003 0301 	and.w	r3, r3, #1
 8001756:	60bb      	str	r3, [r7, #8]
 8001758:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800175a:	2300      	movs	r3, #0
 800175c:	607b      	str	r3, [r7, #4]
 800175e:	4b39      	ldr	r3, [pc, #228]	; (8001844 <MX_GPIO_Init+0x154>)
 8001760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001762:	4a38      	ldr	r2, [pc, #224]	; (8001844 <MX_GPIO_Init+0x154>)
 8001764:	f043 0302 	orr.w	r3, r3, #2
 8001768:	6313      	str	r3, [r2, #48]	; 0x30
 800176a:	4b36      	ldr	r3, [pc, #216]	; (8001844 <MX_GPIO_Init+0x154>)
 800176c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800176e:	f003 0302 	and.w	r3, r3, #2
 8001772:	607b      	str	r3, [r7, #4]
 8001774:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, BEEP_Pin|Flash_CS_Pin|CD_CS_Pin|MPU_CS_Pin
 8001776:	2200      	movs	r2, #0
 8001778:	f242 2107 	movw	r1, #8711	; 0x2207
 800177c:	4832      	ldr	r0, [pc, #200]	; (8001848 <MX_GPIO_Init+0x158>)
 800177e:	f002 ff6b 	bl	8004658 <HAL_GPIO_WritePin>
                          |GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, AT7456_CS_Pin|LED_Pin, GPIO_PIN_RESET);
 8001782:	2200      	movs	r2, #0
 8001784:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8001788:	4830      	ldr	r0, [pc, #192]	; (800184c <MX_GPIO_Init+0x15c>)
 800178a:	f002 ff65 	bl	8004658 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : BEEP_Pin Flash_CS_Pin CD_CS_Pin PC9 */
  GPIO_InitStruct.Pin = BEEP_Pin|Flash_CS_Pin|CD_CS_Pin|GPIO_PIN_9;
 800178e:	f242 2303 	movw	r3, #8707	; 0x2203
 8001792:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001794:	2301      	movs	r3, #1
 8001796:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001798:	2300      	movs	r3, #0
 800179a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800179c:	2300      	movs	r3, #0
 800179e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017a0:	f107 0314 	add.w	r3, r7, #20
 80017a4:	4619      	mov	r1, r3
 80017a6:	4828      	ldr	r0, [pc, #160]	; (8001848 <MX_GPIO_Init+0x158>)
 80017a8:	f002 fcbe 	bl	8004128 <HAL_GPIO_Init>

  /*Configure GPIO pin : MPU_CS_Pin */
  GPIO_InitStruct.Pin = MPU_CS_Pin;
 80017ac:	2304      	movs	r3, #4
 80017ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017b0:	2301      	movs	r3, #1
 80017b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80017b4:	2301      	movs	r3, #1
 80017b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017b8:	2302      	movs	r3, #2
 80017ba:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(MPU_CS_GPIO_Port, &GPIO_InitStruct);
 80017bc:	f107 0314 	add.w	r3, r7, #20
 80017c0:	4619      	mov	r1, r3
 80017c2:	4821      	ldr	r0, [pc, #132]	; (8001848 <MX_GPIO_Init+0x158>)
 80017c4:	f002 fcb0 	bl	8004128 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80017c8:	2308      	movs	r3, #8
 80017ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80017cc:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80017d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d2:	2300      	movs	r3, #0
 80017d4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017d6:	f107 0314 	add.w	r3, r7, #20
 80017da:	4619      	mov	r1, r3
 80017dc:	481a      	ldr	r0, [pc, #104]	; (8001848 <MX_GPIO_Init+0x158>)
 80017de:	f002 fca3 	bl	8004128 <HAL_GPIO_Init>

  /*Configure GPIO pins : AT7456_CS_Pin LED_Pin */
  GPIO_InitStruct.Pin = AT7456_CS_Pin|LED_Pin;
 80017e2:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80017e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017e8:	2301      	movs	r3, #1
 80017ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ec:	2300      	movs	r3, #0
 80017ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017f0:	2300      	movs	r3, #0
 80017f2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017f4:	f107 0314 	add.w	r3, r7, #20
 80017f8:	4619      	mov	r1, r3
 80017fa:	4814      	ldr	r0, [pc, #80]	; (800184c <MX_GPIO_Init+0x15c>)
 80017fc:	f002 fc94 	bl	8004128 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_Detect_Pin */
  GPIO_InitStruct.Pin = USB_Detect_Pin;
 8001800:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001804:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001806:	2300      	movs	r3, #0
 8001808:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180a:	2300      	movs	r3, #0
 800180c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USB_Detect_GPIO_Port, &GPIO_InitStruct);
 800180e:	f107 0314 	add.w	r3, r7, #20
 8001812:	4619      	mov	r1, r3
 8001814:	480d      	ldr	r0, [pc, #52]	; (800184c <MX_GPIO_Init+0x15c>)
 8001816:	f002 fc87 	bl	8004128 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800181a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800181e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001820:	2302      	movs	r3, #2
 8001822:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001824:	2300      	movs	r3, #0
 8001826:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001828:	2303      	movs	r3, #3
 800182a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800182c:	230a      	movs	r3, #10
 800182e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001830:	f107 0314 	add.w	r3, r7, #20
 8001834:	4619      	mov	r1, r3
 8001836:	4806      	ldr	r0, [pc, #24]	; (8001850 <MX_GPIO_Init+0x160>)
 8001838:	f002 fc76 	bl	8004128 <HAL_GPIO_Init>

}
 800183c:	bf00      	nop
 800183e:	3728      	adds	r7, #40	; 0x28
 8001840:	46bd      	mov	sp, r7
 8001842:	bd80      	pop	{r7, pc}
 8001844:	40023800 	.word	0x40023800
 8001848:	40020800 	.word	0x40020800
 800184c:	40020400 	.word	0x40020400
 8001850:	40020000 	.word	0x40020000

08001854 <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b084      	sub	sp, #16
 8001858:	af02      	add	r7, sp, #8
 800185a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	taskENTER_CRITICAL();	/**/
 800185c:	f009 fcc2 	bl	800b1e4 <vPortEnterCritical>
	xTaskCreate(sensorsTask, "SENSORS", 800, NULL, 5, NULL);			/**/
 8001860:	2300      	movs	r3, #0
 8001862:	9301      	str	r3, [sp, #4]
 8001864:	2305      	movs	r3, #5
 8001866:	9300      	str	r3, [sp, #0]
 8001868:	2300      	movs	r3, #0
 800186a:	f44f 7248 	mov.w	r2, #800	; 0x320
 800186e:	4937      	ldr	r1, [pc, #220]	; (800194c <StartDefaultTask+0xf8>)
 8001870:	4837      	ldr	r0, [pc, #220]	; (8001950 <StartDefaultTask+0xfc>)
 8001872:	f008 fa94 	bl	8009d9e <xTaskCreate>
	xTaskCreate(stabilizerTask, "STABILIZER", 500, NULL, 5, NULL);		/**/
 8001876:	2300      	movs	r3, #0
 8001878:	9301      	str	r3, [sp, #4]
 800187a:	2305      	movs	r3, #5
 800187c:	9300      	str	r3, [sp, #0]
 800187e:	2300      	movs	r3, #0
 8001880:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001884:	4933      	ldr	r1, [pc, #204]	; (8001954 <StartDefaultTask+0x100>)
 8001886:	4834      	ldr	r0, [pc, #208]	; (8001958 <StartDefaultTask+0x104>)
 8001888:	f008 fa89 	bl	8009d9e <xTaskCreate>
	xTaskCreate(ppmTask, "PPM", 150, NULL, 4, NULL);					/*PPM*/
 800188c:	2300      	movs	r3, #0
 800188e:	9301      	str	r3, [sp, #4]
 8001890:	2304      	movs	r3, #4
 8001892:	9300      	str	r3, [sp, #0]
 8001894:	2300      	movs	r3, #0
 8001896:	2296      	movs	r2, #150	; 0x96
 8001898:	4930      	ldr	r1, [pc, #192]	; (800195c <StartDefaultTask+0x108>)
 800189a:	4831      	ldr	r0, [pc, #196]	; (8001960 <StartDefaultTask+0x10c>)
 800189c:	f008 fa7f 	bl	8009d9e <xTaskCreate>
	xTaskCreate(rxTask, "RX_TASK", 150, NULL, 4, NULL);					/**/
 80018a0:	2300      	movs	r3, #0
 80018a2:	9301      	str	r3, [sp, #4]
 80018a4:	2304      	movs	r3, #4
 80018a6:	9300      	str	r3, [sp, #0]
 80018a8:	2300      	movs	r3, #0
 80018aa:	2296      	movs	r2, #150	; 0x96
 80018ac:	492d      	ldr	r1, [pc, #180]	; (8001964 <StartDefaultTask+0x110>)
 80018ae:	482e      	ldr	r0, [pc, #184]	; (8001968 <StartDefaultTask+0x114>)
 80018b0:	f008 fa75 	bl	8009d9e <xTaskCreate>
	xTaskCreate(usblinkRxTask, "USBLINK_RX", 200, NULL, 3, NULL);		/*usb*/
 80018b4:	2300      	movs	r3, #0
 80018b6:	9301      	str	r3, [sp, #4]
 80018b8:	2303      	movs	r3, #3
 80018ba:	9300      	str	r3, [sp, #0]
 80018bc:	2300      	movs	r3, #0
 80018be:	22c8      	movs	r2, #200	; 0xc8
 80018c0:	492a      	ldr	r1, [pc, #168]	; (800196c <StartDefaultTask+0x118>)
 80018c2:	482b      	ldr	r0, [pc, #172]	; (8001970 <StartDefaultTask+0x11c>)
 80018c4:	f008 fa6b 	bl	8009d9e <xTaskCreate>
	xTaskCreate(usblinkTxTask, "USBLINK_TX", 200, NULL, 3, NULL);		/*usb*/
 80018c8:	2300      	movs	r3, #0
 80018ca:	9301      	str	r3, [sp, #4]
 80018cc:	2303      	movs	r3, #3
 80018ce:	9300      	str	r3, [sp, #0]
 80018d0:	2300      	movs	r3, #0
 80018d2:	22c8      	movs	r2, #200	; 0xc8
 80018d4:	4927      	ldr	r1, [pc, #156]	; (8001974 <StartDefaultTask+0x120>)
 80018d6:	4828      	ldr	r0, [pc, #160]	; (8001978 <StartDefaultTask+0x124>)
 80018d8:	f008 fa61 	bl	8009d9e <xTaskCreate>
	xTaskCreate(atkpTxTask, "ATKP_TX", 150, NULL, 3, NULL);				/*atkp*/
 80018dc:	2300      	movs	r3, #0
 80018de:	9301      	str	r3, [sp, #4]
 80018e0:	2303      	movs	r3, #3
 80018e2:	9300      	str	r3, [sp, #0]
 80018e4:	2300      	movs	r3, #0
 80018e6:	2296      	movs	r2, #150	; 0x96
 80018e8:	4924      	ldr	r1, [pc, #144]	; (800197c <StartDefaultTask+0x128>)
 80018ea:	4825      	ldr	r0, [pc, #148]	; (8001980 <StartDefaultTask+0x12c>)
 80018ec:	f008 fa57 	bl	8009d9e <xTaskCreate>
	xTaskCreate(atkpRxAnlTask, "ATKP_RX_ANL", 300, NULL, 3, NULL);		/*atkp*/
 80018f0:	2300      	movs	r3, #0
 80018f2:	9301      	str	r3, [sp, #4]
 80018f4:	2303      	movs	r3, #3
 80018f6:	9300      	str	r3, [sp, #0]
 80018f8:	2300      	movs	r3, #0
 80018fa:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80018fe:	4921      	ldr	r1, [pc, #132]	; (8001984 <StartDefaultTask+0x130>)
 8001900:	4821      	ldr	r0, [pc, #132]	; (8001988 <StartDefaultTask+0x134>)
 8001902:	f008 fa4c 	bl	8009d9e <xTaskCreate>
	xTaskCreate(pmTask, "PWRMGNT", 150, NULL, 1, NULL);					/**/
 8001906:	2300      	movs	r3, #0
 8001908:	9301      	str	r3, [sp, #4]
 800190a:	2301      	movs	r3, #1
 800190c:	9300      	str	r3, [sp, #0]
 800190e:	2300      	movs	r3, #0
 8001910:	2296      	movs	r2, #150	; 0x96
 8001912:	491e      	ldr	r1, [pc, #120]	; (800198c <StartDefaultTask+0x138>)
 8001914:	481e      	ldr	r0, [pc, #120]	; (8001990 <StartDefaultTask+0x13c>)
 8001916:	f008 fa42 	bl	8009d9e <xTaskCreate>
	//xTaskCreate(beeperTask, "BEEPER", 200, NULL, 2, NULL);			/**/
	xTaskCreate(configParamTask, "CONFIG_TASK", 150, NULL, 1, NULL);	/**/
 800191a:	2300      	movs	r3, #0
 800191c:	9301      	str	r3, [sp, #4]
 800191e:	2301      	movs	r3, #1
 8001920:	9300      	str	r3, [sp, #0]
 8001922:	2300      	movs	r3, #0
 8001924:	2296      	movs	r2, #150	; 0x96
 8001926:	491b      	ldr	r1, [pc, #108]	; (8001994 <StartDefaultTask+0x140>)
 8001928:	481b      	ldr	r0, [pc, #108]	; (8001998 <StartDefaultTask+0x144>)
 800192a:	f008 fa38 	bl	8009d9e <xTaskCreate>
	printf("Free heap: %d bytes\n", xPortGetFreeHeapSize());			/**/
 800192e:	f009 fead 	bl	800b68c <xPortGetFreeHeapSize>
 8001932:	4603      	mov	r3, r0
 8001934:	4619      	mov	r1, r3
 8001936:	4819      	ldr	r0, [pc, #100]	; (800199c <StartDefaultTask+0x148>)
 8001938:	f017 fd6e 	bl	8019418 <iprintf>
	vTaskDelete(defaultTaskHandle);										/**/
 800193c:	4b18      	ldr	r3, [pc, #96]	; (80019a0 <StartDefaultTask+0x14c>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	4618      	mov	r0, r3
 8001942:	f008 fb75 	bl	800a030 <vTaskDelete>
	taskEXIT_CRITICAL();	/**/
 8001946:	f009 fc7d 	bl	800b244 <vPortExitCritical>
	taskENTER_CRITICAL();	/**/
 800194a:	e787      	b.n	800185c <StartDefaultTask+0x8>
 800194c:	0801c9e0 	.word	0x0801c9e0
 8001950:	08016369 	.word	0x08016369
 8001954:	0801c9e8 	.word	0x0801c9e8
 8001958:	0801650d 	.word	0x0801650d
 800195c:	0801c9f4 	.word	0x0801c9f4
 8001960:	08014809 	.word	0x08014809
 8001964:	0801c9f8 	.word	0x0801c9f8
 8001968:	080148b9 	.word	0x080148b9
 800196c:	0801ca00 	.word	0x0801ca00
 8001970:	08011b9d 	.word	0x08011b9d
 8001974:	0801ca0c 	.word	0x0801ca0c
 8001978:	08011aed 	.word	0x08011aed
 800197c:	0801ca18 	.word	0x0801ca18
 8001980:	080118f9 	.word	0x080118f9
 8001984:	0801ca20 	.word	0x0801ca20
 8001988:	0801190d 	.word	0x0801190d
 800198c:	0801ca2c 	.word	0x0801ca2c
 8001990:	08013f41 	.word	0x08013f41
 8001994:	0801ca34 	.word	0x0801ca34
 8001998:	08011e45 	.word	0x08011e45
 800199c:	0801ca40 	.word	0x0801ca40
 80019a0:	200087b0 	.word	0x200087b0

080019a4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b082      	sub	sp, #8
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	4a04      	ldr	r2, [pc, #16]	; (80019c4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80019b2:	4293      	cmp	r3, r2
 80019b4:	d101      	bne.n	80019ba <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80019b6:	f000 ffc9 	bl	800294c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80019ba:	bf00      	nop
 80019bc:	3708      	adds	r7, #8
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	bf00      	nop
 80019c4:	40010000 	.word	0x40010000

080019c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019c8:	b480      	push	{r7}
 80019ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80019cc:	bf00      	nop
 80019ce:	46bd      	mov	sp, r7
 80019d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d4:	4770      	bx	lr
	...

080019d8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b082      	sub	sp, #8
 80019dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019de:	2300      	movs	r3, #0
 80019e0:	607b      	str	r3, [r7, #4]
 80019e2:	4b12      	ldr	r3, [pc, #72]	; (8001a2c <HAL_MspInit+0x54>)
 80019e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019e6:	4a11      	ldr	r2, [pc, #68]	; (8001a2c <HAL_MspInit+0x54>)
 80019e8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019ec:	6453      	str	r3, [r2, #68]	; 0x44
 80019ee:	4b0f      	ldr	r3, [pc, #60]	; (8001a2c <HAL_MspInit+0x54>)
 80019f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019f2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80019f6:	607b      	str	r3, [r7, #4]
 80019f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019fa:	2300      	movs	r3, #0
 80019fc:	603b      	str	r3, [r7, #0]
 80019fe:	4b0b      	ldr	r3, [pc, #44]	; (8001a2c <HAL_MspInit+0x54>)
 8001a00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a02:	4a0a      	ldr	r2, [pc, #40]	; (8001a2c <HAL_MspInit+0x54>)
 8001a04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a08:	6413      	str	r3, [r2, #64]	; 0x40
 8001a0a:	4b08      	ldr	r3, [pc, #32]	; (8001a2c <HAL_MspInit+0x54>)
 8001a0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a12:	603b      	str	r3, [r7, #0]
 8001a14:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001a16:	2200      	movs	r2, #0
 8001a18:	210f      	movs	r1, #15
 8001a1a:	f06f 0001 	mvn.w	r0, #1
 8001a1e:	f001 fca3 	bl	8003368 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a22:	bf00      	nop
 8001a24:	3708      	adds	r7, #8
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bd80      	pop	{r7, pc}
 8001a2a:	bf00      	nop
 8001a2c:	40023800 	.word	0x40023800

08001a30 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b08a      	sub	sp, #40	; 0x28
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a38:	f107 0314 	add.w	r3, r7, #20
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	601a      	str	r2, [r3, #0]
 8001a40:	605a      	str	r2, [r3, #4]
 8001a42:	609a      	str	r2, [r3, #8]
 8001a44:	60da      	str	r2, [r3, #12]
 8001a46:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	4a2f      	ldr	r2, [pc, #188]	; (8001b0c <HAL_ADC_MspInit+0xdc>)
 8001a4e:	4293      	cmp	r3, r2
 8001a50:	d157      	bne.n	8001b02 <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001a52:	2300      	movs	r3, #0
 8001a54:	613b      	str	r3, [r7, #16]
 8001a56:	4b2e      	ldr	r3, [pc, #184]	; (8001b10 <HAL_ADC_MspInit+0xe0>)
 8001a58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a5a:	4a2d      	ldr	r2, [pc, #180]	; (8001b10 <HAL_ADC_MspInit+0xe0>)
 8001a5c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a60:	6453      	str	r3, [r2, #68]	; 0x44
 8001a62:	4b2b      	ldr	r3, [pc, #172]	; (8001b10 <HAL_ADC_MspInit+0xe0>)
 8001a64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a6a:	613b      	str	r3, [r7, #16]
 8001a6c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a6e:	2300      	movs	r3, #0
 8001a70:	60fb      	str	r3, [r7, #12]
 8001a72:	4b27      	ldr	r3, [pc, #156]	; (8001b10 <HAL_ADC_MspInit+0xe0>)
 8001a74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a76:	4a26      	ldr	r2, [pc, #152]	; (8001b10 <HAL_ADC_MspInit+0xe0>)
 8001a78:	f043 0304 	orr.w	r3, r3, #4
 8001a7c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a7e:	4b24      	ldr	r3, [pc, #144]	; (8001b10 <HAL_ADC_MspInit+0xe0>)
 8001a80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a82:	f003 0304 	and.w	r3, r3, #4
 8001a86:	60fb      	str	r3, [r7, #12]
 8001a88:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC5     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001a8a:	2320      	movs	r3, #32
 8001a8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a8e:	2303      	movs	r3, #3
 8001a90:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a92:	2300      	movs	r3, #0
 8001a94:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a96:	f107 0314 	add.w	r3, r7, #20
 8001a9a:	4619      	mov	r1, r3
 8001a9c:	481d      	ldr	r0, [pc, #116]	; (8001b14 <HAL_ADC_MspInit+0xe4>)
 8001a9e:	f002 fb43 	bl	8004128 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream4;
 8001aa2:	4b1d      	ldr	r3, [pc, #116]	; (8001b18 <HAL_ADC_MspInit+0xe8>)
 8001aa4:	4a1d      	ldr	r2, [pc, #116]	; (8001b1c <HAL_ADC_MspInit+0xec>)
 8001aa6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001aa8:	4b1b      	ldr	r3, [pc, #108]	; (8001b18 <HAL_ADC_MspInit+0xe8>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001aae:	4b1a      	ldr	r3, [pc, #104]	; (8001b18 <HAL_ADC_MspInit+0xe8>)
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ab4:	4b18      	ldr	r3, [pc, #96]	; (8001b18 <HAL_ADC_MspInit+0xe8>)
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_DISABLE;
 8001aba:	4b17      	ldr	r3, [pc, #92]	; (8001b18 <HAL_ADC_MspInit+0xe8>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001ac0:	4b15      	ldr	r3, [pc, #84]	; (8001b18 <HAL_ADC_MspInit+0xe8>)
 8001ac2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001ac6:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001ac8:	4b13      	ldr	r3, [pc, #76]	; (8001b18 <HAL_ADC_MspInit+0xe8>)
 8001aca:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001ace:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001ad0:	4b11      	ldr	r3, [pc, #68]	; (8001b18 <HAL_ADC_MspInit+0xe8>)
 8001ad2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001ad6:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8001ad8:	4b0f      	ldr	r3, [pc, #60]	; (8001b18 <HAL_ADC_MspInit+0xe8>)
 8001ada:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001ade:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001ae0:	4b0d      	ldr	r3, [pc, #52]	; (8001b18 <HAL_ADC_MspInit+0xe8>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001ae6:	480c      	ldr	r0, [pc, #48]	; (8001b18 <HAL_ADC_MspInit+0xe8>)
 8001ae8:	f001 fc68 	bl	80033bc <HAL_DMA_Init>
 8001aec:	4603      	mov	r3, r0
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d001      	beq.n	8001af6 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8001af2:	f7ff ff69 	bl	80019c8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	4a07      	ldr	r2, [pc, #28]	; (8001b18 <HAL_ADC_MspInit+0xe8>)
 8001afa:	639a      	str	r2, [r3, #56]	; 0x38
 8001afc:	4a06      	ldr	r2, [pc, #24]	; (8001b18 <HAL_ADC_MspInit+0xe8>)
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001b02:	bf00      	nop
 8001b04:	3728      	adds	r7, #40	; 0x28
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}
 8001b0a:	bf00      	nop
 8001b0c:	40012000 	.word	0x40012000
 8001b10:	40023800 	.word	0x40023800
 8001b14:	40020800 	.word	0x40020800
 8001b18:	20008a68 	.word	0x20008a68
 8001b1c:	40026470 	.word	0x40026470

08001b20 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b08a      	sub	sp, #40	; 0x28
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b28:	f107 0314 	add.w	r3, r7, #20
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	601a      	str	r2, [r3, #0]
 8001b30:	605a      	str	r2, [r3, #4]
 8001b32:	609a      	str	r2, [r3, #8]
 8001b34:	60da      	str	r2, [r3, #12]
 8001b36:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	4a4d      	ldr	r2, [pc, #308]	; (8001c74 <HAL_I2C_MspInit+0x154>)
 8001b3e:	4293      	cmp	r3, r2
 8001b40:	f040 8094 	bne.w	8001c6c <HAL_I2C_MspInit+0x14c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b44:	2300      	movs	r3, #0
 8001b46:	613b      	str	r3, [r7, #16]
 8001b48:	4b4b      	ldr	r3, [pc, #300]	; (8001c78 <HAL_I2C_MspInit+0x158>)
 8001b4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b4c:	4a4a      	ldr	r2, [pc, #296]	; (8001c78 <HAL_I2C_MspInit+0x158>)
 8001b4e:	f043 0302 	orr.w	r3, r3, #2
 8001b52:	6313      	str	r3, [r2, #48]	; 0x30
 8001b54:	4b48      	ldr	r3, [pc, #288]	; (8001c78 <HAL_I2C_MspInit+0x158>)
 8001b56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b58:	f003 0302 	and.w	r3, r3, #2
 8001b5c:	613b      	str	r3, [r7, #16]
 8001b5e:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001b60:	23c0      	movs	r3, #192	; 0xc0
 8001b62:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b64:	2312      	movs	r3, #18
 8001b66:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b6c:	2303      	movs	r3, #3
 8001b6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001b70:	2304      	movs	r3, #4
 8001b72:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b74:	f107 0314 	add.w	r3, r7, #20
 8001b78:	4619      	mov	r1, r3
 8001b7a:	4840      	ldr	r0, [pc, #256]	; (8001c7c <HAL_I2C_MspInit+0x15c>)
 8001b7c:	f002 fad4 	bl	8004128 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001b80:	2300      	movs	r3, #0
 8001b82:	60fb      	str	r3, [r7, #12]
 8001b84:	4b3c      	ldr	r3, [pc, #240]	; (8001c78 <HAL_I2C_MspInit+0x158>)
 8001b86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b88:	4a3b      	ldr	r2, [pc, #236]	; (8001c78 <HAL_I2C_MspInit+0x158>)
 8001b8a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001b8e:	6413      	str	r3, [r2, #64]	; 0x40
 8001b90:	4b39      	ldr	r3, [pc, #228]	; (8001c78 <HAL_I2C_MspInit+0x158>)
 8001b92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b94:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b98:	60fb      	str	r3, [r7, #12]
 8001b9a:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 8001b9c:	4b38      	ldr	r3, [pc, #224]	; (8001c80 <HAL_I2C_MspInit+0x160>)
 8001b9e:	4a39      	ldr	r2, [pc, #228]	; (8001c84 <HAL_I2C_MspInit+0x164>)
 8001ba0:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 8001ba2:	4b37      	ldr	r3, [pc, #220]	; (8001c80 <HAL_I2C_MspInit+0x160>)
 8001ba4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001ba8:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001baa:	4b35      	ldr	r3, [pc, #212]	; (8001c80 <HAL_I2C_MspInit+0x160>)
 8001bac:	2200      	movs	r2, #0
 8001bae:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001bb0:	4b33      	ldr	r3, [pc, #204]	; (8001c80 <HAL_I2C_MspInit+0x160>)
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001bb6:	4b32      	ldr	r3, [pc, #200]	; (8001c80 <HAL_I2C_MspInit+0x160>)
 8001bb8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001bbc:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001bbe:	4b30      	ldr	r3, [pc, #192]	; (8001c80 <HAL_I2C_MspInit+0x160>)
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001bc4:	4b2e      	ldr	r3, [pc, #184]	; (8001c80 <HAL_I2C_MspInit+0x160>)
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8001bca:	4b2d      	ldr	r3, [pc, #180]	; (8001c80 <HAL_I2C_MspInit+0x160>)
 8001bcc:	2200      	movs	r2, #0
 8001bce:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001bd0:	4b2b      	ldr	r3, [pc, #172]	; (8001c80 <HAL_I2C_MspInit+0x160>)
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001bd6:	4b2a      	ldr	r3, [pc, #168]	; (8001c80 <HAL_I2C_MspInit+0x160>)
 8001bd8:	2200      	movs	r2, #0
 8001bda:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8001bdc:	4828      	ldr	r0, [pc, #160]	; (8001c80 <HAL_I2C_MspInit+0x160>)
 8001bde:	f001 fbed 	bl	80033bc <HAL_DMA_Init>
 8001be2:	4603      	mov	r3, r0
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d001      	beq.n	8001bec <HAL_I2C_MspInit+0xcc>
    {
      Error_Handler();
 8001be8:	f7ff feee 	bl	80019c8 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	4a24      	ldr	r2, [pc, #144]	; (8001c80 <HAL_I2C_MspInit+0x160>)
 8001bf0:	639a      	str	r2, [r3, #56]	; 0x38
 8001bf2:	4a23      	ldr	r2, [pc, #140]	; (8001c80 <HAL_I2C_MspInit+0x160>)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream6;
 8001bf8:	4b23      	ldr	r3, [pc, #140]	; (8001c88 <HAL_I2C_MspInit+0x168>)
 8001bfa:	4a24      	ldr	r2, [pc, #144]	; (8001c8c <HAL_I2C_MspInit+0x16c>)
 8001bfc:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 8001bfe:	4b22      	ldr	r3, [pc, #136]	; (8001c88 <HAL_I2C_MspInit+0x168>)
 8001c00:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001c04:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001c06:	4b20      	ldr	r3, [pc, #128]	; (8001c88 <HAL_I2C_MspInit+0x168>)
 8001c08:	2240      	movs	r2, #64	; 0x40
 8001c0a:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c0c:	4b1e      	ldr	r3, [pc, #120]	; (8001c88 <HAL_I2C_MspInit+0x168>)
 8001c0e:	2200      	movs	r2, #0
 8001c10:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001c12:	4b1d      	ldr	r3, [pc, #116]	; (8001c88 <HAL_I2C_MspInit+0x168>)
 8001c14:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001c18:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001c1a:	4b1b      	ldr	r3, [pc, #108]	; (8001c88 <HAL_I2C_MspInit+0x168>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001c20:	4b19      	ldr	r3, [pc, #100]	; (8001c88 <HAL_I2C_MspInit+0x168>)
 8001c22:	2200      	movs	r2, #0
 8001c24:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8001c26:	4b18      	ldr	r3, [pc, #96]	; (8001c88 <HAL_I2C_MspInit+0x168>)
 8001c28:	2200      	movs	r2, #0
 8001c2a:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001c2c:	4b16      	ldr	r3, [pc, #88]	; (8001c88 <HAL_I2C_MspInit+0x168>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001c32:	4b15      	ldr	r3, [pc, #84]	; (8001c88 <HAL_I2C_MspInit+0x168>)
 8001c34:	2200      	movs	r2, #0
 8001c36:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8001c38:	4813      	ldr	r0, [pc, #76]	; (8001c88 <HAL_I2C_MspInit+0x168>)
 8001c3a:	f001 fbbf 	bl	80033bc <HAL_DMA_Init>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d001      	beq.n	8001c48 <HAL_I2C_MspInit+0x128>
    {
      Error_Handler();
 8001c44:	f7ff fec0 	bl	80019c8 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	4a0f      	ldr	r2, [pc, #60]	; (8001c88 <HAL_I2C_MspInit+0x168>)
 8001c4c:	635a      	str	r2, [r3, #52]	; 0x34
 8001c4e:	4a0e      	ldr	r2, [pc, #56]	; (8001c88 <HAL_I2C_MspInit+0x168>)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN I2C1_MspInit 1 */
    __HAL_RCC_I2C1_FORCE_RESET();
 8001c54:	4b08      	ldr	r3, [pc, #32]	; (8001c78 <HAL_I2C_MspInit+0x158>)
 8001c56:	6a1b      	ldr	r3, [r3, #32]
 8001c58:	4a07      	ldr	r2, [pc, #28]	; (8001c78 <HAL_I2C_MspInit+0x158>)
 8001c5a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001c5e:	6213      	str	r3, [r2, #32]
    __HAL_RCC_I2C1_RELEASE_RESET();
 8001c60:	4b05      	ldr	r3, [pc, #20]	; (8001c78 <HAL_I2C_MspInit+0x158>)
 8001c62:	6a1b      	ldr	r3, [r3, #32]
 8001c64:	4a04      	ldr	r2, [pc, #16]	; (8001c78 <HAL_I2C_MspInit+0x158>)
 8001c66:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001c6a:	6213      	str	r3, [r2, #32]
  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001c6c:	bf00      	nop
 8001c6e:	3728      	adds	r7, #40	; 0x28
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bd80      	pop	{r7, pc}
 8001c74:	40005400 	.word	0x40005400
 8001c78:	40023800 	.word	0x40023800
 8001c7c:	40020400 	.word	0x40020400
 8001c80:	20008ac8 	.word	0x20008ac8
 8001c84:	40026010 	.word	0x40026010
 8001c88:	2000886c 	.word	0x2000886c
 8001c8c:	400260a0 	.word	0x400260a0

08001c90 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b082      	sub	sp, #8
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	4a0f      	ldr	r2, [pc, #60]	; (8001cdc <HAL_I2C_MspDeInit+0x4c>)
 8001c9e:	4293      	cmp	r3, r2
 8001ca0:	d117      	bne.n	8001cd2 <HAL_I2C_MspDeInit+0x42>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8001ca2:	4b0f      	ldr	r3, [pc, #60]	; (8001ce0 <HAL_I2C_MspDeInit+0x50>)
 8001ca4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ca6:	4a0e      	ldr	r2, [pc, #56]	; (8001ce0 <HAL_I2C_MspDeInit+0x50>)
 8001ca8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001cac:	6413      	str	r3, [r2, #64]	; 0x40

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 8001cae:	2140      	movs	r1, #64	; 0x40
 8001cb0:	480c      	ldr	r0, [pc, #48]	; (8001ce4 <HAL_I2C_MspDeInit+0x54>)
 8001cb2:	f002 fbd5 	bl	8004460 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 8001cb6:	2180      	movs	r1, #128	; 0x80
 8001cb8:	480a      	ldr	r0, [pc, #40]	; (8001ce4 <HAL_I2C_MspDeInit+0x54>)
 8001cba:	f002 fbd1 	bl	8004460 <HAL_GPIO_DeInit>

    /* I2C1 DMA DeInit */
    HAL_DMA_DeInit(hi2c->hdmarx);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	f001 fc28 	bl	8003518 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(hi2c->hdmatx);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ccc:	4618      	mov	r0, r3
 8001cce:	f001 fc23 	bl	8003518 <HAL_DMA_DeInit>
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 8001cd2:	bf00      	nop
 8001cd4:	3708      	adds	r7, #8
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}
 8001cda:	bf00      	nop
 8001cdc:	40005400 	.word	0x40005400
 8001ce0:	40023800 	.word	0x40023800
 8001ce4:	40020400 	.word	0x40020400

08001ce8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b08e      	sub	sp, #56	; 0x38
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cf0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	601a      	str	r2, [r3, #0]
 8001cf8:	605a      	str	r2, [r3, #4]
 8001cfa:	609a      	str	r2, [r3, #8]
 8001cfc:	60da      	str	r2, [r3, #12]
 8001cfe:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	4a5f      	ldr	r2, [pc, #380]	; (8001e84 <HAL_SPI_MspInit+0x19c>)
 8001d06:	4293      	cmp	r3, r2
 8001d08:	f040 8089 	bne.w	8001e1e <HAL_SPI_MspInit+0x136>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	623b      	str	r3, [r7, #32]
 8001d10:	4b5d      	ldr	r3, [pc, #372]	; (8001e88 <HAL_SPI_MspInit+0x1a0>)
 8001d12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d14:	4a5c      	ldr	r2, [pc, #368]	; (8001e88 <HAL_SPI_MspInit+0x1a0>)
 8001d16:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001d1a:	6453      	str	r3, [r2, #68]	; 0x44
 8001d1c:	4b5a      	ldr	r3, [pc, #360]	; (8001e88 <HAL_SPI_MspInit+0x1a0>)
 8001d1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d20:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001d24:	623b      	str	r3, [r7, #32]
 8001d26:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d28:	2300      	movs	r3, #0
 8001d2a:	61fb      	str	r3, [r7, #28]
 8001d2c:	4b56      	ldr	r3, [pc, #344]	; (8001e88 <HAL_SPI_MspInit+0x1a0>)
 8001d2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d30:	4a55      	ldr	r2, [pc, #340]	; (8001e88 <HAL_SPI_MspInit+0x1a0>)
 8001d32:	f043 0301 	orr.w	r3, r3, #1
 8001d36:	6313      	str	r3, [r2, #48]	; 0x30
 8001d38:	4b53      	ldr	r3, [pc, #332]	; (8001e88 <HAL_SPI_MspInit+0x1a0>)
 8001d3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d3c:	f003 0301 	and.w	r3, r3, #1
 8001d40:	61fb      	str	r3, [r7, #28]
 8001d42:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001d44:	23e0      	movs	r3, #224	; 0xe0
 8001d46:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d48:	2302      	movs	r3, #2
 8001d4a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d4c:	2301      	movs	r3, #1
 8001d4e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d50:	2303      	movs	r3, #3
 8001d52:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001d54:	2305      	movs	r3, #5
 8001d56:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d58:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d5c:	4619      	mov	r1, r3
 8001d5e:	484b      	ldr	r0, [pc, #300]	; (8001e8c <HAL_SPI_MspInit+0x1a4>)
 8001d60:	f002 f9e2 	bl	8004128 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 8001d64:	4b4a      	ldr	r3, [pc, #296]	; (8001e90 <HAL_SPI_MspInit+0x1a8>)
 8001d66:	4a4b      	ldr	r2, [pc, #300]	; (8001e94 <HAL_SPI_MspInit+0x1ac>)
 8001d68:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 8001d6a:	4b49      	ldr	r3, [pc, #292]	; (8001e90 <HAL_SPI_MspInit+0x1a8>)
 8001d6c:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8001d70:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001d72:	4b47      	ldr	r3, [pc, #284]	; (8001e90 <HAL_SPI_MspInit+0x1a8>)
 8001d74:	2200      	movs	r2, #0
 8001d76:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d78:	4b45      	ldr	r3, [pc, #276]	; (8001e90 <HAL_SPI_MspInit+0x1a8>)
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001d7e:	4b44      	ldr	r3, [pc, #272]	; (8001e90 <HAL_SPI_MspInit+0x1a8>)
 8001d80:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001d84:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001d86:	4b42      	ldr	r3, [pc, #264]	; (8001e90 <HAL_SPI_MspInit+0x1a8>)
 8001d88:	2200      	movs	r2, #0
 8001d8a:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001d8c:	4b40      	ldr	r3, [pc, #256]	; (8001e90 <HAL_SPI_MspInit+0x1a8>)
 8001d8e:	2200      	movs	r2, #0
 8001d90:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8001d92:	4b3f      	ldr	r3, [pc, #252]	; (8001e90 <HAL_SPI_MspInit+0x1a8>)
 8001d94:	2200      	movs	r2, #0
 8001d96:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001d98:	4b3d      	ldr	r3, [pc, #244]	; (8001e90 <HAL_SPI_MspInit+0x1a8>)
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001d9e:	4b3c      	ldr	r3, [pc, #240]	; (8001e90 <HAL_SPI_MspInit+0x1a8>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8001da4:	483a      	ldr	r0, [pc, #232]	; (8001e90 <HAL_SPI_MspInit+0x1a8>)
 8001da6:	f001 fb09 	bl	80033bc <HAL_DMA_Init>
 8001daa:	4603      	mov	r3, r0
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d001      	beq.n	8001db4 <HAL_SPI_MspInit+0xcc>
    {
      Error_Handler();
 8001db0:	f7ff fe0a 	bl	80019c8 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	4a36      	ldr	r2, [pc, #216]	; (8001e90 <HAL_SPI_MspInit+0x1a8>)
 8001db8:	64da      	str	r2, [r3, #76]	; 0x4c
 8001dba:	4a35      	ldr	r2, [pc, #212]	; (8001e90 <HAL_SPI_MspInit+0x1a8>)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream5;
 8001dc0:	4b35      	ldr	r3, [pc, #212]	; (8001e98 <HAL_SPI_MspInit+0x1b0>)
 8001dc2:	4a36      	ldr	r2, [pc, #216]	; (8001e9c <HAL_SPI_MspInit+0x1b4>)
 8001dc4:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8001dc6:	4b34      	ldr	r3, [pc, #208]	; (8001e98 <HAL_SPI_MspInit+0x1b0>)
 8001dc8:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8001dcc:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001dce:	4b32      	ldr	r3, [pc, #200]	; (8001e98 <HAL_SPI_MspInit+0x1b0>)
 8001dd0:	2240      	movs	r2, #64	; 0x40
 8001dd2:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001dd4:	4b30      	ldr	r3, [pc, #192]	; (8001e98 <HAL_SPI_MspInit+0x1b0>)
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001dda:	4b2f      	ldr	r3, [pc, #188]	; (8001e98 <HAL_SPI_MspInit+0x1b0>)
 8001ddc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001de0:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001de2:	4b2d      	ldr	r3, [pc, #180]	; (8001e98 <HAL_SPI_MspInit+0x1b0>)
 8001de4:	2200      	movs	r2, #0
 8001de6:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001de8:	4b2b      	ldr	r3, [pc, #172]	; (8001e98 <HAL_SPI_MspInit+0x1b0>)
 8001dea:	2200      	movs	r2, #0
 8001dec:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001dee:	4b2a      	ldr	r3, [pc, #168]	; (8001e98 <HAL_SPI_MspInit+0x1b0>)
 8001df0:	2200      	movs	r2, #0
 8001df2:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001df4:	4b28      	ldr	r3, [pc, #160]	; (8001e98 <HAL_SPI_MspInit+0x1b0>)
 8001df6:	2200      	movs	r2, #0
 8001df8:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001dfa:	4b27      	ldr	r3, [pc, #156]	; (8001e98 <HAL_SPI_MspInit+0x1b0>)
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001e00:	4825      	ldr	r0, [pc, #148]	; (8001e98 <HAL_SPI_MspInit+0x1b0>)
 8001e02:	f001 fadb 	bl	80033bc <HAL_DMA_Init>
 8001e06:	4603      	mov	r3, r0
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d001      	beq.n	8001e10 <HAL_SPI_MspInit+0x128>
    {
      Error_Handler();
 8001e0c:	f7ff fddc 	bl	80019c8 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	4a21      	ldr	r2, [pc, #132]	; (8001e98 <HAL_SPI_MspInit+0x1b0>)
 8001e14:	649a      	str	r2, [r3, #72]	; 0x48
 8001e16:	4a20      	ldr	r2, [pc, #128]	; (8001e98 <HAL_SPI_MspInit+0x1b0>)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001e1c:	e0d0      	b.n	8001fc0 <HAL_SPI_MspInit+0x2d8>
  else if(hspi->Instance==SPI2)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	4a1f      	ldr	r2, [pc, #124]	; (8001ea0 <HAL_SPI_MspInit+0x1b8>)
 8001e24:	4293      	cmp	r3, r2
 8001e26:	d13f      	bne.n	8001ea8 <HAL_SPI_MspInit+0x1c0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001e28:	2300      	movs	r3, #0
 8001e2a:	61bb      	str	r3, [r7, #24]
 8001e2c:	4b16      	ldr	r3, [pc, #88]	; (8001e88 <HAL_SPI_MspInit+0x1a0>)
 8001e2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e30:	4a15      	ldr	r2, [pc, #84]	; (8001e88 <HAL_SPI_MspInit+0x1a0>)
 8001e32:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e36:	6413      	str	r3, [r2, #64]	; 0x40
 8001e38:	4b13      	ldr	r3, [pc, #76]	; (8001e88 <HAL_SPI_MspInit+0x1a0>)
 8001e3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e3c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e40:	61bb      	str	r3, [r7, #24]
 8001e42:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e44:	2300      	movs	r3, #0
 8001e46:	617b      	str	r3, [r7, #20]
 8001e48:	4b0f      	ldr	r3, [pc, #60]	; (8001e88 <HAL_SPI_MspInit+0x1a0>)
 8001e4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e4c:	4a0e      	ldr	r2, [pc, #56]	; (8001e88 <HAL_SPI_MspInit+0x1a0>)
 8001e4e:	f043 0302 	orr.w	r3, r3, #2
 8001e52:	6313      	str	r3, [r2, #48]	; 0x30
 8001e54:	4b0c      	ldr	r3, [pc, #48]	; (8001e88 <HAL_SPI_MspInit+0x1a0>)
 8001e56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e58:	f003 0302 	and.w	r3, r3, #2
 8001e5c:	617b      	str	r3, [r7, #20]
 8001e5e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001e60:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001e64:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e66:	2302      	movs	r3, #2
 8001e68:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e6e:	2303      	movs	r3, #3
 8001e70:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001e72:	2305      	movs	r3, #5
 8001e74:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e76:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e7a:	4619      	mov	r1, r3
 8001e7c:	4809      	ldr	r0, [pc, #36]	; (8001ea4 <HAL_SPI_MspInit+0x1bc>)
 8001e7e:	f002 f953 	bl	8004128 <HAL_GPIO_Init>
}
 8001e82:	e09d      	b.n	8001fc0 <HAL_SPI_MspInit+0x2d8>
 8001e84:	40013000 	.word	0x40013000
 8001e88:	40023800 	.word	0x40023800
 8001e8c:	40020000 	.word	0x40020000
 8001e90:	20008c54 	.word	0x20008c54
 8001e94:	40026410 	.word	0x40026410
 8001e98:	20008cf8 	.word	0x20008cf8
 8001e9c:	40026488 	.word	0x40026488
 8001ea0:	40003800 	.word	0x40003800
 8001ea4:	40020400 	.word	0x40020400
  else if(hspi->Instance==SPI3)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	4a46      	ldr	r2, [pc, #280]	; (8001fc8 <HAL_SPI_MspInit+0x2e0>)
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	f040 8086 	bne.w	8001fc0 <HAL_SPI_MspInit+0x2d8>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	613b      	str	r3, [r7, #16]
 8001eb8:	4b44      	ldr	r3, [pc, #272]	; (8001fcc <HAL_SPI_MspInit+0x2e4>)
 8001eba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ebc:	4a43      	ldr	r2, [pc, #268]	; (8001fcc <HAL_SPI_MspInit+0x2e4>)
 8001ebe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001ec2:	6413      	str	r3, [r2, #64]	; 0x40
 8001ec4:	4b41      	ldr	r3, [pc, #260]	; (8001fcc <HAL_SPI_MspInit+0x2e4>)
 8001ec6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ec8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001ecc:	613b      	str	r3, [r7, #16]
 8001ece:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	60fb      	str	r3, [r7, #12]
 8001ed4:	4b3d      	ldr	r3, [pc, #244]	; (8001fcc <HAL_SPI_MspInit+0x2e4>)
 8001ed6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ed8:	4a3c      	ldr	r2, [pc, #240]	; (8001fcc <HAL_SPI_MspInit+0x2e4>)
 8001eda:	f043 0302 	orr.w	r3, r3, #2
 8001ede:	6313      	str	r3, [r2, #48]	; 0x30
 8001ee0:	4b3a      	ldr	r3, [pc, #232]	; (8001fcc <HAL_SPI_MspInit+0x2e4>)
 8001ee2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ee4:	f003 0302 	and.w	r3, r3, #2
 8001ee8:	60fb      	str	r3, [r7, #12]
 8001eea:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001eec:	2338      	movs	r3, #56	; 0x38
 8001eee:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ef0:	2302      	movs	r3, #2
 8001ef2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ef8:	2303      	movs	r3, #3
 8001efa:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001efc:	2306      	movs	r3, #6
 8001efe:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f00:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f04:	4619      	mov	r1, r3
 8001f06:	4832      	ldr	r0, [pc, #200]	; (8001fd0 <HAL_SPI_MspInit+0x2e8>)
 8001f08:	f002 f90e 	bl	8004128 <HAL_GPIO_Init>
    hdma_spi3_rx.Instance = DMA1_Stream2;
 8001f0c:	4b31      	ldr	r3, [pc, #196]	; (8001fd4 <HAL_SPI_MspInit+0x2ec>)
 8001f0e:	4a32      	ldr	r2, [pc, #200]	; (8001fd8 <HAL_SPI_MspInit+0x2f0>)
 8001f10:	601a      	str	r2, [r3, #0]
    hdma_spi3_rx.Init.Channel = DMA_CHANNEL_0;
 8001f12:	4b30      	ldr	r3, [pc, #192]	; (8001fd4 <HAL_SPI_MspInit+0x2ec>)
 8001f14:	2200      	movs	r2, #0
 8001f16:	605a      	str	r2, [r3, #4]
    hdma_spi3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001f18:	4b2e      	ldr	r3, [pc, #184]	; (8001fd4 <HAL_SPI_MspInit+0x2ec>)
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	609a      	str	r2, [r3, #8]
    hdma_spi3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f1e:	4b2d      	ldr	r3, [pc, #180]	; (8001fd4 <HAL_SPI_MspInit+0x2ec>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	60da      	str	r2, [r3, #12]
    hdma_spi3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001f24:	4b2b      	ldr	r3, [pc, #172]	; (8001fd4 <HAL_SPI_MspInit+0x2ec>)
 8001f26:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001f2a:	611a      	str	r2, [r3, #16]
    hdma_spi3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001f2c:	4b29      	ldr	r3, [pc, #164]	; (8001fd4 <HAL_SPI_MspInit+0x2ec>)
 8001f2e:	2200      	movs	r2, #0
 8001f30:	615a      	str	r2, [r3, #20]
    hdma_spi3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001f32:	4b28      	ldr	r3, [pc, #160]	; (8001fd4 <HAL_SPI_MspInit+0x2ec>)
 8001f34:	2200      	movs	r2, #0
 8001f36:	619a      	str	r2, [r3, #24]
    hdma_spi3_rx.Init.Mode = DMA_NORMAL;
 8001f38:	4b26      	ldr	r3, [pc, #152]	; (8001fd4 <HAL_SPI_MspInit+0x2ec>)
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	61da      	str	r2, [r3, #28]
    hdma_spi3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001f3e:	4b25      	ldr	r3, [pc, #148]	; (8001fd4 <HAL_SPI_MspInit+0x2ec>)
 8001f40:	2200      	movs	r2, #0
 8001f42:	621a      	str	r2, [r3, #32]
    hdma_spi3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001f44:	4b23      	ldr	r3, [pc, #140]	; (8001fd4 <HAL_SPI_MspInit+0x2ec>)
 8001f46:	2200      	movs	r2, #0
 8001f48:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi3_rx) != HAL_OK)
 8001f4a:	4822      	ldr	r0, [pc, #136]	; (8001fd4 <HAL_SPI_MspInit+0x2ec>)
 8001f4c:	f001 fa36 	bl	80033bc <HAL_DMA_Init>
 8001f50:	4603      	mov	r3, r0
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d001      	beq.n	8001f5a <HAL_SPI_MspInit+0x272>
      Error_Handler();
 8001f56:	f7ff fd37 	bl	80019c8 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi3_rx);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	4a1d      	ldr	r2, [pc, #116]	; (8001fd4 <HAL_SPI_MspInit+0x2ec>)
 8001f5e:	64da      	str	r2, [r3, #76]	; 0x4c
 8001f60:	4a1c      	ldr	r2, [pc, #112]	; (8001fd4 <HAL_SPI_MspInit+0x2ec>)
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_spi3_tx.Instance = DMA1_Stream7;
 8001f66:	4b1d      	ldr	r3, [pc, #116]	; (8001fdc <HAL_SPI_MspInit+0x2f4>)
 8001f68:	4a1d      	ldr	r2, [pc, #116]	; (8001fe0 <HAL_SPI_MspInit+0x2f8>)
 8001f6a:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 8001f6c:	4b1b      	ldr	r3, [pc, #108]	; (8001fdc <HAL_SPI_MspInit+0x2f4>)
 8001f6e:	2200      	movs	r2, #0
 8001f70:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001f72:	4b1a      	ldr	r3, [pc, #104]	; (8001fdc <HAL_SPI_MspInit+0x2f4>)
 8001f74:	2240      	movs	r2, #64	; 0x40
 8001f76:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f78:	4b18      	ldr	r3, [pc, #96]	; (8001fdc <HAL_SPI_MspInit+0x2f4>)
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001f7e:	4b17      	ldr	r3, [pc, #92]	; (8001fdc <HAL_SPI_MspInit+0x2f4>)
 8001f80:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001f84:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001f86:	4b15      	ldr	r3, [pc, #84]	; (8001fdc <HAL_SPI_MspInit+0x2f4>)
 8001f88:	2200      	movs	r2, #0
 8001f8a:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001f8c:	4b13      	ldr	r3, [pc, #76]	; (8001fdc <HAL_SPI_MspInit+0x2f4>)
 8001f8e:	2200      	movs	r2, #0
 8001f90:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 8001f92:	4b12      	ldr	r3, [pc, #72]	; (8001fdc <HAL_SPI_MspInit+0x2f4>)
 8001f94:	2200      	movs	r2, #0
 8001f96:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001f98:	4b10      	ldr	r3, [pc, #64]	; (8001fdc <HAL_SPI_MspInit+0x2f4>)
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001f9e:	4b0f      	ldr	r3, [pc, #60]	; (8001fdc <HAL_SPI_MspInit+0x2f4>)
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8001fa4:	480d      	ldr	r0, [pc, #52]	; (8001fdc <HAL_SPI_MspInit+0x2f4>)
 8001fa6:	f001 fa09 	bl	80033bc <HAL_DMA_Init>
 8001faa:	4603      	mov	r3, r0
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d001      	beq.n	8001fb4 <HAL_SPI_MspInit+0x2cc>
      Error_Handler();
 8001fb0:	f7ff fd0a 	bl	80019c8 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi3_tx);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	4a09      	ldr	r2, [pc, #36]	; (8001fdc <HAL_SPI_MspInit+0x2f4>)
 8001fb8:	649a      	str	r2, [r3, #72]	; 0x48
 8001fba:	4a08      	ldr	r2, [pc, #32]	; (8001fdc <HAL_SPI_MspInit+0x2f4>)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6393      	str	r3, [r2, #56]	; 0x38
}
 8001fc0:	bf00      	nop
 8001fc2:	3738      	adds	r7, #56	; 0x38
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bd80      	pop	{r7, pc}
 8001fc8:	40003c00 	.word	0x40003c00
 8001fcc:	40023800 	.word	0x40023800
 8001fd0:	40020400 	.word	0x40020400
 8001fd4:	20008d58 	.word	0x20008d58
 8001fd8:	40026040 	.word	0x40026040
 8001fdc:	200089c0 	.word	0x200089c0
 8001fe0:	400260b8 	.word	0x400260b8

08001fe4 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b082      	sub	sp, #8
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI1)
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	4a22      	ldr	r2, [pc, #136]	; (800207c <HAL_SPI_MspDeInit+0x98>)
 8001ff2:	4293      	cmp	r3, r2
 8001ff4:	d114      	bne.n	8002020 <HAL_SPI_MspDeInit+0x3c>
  {
  /* USER CODE BEGIN SPI1_MspDeInit 0 */

  /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 8001ff6:	4b22      	ldr	r3, [pc, #136]	; (8002080 <HAL_SPI_MspDeInit+0x9c>)
 8001ff8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ffa:	4a21      	ldr	r2, [pc, #132]	; (8002080 <HAL_SPI_MspDeInit+0x9c>)
 8001ffc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002000:	6453      	str	r3, [r2, #68]	; 0x44
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 8002002:	21e0      	movs	r1, #224	; 0xe0
 8002004:	481f      	ldr	r0, [pc, #124]	; (8002084 <HAL_SPI_MspDeInit+0xa0>)
 8002006:	f002 fa2b 	bl	8004460 <HAL_GPIO_DeInit>

    /* SPI1 DMA DeInit */
    HAL_DMA_DeInit(hspi->hdmarx);
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800200e:	4618      	mov	r0, r3
 8002010:	f001 fa82 	bl	8003518 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(hspi->hdmatx);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002018:	4618      	mov	r0, r3
 800201a:	f001 fa7d 	bl	8003518 <HAL_DMA_DeInit>
  /* USER CODE BEGIN SPI3_MspDeInit 1 */

  /* USER CODE END SPI3_MspDeInit 1 */
  }

}
 800201e:	e029      	b.n	8002074 <HAL_SPI_MspDeInit+0x90>
  else if(hspi->Instance==SPI2)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	4a18      	ldr	r2, [pc, #96]	; (8002088 <HAL_SPI_MspDeInit+0xa4>)
 8002026:	4293      	cmp	r3, r2
 8002028:	d10b      	bne.n	8002042 <HAL_SPI_MspDeInit+0x5e>
    __HAL_RCC_SPI2_CLK_DISABLE();
 800202a:	4b15      	ldr	r3, [pc, #84]	; (8002080 <HAL_SPI_MspDeInit+0x9c>)
 800202c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800202e:	4a14      	ldr	r2, [pc, #80]	; (8002080 <HAL_SPI_MspDeInit+0x9c>)
 8002030:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002034:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15);
 8002036:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 800203a:	4814      	ldr	r0, [pc, #80]	; (800208c <HAL_SPI_MspDeInit+0xa8>)
 800203c:	f002 fa10 	bl	8004460 <HAL_GPIO_DeInit>
}
 8002040:	e018      	b.n	8002074 <HAL_SPI_MspDeInit+0x90>
  else if(hspi->Instance==SPI3)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	4a12      	ldr	r2, [pc, #72]	; (8002090 <HAL_SPI_MspDeInit+0xac>)
 8002048:	4293      	cmp	r3, r2
 800204a:	d113      	bne.n	8002074 <HAL_SPI_MspDeInit+0x90>
    __HAL_RCC_SPI3_CLK_DISABLE();
 800204c:	4b0c      	ldr	r3, [pc, #48]	; (8002080 <HAL_SPI_MspDeInit+0x9c>)
 800204e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002050:	4a0b      	ldr	r2, [pc, #44]	; (8002080 <HAL_SPI_MspDeInit+0x9c>)
 8002052:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8002056:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5);
 8002058:	2138      	movs	r1, #56	; 0x38
 800205a:	480c      	ldr	r0, [pc, #48]	; (800208c <HAL_SPI_MspDeInit+0xa8>)
 800205c:	f002 fa00 	bl	8004460 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(hspi->hdmarx);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002064:	4618      	mov	r0, r3
 8002066:	f001 fa57 	bl	8003518 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(hspi->hdmatx);
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800206e:	4618      	mov	r0, r3
 8002070:	f001 fa52 	bl	8003518 <HAL_DMA_DeInit>
}
 8002074:	bf00      	nop
 8002076:	3708      	adds	r7, #8
 8002078:	46bd      	mov	sp, r7
 800207a:	bd80      	pop	{r7, pc}
 800207c:	40013000 	.word	0x40013000
 8002080:	40023800 	.word	0x40023800
 8002084:	40020000 	.word	0x40020000
 8002088:	40003800 	.word	0x40003800
 800208c:	40020400 	.word	0x40020400
 8002090:	40003c00 	.word	0x40003c00

08002094 <HAL_TIM_OC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_oc: TIM_OC handle pointer
* @retval None
*/
void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b084      	sub	sp, #16
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
  if(htim_oc->Instance==TIM2)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80020a4:	d140      	bne.n	8002128 <HAL_TIM_OC_MspInit+0x94>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80020a6:	2300      	movs	r3, #0
 80020a8:	60fb      	str	r3, [r7, #12]
 80020aa:	4b2b      	ldr	r3, [pc, #172]	; (8002158 <HAL_TIM_OC_MspInit+0xc4>)
 80020ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ae:	4a2a      	ldr	r2, [pc, #168]	; (8002158 <HAL_TIM_OC_MspInit+0xc4>)
 80020b0:	f043 0301 	orr.w	r3, r3, #1
 80020b4:	6413      	str	r3, [r2, #64]	; 0x40
 80020b6:	4b28      	ldr	r3, [pc, #160]	; (8002158 <HAL_TIM_OC_MspInit+0xc4>)
 80020b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ba:	f003 0301 	and.w	r3, r3, #1
 80020be:	60fb      	str	r3, [r7, #12]
 80020c0:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 DMA Init */
    /* TIM2_CH1 Init */
    hdma_tim2_ch1.Instance = DMA1_Stream5;
 80020c2:	4b26      	ldr	r3, [pc, #152]	; (800215c <HAL_TIM_OC_MspInit+0xc8>)
 80020c4:	4a26      	ldr	r2, [pc, #152]	; (8002160 <HAL_TIM_OC_MspInit+0xcc>)
 80020c6:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Channel = DMA_CHANNEL_3;
 80020c8:	4b24      	ldr	r3, [pc, #144]	; (800215c <HAL_TIM_OC_MspInit+0xc8>)
 80020ca:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 80020ce:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80020d0:	4b22      	ldr	r3, [pc, #136]	; (800215c <HAL_TIM_OC_MspInit+0xc8>)
 80020d2:	2240      	movs	r2, #64	; 0x40
 80020d4:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80020d6:	4b21      	ldr	r3, [pc, #132]	; (800215c <HAL_TIM_OC_MspInit+0xc8>)
 80020d8:	2200      	movs	r2, #0
 80020da:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80020dc:	4b1f      	ldr	r3, [pc, #124]	; (800215c <HAL_TIM_OC_MspInit+0xc8>)
 80020de:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80020e2:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80020e4:	4b1d      	ldr	r3, [pc, #116]	; (800215c <HAL_TIM_OC_MspInit+0xc8>)
 80020e6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80020ea:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80020ec:	4b1b      	ldr	r3, [pc, #108]	; (800215c <HAL_TIM_OC_MspInit+0xc8>)
 80020ee:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80020f2:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Mode = DMA_CIRCULAR;
 80020f4:	4b19      	ldr	r3, [pc, #100]	; (800215c <HAL_TIM_OC_MspInit+0xc8>)
 80020f6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80020fa:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 80020fc:	4b17      	ldr	r3, [pc, #92]	; (800215c <HAL_TIM_OC_MspInit+0xc8>)
 80020fe:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002102:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002104:	4b15      	ldr	r3, [pc, #84]	; (800215c <HAL_TIM_OC_MspInit+0xc8>)
 8002106:	2200      	movs	r2, #0
 8002108:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 800210a:	4814      	ldr	r0, [pc, #80]	; (800215c <HAL_TIM_OC_MspInit+0xc8>)
 800210c:	f001 f956 	bl	80033bc <HAL_DMA_Init>
 8002110:	4603      	mov	r3, r0
 8002112:	2b00      	cmp	r3, #0
 8002114:	d001      	beq.n	800211a <HAL_TIM_OC_MspInit+0x86>
    {
      Error_Handler();
 8002116:	f7ff fc57 	bl	80019c8 <Error_Handler>
    }

    __HAL_LINKDMA(htim_oc,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	4a0f      	ldr	r2, [pc, #60]	; (800215c <HAL_TIM_OC_MspInit+0xc8>)
 800211e:	625a      	str	r2, [r3, #36]	; 0x24
 8002120:	4a0e      	ldr	r2, [pc, #56]	; (800215c <HAL_TIM_OC_MspInit+0xc8>)
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002126:	e012      	b.n	800214e <HAL_TIM_OC_MspInit+0xba>
  else if(htim_oc->Instance==TIM3)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	4a0d      	ldr	r2, [pc, #52]	; (8002164 <HAL_TIM_OC_MspInit+0xd0>)
 800212e:	4293      	cmp	r3, r2
 8002130:	d10d      	bne.n	800214e <HAL_TIM_OC_MspInit+0xba>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002132:	2300      	movs	r3, #0
 8002134:	60bb      	str	r3, [r7, #8]
 8002136:	4b08      	ldr	r3, [pc, #32]	; (8002158 <HAL_TIM_OC_MspInit+0xc4>)
 8002138:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800213a:	4a07      	ldr	r2, [pc, #28]	; (8002158 <HAL_TIM_OC_MspInit+0xc4>)
 800213c:	f043 0302 	orr.w	r3, r3, #2
 8002140:	6413      	str	r3, [r2, #64]	; 0x40
 8002142:	4b05      	ldr	r3, [pc, #20]	; (8002158 <HAL_TIM_OC_MspInit+0xc4>)
 8002144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002146:	f003 0302 	and.w	r3, r3, #2
 800214a:	60bb      	str	r3, [r7, #8]
 800214c:	68bb      	ldr	r3, [r7, #8]
}
 800214e:	bf00      	nop
 8002150:	3710      	adds	r7, #16
 8002152:	46bd      	mov	sp, r7
 8002154:	bd80      	pop	{r7, pc}
 8002156:	bf00      	nop
 8002158:	40023800 	.word	0x40023800
 800215c:	200087b4 	.word	0x200087b4
 8002160:	40026088 	.word	0x40026088
 8002164:	40000400 	.word	0x40000400

08002168 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b08a      	sub	sp, #40	; 0x28
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002170:	f107 0314 	add.w	r3, r7, #20
 8002174:	2200      	movs	r2, #0
 8002176:	601a      	str	r2, [r3, #0]
 8002178:	605a      	str	r2, [r3, #4]
 800217a:	609a      	str	r2, [r3, #8]
 800217c:	60da      	str	r2, [r3, #12]
 800217e:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM9)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	4a1d      	ldr	r2, [pc, #116]	; (80021fc <HAL_TIM_IC_MspInit+0x94>)
 8002186:	4293      	cmp	r3, r2
 8002188:	d133      	bne.n	80021f2 <HAL_TIM_IC_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM9_MspInit 0 */

  /* USER CODE END TIM9_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM9_CLK_ENABLE();
 800218a:	2300      	movs	r3, #0
 800218c:	613b      	str	r3, [r7, #16]
 800218e:	4b1c      	ldr	r3, [pc, #112]	; (8002200 <HAL_TIM_IC_MspInit+0x98>)
 8002190:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002192:	4a1b      	ldr	r2, [pc, #108]	; (8002200 <HAL_TIM_IC_MspInit+0x98>)
 8002194:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002198:	6453      	str	r3, [r2, #68]	; 0x44
 800219a:	4b19      	ldr	r3, [pc, #100]	; (8002200 <HAL_TIM_IC_MspInit+0x98>)
 800219c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800219e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021a2:	613b      	str	r3, [r7, #16]
 80021a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021a6:	2300      	movs	r3, #0
 80021a8:	60fb      	str	r3, [r7, #12]
 80021aa:	4b15      	ldr	r3, [pc, #84]	; (8002200 <HAL_TIM_IC_MspInit+0x98>)
 80021ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ae:	4a14      	ldr	r2, [pc, #80]	; (8002200 <HAL_TIM_IC_MspInit+0x98>)
 80021b0:	f043 0301 	orr.w	r3, r3, #1
 80021b4:	6313      	str	r3, [r2, #48]	; 0x30
 80021b6:	4b12      	ldr	r3, [pc, #72]	; (8002200 <HAL_TIM_IC_MspInit+0x98>)
 80021b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ba:	f003 0301 	and.w	r3, r3, #1
 80021be:	60fb      	str	r3, [r7, #12]
 80021c0:	68fb      	ldr	r3, [r7, #12]
    /**TIM9 GPIO Configuration
    PA3     ------> TIM9_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80021c2:	2308      	movs	r3, #8
 80021c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021c6:	2302      	movs	r3, #2
 80021c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80021ca:	2301      	movs	r3, #1
 80021cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80021ce:	2302      	movs	r3, #2
 80021d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 80021d2:	2303      	movs	r3, #3
 80021d4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021d6:	f107 0314 	add.w	r3, r7, #20
 80021da:	4619      	mov	r1, r3
 80021dc:	4809      	ldr	r0, [pc, #36]	; (8002204 <HAL_TIM_IC_MspInit+0x9c>)
 80021de:	f001 ffa3 	bl	8004128 <HAL_GPIO_Init>

    /* TIM9 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 5, 0);
 80021e2:	2200      	movs	r2, #0
 80021e4:	2105      	movs	r1, #5
 80021e6:	2018      	movs	r0, #24
 80021e8:	f001 f8be 	bl	8003368 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 80021ec:	2018      	movs	r0, #24
 80021ee:	f001 f8d7 	bl	80033a0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }

}
 80021f2:	bf00      	nop
 80021f4:	3728      	adds	r7, #40	; 0x28
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}
 80021fa:	bf00      	nop
 80021fc:	40014000 	.word	0x40014000
 8002200:	40023800 	.word	0x40023800
 8002204:	40020000 	.word	0x40020000

08002208 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b08a      	sub	sp, #40	; 0x28
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002210:	f107 0314 	add.w	r3, r7, #20
 8002214:	2200      	movs	r2, #0
 8002216:	601a      	str	r2, [r3, #0]
 8002218:	605a      	str	r2, [r3, #4]
 800221a:	609a      	str	r2, [r3, #8]
 800221c:	60da      	str	r2, [r3, #12]
 800221e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002228:	d11f      	bne.n	800226a <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800222a:	2300      	movs	r3, #0
 800222c:	613b      	str	r3, [r7, #16]
 800222e:	4b39      	ldr	r3, [pc, #228]	; (8002314 <HAL_TIM_MspPostInit+0x10c>)
 8002230:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002232:	4a38      	ldr	r2, [pc, #224]	; (8002314 <HAL_TIM_MspPostInit+0x10c>)
 8002234:	f043 0301 	orr.w	r3, r3, #1
 8002238:	6313      	str	r3, [r2, #48]	; 0x30
 800223a:	4b36      	ldr	r3, [pc, #216]	; (8002314 <HAL_TIM_MspPostInit+0x10c>)
 800223c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800223e:	f003 0301 	and.w	r3, r3, #1
 8002242:	613b      	str	r3, [r7, #16]
 8002244:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002246:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800224a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800224c:	2302      	movs	r3, #2
 800224e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002250:	2300      	movs	r3, #0
 8002252:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002254:	2300      	movs	r3, #0
 8002256:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002258:	2301      	movs	r3, #1
 800225a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800225c:	f107 0314 	add.w	r3, r7, #20
 8002260:	4619      	mov	r1, r3
 8002262:	482d      	ldr	r0, [pc, #180]	; (8002318 <HAL_TIM_MspPostInit+0x110>)
 8002264:	f001 ff60 	bl	8004128 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002268:	e050      	b.n	800230c <HAL_TIM_MspPostInit+0x104>
  else if(htim->Instance==TIM3)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	4a2b      	ldr	r2, [pc, #172]	; (800231c <HAL_TIM_MspPostInit+0x114>)
 8002270:	4293      	cmp	r3, r2
 8002272:	d14b      	bne.n	800230c <HAL_TIM_MspPostInit+0x104>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002274:	2300      	movs	r3, #0
 8002276:	60fb      	str	r3, [r7, #12]
 8002278:	4b26      	ldr	r3, [pc, #152]	; (8002314 <HAL_TIM_MspPostInit+0x10c>)
 800227a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800227c:	4a25      	ldr	r2, [pc, #148]	; (8002314 <HAL_TIM_MspPostInit+0x10c>)
 800227e:	f043 0302 	orr.w	r3, r3, #2
 8002282:	6313      	str	r3, [r2, #48]	; 0x30
 8002284:	4b23      	ldr	r3, [pc, #140]	; (8002314 <HAL_TIM_MspPostInit+0x10c>)
 8002286:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002288:	f003 0302 	and.w	r3, r3, #2
 800228c:	60fb      	str	r3, [r7, #12]
 800228e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002290:	2300      	movs	r3, #0
 8002292:	60bb      	str	r3, [r7, #8]
 8002294:	4b1f      	ldr	r3, [pc, #124]	; (8002314 <HAL_TIM_MspPostInit+0x10c>)
 8002296:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002298:	4a1e      	ldr	r2, [pc, #120]	; (8002314 <HAL_TIM_MspPostInit+0x10c>)
 800229a:	f043 0304 	orr.w	r3, r3, #4
 800229e:	6313      	str	r3, [r2, #48]	; 0x30
 80022a0:	4b1c      	ldr	r3, [pc, #112]	; (8002314 <HAL_TIM_MspPostInit+0x10c>)
 80022a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022a4:	f003 0304 	and.w	r3, r3, #4
 80022a8:	60bb      	str	r3, [r7, #8]
 80022aa:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80022ac:	2303      	movs	r3, #3
 80022ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022b0:	2302      	movs	r3, #2
 80022b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80022b4:	2301      	movs	r3, #1
 80022b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80022b8:	2302      	movs	r3, #2
 80022ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80022bc:	2302      	movs	r3, #2
 80022be:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022c0:	f107 0314 	add.w	r3, r7, #20
 80022c4:	4619      	mov	r1, r3
 80022c6:	4816      	ldr	r0, [pc, #88]	; (8002320 <HAL_TIM_MspPostInit+0x118>)
 80022c8:	f001 ff2e 	bl	8004128 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80022cc:	2340      	movs	r3, #64	; 0x40
 80022ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022d0:	2302      	movs	r3, #2
 80022d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80022d4:	2301      	movs	r3, #1
 80022d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80022d8:	2302      	movs	r3, #2
 80022da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80022dc:	2302      	movs	r3, #2
 80022de:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80022e0:	f107 0314 	add.w	r3, r7, #20
 80022e4:	4619      	mov	r1, r3
 80022e6:	480f      	ldr	r0, [pc, #60]	; (8002324 <HAL_TIM_MspPostInit+0x11c>)
 80022e8:	f001 ff1e 	bl	8004128 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80022ec:	2380      	movs	r3, #128	; 0x80
 80022ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022f0:	2302      	movs	r3, #2
 80022f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022f4:	2300      	movs	r3, #0
 80022f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022f8:	2300      	movs	r3, #0
 80022fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80022fc:	2302      	movs	r3, #2
 80022fe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002300:	f107 0314 	add.w	r3, r7, #20
 8002304:	4619      	mov	r1, r3
 8002306:	4807      	ldr	r0, [pc, #28]	; (8002324 <HAL_TIM_MspPostInit+0x11c>)
 8002308:	f001 ff0e 	bl	8004128 <HAL_GPIO_Init>
}
 800230c:	bf00      	nop
 800230e:	3728      	adds	r7, #40	; 0x28
 8002310:	46bd      	mov	sp, r7
 8002312:	bd80      	pop	{r7, pc}
 8002314:	40023800 	.word	0x40023800
 8002318:	40020000 	.word	0x40020000
 800231c:	40000400 	.word	0x40000400
 8002320:	40020400 	.word	0x40020400
 8002324:	40020800 	.word	0x40020800

08002328 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b08a      	sub	sp, #40	; 0x28
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002330:	f107 0314 	add.w	r3, r7, #20
 8002334:	2200      	movs	r2, #0
 8002336:	601a      	str	r2, [r3, #0]
 8002338:	605a      	str	r2, [r3, #4]
 800233a:	609a      	str	r2, [r3, #8]
 800233c:	60da      	str	r2, [r3, #12]
 800233e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	4a28      	ldr	r2, [pc, #160]	; (80023e8 <HAL_UART_MspInit+0xc0>)
 8002346:	4293      	cmp	r3, r2
 8002348:	d14a      	bne.n	80023e0 <HAL_UART_MspInit+0xb8>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800234a:	2300      	movs	r3, #0
 800234c:	613b      	str	r3, [r7, #16]
 800234e:	4b27      	ldr	r3, [pc, #156]	; (80023ec <HAL_UART_MspInit+0xc4>)
 8002350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002352:	4a26      	ldr	r2, [pc, #152]	; (80023ec <HAL_UART_MspInit+0xc4>)
 8002354:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002358:	6413      	str	r3, [r2, #64]	; 0x40
 800235a:	4b24      	ldr	r3, [pc, #144]	; (80023ec <HAL_UART_MspInit+0xc4>)
 800235c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800235e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002362:	613b      	str	r3, [r7, #16]
 8002364:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002366:	2300      	movs	r3, #0
 8002368:	60fb      	str	r3, [r7, #12]
 800236a:	4b20      	ldr	r3, [pc, #128]	; (80023ec <HAL_UART_MspInit+0xc4>)
 800236c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800236e:	4a1f      	ldr	r2, [pc, #124]	; (80023ec <HAL_UART_MspInit+0xc4>)
 8002370:	f043 0301 	orr.w	r3, r3, #1
 8002374:	6313      	str	r3, [r2, #48]	; 0x30
 8002376:	4b1d      	ldr	r3, [pc, #116]	; (80023ec <HAL_UART_MspInit+0xc4>)
 8002378:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800237a:	f003 0301 	and.w	r3, r3, #1
 800237e:	60fb      	str	r3, [r7, #12]
 8002380:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002382:	2300      	movs	r3, #0
 8002384:	60bb      	str	r3, [r7, #8]
 8002386:	4b19      	ldr	r3, [pc, #100]	; (80023ec <HAL_UART_MspInit+0xc4>)
 8002388:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800238a:	4a18      	ldr	r2, [pc, #96]	; (80023ec <HAL_UART_MspInit+0xc4>)
 800238c:	f043 0304 	orr.w	r3, r3, #4
 8002390:	6313      	str	r3, [r2, #48]	; 0x30
 8002392:	4b16      	ldr	r3, [pc, #88]	; (80023ec <HAL_UART_MspInit+0xc4>)
 8002394:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002396:	f003 0304 	and.w	r3, r3, #4
 800239a:	60bb      	str	r3, [r7, #8]
 800239c:	68bb      	ldr	r3, [r7, #8]
    /**UART4 GPIO Configuration
    PA1     ------> UART4_RX
    PC10     ------> UART4_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800239e:	2302      	movs	r3, #2
 80023a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023a2:	2302      	movs	r3, #2
 80023a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023a6:	2300      	movs	r3, #0
 80023a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023aa:	2303      	movs	r3, #3
 80023ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80023ae:	2308      	movs	r3, #8
 80023b0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023b2:	f107 0314 	add.w	r3, r7, #20
 80023b6:	4619      	mov	r1, r3
 80023b8:	480d      	ldr	r0, [pc, #52]	; (80023f0 <HAL_UART_MspInit+0xc8>)
 80023ba:	f001 feb5 	bl	8004128 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80023be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80023c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023c4:	2302      	movs	r3, #2
 80023c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023c8:	2300      	movs	r3, #0
 80023ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023cc:	2303      	movs	r3, #3
 80023ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80023d0:	2308      	movs	r3, #8
 80023d2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80023d4:	f107 0314 	add.w	r3, r7, #20
 80023d8:	4619      	mov	r1, r3
 80023da:	4806      	ldr	r0, [pc, #24]	; (80023f4 <HAL_UART_MspInit+0xcc>)
 80023dc:	f001 fea4 	bl	8004128 <HAL_GPIO_Init>
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }

}
 80023e0:	bf00      	nop
 80023e2:	3728      	adds	r7, #40	; 0x28
 80023e4:	46bd      	mov	sp, r7
 80023e6:	bd80      	pop	{r7, pc}
 80023e8:	40004c00 	.word	0x40004c00
 80023ec:	40023800 	.word	0x40023800
 80023f0:	40020000 	.word	0x40020000
 80023f4:	40020800 	.word	0x40020800

080023f8 <HAL_USART_MspInit>:
* This function configures the hardware resources used in this example
* @param husart: USART handle pointer
* @retval None
*/
void HAL_USART_MspInit(USART_HandleTypeDef* husart)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b08a      	sub	sp, #40	; 0x28
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002400:	f107 0314 	add.w	r3, r7, #20
 8002404:	2200      	movs	r2, #0
 8002406:	601a      	str	r2, [r3, #0]
 8002408:	605a      	str	r2, [r3, #4]
 800240a:	609a      	str	r2, [r3, #8]
 800240c:	60da      	str	r2, [r3, #12]
 800240e:	611a      	str	r2, [r3, #16]
  if(husart->Instance==USART1)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	4a19      	ldr	r2, [pc, #100]	; (800247c <HAL_USART_MspInit+0x84>)
 8002416:	4293      	cmp	r3, r2
 8002418:	d12c      	bne.n	8002474 <HAL_USART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800241a:	2300      	movs	r3, #0
 800241c:	613b      	str	r3, [r7, #16]
 800241e:	4b18      	ldr	r3, [pc, #96]	; (8002480 <HAL_USART_MspInit+0x88>)
 8002420:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002422:	4a17      	ldr	r2, [pc, #92]	; (8002480 <HAL_USART_MspInit+0x88>)
 8002424:	f043 0310 	orr.w	r3, r3, #16
 8002428:	6453      	str	r3, [r2, #68]	; 0x44
 800242a:	4b15      	ldr	r3, [pc, #84]	; (8002480 <HAL_USART_MspInit+0x88>)
 800242c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800242e:	f003 0310 	and.w	r3, r3, #16
 8002432:	613b      	str	r3, [r7, #16]
 8002434:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002436:	2300      	movs	r3, #0
 8002438:	60fb      	str	r3, [r7, #12]
 800243a:	4b11      	ldr	r3, [pc, #68]	; (8002480 <HAL_USART_MspInit+0x88>)
 800243c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800243e:	4a10      	ldr	r2, [pc, #64]	; (8002480 <HAL_USART_MspInit+0x88>)
 8002440:	f043 0301 	orr.w	r3, r3, #1
 8002444:	6313      	str	r3, [r2, #48]	; 0x30
 8002446:	4b0e      	ldr	r3, [pc, #56]	; (8002480 <HAL_USART_MspInit+0x88>)
 8002448:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800244a:	f003 0301 	and.w	r3, r3, #1
 800244e:	60fb      	str	r3, [r7, #12]
 8002450:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA8     ------> USART1_CK
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8002452:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8002456:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002458:	2302      	movs	r3, #2
 800245a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800245c:	2300      	movs	r3, #0
 800245e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002460:	2303      	movs	r3, #3
 8002462:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002464:	2307      	movs	r3, #7
 8002466:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002468:	f107 0314 	add.w	r3, r7, #20
 800246c:	4619      	mov	r1, r3
 800246e:	4805      	ldr	r0, [pc, #20]	; (8002484 <HAL_USART_MspInit+0x8c>)
 8002470:	f001 fe5a 	bl	8004128 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002474:	bf00      	nop
 8002476:	3728      	adds	r7, #40	; 0x28
 8002478:	46bd      	mov	sp, r7
 800247a:	bd80      	pop	{r7, pc}
 800247c:	40011000 	.word	0x40011000
 8002480:	40023800 	.word	0x40023800
 8002484:	40020000 	.word	0x40020000

08002488 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b08c      	sub	sp, #48	; 0x30
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002490:	2300      	movs	r3, #0
 8002492:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8002494:	2300      	movs	r3, #0
 8002496:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 8002498:	2200      	movs	r2, #0
 800249a:	6879      	ldr	r1, [r7, #4]
 800249c:	2019      	movs	r0, #25
 800249e:	f000 ff63 	bl	8003368 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80024a2:	2019      	movs	r0, #25
 80024a4:	f000 ff7c 	bl	80033a0 <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80024a8:	2300      	movs	r3, #0
 80024aa:	60fb      	str	r3, [r7, #12]
 80024ac:	4b1f      	ldr	r3, [pc, #124]	; (800252c <HAL_InitTick+0xa4>)
 80024ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024b0:	4a1e      	ldr	r2, [pc, #120]	; (800252c <HAL_InitTick+0xa4>)
 80024b2:	f043 0301 	orr.w	r3, r3, #1
 80024b6:	6453      	str	r3, [r2, #68]	; 0x44
 80024b8:	4b1c      	ldr	r3, [pc, #112]	; (800252c <HAL_InitTick+0xa4>)
 80024ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024bc:	f003 0301 	and.w	r3, r3, #1
 80024c0:	60fb      	str	r3, [r7, #12]
 80024c2:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80024c4:	f107 0210 	add.w	r2, r7, #16
 80024c8:	f107 0314 	add.w	r3, r7, #20
 80024cc:	4611      	mov	r1, r2
 80024ce:	4618      	mov	r0, r3
 80024d0:	f004 f840 	bl	8006554 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 80024d4:	f004 f82a 	bl	800652c <HAL_RCC_GetPCLK2Freq>
 80024d8:	4603      	mov	r3, r0
 80024da:	005b      	lsls	r3, r3, #1
 80024dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80024de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024e0:	4a13      	ldr	r2, [pc, #76]	; (8002530 <HAL_InitTick+0xa8>)
 80024e2:	fba2 2303 	umull	r2, r3, r2, r3
 80024e6:	0c9b      	lsrs	r3, r3, #18
 80024e8:	3b01      	subs	r3, #1
 80024ea:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80024ec:	4b11      	ldr	r3, [pc, #68]	; (8002534 <HAL_InitTick+0xac>)
 80024ee:	4a12      	ldr	r2, [pc, #72]	; (8002538 <HAL_InitTick+0xb0>)
 80024f0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80024f2:	4b10      	ldr	r3, [pc, #64]	; (8002534 <HAL_InitTick+0xac>)
 80024f4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80024f8:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80024fa:	4a0e      	ldr	r2, [pc, #56]	; (8002534 <HAL_InitTick+0xac>)
 80024fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024fe:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8002500:	4b0c      	ldr	r3, [pc, #48]	; (8002534 <HAL_InitTick+0xac>)
 8002502:	2200      	movs	r2, #0
 8002504:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002506:	4b0b      	ldr	r3, [pc, #44]	; (8002534 <HAL_InitTick+0xac>)
 8002508:	2200      	movs	r2, #0
 800250a:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 800250c:	4809      	ldr	r0, [pc, #36]	; (8002534 <HAL_InitTick+0xac>)
 800250e:	f004 fe43 	bl	8007198 <HAL_TIM_Base_Init>
 8002512:	4603      	mov	r3, r0
 8002514:	2b00      	cmp	r3, #0
 8002516:	d104      	bne.n	8002522 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8002518:	4806      	ldr	r0, [pc, #24]	; (8002534 <HAL_InitTick+0xac>)
 800251a:	f004 fe97 	bl	800724c <HAL_TIM_Base_Start_IT>
 800251e:	4603      	mov	r3, r0
 8002520:	e000      	b.n	8002524 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8002522:	2301      	movs	r3, #1
}
 8002524:	4618      	mov	r0, r3
 8002526:	3730      	adds	r7, #48	; 0x30
 8002528:	46bd      	mov	sp, r7
 800252a:	bd80      	pop	{r7, pc}
 800252c:	40023800 	.word	0x40023800
 8002530:	431bde83 	.word	0x431bde83
 8002534:	20008db8 	.word	0x20008db8
 8002538:	40010000 	.word	0x40010000

0800253c <getSysTickCnt>:
*getSysTickCnt()
*  sysTickCnt
*  xTaskGetTickCount()
*********************************************************/
u32 getSysTickCnt(void)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	af00      	add	r7, sp, #0
	if(xTaskGetSchedulerState()!=taskSCHEDULER_NOT_STARTED)	/**/
 8002540:	f008 fafe 	bl	800ab40 <xTaskGetSchedulerState>
 8002544:	4603      	mov	r3, r0
 8002546:	2b01      	cmp	r3, #1
 8002548:	d003      	beq.n	8002552 <getSysTickCnt+0x16>
		return xTaskGetTickCount();
 800254a:	f007 ffbf 	bl	800a4cc <xTaskGetTickCount>
 800254e:	4603      	mov	r3, r0
 8002550:	e001      	b.n	8002556 <getSysTickCnt+0x1a>
	else
		return sysTickCnt;
 8002552:	4b02      	ldr	r3, [pc, #8]	; (800255c <getSysTickCnt+0x20>)
 8002554:	681b      	ldr	r3, [r3, #0]
}
 8002556:	4618      	mov	r0, r3
 8002558:	bd80      	pop	{r7, pc}
 800255a:	bf00      	nop
 800255c:	200006a8 	.word	0x200006a8

08002560 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002560:	b480      	push	{r7}
 8002562:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002564:	bf00      	nop
 8002566:	46bd      	mov	sp, r7
 8002568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256c:	4770      	bx	lr

0800256e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800256e:	b480      	push	{r7}
 8002570:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002572:	e7fe      	b.n	8002572 <HardFault_Handler+0x4>

08002574 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002574:	b480      	push	{r7}
 8002576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002578:	e7fe      	b.n	8002578 <MemManage_Handler+0x4>

0800257a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800257a:	b480      	push	{r7}
 800257c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800257e:	e7fe      	b.n	800257e <BusFault_Handler+0x4>

08002580 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002580:	b480      	push	{r7}
 8002582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002584:	e7fe      	b.n	8002584 <UsageFault_Handler+0x4>

08002586 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002586:	b480      	push	{r7}
 8002588:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800258a:	bf00      	nop
 800258c:	46bd      	mov	sp, r7
 800258e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002592:	4770      	bx	lr

08002594 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8002598:	4803      	ldr	r0, [pc, #12]	; (80025a8 <DMA1_Stream0_IRQHandler+0x14>)
 800259a:	f001 f8d1 	bl	8003740 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */
  DMA1_Stream0Callback();
 800259e:	f010 f95b 	bl	8012858 <DMA1_Stream0Callback>
  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80025a2:	bf00      	nop
 80025a4:	bd80      	pop	{r7, pc}
 80025a6:	bf00      	nop
 80025a8:	20008ac8 	.word	0x20008ac8

080025ac <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_rx);
 80025b0:	4802      	ldr	r0, [pc, #8]	; (80025bc <DMA1_Stream2_IRQHandler+0x10>)
 80025b2:	f001 f8c5 	bl	8003740 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 80025b6:	bf00      	nop
 80025b8:	bd80      	pop	{r7, pc}
 80025ba:	bf00      	nop
 80025bc:	20008d58 	.word	0x20008d58

080025c0 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 80025c4:	4803      	ldr	r0, [pc, #12]	; (80025d4 <DMA1_Stream5_IRQHandler+0x14>)
 80025c6:	f001 f8bb 	bl	8003740 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */
  DMA1_Stream5Callback();
 80025ca:	f010 ffdb 	bl	8013584 <DMA1_Stream5Callback>
  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80025ce:	bf00      	nop
 80025d0:	bd80      	pop	{r7, pc}
 80025d2:	bf00      	nop
 80025d4:	200087b4 	.word	0x200087b4

080025d8 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 80025dc:	4803      	ldr	r0, [pc, #12]	; (80025ec <DMA1_Stream6_IRQHandler+0x14>)
 80025de:	f001 f8af 	bl	8003740 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */
  DMA1_Stream6Callback();
 80025e2:	f010 f985 	bl	80128f0 <DMA1_Stream6Callback>
  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 80025e6:	bf00      	nop
 80025e8:	bd80      	pop	{r7, pc}
 80025ea:	bf00      	nop
 80025ec:	2000886c 	.word	0x2000886c

080025f0 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b082      	sub	sp, #8
 80025f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */
	portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
 80025f6:	2300      	movs	r3, #0
 80025f8:	607b      	str	r3, [r7, #4]
	if(__HAL_TIM_GET_FLAG(&htim9, TIM_IT_CC2) != RESET)
 80025fa:	4b23      	ldr	r3, [pc, #140]	; (8002688 <TIM1_BRK_TIM9_IRQHandler+0x98>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	691b      	ldr	r3, [r3, #16]
 8002600:	f003 0304 	and.w	r3, r3, #4
 8002604:	2b04      	cmp	r3, #4
 8002606:	d125      	bne.n	8002654 <TIM1_BRK_TIM9_IRQHandler+0x64>
	{
		if(__HAL_TIM_GET_FLAG(&htim9, TIM_FLAG_CC2OF) != RESET)
 8002608:	4b1f      	ldr	r3, [pc, #124]	; (8002688 <TIM1_BRK_TIM9_IRQHandler+0x98>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	691b      	ldr	r3, [r3, #16]
		{
		  //TODO: Handle overflow error
		}

		capureVal = HAL_TIM_ReadCapturedValue(&htim9, TIM_CHANNEL_2);
 800260e:	2104      	movs	r1, #4
 8002610:	481d      	ldr	r0, [pc, #116]	; (8002688 <TIM1_BRK_TIM9_IRQHandler+0x98>)
 8002612:	f005 fb1b 	bl	8007c4c <HAL_TIM_ReadCapturedValue>
 8002616:	4603      	mov	r3, r0
 8002618:	b29a      	uxth	r2, r3
 800261a:	4b1c      	ldr	r3, [pc, #112]	; (800268c <TIM1_BRK_TIM9_IRQHandler+0x9c>)
 800261c:	801a      	strh	r2, [r3, #0]
		capureValDiff = capureVal - prevCapureVal;
 800261e:	4b1b      	ldr	r3, [pc, #108]	; (800268c <TIM1_BRK_TIM9_IRQHandler+0x9c>)
 8002620:	881a      	ldrh	r2, [r3, #0]
 8002622:	4b1b      	ldr	r3, [pc, #108]	; (8002690 <TIM1_BRK_TIM9_IRQHandler+0xa0>)
 8002624:	881b      	ldrh	r3, [r3, #0]
 8002626:	1ad3      	subs	r3, r2, r3
 8002628:	b29a      	uxth	r2, r3
 800262a:	4b1a      	ldr	r3, [pc, #104]	; (8002694 <TIM1_BRK_TIM9_IRQHandler+0xa4>)
 800262c:	801a      	strh	r2, [r3, #0]
		prevCapureVal = capureVal;
 800262e:	4b17      	ldr	r3, [pc, #92]	; (800268c <TIM1_BRK_TIM9_IRQHandler+0x9c>)
 8002630:	881a      	ldrh	r2, [r3, #0]
 8002632:	4b17      	ldr	r3, [pc, #92]	; (8002690 <TIM1_BRK_TIM9_IRQHandler+0xa0>)
 8002634:	801a      	strh	r2, [r3, #0]

		xQueueSendFromISR(captureQueue, &capureValDiff, &xHigherPriorityTaskWoken);
 8002636:	4b18      	ldr	r3, [pc, #96]	; (8002698 <TIM1_BRK_TIM9_IRQHandler+0xa8>)
 8002638:	6818      	ldr	r0, [r3, #0]
 800263a:	1d3a      	adds	r2, r7, #4
 800263c:	2300      	movs	r3, #0
 800263e:	4915      	ldr	r1, [pc, #84]	; (8002694 <TIM1_BRK_TIM9_IRQHandler+0xa4>)
 8002640:	f006 ff14 	bl	800946c <xQueueGenericSendFromISR>

		captureFlag = true;
 8002644:	4b15      	ldr	r3, [pc, #84]	; (800269c <TIM1_BRK_TIM9_IRQHandler+0xac>)
 8002646:	2201      	movs	r2, #1
 8002648:	701a      	strb	r2, [r3, #0]
		__HAL_TIM_CLEAR_FLAG(&htim9, TIM_IT_CC2);
 800264a:	4b0f      	ldr	r3, [pc, #60]	; (8002688 <TIM1_BRK_TIM9_IRQHandler+0x98>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f06f 0204 	mvn.w	r2, #4
 8002652:	611a      	str	r2, [r3, #16]
	}

	if(__HAL_TIM_GET_FLAG(&htim9, TIM_IT_UPDATE) != RESET)
 8002654:	4b0c      	ldr	r3, [pc, #48]	; (8002688 <TIM1_BRK_TIM9_IRQHandler+0x98>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	691b      	ldr	r3, [r3, #16]
 800265a:	f003 0301 	and.w	r3, r3, #1
 800265e:	2b01      	cmp	r3, #1
 8002660:	d10b      	bne.n	800267a <TIM1_BRK_TIM9_IRQHandler+0x8a>
	{
		// Update input status
		isAvailible = (captureFlag == true);
 8002662:	4b0e      	ldr	r3, [pc, #56]	; (800269c <TIM1_BRK_TIM9_IRQHandler+0xac>)
 8002664:	781a      	ldrb	r2, [r3, #0]
 8002666:	4b0e      	ldr	r3, [pc, #56]	; (80026a0 <TIM1_BRK_TIM9_IRQHandler+0xb0>)
 8002668:	701a      	strb	r2, [r3, #0]
		captureFlag = false;
 800266a:	4b0c      	ldr	r3, [pc, #48]	; (800269c <TIM1_BRK_TIM9_IRQHandler+0xac>)
 800266c:	2200      	movs	r2, #0
 800266e:	701a      	strb	r2, [r3, #0]
		__HAL_TIM_CLEAR_FLAG(&htim9, TIM_IT_UPDATE);
 8002670:	4b05      	ldr	r3, [pc, #20]	; (8002688 <TIM1_BRK_TIM9_IRQHandler+0x98>)
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f06f 0201 	mvn.w	r2, #1
 8002678:	611a      	str	r2, [r3, #16]
	}
  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim9);
 800267a:	4803      	ldr	r0, [pc, #12]	; (8002688 <TIM1_BRK_TIM9_IRQHandler+0x98>)
 800267c:	f005 f8e6 	bl	800784c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8002680:	bf00      	nop
 8002682:	3708      	adds	r7, #8
 8002684:	46bd      	mov	sp, r7
 8002686:	bd80      	pop	{r7, pc}
 8002688:	20008b28 	.word	0x20008b28
 800268c:	20009194 	.word	0x20009194
 8002690:	200006ac 	.word	0x200006ac
 8002694:	2000919c 	.word	0x2000919c
 8002698:	20009198 	.word	0x20009198
 800269c:	200006ae 	.word	0x200006ae
 80026a0:	20009196 	.word	0x20009196

080026a4 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80026a8:	4802      	ldr	r0, [pc, #8]	; (80026b4 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80026aa:	f005 f8cf 	bl	800784c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80026ae:	bf00      	nop
 80026b0:	bd80      	pop	{r7, pc}
 80026b2:	bf00      	nop
 80026b4:	20008db8 	.word	0x20008db8

080026b8 <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 80026bc:	4802      	ldr	r0, [pc, #8]	; (80026c8 <DMA1_Stream7_IRQHandler+0x10>)
 80026be:	f001 f83f 	bl	8003740 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 80026c2:	bf00      	nop
 80026c4:	bd80      	pop	{r7, pc}
 80026c6:	bf00      	nop
 80026c8:	200089c0 	.word	0x200089c0

080026cc <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 80026d0:	4803      	ldr	r0, [pc, #12]	; (80026e0 <DMA2_Stream0_IRQHandler+0x14>)
 80026d2:	f001 f835 	bl	8003740 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */
  DMA2_Stream0Callback();
 80026d6:	f010 fcaf 	bl	8013038 <DMA2_Stream0Callback>
  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80026da:	bf00      	nop
 80026dc:	bd80      	pop	{r7, pc}
 80026de:	bf00      	nop
 80026e0:	20008c54 	.word	0x20008c54

080026e4 <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80026e8:	4802      	ldr	r0, [pc, #8]	; (80026f4 <DMA2_Stream4_IRQHandler+0x10>)
 80026ea:	f001 f829 	bl	8003740 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 80026ee:	bf00      	nop
 80026f0:	bd80      	pop	{r7, pc}
 80026f2:	bf00      	nop
 80026f4:	20008a68 	.word	0x20008a68

080026f8 <DMA2_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA2 stream5 global interrupt.
  */
void DMA2_Stream5_IRQHandler(void)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream5_IRQn 0 */

  /* USER CODE END DMA2_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80026fc:	4803      	ldr	r0, [pc, #12]	; (800270c <DMA2_Stream5_IRQHandler+0x14>)
 80026fe:	f001 f81f 	bl	8003740 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream5_IRQn 1 */
  DMA2_Stream5Callback();
 8002702:	f010 fce5 	bl	80130d0 <DMA2_Stream5Callback>
  /* USER CODE END DMA2_Stream5_IRQn 1 */
}
 8002706:	bf00      	nop
 8002708:	bd80      	pop	{r7, pc}
 800270a:	bf00      	nop
 800270c:	20008cf8 	.word	0x20008cf8

08002710 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002710:	b480      	push	{r7}
 8002712:	af00      	add	r7, sp, #0
	return 1;
 8002714:	2301      	movs	r3, #1
}
 8002716:	4618      	mov	r0, r3
 8002718:	46bd      	mov	sp, r7
 800271a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271e:	4770      	bx	lr

08002720 <_kill>:

int _kill(int pid, int sig)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b082      	sub	sp, #8
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
 8002728:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800272a:	f016 f9cb 	bl	8018ac4 <__errno>
 800272e:	4603      	mov	r3, r0
 8002730:	2216      	movs	r2, #22
 8002732:	601a      	str	r2, [r3, #0]
	return -1;
 8002734:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002738:	4618      	mov	r0, r3
 800273a:	3708      	adds	r7, #8
 800273c:	46bd      	mov	sp, r7
 800273e:	bd80      	pop	{r7, pc}

08002740 <_exit>:

void _exit (int status)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b082      	sub	sp, #8
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002748:	f04f 31ff 	mov.w	r1, #4294967295
 800274c:	6878      	ldr	r0, [r7, #4]
 800274e:	f7ff ffe7 	bl	8002720 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002752:	e7fe      	b.n	8002752 <_exit+0x12>

08002754 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b086      	sub	sp, #24
 8002758:	af00      	add	r7, sp, #0
 800275a:	60f8      	str	r0, [r7, #12]
 800275c:	60b9      	str	r1, [r7, #8]
 800275e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002760:	2300      	movs	r3, #0
 8002762:	617b      	str	r3, [r7, #20]
 8002764:	e00a      	b.n	800277c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002766:	f3af 8000 	nop.w
 800276a:	4601      	mov	r1, r0
 800276c:	68bb      	ldr	r3, [r7, #8]
 800276e:	1c5a      	adds	r2, r3, #1
 8002770:	60ba      	str	r2, [r7, #8]
 8002772:	b2ca      	uxtb	r2, r1
 8002774:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002776:	697b      	ldr	r3, [r7, #20]
 8002778:	3301      	adds	r3, #1
 800277a:	617b      	str	r3, [r7, #20]
 800277c:	697a      	ldr	r2, [r7, #20]
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	429a      	cmp	r2, r3
 8002782:	dbf0      	blt.n	8002766 <_read+0x12>
	}

return len;
 8002784:	687b      	ldr	r3, [r7, #4]
}
 8002786:	4618      	mov	r0, r3
 8002788:	3718      	adds	r7, #24
 800278a:	46bd      	mov	sp, r7
 800278c:	bd80      	pop	{r7, pc}

0800278e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800278e:	b580      	push	{r7, lr}
 8002790:	b086      	sub	sp, #24
 8002792:	af00      	add	r7, sp, #0
 8002794:	60f8      	str	r0, [r7, #12]
 8002796:	60b9      	str	r1, [r7, #8]
 8002798:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800279a:	2300      	movs	r3, #0
 800279c:	617b      	str	r3, [r7, #20]
 800279e:	e009      	b.n	80027b4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80027a0:	68bb      	ldr	r3, [r7, #8]
 80027a2:	1c5a      	adds	r2, r3, #1
 80027a4:	60ba      	str	r2, [r7, #8]
 80027a6:	781b      	ldrb	r3, [r3, #0]
 80027a8:	4618      	mov	r0, r3
 80027aa:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027ae:	697b      	ldr	r3, [r7, #20]
 80027b0:	3301      	adds	r3, #1
 80027b2:	617b      	str	r3, [r7, #20]
 80027b4:	697a      	ldr	r2, [r7, #20]
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	429a      	cmp	r2, r3
 80027ba:	dbf1      	blt.n	80027a0 <_write+0x12>
	}
	return len;
 80027bc:	687b      	ldr	r3, [r7, #4]
}
 80027be:	4618      	mov	r0, r3
 80027c0:	3718      	adds	r7, #24
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bd80      	pop	{r7, pc}

080027c6 <_close>:

int _close(int file)
{
 80027c6:	b480      	push	{r7}
 80027c8:	b083      	sub	sp, #12
 80027ca:	af00      	add	r7, sp, #0
 80027cc:	6078      	str	r0, [r7, #4]
	return -1;
 80027ce:	f04f 33ff 	mov.w	r3, #4294967295
}
 80027d2:	4618      	mov	r0, r3
 80027d4:	370c      	adds	r7, #12
 80027d6:	46bd      	mov	sp, r7
 80027d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027dc:	4770      	bx	lr

080027de <_fstat>:


int _fstat(int file, struct stat *st)
{
 80027de:	b480      	push	{r7}
 80027e0:	b083      	sub	sp, #12
 80027e2:	af00      	add	r7, sp, #0
 80027e4:	6078      	str	r0, [r7, #4]
 80027e6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80027ee:	605a      	str	r2, [r3, #4]
	return 0;
 80027f0:	2300      	movs	r3, #0
}
 80027f2:	4618      	mov	r0, r3
 80027f4:	370c      	adds	r7, #12
 80027f6:	46bd      	mov	sp, r7
 80027f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fc:	4770      	bx	lr

080027fe <_isatty>:

int _isatty(int file)
{
 80027fe:	b480      	push	{r7}
 8002800:	b083      	sub	sp, #12
 8002802:	af00      	add	r7, sp, #0
 8002804:	6078      	str	r0, [r7, #4]
	return 1;
 8002806:	2301      	movs	r3, #1
}
 8002808:	4618      	mov	r0, r3
 800280a:	370c      	adds	r7, #12
 800280c:	46bd      	mov	sp, r7
 800280e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002812:	4770      	bx	lr

08002814 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002814:	b480      	push	{r7}
 8002816:	b085      	sub	sp, #20
 8002818:	af00      	add	r7, sp, #0
 800281a:	60f8      	str	r0, [r7, #12]
 800281c:	60b9      	str	r1, [r7, #8]
 800281e:	607a      	str	r2, [r7, #4]
	return 0;
 8002820:	2300      	movs	r3, #0
}
 8002822:	4618      	mov	r0, r3
 8002824:	3714      	adds	r7, #20
 8002826:	46bd      	mov	sp, r7
 8002828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282c:	4770      	bx	lr
	...

08002830 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b084      	sub	sp, #16
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002838:	4b11      	ldr	r3, [pc, #68]	; (8002880 <_sbrk+0x50>)
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	2b00      	cmp	r3, #0
 800283e:	d102      	bne.n	8002846 <_sbrk+0x16>
		heap_end = &end;
 8002840:	4b0f      	ldr	r3, [pc, #60]	; (8002880 <_sbrk+0x50>)
 8002842:	4a10      	ldr	r2, [pc, #64]	; (8002884 <_sbrk+0x54>)
 8002844:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002846:	4b0e      	ldr	r3, [pc, #56]	; (8002880 <_sbrk+0x50>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800284c:	4b0c      	ldr	r3, [pc, #48]	; (8002880 <_sbrk+0x50>)
 800284e:	681a      	ldr	r2, [r3, #0]
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	4413      	add	r3, r2
 8002854:	466a      	mov	r2, sp
 8002856:	4293      	cmp	r3, r2
 8002858:	d907      	bls.n	800286a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800285a:	f016 f933 	bl	8018ac4 <__errno>
 800285e:	4603      	mov	r3, r0
 8002860:	220c      	movs	r2, #12
 8002862:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8002864:	f04f 33ff 	mov.w	r3, #4294967295
 8002868:	e006      	b.n	8002878 <_sbrk+0x48>
	}

	heap_end += incr;
 800286a:	4b05      	ldr	r3, [pc, #20]	; (8002880 <_sbrk+0x50>)
 800286c:	681a      	ldr	r2, [r3, #0]
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	4413      	add	r3, r2
 8002872:	4a03      	ldr	r2, [pc, #12]	; (8002880 <_sbrk+0x50>)
 8002874:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8002876:	68fb      	ldr	r3, [r7, #12]
}
 8002878:	4618      	mov	r0, r3
 800287a:	3710      	adds	r7, #16
 800287c:	46bd      	mov	sp, r7
 800287e:	bd80      	pop	{r7, pc}
 8002880:	200006b0 	.word	0x200006b0
 8002884:	2000a050 	.word	0x2000a050

08002888 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002888:	b480      	push	{r7}
 800288a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800288c:	4b08      	ldr	r3, [pc, #32]	; (80028b0 <SystemInit+0x28>)
 800288e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002892:	4a07      	ldr	r2, [pc, #28]	; (80028b0 <SystemInit+0x28>)
 8002894:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002898:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800289c:	4b04      	ldr	r3, [pc, #16]	; (80028b0 <SystemInit+0x28>)
 800289e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80028a2:	609a      	str	r2, [r3, #8]
#endif
}
 80028a4:	bf00      	nop
 80028a6:	46bd      	mov	sp, r7
 80028a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ac:	4770      	bx	lr
 80028ae:	bf00      	nop
 80028b0:	e000ed00 	.word	0xe000ed00

080028b4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80028b4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80028ec <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80028b8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80028ba:	e003      	b.n	80028c4 <LoopCopyDataInit>

080028bc <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80028bc:	4b0c      	ldr	r3, [pc, #48]	; (80028f0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80028be:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80028c0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80028c2:	3104      	adds	r1, #4

080028c4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80028c4:	480b      	ldr	r0, [pc, #44]	; (80028f4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80028c6:	4b0c      	ldr	r3, [pc, #48]	; (80028f8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80028c8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80028ca:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80028cc:	d3f6      	bcc.n	80028bc <CopyDataInit>
  ldr  r2, =_sbss
 80028ce:	4a0b      	ldr	r2, [pc, #44]	; (80028fc <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80028d0:	e002      	b.n	80028d8 <LoopFillZerobss>

080028d2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80028d2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80028d4:	f842 3b04 	str.w	r3, [r2], #4

080028d8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80028d8:	4b09      	ldr	r3, [pc, #36]	; (8002900 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80028da:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80028dc:	d3f9      	bcc.n	80028d2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80028de:	f7ff ffd3 	bl	8002888 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80028e2:	f016 f8f5 	bl	8018ad0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80028e6:	f7fe fb63 	bl	8000fb0 <main>
  bx  lr    
 80028ea:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80028ec:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80028f0:	0801d5fc 	.word	0x0801d5fc
  ldr  r0, =_sdata
 80028f4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80028f8:	2000041c 	.word	0x2000041c
  ldr  r2, =_sbss
 80028fc:	20000428 	.word	0x20000428
  ldr  r3, = _ebss
 8002900:	2000a04c 	.word	0x2000a04c

08002904 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002904:	e7fe      	b.n	8002904 <ADC_IRQHandler>
	...

08002908 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800290c:	4b0e      	ldr	r3, [pc, #56]	; (8002948 <HAL_Init+0x40>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	4a0d      	ldr	r2, [pc, #52]	; (8002948 <HAL_Init+0x40>)
 8002912:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002916:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002918:	4b0b      	ldr	r3, [pc, #44]	; (8002948 <HAL_Init+0x40>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	4a0a      	ldr	r2, [pc, #40]	; (8002948 <HAL_Init+0x40>)
 800291e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002922:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002924:	4b08      	ldr	r3, [pc, #32]	; (8002948 <HAL_Init+0x40>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	4a07      	ldr	r2, [pc, #28]	; (8002948 <HAL_Init+0x40>)
 800292a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800292e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002930:	2003      	movs	r0, #3
 8002932:	f000 fd0e 	bl	8003352 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002936:	200f      	movs	r0, #15
 8002938:	f7ff fda6 	bl	8002488 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800293c:	f7ff f84c 	bl	80019d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002940:	2300      	movs	r3, #0
}
 8002942:	4618      	mov	r0, r3
 8002944:	bd80      	pop	{r7, pc}
 8002946:	bf00      	nop
 8002948:	40023c00 	.word	0x40023c00

0800294c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800294c:	b480      	push	{r7}
 800294e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002950:	4b06      	ldr	r3, [pc, #24]	; (800296c <HAL_IncTick+0x20>)
 8002952:	781b      	ldrb	r3, [r3, #0]
 8002954:	461a      	mov	r2, r3
 8002956:	4b06      	ldr	r3, [pc, #24]	; (8002970 <HAL_IncTick+0x24>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	4413      	add	r3, r2
 800295c:	4a04      	ldr	r2, [pc, #16]	; (8002970 <HAL_IncTick+0x24>)
 800295e:	6013      	str	r3, [r2, #0]
}
 8002960:	bf00      	nop
 8002962:	46bd      	mov	sp, r7
 8002964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002968:	4770      	bx	lr
 800296a:	bf00      	nop
 800296c:	20000008 	.word	0x20000008
 8002970:	20008e00 	.word	0x20008e00

08002974 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002974:	b480      	push	{r7}
 8002976:	af00      	add	r7, sp, #0
  return uwTick;
 8002978:	4b03      	ldr	r3, [pc, #12]	; (8002988 <HAL_GetTick+0x14>)
 800297a:	681b      	ldr	r3, [r3, #0]
}
 800297c:	4618      	mov	r0, r3
 800297e:	46bd      	mov	sp, r7
 8002980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002984:	4770      	bx	lr
 8002986:	bf00      	nop
 8002988:	20008e00 	.word	0x20008e00

0800298c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b084      	sub	sp, #16
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002994:	f7ff ffee 	bl	8002974 <HAL_GetTick>
 8002998:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029a4:	d005      	beq.n	80029b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80029a6:	4b0a      	ldr	r3, [pc, #40]	; (80029d0 <HAL_Delay+0x44>)
 80029a8:	781b      	ldrb	r3, [r3, #0]
 80029aa:	461a      	mov	r2, r3
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	4413      	add	r3, r2
 80029b0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80029b2:	bf00      	nop
 80029b4:	f7ff ffde 	bl	8002974 <HAL_GetTick>
 80029b8:	4602      	mov	r2, r0
 80029ba:	68bb      	ldr	r3, [r7, #8]
 80029bc:	1ad3      	subs	r3, r2, r3
 80029be:	68fa      	ldr	r2, [r7, #12]
 80029c0:	429a      	cmp	r2, r3
 80029c2:	d8f7      	bhi.n	80029b4 <HAL_Delay+0x28>
  {
  }
}
 80029c4:	bf00      	nop
 80029c6:	bf00      	nop
 80029c8:	3710      	adds	r7, #16
 80029ca:	46bd      	mov	sp, r7
 80029cc:	bd80      	pop	{r7, pc}
 80029ce:	bf00      	nop
 80029d0:	20000008 	.word	0x20000008

080029d4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b084      	sub	sp, #16
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80029dc:	2300      	movs	r3, #0
 80029de:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d101      	bne.n	80029ea <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80029e6:	2301      	movs	r3, #1
 80029e8:	e033      	b.n	8002a52 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d109      	bne.n	8002a06 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80029f2:	6878      	ldr	r0, [r7, #4]
 80029f4:	f7ff f81c 	bl	8001a30 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2200      	movs	r2, #0
 80029fc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	2200      	movs	r2, #0
 8002a02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a0a:	f003 0310 	and.w	r3, r3, #16
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d118      	bne.n	8002a44 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a16:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002a1a:	f023 0302 	bic.w	r3, r3, #2
 8002a1e:	f043 0202 	orr.w	r2, r3, #2
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002a26:	6878      	ldr	r0, [r7, #4]
 8002a28:	f000 fa68 	bl	8002efc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2200      	movs	r2, #0
 8002a30:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a36:	f023 0303 	bic.w	r3, r3, #3
 8002a3a:	f043 0201 	orr.w	r2, r3, #1
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	641a      	str	r2, [r3, #64]	; 0x40
 8002a42:	e001      	b.n	8002a48 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002a44:	2301      	movs	r3, #1
 8002a46:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002a50:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a52:	4618      	mov	r0, r3
 8002a54:	3710      	adds	r7, #16
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bd80      	pop	{r7, pc}
	...

08002a5c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b086      	sub	sp, #24
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	60f8      	str	r0, [r7, #12]
 8002a64:	60b9      	str	r1, [r7, #8]
 8002a66:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002a68:	2300      	movs	r3, #0
 8002a6a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a72:	2b01      	cmp	r3, #1
 8002a74:	d101      	bne.n	8002a7a <HAL_ADC_Start_DMA+0x1e>
 8002a76:	2302      	movs	r3, #2
 8002a78:	e0e9      	b.n	8002c4e <HAL_ADC_Start_DMA+0x1f2>
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	2201      	movs	r2, #1
 8002a7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	689b      	ldr	r3, [r3, #8]
 8002a88:	f003 0301 	and.w	r3, r3, #1
 8002a8c:	2b01      	cmp	r3, #1
 8002a8e:	d018      	beq.n	8002ac2 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	689a      	ldr	r2, [r3, #8]
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f042 0201 	orr.w	r2, r2, #1
 8002a9e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002aa0:	4b6d      	ldr	r3, [pc, #436]	; (8002c58 <HAL_ADC_Start_DMA+0x1fc>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	4a6d      	ldr	r2, [pc, #436]	; (8002c5c <HAL_ADC_Start_DMA+0x200>)
 8002aa6:	fba2 2303 	umull	r2, r3, r2, r3
 8002aaa:	0c9a      	lsrs	r2, r3, #18
 8002aac:	4613      	mov	r3, r2
 8002aae:	005b      	lsls	r3, r3, #1
 8002ab0:	4413      	add	r3, r2
 8002ab2:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002ab4:	e002      	b.n	8002abc <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8002ab6:	693b      	ldr	r3, [r7, #16]
 8002ab8:	3b01      	subs	r3, #1
 8002aba:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002abc:	693b      	ldr	r3, [r7, #16]
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d1f9      	bne.n	8002ab6 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	689b      	ldr	r3, [r3, #8]
 8002ac8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002acc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002ad0:	d107      	bne.n	8002ae2 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	689a      	ldr	r2, [r3, #8]
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002ae0:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	689b      	ldr	r3, [r3, #8]
 8002ae8:	f003 0301 	and.w	r3, r3, #1
 8002aec:	2b01      	cmp	r3, #1
 8002aee:	f040 80a1 	bne.w	8002c34 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002af6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002afa:	f023 0301 	bic.w	r3, r3, #1
 8002afe:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	685b      	ldr	r3, [r3, #4]
 8002b0c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d007      	beq.n	8002b24 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b18:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002b1c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b28:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b2c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b30:	d106      	bne.n	8002b40 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b36:	f023 0206 	bic.w	r2, r3, #6
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	645a      	str	r2, [r3, #68]	; 0x44
 8002b3e:	e002      	b.n	8002b46 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	2200      	movs	r2, #0
 8002b44:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	2200      	movs	r2, #0
 8002b4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002b4e:	4b44      	ldr	r3, [pc, #272]	; (8002c60 <HAL_ADC_Start_DMA+0x204>)
 8002b50:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b56:	4a43      	ldr	r2, [pc, #268]	; (8002c64 <HAL_ADC_Start_DMA+0x208>)
 8002b58:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b5e:	4a42      	ldr	r2, [pc, #264]	; (8002c68 <HAL_ADC_Start_DMA+0x20c>)
 8002b60:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b66:	4a41      	ldr	r2, [pc, #260]	; (8002c6c <HAL_ADC_Start_DMA+0x210>)
 8002b68:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002b72:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	685a      	ldr	r2, [r3, #4]
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002b82:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	689a      	ldr	r2, [r3, #8]
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002b92:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	334c      	adds	r3, #76	; 0x4c
 8002b9e:	4619      	mov	r1, r3
 8002ba0:	68ba      	ldr	r2, [r7, #8]
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	f000 fd51 	bl	800364a <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002ba8:	697b      	ldr	r3, [r7, #20]
 8002baa:	685b      	ldr	r3, [r3, #4]
 8002bac:	f003 031f 	and.w	r3, r3, #31
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d12a      	bne.n	8002c0a <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	4a2d      	ldr	r2, [pc, #180]	; (8002c70 <HAL_ADC_Start_DMA+0x214>)
 8002bba:	4293      	cmp	r3, r2
 8002bbc:	d015      	beq.n	8002bea <HAL_ADC_Start_DMA+0x18e>
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	4a2c      	ldr	r2, [pc, #176]	; (8002c74 <HAL_ADC_Start_DMA+0x218>)
 8002bc4:	4293      	cmp	r3, r2
 8002bc6:	d105      	bne.n	8002bd4 <HAL_ADC_Start_DMA+0x178>
 8002bc8:	4b25      	ldr	r3, [pc, #148]	; (8002c60 <HAL_ADC_Start_DMA+0x204>)
 8002bca:	685b      	ldr	r3, [r3, #4]
 8002bcc:	f003 031f 	and.w	r3, r3, #31
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d00a      	beq.n	8002bea <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	4a27      	ldr	r2, [pc, #156]	; (8002c78 <HAL_ADC_Start_DMA+0x21c>)
 8002bda:	4293      	cmp	r3, r2
 8002bdc:	d136      	bne.n	8002c4c <HAL_ADC_Start_DMA+0x1f0>
 8002bde:	4b20      	ldr	r3, [pc, #128]	; (8002c60 <HAL_ADC_Start_DMA+0x204>)
 8002be0:	685b      	ldr	r3, [r3, #4]
 8002be2:	f003 0310 	and.w	r3, r3, #16
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d130      	bne.n	8002c4c <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	689b      	ldr	r3, [r3, #8]
 8002bf0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d129      	bne.n	8002c4c <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	689a      	ldr	r2, [r3, #8]
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002c06:	609a      	str	r2, [r3, #8]
 8002c08:	e020      	b.n	8002c4c <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	4a18      	ldr	r2, [pc, #96]	; (8002c70 <HAL_ADC_Start_DMA+0x214>)
 8002c10:	4293      	cmp	r3, r2
 8002c12:	d11b      	bne.n	8002c4c <HAL_ADC_Start_DMA+0x1f0>
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	689b      	ldr	r3, [r3, #8]
 8002c1a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d114      	bne.n	8002c4c <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	689a      	ldr	r2, [r3, #8]
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002c30:	609a      	str	r2, [r3, #8]
 8002c32:	e00b      	b.n	8002c4c <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c38:	f043 0210 	orr.w	r2, r3, #16
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c44:	f043 0201 	orr.w	r2, r3, #1
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002c4c:	2300      	movs	r3, #0
}
 8002c4e:	4618      	mov	r0, r3
 8002c50:	3718      	adds	r7, #24
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bd80      	pop	{r7, pc}
 8002c56:	bf00      	nop
 8002c58:	20000000 	.word	0x20000000
 8002c5c:	431bde83 	.word	0x431bde83
 8002c60:	40012300 	.word	0x40012300
 8002c64:	080030f5 	.word	0x080030f5
 8002c68:	080031af 	.word	0x080031af
 8002c6c:	080031cb 	.word	0x080031cb
 8002c70:	40012000 	.word	0x40012000
 8002c74:	40012100 	.word	0x40012100
 8002c78:	40012200 	.word	0x40012200

08002c7c <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	b083      	sub	sp, #12
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002c84:	bf00      	nop
 8002c86:	370c      	adds	r7, #12
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8e:	4770      	bx	lr

08002c90 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002c90:	b480      	push	{r7}
 8002c92:	b083      	sub	sp, #12
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002c98:	bf00      	nop
 8002c9a:	370c      	adds	r7, #12
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca2:	4770      	bx	lr

08002ca4 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	b083      	sub	sp, #12
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002cac:	bf00      	nop
 8002cae:	370c      	adds	r7, #12
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb6:	4770      	bx	lr

08002cb8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002cb8:	b480      	push	{r7}
 8002cba:	b085      	sub	sp, #20
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
 8002cc0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ccc:	2b01      	cmp	r3, #1
 8002cce:	d101      	bne.n	8002cd4 <HAL_ADC_ConfigChannel+0x1c>
 8002cd0:	2302      	movs	r3, #2
 8002cd2:	e105      	b.n	8002ee0 <HAL_ADC_ConfigChannel+0x228>
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	2201      	movs	r2, #1
 8002cd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002cdc:	683b      	ldr	r3, [r7, #0]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	2b09      	cmp	r3, #9
 8002ce2:	d925      	bls.n	8002d30 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	68d9      	ldr	r1, [r3, #12]
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	b29b      	uxth	r3, r3
 8002cf0:	461a      	mov	r2, r3
 8002cf2:	4613      	mov	r3, r2
 8002cf4:	005b      	lsls	r3, r3, #1
 8002cf6:	4413      	add	r3, r2
 8002cf8:	3b1e      	subs	r3, #30
 8002cfa:	2207      	movs	r2, #7
 8002cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8002d00:	43da      	mvns	r2, r3
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	400a      	ands	r2, r1
 8002d08:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	68d9      	ldr	r1, [r3, #12]
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	689a      	ldr	r2, [r3, #8]
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	b29b      	uxth	r3, r3
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	4603      	mov	r3, r0
 8002d1e:	005b      	lsls	r3, r3, #1
 8002d20:	4403      	add	r3, r0
 8002d22:	3b1e      	subs	r3, #30
 8002d24:	409a      	lsls	r2, r3
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	430a      	orrs	r2, r1
 8002d2c:	60da      	str	r2, [r3, #12]
 8002d2e:	e022      	b.n	8002d76 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	6919      	ldr	r1, [r3, #16]
 8002d36:	683b      	ldr	r3, [r7, #0]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	b29b      	uxth	r3, r3
 8002d3c:	461a      	mov	r2, r3
 8002d3e:	4613      	mov	r3, r2
 8002d40:	005b      	lsls	r3, r3, #1
 8002d42:	4413      	add	r3, r2
 8002d44:	2207      	movs	r2, #7
 8002d46:	fa02 f303 	lsl.w	r3, r2, r3
 8002d4a:	43da      	mvns	r2, r3
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	400a      	ands	r2, r1
 8002d52:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	6919      	ldr	r1, [r3, #16]
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	689a      	ldr	r2, [r3, #8]
 8002d5e:	683b      	ldr	r3, [r7, #0]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	b29b      	uxth	r3, r3
 8002d64:	4618      	mov	r0, r3
 8002d66:	4603      	mov	r3, r0
 8002d68:	005b      	lsls	r3, r3, #1
 8002d6a:	4403      	add	r3, r0
 8002d6c:	409a      	lsls	r2, r3
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	430a      	orrs	r2, r1
 8002d74:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	685b      	ldr	r3, [r3, #4]
 8002d7a:	2b06      	cmp	r3, #6
 8002d7c:	d824      	bhi.n	8002dc8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	685a      	ldr	r2, [r3, #4]
 8002d88:	4613      	mov	r3, r2
 8002d8a:	009b      	lsls	r3, r3, #2
 8002d8c:	4413      	add	r3, r2
 8002d8e:	3b05      	subs	r3, #5
 8002d90:	221f      	movs	r2, #31
 8002d92:	fa02 f303 	lsl.w	r3, r2, r3
 8002d96:	43da      	mvns	r2, r3
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	400a      	ands	r2, r1
 8002d9e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	b29b      	uxth	r3, r3
 8002dac:	4618      	mov	r0, r3
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	685a      	ldr	r2, [r3, #4]
 8002db2:	4613      	mov	r3, r2
 8002db4:	009b      	lsls	r3, r3, #2
 8002db6:	4413      	add	r3, r2
 8002db8:	3b05      	subs	r3, #5
 8002dba:	fa00 f203 	lsl.w	r2, r0, r3
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	430a      	orrs	r2, r1
 8002dc4:	635a      	str	r2, [r3, #52]	; 0x34
 8002dc6:	e04c      	b.n	8002e62 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	685b      	ldr	r3, [r3, #4]
 8002dcc:	2b0c      	cmp	r3, #12
 8002dce:	d824      	bhi.n	8002e1a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002dd6:	683b      	ldr	r3, [r7, #0]
 8002dd8:	685a      	ldr	r2, [r3, #4]
 8002dda:	4613      	mov	r3, r2
 8002ddc:	009b      	lsls	r3, r3, #2
 8002dde:	4413      	add	r3, r2
 8002de0:	3b23      	subs	r3, #35	; 0x23
 8002de2:	221f      	movs	r2, #31
 8002de4:	fa02 f303 	lsl.w	r3, r2, r3
 8002de8:	43da      	mvns	r2, r3
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	400a      	ands	r2, r1
 8002df0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	b29b      	uxth	r3, r3
 8002dfe:	4618      	mov	r0, r3
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	685a      	ldr	r2, [r3, #4]
 8002e04:	4613      	mov	r3, r2
 8002e06:	009b      	lsls	r3, r3, #2
 8002e08:	4413      	add	r3, r2
 8002e0a:	3b23      	subs	r3, #35	; 0x23
 8002e0c:	fa00 f203 	lsl.w	r2, r0, r3
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	430a      	orrs	r2, r1
 8002e16:	631a      	str	r2, [r3, #48]	; 0x30
 8002e18:	e023      	b.n	8002e62 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	685a      	ldr	r2, [r3, #4]
 8002e24:	4613      	mov	r3, r2
 8002e26:	009b      	lsls	r3, r3, #2
 8002e28:	4413      	add	r3, r2
 8002e2a:	3b41      	subs	r3, #65	; 0x41
 8002e2c:	221f      	movs	r2, #31
 8002e2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e32:	43da      	mvns	r2, r3
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	400a      	ands	r2, r1
 8002e3a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002e42:	683b      	ldr	r3, [r7, #0]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	b29b      	uxth	r3, r3
 8002e48:	4618      	mov	r0, r3
 8002e4a:	683b      	ldr	r3, [r7, #0]
 8002e4c:	685a      	ldr	r2, [r3, #4]
 8002e4e:	4613      	mov	r3, r2
 8002e50:	009b      	lsls	r3, r3, #2
 8002e52:	4413      	add	r3, r2
 8002e54:	3b41      	subs	r3, #65	; 0x41
 8002e56:	fa00 f203 	lsl.w	r2, r0, r3
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	430a      	orrs	r2, r1
 8002e60:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002e62:	4b22      	ldr	r3, [pc, #136]	; (8002eec <HAL_ADC_ConfigChannel+0x234>)
 8002e64:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	4a21      	ldr	r2, [pc, #132]	; (8002ef0 <HAL_ADC_ConfigChannel+0x238>)
 8002e6c:	4293      	cmp	r3, r2
 8002e6e:	d109      	bne.n	8002e84 <HAL_ADC_ConfigChannel+0x1cc>
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	2b12      	cmp	r3, #18
 8002e76:	d105      	bne.n	8002e84 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	685b      	ldr	r3, [r3, #4]
 8002e7c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	4a19      	ldr	r2, [pc, #100]	; (8002ef0 <HAL_ADC_ConfigChannel+0x238>)
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d123      	bne.n	8002ed6 <HAL_ADC_ConfigChannel+0x21e>
 8002e8e:	683b      	ldr	r3, [r7, #0]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	2b10      	cmp	r3, #16
 8002e94:	d003      	beq.n	8002e9e <HAL_ADC_ConfigChannel+0x1e6>
 8002e96:	683b      	ldr	r3, [r7, #0]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	2b11      	cmp	r3, #17
 8002e9c:	d11b      	bne.n	8002ed6 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	685b      	ldr	r3, [r3, #4]
 8002ea2:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	2b10      	cmp	r3, #16
 8002eb0:	d111      	bne.n	8002ed6 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002eb2:	4b10      	ldr	r3, [pc, #64]	; (8002ef4 <HAL_ADC_ConfigChannel+0x23c>)
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	4a10      	ldr	r2, [pc, #64]	; (8002ef8 <HAL_ADC_ConfigChannel+0x240>)
 8002eb8:	fba2 2303 	umull	r2, r3, r2, r3
 8002ebc:	0c9a      	lsrs	r2, r3, #18
 8002ebe:	4613      	mov	r3, r2
 8002ec0:	009b      	lsls	r3, r3, #2
 8002ec2:	4413      	add	r3, r2
 8002ec4:	005b      	lsls	r3, r3, #1
 8002ec6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002ec8:	e002      	b.n	8002ed0 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002eca:	68bb      	ldr	r3, [r7, #8]
 8002ecc:	3b01      	subs	r3, #1
 8002ece:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002ed0:	68bb      	ldr	r3, [r7, #8]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d1f9      	bne.n	8002eca <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2200      	movs	r2, #0
 8002eda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002ede:	2300      	movs	r3, #0
}
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	3714      	adds	r7, #20
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eea:	4770      	bx	lr
 8002eec:	40012300 	.word	0x40012300
 8002ef0:	40012000 	.word	0x40012000
 8002ef4:	20000000 	.word	0x20000000
 8002ef8:	431bde83 	.word	0x431bde83

08002efc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002efc:	b480      	push	{r7}
 8002efe:	b085      	sub	sp, #20
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002f04:	4b79      	ldr	r3, [pc, #484]	; (80030ec <ADC_Init+0x1f0>)
 8002f06:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	685a      	ldr	r2, [r3, #4]
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	685b      	ldr	r3, [r3, #4]
 8002f1c:	431a      	orrs	r2, r3
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	685a      	ldr	r2, [r3, #4]
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002f30:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	6859      	ldr	r1, [r3, #4]
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	691b      	ldr	r3, [r3, #16]
 8002f3c:	021a      	lsls	r2, r3, #8
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	430a      	orrs	r2, r1
 8002f44:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	685a      	ldr	r2, [r3, #4]
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002f54:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	6859      	ldr	r1, [r3, #4]
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	689a      	ldr	r2, [r3, #8]
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	430a      	orrs	r2, r1
 8002f66:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	689a      	ldr	r2, [r3, #8]
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002f76:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	6899      	ldr	r1, [r3, #8]
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	68da      	ldr	r2, [r3, #12]
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	430a      	orrs	r2, r1
 8002f88:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f8e:	4a58      	ldr	r2, [pc, #352]	; (80030f0 <ADC_Init+0x1f4>)
 8002f90:	4293      	cmp	r3, r2
 8002f92:	d022      	beq.n	8002fda <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	689a      	ldr	r2, [r3, #8]
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002fa2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	6899      	ldr	r1, [r3, #8]
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	430a      	orrs	r2, r1
 8002fb4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	689a      	ldr	r2, [r3, #8]
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002fc4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	6899      	ldr	r1, [r3, #8]
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	430a      	orrs	r2, r1
 8002fd6:	609a      	str	r2, [r3, #8]
 8002fd8:	e00f      	b.n	8002ffa <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	689a      	ldr	r2, [r3, #8]
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002fe8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	689a      	ldr	r2, [r3, #8]
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002ff8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	689a      	ldr	r2, [r3, #8]
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f022 0202 	bic.w	r2, r2, #2
 8003008:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	6899      	ldr	r1, [r3, #8]
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	7e1b      	ldrb	r3, [r3, #24]
 8003014:	005a      	lsls	r2, r3, #1
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	430a      	orrs	r2, r1
 800301c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003024:	2b00      	cmp	r3, #0
 8003026:	d01b      	beq.n	8003060 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	685a      	ldr	r2, [r3, #4]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003036:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	685a      	ldr	r2, [r3, #4]
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003046:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	6859      	ldr	r1, [r3, #4]
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003052:	3b01      	subs	r3, #1
 8003054:	035a      	lsls	r2, r3, #13
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	430a      	orrs	r2, r1
 800305c:	605a      	str	r2, [r3, #4]
 800305e:	e007      	b.n	8003070 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	685a      	ldr	r2, [r3, #4]
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800306e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800307e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	69db      	ldr	r3, [r3, #28]
 800308a:	3b01      	subs	r3, #1
 800308c:	051a      	lsls	r2, r3, #20
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	430a      	orrs	r2, r1
 8003094:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	689a      	ldr	r2, [r3, #8]
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80030a4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	6899      	ldr	r1, [r3, #8]
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80030b2:	025a      	lsls	r2, r3, #9
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	430a      	orrs	r2, r1
 80030ba:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	689a      	ldr	r2, [r3, #8]
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80030ca:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	6899      	ldr	r1, [r3, #8]
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	695b      	ldr	r3, [r3, #20]
 80030d6:	029a      	lsls	r2, r3, #10
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	430a      	orrs	r2, r1
 80030de:	609a      	str	r2, [r3, #8]
}
 80030e0:	bf00      	nop
 80030e2:	3714      	adds	r7, #20
 80030e4:	46bd      	mov	sp, r7
 80030e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ea:	4770      	bx	lr
 80030ec:	40012300 	.word	0x40012300
 80030f0:	0f000001 	.word	0x0f000001

080030f4 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b084      	sub	sp, #16
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003100:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003106:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800310a:	2b00      	cmp	r3, #0
 800310c:	d13c      	bne.n	8003188 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003112:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	689b      	ldr	r3, [r3, #8]
 8003120:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003124:	2b00      	cmp	r3, #0
 8003126:	d12b      	bne.n	8003180 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800312c:	2b00      	cmp	r3, #0
 800312e:	d127      	bne.n	8003180 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003136:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800313a:	2b00      	cmp	r3, #0
 800313c:	d006      	beq.n	800314c <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	689b      	ldr	r3, [r3, #8]
 8003144:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003148:	2b00      	cmp	r3, #0
 800314a:	d119      	bne.n	8003180 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	685a      	ldr	r2, [r3, #4]
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f022 0220 	bic.w	r2, r2, #32
 800315a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003160:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800316c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003170:	2b00      	cmp	r3, #0
 8003172:	d105      	bne.n	8003180 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003178:	f043 0201 	orr.w	r2, r3, #1
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003180:	68f8      	ldr	r0, [r7, #12]
 8003182:	f7ff fd7b 	bl	8002c7c <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003186:	e00e      	b.n	80031a6 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800318c:	f003 0310 	and.w	r3, r3, #16
 8003190:	2b00      	cmp	r3, #0
 8003192:	d003      	beq.n	800319c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003194:	68f8      	ldr	r0, [r7, #12]
 8003196:	f7ff fd85 	bl	8002ca4 <HAL_ADC_ErrorCallback>
}
 800319a:	e004      	b.n	80031a6 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031a2:	6878      	ldr	r0, [r7, #4]
 80031a4:	4798      	blx	r3
}
 80031a6:	bf00      	nop
 80031a8:	3710      	adds	r7, #16
 80031aa:	46bd      	mov	sp, r7
 80031ac:	bd80      	pop	{r7, pc}

080031ae <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80031ae:	b580      	push	{r7, lr}
 80031b0:	b084      	sub	sp, #16
 80031b2:	af00      	add	r7, sp, #0
 80031b4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031ba:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80031bc:	68f8      	ldr	r0, [r7, #12]
 80031be:	f7ff fd67 	bl	8002c90 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80031c2:	bf00      	nop
 80031c4:	3710      	adds	r7, #16
 80031c6:	46bd      	mov	sp, r7
 80031c8:	bd80      	pop	{r7, pc}

080031ca <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80031ca:	b580      	push	{r7, lr}
 80031cc:	b084      	sub	sp, #16
 80031ce:	af00      	add	r7, sp, #0
 80031d0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031d6:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	2240      	movs	r2, #64	; 0x40
 80031dc:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031e2:	f043 0204 	orr.w	r2, r3, #4
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80031ea:	68f8      	ldr	r0, [r7, #12]
 80031ec:	f7ff fd5a 	bl	8002ca4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80031f0:	bf00      	nop
 80031f2:	3710      	adds	r7, #16
 80031f4:	46bd      	mov	sp, r7
 80031f6:	bd80      	pop	{r7, pc}

080031f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031f8:	b480      	push	{r7}
 80031fa:	b085      	sub	sp, #20
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	f003 0307 	and.w	r3, r3, #7
 8003206:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003208:	4b0c      	ldr	r3, [pc, #48]	; (800323c <__NVIC_SetPriorityGrouping+0x44>)
 800320a:	68db      	ldr	r3, [r3, #12]
 800320c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800320e:	68ba      	ldr	r2, [r7, #8]
 8003210:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003214:	4013      	ands	r3, r2
 8003216:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800321c:	68bb      	ldr	r3, [r7, #8]
 800321e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003220:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003224:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003228:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800322a:	4a04      	ldr	r2, [pc, #16]	; (800323c <__NVIC_SetPriorityGrouping+0x44>)
 800322c:	68bb      	ldr	r3, [r7, #8]
 800322e:	60d3      	str	r3, [r2, #12]
}
 8003230:	bf00      	nop
 8003232:	3714      	adds	r7, #20
 8003234:	46bd      	mov	sp, r7
 8003236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323a:	4770      	bx	lr
 800323c:	e000ed00 	.word	0xe000ed00

08003240 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003240:	b480      	push	{r7}
 8003242:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003244:	4b04      	ldr	r3, [pc, #16]	; (8003258 <__NVIC_GetPriorityGrouping+0x18>)
 8003246:	68db      	ldr	r3, [r3, #12]
 8003248:	0a1b      	lsrs	r3, r3, #8
 800324a:	f003 0307 	and.w	r3, r3, #7
}
 800324e:	4618      	mov	r0, r3
 8003250:	46bd      	mov	sp, r7
 8003252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003256:	4770      	bx	lr
 8003258:	e000ed00 	.word	0xe000ed00

0800325c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800325c:	b480      	push	{r7}
 800325e:	b083      	sub	sp, #12
 8003260:	af00      	add	r7, sp, #0
 8003262:	4603      	mov	r3, r0
 8003264:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003266:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800326a:	2b00      	cmp	r3, #0
 800326c:	db0b      	blt.n	8003286 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800326e:	79fb      	ldrb	r3, [r7, #7]
 8003270:	f003 021f 	and.w	r2, r3, #31
 8003274:	4907      	ldr	r1, [pc, #28]	; (8003294 <__NVIC_EnableIRQ+0x38>)
 8003276:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800327a:	095b      	lsrs	r3, r3, #5
 800327c:	2001      	movs	r0, #1
 800327e:	fa00 f202 	lsl.w	r2, r0, r2
 8003282:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003286:	bf00      	nop
 8003288:	370c      	adds	r7, #12
 800328a:	46bd      	mov	sp, r7
 800328c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003290:	4770      	bx	lr
 8003292:	bf00      	nop
 8003294:	e000e100 	.word	0xe000e100

08003298 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003298:	b480      	push	{r7}
 800329a:	b083      	sub	sp, #12
 800329c:	af00      	add	r7, sp, #0
 800329e:	4603      	mov	r3, r0
 80032a0:	6039      	str	r1, [r7, #0]
 80032a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	db0a      	blt.n	80032c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	b2da      	uxtb	r2, r3
 80032b0:	490c      	ldr	r1, [pc, #48]	; (80032e4 <__NVIC_SetPriority+0x4c>)
 80032b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032b6:	0112      	lsls	r2, r2, #4
 80032b8:	b2d2      	uxtb	r2, r2
 80032ba:	440b      	add	r3, r1
 80032bc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80032c0:	e00a      	b.n	80032d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	b2da      	uxtb	r2, r3
 80032c6:	4908      	ldr	r1, [pc, #32]	; (80032e8 <__NVIC_SetPriority+0x50>)
 80032c8:	79fb      	ldrb	r3, [r7, #7]
 80032ca:	f003 030f 	and.w	r3, r3, #15
 80032ce:	3b04      	subs	r3, #4
 80032d0:	0112      	lsls	r2, r2, #4
 80032d2:	b2d2      	uxtb	r2, r2
 80032d4:	440b      	add	r3, r1
 80032d6:	761a      	strb	r2, [r3, #24]
}
 80032d8:	bf00      	nop
 80032da:	370c      	adds	r7, #12
 80032dc:	46bd      	mov	sp, r7
 80032de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e2:	4770      	bx	lr
 80032e4:	e000e100 	.word	0xe000e100
 80032e8:	e000ed00 	.word	0xe000ed00

080032ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80032ec:	b480      	push	{r7}
 80032ee:	b089      	sub	sp, #36	; 0x24
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	60f8      	str	r0, [r7, #12]
 80032f4:	60b9      	str	r1, [r7, #8]
 80032f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	f003 0307 	and.w	r3, r3, #7
 80032fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003300:	69fb      	ldr	r3, [r7, #28]
 8003302:	f1c3 0307 	rsb	r3, r3, #7
 8003306:	2b04      	cmp	r3, #4
 8003308:	bf28      	it	cs
 800330a:	2304      	movcs	r3, #4
 800330c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800330e:	69fb      	ldr	r3, [r7, #28]
 8003310:	3304      	adds	r3, #4
 8003312:	2b06      	cmp	r3, #6
 8003314:	d902      	bls.n	800331c <NVIC_EncodePriority+0x30>
 8003316:	69fb      	ldr	r3, [r7, #28]
 8003318:	3b03      	subs	r3, #3
 800331a:	e000      	b.n	800331e <NVIC_EncodePriority+0x32>
 800331c:	2300      	movs	r3, #0
 800331e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003320:	f04f 32ff 	mov.w	r2, #4294967295
 8003324:	69bb      	ldr	r3, [r7, #24]
 8003326:	fa02 f303 	lsl.w	r3, r2, r3
 800332a:	43da      	mvns	r2, r3
 800332c:	68bb      	ldr	r3, [r7, #8]
 800332e:	401a      	ands	r2, r3
 8003330:	697b      	ldr	r3, [r7, #20]
 8003332:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003334:	f04f 31ff 	mov.w	r1, #4294967295
 8003338:	697b      	ldr	r3, [r7, #20]
 800333a:	fa01 f303 	lsl.w	r3, r1, r3
 800333e:	43d9      	mvns	r1, r3
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003344:	4313      	orrs	r3, r2
         );
}
 8003346:	4618      	mov	r0, r3
 8003348:	3724      	adds	r7, #36	; 0x24
 800334a:	46bd      	mov	sp, r7
 800334c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003350:	4770      	bx	lr

08003352 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003352:	b580      	push	{r7, lr}
 8003354:	b082      	sub	sp, #8
 8003356:	af00      	add	r7, sp, #0
 8003358:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800335a:	6878      	ldr	r0, [r7, #4]
 800335c:	f7ff ff4c 	bl	80031f8 <__NVIC_SetPriorityGrouping>
}
 8003360:	bf00      	nop
 8003362:	3708      	adds	r7, #8
 8003364:	46bd      	mov	sp, r7
 8003366:	bd80      	pop	{r7, pc}

08003368 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003368:	b580      	push	{r7, lr}
 800336a:	b086      	sub	sp, #24
 800336c:	af00      	add	r7, sp, #0
 800336e:	4603      	mov	r3, r0
 8003370:	60b9      	str	r1, [r7, #8]
 8003372:	607a      	str	r2, [r7, #4]
 8003374:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003376:	2300      	movs	r3, #0
 8003378:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800337a:	f7ff ff61 	bl	8003240 <__NVIC_GetPriorityGrouping>
 800337e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003380:	687a      	ldr	r2, [r7, #4]
 8003382:	68b9      	ldr	r1, [r7, #8]
 8003384:	6978      	ldr	r0, [r7, #20]
 8003386:	f7ff ffb1 	bl	80032ec <NVIC_EncodePriority>
 800338a:	4602      	mov	r2, r0
 800338c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003390:	4611      	mov	r1, r2
 8003392:	4618      	mov	r0, r3
 8003394:	f7ff ff80 	bl	8003298 <__NVIC_SetPriority>
}
 8003398:	bf00      	nop
 800339a:	3718      	adds	r7, #24
 800339c:	46bd      	mov	sp, r7
 800339e:	bd80      	pop	{r7, pc}

080033a0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b082      	sub	sp, #8
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	4603      	mov	r3, r0
 80033a8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80033aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033ae:	4618      	mov	r0, r3
 80033b0:	f7ff ff54 	bl	800325c <__NVIC_EnableIRQ>
}
 80033b4:	bf00      	nop
 80033b6:	3708      	adds	r7, #8
 80033b8:	46bd      	mov	sp, r7
 80033ba:	bd80      	pop	{r7, pc}

080033bc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b086      	sub	sp, #24
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80033c4:	2300      	movs	r3, #0
 80033c6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80033c8:	f7ff fad4 	bl	8002974 <HAL_GetTick>
 80033cc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d101      	bne.n	80033d8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80033d4:	2301      	movs	r3, #1
 80033d6:	e099      	b.n	800350c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	2202      	movs	r2, #2
 80033dc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2200      	movs	r2, #0
 80033e4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	681a      	ldr	r2, [r3, #0]
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f022 0201 	bic.w	r2, r2, #1
 80033f6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80033f8:	e00f      	b.n	800341a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80033fa:	f7ff fabb 	bl	8002974 <HAL_GetTick>
 80033fe:	4602      	mov	r2, r0
 8003400:	693b      	ldr	r3, [r7, #16]
 8003402:	1ad3      	subs	r3, r2, r3
 8003404:	2b05      	cmp	r3, #5
 8003406:	d908      	bls.n	800341a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2220      	movs	r2, #32
 800340c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	2203      	movs	r2, #3
 8003412:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003416:	2303      	movs	r3, #3
 8003418:	e078      	b.n	800350c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f003 0301 	and.w	r3, r3, #1
 8003424:	2b00      	cmp	r3, #0
 8003426:	d1e8      	bne.n	80033fa <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003430:	697a      	ldr	r2, [r7, #20]
 8003432:	4b38      	ldr	r3, [pc, #224]	; (8003514 <HAL_DMA_Init+0x158>)
 8003434:	4013      	ands	r3, r2
 8003436:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	685a      	ldr	r2, [r3, #4]
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	689b      	ldr	r3, [r3, #8]
 8003440:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003446:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	691b      	ldr	r3, [r3, #16]
 800344c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003452:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	699b      	ldr	r3, [r3, #24]
 8003458:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800345e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	6a1b      	ldr	r3, [r3, #32]
 8003464:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003466:	697a      	ldr	r2, [r7, #20]
 8003468:	4313      	orrs	r3, r2
 800346a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003470:	2b04      	cmp	r3, #4
 8003472:	d107      	bne.n	8003484 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800347c:	4313      	orrs	r3, r2
 800347e:	697a      	ldr	r2, [r7, #20]
 8003480:	4313      	orrs	r3, r2
 8003482:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	697a      	ldr	r2, [r7, #20]
 800348a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	695b      	ldr	r3, [r3, #20]
 8003492:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003494:	697b      	ldr	r3, [r7, #20]
 8003496:	f023 0307 	bic.w	r3, r3, #7
 800349a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034a0:	697a      	ldr	r2, [r7, #20]
 80034a2:	4313      	orrs	r3, r2
 80034a4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034aa:	2b04      	cmp	r3, #4
 80034ac:	d117      	bne.n	80034de <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034b2:	697a      	ldr	r2, [r7, #20]
 80034b4:	4313      	orrs	r3, r2
 80034b6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d00e      	beq.n	80034de <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80034c0:	6878      	ldr	r0, [r7, #4]
 80034c2:	f000 fb45 	bl	8003b50 <DMA_CheckFifoParam>
 80034c6:	4603      	mov	r3, r0
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d008      	beq.n	80034de <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	2240      	movs	r2, #64	; 0x40
 80034d0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	2201      	movs	r2, #1
 80034d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80034da:	2301      	movs	r3, #1
 80034dc:	e016      	b.n	800350c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	697a      	ldr	r2, [r7, #20]
 80034e4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80034e6:	6878      	ldr	r0, [r7, #4]
 80034e8:	f000 fafc 	bl	8003ae4 <DMA_CalcBaseAndBitshift>
 80034ec:	4603      	mov	r3, r0
 80034ee:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034f4:	223f      	movs	r2, #63	; 0x3f
 80034f6:	409a      	lsls	r2, r3
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	2200      	movs	r2, #0
 8003500:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	2201      	movs	r2, #1
 8003506:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800350a:	2300      	movs	r3, #0
}
 800350c:	4618      	mov	r0, r3
 800350e:	3718      	adds	r7, #24
 8003510:	46bd      	mov	sp, r7
 8003512:	bd80      	pop	{r7, pc}
 8003514:	f010803f 	.word	0xf010803f

08003518 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b084      	sub	sp, #16
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2b00      	cmp	r3, #0
 8003524:	d101      	bne.n	800352a <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8003526:	2301      	movs	r3, #1
 8003528:	e050      	b.n	80035cc <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003530:	b2db      	uxtb	r3, r3
 8003532:	2b02      	cmp	r3, #2
 8003534:	d101      	bne.n	800353a <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8003536:	2302      	movs	r3, #2
 8003538:	e048      	b.n	80035cc <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	681a      	ldr	r2, [r3, #0]
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f022 0201 	bic.w	r2, r2, #1
 8003548:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	2200      	movs	r2, #0
 8003550:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	2200      	movs	r2, #0
 8003558:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	2200      	movs	r2, #0
 8003560:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	2200      	movs	r2, #0
 8003568:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	2200      	movs	r2, #0
 8003570:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	2221      	movs	r2, #33	; 0x21
 8003578:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800357a:	6878      	ldr	r0, [r7, #4]
 800357c:	f000 fab2 	bl	8003ae4 <DMA_CalcBaseAndBitshift>
 8003580:	4603      	mov	r3, r0
 8003582:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2200      	movs	r2, #0
 8003588:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	2200      	movs	r2, #0
 800358e:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2200      	movs	r2, #0
 8003594:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	2200      	movs	r2, #0
 800359a:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2200      	movs	r2, #0
 80035a0:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	2200      	movs	r2, #0
 80035a6:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035ac:	223f      	movs	r2, #63	; 0x3f
 80035ae:	409a      	lsls	r2, r3
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	2200      	movs	r2, #0
 80035b8:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	2200      	movs	r2, #0
 80035be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	2200      	movs	r2, #0
 80035c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80035ca:	2300      	movs	r3, #0
}
 80035cc:	4618      	mov	r0, r3
 80035ce:	3710      	adds	r7, #16
 80035d0:	46bd      	mov	sp, r7
 80035d2:	bd80      	pop	{r7, pc}

080035d4 <HAL_DMA_Start>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b086      	sub	sp, #24
 80035d8:	af00      	add	r7, sp, #0
 80035da:	60f8      	str	r0, [r7, #12]
 80035dc:	60b9      	str	r1, [r7, #8]
 80035de:	607a      	str	r2, [r7, #4]
 80035e0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80035e2:	2300      	movs	r3, #0
 80035e4:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80035ec:	2b01      	cmp	r3, #1
 80035ee:	d101      	bne.n	80035f4 <HAL_DMA_Start+0x20>
 80035f0:	2302      	movs	r3, #2
 80035f2:	e026      	b.n	8003642 <HAL_DMA_Start+0x6e>
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	2201      	movs	r2, #1
 80035f8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003602:	b2db      	uxtb	r3, r3
 8003604:	2b01      	cmp	r3, #1
 8003606:	d115      	bne.n	8003634 <HAL_DMA_Start+0x60>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	2202      	movs	r2, #2
 800360c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	2200      	movs	r2, #0
 8003614:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003616:	683b      	ldr	r3, [r7, #0]
 8003618:	687a      	ldr	r2, [r7, #4]
 800361a:	68b9      	ldr	r1, [r7, #8]
 800361c:	68f8      	ldr	r0, [r7, #12]
 800361e:	f000 fa33 	bl	8003a88 <DMA_SetConfig>

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	681a      	ldr	r2, [r3, #0]
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f042 0201 	orr.w	r2, r2, #1
 8003630:	601a      	str	r2, [r3, #0]
 8003632:	e005      	b.n	8003640 <HAL_DMA_Start+0x6c>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	2200      	movs	r2, #0
 8003638:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800363c:	2302      	movs	r3, #2
 800363e:	75fb      	strb	r3, [r7, #23]
  } 
  return status; 
 8003640:	7dfb      	ldrb	r3, [r7, #23]
}
 8003642:	4618      	mov	r0, r3
 8003644:	3718      	adds	r7, #24
 8003646:	46bd      	mov	sp, r7
 8003648:	bd80      	pop	{r7, pc}

0800364a <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800364a:	b580      	push	{r7, lr}
 800364c:	b086      	sub	sp, #24
 800364e:	af00      	add	r7, sp, #0
 8003650:	60f8      	str	r0, [r7, #12]
 8003652:	60b9      	str	r1, [r7, #8]
 8003654:	607a      	str	r2, [r7, #4]
 8003656:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003658:	2300      	movs	r3, #0
 800365a:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003660:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003668:	2b01      	cmp	r3, #1
 800366a:	d101      	bne.n	8003670 <HAL_DMA_Start_IT+0x26>
 800366c:	2302      	movs	r3, #2
 800366e:	e040      	b.n	80036f2 <HAL_DMA_Start_IT+0xa8>
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	2201      	movs	r2, #1
 8003674:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800367e:	b2db      	uxtb	r3, r3
 8003680:	2b01      	cmp	r3, #1
 8003682:	d12f      	bne.n	80036e4 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	2202      	movs	r2, #2
 8003688:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	2200      	movs	r2, #0
 8003690:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	687a      	ldr	r2, [r7, #4]
 8003696:	68b9      	ldr	r1, [r7, #8]
 8003698:	68f8      	ldr	r0, [r7, #12]
 800369a:	f000 f9f5 	bl	8003a88 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036a2:	223f      	movs	r2, #63	; 0x3f
 80036a4:	409a      	lsls	r2, r3
 80036a6:	693b      	ldr	r3, [r7, #16]
 80036a8:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	681a      	ldr	r2, [r3, #0]
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f042 0216 	orr.w	r2, r2, #22
 80036b8:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d007      	beq.n	80036d2 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	681a      	ldr	r2, [r3, #0]
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f042 0208 	orr.w	r2, r2, #8
 80036d0:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	681a      	ldr	r2, [r3, #0]
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f042 0201 	orr.w	r2, r2, #1
 80036e0:	601a      	str	r2, [r3, #0]
 80036e2:	e005      	b.n	80036f0 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	2200      	movs	r2, #0
 80036e8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80036ec:	2302      	movs	r3, #2
 80036ee:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80036f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80036f2:	4618      	mov	r0, r3
 80036f4:	3718      	adds	r7, #24
 80036f6:	46bd      	mov	sp, r7
 80036f8:	bd80      	pop	{r7, pc}

080036fa <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80036fa:	b480      	push	{r7}
 80036fc:	b083      	sub	sp, #12
 80036fe:	af00      	add	r7, sp, #0
 8003700:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003708:	b2db      	uxtb	r3, r3
 800370a:	2b02      	cmp	r3, #2
 800370c:	d004      	beq.n	8003718 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	2280      	movs	r2, #128	; 0x80
 8003712:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003714:	2301      	movs	r3, #1
 8003716:	e00c      	b.n	8003732 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2205      	movs	r2, #5
 800371c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	681a      	ldr	r2, [r3, #0]
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f022 0201 	bic.w	r2, r2, #1
 800372e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003730:	2300      	movs	r3, #0
}
 8003732:	4618      	mov	r0, r3
 8003734:	370c      	adds	r7, #12
 8003736:	46bd      	mov	sp, r7
 8003738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373c:	4770      	bx	lr
	...

08003740 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b086      	sub	sp, #24
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003748:	2300      	movs	r3, #0
 800374a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800374c:	4b92      	ldr	r3, [pc, #584]	; (8003998 <HAL_DMA_IRQHandler+0x258>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	4a92      	ldr	r2, [pc, #584]	; (800399c <HAL_DMA_IRQHandler+0x25c>)
 8003752:	fba2 2303 	umull	r2, r3, r2, r3
 8003756:	0a9b      	lsrs	r3, r3, #10
 8003758:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800375e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003760:	693b      	ldr	r3, [r7, #16]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800376a:	2208      	movs	r2, #8
 800376c:	409a      	lsls	r2, r3
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	4013      	ands	r3, r2
 8003772:	2b00      	cmp	r3, #0
 8003774:	d01a      	beq.n	80037ac <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f003 0304 	and.w	r3, r3, #4
 8003780:	2b00      	cmp	r3, #0
 8003782:	d013      	beq.n	80037ac <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	681a      	ldr	r2, [r3, #0]
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f022 0204 	bic.w	r2, r2, #4
 8003792:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003798:	2208      	movs	r2, #8
 800379a:	409a      	lsls	r2, r3
 800379c:	693b      	ldr	r3, [r7, #16]
 800379e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037a4:	f043 0201 	orr.w	r2, r3, #1
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037b0:	2201      	movs	r2, #1
 80037b2:	409a      	lsls	r2, r3
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	4013      	ands	r3, r2
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d012      	beq.n	80037e2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	695b      	ldr	r3, [r3, #20]
 80037c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d00b      	beq.n	80037e2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037ce:	2201      	movs	r2, #1
 80037d0:	409a      	lsls	r2, r3
 80037d2:	693b      	ldr	r3, [r7, #16]
 80037d4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037da:	f043 0202 	orr.w	r2, r3, #2
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037e6:	2204      	movs	r2, #4
 80037e8:	409a      	lsls	r2, r3
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	4013      	ands	r3, r2
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d012      	beq.n	8003818 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f003 0302 	and.w	r3, r3, #2
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d00b      	beq.n	8003818 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003804:	2204      	movs	r2, #4
 8003806:	409a      	lsls	r2, r3
 8003808:	693b      	ldr	r3, [r7, #16]
 800380a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003810:	f043 0204 	orr.w	r2, r3, #4
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800381c:	2210      	movs	r2, #16
 800381e:	409a      	lsls	r2, r3
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	4013      	ands	r3, r2
 8003824:	2b00      	cmp	r3, #0
 8003826:	d043      	beq.n	80038b0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f003 0308 	and.w	r3, r3, #8
 8003832:	2b00      	cmp	r3, #0
 8003834:	d03c      	beq.n	80038b0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800383a:	2210      	movs	r2, #16
 800383c:	409a      	lsls	r2, r3
 800383e:	693b      	ldr	r3, [r7, #16]
 8003840:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800384c:	2b00      	cmp	r3, #0
 800384e:	d018      	beq.n	8003882 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800385a:	2b00      	cmp	r3, #0
 800385c:	d108      	bne.n	8003870 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003862:	2b00      	cmp	r3, #0
 8003864:	d024      	beq.n	80038b0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800386a:	6878      	ldr	r0, [r7, #4]
 800386c:	4798      	blx	r3
 800386e:	e01f      	b.n	80038b0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003874:	2b00      	cmp	r3, #0
 8003876:	d01b      	beq.n	80038b0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800387c:	6878      	ldr	r0, [r7, #4]
 800387e:	4798      	blx	r3
 8003880:	e016      	b.n	80038b0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800388c:	2b00      	cmp	r3, #0
 800388e:	d107      	bne.n	80038a0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	681a      	ldr	r2, [r3, #0]
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f022 0208 	bic.w	r2, r2, #8
 800389e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d003      	beq.n	80038b0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038ac:	6878      	ldr	r0, [r7, #4]
 80038ae:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038b4:	2220      	movs	r2, #32
 80038b6:	409a      	lsls	r2, r3
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	4013      	ands	r3, r2
 80038bc:	2b00      	cmp	r3, #0
 80038be:	f000 808e 	beq.w	80039de <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f003 0310 	and.w	r3, r3, #16
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	f000 8086 	beq.w	80039de <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038d6:	2220      	movs	r2, #32
 80038d8:	409a      	lsls	r2, r3
 80038da:	693b      	ldr	r3, [r7, #16]
 80038dc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80038e4:	b2db      	uxtb	r3, r3
 80038e6:	2b05      	cmp	r3, #5
 80038e8:	d136      	bne.n	8003958 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	681a      	ldr	r2, [r3, #0]
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f022 0216 	bic.w	r2, r2, #22
 80038f8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	695a      	ldr	r2, [r3, #20]
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003908:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800390e:	2b00      	cmp	r3, #0
 8003910:	d103      	bne.n	800391a <HAL_DMA_IRQHandler+0x1da>
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003916:	2b00      	cmp	r3, #0
 8003918:	d007      	beq.n	800392a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	681a      	ldr	r2, [r3, #0]
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f022 0208 	bic.w	r2, r2, #8
 8003928:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800392e:	223f      	movs	r2, #63	; 0x3f
 8003930:	409a      	lsls	r2, r3
 8003932:	693b      	ldr	r3, [r7, #16]
 8003934:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	2201      	movs	r2, #1
 800393a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	2200      	movs	r2, #0
 8003942:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800394a:	2b00      	cmp	r3, #0
 800394c:	d07d      	beq.n	8003a4a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003952:	6878      	ldr	r0, [r7, #4]
 8003954:	4798      	blx	r3
        }
        return;
 8003956:	e078      	b.n	8003a4a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003962:	2b00      	cmp	r3, #0
 8003964:	d01c      	beq.n	80039a0 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003970:	2b00      	cmp	r3, #0
 8003972:	d108      	bne.n	8003986 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003978:	2b00      	cmp	r3, #0
 800397a:	d030      	beq.n	80039de <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003980:	6878      	ldr	r0, [r7, #4]
 8003982:	4798      	blx	r3
 8003984:	e02b      	b.n	80039de <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800398a:	2b00      	cmp	r3, #0
 800398c:	d027      	beq.n	80039de <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003992:	6878      	ldr	r0, [r7, #4]
 8003994:	4798      	blx	r3
 8003996:	e022      	b.n	80039de <HAL_DMA_IRQHandler+0x29e>
 8003998:	20000000 	.word	0x20000000
 800399c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d10f      	bne.n	80039ce <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	681a      	ldr	r2, [r3, #0]
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f022 0210 	bic.w	r2, r2, #16
 80039bc:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	2201      	movs	r2, #1
 80039c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2200      	movs	r2, #0
 80039ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d003      	beq.n	80039de <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039da:	6878      	ldr	r0, [r7, #4]
 80039dc:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d032      	beq.n	8003a4c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039ea:	f003 0301 	and.w	r3, r3, #1
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d022      	beq.n	8003a38 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2205      	movs	r2, #5
 80039f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	681a      	ldr	r2, [r3, #0]
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f022 0201 	bic.w	r2, r2, #1
 8003a08:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003a0a:	68bb      	ldr	r3, [r7, #8]
 8003a0c:	3301      	adds	r3, #1
 8003a0e:	60bb      	str	r3, [r7, #8]
 8003a10:	697a      	ldr	r2, [r7, #20]
 8003a12:	429a      	cmp	r2, r3
 8003a14:	d307      	bcc.n	8003a26 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f003 0301 	and.w	r3, r3, #1
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d1f2      	bne.n	8003a0a <HAL_DMA_IRQHandler+0x2ca>
 8003a24:	e000      	b.n	8003a28 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8003a26:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2201      	movs	r2, #1
 8003a2c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2200      	movs	r2, #0
 8003a34:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d005      	beq.n	8003a4c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a44:	6878      	ldr	r0, [r7, #4]
 8003a46:	4798      	blx	r3
 8003a48:	e000      	b.n	8003a4c <HAL_DMA_IRQHandler+0x30c>
        return;
 8003a4a:	bf00      	nop
    }
  }
}
 8003a4c:	3718      	adds	r7, #24
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	bd80      	pop	{r7, pc}
 8003a52:	bf00      	nop

08003a54 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8003a54:	b480      	push	{r7}
 8003a56:	b083      	sub	sp, #12
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003a62:	b2db      	uxtb	r3, r3
}
 8003a64:	4618      	mov	r0, r3
 8003a66:	370c      	adds	r7, #12
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6e:	4770      	bx	lr

08003a70 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8003a70:	b480      	push	{r7}
 8003a72:	b083      	sub	sp, #12
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	370c      	adds	r7, #12
 8003a80:	46bd      	mov	sp, r7
 8003a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a86:	4770      	bx	lr

08003a88 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003a88:	b480      	push	{r7}
 8003a8a:	b085      	sub	sp, #20
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	60f8      	str	r0, [r7, #12]
 8003a90:	60b9      	str	r1, [r7, #8]
 8003a92:	607a      	str	r2, [r7, #4]
 8003a94:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	681a      	ldr	r2, [r3, #0]
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003aa4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	683a      	ldr	r2, [r7, #0]
 8003aac:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	689b      	ldr	r3, [r3, #8]
 8003ab2:	2b40      	cmp	r3, #64	; 0x40
 8003ab4:	d108      	bne.n	8003ac8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	687a      	ldr	r2, [r7, #4]
 8003abc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	68ba      	ldr	r2, [r7, #8]
 8003ac4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003ac6:	e007      	b.n	8003ad8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	68ba      	ldr	r2, [r7, #8]
 8003ace:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	687a      	ldr	r2, [r7, #4]
 8003ad6:	60da      	str	r2, [r3, #12]
}
 8003ad8:	bf00      	nop
 8003ada:	3714      	adds	r7, #20
 8003adc:	46bd      	mov	sp, r7
 8003ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae2:	4770      	bx	lr

08003ae4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003ae4:	b480      	push	{r7}
 8003ae6:	b085      	sub	sp, #20
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	b2db      	uxtb	r3, r3
 8003af2:	3b10      	subs	r3, #16
 8003af4:	4a14      	ldr	r2, [pc, #80]	; (8003b48 <DMA_CalcBaseAndBitshift+0x64>)
 8003af6:	fba2 2303 	umull	r2, r3, r2, r3
 8003afa:	091b      	lsrs	r3, r3, #4
 8003afc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003afe:	4a13      	ldr	r2, [pc, #76]	; (8003b4c <DMA_CalcBaseAndBitshift+0x68>)
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	4413      	add	r3, r2
 8003b04:	781b      	ldrb	r3, [r3, #0]
 8003b06:	461a      	mov	r2, r3
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	2b03      	cmp	r3, #3
 8003b10:	d909      	bls.n	8003b26 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003b1a:	f023 0303 	bic.w	r3, r3, #3
 8003b1e:	1d1a      	adds	r2, r3, #4
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	659a      	str	r2, [r3, #88]	; 0x58
 8003b24:	e007      	b.n	8003b36 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003b2e:	f023 0303 	bic.w	r3, r3, #3
 8003b32:	687a      	ldr	r2, [r7, #4]
 8003b34:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	3714      	adds	r7, #20
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b44:	4770      	bx	lr
 8003b46:	bf00      	nop
 8003b48:	aaaaaaab 	.word	0xaaaaaaab
 8003b4c:	0801ccac 	.word	0x0801ccac

08003b50 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003b50:	b480      	push	{r7}
 8003b52:	b085      	sub	sp, #20
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003b58:	2300      	movs	r3, #0
 8003b5a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b60:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	699b      	ldr	r3, [r3, #24]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d11f      	bne.n	8003baa <DMA_CheckFifoParam+0x5a>
 8003b6a:	68bb      	ldr	r3, [r7, #8]
 8003b6c:	2b03      	cmp	r3, #3
 8003b6e:	d856      	bhi.n	8003c1e <DMA_CheckFifoParam+0xce>
 8003b70:	a201      	add	r2, pc, #4	; (adr r2, 8003b78 <DMA_CheckFifoParam+0x28>)
 8003b72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b76:	bf00      	nop
 8003b78:	08003b89 	.word	0x08003b89
 8003b7c:	08003b9b 	.word	0x08003b9b
 8003b80:	08003b89 	.word	0x08003b89
 8003b84:	08003c1f 	.word	0x08003c1f
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b8c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d046      	beq.n	8003c22 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003b94:	2301      	movs	r3, #1
 8003b96:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b98:	e043      	b.n	8003c22 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b9e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003ba2:	d140      	bne.n	8003c26 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003ba4:	2301      	movs	r3, #1
 8003ba6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ba8:	e03d      	b.n	8003c26 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	699b      	ldr	r3, [r3, #24]
 8003bae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003bb2:	d121      	bne.n	8003bf8 <DMA_CheckFifoParam+0xa8>
 8003bb4:	68bb      	ldr	r3, [r7, #8]
 8003bb6:	2b03      	cmp	r3, #3
 8003bb8:	d837      	bhi.n	8003c2a <DMA_CheckFifoParam+0xda>
 8003bba:	a201      	add	r2, pc, #4	; (adr r2, 8003bc0 <DMA_CheckFifoParam+0x70>)
 8003bbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bc0:	08003bd1 	.word	0x08003bd1
 8003bc4:	08003bd7 	.word	0x08003bd7
 8003bc8:	08003bd1 	.word	0x08003bd1
 8003bcc:	08003be9 	.word	0x08003be9
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003bd0:	2301      	movs	r3, #1
 8003bd2:	73fb      	strb	r3, [r7, #15]
      break;
 8003bd4:	e030      	b.n	8003c38 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bda:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d025      	beq.n	8003c2e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003be2:	2301      	movs	r3, #1
 8003be4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003be6:	e022      	b.n	8003c2e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bec:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003bf0:	d11f      	bne.n	8003c32 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003bf6:	e01c      	b.n	8003c32 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003bf8:	68bb      	ldr	r3, [r7, #8]
 8003bfa:	2b02      	cmp	r3, #2
 8003bfc:	d903      	bls.n	8003c06 <DMA_CheckFifoParam+0xb6>
 8003bfe:	68bb      	ldr	r3, [r7, #8]
 8003c00:	2b03      	cmp	r3, #3
 8003c02:	d003      	beq.n	8003c0c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003c04:	e018      	b.n	8003c38 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003c06:	2301      	movs	r3, #1
 8003c08:	73fb      	strb	r3, [r7, #15]
      break;
 8003c0a:	e015      	b.n	8003c38 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c10:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d00e      	beq.n	8003c36 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003c18:	2301      	movs	r3, #1
 8003c1a:	73fb      	strb	r3, [r7, #15]
      break;
 8003c1c:	e00b      	b.n	8003c36 <DMA_CheckFifoParam+0xe6>
      break;
 8003c1e:	bf00      	nop
 8003c20:	e00a      	b.n	8003c38 <DMA_CheckFifoParam+0xe8>
      break;
 8003c22:	bf00      	nop
 8003c24:	e008      	b.n	8003c38 <DMA_CheckFifoParam+0xe8>
      break;
 8003c26:	bf00      	nop
 8003c28:	e006      	b.n	8003c38 <DMA_CheckFifoParam+0xe8>
      break;
 8003c2a:	bf00      	nop
 8003c2c:	e004      	b.n	8003c38 <DMA_CheckFifoParam+0xe8>
      break;
 8003c2e:	bf00      	nop
 8003c30:	e002      	b.n	8003c38 <DMA_CheckFifoParam+0xe8>
      break;   
 8003c32:	bf00      	nop
 8003c34:	e000      	b.n	8003c38 <DMA_CheckFifoParam+0xe8>
      break;
 8003c36:	bf00      	nop
    }
  } 
  
  return status; 
 8003c38:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	3714      	adds	r7, #20
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c44:	4770      	bx	lr
 8003c46:	bf00      	nop

08003c48 <HAL_DMAEx_MultiBufferStart>:
  * @param  SecondMemAddress The second memory Buffer address in case of multi buffer Transfer  
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b086      	sub	sp, #24
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	60f8      	str	r0, [r7, #12]
 8003c50:	60b9      	str	r1, [r7, #8]
 8003c52:	607a      	str	r2, [r7, #4]
 8003c54:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003c56:	2300      	movs	r3, #0
 8003c58:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Memory-to-memory transfer not supported in double buffering mode */
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	689b      	ldr	r3, [r3, #8]
 8003c5e:	2b80      	cmp	r3, #128	; 0x80
 8003c60:	d106      	bne.n	8003c70 <HAL_DMAEx_MultiBufferStart+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003c68:	655a      	str	r2, [r3, #84]	; 0x54
    status = HAL_ERROR;
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	75fb      	strb	r3, [r7, #23]
 8003c6e:	e031      	b.n	8003cd4 <HAL_DMAEx_MultiBufferStart+0x8c>
  }
  else
  {
    /* Process Locked */
    __HAL_LOCK(hdma);
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003c76:	2b01      	cmp	r3, #1
 8003c78:	d101      	bne.n	8003c7e <HAL_DMAEx_MultiBufferStart+0x36>
 8003c7a:	2302      	movs	r3, #2
 8003c7c:	e02b      	b.n	8003cd6 <HAL_DMAEx_MultiBufferStart+0x8e>
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	2201      	movs	r2, #1
 8003c82:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    if(HAL_DMA_STATE_READY == hdma->State)
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003c8c:	b2db      	uxtb	r3, r3
 8003c8e:	2b01      	cmp	r3, #1
 8003c90:	d11e      	bne.n	8003cd0 <HAL_DMAEx_MultiBufferStart+0x88>
    {
      /* Change DMA peripheral state */
      hdma->State = HAL_DMA_STATE_BUSY; 
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	2202      	movs	r2, #2
 8003c96:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      /* Enable the double buffer mode */
      hdma->Instance->CR |= (uint32_t)DMA_SxCR_DBM;
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	681a      	ldr	r2, [r3, #0]
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003ca8:	601a      	str	r2, [r3, #0]
      
      /* Configure DMA Stream destination address */
      hdma->Instance->M1AR = SecondMemAddress;
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	683a      	ldr	r2, [r7, #0]
 8003cb0:	611a      	str	r2, [r3, #16]
      
      /* Configure the source, destination address and the data length */
      DMA_MultiBufferSetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003cb2:	6a3b      	ldr	r3, [r7, #32]
 8003cb4:	687a      	ldr	r2, [r7, #4]
 8003cb6:	68b9      	ldr	r1, [r7, #8]
 8003cb8:	68f8      	ldr	r0, [r7, #12]
 8003cba:	f000 f810 	bl	8003cde <DMA_MultiBufferSetConfig>
      
      /* Enable the peripheral */
      __HAL_DMA_ENABLE(hdma);
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	681a      	ldr	r2, [r3, #0]
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f042 0201 	orr.w	r2, r2, #1
 8003ccc:	601a      	str	r2, [r3, #0]
 8003cce:	e001      	b.n	8003cd4 <HAL_DMAEx_MultiBufferStart+0x8c>
    }
    else
    {
      /* Return error status */
      status = HAL_BUSY;
 8003cd0:	2302      	movs	r3, #2
 8003cd2:	75fb      	strb	r3, [r7, #23]
    }
  }
  return status;
 8003cd4:	7dfb      	ldrb	r3, [r7, #23]
}
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	3718      	adds	r7, #24
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	bd80      	pop	{r7, pc}

08003cde <DMA_MultiBufferSetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_MultiBufferSetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{  
 8003cde:	b480      	push	{r7}
 8003ce0:	b085      	sub	sp, #20
 8003ce2:	af00      	add	r7, sp, #0
 8003ce4:	60f8      	str	r0, [r7, #12]
 8003ce6:	60b9      	str	r1, [r7, #8]
 8003ce8:	607a      	str	r2, [r7, #4]
 8003cea:	603b      	str	r3, [r7, #0]
  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	683a      	ldr	r2, [r7, #0]
 8003cf2:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	689b      	ldr	r3, [r3, #8]
 8003cf8:	2b40      	cmp	r3, #64	; 0x40
 8003cfa:	d108      	bne.n	8003d0e <DMA_MultiBufferSetConfig+0x30>
  {   
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	687a      	ldr	r2, [r7, #4]
 8003d02:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	68ba      	ldr	r2, [r7, #8]
 8003d0a:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003d0c:	e007      	b.n	8003d1e <DMA_MultiBufferSetConfig+0x40>
    hdma->Instance->PAR = SrcAddress;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	68ba      	ldr	r2, [r7, #8]
 8003d14:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	687a      	ldr	r2, [r7, #4]
 8003d1c:	60da      	str	r2, [r3, #12]
}
 8003d1e:	bf00      	nop
 8003d20:	3714      	adds	r7, #20
 8003d22:	46bd      	mov	sp, r7
 8003d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d28:	4770      	bx	lr
	...

08003d2c <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8003d2c:	b580      	push	{r7, lr}
 8003d2e:	b086      	sub	sp, #24
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	60f8      	str	r0, [r7, #12]
 8003d34:	60b9      	str	r1, [r7, #8]
 8003d36:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003d3a:	2301      	movs	r3, #1
 8003d3c:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8003d3e:	4b23      	ldr	r3, [pc, #140]	; (8003dcc <HAL_FLASH_Program+0xa0>)
 8003d40:	7e1b      	ldrb	r3, [r3, #24]
 8003d42:	2b01      	cmp	r3, #1
 8003d44:	d101      	bne.n	8003d4a <HAL_FLASH_Program+0x1e>
 8003d46:	2302      	movs	r3, #2
 8003d48:	e03b      	b.n	8003dc2 <HAL_FLASH_Program+0x96>
 8003d4a:	4b20      	ldr	r3, [pc, #128]	; (8003dcc <HAL_FLASH_Program+0xa0>)
 8003d4c:	2201      	movs	r2, #1
 8003d4e:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003d50:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003d54:	f000 f870 	bl	8003e38 <FLASH_WaitForLastOperation>
 8003d58:	4603      	mov	r3, r0
 8003d5a:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8003d5c:	7dfb      	ldrb	r3, [r7, #23]
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d12b      	bne.n	8003dba <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d105      	bne.n	8003d74 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8003d68:	783b      	ldrb	r3, [r7, #0]
 8003d6a:	4619      	mov	r1, r3
 8003d6c:	68b8      	ldr	r0, [r7, #8]
 8003d6e:	f000 f91b 	bl	8003fa8 <FLASH_Program_Byte>
 8003d72:	e016      	b.n	8003da2 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	2b01      	cmp	r3, #1
 8003d78:	d105      	bne.n	8003d86 <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8003d7a:	883b      	ldrh	r3, [r7, #0]
 8003d7c:	4619      	mov	r1, r3
 8003d7e:	68b8      	ldr	r0, [r7, #8]
 8003d80:	f000 f8ee 	bl	8003f60 <FLASH_Program_HalfWord>
 8003d84:	e00d      	b.n	8003da2 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	2b02      	cmp	r3, #2
 8003d8a:	d105      	bne.n	8003d98 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8003d8c:	683b      	ldr	r3, [r7, #0]
 8003d8e:	4619      	mov	r1, r3
 8003d90:	68b8      	ldr	r0, [r7, #8]
 8003d92:	f000 f8c3 	bl	8003f1c <FLASH_Program_Word>
 8003d96:	e004      	b.n	8003da2 <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8003d98:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003d9c:	68b8      	ldr	r0, [r7, #8]
 8003d9e:	f000 f88b 	bl	8003eb8 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003da2:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003da6:	f000 f847 	bl	8003e38 <FLASH_WaitForLastOperation>
 8003daa:	4603      	mov	r3, r0
 8003dac:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8003dae:	4b08      	ldr	r3, [pc, #32]	; (8003dd0 <HAL_FLASH_Program+0xa4>)
 8003db0:	691b      	ldr	r3, [r3, #16]
 8003db2:	4a07      	ldr	r2, [pc, #28]	; (8003dd0 <HAL_FLASH_Program+0xa4>)
 8003db4:	f023 0301 	bic.w	r3, r3, #1
 8003db8:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8003dba:	4b04      	ldr	r3, [pc, #16]	; (8003dcc <HAL_FLASH_Program+0xa0>)
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	761a      	strb	r2, [r3, #24]
  
  return status;
 8003dc0:	7dfb      	ldrb	r3, [r7, #23]
}
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	3718      	adds	r7, #24
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	bd80      	pop	{r7, pc}
 8003dca:	bf00      	nop
 8003dcc:	20008e04 	.word	0x20008e04
 8003dd0:	40023c00 	.word	0x40023c00

08003dd4 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8003dd4:	b480      	push	{r7}
 8003dd6:	b083      	sub	sp, #12
 8003dd8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8003dda:	2300      	movs	r3, #0
 8003ddc:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8003dde:	4b0b      	ldr	r3, [pc, #44]	; (8003e0c <HAL_FLASH_Unlock+0x38>)
 8003de0:	691b      	ldr	r3, [r3, #16]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	da0b      	bge.n	8003dfe <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8003de6:	4b09      	ldr	r3, [pc, #36]	; (8003e0c <HAL_FLASH_Unlock+0x38>)
 8003de8:	4a09      	ldr	r2, [pc, #36]	; (8003e10 <HAL_FLASH_Unlock+0x3c>)
 8003dea:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8003dec:	4b07      	ldr	r3, [pc, #28]	; (8003e0c <HAL_FLASH_Unlock+0x38>)
 8003dee:	4a09      	ldr	r2, [pc, #36]	; (8003e14 <HAL_FLASH_Unlock+0x40>)
 8003df0:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8003df2:	4b06      	ldr	r3, [pc, #24]	; (8003e0c <HAL_FLASH_Unlock+0x38>)
 8003df4:	691b      	ldr	r3, [r3, #16]
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	da01      	bge.n	8003dfe <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8003dfa:	2301      	movs	r3, #1
 8003dfc:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8003dfe:	79fb      	ldrb	r3, [r7, #7]
}
 8003e00:	4618      	mov	r0, r3
 8003e02:	370c      	adds	r7, #12
 8003e04:	46bd      	mov	sp, r7
 8003e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0a:	4770      	bx	lr
 8003e0c:	40023c00 	.word	0x40023c00
 8003e10:	45670123 	.word	0x45670123
 8003e14:	cdef89ab 	.word	0xcdef89ab

08003e18 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8003e18:	b480      	push	{r7}
 8003e1a:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8003e1c:	4b05      	ldr	r3, [pc, #20]	; (8003e34 <HAL_FLASH_Lock+0x1c>)
 8003e1e:	691b      	ldr	r3, [r3, #16]
 8003e20:	4a04      	ldr	r2, [pc, #16]	; (8003e34 <HAL_FLASH_Lock+0x1c>)
 8003e22:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003e26:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8003e28:	2300      	movs	r3, #0
}
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e32:	4770      	bx	lr
 8003e34:	40023c00 	.word	0x40023c00

08003e38 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	b084      	sub	sp, #16
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003e40:	2300      	movs	r3, #0
 8003e42:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003e44:	4b1a      	ldr	r3, [pc, #104]	; (8003eb0 <FLASH_WaitForLastOperation+0x78>)
 8003e46:	2200      	movs	r2, #0
 8003e48:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8003e4a:	f7fe fd93 	bl	8002974 <HAL_GetTick>
 8003e4e:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8003e50:	e010      	b.n	8003e74 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e58:	d00c      	beq.n	8003e74 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d007      	beq.n	8003e70 <FLASH_WaitForLastOperation+0x38>
 8003e60:	f7fe fd88 	bl	8002974 <HAL_GetTick>
 8003e64:	4602      	mov	r2, r0
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	1ad3      	subs	r3, r2, r3
 8003e6a:	687a      	ldr	r2, [r7, #4]
 8003e6c:	429a      	cmp	r2, r3
 8003e6e:	d201      	bcs.n	8003e74 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8003e70:	2303      	movs	r3, #3
 8003e72:	e019      	b.n	8003ea8 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8003e74:	4b0f      	ldr	r3, [pc, #60]	; (8003eb4 <FLASH_WaitForLastOperation+0x7c>)
 8003e76:	68db      	ldr	r3, [r3, #12]
 8003e78:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d1e8      	bne.n	8003e52 <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8003e80:	4b0c      	ldr	r3, [pc, #48]	; (8003eb4 <FLASH_WaitForLastOperation+0x7c>)
 8003e82:	68db      	ldr	r3, [r3, #12]
 8003e84:	f003 0301 	and.w	r3, r3, #1
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d002      	beq.n	8003e92 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8003e8c:	4b09      	ldr	r3, [pc, #36]	; (8003eb4 <FLASH_WaitForLastOperation+0x7c>)
 8003e8e:	2201      	movs	r2, #1
 8003e90:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8003e92:	4b08      	ldr	r3, [pc, #32]	; (8003eb4 <FLASH_WaitForLastOperation+0x7c>)
 8003e94:	68db      	ldr	r3, [r3, #12]
 8003e96:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d003      	beq.n	8003ea6 <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8003e9e:	f000 f8a5 	bl	8003fec <FLASH_SetErrorCode>
    return HAL_ERROR;
 8003ea2:	2301      	movs	r3, #1
 8003ea4:	e000      	b.n	8003ea8 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8003ea6:	2300      	movs	r3, #0
  
}  
 8003ea8:	4618      	mov	r0, r3
 8003eaa:	3710      	adds	r7, #16
 8003eac:	46bd      	mov	sp, r7
 8003eae:	bd80      	pop	{r7, pc}
 8003eb0:	20008e04 	.word	0x20008e04
 8003eb4:	40023c00 	.word	0x40023c00

08003eb8 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8003eb8:	b480      	push	{r7}
 8003eba:	b085      	sub	sp, #20
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	60f8      	str	r0, [r7, #12]
 8003ec0:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003ec4:	4b14      	ldr	r3, [pc, #80]	; (8003f18 <FLASH_Program_DoubleWord+0x60>)
 8003ec6:	691b      	ldr	r3, [r3, #16]
 8003ec8:	4a13      	ldr	r2, [pc, #76]	; (8003f18 <FLASH_Program_DoubleWord+0x60>)
 8003eca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ece:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8003ed0:	4b11      	ldr	r3, [pc, #68]	; (8003f18 <FLASH_Program_DoubleWord+0x60>)
 8003ed2:	691b      	ldr	r3, [r3, #16]
 8003ed4:	4a10      	ldr	r2, [pc, #64]	; (8003f18 <FLASH_Program_DoubleWord+0x60>)
 8003ed6:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8003eda:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003edc:	4b0e      	ldr	r3, [pc, #56]	; (8003f18 <FLASH_Program_DoubleWord+0x60>)
 8003ede:	691b      	ldr	r3, [r3, #16]
 8003ee0:	4a0d      	ldr	r2, [pc, #52]	; (8003f18 <FLASH_Program_DoubleWord+0x60>)
 8003ee2:	f043 0301 	orr.w	r3, r3, #1
 8003ee6:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	683a      	ldr	r2, [r7, #0]
 8003eec:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8003eee:	f3bf 8f6f 	isb	sy
}
 8003ef2:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8003ef4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003ef8:	f04f 0200 	mov.w	r2, #0
 8003efc:	f04f 0300 	mov.w	r3, #0
 8003f00:	000a      	movs	r2, r1
 8003f02:	2300      	movs	r3, #0
 8003f04:	68f9      	ldr	r1, [r7, #12]
 8003f06:	3104      	adds	r1, #4
 8003f08:	4613      	mov	r3, r2
 8003f0a:	600b      	str	r3, [r1, #0]
}
 8003f0c:	bf00      	nop
 8003f0e:	3714      	adds	r7, #20
 8003f10:	46bd      	mov	sp, r7
 8003f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f16:	4770      	bx	lr
 8003f18:	40023c00 	.word	0x40023c00

08003f1c <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8003f1c:	b480      	push	{r7}
 8003f1e:	b083      	sub	sp, #12
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
 8003f24:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003f26:	4b0d      	ldr	r3, [pc, #52]	; (8003f5c <FLASH_Program_Word+0x40>)
 8003f28:	691b      	ldr	r3, [r3, #16]
 8003f2a:	4a0c      	ldr	r2, [pc, #48]	; (8003f5c <FLASH_Program_Word+0x40>)
 8003f2c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f30:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8003f32:	4b0a      	ldr	r3, [pc, #40]	; (8003f5c <FLASH_Program_Word+0x40>)
 8003f34:	691b      	ldr	r3, [r3, #16]
 8003f36:	4a09      	ldr	r2, [pc, #36]	; (8003f5c <FLASH_Program_Word+0x40>)
 8003f38:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003f3c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003f3e:	4b07      	ldr	r3, [pc, #28]	; (8003f5c <FLASH_Program_Word+0x40>)
 8003f40:	691b      	ldr	r3, [r3, #16]
 8003f42:	4a06      	ldr	r2, [pc, #24]	; (8003f5c <FLASH_Program_Word+0x40>)
 8003f44:	f043 0301 	orr.w	r3, r3, #1
 8003f48:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	683a      	ldr	r2, [r7, #0]
 8003f4e:	601a      	str	r2, [r3, #0]
}
 8003f50:	bf00      	nop
 8003f52:	370c      	adds	r7, #12
 8003f54:	46bd      	mov	sp, r7
 8003f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5a:	4770      	bx	lr
 8003f5c:	40023c00 	.word	0x40023c00

08003f60 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8003f60:	b480      	push	{r7}
 8003f62:	b083      	sub	sp, #12
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
 8003f68:	460b      	mov	r3, r1
 8003f6a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003f6c:	4b0d      	ldr	r3, [pc, #52]	; (8003fa4 <FLASH_Program_HalfWord+0x44>)
 8003f6e:	691b      	ldr	r3, [r3, #16]
 8003f70:	4a0c      	ldr	r2, [pc, #48]	; (8003fa4 <FLASH_Program_HalfWord+0x44>)
 8003f72:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f76:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8003f78:	4b0a      	ldr	r3, [pc, #40]	; (8003fa4 <FLASH_Program_HalfWord+0x44>)
 8003f7a:	691b      	ldr	r3, [r3, #16]
 8003f7c:	4a09      	ldr	r2, [pc, #36]	; (8003fa4 <FLASH_Program_HalfWord+0x44>)
 8003f7e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f82:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003f84:	4b07      	ldr	r3, [pc, #28]	; (8003fa4 <FLASH_Program_HalfWord+0x44>)
 8003f86:	691b      	ldr	r3, [r3, #16]
 8003f88:	4a06      	ldr	r2, [pc, #24]	; (8003fa4 <FLASH_Program_HalfWord+0x44>)
 8003f8a:	f043 0301 	orr.w	r3, r3, #1
 8003f8e:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	887a      	ldrh	r2, [r7, #2]
 8003f94:	801a      	strh	r2, [r3, #0]
}
 8003f96:	bf00      	nop
 8003f98:	370c      	adds	r7, #12
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa0:	4770      	bx	lr
 8003fa2:	bf00      	nop
 8003fa4:	40023c00 	.word	0x40023c00

08003fa8 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8003fa8:	b480      	push	{r7}
 8003faa:	b083      	sub	sp, #12
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
 8003fb0:	460b      	mov	r3, r1
 8003fb2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003fb4:	4b0c      	ldr	r3, [pc, #48]	; (8003fe8 <FLASH_Program_Byte+0x40>)
 8003fb6:	691b      	ldr	r3, [r3, #16]
 8003fb8:	4a0b      	ldr	r2, [pc, #44]	; (8003fe8 <FLASH_Program_Byte+0x40>)
 8003fba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003fbe:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8003fc0:	4b09      	ldr	r3, [pc, #36]	; (8003fe8 <FLASH_Program_Byte+0x40>)
 8003fc2:	4a09      	ldr	r2, [pc, #36]	; (8003fe8 <FLASH_Program_Byte+0x40>)
 8003fc4:	691b      	ldr	r3, [r3, #16]
 8003fc6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003fc8:	4b07      	ldr	r3, [pc, #28]	; (8003fe8 <FLASH_Program_Byte+0x40>)
 8003fca:	691b      	ldr	r3, [r3, #16]
 8003fcc:	4a06      	ldr	r2, [pc, #24]	; (8003fe8 <FLASH_Program_Byte+0x40>)
 8003fce:	f043 0301 	orr.w	r3, r3, #1
 8003fd2:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	78fa      	ldrb	r2, [r7, #3]
 8003fd8:	701a      	strb	r2, [r3, #0]
}
 8003fda:	bf00      	nop
 8003fdc:	370c      	adds	r7, #12
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe4:	4770      	bx	lr
 8003fe6:	bf00      	nop
 8003fe8:	40023c00 	.word	0x40023c00

08003fec <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8003fec:	b480      	push	{r7}
 8003fee:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8003ff0:	4b27      	ldr	r3, [pc, #156]	; (8004090 <FLASH_SetErrorCode+0xa4>)
 8003ff2:	68db      	ldr	r3, [r3, #12]
 8003ff4:	f003 0310 	and.w	r3, r3, #16
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d008      	beq.n	800400e <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8003ffc:	4b25      	ldr	r3, [pc, #148]	; (8004094 <FLASH_SetErrorCode+0xa8>)
 8003ffe:	69db      	ldr	r3, [r3, #28]
 8004000:	f043 0310 	orr.w	r3, r3, #16
 8004004:	4a23      	ldr	r2, [pc, #140]	; (8004094 <FLASH_SetErrorCode+0xa8>)
 8004006:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8004008:	4b21      	ldr	r3, [pc, #132]	; (8004090 <FLASH_SetErrorCode+0xa4>)
 800400a:	2210      	movs	r2, #16
 800400c:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 800400e:	4b20      	ldr	r3, [pc, #128]	; (8004090 <FLASH_SetErrorCode+0xa4>)
 8004010:	68db      	ldr	r3, [r3, #12]
 8004012:	f003 0320 	and.w	r3, r3, #32
 8004016:	2b00      	cmp	r3, #0
 8004018:	d008      	beq.n	800402c <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 800401a:	4b1e      	ldr	r3, [pc, #120]	; (8004094 <FLASH_SetErrorCode+0xa8>)
 800401c:	69db      	ldr	r3, [r3, #28]
 800401e:	f043 0308 	orr.w	r3, r3, #8
 8004022:	4a1c      	ldr	r2, [pc, #112]	; (8004094 <FLASH_SetErrorCode+0xa8>)
 8004024:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8004026:	4b1a      	ldr	r3, [pc, #104]	; (8004090 <FLASH_SetErrorCode+0xa4>)
 8004028:	2220      	movs	r2, #32
 800402a:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 800402c:	4b18      	ldr	r3, [pc, #96]	; (8004090 <FLASH_SetErrorCode+0xa4>)
 800402e:	68db      	ldr	r3, [r3, #12]
 8004030:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004034:	2b00      	cmp	r3, #0
 8004036:	d008      	beq.n	800404a <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8004038:	4b16      	ldr	r3, [pc, #88]	; (8004094 <FLASH_SetErrorCode+0xa8>)
 800403a:	69db      	ldr	r3, [r3, #28]
 800403c:	f043 0304 	orr.w	r3, r3, #4
 8004040:	4a14      	ldr	r2, [pc, #80]	; (8004094 <FLASH_SetErrorCode+0xa8>)
 8004042:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8004044:	4b12      	ldr	r3, [pc, #72]	; (8004090 <FLASH_SetErrorCode+0xa4>)
 8004046:	2240      	movs	r2, #64	; 0x40
 8004048:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 800404a:	4b11      	ldr	r3, [pc, #68]	; (8004090 <FLASH_SetErrorCode+0xa4>)
 800404c:	68db      	ldr	r3, [r3, #12]
 800404e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004052:	2b00      	cmp	r3, #0
 8004054:	d008      	beq.n	8004068 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8004056:	4b0f      	ldr	r3, [pc, #60]	; (8004094 <FLASH_SetErrorCode+0xa8>)
 8004058:	69db      	ldr	r3, [r3, #28]
 800405a:	f043 0302 	orr.w	r3, r3, #2
 800405e:	4a0d      	ldr	r2, [pc, #52]	; (8004094 <FLASH_SetErrorCode+0xa8>)
 8004060:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8004062:	4b0b      	ldr	r3, [pc, #44]	; (8004090 <FLASH_SetErrorCode+0xa4>)
 8004064:	2280      	movs	r2, #128	; 0x80
 8004066:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8004068:	4b09      	ldr	r3, [pc, #36]	; (8004090 <FLASH_SetErrorCode+0xa4>)
 800406a:	68db      	ldr	r3, [r3, #12]
 800406c:	f003 0302 	and.w	r3, r3, #2
 8004070:	2b00      	cmp	r3, #0
 8004072:	d008      	beq.n	8004086 <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8004074:	4b07      	ldr	r3, [pc, #28]	; (8004094 <FLASH_SetErrorCode+0xa8>)
 8004076:	69db      	ldr	r3, [r3, #28]
 8004078:	f043 0320 	orr.w	r3, r3, #32
 800407c:	4a05      	ldr	r2, [pc, #20]	; (8004094 <FLASH_SetErrorCode+0xa8>)
 800407e:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8004080:	4b03      	ldr	r3, [pc, #12]	; (8004090 <FLASH_SetErrorCode+0xa4>)
 8004082:	2202      	movs	r2, #2
 8004084:	60da      	str	r2, [r3, #12]
  }
}
 8004086:	bf00      	nop
 8004088:	46bd      	mov	sp, r7
 800408a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408e:	4770      	bx	lr
 8004090:	40023c00 	.word	0x40023c00
 8004094:	20008e04 	.word	0x20008e04

08004098 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8004098:	b480      	push	{r7}
 800409a:	b085      	sub	sp, #20
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
 80040a0:	460b      	mov	r3, r1
 80040a2:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 80040a4:	2300      	movs	r3, #0
 80040a6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 80040a8:	78fb      	ldrb	r3, [r7, #3]
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d102      	bne.n	80040b4 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 80040ae:	2300      	movs	r3, #0
 80040b0:	60fb      	str	r3, [r7, #12]
 80040b2:	e010      	b.n	80040d6 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 80040b4:	78fb      	ldrb	r3, [r7, #3]
 80040b6:	2b01      	cmp	r3, #1
 80040b8:	d103      	bne.n	80040c2 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 80040ba:	f44f 7380 	mov.w	r3, #256	; 0x100
 80040be:	60fb      	str	r3, [r7, #12]
 80040c0:	e009      	b.n	80040d6 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 80040c2:	78fb      	ldrb	r3, [r7, #3]
 80040c4:	2b02      	cmp	r3, #2
 80040c6:	d103      	bne.n	80040d0 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 80040c8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80040cc:	60fb      	str	r3, [r7, #12]
 80040ce:	e002      	b.n	80040d6 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 80040d0:	f44f 7340 	mov.w	r3, #768	; 0x300
 80040d4:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80040d6:	4b13      	ldr	r3, [pc, #76]	; (8004124 <FLASH_Erase_Sector+0x8c>)
 80040d8:	691b      	ldr	r3, [r3, #16]
 80040da:	4a12      	ldr	r2, [pc, #72]	; (8004124 <FLASH_Erase_Sector+0x8c>)
 80040dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80040e0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 80040e2:	4b10      	ldr	r3, [pc, #64]	; (8004124 <FLASH_Erase_Sector+0x8c>)
 80040e4:	691a      	ldr	r2, [r3, #16]
 80040e6:	490f      	ldr	r1, [pc, #60]	; (8004124 <FLASH_Erase_Sector+0x8c>)
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	4313      	orrs	r3, r2
 80040ec:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 80040ee:	4b0d      	ldr	r3, [pc, #52]	; (8004124 <FLASH_Erase_Sector+0x8c>)
 80040f0:	691b      	ldr	r3, [r3, #16]
 80040f2:	4a0c      	ldr	r2, [pc, #48]	; (8004124 <FLASH_Erase_Sector+0x8c>)
 80040f4:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80040f8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 80040fa:	4b0a      	ldr	r3, [pc, #40]	; (8004124 <FLASH_Erase_Sector+0x8c>)
 80040fc:	691a      	ldr	r2, [r3, #16]
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	00db      	lsls	r3, r3, #3
 8004102:	4313      	orrs	r3, r2
 8004104:	4a07      	ldr	r2, [pc, #28]	; (8004124 <FLASH_Erase_Sector+0x8c>)
 8004106:	f043 0302 	orr.w	r3, r3, #2
 800410a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 800410c:	4b05      	ldr	r3, [pc, #20]	; (8004124 <FLASH_Erase_Sector+0x8c>)
 800410e:	691b      	ldr	r3, [r3, #16]
 8004110:	4a04      	ldr	r2, [pc, #16]	; (8004124 <FLASH_Erase_Sector+0x8c>)
 8004112:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004116:	6113      	str	r3, [r2, #16]
}
 8004118:	bf00      	nop
 800411a:	3714      	adds	r7, #20
 800411c:	46bd      	mov	sp, r7
 800411e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004122:	4770      	bx	lr
 8004124:	40023c00 	.word	0x40023c00

08004128 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004128:	b480      	push	{r7}
 800412a:	b089      	sub	sp, #36	; 0x24
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]
 8004130:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004132:	2300      	movs	r3, #0
 8004134:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004136:	2300      	movs	r3, #0
 8004138:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800413a:	2300      	movs	r3, #0
 800413c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800413e:	2300      	movs	r3, #0
 8004140:	61fb      	str	r3, [r7, #28]
 8004142:	e16b      	b.n	800441c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004144:	2201      	movs	r2, #1
 8004146:	69fb      	ldr	r3, [r7, #28]
 8004148:	fa02 f303 	lsl.w	r3, r2, r3
 800414c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800414e:	683b      	ldr	r3, [r7, #0]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	697a      	ldr	r2, [r7, #20]
 8004154:	4013      	ands	r3, r2
 8004156:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004158:	693a      	ldr	r2, [r7, #16]
 800415a:	697b      	ldr	r3, [r7, #20]
 800415c:	429a      	cmp	r2, r3
 800415e:	f040 815a 	bne.w	8004416 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004162:	683b      	ldr	r3, [r7, #0]
 8004164:	685b      	ldr	r3, [r3, #4]
 8004166:	f003 0303 	and.w	r3, r3, #3
 800416a:	2b01      	cmp	r3, #1
 800416c:	d005      	beq.n	800417a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	685b      	ldr	r3, [r3, #4]
 8004172:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004176:	2b02      	cmp	r3, #2
 8004178:	d130      	bne.n	80041dc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	689b      	ldr	r3, [r3, #8]
 800417e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004180:	69fb      	ldr	r3, [r7, #28]
 8004182:	005b      	lsls	r3, r3, #1
 8004184:	2203      	movs	r2, #3
 8004186:	fa02 f303 	lsl.w	r3, r2, r3
 800418a:	43db      	mvns	r3, r3
 800418c:	69ba      	ldr	r2, [r7, #24]
 800418e:	4013      	ands	r3, r2
 8004190:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004192:	683b      	ldr	r3, [r7, #0]
 8004194:	68da      	ldr	r2, [r3, #12]
 8004196:	69fb      	ldr	r3, [r7, #28]
 8004198:	005b      	lsls	r3, r3, #1
 800419a:	fa02 f303 	lsl.w	r3, r2, r3
 800419e:	69ba      	ldr	r2, [r7, #24]
 80041a0:	4313      	orrs	r3, r2
 80041a2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	69ba      	ldr	r2, [r7, #24]
 80041a8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	685b      	ldr	r3, [r3, #4]
 80041ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80041b0:	2201      	movs	r2, #1
 80041b2:	69fb      	ldr	r3, [r7, #28]
 80041b4:	fa02 f303 	lsl.w	r3, r2, r3
 80041b8:	43db      	mvns	r3, r3
 80041ba:	69ba      	ldr	r2, [r7, #24]
 80041bc:	4013      	ands	r3, r2
 80041be:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80041c0:	683b      	ldr	r3, [r7, #0]
 80041c2:	685b      	ldr	r3, [r3, #4]
 80041c4:	091b      	lsrs	r3, r3, #4
 80041c6:	f003 0201 	and.w	r2, r3, #1
 80041ca:	69fb      	ldr	r3, [r7, #28]
 80041cc:	fa02 f303 	lsl.w	r3, r2, r3
 80041d0:	69ba      	ldr	r2, [r7, #24]
 80041d2:	4313      	orrs	r3, r2
 80041d4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	69ba      	ldr	r2, [r7, #24]
 80041da:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80041dc:	683b      	ldr	r3, [r7, #0]
 80041de:	685b      	ldr	r3, [r3, #4]
 80041e0:	f003 0303 	and.w	r3, r3, #3
 80041e4:	2b03      	cmp	r3, #3
 80041e6:	d017      	beq.n	8004218 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	68db      	ldr	r3, [r3, #12]
 80041ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80041ee:	69fb      	ldr	r3, [r7, #28]
 80041f0:	005b      	lsls	r3, r3, #1
 80041f2:	2203      	movs	r2, #3
 80041f4:	fa02 f303 	lsl.w	r3, r2, r3
 80041f8:	43db      	mvns	r3, r3
 80041fa:	69ba      	ldr	r2, [r7, #24]
 80041fc:	4013      	ands	r3, r2
 80041fe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	689a      	ldr	r2, [r3, #8]
 8004204:	69fb      	ldr	r3, [r7, #28]
 8004206:	005b      	lsls	r3, r3, #1
 8004208:	fa02 f303 	lsl.w	r3, r2, r3
 800420c:	69ba      	ldr	r2, [r7, #24]
 800420e:	4313      	orrs	r3, r2
 8004210:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	69ba      	ldr	r2, [r7, #24]
 8004216:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004218:	683b      	ldr	r3, [r7, #0]
 800421a:	685b      	ldr	r3, [r3, #4]
 800421c:	f003 0303 	and.w	r3, r3, #3
 8004220:	2b02      	cmp	r3, #2
 8004222:	d123      	bne.n	800426c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004224:	69fb      	ldr	r3, [r7, #28]
 8004226:	08da      	lsrs	r2, r3, #3
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	3208      	adds	r2, #8
 800422c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004230:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004232:	69fb      	ldr	r3, [r7, #28]
 8004234:	f003 0307 	and.w	r3, r3, #7
 8004238:	009b      	lsls	r3, r3, #2
 800423a:	220f      	movs	r2, #15
 800423c:	fa02 f303 	lsl.w	r3, r2, r3
 8004240:	43db      	mvns	r3, r3
 8004242:	69ba      	ldr	r2, [r7, #24]
 8004244:	4013      	ands	r3, r2
 8004246:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	691a      	ldr	r2, [r3, #16]
 800424c:	69fb      	ldr	r3, [r7, #28]
 800424e:	f003 0307 	and.w	r3, r3, #7
 8004252:	009b      	lsls	r3, r3, #2
 8004254:	fa02 f303 	lsl.w	r3, r2, r3
 8004258:	69ba      	ldr	r2, [r7, #24]
 800425a:	4313      	orrs	r3, r2
 800425c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800425e:	69fb      	ldr	r3, [r7, #28]
 8004260:	08da      	lsrs	r2, r3, #3
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	3208      	adds	r2, #8
 8004266:	69b9      	ldr	r1, [r7, #24]
 8004268:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004272:	69fb      	ldr	r3, [r7, #28]
 8004274:	005b      	lsls	r3, r3, #1
 8004276:	2203      	movs	r2, #3
 8004278:	fa02 f303 	lsl.w	r3, r2, r3
 800427c:	43db      	mvns	r3, r3
 800427e:	69ba      	ldr	r2, [r7, #24]
 8004280:	4013      	ands	r3, r2
 8004282:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	685b      	ldr	r3, [r3, #4]
 8004288:	f003 0203 	and.w	r2, r3, #3
 800428c:	69fb      	ldr	r3, [r7, #28]
 800428e:	005b      	lsls	r3, r3, #1
 8004290:	fa02 f303 	lsl.w	r3, r2, r3
 8004294:	69ba      	ldr	r2, [r7, #24]
 8004296:	4313      	orrs	r3, r2
 8004298:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	69ba      	ldr	r2, [r7, #24]
 800429e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	685b      	ldr	r3, [r3, #4]
 80042a4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	f000 80b4 	beq.w	8004416 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80042ae:	2300      	movs	r3, #0
 80042b0:	60fb      	str	r3, [r7, #12]
 80042b2:	4b60      	ldr	r3, [pc, #384]	; (8004434 <HAL_GPIO_Init+0x30c>)
 80042b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042b6:	4a5f      	ldr	r2, [pc, #380]	; (8004434 <HAL_GPIO_Init+0x30c>)
 80042b8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80042bc:	6453      	str	r3, [r2, #68]	; 0x44
 80042be:	4b5d      	ldr	r3, [pc, #372]	; (8004434 <HAL_GPIO_Init+0x30c>)
 80042c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042c2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80042c6:	60fb      	str	r3, [r7, #12]
 80042c8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80042ca:	4a5b      	ldr	r2, [pc, #364]	; (8004438 <HAL_GPIO_Init+0x310>)
 80042cc:	69fb      	ldr	r3, [r7, #28]
 80042ce:	089b      	lsrs	r3, r3, #2
 80042d0:	3302      	adds	r3, #2
 80042d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80042d8:	69fb      	ldr	r3, [r7, #28]
 80042da:	f003 0303 	and.w	r3, r3, #3
 80042de:	009b      	lsls	r3, r3, #2
 80042e0:	220f      	movs	r2, #15
 80042e2:	fa02 f303 	lsl.w	r3, r2, r3
 80042e6:	43db      	mvns	r3, r3
 80042e8:	69ba      	ldr	r2, [r7, #24]
 80042ea:	4013      	ands	r3, r2
 80042ec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	4a52      	ldr	r2, [pc, #328]	; (800443c <HAL_GPIO_Init+0x314>)
 80042f2:	4293      	cmp	r3, r2
 80042f4:	d02b      	beq.n	800434e <HAL_GPIO_Init+0x226>
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	4a51      	ldr	r2, [pc, #324]	; (8004440 <HAL_GPIO_Init+0x318>)
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d025      	beq.n	800434a <HAL_GPIO_Init+0x222>
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	4a50      	ldr	r2, [pc, #320]	; (8004444 <HAL_GPIO_Init+0x31c>)
 8004302:	4293      	cmp	r3, r2
 8004304:	d01f      	beq.n	8004346 <HAL_GPIO_Init+0x21e>
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	4a4f      	ldr	r2, [pc, #316]	; (8004448 <HAL_GPIO_Init+0x320>)
 800430a:	4293      	cmp	r3, r2
 800430c:	d019      	beq.n	8004342 <HAL_GPIO_Init+0x21a>
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	4a4e      	ldr	r2, [pc, #312]	; (800444c <HAL_GPIO_Init+0x324>)
 8004312:	4293      	cmp	r3, r2
 8004314:	d013      	beq.n	800433e <HAL_GPIO_Init+0x216>
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	4a4d      	ldr	r2, [pc, #308]	; (8004450 <HAL_GPIO_Init+0x328>)
 800431a:	4293      	cmp	r3, r2
 800431c:	d00d      	beq.n	800433a <HAL_GPIO_Init+0x212>
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	4a4c      	ldr	r2, [pc, #304]	; (8004454 <HAL_GPIO_Init+0x32c>)
 8004322:	4293      	cmp	r3, r2
 8004324:	d007      	beq.n	8004336 <HAL_GPIO_Init+0x20e>
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	4a4b      	ldr	r2, [pc, #300]	; (8004458 <HAL_GPIO_Init+0x330>)
 800432a:	4293      	cmp	r3, r2
 800432c:	d101      	bne.n	8004332 <HAL_GPIO_Init+0x20a>
 800432e:	2307      	movs	r3, #7
 8004330:	e00e      	b.n	8004350 <HAL_GPIO_Init+0x228>
 8004332:	2308      	movs	r3, #8
 8004334:	e00c      	b.n	8004350 <HAL_GPIO_Init+0x228>
 8004336:	2306      	movs	r3, #6
 8004338:	e00a      	b.n	8004350 <HAL_GPIO_Init+0x228>
 800433a:	2305      	movs	r3, #5
 800433c:	e008      	b.n	8004350 <HAL_GPIO_Init+0x228>
 800433e:	2304      	movs	r3, #4
 8004340:	e006      	b.n	8004350 <HAL_GPIO_Init+0x228>
 8004342:	2303      	movs	r3, #3
 8004344:	e004      	b.n	8004350 <HAL_GPIO_Init+0x228>
 8004346:	2302      	movs	r3, #2
 8004348:	e002      	b.n	8004350 <HAL_GPIO_Init+0x228>
 800434a:	2301      	movs	r3, #1
 800434c:	e000      	b.n	8004350 <HAL_GPIO_Init+0x228>
 800434e:	2300      	movs	r3, #0
 8004350:	69fa      	ldr	r2, [r7, #28]
 8004352:	f002 0203 	and.w	r2, r2, #3
 8004356:	0092      	lsls	r2, r2, #2
 8004358:	4093      	lsls	r3, r2
 800435a:	69ba      	ldr	r2, [r7, #24]
 800435c:	4313      	orrs	r3, r2
 800435e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004360:	4935      	ldr	r1, [pc, #212]	; (8004438 <HAL_GPIO_Init+0x310>)
 8004362:	69fb      	ldr	r3, [r7, #28]
 8004364:	089b      	lsrs	r3, r3, #2
 8004366:	3302      	adds	r3, #2
 8004368:	69ba      	ldr	r2, [r7, #24]
 800436a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800436e:	4b3b      	ldr	r3, [pc, #236]	; (800445c <HAL_GPIO_Init+0x334>)
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004374:	693b      	ldr	r3, [r7, #16]
 8004376:	43db      	mvns	r3, r3
 8004378:	69ba      	ldr	r2, [r7, #24]
 800437a:	4013      	ands	r3, r2
 800437c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800437e:	683b      	ldr	r3, [r7, #0]
 8004380:	685b      	ldr	r3, [r3, #4]
 8004382:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004386:	2b00      	cmp	r3, #0
 8004388:	d003      	beq.n	8004392 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800438a:	69ba      	ldr	r2, [r7, #24]
 800438c:	693b      	ldr	r3, [r7, #16]
 800438e:	4313      	orrs	r3, r2
 8004390:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004392:	4a32      	ldr	r2, [pc, #200]	; (800445c <HAL_GPIO_Init+0x334>)
 8004394:	69bb      	ldr	r3, [r7, #24]
 8004396:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004398:	4b30      	ldr	r3, [pc, #192]	; (800445c <HAL_GPIO_Init+0x334>)
 800439a:	685b      	ldr	r3, [r3, #4]
 800439c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800439e:	693b      	ldr	r3, [r7, #16]
 80043a0:	43db      	mvns	r3, r3
 80043a2:	69ba      	ldr	r2, [r7, #24]
 80043a4:	4013      	ands	r3, r2
 80043a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	685b      	ldr	r3, [r3, #4]
 80043ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d003      	beq.n	80043bc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80043b4:	69ba      	ldr	r2, [r7, #24]
 80043b6:	693b      	ldr	r3, [r7, #16]
 80043b8:	4313      	orrs	r3, r2
 80043ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80043bc:	4a27      	ldr	r2, [pc, #156]	; (800445c <HAL_GPIO_Init+0x334>)
 80043be:	69bb      	ldr	r3, [r7, #24]
 80043c0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80043c2:	4b26      	ldr	r3, [pc, #152]	; (800445c <HAL_GPIO_Init+0x334>)
 80043c4:	689b      	ldr	r3, [r3, #8]
 80043c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043c8:	693b      	ldr	r3, [r7, #16]
 80043ca:	43db      	mvns	r3, r3
 80043cc:	69ba      	ldr	r2, [r7, #24]
 80043ce:	4013      	ands	r3, r2
 80043d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80043d2:	683b      	ldr	r3, [r7, #0]
 80043d4:	685b      	ldr	r3, [r3, #4]
 80043d6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d003      	beq.n	80043e6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80043de:	69ba      	ldr	r2, [r7, #24]
 80043e0:	693b      	ldr	r3, [r7, #16]
 80043e2:	4313      	orrs	r3, r2
 80043e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80043e6:	4a1d      	ldr	r2, [pc, #116]	; (800445c <HAL_GPIO_Init+0x334>)
 80043e8:	69bb      	ldr	r3, [r7, #24]
 80043ea:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80043ec:	4b1b      	ldr	r3, [pc, #108]	; (800445c <HAL_GPIO_Init+0x334>)
 80043ee:	68db      	ldr	r3, [r3, #12]
 80043f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043f2:	693b      	ldr	r3, [r7, #16]
 80043f4:	43db      	mvns	r3, r3
 80043f6:	69ba      	ldr	r2, [r7, #24]
 80043f8:	4013      	ands	r3, r2
 80043fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80043fc:	683b      	ldr	r3, [r7, #0]
 80043fe:	685b      	ldr	r3, [r3, #4]
 8004400:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004404:	2b00      	cmp	r3, #0
 8004406:	d003      	beq.n	8004410 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004408:	69ba      	ldr	r2, [r7, #24]
 800440a:	693b      	ldr	r3, [r7, #16]
 800440c:	4313      	orrs	r3, r2
 800440e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004410:	4a12      	ldr	r2, [pc, #72]	; (800445c <HAL_GPIO_Init+0x334>)
 8004412:	69bb      	ldr	r3, [r7, #24]
 8004414:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004416:	69fb      	ldr	r3, [r7, #28]
 8004418:	3301      	adds	r3, #1
 800441a:	61fb      	str	r3, [r7, #28]
 800441c:	69fb      	ldr	r3, [r7, #28]
 800441e:	2b0f      	cmp	r3, #15
 8004420:	f67f ae90 	bls.w	8004144 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004424:	bf00      	nop
 8004426:	bf00      	nop
 8004428:	3724      	adds	r7, #36	; 0x24
 800442a:	46bd      	mov	sp, r7
 800442c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004430:	4770      	bx	lr
 8004432:	bf00      	nop
 8004434:	40023800 	.word	0x40023800
 8004438:	40013800 	.word	0x40013800
 800443c:	40020000 	.word	0x40020000
 8004440:	40020400 	.word	0x40020400
 8004444:	40020800 	.word	0x40020800
 8004448:	40020c00 	.word	0x40020c00
 800444c:	40021000 	.word	0x40021000
 8004450:	40021400 	.word	0x40021400
 8004454:	40021800 	.word	0x40021800
 8004458:	40021c00 	.word	0x40021c00
 800445c:	40013c00 	.word	0x40013c00

08004460 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004460:	b480      	push	{r7}
 8004462:	b087      	sub	sp, #28
 8004464:	af00      	add	r7, sp, #0
 8004466:	6078      	str	r0, [r7, #4]
 8004468:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800446a:	2300      	movs	r3, #0
 800446c:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 800446e:	2300      	movs	r3, #0
 8004470:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8004472:	2300      	movs	r3, #0
 8004474:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004476:	2300      	movs	r3, #0
 8004478:	617b      	str	r3, [r7, #20]
 800447a:	e0cd      	b.n	8004618 <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800447c:	2201      	movs	r2, #1
 800447e:	697b      	ldr	r3, [r7, #20]
 8004480:	fa02 f303 	lsl.w	r3, r2, r3
 8004484:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8004486:	683a      	ldr	r2, [r7, #0]
 8004488:	693b      	ldr	r3, [r7, #16]
 800448a:	4013      	ands	r3, r2
 800448c:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800448e:	68fa      	ldr	r2, [r7, #12]
 8004490:	693b      	ldr	r3, [r7, #16]
 8004492:	429a      	cmp	r2, r3
 8004494:	f040 80bd 	bne.w	8004612 <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8004498:	4a65      	ldr	r2, [pc, #404]	; (8004630 <HAL_GPIO_DeInit+0x1d0>)
 800449a:	697b      	ldr	r3, [r7, #20]
 800449c:	089b      	lsrs	r3, r3, #2
 800449e:	3302      	adds	r3, #2
 80044a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80044a4:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80044a6:	697b      	ldr	r3, [r7, #20]
 80044a8:	f003 0303 	and.w	r3, r3, #3
 80044ac:	009b      	lsls	r3, r3, #2
 80044ae:	220f      	movs	r2, #15
 80044b0:	fa02 f303 	lsl.w	r3, r2, r3
 80044b4:	68ba      	ldr	r2, [r7, #8]
 80044b6:	4013      	ands	r3, r2
 80044b8:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	4a5d      	ldr	r2, [pc, #372]	; (8004634 <HAL_GPIO_DeInit+0x1d4>)
 80044be:	4293      	cmp	r3, r2
 80044c0:	d02b      	beq.n	800451a <HAL_GPIO_DeInit+0xba>
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	4a5c      	ldr	r2, [pc, #368]	; (8004638 <HAL_GPIO_DeInit+0x1d8>)
 80044c6:	4293      	cmp	r3, r2
 80044c8:	d025      	beq.n	8004516 <HAL_GPIO_DeInit+0xb6>
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	4a5b      	ldr	r2, [pc, #364]	; (800463c <HAL_GPIO_DeInit+0x1dc>)
 80044ce:	4293      	cmp	r3, r2
 80044d0:	d01f      	beq.n	8004512 <HAL_GPIO_DeInit+0xb2>
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	4a5a      	ldr	r2, [pc, #360]	; (8004640 <HAL_GPIO_DeInit+0x1e0>)
 80044d6:	4293      	cmp	r3, r2
 80044d8:	d019      	beq.n	800450e <HAL_GPIO_DeInit+0xae>
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	4a59      	ldr	r2, [pc, #356]	; (8004644 <HAL_GPIO_DeInit+0x1e4>)
 80044de:	4293      	cmp	r3, r2
 80044e0:	d013      	beq.n	800450a <HAL_GPIO_DeInit+0xaa>
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	4a58      	ldr	r2, [pc, #352]	; (8004648 <HAL_GPIO_DeInit+0x1e8>)
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d00d      	beq.n	8004506 <HAL_GPIO_DeInit+0xa6>
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	4a57      	ldr	r2, [pc, #348]	; (800464c <HAL_GPIO_DeInit+0x1ec>)
 80044ee:	4293      	cmp	r3, r2
 80044f0:	d007      	beq.n	8004502 <HAL_GPIO_DeInit+0xa2>
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	4a56      	ldr	r2, [pc, #344]	; (8004650 <HAL_GPIO_DeInit+0x1f0>)
 80044f6:	4293      	cmp	r3, r2
 80044f8:	d101      	bne.n	80044fe <HAL_GPIO_DeInit+0x9e>
 80044fa:	2307      	movs	r3, #7
 80044fc:	e00e      	b.n	800451c <HAL_GPIO_DeInit+0xbc>
 80044fe:	2308      	movs	r3, #8
 8004500:	e00c      	b.n	800451c <HAL_GPIO_DeInit+0xbc>
 8004502:	2306      	movs	r3, #6
 8004504:	e00a      	b.n	800451c <HAL_GPIO_DeInit+0xbc>
 8004506:	2305      	movs	r3, #5
 8004508:	e008      	b.n	800451c <HAL_GPIO_DeInit+0xbc>
 800450a:	2304      	movs	r3, #4
 800450c:	e006      	b.n	800451c <HAL_GPIO_DeInit+0xbc>
 800450e:	2303      	movs	r3, #3
 8004510:	e004      	b.n	800451c <HAL_GPIO_DeInit+0xbc>
 8004512:	2302      	movs	r3, #2
 8004514:	e002      	b.n	800451c <HAL_GPIO_DeInit+0xbc>
 8004516:	2301      	movs	r3, #1
 8004518:	e000      	b.n	800451c <HAL_GPIO_DeInit+0xbc>
 800451a:	2300      	movs	r3, #0
 800451c:	697a      	ldr	r2, [r7, #20]
 800451e:	f002 0203 	and.w	r2, r2, #3
 8004522:	0092      	lsls	r2, r2, #2
 8004524:	4093      	lsls	r3, r2
 8004526:	68ba      	ldr	r2, [r7, #8]
 8004528:	429a      	cmp	r2, r3
 800452a:	d132      	bne.n	8004592 <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 800452c:	4b49      	ldr	r3, [pc, #292]	; (8004654 <HAL_GPIO_DeInit+0x1f4>)
 800452e:	681a      	ldr	r2, [r3, #0]
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	43db      	mvns	r3, r3
 8004534:	4947      	ldr	r1, [pc, #284]	; (8004654 <HAL_GPIO_DeInit+0x1f4>)
 8004536:	4013      	ands	r3, r2
 8004538:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800453a:	4b46      	ldr	r3, [pc, #280]	; (8004654 <HAL_GPIO_DeInit+0x1f4>)
 800453c:	685a      	ldr	r2, [r3, #4]
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	43db      	mvns	r3, r3
 8004542:	4944      	ldr	r1, [pc, #272]	; (8004654 <HAL_GPIO_DeInit+0x1f4>)
 8004544:	4013      	ands	r3, r2
 8004546:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8004548:	4b42      	ldr	r3, [pc, #264]	; (8004654 <HAL_GPIO_DeInit+0x1f4>)
 800454a:	689a      	ldr	r2, [r3, #8]
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	43db      	mvns	r3, r3
 8004550:	4940      	ldr	r1, [pc, #256]	; (8004654 <HAL_GPIO_DeInit+0x1f4>)
 8004552:	4013      	ands	r3, r2
 8004554:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8004556:	4b3f      	ldr	r3, [pc, #252]	; (8004654 <HAL_GPIO_DeInit+0x1f4>)
 8004558:	68da      	ldr	r2, [r3, #12]
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	43db      	mvns	r3, r3
 800455e:	493d      	ldr	r1, [pc, #244]	; (8004654 <HAL_GPIO_DeInit+0x1f4>)
 8004560:	4013      	ands	r3, r2
 8004562:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8004564:	697b      	ldr	r3, [r7, #20]
 8004566:	f003 0303 	and.w	r3, r3, #3
 800456a:	009b      	lsls	r3, r3, #2
 800456c:	220f      	movs	r2, #15
 800456e:	fa02 f303 	lsl.w	r3, r2, r3
 8004572:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8004574:	4a2e      	ldr	r2, [pc, #184]	; (8004630 <HAL_GPIO_DeInit+0x1d0>)
 8004576:	697b      	ldr	r3, [r7, #20]
 8004578:	089b      	lsrs	r3, r3, #2
 800457a:	3302      	adds	r3, #2
 800457c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8004580:	68bb      	ldr	r3, [r7, #8]
 8004582:	43da      	mvns	r2, r3
 8004584:	482a      	ldr	r0, [pc, #168]	; (8004630 <HAL_GPIO_DeInit+0x1d0>)
 8004586:	697b      	ldr	r3, [r7, #20]
 8004588:	089b      	lsrs	r3, r3, #2
 800458a:	400a      	ands	r2, r1
 800458c:	3302      	adds	r3, #2
 800458e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681a      	ldr	r2, [r3, #0]
 8004596:	697b      	ldr	r3, [r7, #20]
 8004598:	005b      	lsls	r3, r3, #1
 800459a:	2103      	movs	r1, #3
 800459c:	fa01 f303 	lsl.w	r3, r1, r3
 80045a0:	43db      	mvns	r3, r3
 80045a2:	401a      	ands	r2, r3
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80045a8:	697b      	ldr	r3, [r7, #20]
 80045aa:	08da      	lsrs	r2, r3, #3
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	3208      	adds	r2, #8
 80045b0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80045b4:	697b      	ldr	r3, [r7, #20]
 80045b6:	f003 0307 	and.w	r3, r3, #7
 80045ba:	009b      	lsls	r3, r3, #2
 80045bc:	220f      	movs	r2, #15
 80045be:	fa02 f303 	lsl.w	r3, r2, r3
 80045c2:	43db      	mvns	r3, r3
 80045c4:	697a      	ldr	r2, [r7, #20]
 80045c6:	08d2      	lsrs	r2, r2, #3
 80045c8:	4019      	ands	r1, r3
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	3208      	adds	r2, #8
 80045ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	68da      	ldr	r2, [r3, #12]
 80045d6:	697b      	ldr	r3, [r7, #20]
 80045d8:	005b      	lsls	r3, r3, #1
 80045da:	2103      	movs	r1, #3
 80045dc:	fa01 f303 	lsl.w	r3, r1, r3
 80045e0:	43db      	mvns	r3, r3
 80045e2:	401a      	ands	r2, r3
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	685a      	ldr	r2, [r3, #4]
 80045ec:	2101      	movs	r1, #1
 80045ee:	697b      	ldr	r3, [r7, #20]
 80045f0:	fa01 f303 	lsl.w	r3, r1, r3
 80045f4:	43db      	mvns	r3, r3
 80045f6:	401a      	ands	r2, r3
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	689a      	ldr	r2, [r3, #8]
 8004600:	697b      	ldr	r3, [r7, #20]
 8004602:	005b      	lsls	r3, r3, #1
 8004604:	2103      	movs	r1, #3
 8004606:	fa01 f303 	lsl.w	r3, r1, r3
 800460a:	43db      	mvns	r3, r3
 800460c:	401a      	ands	r2, r3
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004612:	697b      	ldr	r3, [r7, #20]
 8004614:	3301      	adds	r3, #1
 8004616:	617b      	str	r3, [r7, #20]
 8004618:	697b      	ldr	r3, [r7, #20]
 800461a:	2b0f      	cmp	r3, #15
 800461c:	f67f af2e 	bls.w	800447c <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8004620:	bf00      	nop
 8004622:	bf00      	nop
 8004624:	371c      	adds	r7, #28
 8004626:	46bd      	mov	sp, r7
 8004628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462c:	4770      	bx	lr
 800462e:	bf00      	nop
 8004630:	40013800 	.word	0x40013800
 8004634:	40020000 	.word	0x40020000
 8004638:	40020400 	.word	0x40020400
 800463c:	40020800 	.word	0x40020800
 8004640:	40020c00 	.word	0x40020c00
 8004644:	40021000 	.word	0x40021000
 8004648:	40021400 	.word	0x40021400
 800464c:	40021800 	.word	0x40021800
 8004650:	40021c00 	.word	0x40021c00
 8004654:	40013c00 	.word	0x40013c00

08004658 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004658:	b480      	push	{r7}
 800465a:	b083      	sub	sp, #12
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
 8004660:	460b      	mov	r3, r1
 8004662:	807b      	strh	r3, [r7, #2]
 8004664:	4613      	mov	r3, r2
 8004666:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004668:	787b      	ldrb	r3, [r7, #1]
 800466a:	2b00      	cmp	r3, #0
 800466c:	d003      	beq.n	8004676 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800466e:	887a      	ldrh	r2, [r7, #2]
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004674:	e003      	b.n	800467e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004676:	887b      	ldrh	r3, [r7, #2]
 8004678:	041a      	lsls	r2, r3, #16
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	619a      	str	r2, [r3, #24]
}
 800467e:	bf00      	nop
 8004680:	370c      	adds	r7, #12
 8004682:	46bd      	mov	sp, r7
 8004684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004688:	4770      	bx	lr

0800468a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800468a:	b480      	push	{r7}
 800468c:	b085      	sub	sp, #20
 800468e:	af00      	add	r7, sp, #0
 8004690:	6078      	str	r0, [r7, #4]
 8004692:	460b      	mov	r3, r1
 8004694:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	695b      	ldr	r3, [r3, #20]
 800469a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800469c:	887a      	ldrh	r2, [r7, #2]
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	4013      	ands	r3, r2
 80046a2:	041a      	lsls	r2, r3, #16
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	43d9      	mvns	r1, r3
 80046a8:	887b      	ldrh	r3, [r7, #2]
 80046aa:	400b      	ands	r3, r1
 80046ac:	431a      	orrs	r2, r3
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	619a      	str	r2, [r3, #24]
}
 80046b2:	bf00      	nop
 80046b4:	3714      	adds	r7, #20
 80046b6:	46bd      	mov	sp, r7
 80046b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046bc:	4770      	bx	lr
	...

080046c0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80046c0:	b580      	push	{r7, lr}
 80046c2:	b084      	sub	sp, #16
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d101      	bne.n	80046d2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80046ce:	2301      	movs	r3, #1
 80046d0:	e12b      	b.n	800492a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046d8:	b2db      	uxtb	r3, r3
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d106      	bne.n	80046ec <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2200      	movs	r2, #0
 80046e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80046e6:	6878      	ldr	r0, [r7, #4]
 80046e8:	f7fd fa1a 	bl	8001b20 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2224      	movs	r2, #36	; 0x24
 80046f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	681a      	ldr	r2, [r3, #0]
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f022 0201 	bic.w	r2, r2, #1
 8004702:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	681a      	ldr	r2, [r3, #0]
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004712:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	681a      	ldr	r2, [r3, #0]
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004722:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004724:	f001 feee 	bl	8006504 <HAL_RCC_GetPCLK1Freq>
 8004728:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	685b      	ldr	r3, [r3, #4]
 800472e:	4a81      	ldr	r2, [pc, #516]	; (8004934 <HAL_I2C_Init+0x274>)
 8004730:	4293      	cmp	r3, r2
 8004732:	d807      	bhi.n	8004744 <HAL_I2C_Init+0x84>
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	4a80      	ldr	r2, [pc, #512]	; (8004938 <HAL_I2C_Init+0x278>)
 8004738:	4293      	cmp	r3, r2
 800473a:	bf94      	ite	ls
 800473c:	2301      	movls	r3, #1
 800473e:	2300      	movhi	r3, #0
 8004740:	b2db      	uxtb	r3, r3
 8004742:	e006      	b.n	8004752 <HAL_I2C_Init+0x92>
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	4a7d      	ldr	r2, [pc, #500]	; (800493c <HAL_I2C_Init+0x27c>)
 8004748:	4293      	cmp	r3, r2
 800474a:	bf94      	ite	ls
 800474c:	2301      	movls	r3, #1
 800474e:	2300      	movhi	r3, #0
 8004750:	b2db      	uxtb	r3, r3
 8004752:	2b00      	cmp	r3, #0
 8004754:	d001      	beq.n	800475a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004756:	2301      	movs	r3, #1
 8004758:	e0e7      	b.n	800492a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	4a78      	ldr	r2, [pc, #480]	; (8004940 <HAL_I2C_Init+0x280>)
 800475e:	fba2 2303 	umull	r2, r3, r2, r3
 8004762:	0c9b      	lsrs	r3, r3, #18
 8004764:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	685b      	ldr	r3, [r3, #4]
 800476c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	68ba      	ldr	r2, [r7, #8]
 8004776:	430a      	orrs	r2, r1
 8004778:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	6a1b      	ldr	r3, [r3, #32]
 8004780:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	685b      	ldr	r3, [r3, #4]
 8004788:	4a6a      	ldr	r2, [pc, #424]	; (8004934 <HAL_I2C_Init+0x274>)
 800478a:	4293      	cmp	r3, r2
 800478c:	d802      	bhi.n	8004794 <HAL_I2C_Init+0xd4>
 800478e:	68bb      	ldr	r3, [r7, #8]
 8004790:	3301      	adds	r3, #1
 8004792:	e009      	b.n	80047a8 <HAL_I2C_Init+0xe8>
 8004794:	68bb      	ldr	r3, [r7, #8]
 8004796:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800479a:	fb02 f303 	mul.w	r3, r2, r3
 800479e:	4a69      	ldr	r2, [pc, #420]	; (8004944 <HAL_I2C_Init+0x284>)
 80047a0:	fba2 2303 	umull	r2, r3, r2, r3
 80047a4:	099b      	lsrs	r3, r3, #6
 80047a6:	3301      	adds	r3, #1
 80047a8:	687a      	ldr	r2, [r7, #4]
 80047aa:	6812      	ldr	r2, [r2, #0]
 80047ac:	430b      	orrs	r3, r1
 80047ae:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	69db      	ldr	r3, [r3, #28]
 80047b6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80047ba:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	685b      	ldr	r3, [r3, #4]
 80047c2:	495c      	ldr	r1, [pc, #368]	; (8004934 <HAL_I2C_Init+0x274>)
 80047c4:	428b      	cmp	r3, r1
 80047c6:	d819      	bhi.n	80047fc <HAL_I2C_Init+0x13c>
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	1e59      	subs	r1, r3, #1
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	685b      	ldr	r3, [r3, #4]
 80047d0:	005b      	lsls	r3, r3, #1
 80047d2:	fbb1 f3f3 	udiv	r3, r1, r3
 80047d6:	1c59      	adds	r1, r3, #1
 80047d8:	f640 73fc 	movw	r3, #4092	; 0xffc
 80047dc:	400b      	ands	r3, r1
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d00a      	beq.n	80047f8 <HAL_I2C_Init+0x138>
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	1e59      	subs	r1, r3, #1
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	685b      	ldr	r3, [r3, #4]
 80047ea:	005b      	lsls	r3, r3, #1
 80047ec:	fbb1 f3f3 	udiv	r3, r1, r3
 80047f0:	3301      	adds	r3, #1
 80047f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80047f6:	e051      	b.n	800489c <HAL_I2C_Init+0x1dc>
 80047f8:	2304      	movs	r3, #4
 80047fa:	e04f      	b.n	800489c <HAL_I2C_Init+0x1dc>
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	689b      	ldr	r3, [r3, #8]
 8004800:	2b00      	cmp	r3, #0
 8004802:	d111      	bne.n	8004828 <HAL_I2C_Init+0x168>
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	1e58      	subs	r0, r3, #1
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	6859      	ldr	r1, [r3, #4]
 800480c:	460b      	mov	r3, r1
 800480e:	005b      	lsls	r3, r3, #1
 8004810:	440b      	add	r3, r1
 8004812:	fbb0 f3f3 	udiv	r3, r0, r3
 8004816:	3301      	adds	r3, #1
 8004818:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800481c:	2b00      	cmp	r3, #0
 800481e:	bf0c      	ite	eq
 8004820:	2301      	moveq	r3, #1
 8004822:	2300      	movne	r3, #0
 8004824:	b2db      	uxtb	r3, r3
 8004826:	e012      	b.n	800484e <HAL_I2C_Init+0x18e>
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	1e58      	subs	r0, r3, #1
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6859      	ldr	r1, [r3, #4]
 8004830:	460b      	mov	r3, r1
 8004832:	009b      	lsls	r3, r3, #2
 8004834:	440b      	add	r3, r1
 8004836:	0099      	lsls	r1, r3, #2
 8004838:	440b      	add	r3, r1
 800483a:	fbb0 f3f3 	udiv	r3, r0, r3
 800483e:	3301      	adds	r3, #1
 8004840:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004844:	2b00      	cmp	r3, #0
 8004846:	bf0c      	ite	eq
 8004848:	2301      	moveq	r3, #1
 800484a:	2300      	movne	r3, #0
 800484c:	b2db      	uxtb	r3, r3
 800484e:	2b00      	cmp	r3, #0
 8004850:	d001      	beq.n	8004856 <HAL_I2C_Init+0x196>
 8004852:	2301      	movs	r3, #1
 8004854:	e022      	b.n	800489c <HAL_I2C_Init+0x1dc>
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	689b      	ldr	r3, [r3, #8]
 800485a:	2b00      	cmp	r3, #0
 800485c:	d10e      	bne.n	800487c <HAL_I2C_Init+0x1bc>
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	1e58      	subs	r0, r3, #1
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6859      	ldr	r1, [r3, #4]
 8004866:	460b      	mov	r3, r1
 8004868:	005b      	lsls	r3, r3, #1
 800486a:	440b      	add	r3, r1
 800486c:	fbb0 f3f3 	udiv	r3, r0, r3
 8004870:	3301      	adds	r3, #1
 8004872:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004876:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800487a:	e00f      	b.n	800489c <HAL_I2C_Init+0x1dc>
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	1e58      	subs	r0, r3, #1
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	6859      	ldr	r1, [r3, #4]
 8004884:	460b      	mov	r3, r1
 8004886:	009b      	lsls	r3, r3, #2
 8004888:	440b      	add	r3, r1
 800488a:	0099      	lsls	r1, r3, #2
 800488c:	440b      	add	r3, r1
 800488e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004892:	3301      	adds	r3, #1
 8004894:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004898:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800489c:	6879      	ldr	r1, [r7, #4]
 800489e:	6809      	ldr	r1, [r1, #0]
 80048a0:	4313      	orrs	r3, r2
 80048a2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	69da      	ldr	r2, [r3, #28]
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	6a1b      	ldr	r3, [r3, #32]
 80048b6:	431a      	orrs	r2, r3
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	430a      	orrs	r2, r1
 80048be:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	689b      	ldr	r3, [r3, #8]
 80048c6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80048ca:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80048ce:	687a      	ldr	r2, [r7, #4]
 80048d0:	6911      	ldr	r1, [r2, #16]
 80048d2:	687a      	ldr	r2, [r7, #4]
 80048d4:	68d2      	ldr	r2, [r2, #12]
 80048d6:	4311      	orrs	r1, r2
 80048d8:	687a      	ldr	r2, [r7, #4]
 80048da:	6812      	ldr	r2, [r2, #0]
 80048dc:	430b      	orrs	r3, r1
 80048de:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	68db      	ldr	r3, [r3, #12]
 80048e6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	695a      	ldr	r2, [r3, #20]
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	699b      	ldr	r3, [r3, #24]
 80048f2:	431a      	orrs	r2, r3
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	430a      	orrs	r2, r1
 80048fa:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	681a      	ldr	r2, [r3, #0]
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f042 0201 	orr.w	r2, r2, #1
 800490a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2200      	movs	r2, #0
 8004910:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2220      	movs	r2, #32
 8004916:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	2200      	movs	r2, #0
 800491e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2200      	movs	r2, #0
 8004924:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004928:	2300      	movs	r3, #0
}
 800492a:	4618      	mov	r0, r3
 800492c:	3710      	adds	r7, #16
 800492e:	46bd      	mov	sp, r7
 8004930:	bd80      	pop	{r7, pc}
 8004932:	bf00      	nop
 8004934:	000186a0 	.word	0x000186a0
 8004938:	001e847f 	.word	0x001e847f
 800493c:	003d08ff 	.word	0x003d08ff
 8004940:	431bde83 	.word	0x431bde83
 8004944:	10624dd3 	.word	0x10624dd3

08004948 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b082      	sub	sp, #8
 800494c:	af00      	add	r7, sp, #0
 800494e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2b00      	cmp	r3, #0
 8004954:	d101      	bne.n	800495a <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8004956:	2301      	movs	r3, #1
 8004958:	e021      	b.n	800499e <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	2224      	movs	r2, #36	; 0x24
 800495e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	681a      	ldr	r2, [r3, #0]
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f022 0201 	bic.w	r2, r2, #1
 8004970:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8004972:	6878      	ldr	r0, [r7, #4]
 8004974:	f7fd f98c 	bl	8001c90 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	2200      	movs	r2, #0
 800497c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	2200      	movs	r2, #0
 8004982:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	2200      	movs	r2, #0
 800498a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2200      	movs	r2, #0
 8004990:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	2200      	movs	r2, #0
 8004998:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800499c:	2300      	movs	r3, #0
}
 800499e:	4618      	mov	r0, r3
 80049a0:	3708      	adds	r7, #8
 80049a2:	46bd      	mov	sp, r7
 80049a4:	bd80      	pop	{r7, pc}
	...

080049a8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80049a8:	b580      	push	{r7, lr}
 80049aa:	b088      	sub	sp, #32
 80049ac:	af02      	add	r7, sp, #8
 80049ae:	60f8      	str	r0, [r7, #12]
 80049b0:	4608      	mov	r0, r1
 80049b2:	4611      	mov	r1, r2
 80049b4:	461a      	mov	r2, r3
 80049b6:	4603      	mov	r3, r0
 80049b8:	817b      	strh	r3, [r7, #10]
 80049ba:	460b      	mov	r3, r1
 80049bc:	813b      	strh	r3, [r7, #8]
 80049be:	4613      	mov	r3, r2
 80049c0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80049c2:	f7fd ffd7 	bl	8002974 <HAL_GetTick>
 80049c6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049ce:	b2db      	uxtb	r3, r3
 80049d0:	2b20      	cmp	r3, #32
 80049d2:	f040 80d9 	bne.w	8004b88 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80049d6:	697b      	ldr	r3, [r7, #20]
 80049d8:	9300      	str	r3, [sp, #0]
 80049da:	2319      	movs	r3, #25
 80049dc:	2201      	movs	r2, #1
 80049de:	496d      	ldr	r1, [pc, #436]	; (8004b94 <HAL_I2C_Mem_Write+0x1ec>)
 80049e0:	68f8      	ldr	r0, [r7, #12]
 80049e2:	f000 ff65 	bl	80058b0 <I2C_WaitOnFlagUntilTimeout>
 80049e6:	4603      	mov	r3, r0
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d001      	beq.n	80049f0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80049ec:	2302      	movs	r3, #2
 80049ee:	e0cc      	b.n	8004b8a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80049f6:	2b01      	cmp	r3, #1
 80049f8:	d101      	bne.n	80049fe <HAL_I2C_Mem_Write+0x56>
 80049fa:	2302      	movs	r3, #2
 80049fc:	e0c5      	b.n	8004b8a <HAL_I2C_Mem_Write+0x1e2>
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	2201      	movs	r2, #1
 8004a02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f003 0301 	and.w	r3, r3, #1
 8004a10:	2b01      	cmp	r3, #1
 8004a12:	d007      	beq.n	8004a24 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	681a      	ldr	r2, [r3, #0]
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f042 0201 	orr.w	r2, r2, #1
 8004a22:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	681a      	ldr	r2, [r3, #0]
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004a32:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	2221      	movs	r2, #33	; 0x21
 8004a38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	2240      	movs	r2, #64	; 0x40
 8004a40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	2200      	movs	r2, #0
 8004a48:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	6a3a      	ldr	r2, [r7, #32]
 8004a4e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004a54:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a5a:	b29a      	uxth	r2, r3
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	4a4d      	ldr	r2, [pc, #308]	; (8004b98 <HAL_I2C_Mem_Write+0x1f0>)
 8004a64:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004a66:	88f8      	ldrh	r0, [r7, #6]
 8004a68:	893a      	ldrh	r2, [r7, #8]
 8004a6a:	8979      	ldrh	r1, [r7, #10]
 8004a6c:	697b      	ldr	r3, [r7, #20]
 8004a6e:	9301      	str	r3, [sp, #4]
 8004a70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a72:	9300      	str	r3, [sp, #0]
 8004a74:	4603      	mov	r3, r0
 8004a76:	68f8      	ldr	r0, [r7, #12]
 8004a78:	f000 fc8a 	bl	8005390 <I2C_RequestMemoryWrite>
 8004a7c:	4603      	mov	r3, r0
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d052      	beq.n	8004b28 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004a82:	2301      	movs	r3, #1
 8004a84:	e081      	b.n	8004b8a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a86:	697a      	ldr	r2, [r7, #20]
 8004a88:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004a8a:	68f8      	ldr	r0, [r7, #12]
 8004a8c:	f000 ffe6 	bl	8005a5c <I2C_WaitOnTXEFlagUntilTimeout>
 8004a90:	4603      	mov	r3, r0
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d00d      	beq.n	8004ab2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a9a:	2b04      	cmp	r3, #4
 8004a9c:	d107      	bne.n	8004aae <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	681a      	ldr	r2, [r3, #0]
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004aac:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004aae:	2301      	movs	r3, #1
 8004ab0:	e06b      	b.n	8004b8a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ab6:	781a      	ldrb	r2, [r3, #0]
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ac2:	1c5a      	adds	r2, r3, #1
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004acc:	3b01      	subs	r3, #1
 8004ace:	b29a      	uxth	r2, r3
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ad8:	b29b      	uxth	r3, r3
 8004ada:	3b01      	subs	r3, #1
 8004adc:	b29a      	uxth	r2, r3
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	695b      	ldr	r3, [r3, #20]
 8004ae8:	f003 0304 	and.w	r3, r3, #4
 8004aec:	2b04      	cmp	r3, #4
 8004aee:	d11b      	bne.n	8004b28 <HAL_I2C_Mem_Write+0x180>
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d017      	beq.n	8004b28 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004afc:	781a      	ldrb	r2, [r3, #0]
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b08:	1c5a      	adds	r2, r3, #1
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b12:	3b01      	subs	r3, #1
 8004b14:	b29a      	uxth	r2, r3
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b1e:	b29b      	uxth	r3, r3
 8004b20:	3b01      	subs	r3, #1
 8004b22:	b29a      	uxth	r2, r3
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d1aa      	bne.n	8004a86 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004b30:	697a      	ldr	r2, [r7, #20]
 8004b32:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004b34:	68f8      	ldr	r0, [r7, #12]
 8004b36:	f000 ffd2 	bl	8005ade <I2C_WaitOnBTFFlagUntilTimeout>
 8004b3a:	4603      	mov	r3, r0
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d00d      	beq.n	8004b5c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b44:	2b04      	cmp	r3, #4
 8004b46:	d107      	bne.n	8004b58 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	681a      	ldr	r2, [r3, #0]
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b56:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004b58:	2301      	movs	r3, #1
 8004b5a:	e016      	b.n	8004b8a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	681a      	ldr	r2, [r3, #0]
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b6a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	2220      	movs	r2, #32
 8004b70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	2200      	movs	r2, #0
 8004b78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	2200      	movs	r2, #0
 8004b80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004b84:	2300      	movs	r3, #0
 8004b86:	e000      	b.n	8004b8a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004b88:	2302      	movs	r3, #2
  }
}
 8004b8a:	4618      	mov	r0, r3
 8004b8c:	3718      	adds	r7, #24
 8004b8e:	46bd      	mov	sp, r7
 8004b90:	bd80      	pop	{r7, pc}
 8004b92:	bf00      	nop
 8004b94:	00100002 	.word	0x00100002
 8004b98:	ffff0000 	.word	0xffff0000

08004b9c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b9c:	b580      	push	{r7, lr}
 8004b9e:	b08c      	sub	sp, #48	; 0x30
 8004ba0:	af02      	add	r7, sp, #8
 8004ba2:	60f8      	str	r0, [r7, #12]
 8004ba4:	4608      	mov	r0, r1
 8004ba6:	4611      	mov	r1, r2
 8004ba8:	461a      	mov	r2, r3
 8004baa:	4603      	mov	r3, r0
 8004bac:	817b      	strh	r3, [r7, #10]
 8004bae:	460b      	mov	r3, r1
 8004bb0:	813b      	strh	r3, [r7, #8]
 8004bb2:	4613      	mov	r3, r2
 8004bb4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004bb6:	f7fd fedd 	bl	8002974 <HAL_GetTick>
 8004bba:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004bc2:	b2db      	uxtb	r3, r3
 8004bc4:	2b20      	cmp	r3, #32
 8004bc6:	f040 8208 	bne.w	8004fda <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004bca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bcc:	9300      	str	r3, [sp, #0]
 8004bce:	2319      	movs	r3, #25
 8004bd0:	2201      	movs	r2, #1
 8004bd2:	497b      	ldr	r1, [pc, #492]	; (8004dc0 <HAL_I2C_Mem_Read+0x224>)
 8004bd4:	68f8      	ldr	r0, [r7, #12]
 8004bd6:	f000 fe6b 	bl	80058b0 <I2C_WaitOnFlagUntilTimeout>
 8004bda:	4603      	mov	r3, r0
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d001      	beq.n	8004be4 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004be0:	2302      	movs	r3, #2
 8004be2:	e1fb      	b.n	8004fdc <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004bea:	2b01      	cmp	r3, #1
 8004bec:	d101      	bne.n	8004bf2 <HAL_I2C_Mem_Read+0x56>
 8004bee:	2302      	movs	r3, #2
 8004bf0:	e1f4      	b.n	8004fdc <HAL_I2C_Mem_Read+0x440>
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	2201      	movs	r2, #1
 8004bf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f003 0301 	and.w	r3, r3, #1
 8004c04:	2b01      	cmp	r3, #1
 8004c06:	d007      	beq.n	8004c18 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	681a      	ldr	r2, [r3, #0]
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f042 0201 	orr.w	r2, r2, #1
 8004c16:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	681a      	ldr	r2, [r3, #0]
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004c26:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	2222      	movs	r2, #34	; 0x22
 8004c2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	2240      	movs	r2, #64	; 0x40
 8004c34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004c42:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8004c48:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c4e:	b29a      	uxth	r2, r3
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	4a5b      	ldr	r2, [pc, #364]	; (8004dc4 <HAL_I2C_Mem_Read+0x228>)
 8004c58:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004c5a:	88f8      	ldrh	r0, [r7, #6]
 8004c5c:	893a      	ldrh	r2, [r7, #8]
 8004c5e:	8979      	ldrh	r1, [r7, #10]
 8004c60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c62:	9301      	str	r3, [sp, #4]
 8004c64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c66:	9300      	str	r3, [sp, #0]
 8004c68:	4603      	mov	r3, r0
 8004c6a:	68f8      	ldr	r0, [r7, #12]
 8004c6c:	f000 fc26 	bl	80054bc <I2C_RequestMemoryRead>
 8004c70:	4603      	mov	r3, r0
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d001      	beq.n	8004c7a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004c76:	2301      	movs	r3, #1
 8004c78:	e1b0      	b.n	8004fdc <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d113      	bne.n	8004caa <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c82:	2300      	movs	r3, #0
 8004c84:	623b      	str	r3, [r7, #32]
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	695b      	ldr	r3, [r3, #20]
 8004c8c:	623b      	str	r3, [r7, #32]
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	699b      	ldr	r3, [r3, #24]
 8004c94:	623b      	str	r3, [r7, #32]
 8004c96:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	681a      	ldr	r2, [r3, #0]
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ca6:	601a      	str	r2, [r3, #0]
 8004ca8:	e184      	b.n	8004fb4 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cae:	2b01      	cmp	r3, #1
 8004cb0:	d11b      	bne.n	8004cea <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	681a      	ldr	r2, [r3, #0]
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004cc0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004cc2:	2300      	movs	r3, #0
 8004cc4:	61fb      	str	r3, [r7, #28]
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	695b      	ldr	r3, [r3, #20]
 8004ccc:	61fb      	str	r3, [r7, #28]
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	699b      	ldr	r3, [r3, #24]
 8004cd4:	61fb      	str	r3, [r7, #28]
 8004cd6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	681a      	ldr	r2, [r3, #0]
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ce6:	601a      	str	r2, [r3, #0]
 8004ce8:	e164      	b.n	8004fb4 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cee:	2b02      	cmp	r3, #2
 8004cf0:	d11b      	bne.n	8004d2a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	681a      	ldr	r2, [r3, #0]
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004d00:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	681a      	ldr	r2, [r3, #0]
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004d10:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d12:	2300      	movs	r3, #0
 8004d14:	61bb      	str	r3, [r7, #24]
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	695b      	ldr	r3, [r3, #20]
 8004d1c:	61bb      	str	r3, [r7, #24]
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	699b      	ldr	r3, [r3, #24]
 8004d24:	61bb      	str	r3, [r7, #24]
 8004d26:	69bb      	ldr	r3, [r7, #24]
 8004d28:	e144      	b.n	8004fb4 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d2a:	2300      	movs	r3, #0
 8004d2c:	617b      	str	r3, [r7, #20]
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	695b      	ldr	r3, [r3, #20]
 8004d34:	617b      	str	r3, [r7, #20]
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	699b      	ldr	r3, [r3, #24]
 8004d3c:	617b      	str	r3, [r7, #20]
 8004d3e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004d40:	e138      	b.n	8004fb4 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d46:	2b03      	cmp	r3, #3
 8004d48:	f200 80f1 	bhi.w	8004f2e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d50:	2b01      	cmp	r3, #1
 8004d52:	d123      	bne.n	8004d9c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004d54:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d56:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004d58:	68f8      	ldr	r0, [r7, #12]
 8004d5a:	f000 ff01 	bl	8005b60 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004d5e:	4603      	mov	r3, r0
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d001      	beq.n	8004d68 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004d64:	2301      	movs	r3, #1
 8004d66:	e139      	b.n	8004fdc <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	691a      	ldr	r2, [r3, #16]
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d72:	b2d2      	uxtb	r2, r2
 8004d74:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d7a:	1c5a      	adds	r2, r3, #1
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d84:	3b01      	subs	r3, #1
 8004d86:	b29a      	uxth	r2, r3
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d90:	b29b      	uxth	r3, r3
 8004d92:	3b01      	subs	r3, #1
 8004d94:	b29a      	uxth	r2, r3
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004d9a:	e10b      	b.n	8004fb4 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004da0:	2b02      	cmp	r3, #2
 8004da2:	d14e      	bne.n	8004e42 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004da4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004da6:	9300      	str	r3, [sp, #0]
 8004da8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004daa:	2200      	movs	r2, #0
 8004dac:	4906      	ldr	r1, [pc, #24]	; (8004dc8 <HAL_I2C_Mem_Read+0x22c>)
 8004dae:	68f8      	ldr	r0, [r7, #12]
 8004db0:	f000 fd7e 	bl	80058b0 <I2C_WaitOnFlagUntilTimeout>
 8004db4:	4603      	mov	r3, r0
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d008      	beq.n	8004dcc <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8004dba:	2301      	movs	r3, #1
 8004dbc:	e10e      	b.n	8004fdc <HAL_I2C_Mem_Read+0x440>
 8004dbe:	bf00      	nop
 8004dc0:	00100002 	.word	0x00100002
 8004dc4:	ffff0000 	.word	0xffff0000
 8004dc8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	681a      	ldr	r2, [r3, #0]
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004dda:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	691a      	ldr	r2, [r3, #16]
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004de6:	b2d2      	uxtb	r2, r2
 8004de8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dee:	1c5a      	adds	r2, r3, #1
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004df8:	3b01      	subs	r3, #1
 8004dfa:	b29a      	uxth	r2, r3
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e04:	b29b      	uxth	r3, r3
 8004e06:	3b01      	subs	r3, #1
 8004e08:	b29a      	uxth	r2, r3
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	691a      	ldr	r2, [r3, #16]
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e18:	b2d2      	uxtb	r2, r2
 8004e1a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e20:	1c5a      	adds	r2, r3, #1
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e2a:	3b01      	subs	r3, #1
 8004e2c:	b29a      	uxth	r2, r3
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e36:	b29b      	uxth	r3, r3
 8004e38:	3b01      	subs	r3, #1
 8004e3a:	b29a      	uxth	r2, r3
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004e40:	e0b8      	b.n	8004fb4 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004e42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e44:	9300      	str	r3, [sp, #0]
 8004e46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e48:	2200      	movs	r2, #0
 8004e4a:	4966      	ldr	r1, [pc, #408]	; (8004fe4 <HAL_I2C_Mem_Read+0x448>)
 8004e4c:	68f8      	ldr	r0, [r7, #12]
 8004e4e:	f000 fd2f 	bl	80058b0 <I2C_WaitOnFlagUntilTimeout>
 8004e52:	4603      	mov	r3, r0
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d001      	beq.n	8004e5c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004e58:	2301      	movs	r3, #1
 8004e5a:	e0bf      	b.n	8004fdc <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	681a      	ldr	r2, [r3, #0]
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e6a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	691a      	ldr	r2, [r3, #16]
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e76:	b2d2      	uxtb	r2, r2
 8004e78:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e7e:	1c5a      	adds	r2, r3, #1
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e88:	3b01      	subs	r3, #1
 8004e8a:	b29a      	uxth	r2, r3
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e94:	b29b      	uxth	r3, r3
 8004e96:	3b01      	subs	r3, #1
 8004e98:	b29a      	uxth	r2, r3
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004e9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ea0:	9300      	str	r3, [sp, #0]
 8004ea2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ea4:	2200      	movs	r2, #0
 8004ea6:	494f      	ldr	r1, [pc, #316]	; (8004fe4 <HAL_I2C_Mem_Read+0x448>)
 8004ea8:	68f8      	ldr	r0, [r7, #12]
 8004eaa:	f000 fd01 	bl	80058b0 <I2C_WaitOnFlagUntilTimeout>
 8004eae:	4603      	mov	r3, r0
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d001      	beq.n	8004eb8 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004eb4:	2301      	movs	r3, #1
 8004eb6:	e091      	b.n	8004fdc <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	681a      	ldr	r2, [r3, #0]
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ec6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	691a      	ldr	r2, [r3, #16]
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ed2:	b2d2      	uxtb	r2, r2
 8004ed4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eda:	1c5a      	adds	r2, r3, #1
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ee4:	3b01      	subs	r3, #1
 8004ee6:	b29a      	uxth	r2, r3
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ef0:	b29b      	uxth	r3, r3
 8004ef2:	3b01      	subs	r3, #1
 8004ef4:	b29a      	uxth	r2, r3
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	691a      	ldr	r2, [r3, #16]
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f04:	b2d2      	uxtb	r2, r2
 8004f06:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f0c:	1c5a      	adds	r2, r3, #1
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f16:	3b01      	subs	r3, #1
 8004f18:	b29a      	uxth	r2, r3
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f22:	b29b      	uxth	r3, r3
 8004f24:	3b01      	subs	r3, #1
 8004f26:	b29a      	uxth	r2, r3
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004f2c:	e042      	b.n	8004fb4 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004f2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f30:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004f32:	68f8      	ldr	r0, [r7, #12]
 8004f34:	f000 fe14 	bl	8005b60 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004f38:	4603      	mov	r3, r0
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d001      	beq.n	8004f42 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8004f3e:	2301      	movs	r3, #1
 8004f40:	e04c      	b.n	8004fdc <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	691a      	ldr	r2, [r3, #16]
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f4c:	b2d2      	uxtb	r2, r2
 8004f4e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f54:	1c5a      	adds	r2, r3, #1
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f5e:	3b01      	subs	r3, #1
 8004f60:	b29a      	uxth	r2, r3
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f6a:	b29b      	uxth	r3, r3
 8004f6c:	3b01      	subs	r3, #1
 8004f6e:	b29a      	uxth	r2, r3
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	695b      	ldr	r3, [r3, #20]
 8004f7a:	f003 0304 	and.w	r3, r3, #4
 8004f7e:	2b04      	cmp	r3, #4
 8004f80:	d118      	bne.n	8004fb4 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	691a      	ldr	r2, [r3, #16]
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f8c:	b2d2      	uxtb	r2, r2
 8004f8e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f94:	1c5a      	adds	r2, r3, #1
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f9e:	3b01      	subs	r3, #1
 8004fa0:	b29a      	uxth	r2, r3
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004faa:	b29b      	uxth	r3, r3
 8004fac:	3b01      	subs	r3, #1
 8004fae:	b29a      	uxth	r2, r3
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	f47f aec2 	bne.w	8004d42 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	2220      	movs	r2, #32
 8004fc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	2200      	movs	r2, #0
 8004fca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	2200      	movs	r2, #0
 8004fd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004fd6:	2300      	movs	r3, #0
 8004fd8:	e000      	b.n	8004fdc <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8004fda:	2302      	movs	r3, #2
  }
}
 8004fdc:	4618      	mov	r0, r3
 8004fde:	3728      	adds	r7, #40	; 0x28
 8004fe0:	46bd      	mov	sp, r7
 8004fe2:	bd80      	pop	{r7, pc}
 8004fe4:	00010004 	.word	0x00010004

08004fe8 <HAL_I2C_Mem_Read_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	b08c      	sub	sp, #48	; 0x30
 8004fec:	af02      	add	r7, sp, #8
 8004fee:	60f8      	str	r0, [r7, #12]
 8004ff0:	4608      	mov	r0, r1
 8004ff2:	4611      	mov	r1, r2
 8004ff4:	461a      	mov	r2, r3
 8004ff6:	4603      	mov	r3, r0
 8004ff8:	817b      	strh	r3, [r7, #10]
 8004ffa:	460b      	mov	r3, r1
 8004ffc:	813b      	strh	r3, [r7, #8]
 8004ffe:	4613      	mov	r3, r2
 8005000:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005002:	f7fd fcb7 	bl	8002974 <HAL_GetTick>
 8005006:	6278      	str	r0, [r7, #36]	; 0x24
  __IO uint32_t count = 0U;
 8005008:	2300      	movs	r3, #0
 800500a:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005012:	b2db      	uxtb	r3, r3
 8005014:	2b20      	cmp	r3, #32
 8005016:	f040 8176 	bne.w	8005306 <HAL_I2C_Mem_Read_DMA+0x31e>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 800501a:	4b95      	ldr	r3, [pc, #596]	; (8005270 <HAL_I2C_Mem_Read_DMA+0x288>)
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	08db      	lsrs	r3, r3, #3
 8005020:	4a94      	ldr	r2, [pc, #592]	; (8005274 <HAL_I2C_Mem_Read_DMA+0x28c>)
 8005022:	fba2 2303 	umull	r2, r3, r2, r3
 8005026:	0a1a      	lsrs	r2, r3, #8
 8005028:	4613      	mov	r3, r2
 800502a:	009b      	lsls	r3, r3, #2
 800502c:	4413      	add	r3, r2
 800502e:	009a      	lsls	r2, r3, #2
 8005030:	4413      	add	r3, r2
 8005032:	61fb      	str	r3, [r7, #28]
    do
    {
      count--;
 8005034:	69fb      	ldr	r3, [r7, #28]
 8005036:	3b01      	subs	r3, #1
 8005038:	61fb      	str	r3, [r7, #28]
      if (count == 0U)
 800503a:	69fb      	ldr	r3, [r7, #28]
 800503c:	2b00      	cmp	r3, #0
 800503e:	d116      	bne.n	800506e <HAL_I2C_Mem_Read_DMA+0x86>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	2200      	movs	r2, #0
 8005044:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	2220      	movs	r2, #32
 800504a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	2200      	movs	r2, #0
 8005052:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800505a:	f043 0220 	orr.w	r2, r3, #32
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	2200      	movs	r2, #0
 8005066:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800506a:	2301      	movs	r3, #1
 800506c:	e14c      	b.n	8005308 <HAL_I2C_Mem_Read_DMA+0x320>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	699b      	ldr	r3, [r3, #24]
 8005074:	f003 0302 	and.w	r3, r3, #2
 8005078:	2b02      	cmp	r3, #2
 800507a:	d0db      	beq.n	8005034 <HAL_I2C_Mem_Read_DMA+0x4c>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005082:	2b01      	cmp	r3, #1
 8005084:	d101      	bne.n	800508a <HAL_I2C_Mem_Read_DMA+0xa2>
 8005086:	2302      	movs	r3, #2
 8005088:	e13e      	b.n	8005308 <HAL_I2C_Mem_Read_DMA+0x320>
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	2201      	movs	r2, #1
 800508e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f003 0301 	and.w	r3, r3, #1
 800509c:	2b01      	cmp	r3, #1
 800509e:	d007      	beq.n	80050b0 <HAL_I2C_Mem_Read_DMA+0xc8>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	681a      	ldr	r2, [r3, #0]
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f042 0201 	orr.w	r2, r2, #1
 80050ae:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	681a      	ldr	r2, [r3, #0]
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80050be:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	2222      	movs	r2, #34	; 0x22
 80050c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	2240      	movs	r2, #64	; 0x40
 80050cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	2200      	movs	r2, #0
 80050d4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80050da:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80050e0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050e6:	b29a      	uxth	r2, r3
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	4a62      	ldr	r2, [pc, #392]	; (8005278 <HAL_I2C_Mem_Read_DMA+0x290>)
 80050f0:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 80050f2:	897a      	ldrh	r2, [r7, #10]
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->Memaddress  = MemAddress;
 80050f8:	893a      	ldrh	r2, [r7, #8]
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	649a      	str	r2, [r3, #72]	; 0x48
    hi2c->MemaddSize  = MemAddSize;
 80050fe:	88fa      	ldrh	r2, [r7, #6]
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	64da      	str	r2, [r3, #76]	; 0x4c
    hi2c->EventCount  = 0U;
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	2200      	movs	r2, #0
 8005108:	651a      	str	r2, [r3, #80]	; 0x50

    if (hi2c->XferSize > 0U)
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800510e:	2b00      	cmp	r3, #0
 8005110:	f000 80cc 	beq.w	80052ac <HAL_I2C_Mem_Read_DMA+0x2c4>
    {
      if (hi2c->hdmarx != NULL)
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005118:	2b00      	cmp	r3, #0
 800511a:	d02d      	beq.n	8005178 <HAL_I2C_Mem_Read_DMA+0x190>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005120:	4a56      	ldr	r2, [pc, #344]	; (800527c <HAL_I2C_Mem_Read_DMA+0x294>)
 8005122:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005128:	4a55      	ldr	r2, [pc, #340]	; (8005280 <HAL_I2C_Mem_Read_DMA+0x298>)
 800512a:	64da      	str	r2, [r3, #76]	; 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005130:	2200      	movs	r2, #0
 8005132:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->hdmarx->XferM1CpltCallback = NULL;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005138:	2200      	movs	r2, #0
 800513a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->hdmarx->XferM1HalfCpltCallback = NULL;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005140:	2200      	movs	r2, #0
 8005142:	649a      	str	r2, [r3, #72]	; 0x48
        hi2c->hdmarx->XferAbortCallback = NULL;
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005148:	2200      	movs	r2, #0
 800514a:	651a      	str	r2, [r3, #80]	; 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	3310      	adds	r3, #16
 8005156:	4619      	mov	r1, r3
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800515c:	461a      	mov	r2, r3
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005162:	f7fe fa72 	bl	800364a <HAL_DMA_Start_IT>
 8005166:	4603      	mov	r3, r0
 8005168:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 800516c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005170:	2b00      	cmp	r3, #0
 8005172:	f040 8087 	bne.w	8005284 <HAL_I2C_Mem_Read_DMA+0x29c>
 8005176:	e013      	b.n	80051a0 <HAL_I2C_Mem_Read_DMA+0x1b8>
        hi2c->State     = HAL_I2C_STATE_READY;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	2220      	movs	r2, #32
 800517c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	2200      	movs	r2, #0
 8005184:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800518c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	641a      	str	r2, [r3, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	2200      	movs	r2, #0
 8005198:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 800519c:	2301      	movs	r3, #1
 800519e:	e0b3      	b.n	8005308 <HAL_I2C_Mem_Read_DMA+0x320>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 80051a0:	88f8      	ldrh	r0, [r7, #6]
 80051a2:	893a      	ldrh	r2, [r7, #8]
 80051a4:	8979      	ldrh	r1, [r7, #10]
 80051a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051a8:	9301      	str	r3, [sp, #4]
 80051aa:	2323      	movs	r3, #35	; 0x23
 80051ac:	9300      	str	r3, [sp, #0]
 80051ae:	4603      	mov	r3, r0
 80051b0:	68f8      	ldr	r0, [r7, #12]
 80051b2:	f000 f983 	bl	80054bc <I2C_RequestMemoryRead>
 80051b6:	4603      	mov	r3, r0
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d023      	beq.n	8005204 <HAL_I2C_Mem_Read_DMA+0x21c>
        {
          /* Abort the ongoing DMA */
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmarx);
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051c0:	4618      	mov	r0, r3
 80051c2:	f7fe fa9a 	bl	80036fa <HAL_DMA_Abort_IT>
 80051c6:	4603      	mov	r3, r0
 80051c8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

          /* Prevent unused argument(s) compilation and MISRA warning */
          UNUSED(dmaxferstatus);

          /* Set the unused I2C DMA transfer complete callback to NULL */
          hi2c->hdmarx->XferCpltCallback = NULL;
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051d0:	2200      	movs	r2, #0
 80051d2:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	681a      	ldr	r2, [r3, #0]
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80051e2:	601a      	str	r2, [r3, #0]

          hi2c->XferSize = 0U;
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	2200      	movs	r2, #0
 80051e8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount = 0U;
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	2200      	movs	r2, #0
 80051ee:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Disable I2C peripheral to prevent dummy data in buffer */
          __HAL_I2C_DISABLE(hi2c);
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	681a      	ldr	r2, [r3, #0]
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f022 0201 	bic.w	r2, r2, #1
 80051fe:	601a      	str	r2, [r3, #0]

          return HAL_ERROR;
 8005200:	2301      	movs	r3, #1
 8005202:	e081      	b.n	8005308 <HAL_I2C_Mem_Read_DMA+0x320>
        }

        if (hi2c->XferSize == 1U)
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005208:	2b01      	cmp	r3, #1
 800520a:	d108      	bne.n	800521e <HAL_I2C_Mem_Read_DMA+0x236>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	681a      	ldr	r2, [r3, #0]
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800521a:	601a      	str	r2, [r3, #0]
 800521c:	e007      	b.n	800522e <HAL_I2C_Mem_Read_DMA+0x246>
        }
        else
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	685a      	ldr	r2, [r3, #4]
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800522c:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800522e:	2300      	movs	r3, #0
 8005230:	61bb      	str	r3, [r7, #24]
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	695b      	ldr	r3, [r3, #20]
 8005238:	61bb      	str	r3, [r7, #24]
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	699b      	ldr	r3, [r3, #24]
 8005240:	61bb      	str	r3, [r7, #24]
 8005242:	69bb      	ldr	r3, [r7, #24]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	2200      	movs	r2, #0
 8005248:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	685a      	ldr	r2, [r3, #4]
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800525a:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        hi2c->Instance->CR2 |= I2C_CR2_DMAEN;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	685a      	ldr	r2, [r3, #4]
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800526a:	605a      	str	r2, [r3, #4]
 800526c:	e049      	b.n	8005302 <HAL_I2C_Mem_Read_DMA+0x31a>
 800526e:	bf00      	nop
 8005270:	20000000 	.word	0x20000000
 8005274:	14f8b589 	.word	0x14f8b589
 8005278:	ffff0000 	.word	0xffff0000
 800527c:	0800568d 	.word	0x0800568d
 8005280:	08005837 	.word	0x08005837
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	2220      	movs	r2, #32
 8005288:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	2200      	movs	r2, #0
 8005290:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005298:	f043 0210 	orr.w	r2, r3, #16
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	2200      	movs	r2, #0
 80052a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80052a8:	2301      	movs	r3, #1
 80052aa:	e02d      	b.n	8005308 <HAL_I2C_Mem_Read_DMA+0x320>
      }
    }
    else
    {
      /* Send Slave Address and Memory Address */
      if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 80052ac:	88f8      	ldrh	r0, [r7, #6]
 80052ae:	893a      	ldrh	r2, [r7, #8]
 80052b0:	8979      	ldrh	r1, [r7, #10]
 80052b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052b4:	9301      	str	r3, [sp, #4]
 80052b6:	2323      	movs	r3, #35	; 0x23
 80052b8:	9300      	str	r3, [sp, #0]
 80052ba:	4603      	mov	r3, r0
 80052bc:	68f8      	ldr	r0, [r7, #12]
 80052be:	f000 f8fd 	bl	80054bc <I2C_RequestMemoryRead>
 80052c2:	4603      	mov	r3, r0
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d001      	beq.n	80052cc <HAL_I2C_Mem_Read_DMA+0x2e4>
      {
        return HAL_ERROR;
 80052c8:	2301      	movs	r3, #1
 80052ca:	e01d      	b.n	8005308 <HAL_I2C_Mem_Read_DMA+0x320>
      }

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80052cc:	2300      	movs	r3, #0
 80052ce:	617b      	str	r3, [r7, #20]
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	695b      	ldr	r3, [r3, #20]
 80052d6:	617b      	str	r3, [r7, #20]
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	699b      	ldr	r3, [r3, #24]
 80052de:	617b      	str	r3, [r7, #20]
 80052e0:	697b      	ldr	r3, [r7, #20]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	681a      	ldr	r2, [r3, #0]
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80052f0:	601a      	str	r2, [r3, #0]

      hi2c->State = HAL_I2C_STATE_READY;
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	2220      	movs	r2, #32
 80052f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	2200      	movs	r2, #0
 80052fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }

    return HAL_OK;
 8005302:	2300      	movs	r3, #0
 8005304:	e000      	b.n	8005308 <HAL_I2C_Mem_Read_DMA+0x320>
  }
  else
  {
    return HAL_BUSY;
 8005306:	2302      	movs	r3, #2
  }
}
 8005308:	4618      	mov	r0, r3
 800530a:	3728      	adds	r7, #40	; 0x28
 800530c:	46bd      	mov	sp, r7
 800530e:	bd80      	pop	{r7, pc}

08005310 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005310:	b480      	push	{r7}
 8005312:	b083      	sub	sp, #12
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8005318:	bf00      	nop
 800531a:	370c      	adds	r7, #12
 800531c:	46bd      	mov	sp, r7
 800531e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005322:	4770      	bx	lr

08005324 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005324:	b480      	push	{r7}
 8005326:	b083      	sub	sp, #12
 8005328:	af00      	add	r7, sp, #0
 800532a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800532c:	bf00      	nop
 800532e:	370c      	adds	r7, #12
 8005330:	46bd      	mov	sp, r7
 8005332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005336:	4770      	bx	lr

08005338 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005338:	b480      	push	{r7}
 800533a:	b083      	sub	sp, #12
 800533c:	af00      	add	r7, sp, #0
 800533e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8005340:	bf00      	nop
 8005342:	370c      	adds	r7, #12
 8005344:	46bd      	mov	sp, r7
 8005346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534a:	4770      	bx	lr

0800534c <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800534c:	b480      	push	{r7}
 800534e:	b083      	sub	sp, #12
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8005354:	bf00      	nop
 8005356:	370c      	adds	r7, #12
 8005358:	46bd      	mov	sp, r7
 800535a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535e:	4770      	bx	lr

08005360 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8005360:	b480      	push	{r7}
 8005362:	b083      	sub	sp, #12
 8005364:	af00      	add	r7, sp, #0
 8005366:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8005368:	bf00      	nop
 800536a:	370c      	adds	r7, #12
 800536c:	46bd      	mov	sp, r7
 800536e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005372:	4770      	bx	lr

08005374 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8005374:	b480      	push	{r7}
 8005376:	b083      	sub	sp, #12
 8005378:	af00      	add	r7, sp, #0
 800537a:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005382:	b2db      	uxtb	r3, r3
}
 8005384:	4618      	mov	r0, r3
 8005386:	370c      	adds	r7, #12
 8005388:	46bd      	mov	sp, r7
 800538a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538e:	4770      	bx	lr

08005390 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005390:	b580      	push	{r7, lr}
 8005392:	b088      	sub	sp, #32
 8005394:	af02      	add	r7, sp, #8
 8005396:	60f8      	str	r0, [r7, #12]
 8005398:	4608      	mov	r0, r1
 800539a:	4611      	mov	r1, r2
 800539c:	461a      	mov	r2, r3
 800539e:	4603      	mov	r3, r0
 80053a0:	817b      	strh	r3, [r7, #10]
 80053a2:	460b      	mov	r3, r1
 80053a4:	813b      	strh	r3, [r7, #8]
 80053a6:	4613      	mov	r3, r2
 80053a8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	681a      	ldr	r2, [r3, #0]
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80053b8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80053ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053bc:	9300      	str	r3, [sp, #0]
 80053be:	6a3b      	ldr	r3, [r7, #32]
 80053c0:	2200      	movs	r2, #0
 80053c2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80053c6:	68f8      	ldr	r0, [r7, #12]
 80053c8:	f000 fa72 	bl	80058b0 <I2C_WaitOnFlagUntilTimeout>
 80053cc:	4603      	mov	r3, r0
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d00d      	beq.n	80053ee <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053dc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80053e0:	d103      	bne.n	80053ea <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80053e8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80053ea:	2303      	movs	r3, #3
 80053ec:	e05f      	b.n	80054ae <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80053ee:	897b      	ldrh	r3, [r7, #10]
 80053f0:	b2db      	uxtb	r3, r3
 80053f2:	461a      	mov	r2, r3
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80053fc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80053fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005400:	6a3a      	ldr	r2, [r7, #32]
 8005402:	492d      	ldr	r1, [pc, #180]	; (80054b8 <I2C_RequestMemoryWrite+0x128>)
 8005404:	68f8      	ldr	r0, [r7, #12]
 8005406:	f000 faaa 	bl	800595e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800540a:	4603      	mov	r3, r0
 800540c:	2b00      	cmp	r3, #0
 800540e:	d001      	beq.n	8005414 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005410:	2301      	movs	r3, #1
 8005412:	e04c      	b.n	80054ae <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005414:	2300      	movs	r3, #0
 8005416:	617b      	str	r3, [r7, #20]
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	695b      	ldr	r3, [r3, #20]
 800541e:	617b      	str	r3, [r7, #20]
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	699b      	ldr	r3, [r3, #24]
 8005426:	617b      	str	r3, [r7, #20]
 8005428:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800542a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800542c:	6a39      	ldr	r1, [r7, #32]
 800542e:	68f8      	ldr	r0, [r7, #12]
 8005430:	f000 fb14 	bl	8005a5c <I2C_WaitOnTXEFlagUntilTimeout>
 8005434:	4603      	mov	r3, r0
 8005436:	2b00      	cmp	r3, #0
 8005438:	d00d      	beq.n	8005456 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800543e:	2b04      	cmp	r3, #4
 8005440:	d107      	bne.n	8005452 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	681a      	ldr	r2, [r3, #0]
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005450:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005452:	2301      	movs	r3, #1
 8005454:	e02b      	b.n	80054ae <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005456:	88fb      	ldrh	r3, [r7, #6]
 8005458:	2b01      	cmp	r3, #1
 800545a:	d105      	bne.n	8005468 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800545c:	893b      	ldrh	r3, [r7, #8]
 800545e:	b2da      	uxtb	r2, r3
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	611a      	str	r2, [r3, #16]
 8005466:	e021      	b.n	80054ac <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005468:	893b      	ldrh	r3, [r7, #8]
 800546a:	0a1b      	lsrs	r3, r3, #8
 800546c:	b29b      	uxth	r3, r3
 800546e:	b2da      	uxtb	r2, r3
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005476:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005478:	6a39      	ldr	r1, [r7, #32]
 800547a:	68f8      	ldr	r0, [r7, #12]
 800547c:	f000 faee 	bl	8005a5c <I2C_WaitOnTXEFlagUntilTimeout>
 8005480:	4603      	mov	r3, r0
 8005482:	2b00      	cmp	r3, #0
 8005484:	d00d      	beq.n	80054a2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800548a:	2b04      	cmp	r3, #4
 800548c:	d107      	bne.n	800549e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	681a      	ldr	r2, [r3, #0]
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800549c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800549e:	2301      	movs	r3, #1
 80054a0:	e005      	b.n	80054ae <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80054a2:	893b      	ldrh	r3, [r7, #8]
 80054a4:	b2da      	uxtb	r2, r3
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80054ac:	2300      	movs	r3, #0
}
 80054ae:	4618      	mov	r0, r3
 80054b0:	3718      	adds	r7, #24
 80054b2:	46bd      	mov	sp, r7
 80054b4:	bd80      	pop	{r7, pc}
 80054b6:	bf00      	nop
 80054b8:	00010002 	.word	0x00010002

080054bc <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80054bc:	b580      	push	{r7, lr}
 80054be:	b088      	sub	sp, #32
 80054c0:	af02      	add	r7, sp, #8
 80054c2:	60f8      	str	r0, [r7, #12]
 80054c4:	4608      	mov	r0, r1
 80054c6:	4611      	mov	r1, r2
 80054c8:	461a      	mov	r2, r3
 80054ca:	4603      	mov	r3, r0
 80054cc:	817b      	strh	r3, [r7, #10]
 80054ce:	460b      	mov	r3, r1
 80054d0:	813b      	strh	r3, [r7, #8]
 80054d2:	4613      	mov	r3, r2
 80054d4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	681a      	ldr	r2, [r3, #0]
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80054e4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	681a      	ldr	r2, [r3, #0]
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80054f4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80054f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054f8:	9300      	str	r3, [sp, #0]
 80054fa:	6a3b      	ldr	r3, [r7, #32]
 80054fc:	2200      	movs	r2, #0
 80054fe:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005502:	68f8      	ldr	r0, [r7, #12]
 8005504:	f000 f9d4 	bl	80058b0 <I2C_WaitOnFlagUntilTimeout>
 8005508:	4603      	mov	r3, r0
 800550a:	2b00      	cmp	r3, #0
 800550c:	d00d      	beq.n	800552a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005518:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800551c:	d103      	bne.n	8005526 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005524:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005526:	2303      	movs	r3, #3
 8005528:	e0aa      	b.n	8005680 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800552a:	897b      	ldrh	r3, [r7, #10]
 800552c:	b2db      	uxtb	r3, r3
 800552e:	461a      	mov	r2, r3
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005538:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800553a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800553c:	6a3a      	ldr	r2, [r7, #32]
 800553e:	4952      	ldr	r1, [pc, #328]	; (8005688 <I2C_RequestMemoryRead+0x1cc>)
 8005540:	68f8      	ldr	r0, [r7, #12]
 8005542:	f000 fa0c 	bl	800595e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005546:	4603      	mov	r3, r0
 8005548:	2b00      	cmp	r3, #0
 800554a:	d001      	beq.n	8005550 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800554c:	2301      	movs	r3, #1
 800554e:	e097      	b.n	8005680 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005550:	2300      	movs	r3, #0
 8005552:	617b      	str	r3, [r7, #20]
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	695b      	ldr	r3, [r3, #20]
 800555a:	617b      	str	r3, [r7, #20]
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	699b      	ldr	r3, [r3, #24]
 8005562:	617b      	str	r3, [r7, #20]
 8005564:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005566:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005568:	6a39      	ldr	r1, [r7, #32]
 800556a:	68f8      	ldr	r0, [r7, #12]
 800556c:	f000 fa76 	bl	8005a5c <I2C_WaitOnTXEFlagUntilTimeout>
 8005570:	4603      	mov	r3, r0
 8005572:	2b00      	cmp	r3, #0
 8005574:	d00d      	beq.n	8005592 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800557a:	2b04      	cmp	r3, #4
 800557c:	d107      	bne.n	800558e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	681a      	ldr	r2, [r3, #0]
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800558c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800558e:	2301      	movs	r3, #1
 8005590:	e076      	b.n	8005680 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005592:	88fb      	ldrh	r3, [r7, #6]
 8005594:	2b01      	cmp	r3, #1
 8005596:	d105      	bne.n	80055a4 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005598:	893b      	ldrh	r3, [r7, #8]
 800559a:	b2da      	uxtb	r2, r3
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	611a      	str	r2, [r3, #16]
 80055a2:	e021      	b.n	80055e8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80055a4:	893b      	ldrh	r3, [r7, #8]
 80055a6:	0a1b      	lsrs	r3, r3, #8
 80055a8:	b29b      	uxth	r3, r3
 80055aa:	b2da      	uxtb	r2, r3
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80055b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80055b4:	6a39      	ldr	r1, [r7, #32]
 80055b6:	68f8      	ldr	r0, [r7, #12]
 80055b8:	f000 fa50 	bl	8005a5c <I2C_WaitOnTXEFlagUntilTimeout>
 80055bc:	4603      	mov	r3, r0
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d00d      	beq.n	80055de <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055c6:	2b04      	cmp	r3, #4
 80055c8:	d107      	bne.n	80055da <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	681a      	ldr	r2, [r3, #0]
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80055d8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80055da:	2301      	movs	r3, #1
 80055dc:	e050      	b.n	8005680 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80055de:	893b      	ldrh	r3, [r7, #8]
 80055e0:	b2da      	uxtb	r2, r3
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80055e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80055ea:	6a39      	ldr	r1, [r7, #32]
 80055ec:	68f8      	ldr	r0, [r7, #12]
 80055ee:	f000 fa35 	bl	8005a5c <I2C_WaitOnTXEFlagUntilTimeout>
 80055f2:	4603      	mov	r3, r0
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d00d      	beq.n	8005614 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055fc:	2b04      	cmp	r3, #4
 80055fe:	d107      	bne.n	8005610 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	681a      	ldr	r2, [r3, #0]
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800560e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005610:	2301      	movs	r3, #1
 8005612:	e035      	b.n	8005680 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	681a      	ldr	r2, [r3, #0]
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005622:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005624:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005626:	9300      	str	r3, [sp, #0]
 8005628:	6a3b      	ldr	r3, [r7, #32]
 800562a:	2200      	movs	r2, #0
 800562c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005630:	68f8      	ldr	r0, [r7, #12]
 8005632:	f000 f93d 	bl	80058b0 <I2C_WaitOnFlagUntilTimeout>
 8005636:	4603      	mov	r3, r0
 8005638:	2b00      	cmp	r3, #0
 800563a:	d00d      	beq.n	8005658 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005646:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800564a:	d103      	bne.n	8005654 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005652:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005654:	2303      	movs	r3, #3
 8005656:	e013      	b.n	8005680 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005658:	897b      	ldrh	r3, [r7, #10]
 800565a:	b2db      	uxtb	r3, r3
 800565c:	f043 0301 	orr.w	r3, r3, #1
 8005660:	b2da      	uxtb	r2, r3
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005668:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800566a:	6a3a      	ldr	r2, [r7, #32]
 800566c:	4906      	ldr	r1, [pc, #24]	; (8005688 <I2C_RequestMemoryRead+0x1cc>)
 800566e:	68f8      	ldr	r0, [r7, #12]
 8005670:	f000 f975 	bl	800595e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005674:	4603      	mov	r3, r0
 8005676:	2b00      	cmp	r3, #0
 8005678:	d001      	beq.n	800567e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800567a:	2301      	movs	r3, #1
 800567c:	e000      	b.n	8005680 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800567e:	2300      	movs	r3, #0
}
 8005680:	4618      	mov	r0, r3
 8005682:	3718      	adds	r7, #24
 8005684:	46bd      	mov	sp, r7
 8005686:	bd80      	pop	{r7, pc}
 8005688:	00010002 	.word	0x00010002

0800568c <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 800568c:	b580      	push	{r7, lr}
 800568e:	b086      	sub	sp, #24
 8005690:	af00      	add	r7, sp, #0
 8005692:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005698:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800569a:	697b      	ldr	r3, [r7, #20]
 800569c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056a0:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80056a2:	697b      	ldr	r3, [r7, #20]
 80056a4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80056a8:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80056aa:	697b      	ldr	r3, [r7, #20]
 80056ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056ae:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80056b0:	697b      	ldr	r3, [r7, #20]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	685a      	ldr	r2, [r3, #4]
 80056b6:	697b      	ldr	r3, [r7, #20]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80056be:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80056c0:	697b      	ldr	r3, [r7, #20]
 80056c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d003      	beq.n	80056d0 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80056c8:	697b      	ldr	r3, [r7, #20]
 80056ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056cc:	2200      	movs	r2, #0
 80056ce:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 80056d0:	697b      	ldr	r3, [r7, #20]
 80056d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d003      	beq.n	80056e0 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80056d8:	697b      	ldr	r3, [r7, #20]
 80056da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056dc:	2200      	movs	r2, #0
 80056de:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 80056e0:	7cfb      	ldrb	r3, [r7, #19]
 80056e2:	f003 0321 	and.w	r3, r3, #33	; 0x21
 80056e6:	2b21      	cmp	r3, #33	; 0x21
 80056e8:	d007      	beq.n	80056fa <I2C_DMAXferCplt+0x6e>
 80056ea:	7cfb      	ldrb	r3, [r7, #19]
 80056ec:	f003 0322 	and.w	r3, r3, #34	; 0x22
 80056f0:	2b22      	cmp	r3, #34	; 0x22
 80056f2:	d131      	bne.n	8005758 <I2C_DMAXferCplt+0xcc>
 80056f4:	7cbb      	ldrb	r3, [r7, #18]
 80056f6:	2b20      	cmp	r3, #32
 80056f8:	d12e      	bne.n	8005758 <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80056fa:	697b      	ldr	r3, [r7, #20]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	685a      	ldr	r2, [r3, #4]
 8005700:	697b      	ldr	r3, [r7, #20]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005708:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 800570a:	697b      	ldr	r3, [r7, #20]
 800570c:	2200      	movs	r2, #0
 800570e:	855a      	strh	r2, [r3, #42]	; 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8005710:	7cfb      	ldrb	r3, [r7, #19]
 8005712:	2b29      	cmp	r3, #41	; 0x29
 8005714:	d10a      	bne.n	800572c <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005716:	697b      	ldr	r3, [r7, #20]
 8005718:	2221      	movs	r2, #33	; 0x21
 800571a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800571c:	697b      	ldr	r3, [r7, #20]
 800571e:	2228      	movs	r2, #40	; 0x28
 8005720:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005724:	6978      	ldr	r0, [r7, #20]
 8005726:	f7ff fdfd 	bl	8005324 <HAL_I2C_SlaveTxCpltCallback>
 800572a:	e00c      	b.n	8005746 <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800572c:	7cfb      	ldrb	r3, [r7, #19]
 800572e:	2b2a      	cmp	r3, #42	; 0x2a
 8005730:	d109      	bne.n	8005746 <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005732:	697b      	ldr	r3, [r7, #20]
 8005734:	2222      	movs	r2, #34	; 0x22
 8005736:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005738:	697b      	ldr	r3, [r7, #20]
 800573a:	2228      	movs	r2, #40	; 0x28
 800573c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005740:	6978      	ldr	r0, [r7, #20]
 8005742:	f7ff fdf9 	bl	8005338 <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005746:	697b      	ldr	r3, [r7, #20]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	685a      	ldr	r2, [r3, #4]
 800574c:	697b      	ldr	r3, [r7, #20]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8005754:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8005756:	e06a      	b.n	800582e <I2C_DMAXferCplt+0x1a2>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 8005758:	697b      	ldr	r3, [r7, #20]
 800575a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800575e:	b2db      	uxtb	r3, r3
 8005760:	2b00      	cmp	r3, #0
 8005762:	d064      	beq.n	800582e <I2C_DMAXferCplt+0x1a2>
    if (hi2c->XferCount == (uint16_t)1)
 8005764:	697b      	ldr	r3, [r7, #20]
 8005766:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005768:	b29b      	uxth	r3, r3
 800576a:	2b01      	cmp	r3, #1
 800576c:	d107      	bne.n	800577e <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800576e:	697b      	ldr	r3, [r7, #20]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	681a      	ldr	r2, [r3, #0]
 8005774:	697b      	ldr	r3, [r7, #20]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800577c:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800577e:	697b      	ldr	r3, [r7, #20]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	685a      	ldr	r2, [r3, #4]
 8005784:	697b      	ldr	r3, [r7, #20]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800578c:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005794:	d009      	beq.n	80057aa <I2C_DMAXferCplt+0x11e>
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	2b08      	cmp	r3, #8
 800579a:	d006      	beq.n	80057aa <I2C_DMAXferCplt+0x11e>
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80057a2:	d002      	beq.n	80057aa <I2C_DMAXferCplt+0x11e>
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	2b20      	cmp	r3, #32
 80057a8:	d107      	bne.n	80057ba <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057aa:	697b      	ldr	r3, [r7, #20]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	681a      	ldr	r2, [r3, #0]
 80057b0:	697b      	ldr	r3, [r7, #20]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80057b8:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80057ba:	697b      	ldr	r3, [r7, #20]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	685a      	ldr	r2, [r3, #4]
 80057c0:	697b      	ldr	r3, [r7, #20]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80057c8:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80057ca:	697b      	ldr	r3, [r7, #20]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	685a      	ldr	r2, [r3, #4]
 80057d0:	697b      	ldr	r3, [r7, #20]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80057d8:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 80057da:	697b      	ldr	r3, [r7, #20]
 80057dc:	2200      	movs	r2, #0
 80057de:	855a      	strh	r2, [r3, #42]	; 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80057e0:	697b      	ldr	r3, [r7, #20]
 80057e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d003      	beq.n	80057f0 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 80057e8:	6978      	ldr	r0, [r7, #20]
 80057ea:	f7ff fdb9 	bl	8005360 <HAL_I2C_ErrorCallback>
}
 80057ee:	e01e      	b.n	800582e <I2C_DMAXferCplt+0x1a2>
      hi2c->State = HAL_I2C_STATE_READY;
 80057f0:	697b      	ldr	r3, [r7, #20]
 80057f2:	2220      	movs	r2, #32
 80057f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80057f8:	697b      	ldr	r3, [r7, #20]
 80057fa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80057fe:	b2db      	uxtb	r3, r3
 8005800:	2b40      	cmp	r3, #64	; 0x40
 8005802:	d10a      	bne.n	800581a <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005804:	697b      	ldr	r3, [r7, #20]
 8005806:	2200      	movs	r2, #0
 8005808:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 800580c:	697b      	ldr	r3, [r7, #20]
 800580e:	2200      	movs	r2, #0
 8005810:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 8005812:	6978      	ldr	r0, [r7, #20]
 8005814:	f7ff fd9a 	bl	800534c <HAL_I2C_MemRxCpltCallback>
}
 8005818:	e009      	b.n	800582e <I2C_DMAXferCplt+0x1a2>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800581a:	697b      	ldr	r3, [r7, #20]
 800581c:	2200      	movs	r2, #0
 800581e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005822:	697b      	ldr	r3, [r7, #20]
 8005824:	2212      	movs	r2, #18
 8005826:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8005828:	6978      	ldr	r0, [r7, #20]
 800582a:	f7ff fd71 	bl	8005310 <HAL_I2C_MasterRxCpltCallback>
}
 800582e:	bf00      	nop
 8005830:	3718      	adds	r7, #24
 8005832:	46bd      	mov	sp, r7
 8005834:	bd80      	pop	{r7, pc}

08005836 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8005836:	b580      	push	{r7, lr}
 8005838:	b084      	sub	sp, #16
 800583a:	af00      	add	r7, sp, #0
 800583c:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005842:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005848:	2b00      	cmp	r3, #0
 800584a:	d003      	beq.n	8005854 <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005850:	2200      	movs	r2, #0
 8005852:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005858:	2b00      	cmp	r3, #0
 800585a:	d003      	beq.n	8005864 <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005860:	2200      	movs	r2, #0
 8005862:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8005864:	6878      	ldr	r0, [r7, #4]
 8005866:	f7fe f903 	bl	8003a70 <HAL_DMA_GetError>
 800586a:	4603      	mov	r3, r0
 800586c:	2b02      	cmp	r3, #2
 800586e:	d01b      	beq.n	80058a8 <I2C_DMAError+0x72>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	681a      	ldr	r2, [r3, #0]
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800587e:	601a      	str	r2, [r3, #0]

    hi2c->XferCount = 0U;
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	2200      	movs	r2, #0
 8005884:	855a      	strh	r2, [r3, #42]	; 0x2a

    hi2c->State = HAL_I2C_STATE_READY;
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	2220      	movs	r2, #32
 800588a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	2200      	movs	r2, #0
 8005892:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800589a:	f043 0210 	orr.w	r2, r3, #16
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	641a      	str	r2, [r3, #64]	; 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80058a2:	68f8      	ldr	r0, [r7, #12]
 80058a4:	f7ff fd5c 	bl	8005360 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80058a8:	bf00      	nop
 80058aa:	3710      	adds	r7, #16
 80058ac:	46bd      	mov	sp, r7
 80058ae:	bd80      	pop	{r7, pc}

080058b0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80058b0:	b580      	push	{r7, lr}
 80058b2:	b084      	sub	sp, #16
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	60f8      	str	r0, [r7, #12]
 80058b8:	60b9      	str	r1, [r7, #8]
 80058ba:	603b      	str	r3, [r7, #0]
 80058bc:	4613      	mov	r3, r2
 80058be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80058c0:	e025      	b.n	800590e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058c2:	683b      	ldr	r3, [r7, #0]
 80058c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058c8:	d021      	beq.n	800590e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058ca:	f7fd f853 	bl	8002974 <HAL_GetTick>
 80058ce:	4602      	mov	r2, r0
 80058d0:	69bb      	ldr	r3, [r7, #24]
 80058d2:	1ad3      	subs	r3, r2, r3
 80058d4:	683a      	ldr	r2, [r7, #0]
 80058d6:	429a      	cmp	r2, r3
 80058d8:	d302      	bcc.n	80058e0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80058da:	683b      	ldr	r3, [r7, #0]
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d116      	bne.n	800590e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	2200      	movs	r2, #0
 80058e4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	2220      	movs	r2, #32
 80058ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	2200      	movs	r2, #0
 80058f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058fa:	f043 0220 	orr.w	r2, r3, #32
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	2200      	movs	r2, #0
 8005906:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800590a:	2301      	movs	r3, #1
 800590c:	e023      	b.n	8005956 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800590e:	68bb      	ldr	r3, [r7, #8]
 8005910:	0c1b      	lsrs	r3, r3, #16
 8005912:	b2db      	uxtb	r3, r3
 8005914:	2b01      	cmp	r3, #1
 8005916:	d10d      	bne.n	8005934 <I2C_WaitOnFlagUntilTimeout+0x84>
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	695b      	ldr	r3, [r3, #20]
 800591e:	43da      	mvns	r2, r3
 8005920:	68bb      	ldr	r3, [r7, #8]
 8005922:	4013      	ands	r3, r2
 8005924:	b29b      	uxth	r3, r3
 8005926:	2b00      	cmp	r3, #0
 8005928:	bf0c      	ite	eq
 800592a:	2301      	moveq	r3, #1
 800592c:	2300      	movne	r3, #0
 800592e:	b2db      	uxtb	r3, r3
 8005930:	461a      	mov	r2, r3
 8005932:	e00c      	b.n	800594e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	699b      	ldr	r3, [r3, #24]
 800593a:	43da      	mvns	r2, r3
 800593c:	68bb      	ldr	r3, [r7, #8]
 800593e:	4013      	ands	r3, r2
 8005940:	b29b      	uxth	r3, r3
 8005942:	2b00      	cmp	r3, #0
 8005944:	bf0c      	ite	eq
 8005946:	2301      	moveq	r3, #1
 8005948:	2300      	movne	r3, #0
 800594a:	b2db      	uxtb	r3, r3
 800594c:	461a      	mov	r2, r3
 800594e:	79fb      	ldrb	r3, [r7, #7]
 8005950:	429a      	cmp	r2, r3
 8005952:	d0b6      	beq.n	80058c2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005954:	2300      	movs	r3, #0
}
 8005956:	4618      	mov	r0, r3
 8005958:	3710      	adds	r7, #16
 800595a:	46bd      	mov	sp, r7
 800595c:	bd80      	pop	{r7, pc}

0800595e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800595e:	b580      	push	{r7, lr}
 8005960:	b084      	sub	sp, #16
 8005962:	af00      	add	r7, sp, #0
 8005964:	60f8      	str	r0, [r7, #12]
 8005966:	60b9      	str	r1, [r7, #8]
 8005968:	607a      	str	r2, [r7, #4]
 800596a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800596c:	e051      	b.n	8005a12 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	695b      	ldr	r3, [r3, #20]
 8005974:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005978:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800597c:	d123      	bne.n	80059c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	681a      	ldr	r2, [r3, #0]
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800598c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005996:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	2200      	movs	r2, #0
 800599c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	2220      	movs	r2, #32
 80059a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	2200      	movs	r2, #0
 80059aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059b2:	f043 0204 	orr.w	r2, r3, #4
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	2200      	movs	r2, #0
 80059be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80059c2:	2301      	movs	r3, #1
 80059c4:	e046      	b.n	8005a54 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059cc:	d021      	beq.n	8005a12 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80059ce:	f7fc ffd1 	bl	8002974 <HAL_GetTick>
 80059d2:	4602      	mov	r2, r0
 80059d4:	683b      	ldr	r3, [r7, #0]
 80059d6:	1ad3      	subs	r3, r2, r3
 80059d8:	687a      	ldr	r2, [r7, #4]
 80059da:	429a      	cmp	r2, r3
 80059dc:	d302      	bcc.n	80059e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d116      	bne.n	8005a12 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	2200      	movs	r2, #0
 80059e8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	2220      	movs	r2, #32
 80059ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	2200      	movs	r2, #0
 80059f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059fe:	f043 0220 	orr.w	r2, r3, #32
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	2200      	movs	r2, #0
 8005a0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005a0e:	2301      	movs	r3, #1
 8005a10:	e020      	b.n	8005a54 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005a12:	68bb      	ldr	r3, [r7, #8]
 8005a14:	0c1b      	lsrs	r3, r3, #16
 8005a16:	b2db      	uxtb	r3, r3
 8005a18:	2b01      	cmp	r3, #1
 8005a1a:	d10c      	bne.n	8005a36 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	695b      	ldr	r3, [r3, #20]
 8005a22:	43da      	mvns	r2, r3
 8005a24:	68bb      	ldr	r3, [r7, #8]
 8005a26:	4013      	ands	r3, r2
 8005a28:	b29b      	uxth	r3, r3
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	bf14      	ite	ne
 8005a2e:	2301      	movne	r3, #1
 8005a30:	2300      	moveq	r3, #0
 8005a32:	b2db      	uxtb	r3, r3
 8005a34:	e00b      	b.n	8005a4e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	699b      	ldr	r3, [r3, #24]
 8005a3c:	43da      	mvns	r2, r3
 8005a3e:	68bb      	ldr	r3, [r7, #8]
 8005a40:	4013      	ands	r3, r2
 8005a42:	b29b      	uxth	r3, r3
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	bf14      	ite	ne
 8005a48:	2301      	movne	r3, #1
 8005a4a:	2300      	moveq	r3, #0
 8005a4c:	b2db      	uxtb	r3, r3
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d18d      	bne.n	800596e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005a52:	2300      	movs	r3, #0
}
 8005a54:	4618      	mov	r0, r3
 8005a56:	3710      	adds	r7, #16
 8005a58:	46bd      	mov	sp, r7
 8005a5a:	bd80      	pop	{r7, pc}

08005a5c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005a5c:	b580      	push	{r7, lr}
 8005a5e:	b084      	sub	sp, #16
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	60f8      	str	r0, [r7, #12]
 8005a64:	60b9      	str	r1, [r7, #8]
 8005a66:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005a68:	e02d      	b.n	8005ac6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005a6a:	68f8      	ldr	r0, [r7, #12]
 8005a6c:	f000 f8ce 	bl	8005c0c <I2C_IsAcknowledgeFailed>
 8005a70:	4603      	mov	r3, r0
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d001      	beq.n	8005a7a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005a76:	2301      	movs	r3, #1
 8005a78:	e02d      	b.n	8005ad6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a7a:	68bb      	ldr	r3, [r7, #8]
 8005a7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a80:	d021      	beq.n	8005ac6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a82:	f7fc ff77 	bl	8002974 <HAL_GetTick>
 8005a86:	4602      	mov	r2, r0
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	1ad3      	subs	r3, r2, r3
 8005a8c:	68ba      	ldr	r2, [r7, #8]
 8005a8e:	429a      	cmp	r2, r3
 8005a90:	d302      	bcc.n	8005a98 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005a92:	68bb      	ldr	r3, [r7, #8]
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d116      	bne.n	8005ac6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	2220      	movs	r2, #32
 8005aa2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	2200      	movs	r2, #0
 8005aaa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ab2:	f043 0220 	orr.w	r2, r3, #32
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	2200      	movs	r2, #0
 8005abe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005ac2:	2301      	movs	r3, #1
 8005ac4:	e007      	b.n	8005ad6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	695b      	ldr	r3, [r3, #20]
 8005acc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ad0:	2b80      	cmp	r3, #128	; 0x80
 8005ad2:	d1ca      	bne.n	8005a6a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005ad4:	2300      	movs	r3, #0
}
 8005ad6:	4618      	mov	r0, r3
 8005ad8:	3710      	adds	r7, #16
 8005ada:	46bd      	mov	sp, r7
 8005adc:	bd80      	pop	{r7, pc}

08005ade <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005ade:	b580      	push	{r7, lr}
 8005ae0:	b084      	sub	sp, #16
 8005ae2:	af00      	add	r7, sp, #0
 8005ae4:	60f8      	str	r0, [r7, #12]
 8005ae6:	60b9      	str	r1, [r7, #8]
 8005ae8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005aea:	e02d      	b.n	8005b48 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005aec:	68f8      	ldr	r0, [r7, #12]
 8005aee:	f000 f88d 	bl	8005c0c <I2C_IsAcknowledgeFailed>
 8005af2:	4603      	mov	r3, r0
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d001      	beq.n	8005afc <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005af8:	2301      	movs	r3, #1
 8005afa:	e02d      	b.n	8005b58 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005afc:	68bb      	ldr	r3, [r7, #8]
 8005afe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b02:	d021      	beq.n	8005b48 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b04:	f7fc ff36 	bl	8002974 <HAL_GetTick>
 8005b08:	4602      	mov	r2, r0
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	1ad3      	subs	r3, r2, r3
 8005b0e:	68ba      	ldr	r2, [r7, #8]
 8005b10:	429a      	cmp	r2, r3
 8005b12:	d302      	bcc.n	8005b1a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005b14:	68bb      	ldr	r3, [r7, #8]
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d116      	bne.n	8005b48 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	2200      	movs	r2, #0
 8005b1e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	2220      	movs	r2, #32
 8005b24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	2200      	movs	r2, #0
 8005b2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b34:	f043 0220 	orr.w	r2, r3, #32
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	2200      	movs	r2, #0
 8005b40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005b44:	2301      	movs	r3, #1
 8005b46:	e007      	b.n	8005b58 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	695b      	ldr	r3, [r3, #20]
 8005b4e:	f003 0304 	and.w	r3, r3, #4
 8005b52:	2b04      	cmp	r3, #4
 8005b54:	d1ca      	bne.n	8005aec <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005b56:	2300      	movs	r3, #0
}
 8005b58:	4618      	mov	r0, r3
 8005b5a:	3710      	adds	r7, #16
 8005b5c:	46bd      	mov	sp, r7
 8005b5e:	bd80      	pop	{r7, pc}

08005b60 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005b60:	b580      	push	{r7, lr}
 8005b62:	b084      	sub	sp, #16
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	60f8      	str	r0, [r7, #12]
 8005b68:	60b9      	str	r1, [r7, #8]
 8005b6a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005b6c:	e042      	b.n	8005bf4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	695b      	ldr	r3, [r3, #20]
 8005b74:	f003 0310 	and.w	r3, r3, #16
 8005b78:	2b10      	cmp	r3, #16
 8005b7a:	d119      	bne.n	8005bb0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f06f 0210 	mvn.w	r2, #16
 8005b84:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	2200      	movs	r2, #0
 8005b8a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	2220      	movs	r2, #32
 8005b90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	2200      	movs	r2, #0
 8005b98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	2200      	movs	r2, #0
 8005ba8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005bac:	2301      	movs	r3, #1
 8005bae:	e029      	b.n	8005c04 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005bb0:	f7fc fee0 	bl	8002974 <HAL_GetTick>
 8005bb4:	4602      	mov	r2, r0
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	1ad3      	subs	r3, r2, r3
 8005bba:	68ba      	ldr	r2, [r7, #8]
 8005bbc:	429a      	cmp	r2, r3
 8005bbe:	d302      	bcc.n	8005bc6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005bc0:	68bb      	ldr	r3, [r7, #8]
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d116      	bne.n	8005bf4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	2200      	movs	r2, #0
 8005bca:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	2220      	movs	r2, #32
 8005bd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	2200      	movs	r2, #0
 8005bd8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005be0:	f043 0220 	orr.w	r2, r3, #32
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	2200      	movs	r2, #0
 8005bec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005bf0:	2301      	movs	r3, #1
 8005bf2:	e007      	b.n	8005c04 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	695b      	ldr	r3, [r3, #20]
 8005bfa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bfe:	2b40      	cmp	r3, #64	; 0x40
 8005c00:	d1b5      	bne.n	8005b6e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005c02:	2300      	movs	r3, #0
}
 8005c04:	4618      	mov	r0, r3
 8005c06:	3710      	adds	r7, #16
 8005c08:	46bd      	mov	sp, r7
 8005c0a:	bd80      	pop	{r7, pc}

08005c0c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005c0c:	b480      	push	{r7}
 8005c0e:	b083      	sub	sp, #12
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	695b      	ldr	r3, [r3, #20]
 8005c1a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c1e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c22:	d11b      	bne.n	8005c5c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005c2c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	2200      	movs	r2, #0
 8005c32:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	2220      	movs	r2, #32
 8005c38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	2200      	movs	r2, #0
 8005c40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c48:	f043 0204 	orr.w	r2, r3, #4
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	2200      	movs	r2, #0
 8005c54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005c58:	2301      	movs	r3, #1
 8005c5a:	e000      	b.n	8005c5e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005c5c:	2300      	movs	r3, #0
}
 8005c5e:	4618      	mov	r0, r3
 8005c60:	370c      	adds	r7, #12
 8005c62:	46bd      	mov	sp, r7
 8005c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c68:	4770      	bx	lr
	...

08005c6c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005c6c:	b580      	push	{r7, lr}
 8005c6e:	b086      	sub	sp, #24
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d101      	bne.n	8005c7e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005c7a:	2301      	movs	r3, #1
 8005c7c:	e264      	b.n	8006148 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	f003 0301 	and.w	r3, r3, #1
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d075      	beq.n	8005d76 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005c8a:	4ba3      	ldr	r3, [pc, #652]	; (8005f18 <HAL_RCC_OscConfig+0x2ac>)
 8005c8c:	689b      	ldr	r3, [r3, #8]
 8005c8e:	f003 030c 	and.w	r3, r3, #12
 8005c92:	2b04      	cmp	r3, #4
 8005c94:	d00c      	beq.n	8005cb0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005c96:	4ba0      	ldr	r3, [pc, #640]	; (8005f18 <HAL_RCC_OscConfig+0x2ac>)
 8005c98:	689b      	ldr	r3, [r3, #8]
 8005c9a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005c9e:	2b08      	cmp	r3, #8
 8005ca0:	d112      	bne.n	8005cc8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005ca2:	4b9d      	ldr	r3, [pc, #628]	; (8005f18 <HAL_RCC_OscConfig+0x2ac>)
 8005ca4:	685b      	ldr	r3, [r3, #4]
 8005ca6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005caa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005cae:	d10b      	bne.n	8005cc8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005cb0:	4b99      	ldr	r3, [pc, #612]	; (8005f18 <HAL_RCC_OscConfig+0x2ac>)
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d05b      	beq.n	8005d74 <HAL_RCC_OscConfig+0x108>
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	685b      	ldr	r3, [r3, #4]
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d157      	bne.n	8005d74 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005cc4:	2301      	movs	r3, #1
 8005cc6:	e23f      	b.n	8006148 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	685b      	ldr	r3, [r3, #4]
 8005ccc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005cd0:	d106      	bne.n	8005ce0 <HAL_RCC_OscConfig+0x74>
 8005cd2:	4b91      	ldr	r3, [pc, #580]	; (8005f18 <HAL_RCC_OscConfig+0x2ac>)
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	4a90      	ldr	r2, [pc, #576]	; (8005f18 <HAL_RCC_OscConfig+0x2ac>)
 8005cd8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005cdc:	6013      	str	r3, [r2, #0]
 8005cde:	e01d      	b.n	8005d1c <HAL_RCC_OscConfig+0xb0>
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	685b      	ldr	r3, [r3, #4]
 8005ce4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005ce8:	d10c      	bne.n	8005d04 <HAL_RCC_OscConfig+0x98>
 8005cea:	4b8b      	ldr	r3, [pc, #556]	; (8005f18 <HAL_RCC_OscConfig+0x2ac>)
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	4a8a      	ldr	r2, [pc, #552]	; (8005f18 <HAL_RCC_OscConfig+0x2ac>)
 8005cf0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005cf4:	6013      	str	r3, [r2, #0]
 8005cf6:	4b88      	ldr	r3, [pc, #544]	; (8005f18 <HAL_RCC_OscConfig+0x2ac>)
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	4a87      	ldr	r2, [pc, #540]	; (8005f18 <HAL_RCC_OscConfig+0x2ac>)
 8005cfc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005d00:	6013      	str	r3, [r2, #0]
 8005d02:	e00b      	b.n	8005d1c <HAL_RCC_OscConfig+0xb0>
 8005d04:	4b84      	ldr	r3, [pc, #528]	; (8005f18 <HAL_RCC_OscConfig+0x2ac>)
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	4a83      	ldr	r2, [pc, #524]	; (8005f18 <HAL_RCC_OscConfig+0x2ac>)
 8005d0a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005d0e:	6013      	str	r3, [r2, #0]
 8005d10:	4b81      	ldr	r3, [pc, #516]	; (8005f18 <HAL_RCC_OscConfig+0x2ac>)
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	4a80      	ldr	r2, [pc, #512]	; (8005f18 <HAL_RCC_OscConfig+0x2ac>)
 8005d16:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005d1a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	685b      	ldr	r3, [r3, #4]
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d013      	beq.n	8005d4c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d24:	f7fc fe26 	bl	8002974 <HAL_GetTick>
 8005d28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d2a:	e008      	b.n	8005d3e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005d2c:	f7fc fe22 	bl	8002974 <HAL_GetTick>
 8005d30:	4602      	mov	r2, r0
 8005d32:	693b      	ldr	r3, [r7, #16]
 8005d34:	1ad3      	subs	r3, r2, r3
 8005d36:	2b64      	cmp	r3, #100	; 0x64
 8005d38:	d901      	bls.n	8005d3e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005d3a:	2303      	movs	r3, #3
 8005d3c:	e204      	b.n	8006148 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d3e:	4b76      	ldr	r3, [pc, #472]	; (8005f18 <HAL_RCC_OscConfig+0x2ac>)
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d0f0      	beq.n	8005d2c <HAL_RCC_OscConfig+0xc0>
 8005d4a:	e014      	b.n	8005d76 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d4c:	f7fc fe12 	bl	8002974 <HAL_GetTick>
 8005d50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005d52:	e008      	b.n	8005d66 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005d54:	f7fc fe0e 	bl	8002974 <HAL_GetTick>
 8005d58:	4602      	mov	r2, r0
 8005d5a:	693b      	ldr	r3, [r7, #16]
 8005d5c:	1ad3      	subs	r3, r2, r3
 8005d5e:	2b64      	cmp	r3, #100	; 0x64
 8005d60:	d901      	bls.n	8005d66 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005d62:	2303      	movs	r3, #3
 8005d64:	e1f0      	b.n	8006148 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005d66:	4b6c      	ldr	r3, [pc, #432]	; (8005f18 <HAL_RCC_OscConfig+0x2ac>)
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d1f0      	bne.n	8005d54 <HAL_RCC_OscConfig+0xe8>
 8005d72:	e000      	b.n	8005d76 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d74:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f003 0302 	and.w	r3, r3, #2
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d063      	beq.n	8005e4a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005d82:	4b65      	ldr	r3, [pc, #404]	; (8005f18 <HAL_RCC_OscConfig+0x2ac>)
 8005d84:	689b      	ldr	r3, [r3, #8]
 8005d86:	f003 030c 	and.w	r3, r3, #12
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d00b      	beq.n	8005da6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005d8e:	4b62      	ldr	r3, [pc, #392]	; (8005f18 <HAL_RCC_OscConfig+0x2ac>)
 8005d90:	689b      	ldr	r3, [r3, #8]
 8005d92:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005d96:	2b08      	cmp	r3, #8
 8005d98:	d11c      	bne.n	8005dd4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005d9a:	4b5f      	ldr	r3, [pc, #380]	; (8005f18 <HAL_RCC_OscConfig+0x2ac>)
 8005d9c:	685b      	ldr	r3, [r3, #4]
 8005d9e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d116      	bne.n	8005dd4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005da6:	4b5c      	ldr	r3, [pc, #368]	; (8005f18 <HAL_RCC_OscConfig+0x2ac>)
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	f003 0302 	and.w	r3, r3, #2
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d005      	beq.n	8005dbe <HAL_RCC_OscConfig+0x152>
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	68db      	ldr	r3, [r3, #12]
 8005db6:	2b01      	cmp	r3, #1
 8005db8:	d001      	beq.n	8005dbe <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005dba:	2301      	movs	r3, #1
 8005dbc:	e1c4      	b.n	8006148 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005dbe:	4b56      	ldr	r3, [pc, #344]	; (8005f18 <HAL_RCC_OscConfig+0x2ac>)
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	691b      	ldr	r3, [r3, #16]
 8005dca:	00db      	lsls	r3, r3, #3
 8005dcc:	4952      	ldr	r1, [pc, #328]	; (8005f18 <HAL_RCC_OscConfig+0x2ac>)
 8005dce:	4313      	orrs	r3, r2
 8005dd0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005dd2:	e03a      	b.n	8005e4a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	68db      	ldr	r3, [r3, #12]
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d020      	beq.n	8005e1e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005ddc:	4b4f      	ldr	r3, [pc, #316]	; (8005f1c <HAL_RCC_OscConfig+0x2b0>)
 8005dde:	2201      	movs	r2, #1
 8005de0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005de2:	f7fc fdc7 	bl	8002974 <HAL_GetTick>
 8005de6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005de8:	e008      	b.n	8005dfc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005dea:	f7fc fdc3 	bl	8002974 <HAL_GetTick>
 8005dee:	4602      	mov	r2, r0
 8005df0:	693b      	ldr	r3, [r7, #16]
 8005df2:	1ad3      	subs	r3, r2, r3
 8005df4:	2b02      	cmp	r3, #2
 8005df6:	d901      	bls.n	8005dfc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005df8:	2303      	movs	r3, #3
 8005dfa:	e1a5      	b.n	8006148 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005dfc:	4b46      	ldr	r3, [pc, #280]	; (8005f18 <HAL_RCC_OscConfig+0x2ac>)
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	f003 0302 	and.w	r3, r3, #2
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d0f0      	beq.n	8005dea <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005e08:	4b43      	ldr	r3, [pc, #268]	; (8005f18 <HAL_RCC_OscConfig+0x2ac>)
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	691b      	ldr	r3, [r3, #16]
 8005e14:	00db      	lsls	r3, r3, #3
 8005e16:	4940      	ldr	r1, [pc, #256]	; (8005f18 <HAL_RCC_OscConfig+0x2ac>)
 8005e18:	4313      	orrs	r3, r2
 8005e1a:	600b      	str	r3, [r1, #0]
 8005e1c:	e015      	b.n	8005e4a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005e1e:	4b3f      	ldr	r3, [pc, #252]	; (8005f1c <HAL_RCC_OscConfig+0x2b0>)
 8005e20:	2200      	movs	r2, #0
 8005e22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e24:	f7fc fda6 	bl	8002974 <HAL_GetTick>
 8005e28:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005e2a:	e008      	b.n	8005e3e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005e2c:	f7fc fda2 	bl	8002974 <HAL_GetTick>
 8005e30:	4602      	mov	r2, r0
 8005e32:	693b      	ldr	r3, [r7, #16]
 8005e34:	1ad3      	subs	r3, r2, r3
 8005e36:	2b02      	cmp	r3, #2
 8005e38:	d901      	bls.n	8005e3e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005e3a:	2303      	movs	r3, #3
 8005e3c:	e184      	b.n	8006148 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005e3e:	4b36      	ldr	r3, [pc, #216]	; (8005f18 <HAL_RCC_OscConfig+0x2ac>)
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f003 0302 	and.w	r3, r3, #2
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d1f0      	bne.n	8005e2c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	f003 0308 	and.w	r3, r3, #8
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d030      	beq.n	8005eb8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	695b      	ldr	r3, [r3, #20]
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d016      	beq.n	8005e8c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005e5e:	4b30      	ldr	r3, [pc, #192]	; (8005f20 <HAL_RCC_OscConfig+0x2b4>)
 8005e60:	2201      	movs	r2, #1
 8005e62:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e64:	f7fc fd86 	bl	8002974 <HAL_GetTick>
 8005e68:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005e6a:	e008      	b.n	8005e7e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005e6c:	f7fc fd82 	bl	8002974 <HAL_GetTick>
 8005e70:	4602      	mov	r2, r0
 8005e72:	693b      	ldr	r3, [r7, #16]
 8005e74:	1ad3      	subs	r3, r2, r3
 8005e76:	2b02      	cmp	r3, #2
 8005e78:	d901      	bls.n	8005e7e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005e7a:	2303      	movs	r3, #3
 8005e7c:	e164      	b.n	8006148 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005e7e:	4b26      	ldr	r3, [pc, #152]	; (8005f18 <HAL_RCC_OscConfig+0x2ac>)
 8005e80:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005e82:	f003 0302 	and.w	r3, r3, #2
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d0f0      	beq.n	8005e6c <HAL_RCC_OscConfig+0x200>
 8005e8a:	e015      	b.n	8005eb8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005e8c:	4b24      	ldr	r3, [pc, #144]	; (8005f20 <HAL_RCC_OscConfig+0x2b4>)
 8005e8e:	2200      	movs	r2, #0
 8005e90:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005e92:	f7fc fd6f 	bl	8002974 <HAL_GetTick>
 8005e96:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005e98:	e008      	b.n	8005eac <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005e9a:	f7fc fd6b 	bl	8002974 <HAL_GetTick>
 8005e9e:	4602      	mov	r2, r0
 8005ea0:	693b      	ldr	r3, [r7, #16]
 8005ea2:	1ad3      	subs	r3, r2, r3
 8005ea4:	2b02      	cmp	r3, #2
 8005ea6:	d901      	bls.n	8005eac <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005ea8:	2303      	movs	r3, #3
 8005eaa:	e14d      	b.n	8006148 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005eac:	4b1a      	ldr	r3, [pc, #104]	; (8005f18 <HAL_RCC_OscConfig+0x2ac>)
 8005eae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005eb0:	f003 0302 	and.w	r3, r3, #2
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d1f0      	bne.n	8005e9a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	f003 0304 	and.w	r3, r3, #4
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	f000 80a0 	beq.w	8006006 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005ec6:	2300      	movs	r3, #0
 8005ec8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005eca:	4b13      	ldr	r3, [pc, #76]	; (8005f18 <HAL_RCC_OscConfig+0x2ac>)
 8005ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ece:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d10f      	bne.n	8005ef6 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	60bb      	str	r3, [r7, #8]
 8005eda:	4b0f      	ldr	r3, [pc, #60]	; (8005f18 <HAL_RCC_OscConfig+0x2ac>)
 8005edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ede:	4a0e      	ldr	r2, [pc, #56]	; (8005f18 <HAL_RCC_OscConfig+0x2ac>)
 8005ee0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005ee4:	6413      	str	r3, [r2, #64]	; 0x40
 8005ee6:	4b0c      	ldr	r3, [pc, #48]	; (8005f18 <HAL_RCC_OscConfig+0x2ac>)
 8005ee8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005eea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005eee:	60bb      	str	r3, [r7, #8]
 8005ef0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005ef2:	2301      	movs	r3, #1
 8005ef4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ef6:	4b0b      	ldr	r3, [pc, #44]	; (8005f24 <HAL_RCC_OscConfig+0x2b8>)
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d121      	bne.n	8005f46 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005f02:	4b08      	ldr	r3, [pc, #32]	; (8005f24 <HAL_RCC_OscConfig+0x2b8>)
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	4a07      	ldr	r2, [pc, #28]	; (8005f24 <HAL_RCC_OscConfig+0x2b8>)
 8005f08:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005f0c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005f0e:	f7fc fd31 	bl	8002974 <HAL_GetTick>
 8005f12:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f14:	e011      	b.n	8005f3a <HAL_RCC_OscConfig+0x2ce>
 8005f16:	bf00      	nop
 8005f18:	40023800 	.word	0x40023800
 8005f1c:	42470000 	.word	0x42470000
 8005f20:	42470e80 	.word	0x42470e80
 8005f24:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005f28:	f7fc fd24 	bl	8002974 <HAL_GetTick>
 8005f2c:	4602      	mov	r2, r0
 8005f2e:	693b      	ldr	r3, [r7, #16]
 8005f30:	1ad3      	subs	r3, r2, r3
 8005f32:	2b02      	cmp	r3, #2
 8005f34:	d901      	bls.n	8005f3a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8005f36:	2303      	movs	r3, #3
 8005f38:	e106      	b.n	8006148 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f3a:	4b85      	ldr	r3, [pc, #532]	; (8006150 <HAL_RCC_OscConfig+0x4e4>)
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d0f0      	beq.n	8005f28 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	689b      	ldr	r3, [r3, #8]
 8005f4a:	2b01      	cmp	r3, #1
 8005f4c:	d106      	bne.n	8005f5c <HAL_RCC_OscConfig+0x2f0>
 8005f4e:	4b81      	ldr	r3, [pc, #516]	; (8006154 <HAL_RCC_OscConfig+0x4e8>)
 8005f50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f52:	4a80      	ldr	r2, [pc, #512]	; (8006154 <HAL_RCC_OscConfig+0x4e8>)
 8005f54:	f043 0301 	orr.w	r3, r3, #1
 8005f58:	6713      	str	r3, [r2, #112]	; 0x70
 8005f5a:	e01c      	b.n	8005f96 <HAL_RCC_OscConfig+0x32a>
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	689b      	ldr	r3, [r3, #8]
 8005f60:	2b05      	cmp	r3, #5
 8005f62:	d10c      	bne.n	8005f7e <HAL_RCC_OscConfig+0x312>
 8005f64:	4b7b      	ldr	r3, [pc, #492]	; (8006154 <HAL_RCC_OscConfig+0x4e8>)
 8005f66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f68:	4a7a      	ldr	r2, [pc, #488]	; (8006154 <HAL_RCC_OscConfig+0x4e8>)
 8005f6a:	f043 0304 	orr.w	r3, r3, #4
 8005f6e:	6713      	str	r3, [r2, #112]	; 0x70
 8005f70:	4b78      	ldr	r3, [pc, #480]	; (8006154 <HAL_RCC_OscConfig+0x4e8>)
 8005f72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f74:	4a77      	ldr	r2, [pc, #476]	; (8006154 <HAL_RCC_OscConfig+0x4e8>)
 8005f76:	f043 0301 	orr.w	r3, r3, #1
 8005f7a:	6713      	str	r3, [r2, #112]	; 0x70
 8005f7c:	e00b      	b.n	8005f96 <HAL_RCC_OscConfig+0x32a>
 8005f7e:	4b75      	ldr	r3, [pc, #468]	; (8006154 <HAL_RCC_OscConfig+0x4e8>)
 8005f80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f82:	4a74      	ldr	r2, [pc, #464]	; (8006154 <HAL_RCC_OscConfig+0x4e8>)
 8005f84:	f023 0301 	bic.w	r3, r3, #1
 8005f88:	6713      	str	r3, [r2, #112]	; 0x70
 8005f8a:	4b72      	ldr	r3, [pc, #456]	; (8006154 <HAL_RCC_OscConfig+0x4e8>)
 8005f8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f8e:	4a71      	ldr	r2, [pc, #452]	; (8006154 <HAL_RCC_OscConfig+0x4e8>)
 8005f90:	f023 0304 	bic.w	r3, r3, #4
 8005f94:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	689b      	ldr	r3, [r3, #8]
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d015      	beq.n	8005fca <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f9e:	f7fc fce9 	bl	8002974 <HAL_GetTick>
 8005fa2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005fa4:	e00a      	b.n	8005fbc <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005fa6:	f7fc fce5 	bl	8002974 <HAL_GetTick>
 8005faa:	4602      	mov	r2, r0
 8005fac:	693b      	ldr	r3, [r7, #16]
 8005fae:	1ad3      	subs	r3, r2, r3
 8005fb0:	f241 3288 	movw	r2, #5000	; 0x1388
 8005fb4:	4293      	cmp	r3, r2
 8005fb6:	d901      	bls.n	8005fbc <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8005fb8:	2303      	movs	r3, #3
 8005fba:	e0c5      	b.n	8006148 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005fbc:	4b65      	ldr	r3, [pc, #404]	; (8006154 <HAL_RCC_OscConfig+0x4e8>)
 8005fbe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fc0:	f003 0302 	and.w	r3, r3, #2
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d0ee      	beq.n	8005fa6 <HAL_RCC_OscConfig+0x33a>
 8005fc8:	e014      	b.n	8005ff4 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005fca:	f7fc fcd3 	bl	8002974 <HAL_GetTick>
 8005fce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005fd0:	e00a      	b.n	8005fe8 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005fd2:	f7fc fccf 	bl	8002974 <HAL_GetTick>
 8005fd6:	4602      	mov	r2, r0
 8005fd8:	693b      	ldr	r3, [r7, #16]
 8005fda:	1ad3      	subs	r3, r2, r3
 8005fdc:	f241 3288 	movw	r2, #5000	; 0x1388
 8005fe0:	4293      	cmp	r3, r2
 8005fe2:	d901      	bls.n	8005fe8 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8005fe4:	2303      	movs	r3, #3
 8005fe6:	e0af      	b.n	8006148 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005fe8:	4b5a      	ldr	r3, [pc, #360]	; (8006154 <HAL_RCC_OscConfig+0x4e8>)
 8005fea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fec:	f003 0302 	and.w	r3, r3, #2
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d1ee      	bne.n	8005fd2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005ff4:	7dfb      	ldrb	r3, [r7, #23]
 8005ff6:	2b01      	cmp	r3, #1
 8005ff8:	d105      	bne.n	8006006 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005ffa:	4b56      	ldr	r3, [pc, #344]	; (8006154 <HAL_RCC_OscConfig+0x4e8>)
 8005ffc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ffe:	4a55      	ldr	r2, [pc, #340]	; (8006154 <HAL_RCC_OscConfig+0x4e8>)
 8006000:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006004:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	699b      	ldr	r3, [r3, #24]
 800600a:	2b00      	cmp	r3, #0
 800600c:	f000 809b 	beq.w	8006146 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006010:	4b50      	ldr	r3, [pc, #320]	; (8006154 <HAL_RCC_OscConfig+0x4e8>)
 8006012:	689b      	ldr	r3, [r3, #8]
 8006014:	f003 030c 	and.w	r3, r3, #12
 8006018:	2b08      	cmp	r3, #8
 800601a:	d05c      	beq.n	80060d6 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	699b      	ldr	r3, [r3, #24]
 8006020:	2b02      	cmp	r3, #2
 8006022:	d141      	bne.n	80060a8 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006024:	4b4c      	ldr	r3, [pc, #304]	; (8006158 <HAL_RCC_OscConfig+0x4ec>)
 8006026:	2200      	movs	r2, #0
 8006028:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800602a:	f7fc fca3 	bl	8002974 <HAL_GetTick>
 800602e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006030:	e008      	b.n	8006044 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006032:	f7fc fc9f 	bl	8002974 <HAL_GetTick>
 8006036:	4602      	mov	r2, r0
 8006038:	693b      	ldr	r3, [r7, #16]
 800603a:	1ad3      	subs	r3, r2, r3
 800603c:	2b02      	cmp	r3, #2
 800603e:	d901      	bls.n	8006044 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8006040:	2303      	movs	r3, #3
 8006042:	e081      	b.n	8006148 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006044:	4b43      	ldr	r3, [pc, #268]	; (8006154 <HAL_RCC_OscConfig+0x4e8>)
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800604c:	2b00      	cmp	r3, #0
 800604e:	d1f0      	bne.n	8006032 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	69da      	ldr	r2, [r3, #28]
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	6a1b      	ldr	r3, [r3, #32]
 8006058:	431a      	orrs	r2, r3
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800605e:	019b      	lsls	r3, r3, #6
 8006060:	431a      	orrs	r2, r3
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006066:	085b      	lsrs	r3, r3, #1
 8006068:	3b01      	subs	r3, #1
 800606a:	041b      	lsls	r3, r3, #16
 800606c:	431a      	orrs	r2, r3
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006072:	061b      	lsls	r3, r3, #24
 8006074:	4937      	ldr	r1, [pc, #220]	; (8006154 <HAL_RCC_OscConfig+0x4e8>)
 8006076:	4313      	orrs	r3, r2
 8006078:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800607a:	4b37      	ldr	r3, [pc, #220]	; (8006158 <HAL_RCC_OscConfig+0x4ec>)
 800607c:	2201      	movs	r2, #1
 800607e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006080:	f7fc fc78 	bl	8002974 <HAL_GetTick>
 8006084:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006086:	e008      	b.n	800609a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006088:	f7fc fc74 	bl	8002974 <HAL_GetTick>
 800608c:	4602      	mov	r2, r0
 800608e:	693b      	ldr	r3, [r7, #16]
 8006090:	1ad3      	subs	r3, r2, r3
 8006092:	2b02      	cmp	r3, #2
 8006094:	d901      	bls.n	800609a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8006096:	2303      	movs	r3, #3
 8006098:	e056      	b.n	8006148 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800609a:	4b2e      	ldr	r3, [pc, #184]	; (8006154 <HAL_RCC_OscConfig+0x4e8>)
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d0f0      	beq.n	8006088 <HAL_RCC_OscConfig+0x41c>
 80060a6:	e04e      	b.n	8006146 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80060a8:	4b2b      	ldr	r3, [pc, #172]	; (8006158 <HAL_RCC_OscConfig+0x4ec>)
 80060aa:	2200      	movs	r2, #0
 80060ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80060ae:	f7fc fc61 	bl	8002974 <HAL_GetTick>
 80060b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80060b4:	e008      	b.n	80060c8 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80060b6:	f7fc fc5d 	bl	8002974 <HAL_GetTick>
 80060ba:	4602      	mov	r2, r0
 80060bc:	693b      	ldr	r3, [r7, #16]
 80060be:	1ad3      	subs	r3, r2, r3
 80060c0:	2b02      	cmp	r3, #2
 80060c2:	d901      	bls.n	80060c8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80060c4:	2303      	movs	r3, #3
 80060c6:	e03f      	b.n	8006148 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80060c8:	4b22      	ldr	r3, [pc, #136]	; (8006154 <HAL_RCC_OscConfig+0x4e8>)
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d1f0      	bne.n	80060b6 <HAL_RCC_OscConfig+0x44a>
 80060d4:	e037      	b.n	8006146 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	699b      	ldr	r3, [r3, #24]
 80060da:	2b01      	cmp	r3, #1
 80060dc:	d101      	bne.n	80060e2 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80060de:	2301      	movs	r3, #1
 80060e0:	e032      	b.n	8006148 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80060e2:	4b1c      	ldr	r3, [pc, #112]	; (8006154 <HAL_RCC_OscConfig+0x4e8>)
 80060e4:	685b      	ldr	r3, [r3, #4]
 80060e6:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	699b      	ldr	r3, [r3, #24]
 80060ec:	2b01      	cmp	r3, #1
 80060ee:	d028      	beq.n	8006142 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80060fa:	429a      	cmp	r2, r3
 80060fc:	d121      	bne.n	8006142 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006108:	429a      	cmp	r2, r3
 800610a:	d11a      	bne.n	8006142 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800610c:	68fa      	ldr	r2, [r7, #12]
 800610e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006112:	4013      	ands	r3, r2
 8006114:	687a      	ldr	r2, [r7, #4]
 8006116:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006118:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800611a:	4293      	cmp	r3, r2
 800611c:	d111      	bne.n	8006142 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006128:	085b      	lsrs	r3, r3, #1
 800612a:	3b01      	subs	r3, #1
 800612c:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800612e:	429a      	cmp	r2, r3
 8006130:	d107      	bne.n	8006142 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800613c:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800613e:	429a      	cmp	r2, r3
 8006140:	d001      	beq.n	8006146 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8006142:	2301      	movs	r3, #1
 8006144:	e000      	b.n	8006148 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8006146:	2300      	movs	r3, #0
}
 8006148:	4618      	mov	r0, r3
 800614a:	3718      	adds	r7, #24
 800614c:	46bd      	mov	sp, r7
 800614e:	bd80      	pop	{r7, pc}
 8006150:	40007000 	.word	0x40007000
 8006154:	40023800 	.word	0x40023800
 8006158:	42470060 	.word	0x42470060

0800615c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800615c:	b580      	push	{r7, lr}
 800615e:	b084      	sub	sp, #16
 8006160:	af00      	add	r7, sp, #0
 8006162:	6078      	str	r0, [r7, #4]
 8006164:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	2b00      	cmp	r3, #0
 800616a:	d101      	bne.n	8006170 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800616c:	2301      	movs	r3, #1
 800616e:	e0cc      	b.n	800630a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006170:	4b68      	ldr	r3, [pc, #416]	; (8006314 <HAL_RCC_ClockConfig+0x1b8>)
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	f003 0307 	and.w	r3, r3, #7
 8006178:	683a      	ldr	r2, [r7, #0]
 800617a:	429a      	cmp	r2, r3
 800617c:	d90c      	bls.n	8006198 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800617e:	4b65      	ldr	r3, [pc, #404]	; (8006314 <HAL_RCC_ClockConfig+0x1b8>)
 8006180:	683a      	ldr	r2, [r7, #0]
 8006182:	b2d2      	uxtb	r2, r2
 8006184:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006186:	4b63      	ldr	r3, [pc, #396]	; (8006314 <HAL_RCC_ClockConfig+0x1b8>)
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	f003 0307 	and.w	r3, r3, #7
 800618e:	683a      	ldr	r2, [r7, #0]
 8006190:	429a      	cmp	r2, r3
 8006192:	d001      	beq.n	8006198 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006194:	2301      	movs	r3, #1
 8006196:	e0b8      	b.n	800630a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	f003 0302 	and.w	r3, r3, #2
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d020      	beq.n	80061e6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	f003 0304 	and.w	r3, r3, #4
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d005      	beq.n	80061bc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80061b0:	4b59      	ldr	r3, [pc, #356]	; (8006318 <HAL_RCC_ClockConfig+0x1bc>)
 80061b2:	689b      	ldr	r3, [r3, #8]
 80061b4:	4a58      	ldr	r2, [pc, #352]	; (8006318 <HAL_RCC_ClockConfig+0x1bc>)
 80061b6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80061ba:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	f003 0308 	and.w	r3, r3, #8
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d005      	beq.n	80061d4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80061c8:	4b53      	ldr	r3, [pc, #332]	; (8006318 <HAL_RCC_ClockConfig+0x1bc>)
 80061ca:	689b      	ldr	r3, [r3, #8]
 80061cc:	4a52      	ldr	r2, [pc, #328]	; (8006318 <HAL_RCC_ClockConfig+0x1bc>)
 80061ce:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80061d2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80061d4:	4b50      	ldr	r3, [pc, #320]	; (8006318 <HAL_RCC_ClockConfig+0x1bc>)
 80061d6:	689b      	ldr	r3, [r3, #8]
 80061d8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	689b      	ldr	r3, [r3, #8]
 80061e0:	494d      	ldr	r1, [pc, #308]	; (8006318 <HAL_RCC_ClockConfig+0x1bc>)
 80061e2:	4313      	orrs	r3, r2
 80061e4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	f003 0301 	and.w	r3, r3, #1
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d044      	beq.n	800627c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	685b      	ldr	r3, [r3, #4]
 80061f6:	2b01      	cmp	r3, #1
 80061f8:	d107      	bne.n	800620a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80061fa:	4b47      	ldr	r3, [pc, #284]	; (8006318 <HAL_RCC_ClockConfig+0x1bc>)
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006202:	2b00      	cmp	r3, #0
 8006204:	d119      	bne.n	800623a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006206:	2301      	movs	r3, #1
 8006208:	e07f      	b.n	800630a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	685b      	ldr	r3, [r3, #4]
 800620e:	2b02      	cmp	r3, #2
 8006210:	d003      	beq.n	800621a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006216:	2b03      	cmp	r3, #3
 8006218:	d107      	bne.n	800622a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800621a:	4b3f      	ldr	r3, [pc, #252]	; (8006318 <HAL_RCC_ClockConfig+0x1bc>)
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006222:	2b00      	cmp	r3, #0
 8006224:	d109      	bne.n	800623a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006226:	2301      	movs	r3, #1
 8006228:	e06f      	b.n	800630a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800622a:	4b3b      	ldr	r3, [pc, #236]	; (8006318 <HAL_RCC_ClockConfig+0x1bc>)
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	f003 0302 	and.w	r3, r3, #2
 8006232:	2b00      	cmp	r3, #0
 8006234:	d101      	bne.n	800623a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006236:	2301      	movs	r3, #1
 8006238:	e067      	b.n	800630a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800623a:	4b37      	ldr	r3, [pc, #220]	; (8006318 <HAL_RCC_ClockConfig+0x1bc>)
 800623c:	689b      	ldr	r3, [r3, #8]
 800623e:	f023 0203 	bic.w	r2, r3, #3
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	685b      	ldr	r3, [r3, #4]
 8006246:	4934      	ldr	r1, [pc, #208]	; (8006318 <HAL_RCC_ClockConfig+0x1bc>)
 8006248:	4313      	orrs	r3, r2
 800624a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800624c:	f7fc fb92 	bl	8002974 <HAL_GetTick>
 8006250:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006252:	e00a      	b.n	800626a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006254:	f7fc fb8e 	bl	8002974 <HAL_GetTick>
 8006258:	4602      	mov	r2, r0
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	1ad3      	subs	r3, r2, r3
 800625e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006262:	4293      	cmp	r3, r2
 8006264:	d901      	bls.n	800626a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006266:	2303      	movs	r3, #3
 8006268:	e04f      	b.n	800630a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800626a:	4b2b      	ldr	r3, [pc, #172]	; (8006318 <HAL_RCC_ClockConfig+0x1bc>)
 800626c:	689b      	ldr	r3, [r3, #8]
 800626e:	f003 020c 	and.w	r2, r3, #12
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	685b      	ldr	r3, [r3, #4]
 8006276:	009b      	lsls	r3, r3, #2
 8006278:	429a      	cmp	r2, r3
 800627a:	d1eb      	bne.n	8006254 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800627c:	4b25      	ldr	r3, [pc, #148]	; (8006314 <HAL_RCC_ClockConfig+0x1b8>)
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	f003 0307 	and.w	r3, r3, #7
 8006284:	683a      	ldr	r2, [r7, #0]
 8006286:	429a      	cmp	r2, r3
 8006288:	d20c      	bcs.n	80062a4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800628a:	4b22      	ldr	r3, [pc, #136]	; (8006314 <HAL_RCC_ClockConfig+0x1b8>)
 800628c:	683a      	ldr	r2, [r7, #0]
 800628e:	b2d2      	uxtb	r2, r2
 8006290:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006292:	4b20      	ldr	r3, [pc, #128]	; (8006314 <HAL_RCC_ClockConfig+0x1b8>)
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	f003 0307 	and.w	r3, r3, #7
 800629a:	683a      	ldr	r2, [r7, #0]
 800629c:	429a      	cmp	r2, r3
 800629e:	d001      	beq.n	80062a4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80062a0:	2301      	movs	r3, #1
 80062a2:	e032      	b.n	800630a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	f003 0304 	and.w	r3, r3, #4
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d008      	beq.n	80062c2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80062b0:	4b19      	ldr	r3, [pc, #100]	; (8006318 <HAL_RCC_ClockConfig+0x1bc>)
 80062b2:	689b      	ldr	r3, [r3, #8]
 80062b4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	68db      	ldr	r3, [r3, #12]
 80062bc:	4916      	ldr	r1, [pc, #88]	; (8006318 <HAL_RCC_ClockConfig+0x1bc>)
 80062be:	4313      	orrs	r3, r2
 80062c0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	f003 0308 	and.w	r3, r3, #8
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d009      	beq.n	80062e2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80062ce:	4b12      	ldr	r3, [pc, #72]	; (8006318 <HAL_RCC_ClockConfig+0x1bc>)
 80062d0:	689b      	ldr	r3, [r3, #8]
 80062d2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	691b      	ldr	r3, [r3, #16]
 80062da:	00db      	lsls	r3, r3, #3
 80062dc:	490e      	ldr	r1, [pc, #56]	; (8006318 <HAL_RCC_ClockConfig+0x1bc>)
 80062de:	4313      	orrs	r3, r2
 80062e0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80062e2:	f000 f821 	bl	8006328 <HAL_RCC_GetSysClockFreq>
 80062e6:	4602      	mov	r2, r0
 80062e8:	4b0b      	ldr	r3, [pc, #44]	; (8006318 <HAL_RCC_ClockConfig+0x1bc>)
 80062ea:	689b      	ldr	r3, [r3, #8]
 80062ec:	091b      	lsrs	r3, r3, #4
 80062ee:	f003 030f 	and.w	r3, r3, #15
 80062f2:	490a      	ldr	r1, [pc, #40]	; (800631c <HAL_RCC_ClockConfig+0x1c0>)
 80062f4:	5ccb      	ldrb	r3, [r1, r3]
 80062f6:	fa22 f303 	lsr.w	r3, r2, r3
 80062fa:	4a09      	ldr	r2, [pc, #36]	; (8006320 <HAL_RCC_ClockConfig+0x1c4>)
 80062fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80062fe:	4b09      	ldr	r3, [pc, #36]	; (8006324 <HAL_RCC_ClockConfig+0x1c8>)
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	4618      	mov	r0, r3
 8006304:	f7fc f8c0 	bl	8002488 <HAL_InitTick>

  return HAL_OK;
 8006308:	2300      	movs	r3, #0
}
 800630a:	4618      	mov	r0, r3
 800630c:	3710      	adds	r7, #16
 800630e:	46bd      	mov	sp, r7
 8006310:	bd80      	pop	{r7, pc}
 8006312:	bf00      	nop
 8006314:	40023c00 	.word	0x40023c00
 8006318:	40023800 	.word	0x40023800
 800631c:	0801cc94 	.word	0x0801cc94
 8006320:	20000000 	.word	0x20000000
 8006324:	20000004 	.word	0x20000004

08006328 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006328:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800632c:	b084      	sub	sp, #16
 800632e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006330:	2300      	movs	r3, #0
 8006332:	607b      	str	r3, [r7, #4]
 8006334:	2300      	movs	r3, #0
 8006336:	60fb      	str	r3, [r7, #12]
 8006338:	2300      	movs	r3, #0
 800633a:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800633c:	2300      	movs	r3, #0
 800633e:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006340:	4b67      	ldr	r3, [pc, #412]	; (80064e0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006342:	689b      	ldr	r3, [r3, #8]
 8006344:	f003 030c 	and.w	r3, r3, #12
 8006348:	2b08      	cmp	r3, #8
 800634a:	d00d      	beq.n	8006368 <HAL_RCC_GetSysClockFreq+0x40>
 800634c:	2b08      	cmp	r3, #8
 800634e:	f200 80bd 	bhi.w	80064cc <HAL_RCC_GetSysClockFreq+0x1a4>
 8006352:	2b00      	cmp	r3, #0
 8006354:	d002      	beq.n	800635c <HAL_RCC_GetSysClockFreq+0x34>
 8006356:	2b04      	cmp	r3, #4
 8006358:	d003      	beq.n	8006362 <HAL_RCC_GetSysClockFreq+0x3a>
 800635a:	e0b7      	b.n	80064cc <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800635c:	4b61      	ldr	r3, [pc, #388]	; (80064e4 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800635e:	60bb      	str	r3, [r7, #8]
       break;
 8006360:	e0b7      	b.n	80064d2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006362:	4b61      	ldr	r3, [pc, #388]	; (80064e8 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8006364:	60bb      	str	r3, [r7, #8]
      break;
 8006366:	e0b4      	b.n	80064d2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006368:	4b5d      	ldr	r3, [pc, #372]	; (80064e0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800636a:	685b      	ldr	r3, [r3, #4]
 800636c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006370:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006372:	4b5b      	ldr	r3, [pc, #364]	; (80064e0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006374:	685b      	ldr	r3, [r3, #4]
 8006376:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800637a:	2b00      	cmp	r3, #0
 800637c:	d04d      	beq.n	800641a <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800637e:	4b58      	ldr	r3, [pc, #352]	; (80064e0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006380:	685b      	ldr	r3, [r3, #4]
 8006382:	099b      	lsrs	r3, r3, #6
 8006384:	461a      	mov	r2, r3
 8006386:	f04f 0300 	mov.w	r3, #0
 800638a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800638e:	f04f 0100 	mov.w	r1, #0
 8006392:	ea02 0800 	and.w	r8, r2, r0
 8006396:	ea03 0901 	and.w	r9, r3, r1
 800639a:	4640      	mov	r0, r8
 800639c:	4649      	mov	r1, r9
 800639e:	f04f 0200 	mov.w	r2, #0
 80063a2:	f04f 0300 	mov.w	r3, #0
 80063a6:	014b      	lsls	r3, r1, #5
 80063a8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80063ac:	0142      	lsls	r2, r0, #5
 80063ae:	4610      	mov	r0, r2
 80063b0:	4619      	mov	r1, r3
 80063b2:	ebb0 0008 	subs.w	r0, r0, r8
 80063b6:	eb61 0109 	sbc.w	r1, r1, r9
 80063ba:	f04f 0200 	mov.w	r2, #0
 80063be:	f04f 0300 	mov.w	r3, #0
 80063c2:	018b      	lsls	r3, r1, #6
 80063c4:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80063c8:	0182      	lsls	r2, r0, #6
 80063ca:	1a12      	subs	r2, r2, r0
 80063cc:	eb63 0301 	sbc.w	r3, r3, r1
 80063d0:	f04f 0000 	mov.w	r0, #0
 80063d4:	f04f 0100 	mov.w	r1, #0
 80063d8:	00d9      	lsls	r1, r3, #3
 80063da:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80063de:	00d0      	lsls	r0, r2, #3
 80063e0:	4602      	mov	r2, r0
 80063e2:	460b      	mov	r3, r1
 80063e4:	eb12 0208 	adds.w	r2, r2, r8
 80063e8:	eb43 0309 	adc.w	r3, r3, r9
 80063ec:	f04f 0000 	mov.w	r0, #0
 80063f0:	f04f 0100 	mov.w	r1, #0
 80063f4:	0259      	lsls	r1, r3, #9
 80063f6:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80063fa:	0250      	lsls	r0, r2, #9
 80063fc:	4602      	mov	r2, r0
 80063fe:	460b      	mov	r3, r1
 8006400:	4610      	mov	r0, r2
 8006402:	4619      	mov	r1, r3
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	461a      	mov	r2, r3
 8006408:	f04f 0300 	mov.w	r3, #0
 800640c:	f7fa fc1c 	bl	8000c48 <__aeabi_uldivmod>
 8006410:	4602      	mov	r2, r0
 8006412:	460b      	mov	r3, r1
 8006414:	4613      	mov	r3, r2
 8006416:	60fb      	str	r3, [r7, #12]
 8006418:	e04a      	b.n	80064b0 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800641a:	4b31      	ldr	r3, [pc, #196]	; (80064e0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800641c:	685b      	ldr	r3, [r3, #4]
 800641e:	099b      	lsrs	r3, r3, #6
 8006420:	461a      	mov	r2, r3
 8006422:	f04f 0300 	mov.w	r3, #0
 8006426:	f240 10ff 	movw	r0, #511	; 0x1ff
 800642a:	f04f 0100 	mov.w	r1, #0
 800642e:	ea02 0400 	and.w	r4, r2, r0
 8006432:	ea03 0501 	and.w	r5, r3, r1
 8006436:	4620      	mov	r0, r4
 8006438:	4629      	mov	r1, r5
 800643a:	f04f 0200 	mov.w	r2, #0
 800643e:	f04f 0300 	mov.w	r3, #0
 8006442:	014b      	lsls	r3, r1, #5
 8006444:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006448:	0142      	lsls	r2, r0, #5
 800644a:	4610      	mov	r0, r2
 800644c:	4619      	mov	r1, r3
 800644e:	1b00      	subs	r0, r0, r4
 8006450:	eb61 0105 	sbc.w	r1, r1, r5
 8006454:	f04f 0200 	mov.w	r2, #0
 8006458:	f04f 0300 	mov.w	r3, #0
 800645c:	018b      	lsls	r3, r1, #6
 800645e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006462:	0182      	lsls	r2, r0, #6
 8006464:	1a12      	subs	r2, r2, r0
 8006466:	eb63 0301 	sbc.w	r3, r3, r1
 800646a:	f04f 0000 	mov.w	r0, #0
 800646e:	f04f 0100 	mov.w	r1, #0
 8006472:	00d9      	lsls	r1, r3, #3
 8006474:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006478:	00d0      	lsls	r0, r2, #3
 800647a:	4602      	mov	r2, r0
 800647c:	460b      	mov	r3, r1
 800647e:	1912      	adds	r2, r2, r4
 8006480:	eb45 0303 	adc.w	r3, r5, r3
 8006484:	f04f 0000 	mov.w	r0, #0
 8006488:	f04f 0100 	mov.w	r1, #0
 800648c:	0299      	lsls	r1, r3, #10
 800648e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8006492:	0290      	lsls	r0, r2, #10
 8006494:	4602      	mov	r2, r0
 8006496:	460b      	mov	r3, r1
 8006498:	4610      	mov	r0, r2
 800649a:	4619      	mov	r1, r3
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	461a      	mov	r2, r3
 80064a0:	f04f 0300 	mov.w	r3, #0
 80064a4:	f7fa fbd0 	bl	8000c48 <__aeabi_uldivmod>
 80064a8:	4602      	mov	r2, r0
 80064aa:	460b      	mov	r3, r1
 80064ac:	4613      	mov	r3, r2
 80064ae:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80064b0:	4b0b      	ldr	r3, [pc, #44]	; (80064e0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80064b2:	685b      	ldr	r3, [r3, #4]
 80064b4:	0c1b      	lsrs	r3, r3, #16
 80064b6:	f003 0303 	and.w	r3, r3, #3
 80064ba:	3301      	adds	r3, #1
 80064bc:	005b      	lsls	r3, r3, #1
 80064be:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80064c0:	68fa      	ldr	r2, [r7, #12]
 80064c2:	683b      	ldr	r3, [r7, #0]
 80064c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80064c8:	60bb      	str	r3, [r7, #8]
      break;
 80064ca:	e002      	b.n	80064d2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80064cc:	4b05      	ldr	r3, [pc, #20]	; (80064e4 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80064ce:	60bb      	str	r3, [r7, #8]
      break;
 80064d0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80064d2:	68bb      	ldr	r3, [r7, #8]
}
 80064d4:	4618      	mov	r0, r3
 80064d6:	3710      	adds	r7, #16
 80064d8:	46bd      	mov	sp, r7
 80064da:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80064de:	bf00      	nop
 80064e0:	40023800 	.word	0x40023800
 80064e4:	00f42400 	.word	0x00f42400
 80064e8:	007a1200 	.word	0x007a1200

080064ec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80064ec:	b480      	push	{r7}
 80064ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80064f0:	4b03      	ldr	r3, [pc, #12]	; (8006500 <HAL_RCC_GetHCLKFreq+0x14>)
 80064f2:	681b      	ldr	r3, [r3, #0]
}
 80064f4:	4618      	mov	r0, r3
 80064f6:	46bd      	mov	sp, r7
 80064f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064fc:	4770      	bx	lr
 80064fe:	bf00      	nop
 8006500:	20000000 	.word	0x20000000

08006504 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006504:	b580      	push	{r7, lr}
 8006506:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006508:	f7ff fff0 	bl	80064ec <HAL_RCC_GetHCLKFreq>
 800650c:	4602      	mov	r2, r0
 800650e:	4b05      	ldr	r3, [pc, #20]	; (8006524 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006510:	689b      	ldr	r3, [r3, #8]
 8006512:	0a9b      	lsrs	r3, r3, #10
 8006514:	f003 0307 	and.w	r3, r3, #7
 8006518:	4903      	ldr	r1, [pc, #12]	; (8006528 <HAL_RCC_GetPCLK1Freq+0x24>)
 800651a:	5ccb      	ldrb	r3, [r1, r3]
 800651c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006520:	4618      	mov	r0, r3
 8006522:	bd80      	pop	{r7, pc}
 8006524:	40023800 	.word	0x40023800
 8006528:	0801cca4 	.word	0x0801cca4

0800652c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800652c:	b580      	push	{r7, lr}
 800652e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006530:	f7ff ffdc 	bl	80064ec <HAL_RCC_GetHCLKFreq>
 8006534:	4602      	mov	r2, r0
 8006536:	4b05      	ldr	r3, [pc, #20]	; (800654c <HAL_RCC_GetPCLK2Freq+0x20>)
 8006538:	689b      	ldr	r3, [r3, #8]
 800653a:	0b5b      	lsrs	r3, r3, #13
 800653c:	f003 0307 	and.w	r3, r3, #7
 8006540:	4903      	ldr	r1, [pc, #12]	; (8006550 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006542:	5ccb      	ldrb	r3, [r1, r3]
 8006544:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006548:	4618      	mov	r0, r3
 800654a:	bd80      	pop	{r7, pc}
 800654c:	40023800 	.word	0x40023800
 8006550:	0801cca4 	.word	0x0801cca4

08006554 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006554:	b480      	push	{r7}
 8006556:	b083      	sub	sp, #12
 8006558:	af00      	add	r7, sp, #0
 800655a:	6078      	str	r0, [r7, #4]
 800655c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	220f      	movs	r2, #15
 8006562:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006564:	4b12      	ldr	r3, [pc, #72]	; (80065b0 <HAL_RCC_GetClockConfig+0x5c>)
 8006566:	689b      	ldr	r3, [r3, #8]
 8006568:	f003 0203 	and.w	r2, r3, #3
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006570:	4b0f      	ldr	r3, [pc, #60]	; (80065b0 <HAL_RCC_GetClockConfig+0x5c>)
 8006572:	689b      	ldr	r3, [r3, #8]
 8006574:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800657c:	4b0c      	ldr	r3, [pc, #48]	; (80065b0 <HAL_RCC_GetClockConfig+0x5c>)
 800657e:	689b      	ldr	r3, [r3, #8]
 8006580:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8006588:	4b09      	ldr	r3, [pc, #36]	; (80065b0 <HAL_RCC_GetClockConfig+0x5c>)
 800658a:	689b      	ldr	r3, [r3, #8]
 800658c:	08db      	lsrs	r3, r3, #3
 800658e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006596:	4b07      	ldr	r3, [pc, #28]	; (80065b4 <HAL_RCC_GetClockConfig+0x60>)
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	f003 0207 	and.w	r2, r3, #7
 800659e:	683b      	ldr	r3, [r7, #0]
 80065a0:	601a      	str	r2, [r3, #0]
}
 80065a2:	bf00      	nop
 80065a4:	370c      	adds	r7, #12
 80065a6:	46bd      	mov	sp, r7
 80065a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ac:	4770      	bx	lr
 80065ae:	bf00      	nop
 80065b0:	40023800 	.word	0x40023800
 80065b4:	40023c00 	.word	0x40023c00

080065b8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80065b8:	b580      	push	{r7, lr}
 80065ba:	b082      	sub	sp, #8
 80065bc:	af00      	add	r7, sp, #0
 80065be:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d101      	bne.n	80065ca <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80065c6:	2301      	movs	r3, #1
 80065c8:	e07b      	b.n	80066c2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d108      	bne.n	80065e4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	685b      	ldr	r3, [r3, #4]
 80065d6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80065da:	d009      	beq.n	80065f0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2200      	movs	r2, #0
 80065e0:	61da      	str	r2, [r3, #28]
 80065e2:	e005      	b.n	80065f0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	2200      	movs	r2, #0
 80065e8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	2200      	movs	r2, #0
 80065ee:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	2200      	movs	r2, #0
 80065f4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80065fc:	b2db      	uxtb	r3, r3
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d106      	bne.n	8006610 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	2200      	movs	r2, #0
 8006606:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800660a:	6878      	ldr	r0, [r7, #4]
 800660c:	f7fb fb6c 	bl	8001ce8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	2202      	movs	r2, #2
 8006614:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	681a      	ldr	r2, [r3, #0]
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006626:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	685b      	ldr	r3, [r3, #4]
 800662c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	689b      	ldr	r3, [r3, #8]
 8006634:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006638:	431a      	orrs	r2, r3
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	68db      	ldr	r3, [r3, #12]
 800663e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006642:	431a      	orrs	r2, r3
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	691b      	ldr	r3, [r3, #16]
 8006648:	f003 0302 	and.w	r3, r3, #2
 800664c:	431a      	orrs	r2, r3
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	695b      	ldr	r3, [r3, #20]
 8006652:	f003 0301 	and.w	r3, r3, #1
 8006656:	431a      	orrs	r2, r3
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	699b      	ldr	r3, [r3, #24]
 800665c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006660:	431a      	orrs	r2, r3
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	69db      	ldr	r3, [r3, #28]
 8006666:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800666a:	431a      	orrs	r2, r3
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	6a1b      	ldr	r3, [r3, #32]
 8006670:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006674:	ea42 0103 	orr.w	r1, r2, r3
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800667c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	430a      	orrs	r2, r1
 8006686:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	699b      	ldr	r3, [r3, #24]
 800668c:	0c1b      	lsrs	r3, r3, #16
 800668e:	f003 0104 	and.w	r1, r3, #4
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006696:	f003 0210 	and.w	r2, r3, #16
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	430a      	orrs	r2, r1
 80066a0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	69da      	ldr	r2, [r3, #28]
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80066b0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	2200      	movs	r2, #0
 80066b6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	2201      	movs	r2, #1
 80066bc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80066c0:	2300      	movs	r3, #0
}
 80066c2:	4618      	mov	r0, r3
 80066c4:	3708      	adds	r7, #8
 80066c6:	46bd      	mov	sp, r7
 80066c8:	bd80      	pop	{r7, pc}

080066ca <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 80066ca:	b580      	push	{r7, lr}
 80066cc:	b082      	sub	sp, #8
 80066ce:	af00      	add	r7, sp, #0
 80066d0:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d101      	bne.n	80066dc <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 80066d8:	2301      	movs	r3, #1
 80066da:	e01a      	b.n	8006712 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2202      	movs	r2, #2
 80066e0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	681a      	ldr	r2, [r3, #0]
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80066f2:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 80066f4:	6878      	ldr	r0, [r7, #4]
 80066f6:	f7fb fc75 	bl	8001fe4 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	2200      	movs	r2, #0
 80066fe:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	2200      	movs	r2, #0
 8006704:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	2200      	movs	r2, #0
 800670c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8006710:	2300      	movs	r3, #0
}
 8006712:	4618      	mov	r0, r3
 8006714:	3708      	adds	r7, #8
 8006716:	46bd      	mov	sp, r7
 8006718:	bd80      	pop	{r7, pc}
	...

0800671c <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800671c:	b580      	push	{r7, lr}
 800671e:	b086      	sub	sp, #24
 8006720:	af00      	add	r7, sp, #0
 8006722:	60f8      	str	r0, [r7, #12]
 8006724:	60b9      	str	r1, [r7, #8]
 8006726:	4613      	mov	r3, r2
 8006728:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800672a:	2300      	movs	r3, #0
 800672c:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006734:	2b01      	cmp	r3, #1
 8006736:	d101      	bne.n	800673c <HAL_SPI_Transmit_DMA+0x20>
 8006738:	2302      	movs	r3, #2
 800673a:	e09b      	b.n	8006874 <HAL_SPI_Transmit_DMA+0x158>
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	2201      	movs	r2, #1
 8006740:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800674a:	b2db      	uxtb	r3, r3
 800674c:	2b01      	cmp	r3, #1
 800674e:	d002      	beq.n	8006756 <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 8006750:	2302      	movs	r3, #2
 8006752:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006754:	e089      	b.n	800686a <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 8006756:	68bb      	ldr	r3, [r7, #8]
 8006758:	2b00      	cmp	r3, #0
 800675a:	d002      	beq.n	8006762 <HAL_SPI_Transmit_DMA+0x46>
 800675c:	88fb      	ldrh	r3, [r7, #6]
 800675e:	2b00      	cmp	r3, #0
 8006760:	d102      	bne.n	8006768 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 8006762:	2301      	movs	r3, #1
 8006764:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006766:	e080      	b.n	800686a <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	2203      	movs	r2, #3
 800676c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	2200      	movs	r2, #0
 8006774:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	68ba      	ldr	r2, [r7, #8]
 800677a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	88fa      	ldrh	r2, [r7, #6]
 8006780:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	88fa      	ldrh	r2, [r7, #6]
 8006786:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	2200      	movs	r2, #0
 800678c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxISR       = NULL;
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	2200      	movs	r2, #0
 8006792:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	2200      	movs	r2, #0
 8006798:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	2200      	movs	r2, #0
 800679e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	2200      	movs	r2, #0
 80067a4:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	689b      	ldr	r3, [r3, #8]
 80067aa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80067ae:	d10f      	bne.n	80067d0 <HAL_SPI_Transmit_DMA+0xb4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	681a      	ldr	r2, [r3, #0]
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80067be:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	681a      	ldr	r2, [r3, #0]
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80067ce:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80067d4:	4a29      	ldr	r2, [pc, #164]	; (800687c <HAL_SPI_Transmit_DMA+0x160>)
 80067d6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80067dc:	4a28      	ldr	r2, [pc, #160]	; (8006880 <HAL_SPI_Transmit_DMA+0x164>)
 80067de:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80067e4:	4a27      	ldr	r2, [pc, #156]	; (8006884 <HAL_SPI_Transmit_DMA+0x168>)
 80067e6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80067ec:	2200      	movs	r2, #0
 80067ee:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	6c98      	ldr	r0, [r3, #72]	; 0x48
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067f8:	4619      	mov	r1, r3
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	330c      	adds	r3, #12
 8006800:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006806:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006808:	f7fc ff1f 	bl	800364a <HAL_DMA_Start_IT>
 800680c:	4603      	mov	r3, r0
 800680e:	2b00      	cmp	r3, #0
 8006810:	d00c      	beq.n	800682c <HAL_SPI_Transmit_DMA+0x110>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006816:	f043 0210 	orr.w	r2, r3, #16
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 800681e:	2301      	movs	r3, #1
 8006820:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	2201      	movs	r2, #1
 8006826:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 800682a:	e01e      	b.n	800686a <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006836:	2b40      	cmp	r3, #64	; 0x40
 8006838:	d007      	beq.n	800684a <HAL_SPI_Transmit_DMA+0x12e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	681a      	ldr	r2, [r3, #0]
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006848:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	685a      	ldr	r2, [r3, #4]
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	f042 0220 	orr.w	r2, r2, #32
 8006858:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	685a      	ldr	r2, [r3, #4]
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	f042 0202 	orr.w	r2, r2, #2
 8006868:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	2200      	movs	r2, #0
 800686e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006872:	7dfb      	ldrb	r3, [r7, #23]
}
 8006874:	4618      	mov	r0, r3
 8006876:	3718      	adds	r7, #24
 8006878:	46bd      	mov	sp, r7
 800687a:	bd80      	pop	{r7, pc}
 800687c:	08006ea5 	.word	0x08006ea5
 8006880:	08006cc5 	.word	0x08006cc5
 8006884:	08006ef9 	.word	0x08006ef9

08006888 <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8006888:	b580      	push	{r7, lr}
 800688a:	b086      	sub	sp, #24
 800688c:	af00      	add	r7, sp, #0
 800688e:	60f8      	str	r0, [r7, #12]
 8006890:	60b9      	str	r1, [r7, #8]
 8006892:	4613      	mov	r3, r2
 8006894:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006896:	2300      	movs	r3, #0
 8006898:	75fb      	strb	r3, [r7, #23]

  /* Check rx dma handle */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	689b      	ldr	r3, [r3, #8]
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d110      	bne.n	80068c4 <HAL_SPI_Receive_DMA+0x3c>
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	685b      	ldr	r3, [r3, #4]
 80068a6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80068aa:	d10b      	bne.n	80068c4 <HAL_SPI_Receive_DMA+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	2204      	movs	r2, #4
 80068b0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    /* Check tx dma handle */
    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 80068b4:	88fb      	ldrh	r3, [r7, #6]
 80068b6:	68ba      	ldr	r2, [r7, #8]
 80068b8:	68b9      	ldr	r1, [r7, #8]
 80068ba:	68f8      	ldr	r0, [r7, #12]
 80068bc:	f000 f8ac 	bl	8006a18 <HAL_SPI_TransmitReceive_DMA>
 80068c0:	4603      	mov	r3, r0
 80068c2:	e09f      	b.n	8006a04 <HAL_SPI_Receive_DMA+0x17c>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80068ca:	2b01      	cmp	r3, #1
 80068cc:	d101      	bne.n	80068d2 <HAL_SPI_Receive_DMA+0x4a>
 80068ce:	2302      	movs	r3, #2
 80068d0:	e098      	b.n	8006a04 <HAL_SPI_Receive_DMA+0x17c>
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	2201      	movs	r2, #1
 80068d6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80068e0:	b2db      	uxtb	r3, r3
 80068e2:	2b01      	cmp	r3, #1
 80068e4:	d002      	beq.n	80068ec <HAL_SPI_Receive_DMA+0x64>
  {
    errorcode = HAL_BUSY;
 80068e6:	2302      	movs	r3, #2
 80068e8:	75fb      	strb	r3, [r7, #23]
    goto error;
 80068ea:	e086      	b.n	80069fa <HAL_SPI_Receive_DMA+0x172>
  }

  if ((pData == NULL) || (Size == 0U))
 80068ec:	68bb      	ldr	r3, [r7, #8]
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d002      	beq.n	80068f8 <HAL_SPI_Receive_DMA+0x70>
 80068f2:	88fb      	ldrh	r3, [r7, #6]
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d102      	bne.n	80068fe <HAL_SPI_Receive_DMA+0x76>
  {
    errorcode = HAL_ERROR;
 80068f8:	2301      	movs	r3, #1
 80068fa:	75fb      	strb	r3, [r7, #23]
    goto error;
 80068fc:	e07d      	b.n	80069fa <HAL_SPI_Receive_DMA+0x172>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	2204      	movs	r2, #4
 8006902:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	2200      	movs	r2, #0
 800690a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	68ba      	ldr	r2, [r7, #8]
 8006910:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	88fa      	ldrh	r2, [r7, #6]
 8006916:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	88fa      	ldrh	r2, [r7, #6]
 800691c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	2200      	movs	r2, #0
 8006922:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	2200      	movs	r2, #0
 8006928:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->TxXferSize  = 0U;
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	2200      	movs	r2, #0
 800692e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	2200      	movs	r2, #0
 8006934:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	689b      	ldr	r3, [r3, #8]
 800693a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800693e:	d10f      	bne.n	8006960 <HAL_SPI_Receive_DMA+0xd8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	681a      	ldr	r2, [r3, #0]
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800694e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	681a      	ldr	r2, [r3, #0]
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800695e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006964:	4a29      	ldr	r2, [pc, #164]	; (8006a0c <HAL_SPI_Receive_DMA+0x184>)
 8006966:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800696c:	4a28      	ldr	r2, [pc, #160]	; (8006a10 <HAL_SPI_Receive_DMA+0x188>)
 800696e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006974:	4a27      	ldr	r2, [pc, #156]	; (8006a14 <HAL_SPI_Receive_DMA+0x18c>)
 8006976:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800697c:	2200      	movs	r2, #0
 800697e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	330c      	adds	r3, #12
 800698a:	4619      	mov	r1, r3
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006990:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006996:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8006998:	f7fc fe57 	bl	800364a <HAL_DMA_Start_IT>
 800699c:	4603      	mov	r3, r0
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d00c      	beq.n	80069bc <HAL_SPI_Receive_DMA+0x134>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80069a6:	f043 0210 	orr.w	r2, r3, #16
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 80069ae:	2301      	movs	r3, #1
 80069b0:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	2201      	movs	r2, #1
 80069b6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 80069ba:	e01e      	b.n	80069fa <HAL_SPI_Receive_DMA+0x172>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069c6:	2b40      	cmp	r3, #64	; 0x40
 80069c8:	d007      	beq.n	80069da <HAL_SPI_Receive_DMA+0x152>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	681a      	ldr	r2, [r3, #0]
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80069d8:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	685a      	ldr	r2, [r3, #4]
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	f042 0220 	orr.w	r2, r2, #32
 80069e8:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	685a      	ldr	r2, [r3, #4]
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	f042 0201 	orr.w	r2, r2, #1
 80069f8:	605a      	str	r2, [r3, #4]

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	2200      	movs	r2, #0
 80069fe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006a02:	7dfb      	ldrb	r3, [r7, #23]
}
 8006a04:	4618      	mov	r0, r3
 8006a06:	3718      	adds	r7, #24
 8006a08:	46bd      	mov	sp, r7
 8006a0a:	bd80      	pop	{r7, pc}
 8006a0c:	08006ec1 	.word	0x08006ec1
 8006a10:	08006d6d 	.word	0x08006d6d
 8006a14:	08006ef9 	.word	0x08006ef9

08006a18 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8006a18:	b580      	push	{r7, lr}
 8006a1a:	b086      	sub	sp, #24
 8006a1c:	af00      	add	r7, sp, #0
 8006a1e:	60f8      	str	r0, [r7, #12]
 8006a20:	60b9      	str	r1, [r7, #8]
 8006a22:	607a      	str	r2, [r7, #4]
 8006a24:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006a26:	2300      	movs	r3, #0
 8006a28:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006a30:	2b01      	cmp	r3, #1
 8006a32:	d101      	bne.n	8006a38 <HAL_SPI_TransmitReceive_DMA+0x20>
 8006a34:	2302      	movs	r3, #2
 8006a36:	e0e3      	b.n	8006c00 <HAL_SPI_TransmitReceive_DMA+0x1e8>
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	2201      	movs	r2, #1
 8006a3c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006a46:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	685b      	ldr	r3, [r3, #4]
 8006a4c:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8006a4e:	7dbb      	ldrb	r3, [r7, #22]
 8006a50:	2b01      	cmp	r3, #1
 8006a52:	d00d      	beq.n	8006a70 <HAL_SPI_TransmitReceive_DMA+0x58>
 8006a54:	693b      	ldr	r3, [r7, #16]
 8006a56:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006a5a:	d106      	bne.n	8006a6a <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	689b      	ldr	r3, [r3, #8]
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d102      	bne.n	8006a6a <HAL_SPI_TransmitReceive_DMA+0x52>
 8006a64:	7dbb      	ldrb	r3, [r7, #22]
 8006a66:	2b04      	cmp	r3, #4
 8006a68:	d002      	beq.n	8006a70 <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 8006a6a:	2302      	movs	r3, #2
 8006a6c:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006a6e:	e0c2      	b.n	8006bf6 <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006a70:	68bb      	ldr	r3, [r7, #8]
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d005      	beq.n	8006a82 <HAL_SPI_TransmitReceive_DMA+0x6a>
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d002      	beq.n	8006a82 <HAL_SPI_TransmitReceive_DMA+0x6a>
 8006a7c:	887b      	ldrh	r3, [r7, #2]
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d102      	bne.n	8006a88 <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 8006a82:	2301      	movs	r3, #1
 8006a84:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006a86:	e0b6      	b.n	8006bf6 <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006a8e:	b2db      	uxtb	r3, r3
 8006a90:	2b04      	cmp	r3, #4
 8006a92:	d003      	beq.n	8006a9c <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	2205      	movs	r2, #5
 8006a98:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	2200      	movs	r2, #0
 8006aa0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	68ba      	ldr	r2, [r7, #8]
 8006aa6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	887a      	ldrh	r2, [r7, #2]
 8006aac:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	887a      	ldrh	r2, [r7, #2]
 8006ab2:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	687a      	ldr	r2, [r7, #4]
 8006ab8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	887a      	ldrh	r2, [r7, #2]
 8006abe:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	887a      	ldrh	r2, [r7, #2]
 8006ac4:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	2200      	movs	r2, #0
 8006aca:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	2200      	movs	r2, #0
 8006ad0:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006ad8:	b2db      	uxtb	r3, r3
 8006ada:	2b04      	cmp	r3, #4
 8006adc:	d108      	bne.n	8006af0 <HAL_SPI_TransmitReceive_DMA+0xd8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006ae2:	4a49      	ldr	r2, [pc, #292]	; (8006c08 <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 8006ae4:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006aea:	4a48      	ldr	r2, [pc, #288]	; (8006c0c <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 8006aec:	63da      	str	r2, [r3, #60]	; 0x3c
 8006aee:	e007      	b.n	8006b00 <HAL_SPI_TransmitReceive_DMA+0xe8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006af4:	4a46      	ldr	r2, [pc, #280]	; (8006c10 <HAL_SPI_TransmitReceive_DMA+0x1f8>)
 8006af6:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006afc:	4a45      	ldr	r2, [pc, #276]	; (8006c14 <HAL_SPI_TransmitReceive_DMA+0x1fc>)
 8006afe:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006b04:	4a44      	ldr	r2, [pc, #272]	; (8006c18 <HAL_SPI_TransmitReceive_DMA+0x200>)
 8006b06:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006b0c:	2200      	movs	r2, #0
 8006b0e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	330c      	adds	r3, #12
 8006b1a:	4619      	mov	r1, r3
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b20:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b26:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8006b28:	f7fc fd8f 	bl	800364a <HAL_DMA_Start_IT>
 8006b2c:	4603      	mov	r3, r0
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d00c      	beq.n	8006b4c <HAL_SPI_TransmitReceive_DMA+0x134>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b36:	f043 0210 	orr.w	r2, r3, #16
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8006b3e:	2301      	movs	r3, #1
 8006b40:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	2201      	movs	r2, #1
 8006b46:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 8006b4a:	e054      	b.n	8006bf6 <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	685a      	ldr	r2, [r3, #4]
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	f042 0201 	orr.w	r2, r2, #1
 8006b5a:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006b60:	2200      	movs	r2, #0
 8006b62:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006b68:	2200      	movs	r2, #0
 8006b6a:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006b70:	2200      	movs	r2, #0
 8006b72:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006b78:	2200      	movs	r2, #0
 8006b7a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b84:	4619      	mov	r1, r3
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	330c      	adds	r3, #12
 8006b8c:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006b92:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006b94:	f7fc fd59 	bl	800364a <HAL_DMA_Start_IT>
 8006b98:	4603      	mov	r3, r0
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d00c      	beq.n	8006bb8 <HAL_SPI_TransmitReceive_DMA+0x1a0>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ba2:	f043 0210 	orr.w	r2, r3, #16
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8006baa:	2301      	movs	r3, #1
 8006bac:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	2201      	movs	r2, #1
 8006bb2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 8006bb6:	e01e      	b.n	8006bf6 <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006bc2:	2b40      	cmp	r3, #64	; 0x40
 8006bc4:	d007      	beq.n	8006bd6 <HAL_SPI_TransmitReceive_DMA+0x1be>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	681a      	ldr	r2, [r3, #0]
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006bd4:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	685a      	ldr	r2, [r3, #4]
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	f042 0220 	orr.w	r2, r2, #32
 8006be4:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	685a      	ldr	r2, [r3, #4]
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	f042 0202 	orr.w	r2, r2, #2
 8006bf4:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	2200      	movs	r2, #0
 8006bfa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006bfe:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c00:	4618      	mov	r0, r3
 8006c02:	3718      	adds	r7, #24
 8006c04:	46bd      	mov	sp, r7
 8006c06:	bd80      	pop	{r7, pc}
 8006c08:	08006ec1 	.word	0x08006ec1
 8006c0c:	08006d6d 	.word	0x08006d6d
 8006c10:	08006edd 	.word	0x08006edd
 8006c14:	08006e15 	.word	0x08006e15
 8006c18:	08006ef9 	.word	0x08006ef9

08006c1c <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006c1c:	b480      	push	{r7}
 8006c1e:	b083      	sub	sp, #12
 8006c20:	af00      	add	r7, sp, #0
 8006c22:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8006c24:	bf00      	nop
 8006c26:	370c      	adds	r7, #12
 8006c28:	46bd      	mov	sp, r7
 8006c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c2e:	4770      	bx	lr

08006c30 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006c30:	b480      	push	{r7}
 8006c32:	b083      	sub	sp, #12
 8006c34:	af00      	add	r7, sp, #0
 8006c36:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8006c38:	bf00      	nop
 8006c3a:	370c      	adds	r7, #12
 8006c3c:	46bd      	mov	sp, r7
 8006c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c42:	4770      	bx	lr

08006c44 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006c44:	b480      	push	{r7}
 8006c46:	b083      	sub	sp, #12
 8006c48:	af00      	add	r7, sp, #0
 8006c4a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8006c4c:	bf00      	nop
 8006c4e:	370c      	adds	r7, #12
 8006c50:	46bd      	mov	sp, r7
 8006c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c56:	4770      	bx	lr

08006c58 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006c58:	b480      	push	{r7}
 8006c5a:	b083      	sub	sp, #12
 8006c5c:	af00      	add	r7, sp, #0
 8006c5e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8006c60:	bf00      	nop
 8006c62:	370c      	adds	r7, #12
 8006c64:	46bd      	mov	sp, r7
 8006c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c6a:	4770      	bx	lr

08006c6c <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006c6c:	b480      	push	{r7}
 8006c6e:	b083      	sub	sp, #12
 8006c70:	af00      	add	r7, sp, #0
 8006c72:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8006c74:	bf00      	nop
 8006c76:	370c      	adds	r7, #12
 8006c78:	46bd      	mov	sp, r7
 8006c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c7e:	4770      	bx	lr

08006c80 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006c80:	b480      	push	{r7}
 8006c82:	b083      	sub	sp, #12
 8006c84:	af00      	add	r7, sp, #0
 8006c86:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8006c88:	bf00      	nop
 8006c8a:	370c      	adds	r7, #12
 8006c8c:	46bd      	mov	sp, r7
 8006c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c92:	4770      	bx	lr

08006c94 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006c94:	b480      	push	{r7}
 8006c96:	b083      	sub	sp, #12
 8006c98:	af00      	add	r7, sp, #0
 8006c9a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006c9c:	bf00      	nop
 8006c9e:	370c      	adds	r7, #12
 8006ca0:	46bd      	mov	sp, r7
 8006ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca6:	4770      	bx	lr

08006ca8 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8006ca8:	b480      	push	{r7}
 8006caa:	b083      	sub	sp, #12
 8006cac:	af00      	add	r7, sp, #0
 8006cae:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006cb6:	b2db      	uxtb	r3, r3
}
 8006cb8:	4618      	mov	r0, r3
 8006cba:	370c      	adds	r7, #12
 8006cbc:	46bd      	mov	sp, r7
 8006cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc2:	4770      	bx	lr

08006cc4 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006cc4:	b580      	push	{r7, lr}
 8006cc6:	b086      	sub	sp, #24
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cd0:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006cd2:	f7fb fe4f 	bl	8002974 <HAL_GetTick>
 8006cd6:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ce2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006ce6:	d03b      	beq.n	8006d60 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8006ce8:	697b      	ldr	r3, [r7, #20]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	685a      	ldr	r2, [r3, #4]
 8006cee:	697b      	ldr	r3, [r7, #20]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	f022 0220 	bic.w	r2, r2, #32
 8006cf6:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8006cf8:	697b      	ldr	r3, [r7, #20]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	685a      	ldr	r2, [r3, #4]
 8006cfe:	697b      	ldr	r3, [r7, #20]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	f022 0202 	bic.w	r2, r2, #2
 8006d06:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8006d08:	693a      	ldr	r2, [r7, #16]
 8006d0a:	2164      	movs	r1, #100	; 0x64
 8006d0c:	6978      	ldr	r0, [r7, #20]
 8006d0e:	f000 fa01 	bl	8007114 <SPI_EndRxTxTransaction>
 8006d12:	4603      	mov	r3, r0
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d005      	beq.n	8006d24 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006d18:	697b      	ldr	r3, [r7, #20]
 8006d1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d1c:	f043 0220 	orr.w	r2, r3, #32
 8006d20:	697b      	ldr	r3, [r7, #20]
 8006d22:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006d24:	697b      	ldr	r3, [r7, #20]
 8006d26:	689b      	ldr	r3, [r3, #8]
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d10a      	bne.n	8006d42 <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006d2c:	2300      	movs	r3, #0
 8006d2e:	60fb      	str	r3, [r7, #12]
 8006d30:	697b      	ldr	r3, [r7, #20]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	68db      	ldr	r3, [r3, #12]
 8006d36:	60fb      	str	r3, [r7, #12]
 8006d38:	697b      	ldr	r3, [r7, #20]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	689b      	ldr	r3, [r3, #8]
 8006d3e:	60fb      	str	r3, [r7, #12]
 8006d40:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8006d42:	697b      	ldr	r3, [r7, #20]
 8006d44:	2200      	movs	r2, #0
 8006d46:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8006d48:	697b      	ldr	r3, [r7, #20]
 8006d4a:	2201      	movs	r2, #1
 8006d4c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006d50:	697b      	ldr	r3, [r7, #20]
 8006d52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d003      	beq.n	8006d60 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8006d58:	6978      	ldr	r0, [r7, #20]
 8006d5a:	f7ff ff9b 	bl	8006c94 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8006d5e:	e002      	b.n	8006d66 <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8006d60:	6978      	ldr	r0, [r7, #20]
 8006d62:	f7ff ff5b 	bl	8006c1c <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006d66:	3718      	adds	r7, #24
 8006d68:	46bd      	mov	sp, r7
 8006d6a:	bd80      	pop	{r7, pc}

08006d6c <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006d6c:	b580      	push	{r7, lr}
 8006d6e:	b084      	sub	sp, #16
 8006d70:	af00      	add	r7, sp, #0
 8006d72:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d78:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006d7a:	f7fb fdfb 	bl	8002974 <HAL_GetTick>
 8006d7e:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d8a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006d8e:	d03b      	beq.n	8006e08 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	685a      	ldr	r2, [r3, #4]
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	f022 0220 	bic.w	r2, r2, #32
 8006d9e:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	689b      	ldr	r3, [r3, #8]
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d10d      	bne.n	8006dc4 <SPI_DMAReceiveCplt+0x58>
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	685b      	ldr	r3, [r3, #4]
 8006dac:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006db0:	d108      	bne.n	8006dc4 <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	685a      	ldr	r2, [r3, #4]
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	f022 0203 	bic.w	r2, r2, #3
 8006dc0:	605a      	str	r2, [r3, #4]
 8006dc2:	e007      	b.n	8006dd4 <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	685a      	ldr	r2, [r3, #4]
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	f022 0201 	bic.w	r2, r2, #1
 8006dd2:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8006dd4:	68ba      	ldr	r2, [r7, #8]
 8006dd6:	2164      	movs	r1, #100	; 0x64
 8006dd8:	68f8      	ldr	r0, [r7, #12]
 8006dda:	f000 f935 	bl	8007048 <SPI_EndRxTransaction>
 8006dde:	4603      	mov	r3, r0
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d002      	beq.n	8006dea <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	2220      	movs	r2, #32
 8006de8:	655a      	str	r2, [r3, #84]	; 0x54
    }

    hspi->RxXferCount = 0U;
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	2200      	movs	r2, #0
 8006dee:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	2201      	movs	r2, #1
 8006df4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d003      	beq.n	8006e08 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8006e00:	68f8      	ldr	r0, [r7, #12]
 8006e02:	f7ff ff47 	bl	8006c94 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8006e06:	e002      	b.n	8006e0e <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8006e08:	68f8      	ldr	r0, [r7, #12]
 8006e0a:	f7ff ff11 	bl	8006c30 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006e0e:	3710      	adds	r7, #16
 8006e10:	46bd      	mov	sp, r7
 8006e12:	bd80      	pop	{r7, pc}

08006e14 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006e14:	b580      	push	{r7, lr}
 8006e16:	b084      	sub	sp, #16
 8006e18:	af00      	add	r7, sp, #0
 8006e1a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e20:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006e22:	f7fb fda7 	bl	8002974 <HAL_GetTick>
 8006e26:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e32:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006e36:	d02f      	beq.n	8006e98 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	685a      	ldr	r2, [r3, #4]
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	f022 0220 	bic.w	r2, r2, #32
 8006e46:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8006e48:	68ba      	ldr	r2, [r7, #8]
 8006e4a:	2164      	movs	r1, #100	; 0x64
 8006e4c:	68f8      	ldr	r0, [r7, #12]
 8006e4e:	f000 f961 	bl	8007114 <SPI_EndRxTxTransaction>
 8006e52:	4603      	mov	r3, r0
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d005      	beq.n	8006e64 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e5c:	f043 0220 	orr.w	r2, r3, #32
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	685a      	ldr	r2, [r3, #4]
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	f022 0203 	bic.w	r2, r2, #3
 8006e72:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	2200      	movs	r2, #0
 8006e78:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->RxXferCount = 0U;
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	2200      	movs	r2, #0
 8006e7e:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	2201      	movs	r2, #1
 8006e84:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d003      	beq.n	8006e98 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8006e90:	68f8      	ldr	r0, [r7, #12]
 8006e92:	f7ff feff 	bl	8006c94 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8006e96:	e002      	b.n	8006e9e <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8006e98:	68f8      	ldr	r0, [r7, #12]
 8006e9a:	f7ff fed3 	bl	8006c44 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006e9e:	3710      	adds	r7, #16
 8006ea0:	46bd      	mov	sp, r7
 8006ea2:	bd80      	pop	{r7, pc}

08006ea4 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006ea4:	b580      	push	{r7, lr}
 8006ea6:	b084      	sub	sp, #16
 8006ea8:	af00      	add	r7, sp, #0
 8006eaa:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006eb0:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8006eb2:	68f8      	ldr	r0, [r7, #12]
 8006eb4:	f7ff fed0 	bl	8006c58 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006eb8:	bf00      	nop
 8006eba:	3710      	adds	r7, #16
 8006ebc:	46bd      	mov	sp, r7
 8006ebe:	bd80      	pop	{r7, pc}

08006ec0 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006ec0:	b580      	push	{r7, lr}
 8006ec2:	b084      	sub	sp, #16
 8006ec4:	af00      	add	r7, sp, #0
 8006ec6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ecc:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8006ece:	68f8      	ldr	r0, [r7, #12]
 8006ed0:	f7ff fecc 	bl	8006c6c <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006ed4:	bf00      	nop
 8006ed6:	3710      	adds	r7, #16
 8006ed8:	46bd      	mov	sp, r7
 8006eda:	bd80      	pop	{r7, pc}

08006edc <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006edc:	b580      	push	{r7, lr}
 8006ede:	b084      	sub	sp, #16
 8006ee0:	af00      	add	r7, sp, #0
 8006ee2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ee8:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8006eea:	68f8      	ldr	r0, [r7, #12]
 8006eec:	f7ff fec8 	bl	8006c80 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006ef0:	bf00      	nop
 8006ef2:	3710      	adds	r7, #16
 8006ef4:	46bd      	mov	sp, r7
 8006ef6:	bd80      	pop	{r7, pc}

08006ef8 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8006ef8:	b580      	push	{r7, lr}
 8006efa:	b084      	sub	sp, #16
 8006efc:	af00      	add	r7, sp, #0
 8006efe:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f04:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	685a      	ldr	r2, [r3, #4]
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	f022 0203 	bic.w	r2, r2, #3
 8006f14:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f1a:	f043 0210 	orr.w	r2, r3, #16
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	2201      	movs	r2, #1
 8006f26:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006f2a:	68f8      	ldr	r0, [r7, #12]
 8006f2c:	f7ff feb2 	bl	8006c94 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006f30:	bf00      	nop
 8006f32:	3710      	adds	r7, #16
 8006f34:	46bd      	mov	sp, r7
 8006f36:	bd80      	pop	{r7, pc}

08006f38 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006f38:	b580      	push	{r7, lr}
 8006f3a:	b088      	sub	sp, #32
 8006f3c:	af00      	add	r7, sp, #0
 8006f3e:	60f8      	str	r0, [r7, #12]
 8006f40:	60b9      	str	r1, [r7, #8]
 8006f42:	603b      	str	r3, [r7, #0]
 8006f44:	4613      	mov	r3, r2
 8006f46:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006f48:	f7fb fd14 	bl	8002974 <HAL_GetTick>
 8006f4c:	4602      	mov	r2, r0
 8006f4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f50:	1a9b      	subs	r3, r3, r2
 8006f52:	683a      	ldr	r2, [r7, #0]
 8006f54:	4413      	add	r3, r2
 8006f56:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006f58:	f7fb fd0c 	bl	8002974 <HAL_GetTick>
 8006f5c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006f5e:	4b39      	ldr	r3, [pc, #228]	; (8007044 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	015b      	lsls	r3, r3, #5
 8006f64:	0d1b      	lsrs	r3, r3, #20
 8006f66:	69fa      	ldr	r2, [r7, #28]
 8006f68:	fb02 f303 	mul.w	r3, r2, r3
 8006f6c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006f6e:	e054      	b.n	800701a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006f70:	683b      	ldr	r3, [r7, #0]
 8006f72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f76:	d050      	beq.n	800701a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006f78:	f7fb fcfc 	bl	8002974 <HAL_GetTick>
 8006f7c:	4602      	mov	r2, r0
 8006f7e:	69bb      	ldr	r3, [r7, #24]
 8006f80:	1ad3      	subs	r3, r2, r3
 8006f82:	69fa      	ldr	r2, [r7, #28]
 8006f84:	429a      	cmp	r2, r3
 8006f86:	d902      	bls.n	8006f8e <SPI_WaitFlagStateUntilTimeout+0x56>
 8006f88:	69fb      	ldr	r3, [r7, #28]
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d13d      	bne.n	800700a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	685a      	ldr	r2, [r3, #4]
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006f9c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	685b      	ldr	r3, [r3, #4]
 8006fa2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006fa6:	d111      	bne.n	8006fcc <SPI_WaitFlagStateUntilTimeout+0x94>
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	689b      	ldr	r3, [r3, #8]
 8006fac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006fb0:	d004      	beq.n	8006fbc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	689b      	ldr	r3, [r3, #8]
 8006fb6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006fba:	d107      	bne.n	8006fcc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	681a      	ldr	r2, [r3, #0]
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006fca:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fd0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006fd4:	d10f      	bne.n	8006ff6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	681a      	ldr	r2, [r3, #0]
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006fe4:	601a      	str	r2, [r3, #0]
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	681a      	ldr	r2, [r3, #0]
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006ff4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	2201      	movs	r2, #1
 8006ffa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	2200      	movs	r2, #0
 8007002:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8007006:	2303      	movs	r3, #3
 8007008:	e017      	b.n	800703a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800700a:	697b      	ldr	r3, [r7, #20]
 800700c:	2b00      	cmp	r3, #0
 800700e:	d101      	bne.n	8007014 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007010:	2300      	movs	r3, #0
 8007012:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007014:	697b      	ldr	r3, [r7, #20]
 8007016:	3b01      	subs	r3, #1
 8007018:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	689a      	ldr	r2, [r3, #8]
 8007020:	68bb      	ldr	r3, [r7, #8]
 8007022:	4013      	ands	r3, r2
 8007024:	68ba      	ldr	r2, [r7, #8]
 8007026:	429a      	cmp	r2, r3
 8007028:	bf0c      	ite	eq
 800702a:	2301      	moveq	r3, #1
 800702c:	2300      	movne	r3, #0
 800702e:	b2db      	uxtb	r3, r3
 8007030:	461a      	mov	r2, r3
 8007032:	79fb      	ldrb	r3, [r7, #7]
 8007034:	429a      	cmp	r2, r3
 8007036:	d19b      	bne.n	8006f70 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007038:	2300      	movs	r3, #0
}
 800703a:	4618      	mov	r0, r3
 800703c:	3720      	adds	r7, #32
 800703e:	46bd      	mov	sp, r7
 8007040:	bd80      	pop	{r7, pc}
 8007042:	bf00      	nop
 8007044:	20000000 	.word	0x20000000

08007048 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007048:	b580      	push	{r7, lr}
 800704a:	b086      	sub	sp, #24
 800704c:	af02      	add	r7, sp, #8
 800704e:	60f8      	str	r0, [r7, #12]
 8007050:	60b9      	str	r1, [r7, #8]
 8007052:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	685b      	ldr	r3, [r3, #4]
 8007058:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800705c:	d111      	bne.n	8007082 <SPI_EndRxTransaction+0x3a>
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	689b      	ldr	r3, [r3, #8]
 8007062:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007066:	d004      	beq.n	8007072 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	689b      	ldr	r3, [r3, #8]
 800706c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007070:	d107      	bne.n	8007082 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	681a      	ldr	r2, [r3, #0]
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007080:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	685b      	ldr	r3, [r3, #4]
 8007086:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800708a:	d12a      	bne.n	80070e2 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	689b      	ldr	r3, [r3, #8]
 8007090:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007094:	d012      	beq.n	80070bc <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	9300      	str	r3, [sp, #0]
 800709a:	68bb      	ldr	r3, [r7, #8]
 800709c:	2200      	movs	r2, #0
 800709e:	2180      	movs	r1, #128	; 0x80
 80070a0:	68f8      	ldr	r0, [r7, #12]
 80070a2:	f7ff ff49 	bl	8006f38 <SPI_WaitFlagStateUntilTimeout>
 80070a6:	4603      	mov	r3, r0
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d02d      	beq.n	8007108 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80070b0:	f043 0220 	orr.w	r2, r3, #32
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80070b8:	2303      	movs	r3, #3
 80070ba:	e026      	b.n	800710a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	9300      	str	r3, [sp, #0]
 80070c0:	68bb      	ldr	r3, [r7, #8]
 80070c2:	2200      	movs	r2, #0
 80070c4:	2101      	movs	r1, #1
 80070c6:	68f8      	ldr	r0, [r7, #12]
 80070c8:	f7ff ff36 	bl	8006f38 <SPI_WaitFlagStateUntilTimeout>
 80070cc:	4603      	mov	r3, r0
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d01a      	beq.n	8007108 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80070d6:	f043 0220 	orr.w	r2, r3, #32
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80070de:	2303      	movs	r3, #3
 80070e0:	e013      	b.n	800710a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	9300      	str	r3, [sp, #0]
 80070e6:	68bb      	ldr	r3, [r7, #8]
 80070e8:	2200      	movs	r2, #0
 80070ea:	2101      	movs	r1, #1
 80070ec:	68f8      	ldr	r0, [r7, #12]
 80070ee:	f7ff ff23 	bl	8006f38 <SPI_WaitFlagStateUntilTimeout>
 80070f2:	4603      	mov	r3, r0
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d007      	beq.n	8007108 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80070fc:	f043 0220 	orr.w	r2, r3, #32
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007104:	2303      	movs	r3, #3
 8007106:	e000      	b.n	800710a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8007108:	2300      	movs	r3, #0
}
 800710a:	4618      	mov	r0, r3
 800710c:	3710      	adds	r7, #16
 800710e:	46bd      	mov	sp, r7
 8007110:	bd80      	pop	{r7, pc}
	...

08007114 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007114:	b580      	push	{r7, lr}
 8007116:	b088      	sub	sp, #32
 8007118:	af02      	add	r7, sp, #8
 800711a:	60f8      	str	r0, [r7, #12]
 800711c:	60b9      	str	r1, [r7, #8]
 800711e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007120:	4b1b      	ldr	r3, [pc, #108]	; (8007190 <SPI_EndRxTxTransaction+0x7c>)
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	4a1b      	ldr	r2, [pc, #108]	; (8007194 <SPI_EndRxTxTransaction+0x80>)
 8007126:	fba2 2303 	umull	r2, r3, r2, r3
 800712a:	0d5b      	lsrs	r3, r3, #21
 800712c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007130:	fb02 f303 	mul.w	r3, r2, r3
 8007134:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	685b      	ldr	r3, [r3, #4]
 800713a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800713e:	d112      	bne.n	8007166 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	9300      	str	r3, [sp, #0]
 8007144:	68bb      	ldr	r3, [r7, #8]
 8007146:	2200      	movs	r2, #0
 8007148:	2180      	movs	r1, #128	; 0x80
 800714a:	68f8      	ldr	r0, [r7, #12]
 800714c:	f7ff fef4 	bl	8006f38 <SPI_WaitFlagStateUntilTimeout>
 8007150:	4603      	mov	r3, r0
 8007152:	2b00      	cmp	r3, #0
 8007154:	d016      	beq.n	8007184 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800715a:	f043 0220 	orr.w	r2, r3, #32
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007162:	2303      	movs	r3, #3
 8007164:	e00f      	b.n	8007186 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007166:	697b      	ldr	r3, [r7, #20]
 8007168:	2b00      	cmp	r3, #0
 800716a:	d00a      	beq.n	8007182 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800716c:	697b      	ldr	r3, [r7, #20]
 800716e:	3b01      	subs	r3, #1
 8007170:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	689b      	ldr	r3, [r3, #8]
 8007178:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800717c:	2b80      	cmp	r3, #128	; 0x80
 800717e:	d0f2      	beq.n	8007166 <SPI_EndRxTxTransaction+0x52>
 8007180:	e000      	b.n	8007184 <SPI_EndRxTxTransaction+0x70>
        break;
 8007182:	bf00      	nop
  }

  return HAL_OK;
 8007184:	2300      	movs	r3, #0
}
 8007186:	4618      	mov	r0, r3
 8007188:	3718      	adds	r7, #24
 800718a:	46bd      	mov	sp, r7
 800718c:	bd80      	pop	{r7, pc}
 800718e:	bf00      	nop
 8007190:	20000000 	.word	0x20000000
 8007194:	165e9f81 	.word	0x165e9f81

08007198 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007198:	b580      	push	{r7, lr}
 800719a:	b082      	sub	sp, #8
 800719c:	af00      	add	r7, sp, #0
 800719e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d101      	bne.n	80071aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80071a6:	2301      	movs	r3, #1
 80071a8:	e041      	b.n	800722e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80071b0:	b2db      	uxtb	r3, r3
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d106      	bne.n	80071c4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	2200      	movs	r2, #0
 80071ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80071be:	6878      	ldr	r0, [r7, #4]
 80071c0:	f000 f839 	bl	8007236 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	2202      	movs	r2, #2
 80071c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681a      	ldr	r2, [r3, #0]
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	3304      	adds	r3, #4
 80071d4:	4619      	mov	r1, r3
 80071d6:	4610      	mov	r0, r2
 80071d8:	f000 fda4 	bl	8007d24 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	2201      	movs	r2, #1
 80071e0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	2201      	movs	r2, #1
 80071e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	2201      	movs	r2, #1
 80071f0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	2201      	movs	r2, #1
 80071f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	2201      	movs	r2, #1
 8007200:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	2201      	movs	r2, #1
 8007208:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	2201      	movs	r2, #1
 8007210:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	2201      	movs	r2, #1
 8007218:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	2201      	movs	r2, #1
 8007220:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	2201      	movs	r2, #1
 8007228:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800722c:	2300      	movs	r3, #0
}
 800722e:	4618      	mov	r0, r3
 8007230:	3708      	adds	r7, #8
 8007232:	46bd      	mov	sp, r7
 8007234:	bd80      	pop	{r7, pc}

08007236 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8007236:	b480      	push	{r7}
 8007238:	b083      	sub	sp, #12
 800723a:	af00      	add	r7, sp, #0
 800723c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800723e:	bf00      	nop
 8007240:	370c      	adds	r7, #12
 8007242:	46bd      	mov	sp, r7
 8007244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007248:	4770      	bx	lr
	...

0800724c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800724c:	b480      	push	{r7}
 800724e:	b085      	sub	sp, #20
 8007250:	af00      	add	r7, sp, #0
 8007252:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800725a:	b2db      	uxtb	r3, r3
 800725c:	2b01      	cmp	r3, #1
 800725e:	d001      	beq.n	8007264 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007260:	2301      	movs	r3, #1
 8007262:	e04e      	b.n	8007302 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	2202      	movs	r2, #2
 8007268:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	68da      	ldr	r2, [r3, #12]
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	f042 0201 	orr.w	r2, r2, #1
 800727a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	4a23      	ldr	r2, [pc, #140]	; (8007310 <HAL_TIM_Base_Start_IT+0xc4>)
 8007282:	4293      	cmp	r3, r2
 8007284:	d022      	beq.n	80072cc <HAL_TIM_Base_Start_IT+0x80>
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800728e:	d01d      	beq.n	80072cc <HAL_TIM_Base_Start_IT+0x80>
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	4a1f      	ldr	r2, [pc, #124]	; (8007314 <HAL_TIM_Base_Start_IT+0xc8>)
 8007296:	4293      	cmp	r3, r2
 8007298:	d018      	beq.n	80072cc <HAL_TIM_Base_Start_IT+0x80>
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	4a1e      	ldr	r2, [pc, #120]	; (8007318 <HAL_TIM_Base_Start_IT+0xcc>)
 80072a0:	4293      	cmp	r3, r2
 80072a2:	d013      	beq.n	80072cc <HAL_TIM_Base_Start_IT+0x80>
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	4a1c      	ldr	r2, [pc, #112]	; (800731c <HAL_TIM_Base_Start_IT+0xd0>)
 80072aa:	4293      	cmp	r3, r2
 80072ac:	d00e      	beq.n	80072cc <HAL_TIM_Base_Start_IT+0x80>
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	4a1b      	ldr	r2, [pc, #108]	; (8007320 <HAL_TIM_Base_Start_IT+0xd4>)
 80072b4:	4293      	cmp	r3, r2
 80072b6:	d009      	beq.n	80072cc <HAL_TIM_Base_Start_IT+0x80>
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	4a19      	ldr	r2, [pc, #100]	; (8007324 <HAL_TIM_Base_Start_IT+0xd8>)
 80072be:	4293      	cmp	r3, r2
 80072c0:	d004      	beq.n	80072cc <HAL_TIM_Base_Start_IT+0x80>
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	4a18      	ldr	r2, [pc, #96]	; (8007328 <HAL_TIM_Base_Start_IT+0xdc>)
 80072c8:	4293      	cmp	r3, r2
 80072ca:	d111      	bne.n	80072f0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	689b      	ldr	r3, [r3, #8]
 80072d2:	f003 0307 	and.w	r3, r3, #7
 80072d6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	2b06      	cmp	r3, #6
 80072dc:	d010      	beq.n	8007300 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	681a      	ldr	r2, [r3, #0]
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	f042 0201 	orr.w	r2, r2, #1
 80072ec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80072ee:	e007      	b.n	8007300 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	681a      	ldr	r2, [r3, #0]
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	f042 0201 	orr.w	r2, r2, #1
 80072fe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007300:	2300      	movs	r3, #0
}
 8007302:	4618      	mov	r0, r3
 8007304:	3714      	adds	r7, #20
 8007306:	46bd      	mov	sp, r7
 8007308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800730c:	4770      	bx	lr
 800730e:	bf00      	nop
 8007310:	40010000 	.word	0x40010000
 8007314:	40000400 	.word	0x40000400
 8007318:	40000800 	.word	0x40000800
 800731c:	40000c00 	.word	0x40000c00
 8007320:	40010400 	.word	0x40010400
 8007324:	40014000 	.word	0x40014000
 8007328:	40001800 	.word	0x40001800

0800732c <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800732c:	b580      	push	{r7, lr}
 800732e:	b082      	sub	sp, #8
 8007330:	af00      	add	r7, sp, #0
 8007332:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	2b00      	cmp	r3, #0
 8007338:	d101      	bne.n	800733e <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800733a:	2301      	movs	r3, #1
 800733c:	e041      	b.n	80073c2 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007344:	b2db      	uxtb	r3, r3
 8007346:	2b00      	cmp	r3, #0
 8007348:	d106      	bne.n	8007358 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	2200      	movs	r2, #0
 800734e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8007352:	6878      	ldr	r0, [r7, #4]
 8007354:	f7fa fe9e 	bl	8002094 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	2202      	movs	r2, #2
 800735c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681a      	ldr	r2, [r3, #0]
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	3304      	adds	r3, #4
 8007368:	4619      	mov	r1, r3
 800736a:	4610      	mov	r0, r2
 800736c:	f000 fcda 	bl	8007d24 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	2201      	movs	r2, #1
 8007374:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	2201      	movs	r2, #1
 800737c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	2201      	movs	r2, #1
 8007384:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	2201      	movs	r2, #1
 800738c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	2201      	movs	r2, #1
 8007394:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	2201      	movs	r2, #1
 800739c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	2201      	movs	r2, #1
 80073a4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	2201      	movs	r2, #1
 80073ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	2201      	movs	r2, #1
 80073b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	2201      	movs	r2, #1
 80073bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80073c0:	2300      	movs	r3, #0
}
 80073c2:	4618      	mov	r0, r3
 80073c4:	3708      	adds	r7, #8
 80073c6:	46bd      	mov	sp, r7
 80073c8:	bd80      	pop	{r7, pc}
	...

080073cc <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80073cc:	b580      	push	{r7, lr}
 80073ce:	b084      	sub	sp, #16
 80073d0:	af00      	add	r7, sp, #0
 80073d2:	6078      	str	r0, [r7, #4]
 80073d4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80073d6:	683b      	ldr	r3, [r7, #0]
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d109      	bne.n	80073f0 <HAL_TIM_OC_Start+0x24>
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80073e2:	b2db      	uxtb	r3, r3
 80073e4:	2b01      	cmp	r3, #1
 80073e6:	bf14      	ite	ne
 80073e8:	2301      	movne	r3, #1
 80073ea:	2300      	moveq	r3, #0
 80073ec:	b2db      	uxtb	r3, r3
 80073ee:	e022      	b.n	8007436 <HAL_TIM_OC_Start+0x6a>
 80073f0:	683b      	ldr	r3, [r7, #0]
 80073f2:	2b04      	cmp	r3, #4
 80073f4:	d109      	bne.n	800740a <HAL_TIM_OC_Start+0x3e>
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80073fc:	b2db      	uxtb	r3, r3
 80073fe:	2b01      	cmp	r3, #1
 8007400:	bf14      	ite	ne
 8007402:	2301      	movne	r3, #1
 8007404:	2300      	moveq	r3, #0
 8007406:	b2db      	uxtb	r3, r3
 8007408:	e015      	b.n	8007436 <HAL_TIM_OC_Start+0x6a>
 800740a:	683b      	ldr	r3, [r7, #0]
 800740c:	2b08      	cmp	r3, #8
 800740e:	d109      	bne.n	8007424 <HAL_TIM_OC_Start+0x58>
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007416:	b2db      	uxtb	r3, r3
 8007418:	2b01      	cmp	r3, #1
 800741a:	bf14      	ite	ne
 800741c:	2301      	movne	r3, #1
 800741e:	2300      	moveq	r3, #0
 8007420:	b2db      	uxtb	r3, r3
 8007422:	e008      	b.n	8007436 <HAL_TIM_OC_Start+0x6a>
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800742a:	b2db      	uxtb	r3, r3
 800742c:	2b01      	cmp	r3, #1
 800742e:	bf14      	ite	ne
 8007430:	2301      	movne	r3, #1
 8007432:	2300      	moveq	r3, #0
 8007434:	b2db      	uxtb	r3, r3
 8007436:	2b00      	cmp	r3, #0
 8007438:	d001      	beq.n	800743e <HAL_TIM_OC_Start+0x72>
  {
    return HAL_ERROR;
 800743a:	2301      	movs	r3, #1
 800743c:	e07c      	b.n	8007538 <HAL_TIM_OC_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800743e:	683b      	ldr	r3, [r7, #0]
 8007440:	2b00      	cmp	r3, #0
 8007442:	d104      	bne.n	800744e <HAL_TIM_OC_Start+0x82>
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	2202      	movs	r2, #2
 8007448:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800744c:	e013      	b.n	8007476 <HAL_TIM_OC_Start+0xaa>
 800744e:	683b      	ldr	r3, [r7, #0]
 8007450:	2b04      	cmp	r3, #4
 8007452:	d104      	bne.n	800745e <HAL_TIM_OC_Start+0x92>
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	2202      	movs	r2, #2
 8007458:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800745c:	e00b      	b.n	8007476 <HAL_TIM_OC_Start+0xaa>
 800745e:	683b      	ldr	r3, [r7, #0]
 8007460:	2b08      	cmp	r3, #8
 8007462:	d104      	bne.n	800746e <HAL_TIM_OC_Start+0xa2>
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	2202      	movs	r2, #2
 8007468:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800746c:	e003      	b.n	8007476 <HAL_TIM_OC_Start+0xaa>
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	2202      	movs	r2, #2
 8007472:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	2201      	movs	r2, #1
 800747c:	6839      	ldr	r1, [r7, #0]
 800747e:	4618      	mov	r0, r3
 8007480:	f000 ffca 	bl	8008418 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	4a2d      	ldr	r2, [pc, #180]	; (8007540 <HAL_TIM_OC_Start+0x174>)
 800748a:	4293      	cmp	r3, r2
 800748c:	d004      	beq.n	8007498 <HAL_TIM_OC_Start+0xcc>
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	4a2c      	ldr	r2, [pc, #176]	; (8007544 <HAL_TIM_OC_Start+0x178>)
 8007494:	4293      	cmp	r3, r2
 8007496:	d101      	bne.n	800749c <HAL_TIM_OC_Start+0xd0>
 8007498:	2301      	movs	r3, #1
 800749a:	e000      	b.n	800749e <HAL_TIM_OC_Start+0xd2>
 800749c:	2300      	movs	r3, #0
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d007      	beq.n	80074b2 <HAL_TIM_OC_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80074b0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	4a22      	ldr	r2, [pc, #136]	; (8007540 <HAL_TIM_OC_Start+0x174>)
 80074b8:	4293      	cmp	r3, r2
 80074ba:	d022      	beq.n	8007502 <HAL_TIM_OC_Start+0x136>
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80074c4:	d01d      	beq.n	8007502 <HAL_TIM_OC_Start+0x136>
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	4a1f      	ldr	r2, [pc, #124]	; (8007548 <HAL_TIM_OC_Start+0x17c>)
 80074cc:	4293      	cmp	r3, r2
 80074ce:	d018      	beq.n	8007502 <HAL_TIM_OC_Start+0x136>
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	4a1d      	ldr	r2, [pc, #116]	; (800754c <HAL_TIM_OC_Start+0x180>)
 80074d6:	4293      	cmp	r3, r2
 80074d8:	d013      	beq.n	8007502 <HAL_TIM_OC_Start+0x136>
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	4a1c      	ldr	r2, [pc, #112]	; (8007550 <HAL_TIM_OC_Start+0x184>)
 80074e0:	4293      	cmp	r3, r2
 80074e2:	d00e      	beq.n	8007502 <HAL_TIM_OC_Start+0x136>
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	4a16      	ldr	r2, [pc, #88]	; (8007544 <HAL_TIM_OC_Start+0x178>)
 80074ea:	4293      	cmp	r3, r2
 80074ec:	d009      	beq.n	8007502 <HAL_TIM_OC_Start+0x136>
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	4a18      	ldr	r2, [pc, #96]	; (8007554 <HAL_TIM_OC_Start+0x188>)
 80074f4:	4293      	cmp	r3, r2
 80074f6:	d004      	beq.n	8007502 <HAL_TIM_OC_Start+0x136>
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	4a16      	ldr	r2, [pc, #88]	; (8007558 <HAL_TIM_OC_Start+0x18c>)
 80074fe:	4293      	cmp	r3, r2
 8007500:	d111      	bne.n	8007526 <HAL_TIM_OC_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	689b      	ldr	r3, [r3, #8]
 8007508:	f003 0307 	and.w	r3, r3, #7
 800750c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	2b06      	cmp	r3, #6
 8007512:	d010      	beq.n	8007536 <HAL_TIM_OC_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	681a      	ldr	r2, [r3, #0]
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	f042 0201 	orr.w	r2, r2, #1
 8007522:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007524:	e007      	b.n	8007536 <HAL_TIM_OC_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	681a      	ldr	r2, [r3, #0]
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	f042 0201 	orr.w	r2, r2, #1
 8007534:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007536:	2300      	movs	r3, #0
}
 8007538:	4618      	mov	r0, r3
 800753a:	3710      	adds	r7, #16
 800753c:	46bd      	mov	sp, r7
 800753e:	bd80      	pop	{r7, pc}
 8007540:	40010000 	.word	0x40010000
 8007544:	40010400 	.word	0x40010400
 8007548:	40000400 	.word	0x40000400
 800754c:	40000800 	.word	0x40000800
 8007550:	40000c00 	.word	0x40000c00
 8007554:	40014000 	.word	0x40014000
 8007558:	40001800 	.word	0x40001800

0800755c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800755c:	b580      	push	{r7, lr}
 800755e:	b082      	sub	sp, #8
 8007560:	af00      	add	r7, sp, #0
 8007562:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	2b00      	cmp	r3, #0
 8007568:	d101      	bne.n	800756e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800756a:	2301      	movs	r3, #1
 800756c:	e041      	b.n	80075f2 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007574:	b2db      	uxtb	r3, r3
 8007576:	2b00      	cmp	r3, #0
 8007578:	d106      	bne.n	8007588 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	2200      	movs	r2, #0
 800757e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8007582:	6878      	ldr	r0, [r7, #4]
 8007584:	f7fa fdf0 	bl	8002168 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	2202      	movs	r2, #2
 800758c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681a      	ldr	r2, [r3, #0]
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	3304      	adds	r3, #4
 8007598:	4619      	mov	r1, r3
 800759a:	4610      	mov	r0, r2
 800759c:	f000 fbc2 	bl	8007d24 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	2201      	movs	r2, #1
 80075a4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	2201      	movs	r2, #1
 80075ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	2201      	movs	r2, #1
 80075b4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	2201      	movs	r2, #1
 80075bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	2201      	movs	r2, #1
 80075c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	2201      	movs	r2, #1
 80075cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	2201      	movs	r2, #1
 80075d4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	2201      	movs	r2, #1
 80075dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	2201      	movs	r2, #1
 80075e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	2201      	movs	r2, #1
 80075ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80075f0:	2300      	movs	r3, #0
}
 80075f2:	4618      	mov	r0, r3
 80075f4:	3708      	adds	r7, #8
 80075f6:	46bd      	mov	sp, r7
 80075f8:	bd80      	pop	{r7, pc}
	...

080075fc <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80075fc:	b580      	push	{r7, lr}
 80075fe:	b084      	sub	sp, #16
 8007600:	af00      	add	r7, sp, #0
 8007602:	6078      	str	r0, [r7, #4]
 8007604:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007606:	2300      	movs	r3, #0
 8007608:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800760a:	683b      	ldr	r3, [r7, #0]
 800760c:	2b00      	cmp	r3, #0
 800760e:	d104      	bne.n	800761a <HAL_TIM_IC_Start_IT+0x1e>
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007616:	b2db      	uxtb	r3, r3
 8007618:	e013      	b.n	8007642 <HAL_TIM_IC_Start_IT+0x46>
 800761a:	683b      	ldr	r3, [r7, #0]
 800761c:	2b04      	cmp	r3, #4
 800761e:	d104      	bne.n	800762a <HAL_TIM_IC_Start_IT+0x2e>
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007626:	b2db      	uxtb	r3, r3
 8007628:	e00b      	b.n	8007642 <HAL_TIM_IC_Start_IT+0x46>
 800762a:	683b      	ldr	r3, [r7, #0]
 800762c:	2b08      	cmp	r3, #8
 800762e:	d104      	bne.n	800763a <HAL_TIM_IC_Start_IT+0x3e>
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007636:	b2db      	uxtb	r3, r3
 8007638:	e003      	b.n	8007642 <HAL_TIM_IC_Start_IT+0x46>
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007640:	b2db      	uxtb	r3, r3
 8007642:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8007644:	683b      	ldr	r3, [r7, #0]
 8007646:	2b00      	cmp	r3, #0
 8007648:	d104      	bne.n	8007654 <HAL_TIM_IC_Start_IT+0x58>
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007650:	b2db      	uxtb	r3, r3
 8007652:	e013      	b.n	800767c <HAL_TIM_IC_Start_IT+0x80>
 8007654:	683b      	ldr	r3, [r7, #0]
 8007656:	2b04      	cmp	r3, #4
 8007658:	d104      	bne.n	8007664 <HAL_TIM_IC_Start_IT+0x68>
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8007660:	b2db      	uxtb	r3, r3
 8007662:	e00b      	b.n	800767c <HAL_TIM_IC_Start_IT+0x80>
 8007664:	683b      	ldr	r3, [r7, #0]
 8007666:	2b08      	cmp	r3, #8
 8007668:	d104      	bne.n	8007674 <HAL_TIM_IC_Start_IT+0x78>
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007670:	b2db      	uxtb	r3, r3
 8007672:	e003      	b.n	800767c <HAL_TIM_IC_Start_IT+0x80>
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800767a:	b2db      	uxtb	r3, r3
 800767c:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800767e:	7bbb      	ldrb	r3, [r7, #14]
 8007680:	2b01      	cmp	r3, #1
 8007682:	d102      	bne.n	800768a <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8007684:	7b7b      	ldrb	r3, [r7, #13]
 8007686:	2b01      	cmp	r3, #1
 8007688:	d001      	beq.n	800768e <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 800768a:	2301      	movs	r3, #1
 800768c:	e0cc      	b.n	8007828 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800768e:	683b      	ldr	r3, [r7, #0]
 8007690:	2b00      	cmp	r3, #0
 8007692:	d104      	bne.n	800769e <HAL_TIM_IC_Start_IT+0xa2>
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	2202      	movs	r2, #2
 8007698:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800769c:	e013      	b.n	80076c6 <HAL_TIM_IC_Start_IT+0xca>
 800769e:	683b      	ldr	r3, [r7, #0]
 80076a0:	2b04      	cmp	r3, #4
 80076a2:	d104      	bne.n	80076ae <HAL_TIM_IC_Start_IT+0xb2>
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	2202      	movs	r2, #2
 80076a8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80076ac:	e00b      	b.n	80076c6 <HAL_TIM_IC_Start_IT+0xca>
 80076ae:	683b      	ldr	r3, [r7, #0]
 80076b0:	2b08      	cmp	r3, #8
 80076b2:	d104      	bne.n	80076be <HAL_TIM_IC_Start_IT+0xc2>
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	2202      	movs	r2, #2
 80076b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80076bc:	e003      	b.n	80076c6 <HAL_TIM_IC_Start_IT+0xca>
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	2202      	movs	r2, #2
 80076c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80076c6:	683b      	ldr	r3, [r7, #0]
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d104      	bne.n	80076d6 <HAL_TIM_IC_Start_IT+0xda>
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	2202      	movs	r2, #2
 80076d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80076d4:	e013      	b.n	80076fe <HAL_TIM_IC_Start_IT+0x102>
 80076d6:	683b      	ldr	r3, [r7, #0]
 80076d8:	2b04      	cmp	r3, #4
 80076da:	d104      	bne.n	80076e6 <HAL_TIM_IC_Start_IT+0xea>
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	2202      	movs	r2, #2
 80076e0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80076e4:	e00b      	b.n	80076fe <HAL_TIM_IC_Start_IT+0x102>
 80076e6:	683b      	ldr	r3, [r7, #0]
 80076e8:	2b08      	cmp	r3, #8
 80076ea:	d104      	bne.n	80076f6 <HAL_TIM_IC_Start_IT+0xfa>
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	2202      	movs	r2, #2
 80076f0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80076f4:	e003      	b.n	80076fe <HAL_TIM_IC_Start_IT+0x102>
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	2202      	movs	r2, #2
 80076fa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80076fe:	683b      	ldr	r3, [r7, #0]
 8007700:	2b0c      	cmp	r3, #12
 8007702:	d841      	bhi.n	8007788 <HAL_TIM_IC_Start_IT+0x18c>
 8007704:	a201      	add	r2, pc, #4	; (adr r2, 800770c <HAL_TIM_IC_Start_IT+0x110>)
 8007706:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800770a:	bf00      	nop
 800770c:	08007741 	.word	0x08007741
 8007710:	08007789 	.word	0x08007789
 8007714:	08007789 	.word	0x08007789
 8007718:	08007789 	.word	0x08007789
 800771c:	08007753 	.word	0x08007753
 8007720:	08007789 	.word	0x08007789
 8007724:	08007789 	.word	0x08007789
 8007728:	08007789 	.word	0x08007789
 800772c:	08007765 	.word	0x08007765
 8007730:	08007789 	.word	0x08007789
 8007734:	08007789 	.word	0x08007789
 8007738:	08007789 	.word	0x08007789
 800773c:	08007777 	.word	0x08007777
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	68da      	ldr	r2, [r3, #12]
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	f042 0202 	orr.w	r2, r2, #2
 800774e:	60da      	str	r2, [r3, #12]
      break;
 8007750:	e01d      	b.n	800778e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	68da      	ldr	r2, [r3, #12]
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	f042 0204 	orr.w	r2, r2, #4
 8007760:	60da      	str	r2, [r3, #12]
      break;
 8007762:	e014      	b.n	800778e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	68da      	ldr	r2, [r3, #12]
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	f042 0208 	orr.w	r2, r2, #8
 8007772:	60da      	str	r2, [r3, #12]
      break;
 8007774:	e00b      	b.n	800778e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	68da      	ldr	r2, [r3, #12]
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	f042 0210 	orr.w	r2, r2, #16
 8007784:	60da      	str	r2, [r3, #12]
      break;
 8007786:	e002      	b.n	800778e <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8007788:	2301      	movs	r3, #1
 800778a:	73fb      	strb	r3, [r7, #15]
      break;
 800778c:	bf00      	nop
  }

  if (status == HAL_OK)
 800778e:	7bfb      	ldrb	r3, [r7, #15]
 8007790:	2b00      	cmp	r3, #0
 8007792:	d148      	bne.n	8007826 <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	2201      	movs	r2, #1
 800779a:	6839      	ldr	r1, [r7, #0]
 800779c:	4618      	mov	r0, r3
 800779e:	f000 fe3b 	bl	8008418 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	4a22      	ldr	r2, [pc, #136]	; (8007830 <HAL_TIM_IC_Start_IT+0x234>)
 80077a8:	4293      	cmp	r3, r2
 80077aa:	d022      	beq.n	80077f2 <HAL_TIM_IC_Start_IT+0x1f6>
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80077b4:	d01d      	beq.n	80077f2 <HAL_TIM_IC_Start_IT+0x1f6>
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	4a1e      	ldr	r2, [pc, #120]	; (8007834 <HAL_TIM_IC_Start_IT+0x238>)
 80077bc:	4293      	cmp	r3, r2
 80077be:	d018      	beq.n	80077f2 <HAL_TIM_IC_Start_IT+0x1f6>
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	4a1c      	ldr	r2, [pc, #112]	; (8007838 <HAL_TIM_IC_Start_IT+0x23c>)
 80077c6:	4293      	cmp	r3, r2
 80077c8:	d013      	beq.n	80077f2 <HAL_TIM_IC_Start_IT+0x1f6>
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	4a1b      	ldr	r2, [pc, #108]	; (800783c <HAL_TIM_IC_Start_IT+0x240>)
 80077d0:	4293      	cmp	r3, r2
 80077d2:	d00e      	beq.n	80077f2 <HAL_TIM_IC_Start_IT+0x1f6>
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	4a19      	ldr	r2, [pc, #100]	; (8007840 <HAL_TIM_IC_Start_IT+0x244>)
 80077da:	4293      	cmp	r3, r2
 80077dc:	d009      	beq.n	80077f2 <HAL_TIM_IC_Start_IT+0x1f6>
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	4a18      	ldr	r2, [pc, #96]	; (8007844 <HAL_TIM_IC_Start_IT+0x248>)
 80077e4:	4293      	cmp	r3, r2
 80077e6:	d004      	beq.n	80077f2 <HAL_TIM_IC_Start_IT+0x1f6>
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	4a16      	ldr	r2, [pc, #88]	; (8007848 <HAL_TIM_IC_Start_IT+0x24c>)
 80077ee:	4293      	cmp	r3, r2
 80077f0:	d111      	bne.n	8007816 <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	689b      	ldr	r3, [r3, #8]
 80077f8:	f003 0307 	and.w	r3, r3, #7
 80077fc:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80077fe:	68bb      	ldr	r3, [r7, #8]
 8007800:	2b06      	cmp	r3, #6
 8007802:	d010      	beq.n	8007826 <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	681a      	ldr	r2, [r3, #0]
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	f042 0201 	orr.w	r2, r2, #1
 8007812:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007814:	e007      	b.n	8007826 <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	681a      	ldr	r2, [r3, #0]
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	f042 0201 	orr.w	r2, r2, #1
 8007824:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8007826:	7bfb      	ldrb	r3, [r7, #15]
}
 8007828:	4618      	mov	r0, r3
 800782a:	3710      	adds	r7, #16
 800782c:	46bd      	mov	sp, r7
 800782e:	bd80      	pop	{r7, pc}
 8007830:	40010000 	.word	0x40010000
 8007834:	40000400 	.word	0x40000400
 8007838:	40000800 	.word	0x40000800
 800783c:	40000c00 	.word	0x40000c00
 8007840:	40010400 	.word	0x40010400
 8007844:	40014000 	.word	0x40014000
 8007848:	40001800 	.word	0x40001800

0800784c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800784c:	b580      	push	{r7, lr}
 800784e:	b082      	sub	sp, #8
 8007850:	af00      	add	r7, sp, #0
 8007852:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	691b      	ldr	r3, [r3, #16]
 800785a:	f003 0302 	and.w	r3, r3, #2
 800785e:	2b02      	cmp	r3, #2
 8007860:	d122      	bne.n	80078a8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	68db      	ldr	r3, [r3, #12]
 8007868:	f003 0302 	and.w	r3, r3, #2
 800786c:	2b02      	cmp	r3, #2
 800786e:	d11b      	bne.n	80078a8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	f06f 0202 	mvn.w	r2, #2
 8007878:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	2201      	movs	r2, #1
 800787e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	699b      	ldr	r3, [r3, #24]
 8007886:	f003 0303 	and.w	r3, r3, #3
 800788a:	2b00      	cmp	r3, #0
 800788c:	d003      	beq.n	8007896 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800788e:	6878      	ldr	r0, [r7, #4]
 8007890:	f000 fa2a 	bl	8007ce8 <HAL_TIM_IC_CaptureCallback>
 8007894:	e005      	b.n	80078a2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007896:	6878      	ldr	r0, [r7, #4]
 8007898:	f000 fa1c 	bl	8007cd4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800789c:	6878      	ldr	r0, [r7, #4]
 800789e:	f000 fa2d 	bl	8007cfc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	2200      	movs	r2, #0
 80078a6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	691b      	ldr	r3, [r3, #16]
 80078ae:	f003 0304 	and.w	r3, r3, #4
 80078b2:	2b04      	cmp	r3, #4
 80078b4:	d122      	bne.n	80078fc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	68db      	ldr	r3, [r3, #12]
 80078bc:	f003 0304 	and.w	r3, r3, #4
 80078c0:	2b04      	cmp	r3, #4
 80078c2:	d11b      	bne.n	80078fc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	f06f 0204 	mvn.w	r2, #4
 80078cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	2202      	movs	r2, #2
 80078d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	699b      	ldr	r3, [r3, #24]
 80078da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d003      	beq.n	80078ea <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80078e2:	6878      	ldr	r0, [r7, #4]
 80078e4:	f000 fa00 	bl	8007ce8 <HAL_TIM_IC_CaptureCallback>
 80078e8:	e005      	b.n	80078f6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80078ea:	6878      	ldr	r0, [r7, #4]
 80078ec:	f000 f9f2 	bl	8007cd4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80078f0:	6878      	ldr	r0, [r7, #4]
 80078f2:	f000 fa03 	bl	8007cfc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	2200      	movs	r2, #0
 80078fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	691b      	ldr	r3, [r3, #16]
 8007902:	f003 0308 	and.w	r3, r3, #8
 8007906:	2b08      	cmp	r3, #8
 8007908:	d122      	bne.n	8007950 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	68db      	ldr	r3, [r3, #12]
 8007910:	f003 0308 	and.w	r3, r3, #8
 8007914:	2b08      	cmp	r3, #8
 8007916:	d11b      	bne.n	8007950 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	f06f 0208 	mvn.w	r2, #8
 8007920:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	2204      	movs	r2, #4
 8007926:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	69db      	ldr	r3, [r3, #28]
 800792e:	f003 0303 	and.w	r3, r3, #3
 8007932:	2b00      	cmp	r3, #0
 8007934:	d003      	beq.n	800793e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007936:	6878      	ldr	r0, [r7, #4]
 8007938:	f000 f9d6 	bl	8007ce8 <HAL_TIM_IC_CaptureCallback>
 800793c:	e005      	b.n	800794a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800793e:	6878      	ldr	r0, [r7, #4]
 8007940:	f000 f9c8 	bl	8007cd4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007944:	6878      	ldr	r0, [r7, #4]
 8007946:	f000 f9d9 	bl	8007cfc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	2200      	movs	r2, #0
 800794e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	691b      	ldr	r3, [r3, #16]
 8007956:	f003 0310 	and.w	r3, r3, #16
 800795a:	2b10      	cmp	r3, #16
 800795c:	d122      	bne.n	80079a4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	68db      	ldr	r3, [r3, #12]
 8007964:	f003 0310 	and.w	r3, r3, #16
 8007968:	2b10      	cmp	r3, #16
 800796a:	d11b      	bne.n	80079a4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	f06f 0210 	mvn.w	r2, #16
 8007974:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	2208      	movs	r2, #8
 800797a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	69db      	ldr	r3, [r3, #28]
 8007982:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007986:	2b00      	cmp	r3, #0
 8007988:	d003      	beq.n	8007992 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800798a:	6878      	ldr	r0, [r7, #4]
 800798c:	f000 f9ac 	bl	8007ce8 <HAL_TIM_IC_CaptureCallback>
 8007990:	e005      	b.n	800799e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007992:	6878      	ldr	r0, [r7, #4]
 8007994:	f000 f99e 	bl	8007cd4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007998:	6878      	ldr	r0, [r7, #4]
 800799a:	f000 f9af 	bl	8007cfc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	2200      	movs	r2, #0
 80079a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	691b      	ldr	r3, [r3, #16]
 80079aa:	f003 0301 	and.w	r3, r3, #1
 80079ae:	2b01      	cmp	r3, #1
 80079b0:	d10e      	bne.n	80079d0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	68db      	ldr	r3, [r3, #12]
 80079b8:	f003 0301 	and.w	r3, r3, #1
 80079bc:	2b01      	cmp	r3, #1
 80079be:	d107      	bne.n	80079d0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	f06f 0201 	mvn.w	r2, #1
 80079c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80079ca:	6878      	ldr	r0, [r7, #4]
 80079cc:	f7f9 ffea 	bl	80019a4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	691b      	ldr	r3, [r3, #16]
 80079d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80079da:	2b80      	cmp	r3, #128	; 0x80
 80079dc:	d10e      	bne.n	80079fc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	68db      	ldr	r3, [r3, #12]
 80079e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80079e8:	2b80      	cmp	r3, #128	; 0x80
 80079ea:	d107      	bne.n	80079fc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80079f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80079f6:	6878      	ldr	r0, [r7, #4]
 80079f8:	f000 fdba 	bl	8008570 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	691b      	ldr	r3, [r3, #16]
 8007a02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a06:	2b40      	cmp	r3, #64	; 0x40
 8007a08:	d10e      	bne.n	8007a28 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	68db      	ldr	r3, [r3, #12]
 8007a10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a14:	2b40      	cmp	r3, #64	; 0x40
 8007a16:	d107      	bne.n	8007a28 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007a20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007a22:	6878      	ldr	r0, [r7, #4]
 8007a24:	f000 f974 	bl	8007d10 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	691b      	ldr	r3, [r3, #16]
 8007a2e:	f003 0320 	and.w	r3, r3, #32
 8007a32:	2b20      	cmp	r3, #32
 8007a34:	d10e      	bne.n	8007a54 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	68db      	ldr	r3, [r3, #12]
 8007a3c:	f003 0320 	and.w	r3, r3, #32
 8007a40:	2b20      	cmp	r3, #32
 8007a42:	d107      	bne.n	8007a54 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	f06f 0220 	mvn.w	r2, #32
 8007a4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007a4e:	6878      	ldr	r0, [r7, #4]
 8007a50:	f000 fd84 	bl	800855c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007a54:	bf00      	nop
 8007a56:	3708      	adds	r7, #8
 8007a58:	46bd      	mov	sp, r7
 8007a5a:	bd80      	pop	{r7, pc}

08007a5c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8007a5c:	b580      	push	{r7, lr}
 8007a5e:	b086      	sub	sp, #24
 8007a60:	af00      	add	r7, sp, #0
 8007a62:	60f8      	str	r0, [r7, #12]
 8007a64:	60b9      	str	r1, [r7, #8]
 8007a66:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007a68:	2300      	movs	r3, #0
 8007a6a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007a72:	2b01      	cmp	r3, #1
 8007a74:	d101      	bne.n	8007a7a <HAL_TIM_OC_ConfigChannel+0x1e>
 8007a76:	2302      	movs	r3, #2
 8007a78:	e048      	b.n	8007b0c <HAL_TIM_OC_ConfigChannel+0xb0>
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	2201      	movs	r2, #1
 8007a7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	2b0c      	cmp	r3, #12
 8007a86:	d839      	bhi.n	8007afc <HAL_TIM_OC_ConfigChannel+0xa0>
 8007a88:	a201      	add	r2, pc, #4	; (adr r2, 8007a90 <HAL_TIM_OC_ConfigChannel+0x34>)
 8007a8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a8e:	bf00      	nop
 8007a90:	08007ac5 	.word	0x08007ac5
 8007a94:	08007afd 	.word	0x08007afd
 8007a98:	08007afd 	.word	0x08007afd
 8007a9c:	08007afd 	.word	0x08007afd
 8007aa0:	08007ad3 	.word	0x08007ad3
 8007aa4:	08007afd 	.word	0x08007afd
 8007aa8:	08007afd 	.word	0x08007afd
 8007aac:	08007afd 	.word	0x08007afd
 8007ab0:	08007ae1 	.word	0x08007ae1
 8007ab4:	08007afd 	.word	0x08007afd
 8007ab8:	08007afd 	.word	0x08007afd
 8007abc:	08007afd 	.word	0x08007afd
 8007ac0:	08007aef 	.word	0x08007aef
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	68b9      	ldr	r1, [r7, #8]
 8007aca:	4618      	mov	r0, r3
 8007acc:	f000 f9ca 	bl	8007e64 <TIM_OC1_SetConfig>
      break;
 8007ad0:	e017      	b.n	8007b02 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	68b9      	ldr	r1, [r7, #8]
 8007ad8:	4618      	mov	r0, r3
 8007ada:	f000 fa33 	bl	8007f44 <TIM_OC2_SetConfig>
      break;
 8007ade:	e010      	b.n	8007b02 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	68b9      	ldr	r1, [r7, #8]
 8007ae6:	4618      	mov	r0, r3
 8007ae8:	f000 faa2 	bl	8008030 <TIM_OC3_SetConfig>
      break;
 8007aec:	e009      	b.n	8007b02 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	68b9      	ldr	r1, [r7, #8]
 8007af4:	4618      	mov	r0, r3
 8007af6:	f000 fb0f 	bl	8008118 <TIM_OC4_SetConfig>
      break;
 8007afa:	e002      	b.n	8007b02 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8007afc:	2301      	movs	r3, #1
 8007afe:	75fb      	strb	r3, [r7, #23]
      break;
 8007b00:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	2200      	movs	r2, #0
 8007b06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007b0a:	7dfb      	ldrb	r3, [r7, #23]
}
 8007b0c:	4618      	mov	r0, r3
 8007b0e:	3718      	adds	r7, #24
 8007b10:	46bd      	mov	sp, r7
 8007b12:	bd80      	pop	{r7, pc}

08007b14 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8007b14:	b580      	push	{r7, lr}
 8007b16:	b086      	sub	sp, #24
 8007b18:	af00      	add	r7, sp, #0
 8007b1a:	60f8      	str	r0, [r7, #12]
 8007b1c:	60b9      	str	r1, [r7, #8]
 8007b1e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007b20:	2300      	movs	r3, #0
 8007b22:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007b2a:	2b01      	cmp	r3, #1
 8007b2c:	d101      	bne.n	8007b32 <HAL_TIM_IC_ConfigChannel+0x1e>
 8007b2e:	2302      	movs	r3, #2
 8007b30:	e088      	b.n	8007c44 <HAL_TIM_IC_ConfigChannel+0x130>
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	2201      	movs	r2, #1
 8007b36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d11b      	bne.n	8007b78 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	6818      	ldr	r0, [r3, #0]
 8007b44:	68bb      	ldr	r3, [r7, #8]
 8007b46:	6819      	ldr	r1, [r3, #0]
 8007b48:	68bb      	ldr	r3, [r7, #8]
 8007b4a:	685a      	ldr	r2, [r3, #4]
 8007b4c:	68bb      	ldr	r3, [r7, #8]
 8007b4e:	68db      	ldr	r3, [r3, #12]
 8007b50:	f000 fb38 	bl	80081c4 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	699a      	ldr	r2, [r3, #24]
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	f022 020c 	bic.w	r2, r2, #12
 8007b62:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	6999      	ldr	r1, [r3, #24]
 8007b6a:	68bb      	ldr	r3, [r7, #8]
 8007b6c:	689a      	ldr	r2, [r3, #8]
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	430a      	orrs	r2, r1
 8007b74:	619a      	str	r2, [r3, #24]
 8007b76:	e060      	b.n	8007c3a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	2b04      	cmp	r3, #4
 8007b7c:	d11c      	bne.n	8007bb8 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	6818      	ldr	r0, [r3, #0]
 8007b82:	68bb      	ldr	r3, [r7, #8]
 8007b84:	6819      	ldr	r1, [r3, #0]
 8007b86:	68bb      	ldr	r3, [r7, #8]
 8007b88:	685a      	ldr	r2, [r3, #4]
 8007b8a:	68bb      	ldr	r3, [r7, #8]
 8007b8c:	68db      	ldr	r3, [r3, #12]
 8007b8e:	f000 fb8d 	bl	80082ac <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	699a      	ldr	r2, [r3, #24]
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007ba0:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	6999      	ldr	r1, [r3, #24]
 8007ba8:	68bb      	ldr	r3, [r7, #8]
 8007baa:	689b      	ldr	r3, [r3, #8]
 8007bac:	021a      	lsls	r2, r3, #8
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	430a      	orrs	r2, r1
 8007bb4:	619a      	str	r2, [r3, #24]
 8007bb6:	e040      	b.n	8007c3a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	2b08      	cmp	r3, #8
 8007bbc:	d11b      	bne.n	8007bf6 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	6818      	ldr	r0, [r3, #0]
 8007bc2:	68bb      	ldr	r3, [r7, #8]
 8007bc4:	6819      	ldr	r1, [r3, #0]
 8007bc6:	68bb      	ldr	r3, [r7, #8]
 8007bc8:	685a      	ldr	r2, [r3, #4]
 8007bca:	68bb      	ldr	r3, [r7, #8]
 8007bcc:	68db      	ldr	r3, [r3, #12]
 8007bce:	f000 fbaa 	bl	8008326 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	69da      	ldr	r2, [r3, #28]
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	f022 020c 	bic.w	r2, r2, #12
 8007be0:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	69d9      	ldr	r1, [r3, #28]
 8007be8:	68bb      	ldr	r3, [r7, #8]
 8007bea:	689a      	ldr	r2, [r3, #8]
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	430a      	orrs	r2, r1
 8007bf2:	61da      	str	r2, [r3, #28]
 8007bf4:	e021      	b.n	8007c3a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	2b0c      	cmp	r3, #12
 8007bfa:	d11c      	bne.n	8007c36 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	6818      	ldr	r0, [r3, #0]
 8007c00:	68bb      	ldr	r3, [r7, #8]
 8007c02:	6819      	ldr	r1, [r3, #0]
 8007c04:	68bb      	ldr	r3, [r7, #8]
 8007c06:	685a      	ldr	r2, [r3, #4]
 8007c08:	68bb      	ldr	r3, [r7, #8]
 8007c0a:	68db      	ldr	r3, [r3, #12]
 8007c0c:	f000 fbc7 	bl	800839e <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	69da      	ldr	r2, [r3, #28]
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007c1e:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	69d9      	ldr	r1, [r3, #28]
 8007c26:	68bb      	ldr	r3, [r7, #8]
 8007c28:	689b      	ldr	r3, [r3, #8]
 8007c2a:	021a      	lsls	r2, r3, #8
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	430a      	orrs	r2, r1
 8007c32:	61da      	str	r2, [r3, #28]
 8007c34:	e001      	b.n	8007c3a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8007c36:	2301      	movs	r3, #1
 8007c38:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	2200      	movs	r2, #0
 8007c3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007c42:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c44:	4618      	mov	r0, r3
 8007c46:	3718      	adds	r7, #24
 8007c48:	46bd      	mov	sp, r7
 8007c4a:	bd80      	pop	{r7, pc}

08007c4c <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007c4c:	b480      	push	{r7}
 8007c4e:	b085      	sub	sp, #20
 8007c50:	af00      	add	r7, sp, #0
 8007c52:	6078      	str	r0, [r7, #4]
 8007c54:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8007c56:	2300      	movs	r3, #0
 8007c58:	60fb      	str	r3, [r7, #12]
 8007c5a:	683b      	ldr	r3, [r7, #0]
 8007c5c:	2b0c      	cmp	r3, #12
 8007c5e:	d831      	bhi.n	8007cc4 <HAL_TIM_ReadCapturedValue+0x78>
 8007c60:	a201      	add	r2, pc, #4	; (adr r2, 8007c68 <HAL_TIM_ReadCapturedValue+0x1c>)
 8007c62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c66:	bf00      	nop
 8007c68:	08007c9d 	.word	0x08007c9d
 8007c6c:	08007cc5 	.word	0x08007cc5
 8007c70:	08007cc5 	.word	0x08007cc5
 8007c74:	08007cc5 	.word	0x08007cc5
 8007c78:	08007ca7 	.word	0x08007ca7
 8007c7c:	08007cc5 	.word	0x08007cc5
 8007c80:	08007cc5 	.word	0x08007cc5
 8007c84:	08007cc5 	.word	0x08007cc5
 8007c88:	08007cb1 	.word	0x08007cb1
 8007c8c:	08007cc5 	.word	0x08007cc5
 8007c90:	08007cc5 	.word	0x08007cc5
 8007c94:	08007cc5 	.word	0x08007cc5
 8007c98:	08007cbb 	.word	0x08007cbb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ca2:	60fb      	str	r3, [r7, #12]

      break;
 8007ca4:	e00f      	b.n	8007cc6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cac:	60fb      	str	r3, [r7, #12]

      break;
 8007cae:	e00a      	b.n	8007cc6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007cb6:	60fb      	str	r3, [r7, #12]

      break;
 8007cb8:	e005      	b.n	8007cc6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cc0:	60fb      	str	r3, [r7, #12]

      break;
 8007cc2:	e000      	b.n	8007cc6 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8007cc4:	bf00      	nop
  }

  return tmpreg;
 8007cc6:	68fb      	ldr	r3, [r7, #12]
}
 8007cc8:	4618      	mov	r0, r3
 8007cca:	3714      	adds	r7, #20
 8007ccc:	46bd      	mov	sp, r7
 8007cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd2:	4770      	bx	lr

08007cd4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007cd4:	b480      	push	{r7}
 8007cd6:	b083      	sub	sp, #12
 8007cd8:	af00      	add	r7, sp, #0
 8007cda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007cdc:	bf00      	nop
 8007cde:	370c      	adds	r7, #12
 8007ce0:	46bd      	mov	sp, r7
 8007ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce6:	4770      	bx	lr

08007ce8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007ce8:	b480      	push	{r7}
 8007cea:	b083      	sub	sp, #12
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007cf0:	bf00      	nop
 8007cf2:	370c      	adds	r7, #12
 8007cf4:	46bd      	mov	sp, r7
 8007cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cfa:	4770      	bx	lr

08007cfc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007cfc:	b480      	push	{r7}
 8007cfe:	b083      	sub	sp, #12
 8007d00:	af00      	add	r7, sp, #0
 8007d02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007d04:	bf00      	nop
 8007d06:	370c      	adds	r7, #12
 8007d08:	46bd      	mov	sp, r7
 8007d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d0e:	4770      	bx	lr

08007d10 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007d10:	b480      	push	{r7}
 8007d12:	b083      	sub	sp, #12
 8007d14:	af00      	add	r7, sp, #0
 8007d16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007d18:	bf00      	nop
 8007d1a:	370c      	adds	r7, #12
 8007d1c:	46bd      	mov	sp, r7
 8007d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d22:	4770      	bx	lr

08007d24 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007d24:	b480      	push	{r7}
 8007d26:	b085      	sub	sp, #20
 8007d28:	af00      	add	r7, sp, #0
 8007d2a:	6078      	str	r0, [r7, #4]
 8007d2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	4a40      	ldr	r2, [pc, #256]	; (8007e38 <TIM_Base_SetConfig+0x114>)
 8007d38:	4293      	cmp	r3, r2
 8007d3a:	d013      	beq.n	8007d64 <TIM_Base_SetConfig+0x40>
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d42:	d00f      	beq.n	8007d64 <TIM_Base_SetConfig+0x40>
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	4a3d      	ldr	r2, [pc, #244]	; (8007e3c <TIM_Base_SetConfig+0x118>)
 8007d48:	4293      	cmp	r3, r2
 8007d4a:	d00b      	beq.n	8007d64 <TIM_Base_SetConfig+0x40>
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	4a3c      	ldr	r2, [pc, #240]	; (8007e40 <TIM_Base_SetConfig+0x11c>)
 8007d50:	4293      	cmp	r3, r2
 8007d52:	d007      	beq.n	8007d64 <TIM_Base_SetConfig+0x40>
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	4a3b      	ldr	r2, [pc, #236]	; (8007e44 <TIM_Base_SetConfig+0x120>)
 8007d58:	4293      	cmp	r3, r2
 8007d5a:	d003      	beq.n	8007d64 <TIM_Base_SetConfig+0x40>
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	4a3a      	ldr	r2, [pc, #232]	; (8007e48 <TIM_Base_SetConfig+0x124>)
 8007d60:	4293      	cmp	r3, r2
 8007d62:	d108      	bne.n	8007d76 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d6a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007d6c:	683b      	ldr	r3, [r7, #0]
 8007d6e:	685b      	ldr	r3, [r3, #4]
 8007d70:	68fa      	ldr	r2, [r7, #12]
 8007d72:	4313      	orrs	r3, r2
 8007d74:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	4a2f      	ldr	r2, [pc, #188]	; (8007e38 <TIM_Base_SetConfig+0x114>)
 8007d7a:	4293      	cmp	r3, r2
 8007d7c:	d02b      	beq.n	8007dd6 <TIM_Base_SetConfig+0xb2>
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d84:	d027      	beq.n	8007dd6 <TIM_Base_SetConfig+0xb2>
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	4a2c      	ldr	r2, [pc, #176]	; (8007e3c <TIM_Base_SetConfig+0x118>)
 8007d8a:	4293      	cmp	r3, r2
 8007d8c:	d023      	beq.n	8007dd6 <TIM_Base_SetConfig+0xb2>
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	4a2b      	ldr	r2, [pc, #172]	; (8007e40 <TIM_Base_SetConfig+0x11c>)
 8007d92:	4293      	cmp	r3, r2
 8007d94:	d01f      	beq.n	8007dd6 <TIM_Base_SetConfig+0xb2>
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	4a2a      	ldr	r2, [pc, #168]	; (8007e44 <TIM_Base_SetConfig+0x120>)
 8007d9a:	4293      	cmp	r3, r2
 8007d9c:	d01b      	beq.n	8007dd6 <TIM_Base_SetConfig+0xb2>
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	4a29      	ldr	r2, [pc, #164]	; (8007e48 <TIM_Base_SetConfig+0x124>)
 8007da2:	4293      	cmp	r3, r2
 8007da4:	d017      	beq.n	8007dd6 <TIM_Base_SetConfig+0xb2>
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	4a28      	ldr	r2, [pc, #160]	; (8007e4c <TIM_Base_SetConfig+0x128>)
 8007daa:	4293      	cmp	r3, r2
 8007dac:	d013      	beq.n	8007dd6 <TIM_Base_SetConfig+0xb2>
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	4a27      	ldr	r2, [pc, #156]	; (8007e50 <TIM_Base_SetConfig+0x12c>)
 8007db2:	4293      	cmp	r3, r2
 8007db4:	d00f      	beq.n	8007dd6 <TIM_Base_SetConfig+0xb2>
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	4a26      	ldr	r2, [pc, #152]	; (8007e54 <TIM_Base_SetConfig+0x130>)
 8007dba:	4293      	cmp	r3, r2
 8007dbc:	d00b      	beq.n	8007dd6 <TIM_Base_SetConfig+0xb2>
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	4a25      	ldr	r2, [pc, #148]	; (8007e58 <TIM_Base_SetConfig+0x134>)
 8007dc2:	4293      	cmp	r3, r2
 8007dc4:	d007      	beq.n	8007dd6 <TIM_Base_SetConfig+0xb2>
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	4a24      	ldr	r2, [pc, #144]	; (8007e5c <TIM_Base_SetConfig+0x138>)
 8007dca:	4293      	cmp	r3, r2
 8007dcc:	d003      	beq.n	8007dd6 <TIM_Base_SetConfig+0xb2>
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	4a23      	ldr	r2, [pc, #140]	; (8007e60 <TIM_Base_SetConfig+0x13c>)
 8007dd2:	4293      	cmp	r3, r2
 8007dd4:	d108      	bne.n	8007de8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007ddc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007dde:	683b      	ldr	r3, [r7, #0]
 8007de0:	68db      	ldr	r3, [r3, #12]
 8007de2:	68fa      	ldr	r2, [r7, #12]
 8007de4:	4313      	orrs	r3, r2
 8007de6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007dee:	683b      	ldr	r3, [r7, #0]
 8007df0:	695b      	ldr	r3, [r3, #20]
 8007df2:	4313      	orrs	r3, r2
 8007df4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	68fa      	ldr	r2, [r7, #12]
 8007dfa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007dfc:	683b      	ldr	r3, [r7, #0]
 8007dfe:	689a      	ldr	r2, [r3, #8]
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007e04:	683b      	ldr	r3, [r7, #0]
 8007e06:	681a      	ldr	r2, [r3, #0]
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	4a0a      	ldr	r2, [pc, #40]	; (8007e38 <TIM_Base_SetConfig+0x114>)
 8007e10:	4293      	cmp	r3, r2
 8007e12:	d003      	beq.n	8007e1c <TIM_Base_SetConfig+0xf8>
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	4a0c      	ldr	r2, [pc, #48]	; (8007e48 <TIM_Base_SetConfig+0x124>)
 8007e18:	4293      	cmp	r3, r2
 8007e1a:	d103      	bne.n	8007e24 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007e1c:	683b      	ldr	r3, [r7, #0]
 8007e1e:	691a      	ldr	r2, [r3, #16]
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	2201      	movs	r2, #1
 8007e28:	615a      	str	r2, [r3, #20]
}
 8007e2a:	bf00      	nop
 8007e2c:	3714      	adds	r7, #20
 8007e2e:	46bd      	mov	sp, r7
 8007e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e34:	4770      	bx	lr
 8007e36:	bf00      	nop
 8007e38:	40010000 	.word	0x40010000
 8007e3c:	40000400 	.word	0x40000400
 8007e40:	40000800 	.word	0x40000800
 8007e44:	40000c00 	.word	0x40000c00
 8007e48:	40010400 	.word	0x40010400
 8007e4c:	40014000 	.word	0x40014000
 8007e50:	40014400 	.word	0x40014400
 8007e54:	40014800 	.word	0x40014800
 8007e58:	40001800 	.word	0x40001800
 8007e5c:	40001c00 	.word	0x40001c00
 8007e60:	40002000 	.word	0x40002000

08007e64 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007e64:	b480      	push	{r7}
 8007e66:	b087      	sub	sp, #28
 8007e68:	af00      	add	r7, sp, #0
 8007e6a:	6078      	str	r0, [r7, #4]
 8007e6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	6a1b      	ldr	r3, [r3, #32]
 8007e72:	f023 0201 	bic.w	r2, r3, #1
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	6a1b      	ldr	r3, [r3, #32]
 8007e7e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	685b      	ldr	r3, [r3, #4]
 8007e84:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	699b      	ldr	r3, [r3, #24]
 8007e8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	f023 0303 	bic.w	r3, r3, #3
 8007e9a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007e9c:	683b      	ldr	r3, [r7, #0]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	68fa      	ldr	r2, [r7, #12]
 8007ea2:	4313      	orrs	r3, r2
 8007ea4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007ea6:	697b      	ldr	r3, [r7, #20]
 8007ea8:	f023 0302 	bic.w	r3, r3, #2
 8007eac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007eae:	683b      	ldr	r3, [r7, #0]
 8007eb0:	689b      	ldr	r3, [r3, #8]
 8007eb2:	697a      	ldr	r2, [r7, #20]
 8007eb4:	4313      	orrs	r3, r2
 8007eb6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	4a20      	ldr	r2, [pc, #128]	; (8007f3c <TIM_OC1_SetConfig+0xd8>)
 8007ebc:	4293      	cmp	r3, r2
 8007ebe:	d003      	beq.n	8007ec8 <TIM_OC1_SetConfig+0x64>
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	4a1f      	ldr	r2, [pc, #124]	; (8007f40 <TIM_OC1_SetConfig+0xdc>)
 8007ec4:	4293      	cmp	r3, r2
 8007ec6:	d10c      	bne.n	8007ee2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007ec8:	697b      	ldr	r3, [r7, #20]
 8007eca:	f023 0308 	bic.w	r3, r3, #8
 8007ece:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007ed0:	683b      	ldr	r3, [r7, #0]
 8007ed2:	68db      	ldr	r3, [r3, #12]
 8007ed4:	697a      	ldr	r2, [r7, #20]
 8007ed6:	4313      	orrs	r3, r2
 8007ed8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007eda:	697b      	ldr	r3, [r7, #20]
 8007edc:	f023 0304 	bic.w	r3, r3, #4
 8007ee0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	4a15      	ldr	r2, [pc, #84]	; (8007f3c <TIM_OC1_SetConfig+0xd8>)
 8007ee6:	4293      	cmp	r3, r2
 8007ee8:	d003      	beq.n	8007ef2 <TIM_OC1_SetConfig+0x8e>
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	4a14      	ldr	r2, [pc, #80]	; (8007f40 <TIM_OC1_SetConfig+0xdc>)
 8007eee:	4293      	cmp	r3, r2
 8007ef0:	d111      	bne.n	8007f16 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007ef2:	693b      	ldr	r3, [r7, #16]
 8007ef4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007ef8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007efa:	693b      	ldr	r3, [r7, #16]
 8007efc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007f00:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007f02:	683b      	ldr	r3, [r7, #0]
 8007f04:	695b      	ldr	r3, [r3, #20]
 8007f06:	693a      	ldr	r2, [r7, #16]
 8007f08:	4313      	orrs	r3, r2
 8007f0a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007f0c:	683b      	ldr	r3, [r7, #0]
 8007f0e:	699b      	ldr	r3, [r3, #24]
 8007f10:	693a      	ldr	r2, [r7, #16]
 8007f12:	4313      	orrs	r3, r2
 8007f14:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	693a      	ldr	r2, [r7, #16]
 8007f1a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	68fa      	ldr	r2, [r7, #12]
 8007f20:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007f22:	683b      	ldr	r3, [r7, #0]
 8007f24:	685a      	ldr	r2, [r3, #4]
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	697a      	ldr	r2, [r7, #20]
 8007f2e:	621a      	str	r2, [r3, #32]
}
 8007f30:	bf00      	nop
 8007f32:	371c      	adds	r7, #28
 8007f34:	46bd      	mov	sp, r7
 8007f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f3a:	4770      	bx	lr
 8007f3c:	40010000 	.word	0x40010000
 8007f40:	40010400 	.word	0x40010400

08007f44 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007f44:	b480      	push	{r7}
 8007f46:	b087      	sub	sp, #28
 8007f48:	af00      	add	r7, sp, #0
 8007f4a:	6078      	str	r0, [r7, #4]
 8007f4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	6a1b      	ldr	r3, [r3, #32]
 8007f52:	f023 0210 	bic.w	r2, r3, #16
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	6a1b      	ldr	r3, [r3, #32]
 8007f5e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	685b      	ldr	r3, [r3, #4]
 8007f64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	699b      	ldr	r3, [r3, #24]
 8007f6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007f72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007f7a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007f7c:	683b      	ldr	r3, [r7, #0]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	021b      	lsls	r3, r3, #8
 8007f82:	68fa      	ldr	r2, [r7, #12]
 8007f84:	4313      	orrs	r3, r2
 8007f86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007f88:	697b      	ldr	r3, [r7, #20]
 8007f8a:	f023 0320 	bic.w	r3, r3, #32
 8007f8e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007f90:	683b      	ldr	r3, [r7, #0]
 8007f92:	689b      	ldr	r3, [r3, #8]
 8007f94:	011b      	lsls	r3, r3, #4
 8007f96:	697a      	ldr	r2, [r7, #20]
 8007f98:	4313      	orrs	r3, r2
 8007f9a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	4a22      	ldr	r2, [pc, #136]	; (8008028 <TIM_OC2_SetConfig+0xe4>)
 8007fa0:	4293      	cmp	r3, r2
 8007fa2:	d003      	beq.n	8007fac <TIM_OC2_SetConfig+0x68>
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	4a21      	ldr	r2, [pc, #132]	; (800802c <TIM_OC2_SetConfig+0xe8>)
 8007fa8:	4293      	cmp	r3, r2
 8007faa:	d10d      	bne.n	8007fc8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007fac:	697b      	ldr	r3, [r7, #20]
 8007fae:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007fb2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007fb4:	683b      	ldr	r3, [r7, #0]
 8007fb6:	68db      	ldr	r3, [r3, #12]
 8007fb8:	011b      	lsls	r3, r3, #4
 8007fba:	697a      	ldr	r2, [r7, #20]
 8007fbc:	4313      	orrs	r3, r2
 8007fbe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007fc0:	697b      	ldr	r3, [r7, #20]
 8007fc2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007fc6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	4a17      	ldr	r2, [pc, #92]	; (8008028 <TIM_OC2_SetConfig+0xe4>)
 8007fcc:	4293      	cmp	r3, r2
 8007fce:	d003      	beq.n	8007fd8 <TIM_OC2_SetConfig+0x94>
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	4a16      	ldr	r2, [pc, #88]	; (800802c <TIM_OC2_SetConfig+0xe8>)
 8007fd4:	4293      	cmp	r3, r2
 8007fd6:	d113      	bne.n	8008000 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007fd8:	693b      	ldr	r3, [r7, #16]
 8007fda:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007fde:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007fe0:	693b      	ldr	r3, [r7, #16]
 8007fe2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007fe6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007fe8:	683b      	ldr	r3, [r7, #0]
 8007fea:	695b      	ldr	r3, [r3, #20]
 8007fec:	009b      	lsls	r3, r3, #2
 8007fee:	693a      	ldr	r2, [r7, #16]
 8007ff0:	4313      	orrs	r3, r2
 8007ff2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007ff4:	683b      	ldr	r3, [r7, #0]
 8007ff6:	699b      	ldr	r3, [r3, #24]
 8007ff8:	009b      	lsls	r3, r3, #2
 8007ffa:	693a      	ldr	r2, [r7, #16]
 8007ffc:	4313      	orrs	r3, r2
 8007ffe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	693a      	ldr	r2, [r7, #16]
 8008004:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	68fa      	ldr	r2, [r7, #12]
 800800a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800800c:	683b      	ldr	r3, [r7, #0]
 800800e:	685a      	ldr	r2, [r3, #4]
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	697a      	ldr	r2, [r7, #20]
 8008018:	621a      	str	r2, [r3, #32]
}
 800801a:	bf00      	nop
 800801c:	371c      	adds	r7, #28
 800801e:	46bd      	mov	sp, r7
 8008020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008024:	4770      	bx	lr
 8008026:	bf00      	nop
 8008028:	40010000 	.word	0x40010000
 800802c:	40010400 	.word	0x40010400

08008030 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008030:	b480      	push	{r7}
 8008032:	b087      	sub	sp, #28
 8008034:	af00      	add	r7, sp, #0
 8008036:	6078      	str	r0, [r7, #4]
 8008038:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	6a1b      	ldr	r3, [r3, #32]
 800803e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	6a1b      	ldr	r3, [r3, #32]
 800804a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	685b      	ldr	r3, [r3, #4]
 8008050:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	69db      	ldr	r3, [r3, #28]
 8008056:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800805e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	f023 0303 	bic.w	r3, r3, #3
 8008066:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008068:	683b      	ldr	r3, [r7, #0]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	68fa      	ldr	r2, [r7, #12]
 800806e:	4313      	orrs	r3, r2
 8008070:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008072:	697b      	ldr	r3, [r7, #20]
 8008074:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008078:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800807a:	683b      	ldr	r3, [r7, #0]
 800807c:	689b      	ldr	r3, [r3, #8]
 800807e:	021b      	lsls	r3, r3, #8
 8008080:	697a      	ldr	r2, [r7, #20]
 8008082:	4313      	orrs	r3, r2
 8008084:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	4a21      	ldr	r2, [pc, #132]	; (8008110 <TIM_OC3_SetConfig+0xe0>)
 800808a:	4293      	cmp	r3, r2
 800808c:	d003      	beq.n	8008096 <TIM_OC3_SetConfig+0x66>
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	4a20      	ldr	r2, [pc, #128]	; (8008114 <TIM_OC3_SetConfig+0xe4>)
 8008092:	4293      	cmp	r3, r2
 8008094:	d10d      	bne.n	80080b2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008096:	697b      	ldr	r3, [r7, #20]
 8008098:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800809c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800809e:	683b      	ldr	r3, [r7, #0]
 80080a0:	68db      	ldr	r3, [r3, #12]
 80080a2:	021b      	lsls	r3, r3, #8
 80080a4:	697a      	ldr	r2, [r7, #20]
 80080a6:	4313      	orrs	r3, r2
 80080a8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80080aa:	697b      	ldr	r3, [r7, #20]
 80080ac:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80080b0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	4a16      	ldr	r2, [pc, #88]	; (8008110 <TIM_OC3_SetConfig+0xe0>)
 80080b6:	4293      	cmp	r3, r2
 80080b8:	d003      	beq.n	80080c2 <TIM_OC3_SetConfig+0x92>
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	4a15      	ldr	r2, [pc, #84]	; (8008114 <TIM_OC3_SetConfig+0xe4>)
 80080be:	4293      	cmp	r3, r2
 80080c0:	d113      	bne.n	80080ea <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80080c2:	693b      	ldr	r3, [r7, #16]
 80080c4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80080c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80080ca:	693b      	ldr	r3, [r7, #16]
 80080cc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80080d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80080d2:	683b      	ldr	r3, [r7, #0]
 80080d4:	695b      	ldr	r3, [r3, #20]
 80080d6:	011b      	lsls	r3, r3, #4
 80080d8:	693a      	ldr	r2, [r7, #16]
 80080da:	4313      	orrs	r3, r2
 80080dc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80080de:	683b      	ldr	r3, [r7, #0]
 80080e0:	699b      	ldr	r3, [r3, #24]
 80080e2:	011b      	lsls	r3, r3, #4
 80080e4:	693a      	ldr	r2, [r7, #16]
 80080e6:	4313      	orrs	r3, r2
 80080e8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	693a      	ldr	r2, [r7, #16]
 80080ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	68fa      	ldr	r2, [r7, #12]
 80080f4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80080f6:	683b      	ldr	r3, [r7, #0]
 80080f8:	685a      	ldr	r2, [r3, #4]
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	697a      	ldr	r2, [r7, #20]
 8008102:	621a      	str	r2, [r3, #32]
}
 8008104:	bf00      	nop
 8008106:	371c      	adds	r7, #28
 8008108:	46bd      	mov	sp, r7
 800810a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800810e:	4770      	bx	lr
 8008110:	40010000 	.word	0x40010000
 8008114:	40010400 	.word	0x40010400

08008118 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008118:	b480      	push	{r7}
 800811a:	b087      	sub	sp, #28
 800811c:	af00      	add	r7, sp, #0
 800811e:	6078      	str	r0, [r7, #4]
 8008120:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	6a1b      	ldr	r3, [r3, #32]
 8008126:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	6a1b      	ldr	r3, [r3, #32]
 8008132:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	685b      	ldr	r3, [r3, #4]
 8008138:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	69db      	ldr	r3, [r3, #28]
 800813e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008146:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800814e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008150:	683b      	ldr	r3, [r7, #0]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	021b      	lsls	r3, r3, #8
 8008156:	68fa      	ldr	r2, [r7, #12]
 8008158:	4313      	orrs	r3, r2
 800815a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800815c:	693b      	ldr	r3, [r7, #16]
 800815e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008162:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008164:	683b      	ldr	r3, [r7, #0]
 8008166:	689b      	ldr	r3, [r3, #8]
 8008168:	031b      	lsls	r3, r3, #12
 800816a:	693a      	ldr	r2, [r7, #16]
 800816c:	4313      	orrs	r3, r2
 800816e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	4a12      	ldr	r2, [pc, #72]	; (80081bc <TIM_OC4_SetConfig+0xa4>)
 8008174:	4293      	cmp	r3, r2
 8008176:	d003      	beq.n	8008180 <TIM_OC4_SetConfig+0x68>
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	4a11      	ldr	r2, [pc, #68]	; (80081c0 <TIM_OC4_SetConfig+0xa8>)
 800817c:	4293      	cmp	r3, r2
 800817e:	d109      	bne.n	8008194 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008180:	697b      	ldr	r3, [r7, #20]
 8008182:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008186:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008188:	683b      	ldr	r3, [r7, #0]
 800818a:	695b      	ldr	r3, [r3, #20]
 800818c:	019b      	lsls	r3, r3, #6
 800818e:	697a      	ldr	r2, [r7, #20]
 8008190:	4313      	orrs	r3, r2
 8008192:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	697a      	ldr	r2, [r7, #20]
 8008198:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	68fa      	ldr	r2, [r7, #12]
 800819e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80081a0:	683b      	ldr	r3, [r7, #0]
 80081a2:	685a      	ldr	r2, [r3, #4]
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	693a      	ldr	r2, [r7, #16]
 80081ac:	621a      	str	r2, [r3, #32]
}
 80081ae:	bf00      	nop
 80081b0:	371c      	adds	r7, #28
 80081b2:	46bd      	mov	sp, r7
 80081b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b8:	4770      	bx	lr
 80081ba:	bf00      	nop
 80081bc:	40010000 	.word	0x40010000
 80081c0:	40010400 	.word	0x40010400

080081c4 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80081c4:	b480      	push	{r7}
 80081c6:	b087      	sub	sp, #28
 80081c8:	af00      	add	r7, sp, #0
 80081ca:	60f8      	str	r0, [r7, #12]
 80081cc:	60b9      	str	r1, [r7, #8]
 80081ce:	607a      	str	r2, [r7, #4]
 80081d0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	6a1b      	ldr	r3, [r3, #32]
 80081d6:	f023 0201 	bic.w	r2, r3, #1
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	699b      	ldr	r3, [r3, #24]
 80081e2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	6a1b      	ldr	r3, [r3, #32]
 80081e8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	4a28      	ldr	r2, [pc, #160]	; (8008290 <TIM_TI1_SetConfig+0xcc>)
 80081ee:	4293      	cmp	r3, r2
 80081f0:	d01b      	beq.n	800822a <TIM_TI1_SetConfig+0x66>
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80081f8:	d017      	beq.n	800822a <TIM_TI1_SetConfig+0x66>
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	4a25      	ldr	r2, [pc, #148]	; (8008294 <TIM_TI1_SetConfig+0xd0>)
 80081fe:	4293      	cmp	r3, r2
 8008200:	d013      	beq.n	800822a <TIM_TI1_SetConfig+0x66>
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	4a24      	ldr	r2, [pc, #144]	; (8008298 <TIM_TI1_SetConfig+0xd4>)
 8008206:	4293      	cmp	r3, r2
 8008208:	d00f      	beq.n	800822a <TIM_TI1_SetConfig+0x66>
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	4a23      	ldr	r2, [pc, #140]	; (800829c <TIM_TI1_SetConfig+0xd8>)
 800820e:	4293      	cmp	r3, r2
 8008210:	d00b      	beq.n	800822a <TIM_TI1_SetConfig+0x66>
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	4a22      	ldr	r2, [pc, #136]	; (80082a0 <TIM_TI1_SetConfig+0xdc>)
 8008216:	4293      	cmp	r3, r2
 8008218:	d007      	beq.n	800822a <TIM_TI1_SetConfig+0x66>
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	4a21      	ldr	r2, [pc, #132]	; (80082a4 <TIM_TI1_SetConfig+0xe0>)
 800821e:	4293      	cmp	r3, r2
 8008220:	d003      	beq.n	800822a <TIM_TI1_SetConfig+0x66>
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	4a20      	ldr	r2, [pc, #128]	; (80082a8 <TIM_TI1_SetConfig+0xe4>)
 8008226:	4293      	cmp	r3, r2
 8008228:	d101      	bne.n	800822e <TIM_TI1_SetConfig+0x6a>
 800822a:	2301      	movs	r3, #1
 800822c:	e000      	b.n	8008230 <TIM_TI1_SetConfig+0x6c>
 800822e:	2300      	movs	r3, #0
 8008230:	2b00      	cmp	r3, #0
 8008232:	d008      	beq.n	8008246 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8008234:	697b      	ldr	r3, [r7, #20]
 8008236:	f023 0303 	bic.w	r3, r3, #3
 800823a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800823c:	697a      	ldr	r2, [r7, #20]
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	4313      	orrs	r3, r2
 8008242:	617b      	str	r3, [r7, #20]
 8008244:	e003      	b.n	800824e <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8008246:	697b      	ldr	r3, [r7, #20]
 8008248:	f043 0301 	orr.w	r3, r3, #1
 800824c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800824e:	697b      	ldr	r3, [r7, #20]
 8008250:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008254:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8008256:	683b      	ldr	r3, [r7, #0]
 8008258:	011b      	lsls	r3, r3, #4
 800825a:	b2db      	uxtb	r3, r3
 800825c:	697a      	ldr	r2, [r7, #20]
 800825e:	4313      	orrs	r3, r2
 8008260:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008262:	693b      	ldr	r3, [r7, #16]
 8008264:	f023 030a 	bic.w	r3, r3, #10
 8008268:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800826a:	68bb      	ldr	r3, [r7, #8]
 800826c:	f003 030a 	and.w	r3, r3, #10
 8008270:	693a      	ldr	r2, [r7, #16]
 8008272:	4313      	orrs	r3, r2
 8008274:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	697a      	ldr	r2, [r7, #20]
 800827a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	693a      	ldr	r2, [r7, #16]
 8008280:	621a      	str	r2, [r3, #32]
}
 8008282:	bf00      	nop
 8008284:	371c      	adds	r7, #28
 8008286:	46bd      	mov	sp, r7
 8008288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800828c:	4770      	bx	lr
 800828e:	bf00      	nop
 8008290:	40010000 	.word	0x40010000
 8008294:	40000400 	.word	0x40000400
 8008298:	40000800 	.word	0x40000800
 800829c:	40000c00 	.word	0x40000c00
 80082a0:	40010400 	.word	0x40010400
 80082a4:	40014000 	.word	0x40014000
 80082a8:	40001800 	.word	0x40001800

080082ac <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80082ac:	b480      	push	{r7}
 80082ae:	b087      	sub	sp, #28
 80082b0:	af00      	add	r7, sp, #0
 80082b2:	60f8      	str	r0, [r7, #12]
 80082b4:	60b9      	str	r1, [r7, #8]
 80082b6:	607a      	str	r2, [r7, #4]
 80082b8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	6a1b      	ldr	r3, [r3, #32]
 80082be:	f023 0210 	bic.w	r2, r3, #16
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	699b      	ldr	r3, [r3, #24]
 80082ca:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	6a1b      	ldr	r3, [r3, #32]
 80082d0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80082d2:	697b      	ldr	r3, [r7, #20]
 80082d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80082d8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	021b      	lsls	r3, r3, #8
 80082de:	697a      	ldr	r2, [r7, #20]
 80082e0:	4313      	orrs	r3, r2
 80082e2:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80082e4:	697b      	ldr	r3, [r7, #20]
 80082e6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80082ea:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80082ec:	683b      	ldr	r3, [r7, #0]
 80082ee:	031b      	lsls	r3, r3, #12
 80082f0:	b29b      	uxth	r3, r3
 80082f2:	697a      	ldr	r2, [r7, #20]
 80082f4:	4313      	orrs	r3, r2
 80082f6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80082f8:	693b      	ldr	r3, [r7, #16]
 80082fa:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80082fe:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8008300:	68bb      	ldr	r3, [r7, #8]
 8008302:	011b      	lsls	r3, r3, #4
 8008304:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8008308:	693a      	ldr	r2, [r7, #16]
 800830a:	4313      	orrs	r3, r2
 800830c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	697a      	ldr	r2, [r7, #20]
 8008312:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	693a      	ldr	r2, [r7, #16]
 8008318:	621a      	str	r2, [r3, #32]
}
 800831a:	bf00      	nop
 800831c:	371c      	adds	r7, #28
 800831e:	46bd      	mov	sp, r7
 8008320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008324:	4770      	bx	lr

08008326 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008326:	b480      	push	{r7}
 8008328:	b087      	sub	sp, #28
 800832a:	af00      	add	r7, sp, #0
 800832c:	60f8      	str	r0, [r7, #12]
 800832e:	60b9      	str	r1, [r7, #8]
 8008330:	607a      	str	r2, [r7, #4]
 8008332:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	6a1b      	ldr	r3, [r3, #32]
 8008338:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	69db      	ldr	r3, [r3, #28]
 8008344:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	6a1b      	ldr	r3, [r3, #32]
 800834a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800834c:	697b      	ldr	r3, [r7, #20]
 800834e:	f023 0303 	bic.w	r3, r3, #3
 8008352:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8008354:	697a      	ldr	r2, [r7, #20]
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	4313      	orrs	r3, r2
 800835a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800835c:	697b      	ldr	r3, [r7, #20]
 800835e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008362:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8008364:	683b      	ldr	r3, [r7, #0]
 8008366:	011b      	lsls	r3, r3, #4
 8008368:	b2db      	uxtb	r3, r3
 800836a:	697a      	ldr	r2, [r7, #20]
 800836c:	4313      	orrs	r3, r2
 800836e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8008370:	693b      	ldr	r3, [r7, #16]
 8008372:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8008376:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8008378:	68bb      	ldr	r3, [r7, #8]
 800837a:	021b      	lsls	r3, r3, #8
 800837c:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8008380:	693a      	ldr	r2, [r7, #16]
 8008382:	4313      	orrs	r3, r2
 8008384:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	697a      	ldr	r2, [r7, #20]
 800838a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	693a      	ldr	r2, [r7, #16]
 8008390:	621a      	str	r2, [r3, #32]
}
 8008392:	bf00      	nop
 8008394:	371c      	adds	r7, #28
 8008396:	46bd      	mov	sp, r7
 8008398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800839c:	4770      	bx	lr

0800839e <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800839e:	b480      	push	{r7}
 80083a0:	b087      	sub	sp, #28
 80083a2:	af00      	add	r7, sp, #0
 80083a4:	60f8      	str	r0, [r7, #12]
 80083a6:	60b9      	str	r1, [r7, #8]
 80083a8:	607a      	str	r2, [r7, #4]
 80083aa:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	6a1b      	ldr	r3, [r3, #32]
 80083b0:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	69db      	ldr	r3, [r3, #28]
 80083bc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	6a1b      	ldr	r3, [r3, #32]
 80083c2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80083c4:	697b      	ldr	r3, [r7, #20]
 80083c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80083ca:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	021b      	lsls	r3, r3, #8
 80083d0:	697a      	ldr	r2, [r7, #20]
 80083d2:	4313      	orrs	r3, r2
 80083d4:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80083d6:	697b      	ldr	r3, [r7, #20]
 80083d8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80083dc:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80083de:	683b      	ldr	r3, [r7, #0]
 80083e0:	031b      	lsls	r3, r3, #12
 80083e2:	b29b      	uxth	r3, r3
 80083e4:	697a      	ldr	r2, [r7, #20]
 80083e6:	4313      	orrs	r3, r2
 80083e8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80083ea:	693b      	ldr	r3, [r7, #16]
 80083ec:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80083f0:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80083f2:	68bb      	ldr	r3, [r7, #8]
 80083f4:	031b      	lsls	r3, r3, #12
 80083f6:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 80083fa:	693a      	ldr	r2, [r7, #16]
 80083fc:	4313      	orrs	r3, r2
 80083fe:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	697a      	ldr	r2, [r7, #20]
 8008404:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	693a      	ldr	r2, [r7, #16]
 800840a:	621a      	str	r2, [r3, #32]
}
 800840c:	bf00      	nop
 800840e:	371c      	adds	r7, #28
 8008410:	46bd      	mov	sp, r7
 8008412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008416:	4770      	bx	lr

08008418 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008418:	b480      	push	{r7}
 800841a:	b087      	sub	sp, #28
 800841c:	af00      	add	r7, sp, #0
 800841e:	60f8      	str	r0, [r7, #12]
 8008420:	60b9      	str	r1, [r7, #8]
 8008422:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008424:	68bb      	ldr	r3, [r7, #8]
 8008426:	f003 031f 	and.w	r3, r3, #31
 800842a:	2201      	movs	r2, #1
 800842c:	fa02 f303 	lsl.w	r3, r2, r3
 8008430:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	6a1a      	ldr	r2, [r3, #32]
 8008436:	697b      	ldr	r3, [r7, #20]
 8008438:	43db      	mvns	r3, r3
 800843a:	401a      	ands	r2, r3
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	6a1a      	ldr	r2, [r3, #32]
 8008444:	68bb      	ldr	r3, [r7, #8]
 8008446:	f003 031f 	and.w	r3, r3, #31
 800844a:	6879      	ldr	r1, [r7, #4]
 800844c:	fa01 f303 	lsl.w	r3, r1, r3
 8008450:	431a      	orrs	r2, r3
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	621a      	str	r2, [r3, #32]
}
 8008456:	bf00      	nop
 8008458:	371c      	adds	r7, #28
 800845a:	46bd      	mov	sp, r7
 800845c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008460:	4770      	bx	lr
	...

08008464 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008464:	b480      	push	{r7}
 8008466:	b085      	sub	sp, #20
 8008468:	af00      	add	r7, sp, #0
 800846a:	6078      	str	r0, [r7, #4]
 800846c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008474:	2b01      	cmp	r3, #1
 8008476:	d101      	bne.n	800847c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008478:	2302      	movs	r3, #2
 800847a:	e05a      	b.n	8008532 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	2201      	movs	r2, #1
 8008480:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	2202      	movs	r2, #2
 8008488:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	685b      	ldr	r3, [r3, #4]
 8008492:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	689b      	ldr	r3, [r3, #8]
 800849a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80084a2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80084a4:	683b      	ldr	r3, [r7, #0]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	68fa      	ldr	r2, [r7, #12]
 80084aa:	4313      	orrs	r3, r2
 80084ac:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	68fa      	ldr	r2, [r7, #12]
 80084b4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	4a21      	ldr	r2, [pc, #132]	; (8008540 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80084bc:	4293      	cmp	r3, r2
 80084be:	d022      	beq.n	8008506 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80084c8:	d01d      	beq.n	8008506 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	4a1d      	ldr	r2, [pc, #116]	; (8008544 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80084d0:	4293      	cmp	r3, r2
 80084d2:	d018      	beq.n	8008506 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	4a1b      	ldr	r2, [pc, #108]	; (8008548 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80084da:	4293      	cmp	r3, r2
 80084dc:	d013      	beq.n	8008506 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	4a1a      	ldr	r2, [pc, #104]	; (800854c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80084e4:	4293      	cmp	r3, r2
 80084e6:	d00e      	beq.n	8008506 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	4a18      	ldr	r2, [pc, #96]	; (8008550 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80084ee:	4293      	cmp	r3, r2
 80084f0:	d009      	beq.n	8008506 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	4a17      	ldr	r2, [pc, #92]	; (8008554 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80084f8:	4293      	cmp	r3, r2
 80084fa:	d004      	beq.n	8008506 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	4a15      	ldr	r2, [pc, #84]	; (8008558 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008502:	4293      	cmp	r3, r2
 8008504:	d10c      	bne.n	8008520 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008506:	68bb      	ldr	r3, [r7, #8]
 8008508:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800850c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800850e:	683b      	ldr	r3, [r7, #0]
 8008510:	685b      	ldr	r3, [r3, #4]
 8008512:	68ba      	ldr	r2, [r7, #8]
 8008514:	4313      	orrs	r3, r2
 8008516:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	68ba      	ldr	r2, [r7, #8]
 800851e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	2201      	movs	r2, #1
 8008524:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	2200      	movs	r2, #0
 800852c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008530:	2300      	movs	r3, #0
}
 8008532:	4618      	mov	r0, r3
 8008534:	3714      	adds	r7, #20
 8008536:	46bd      	mov	sp, r7
 8008538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800853c:	4770      	bx	lr
 800853e:	bf00      	nop
 8008540:	40010000 	.word	0x40010000
 8008544:	40000400 	.word	0x40000400
 8008548:	40000800 	.word	0x40000800
 800854c:	40000c00 	.word	0x40000c00
 8008550:	40010400 	.word	0x40010400
 8008554:	40014000 	.word	0x40014000
 8008558:	40001800 	.word	0x40001800

0800855c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800855c:	b480      	push	{r7}
 800855e:	b083      	sub	sp, #12
 8008560:	af00      	add	r7, sp, #0
 8008562:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008564:	bf00      	nop
 8008566:	370c      	adds	r7, #12
 8008568:	46bd      	mov	sp, r7
 800856a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800856e:	4770      	bx	lr

08008570 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008570:	b480      	push	{r7}
 8008572:	b083      	sub	sp, #12
 8008574:	af00      	add	r7, sp, #0
 8008576:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008578:	bf00      	nop
 800857a:	370c      	adds	r7, #12
 800857c:	46bd      	mov	sp, r7
 800857e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008582:	4770      	bx	lr

08008584 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008584:	b580      	push	{r7, lr}
 8008586:	b082      	sub	sp, #8
 8008588:	af00      	add	r7, sp, #0
 800858a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	2b00      	cmp	r3, #0
 8008590:	d101      	bne.n	8008596 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008592:	2301      	movs	r3, #1
 8008594:	e03f      	b.n	8008616 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800859c:	b2db      	uxtb	r3, r3
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d106      	bne.n	80085b0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	2200      	movs	r2, #0
 80085a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80085aa:	6878      	ldr	r0, [r7, #4]
 80085ac:	f7f9 febc 	bl	8002328 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	2224      	movs	r2, #36	; 0x24
 80085b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	68da      	ldr	r2, [r3, #12]
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80085c6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80085c8:	6878      	ldr	r0, [r7, #4]
 80085ca:	f000 f829 	bl	8008620 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	691a      	ldr	r2, [r3, #16]
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80085dc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	695a      	ldr	r2, [r3, #20]
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80085ec:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	68da      	ldr	r2, [r3, #12]
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80085fc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	2200      	movs	r2, #0
 8008602:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	2220      	movs	r2, #32
 8008608:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	2220      	movs	r2, #32
 8008610:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008614:	2300      	movs	r3, #0
}
 8008616:	4618      	mov	r0, r3
 8008618:	3708      	adds	r7, #8
 800861a:	46bd      	mov	sp, r7
 800861c:	bd80      	pop	{r7, pc}
	...

08008620 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008624:	b09f      	sub	sp, #124	; 0x7c
 8008626:	af00      	add	r7, sp, #0
 8008628:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800862a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	691b      	ldr	r3, [r3, #16]
 8008630:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8008634:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008636:	68d9      	ldr	r1, [r3, #12]
 8008638:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800863a:	681a      	ldr	r2, [r3, #0]
 800863c:	ea40 0301 	orr.w	r3, r0, r1
 8008640:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008642:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008644:	689a      	ldr	r2, [r3, #8]
 8008646:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008648:	691b      	ldr	r3, [r3, #16]
 800864a:	431a      	orrs	r2, r3
 800864c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800864e:	695b      	ldr	r3, [r3, #20]
 8008650:	431a      	orrs	r2, r3
 8008652:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008654:	69db      	ldr	r3, [r3, #28]
 8008656:	4313      	orrs	r3, r2
 8008658:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800865a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	68db      	ldr	r3, [r3, #12]
 8008660:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8008664:	f021 010c 	bic.w	r1, r1, #12
 8008668:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800866a:	681a      	ldr	r2, [r3, #0]
 800866c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800866e:	430b      	orrs	r3, r1
 8008670:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008672:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	695b      	ldr	r3, [r3, #20]
 8008678:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800867c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800867e:	6999      	ldr	r1, [r3, #24]
 8008680:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008682:	681a      	ldr	r2, [r3, #0]
 8008684:	ea40 0301 	orr.w	r3, r0, r1
 8008688:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800868a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800868c:	681a      	ldr	r2, [r3, #0]
 800868e:	4bc5      	ldr	r3, [pc, #788]	; (80089a4 <UART_SetConfig+0x384>)
 8008690:	429a      	cmp	r2, r3
 8008692:	d004      	beq.n	800869e <UART_SetConfig+0x7e>
 8008694:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008696:	681a      	ldr	r2, [r3, #0]
 8008698:	4bc3      	ldr	r3, [pc, #780]	; (80089a8 <UART_SetConfig+0x388>)
 800869a:	429a      	cmp	r2, r3
 800869c:	d103      	bne.n	80086a6 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800869e:	f7fd ff45 	bl	800652c <HAL_RCC_GetPCLK2Freq>
 80086a2:	6778      	str	r0, [r7, #116]	; 0x74
 80086a4:	e002      	b.n	80086ac <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80086a6:	f7fd ff2d 	bl	8006504 <HAL_RCC_GetPCLK1Freq>
 80086aa:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80086ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80086ae:	69db      	ldr	r3, [r3, #28]
 80086b0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80086b4:	f040 80b6 	bne.w	8008824 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80086b8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80086ba:	461c      	mov	r4, r3
 80086bc:	f04f 0500 	mov.w	r5, #0
 80086c0:	4622      	mov	r2, r4
 80086c2:	462b      	mov	r3, r5
 80086c4:	1891      	adds	r1, r2, r2
 80086c6:	6439      	str	r1, [r7, #64]	; 0x40
 80086c8:	415b      	adcs	r3, r3
 80086ca:	647b      	str	r3, [r7, #68]	; 0x44
 80086cc:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80086d0:	1912      	adds	r2, r2, r4
 80086d2:	eb45 0303 	adc.w	r3, r5, r3
 80086d6:	f04f 0000 	mov.w	r0, #0
 80086da:	f04f 0100 	mov.w	r1, #0
 80086de:	00d9      	lsls	r1, r3, #3
 80086e0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80086e4:	00d0      	lsls	r0, r2, #3
 80086e6:	4602      	mov	r2, r0
 80086e8:	460b      	mov	r3, r1
 80086ea:	1911      	adds	r1, r2, r4
 80086ec:	6639      	str	r1, [r7, #96]	; 0x60
 80086ee:	416b      	adcs	r3, r5
 80086f0:	667b      	str	r3, [r7, #100]	; 0x64
 80086f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80086f4:	685b      	ldr	r3, [r3, #4]
 80086f6:	461a      	mov	r2, r3
 80086f8:	f04f 0300 	mov.w	r3, #0
 80086fc:	1891      	adds	r1, r2, r2
 80086fe:	63b9      	str	r1, [r7, #56]	; 0x38
 8008700:	415b      	adcs	r3, r3
 8008702:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008704:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008708:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800870c:	f7f8 fa9c 	bl	8000c48 <__aeabi_uldivmod>
 8008710:	4602      	mov	r2, r0
 8008712:	460b      	mov	r3, r1
 8008714:	4ba5      	ldr	r3, [pc, #660]	; (80089ac <UART_SetConfig+0x38c>)
 8008716:	fba3 2302 	umull	r2, r3, r3, r2
 800871a:	095b      	lsrs	r3, r3, #5
 800871c:	011e      	lsls	r6, r3, #4
 800871e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008720:	461c      	mov	r4, r3
 8008722:	f04f 0500 	mov.w	r5, #0
 8008726:	4622      	mov	r2, r4
 8008728:	462b      	mov	r3, r5
 800872a:	1891      	adds	r1, r2, r2
 800872c:	6339      	str	r1, [r7, #48]	; 0x30
 800872e:	415b      	adcs	r3, r3
 8008730:	637b      	str	r3, [r7, #52]	; 0x34
 8008732:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8008736:	1912      	adds	r2, r2, r4
 8008738:	eb45 0303 	adc.w	r3, r5, r3
 800873c:	f04f 0000 	mov.w	r0, #0
 8008740:	f04f 0100 	mov.w	r1, #0
 8008744:	00d9      	lsls	r1, r3, #3
 8008746:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800874a:	00d0      	lsls	r0, r2, #3
 800874c:	4602      	mov	r2, r0
 800874e:	460b      	mov	r3, r1
 8008750:	1911      	adds	r1, r2, r4
 8008752:	65b9      	str	r1, [r7, #88]	; 0x58
 8008754:	416b      	adcs	r3, r5
 8008756:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008758:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800875a:	685b      	ldr	r3, [r3, #4]
 800875c:	461a      	mov	r2, r3
 800875e:	f04f 0300 	mov.w	r3, #0
 8008762:	1891      	adds	r1, r2, r2
 8008764:	62b9      	str	r1, [r7, #40]	; 0x28
 8008766:	415b      	adcs	r3, r3
 8008768:	62fb      	str	r3, [r7, #44]	; 0x2c
 800876a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800876e:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8008772:	f7f8 fa69 	bl	8000c48 <__aeabi_uldivmod>
 8008776:	4602      	mov	r2, r0
 8008778:	460b      	mov	r3, r1
 800877a:	4b8c      	ldr	r3, [pc, #560]	; (80089ac <UART_SetConfig+0x38c>)
 800877c:	fba3 1302 	umull	r1, r3, r3, r2
 8008780:	095b      	lsrs	r3, r3, #5
 8008782:	2164      	movs	r1, #100	; 0x64
 8008784:	fb01 f303 	mul.w	r3, r1, r3
 8008788:	1ad3      	subs	r3, r2, r3
 800878a:	00db      	lsls	r3, r3, #3
 800878c:	3332      	adds	r3, #50	; 0x32
 800878e:	4a87      	ldr	r2, [pc, #540]	; (80089ac <UART_SetConfig+0x38c>)
 8008790:	fba2 2303 	umull	r2, r3, r2, r3
 8008794:	095b      	lsrs	r3, r3, #5
 8008796:	005b      	lsls	r3, r3, #1
 8008798:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800879c:	441e      	add	r6, r3
 800879e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80087a0:	4618      	mov	r0, r3
 80087a2:	f04f 0100 	mov.w	r1, #0
 80087a6:	4602      	mov	r2, r0
 80087a8:	460b      	mov	r3, r1
 80087aa:	1894      	adds	r4, r2, r2
 80087ac:	623c      	str	r4, [r7, #32]
 80087ae:	415b      	adcs	r3, r3
 80087b0:	627b      	str	r3, [r7, #36]	; 0x24
 80087b2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80087b6:	1812      	adds	r2, r2, r0
 80087b8:	eb41 0303 	adc.w	r3, r1, r3
 80087bc:	f04f 0400 	mov.w	r4, #0
 80087c0:	f04f 0500 	mov.w	r5, #0
 80087c4:	00dd      	lsls	r5, r3, #3
 80087c6:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80087ca:	00d4      	lsls	r4, r2, #3
 80087cc:	4622      	mov	r2, r4
 80087ce:	462b      	mov	r3, r5
 80087d0:	1814      	adds	r4, r2, r0
 80087d2:	653c      	str	r4, [r7, #80]	; 0x50
 80087d4:	414b      	adcs	r3, r1
 80087d6:	657b      	str	r3, [r7, #84]	; 0x54
 80087d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80087da:	685b      	ldr	r3, [r3, #4]
 80087dc:	461a      	mov	r2, r3
 80087de:	f04f 0300 	mov.w	r3, #0
 80087e2:	1891      	adds	r1, r2, r2
 80087e4:	61b9      	str	r1, [r7, #24]
 80087e6:	415b      	adcs	r3, r3
 80087e8:	61fb      	str	r3, [r7, #28]
 80087ea:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80087ee:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80087f2:	f7f8 fa29 	bl	8000c48 <__aeabi_uldivmod>
 80087f6:	4602      	mov	r2, r0
 80087f8:	460b      	mov	r3, r1
 80087fa:	4b6c      	ldr	r3, [pc, #432]	; (80089ac <UART_SetConfig+0x38c>)
 80087fc:	fba3 1302 	umull	r1, r3, r3, r2
 8008800:	095b      	lsrs	r3, r3, #5
 8008802:	2164      	movs	r1, #100	; 0x64
 8008804:	fb01 f303 	mul.w	r3, r1, r3
 8008808:	1ad3      	subs	r3, r2, r3
 800880a:	00db      	lsls	r3, r3, #3
 800880c:	3332      	adds	r3, #50	; 0x32
 800880e:	4a67      	ldr	r2, [pc, #412]	; (80089ac <UART_SetConfig+0x38c>)
 8008810:	fba2 2303 	umull	r2, r3, r2, r3
 8008814:	095b      	lsrs	r3, r3, #5
 8008816:	f003 0207 	and.w	r2, r3, #7
 800881a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	4432      	add	r2, r6
 8008820:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008822:	e0b9      	b.n	8008998 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008824:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008826:	461c      	mov	r4, r3
 8008828:	f04f 0500 	mov.w	r5, #0
 800882c:	4622      	mov	r2, r4
 800882e:	462b      	mov	r3, r5
 8008830:	1891      	adds	r1, r2, r2
 8008832:	6139      	str	r1, [r7, #16]
 8008834:	415b      	adcs	r3, r3
 8008836:	617b      	str	r3, [r7, #20]
 8008838:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800883c:	1912      	adds	r2, r2, r4
 800883e:	eb45 0303 	adc.w	r3, r5, r3
 8008842:	f04f 0000 	mov.w	r0, #0
 8008846:	f04f 0100 	mov.w	r1, #0
 800884a:	00d9      	lsls	r1, r3, #3
 800884c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008850:	00d0      	lsls	r0, r2, #3
 8008852:	4602      	mov	r2, r0
 8008854:	460b      	mov	r3, r1
 8008856:	eb12 0804 	adds.w	r8, r2, r4
 800885a:	eb43 0905 	adc.w	r9, r3, r5
 800885e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008860:	685b      	ldr	r3, [r3, #4]
 8008862:	4618      	mov	r0, r3
 8008864:	f04f 0100 	mov.w	r1, #0
 8008868:	f04f 0200 	mov.w	r2, #0
 800886c:	f04f 0300 	mov.w	r3, #0
 8008870:	008b      	lsls	r3, r1, #2
 8008872:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008876:	0082      	lsls	r2, r0, #2
 8008878:	4640      	mov	r0, r8
 800887a:	4649      	mov	r1, r9
 800887c:	f7f8 f9e4 	bl	8000c48 <__aeabi_uldivmod>
 8008880:	4602      	mov	r2, r0
 8008882:	460b      	mov	r3, r1
 8008884:	4b49      	ldr	r3, [pc, #292]	; (80089ac <UART_SetConfig+0x38c>)
 8008886:	fba3 2302 	umull	r2, r3, r3, r2
 800888a:	095b      	lsrs	r3, r3, #5
 800888c:	011e      	lsls	r6, r3, #4
 800888e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008890:	4618      	mov	r0, r3
 8008892:	f04f 0100 	mov.w	r1, #0
 8008896:	4602      	mov	r2, r0
 8008898:	460b      	mov	r3, r1
 800889a:	1894      	adds	r4, r2, r2
 800889c:	60bc      	str	r4, [r7, #8]
 800889e:	415b      	adcs	r3, r3
 80088a0:	60fb      	str	r3, [r7, #12]
 80088a2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80088a6:	1812      	adds	r2, r2, r0
 80088a8:	eb41 0303 	adc.w	r3, r1, r3
 80088ac:	f04f 0400 	mov.w	r4, #0
 80088b0:	f04f 0500 	mov.w	r5, #0
 80088b4:	00dd      	lsls	r5, r3, #3
 80088b6:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80088ba:	00d4      	lsls	r4, r2, #3
 80088bc:	4622      	mov	r2, r4
 80088be:	462b      	mov	r3, r5
 80088c0:	1814      	adds	r4, r2, r0
 80088c2:	64bc      	str	r4, [r7, #72]	; 0x48
 80088c4:	414b      	adcs	r3, r1
 80088c6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80088c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80088ca:	685b      	ldr	r3, [r3, #4]
 80088cc:	4618      	mov	r0, r3
 80088ce:	f04f 0100 	mov.w	r1, #0
 80088d2:	f04f 0200 	mov.w	r2, #0
 80088d6:	f04f 0300 	mov.w	r3, #0
 80088da:	008b      	lsls	r3, r1, #2
 80088dc:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80088e0:	0082      	lsls	r2, r0, #2
 80088e2:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80088e6:	f7f8 f9af 	bl	8000c48 <__aeabi_uldivmod>
 80088ea:	4602      	mov	r2, r0
 80088ec:	460b      	mov	r3, r1
 80088ee:	4b2f      	ldr	r3, [pc, #188]	; (80089ac <UART_SetConfig+0x38c>)
 80088f0:	fba3 1302 	umull	r1, r3, r3, r2
 80088f4:	095b      	lsrs	r3, r3, #5
 80088f6:	2164      	movs	r1, #100	; 0x64
 80088f8:	fb01 f303 	mul.w	r3, r1, r3
 80088fc:	1ad3      	subs	r3, r2, r3
 80088fe:	011b      	lsls	r3, r3, #4
 8008900:	3332      	adds	r3, #50	; 0x32
 8008902:	4a2a      	ldr	r2, [pc, #168]	; (80089ac <UART_SetConfig+0x38c>)
 8008904:	fba2 2303 	umull	r2, r3, r2, r3
 8008908:	095b      	lsrs	r3, r3, #5
 800890a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800890e:	441e      	add	r6, r3
 8008910:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008912:	4618      	mov	r0, r3
 8008914:	f04f 0100 	mov.w	r1, #0
 8008918:	4602      	mov	r2, r0
 800891a:	460b      	mov	r3, r1
 800891c:	1894      	adds	r4, r2, r2
 800891e:	603c      	str	r4, [r7, #0]
 8008920:	415b      	adcs	r3, r3
 8008922:	607b      	str	r3, [r7, #4]
 8008924:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008928:	1812      	adds	r2, r2, r0
 800892a:	eb41 0303 	adc.w	r3, r1, r3
 800892e:	f04f 0400 	mov.w	r4, #0
 8008932:	f04f 0500 	mov.w	r5, #0
 8008936:	00dd      	lsls	r5, r3, #3
 8008938:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800893c:	00d4      	lsls	r4, r2, #3
 800893e:	4622      	mov	r2, r4
 8008940:	462b      	mov	r3, r5
 8008942:	eb12 0a00 	adds.w	sl, r2, r0
 8008946:	eb43 0b01 	adc.w	fp, r3, r1
 800894a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800894c:	685b      	ldr	r3, [r3, #4]
 800894e:	4618      	mov	r0, r3
 8008950:	f04f 0100 	mov.w	r1, #0
 8008954:	f04f 0200 	mov.w	r2, #0
 8008958:	f04f 0300 	mov.w	r3, #0
 800895c:	008b      	lsls	r3, r1, #2
 800895e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8008962:	0082      	lsls	r2, r0, #2
 8008964:	4650      	mov	r0, sl
 8008966:	4659      	mov	r1, fp
 8008968:	f7f8 f96e 	bl	8000c48 <__aeabi_uldivmod>
 800896c:	4602      	mov	r2, r0
 800896e:	460b      	mov	r3, r1
 8008970:	4b0e      	ldr	r3, [pc, #56]	; (80089ac <UART_SetConfig+0x38c>)
 8008972:	fba3 1302 	umull	r1, r3, r3, r2
 8008976:	095b      	lsrs	r3, r3, #5
 8008978:	2164      	movs	r1, #100	; 0x64
 800897a:	fb01 f303 	mul.w	r3, r1, r3
 800897e:	1ad3      	subs	r3, r2, r3
 8008980:	011b      	lsls	r3, r3, #4
 8008982:	3332      	adds	r3, #50	; 0x32
 8008984:	4a09      	ldr	r2, [pc, #36]	; (80089ac <UART_SetConfig+0x38c>)
 8008986:	fba2 2303 	umull	r2, r3, r2, r3
 800898a:	095b      	lsrs	r3, r3, #5
 800898c:	f003 020f 	and.w	r2, r3, #15
 8008990:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	4432      	add	r2, r6
 8008996:	609a      	str	r2, [r3, #8]
}
 8008998:	bf00      	nop
 800899a:	377c      	adds	r7, #124	; 0x7c
 800899c:	46bd      	mov	sp, r7
 800899e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089a2:	bf00      	nop
 80089a4:	40011000 	.word	0x40011000
 80089a8:	40011400 	.word	0x40011400
 80089ac:	51eb851f 	.word	0x51eb851f

080089b0 <HAL_USART_Init>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Init(USART_HandleTypeDef *husart)
{
 80089b0:	b580      	push	{r7, lr}
 80089b2:	b082      	sub	sp, #8
 80089b4:	af00      	add	r7, sp, #0
 80089b6:	6078      	str	r0, [r7, #4]
  /* Check the USART handle allocation */
  if (husart == NULL)
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d101      	bne.n	80089c2 <HAL_USART_Init+0x12>
  {
    return HAL_ERROR;
 80089be:	2301      	movs	r3, #1
 80089c0:	e033      	b.n	8008a2a <HAL_USART_Init+0x7a>
  }

  /* Check the parameters */
  assert_param(IS_USART_INSTANCE(husart->Instance));

  if (husart->State == HAL_USART_STATE_RESET)
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80089c8:	b2db      	uxtb	r3, r3
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d106      	bne.n	80089dc <HAL_USART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    husart->Lock = HAL_UNLOCKED;
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	2200      	movs	r2, #0
 80089d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    husart->MspInitCallback(husart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_USART_MspInit(husart);
 80089d6:	6878      	ldr	r0, [r7, #4]
 80089d8:	f7f9 fd0e 	bl	80023f8 <HAL_USART_MspInit>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
  }

  husart->State = HAL_USART_STATE_BUSY;
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	2202      	movs	r2, #2
 80089e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the USART Communication parameters */
  USART_SetConfig(husart);
 80089e4:	6878      	ldr	r0, [r7, #4]
 80089e6:	f000 f825 	bl	8008a34 <USART_SetConfig>

  /* In USART mode, the following bits must be kept cleared:
     - LINEN bit in the USART_CR2 register
     - HDSEL, SCEN and IREN bits in the USART_CR3 register */
  CLEAR_BIT(husart->Instance->CR2, USART_CR2_LINEN);
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	691a      	ldr	r2, [r3, #16]
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80089f8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(husart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	695a      	ldr	r2, [r3, #20]
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008a08:	615a      	str	r2, [r3, #20]

  /* Enable the Peripheral */
  __HAL_USART_ENABLE(husart);
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	68da      	ldr	r2, [r3, #12]
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008a18:	60da      	str	r2, [r3, #12]

  /* Initialize the USART state */
  husart->ErrorCode = HAL_USART_ERROR_NONE;
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	2200      	movs	r2, #0
 8008a1e:	641a      	str	r2, [r3, #64]	; 0x40
  husart->State = HAL_USART_STATE_READY;
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	2201      	movs	r2, #1
 8008a24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008a28:	2300      	movs	r3, #0
}
 8008a2a:	4618      	mov	r0, r3
 8008a2c:	3708      	adds	r7, #8
 8008a2e:	46bd      	mov	sp, r7
 8008a30:	bd80      	pop	{r7, pc}
	...

08008a34 <USART_SetConfig>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
static void USART_SetConfig(USART_HandleTypeDef *husart)
{
 8008a34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a38:	b0a5      	sub	sp, #148	; 0x94
 8008a3a:	af00      	add	r7, sp, #0
 8008a3c:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
  uint32_t tmpreg = 0x00U;
 8008a40:	2300      	movs	r3, #0
 8008a42:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  assert_param(IS_USART_PARITY(husart->Init.Parity));
  assert_param(IS_USART_MODE(husart->Init.Mode));

  /* The LBCL, CPOL and CPHA bits have to be selected when both the transmitter and the
     receiver are disabled (TE=RE=0) to ensure that the clock pulses function correctly. */
  CLEAR_BIT(husart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 8008a46:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	68d9      	ldr	r1, [r3, #12]
 8008a4e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008a52:	681a      	ldr	r2, [r3, #0]
 8008a54:	f021 030c 	bic.w	r3, r1, #12
 8008a58:	60d3      	str	r3, [r2, #12]

  /*---------------------------- USART CR2 Configuration ---------------------*/
  tmpreg = husart->Instance->CR2;
 8008a5a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	691b      	ldr	r3, [r3, #16]
 8008a62:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR2_CPHA | USART_CR2_CPOL | USART_CR2_CLKEN | USART_CR2_LBCL | USART_CR2_STOP));
 8008a66:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008a6a:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8008a6e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  /* Configure the USART Clock, CPOL, CPHA and LastBit -----------------------*/
  /* Set CPOL bit according to husart->Init.CLKPolarity value */
  /* Set CPHA bit according to husart->Init.CLKPhase value */
  /* Set LBCL bit according to husart->Init.CLKLastBit value */
  /* Set Stop Bits: Set STOP[13:12] bits according to husart->Init.StopBits value */
  tmpreg |= (uint32_t)(USART_CLOCK_ENABLE | husart->Init.CLKPolarity |
 8008a72:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008a76:	699a      	ldr	r2, [r3, #24]
                       husart->Init.CLKPhase | husart->Init.CLKLastBit | husart->Init.StopBits);
 8008a78:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008a7c:	69db      	ldr	r3, [r3, #28]
  tmpreg |= (uint32_t)(USART_CLOCK_ENABLE | husart->Init.CLKPolarity |
 8008a7e:	431a      	orrs	r2, r3
                       husart->Init.CLKPhase | husart->Init.CLKLastBit | husart->Init.StopBits);
 8008a80:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008a84:	6a1b      	ldr	r3, [r3, #32]
 8008a86:	431a      	orrs	r2, r3
 8008a88:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008a8c:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(USART_CLOCK_ENABLE | husart->Init.CLKPolarity |
 8008a8e:	431a      	orrs	r2, r3
 8008a90:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008a94:	4313      	orrs	r3, r2
 8008a96:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8008a9a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  /* Write to USART CR2 */
  WRITE_REG(husart->Instance->CR2, (uint32_t)tmpreg);
 8008a9e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008aa2:	681a      	ldr	r2, [r3, #0]
 8008aa4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008aa8:	6113      	str	r3, [r2, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = husart->Instance->CR1;
 8008aaa:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	68db      	ldr	r3, [r3, #12]
 8008ab2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c

  /* Clear M, PCE, PS, TE, RE and OVER8 bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8008ab6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008aba:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8008abe:	f023 030c 	bic.w	r3, r3, #12
 8008ac2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  /* Configure the USART Word Length, Parity and mode:
     Set the M bits according to husart->Init.WordLength value
     Set PCE and PS bits according to husart->Init.Parity value
     Set TE and RE bits according to husart->Init.Mode value
     Force OVER8 bit to 1 in order to reach the max USART frequencies */
  tmpreg |= (uint32_t)husart->Init.WordLength | husart->Init.Parity | husart->Init.Mode | USART_CR1_OVER8;
 8008ac6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008aca:	689a      	ldr	r2, [r3, #8]
 8008acc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008ad0:	691b      	ldr	r3, [r3, #16]
 8008ad2:	431a      	orrs	r2, r3
 8008ad4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008ad8:	695b      	ldr	r3, [r3, #20]
 8008ada:	431a      	orrs	r2, r3
 8008adc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008ae0:	4313      	orrs	r3, r2
 8008ae2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008ae6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c

  /* Write to USART CR1 */
  WRITE_REG(husart->Instance->CR1, (uint32_t)tmpreg);
 8008aea:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008aee:	681a      	ldr	r2, [r3, #0]
 8008af0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008af4:	60d3      	str	r3, [r2, #12]

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Clear CTSE and RTSE bits */
  CLEAR_BIT(husart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE));
 8008af6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	6959      	ldr	r1, [r3, #20]
 8008afe:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008b02:	681a      	ldr	r2, [r3, #0]
 8008b04:	f421 7340 	bic.w	r3, r1, #768	; 0x300
 8008b08:	6153      	str	r3, [r2, #20]
   {
    pclk = HAL_RCC_GetPCLK2Freq();
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
   }
#elif defined(USART6)
  if((husart->Instance == USART1) || (husart->Instance == USART6))
 8008b0a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008b0e:	681a      	ldr	r2, [r3, #0]
 8008b10:	4bc8      	ldr	r3, [pc, #800]	; (8008e34 <USART_SetConfig+0x400>)
 8008b12:	429a      	cmp	r2, r3
 8008b14:	d006      	beq.n	8008b24 <USART_SetConfig+0xf0>
 8008b16:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008b1a:	681a      	ldr	r2, [r3, #0]
 8008b1c:	4bc6      	ldr	r3, [pc, #792]	; (8008e38 <USART_SetConfig+0x404>)
 8008b1e:	429a      	cmp	r2, r3
 8008b20:	f040 80c1 	bne.w	8008ca6 <USART_SetConfig+0x272>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8008b24:	f7fd fd02 	bl	800652c <HAL_RCC_GetPCLK2Freq>
 8008b28:	f8c7 0088 	str.w	r0, [r7, #136]	; 0x88
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
 8008b2c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008b30:	461c      	mov	r4, r3
 8008b32:	f04f 0500 	mov.w	r5, #0
 8008b36:	4622      	mov	r2, r4
 8008b38:	462b      	mov	r3, r5
 8008b3a:	1891      	adds	r1, r2, r2
 8008b3c:	65b9      	str	r1, [r7, #88]	; 0x58
 8008b3e:	415b      	adcs	r3, r3
 8008b40:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008b42:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8008b46:	1912      	adds	r2, r2, r4
 8008b48:	eb45 0303 	adc.w	r3, r5, r3
 8008b4c:	f04f 0000 	mov.w	r0, #0
 8008b50:	f04f 0100 	mov.w	r1, #0
 8008b54:	00d9      	lsls	r1, r3, #3
 8008b56:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008b5a:	00d0      	lsls	r0, r2, #3
 8008b5c:	4602      	mov	r2, r0
 8008b5e:	460b      	mov	r3, r1
 8008b60:	eb12 0a04 	adds.w	sl, r2, r4
 8008b64:	eb43 0b05 	adc.w	fp, r3, r5
 8008b68:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008b6c:	685b      	ldr	r3, [r3, #4]
 8008b6e:	461a      	mov	r2, r3
 8008b70:	f04f 0300 	mov.w	r3, #0
 8008b74:	1891      	adds	r1, r2, r2
 8008b76:	6539      	str	r1, [r7, #80]	; 0x50
 8008b78:	415b      	adcs	r3, r3
 8008b7a:	657b      	str	r3, [r7, #84]	; 0x54
 8008b7c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8008b80:	4650      	mov	r0, sl
 8008b82:	4659      	mov	r1, fp
 8008b84:	f7f8 f860 	bl	8000c48 <__aeabi_uldivmod>
 8008b88:	4602      	mov	r2, r0
 8008b8a:	460b      	mov	r3, r1
 8008b8c:	4bab      	ldr	r3, [pc, #684]	; (8008e3c <USART_SetConfig+0x408>)
 8008b8e:	fba3 2302 	umull	r2, r3, r3, r2
 8008b92:	095b      	lsrs	r3, r3, #5
 8008b94:	011e      	lsls	r6, r3, #4
 8008b96:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008b9a:	461c      	mov	r4, r3
 8008b9c:	f04f 0500 	mov.w	r5, #0
 8008ba0:	4622      	mov	r2, r4
 8008ba2:	462b      	mov	r3, r5
 8008ba4:	1891      	adds	r1, r2, r2
 8008ba6:	64b9      	str	r1, [r7, #72]	; 0x48
 8008ba8:	415b      	adcs	r3, r3
 8008baa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008bac:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8008bb0:	1912      	adds	r2, r2, r4
 8008bb2:	eb45 0303 	adc.w	r3, r5, r3
 8008bb6:	f04f 0000 	mov.w	r0, #0
 8008bba:	f04f 0100 	mov.w	r1, #0
 8008bbe:	00d9      	lsls	r1, r3, #3
 8008bc0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008bc4:	00d0      	lsls	r0, r2, #3
 8008bc6:	4602      	mov	r2, r0
 8008bc8:	460b      	mov	r3, r1
 8008bca:	1911      	adds	r1, r2, r4
 8008bcc:	67b9      	str	r1, [r7, #120]	; 0x78
 8008bce:	416b      	adcs	r3, r5
 8008bd0:	67fb      	str	r3, [r7, #124]	; 0x7c
 8008bd2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008bd6:	685b      	ldr	r3, [r3, #4]
 8008bd8:	461a      	mov	r2, r3
 8008bda:	f04f 0300 	mov.w	r3, #0
 8008bde:	1891      	adds	r1, r2, r2
 8008be0:	6439      	str	r1, [r7, #64]	; 0x40
 8008be2:	415b      	adcs	r3, r3
 8008be4:	647b      	str	r3, [r7, #68]	; 0x44
 8008be6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8008bea:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8008bee:	f7f8 f82b 	bl	8000c48 <__aeabi_uldivmod>
 8008bf2:	4602      	mov	r2, r0
 8008bf4:	460b      	mov	r3, r1
 8008bf6:	4b91      	ldr	r3, [pc, #580]	; (8008e3c <USART_SetConfig+0x408>)
 8008bf8:	fba3 1302 	umull	r1, r3, r3, r2
 8008bfc:	095b      	lsrs	r3, r3, #5
 8008bfe:	2164      	movs	r1, #100	; 0x64
 8008c00:	fb01 f303 	mul.w	r3, r1, r3
 8008c04:	1ad3      	subs	r3, r2, r3
 8008c06:	00db      	lsls	r3, r3, #3
 8008c08:	3332      	adds	r3, #50	; 0x32
 8008c0a:	4a8c      	ldr	r2, [pc, #560]	; (8008e3c <USART_SetConfig+0x408>)
 8008c0c:	fba2 2303 	umull	r2, r3, r2, r3
 8008c10:	095b      	lsrs	r3, r3, #5
 8008c12:	005b      	lsls	r3, r3, #1
 8008c14:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008c18:	441e      	add	r6, r3
 8008c1a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008c1e:	4618      	mov	r0, r3
 8008c20:	f04f 0100 	mov.w	r1, #0
 8008c24:	4602      	mov	r2, r0
 8008c26:	460b      	mov	r3, r1
 8008c28:	1894      	adds	r4, r2, r2
 8008c2a:	63bc      	str	r4, [r7, #56]	; 0x38
 8008c2c:	415b      	adcs	r3, r3
 8008c2e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008c30:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008c34:	1812      	adds	r2, r2, r0
 8008c36:	eb41 0303 	adc.w	r3, r1, r3
 8008c3a:	f04f 0400 	mov.w	r4, #0
 8008c3e:	f04f 0500 	mov.w	r5, #0
 8008c42:	00dd      	lsls	r5, r3, #3
 8008c44:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008c48:	00d4      	lsls	r4, r2, #3
 8008c4a:	4622      	mov	r2, r4
 8008c4c:	462b      	mov	r3, r5
 8008c4e:	1814      	adds	r4, r2, r0
 8008c50:	673c      	str	r4, [r7, #112]	; 0x70
 8008c52:	414b      	adcs	r3, r1
 8008c54:	677b      	str	r3, [r7, #116]	; 0x74
 8008c56:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008c5a:	685b      	ldr	r3, [r3, #4]
 8008c5c:	461a      	mov	r2, r3
 8008c5e:	f04f 0300 	mov.w	r3, #0
 8008c62:	1891      	adds	r1, r2, r2
 8008c64:	6339      	str	r1, [r7, #48]	; 0x30
 8008c66:	415b      	adcs	r3, r3
 8008c68:	637b      	str	r3, [r7, #52]	; 0x34
 8008c6a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8008c6e:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8008c72:	f7f7 ffe9 	bl	8000c48 <__aeabi_uldivmod>
 8008c76:	4602      	mov	r2, r0
 8008c78:	460b      	mov	r3, r1
 8008c7a:	4b70      	ldr	r3, [pc, #448]	; (8008e3c <USART_SetConfig+0x408>)
 8008c7c:	fba3 1302 	umull	r1, r3, r3, r2
 8008c80:	095b      	lsrs	r3, r3, #5
 8008c82:	2164      	movs	r1, #100	; 0x64
 8008c84:	fb01 f303 	mul.w	r3, r1, r3
 8008c88:	1ad3      	subs	r3, r2, r3
 8008c8a:	00db      	lsls	r3, r3, #3
 8008c8c:	3332      	adds	r3, #50	; 0x32
 8008c8e:	4a6b      	ldr	r2, [pc, #428]	; (8008e3c <USART_SetConfig+0x408>)
 8008c90:	fba2 2303 	umull	r2, r3, r2, r3
 8008c94:	095b      	lsrs	r3, r3, #5
 8008c96:	f003 0207 	and.w	r2, r3, #7
 8008c9a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	4432      	add	r2, r6
 8008ca2:	609a      	str	r2, [r3, #8]
 8008ca4:	e0c0      	b.n	8008e28 <USART_SetConfig+0x3f4>
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
  }
#endif /* USART6 || UART9 || UART10 */	
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8008ca6:	f7fd fc2d 	bl	8006504 <HAL_RCC_GetPCLK1Freq>
 8008caa:	f8c7 0088 	str.w	r0, [r7, #136]	; 0x88
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
 8008cae:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008cb2:	461c      	mov	r4, r3
 8008cb4:	f04f 0500 	mov.w	r5, #0
 8008cb8:	4622      	mov	r2, r4
 8008cba:	462b      	mov	r3, r5
 8008cbc:	1891      	adds	r1, r2, r2
 8008cbe:	62b9      	str	r1, [r7, #40]	; 0x28
 8008cc0:	415b      	adcs	r3, r3
 8008cc2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008cc4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008cc8:	1912      	adds	r2, r2, r4
 8008cca:	eb45 0303 	adc.w	r3, r5, r3
 8008cce:	f04f 0000 	mov.w	r0, #0
 8008cd2:	f04f 0100 	mov.w	r1, #0
 8008cd6:	00d9      	lsls	r1, r3, #3
 8008cd8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008cdc:	00d0      	lsls	r0, r2, #3
 8008cde:	4602      	mov	r2, r0
 8008ce0:	460b      	mov	r3, r1
 8008ce2:	eb12 0804 	adds.w	r8, r2, r4
 8008ce6:	eb43 0905 	adc.w	r9, r3, r5
 8008cea:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008cee:	685b      	ldr	r3, [r3, #4]
 8008cf0:	461a      	mov	r2, r3
 8008cf2:	f04f 0300 	mov.w	r3, #0
 8008cf6:	1891      	adds	r1, r2, r2
 8008cf8:	6239      	str	r1, [r7, #32]
 8008cfa:	415b      	adcs	r3, r3
 8008cfc:	627b      	str	r3, [r7, #36]	; 0x24
 8008cfe:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008d02:	4640      	mov	r0, r8
 8008d04:	4649      	mov	r1, r9
 8008d06:	f7f7 ff9f 	bl	8000c48 <__aeabi_uldivmod>
 8008d0a:	4602      	mov	r2, r0
 8008d0c:	460b      	mov	r3, r1
 8008d0e:	4b4b      	ldr	r3, [pc, #300]	; (8008e3c <USART_SetConfig+0x408>)
 8008d10:	fba3 2302 	umull	r2, r3, r3, r2
 8008d14:	095b      	lsrs	r3, r3, #5
 8008d16:	011e      	lsls	r6, r3, #4
 8008d18:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008d1c:	461c      	mov	r4, r3
 8008d1e:	f04f 0500 	mov.w	r5, #0
 8008d22:	4622      	mov	r2, r4
 8008d24:	462b      	mov	r3, r5
 8008d26:	1891      	adds	r1, r2, r2
 8008d28:	61b9      	str	r1, [r7, #24]
 8008d2a:	415b      	adcs	r3, r3
 8008d2c:	61fb      	str	r3, [r7, #28]
 8008d2e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008d32:	1912      	adds	r2, r2, r4
 8008d34:	eb45 0303 	adc.w	r3, r5, r3
 8008d38:	f04f 0000 	mov.w	r0, #0
 8008d3c:	f04f 0100 	mov.w	r1, #0
 8008d40:	00d9      	lsls	r1, r3, #3
 8008d42:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008d46:	00d0      	lsls	r0, r2, #3
 8008d48:	4602      	mov	r2, r0
 8008d4a:	460b      	mov	r3, r1
 8008d4c:	1911      	adds	r1, r2, r4
 8008d4e:	66b9      	str	r1, [r7, #104]	; 0x68
 8008d50:	416b      	adcs	r3, r5
 8008d52:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008d54:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008d58:	685b      	ldr	r3, [r3, #4]
 8008d5a:	461a      	mov	r2, r3
 8008d5c:	f04f 0300 	mov.w	r3, #0
 8008d60:	1891      	adds	r1, r2, r2
 8008d62:	6139      	str	r1, [r7, #16]
 8008d64:	415b      	adcs	r3, r3
 8008d66:	617b      	str	r3, [r7, #20]
 8008d68:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8008d6c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8008d70:	f7f7 ff6a 	bl	8000c48 <__aeabi_uldivmod>
 8008d74:	4602      	mov	r2, r0
 8008d76:	460b      	mov	r3, r1
 8008d78:	4b30      	ldr	r3, [pc, #192]	; (8008e3c <USART_SetConfig+0x408>)
 8008d7a:	fba3 1302 	umull	r1, r3, r3, r2
 8008d7e:	095b      	lsrs	r3, r3, #5
 8008d80:	2164      	movs	r1, #100	; 0x64
 8008d82:	fb01 f303 	mul.w	r3, r1, r3
 8008d86:	1ad3      	subs	r3, r2, r3
 8008d88:	00db      	lsls	r3, r3, #3
 8008d8a:	3332      	adds	r3, #50	; 0x32
 8008d8c:	4a2b      	ldr	r2, [pc, #172]	; (8008e3c <USART_SetConfig+0x408>)
 8008d8e:	fba2 2303 	umull	r2, r3, r2, r3
 8008d92:	095b      	lsrs	r3, r3, #5
 8008d94:	005b      	lsls	r3, r3, #1
 8008d96:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008d9a:	441e      	add	r6, r3
 8008d9c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008da0:	4618      	mov	r0, r3
 8008da2:	f04f 0100 	mov.w	r1, #0
 8008da6:	4602      	mov	r2, r0
 8008da8:	460b      	mov	r3, r1
 8008daa:	1894      	adds	r4, r2, r2
 8008dac:	60bc      	str	r4, [r7, #8]
 8008dae:	415b      	adcs	r3, r3
 8008db0:	60fb      	str	r3, [r7, #12]
 8008db2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008db6:	1812      	adds	r2, r2, r0
 8008db8:	eb41 0303 	adc.w	r3, r1, r3
 8008dbc:	f04f 0400 	mov.w	r4, #0
 8008dc0:	f04f 0500 	mov.w	r5, #0
 8008dc4:	00dd      	lsls	r5, r3, #3
 8008dc6:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8008dca:	00d4      	lsls	r4, r2, #3
 8008dcc:	4622      	mov	r2, r4
 8008dce:	462b      	mov	r3, r5
 8008dd0:	1814      	adds	r4, r2, r0
 8008dd2:	663c      	str	r4, [r7, #96]	; 0x60
 8008dd4:	414b      	adcs	r3, r1
 8008dd6:	667b      	str	r3, [r7, #100]	; 0x64
 8008dd8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008ddc:	685b      	ldr	r3, [r3, #4]
 8008dde:	461a      	mov	r2, r3
 8008de0:	f04f 0300 	mov.w	r3, #0
 8008de4:	1891      	adds	r1, r2, r2
 8008de6:	6039      	str	r1, [r7, #0]
 8008de8:	415b      	adcs	r3, r3
 8008dea:	607b      	str	r3, [r7, #4]
 8008dec:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008df0:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8008df4:	f7f7 ff28 	bl	8000c48 <__aeabi_uldivmod>
 8008df8:	4602      	mov	r2, r0
 8008dfa:	460b      	mov	r3, r1
 8008dfc:	4b0f      	ldr	r3, [pc, #60]	; (8008e3c <USART_SetConfig+0x408>)
 8008dfe:	fba3 1302 	umull	r1, r3, r3, r2
 8008e02:	095b      	lsrs	r3, r3, #5
 8008e04:	2164      	movs	r1, #100	; 0x64
 8008e06:	fb01 f303 	mul.w	r3, r1, r3
 8008e0a:	1ad3      	subs	r3, r2, r3
 8008e0c:	00db      	lsls	r3, r3, #3
 8008e0e:	3332      	adds	r3, #50	; 0x32
 8008e10:	4a0a      	ldr	r2, [pc, #40]	; (8008e3c <USART_SetConfig+0x408>)
 8008e12:	fba2 2303 	umull	r2, r3, r2, r3
 8008e16:	095b      	lsrs	r3, r3, #5
 8008e18:	f003 0207 	and.w	r2, r3, #7
 8008e1c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	4432      	add	r2, r6
 8008e24:	609a      	str	r2, [r3, #8]
  }
}
 8008e26:	bf00      	nop
 8008e28:	bf00      	nop
 8008e2a:	3794      	adds	r7, #148	; 0x94
 8008e2c:	46bd      	mov	sp, r7
 8008e2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e32:	bf00      	nop
 8008e34:	40011000 	.word	0x40011000
 8008e38:	40011400 	.word	0x40011400
 8008e3c:	51eb851f 	.word	0x51eb851f

08008e40 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8008e40:	b480      	push	{r7}
 8008e42:	b085      	sub	sp, #20
 8008e44:	af00      	add	r7, sp, #0
 8008e46:	4603      	mov	r3, r0
 8008e48:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8008e4a:	2300      	movs	r3, #0
 8008e4c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8008e4e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008e52:	2b84      	cmp	r3, #132	; 0x84
 8008e54:	d005      	beq.n	8008e62 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8008e56:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	4413      	add	r3, r2
 8008e5e:	3303      	adds	r3, #3
 8008e60:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8008e62:	68fb      	ldr	r3, [r7, #12]
}
 8008e64:	4618      	mov	r0, r3
 8008e66:	3714      	adds	r7, #20
 8008e68:	46bd      	mov	sp, r7
 8008e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e6e:	4770      	bx	lr

08008e70 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8008e70:	b580      	push	{r7, lr}
 8008e72:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8008e74:	f001 fa1e 	bl	800a2b4 <vTaskStartScheduler>
  
  return osOK;
 8008e78:	2300      	movs	r3, #0
}
 8008e7a:	4618      	mov	r0, r3
 8008e7c:	bd80      	pop	{r7, pc}

08008e7e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8008e7e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008e80:	b089      	sub	sp, #36	; 0x24
 8008e82:	af04      	add	r7, sp, #16
 8008e84:	6078      	str	r0, [r7, #4]
 8008e86:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	695b      	ldr	r3, [r3, #20]
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d020      	beq.n	8008ed2 <osThreadCreate+0x54>
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	699b      	ldr	r3, [r3, #24]
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d01c      	beq.n	8008ed2 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	685c      	ldr	r4, [r3, #4]
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	681d      	ldr	r5, [r3, #0]
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	691e      	ldr	r6, [r3, #16]
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8008eaa:	4618      	mov	r0, r3
 8008eac:	f7ff ffc8 	bl	8008e40 <makeFreeRtosPriority>
 8008eb0:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	695b      	ldr	r3, [r3, #20]
 8008eb6:	687a      	ldr	r2, [r7, #4]
 8008eb8:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008eba:	9202      	str	r2, [sp, #8]
 8008ebc:	9301      	str	r3, [sp, #4]
 8008ebe:	9100      	str	r1, [sp, #0]
 8008ec0:	683b      	ldr	r3, [r7, #0]
 8008ec2:	4632      	mov	r2, r6
 8008ec4:	4629      	mov	r1, r5
 8008ec6:	4620      	mov	r0, r4
 8008ec8:	f000 ff0c 	bl	8009ce4 <xTaskCreateStatic>
 8008ecc:	4603      	mov	r3, r0
 8008ece:	60fb      	str	r3, [r7, #12]
 8008ed0:	e01c      	b.n	8008f0c <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	685c      	ldr	r4, [r3, #4]
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008ede:	b29e      	uxth	r6, r3
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8008ee6:	4618      	mov	r0, r3
 8008ee8:	f7ff ffaa 	bl	8008e40 <makeFreeRtosPriority>
 8008eec:	4602      	mov	r2, r0
 8008eee:	f107 030c 	add.w	r3, r7, #12
 8008ef2:	9301      	str	r3, [sp, #4]
 8008ef4:	9200      	str	r2, [sp, #0]
 8008ef6:	683b      	ldr	r3, [r7, #0]
 8008ef8:	4632      	mov	r2, r6
 8008efa:	4629      	mov	r1, r5
 8008efc:	4620      	mov	r0, r4
 8008efe:	f000 ff4e 	bl	8009d9e <xTaskCreate>
 8008f02:	4603      	mov	r3, r0
 8008f04:	2b01      	cmp	r3, #1
 8008f06:	d001      	beq.n	8008f0c <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8008f08:	2300      	movs	r3, #0
 8008f0a:	e000      	b.n	8008f0e <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8008f0c:	68fb      	ldr	r3, [r7, #12]
}
 8008f0e:	4618      	mov	r0, r3
 8008f10:	3714      	adds	r7, #20
 8008f12:	46bd      	mov	sp, r7
 8008f14:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008f16 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008f16:	b480      	push	{r7}
 8008f18:	b083      	sub	sp, #12
 8008f1a:	af00      	add	r7, sp, #0
 8008f1c:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	f103 0208 	add.w	r2, r3, #8
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	f04f 32ff 	mov.w	r2, #4294967295
 8008f2e:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	f103 0208 	add.w	r2, r3, #8
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	f103 0208 	add.w	r2, r3, #8
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	2200      	movs	r2, #0
 8008f48:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008f4a:	bf00      	nop
 8008f4c:	370c      	adds	r7, #12
 8008f4e:	46bd      	mov	sp, r7
 8008f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f54:	4770      	bx	lr

08008f56 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008f56:	b480      	push	{r7}
 8008f58:	b083      	sub	sp, #12
 8008f5a:	af00      	add	r7, sp, #0
 8008f5c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	2200      	movs	r2, #0
 8008f62:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008f64:	bf00      	nop
 8008f66:	370c      	adds	r7, #12
 8008f68:	46bd      	mov	sp, r7
 8008f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f6e:	4770      	bx	lr

08008f70 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008f70:	b480      	push	{r7}
 8008f72:	b085      	sub	sp, #20
 8008f74:	af00      	add	r7, sp, #0
 8008f76:	6078      	str	r0, [r7, #4]
 8008f78:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	685b      	ldr	r3, [r3, #4]
 8008f7e:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008f80:	683b      	ldr	r3, [r7, #0]
 8008f82:	68fa      	ldr	r2, [r7, #12]
 8008f84:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	689a      	ldr	r2, [r3, #8]
 8008f8a:	683b      	ldr	r3, [r7, #0]
 8008f8c:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	689b      	ldr	r3, [r3, #8]
 8008f92:	683a      	ldr	r2, [r7, #0]
 8008f94:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	683a      	ldr	r2, [r7, #0]
 8008f9a:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008f9c:	683b      	ldr	r3, [r7, #0]
 8008f9e:	687a      	ldr	r2, [r7, #4]
 8008fa0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	1c5a      	adds	r2, r3, #1
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	601a      	str	r2, [r3, #0]
}
 8008fac:	bf00      	nop
 8008fae:	3714      	adds	r7, #20
 8008fb0:	46bd      	mov	sp, r7
 8008fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fb6:	4770      	bx	lr

08008fb8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008fb8:	b480      	push	{r7}
 8008fba:	b085      	sub	sp, #20
 8008fbc:	af00      	add	r7, sp, #0
 8008fbe:	6078      	str	r0, [r7, #4]
 8008fc0:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008fc2:	683b      	ldr	r3, [r7, #0]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008fc8:	68bb      	ldr	r3, [r7, #8]
 8008fca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008fce:	d103      	bne.n	8008fd8 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	691b      	ldr	r3, [r3, #16]
 8008fd4:	60fb      	str	r3, [r7, #12]
 8008fd6:	e00c      	b.n	8008ff2 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	3308      	adds	r3, #8
 8008fdc:	60fb      	str	r3, [r7, #12]
 8008fde:	e002      	b.n	8008fe6 <vListInsert+0x2e>
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	685b      	ldr	r3, [r3, #4]
 8008fe4:	60fb      	str	r3, [r7, #12]
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	685b      	ldr	r3, [r3, #4]
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	68ba      	ldr	r2, [r7, #8]
 8008fee:	429a      	cmp	r2, r3
 8008ff0:	d2f6      	bcs.n	8008fe0 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	685a      	ldr	r2, [r3, #4]
 8008ff6:	683b      	ldr	r3, [r7, #0]
 8008ff8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008ffa:	683b      	ldr	r3, [r7, #0]
 8008ffc:	685b      	ldr	r3, [r3, #4]
 8008ffe:	683a      	ldr	r2, [r7, #0]
 8009000:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009002:	683b      	ldr	r3, [r7, #0]
 8009004:	68fa      	ldr	r2, [r7, #12]
 8009006:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	683a      	ldr	r2, [r7, #0]
 800900c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800900e:	683b      	ldr	r3, [r7, #0]
 8009010:	687a      	ldr	r2, [r7, #4]
 8009012:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	1c5a      	adds	r2, r3, #1
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	601a      	str	r2, [r3, #0]
}
 800901e:	bf00      	nop
 8009020:	3714      	adds	r7, #20
 8009022:	46bd      	mov	sp, r7
 8009024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009028:	4770      	bx	lr

0800902a <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800902a:	b480      	push	{r7}
 800902c:	b085      	sub	sp, #20
 800902e:	af00      	add	r7, sp, #0
 8009030:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	691b      	ldr	r3, [r3, #16]
 8009036:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	685b      	ldr	r3, [r3, #4]
 800903c:	687a      	ldr	r2, [r7, #4]
 800903e:	6892      	ldr	r2, [r2, #8]
 8009040:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	689b      	ldr	r3, [r3, #8]
 8009046:	687a      	ldr	r2, [r7, #4]
 8009048:	6852      	ldr	r2, [r2, #4]
 800904a:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	685b      	ldr	r3, [r3, #4]
 8009050:	687a      	ldr	r2, [r7, #4]
 8009052:	429a      	cmp	r2, r3
 8009054:	d103      	bne.n	800905e <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	689a      	ldr	r2, [r3, #8]
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	2200      	movs	r2, #0
 8009062:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	1e5a      	subs	r2, r3, #1
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	681b      	ldr	r3, [r3, #0]
}
 8009072:	4618      	mov	r0, r3
 8009074:	3714      	adds	r7, #20
 8009076:	46bd      	mov	sp, r7
 8009078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800907c:	4770      	bx	lr
	...

08009080 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009080:	b580      	push	{r7, lr}
 8009082:	b084      	sub	sp, #16
 8009084:	af00      	add	r7, sp, #0
 8009086:	6078      	str	r0, [r7, #4]
 8009088:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	2b00      	cmp	r3, #0
 8009092:	d10a      	bne.n	80090aa <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009094:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009098:	f383 8811 	msr	BASEPRI, r3
 800909c:	f3bf 8f6f 	isb	sy
 80090a0:	f3bf 8f4f 	dsb	sy
 80090a4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80090a6:	bf00      	nop
 80090a8:	e7fe      	b.n	80090a8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80090aa:	f002 f89b 	bl	800b1e4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	681a      	ldr	r2, [r3, #0]
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80090b6:	68f9      	ldr	r1, [r7, #12]
 80090b8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80090ba:	fb01 f303 	mul.w	r3, r1, r3
 80090be:	441a      	add	r2, r3
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	2200      	movs	r2, #0
 80090c8:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	681a      	ldr	r2, [r3, #0]
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	681a      	ldr	r2, [r3, #0]
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80090da:	3b01      	subs	r3, #1
 80090dc:	68f9      	ldr	r1, [r7, #12]
 80090de:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80090e0:	fb01 f303 	mul.w	r3, r1, r3
 80090e4:	441a      	add	r2, r3
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	22ff      	movs	r2, #255	; 0xff
 80090ee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	22ff      	movs	r2, #255	; 0xff
 80090f6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80090fa:	683b      	ldr	r3, [r7, #0]
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d114      	bne.n	800912a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	691b      	ldr	r3, [r3, #16]
 8009104:	2b00      	cmp	r3, #0
 8009106:	d01a      	beq.n	800913e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	3310      	adds	r3, #16
 800910c:	4618      	mov	r0, r3
 800910e:	f001 fb59 	bl	800a7c4 <xTaskRemoveFromEventList>
 8009112:	4603      	mov	r3, r0
 8009114:	2b00      	cmp	r3, #0
 8009116:	d012      	beq.n	800913e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009118:	4b0c      	ldr	r3, [pc, #48]	; (800914c <xQueueGenericReset+0xcc>)
 800911a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800911e:	601a      	str	r2, [r3, #0]
 8009120:	f3bf 8f4f 	dsb	sy
 8009124:	f3bf 8f6f 	isb	sy
 8009128:	e009      	b.n	800913e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	3310      	adds	r3, #16
 800912e:	4618      	mov	r0, r3
 8009130:	f7ff fef1 	bl	8008f16 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	3324      	adds	r3, #36	; 0x24
 8009138:	4618      	mov	r0, r3
 800913a:	f7ff feec 	bl	8008f16 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800913e:	f002 f881 	bl	800b244 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009142:	2301      	movs	r3, #1
}
 8009144:	4618      	mov	r0, r3
 8009146:	3710      	adds	r7, #16
 8009148:	46bd      	mov	sp, r7
 800914a:	bd80      	pop	{r7, pc}
 800914c:	e000ed04 	.word	0xe000ed04

08009150 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8009150:	b580      	push	{r7, lr}
 8009152:	b08a      	sub	sp, #40	; 0x28
 8009154:	af02      	add	r7, sp, #8
 8009156:	60f8      	str	r0, [r7, #12]
 8009158:	60b9      	str	r1, [r7, #8]
 800915a:	4613      	mov	r3, r2
 800915c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	2b00      	cmp	r3, #0
 8009162:	d10a      	bne.n	800917a <xQueueGenericCreate+0x2a>
	__asm volatile
 8009164:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009168:	f383 8811 	msr	BASEPRI, r3
 800916c:	f3bf 8f6f 	isb	sy
 8009170:	f3bf 8f4f 	dsb	sy
 8009174:	613b      	str	r3, [r7, #16]
}
 8009176:	bf00      	nop
 8009178:	e7fe      	b.n	8009178 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	68ba      	ldr	r2, [r7, #8]
 800917e:	fb02 f303 	mul.w	r3, r2, r3
 8009182:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8009184:	69fb      	ldr	r3, [r7, #28]
 8009186:	3350      	adds	r3, #80	; 0x50
 8009188:	4618      	mov	r0, r3
 800918a:	f002 f94d 	bl	800b428 <pvPortMalloc>
 800918e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8009190:	69bb      	ldr	r3, [r7, #24]
 8009192:	2b00      	cmp	r3, #0
 8009194:	d011      	beq.n	80091ba <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8009196:	69bb      	ldr	r3, [r7, #24]
 8009198:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800919a:	697b      	ldr	r3, [r7, #20]
 800919c:	3350      	adds	r3, #80	; 0x50
 800919e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80091a0:	69bb      	ldr	r3, [r7, #24]
 80091a2:	2200      	movs	r2, #0
 80091a4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80091a8:	79fa      	ldrb	r2, [r7, #7]
 80091aa:	69bb      	ldr	r3, [r7, #24]
 80091ac:	9300      	str	r3, [sp, #0]
 80091ae:	4613      	mov	r3, r2
 80091b0:	697a      	ldr	r2, [r7, #20]
 80091b2:	68b9      	ldr	r1, [r7, #8]
 80091b4:	68f8      	ldr	r0, [r7, #12]
 80091b6:	f000 f805 	bl	80091c4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80091ba:	69bb      	ldr	r3, [r7, #24]
	}
 80091bc:	4618      	mov	r0, r3
 80091be:	3720      	adds	r7, #32
 80091c0:	46bd      	mov	sp, r7
 80091c2:	bd80      	pop	{r7, pc}

080091c4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80091c4:	b580      	push	{r7, lr}
 80091c6:	b084      	sub	sp, #16
 80091c8:	af00      	add	r7, sp, #0
 80091ca:	60f8      	str	r0, [r7, #12]
 80091cc:	60b9      	str	r1, [r7, #8]
 80091ce:	607a      	str	r2, [r7, #4]
 80091d0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80091d2:	68bb      	ldr	r3, [r7, #8]
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d103      	bne.n	80091e0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80091d8:	69bb      	ldr	r3, [r7, #24]
 80091da:	69ba      	ldr	r2, [r7, #24]
 80091dc:	601a      	str	r2, [r3, #0]
 80091de:	e002      	b.n	80091e6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80091e0:	69bb      	ldr	r3, [r7, #24]
 80091e2:	687a      	ldr	r2, [r7, #4]
 80091e4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80091e6:	69bb      	ldr	r3, [r7, #24]
 80091e8:	68fa      	ldr	r2, [r7, #12]
 80091ea:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80091ec:	69bb      	ldr	r3, [r7, #24]
 80091ee:	68ba      	ldr	r2, [r7, #8]
 80091f0:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80091f2:	2101      	movs	r1, #1
 80091f4:	69b8      	ldr	r0, [r7, #24]
 80091f6:	f7ff ff43 	bl	8009080 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80091fa:	69bb      	ldr	r3, [r7, #24]
 80091fc:	78fa      	ldrb	r2, [r7, #3]
 80091fe:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009202:	bf00      	nop
 8009204:	3710      	adds	r7, #16
 8009206:	46bd      	mov	sp, r7
 8009208:	bd80      	pop	{r7, pc}

0800920a <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800920a:	b580      	push	{r7, lr}
 800920c:	b082      	sub	sp, #8
 800920e:	af00      	add	r7, sp, #0
 8009210:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	2b00      	cmp	r3, #0
 8009216:	d00e      	beq.n	8009236 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	2200      	movs	r2, #0
 800921c:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	2200      	movs	r2, #0
 8009222:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	2200      	movs	r2, #0
 8009228:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800922a:	2300      	movs	r3, #0
 800922c:	2200      	movs	r2, #0
 800922e:	2100      	movs	r1, #0
 8009230:	6878      	ldr	r0, [r7, #4]
 8009232:	f000 f81d 	bl	8009270 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8009236:	bf00      	nop
 8009238:	3708      	adds	r7, #8
 800923a:	46bd      	mov	sp, r7
 800923c:	bd80      	pop	{r7, pc}

0800923e <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800923e:	b580      	push	{r7, lr}
 8009240:	b086      	sub	sp, #24
 8009242:	af00      	add	r7, sp, #0
 8009244:	4603      	mov	r3, r0
 8009246:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8009248:	2301      	movs	r3, #1
 800924a:	617b      	str	r3, [r7, #20]
 800924c:	2300      	movs	r3, #0
 800924e:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8009250:	79fb      	ldrb	r3, [r7, #7]
 8009252:	461a      	mov	r2, r3
 8009254:	6939      	ldr	r1, [r7, #16]
 8009256:	6978      	ldr	r0, [r7, #20]
 8009258:	f7ff ff7a 	bl	8009150 <xQueueGenericCreate>
 800925c:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800925e:	68f8      	ldr	r0, [r7, #12]
 8009260:	f7ff ffd3 	bl	800920a <prvInitialiseMutex>

		return xNewQueue;
 8009264:	68fb      	ldr	r3, [r7, #12]
	}
 8009266:	4618      	mov	r0, r3
 8009268:	3718      	adds	r7, #24
 800926a:	46bd      	mov	sp, r7
 800926c:	bd80      	pop	{r7, pc}
	...

08009270 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009270:	b580      	push	{r7, lr}
 8009272:	b08e      	sub	sp, #56	; 0x38
 8009274:	af00      	add	r7, sp, #0
 8009276:	60f8      	str	r0, [r7, #12]
 8009278:	60b9      	str	r1, [r7, #8]
 800927a:	607a      	str	r2, [r7, #4]
 800927c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800927e:	2300      	movs	r3, #0
 8009280:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8009286:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009288:	2b00      	cmp	r3, #0
 800928a:	d10a      	bne.n	80092a2 <xQueueGenericSend+0x32>
	__asm volatile
 800928c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009290:	f383 8811 	msr	BASEPRI, r3
 8009294:	f3bf 8f6f 	isb	sy
 8009298:	f3bf 8f4f 	dsb	sy
 800929c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800929e:	bf00      	nop
 80092a0:	e7fe      	b.n	80092a0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80092a2:	68bb      	ldr	r3, [r7, #8]
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	d103      	bne.n	80092b0 <xQueueGenericSend+0x40>
 80092a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d101      	bne.n	80092b4 <xQueueGenericSend+0x44>
 80092b0:	2301      	movs	r3, #1
 80092b2:	e000      	b.n	80092b6 <xQueueGenericSend+0x46>
 80092b4:	2300      	movs	r3, #0
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d10a      	bne.n	80092d0 <xQueueGenericSend+0x60>
	__asm volatile
 80092ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092be:	f383 8811 	msr	BASEPRI, r3
 80092c2:	f3bf 8f6f 	isb	sy
 80092c6:	f3bf 8f4f 	dsb	sy
 80092ca:	627b      	str	r3, [r7, #36]	; 0x24
}
 80092cc:	bf00      	nop
 80092ce:	e7fe      	b.n	80092ce <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80092d0:	683b      	ldr	r3, [r7, #0]
 80092d2:	2b02      	cmp	r3, #2
 80092d4:	d103      	bne.n	80092de <xQueueGenericSend+0x6e>
 80092d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80092da:	2b01      	cmp	r3, #1
 80092dc:	d101      	bne.n	80092e2 <xQueueGenericSend+0x72>
 80092de:	2301      	movs	r3, #1
 80092e0:	e000      	b.n	80092e4 <xQueueGenericSend+0x74>
 80092e2:	2300      	movs	r3, #0
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d10a      	bne.n	80092fe <xQueueGenericSend+0x8e>
	__asm volatile
 80092e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092ec:	f383 8811 	msr	BASEPRI, r3
 80092f0:	f3bf 8f6f 	isb	sy
 80092f4:	f3bf 8f4f 	dsb	sy
 80092f8:	623b      	str	r3, [r7, #32]
}
 80092fa:	bf00      	nop
 80092fc:	e7fe      	b.n	80092fc <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80092fe:	f001 fc1f 	bl	800ab40 <xTaskGetSchedulerState>
 8009302:	4603      	mov	r3, r0
 8009304:	2b00      	cmp	r3, #0
 8009306:	d102      	bne.n	800930e <xQueueGenericSend+0x9e>
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	2b00      	cmp	r3, #0
 800930c:	d101      	bne.n	8009312 <xQueueGenericSend+0xa2>
 800930e:	2301      	movs	r3, #1
 8009310:	e000      	b.n	8009314 <xQueueGenericSend+0xa4>
 8009312:	2300      	movs	r3, #0
 8009314:	2b00      	cmp	r3, #0
 8009316:	d10a      	bne.n	800932e <xQueueGenericSend+0xbe>
	__asm volatile
 8009318:	f04f 0350 	mov.w	r3, #80	; 0x50
 800931c:	f383 8811 	msr	BASEPRI, r3
 8009320:	f3bf 8f6f 	isb	sy
 8009324:	f3bf 8f4f 	dsb	sy
 8009328:	61fb      	str	r3, [r7, #28]
}
 800932a:	bf00      	nop
 800932c:	e7fe      	b.n	800932c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800932e:	f001 ff59 	bl	800b1e4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009332:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009334:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009336:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009338:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800933a:	429a      	cmp	r2, r3
 800933c:	d302      	bcc.n	8009344 <xQueueGenericSend+0xd4>
 800933e:	683b      	ldr	r3, [r7, #0]
 8009340:	2b02      	cmp	r3, #2
 8009342:	d129      	bne.n	8009398 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009344:	683a      	ldr	r2, [r7, #0]
 8009346:	68b9      	ldr	r1, [r7, #8]
 8009348:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800934a:	f000 fbbb 	bl	8009ac4 <prvCopyDataToQueue>
 800934e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009350:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009352:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009354:	2b00      	cmp	r3, #0
 8009356:	d010      	beq.n	800937a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009358:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800935a:	3324      	adds	r3, #36	; 0x24
 800935c:	4618      	mov	r0, r3
 800935e:	f001 fa31 	bl	800a7c4 <xTaskRemoveFromEventList>
 8009362:	4603      	mov	r3, r0
 8009364:	2b00      	cmp	r3, #0
 8009366:	d013      	beq.n	8009390 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009368:	4b3f      	ldr	r3, [pc, #252]	; (8009468 <xQueueGenericSend+0x1f8>)
 800936a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800936e:	601a      	str	r2, [r3, #0]
 8009370:	f3bf 8f4f 	dsb	sy
 8009374:	f3bf 8f6f 	isb	sy
 8009378:	e00a      	b.n	8009390 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800937a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800937c:	2b00      	cmp	r3, #0
 800937e:	d007      	beq.n	8009390 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009380:	4b39      	ldr	r3, [pc, #228]	; (8009468 <xQueueGenericSend+0x1f8>)
 8009382:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009386:	601a      	str	r2, [r3, #0]
 8009388:	f3bf 8f4f 	dsb	sy
 800938c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009390:	f001 ff58 	bl	800b244 <vPortExitCritical>
				return pdPASS;
 8009394:	2301      	movs	r3, #1
 8009396:	e063      	b.n	8009460 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	2b00      	cmp	r3, #0
 800939c:	d103      	bne.n	80093a6 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800939e:	f001 ff51 	bl	800b244 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80093a2:	2300      	movs	r3, #0
 80093a4:	e05c      	b.n	8009460 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80093a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d106      	bne.n	80093ba <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80093ac:	f107 0314 	add.w	r3, r7, #20
 80093b0:	4618      	mov	r0, r3
 80093b2:	f001 fa69 	bl	800a888 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80093b6:	2301      	movs	r3, #1
 80093b8:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80093ba:	f001 ff43 	bl	800b244 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80093be:	f000 ffdb 	bl	800a378 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80093c2:	f001 ff0f 	bl	800b1e4 <vPortEnterCritical>
 80093c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093c8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80093cc:	b25b      	sxtb	r3, r3
 80093ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093d2:	d103      	bne.n	80093dc <xQueueGenericSend+0x16c>
 80093d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093d6:	2200      	movs	r2, #0
 80093d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80093dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093de:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80093e2:	b25b      	sxtb	r3, r3
 80093e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093e8:	d103      	bne.n	80093f2 <xQueueGenericSend+0x182>
 80093ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093ec:	2200      	movs	r2, #0
 80093ee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80093f2:	f001 ff27 	bl	800b244 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80093f6:	1d3a      	adds	r2, r7, #4
 80093f8:	f107 0314 	add.w	r3, r7, #20
 80093fc:	4611      	mov	r1, r2
 80093fe:	4618      	mov	r0, r3
 8009400:	f001 fa58 	bl	800a8b4 <xTaskCheckForTimeOut>
 8009404:	4603      	mov	r3, r0
 8009406:	2b00      	cmp	r3, #0
 8009408:	d124      	bne.n	8009454 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800940a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800940c:	f000 fc52 	bl	8009cb4 <prvIsQueueFull>
 8009410:	4603      	mov	r3, r0
 8009412:	2b00      	cmp	r3, #0
 8009414:	d018      	beq.n	8009448 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009416:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009418:	3310      	adds	r3, #16
 800941a:	687a      	ldr	r2, [r7, #4]
 800941c:	4611      	mov	r1, r2
 800941e:	4618      	mov	r0, r3
 8009420:	f001 f9ac 	bl	800a77c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8009424:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009426:	f000 fbdd 	bl	8009be4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800942a:	f000 ffb3 	bl	800a394 <xTaskResumeAll>
 800942e:	4603      	mov	r3, r0
 8009430:	2b00      	cmp	r3, #0
 8009432:	f47f af7c 	bne.w	800932e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8009436:	4b0c      	ldr	r3, [pc, #48]	; (8009468 <xQueueGenericSend+0x1f8>)
 8009438:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800943c:	601a      	str	r2, [r3, #0]
 800943e:	f3bf 8f4f 	dsb	sy
 8009442:	f3bf 8f6f 	isb	sy
 8009446:	e772      	b.n	800932e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009448:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800944a:	f000 fbcb 	bl	8009be4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800944e:	f000 ffa1 	bl	800a394 <xTaskResumeAll>
 8009452:	e76c      	b.n	800932e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009454:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009456:	f000 fbc5 	bl	8009be4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800945a:	f000 ff9b 	bl	800a394 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800945e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009460:	4618      	mov	r0, r3
 8009462:	3738      	adds	r7, #56	; 0x38
 8009464:	46bd      	mov	sp, r7
 8009466:	bd80      	pop	{r7, pc}
 8009468:	e000ed04 	.word	0xe000ed04

0800946c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800946c:	b580      	push	{r7, lr}
 800946e:	b090      	sub	sp, #64	; 0x40
 8009470:	af00      	add	r7, sp, #0
 8009472:	60f8      	str	r0, [r7, #12]
 8009474:	60b9      	str	r1, [r7, #8]
 8009476:	607a      	str	r2, [r7, #4]
 8009478:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800947e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009480:	2b00      	cmp	r3, #0
 8009482:	d10a      	bne.n	800949a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8009484:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009488:	f383 8811 	msr	BASEPRI, r3
 800948c:	f3bf 8f6f 	isb	sy
 8009490:	f3bf 8f4f 	dsb	sy
 8009494:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009496:	bf00      	nop
 8009498:	e7fe      	b.n	8009498 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800949a:	68bb      	ldr	r3, [r7, #8]
 800949c:	2b00      	cmp	r3, #0
 800949e:	d103      	bne.n	80094a8 <xQueueGenericSendFromISR+0x3c>
 80094a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d101      	bne.n	80094ac <xQueueGenericSendFromISR+0x40>
 80094a8:	2301      	movs	r3, #1
 80094aa:	e000      	b.n	80094ae <xQueueGenericSendFromISR+0x42>
 80094ac:	2300      	movs	r3, #0
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	d10a      	bne.n	80094c8 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80094b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094b6:	f383 8811 	msr	BASEPRI, r3
 80094ba:	f3bf 8f6f 	isb	sy
 80094be:	f3bf 8f4f 	dsb	sy
 80094c2:	627b      	str	r3, [r7, #36]	; 0x24
}
 80094c4:	bf00      	nop
 80094c6:	e7fe      	b.n	80094c6 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80094c8:	683b      	ldr	r3, [r7, #0]
 80094ca:	2b02      	cmp	r3, #2
 80094cc:	d103      	bne.n	80094d6 <xQueueGenericSendFromISR+0x6a>
 80094ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80094d2:	2b01      	cmp	r3, #1
 80094d4:	d101      	bne.n	80094da <xQueueGenericSendFromISR+0x6e>
 80094d6:	2301      	movs	r3, #1
 80094d8:	e000      	b.n	80094dc <xQueueGenericSendFromISR+0x70>
 80094da:	2300      	movs	r3, #0
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d10a      	bne.n	80094f6 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80094e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094e4:	f383 8811 	msr	BASEPRI, r3
 80094e8:	f3bf 8f6f 	isb	sy
 80094ec:	f3bf 8f4f 	dsb	sy
 80094f0:	623b      	str	r3, [r7, #32]
}
 80094f2:	bf00      	nop
 80094f4:	e7fe      	b.n	80094f4 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80094f6:	f001 ff57 	bl	800b3a8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80094fa:	f3ef 8211 	mrs	r2, BASEPRI
 80094fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009502:	f383 8811 	msr	BASEPRI, r3
 8009506:	f3bf 8f6f 	isb	sy
 800950a:	f3bf 8f4f 	dsb	sy
 800950e:	61fa      	str	r2, [r7, #28]
 8009510:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009512:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009514:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009516:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009518:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800951a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800951c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800951e:	429a      	cmp	r2, r3
 8009520:	d302      	bcc.n	8009528 <xQueueGenericSendFromISR+0xbc>
 8009522:	683b      	ldr	r3, [r7, #0]
 8009524:	2b02      	cmp	r3, #2
 8009526:	d12f      	bne.n	8009588 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009528:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800952a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800952e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009532:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009534:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009536:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009538:	683a      	ldr	r2, [r7, #0]
 800953a:	68b9      	ldr	r1, [r7, #8]
 800953c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800953e:	f000 fac1 	bl	8009ac4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009542:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8009546:	f1b3 3fff 	cmp.w	r3, #4294967295
 800954a:	d112      	bne.n	8009572 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800954c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800954e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009550:	2b00      	cmp	r3, #0
 8009552:	d016      	beq.n	8009582 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009554:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009556:	3324      	adds	r3, #36	; 0x24
 8009558:	4618      	mov	r0, r3
 800955a:	f001 f933 	bl	800a7c4 <xTaskRemoveFromEventList>
 800955e:	4603      	mov	r3, r0
 8009560:	2b00      	cmp	r3, #0
 8009562:	d00e      	beq.n	8009582 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	2b00      	cmp	r3, #0
 8009568:	d00b      	beq.n	8009582 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	2201      	movs	r2, #1
 800956e:	601a      	str	r2, [r3, #0]
 8009570:	e007      	b.n	8009582 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009572:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8009576:	3301      	adds	r3, #1
 8009578:	b2db      	uxtb	r3, r3
 800957a:	b25a      	sxtb	r2, r3
 800957c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800957e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8009582:	2301      	movs	r3, #1
 8009584:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8009586:	e001      	b.n	800958c <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009588:	2300      	movs	r3, #0
 800958a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800958c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800958e:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009590:	697b      	ldr	r3, [r7, #20]
 8009592:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009596:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009598:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800959a:	4618      	mov	r0, r3
 800959c:	3740      	adds	r7, #64	; 0x40
 800959e:	46bd      	mov	sp, r7
 80095a0:	bd80      	pop	{r7, pc}

080095a2 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80095a2:	b580      	push	{r7, lr}
 80095a4:	b08e      	sub	sp, #56	; 0x38
 80095a6:	af00      	add	r7, sp, #0
 80095a8:	6078      	str	r0, [r7, #4]
 80095aa:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80095b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d10a      	bne.n	80095cc <xQueueGiveFromISR+0x2a>
	__asm volatile
 80095b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095ba:	f383 8811 	msr	BASEPRI, r3
 80095be:	f3bf 8f6f 	isb	sy
 80095c2:	f3bf 8f4f 	dsb	sy
 80095c6:	623b      	str	r3, [r7, #32]
}
 80095c8:	bf00      	nop
 80095ca:	e7fe      	b.n	80095ca <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80095cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	d00a      	beq.n	80095ea <xQueueGiveFromISR+0x48>
	__asm volatile
 80095d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095d8:	f383 8811 	msr	BASEPRI, r3
 80095dc:	f3bf 8f6f 	isb	sy
 80095e0:	f3bf 8f4f 	dsb	sy
 80095e4:	61fb      	str	r3, [r7, #28]
}
 80095e6:	bf00      	nop
 80095e8:	e7fe      	b.n	80095e8 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80095ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d103      	bne.n	80095fa <xQueueGiveFromISR+0x58>
 80095f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095f4:	689b      	ldr	r3, [r3, #8]
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d101      	bne.n	80095fe <xQueueGiveFromISR+0x5c>
 80095fa:	2301      	movs	r3, #1
 80095fc:	e000      	b.n	8009600 <xQueueGiveFromISR+0x5e>
 80095fe:	2300      	movs	r3, #0
 8009600:	2b00      	cmp	r3, #0
 8009602:	d10a      	bne.n	800961a <xQueueGiveFromISR+0x78>
	__asm volatile
 8009604:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009608:	f383 8811 	msr	BASEPRI, r3
 800960c:	f3bf 8f6f 	isb	sy
 8009610:	f3bf 8f4f 	dsb	sy
 8009614:	61bb      	str	r3, [r7, #24]
}
 8009616:	bf00      	nop
 8009618:	e7fe      	b.n	8009618 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800961a:	f001 fec5 	bl	800b3a8 <vPortValidateInterruptPriority>
	__asm volatile
 800961e:	f3ef 8211 	mrs	r2, BASEPRI
 8009622:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009626:	f383 8811 	msr	BASEPRI, r3
 800962a:	f3bf 8f6f 	isb	sy
 800962e:	f3bf 8f4f 	dsb	sy
 8009632:	617a      	str	r2, [r7, #20]
 8009634:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8009636:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009638:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800963a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800963c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800963e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8009640:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009642:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009644:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009646:	429a      	cmp	r2, r3
 8009648:	d22b      	bcs.n	80096a2 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800964a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800964c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009650:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009654:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009656:	1c5a      	adds	r2, r3, #1
 8009658:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800965a:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800965c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009660:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009664:	d112      	bne.n	800968c <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009666:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009668:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800966a:	2b00      	cmp	r3, #0
 800966c:	d016      	beq.n	800969c <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800966e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009670:	3324      	adds	r3, #36	; 0x24
 8009672:	4618      	mov	r0, r3
 8009674:	f001 f8a6 	bl	800a7c4 <xTaskRemoveFromEventList>
 8009678:	4603      	mov	r3, r0
 800967a:	2b00      	cmp	r3, #0
 800967c:	d00e      	beq.n	800969c <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800967e:	683b      	ldr	r3, [r7, #0]
 8009680:	2b00      	cmp	r3, #0
 8009682:	d00b      	beq.n	800969c <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009684:	683b      	ldr	r3, [r7, #0]
 8009686:	2201      	movs	r2, #1
 8009688:	601a      	str	r2, [r3, #0]
 800968a:	e007      	b.n	800969c <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800968c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009690:	3301      	adds	r3, #1
 8009692:	b2db      	uxtb	r3, r3
 8009694:	b25a      	sxtb	r2, r3
 8009696:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009698:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800969c:	2301      	movs	r3, #1
 800969e:	637b      	str	r3, [r7, #52]	; 0x34
 80096a0:	e001      	b.n	80096a6 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80096a2:	2300      	movs	r3, #0
 80096a4:	637b      	str	r3, [r7, #52]	; 0x34
 80096a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80096a8:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	f383 8811 	msr	BASEPRI, r3
}
 80096b0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80096b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80096b4:	4618      	mov	r0, r3
 80096b6:	3738      	adds	r7, #56	; 0x38
 80096b8:	46bd      	mov	sp, r7
 80096ba:	bd80      	pop	{r7, pc}

080096bc <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80096bc:	b580      	push	{r7, lr}
 80096be:	b08c      	sub	sp, #48	; 0x30
 80096c0:	af00      	add	r7, sp, #0
 80096c2:	60f8      	str	r0, [r7, #12]
 80096c4:	60b9      	str	r1, [r7, #8]
 80096c6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80096c8:	2300      	movs	r3, #0
 80096ca:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80096d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d10a      	bne.n	80096ec <xQueueReceive+0x30>
	__asm volatile
 80096d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096da:	f383 8811 	msr	BASEPRI, r3
 80096de:	f3bf 8f6f 	isb	sy
 80096e2:	f3bf 8f4f 	dsb	sy
 80096e6:	623b      	str	r3, [r7, #32]
}
 80096e8:	bf00      	nop
 80096ea:	e7fe      	b.n	80096ea <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80096ec:	68bb      	ldr	r3, [r7, #8]
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d103      	bne.n	80096fa <xQueueReceive+0x3e>
 80096f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d101      	bne.n	80096fe <xQueueReceive+0x42>
 80096fa:	2301      	movs	r3, #1
 80096fc:	e000      	b.n	8009700 <xQueueReceive+0x44>
 80096fe:	2300      	movs	r3, #0
 8009700:	2b00      	cmp	r3, #0
 8009702:	d10a      	bne.n	800971a <xQueueReceive+0x5e>
	__asm volatile
 8009704:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009708:	f383 8811 	msr	BASEPRI, r3
 800970c:	f3bf 8f6f 	isb	sy
 8009710:	f3bf 8f4f 	dsb	sy
 8009714:	61fb      	str	r3, [r7, #28]
}
 8009716:	bf00      	nop
 8009718:	e7fe      	b.n	8009718 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800971a:	f001 fa11 	bl	800ab40 <xTaskGetSchedulerState>
 800971e:	4603      	mov	r3, r0
 8009720:	2b00      	cmp	r3, #0
 8009722:	d102      	bne.n	800972a <xQueueReceive+0x6e>
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	2b00      	cmp	r3, #0
 8009728:	d101      	bne.n	800972e <xQueueReceive+0x72>
 800972a:	2301      	movs	r3, #1
 800972c:	e000      	b.n	8009730 <xQueueReceive+0x74>
 800972e:	2300      	movs	r3, #0
 8009730:	2b00      	cmp	r3, #0
 8009732:	d10a      	bne.n	800974a <xQueueReceive+0x8e>
	__asm volatile
 8009734:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009738:	f383 8811 	msr	BASEPRI, r3
 800973c:	f3bf 8f6f 	isb	sy
 8009740:	f3bf 8f4f 	dsb	sy
 8009744:	61bb      	str	r3, [r7, #24]
}
 8009746:	bf00      	nop
 8009748:	e7fe      	b.n	8009748 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800974a:	f001 fd4b 	bl	800b1e4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800974e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009750:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009752:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009756:	2b00      	cmp	r3, #0
 8009758:	d01f      	beq.n	800979a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800975a:	68b9      	ldr	r1, [r7, #8]
 800975c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800975e:	f000 fa1b 	bl	8009b98 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009762:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009764:	1e5a      	subs	r2, r3, #1
 8009766:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009768:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800976a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800976c:	691b      	ldr	r3, [r3, #16]
 800976e:	2b00      	cmp	r3, #0
 8009770:	d00f      	beq.n	8009792 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009772:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009774:	3310      	adds	r3, #16
 8009776:	4618      	mov	r0, r3
 8009778:	f001 f824 	bl	800a7c4 <xTaskRemoveFromEventList>
 800977c:	4603      	mov	r3, r0
 800977e:	2b00      	cmp	r3, #0
 8009780:	d007      	beq.n	8009792 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009782:	4b3d      	ldr	r3, [pc, #244]	; (8009878 <xQueueReceive+0x1bc>)
 8009784:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009788:	601a      	str	r2, [r3, #0]
 800978a:	f3bf 8f4f 	dsb	sy
 800978e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009792:	f001 fd57 	bl	800b244 <vPortExitCritical>
				return pdPASS;
 8009796:	2301      	movs	r3, #1
 8009798:	e069      	b.n	800986e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	2b00      	cmp	r3, #0
 800979e:	d103      	bne.n	80097a8 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80097a0:	f001 fd50 	bl	800b244 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80097a4:	2300      	movs	r3, #0
 80097a6:	e062      	b.n	800986e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80097a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	d106      	bne.n	80097bc <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80097ae:	f107 0310 	add.w	r3, r7, #16
 80097b2:	4618      	mov	r0, r3
 80097b4:	f001 f868 	bl	800a888 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80097b8:	2301      	movs	r3, #1
 80097ba:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80097bc:	f001 fd42 	bl	800b244 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80097c0:	f000 fdda 	bl	800a378 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80097c4:	f001 fd0e 	bl	800b1e4 <vPortEnterCritical>
 80097c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097ca:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80097ce:	b25b      	sxtb	r3, r3
 80097d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80097d4:	d103      	bne.n	80097de <xQueueReceive+0x122>
 80097d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097d8:	2200      	movs	r2, #0
 80097da:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80097de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097e0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80097e4:	b25b      	sxtb	r3, r3
 80097e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80097ea:	d103      	bne.n	80097f4 <xQueueReceive+0x138>
 80097ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097ee:	2200      	movs	r2, #0
 80097f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80097f4:	f001 fd26 	bl	800b244 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80097f8:	1d3a      	adds	r2, r7, #4
 80097fa:	f107 0310 	add.w	r3, r7, #16
 80097fe:	4611      	mov	r1, r2
 8009800:	4618      	mov	r0, r3
 8009802:	f001 f857 	bl	800a8b4 <xTaskCheckForTimeOut>
 8009806:	4603      	mov	r3, r0
 8009808:	2b00      	cmp	r3, #0
 800980a:	d123      	bne.n	8009854 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800980c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800980e:	f000 fa3b 	bl	8009c88 <prvIsQueueEmpty>
 8009812:	4603      	mov	r3, r0
 8009814:	2b00      	cmp	r3, #0
 8009816:	d017      	beq.n	8009848 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009818:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800981a:	3324      	adds	r3, #36	; 0x24
 800981c:	687a      	ldr	r2, [r7, #4]
 800981e:	4611      	mov	r1, r2
 8009820:	4618      	mov	r0, r3
 8009822:	f000 ffab 	bl	800a77c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009826:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009828:	f000 f9dc 	bl	8009be4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800982c:	f000 fdb2 	bl	800a394 <xTaskResumeAll>
 8009830:	4603      	mov	r3, r0
 8009832:	2b00      	cmp	r3, #0
 8009834:	d189      	bne.n	800974a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8009836:	4b10      	ldr	r3, [pc, #64]	; (8009878 <xQueueReceive+0x1bc>)
 8009838:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800983c:	601a      	str	r2, [r3, #0]
 800983e:	f3bf 8f4f 	dsb	sy
 8009842:	f3bf 8f6f 	isb	sy
 8009846:	e780      	b.n	800974a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8009848:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800984a:	f000 f9cb 	bl	8009be4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800984e:	f000 fda1 	bl	800a394 <xTaskResumeAll>
 8009852:	e77a      	b.n	800974a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8009854:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009856:	f000 f9c5 	bl	8009be4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800985a:	f000 fd9b 	bl	800a394 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800985e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009860:	f000 fa12 	bl	8009c88 <prvIsQueueEmpty>
 8009864:	4603      	mov	r3, r0
 8009866:	2b00      	cmp	r3, #0
 8009868:	f43f af6f 	beq.w	800974a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800986c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800986e:	4618      	mov	r0, r3
 8009870:	3730      	adds	r7, #48	; 0x30
 8009872:	46bd      	mov	sp, r7
 8009874:	bd80      	pop	{r7, pc}
 8009876:	bf00      	nop
 8009878:	e000ed04 	.word	0xe000ed04

0800987c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800987c:	b580      	push	{r7, lr}
 800987e:	b08e      	sub	sp, #56	; 0x38
 8009880:	af00      	add	r7, sp, #0
 8009882:	6078      	str	r0, [r7, #4]
 8009884:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8009886:	2300      	movs	r3, #0
 8009888:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800988e:	2300      	movs	r3, #0
 8009890:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009892:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009894:	2b00      	cmp	r3, #0
 8009896:	d10a      	bne.n	80098ae <xQueueSemaphoreTake+0x32>
	__asm volatile
 8009898:	f04f 0350 	mov.w	r3, #80	; 0x50
 800989c:	f383 8811 	msr	BASEPRI, r3
 80098a0:	f3bf 8f6f 	isb	sy
 80098a4:	f3bf 8f4f 	dsb	sy
 80098a8:	623b      	str	r3, [r7, #32]
}
 80098aa:	bf00      	nop
 80098ac:	e7fe      	b.n	80098ac <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80098ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80098b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	d00a      	beq.n	80098cc <xQueueSemaphoreTake+0x50>
	__asm volatile
 80098b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098ba:	f383 8811 	msr	BASEPRI, r3
 80098be:	f3bf 8f6f 	isb	sy
 80098c2:	f3bf 8f4f 	dsb	sy
 80098c6:	61fb      	str	r3, [r7, #28]
}
 80098c8:	bf00      	nop
 80098ca:	e7fe      	b.n	80098ca <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80098cc:	f001 f938 	bl	800ab40 <xTaskGetSchedulerState>
 80098d0:	4603      	mov	r3, r0
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	d102      	bne.n	80098dc <xQueueSemaphoreTake+0x60>
 80098d6:	683b      	ldr	r3, [r7, #0]
 80098d8:	2b00      	cmp	r3, #0
 80098da:	d101      	bne.n	80098e0 <xQueueSemaphoreTake+0x64>
 80098dc:	2301      	movs	r3, #1
 80098de:	e000      	b.n	80098e2 <xQueueSemaphoreTake+0x66>
 80098e0:	2300      	movs	r3, #0
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d10a      	bne.n	80098fc <xQueueSemaphoreTake+0x80>
	__asm volatile
 80098e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098ea:	f383 8811 	msr	BASEPRI, r3
 80098ee:	f3bf 8f6f 	isb	sy
 80098f2:	f3bf 8f4f 	dsb	sy
 80098f6:	61bb      	str	r3, [r7, #24]
}
 80098f8:	bf00      	nop
 80098fa:	e7fe      	b.n	80098fa <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80098fc:	f001 fc72 	bl	800b1e4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8009900:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009902:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009904:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8009906:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009908:	2b00      	cmp	r3, #0
 800990a:	d024      	beq.n	8009956 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800990c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800990e:	1e5a      	subs	r2, r3, #1
 8009910:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009912:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009914:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	2b00      	cmp	r3, #0
 800991a:	d104      	bne.n	8009926 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800991c:	f001 fab8 	bl	800ae90 <pvTaskIncrementMutexHeldCount>
 8009920:	4602      	mov	r2, r0
 8009922:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009924:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009926:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009928:	691b      	ldr	r3, [r3, #16]
 800992a:	2b00      	cmp	r3, #0
 800992c:	d00f      	beq.n	800994e <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800992e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009930:	3310      	adds	r3, #16
 8009932:	4618      	mov	r0, r3
 8009934:	f000 ff46 	bl	800a7c4 <xTaskRemoveFromEventList>
 8009938:	4603      	mov	r3, r0
 800993a:	2b00      	cmp	r3, #0
 800993c:	d007      	beq.n	800994e <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800993e:	4b54      	ldr	r3, [pc, #336]	; (8009a90 <xQueueSemaphoreTake+0x214>)
 8009940:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009944:	601a      	str	r2, [r3, #0]
 8009946:	f3bf 8f4f 	dsb	sy
 800994a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800994e:	f001 fc79 	bl	800b244 <vPortExitCritical>
				return pdPASS;
 8009952:	2301      	movs	r3, #1
 8009954:	e097      	b.n	8009a86 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009956:	683b      	ldr	r3, [r7, #0]
 8009958:	2b00      	cmp	r3, #0
 800995a:	d111      	bne.n	8009980 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800995c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800995e:	2b00      	cmp	r3, #0
 8009960:	d00a      	beq.n	8009978 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8009962:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009966:	f383 8811 	msr	BASEPRI, r3
 800996a:	f3bf 8f6f 	isb	sy
 800996e:	f3bf 8f4f 	dsb	sy
 8009972:	617b      	str	r3, [r7, #20]
}
 8009974:	bf00      	nop
 8009976:	e7fe      	b.n	8009976 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8009978:	f001 fc64 	bl	800b244 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800997c:	2300      	movs	r3, #0
 800997e:	e082      	b.n	8009a86 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009980:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009982:	2b00      	cmp	r3, #0
 8009984:	d106      	bne.n	8009994 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009986:	f107 030c 	add.w	r3, r7, #12
 800998a:	4618      	mov	r0, r3
 800998c:	f000 ff7c 	bl	800a888 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009990:	2301      	movs	r3, #1
 8009992:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009994:	f001 fc56 	bl	800b244 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009998:	f000 fcee 	bl	800a378 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800999c:	f001 fc22 	bl	800b1e4 <vPortEnterCritical>
 80099a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80099a2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80099a6:	b25b      	sxtb	r3, r3
 80099a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099ac:	d103      	bne.n	80099b6 <xQueueSemaphoreTake+0x13a>
 80099ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80099b0:	2200      	movs	r2, #0
 80099b2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80099b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80099b8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80099bc:	b25b      	sxtb	r3, r3
 80099be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099c2:	d103      	bne.n	80099cc <xQueueSemaphoreTake+0x150>
 80099c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80099c6:	2200      	movs	r2, #0
 80099c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80099cc:	f001 fc3a 	bl	800b244 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80099d0:	463a      	mov	r2, r7
 80099d2:	f107 030c 	add.w	r3, r7, #12
 80099d6:	4611      	mov	r1, r2
 80099d8:	4618      	mov	r0, r3
 80099da:	f000 ff6b 	bl	800a8b4 <xTaskCheckForTimeOut>
 80099de:	4603      	mov	r3, r0
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d132      	bne.n	8009a4a <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80099e4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80099e6:	f000 f94f 	bl	8009c88 <prvIsQueueEmpty>
 80099ea:	4603      	mov	r3, r0
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d026      	beq.n	8009a3e <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80099f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	d109      	bne.n	8009a0c <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 80099f8:	f001 fbf4 	bl	800b1e4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80099fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80099fe:	689b      	ldr	r3, [r3, #8]
 8009a00:	4618      	mov	r0, r3
 8009a02:	f001 f8bb 	bl	800ab7c <xTaskPriorityInherit>
 8009a06:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8009a08:	f001 fc1c 	bl	800b244 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009a0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a0e:	3324      	adds	r3, #36	; 0x24
 8009a10:	683a      	ldr	r2, [r7, #0]
 8009a12:	4611      	mov	r1, r2
 8009a14:	4618      	mov	r0, r3
 8009a16:	f000 feb1 	bl	800a77c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009a1a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009a1c:	f000 f8e2 	bl	8009be4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009a20:	f000 fcb8 	bl	800a394 <xTaskResumeAll>
 8009a24:	4603      	mov	r3, r0
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	f47f af68 	bne.w	80098fc <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8009a2c:	4b18      	ldr	r3, [pc, #96]	; (8009a90 <xQueueSemaphoreTake+0x214>)
 8009a2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009a32:	601a      	str	r2, [r3, #0]
 8009a34:	f3bf 8f4f 	dsb	sy
 8009a38:	f3bf 8f6f 	isb	sy
 8009a3c:	e75e      	b.n	80098fc <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8009a3e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009a40:	f000 f8d0 	bl	8009be4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009a44:	f000 fca6 	bl	800a394 <xTaskResumeAll>
 8009a48:	e758      	b.n	80098fc <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8009a4a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009a4c:	f000 f8ca 	bl	8009be4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009a50:	f000 fca0 	bl	800a394 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009a54:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009a56:	f000 f917 	bl	8009c88 <prvIsQueueEmpty>
 8009a5a:	4603      	mov	r3, r0
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	f43f af4d 	beq.w	80098fc <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8009a62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d00d      	beq.n	8009a84 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8009a68:	f001 fbbc 	bl	800b1e4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8009a6c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009a6e:	f000 f811 	bl	8009a94 <prvGetDisinheritPriorityAfterTimeout>
 8009a72:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8009a74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a76:	689b      	ldr	r3, [r3, #8]
 8009a78:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009a7a:	4618      	mov	r0, r3
 8009a7c:	f001 f97a 	bl	800ad74 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8009a80:	f001 fbe0 	bl	800b244 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009a84:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009a86:	4618      	mov	r0, r3
 8009a88:	3738      	adds	r7, #56	; 0x38
 8009a8a:	46bd      	mov	sp, r7
 8009a8c:	bd80      	pop	{r7, pc}
 8009a8e:	bf00      	nop
 8009a90:	e000ed04 	.word	0xe000ed04

08009a94 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8009a94:	b480      	push	{r7}
 8009a96:	b085      	sub	sp, #20
 8009a98:	af00      	add	r7, sp, #0
 8009a9a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d006      	beq.n	8009ab2 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	f1c3 0307 	rsb	r3, r3, #7
 8009aae:	60fb      	str	r3, [r7, #12]
 8009ab0:	e001      	b.n	8009ab6 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8009ab2:	2300      	movs	r3, #0
 8009ab4:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8009ab6:	68fb      	ldr	r3, [r7, #12]
	}
 8009ab8:	4618      	mov	r0, r3
 8009aba:	3714      	adds	r7, #20
 8009abc:	46bd      	mov	sp, r7
 8009abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ac2:	4770      	bx	lr

08009ac4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009ac4:	b580      	push	{r7, lr}
 8009ac6:	b086      	sub	sp, #24
 8009ac8:	af00      	add	r7, sp, #0
 8009aca:	60f8      	str	r0, [r7, #12]
 8009acc:	60b9      	str	r1, [r7, #8]
 8009ace:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009ad0:	2300      	movs	r3, #0
 8009ad2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009ad4:	68fb      	ldr	r3, [r7, #12]
 8009ad6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ad8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d10d      	bne.n	8009afe <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d14d      	bne.n	8009b86 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	689b      	ldr	r3, [r3, #8]
 8009aee:	4618      	mov	r0, r3
 8009af0:	f001 f8ba 	bl	800ac68 <xTaskPriorityDisinherit>
 8009af4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	2200      	movs	r2, #0
 8009afa:	609a      	str	r2, [r3, #8]
 8009afc:	e043      	b.n	8009b86 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d119      	bne.n	8009b38 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	6858      	ldr	r0, [r3, #4]
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b0c:	461a      	mov	r2, r3
 8009b0e:	68b9      	ldr	r1, [r7, #8]
 8009b10:	f00f f802 	bl	8018b18 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009b14:	68fb      	ldr	r3, [r7, #12]
 8009b16:	685a      	ldr	r2, [r3, #4]
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b1c:	441a      	add	r2, r3
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	685a      	ldr	r2, [r3, #4]
 8009b26:	68fb      	ldr	r3, [r7, #12]
 8009b28:	689b      	ldr	r3, [r3, #8]
 8009b2a:	429a      	cmp	r2, r3
 8009b2c:	d32b      	bcc.n	8009b86 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	681a      	ldr	r2, [r3, #0]
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	605a      	str	r2, [r3, #4]
 8009b36:	e026      	b.n	8009b86 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	68d8      	ldr	r0, [r3, #12]
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b40:	461a      	mov	r2, r3
 8009b42:	68b9      	ldr	r1, [r7, #8]
 8009b44:	f00e ffe8 	bl	8018b18 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	68da      	ldr	r2, [r3, #12]
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b50:	425b      	negs	r3, r3
 8009b52:	441a      	add	r2, r3
 8009b54:	68fb      	ldr	r3, [r7, #12]
 8009b56:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	68da      	ldr	r2, [r3, #12]
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	429a      	cmp	r2, r3
 8009b62:	d207      	bcs.n	8009b74 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	689a      	ldr	r2, [r3, #8]
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b6c:	425b      	negs	r3, r3
 8009b6e:	441a      	add	r2, r3
 8009b70:	68fb      	ldr	r3, [r7, #12]
 8009b72:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	2b02      	cmp	r3, #2
 8009b78:	d105      	bne.n	8009b86 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009b7a:	693b      	ldr	r3, [r7, #16]
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	d002      	beq.n	8009b86 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009b80:	693b      	ldr	r3, [r7, #16]
 8009b82:	3b01      	subs	r3, #1
 8009b84:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009b86:	693b      	ldr	r3, [r7, #16]
 8009b88:	1c5a      	adds	r2, r3, #1
 8009b8a:	68fb      	ldr	r3, [r7, #12]
 8009b8c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8009b8e:	697b      	ldr	r3, [r7, #20]
}
 8009b90:	4618      	mov	r0, r3
 8009b92:	3718      	adds	r7, #24
 8009b94:	46bd      	mov	sp, r7
 8009b96:	bd80      	pop	{r7, pc}

08009b98 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8009b98:	b580      	push	{r7, lr}
 8009b9a:	b082      	sub	sp, #8
 8009b9c:	af00      	add	r7, sp, #0
 8009b9e:	6078      	str	r0, [r7, #4]
 8009ba0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d018      	beq.n	8009bdc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	68da      	ldr	r2, [r3, #12]
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009bb2:	441a      	add	r2, r3
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	68da      	ldr	r2, [r3, #12]
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	689b      	ldr	r3, [r3, #8]
 8009bc0:	429a      	cmp	r2, r3
 8009bc2:	d303      	bcc.n	8009bcc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	681a      	ldr	r2, [r3, #0]
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	68d9      	ldr	r1, [r3, #12]
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009bd4:	461a      	mov	r2, r3
 8009bd6:	6838      	ldr	r0, [r7, #0]
 8009bd8:	f00e ff9e 	bl	8018b18 <memcpy>
	}
}
 8009bdc:	bf00      	nop
 8009bde:	3708      	adds	r7, #8
 8009be0:	46bd      	mov	sp, r7
 8009be2:	bd80      	pop	{r7, pc}

08009be4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009be4:	b580      	push	{r7, lr}
 8009be6:	b084      	sub	sp, #16
 8009be8:	af00      	add	r7, sp, #0
 8009bea:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009bec:	f001 fafa 	bl	800b1e4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009bf6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009bf8:	e011      	b.n	8009c1e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d012      	beq.n	8009c28 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	3324      	adds	r3, #36	; 0x24
 8009c06:	4618      	mov	r0, r3
 8009c08:	f000 fddc 	bl	800a7c4 <xTaskRemoveFromEventList>
 8009c0c:	4603      	mov	r3, r0
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d001      	beq.n	8009c16 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8009c12:	f000 feb1 	bl	800a978 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8009c16:	7bfb      	ldrb	r3, [r7, #15]
 8009c18:	3b01      	subs	r3, #1
 8009c1a:	b2db      	uxtb	r3, r3
 8009c1c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009c1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	dce9      	bgt.n	8009bfa <prvUnlockQueue+0x16>
 8009c26:	e000      	b.n	8009c2a <prvUnlockQueue+0x46>
					break;
 8009c28:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	22ff      	movs	r2, #255	; 0xff
 8009c2e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8009c32:	f001 fb07 	bl	800b244 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8009c36:	f001 fad5 	bl	800b1e4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009c40:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009c42:	e011      	b.n	8009c68 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	691b      	ldr	r3, [r3, #16]
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	d012      	beq.n	8009c72 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	3310      	adds	r3, #16
 8009c50:	4618      	mov	r0, r3
 8009c52:	f000 fdb7 	bl	800a7c4 <xTaskRemoveFromEventList>
 8009c56:	4603      	mov	r3, r0
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	d001      	beq.n	8009c60 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009c5c:	f000 fe8c 	bl	800a978 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009c60:	7bbb      	ldrb	r3, [r7, #14]
 8009c62:	3b01      	subs	r3, #1
 8009c64:	b2db      	uxtb	r3, r3
 8009c66:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009c68:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	dce9      	bgt.n	8009c44 <prvUnlockQueue+0x60>
 8009c70:	e000      	b.n	8009c74 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8009c72:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	22ff      	movs	r2, #255	; 0xff
 8009c78:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8009c7c:	f001 fae2 	bl	800b244 <vPortExitCritical>
}
 8009c80:	bf00      	nop
 8009c82:	3710      	adds	r7, #16
 8009c84:	46bd      	mov	sp, r7
 8009c86:	bd80      	pop	{r7, pc}

08009c88 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8009c88:	b580      	push	{r7, lr}
 8009c8a:	b084      	sub	sp, #16
 8009c8c:	af00      	add	r7, sp, #0
 8009c8e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009c90:	f001 faa8 	bl	800b1e4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d102      	bne.n	8009ca2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8009c9c:	2301      	movs	r3, #1
 8009c9e:	60fb      	str	r3, [r7, #12]
 8009ca0:	e001      	b.n	8009ca6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009ca2:	2300      	movs	r3, #0
 8009ca4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009ca6:	f001 facd 	bl	800b244 <vPortExitCritical>

	return xReturn;
 8009caa:	68fb      	ldr	r3, [r7, #12]
}
 8009cac:	4618      	mov	r0, r3
 8009cae:	3710      	adds	r7, #16
 8009cb0:	46bd      	mov	sp, r7
 8009cb2:	bd80      	pop	{r7, pc}

08009cb4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8009cb4:	b580      	push	{r7, lr}
 8009cb6:	b084      	sub	sp, #16
 8009cb8:	af00      	add	r7, sp, #0
 8009cba:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009cbc:	f001 fa92 	bl	800b1e4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009cc8:	429a      	cmp	r2, r3
 8009cca:	d102      	bne.n	8009cd2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8009ccc:	2301      	movs	r3, #1
 8009cce:	60fb      	str	r3, [r7, #12]
 8009cd0:	e001      	b.n	8009cd6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8009cd2:	2300      	movs	r3, #0
 8009cd4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009cd6:	f001 fab5 	bl	800b244 <vPortExitCritical>

	return xReturn;
 8009cda:	68fb      	ldr	r3, [r7, #12]
}
 8009cdc:	4618      	mov	r0, r3
 8009cde:	3710      	adds	r7, #16
 8009ce0:	46bd      	mov	sp, r7
 8009ce2:	bd80      	pop	{r7, pc}

08009ce4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009ce4:	b580      	push	{r7, lr}
 8009ce6:	b08e      	sub	sp, #56	; 0x38
 8009ce8:	af04      	add	r7, sp, #16
 8009cea:	60f8      	str	r0, [r7, #12]
 8009cec:	60b9      	str	r1, [r7, #8]
 8009cee:	607a      	str	r2, [r7, #4]
 8009cf0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009cf2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	d10a      	bne.n	8009d0e <xTaskCreateStatic+0x2a>
	__asm volatile
 8009cf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cfc:	f383 8811 	msr	BASEPRI, r3
 8009d00:	f3bf 8f6f 	isb	sy
 8009d04:	f3bf 8f4f 	dsb	sy
 8009d08:	623b      	str	r3, [r7, #32]
}
 8009d0a:	bf00      	nop
 8009d0c:	e7fe      	b.n	8009d0c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8009d0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d10a      	bne.n	8009d2a <xTaskCreateStatic+0x46>
	__asm volatile
 8009d14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d18:	f383 8811 	msr	BASEPRI, r3
 8009d1c:	f3bf 8f6f 	isb	sy
 8009d20:	f3bf 8f4f 	dsb	sy
 8009d24:	61fb      	str	r3, [r7, #28]
}
 8009d26:	bf00      	nop
 8009d28:	e7fe      	b.n	8009d28 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8009d2a:	2364      	movs	r3, #100	; 0x64
 8009d2c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009d2e:	693b      	ldr	r3, [r7, #16]
 8009d30:	2b64      	cmp	r3, #100	; 0x64
 8009d32:	d00a      	beq.n	8009d4a <xTaskCreateStatic+0x66>
	__asm volatile
 8009d34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d38:	f383 8811 	msr	BASEPRI, r3
 8009d3c:	f3bf 8f6f 	isb	sy
 8009d40:	f3bf 8f4f 	dsb	sy
 8009d44:	61bb      	str	r3, [r7, #24]
}
 8009d46:	bf00      	nop
 8009d48:	e7fe      	b.n	8009d48 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009d4a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009d4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d01e      	beq.n	8009d90 <xTaskCreateStatic+0xac>
 8009d52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d01b      	beq.n	8009d90 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009d58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d5a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009d5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d5e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009d60:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009d62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d64:	2202      	movs	r2, #2
 8009d66:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009d6a:	2300      	movs	r3, #0
 8009d6c:	9303      	str	r3, [sp, #12]
 8009d6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d70:	9302      	str	r3, [sp, #8]
 8009d72:	f107 0314 	add.w	r3, r7, #20
 8009d76:	9301      	str	r3, [sp, #4]
 8009d78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d7a:	9300      	str	r3, [sp, #0]
 8009d7c:	683b      	ldr	r3, [r7, #0]
 8009d7e:	687a      	ldr	r2, [r7, #4]
 8009d80:	68b9      	ldr	r1, [r7, #8]
 8009d82:	68f8      	ldr	r0, [r7, #12]
 8009d84:	f000 f850 	bl	8009e28 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009d88:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009d8a:	f000 f8e3 	bl	8009f54 <prvAddNewTaskToReadyList>
 8009d8e:	e001      	b.n	8009d94 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8009d90:	2300      	movs	r3, #0
 8009d92:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8009d94:	697b      	ldr	r3, [r7, #20]
	}
 8009d96:	4618      	mov	r0, r3
 8009d98:	3728      	adds	r7, #40	; 0x28
 8009d9a:	46bd      	mov	sp, r7
 8009d9c:	bd80      	pop	{r7, pc}

08009d9e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009d9e:	b580      	push	{r7, lr}
 8009da0:	b08c      	sub	sp, #48	; 0x30
 8009da2:	af04      	add	r7, sp, #16
 8009da4:	60f8      	str	r0, [r7, #12]
 8009da6:	60b9      	str	r1, [r7, #8]
 8009da8:	603b      	str	r3, [r7, #0]
 8009daa:	4613      	mov	r3, r2
 8009dac:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009dae:	88fb      	ldrh	r3, [r7, #6]
 8009db0:	009b      	lsls	r3, r3, #2
 8009db2:	4618      	mov	r0, r3
 8009db4:	f001 fb38 	bl	800b428 <pvPortMalloc>
 8009db8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009dba:	697b      	ldr	r3, [r7, #20]
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	d00e      	beq.n	8009dde <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009dc0:	2064      	movs	r0, #100	; 0x64
 8009dc2:	f001 fb31 	bl	800b428 <pvPortMalloc>
 8009dc6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009dc8:	69fb      	ldr	r3, [r7, #28]
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	d003      	beq.n	8009dd6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009dce:	69fb      	ldr	r3, [r7, #28]
 8009dd0:	697a      	ldr	r2, [r7, #20]
 8009dd2:	631a      	str	r2, [r3, #48]	; 0x30
 8009dd4:	e005      	b.n	8009de2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009dd6:	6978      	ldr	r0, [r7, #20]
 8009dd8:	f001 fbf6 	bl	800b5c8 <vPortFree>
 8009ddc:	e001      	b.n	8009de2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009dde:	2300      	movs	r3, #0
 8009de0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009de2:	69fb      	ldr	r3, [r7, #28]
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	d017      	beq.n	8009e18 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009de8:	69fb      	ldr	r3, [r7, #28]
 8009dea:	2200      	movs	r2, #0
 8009dec:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009df0:	88fa      	ldrh	r2, [r7, #6]
 8009df2:	2300      	movs	r3, #0
 8009df4:	9303      	str	r3, [sp, #12]
 8009df6:	69fb      	ldr	r3, [r7, #28]
 8009df8:	9302      	str	r3, [sp, #8]
 8009dfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009dfc:	9301      	str	r3, [sp, #4]
 8009dfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e00:	9300      	str	r3, [sp, #0]
 8009e02:	683b      	ldr	r3, [r7, #0]
 8009e04:	68b9      	ldr	r1, [r7, #8]
 8009e06:	68f8      	ldr	r0, [r7, #12]
 8009e08:	f000 f80e 	bl	8009e28 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009e0c:	69f8      	ldr	r0, [r7, #28]
 8009e0e:	f000 f8a1 	bl	8009f54 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009e12:	2301      	movs	r3, #1
 8009e14:	61bb      	str	r3, [r7, #24]
 8009e16:	e002      	b.n	8009e1e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009e18:	f04f 33ff 	mov.w	r3, #4294967295
 8009e1c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009e1e:	69bb      	ldr	r3, [r7, #24]
	}
 8009e20:	4618      	mov	r0, r3
 8009e22:	3720      	adds	r7, #32
 8009e24:	46bd      	mov	sp, r7
 8009e26:	bd80      	pop	{r7, pc}

08009e28 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009e28:	b580      	push	{r7, lr}
 8009e2a:	b088      	sub	sp, #32
 8009e2c:	af00      	add	r7, sp, #0
 8009e2e:	60f8      	str	r0, [r7, #12]
 8009e30:	60b9      	str	r1, [r7, #8]
 8009e32:	607a      	str	r2, [r7, #4]
 8009e34:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8009e36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e38:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	009b      	lsls	r3, r3, #2
 8009e3e:	461a      	mov	r2, r3
 8009e40:	21a5      	movs	r1, #165	; 0xa5
 8009e42:	f00e fe77 	bl	8018b34 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009e46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e48:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8009e50:	3b01      	subs	r3, #1
 8009e52:	009b      	lsls	r3, r3, #2
 8009e54:	4413      	add	r3, r2
 8009e56:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009e58:	69bb      	ldr	r3, [r7, #24]
 8009e5a:	f023 0307 	bic.w	r3, r3, #7
 8009e5e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009e60:	69bb      	ldr	r3, [r7, #24]
 8009e62:	f003 0307 	and.w	r3, r3, #7
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d00a      	beq.n	8009e80 <prvInitialiseNewTask+0x58>
	__asm volatile
 8009e6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e6e:	f383 8811 	msr	BASEPRI, r3
 8009e72:	f3bf 8f6f 	isb	sy
 8009e76:	f3bf 8f4f 	dsb	sy
 8009e7a:	617b      	str	r3, [r7, #20]
}
 8009e7c:	bf00      	nop
 8009e7e:	e7fe      	b.n	8009e7e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009e80:	68bb      	ldr	r3, [r7, #8]
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	d01f      	beq.n	8009ec6 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009e86:	2300      	movs	r3, #0
 8009e88:	61fb      	str	r3, [r7, #28]
 8009e8a:	e012      	b.n	8009eb2 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009e8c:	68ba      	ldr	r2, [r7, #8]
 8009e8e:	69fb      	ldr	r3, [r7, #28]
 8009e90:	4413      	add	r3, r2
 8009e92:	7819      	ldrb	r1, [r3, #0]
 8009e94:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009e96:	69fb      	ldr	r3, [r7, #28]
 8009e98:	4413      	add	r3, r2
 8009e9a:	3334      	adds	r3, #52	; 0x34
 8009e9c:	460a      	mov	r2, r1
 8009e9e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009ea0:	68ba      	ldr	r2, [r7, #8]
 8009ea2:	69fb      	ldr	r3, [r7, #28]
 8009ea4:	4413      	add	r3, r2
 8009ea6:	781b      	ldrb	r3, [r3, #0]
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	d006      	beq.n	8009eba <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009eac:	69fb      	ldr	r3, [r7, #28]
 8009eae:	3301      	adds	r3, #1
 8009eb0:	61fb      	str	r3, [r7, #28]
 8009eb2:	69fb      	ldr	r3, [r7, #28]
 8009eb4:	2b0f      	cmp	r3, #15
 8009eb6:	d9e9      	bls.n	8009e8c <prvInitialiseNewTask+0x64>
 8009eb8:	e000      	b.n	8009ebc <prvInitialiseNewTask+0x94>
			{
				break;
 8009eba:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009ebc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ebe:	2200      	movs	r2, #0
 8009ec0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009ec4:	e003      	b.n	8009ece <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009ec6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ec8:	2200      	movs	r2, #0
 8009eca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009ece:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ed0:	2b06      	cmp	r3, #6
 8009ed2:	d901      	bls.n	8009ed8 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009ed4:	2306      	movs	r3, #6
 8009ed6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009ed8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009eda:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009edc:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009ede:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ee0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009ee2:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8009ee4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ee6:	2200      	movs	r2, #0
 8009ee8:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009eea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009eec:	3304      	adds	r3, #4
 8009eee:	4618      	mov	r0, r3
 8009ef0:	f7ff f831 	bl	8008f56 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009ef4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ef6:	3318      	adds	r3, #24
 8009ef8:	4618      	mov	r0, r3
 8009efa:	f7ff f82c 	bl	8008f56 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009efe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f00:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009f02:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009f04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f06:	f1c3 0207 	rsb	r2, r3, #7
 8009f0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f0c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009f0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f10:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009f12:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* portCRITICAL_NESTING_IN_TCB */

	#if ( configUSE_APPLICATION_TASK_TAG == 1 )
	{
		pxNewTCB->pxTaskTag = NULL;
 8009f14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f16:	2200      	movs	r2, #0
 8009f18:	655a      	str	r2, [r3, #84]	; 0x54
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 8009f1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f1c:	2200      	movs	r2, #0
 8009f1e:	659a      	str	r2, [r3, #88]	; 0x58
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009f20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f22:	2200      	movs	r2, #0
 8009f24:	65da      	str	r2, [r3, #92]	; 0x5c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009f26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f28:	2200      	movs	r2, #0
 8009f2a:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009f2e:	683a      	ldr	r2, [r7, #0]
 8009f30:	68f9      	ldr	r1, [r7, #12]
 8009f32:	69b8      	ldr	r0, [r7, #24]
 8009f34:	f001 f826 	bl	800af84 <pxPortInitialiseStack>
 8009f38:	4602      	mov	r2, r0
 8009f3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f3c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009f3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009f40:	2b00      	cmp	r3, #0
 8009f42:	d002      	beq.n	8009f4a <prvInitialiseNewTask+0x122>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009f44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009f46:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009f48:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009f4a:	bf00      	nop
 8009f4c:	3720      	adds	r7, #32
 8009f4e:	46bd      	mov	sp, r7
 8009f50:	bd80      	pop	{r7, pc}
	...

08009f54 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009f54:	b580      	push	{r7, lr}
 8009f56:	b082      	sub	sp, #8
 8009f58:	af00      	add	r7, sp, #0
 8009f5a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009f5c:	f001 f942 	bl	800b1e4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009f60:	4b2c      	ldr	r3, [pc, #176]	; (800a014 <prvAddNewTaskToReadyList+0xc0>)
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	3301      	adds	r3, #1
 8009f66:	4a2b      	ldr	r2, [pc, #172]	; (800a014 <prvAddNewTaskToReadyList+0xc0>)
 8009f68:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009f6a:	4b2b      	ldr	r3, [pc, #172]	; (800a018 <prvAddNewTaskToReadyList+0xc4>)
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	d109      	bne.n	8009f86 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009f72:	4a29      	ldr	r2, [pc, #164]	; (800a018 <prvAddNewTaskToReadyList+0xc4>)
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009f78:	4b26      	ldr	r3, [pc, #152]	; (800a014 <prvAddNewTaskToReadyList+0xc0>)
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	2b01      	cmp	r3, #1
 8009f7e:	d110      	bne.n	8009fa2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009f80:	f000 fd20 	bl	800a9c4 <prvInitialiseTaskLists>
 8009f84:	e00d      	b.n	8009fa2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009f86:	4b25      	ldr	r3, [pc, #148]	; (800a01c <prvAddNewTaskToReadyList+0xc8>)
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	d109      	bne.n	8009fa2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009f8e:	4b22      	ldr	r3, [pc, #136]	; (800a018 <prvAddNewTaskToReadyList+0xc4>)
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f98:	429a      	cmp	r2, r3
 8009f9a:	d802      	bhi.n	8009fa2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009f9c:	4a1e      	ldr	r2, [pc, #120]	; (800a018 <prvAddNewTaskToReadyList+0xc4>)
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009fa2:	4b1f      	ldr	r3, [pc, #124]	; (800a020 <prvAddNewTaskToReadyList+0xcc>)
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	3301      	adds	r3, #1
 8009fa8:	4a1d      	ldr	r2, [pc, #116]	; (800a020 <prvAddNewTaskToReadyList+0xcc>)
 8009faa:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009fac:	4b1c      	ldr	r3, [pc, #112]	; (800a020 <prvAddNewTaskToReadyList+0xcc>)
 8009fae:	681a      	ldr	r2, [r3, #0]
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009fb8:	2201      	movs	r2, #1
 8009fba:	409a      	lsls	r2, r3
 8009fbc:	4b19      	ldr	r3, [pc, #100]	; (800a024 <prvAddNewTaskToReadyList+0xd0>)
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	4313      	orrs	r3, r2
 8009fc2:	4a18      	ldr	r2, [pc, #96]	; (800a024 <prvAddNewTaskToReadyList+0xd0>)
 8009fc4:	6013      	str	r3, [r2, #0]
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009fca:	4613      	mov	r3, r2
 8009fcc:	009b      	lsls	r3, r3, #2
 8009fce:	4413      	add	r3, r2
 8009fd0:	009b      	lsls	r3, r3, #2
 8009fd2:	4a15      	ldr	r2, [pc, #84]	; (800a028 <prvAddNewTaskToReadyList+0xd4>)
 8009fd4:	441a      	add	r2, r3
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	3304      	adds	r3, #4
 8009fda:	4619      	mov	r1, r3
 8009fdc:	4610      	mov	r0, r2
 8009fde:	f7fe ffc7 	bl	8008f70 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009fe2:	f001 f92f 	bl	800b244 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009fe6:	4b0d      	ldr	r3, [pc, #52]	; (800a01c <prvAddNewTaskToReadyList+0xc8>)
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d00e      	beq.n	800a00c <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009fee:	4b0a      	ldr	r3, [pc, #40]	; (800a018 <prvAddNewTaskToReadyList+0xc4>)
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ff8:	429a      	cmp	r2, r3
 8009ffa:	d207      	bcs.n	800a00c <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009ffc:	4b0b      	ldr	r3, [pc, #44]	; (800a02c <prvAddNewTaskToReadyList+0xd8>)
 8009ffe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a002:	601a      	str	r2, [r3, #0]
 800a004:	f3bf 8f4f 	dsb	sy
 800a008:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a00c:	bf00      	nop
 800a00e:	3708      	adds	r7, #8
 800a010:	46bd      	mov	sp, r7
 800a012:	bd80      	pop	{r7, pc}
 800a014:	200007b4 	.word	0x200007b4
 800a018:	200006b4 	.word	0x200006b4
 800a01c:	200007c0 	.word	0x200007c0
 800a020:	200007d0 	.word	0x200007d0
 800a024:	200007bc 	.word	0x200007bc
 800a028:	200006b8 	.word	0x200006b8
 800a02c:	e000ed04 	.word	0xe000ed04

0800a030 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 800a030:	b580      	push	{r7, lr}
 800a032:	b084      	sub	sp, #16
 800a034:	af00      	add	r7, sp, #0
 800a036:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800a038:	f001 f8d4 	bl	800b1e4 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	2b00      	cmp	r3, #0
 800a040:	d102      	bne.n	800a048 <vTaskDelete+0x18>
 800a042:	4b39      	ldr	r3, [pc, #228]	; (800a128 <vTaskDelete+0xf8>)
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	e000      	b.n	800a04a <vTaskDelete+0x1a>
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	3304      	adds	r3, #4
 800a050:	4618      	mov	r0, r3
 800a052:	f7fe ffea 	bl	800902a <uxListRemove>
 800a056:	4603      	mov	r3, r0
 800a058:	2b00      	cmp	r3, #0
 800a05a:	d115      	bne.n	800a088 <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800a05c:	68fb      	ldr	r3, [r7, #12]
 800a05e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a060:	4932      	ldr	r1, [pc, #200]	; (800a12c <vTaskDelete+0xfc>)
 800a062:	4613      	mov	r3, r2
 800a064:	009b      	lsls	r3, r3, #2
 800a066:	4413      	add	r3, r2
 800a068:	009b      	lsls	r3, r3, #2
 800a06a:	440b      	add	r3, r1
 800a06c:	681b      	ldr	r3, [r3, #0]
 800a06e:	2b00      	cmp	r3, #0
 800a070:	d10a      	bne.n	800a088 <vTaskDelete+0x58>
 800a072:	68fb      	ldr	r3, [r7, #12]
 800a074:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a076:	2201      	movs	r2, #1
 800a078:	fa02 f303 	lsl.w	r3, r2, r3
 800a07c:	43da      	mvns	r2, r3
 800a07e:	4b2c      	ldr	r3, [pc, #176]	; (800a130 <vTaskDelete+0x100>)
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	4013      	ands	r3, r2
 800a084:	4a2a      	ldr	r2, [pc, #168]	; (800a130 <vTaskDelete+0x100>)
 800a086:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a088:	68fb      	ldr	r3, [r7, #12]
 800a08a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d004      	beq.n	800a09a <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a090:	68fb      	ldr	r3, [r7, #12]
 800a092:	3318      	adds	r3, #24
 800a094:	4618      	mov	r0, r3
 800a096:	f7fe ffc8 	bl	800902a <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 800a09a:	4b26      	ldr	r3, [pc, #152]	; (800a134 <vTaskDelete+0x104>)
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	3301      	adds	r3, #1
 800a0a0:	4a24      	ldr	r2, [pc, #144]	; (800a134 <vTaskDelete+0x104>)
 800a0a2:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 800a0a4:	4b20      	ldr	r3, [pc, #128]	; (800a128 <vTaskDelete+0xf8>)
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	68fa      	ldr	r2, [r7, #12]
 800a0aa:	429a      	cmp	r2, r3
 800a0ac:	d10b      	bne.n	800a0c6 <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	3304      	adds	r3, #4
 800a0b2:	4619      	mov	r1, r3
 800a0b4:	4820      	ldr	r0, [pc, #128]	; (800a138 <vTaskDelete+0x108>)
 800a0b6:	f7fe ff5b 	bl	8008f70 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 800a0ba:	4b20      	ldr	r3, [pc, #128]	; (800a13c <vTaskDelete+0x10c>)
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	3301      	adds	r3, #1
 800a0c0:	4a1e      	ldr	r2, [pc, #120]	; (800a13c <vTaskDelete+0x10c>)
 800a0c2:	6013      	str	r3, [r2, #0]
 800a0c4:	e009      	b.n	800a0da <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 800a0c6:	4b1e      	ldr	r3, [pc, #120]	; (800a140 <vTaskDelete+0x110>)
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	3b01      	subs	r3, #1
 800a0cc:	4a1c      	ldr	r2, [pc, #112]	; (800a140 <vTaskDelete+0x110>)
 800a0ce:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 800a0d0:	68f8      	ldr	r0, [r7, #12]
 800a0d2:	f000 fce5 	bl	800aaa0 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 800a0d6:	f000 fd13 	bl	800ab00 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 800a0da:	f001 f8b3 	bl	800b244 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 800a0de:	4b19      	ldr	r3, [pc, #100]	; (800a144 <vTaskDelete+0x114>)
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d01b      	beq.n	800a11e <vTaskDelete+0xee>
		{
			if( pxTCB == pxCurrentTCB )
 800a0e6:	4b10      	ldr	r3, [pc, #64]	; (800a128 <vTaskDelete+0xf8>)
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	68fa      	ldr	r2, [r7, #12]
 800a0ec:	429a      	cmp	r2, r3
 800a0ee:	d116      	bne.n	800a11e <vTaskDelete+0xee>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 800a0f0:	4b15      	ldr	r3, [pc, #84]	; (800a148 <vTaskDelete+0x118>)
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	d00a      	beq.n	800a10e <vTaskDelete+0xde>
	__asm volatile
 800a0f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0fc:	f383 8811 	msr	BASEPRI, r3
 800a100:	f3bf 8f6f 	isb	sy
 800a104:	f3bf 8f4f 	dsb	sy
 800a108:	60bb      	str	r3, [r7, #8]
}
 800a10a:	bf00      	nop
 800a10c:	e7fe      	b.n	800a10c <vTaskDelete+0xdc>
				portYIELD_WITHIN_API();
 800a10e:	4b0f      	ldr	r3, [pc, #60]	; (800a14c <vTaskDelete+0x11c>)
 800a110:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a114:	601a      	str	r2, [r3, #0]
 800a116:	f3bf 8f4f 	dsb	sy
 800a11a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800a11e:	bf00      	nop
 800a120:	3710      	adds	r7, #16
 800a122:	46bd      	mov	sp, r7
 800a124:	bd80      	pop	{r7, pc}
 800a126:	bf00      	nop
 800a128:	200006b4 	.word	0x200006b4
 800a12c:	200006b8 	.word	0x200006b8
 800a130:	200007bc 	.word	0x200007bc
 800a134:	200007d0 	.word	0x200007d0
 800a138:	20000788 	.word	0x20000788
 800a13c:	2000079c 	.word	0x2000079c
 800a140:	200007b4 	.word	0x200007b4
 800a144:	200007c0 	.word	0x200007c0
 800a148:	200007dc 	.word	0x200007dc
 800a14c:	e000ed04 	.word	0xe000ed04

0800a150 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800a150:	b580      	push	{r7, lr}
 800a152:	b08a      	sub	sp, #40	; 0x28
 800a154:	af00      	add	r7, sp, #0
 800a156:	6078      	str	r0, [r7, #4]
 800a158:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800a15a:	2300      	movs	r3, #0
 800a15c:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	2b00      	cmp	r3, #0
 800a162:	d10a      	bne.n	800a17a <vTaskDelayUntil+0x2a>
	__asm volatile
 800a164:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a168:	f383 8811 	msr	BASEPRI, r3
 800a16c:	f3bf 8f6f 	isb	sy
 800a170:	f3bf 8f4f 	dsb	sy
 800a174:	617b      	str	r3, [r7, #20]
}
 800a176:	bf00      	nop
 800a178:	e7fe      	b.n	800a178 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 800a17a:	683b      	ldr	r3, [r7, #0]
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d10a      	bne.n	800a196 <vTaskDelayUntil+0x46>
	__asm volatile
 800a180:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a184:	f383 8811 	msr	BASEPRI, r3
 800a188:	f3bf 8f6f 	isb	sy
 800a18c:	f3bf 8f4f 	dsb	sy
 800a190:	613b      	str	r3, [r7, #16]
}
 800a192:	bf00      	nop
 800a194:	e7fe      	b.n	800a194 <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 800a196:	4b2a      	ldr	r3, [pc, #168]	; (800a240 <vTaskDelayUntil+0xf0>)
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	2b00      	cmp	r3, #0
 800a19c:	d00a      	beq.n	800a1b4 <vTaskDelayUntil+0x64>
	__asm volatile
 800a19e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1a2:	f383 8811 	msr	BASEPRI, r3
 800a1a6:	f3bf 8f6f 	isb	sy
 800a1aa:	f3bf 8f4f 	dsb	sy
 800a1ae:	60fb      	str	r3, [r7, #12]
}
 800a1b0:	bf00      	nop
 800a1b2:	e7fe      	b.n	800a1b2 <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 800a1b4:	f000 f8e0 	bl	800a378 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800a1b8:	4b22      	ldr	r3, [pc, #136]	; (800a244 <vTaskDelayUntil+0xf4>)
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	683a      	ldr	r2, [r7, #0]
 800a1c4:	4413      	add	r3, r2
 800a1c6:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	6a3a      	ldr	r2, [r7, #32]
 800a1ce:	429a      	cmp	r2, r3
 800a1d0:	d20b      	bcs.n	800a1ea <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	69fa      	ldr	r2, [r7, #28]
 800a1d8:	429a      	cmp	r2, r3
 800a1da:	d211      	bcs.n	800a200 <vTaskDelayUntil+0xb0>
 800a1dc:	69fa      	ldr	r2, [r7, #28]
 800a1de:	6a3b      	ldr	r3, [r7, #32]
 800a1e0:	429a      	cmp	r2, r3
 800a1e2:	d90d      	bls.n	800a200 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800a1e4:	2301      	movs	r3, #1
 800a1e6:	627b      	str	r3, [r7, #36]	; 0x24
 800a1e8:	e00a      	b.n	800a200 <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	69fa      	ldr	r2, [r7, #28]
 800a1f0:	429a      	cmp	r2, r3
 800a1f2:	d303      	bcc.n	800a1fc <vTaskDelayUntil+0xac>
 800a1f4:	69fa      	ldr	r2, [r7, #28]
 800a1f6:	6a3b      	ldr	r3, [r7, #32]
 800a1f8:	429a      	cmp	r2, r3
 800a1fa:	d901      	bls.n	800a200 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800a1fc:	2301      	movs	r3, #1
 800a1fe:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	69fa      	ldr	r2, [r7, #28]
 800a204:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800a206:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a208:	2b00      	cmp	r3, #0
 800a20a:	d006      	beq.n	800a21a <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800a20c:	69fa      	ldr	r2, [r7, #28]
 800a20e:	6a3b      	ldr	r3, [r7, #32]
 800a210:	1ad3      	subs	r3, r2, r3
 800a212:	2100      	movs	r1, #0
 800a214:	4618      	mov	r0, r3
 800a216:	f000 fe4f 	bl	800aeb8 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800a21a:	f000 f8bb 	bl	800a394 <xTaskResumeAll>
 800a21e:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a220:	69bb      	ldr	r3, [r7, #24]
 800a222:	2b00      	cmp	r3, #0
 800a224:	d107      	bne.n	800a236 <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 800a226:	4b08      	ldr	r3, [pc, #32]	; (800a248 <vTaskDelayUntil+0xf8>)
 800a228:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a22c:	601a      	str	r2, [r3, #0]
 800a22e:	f3bf 8f4f 	dsb	sy
 800a232:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a236:	bf00      	nop
 800a238:	3728      	adds	r7, #40	; 0x28
 800a23a:	46bd      	mov	sp, r7
 800a23c:	bd80      	pop	{r7, pc}
 800a23e:	bf00      	nop
 800a240:	200007dc 	.word	0x200007dc
 800a244:	200007b8 	.word	0x200007b8
 800a248:	e000ed04 	.word	0xe000ed04

0800a24c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800a24c:	b580      	push	{r7, lr}
 800a24e:	b084      	sub	sp, #16
 800a250:	af00      	add	r7, sp, #0
 800a252:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800a254:	2300      	movs	r3, #0
 800a256:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d017      	beq.n	800a28e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a25e:	4b13      	ldr	r3, [pc, #76]	; (800a2ac <vTaskDelay+0x60>)
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	2b00      	cmp	r3, #0
 800a264:	d00a      	beq.n	800a27c <vTaskDelay+0x30>
	__asm volatile
 800a266:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a26a:	f383 8811 	msr	BASEPRI, r3
 800a26e:	f3bf 8f6f 	isb	sy
 800a272:	f3bf 8f4f 	dsb	sy
 800a276:	60bb      	str	r3, [r7, #8]
}
 800a278:	bf00      	nop
 800a27a:	e7fe      	b.n	800a27a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800a27c:	f000 f87c 	bl	800a378 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a280:	2100      	movs	r1, #0
 800a282:	6878      	ldr	r0, [r7, #4]
 800a284:	f000 fe18 	bl	800aeb8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800a288:	f000 f884 	bl	800a394 <xTaskResumeAll>
 800a28c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a28e:	68fb      	ldr	r3, [r7, #12]
 800a290:	2b00      	cmp	r3, #0
 800a292:	d107      	bne.n	800a2a4 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800a294:	4b06      	ldr	r3, [pc, #24]	; (800a2b0 <vTaskDelay+0x64>)
 800a296:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a29a:	601a      	str	r2, [r3, #0]
 800a29c:	f3bf 8f4f 	dsb	sy
 800a2a0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a2a4:	bf00      	nop
 800a2a6:	3710      	adds	r7, #16
 800a2a8:	46bd      	mov	sp, r7
 800a2aa:	bd80      	pop	{r7, pc}
 800a2ac:	200007dc 	.word	0x200007dc
 800a2b0:	e000ed04 	.word	0xe000ed04

0800a2b4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a2b4:	b580      	push	{r7, lr}
 800a2b6:	b08a      	sub	sp, #40	; 0x28
 800a2b8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a2ba:	2300      	movs	r3, #0
 800a2bc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a2be:	2300      	movs	r3, #0
 800a2c0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a2c2:	463a      	mov	r2, r7
 800a2c4:	1d39      	adds	r1, r7, #4
 800a2c6:	f107 0308 	add.w	r3, r7, #8
 800a2ca:	4618      	mov	r0, r3
 800a2cc:	f7f6 fe56 	bl	8000f7c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a2d0:	6839      	ldr	r1, [r7, #0]
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	68ba      	ldr	r2, [r7, #8]
 800a2d6:	9202      	str	r2, [sp, #8]
 800a2d8:	9301      	str	r3, [sp, #4]
 800a2da:	2300      	movs	r3, #0
 800a2dc:	9300      	str	r3, [sp, #0]
 800a2de:	2300      	movs	r3, #0
 800a2e0:	460a      	mov	r2, r1
 800a2e2:	491f      	ldr	r1, [pc, #124]	; (800a360 <vTaskStartScheduler+0xac>)
 800a2e4:	481f      	ldr	r0, [pc, #124]	; (800a364 <vTaskStartScheduler+0xb0>)
 800a2e6:	f7ff fcfd 	bl	8009ce4 <xTaskCreateStatic>
 800a2ea:	4603      	mov	r3, r0
 800a2ec:	4a1e      	ldr	r2, [pc, #120]	; (800a368 <vTaskStartScheduler+0xb4>)
 800a2ee:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800a2f0:	4b1d      	ldr	r3, [pc, #116]	; (800a368 <vTaskStartScheduler+0xb4>)
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	2b00      	cmp	r3, #0
 800a2f6:	d002      	beq.n	800a2fe <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800a2f8:	2301      	movs	r3, #1
 800a2fa:	617b      	str	r3, [r7, #20]
 800a2fc:	e001      	b.n	800a302 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800a2fe:	2300      	movs	r3, #0
 800a300:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a302:	697b      	ldr	r3, [r7, #20]
 800a304:	2b01      	cmp	r3, #1
 800a306:	d118      	bne.n	800a33a <vTaskStartScheduler+0x86>
	__asm volatile
 800a308:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a30c:	f383 8811 	msr	BASEPRI, r3
 800a310:	f3bf 8f6f 	isb	sy
 800a314:	f3bf 8f4f 	dsb	sy
 800a318:	613b      	str	r3, [r7, #16]
}
 800a31a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a31c:	4b13      	ldr	r3, [pc, #76]	; (800a36c <vTaskStartScheduler+0xb8>)
 800a31e:	f04f 32ff 	mov.w	r2, #4294967295
 800a322:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a324:	4b12      	ldr	r3, [pc, #72]	; (800a370 <vTaskStartScheduler+0xbc>)
 800a326:	2201      	movs	r2, #1
 800a328:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a32a:	4b12      	ldr	r3, [pc, #72]	; (800a374 <vTaskStartScheduler+0xc0>)
 800a32c:	2200      	movs	r2, #0
 800a32e:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 800a330:	f7f6 fe06 	bl	8000f40 <configureTimerForRunTimeStats>

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a334:	f000 feb4 	bl	800b0a0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a338:	e00e      	b.n	800a358 <vTaskStartScheduler+0xa4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a33a:	697b      	ldr	r3, [r7, #20]
 800a33c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a340:	d10a      	bne.n	800a358 <vTaskStartScheduler+0xa4>
	__asm volatile
 800a342:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a346:	f383 8811 	msr	BASEPRI, r3
 800a34a:	f3bf 8f6f 	isb	sy
 800a34e:	f3bf 8f4f 	dsb	sy
 800a352:	60fb      	str	r3, [r7, #12]
}
 800a354:	bf00      	nop
 800a356:	e7fe      	b.n	800a356 <vTaskStartScheduler+0xa2>
}
 800a358:	bf00      	nop
 800a35a:	3718      	adds	r7, #24
 800a35c:	46bd      	mov	sp, r7
 800a35e:	bd80      	pop	{r7, pc}
 800a360:	0801ca58 	.word	0x0801ca58
 800a364:	0800a991 	.word	0x0800a991
 800a368:	200007d8 	.word	0x200007d8
 800a36c:	200007d4 	.word	0x200007d4
 800a370:	200007c0 	.word	0x200007c0
 800a374:	200007b8 	.word	0x200007b8

0800a378 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a378:	b480      	push	{r7}
 800a37a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800a37c:	4b04      	ldr	r3, [pc, #16]	; (800a390 <vTaskSuspendAll+0x18>)
 800a37e:	681b      	ldr	r3, [r3, #0]
 800a380:	3301      	adds	r3, #1
 800a382:	4a03      	ldr	r2, [pc, #12]	; (800a390 <vTaskSuspendAll+0x18>)
 800a384:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800a386:	bf00      	nop
 800a388:	46bd      	mov	sp, r7
 800a38a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a38e:	4770      	bx	lr
 800a390:	200007dc 	.word	0x200007dc

0800a394 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a394:	b580      	push	{r7, lr}
 800a396:	b084      	sub	sp, #16
 800a398:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a39a:	2300      	movs	r3, #0
 800a39c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a39e:	2300      	movs	r3, #0
 800a3a0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a3a2:	4b41      	ldr	r3, [pc, #260]	; (800a4a8 <xTaskResumeAll+0x114>)
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	d10a      	bne.n	800a3c0 <xTaskResumeAll+0x2c>
	__asm volatile
 800a3aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3ae:	f383 8811 	msr	BASEPRI, r3
 800a3b2:	f3bf 8f6f 	isb	sy
 800a3b6:	f3bf 8f4f 	dsb	sy
 800a3ba:	603b      	str	r3, [r7, #0]
}
 800a3bc:	bf00      	nop
 800a3be:	e7fe      	b.n	800a3be <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a3c0:	f000 ff10 	bl	800b1e4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a3c4:	4b38      	ldr	r3, [pc, #224]	; (800a4a8 <xTaskResumeAll+0x114>)
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	3b01      	subs	r3, #1
 800a3ca:	4a37      	ldr	r2, [pc, #220]	; (800a4a8 <xTaskResumeAll+0x114>)
 800a3cc:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a3ce:	4b36      	ldr	r3, [pc, #216]	; (800a4a8 <xTaskResumeAll+0x114>)
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	2b00      	cmp	r3, #0
 800a3d4:	d161      	bne.n	800a49a <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a3d6:	4b35      	ldr	r3, [pc, #212]	; (800a4ac <xTaskResumeAll+0x118>)
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	d05d      	beq.n	800a49a <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a3de:	e02e      	b.n	800a43e <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a3e0:	4b33      	ldr	r3, [pc, #204]	; (800a4b0 <xTaskResumeAll+0x11c>)
 800a3e2:	68db      	ldr	r3, [r3, #12]
 800a3e4:	68db      	ldr	r3, [r3, #12]
 800a3e6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a3e8:	68fb      	ldr	r3, [r7, #12]
 800a3ea:	3318      	adds	r3, #24
 800a3ec:	4618      	mov	r0, r3
 800a3ee:	f7fe fe1c 	bl	800902a <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	3304      	adds	r3, #4
 800a3f6:	4618      	mov	r0, r3
 800a3f8:	f7fe fe17 	bl	800902a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a3fc:	68fb      	ldr	r3, [r7, #12]
 800a3fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a400:	2201      	movs	r2, #1
 800a402:	409a      	lsls	r2, r3
 800a404:	4b2b      	ldr	r3, [pc, #172]	; (800a4b4 <xTaskResumeAll+0x120>)
 800a406:	681b      	ldr	r3, [r3, #0]
 800a408:	4313      	orrs	r3, r2
 800a40a:	4a2a      	ldr	r2, [pc, #168]	; (800a4b4 <xTaskResumeAll+0x120>)
 800a40c:	6013      	str	r3, [r2, #0]
 800a40e:	68fb      	ldr	r3, [r7, #12]
 800a410:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a412:	4613      	mov	r3, r2
 800a414:	009b      	lsls	r3, r3, #2
 800a416:	4413      	add	r3, r2
 800a418:	009b      	lsls	r3, r3, #2
 800a41a:	4a27      	ldr	r2, [pc, #156]	; (800a4b8 <xTaskResumeAll+0x124>)
 800a41c:	441a      	add	r2, r3
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	3304      	adds	r3, #4
 800a422:	4619      	mov	r1, r3
 800a424:	4610      	mov	r0, r2
 800a426:	f7fe fda3 	bl	8008f70 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a42a:	68fb      	ldr	r3, [r7, #12]
 800a42c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a42e:	4b23      	ldr	r3, [pc, #140]	; (800a4bc <xTaskResumeAll+0x128>)
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a434:	429a      	cmp	r2, r3
 800a436:	d302      	bcc.n	800a43e <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800a438:	4b21      	ldr	r3, [pc, #132]	; (800a4c0 <xTaskResumeAll+0x12c>)
 800a43a:	2201      	movs	r2, #1
 800a43c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a43e:	4b1c      	ldr	r3, [pc, #112]	; (800a4b0 <xTaskResumeAll+0x11c>)
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	2b00      	cmp	r3, #0
 800a444:	d1cc      	bne.n	800a3e0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a446:	68fb      	ldr	r3, [r7, #12]
 800a448:	2b00      	cmp	r3, #0
 800a44a:	d001      	beq.n	800a450 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a44c:	f000 fb58 	bl	800ab00 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800a450:	4b1c      	ldr	r3, [pc, #112]	; (800a4c4 <xTaskResumeAll+0x130>)
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	2b00      	cmp	r3, #0
 800a45a:	d010      	beq.n	800a47e <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a45c:	f000 f846 	bl	800a4ec <xTaskIncrementTick>
 800a460:	4603      	mov	r3, r0
 800a462:	2b00      	cmp	r3, #0
 800a464:	d002      	beq.n	800a46c <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800a466:	4b16      	ldr	r3, [pc, #88]	; (800a4c0 <xTaskResumeAll+0x12c>)
 800a468:	2201      	movs	r2, #1
 800a46a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	3b01      	subs	r3, #1
 800a470:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	2b00      	cmp	r3, #0
 800a476:	d1f1      	bne.n	800a45c <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 800a478:	4b12      	ldr	r3, [pc, #72]	; (800a4c4 <xTaskResumeAll+0x130>)
 800a47a:	2200      	movs	r2, #0
 800a47c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a47e:	4b10      	ldr	r3, [pc, #64]	; (800a4c0 <xTaskResumeAll+0x12c>)
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	2b00      	cmp	r3, #0
 800a484:	d009      	beq.n	800a49a <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a486:	2301      	movs	r3, #1
 800a488:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a48a:	4b0f      	ldr	r3, [pc, #60]	; (800a4c8 <xTaskResumeAll+0x134>)
 800a48c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a490:	601a      	str	r2, [r3, #0]
 800a492:	f3bf 8f4f 	dsb	sy
 800a496:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a49a:	f000 fed3 	bl	800b244 <vPortExitCritical>

	return xAlreadyYielded;
 800a49e:	68bb      	ldr	r3, [r7, #8]
}
 800a4a0:	4618      	mov	r0, r3
 800a4a2:	3710      	adds	r7, #16
 800a4a4:	46bd      	mov	sp, r7
 800a4a6:	bd80      	pop	{r7, pc}
 800a4a8:	200007dc 	.word	0x200007dc
 800a4ac:	200007b4 	.word	0x200007b4
 800a4b0:	20000774 	.word	0x20000774
 800a4b4:	200007bc 	.word	0x200007bc
 800a4b8:	200006b8 	.word	0x200006b8
 800a4bc:	200006b4 	.word	0x200006b4
 800a4c0:	200007c8 	.word	0x200007c8
 800a4c4:	200007c4 	.word	0x200007c4
 800a4c8:	e000ed04 	.word	0xe000ed04

0800a4cc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800a4cc:	b480      	push	{r7}
 800a4ce:	b083      	sub	sp, #12
 800a4d0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800a4d2:	4b05      	ldr	r3, [pc, #20]	; (800a4e8 <xTaskGetTickCount+0x1c>)
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800a4d8:	687b      	ldr	r3, [r7, #4]
}
 800a4da:	4618      	mov	r0, r3
 800a4dc:	370c      	adds	r7, #12
 800a4de:	46bd      	mov	sp, r7
 800a4e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4e4:	4770      	bx	lr
 800a4e6:	bf00      	nop
 800a4e8:	200007b8 	.word	0x200007b8

0800a4ec <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a4ec:	b580      	push	{r7, lr}
 800a4ee:	b086      	sub	sp, #24
 800a4f0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a4f2:	2300      	movs	r3, #0
 800a4f4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a4f6:	4b52      	ldr	r3, [pc, #328]	; (800a640 <xTaskIncrementTick+0x154>)
 800a4f8:	681b      	ldr	r3, [r3, #0]
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	f040 8094 	bne.w	800a628 <xTaskIncrementTick+0x13c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a500:	4b50      	ldr	r3, [pc, #320]	; (800a644 <xTaskIncrementTick+0x158>)
 800a502:	681b      	ldr	r3, [r3, #0]
 800a504:	3301      	adds	r3, #1
 800a506:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a508:	4a4e      	ldr	r2, [pc, #312]	; (800a644 <xTaskIncrementTick+0x158>)
 800a50a:	693b      	ldr	r3, [r7, #16]
 800a50c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a50e:	693b      	ldr	r3, [r7, #16]
 800a510:	2b00      	cmp	r3, #0
 800a512:	d120      	bne.n	800a556 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800a514:	4b4c      	ldr	r3, [pc, #304]	; (800a648 <xTaskIncrementTick+0x15c>)
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	d00a      	beq.n	800a534 <xTaskIncrementTick+0x48>
	__asm volatile
 800a51e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a522:	f383 8811 	msr	BASEPRI, r3
 800a526:	f3bf 8f6f 	isb	sy
 800a52a:	f3bf 8f4f 	dsb	sy
 800a52e:	603b      	str	r3, [r7, #0]
}
 800a530:	bf00      	nop
 800a532:	e7fe      	b.n	800a532 <xTaskIncrementTick+0x46>
 800a534:	4b44      	ldr	r3, [pc, #272]	; (800a648 <xTaskIncrementTick+0x15c>)
 800a536:	681b      	ldr	r3, [r3, #0]
 800a538:	60fb      	str	r3, [r7, #12]
 800a53a:	4b44      	ldr	r3, [pc, #272]	; (800a64c <xTaskIncrementTick+0x160>)
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	4a42      	ldr	r2, [pc, #264]	; (800a648 <xTaskIncrementTick+0x15c>)
 800a540:	6013      	str	r3, [r2, #0]
 800a542:	4a42      	ldr	r2, [pc, #264]	; (800a64c <xTaskIncrementTick+0x160>)
 800a544:	68fb      	ldr	r3, [r7, #12]
 800a546:	6013      	str	r3, [r2, #0]
 800a548:	4b41      	ldr	r3, [pc, #260]	; (800a650 <xTaskIncrementTick+0x164>)
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	3301      	adds	r3, #1
 800a54e:	4a40      	ldr	r2, [pc, #256]	; (800a650 <xTaskIncrementTick+0x164>)
 800a550:	6013      	str	r3, [r2, #0]
 800a552:	f000 fad5 	bl	800ab00 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a556:	4b3f      	ldr	r3, [pc, #252]	; (800a654 <xTaskIncrementTick+0x168>)
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	693a      	ldr	r2, [r7, #16]
 800a55c:	429a      	cmp	r2, r3
 800a55e:	d348      	bcc.n	800a5f2 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a560:	4b39      	ldr	r3, [pc, #228]	; (800a648 <xTaskIncrementTick+0x15c>)
 800a562:	681b      	ldr	r3, [r3, #0]
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	2b00      	cmp	r3, #0
 800a568:	d104      	bne.n	800a574 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a56a:	4b3a      	ldr	r3, [pc, #232]	; (800a654 <xTaskIncrementTick+0x168>)
 800a56c:	f04f 32ff 	mov.w	r2, #4294967295
 800a570:	601a      	str	r2, [r3, #0]
					break;
 800a572:	e03e      	b.n	800a5f2 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a574:	4b34      	ldr	r3, [pc, #208]	; (800a648 <xTaskIncrementTick+0x15c>)
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	68db      	ldr	r3, [r3, #12]
 800a57a:	68db      	ldr	r3, [r3, #12]
 800a57c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a57e:	68bb      	ldr	r3, [r7, #8]
 800a580:	685b      	ldr	r3, [r3, #4]
 800a582:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a584:	693a      	ldr	r2, [r7, #16]
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	429a      	cmp	r2, r3
 800a58a:	d203      	bcs.n	800a594 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a58c:	4a31      	ldr	r2, [pc, #196]	; (800a654 <xTaskIncrementTick+0x168>)
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a592:	e02e      	b.n	800a5f2 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a594:	68bb      	ldr	r3, [r7, #8]
 800a596:	3304      	adds	r3, #4
 800a598:	4618      	mov	r0, r3
 800a59a:	f7fe fd46 	bl	800902a <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a59e:	68bb      	ldr	r3, [r7, #8]
 800a5a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	d004      	beq.n	800a5b0 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a5a6:	68bb      	ldr	r3, [r7, #8]
 800a5a8:	3318      	adds	r3, #24
 800a5aa:	4618      	mov	r0, r3
 800a5ac:	f7fe fd3d 	bl	800902a <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a5b0:	68bb      	ldr	r3, [r7, #8]
 800a5b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a5b4:	2201      	movs	r2, #1
 800a5b6:	409a      	lsls	r2, r3
 800a5b8:	4b27      	ldr	r3, [pc, #156]	; (800a658 <xTaskIncrementTick+0x16c>)
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	4313      	orrs	r3, r2
 800a5be:	4a26      	ldr	r2, [pc, #152]	; (800a658 <xTaskIncrementTick+0x16c>)
 800a5c0:	6013      	str	r3, [r2, #0]
 800a5c2:	68bb      	ldr	r3, [r7, #8]
 800a5c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a5c6:	4613      	mov	r3, r2
 800a5c8:	009b      	lsls	r3, r3, #2
 800a5ca:	4413      	add	r3, r2
 800a5cc:	009b      	lsls	r3, r3, #2
 800a5ce:	4a23      	ldr	r2, [pc, #140]	; (800a65c <xTaskIncrementTick+0x170>)
 800a5d0:	441a      	add	r2, r3
 800a5d2:	68bb      	ldr	r3, [r7, #8]
 800a5d4:	3304      	adds	r3, #4
 800a5d6:	4619      	mov	r1, r3
 800a5d8:	4610      	mov	r0, r2
 800a5da:	f7fe fcc9 	bl	8008f70 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a5de:	68bb      	ldr	r3, [r7, #8]
 800a5e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a5e2:	4b1f      	ldr	r3, [pc, #124]	; (800a660 <xTaskIncrementTick+0x174>)
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a5e8:	429a      	cmp	r2, r3
 800a5ea:	d3b9      	bcc.n	800a560 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800a5ec:	2301      	movs	r3, #1
 800a5ee:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a5f0:	e7b6      	b.n	800a560 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a5f2:	4b1b      	ldr	r3, [pc, #108]	; (800a660 <xTaskIncrementTick+0x174>)
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a5f8:	4918      	ldr	r1, [pc, #96]	; (800a65c <xTaskIncrementTick+0x170>)
 800a5fa:	4613      	mov	r3, r2
 800a5fc:	009b      	lsls	r3, r3, #2
 800a5fe:	4413      	add	r3, r2
 800a600:	009b      	lsls	r3, r3, #2
 800a602:	440b      	add	r3, r1
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	2b01      	cmp	r3, #1
 800a608:	d901      	bls.n	800a60e <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 800a60a:	2301      	movs	r3, #1
 800a60c:	617b      	str	r3, [r7, #20]

		#if ( configUSE_TICK_HOOK == 1 )
		{
			/* Guard against the tick hook being called when the pended tick
			count is being unwound (when the scheduler is being unlocked). */
			if( xPendedTicks == ( TickType_t ) 0 )
 800a60e:	4b15      	ldr	r3, [pc, #84]	; (800a664 <xTaskIncrementTick+0x178>)
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	2b00      	cmp	r3, #0
 800a614:	d101      	bne.n	800a61a <xTaskIncrementTick+0x12e>
			{
				vApplicationTickHook();
 800a616:	f7f6 fca9 	bl	8000f6c <vApplicationTickHook>
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800a61a:	4b13      	ldr	r3, [pc, #76]	; (800a668 <xTaskIncrementTick+0x17c>)
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d009      	beq.n	800a636 <xTaskIncrementTick+0x14a>
			{
				xSwitchRequired = pdTRUE;
 800a622:	2301      	movs	r3, #1
 800a624:	617b      	str	r3, [r7, #20]
 800a626:	e006      	b.n	800a636 <xTaskIncrementTick+0x14a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800a628:	4b0e      	ldr	r3, [pc, #56]	; (800a664 <xTaskIncrementTick+0x178>)
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	3301      	adds	r3, #1
 800a62e:	4a0d      	ldr	r2, [pc, #52]	; (800a664 <xTaskIncrementTick+0x178>)
 800a630:	6013      	str	r3, [r2, #0]

		/* The tick hook gets called at regular intervals, even if the
		scheduler is locked. */
		#if ( configUSE_TICK_HOOK == 1 )
		{
			vApplicationTickHook();
 800a632:	f7f6 fc9b 	bl	8000f6c <vApplicationTickHook>
		}
		#endif
	}

	return xSwitchRequired;
 800a636:	697b      	ldr	r3, [r7, #20]
}
 800a638:	4618      	mov	r0, r3
 800a63a:	3718      	adds	r7, #24
 800a63c:	46bd      	mov	sp, r7
 800a63e:	bd80      	pop	{r7, pc}
 800a640:	200007dc 	.word	0x200007dc
 800a644:	200007b8 	.word	0x200007b8
 800a648:	2000076c 	.word	0x2000076c
 800a64c:	20000770 	.word	0x20000770
 800a650:	200007cc 	.word	0x200007cc
 800a654:	200007d4 	.word	0x200007d4
 800a658:	200007bc 	.word	0x200007bc
 800a65c:	200006b8 	.word	0x200006b8
 800a660:	200006b4 	.word	0x200006b4
 800a664:	200007c4 	.word	0x200007c4
 800a668:	200007c8 	.word	0x200007c8

0800a66c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a66c:	b580      	push	{r7, lr}
 800a66e:	b086      	sub	sp, #24
 800a670:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a672:	4b3b      	ldr	r3, [pc, #236]	; (800a760 <vTaskSwitchContext+0xf4>)
 800a674:	681b      	ldr	r3, [r3, #0]
 800a676:	2b00      	cmp	r3, #0
 800a678:	d003      	beq.n	800a682 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a67a:	4b3a      	ldr	r3, [pc, #232]	; (800a764 <vTaskSwitchContext+0xf8>)
 800a67c:	2201      	movs	r2, #1
 800a67e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a680:	e069      	b.n	800a756 <vTaskSwitchContext+0xea>
		xYieldPending = pdFALSE;
 800a682:	4b38      	ldr	r3, [pc, #224]	; (800a764 <vTaskSwitchContext+0xf8>)
 800a684:	2200      	movs	r2, #0
 800a686:	601a      	str	r2, [r3, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 800a688:	f7f6 fc61 	bl	8000f4e <getRunTimeCounterValue>
 800a68c:	4603      	mov	r3, r0
 800a68e:	4a36      	ldr	r2, [pc, #216]	; (800a768 <vTaskSwitchContext+0xfc>)
 800a690:	6013      	str	r3, [r2, #0]
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 800a692:	4b35      	ldr	r3, [pc, #212]	; (800a768 <vTaskSwitchContext+0xfc>)
 800a694:	681a      	ldr	r2, [r3, #0]
 800a696:	4b35      	ldr	r3, [pc, #212]	; (800a76c <vTaskSwitchContext+0x100>)
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	429a      	cmp	r2, r3
 800a69c:	d909      	bls.n	800a6b2 <vTaskSwitchContext+0x46>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 800a69e:	4b34      	ldr	r3, [pc, #208]	; (800a770 <vTaskSwitchContext+0x104>)
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	6d99      	ldr	r1, [r3, #88]	; 0x58
 800a6a4:	4a30      	ldr	r2, [pc, #192]	; (800a768 <vTaskSwitchContext+0xfc>)
 800a6a6:	6810      	ldr	r0, [r2, #0]
 800a6a8:	4a30      	ldr	r2, [pc, #192]	; (800a76c <vTaskSwitchContext+0x100>)
 800a6aa:	6812      	ldr	r2, [r2, #0]
 800a6ac:	1a82      	subs	r2, r0, r2
 800a6ae:	440a      	add	r2, r1
 800a6b0:	659a      	str	r2, [r3, #88]	; 0x58
			ulTaskSwitchedInTime = ulTotalRunTime;
 800a6b2:	4b2d      	ldr	r3, [pc, #180]	; (800a768 <vTaskSwitchContext+0xfc>)
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	4a2d      	ldr	r2, [pc, #180]	; (800a76c <vTaskSwitchContext+0x100>)
 800a6b8:	6013      	str	r3, [r2, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 800a6ba:	4b2d      	ldr	r3, [pc, #180]	; (800a770 <vTaskSwitchContext+0x104>)
 800a6bc:	681b      	ldr	r3, [r3, #0]
 800a6be:	681a      	ldr	r2, [r3, #0]
 800a6c0:	4b2b      	ldr	r3, [pc, #172]	; (800a770 <vTaskSwitchContext+0x104>)
 800a6c2:	681b      	ldr	r3, [r3, #0]
 800a6c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a6c6:	429a      	cmp	r2, r3
 800a6c8:	d808      	bhi.n	800a6dc <vTaskSwitchContext+0x70>
 800a6ca:	4b29      	ldr	r3, [pc, #164]	; (800a770 <vTaskSwitchContext+0x104>)
 800a6cc:	681a      	ldr	r2, [r3, #0]
 800a6ce:	4b28      	ldr	r3, [pc, #160]	; (800a770 <vTaskSwitchContext+0x104>)
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	3334      	adds	r3, #52	; 0x34
 800a6d4:	4619      	mov	r1, r3
 800a6d6:	4610      	mov	r0, r2
 800a6d8:	f004 fcda 	bl	800f090 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a6dc:	4b25      	ldr	r3, [pc, #148]	; (800a774 <vTaskSwitchContext+0x108>)
 800a6de:	681b      	ldr	r3, [r3, #0]
 800a6e0:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	fab3 f383 	clz	r3, r3
 800a6e8:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800a6ea:	7afb      	ldrb	r3, [r7, #11]
 800a6ec:	f1c3 031f 	rsb	r3, r3, #31
 800a6f0:	617b      	str	r3, [r7, #20]
 800a6f2:	4921      	ldr	r1, [pc, #132]	; (800a778 <vTaskSwitchContext+0x10c>)
 800a6f4:	697a      	ldr	r2, [r7, #20]
 800a6f6:	4613      	mov	r3, r2
 800a6f8:	009b      	lsls	r3, r3, #2
 800a6fa:	4413      	add	r3, r2
 800a6fc:	009b      	lsls	r3, r3, #2
 800a6fe:	440b      	add	r3, r1
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	2b00      	cmp	r3, #0
 800a704:	d10a      	bne.n	800a71c <vTaskSwitchContext+0xb0>
	__asm volatile
 800a706:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a70a:	f383 8811 	msr	BASEPRI, r3
 800a70e:	f3bf 8f6f 	isb	sy
 800a712:	f3bf 8f4f 	dsb	sy
 800a716:	607b      	str	r3, [r7, #4]
}
 800a718:	bf00      	nop
 800a71a:	e7fe      	b.n	800a71a <vTaskSwitchContext+0xae>
 800a71c:	697a      	ldr	r2, [r7, #20]
 800a71e:	4613      	mov	r3, r2
 800a720:	009b      	lsls	r3, r3, #2
 800a722:	4413      	add	r3, r2
 800a724:	009b      	lsls	r3, r3, #2
 800a726:	4a14      	ldr	r2, [pc, #80]	; (800a778 <vTaskSwitchContext+0x10c>)
 800a728:	4413      	add	r3, r2
 800a72a:	613b      	str	r3, [r7, #16]
 800a72c:	693b      	ldr	r3, [r7, #16]
 800a72e:	685b      	ldr	r3, [r3, #4]
 800a730:	685a      	ldr	r2, [r3, #4]
 800a732:	693b      	ldr	r3, [r7, #16]
 800a734:	605a      	str	r2, [r3, #4]
 800a736:	693b      	ldr	r3, [r7, #16]
 800a738:	685a      	ldr	r2, [r3, #4]
 800a73a:	693b      	ldr	r3, [r7, #16]
 800a73c:	3308      	adds	r3, #8
 800a73e:	429a      	cmp	r2, r3
 800a740:	d104      	bne.n	800a74c <vTaskSwitchContext+0xe0>
 800a742:	693b      	ldr	r3, [r7, #16]
 800a744:	685b      	ldr	r3, [r3, #4]
 800a746:	685a      	ldr	r2, [r3, #4]
 800a748:	693b      	ldr	r3, [r7, #16]
 800a74a:	605a      	str	r2, [r3, #4]
 800a74c:	693b      	ldr	r3, [r7, #16]
 800a74e:	685b      	ldr	r3, [r3, #4]
 800a750:	68db      	ldr	r3, [r3, #12]
 800a752:	4a07      	ldr	r2, [pc, #28]	; (800a770 <vTaskSwitchContext+0x104>)
 800a754:	6013      	str	r3, [r2, #0]
}
 800a756:	bf00      	nop
 800a758:	3718      	adds	r7, #24
 800a75a:	46bd      	mov	sp, r7
 800a75c:	bd80      	pop	{r7, pc}
 800a75e:	bf00      	nop
 800a760:	200007dc 	.word	0x200007dc
 800a764:	200007c8 	.word	0x200007c8
 800a768:	200007e4 	.word	0x200007e4
 800a76c:	200007e0 	.word	0x200007e0
 800a770:	200006b4 	.word	0x200006b4
 800a774:	200007bc 	.word	0x200007bc
 800a778:	200006b8 	.word	0x200006b8

0800a77c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a77c:	b580      	push	{r7, lr}
 800a77e:	b084      	sub	sp, #16
 800a780:	af00      	add	r7, sp, #0
 800a782:	6078      	str	r0, [r7, #4]
 800a784:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	2b00      	cmp	r3, #0
 800a78a:	d10a      	bne.n	800a7a2 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800a78c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a790:	f383 8811 	msr	BASEPRI, r3
 800a794:	f3bf 8f6f 	isb	sy
 800a798:	f3bf 8f4f 	dsb	sy
 800a79c:	60fb      	str	r3, [r7, #12]
}
 800a79e:	bf00      	nop
 800a7a0:	e7fe      	b.n	800a7a0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a7a2:	4b07      	ldr	r3, [pc, #28]	; (800a7c0 <vTaskPlaceOnEventList+0x44>)
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	3318      	adds	r3, #24
 800a7a8:	4619      	mov	r1, r3
 800a7aa:	6878      	ldr	r0, [r7, #4]
 800a7ac:	f7fe fc04 	bl	8008fb8 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a7b0:	2101      	movs	r1, #1
 800a7b2:	6838      	ldr	r0, [r7, #0]
 800a7b4:	f000 fb80 	bl	800aeb8 <prvAddCurrentTaskToDelayedList>
}
 800a7b8:	bf00      	nop
 800a7ba:	3710      	adds	r7, #16
 800a7bc:	46bd      	mov	sp, r7
 800a7be:	bd80      	pop	{r7, pc}
 800a7c0:	200006b4 	.word	0x200006b4

0800a7c4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a7c4:	b580      	push	{r7, lr}
 800a7c6:	b086      	sub	sp, #24
 800a7c8:	af00      	add	r7, sp, #0
 800a7ca:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	68db      	ldr	r3, [r3, #12]
 800a7d0:	68db      	ldr	r3, [r3, #12]
 800a7d2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800a7d4:	693b      	ldr	r3, [r7, #16]
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	d10a      	bne.n	800a7f0 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800a7da:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7de:	f383 8811 	msr	BASEPRI, r3
 800a7e2:	f3bf 8f6f 	isb	sy
 800a7e6:	f3bf 8f4f 	dsb	sy
 800a7ea:	60fb      	str	r3, [r7, #12]
}
 800a7ec:	bf00      	nop
 800a7ee:	e7fe      	b.n	800a7ee <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a7f0:	693b      	ldr	r3, [r7, #16]
 800a7f2:	3318      	adds	r3, #24
 800a7f4:	4618      	mov	r0, r3
 800a7f6:	f7fe fc18 	bl	800902a <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a7fa:	4b1d      	ldr	r3, [pc, #116]	; (800a870 <xTaskRemoveFromEventList+0xac>)
 800a7fc:	681b      	ldr	r3, [r3, #0]
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	d11c      	bne.n	800a83c <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a802:	693b      	ldr	r3, [r7, #16]
 800a804:	3304      	adds	r3, #4
 800a806:	4618      	mov	r0, r3
 800a808:	f7fe fc0f 	bl	800902a <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a80c:	693b      	ldr	r3, [r7, #16]
 800a80e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a810:	2201      	movs	r2, #1
 800a812:	409a      	lsls	r2, r3
 800a814:	4b17      	ldr	r3, [pc, #92]	; (800a874 <xTaskRemoveFromEventList+0xb0>)
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	4313      	orrs	r3, r2
 800a81a:	4a16      	ldr	r2, [pc, #88]	; (800a874 <xTaskRemoveFromEventList+0xb0>)
 800a81c:	6013      	str	r3, [r2, #0]
 800a81e:	693b      	ldr	r3, [r7, #16]
 800a820:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a822:	4613      	mov	r3, r2
 800a824:	009b      	lsls	r3, r3, #2
 800a826:	4413      	add	r3, r2
 800a828:	009b      	lsls	r3, r3, #2
 800a82a:	4a13      	ldr	r2, [pc, #76]	; (800a878 <xTaskRemoveFromEventList+0xb4>)
 800a82c:	441a      	add	r2, r3
 800a82e:	693b      	ldr	r3, [r7, #16]
 800a830:	3304      	adds	r3, #4
 800a832:	4619      	mov	r1, r3
 800a834:	4610      	mov	r0, r2
 800a836:	f7fe fb9b 	bl	8008f70 <vListInsertEnd>
 800a83a:	e005      	b.n	800a848 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a83c:	693b      	ldr	r3, [r7, #16]
 800a83e:	3318      	adds	r3, #24
 800a840:	4619      	mov	r1, r3
 800a842:	480e      	ldr	r0, [pc, #56]	; (800a87c <xTaskRemoveFromEventList+0xb8>)
 800a844:	f7fe fb94 	bl	8008f70 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a848:	693b      	ldr	r3, [r7, #16]
 800a84a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a84c:	4b0c      	ldr	r3, [pc, #48]	; (800a880 <xTaskRemoveFromEventList+0xbc>)
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a852:	429a      	cmp	r2, r3
 800a854:	d905      	bls.n	800a862 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a856:	2301      	movs	r3, #1
 800a858:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a85a:	4b0a      	ldr	r3, [pc, #40]	; (800a884 <xTaskRemoveFromEventList+0xc0>)
 800a85c:	2201      	movs	r2, #1
 800a85e:	601a      	str	r2, [r3, #0]
 800a860:	e001      	b.n	800a866 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800a862:	2300      	movs	r3, #0
 800a864:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800a866:	697b      	ldr	r3, [r7, #20]
}
 800a868:	4618      	mov	r0, r3
 800a86a:	3718      	adds	r7, #24
 800a86c:	46bd      	mov	sp, r7
 800a86e:	bd80      	pop	{r7, pc}
 800a870:	200007dc 	.word	0x200007dc
 800a874:	200007bc 	.word	0x200007bc
 800a878:	200006b8 	.word	0x200006b8
 800a87c:	20000774 	.word	0x20000774
 800a880:	200006b4 	.word	0x200006b4
 800a884:	200007c8 	.word	0x200007c8

0800a888 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a888:	b480      	push	{r7}
 800a88a:	b083      	sub	sp, #12
 800a88c:	af00      	add	r7, sp, #0
 800a88e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a890:	4b06      	ldr	r3, [pc, #24]	; (800a8ac <vTaskInternalSetTimeOutState+0x24>)
 800a892:	681a      	ldr	r2, [r3, #0]
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a898:	4b05      	ldr	r3, [pc, #20]	; (800a8b0 <vTaskInternalSetTimeOutState+0x28>)
 800a89a:	681a      	ldr	r2, [r3, #0]
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	605a      	str	r2, [r3, #4]
}
 800a8a0:	bf00      	nop
 800a8a2:	370c      	adds	r7, #12
 800a8a4:	46bd      	mov	sp, r7
 800a8a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8aa:	4770      	bx	lr
 800a8ac:	200007cc 	.word	0x200007cc
 800a8b0:	200007b8 	.word	0x200007b8

0800a8b4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a8b4:	b580      	push	{r7, lr}
 800a8b6:	b088      	sub	sp, #32
 800a8b8:	af00      	add	r7, sp, #0
 800a8ba:	6078      	str	r0, [r7, #4]
 800a8bc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	d10a      	bne.n	800a8da <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800a8c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8c8:	f383 8811 	msr	BASEPRI, r3
 800a8cc:	f3bf 8f6f 	isb	sy
 800a8d0:	f3bf 8f4f 	dsb	sy
 800a8d4:	613b      	str	r3, [r7, #16]
}
 800a8d6:	bf00      	nop
 800a8d8:	e7fe      	b.n	800a8d8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800a8da:	683b      	ldr	r3, [r7, #0]
 800a8dc:	2b00      	cmp	r3, #0
 800a8de:	d10a      	bne.n	800a8f6 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800a8e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8e4:	f383 8811 	msr	BASEPRI, r3
 800a8e8:	f3bf 8f6f 	isb	sy
 800a8ec:	f3bf 8f4f 	dsb	sy
 800a8f0:	60fb      	str	r3, [r7, #12]
}
 800a8f2:	bf00      	nop
 800a8f4:	e7fe      	b.n	800a8f4 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800a8f6:	f000 fc75 	bl	800b1e4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a8fa:	4b1d      	ldr	r3, [pc, #116]	; (800a970 <xTaskCheckForTimeOut+0xbc>)
 800a8fc:	681b      	ldr	r3, [r3, #0]
 800a8fe:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	685b      	ldr	r3, [r3, #4]
 800a904:	69ba      	ldr	r2, [r7, #24]
 800a906:	1ad3      	subs	r3, r2, r3
 800a908:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a90a:	683b      	ldr	r3, [r7, #0]
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a912:	d102      	bne.n	800a91a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a914:	2300      	movs	r3, #0
 800a916:	61fb      	str	r3, [r7, #28]
 800a918:	e023      	b.n	800a962 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	681a      	ldr	r2, [r3, #0]
 800a91e:	4b15      	ldr	r3, [pc, #84]	; (800a974 <xTaskCheckForTimeOut+0xc0>)
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	429a      	cmp	r2, r3
 800a924:	d007      	beq.n	800a936 <xTaskCheckForTimeOut+0x82>
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	685b      	ldr	r3, [r3, #4]
 800a92a:	69ba      	ldr	r2, [r7, #24]
 800a92c:	429a      	cmp	r2, r3
 800a92e:	d302      	bcc.n	800a936 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a930:	2301      	movs	r3, #1
 800a932:	61fb      	str	r3, [r7, #28]
 800a934:	e015      	b.n	800a962 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a936:	683b      	ldr	r3, [r7, #0]
 800a938:	681b      	ldr	r3, [r3, #0]
 800a93a:	697a      	ldr	r2, [r7, #20]
 800a93c:	429a      	cmp	r2, r3
 800a93e:	d20b      	bcs.n	800a958 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a940:	683b      	ldr	r3, [r7, #0]
 800a942:	681a      	ldr	r2, [r3, #0]
 800a944:	697b      	ldr	r3, [r7, #20]
 800a946:	1ad2      	subs	r2, r2, r3
 800a948:	683b      	ldr	r3, [r7, #0]
 800a94a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a94c:	6878      	ldr	r0, [r7, #4]
 800a94e:	f7ff ff9b 	bl	800a888 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a952:	2300      	movs	r3, #0
 800a954:	61fb      	str	r3, [r7, #28]
 800a956:	e004      	b.n	800a962 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800a958:	683b      	ldr	r3, [r7, #0]
 800a95a:	2200      	movs	r2, #0
 800a95c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a95e:	2301      	movs	r3, #1
 800a960:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800a962:	f000 fc6f 	bl	800b244 <vPortExitCritical>

	return xReturn;
 800a966:	69fb      	ldr	r3, [r7, #28]
}
 800a968:	4618      	mov	r0, r3
 800a96a:	3720      	adds	r7, #32
 800a96c:	46bd      	mov	sp, r7
 800a96e:	bd80      	pop	{r7, pc}
 800a970:	200007b8 	.word	0x200007b8
 800a974:	200007cc 	.word	0x200007cc

0800a978 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a978:	b480      	push	{r7}
 800a97a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a97c:	4b03      	ldr	r3, [pc, #12]	; (800a98c <vTaskMissedYield+0x14>)
 800a97e:	2201      	movs	r2, #1
 800a980:	601a      	str	r2, [r3, #0]
}
 800a982:	bf00      	nop
 800a984:	46bd      	mov	sp, r7
 800a986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a98a:	4770      	bx	lr
 800a98c:	200007c8 	.word	0x200007c8

0800a990 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a990:	b580      	push	{r7, lr}
 800a992:	b082      	sub	sp, #8
 800a994:	af00      	add	r7, sp, #0
 800a996:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a998:	f000 f854 	bl	800aa44 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a99c:	4b07      	ldr	r3, [pc, #28]	; (800a9bc <prvIdleTask+0x2c>)
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	2b01      	cmp	r3, #1
 800a9a2:	d907      	bls.n	800a9b4 <prvIdleTask+0x24>
			{
				taskYIELD();
 800a9a4:	4b06      	ldr	r3, [pc, #24]	; (800a9c0 <prvIdleTask+0x30>)
 800a9a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a9aa:	601a      	str	r2, [r3, #0]
 800a9ac:	f3bf 8f4f 	dsb	sy
 800a9b0:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 800a9b4:	f7f6 fad3 	bl	8000f5e <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 800a9b8:	e7ee      	b.n	800a998 <prvIdleTask+0x8>
 800a9ba:	bf00      	nop
 800a9bc:	200006b8 	.word	0x200006b8
 800a9c0:	e000ed04 	.word	0xe000ed04

0800a9c4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a9c4:	b580      	push	{r7, lr}
 800a9c6:	b082      	sub	sp, #8
 800a9c8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a9ca:	2300      	movs	r3, #0
 800a9cc:	607b      	str	r3, [r7, #4]
 800a9ce:	e00c      	b.n	800a9ea <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a9d0:	687a      	ldr	r2, [r7, #4]
 800a9d2:	4613      	mov	r3, r2
 800a9d4:	009b      	lsls	r3, r3, #2
 800a9d6:	4413      	add	r3, r2
 800a9d8:	009b      	lsls	r3, r3, #2
 800a9da:	4a12      	ldr	r2, [pc, #72]	; (800aa24 <prvInitialiseTaskLists+0x60>)
 800a9dc:	4413      	add	r3, r2
 800a9de:	4618      	mov	r0, r3
 800a9e0:	f7fe fa99 	bl	8008f16 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	3301      	adds	r3, #1
 800a9e8:	607b      	str	r3, [r7, #4]
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	2b06      	cmp	r3, #6
 800a9ee:	d9ef      	bls.n	800a9d0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a9f0:	480d      	ldr	r0, [pc, #52]	; (800aa28 <prvInitialiseTaskLists+0x64>)
 800a9f2:	f7fe fa90 	bl	8008f16 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a9f6:	480d      	ldr	r0, [pc, #52]	; (800aa2c <prvInitialiseTaskLists+0x68>)
 800a9f8:	f7fe fa8d 	bl	8008f16 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a9fc:	480c      	ldr	r0, [pc, #48]	; (800aa30 <prvInitialiseTaskLists+0x6c>)
 800a9fe:	f7fe fa8a 	bl	8008f16 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800aa02:	480c      	ldr	r0, [pc, #48]	; (800aa34 <prvInitialiseTaskLists+0x70>)
 800aa04:	f7fe fa87 	bl	8008f16 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800aa08:	480b      	ldr	r0, [pc, #44]	; (800aa38 <prvInitialiseTaskLists+0x74>)
 800aa0a:	f7fe fa84 	bl	8008f16 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800aa0e:	4b0b      	ldr	r3, [pc, #44]	; (800aa3c <prvInitialiseTaskLists+0x78>)
 800aa10:	4a05      	ldr	r2, [pc, #20]	; (800aa28 <prvInitialiseTaskLists+0x64>)
 800aa12:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800aa14:	4b0a      	ldr	r3, [pc, #40]	; (800aa40 <prvInitialiseTaskLists+0x7c>)
 800aa16:	4a05      	ldr	r2, [pc, #20]	; (800aa2c <prvInitialiseTaskLists+0x68>)
 800aa18:	601a      	str	r2, [r3, #0]
}
 800aa1a:	bf00      	nop
 800aa1c:	3708      	adds	r7, #8
 800aa1e:	46bd      	mov	sp, r7
 800aa20:	bd80      	pop	{r7, pc}
 800aa22:	bf00      	nop
 800aa24:	200006b8 	.word	0x200006b8
 800aa28:	20000744 	.word	0x20000744
 800aa2c:	20000758 	.word	0x20000758
 800aa30:	20000774 	.word	0x20000774
 800aa34:	20000788 	.word	0x20000788
 800aa38:	200007a0 	.word	0x200007a0
 800aa3c:	2000076c 	.word	0x2000076c
 800aa40:	20000770 	.word	0x20000770

0800aa44 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800aa44:	b580      	push	{r7, lr}
 800aa46:	b082      	sub	sp, #8
 800aa48:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800aa4a:	e019      	b.n	800aa80 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800aa4c:	f000 fbca 	bl	800b1e4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aa50:	4b10      	ldr	r3, [pc, #64]	; (800aa94 <prvCheckTasksWaitingTermination+0x50>)
 800aa52:	68db      	ldr	r3, [r3, #12]
 800aa54:	68db      	ldr	r3, [r3, #12]
 800aa56:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	3304      	adds	r3, #4
 800aa5c:	4618      	mov	r0, r3
 800aa5e:	f7fe fae4 	bl	800902a <uxListRemove>
				--uxCurrentNumberOfTasks;
 800aa62:	4b0d      	ldr	r3, [pc, #52]	; (800aa98 <prvCheckTasksWaitingTermination+0x54>)
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	3b01      	subs	r3, #1
 800aa68:	4a0b      	ldr	r2, [pc, #44]	; (800aa98 <prvCheckTasksWaitingTermination+0x54>)
 800aa6a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800aa6c:	4b0b      	ldr	r3, [pc, #44]	; (800aa9c <prvCheckTasksWaitingTermination+0x58>)
 800aa6e:	681b      	ldr	r3, [r3, #0]
 800aa70:	3b01      	subs	r3, #1
 800aa72:	4a0a      	ldr	r2, [pc, #40]	; (800aa9c <prvCheckTasksWaitingTermination+0x58>)
 800aa74:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800aa76:	f000 fbe5 	bl	800b244 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800aa7a:	6878      	ldr	r0, [r7, #4]
 800aa7c:	f000 f810 	bl	800aaa0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800aa80:	4b06      	ldr	r3, [pc, #24]	; (800aa9c <prvCheckTasksWaitingTermination+0x58>)
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	d1e1      	bne.n	800aa4c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800aa88:	bf00      	nop
 800aa8a:	bf00      	nop
 800aa8c:	3708      	adds	r7, #8
 800aa8e:	46bd      	mov	sp, r7
 800aa90:	bd80      	pop	{r7, pc}
 800aa92:	bf00      	nop
 800aa94:	20000788 	.word	0x20000788
 800aa98:	200007b4 	.word	0x200007b4
 800aa9c:	2000079c 	.word	0x2000079c

0800aaa0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800aaa0:	b580      	push	{r7, lr}
 800aaa2:	b084      	sub	sp, #16
 800aaa4:	af00      	add	r7, sp, #0
 800aaa6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	d108      	bne.n	800aac4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aab6:	4618      	mov	r0, r3
 800aab8:	f000 fd86 	bl	800b5c8 <vPortFree>
				vPortFree( pxTCB );
 800aabc:	6878      	ldr	r0, [r7, #4]
 800aabe:	f000 fd83 	bl	800b5c8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800aac2:	e018      	b.n	800aaf6 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 800aaca:	2b01      	cmp	r3, #1
 800aacc:	d103      	bne.n	800aad6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800aace:	6878      	ldr	r0, [r7, #4]
 800aad0:	f000 fd7a 	bl	800b5c8 <vPortFree>
	}
 800aad4:	e00f      	b.n	800aaf6 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 800aadc:	2b02      	cmp	r3, #2
 800aade:	d00a      	beq.n	800aaf6 <prvDeleteTCB+0x56>
	__asm volatile
 800aae0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aae4:	f383 8811 	msr	BASEPRI, r3
 800aae8:	f3bf 8f6f 	isb	sy
 800aaec:	f3bf 8f4f 	dsb	sy
 800aaf0:	60fb      	str	r3, [r7, #12]
}
 800aaf2:	bf00      	nop
 800aaf4:	e7fe      	b.n	800aaf4 <prvDeleteTCB+0x54>
	}
 800aaf6:	bf00      	nop
 800aaf8:	3710      	adds	r7, #16
 800aafa:	46bd      	mov	sp, r7
 800aafc:	bd80      	pop	{r7, pc}
	...

0800ab00 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800ab00:	b480      	push	{r7}
 800ab02:	b083      	sub	sp, #12
 800ab04:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ab06:	4b0c      	ldr	r3, [pc, #48]	; (800ab38 <prvResetNextTaskUnblockTime+0x38>)
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	2b00      	cmp	r3, #0
 800ab0e:	d104      	bne.n	800ab1a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800ab10:	4b0a      	ldr	r3, [pc, #40]	; (800ab3c <prvResetNextTaskUnblockTime+0x3c>)
 800ab12:	f04f 32ff 	mov.w	r2, #4294967295
 800ab16:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800ab18:	e008      	b.n	800ab2c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ab1a:	4b07      	ldr	r3, [pc, #28]	; (800ab38 <prvResetNextTaskUnblockTime+0x38>)
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	68db      	ldr	r3, [r3, #12]
 800ab20:	68db      	ldr	r3, [r3, #12]
 800ab22:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	685b      	ldr	r3, [r3, #4]
 800ab28:	4a04      	ldr	r2, [pc, #16]	; (800ab3c <prvResetNextTaskUnblockTime+0x3c>)
 800ab2a:	6013      	str	r3, [r2, #0]
}
 800ab2c:	bf00      	nop
 800ab2e:	370c      	adds	r7, #12
 800ab30:	46bd      	mov	sp, r7
 800ab32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab36:	4770      	bx	lr
 800ab38:	2000076c 	.word	0x2000076c
 800ab3c:	200007d4 	.word	0x200007d4

0800ab40 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800ab40:	b480      	push	{r7}
 800ab42:	b083      	sub	sp, #12
 800ab44:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800ab46:	4b0b      	ldr	r3, [pc, #44]	; (800ab74 <xTaskGetSchedulerState+0x34>)
 800ab48:	681b      	ldr	r3, [r3, #0]
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	d102      	bne.n	800ab54 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800ab4e:	2301      	movs	r3, #1
 800ab50:	607b      	str	r3, [r7, #4]
 800ab52:	e008      	b.n	800ab66 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ab54:	4b08      	ldr	r3, [pc, #32]	; (800ab78 <xTaskGetSchedulerState+0x38>)
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	2b00      	cmp	r3, #0
 800ab5a:	d102      	bne.n	800ab62 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800ab5c:	2302      	movs	r3, #2
 800ab5e:	607b      	str	r3, [r7, #4]
 800ab60:	e001      	b.n	800ab66 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800ab62:	2300      	movs	r3, #0
 800ab64:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800ab66:	687b      	ldr	r3, [r7, #4]
	}
 800ab68:	4618      	mov	r0, r3
 800ab6a:	370c      	adds	r7, #12
 800ab6c:	46bd      	mov	sp, r7
 800ab6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab72:	4770      	bx	lr
 800ab74:	200007c0 	.word	0x200007c0
 800ab78:	200007dc 	.word	0x200007dc

0800ab7c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800ab7c:	b580      	push	{r7, lr}
 800ab7e:	b084      	sub	sp, #16
 800ab80:	af00      	add	r7, sp, #0
 800ab82:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800ab88:	2300      	movs	r3, #0
 800ab8a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	2b00      	cmp	r3, #0
 800ab90:	d05e      	beq.n	800ac50 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800ab92:	68bb      	ldr	r3, [r7, #8]
 800ab94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ab96:	4b31      	ldr	r3, [pc, #196]	; (800ac5c <xTaskPriorityInherit+0xe0>)
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab9c:	429a      	cmp	r2, r3
 800ab9e:	d24e      	bcs.n	800ac3e <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800aba0:	68bb      	ldr	r3, [r7, #8]
 800aba2:	699b      	ldr	r3, [r3, #24]
 800aba4:	2b00      	cmp	r3, #0
 800aba6:	db06      	blt.n	800abb6 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800aba8:	4b2c      	ldr	r3, [pc, #176]	; (800ac5c <xTaskPriorityInherit+0xe0>)
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800abae:	f1c3 0207 	rsb	r2, r3, #7
 800abb2:	68bb      	ldr	r3, [r7, #8]
 800abb4:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800abb6:	68bb      	ldr	r3, [r7, #8]
 800abb8:	6959      	ldr	r1, [r3, #20]
 800abba:	68bb      	ldr	r3, [r7, #8]
 800abbc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800abbe:	4613      	mov	r3, r2
 800abc0:	009b      	lsls	r3, r3, #2
 800abc2:	4413      	add	r3, r2
 800abc4:	009b      	lsls	r3, r3, #2
 800abc6:	4a26      	ldr	r2, [pc, #152]	; (800ac60 <xTaskPriorityInherit+0xe4>)
 800abc8:	4413      	add	r3, r2
 800abca:	4299      	cmp	r1, r3
 800abcc:	d12f      	bne.n	800ac2e <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800abce:	68bb      	ldr	r3, [r7, #8]
 800abd0:	3304      	adds	r3, #4
 800abd2:	4618      	mov	r0, r3
 800abd4:	f7fe fa29 	bl	800902a <uxListRemove>
 800abd8:	4603      	mov	r3, r0
 800abda:	2b00      	cmp	r3, #0
 800abdc:	d10a      	bne.n	800abf4 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800abde:	68bb      	ldr	r3, [r7, #8]
 800abe0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800abe2:	2201      	movs	r2, #1
 800abe4:	fa02 f303 	lsl.w	r3, r2, r3
 800abe8:	43da      	mvns	r2, r3
 800abea:	4b1e      	ldr	r3, [pc, #120]	; (800ac64 <xTaskPriorityInherit+0xe8>)
 800abec:	681b      	ldr	r3, [r3, #0]
 800abee:	4013      	ands	r3, r2
 800abf0:	4a1c      	ldr	r2, [pc, #112]	; (800ac64 <xTaskPriorityInherit+0xe8>)
 800abf2:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800abf4:	4b19      	ldr	r3, [pc, #100]	; (800ac5c <xTaskPriorityInherit+0xe0>)
 800abf6:	681b      	ldr	r3, [r3, #0]
 800abf8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800abfa:	68bb      	ldr	r3, [r7, #8]
 800abfc:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800abfe:	68bb      	ldr	r3, [r7, #8]
 800ac00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac02:	2201      	movs	r2, #1
 800ac04:	409a      	lsls	r2, r3
 800ac06:	4b17      	ldr	r3, [pc, #92]	; (800ac64 <xTaskPriorityInherit+0xe8>)
 800ac08:	681b      	ldr	r3, [r3, #0]
 800ac0a:	4313      	orrs	r3, r2
 800ac0c:	4a15      	ldr	r2, [pc, #84]	; (800ac64 <xTaskPriorityInherit+0xe8>)
 800ac0e:	6013      	str	r3, [r2, #0]
 800ac10:	68bb      	ldr	r3, [r7, #8]
 800ac12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac14:	4613      	mov	r3, r2
 800ac16:	009b      	lsls	r3, r3, #2
 800ac18:	4413      	add	r3, r2
 800ac1a:	009b      	lsls	r3, r3, #2
 800ac1c:	4a10      	ldr	r2, [pc, #64]	; (800ac60 <xTaskPriorityInherit+0xe4>)
 800ac1e:	441a      	add	r2, r3
 800ac20:	68bb      	ldr	r3, [r7, #8]
 800ac22:	3304      	adds	r3, #4
 800ac24:	4619      	mov	r1, r3
 800ac26:	4610      	mov	r0, r2
 800ac28:	f7fe f9a2 	bl	8008f70 <vListInsertEnd>
 800ac2c:	e004      	b.n	800ac38 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800ac2e:	4b0b      	ldr	r3, [pc, #44]	; (800ac5c <xTaskPriorityInherit+0xe0>)
 800ac30:	681b      	ldr	r3, [r3, #0]
 800ac32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac34:	68bb      	ldr	r3, [r7, #8]
 800ac36:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800ac38:	2301      	movs	r3, #1
 800ac3a:	60fb      	str	r3, [r7, #12]
 800ac3c:	e008      	b.n	800ac50 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800ac3e:	68bb      	ldr	r3, [r7, #8]
 800ac40:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800ac42:	4b06      	ldr	r3, [pc, #24]	; (800ac5c <xTaskPriorityInherit+0xe0>)
 800ac44:	681b      	ldr	r3, [r3, #0]
 800ac46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac48:	429a      	cmp	r2, r3
 800ac4a:	d201      	bcs.n	800ac50 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800ac4c:	2301      	movs	r3, #1
 800ac4e:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800ac50:	68fb      	ldr	r3, [r7, #12]
	}
 800ac52:	4618      	mov	r0, r3
 800ac54:	3710      	adds	r7, #16
 800ac56:	46bd      	mov	sp, r7
 800ac58:	bd80      	pop	{r7, pc}
 800ac5a:	bf00      	nop
 800ac5c:	200006b4 	.word	0x200006b4
 800ac60:	200006b8 	.word	0x200006b8
 800ac64:	200007bc 	.word	0x200007bc

0800ac68 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800ac68:	b580      	push	{r7, lr}
 800ac6a:	b086      	sub	sp, #24
 800ac6c:	af00      	add	r7, sp, #0
 800ac6e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800ac74:	2300      	movs	r3, #0
 800ac76:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	2b00      	cmp	r3, #0
 800ac7c:	d06e      	beq.n	800ad5c <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800ac7e:	4b3a      	ldr	r3, [pc, #232]	; (800ad68 <xTaskPriorityDisinherit+0x100>)
 800ac80:	681b      	ldr	r3, [r3, #0]
 800ac82:	693a      	ldr	r2, [r7, #16]
 800ac84:	429a      	cmp	r2, r3
 800ac86:	d00a      	beq.n	800ac9e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800ac88:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac8c:	f383 8811 	msr	BASEPRI, r3
 800ac90:	f3bf 8f6f 	isb	sy
 800ac94:	f3bf 8f4f 	dsb	sy
 800ac98:	60fb      	str	r3, [r7, #12]
}
 800ac9a:	bf00      	nop
 800ac9c:	e7fe      	b.n	800ac9c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800ac9e:	693b      	ldr	r3, [r7, #16]
 800aca0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	d10a      	bne.n	800acbc <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800aca6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800acaa:	f383 8811 	msr	BASEPRI, r3
 800acae:	f3bf 8f6f 	isb	sy
 800acb2:	f3bf 8f4f 	dsb	sy
 800acb6:	60bb      	str	r3, [r7, #8]
}
 800acb8:	bf00      	nop
 800acba:	e7fe      	b.n	800acba <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800acbc:	693b      	ldr	r3, [r7, #16]
 800acbe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800acc0:	1e5a      	subs	r2, r3, #1
 800acc2:	693b      	ldr	r3, [r7, #16]
 800acc4:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800acc6:	693b      	ldr	r3, [r7, #16]
 800acc8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800acca:	693b      	ldr	r3, [r7, #16]
 800accc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800acce:	429a      	cmp	r2, r3
 800acd0:	d044      	beq.n	800ad5c <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800acd2:	693b      	ldr	r3, [r7, #16]
 800acd4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	d140      	bne.n	800ad5c <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800acda:	693b      	ldr	r3, [r7, #16]
 800acdc:	3304      	adds	r3, #4
 800acde:	4618      	mov	r0, r3
 800ace0:	f7fe f9a3 	bl	800902a <uxListRemove>
 800ace4:	4603      	mov	r3, r0
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	d115      	bne.n	800ad16 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800acea:	693b      	ldr	r3, [r7, #16]
 800acec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800acee:	491f      	ldr	r1, [pc, #124]	; (800ad6c <xTaskPriorityDisinherit+0x104>)
 800acf0:	4613      	mov	r3, r2
 800acf2:	009b      	lsls	r3, r3, #2
 800acf4:	4413      	add	r3, r2
 800acf6:	009b      	lsls	r3, r3, #2
 800acf8:	440b      	add	r3, r1
 800acfa:	681b      	ldr	r3, [r3, #0]
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d10a      	bne.n	800ad16 <xTaskPriorityDisinherit+0xae>
 800ad00:	693b      	ldr	r3, [r7, #16]
 800ad02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad04:	2201      	movs	r2, #1
 800ad06:	fa02 f303 	lsl.w	r3, r2, r3
 800ad0a:	43da      	mvns	r2, r3
 800ad0c:	4b18      	ldr	r3, [pc, #96]	; (800ad70 <xTaskPriorityDisinherit+0x108>)
 800ad0e:	681b      	ldr	r3, [r3, #0]
 800ad10:	4013      	ands	r3, r2
 800ad12:	4a17      	ldr	r2, [pc, #92]	; (800ad70 <xTaskPriorityDisinherit+0x108>)
 800ad14:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800ad16:	693b      	ldr	r3, [r7, #16]
 800ad18:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800ad1a:	693b      	ldr	r3, [r7, #16]
 800ad1c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ad1e:	693b      	ldr	r3, [r7, #16]
 800ad20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad22:	f1c3 0207 	rsb	r2, r3, #7
 800ad26:	693b      	ldr	r3, [r7, #16]
 800ad28:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800ad2a:	693b      	ldr	r3, [r7, #16]
 800ad2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad2e:	2201      	movs	r2, #1
 800ad30:	409a      	lsls	r2, r3
 800ad32:	4b0f      	ldr	r3, [pc, #60]	; (800ad70 <xTaskPriorityDisinherit+0x108>)
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	4313      	orrs	r3, r2
 800ad38:	4a0d      	ldr	r2, [pc, #52]	; (800ad70 <xTaskPriorityDisinherit+0x108>)
 800ad3a:	6013      	str	r3, [r2, #0]
 800ad3c:	693b      	ldr	r3, [r7, #16]
 800ad3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ad40:	4613      	mov	r3, r2
 800ad42:	009b      	lsls	r3, r3, #2
 800ad44:	4413      	add	r3, r2
 800ad46:	009b      	lsls	r3, r3, #2
 800ad48:	4a08      	ldr	r2, [pc, #32]	; (800ad6c <xTaskPriorityDisinherit+0x104>)
 800ad4a:	441a      	add	r2, r3
 800ad4c:	693b      	ldr	r3, [r7, #16]
 800ad4e:	3304      	adds	r3, #4
 800ad50:	4619      	mov	r1, r3
 800ad52:	4610      	mov	r0, r2
 800ad54:	f7fe f90c 	bl	8008f70 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800ad58:	2301      	movs	r3, #1
 800ad5a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800ad5c:	697b      	ldr	r3, [r7, #20]
	}
 800ad5e:	4618      	mov	r0, r3
 800ad60:	3718      	adds	r7, #24
 800ad62:	46bd      	mov	sp, r7
 800ad64:	bd80      	pop	{r7, pc}
 800ad66:	bf00      	nop
 800ad68:	200006b4 	.word	0x200006b4
 800ad6c:	200006b8 	.word	0x200006b8
 800ad70:	200007bc 	.word	0x200007bc

0800ad74 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800ad74:	b580      	push	{r7, lr}
 800ad76:	b088      	sub	sp, #32
 800ad78:	af00      	add	r7, sp, #0
 800ad7a:	6078      	str	r0, [r7, #4]
 800ad7c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800ad82:	2301      	movs	r3, #1
 800ad84:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	2b00      	cmp	r3, #0
 800ad8a:	d077      	beq.n	800ae7c <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800ad8c:	69bb      	ldr	r3, [r7, #24]
 800ad8e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ad90:	2b00      	cmp	r3, #0
 800ad92:	d10a      	bne.n	800adaa <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800ad94:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad98:	f383 8811 	msr	BASEPRI, r3
 800ad9c:	f3bf 8f6f 	isb	sy
 800ada0:	f3bf 8f4f 	dsb	sy
 800ada4:	60fb      	str	r3, [r7, #12]
}
 800ada6:	bf00      	nop
 800ada8:	e7fe      	b.n	800ada8 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800adaa:	69bb      	ldr	r3, [r7, #24]
 800adac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800adae:	683a      	ldr	r2, [r7, #0]
 800adb0:	429a      	cmp	r2, r3
 800adb2:	d902      	bls.n	800adba <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800adb4:	683b      	ldr	r3, [r7, #0]
 800adb6:	61fb      	str	r3, [r7, #28]
 800adb8:	e002      	b.n	800adc0 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800adba:	69bb      	ldr	r3, [r7, #24]
 800adbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800adbe:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800adc0:	69bb      	ldr	r3, [r7, #24]
 800adc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800adc4:	69fa      	ldr	r2, [r7, #28]
 800adc6:	429a      	cmp	r2, r3
 800adc8:	d058      	beq.n	800ae7c <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800adca:	69bb      	ldr	r3, [r7, #24]
 800adcc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800adce:	697a      	ldr	r2, [r7, #20]
 800add0:	429a      	cmp	r2, r3
 800add2:	d153      	bne.n	800ae7c <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800add4:	4b2b      	ldr	r3, [pc, #172]	; (800ae84 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 800add6:	681b      	ldr	r3, [r3, #0]
 800add8:	69ba      	ldr	r2, [r7, #24]
 800adda:	429a      	cmp	r2, r3
 800addc:	d10a      	bne.n	800adf4 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800adde:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ade2:	f383 8811 	msr	BASEPRI, r3
 800ade6:	f3bf 8f6f 	isb	sy
 800adea:	f3bf 8f4f 	dsb	sy
 800adee:	60bb      	str	r3, [r7, #8]
}
 800adf0:	bf00      	nop
 800adf2:	e7fe      	b.n	800adf2 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800adf4:	69bb      	ldr	r3, [r7, #24]
 800adf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800adf8:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800adfa:	69bb      	ldr	r3, [r7, #24]
 800adfc:	69fa      	ldr	r2, [r7, #28]
 800adfe:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800ae00:	69bb      	ldr	r3, [r7, #24]
 800ae02:	699b      	ldr	r3, [r3, #24]
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	db04      	blt.n	800ae12 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ae08:	69fb      	ldr	r3, [r7, #28]
 800ae0a:	f1c3 0207 	rsb	r2, r3, #7
 800ae0e:	69bb      	ldr	r3, [r7, #24]
 800ae10:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800ae12:	69bb      	ldr	r3, [r7, #24]
 800ae14:	6959      	ldr	r1, [r3, #20]
 800ae16:	693a      	ldr	r2, [r7, #16]
 800ae18:	4613      	mov	r3, r2
 800ae1a:	009b      	lsls	r3, r3, #2
 800ae1c:	4413      	add	r3, r2
 800ae1e:	009b      	lsls	r3, r3, #2
 800ae20:	4a19      	ldr	r2, [pc, #100]	; (800ae88 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800ae22:	4413      	add	r3, r2
 800ae24:	4299      	cmp	r1, r3
 800ae26:	d129      	bne.n	800ae7c <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ae28:	69bb      	ldr	r3, [r7, #24]
 800ae2a:	3304      	adds	r3, #4
 800ae2c:	4618      	mov	r0, r3
 800ae2e:	f7fe f8fc 	bl	800902a <uxListRemove>
 800ae32:	4603      	mov	r3, r0
 800ae34:	2b00      	cmp	r3, #0
 800ae36:	d10a      	bne.n	800ae4e <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800ae38:	69bb      	ldr	r3, [r7, #24]
 800ae3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ae3c:	2201      	movs	r2, #1
 800ae3e:	fa02 f303 	lsl.w	r3, r2, r3
 800ae42:	43da      	mvns	r2, r3
 800ae44:	4b11      	ldr	r3, [pc, #68]	; (800ae8c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800ae46:	681b      	ldr	r3, [r3, #0]
 800ae48:	4013      	ands	r3, r2
 800ae4a:	4a10      	ldr	r2, [pc, #64]	; (800ae8c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800ae4c:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800ae4e:	69bb      	ldr	r3, [r7, #24]
 800ae50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ae52:	2201      	movs	r2, #1
 800ae54:	409a      	lsls	r2, r3
 800ae56:	4b0d      	ldr	r3, [pc, #52]	; (800ae8c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800ae58:	681b      	ldr	r3, [r3, #0]
 800ae5a:	4313      	orrs	r3, r2
 800ae5c:	4a0b      	ldr	r2, [pc, #44]	; (800ae8c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800ae5e:	6013      	str	r3, [r2, #0]
 800ae60:	69bb      	ldr	r3, [r7, #24]
 800ae62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ae64:	4613      	mov	r3, r2
 800ae66:	009b      	lsls	r3, r3, #2
 800ae68:	4413      	add	r3, r2
 800ae6a:	009b      	lsls	r3, r3, #2
 800ae6c:	4a06      	ldr	r2, [pc, #24]	; (800ae88 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800ae6e:	441a      	add	r2, r3
 800ae70:	69bb      	ldr	r3, [r7, #24]
 800ae72:	3304      	adds	r3, #4
 800ae74:	4619      	mov	r1, r3
 800ae76:	4610      	mov	r0, r2
 800ae78:	f7fe f87a 	bl	8008f70 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ae7c:	bf00      	nop
 800ae7e:	3720      	adds	r7, #32
 800ae80:	46bd      	mov	sp, r7
 800ae82:	bd80      	pop	{r7, pc}
 800ae84:	200006b4 	.word	0x200006b4
 800ae88:	200006b8 	.word	0x200006b8
 800ae8c:	200007bc 	.word	0x200007bc

0800ae90 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800ae90:	b480      	push	{r7}
 800ae92:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800ae94:	4b07      	ldr	r3, [pc, #28]	; (800aeb4 <pvTaskIncrementMutexHeldCount+0x24>)
 800ae96:	681b      	ldr	r3, [r3, #0]
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	d004      	beq.n	800aea6 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800ae9c:	4b05      	ldr	r3, [pc, #20]	; (800aeb4 <pvTaskIncrementMutexHeldCount+0x24>)
 800ae9e:	681b      	ldr	r3, [r3, #0]
 800aea0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800aea2:	3201      	adds	r2, #1
 800aea4:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800aea6:	4b03      	ldr	r3, [pc, #12]	; (800aeb4 <pvTaskIncrementMutexHeldCount+0x24>)
 800aea8:	681b      	ldr	r3, [r3, #0]
	}
 800aeaa:	4618      	mov	r0, r3
 800aeac:	46bd      	mov	sp, r7
 800aeae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeb2:	4770      	bx	lr
 800aeb4:	200006b4 	.word	0x200006b4

0800aeb8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800aeb8:	b580      	push	{r7, lr}
 800aeba:	b084      	sub	sp, #16
 800aebc:	af00      	add	r7, sp, #0
 800aebe:	6078      	str	r0, [r7, #4]
 800aec0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800aec2:	4b29      	ldr	r3, [pc, #164]	; (800af68 <prvAddCurrentTaskToDelayedList+0xb0>)
 800aec4:	681b      	ldr	r3, [r3, #0]
 800aec6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800aec8:	4b28      	ldr	r3, [pc, #160]	; (800af6c <prvAddCurrentTaskToDelayedList+0xb4>)
 800aeca:	681b      	ldr	r3, [r3, #0]
 800aecc:	3304      	adds	r3, #4
 800aece:	4618      	mov	r0, r3
 800aed0:	f7fe f8ab 	bl	800902a <uxListRemove>
 800aed4:	4603      	mov	r3, r0
 800aed6:	2b00      	cmp	r3, #0
 800aed8:	d10b      	bne.n	800aef2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800aeda:	4b24      	ldr	r3, [pc, #144]	; (800af6c <prvAddCurrentTaskToDelayedList+0xb4>)
 800aedc:	681b      	ldr	r3, [r3, #0]
 800aede:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aee0:	2201      	movs	r2, #1
 800aee2:	fa02 f303 	lsl.w	r3, r2, r3
 800aee6:	43da      	mvns	r2, r3
 800aee8:	4b21      	ldr	r3, [pc, #132]	; (800af70 <prvAddCurrentTaskToDelayedList+0xb8>)
 800aeea:	681b      	ldr	r3, [r3, #0]
 800aeec:	4013      	ands	r3, r2
 800aeee:	4a20      	ldr	r2, [pc, #128]	; (800af70 <prvAddCurrentTaskToDelayedList+0xb8>)
 800aef0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aef8:	d10a      	bne.n	800af10 <prvAddCurrentTaskToDelayedList+0x58>
 800aefa:	683b      	ldr	r3, [r7, #0]
 800aefc:	2b00      	cmp	r3, #0
 800aefe:	d007      	beq.n	800af10 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800af00:	4b1a      	ldr	r3, [pc, #104]	; (800af6c <prvAddCurrentTaskToDelayedList+0xb4>)
 800af02:	681b      	ldr	r3, [r3, #0]
 800af04:	3304      	adds	r3, #4
 800af06:	4619      	mov	r1, r3
 800af08:	481a      	ldr	r0, [pc, #104]	; (800af74 <prvAddCurrentTaskToDelayedList+0xbc>)
 800af0a:	f7fe f831 	bl	8008f70 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800af0e:	e026      	b.n	800af5e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800af10:	68fa      	ldr	r2, [r7, #12]
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	4413      	add	r3, r2
 800af16:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800af18:	4b14      	ldr	r3, [pc, #80]	; (800af6c <prvAddCurrentTaskToDelayedList+0xb4>)
 800af1a:	681b      	ldr	r3, [r3, #0]
 800af1c:	68ba      	ldr	r2, [r7, #8]
 800af1e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800af20:	68ba      	ldr	r2, [r7, #8]
 800af22:	68fb      	ldr	r3, [r7, #12]
 800af24:	429a      	cmp	r2, r3
 800af26:	d209      	bcs.n	800af3c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800af28:	4b13      	ldr	r3, [pc, #76]	; (800af78 <prvAddCurrentTaskToDelayedList+0xc0>)
 800af2a:	681a      	ldr	r2, [r3, #0]
 800af2c:	4b0f      	ldr	r3, [pc, #60]	; (800af6c <prvAddCurrentTaskToDelayedList+0xb4>)
 800af2e:	681b      	ldr	r3, [r3, #0]
 800af30:	3304      	adds	r3, #4
 800af32:	4619      	mov	r1, r3
 800af34:	4610      	mov	r0, r2
 800af36:	f7fe f83f 	bl	8008fb8 <vListInsert>
}
 800af3a:	e010      	b.n	800af5e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800af3c:	4b0f      	ldr	r3, [pc, #60]	; (800af7c <prvAddCurrentTaskToDelayedList+0xc4>)
 800af3e:	681a      	ldr	r2, [r3, #0]
 800af40:	4b0a      	ldr	r3, [pc, #40]	; (800af6c <prvAddCurrentTaskToDelayedList+0xb4>)
 800af42:	681b      	ldr	r3, [r3, #0]
 800af44:	3304      	adds	r3, #4
 800af46:	4619      	mov	r1, r3
 800af48:	4610      	mov	r0, r2
 800af4a:	f7fe f835 	bl	8008fb8 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800af4e:	4b0c      	ldr	r3, [pc, #48]	; (800af80 <prvAddCurrentTaskToDelayedList+0xc8>)
 800af50:	681b      	ldr	r3, [r3, #0]
 800af52:	68ba      	ldr	r2, [r7, #8]
 800af54:	429a      	cmp	r2, r3
 800af56:	d202      	bcs.n	800af5e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800af58:	4a09      	ldr	r2, [pc, #36]	; (800af80 <prvAddCurrentTaskToDelayedList+0xc8>)
 800af5a:	68bb      	ldr	r3, [r7, #8]
 800af5c:	6013      	str	r3, [r2, #0]
}
 800af5e:	bf00      	nop
 800af60:	3710      	adds	r7, #16
 800af62:	46bd      	mov	sp, r7
 800af64:	bd80      	pop	{r7, pc}
 800af66:	bf00      	nop
 800af68:	200007b8 	.word	0x200007b8
 800af6c:	200006b4 	.word	0x200006b4
 800af70:	200007bc 	.word	0x200007bc
 800af74:	200007a0 	.word	0x200007a0
 800af78:	20000770 	.word	0x20000770
 800af7c:	2000076c 	.word	0x2000076c
 800af80:	200007d4 	.word	0x200007d4

0800af84 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800af84:	b480      	push	{r7}
 800af86:	b085      	sub	sp, #20
 800af88:	af00      	add	r7, sp, #0
 800af8a:	60f8      	str	r0, [r7, #12]
 800af8c:	60b9      	str	r1, [r7, #8]
 800af8e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800af90:	68fb      	ldr	r3, [r7, #12]
 800af92:	3b04      	subs	r3, #4
 800af94:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800af96:	68fb      	ldr	r3, [r7, #12]
 800af98:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800af9c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800af9e:	68fb      	ldr	r3, [r7, #12]
 800afa0:	3b04      	subs	r3, #4
 800afa2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800afa4:	68bb      	ldr	r3, [r7, #8]
 800afa6:	f023 0201 	bic.w	r2, r3, #1
 800afaa:	68fb      	ldr	r3, [r7, #12]
 800afac:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800afae:	68fb      	ldr	r3, [r7, #12]
 800afb0:	3b04      	subs	r3, #4
 800afb2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800afb4:	4a0c      	ldr	r2, [pc, #48]	; (800afe8 <pxPortInitialiseStack+0x64>)
 800afb6:	68fb      	ldr	r3, [r7, #12]
 800afb8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800afba:	68fb      	ldr	r3, [r7, #12]
 800afbc:	3b14      	subs	r3, #20
 800afbe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800afc0:	687a      	ldr	r2, [r7, #4]
 800afc2:	68fb      	ldr	r3, [r7, #12]
 800afc4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800afc6:	68fb      	ldr	r3, [r7, #12]
 800afc8:	3b04      	subs	r3, #4
 800afca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800afcc:	68fb      	ldr	r3, [r7, #12]
 800afce:	f06f 0202 	mvn.w	r2, #2
 800afd2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800afd4:	68fb      	ldr	r3, [r7, #12]
 800afd6:	3b20      	subs	r3, #32
 800afd8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800afda:	68fb      	ldr	r3, [r7, #12]
}
 800afdc:	4618      	mov	r0, r3
 800afde:	3714      	adds	r7, #20
 800afe0:	46bd      	mov	sp, r7
 800afe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afe6:	4770      	bx	lr
 800afe8:	0800afed 	.word	0x0800afed

0800afec <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800afec:	b480      	push	{r7}
 800afee:	b085      	sub	sp, #20
 800aff0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800aff2:	2300      	movs	r3, #0
 800aff4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800aff6:	4b12      	ldr	r3, [pc, #72]	; (800b040 <prvTaskExitError+0x54>)
 800aff8:	681b      	ldr	r3, [r3, #0]
 800affa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800affe:	d00a      	beq.n	800b016 <prvTaskExitError+0x2a>
	__asm volatile
 800b000:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b004:	f383 8811 	msr	BASEPRI, r3
 800b008:	f3bf 8f6f 	isb	sy
 800b00c:	f3bf 8f4f 	dsb	sy
 800b010:	60fb      	str	r3, [r7, #12]
}
 800b012:	bf00      	nop
 800b014:	e7fe      	b.n	800b014 <prvTaskExitError+0x28>
	__asm volatile
 800b016:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b01a:	f383 8811 	msr	BASEPRI, r3
 800b01e:	f3bf 8f6f 	isb	sy
 800b022:	f3bf 8f4f 	dsb	sy
 800b026:	60bb      	str	r3, [r7, #8]
}
 800b028:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800b02a:	bf00      	nop
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	2b00      	cmp	r3, #0
 800b030:	d0fc      	beq.n	800b02c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b032:	bf00      	nop
 800b034:	bf00      	nop
 800b036:	3714      	adds	r7, #20
 800b038:	46bd      	mov	sp, r7
 800b03a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b03e:	4770      	bx	lr
 800b040:	2000000c 	.word	0x2000000c
	...

0800b050 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b050:	4b07      	ldr	r3, [pc, #28]	; (800b070 <pxCurrentTCBConst2>)
 800b052:	6819      	ldr	r1, [r3, #0]
 800b054:	6808      	ldr	r0, [r1, #0]
 800b056:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b05a:	f380 8809 	msr	PSP, r0
 800b05e:	f3bf 8f6f 	isb	sy
 800b062:	f04f 0000 	mov.w	r0, #0
 800b066:	f380 8811 	msr	BASEPRI, r0
 800b06a:	4770      	bx	lr
 800b06c:	f3af 8000 	nop.w

0800b070 <pxCurrentTCBConst2>:
 800b070:	200006b4 	.word	0x200006b4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b074:	bf00      	nop
 800b076:	bf00      	nop

0800b078 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800b078:	4808      	ldr	r0, [pc, #32]	; (800b09c <prvPortStartFirstTask+0x24>)
 800b07a:	6800      	ldr	r0, [r0, #0]
 800b07c:	6800      	ldr	r0, [r0, #0]
 800b07e:	f380 8808 	msr	MSP, r0
 800b082:	f04f 0000 	mov.w	r0, #0
 800b086:	f380 8814 	msr	CONTROL, r0
 800b08a:	b662      	cpsie	i
 800b08c:	b661      	cpsie	f
 800b08e:	f3bf 8f4f 	dsb	sy
 800b092:	f3bf 8f6f 	isb	sy
 800b096:	df00      	svc	0
 800b098:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800b09a:	bf00      	nop
 800b09c:	e000ed08 	.word	0xe000ed08

0800b0a0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b0a0:	b580      	push	{r7, lr}
 800b0a2:	b086      	sub	sp, #24
 800b0a4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800b0a6:	4b46      	ldr	r3, [pc, #280]	; (800b1c0 <xPortStartScheduler+0x120>)
 800b0a8:	681b      	ldr	r3, [r3, #0]
 800b0aa:	4a46      	ldr	r2, [pc, #280]	; (800b1c4 <xPortStartScheduler+0x124>)
 800b0ac:	4293      	cmp	r3, r2
 800b0ae:	d10a      	bne.n	800b0c6 <xPortStartScheduler+0x26>
	__asm volatile
 800b0b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b0b4:	f383 8811 	msr	BASEPRI, r3
 800b0b8:	f3bf 8f6f 	isb	sy
 800b0bc:	f3bf 8f4f 	dsb	sy
 800b0c0:	613b      	str	r3, [r7, #16]
}
 800b0c2:	bf00      	nop
 800b0c4:	e7fe      	b.n	800b0c4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800b0c6:	4b3e      	ldr	r3, [pc, #248]	; (800b1c0 <xPortStartScheduler+0x120>)
 800b0c8:	681b      	ldr	r3, [r3, #0]
 800b0ca:	4a3f      	ldr	r2, [pc, #252]	; (800b1c8 <xPortStartScheduler+0x128>)
 800b0cc:	4293      	cmp	r3, r2
 800b0ce:	d10a      	bne.n	800b0e6 <xPortStartScheduler+0x46>
	__asm volatile
 800b0d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b0d4:	f383 8811 	msr	BASEPRI, r3
 800b0d8:	f3bf 8f6f 	isb	sy
 800b0dc:	f3bf 8f4f 	dsb	sy
 800b0e0:	60fb      	str	r3, [r7, #12]
}
 800b0e2:	bf00      	nop
 800b0e4:	e7fe      	b.n	800b0e4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b0e6:	4b39      	ldr	r3, [pc, #228]	; (800b1cc <xPortStartScheduler+0x12c>)
 800b0e8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b0ea:	697b      	ldr	r3, [r7, #20]
 800b0ec:	781b      	ldrb	r3, [r3, #0]
 800b0ee:	b2db      	uxtb	r3, r3
 800b0f0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b0f2:	697b      	ldr	r3, [r7, #20]
 800b0f4:	22ff      	movs	r2, #255	; 0xff
 800b0f6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b0f8:	697b      	ldr	r3, [r7, #20]
 800b0fa:	781b      	ldrb	r3, [r3, #0]
 800b0fc:	b2db      	uxtb	r3, r3
 800b0fe:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b100:	78fb      	ldrb	r3, [r7, #3]
 800b102:	b2db      	uxtb	r3, r3
 800b104:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800b108:	b2da      	uxtb	r2, r3
 800b10a:	4b31      	ldr	r3, [pc, #196]	; (800b1d0 <xPortStartScheduler+0x130>)
 800b10c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b10e:	4b31      	ldr	r3, [pc, #196]	; (800b1d4 <xPortStartScheduler+0x134>)
 800b110:	2207      	movs	r2, #7
 800b112:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b114:	e009      	b.n	800b12a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800b116:	4b2f      	ldr	r3, [pc, #188]	; (800b1d4 <xPortStartScheduler+0x134>)
 800b118:	681b      	ldr	r3, [r3, #0]
 800b11a:	3b01      	subs	r3, #1
 800b11c:	4a2d      	ldr	r2, [pc, #180]	; (800b1d4 <xPortStartScheduler+0x134>)
 800b11e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b120:	78fb      	ldrb	r3, [r7, #3]
 800b122:	b2db      	uxtb	r3, r3
 800b124:	005b      	lsls	r3, r3, #1
 800b126:	b2db      	uxtb	r3, r3
 800b128:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b12a:	78fb      	ldrb	r3, [r7, #3]
 800b12c:	b2db      	uxtb	r3, r3
 800b12e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b132:	2b80      	cmp	r3, #128	; 0x80
 800b134:	d0ef      	beq.n	800b116 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b136:	4b27      	ldr	r3, [pc, #156]	; (800b1d4 <xPortStartScheduler+0x134>)
 800b138:	681b      	ldr	r3, [r3, #0]
 800b13a:	f1c3 0307 	rsb	r3, r3, #7
 800b13e:	2b04      	cmp	r3, #4
 800b140:	d00a      	beq.n	800b158 <xPortStartScheduler+0xb8>
	__asm volatile
 800b142:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b146:	f383 8811 	msr	BASEPRI, r3
 800b14a:	f3bf 8f6f 	isb	sy
 800b14e:	f3bf 8f4f 	dsb	sy
 800b152:	60bb      	str	r3, [r7, #8]
}
 800b154:	bf00      	nop
 800b156:	e7fe      	b.n	800b156 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b158:	4b1e      	ldr	r3, [pc, #120]	; (800b1d4 <xPortStartScheduler+0x134>)
 800b15a:	681b      	ldr	r3, [r3, #0]
 800b15c:	021b      	lsls	r3, r3, #8
 800b15e:	4a1d      	ldr	r2, [pc, #116]	; (800b1d4 <xPortStartScheduler+0x134>)
 800b160:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b162:	4b1c      	ldr	r3, [pc, #112]	; (800b1d4 <xPortStartScheduler+0x134>)
 800b164:	681b      	ldr	r3, [r3, #0]
 800b166:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800b16a:	4a1a      	ldr	r2, [pc, #104]	; (800b1d4 <xPortStartScheduler+0x134>)
 800b16c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	b2da      	uxtb	r2, r3
 800b172:	697b      	ldr	r3, [r7, #20]
 800b174:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b176:	4b18      	ldr	r3, [pc, #96]	; (800b1d8 <xPortStartScheduler+0x138>)
 800b178:	681b      	ldr	r3, [r3, #0]
 800b17a:	4a17      	ldr	r2, [pc, #92]	; (800b1d8 <xPortStartScheduler+0x138>)
 800b17c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800b180:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b182:	4b15      	ldr	r3, [pc, #84]	; (800b1d8 <xPortStartScheduler+0x138>)
 800b184:	681b      	ldr	r3, [r3, #0]
 800b186:	4a14      	ldr	r2, [pc, #80]	; (800b1d8 <xPortStartScheduler+0x138>)
 800b188:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800b18c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800b18e:	f000 f8dd 	bl	800b34c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b192:	4b12      	ldr	r3, [pc, #72]	; (800b1dc <xPortStartScheduler+0x13c>)
 800b194:	2200      	movs	r2, #0
 800b196:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800b198:	f000 f8fc 	bl	800b394 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800b19c:	4b10      	ldr	r3, [pc, #64]	; (800b1e0 <xPortStartScheduler+0x140>)
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	4a0f      	ldr	r2, [pc, #60]	; (800b1e0 <xPortStartScheduler+0x140>)
 800b1a2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800b1a6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800b1a8:	f7ff ff66 	bl	800b078 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b1ac:	f7ff fa5e 	bl	800a66c <vTaskSwitchContext>
	prvTaskExitError();
 800b1b0:	f7ff ff1c 	bl	800afec <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b1b4:	2300      	movs	r3, #0
}
 800b1b6:	4618      	mov	r0, r3
 800b1b8:	3718      	adds	r7, #24
 800b1ba:	46bd      	mov	sp, r7
 800b1bc:	bd80      	pop	{r7, pc}
 800b1be:	bf00      	nop
 800b1c0:	e000ed00 	.word	0xe000ed00
 800b1c4:	410fc271 	.word	0x410fc271
 800b1c8:	410fc270 	.word	0x410fc270
 800b1cc:	e000e400 	.word	0xe000e400
 800b1d0:	200007e8 	.word	0x200007e8
 800b1d4:	200007ec 	.word	0x200007ec
 800b1d8:	e000ed20 	.word	0xe000ed20
 800b1dc:	2000000c 	.word	0x2000000c
 800b1e0:	e000ef34 	.word	0xe000ef34

0800b1e4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b1e4:	b480      	push	{r7}
 800b1e6:	b083      	sub	sp, #12
 800b1e8:	af00      	add	r7, sp, #0
	__asm volatile
 800b1ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1ee:	f383 8811 	msr	BASEPRI, r3
 800b1f2:	f3bf 8f6f 	isb	sy
 800b1f6:	f3bf 8f4f 	dsb	sy
 800b1fa:	607b      	str	r3, [r7, #4]
}
 800b1fc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800b1fe:	4b0f      	ldr	r3, [pc, #60]	; (800b23c <vPortEnterCritical+0x58>)
 800b200:	681b      	ldr	r3, [r3, #0]
 800b202:	3301      	adds	r3, #1
 800b204:	4a0d      	ldr	r2, [pc, #52]	; (800b23c <vPortEnterCritical+0x58>)
 800b206:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800b208:	4b0c      	ldr	r3, [pc, #48]	; (800b23c <vPortEnterCritical+0x58>)
 800b20a:	681b      	ldr	r3, [r3, #0]
 800b20c:	2b01      	cmp	r3, #1
 800b20e:	d10f      	bne.n	800b230 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b210:	4b0b      	ldr	r3, [pc, #44]	; (800b240 <vPortEnterCritical+0x5c>)
 800b212:	681b      	ldr	r3, [r3, #0]
 800b214:	b2db      	uxtb	r3, r3
 800b216:	2b00      	cmp	r3, #0
 800b218:	d00a      	beq.n	800b230 <vPortEnterCritical+0x4c>
	__asm volatile
 800b21a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b21e:	f383 8811 	msr	BASEPRI, r3
 800b222:	f3bf 8f6f 	isb	sy
 800b226:	f3bf 8f4f 	dsb	sy
 800b22a:	603b      	str	r3, [r7, #0]
}
 800b22c:	bf00      	nop
 800b22e:	e7fe      	b.n	800b22e <vPortEnterCritical+0x4a>
	}
}
 800b230:	bf00      	nop
 800b232:	370c      	adds	r7, #12
 800b234:	46bd      	mov	sp, r7
 800b236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b23a:	4770      	bx	lr
 800b23c:	2000000c 	.word	0x2000000c
 800b240:	e000ed04 	.word	0xe000ed04

0800b244 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b244:	b480      	push	{r7}
 800b246:	b083      	sub	sp, #12
 800b248:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b24a:	4b12      	ldr	r3, [pc, #72]	; (800b294 <vPortExitCritical+0x50>)
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	2b00      	cmp	r3, #0
 800b250:	d10a      	bne.n	800b268 <vPortExitCritical+0x24>
	__asm volatile
 800b252:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b256:	f383 8811 	msr	BASEPRI, r3
 800b25a:	f3bf 8f6f 	isb	sy
 800b25e:	f3bf 8f4f 	dsb	sy
 800b262:	607b      	str	r3, [r7, #4]
}
 800b264:	bf00      	nop
 800b266:	e7fe      	b.n	800b266 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800b268:	4b0a      	ldr	r3, [pc, #40]	; (800b294 <vPortExitCritical+0x50>)
 800b26a:	681b      	ldr	r3, [r3, #0]
 800b26c:	3b01      	subs	r3, #1
 800b26e:	4a09      	ldr	r2, [pc, #36]	; (800b294 <vPortExitCritical+0x50>)
 800b270:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800b272:	4b08      	ldr	r3, [pc, #32]	; (800b294 <vPortExitCritical+0x50>)
 800b274:	681b      	ldr	r3, [r3, #0]
 800b276:	2b00      	cmp	r3, #0
 800b278:	d105      	bne.n	800b286 <vPortExitCritical+0x42>
 800b27a:	2300      	movs	r3, #0
 800b27c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b27e:	683b      	ldr	r3, [r7, #0]
 800b280:	f383 8811 	msr	BASEPRI, r3
}
 800b284:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800b286:	bf00      	nop
 800b288:	370c      	adds	r7, #12
 800b28a:	46bd      	mov	sp, r7
 800b28c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b290:	4770      	bx	lr
 800b292:	bf00      	nop
 800b294:	2000000c 	.word	0x2000000c
	...

0800b2a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b2a0:	f3ef 8009 	mrs	r0, PSP
 800b2a4:	f3bf 8f6f 	isb	sy
 800b2a8:	4b15      	ldr	r3, [pc, #84]	; (800b300 <pxCurrentTCBConst>)
 800b2aa:	681a      	ldr	r2, [r3, #0]
 800b2ac:	f01e 0f10 	tst.w	lr, #16
 800b2b0:	bf08      	it	eq
 800b2b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800b2b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2ba:	6010      	str	r0, [r2, #0]
 800b2bc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b2c0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800b2c4:	f380 8811 	msr	BASEPRI, r0
 800b2c8:	f3bf 8f4f 	dsb	sy
 800b2cc:	f3bf 8f6f 	isb	sy
 800b2d0:	f7ff f9cc 	bl	800a66c <vTaskSwitchContext>
 800b2d4:	f04f 0000 	mov.w	r0, #0
 800b2d8:	f380 8811 	msr	BASEPRI, r0
 800b2dc:	bc09      	pop	{r0, r3}
 800b2de:	6819      	ldr	r1, [r3, #0]
 800b2e0:	6808      	ldr	r0, [r1, #0]
 800b2e2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2e6:	f01e 0f10 	tst.w	lr, #16
 800b2ea:	bf08      	it	eq
 800b2ec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b2f0:	f380 8809 	msr	PSP, r0
 800b2f4:	f3bf 8f6f 	isb	sy
 800b2f8:	4770      	bx	lr
 800b2fa:	bf00      	nop
 800b2fc:	f3af 8000 	nop.w

0800b300 <pxCurrentTCBConst>:
 800b300:	200006b4 	.word	0x200006b4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b304:	bf00      	nop
 800b306:	bf00      	nop

0800b308 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b308:	b580      	push	{r7, lr}
 800b30a:	b082      	sub	sp, #8
 800b30c:	af00      	add	r7, sp, #0
	__asm volatile
 800b30e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b312:	f383 8811 	msr	BASEPRI, r3
 800b316:	f3bf 8f6f 	isb	sy
 800b31a:	f3bf 8f4f 	dsb	sy
 800b31e:	607b      	str	r3, [r7, #4]
}
 800b320:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b322:	f7ff f8e3 	bl	800a4ec <xTaskIncrementTick>
 800b326:	4603      	mov	r3, r0
 800b328:	2b00      	cmp	r3, #0
 800b32a:	d003      	beq.n	800b334 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b32c:	4b06      	ldr	r3, [pc, #24]	; (800b348 <SysTick_Handler+0x40>)
 800b32e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b332:	601a      	str	r2, [r3, #0]
 800b334:	2300      	movs	r3, #0
 800b336:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b338:	683b      	ldr	r3, [r7, #0]
 800b33a:	f383 8811 	msr	BASEPRI, r3
}
 800b33e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800b340:	bf00      	nop
 800b342:	3708      	adds	r7, #8
 800b344:	46bd      	mov	sp, r7
 800b346:	bd80      	pop	{r7, pc}
 800b348:	e000ed04 	.word	0xe000ed04

0800b34c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b34c:	b480      	push	{r7}
 800b34e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b350:	4b0b      	ldr	r3, [pc, #44]	; (800b380 <vPortSetupTimerInterrupt+0x34>)
 800b352:	2200      	movs	r2, #0
 800b354:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b356:	4b0b      	ldr	r3, [pc, #44]	; (800b384 <vPortSetupTimerInterrupt+0x38>)
 800b358:	2200      	movs	r2, #0
 800b35a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b35c:	4b0a      	ldr	r3, [pc, #40]	; (800b388 <vPortSetupTimerInterrupt+0x3c>)
 800b35e:	681b      	ldr	r3, [r3, #0]
 800b360:	4a0a      	ldr	r2, [pc, #40]	; (800b38c <vPortSetupTimerInterrupt+0x40>)
 800b362:	fba2 2303 	umull	r2, r3, r2, r3
 800b366:	099b      	lsrs	r3, r3, #6
 800b368:	4a09      	ldr	r2, [pc, #36]	; (800b390 <vPortSetupTimerInterrupt+0x44>)
 800b36a:	3b01      	subs	r3, #1
 800b36c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b36e:	4b04      	ldr	r3, [pc, #16]	; (800b380 <vPortSetupTimerInterrupt+0x34>)
 800b370:	2207      	movs	r2, #7
 800b372:	601a      	str	r2, [r3, #0]
}
 800b374:	bf00      	nop
 800b376:	46bd      	mov	sp, r7
 800b378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b37c:	4770      	bx	lr
 800b37e:	bf00      	nop
 800b380:	e000e010 	.word	0xe000e010
 800b384:	e000e018 	.word	0xe000e018
 800b388:	20000000 	.word	0x20000000
 800b38c:	10624dd3 	.word	0x10624dd3
 800b390:	e000e014 	.word	0xe000e014

0800b394 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800b394:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800b3a4 <vPortEnableVFP+0x10>
 800b398:	6801      	ldr	r1, [r0, #0]
 800b39a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800b39e:	6001      	str	r1, [r0, #0]
 800b3a0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800b3a2:	bf00      	nop
 800b3a4:	e000ed88 	.word	0xe000ed88

0800b3a8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800b3a8:	b480      	push	{r7}
 800b3aa:	b085      	sub	sp, #20
 800b3ac:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800b3ae:	f3ef 8305 	mrs	r3, IPSR
 800b3b2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800b3b4:	68fb      	ldr	r3, [r7, #12]
 800b3b6:	2b0f      	cmp	r3, #15
 800b3b8:	d914      	bls.n	800b3e4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800b3ba:	4a17      	ldr	r2, [pc, #92]	; (800b418 <vPortValidateInterruptPriority+0x70>)
 800b3bc:	68fb      	ldr	r3, [r7, #12]
 800b3be:	4413      	add	r3, r2
 800b3c0:	781b      	ldrb	r3, [r3, #0]
 800b3c2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800b3c4:	4b15      	ldr	r3, [pc, #84]	; (800b41c <vPortValidateInterruptPriority+0x74>)
 800b3c6:	781b      	ldrb	r3, [r3, #0]
 800b3c8:	7afa      	ldrb	r2, [r7, #11]
 800b3ca:	429a      	cmp	r2, r3
 800b3cc:	d20a      	bcs.n	800b3e4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800b3ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3d2:	f383 8811 	msr	BASEPRI, r3
 800b3d6:	f3bf 8f6f 	isb	sy
 800b3da:	f3bf 8f4f 	dsb	sy
 800b3de:	607b      	str	r3, [r7, #4]
}
 800b3e0:	bf00      	nop
 800b3e2:	e7fe      	b.n	800b3e2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800b3e4:	4b0e      	ldr	r3, [pc, #56]	; (800b420 <vPortValidateInterruptPriority+0x78>)
 800b3e6:	681b      	ldr	r3, [r3, #0]
 800b3e8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800b3ec:	4b0d      	ldr	r3, [pc, #52]	; (800b424 <vPortValidateInterruptPriority+0x7c>)
 800b3ee:	681b      	ldr	r3, [r3, #0]
 800b3f0:	429a      	cmp	r2, r3
 800b3f2:	d90a      	bls.n	800b40a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800b3f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3f8:	f383 8811 	msr	BASEPRI, r3
 800b3fc:	f3bf 8f6f 	isb	sy
 800b400:	f3bf 8f4f 	dsb	sy
 800b404:	603b      	str	r3, [r7, #0]
}
 800b406:	bf00      	nop
 800b408:	e7fe      	b.n	800b408 <vPortValidateInterruptPriority+0x60>
	}
 800b40a:	bf00      	nop
 800b40c:	3714      	adds	r7, #20
 800b40e:	46bd      	mov	sp, r7
 800b410:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b414:	4770      	bx	lr
 800b416:	bf00      	nop
 800b418:	e000e3f0 	.word	0xe000e3f0
 800b41c:	200007e8 	.word	0x200007e8
 800b420:	e000ed0c 	.word	0xe000ed0c
 800b424:	200007ec 	.word	0x200007ec

0800b428 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b428:	b580      	push	{r7, lr}
 800b42a:	b08a      	sub	sp, #40	; 0x28
 800b42c:	af00      	add	r7, sp, #0
 800b42e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b430:	2300      	movs	r3, #0
 800b432:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800b434:	f7fe ffa0 	bl	800a378 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b438:	4b5d      	ldr	r3, [pc, #372]	; (800b5b0 <pvPortMalloc+0x188>)
 800b43a:	681b      	ldr	r3, [r3, #0]
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	d101      	bne.n	800b444 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b440:	f000 f930 	bl	800b6a4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b444:	4b5b      	ldr	r3, [pc, #364]	; (800b5b4 <pvPortMalloc+0x18c>)
 800b446:	681a      	ldr	r2, [r3, #0]
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	4013      	ands	r3, r2
 800b44c:	2b00      	cmp	r3, #0
 800b44e:	f040 8093 	bne.w	800b578 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	2b00      	cmp	r3, #0
 800b456:	d01d      	beq.n	800b494 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800b458:	2208      	movs	r2, #8
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	4413      	add	r3, r2
 800b45e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	f003 0307 	and.w	r3, r3, #7
 800b466:	2b00      	cmp	r3, #0
 800b468:	d014      	beq.n	800b494 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	f023 0307 	bic.w	r3, r3, #7
 800b470:	3308      	adds	r3, #8
 800b472:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	f003 0307 	and.w	r3, r3, #7
 800b47a:	2b00      	cmp	r3, #0
 800b47c:	d00a      	beq.n	800b494 <pvPortMalloc+0x6c>
	__asm volatile
 800b47e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b482:	f383 8811 	msr	BASEPRI, r3
 800b486:	f3bf 8f6f 	isb	sy
 800b48a:	f3bf 8f4f 	dsb	sy
 800b48e:	617b      	str	r3, [r7, #20]
}
 800b490:	bf00      	nop
 800b492:	e7fe      	b.n	800b492 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	2b00      	cmp	r3, #0
 800b498:	d06e      	beq.n	800b578 <pvPortMalloc+0x150>
 800b49a:	4b47      	ldr	r3, [pc, #284]	; (800b5b8 <pvPortMalloc+0x190>)
 800b49c:	681b      	ldr	r3, [r3, #0]
 800b49e:	687a      	ldr	r2, [r7, #4]
 800b4a0:	429a      	cmp	r2, r3
 800b4a2:	d869      	bhi.n	800b578 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b4a4:	4b45      	ldr	r3, [pc, #276]	; (800b5bc <pvPortMalloc+0x194>)
 800b4a6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b4a8:	4b44      	ldr	r3, [pc, #272]	; (800b5bc <pvPortMalloc+0x194>)
 800b4aa:	681b      	ldr	r3, [r3, #0]
 800b4ac:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b4ae:	e004      	b.n	800b4ba <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800b4b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4b2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b4b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4b6:	681b      	ldr	r3, [r3, #0]
 800b4b8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b4ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4bc:	685b      	ldr	r3, [r3, #4]
 800b4be:	687a      	ldr	r2, [r7, #4]
 800b4c0:	429a      	cmp	r2, r3
 800b4c2:	d903      	bls.n	800b4cc <pvPortMalloc+0xa4>
 800b4c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4c6:	681b      	ldr	r3, [r3, #0]
 800b4c8:	2b00      	cmp	r3, #0
 800b4ca:	d1f1      	bne.n	800b4b0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b4cc:	4b38      	ldr	r3, [pc, #224]	; (800b5b0 <pvPortMalloc+0x188>)
 800b4ce:	681b      	ldr	r3, [r3, #0]
 800b4d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b4d2:	429a      	cmp	r2, r3
 800b4d4:	d050      	beq.n	800b578 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b4d6:	6a3b      	ldr	r3, [r7, #32]
 800b4d8:	681b      	ldr	r3, [r3, #0]
 800b4da:	2208      	movs	r2, #8
 800b4dc:	4413      	add	r3, r2
 800b4de:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b4e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4e2:	681a      	ldr	r2, [r3, #0]
 800b4e4:	6a3b      	ldr	r3, [r7, #32]
 800b4e6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b4e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4ea:	685a      	ldr	r2, [r3, #4]
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	1ad2      	subs	r2, r2, r3
 800b4f0:	2308      	movs	r3, #8
 800b4f2:	005b      	lsls	r3, r3, #1
 800b4f4:	429a      	cmp	r2, r3
 800b4f6:	d91f      	bls.n	800b538 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b4f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	4413      	add	r3, r2
 800b4fe:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b500:	69bb      	ldr	r3, [r7, #24]
 800b502:	f003 0307 	and.w	r3, r3, #7
 800b506:	2b00      	cmp	r3, #0
 800b508:	d00a      	beq.n	800b520 <pvPortMalloc+0xf8>
	__asm volatile
 800b50a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b50e:	f383 8811 	msr	BASEPRI, r3
 800b512:	f3bf 8f6f 	isb	sy
 800b516:	f3bf 8f4f 	dsb	sy
 800b51a:	613b      	str	r3, [r7, #16]
}
 800b51c:	bf00      	nop
 800b51e:	e7fe      	b.n	800b51e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b520:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b522:	685a      	ldr	r2, [r3, #4]
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	1ad2      	subs	r2, r2, r3
 800b528:	69bb      	ldr	r3, [r7, #24]
 800b52a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b52c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b52e:	687a      	ldr	r2, [r7, #4]
 800b530:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b532:	69b8      	ldr	r0, [r7, #24]
 800b534:	f000 f918 	bl	800b768 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b538:	4b1f      	ldr	r3, [pc, #124]	; (800b5b8 <pvPortMalloc+0x190>)
 800b53a:	681a      	ldr	r2, [r3, #0]
 800b53c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b53e:	685b      	ldr	r3, [r3, #4]
 800b540:	1ad3      	subs	r3, r2, r3
 800b542:	4a1d      	ldr	r2, [pc, #116]	; (800b5b8 <pvPortMalloc+0x190>)
 800b544:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b546:	4b1c      	ldr	r3, [pc, #112]	; (800b5b8 <pvPortMalloc+0x190>)
 800b548:	681a      	ldr	r2, [r3, #0]
 800b54a:	4b1d      	ldr	r3, [pc, #116]	; (800b5c0 <pvPortMalloc+0x198>)
 800b54c:	681b      	ldr	r3, [r3, #0]
 800b54e:	429a      	cmp	r2, r3
 800b550:	d203      	bcs.n	800b55a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b552:	4b19      	ldr	r3, [pc, #100]	; (800b5b8 <pvPortMalloc+0x190>)
 800b554:	681b      	ldr	r3, [r3, #0]
 800b556:	4a1a      	ldr	r2, [pc, #104]	; (800b5c0 <pvPortMalloc+0x198>)
 800b558:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b55a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b55c:	685a      	ldr	r2, [r3, #4]
 800b55e:	4b15      	ldr	r3, [pc, #84]	; (800b5b4 <pvPortMalloc+0x18c>)
 800b560:	681b      	ldr	r3, [r3, #0]
 800b562:	431a      	orrs	r2, r3
 800b564:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b566:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b568:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b56a:	2200      	movs	r2, #0
 800b56c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800b56e:	4b15      	ldr	r3, [pc, #84]	; (800b5c4 <pvPortMalloc+0x19c>)
 800b570:	681b      	ldr	r3, [r3, #0]
 800b572:	3301      	adds	r3, #1
 800b574:	4a13      	ldr	r2, [pc, #76]	; (800b5c4 <pvPortMalloc+0x19c>)
 800b576:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b578:	f7fe ff0c 	bl	800a394 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 800b57c:	69fb      	ldr	r3, [r7, #28]
 800b57e:	2b00      	cmp	r3, #0
 800b580:	d101      	bne.n	800b586 <pvPortMalloc+0x15e>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 800b582:	f003 fd76 	bl	800f072 <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b586:	69fb      	ldr	r3, [r7, #28]
 800b588:	f003 0307 	and.w	r3, r3, #7
 800b58c:	2b00      	cmp	r3, #0
 800b58e:	d00a      	beq.n	800b5a6 <pvPortMalloc+0x17e>
	__asm volatile
 800b590:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b594:	f383 8811 	msr	BASEPRI, r3
 800b598:	f3bf 8f6f 	isb	sy
 800b59c:	f3bf 8f4f 	dsb	sy
 800b5a0:	60fb      	str	r3, [r7, #12]
}
 800b5a2:	bf00      	nop
 800b5a4:	e7fe      	b.n	800b5a4 <pvPortMalloc+0x17c>
	return pvReturn;
 800b5a6:	69fb      	ldr	r3, [r7, #28]
}
 800b5a8:	4618      	mov	r0, r3
 800b5aa:	3728      	adds	r7, #40	; 0x28
 800b5ac:	46bd      	mov	sp, r7
 800b5ae:	bd80      	pop	{r7, pc}
 800b5b0:	200084f8 	.word	0x200084f8
 800b5b4:	2000850c 	.word	0x2000850c
 800b5b8:	200084fc 	.word	0x200084fc
 800b5bc:	200084f0 	.word	0x200084f0
 800b5c0:	20008500 	.word	0x20008500
 800b5c4:	20008504 	.word	0x20008504

0800b5c8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b5c8:	b580      	push	{r7, lr}
 800b5ca:	b086      	sub	sp, #24
 800b5cc:	af00      	add	r7, sp, #0
 800b5ce:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	2b00      	cmp	r3, #0
 800b5d8:	d04d      	beq.n	800b676 <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b5da:	2308      	movs	r3, #8
 800b5dc:	425b      	negs	r3, r3
 800b5de:	697a      	ldr	r2, [r7, #20]
 800b5e0:	4413      	add	r3, r2
 800b5e2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b5e4:	697b      	ldr	r3, [r7, #20]
 800b5e6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b5e8:	693b      	ldr	r3, [r7, #16]
 800b5ea:	685a      	ldr	r2, [r3, #4]
 800b5ec:	4b24      	ldr	r3, [pc, #144]	; (800b680 <vPortFree+0xb8>)
 800b5ee:	681b      	ldr	r3, [r3, #0]
 800b5f0:	4013      	ands	r3, r2
 800b5f2:	2b00      	cmp	r3, #0
 800b5f4:	d10a      	bne.n	800b60c <vPortFree+0x44>
	__asm volatile
 800b5f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5fa:	f383 8811 	msr	BASEPRI, r3
 800b5fe:	f3bf 8f6f 	isb	sy
 800b602:	f3bf 8f4f 	dsb	sy
 800b606:	60fb      	str	r3, [r7, #12]
}
 800b608:	bf00      	nop
 800b60a:	e7fe      	b.n	800b60a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b60c:	693b      	ldr	r3, [r7, #16]
 800b60e:	681b      	ldr	r3, [r3, #0]
 800b610:	2b00      	cmp	r3, #0
 800b612:	d00a      	beq.n	800b62a <vPortFree+0x62>
	__asm volatile
 800b614:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b618:	f383 8811 	msr	BASEPRI, r3
 800b61c:	f3bf 8f6f 	isb	sy
 800b620:	f3bf 8f4f 	dsb	sy
 800b624:	60bb      	str	r3, [r7, #8]
}
 800b626:	bf00      	nop
 800b628:	e7fe      	b.n	800b628 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b62a:	693b      	ldr	r3, [r7, #16]
 800b62c:	685a      	ldr	r2, [r3, #4]
 800b62e:	4b14      	ldr	r3, [pc, #80]	; (800b680 <vPortFree+0xb8>)
 800b630:	681b      	ldr	r3, [r3, #0]
 800b632:	4013      	ands	r3, r2
 800b634:	2b00      	cmp	r3, #0
 800b636:	d01e      	beq.n	800b676 <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b638:	693b      	ldr	r3, [r7, #16]
 800b63a:	681b      	ldr	r3, [r3, #0]
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	d11a      	bne.n	800b676 <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b640:	693b      	ldr	r3, [r7, #16]
 800b642:	685a      	ldr	r2, [r3, #4]
 800b644:	4b0e      	ldr	r3, [pc, #56]	; (800b680 <vPortFree+0xb8>)
 800b646:	681b      	ldr	r3, [r3, #0]
 800b648:	43db      	mvns	r3, r3
 800b64a:	401a      	ands	r2, r3
 800b64c:	693b      	ldr	r3, [r7, #16]
 800b64e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b650:	f7fe fe92 	bl	800a378 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b654:	693b      	ldr	r3, [r7, #16]
 800b656:	685a      	ldr	r2, [r3, #4]
 800b658:	4b0a      	ldr	r3, [pc, #40]	; (800b684 <vPortFree+0xbc>)
 800b65a:	681b      	ldr	r3, [r3, #0]
 800b65c:	4413      	add	r3, r2
 800b65e:	4a09      	ldr	r2, [pc, #36]	; (800b684 <vPortFree+0xbc>)
 800b660:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b662:	6938      	ldr	r0, [r7, #16]
 800b664:	f000 f880 	bl	800b768 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800b668:	4b07      	ldr	r3, [pc, #28]	; (800b688 <vPortFree+0xc0>)
 800b66a:	681b      	ldr	r3, [r3, #0]
 800b66c:	3301      	adds	r3, #1
 800b66e:	4a06      	ldr	r2, [pc, #24]	; (800b688 <vPortFree+0xc0>)
 800b670:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800b672:	f7fe fe8f 	bl	800a394 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b676:	bf00      	nop
 800b678:	3718      	adds	r7, #24
 800b67a:	46bd      	mov	sp, r7
 800b67c:	bd80      	pop	{r7, pc}
 800b67e:	bf00      	nop
 800b680:	2000850c 	.word	0x2000850c
 800b684:	200084fc 	.word	0x200084fc
 800b688:	20008508 	.word	0x20008508

0800b68c <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
 800b68c:	b480      	push	{r7}
 800b68e:	af00      	add	r7, sp, #0
	return xFreeBytesRemaining;
 800b690:	4b03      	ldr	r3, [pc, #12]	; (800b6a0 <xPortGetFreeHeapSize+0x14>)
 800b692:	681b      	ldr	r3, [r3, #0]
}
 800b694:	4618      	mov	r0, r3
 800b696:	46bd      	mov	sp, r7
 800b698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b69c:	4770      	bx	lr
 800b69e:	bf00      	nop
 800b6a0:	200084fc 	.word	0x200084fc

0800b6a4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b6a4:	b480      	push	{r7}
 800b6a6:	b085      	sub	sp, #20
 800b6a8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b6aa:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800b6ae:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b6b0:	4b27      	ldr	r3, [pc, #156]	; (800b750 <prvHeapInit+0xac>)
 800b6b2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b6b4:	68fb      	ldr	r3, [r7, #12]
 800b6b6:	f003 0307 	and.w	r3, r3, #7
 800b6ba:	2b00      	cmp	r3, #0
 800b6bc:	d00c      	beq.n	800b6d8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b6be:	68fb      	ldr	r3, [r7, #12]
 800b6c0:	3307      	adds	r3, #7
 800b6c2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b6c4:	68fb      	ldr	r3, [r7, #12]
 800b6c6:	f023 0307 	bic.w	r3, r3, #7
 800b6ca:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b6cc:	68ba      	ldr	r2, [r7, #8]
 800b6ce:	68fb      	ldr	r3, [r7, #12]
 800b6d0:	1ad3      	subs	r3, r2, r3
 800b6d2:	4a1f      	ldr	r2, [pc, #124]	; (800b750 <prvHeapInit+0xac>)
 800b6d4:	4413      	add	r3, r2
 800b6d6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b6d8:	68fb      	ldr	r3, [r7, #12]
 800b6da:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b6dc:	4a1d      	ldr	r2, [pc, #116]	; (800b754 <prvHeapInit+0xb0>)
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b6e2:	4b1c      	ldr	r3, [pc, #112]	; (800b754 <prvHeapInit+0xb0>)
 800b6e4:	2200      	movs	r2, #0
 800b6e6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	68ba      	ldr	r2, [r7, #8]
 800b6ec:	4413      	add	r3, r2
 800b6ee:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b6f0:	2208      	movs	r2, #8
 800b6f2:	68fb      	ldr	r3, [r7, #12]
 800b6f4:	1a9b      	subs	r3, r3, r2
 800b6f6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b6f8:	68fb      	ldr	r3, [r7, #12]
 800b6fa:	f023 0307 	bic.w	r3, r3, #7
 800b6fe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b700:	68fb      	ldr	r3, [r7, #12]
 800b702:	4a15      	ldr	r2, [pc, #84]	; (800b758 <prvHeapInit+0xb4>)
 800b704:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b706:	4b14      	ldr	r3, [pc, #80]	; (800b758 <prvHeapInit+0xb4>)
 800b708:	681b      	ldr	r3, [r3, #0]
 800b70a:	2200      	movs	r2, #0
 800b70c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b70e:	4b12      	ldr	r3, [pc, #72]	; (800b758 <prvHeapInit+0xb4>)
 800b710:	681b      	ldr	r3, [r3, #0]
 800b712:	2200      	movs	r2, #0
 800b714:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b71a:	683b      	ldr	r3, [r7, #0]
 800b71c:	68fa      	ldr	r2, [r7, #12]
 800b71e:	1ad2      	subs	r2, r2, r3
 800b720:	683b      	ldr	r3, [r7, #0]
 800b722:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b724:	4b0c      	ldr	r3, [pc, #48]	; (800b758 <prvHeapInit+0xb4>)
 800b726:	681a      	ldr	r2, [r3, #0]
 800b728:	683b      	ldr	r3, [r7, #0]
 800b72a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b72c:	683b      	ldr	r3, [r7, #0]
 800b72e:	685b      	ldr	r3, [r3, #4]
 800b730:	4a0a      	ldr	r2, [pc, #40]	; (800b75c <prvHeapInit+0xb8>)
 800b732:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b734:	683b      	ldr	r3, [r7, #0]
 800b736:	685b      	ldr	r3, [r3, #4]
 800b738:	4a09      	ldr	r2, [pc, #36]	; (800b760 <prvHeapInit+0xbc>)
 800b73a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b73c:	4b09      	ldr	r3, [pc, #36]	; (800b764 <prvHeapInit+0xc0>)
 800b73e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800b742:	601a      	str	r2, [r3, #0]
}
 800b744:	bf00      	nop
 800b746:	3714      	adds	r7, #20
 800b748:	46bd      	mov	sp, r7
 800b74a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b74e:	4770      	bx	lr
 800b750:	200007f0 	.word	0x200007f0
 800b754:	200084f0 	.word	0x200084f0
 800b758:	200084f8 	.word	0x200084f8
 800b75c:	20008500 	.word	0x20008500
 800b760:	200084fc 	.word	0x200084fc
 800b764:	2000850c 	.word	0x2000850c

0800b768 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b768:	b480      	push	{r7}
 800b76a:	b085      	sub	sp, #20
 800b76c:	af00      	add	r7, sp, #0
 800b76e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b770:	4b28      	ldr	r3, [pc, #160]	; (800b814 <prvInsertBlockIntoFreeList+0xac>)
 800b772:	60fb      	str	r3, [r7, #12]
 800b774:	e002      	b.n	800b77c <prvInsertBlockIntoFreeList+0x14>
 800b776:	68fb      	ldr	r3, [r7, #12]
 800b778:	681b      	ldr	r3, [r3, #0]
 800b77a:	60fb      	str	r3, [r7, #12]
 800b77c:	68fb      	ldr	r3, [r7, #12]
 800b77e:	681b      	ldr	r3, [r3, #0]
 800b780:	687a      	ldr	r2, [r7, #4]
 800b782:	429a      	cmp	r2, r3
 800b784:	d8f7      	bhi.n	800b776 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b786:	68fb      	ldr	r3, [r7, #12]
 800b788:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b78a:	68fb      	ldr	r3, [r7, #12]
 800b78c:	685b      	ldr	r3, [r3, #4]
 800b78e:	68ba      	ldr	r2, [r7, #8]
 800b790:	4413      	add	r3, r2
 800b792:	687a      	ldr	r2, [r7, #4]
 800b794:	429a      	cmp	r2, r3
 800b796:	d108      	bne.n	800b7aa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b798:	68fb      	ldr	r3, [r7, #12]
 800b79a:	685a      	ldr	r2, [r3, #4]
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	685b      	ldr	r3, [r3, #4]
 800b7a0:	441a      	add	r2, r3
 800b7a2:	68fb      	ldr	r3, [r7, #12]
 800b7a4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b7a6:	68fb      	ldr	r3, [r7, #12]
 800b7a8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	685b      	ldr	r3, [r3, #4]
 800b7b2:	68ba      	ldr	r2, [r7, #8]
 800b7b4:	441a      	add	r2, r3
 800b7b6:	68fb      	ldr	r3, [r7, #12]
 800b7b8:	681b      	ldr	r3, [r3, #0]
 800b7ba:	429a      	cmp	r2, r3
 800b7bc:	d118      	bne.n	800b7f0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b7be:	68fb      	ldr	r3, [r7, #12]
 800b7c0:	681a      	ldr	r2, [r3, #0]
 800b7c2:	4b15      	ldr	r3, [pc, #84]	; (800b818 <prvInsertBlockIntoFreeList+0xb0>)
 800b7c4:	681b      	ldr	r3, [r3, #0]
 800b7c6:	429a      	cmp	r2, r3
 800b7c8:	d00d      	beq.n	800b7e6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	685a      	ldr	r2, [r3, #4]
 800b7ce:	68fb      	ldr	r3, [r7, #12]
 800b7d0:	681b      	ldr	r3, [r3, #0]
 800b7d2:	685b      	ldr	r3, [r3, #4]
 800b7d4:	441a      	add	r2, r3
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b7da:	68fb      	ldr	r3, [r7, #12]
 800b7dc:	681b      	ldr	r3, [r3, #0]
 800b7de:	681a      	ldr	r2, [r3, #0]
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	601a      	str	r2, [r3, #0]
 800b7e4:	e008      	b.n	800b7f8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b7e6:	4b0c      	ldr	r3, [pc, #48]	; (800b818 <prvInsertBlockIntoFreeList+0xb0>)
 800b7e8:	681a      	ldr	r2, [r3, #0]
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	601a      	str	r2, [r3, #0]
 800b7ee:	e003      	b.n	800b7f8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b7f0:	68fb      	ldr	r3, [r7, #12]
 800b7f2:	681a      	ldr	r2, [r3, #0]
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b7f8:	68fa      	ldr	r2, [r7, #12]
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	429a      	cmp	r2, r3
 800b7fe:	d002      	beq.n	800b806 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b800:	68fb      	ldr	r3, [r7, #12]
 800b802:	687a      	ldr	r2, [r7, #4]
 800b804:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b806:	bf00      	nop
 800b808:	3714      	adds	r7, #20
 800b80a:	46bd      	mov	sp, r7
 800b80c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b810:	4770      	bx	lr
 800b812:	bf00      	nop
 800b814:	200084f0 	.word	0x200084f0
 800b818:	200084f8 	.word	0x200084f8

0800b81c <USB_OTG_EnableCommonInt>:
*         Initializes the commmon interrupts, used in both device and modes
* @param  pdev : Selected device
* @retval None
*/
static void USB_OTG_EnableCommonInt(USB_OTG_CORE_HANDLE *pdev)
{
 800b81c:	b480      	push	{r7}
 800b81e:	b085      	sub	sp, #20
 800b820:	af00      	add	r7, sp, #0
 800b822:	6078      	str	r0, [r7, #4]
  USB_OTG_GINTMSK_TypeDef  int_mask;
  
  int_mask.d32 = 0;
 800b824:	2300      	movs	r3, #0
 800b826:	60fb      	str	r3, [r7, #12]
  /* Clear any pending USB_OTG Interrupts */
#ifndef USE_OTG_MODE
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GOTGINT, 0xFFFFFFFF);
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	68db      	ldr	r3, [r3, #12]
 800b82c:	f04f 32ff 	mov.w	r2, #4294967295
 800b830:	605a      	str	r2, [r3, #4]
#endif
  /* Clear any pending interrupts */
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTSTS, 0xBFFFFFFF);
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	68db      	ldr	r3, [r3, #12]
 800b836:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800b83a:	615a      	str	r2, [r3, #20]
  /* Enable the interrupts in the INTMSK */
  int_mask.b.wkupintr = 1;
 800b83c:	7bfb      	ldrb	r3, [r7, #15]
 800b83e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b842:	73fb      	strb	r3, [r7, #15]
  int_mask.b.usbsuspend = 1; 
 800b844:	7b7b      	ldrb	r3, [r7, #13]
 800b846:	f043 0308 	orr.w	r3, r3, #8
 800b84a:	737b      	strb	r3, [r7, #13]
#ifdef USE_OTG_MODE
  int_mask.b.otgintr = 1;
  int_mask.b.sessreqintr = 1;
  int_mask.b.conidstschng = 1;
#endif
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTMSK, int_mask.d32);
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	68db      	ldr	r3, [r3, #12]
 800b850:	68fa      	ldr	r2, [r7, #12]
 800b852:	619a      	str	r2, [r3, #24]
}
 800b854:	bf00      	nop
 800b856:	3714      	adds	r7, #20
 800b858:	46bd      	mov	sp, r7
 800b85a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b85e:	4770      	bx	lr

0800b860 <USB_OTG_CoreReset>:
* @brief  USB_OTG_CoreReset : Soft reset of the core
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
static USB_OTG_STS USB_OTG_CoreReset(USB_OTG_CORE_HANDLE *pdev)
{
 800b860:	b580      	push	{r7, lr}
 800b862:	b086      	sub	sp, #24
 800b864:	af00      	add	r7, sp, #0
 800b866:	6078      	str	r0, [r7, #4]
  USB_OTG_STS status = USB_OTG_OK;
 800b868:	2300      	movs	r3, #0
 800b86a:	74fb      	strb	r3, [r7, #19]
  __IO USB_OTG_GRSTCTL_TypeDef  greset;
  uint32_t count = 0;
 800b86c:	2300      	movs	r3, #0
 800b86e:	617b      	str	r3, [r7, #20]
  
  greset.d32 = 0;
 800b870:	2300      	movs	r3, #0
 800b872:	60fb      	str	r3, [r7, #12]
  /* Wait for AHB master IDLE state. */
  do
  {
    USB_OTG_BSP_uDelay(3);
 800b874:	2003      	movs	r0, #3
 800b876:	f00c fe11 	bl	801849c <USB_OTG_BSP_uDelay>
    greset.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GRSTCTL);
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	68db      	ldr	r3, [r3, #12]
 800b87e:	691b      	ldr	r3, [r3, #16]
 800b880:	60fb      	str	r3, [r7, #12]
    if (++count > 200000)
 800b882:	697b      	ldr	r3, [r7, #20]
 800b884:	3301      	adds	r3, #1
 800b886:	617b      	str	r3, [r7, #20]
 800b888:	697b      	ldr	r3, [r7, #20]
 800b88a:	4a18      	ldr	r2, [pc, #96]	; (800b8ec <USB_OTG_CoreReset+0x8c>)
 800b88c:	4293      	cmp	r3, r2
 800b88e:	d901      	bls.n	800b894 <USB_OTG_CoreReset+0x34>
    {
      return USB_OTG_OK;
 800b890:	2300      	movs	r3, #0
 800b892:	e026      	b.n	800b8e2 <USB_OTG_CoreReset+0x82>
    }
  }
  while (greset.b.ahbidle == 0);
 800b894:	68fb      	ldr	r3, [r7, #12]
 800b896:	f3c3 73c0 	ubfx	r3, r3, #31, #1
 800b89a:	b2db      	uxtb	r3, r3
 800b89c:	2b00      	cmp	r3, #0
 800b89e:	d0e9      	beq.n	800b874 <USB_OTG_CoreReset+0x14>
  /* Core Soft Reset */
  count = 0;
 800b8a0:	2300      	movs	r3, #0
 800b8a2:	617b      	str	r3, [r7, #20]
  greset.b.csftrst = 1;
 800b8a4:	68fb      	ldr	r3, [r7, #12]
 800b8a6:	f043 0301 	orr.w	r3, r3, #1
 800b8aa:	60fb      	str	r3, [r7, #12]
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GRSTCTL, greset.d32 );
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	68db      	ldr	r3, [r3, #12]
 800b8b0:	68fa      	ldr	r2, [r7, #12]
 800b8b2:	611a      	str	r2, [r3, #16]
  do
  {
    greset.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GRSTCTL);
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	68db      	ldr	r3, [r3, #12]
 800b8b8:	691b      	ldr	r3, [r3, #16]
 800b8ba:	60fb      	str	r3, [r7, #12]
    if (++count > 200000)
 800b8bc:	697b      	ldr	r3, [r7, #20]
 800b8be:	3301      	adds	r3, #1
 800b8c0:	617b      	str	r3, [r7, #20]
 800b8c2:	697b      	ldr	r3, [r7, #20]
 800b8c4:	4a09      	ldr	r2, [pc, #36]	; (800b8ec <USB_OTG_CoreReset+0x8c>)
 800b8c6:	4293      	cmp	r3, r2
 800b8c8:	d806      	bhi.n	800b8d8 <USB_OTG_CoreReset+0x78>
    {
      break;
    }
  }
  while (greset.b.csftrst == 1);
 800b8ca:	68fb      	ldr	r3, [r7, #12]
 800b8cc:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800b8d0:	b2db      	uxtb	r3, r3
 800b8d2:	2b01      	cmp	r3, #1
 800b8d4:	d0ee      	beq.n	800b8b4 <USB_OTG_CoreReset+0x54>
 800b8d6:	e000      	b.n	800b8da <USB_OTG_CoreReset+0x7a>
      break;
 800b8d8:	bf00      	nop
  /* Wait for 3 PHY Clocks*/
  USB_OTG_BSP_uDelay(3);
 800b8da:	2003      	movs	r0, #3
 800b8dc:	f00c fdde 	bl	801849c <USB_OTG_BSP_uDelay>
  return status;
 800b8e0:	7cfb      	ldrb	r3, [r7, #19]
}
 800b8e2:	4618      	mov	r0, r3
 800b8e4:	3718      	adds	r7, #24
 800b8e6:	46bd      	mov	sp, r7
 800b8e8:	bd80      	pop	{r7, pc}
 800b8ea:	bf00      	nop
 800b8ec:	00030d40 	.word	0x00030d40

0800b8f0 <USB_OTG_WritePacket>:
*/
USB_OTG_STS USB_OTG_WritePacket(USB_OTG_CORE_HANDLE *pdev, 
                                uint8_t             *src, 
                                uint8_t             ch_ep_num, 
                                uint16_t            len)
{
 800b8f0:	b480      	push	{r7}
 800b8f2:	b089      	sub	sp, #36	; 0x24
 800b8f4:	af00      	add	r7, sp, #0
 800b8f6:	60f8      	str	r0, [r7, #12]
 800b8f8:	60b9      	str	r1, [r7, #8]
 800b8fa:	4611      	mov	r1, r2
 800b8fc:	461a      	mov	r2, r3
 800b8fe:	460b      	mov	r3, r1
 800b900:	71fb      	strb	r3, [r7, #7]
 800b902:	4613      	mov	r3, r2
 800b904:	80bb      	strh	r3, [r7, #4]
  USB_OTG_STS status = USB_OTG_OK;
 800b906:	2300      	movs	r3, #0
 800b908:	76fb      	strb	r3, [r7, #27]
  if (pdev->cfg.dma_enable == 0)
 800b90a:	68fb      	ldr	r3, [r7, #12]
 800b90c:	78db      	ldrb	r3, [r3, #3]
 800b90e:	2b00      	cmp	r3, #0
 800b910:	d122      	bne.n	800b958 <USB_OTG_WritePacket+0x68>
  {
    uint32_t count32b= 0 , i= 0;
 800b912:	2300      	movs	r3, #0
 800b914:	617b      	str	r3, [r7, #20]
 800b916:	2300      	movs	r3, #0
 800b918:	61fb      	str	r3, [r7, #28]
    __IO uint32_t *fifo;
    
    count32b =  (len + 3) / 4;
 800b91a:	88bb      	ldrh	r3, [r7, #4]
 800b91c:	3303      	adds	r3, #3
 800b91e:	2b00      	cmp	r3, #0
 800b920:	da00      	bge.n	800b924 <USB_OTG_WritePacket+0x34>
 800b922:	3303      	adds	r3, #3
 800b924:	109b      	asrs	r3, r3, #2
 800b926:	617b      	str	r3, [r7, #20]
    fifo = pdev->regs.DFIFO[ch_ep_num];
 800b928:	79fb      	ldrb	r3, [r7, #7]
 800b92a:	68fa      	ldr	r2, [r7, #12]
 800b92c:	3332      	adds	r3, #50	; 0x32
 800b92e:	009b      	lsls	r3, r3, #2
 800b930:	4413      	add	r3, r2
 800b932:	689b      	ldr	r3, [r3, #8]
 800b934:	613b      	str	r3, [r7, #16]
    for (i = 0; i < count32b; i++)
 800b936:	2300      	movs	r3, #0
 800b938:	61fb      	str	r3, [r7, #28]
 800b93a:	e009      	b.n	800b950 <USB_OTG_WritePacket+0x60>
    {
      USB_OTG_WRITE_REG32( fifo, *((__packed uint32_t *)src) );
 800b93c:	68bb      	ldr	r3, [r7, #8]
 800b93e:	681a      	ldr	r2, [r3, #0]
 800b940:	693b      	ldr	r3, [r7, #16]
 800b942:	601a      	str	r2, [r3, #0]
      src+=4;
 800b944:	68bb      	ldr	r3, [r7, #8]
 800b946:	3304      	adds	r3, #4
 800b948:	60bb      	str	r3, [r7, #8]
    for (i = 0; i < count32b; i++)
 800b94a:	69fb      	ldr	r3, [r7, #28]
 800b94c:	3301      	adds	r3, #1
 800b94e:	61fb      	str	r3, [r7, #28]
 800b950:	69fa      	ldr	r2, [r7, #28]
 800b952:	697b      	ldr	r3, [r7, #20]
 800b954:	429a      	cmp	r2, r3
 800b956:	d3f1      	bcc.n	800b93c <USB_OTG_WritePacket+0x4c>
    }
  }
  return status;
 800b958:	7efb      	ldrb	r3, [r7, #27]
}
 800b95a:	4618      	mov	r0, r3
 800b95c:	3724      	adds	r7, #36	; 0x24
 800b95e:	46bd      	mov	sp, r7
 800b960:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b964:	4770      	bx	lr

0800b966 <USB_OTG_ReadPacket>:
* @retval None
*/
void *USB_OTG_ReadPacket(USB_OTG_CORE_HANDLE *pdev, 
                         uint8_t *dest, 
                         uint16_t len)
{
 800b966:	b480      	push	{r7}
 800b968:	b089      	sub	sp, #36	; 0x24
 800b96a:	af00      	add	r7, sp, #0
 800b96c:	60f8      	str	r0, [r7, #12]
 800b96e:	60b9      	str	r1, [r7, #8]
 800b970:	4613      	mov	r3, r2
 800b972:	80fb      	strh	r3, [r7, #6]
  uint32_t i=0;
 800b974:	2300      	movs	r3, #0
 800b976:	61fb      	str	r3, [r7, #28]
  uint32_t count32b = (len + 3) / 4;
 800b978:	88fb      	ldrh	r3, [r7, #6]
 800b97a:	3303      	adds	r3, #3
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	da00      	bge.n	800b982 <USB_OTG_ReadPacket+0x1c>
 800b980:	3303      	adds	r3, #3
 800b982:	109b      	asrs	r3, r3, #2
 800b984:	61bb      	str	r3, [r7, #24]
  
  __IO uint32_t *fifo = pdev->regs.DFIFO[0];
 800b986:	68fb      	ldr	r3, [r7, #12]
 800b988:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 800b98c:	617b      	str	r3, [r7, #20]
  
  for( i = 0; i < count32b; i++)
 800b98e:	2300      	movs	r3, #0
 800b990:	61fb      	str	r3, [r7, #28]
 800b992:	e009      	b.n	800b9a8 <USB_OTG_ReadPacket+0x42>
  {
    *(__packed uint32_t *)dest = USB_OTG_READ_REG32(fifo);
 800b994:	697b      	ldr	r3, [r7, #20]
 800b996:	681a      	ldr	r2, [r3, #0]
 800b998:	68bb      	ldr	r3, [r7, #8]
 800b99a:	601a      	str	r2, [r3, #0]
    dest += 4 ;
 800b99c:	68bb      	ldr	r3, [r7, #8]
 800b99e:	3304      	adds	r3, #4
 800b9a0:	60bb      	str	r3, [r7, #8]
  for( i = 0; i < count32b; i++)
 800b9a2:	69fb      	ldr	r3, [r7, #28]
 800b9a4:	3301      	adds	r3, #1
 800b9a6:	61fb      	str	r3, [r7, #28]
 800b9a8:	69fa      	ldr	r2, [r7, #28]
 800b9aa:	69bb      	ldr	r3, [r7, #24]
 800b9ac:	429a      	cmp	r2, r3
 800b9ae:	d3f1      	bcc.n	800b994 <USB_OTG_ReadPacket+0x2e>
  }
  return ((void *)dest);
 800b9b0:	68bb      	ldr	r3, [r7, #8]
}
 800b9b2:	4618      	mov	r0, r3
 800b9b4:	3724      	adds	r7, #36	; 0x24
 800b9b6:	46bd      	mov	sp, r7
 800b9b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9bc:	4770      	bx	lr
	...

0800b9c0 <USB_OTG_SelectCore>:
* @param  coreID : USB OTG Core ID
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_SelectCore(USB_OTG_CORE_HANDLE *pdev, 
                               USB_OTG_CORE_ID_TypeDef coreID)
{
 800b9c0:	b480      	push	{r7}
 800b9c2:	b087      	sub	sp, #28
 800b9c4:	af00      	add	r7, sp, #0
 800b9c6:	6078      	str	r0, [r7, #4]
 800b9c8:	460b      	mov	r3, r1
 800b9ca:	70fb      	strb	r3, [r7, #3]
  uint32_t i , baseAddress = 0;
 800b9cc:	2300      	movs	r3, #0
 800b9ce:	613b      	str	r3, [r7, #16]
  USB_OTG_STS status = USB_OTG_OK;
 800b9d0:	2300      	movs	r3, #0
 800b9d2:	73fb      	strb	r3, [r7, #15]
  
  pdev->cfg.dma_enable       = 0;
 800b9d4:	687b      	ldr	r3, [r7, #4]
 800b9d6:	2200      	movs	r2, #0
 800b9d8:	70da      	strb	r2, [r3, #3]
  
  /* at startup the core is in FS mode */
  pdev->cfg.speed            = USB_OTG_SPEED_FULL;
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	2201      	movs	r2, #1
 800b9de:	709a      	strb	r2, [r3, #2]
  pdev->cfg.mps              = USB_OTG_FS_MAX_PACKET_SIZE ;    
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	2240      	movs	r2, #64	; 0x40
 800b9e4:	809a      	strh	r2, [r3, #4]
  
  /* initialize device cfg following its address */
  if (coreID == USB_OTG_FS_CORE_ID)
 800b9e6:	78fb      	ldrb	r3, [r7, #3]
 800b9e8:	2b01      	cmp	r3, #1
 800b9ea:	d113      	bne.n	800ba14 <USB_OTG_SelectCore+0x54>
  {
    baseAddress                = USB_OTG_FS_BASE_ADDR;
 800b9ec:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800b9f0:	613b      	str	r3, [r7, #16]
    pdev->cfg.coreID           = USB_OTG_FS_CORE_ID;
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	2201      	movs	r2, #1
 800b9f6:	72da      	strb	r2, [r3, #11]
    pdev->cfg.host_channels    = 8 ;
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	2208      	movs	r2, #8
 800b9fc:	701a      	strb	r2, [r3, #0]
    pdev->cfg.dev_endpoints    = 4 ;
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	2204      	movs	r2, #4
 800ba02:	705a      	strb	r2, [r3, #1]
    pdev->cfg.TotalFifoSize    = 320; /* in 32-bits */
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800ba0a:	80da      	strh	r2, [r3, #6]
    pdev->cfg.phy_itface       = USB_OTG_EMBEDDED_PHY;     
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	2202      	movs	r2, #2
 800ba10:	721a      	strb	r2, [r3, #8]
 800ba12:	e011      	b.n	800ba38 <USB_OTG_SelectCore+0x78>
    
#ifdef USB_OTG_FS_LOW_PWR_MGMT_SUPPORT    
    pdev->cfg.low_power        = 1;    
#endif     
  }
  else if (coreID == USB_OTG_HS_CORE_ID)
 800ba14:	78fb      	ldrb	r3, [r7, #3]
 800ba16:	2b00      	cmp	r3, #0
 800ba18:	d10e      	bne.n	800ba38 <USB_OTG_SelectCore+0x78>
  {
    baseAddress                = USB_OTG_HS_BASE_ADDR;
 800ba1a:	4b45      	ldr	r3, [pc, #276]	; (800bb30 <USB_OTG_SelectCore+0x170>)
 800ba1c:	613b      	str	r3, [r7, #16]
    pdev->cfg.coreID           = USB_OTG_HS_CORE_ID;    
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	2200      	movs	r2, #0
 800ba22:	72da      	strb	r2, [r3, #11]
    pdev->cfg.host_channels    = 12 ;
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	220c      	movs	r2, #12
 800ba28:	701a      	strb	r2, [r3, #0]
    pdev->cfg.dev_endpoints    = 6 ;
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	2206      	movs	r2, #6
 800ba2e:	705a      	strb	r2, [r3, #1]
    pdev->cfg.TotalFifoSize    = 1280;/* in 32-bits */
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	f44f 62a0 	mov.w	r2, #1280	; 0x500
 800ba36:	80da      	strh	r2, [r3, #6]
  else
  {
    /* Do Nothing */
  }
  
  pdev->regs.GREGS = (USB_OTG_GREGS *)(baseAddress + \
 800ba38:	693a      	ldr	r2, [r7, #16]
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	60da      	str	r2, [r3, #12]
    USB_OTG_CORE_GLOBAL_REGS_OFFSET);
  pdev->regs.DREGS =  (USB_OTG_DREGS  *)  (baseAddress + \
 800ba3e:	693b      	ldr	r3, [r7, #16]
 800ba40:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ba44:	461a      	mov	r2, r3
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	611a      	str	r2, [r3, #16]
    USB_OTG_DEV_GLOBAL_REG_OFFSET);
  
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 800ba4a:	2300      	movs	r3, #0
 800ba4c:	617b      	str	r3, [r7, #20]
 800ba4e:	e01c      	b.n	800ba8a <USB_OTG_SelectCore+0xca>
  {
    pdev->regs.INEP_REGS[i]  = (USB_OTG_INEPREGS *)  \
      (baseAddress + USB_OTG_DEV_IN_EP_REG_OFFSET + \
        (i * USB_OTG_EP_REG_OFFSET));
 800ba50:	697b      	ldr	r3, [r7, #20]
 800ba52:	015a      	lsls	r2, r3, #5
      (baseAddress + USB_OTG_DEV_IN_EP_REG_OFFSET + \
 800ba54:	693b      	ldr	r3, [r7, #16]
 800ba56:	4413      	add	r3, r2
 800ba58:	f503 6310 	add.w	r3, r3, #2304	; 0x900
    pdev->regs.INEP_REGS[i]  = (USB_OTG_INEPREGS *)  \
 800ba5c:	4619      	mov	r1, r3
 800ba5e:	687a      	ldr	r2, [r7, #4]
 800ba60:	697b      	ldr	r3, [r7, #20]
 800ba62:	3304      	adds	r3, #4
 800ba64:	009b      	lsls	r3, r3, #2
 800ba66:	4413      	add	r3, r2
 800ba68:	6099      	str	r1, [r3, #8]
    pdev->regs.OUTEP_REGS[i] = (USB_OTG_OUTEPREGS *) \
      (baseAddress + USB_OTG_DEV_OUT_EP_REG_OFFSET + \
        (i * USB_OTG_EP_REG_OFFSET));
 800ba6a:	697b      	ldr	r3, [r7, #20]
 800ba6c:	015a      	lsls	r2, r3, #5
      (baseAddress + USB_OTG_DEV_OUT_EP_REG_OFFSET + \
 800ba6e:	693b      	ldr	r3, [r7, #16]
 800ba70:	4413      	add	r3, r2
 800ba72:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
    pdev->regs.OUTEP_REGS[i] = (USB_OTG_OUTEPREGS *) \
 800ba76:	4619      	mov	r1, r3
 800ba78:	687a      	ldr	r2, [r7, #4]
 800ba7a:	697b      	ldr	r3, [r7, #20]
 800ba7c:	3314      	adds	r3, #20
 800ba7e:	009b      	lsls	r3, r3, #2
 800ba80:	4413      	add	r3, r2
 800ba82:	6059      	str	r1, [r3, #4]
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 800ba84:	697b      	ldr	r3, [r7, #20]
 800ba86:	3301      	adds	r3, #1
 800ba88:	617b      	str	r3, [r7, #20]
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	785b      	ldrb	r3, [r3, #1]
 800ba8e:	461a      	mov	r2, r3
 800ba90:	697b      	ldr	r3, [r7, #20]
 800ba92:	4293      	cmp	r3, r2
 800ba94:	d3dc      	bcc.n	800ba50 <USB_OTG_SelectCore+0x90>
  }
  pdev->regs.HREGS = (USB_OTG_HREGS *)(baseAddress + \
 800ba96:	693b      	ldr	r3, [r7, #16]
 800ba98:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ba9c:	461a      	mov	r2, r3
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	615a      	str	r2, [r3, #20]
    USB_OTG_HOST_GLOBAL_REG_OFFSET);
  pdev->regs.HPRT0 = (uint32_t *)(baseAddress + USB_OTG_HOST_PORT_REGS_OFFSET);
 800baa2:	693b      	ldr	r3, [r7, #16]
 800baa4:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800baa8:	461a      	mov	r2, r3
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
  
  for (i = 0; i < pdev->cfg.host_channels; i++)
 800bab0:	2300      	movs	r3, #0
 800bab2:	617b      	str	r3, [r7, #20]
 800bab4:	e00f      	b.n	800bad6 <USB_OTG_SelectCore+0x116>
  {
    pdev->regs.HC_REGS[i] = (USB_OTG_HC_REGS *)(baseAddress + \
      USB_OTG_HOST_CHAN_REGS_OFFSET + \
        (i * USB_OTG_CHAN_REGS_OFFSET));
 800bab6:	697b      	ldr	r3, [r7, #20]
 800bab8:	015a      	lsls	r2, r3, #5
      USB_OTG_HOST_CHAN_REGS_OFFSET + \
 800baba:	693b      	ldr	r3, [r7, #16]
 800babc:	4413      	add	r3, r2
 800babe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
    pdev->regs.HC_REGS[i] = (USB_OTG_HC_REGS *)(baseAddress + \
 800bac2:	4619      	mov	r1, r3
 800bac4:	687a      	ldr	r2, [r7, #4]
 800bac6:	697b      	ldr	r3, [r7, #20]
 800bac8:	3322      	adds	r3, #34	; 0x22
 800baca:	009b      	lsls	r3, r3, #2
 800bacc:	4413      	add	r3, r2
 800bace:	6099      	str	r1, [r3, #8]
  for (i = 0; i < pdev->cfg.host_channels; i++)
 800bad0:	697b      	ldr	r3, [r7, #20]
 800bad2:	3301      	adds	r3, #1
 800bad4:	617b      	str	r3, [r7, #20]
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	781b      	ldrb	r3, [r3, #0]
 800bada:	461a      	mov	r2, r3
 800badc:	697b      	ldr	r3, [r7, #20]
 800bade:	4293      	cmp	r3, r2
 800bae0:	d3e9      	bcc.n	800bab6 <USB_OTG_SelectCore+0xf6>
  }
  for (i = 0; i < pdev->cfg.host_channels; i++)
 800bae2:	2300      	movs	r3, #0
 800bae4:	617b      	str	r3, [r7, #20]
 800bae6:	e00f      	b.n	800bb08 <USB_OTG_SelectCore+0x148>
  {
    pdev->regs.DFIFO[i] = (uint32_t *)(baseAddress + USB_OTG_DATA_FIFO_OFFSET +\
      (i * USB_OTG_DATA_FIFO_SIZE));
 800bae8:	697b      	ldr	r3, [r7, #20]
 800baea:	031a      	lsls	r2, r3, #12
    pdev->regs.DFIFO[i] = (uint32_t *)(baseAddress + USB_OTG_DATA_FIFO_OFFSET +\
 800baec:	693b      	ldr	r3, [r7, #16]
 800baee:	4413      	add	r3, r2
 800baf0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800baf4:	4619      	mov	r1, r3
 800baf6:	687a      	ldr	r2, [r7, #4]
 800baf8:	697b      	ldr	r3, [r7, #20]
 800bafa:	3332      	adds	r3, #50	; 0x32
 800bafc:	009b      	lsls	r3, r3, #2
 800bafe:	4413      	add	r3, r2
 800bb00:	6099      	str	r1, [r3, #8]
  for (i = 0; i < pdev->cfg.host_channels; i++)
 800bb02:	697b      	ldr	r3, [r7, #20]
 800bb04:	3301      	adds	r3, #1
 800bb06:	617b      	str	r3, [r7, #20]
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	781b      	ldrb	r3, [r3, #0]
 800bb0c:	461a      	mov	r2, r3
 800bb0e:	697b      	ldr	r3, [r7, #20]
 800bb10:	4293      	cmp	r3, r2
 800bb12:	d3e9      	bcc.n	800bae8 <USB_OTG_SelectCore+0x128>
  }
  pdev->regs.PCGCCTL = (uint32_t *)(baseAddress + USB_OTG_PCGCCTL_OFFSET);
 800bb14:	693b      	ldr	r3, [r7, #16]
 800bb16:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800bb1a:	461a      	mov	r2, r3
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
  
  return status;
 800bb22:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb24:	4618      	mov	r0, r3
 800bb26:	371c      	adds	r7, #28
 800bb28:	46bd      	mov	sp, r7
 800bb2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb2e:	4770      	bx	lr
 800bb30:	40040000 	.word	0x40040000

0800bb34 <USB_OTG_CoreInit>:
*         device mode or host mode operation.
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_CoreInit(USB_OTG_CORE_HANDLE *pdev)
{
 800bb34:	b580      	push	{r7, lr}
 800bb36:	b086      	sub	sp, #24
 800bb38:	af00      	add	r7, sp, #0
 800bb3a:	6078      	str	r0, [r7, #4]
  USB_OTG_STS status = USB_OTG_OK;
 800bb3c:	2300      	movs	r3, #0
 800bb3e:	75fb      	strb	r3, [r7, #23]
  USB_OTG_GCCFG_TypeDef    gccfg;
  USB_OTG_GAHBCFG_TypeDef  ahbcfg;
#if defined (STM32F446xx) || defined (STM32F469_479xx)
  USB_OTG_DCTL_TypeDef     dctl;
#endif
  usbcfg.d32 = 0;
 800bb40:	2300      	movs	r3, #0
 800bb42:	613b      	str	r3, [r7, #16]
  gccfg.d32 = 0;
 800bb44:	2300      	movs	r3, #0
 800bb46:	60fb      	str	r3, [r7, #12]
  ahbcfg.d32 = 0;
 800bb48:	2300      	movs	r3, #0
 800bb4a:	60bb      	str	r3, [r7, #8]

  if (pdev->cfg.phy_itface == USB_OTG_ULPI_PHY)
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	7a1b      	ldrb	r3, [r3, #8]
 800bb50:	2b01      	cmp	r3, #1
 800bb52:	d142      	bne.n	800bbda <USB_OTG_CoreInit+0xa6>
  {
    gccfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GCCFG);
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	68db      	ldr	r3, [r3, #12]
 800bb58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb5a:	60fb      	str	r3, [r7, #12]
    gccfg.b.pwdn = 0;
 800bb5c:	7bbb      	ldrb	r3, [r7, #14]
 800bb5e:	f36f 0300 	bfc	r3, #0, #1
 800bb62:	73bb      	strb	r3, [r7, #14]
    
    if (pdev->cfg.Sof_output)
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	7a5b      	ldrb	r3, [r3, #9]
 800bb68:	2b00      	cmp	r3, #0
 800bb6a:	d003      	beq.n	800bb74 <USB_OTG_CoreInit+0x40>
    {
      gccfg.b.sofouten = 1;   
 800bb6c:	7bbb      	ldrb	r3, [r7, #14]
 800bb6e:	f043 0310 	orr.w	r3, r3, #16
 800bb72:	73bb      	strb	r3, [r7, #14]
    }
    USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GCCFG, gccfg.d32);
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	68db      	ldr	r3, [r3, #12]
 800bb78:	68fa      	ldr	r2, [r7, #12]
 800bb7a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Init The ULPI Interface */
    usbcfg.d32 = 0;
 800bb7c:	2300      	movs	r3, #0
 800bb7e:	613b      	str	r3, [r7, #16]
    usbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	68db      	ldr	r3, [r3, #12]
 800bb84:	68db      	ldr	r3, [r3, #12]
 800bb86:	613b      	str	r3, [r7, #16]
    
    usbcfg.b.physel            = 0; /* HS Interface */
 800bb88:	7c3b      	ldrb	r3, [r7, #16]
 800bb8a:	f36f 1386 	bfc	r3, #6, #1
 800bb8e:	743b      	strb	r3, [r7, #16]
#else
#ifdef USB_OTG_EXTERNAL_VBUS_ENABLED    
    usbcfg.b.ulpi_ext_vbus_drv = 1; /* Use external VBUS */
#endif
#endif 
    usbcfg.b.term_sel_dl_pulse = 0; /* Data line pulsing using utmi_txvalid */    
 800bb90:	7cbb      	ldrb	r3, [r7, #18]
 800bb92:	f36f 1386 	bfc	r3, #6, #1
 800bb96:	74bb      	strb	r3, [r7, #18]
    
    usbcfg.b.ulpi_fsls = 0;
 800bb98:	7cbb      	ldrb	r3, [r7, #18]
 800bb9a:	f36f 0341 	bfc	r3, #1, #1
 800bb9e:	74bb      	strb	r3, [r7, #18]
    usbcfg.b.ulpi_clk_sus_m = 0;
 800bba0:	7cbb      	ldrb	r3, [r7, #18]
 800bba2:	f36f 03c3 	bfc	r3, #3, #1
 800bba6:	74bb      	strb	r3, [r7, #18]
    USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GUSBCFG, usbcfg.d32);
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	68db      	ldr	r3, [r3, #12]
 800bbac:	693a      	ldr	r2, [r7, #16]
 800bbae:	60da      	str	r2, [r3, #12]
    
    /* Reset after a PHY select  */
    USB_OTG_CoreReset(pdev);
 800bbb0:	6878      	ldr	r0, [r7, #4]
 800bbb2:	f7ff fe55 	bl	800b860 <USB_OTG_CoreReset>
    
    if(pdev->cfg.dma_enable == 1)
 800bbb6:	687b      	ldr	r3, [r7, #4]
 800bbb8:	78db      	ldrb	r3, [r3, #3]
 800bbba:	2b01      	cmp	r3, #1
 800bbbc:	d13d      	bne.n	800bc3a <USB_OTG_CoreInit+0x106>
    {
      
      ahbcfg.b.hburstlen = 5; /* 64 x 32-bits*/
 800bbbe:	7a3b      	ldrb	r3, [r7, #8]
 800bbc0:	2205      	movs	r2, #5
 800bbc2:	f362 0344 	bfi	r3, r2, #1, #4
 800bbc6:	723b      	strb	r3, [r7, #8]
      ahbcfg.b.dmaenable = 1;
 800bbc8:	7a3b      	ldrb	r3, [r7, #8]
 800bbca:	f043 0320 	orr.w	r3, r3, #32
 800bbce:	723b      	strb	r3, [r7, #8]
      USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GAHBCFG, ahbcfg.d32);
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	68db      	ldr	r3, [r3, #12]
 800bbd4:	68ba      	ldr	r2, [r7, #8]
 800bbd6:	609a      	str	r2, [r3, #8]
 800bbd8:	e02f      	b.n	800bc3a <USB_OTG_CoreInit+0x106>
    }    
  }
  else /* FS interface (embedded Phy) */
  {
    
    usbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);;
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	68db      	ldr	r3, [r3, #12]
 800bbde:	68db      	ldr	r3, [r3, #12]
 800bbe0:	613b      	str	r3, [r7, #16]
    usbcfg.b.physel  = 1; /* FS Interface */
 800bbe2:	7c3b      	ldrb	r3, [r7, #16]
 800bbe4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bbe8:	743b      	strb	r3, [r7, #16]
    USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GUSBCFG, usbcfg.d32);
 800bbea:	687b      	ldr	r3, [r7, #4]
 800bbec:	68db      	ldr	r3, [r3, #12]
 800bbee:	693a      	ldr	r2, [r7, #16]
 800bbf0:	60da      	str	r2, [r3, #12]
    /* Reset after a PHY select and set Host mode */
    USB_OTG_CoreReset(pdev);
 800bbf2:	6878      	ldr	r0, [r7, #4]
 800bbf4:	f7ff fe34 	bl	800b860 <USB_OTG_CoreReset>
    /* Deactivate the power down*/
    gccfg.d32 = 0;
 800bbf8:	2300      	movs	r3, #0
 800bbfa:	60fb      	str	r3, [r7, #12]
    gccfg.b.pwdn = 1;
 800bbfc:	7bbb      	ldrb	r3, [r7, #14]
 800bbfe:	f043 0301 	orr.w	r3, r3, #1
 800bc02:	73bb      	strb	r3, [r7, #14]
    gccfg.b.vbussensingA = 1 ;
 800bc04:	7bbb      	ldrb	r3, [r7, #14]
 800bc06:	f043 0304 	orr.w	r3, r3, #4
 800bc0a:	73bb      	strb	r3, [r7, #14]
    gccfg.b.vbussensingB = 1 ; 
 800bc0c:	7bbb      	ldrb	r3, [r7, #14]
 800bc0e:	f043 0308 	orr.w	r3, r3, #8
 800bc12:	73bb      	strb	r3, [r7, #14]
   
#ifndef VBUS_SENSING_ENABLED
    gccfg.b.disablevbussensing = 1; 
 800bc14:	7bbb      	ldrb	r3, [r7, #14]
 800bc16:	f043 0320 	orr.w	r3, r3, #32
 800bc1a:	73bb      	strb	r3, [r7, #14]
#endif    
    
    if(pdev->cfg.Sof_output)
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	7a5b      	ldrb	r3, [r3, #9]
 800bc20:	2b00      	cmp	r3, #0
 800bc22:	d003      	beq.n	800bc2c <USB_OTG_CoreInit+0xf8>
    {
      gccfg.b.sofouten = 1;  
 800bc24:	7bbb      	ldrb	r3, [r7, #14]
 800bc26:	f043 0310 	orr.w	r3, r3, #16
 800bc2a:	73bb      	strb	r3, [r7, #14]
    }
    
    USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GCCFG, gccfg.d32);
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	68db      	ldr	r3, [r3, #12]
 800bc30:	68fa      	ldr	r2, [r7, #12]
 800bc32:	639a      	str	r2, [r3, #56]	; 0x38
    USB_OTG_BSP_mDelay(20);
 800bc34:	2014      	movs	r0, #20
 800bc36:	f00c fc55 	bl	80184e4 <USB_OTG_BSP_mDelay>
  }
  /* case the HS core is working in FS mode */
  if(pdev->cfg.dma_enable == 1)
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	78db      	ldrb	r3, [r3, #3]
 800bc3e:	2b01      	cmp	r3, #1
 800bc40:	d110      	bne.n	800bc64 <USB_OTG_CoreInit+0x130>
  {
    
    ahbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GAHBCFG);
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	68db      	ldr	r3, [r3, #12]
 800bc46:	689b      	ldr	r3, [r3, #8]
 800bc48:	60bb      	str	r3, [r7, #8]
    ahbcfg.b.hburstlen = 5; /* 64 x 32-bits*/
 800bc4a:	7a3b      	ldrb	r3, [r7, #8]
 800bc4c:	2205      	movs	r2, #5
 800bc4e:	f362 0344 	bfi	r3, r2, #1, #4
 800bc52:	723b      	strb	r3, [r7, #8]
    ahbcfg.b.dmaenable = 1;
 800bc54:	7a3b      	ldrb	r3, [r7, #8]
 800bc56:	f043 0320 	orr.w	r3, r3, #32
 800bc5a:	723b      	strb	r3, [r7, #8]
    USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GAHBCFG, ahbcfg.d32);
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	68db      	ldr	r3, [r3, #12]
 800bc60:	68ba      	ldr	r2, [r7, #8]
 800bc62:	609a      	str	r2, [r3, #8]
  dctl.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DCTL);
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GUSBCFG, usbcfg.d32);
  USB_OTG_EnableCommonInt(pdev);
#endif
  
  return status;
 800bc64:	7dfb      	ldrb	r3, [r7, #23]
}
 800bc66:	4618      	mov	r0, r3
 800bc68:	3718      	adds	r7, #24
 800bc6a:	46bd      	mov	sp, r7
 800bc6c:	bd80      	pop	{r7, pc}

0800bc6e <USB_OTG_EnableGlobalInt>:
*         Enables the controller's Global Int in the AHB Config reg
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EnableGlobalInt(USB_OTG_CORE_HANDLE *pdev)
{
 800bc6e:	b480      	push	{r7}
 800bc70:	b085      	sub	sp, #20
 800bc72:	af00      	add	r7, sp, #0
 800bc74:	6078      	str	r0, [r7, #4]
  USB_OTG_STS status = USB_OTG_OK;
 800bc76:	2300      	movs	r3, #0
 800bc78:	73fb      	strb	r3, [r7, #15]
  USB_OTG_GAHBCFG_TypeDef  ahbcfg;
  
  ahbcfg.d32 = 0;
 800bc7a:	2300      	movs	r3, #0
 800bc7c:	60bb      	str	r3, [r7, #8]
  ahbcfg.b.glblintrmsk = 1; /* Enable interrupts */
 800bc7e:	7a3b      	ldrb	r3, [r7, #8]
 800bc80:	f043 0301 	orr.w	r3, r3, #1
 800bc84:	723b      	strb	r3, [r7, #8]
  USB_OTG_MODIFY_REG32(&pdev->regs.GREGS->GAHBCFG, 0, ahbcfg.d32);
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	68db      	ldr	r3, [r3, #12]
 800bc8a:	6899      	ldr	r1, [r3, #8]
 800bc8c:	68ba      	ldr	r2, [r7, #8]
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	68db      	ldr	r3, [r3, #12]
 800bc92:	430a      	orrs	r2, r1
 800bc94:	609a      	str	r2, [r3, #8]
  return status;
 800bc96:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc98:	4618      	mov	r0, r3
 800bc9a:	3714      	adds	r7, #20
 800bc9c:	46bd      	mov	sp, r7
 800bc9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bca2:	4770      	bx	lr

0800bca4 <USB_OTG_DisableGlobalInt>:
*         Enables the controller's Global Int in the AHB Config reg
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_DisableGlobalInt(USB_OTG_CORE_HANDLE *pdev)
{
 800bca4:	b480      	push	{r7}
 800bca6:	b085      	sub	sp, #20
 800bca8:	af00      	add	r7, sp, #0
 800bcaa:	6078      	str	r0, [r7, #4]
  USB_OTG_STS status = USB_OTG_OK;
 800bcac:	2300      	movs	r3, #0
 800bcae:	73fb      	strb	r3, [r7, #15]
  USB_OTG_GAHBCFG_TypeDef  ahbcfg;
  ahbcfg.d32 = 0;
 800bcb0:	2300      	movs	r3, #0
 800bcb2:	60bb      	str	r3, [r7, #8]
  ahbcfg.b.glblintrmsk = 1; /* Enable interrupts */
 800bcb4:	7a3b      	ldrb	r3, [r7, #8]
 800bcb6:	f043 0301 	orr.w	r3, r3, #1
 800bcba:	723b      	strb	r3, [r7, #8]
  USB_OTG_MODIFY_REG32(&pdev->regs.GREGS->GAHBCFG, ahbcfg.d32, 0);
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	68db      	ldr	r3, [r3, #12]
 800bcc0:	6899      	ldr	r1, [r3, #8]
 800bcc2:	68bb      	ldr	r3, [r7, #8]
 800bcc4:	43da      	mvns	r2, r3
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	68db      	ldr	r3, [r3, #12]
 800bcca:	400a      	ands	r2, r1
 800bccc:	609a      	str	r2, [r3, #8]
  return status;
 800bcce:	7bfb      	ldrb	r3, [r7, #15]
}
 800bcd0:	4618      	mov	r0, r3
 800bcd2:	3714      	adds	r7, #20
 800bcd4:	46bd      	mov	sp, r7
 800bcd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcda:	4770      	bx	lr

0800bcdc <USB_OTG_FlushTxFifo>:
* @param  pdev : Selected device
* @param  num : FO num
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_FlushTxFifo (USB_OTG_CORE_HANDLE *pdev , uint32_t num )
{
 800bcdc:	b580      	push	{r7, lr}
 800bcde:	b086      	sub	sp, #24
 800bce0:	af00      	add	r7, sp, #0
 800bce2:	6078      	str	r0, [r7, #4]
 800bce4:	6039      	str	r1, [r7, #0]
  USB_OTG_STS status = USB_OTG_OK;
 800bce6:	2300      	movs	r3, #0
 800bce8:	74fb      	strb	r3, [r7, #19]
  __IO USB_OTG_GRSTCTL_TypeDef  greset;
  
  uint32_t count = 0;
 800bcea:	2300      	movs	r3, #0
 800bcec:	617b      	str	r3, [r7, #20]
  greset.d32 = 0;
 800bcee:	2300      	movs	r3, #0
 800bcf0:	60fb      	str	r3, [r7, #12]
  greset.b.txfflsh = 1;
 800bcf2:	68fb      	ldr	r3, [r7, #12]
 800bcf4:	f043 0320 	orr.w	r3, r3, #32
 800bcf8:	60fb      	str	r3, [r7, #12]
  greset.b.txfnum  = num;
 800bcfa:	683b      	ldr	r3, [r7, #0]
 800bcfc:	f003 031f 	and.w	r3, r3, #31
 800bd00:	b2da      	uxtb	r2, r3
 800bd02:	68fb      	ldr	r3, [r7, #12]
 800bd04:	f362 138a 	bfi	r3, r2, #6, #5
 800bd08:	60fb      	str	r3, [r7, #12]
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GRSTCTL, greset.d32 );
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	68db      	ldr	r3, [r3, #12]
 800bd0e:	68fa      	ldr	r2, [r7, #12]
 800bd10:	611a      	str	r2, [r3, #16]
  do
  {
    greset.d32 = USB_OTG_READ_REG32( &pdev->regs.GREGS->GRSTCTL);
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	68db      	ldr	r3, [r3, #12]
 800bd16:	691b      	ldr	r3, [r3, #16]
 800bd18:	60fb      	str	r3, [r7, #12]
    if (++count > 200000)
 800bd1a:	697b      	ldr	r3, [r7, #20]
 800bd1c:	3301      	adds	r3, #1
 800bd1e:	617b      	str	r3, [r7, #20]
 800bd20:	697b      	ldr	r3, [r7, #20]
 800bd22:	4a09      	ldr	r2, [pc, #36]	; (800bd48 <USB_OTG_FlushTxFifo+0x6c>)
 800bd24:	4293      	cmp	r3, r2
 800bd26:	d806      	bhi.n	800bd36 <USB_OTG_FlushTxFifo+0x5a>
    {
      break;
    }
  }
  while (greset.b.txfflsh == 1);
 800bd28:	68fb      	ldr	r3, [r7, #12]
 800bd2a:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800bd2e:	b2db      	uxtb	r3, r3
 800bd30:	2b01      	cmp	r3, #1
 800bd32:	d0ee      	beq.n	800bd12 <USB_OTG_FlushTxFifo+0x36>
 800bd34:	e000      	b.n	800bd38 <USB_OTG_FlushTxFifo+0x5c>
      break;
 800bd36:	bf00      	nop
  /* Wait for 3 PHY Clocks*/
  USB_OTG_BSP_uDelay(3);
 800bd38:	2003      	movs	r0, #3
 800bd3a:	f00c fbaf 	bl	801849c <USB_OTG_BSP_uDelay>
  return status;
 800bd3e:	7cfb      	ldrb	r3, [r7, #19]
}
 800bd40:	4618      	mov	r0, r3
 800bd42:	3718      	adds	r7, #24
 800bd44:	46bd      	mov	sp, r7
 800bd46:	bd80      	pop	{r7, pc}
 800bd48:	00030d40 	.word	0x00030d40

0800bd4c <USB_OTG_FlushRxFifo>:
* @brief  USB_OTG_FlushRxFifo : Flush a Rx FIFO
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_FlushRxFifo( USB_OTG_CORE_HANDLE *pdev )
{
 800bd4c:	b580      	push	{r7, lr}
 800bd4e:	b086      	sub	sp, #24
 800bd50:	af00      	add	r7, sp, #0
 800bd52:	6078      	str	r0, [r7, #4]
  USB_OTG_STS status = USB_OTG_OK;
 800bd54:	2300      	movs	r3, #0
 800bd56:	74fb      	strb	r3, [r7, #19]
  __IO USB_OTG_GRSTCTL_TypeDef  greset;
  uint32_t count = 0;
 800bd58:	2300      	movs	r3, #0
 800bd5a:	617b      	str	r3, [r7, #20]
  
  greset.d32 = 0;
 800bd5c:	2300      	movs	r3, #0
 800bd5e:	60fb      	str	r3, [r7, #12]
  greset.b.rxfflsh = 1;
 800bd60:	68fb      	ldr	r3, [r7, #12]
 800bd62:	f043 0310 	orr.w	r3, r3, #16
 800bd66:	60fb      	str	r3, [r7, #12]
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GRSTCTL, greset.d32 );
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	68db      	ldr	r3, [r3, #12]
 800bd6c:	68fa      	ldr	r2, [r7, #12]
 800bd6e:	611a      	str	r2, [r3, #16]
  do
  {
    greset.d32 = USB_OTG_READ_REG32( &pdev->regs.GREGS->GRSTCTL);
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	68db      	ldr	r3, [r3, #12]
 800bd74:	691b      	ldr	r3, [r3, #16]
 800bd76:	60fb      	str	r3, [r7, #12]
    if (++count > 200000)
 800bd78:	697b      	ldr	r3, [r7, #20]
 800bd7a:	3301      	adds	r3, #1
 800bd7c:	617b      	str	r3, [r7, #20]
 800bd7e:	697b      	ldr	r3, [r7, #20]
 800bd80:	4a09      	ldr	r2, [pc, #36]	; (800bda8 <USB_OTG_FlushRxFifo+0x5c>)
 800bd82:	4293      	cmp	r3, r2
 800bd84:	d806      	bhi.n	800bd94 <USB_OTG_FlushRxFifo+0x48>
    {
      break;
    }
  }
  while (greset.b.rxfflsh == 1);
 800bd86:	68fb      	ldr	r3, [r7, #12]
 800bd88:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800bd8c:	b2db      	uxtb	r3, r3
 800bd8e:	2b01      	cmp	r3, #1
 800bd90:	d0ee      	beq.n	800bd70 <USB_OTG_FlushRxFifo+0x24>
 800bd92:	e000      	b.n	800bd96 <USB_OTG_FlushRxFifo+0x4a>
      break;
 800bd94:	bf00      	nop
  /* Wait for 3 PHY Clocks*/
  USB_OTG_BSP_uDelay(3);
 800bd96:	2003      	movs	r0, #3
 800bd98:	f00c fb80 	bl	801849c <USB_OTG_BSP_uDelay>
  return status;
 800bd9c:	7cfb      	ldrb	r3, [r7, #19]
}
 800bd9e:	4618      	mov	r0, r3
 800bda0:	3718      	adds	r7, #24
 800bda2:	46bd      	mov	sp, r7
 800bda4:	bd80      	pop	{r7, pc}
 800bda6:	bf00      	nop
 800bda8:	00030d40 	.word	0x00030d40

0800bdac <USB_OTG_SetCurrentMode>:
* @param  pdev : Selected device
* @param  mode :  (Host/device)
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_SetCurrentMode(USB_OTG_CORE_HANDLE *pdev , uint8_t mode)
{
 800bdac:	b580      	push	{r7, lr}
 800bdae:	b084      	sub	sp, #16
 800bdb0:	af00      	add	r7, sp, #0
 800bdb2:	6078      	str	r0, [r7, #4]
 800bdb4:	460b      	mov	r3, r1
 800bdb6:	70fb      	strb	r3, [r7, #3]
  USB_OTG_STS status = USB_OTG_OK;
 800bdb8:	2300      	movs	r3, #0
 800bdba:	73fb      	strb	r3, [r7, #15]
  USB_OTG_GUSBCFG_TypeDef  usbcfg;
  
  usbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	68db      	ldr	r3, [r3, #12]
 800bdc0:	68db      	ldr	r3, [r3, #12]
 800bdc2:	60bb      	str	r3, [r7, #8]
  
  usbcfg.b.force_host = 0;
 800bdc4:	7afb      	ldrb	r3, [r7, #11]
 800bdc6:	f36f 1345 	bfc	r3, #5, #1
 800bdca:	72fb      	strb	r3, [r7, #11]
  usbcfg.b.force_dev = 0;
 800bdcc:	7afb      	ldrb	r3, [r7, #11]
 800bdce:	f36f 1386 	bfc	r3, #6, #1
 800bdd2:	72fb      	strb	r3, [r7, #11]
  
  if ( mode == HOST_MODE)
 800bdd4:	78fb      	ldrb	r3, [r7, #3]
 800bdd6:	2b01      	cmp	r3, #1
 800bdd8:	d104      	bne.n	800bde4 <USB_OTG_SetCurrentMode+0x38>
  {
    usbcfg.b.force_host = 1;
 800bdda:	7afb      	ldrb	r3, [r7, #11]
 800bddc:	f043 0320 	orr.w	r3, r3, #32
 800bde0:	72fb      	strb	r3, [r7, #11]
 800bde2:	e006      	b.n	800bdf2 <USB_OTG_SetCurrentMode+0x46>
  }
  else if ( mode == DEVICE_MODE)
 800bde4:	78fb      	ldrb	r3, [r7, #3]
 800bde6:	2b00      	cmp	r3, #0
 800bde8:	d103      	bne.n	800bdf2 <USB_OTG_SetCurrentMode+0x46>
  {
    usbcfg.b.force_dev = 1;
 800bdea:	7afb      	ldrb	r3, [r7, #11]
 800bdec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bdf0:	72fb      	strb	r3, [r7, #11]
  else
  {
    /* Do Nothing */
  }
  
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GUSBCFG, usbcfg.d32);
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	68db      	ldr	r3, [r3, #12]
 800bdf6:	68ba      	ldr	r2, [r7, #8]
 800bdf8:	60da      	str	r2, [r3, #12]
  USB_OTG_BSP_mDelay(50);
 800bdfa:	2032      	movs	r0, #50	; 0x32
 800bdfc:	f00c fb72 	bl	80184e4 <USB_OTG_BSP_mDelay>
  return status;
 800be00:	7bfb      	ldrb	r3, [r7, #15]
}
 800be02:	4618      	mov	r0, r3
 800be04:	3710      	adds	r7, #16
 800be06:	46bd      	mov	sp, r7
 800be08:	bd80      	pop	{r7, pc}

0800be0a <USB_OTG_GetMode>:
* @brief  USB_OTG_GetMode : Get current mode
* @param  pdev : Selected device
* @retval current mode
*/
uint32_t USB_OTG_GetMode(USB_OTG_CORE_HANDLE *pdev)
{
 800be0a:	b480      	push	{r7}
 800be0c:	b083      	sub	sp, #12
 800be0e:	af00      	add	r7, sp, #0
 800be10:	6078      	str	r0, [r7, #4]
  return (USB_OTG_READ_REG32(&pdev->regs.GREGS->GINTSTS ) & 0x1);
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	68db      	ldr	r3, [r3, #12]
 800be16:	695b      	ldr	r3, [r3, #20]
 800be18:	f003 0301 	and.w	r3, r3, #1
}
 800be1c:	4618      	mov	r0, r3
 800be1e:	370c      	adds	r7, #12
 800be20:	46bd      	mov	sp, r7
 800be22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be26:	4770      	bx	lr

0800be28 <USB_OTG_IsDeviceMode>:
* @brief  USB_OTG_IsDeviceMode : Check if it is device mode
* @param  pdev : Selected device
* @retval num_in_ep
*/
uint8_t USB_OTG_IsDeviceMode(USB_OTG_CORE_HANDLE *pdev)
{
 800be28:	b580      	push	{r7, lr}
 800be2a:	b082      	sub	sp, #8
 800be2c:	af00      	add	r7, sp, #0
 800be2e:	6078      	str	r0, [r7, #4]
  return (USB_OTG_GetMode(pdev) != HOST_MODE);
 800be30:	6878      	ldr	r0, [r7, #4]
 800be32:	f7ff ffea 	bl	800be0a <USB_OTG_GetMode>
 800be36:	4603      	mov	r3, r0
 800be38:	2b01      	cmp	r3, #1
 800be3a:	bf14      	ite	ne
 800be3c:	2301      	movne	r3, #1
 800be3e:	2300      	moveq	r3, #0
 800be40:	b2db      	uxtb	r3, r3
}
 800be42:	4618      	mov	r0, r3
 800be44:	3708      	adds	r7, #8
 800be46:	46bd      	mov	sp, r7
 800be48:	bd80      	pop	{r7, pc}

0800be4a <USB_OTG_ReadCoreItr>:
* @brief  USB_OTG_ReadCoreItr : returns the Core Interrupt register
* @param  pdev : Selected device
* @retval Status
*/
uint32_t USB_OTG_ReadCoreItr(USB_OTG_CORE_HANDLE *pdev)
{
 800be4a:	b480      	push	{r7}
 800be4c:	b085      	sub	sp, #20
 800be4e:	af00      	add	r7, sp, #0
 800be50:	6078      	str	r0, [r7, #4]
  uint32_t v = 0;
 800be52:	2300      	movs	r3, #0
 800be54:	60fb      	str	r3, [r7, #12]
  v = USB_OTG_READ_REG32(&pdev->regs.GREGS->GINTSTS);
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	68db      	ldr	r3, [r3, #12]
 800be5a:	695b      	ldr	r3, [r3, #20]
 800be5c:	60fb      	str	r3, [r7, #12]
  v &= USB_OTG_READ_REG32(&pdev->regs.GREGS->GINTMSK);
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	68db      	ldr	r3, [r3, #12]
 800be62:	699b      	ldr	r3, [r3, #24]
 800be64:	68fa      	ldr	r2, [r7, #12]
 800be66:	4013      	ands	r3, r2
 800be68:	60fb      	str	r3, [r7, #12]
  return v;
 800be6a:	68fb      	ldr	r3, [r7, #12]
}
 800be6c:	4618      	mov	r0, r3
 800be6e:	3714      	adds	r7, #20
 800be70:	46bd      	mov	sp, r7
 800be72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be76:	4770      	bx	lr

0800be78 <USB_OTG_InitDevSpeed>:
*         depending the PHY type and the enumeration speed of the device.
* @param  pdev : Selected device
* @retval : None
*/
void USB_OTG_InitDevSpeed(USB_OTG_CORE_HANDLE *pdev , uint8_t speed)
{
 800be78:	b480      	push	{r7}
 800be7a:	b085      	sub	sp, #20
 800be7c:	af00      	add	r7, sp, #0
 800be7e:	6078      	str	r0, [r7, #4]
 800be80:	460b      	mov	r3, r1
 800be82:	70fb      	strb	r3, [r7, #3]
  USB_OTG_DCFG_TypeDef   dcfg;
  
  dcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DCFG);
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	691b      	ldr	r3, [r3, #16]
 800be88:	681b      	ldr	r3, [r3, #0]
 800be8a:	60fb      	str	r3, [r7, #12]
  dcfg.b.devspd = speed;
 800be8c:	78fb      	ldrb	r3, [r7, #3]
 800be8e:	f003 0303 	and.w	r3, r3, #3
 800be92:	b2da      	uxtb	r2, r3
 800be94:	7b3b      	ldrb	r3, [r7, #12]
 800be96:	f362 0301 	bfi	r3, r2, #0, #2
 800be9a:	733b      	strb	r3, [r7, #12]
  USB_OTG_WRITE_REG32(&pdev->regs.DREGS->DCFG, dcfg.d32);
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	691b      	ldr	r3, [r3, #16]
 800bea0:	68fa      	ldr	r2, [r7, #12]
 800bea2:	601a      	str	r2, [r3, #0]
}
 800bea4:	bf00      	nop
 800bea6:	3714      	adds	r7, #20
 800bea8:	46bd      	mov	sp, r7
 800beaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beae:	4770      	bx	lr

0800beb0 <USB_OTG_CoreInitDev>:
*         for device mode
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_CoreInitDev (USB_OTG_CORE_HANDLE *pdev)
{
 800beb0:	b580      	push	{r7, lr}
 800beb2:	b08c      	sub	sp, #48	; 0x30
 800beb4:	af00      	add	r7, sp, #0
 800beb6:	6078      	str	r0, [r7, #4]
  USB_OTG_STS             status       = USB_OTG_OK;
 800beb8:	2300      	movs	r3, #0
 800beba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  USB_OTG_FSIZ_TypeDef    nptxfifosize;
  USB_OTG_FSIZ_TypeDef    txfifosize;
  USB_OTG_DIEPMSK_TypeDef msk;
  USB_OTG_DTHRCTL_TypeDef dthrctl;  
  
  depctl.d32 = 0;
 800bebe:	2300      	movs	r3, #0
 800bec0:	627b      	str	r3, [r7, #36]	; 0x24
  dcfg.d32 = 0;
 800bec2:	2300      	movs	r3, #0
 800bec4:	623b      	str	r3, [r7, #32]
  nptxfifosize.d32 = 0;
 800bec6:	2300      	movs	r3, #0
 800bec8:	61fb      	str	r3, [r7, #28]
  txfifosize.d32 = 0;
 800beca:	2300      	movs	r3, #0
 800becc:	61bb      	str	r3, [r7, #24]
  msk.d32 = 0;
 800bece:	2300      	movs	r3, #0
 800bed0:	617b      	str	r3, [r7, #20]
  
  /* Restart the Phy Clock */
  USB_OTG_WRITE_REG32(pdev->regs.PCGCCTL, 0);
 800bed2:	687b      	ldr	r3, [r7, #4]
 800bed4:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 800bed8:	2200      	movs	r2, #0
 800beda:	601a      	str	r2, [r3, #0]
  /* Device configuration register */
  dcfg.d32 = USB_OTG_READ_REG32( &pdev->regs.DREGS->DCFG);
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	691b      	ldr	r3, [r3, #16]
 800bee0:	681b      	ldr	r3, [r3, #0]
 800bee2:	623b      	str	r3, [r7, #32]
  dcfg.b.perfrint = DCFG_FRAME_INTERVAL_80;
 800bee4:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800bee8:	f36f 03c4 	bfc	r3, #3, #2
 800beec:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DCFG, dcfg.d32 );
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	691b      	ldr	r3, [r3, #16]
 800bef4:	6a3a      	ldr	r2, [r7, #32]
 800bef6:	601a      	str	r2, [r3, #0]
  
#ifdef USB_OTG_FS_CORE
  if(pdev->cfg.coreID == USB_OTG_FS_CORE_ID  )
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	7adb      	ldrb	r3, [r3, #11]
 800befc:	2b01      	cmp	r3, #1
 800befe:	d133      	bne.n	800bf68 <USB_OTG_CoreInitDev+0xb8>
  {  
    
    /* Set Full speed phy */
    USB_OTG_InitDevSpeed (pdev , USB_OTG_SPEED_PARAM_FULL);
 800bf00:	2103      	movs	r1, #3
 800bf02:	6878      	ldr	r0, [r7, #4]
 800bf04:	f7ff ffb8 	bl	800be78 <USB_OTG_InitDevSpeed>
    
    /* set Rx FIFO size */
    USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GRXFSIZ, RX_FIFO_FS_SIZE);
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	68db      	ldr	r3, [r3, #12]
 800bf0c:	2280      	movs	r2, #128	; 0x80
 800bf0e:	625a      	str	r2, [r3, #36]	; 0x24
    
    /* EP0 TX*/
    nptxfifosize.b.depth     = TX0_FIFO_FS_SIZE;
 800bf10:	2320      	movs	r3, #32
 800bf12:	83fb      	strh	r3, [r7, #30]
    nptxfifosize.b.startaddr = RX_FIFO_FS_SIZE;
 800bf14:	2380      	movs	r3, #128	; 0x80
 800bf16:	83bb      	strh	r3, [r7, #28]
    USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF0_HNPTXFSIZ, nptxfifosize.d32 );
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	68db      	ldr	r3, [r3, #12]
 800bf1c:	69fa      	ldr	r2, [r7, #28]
 800bf1e:	629a      	str	r2, [r3, #40]	; 0x28
    
    
    /* EP1 TX*/
    txfifosize.b.startaddr = nptxfifosize.b.startaddr + nptxfifosize.b.depth;
 800bf20:	8bba      	ldrh	r2, [r7, #28]
 800bf22:	8bfb      	ldrh	r3, [r7, #30]
 800bf24:	4413      	add	r3, r2
 800bf26:	b29b      	uxth	r3, r3
 800bf28:	833b      	strh	r3, [r7, #24]
    txfifosize.b.depth = TX1_FIFO_FS_SIZE;
 800bf2a:	2380      	movs	r3, #128	; 0x80
 800bf2c:	837b      	strh	r3, [r7, #26]
    USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[0], txfifosize.d32 );
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	68db      	ldr	r3, [r3, #12]
 800bf32:	69ba      	ldr	r2, [r7, #24]
 800bf34:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    
    
    /* EP2 TX*/
    txfifosize.b.startaddr += txfifosize.b.depth;
 800bf38:	8b3a      	ldrh	r2, [r7, #24]
 800bf3a:	8b7b      	ldrh	r3, [r7, #26]
 800bf3c:	4413      	add	r3, r2
 800bf3e:	b29b      	uxth	r3, r3
 800bf40:	833b      	strh	r3, [r7, #24]
    txfifosize.b.depth = TX2_FIFO_FS_SIZE;
 800bf42:	2320      	movs	r3, #32
 800bf44:	837b      	strh	r3, [r7, #26]
    USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[1], txfifosize.d32 );
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	68db      	ldr	r3, [r3, #12]
 800bf4a:	69ba      	ldr	r2, [r7, #24]
 800bf4c:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
    
    
    /* EP3 TX*/  
    txfifosize.b.startaddr += txfifosize.b.depth;
 800bf50:	8b3a      	ldrh	r2, [r7, #24]
 800bf52:	8b7b      	ldrh	r3, [r7, #26]
 800bf54:	4413      	add	r3, r2
 800bf56:	b29b      	uxth	r3, r3
 800bf58:	833b      	strh	r3, [r7, #24]
    txfifosize.b.depth = TX3_FIFO_FS_SIZE;
 800bf5a:	2300      	movs	r3, #0
 800bf5c:	837b      	strh	r3, [r7, #26]
    USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[2], txfifosize.d32 );
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	68db      	ldr	r3, [r3, #12]
 800bf62:	69ba      	ldr	r2, [r7, #24]
 800bf64:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
    txfifosize.b.depth = TX5_FIFO_HS_SIZE;
    USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[4], txfifosize.d32 );
  }
#endif  
  /* Flush the FIFOs */
  USB_OTG_FlushTxFifo(pdev , 0x10); /* all Tx FIFOs */
 800bf68:	2110      	movs	r1, #16
 800bf6a:	6878      	ldr	r0, [r7, #4]
 800bf6c:	f7ff feb6 	bl	800bcdc <USB_OTG_FlushTxFifo>
  USB_OTG_FlushRxFifo(pdev);
 800bf70:	6878      	ldr	r0, [r7, #4]
 800bf72:	f7ff feeb 	bl	800bd4c <USB_OTG_FlushRxFifo>
  /* Clear all pending Device Interrupts */
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DIEPMSK, 0 );
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	691b      	ldr	r3, [r3, #16]
 800bf7a:	2200      	movs	r2, #0
 800bf7c:	611a      	str	r2, [r3, #16]
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DOEPMSK, 0 );
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	691b      	ldr	r3, [r3, #16]
 800bf82:	2200      	movs	r2, #0
 800bf84:	615a      	str	r2, [r3, #20]
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINT, 0xFFFFFFFF );
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	691b      	ldr	r3, [r3, #16]
 800bf8a:	f04f 32ff 	mov.w	r2, #4294967295
 800bf8e:	619a      	str	r2, [r3, #24]
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINTMSK, 0 );
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	691b      	ldr	r3, [r3, #16]
 800bf94:	2200      	movs	r2, #0
 800bf96:	61da      	str	r2, [r3, #28]
  
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 800bf98:	2300      	movs	r3, #0
 800bf9a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800bf9c:	e03a      	b.n	800c014 <USB_OTG_CoreInitDev+0x164>
  {
    depctl.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[i]->DIEPCTL);
 800bf9e:	687a      	ldr	r2, [r7, #4]
 800bfa0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bfa2:	3304      	adds	r3, #4
 800bfa4:	009b      	lsls	r3, r3, #2
 800bfa6:	4413      	add	r3, r2
 800bfa8:	689b      	ldr	r3, [r3, #8]
 800bfaa:	681b      	ldr	r3, [r3, #0]
 800bfac:	627b      	str	r3, [r7, #36]	; 0x24
    if (depctl.b.epena)
 800bfae:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800bfb2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800bfb6:	b2db      	uxtb	r3, r3
 800bfb8:	2b00      	cmp	r3, #0
 800bfba:	d00e      	beq.n	800bfda <USB_OTG_CoreInitDev+0x12a>
    {
      depctl.d32 = 0;
 800bfbc:	2300      	movs	r3, #0
 800bfbe:	627b      	str	r3, [r7, #36]	; 0x24
      depctl.b.epdis = 1;
 800bfc0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800bfc4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bfc8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      depctl.b.snak = 1;
 800bfcc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800bfd0:	f043 0308 	orr.w	r3, r3, #8
 800bfd4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800bfd8:	e001      	b.n	800bfde <USB_OTG_CoreInitDev+0x12e>
    }
    else
    {
      depctl.d32 = 0;
 800bfda:	2300      	movs	r3, #0
 800bfdc:	627b      	str	r3, [r7, #36]	; 0x24
    }
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPCTL, depctl.d32);
 800bfde:	687a      	ldr	r2, [r7, #4]
 800bfe0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bfe2:	3304      	adds	r3, #4
 800bfe4:	009b      	lsls	r3, r3, #2
 800bfe6:	4413      	add	r3, r2
 800bfe8:	689b      	ldr	r3, [r3, #8]
 800bfea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bfec:	601a      	str	r2, [r3, #0]
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPTSIZ, 0);
 800bfee:	687a      	ldr	r2, [r7, #4]
 800bff0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bff2:	3304      	adds	r3, #4
 800bff4:	009b      	lsls	r3, r3, #2
 800bff6:	4413      	add	r3, r2
 800bff8:	689b      	ldr	r3, [r3, #8]
 800bffa:	2200      	movs	r2, #0
 800bffc:	611a      	str	r2, [r3, #16]
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
 800bffe:	687a      	ldr	r2, [r7, #4]
 800c000:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c002:	3304      	adds	r3, #4
 800c004:	009b      	lsls	r3, r3, #2
 800c006:	4413      	add	r3, r2
 800c008:	689b      	ldr	r3, [r3, #8]
 800c00a:	22ff      	movs	r2, #255	; 0xff
 800c00c:	609a      	str	r2, [r3, #8]
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 800c00e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c010:	3301      	adds	r3, #1
 800c012:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	785b      	ldrb	r3, [r3, #1]
 800c018:	461a      	mov	r2, r3
 800c01a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c01c:	4293      	cmp	r3, r2
 800c01e:	d3be      	bcc.n	800bf9e <USB_OTG_CoreInitDev+0xee>
  }
  for (i = 0; i <  pdev->cfg.dev_endpoints; i++)
 800c020:	2300      	movs	r3, #0
 800c022:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c024:	e035      	b.n	800c092 <USB_OTG_CoreInitDev+0x1e2>
  {
    USB_OTG_DEPCTL_TypeDef  depctl;
    depctl.d32 = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[i]->DOEPCTL);
 800c026:	687a      	ldr	r2, [r7, #4]
 800c028:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c02a:	3314      	adds	r3, #20
 800c02c:	009b      	lsls	r3, r3, #2
 800c02e:	4413      	add	r3, r2
 800c030:	685b      	ldr	r3, [r3, #4]
 800c032:	681b      	ldr	r3, [r3, #0]
 800c034:	60fb      	str	r3, [r7, #12]
    if (depctl.b.epena)
 800c036:	7bfb      	ldrb	r3, [r7, #15]
 800c038:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800c03c:	b2db      	uxtb	r3, r3
 800c03e:	2b00      	cmp	r3, #0
 800c040:	d00a      	beq.n	800c058 <USB_OTG_CoreInitDev+0x1a8>
    {
      depctl.d32 = 0;
 800c042:	2300      	movs	r3, #0
 800c044:	60fb      	str	r3, [r7, #12]
      depctl.b.epdis = 1;
 800c046:	7bfb      	ldrb	r3, [r7, #15]
 800c048:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c04c:	73fb      	strb	r3, [r7, #15]
      depctl.b.snak = 1;
 800c04e:	7bfb      	ldrb	r3, [r7, #15]
 800c050:	f043 0308 	orr.w	r3, r3, #8
 800c054:	73fb      	strb	r3, [r7, #15]
 800c056:	e001      	b.n	800c05c <USB_OTG_CoreInitDev+0x1ac>
    }
    else
    {
      depctl.d32 = 0;
 800c058:	2300      	movs	r3, #0
 800c05a:	60fb      	str	r3, [r7, #12]
    }
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPCTL, depctl.d32);
 800c05c:	687a      	ldr	r2, [r7, #4]
 800c05e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c060:	3314      	adds	r3, #20
 800c062:	009b      	lsls	r3, r3, #2
 800c064:	4413      	add	r3, r2
 800c066:	685b      	ldr	r3, [r3, #4]
 800c068:	68fa      	ldr	r2, [r7, #12]
 800c06a:	601a      	str	r2, [r3, #0]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPTSIZ, 0);
 800c06c:	687a      	ldr	r2, [r7, #4]
 800c06e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c070:	3314      	adds	r3, #20
 800c072:	009b      	lsls	r3, r3, #2
 800c074:	4413      	add	r3, r2
 800c076:	685b      	ldr	r3, [r3, #4]
 800c078:	2200      	movs	r2, #0
 800c07a:	611a      	str	r2, [r3, #16]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 800c07c:	687a      	ldr	r2, [r7, #4]
 800c07e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c080:	3314      	adds	r3, #20
 800c082:	009b      	lsls	r3, r3, #2
 800c084:	4413      	add	r3, r2
 800c086:	685b      	ldr	r3, [r3, #4]
 800c088:	22ff      	movs	r2, #255	; 0xff
 800c08a:	609a      	str	r2, [r3, #8]
  for (i = 0; i <  pdev->cfg.dev_endpoints; i++)
 800c08c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c08e:	3301      	adds	r3, #1
 800c090:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	785b      	ldrb	r3, [r3, #1]
 800c096:	461a      	mov	r2, r3
 800c098:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c09a:	4293      	cmp	r3, r2
 800c09c:	d3c3      	bcc.n	800c026 <USB_OTG_CoreInitDev+0x176>
  }
  msk.d32 = 0;
 800c09e:	2300      	movs	r3, #0
 800c0a0:	617b      	str	r3, [r7, #20]
  msk.b.txfifoundrn = 1;
 800c0a2:	7d7b      	ldrb	r3, [r7, #21]
 800c0a4:	f043 0301 	orr.w	r3, r3, #1
 800c0a8:	757b      	strb	r3, [r7, #21]
  USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPMSK, msk.d32, msk.d32);
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	691b      	ldr	r3, [r3, #16]
 800c0ae:	691a      	ldr	r2, [r3, #16]
 800c0b0:	697b      	ldr	r3, [r7, #20]
 800c0b2:	43db      	mvns	r3, r3
 800c0b4:	ea02 0103 	and.w	r1, r2, r3
 800c0b8:	697a      	ldr	r2, [r7, #20]
 800c0ba:	687b      	ldr	r3, [r7, #4]
 800c0bc:	691b      	ldr	r3, [r3, #16]
 800c0be:	430a      	orrs	r2, r1
 800c0c0:	611a      	str	r2, [r3, #16]
  
  if (pdev->cfg.dma_enable == 1)
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	78db      	ldrb	r3, [r3, #3]
 800c0c6:	2b01      	cmp	r3, #1
 800c0c8:	d11b      	bne.n	800c102 <USB_OTG_CoreInitDev+0x252>
  {
    dthrctl.d32 = 0;
 800c0ca:	2300      	movs	r3, #0
 800c0cc:	613b      	str	r3, [r7, #16]
    dthrctl.b.non_iso_thr_en = 1;
 800c0ce:	7c3b      	ldrb	r3, [r7, #16]
 800c0d0:	f043 0301 	orr.w	r3, r3, #1
 800c0d4:	743b      	strb	r3, [r7, #16]
    dthrctl.b.iso_thr_en = 1;
 800c0d6:	7c3b      	ldrb	r3, [r7, #16]
 800c0d8:	f043 0302 	orr.w	r3, r3, #2
 800c0dc:	743b      	strb	r3, [r7, #16]
    dthrctl.b.tx_thr_len = 64;
 800c0de:	8a3b      	ldrh	r3, [r7, #16]
 800c0e0:	2240      	movs	r2, #64	; 0x40
 800c0e2:	f362 038a 	bfi	r3, r2, #2, #9
 800c0e6:	823b      	strh	r3, [r7, #16]
    dthrctl.b.rx_thr_en = 1;
 800c0e8:	7cbb      	ldrb	r3, [r7, #18]
 800c0ea:	f043 0301 	orr.w	r3, r3, #1
 800c0ee:	74bb      	strb	r3, [r7, #18]
    dthrctl.b.rx_thr_len = 64;
 800c0f0:	8a7b      	ldrh	r3, [r7, #18]
 800c0f2:	2240      	movs	r2, #64	; 0x40
 800c0f4:	f362 0349 	bfi	r3, r2, #1, #9
 800c0f8:	827b      	strh	r3, [r7, #18]
    USB_OTG_WRITE_REG32(&pdev->regs.DREGS->DTHRCTL, dthrctl.d32);  
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	691b      	ldr	r3, [r3, #16]
 800c0fe:	693a      	ldr	r2, [r7, #16]
 800c100:	631a      	str	r2, [r3, #48]	; 0x30
  }
  USB_OTG_EnableDevInt(pdev);
 800c102:	6878      	ldr	r0, [r7, #4]
 800c104:	f000 f806 	bl	800c114 <USB_OTG_EnableDevInt>
  return status;
 800c108:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800c10c:	4618      	mov	r0, r3
 800c10e:	3730      	adds	r7, #48	; 0x30
 800c110:	46bd      	mov	sp, r7
 800c112:	bd80      	pop	{r7, pc}

0800c114 <USB_OTG_EnableDevInt>:
* @brief  USB_OTG_EnableDevInt : Enables the Device mode interrupts
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EnableDevInt(USB_OTG_CORE_HANDLE *pdev)
{
 800c114:	b580      	push	{r7, lr}
 800c116:	b084      	sub	sp, #16
 800c118:	af00      	add	r7, sp, #0
 800c11a:	6078      	str	r0, [r7, #4]
  USB_OTG_STS status = USB_OTG_OK;
 800c11c:	2300      	movs	r3, #0
 800c11e:	73fb      	strb	r3, [r7, #15]
  USB_OTG_GINTMSK_TypeDef  intmsk;
  
  intmsk.d32 = 0;
 800c120:	2300      	movs	r3, #0
 800c122:	60bb      	str	r3, [r7, #8]
  
  /* Disable all interrupts. */
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTMSK, 0);
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	68db      	ldr	r3, [r3, #12]
 800c128:	2200      	movs	r2, #0
 800c12a:	619a      	str	r2, [r3, #24]
  /* Clear any pending interrupts */
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTSTS, 0xBFFFFFFF);
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	68db      	ldr	r3, [r3, #12]
 800c130:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800c134:	615a      	str	r2, [r3, #20]
  /* Enable the common interrupts */
  USB_OTG_EnableCommonInt(pdev);
 800c136:	6878      	ldr	r0, [r7, #4]
 800c138:	f7ff fb70 	bl	800b81c <USB_OTG_EnableCommonInt>
  
  if (pdev->cfg.dma_enable == 0)
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	78db      	ldrb	r3, [r3, #3]
 800c140:	2b00      	cmp	r3, #0
 800c142:	d103      	bne.n	800c14c <USB_OTG_EnableDevInt+0x38>
  {
    intmsk.b.rxstsqlvl = 1;
 800c144:	7a3b      	ldrb	r3, [r7, #8]
 800c146:	f043 0310 	orr.w	r3, r3, #16
 800c14a:	723b      	strb	r3, [r7, #8]
  }
  
  /* Enable interrupts matching to the Device mode ONLY */
  intmsk.b.usbsuspend = 1;
 800c14c:	7a7b      	ldrb	r3, [r7, #9]
 800c14e:	f043 0308 	orr.w	r3, r3, #8
 800c152:	727b      	strb	r3, [r7, #9]
  intmsk.b.usbreset   = 1;
 800c154:	7a7b      	ldrb	r3, [r7, #9]
 800c156:	f043 0310 	orr.w	r3, r3, #16
 800c15a:	727b      	strb	r3, [r7, #9]
  intmsk.b.enumdone   = 1;
 800c15c:	7a7b      	ldrb	r3, [r7, #9]
 800c15e:	f043 0320 	orr.w	r3, r3, #32
 800c162:	727b      	strb	r3, [r7, #9]
  intmsk.b.inepintr   = 1;
 800c164:	7abb      	ldrb	r3, [r7, #10]
 800c166:	f043 0304 	orr.w	r3, r3, #4
 800c16a:	72bb      	strb	r3, [r7, #10]
  intmsk.b.outepintr  = 1;
 800c16c:	7abb      	ldrb	r3, [r7, #10]
 800c16e:	f043 0308 	orr.w	r3, r3, #8
 800c172:	72bb      	strb	r3, [r7, #10]
  intmsk.b.sofintr    = 1; 
 800c174:	7a3b      	ldrb	r3, [r7, #8]
 800c176:	f043 0308 	orr.w	r3, r3, #8
 800c17a:	723b      	strb	r3, [r7, #8]
  
  intmsk.b.incomplisoin    = 1; 
 800c17c:	7abb      	ldrb	r3, [r7, #10]
 800c17e:	f043 0310 	orr.w	r3, r3, #16
 800c182:	72bb      	strb	r3, [r7, #10]
  intmsk.b.incomplisoout    = 1;   
 800c184:	7abb      	ldrb	r3, [r7, #10]
 800c186:	f043 0320 	orr.w	r3, r3, #32
 800c18a:	72bb      	strb	r3, [r7, #10]
#ifdef VBUS_SENSING_ENABLED
  intmsk.b.sessreqintr    = 1; 
  intmsk.b.otgintr    = 1;    
#endif  
  USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GINTMSK, intmsk.d32, intmsk.d32);
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	68db      	ldr	r3, [r3, #12]
 800c190:	699a      	ldr	r2, [r3, #24]
 800c192:	68bb      	ldr	r3, [r7, #8]
 800c194:	43db      	mvns	r3, r3
 800c196:	ea02 0103 	and.w	r1, r2, r3
 800c19a:	68ba      	ldr	r2, [r7, #8]
 800c19c:	687b      	ldr	r3, [r7, #4]
 800c19e:	68db      	ldr	r3, [r3, #12]
 800c1a0:	430a      	orrs	r2, r1
 800c1a2:	619a      	str	r2, [r3, #24]
  return status;
 800c1a4:	7bfb      	ldrb	r3, [r7, #15]
}
 800c1a6:	4618      	mov	r0, r3
 800c1a8:	3710      	adds	r7, #16
 800c1aa:	46bd      	mov	sp, r7
 800c1ac:	bd80      	pop	{r7, pc}
	...

0800c1b0 <USB_OTG_GetDeviceSpeed>:
*         Get the device speed from the device status register
* @param  None
* @retval status
*/
enum USB_OTG_SPEED USB_OTG_GetDeviceSpeed (USB_OTG_CORE_HANDLE *pdev)
{
 800c1b0:	b480      	push	{r7}
 800c1b2:	b085      	sub	sp, #20
 800c1b4:	af00      	add	r7, sp, #0
 800c1b6:	6078      	str	r0, [r7, #4]
  USB_OTG_DSTS_TypeDef  dsts;
  enum USB_OTG_SPEED speed = USB_SPEED_UNKNOWN;
 800c1b8:	2300      	movs	r3, #0
 800c1ba:	73fb      	strb	r3, [r7, #15]
  
  
  dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	691b      	ldr	r3, [r3, #16]
 800c1c0:	689b      	ldr	r3, [r3, #8]
 800c1c2:	60bb      	str	r3, [r7, #8]
  
  switch (dsts.b.enumspd)
 800c1c4:	7a3b      	ldrb	r3, [r7, #8]
 800c1c6:	f3c3 0341 	ubfx	r3, r3, #1, #2
 800c1ca:	b2db      	uxtb	r3, r3
 800c1cc:	2b03      	cmp	r3, #3
 800c1ce:	d814      	bhi.n	800c1fa <USB_OTG_GetDeviceSpeed+0x4a>
 800c1d0:	a201      	add	r2, pc, #4	; (adr r2, 800c1d8 <USB_OTG_GetDeviceSpeed+0x28>)
 800c1d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c1d6:	bf00      	nop
 800c1d8:	0800c1e9 	.word	0x0800c1e9
 800c1dc:	0800c1ef 	.word	0x0800c1ef
 800c1e0:	0800c1f5 	.word	0x0800c1f5
 800c1e4:	0800c1ef 	.word	0x0800c1ef
  {
  case DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ:
    speed = USB_SPEED_HIGH;
 800c1e8:	2303      	movs	r3, #3
 800c1ea:	73fb      	strb	r3, [r7, #15]
    break;
 800c1ec:	e008      	b.n	800c200 <USB_OTG_GetDeviceSpeed+0x50>
  case DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ:
  case DSTS_ENUMSPD_FS_PHY_48MHZ:
    speed = USB_SPEED_FULL;
 800c1ee:	2302      	movs	r3, #2
 800c1f0:	73fb      	strb	r3, [r7, #15]
    break;
 800c1f2:	e005      	b.n	800c200 <USB_OTG_GetDeviceSpeed+0x50>
    
  case DSTS_ENUMSPD_LS_PHY_6MHZ:
    speed = USB_SPEED_LOW;
 800c1f4:	2301      	movs	r3, #1
 800c1f6:	73fb      	strb	r3, [r7, #15]
    break;
 800c1f8:	e002      	b.n	800c200 <USB_OTG_GetDeviceSpeed+0x50>
  default:
    speed = USB_SPEED_FULL;
 800c1fa:	2302      	movs	r3, #2
 800c1fc:	73fb      	strb	r3, [r7, #15]
    break; 
 800c1fe:	bf00      	nop
  }
  
  return speed;
 800c200:	7bfb      	ldrb	r3, [r7, #15]
}
 800c202:	4618      	mov	r0, r3
 800c204:	3714      	adds	r7, #20
 800c206:	46bd      	mov	sp, r7
 800c208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c20c:	4770      	bx	lr
 800c20e:	bf00      	nop

0800c210 <USB_OTG_EP0Activate>:
*   for transmitting packets
* @param  None
* @retval USB_OTG_STS : status
*/
USB_OTG_STS  USB_OTG_EP0Activate(USB_OTG_CORE_HANDLE *pdev)
{
 800c210:	b480      	push	{r7}
 800c212:	b087      	sub	sp, #28
 800c214:	af00      	add	r7, sp, #0
 800c216:	6078      	str	r0, [r7, #4]
  USB_OTG_STS             status = USB_OTG_OK;
 800c218:	2300      	movs	r3, #0
 800c21a:	75fb      	strb	r3, [r7, #23]
  USB_OTG_DSTS_TypeDef    dsts;
  USB_OTG_DEPCTL_TypeDef  diepctl;
  USB_OTG_DCTL_TypeDef    dctl;
  
  dctl.d32 = 0;
 800c21c:	2300      	movs	r3, #0
 800c21e:	60bb      	str	r3, [r7, #8]
  /* Read the Device Status and Endpoint 0 Control registers */
  dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	691b      	ldr	r3, [r3, #16]
 800c224:	689b      	ldr	r3, [r3, #8]
 800c226:	613b      	str	r3, [r7, #16]
  diepctl.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[0]->DIEPCTL);
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	699b      	ldr	r3, [r3, #24]
 800c22c:	681b      	ldr	r3, [r3, #0]
 800c22e:	60fb      	str	r3, [r7, #12]
  /* Set the MPS of the IN EP based on the enumeration speed */
  switch (dsts.b.enumspd)
 800c230:	7c3b      	ldrb	r3, [r7, #16]
 800c232:	f3c3 0341 	ubfx	r3, r3, #1, #2
 800c236:	b2db      	uxtb	r3, r3
 800c238:	2b03      	cmp	r3, #3
 800c23a:	d009      	beq.n	800c250 <USB_OTG_EP0Activate+0x40>
 800c23c:	2b03      	cmp	r3, #3
 800c23e:	dc12      	bgt.n	800c266 <USB_OTG_EP0Activate+0x56>
 800c240:	2b01      	cmp	r3, #1
 800c242:	dc02      	bgt.n	800c24a <USB_OTG_EP0Activate+0x3a>
 800c244:	2b00      	cmp	r3, #0
 800c246:	da03      	bge.n	800c250 <USB_OTG_EP0Activate+0x40>
 800c248:	e00d      	b.n	800c266 <USB_OTG_EP0Activate+0x56>
 800c24a:	2b02      	cmp	r3, #2
 800c24c:	d005      	beq.n	800c25a <USB_OTG_EP0Activate+0x4a>
 800c24e:	e00a      	b.n	800c266 <USB_OTG_EP0Activate+0x56>
  {
  case DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ:
  case DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ:
  case DSTS_ENUMSPD_FS_PHY_48MHZ:
    diepctl.b.mps = DEP0CTL_MPS_64;
 800c250:	89bb      	ldrh	r3, [r7, #12]
 800c252:	f36f 030a 	bfc	r3, #0, #11
 800c256:	81bb      	strh	r3, [r7, #12]
    break;
 800c258:	e00a      	b.n	800c270 <USB_OTG_EP0Activate+0x60>
  case DSTS_ENUMSPD_LS_PHY_6MHZ:
    diepctl.b.mps = DEP0CTL_MPS_8;
 800c25a:	89bb      	ldrh	r3, [r7, #12]
 800c25c:	2203      	movs	r2, #3
 800c25e:	f362 030a 	bfi	r3, r2, #0, #11
 800c262:	81bb      	strh	r3, [r7, #12]
    break;
 800c264:	e004      	b.n	800c270 <USB_OTG_EP0Activate+0x60>
  default:
    diepctl.b.mps = DEP0CTL_MPS_64;
 800c266:	89bb      	ldrh	r3, [r7, #12]
 800c268:	f36f 030a 	bfc	r3, #0, #11
 800c26c:	81bb      	strh	r3, [r7, #12]
    break; 
 800c26e:	bf00      	nop
  }
  USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[0]->DIEPCTL, diepctl.d32);
 800c270:	687b      	ldr	r3, [r7, #4]
 800c272:	699b      	ldr	r3, [r3, #24]
 800c274:	68fa      	ldr	r2, [r7, #12]
 800c276:	601a      	str	r2, [r3, #0]
  dctl.b.cgnpinnak = 1;
 800c278:	7a7b      	ldrb	r3, [r7, #9]
 800c27a:	f043 0301 	orr.w	r3, r3, #1
 800c27e:	727b      	strb	r3, [r7, #9]
  USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DCTL, dctl.d32, dctl.d32);
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	691b      	ldr	r3, [r3, #16]
 800c284:	685a      	ldr	r2, [r3, #4]
 800c286:	68bb      	ldr	r3, [r7, #8]
 800c288:	43db      	mvns	r3, r3
 800c28a:	ea02 0103 	and.w	r1, r2, r3
 800c28e:	68ba      	ldr	r2, [r7, #8]
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	691b      	ldr	r3, [r3, #16]
 800c294:	430a      	orrs	r2, r1
 800c296:	605a      	str	r2, [r3, #4]
  return status;
 800c298:	7dfb      	ldrb	r3, [r7, #23]
}
 800c29a:	4618      	mov	r0, r3
 800c29c:	371c      	adds	r7, #28
 800c29e:	46bd      	mov	sp, r7
 800c2a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2a4:	4770      	bx	lr

0800c2a6 <USB_OTG_EPActivate>:
* @brief  USB_OTG_EPActivate : Activates an EP
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EPActivate(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
{
 800c2a6:	b480      	push	{r7}
 800c2a8:	b087      	sub	sp, #28
 800c2aa:	af00      	add	r7, sp, #0
 800c2ac:	6078      	str	r0, [r7, #4]
 800c2ae:	6039      	str	r1, [r7, #0]
  USB_OTG_STS status = USB_OTG_OK;
 800c2b0:	2300      	movs	r3, #0
 800c2b2:	74fb      	strb	r3, [r7, #19]
  USB_OTG_DEPCTL_TypeDef  depctl;
  USB_OTG_DAINT_TypeDef  daintmsk;
  __IO uint32_t *addr;
  
  
  depctl.d32 = 0;
 800c2b4:	2300      	movs	r3, #0
 800c2b6:	60fb      	str	r3, [r7, #12]
  daintmsk.d32 = 0;
 800c2b8:	2300      	movs	r3, #0
 800c2ba:	60bb      	str	r3, [r7, #8]
  /* Read DEPCTLn register */
  if (ep->is_in == 1)
 800c2bc:	683b      	ldr	r3, [r7, #0]
 800c2be:	785b      	ldrb	r3, [r3, #1]
 800c2c0:	2b01      	cmp	r3, #1
 800c2c2:	d10f      	bne.n	800c2e4 <USB_OTG_EPActivate+0x3e>
  {
    addr = &pdev->regs.INEP_REGS[ep->num]->DIEPCTL;
 800c2c4:	683b      	ldr	r3, [r7, #0]
 800c2c6:	781b      	ldrb	r3, [r3, #0]
 800c2c8:	687a      	ldr	r2, [r7, #4]
 800c2ca:	3304      	adds	r3, #4
 800c2cc:	009b      	lsls	r3, r3, #2
 800c2ce:	4413      	add	r3, r2
 800c2d0:	689b      	ldr	r3, [r3, #8]
 800c2d2:	617b      	str	r3, [r7, #20]
    daintmsk.ep.in = 1 << ep->num;
 800c2d4:	683b      	ldr	r3, [r7, #0]
 800c2d6:	781b      	ldrb	r3, [r3, #0]
 800c2d8:	461a      	mov	r2, r3
 800c2da:	2301      	movs	r3, #1
 800c2dc:	4093      	lsls	r3, r2
 800c2de:	b29b      	uxth	r3, r3
 800c2e0:	813b      	strh	r3, [r7, #8]
 800c2e2:	e00e      	b.n	800c302 <USB_OTG_EPActivate+0x5c>
  }
  else
  {
    addr = &pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL;
 800c2e4:	683b      	ldr	r3, [r7, #0]
 800c2e6:	781b      	ldrb	r3, [r3, #0]
 800c2e8:	687a      	ldr	r2, [r7, #4]
 800c2ea:	3314      	adds	r3, #20
 800c2ec:	009b      	lsls	r3, r3, #2
 800c2ee:	4413      	add	r3, r2
 800c2f0:	685b      	ldr	r3, [r3, #4]
 800c2f2:	617b      	str	r3, [r7, #20]
    daintmsk.ep.out = 1 << ep->num;
 800c2f4:	683b      	ldr	r3, [r7, #0]
 800c2f6:	781b      	ldrb	r3, [r3, #0]
 800c2f8:	461a      	mov	r2, r3
 800c2fa:	2301      	movs	r3, #1
 800c2fc:	4093      	lsls	r3, r2
 800c2fe:	b29b      	uxth	r3, r3
 800c300:	817b      	strh	r3, [r7, #10]
  }
  /* If the EP is already active don't change the EP Control
  * register. */
  depctl.d32 = USB_OTG_READ_REG32(addr);
 800c302:	697b      	ldr	r3, [r7, #20]
 800c304:	681b      	ldr	r3, [r3, #0]
 800c306:	60fb      	str	r3, [r7, #12]
  if (!depctl.b.usbactep)
 800c308:	7b7b      	ldrb	r3, [r7, #13]
 800c30a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800c30e:	b2db      	uxtb	r3, r3
 800c310:	2b00      	cmp	r3, #0
 800c312:	d125      	bne.n	800c360 <USB_OTG_EPActivate+0xba>
  {
    depctl.b.mps    = ep->maxpacket;
 800c314:	683b      	ldr	r3, [r7, #0]
 800c316:	689b      	ldr	r3, [r3, #8]
 800c318:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c31c:	b29a      	uxth	r2, r3
 800c31e:	89bb      	ldrh	r3, [r7, #12]
 800c320:	f362 030a 	bfi	r3, r2, #0, #11
 800c324:	81bb      	strh	r3, [r7, #12]
    depctl.b.eptype = ep->type;
 800c326:	683b      	ldr	r3, [r7, #0]
 800c328:	78db      	ldrb	r3, [r3, #3]
 800c32a:	f003 0303 	and.w	r3, r3, #3
 800c32e:	b2da      	uxtb	r2, r3
 800c330:	7bbb      	ldrb	r3, [r7, #14]
 800c332:	f362 0383 	bfi	r3, r2, #2, #2
 800c336:	73bb      	strb	r3, [r7, #14]
    depctl.b.txfnum = ep->tx_fifo_num;
 800c338:	683b      	ldr	r3, [r7, #0]
 800c33a:	88db      	ldrh	r3, [r3, #6]
 800c33c:	f003 030f 	and.w	r3, r3, #15
 800c340:	b2da      	uxtb	r2, r3
 800c342:	89fb      	ldrh	r3, [r7, #14]
 800c344:	f362 1389 	bfi	r3, r2, #6, #4
 800c348:	81fb      	strh	r3, [r7, #14]
    depctl.b.setd0pid = 1;
 800c34a:	7bfb      	ldrb	r3, [r7, #15]
 800c34c:	f043 0310 	orr.w	r3, r3, #16
 800c350:	73fb      	strb	r3, [r7, #15]
    depctl.b.usbactep = 1;
 800c352:	7b7b      	ldrb	r3, [r7, #13]
 800c354:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c358:	737b      	strb	r3, [r7, #13]
    USB_OTG_WRITE_REG32(addr, depctl.d32);
 800c35a:	68fa      	ldr	r2, [r7, #12]
 800c35c:	697b      	ldr	r3, [r7, #20]
 800c35e:	601a      	str	r2, [r3, #0]
  {
    USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DEACHMSK, 0, daintmsk.d32);
  }
  else
#endif   
    USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DAINTMSK, 0, daintmsk.d32);
 800c360:	687b      	ldr	r3, [r7, #4]
 800c362:	691b      	ldr	r3, [r3, #16]
 800c364:	69d9      	ldr	r1, [r3, #28]
 800c366:	68ba      	ldr	r2, [r7, #8]
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	691b      	ldr	r3, [r3, #16]
 800c36c:	430a      	orrs	r2, r1
 800c36e:	61da      	str	r2, [r3, #28]
  return status;
 800c370:	7cfb      	ldrb	r3, [r7, #19]
}
 800c372:	4618      	mov	r0, r3
 800c374:	371c      	adds	r7, #28
 800c376:	46bd      	mov	sp, r7
 800c378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c37c:	4770      	bx	lr

0800c37e <USB_OTG_EPDeactivate>:
* @brief  USB_OTG_EPDeactivate : Deactivates an EP
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EPDeactivate(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
{
 800c37e:	b480      	push	{r7}
 800c380:	b087      	sub	sp, #28
 800c382:	af00      	add	r7, sp, #0
 800c384:	6078      	str	r0, [r7, #4]
 800c386:	6039      	str	r1, [r7, #0]
  USB_OTG_STS status = USB_OTG_OK;
 800c388:	2300      	movs	r3, #0
 800c38a:	74fb      	strb	r3, [r7, #19]
  USB_OTG_DEPCTL_TypeDef  depctl;
  USB_OTG_DAINT_TypeDef  daintmsk;
  __IO uint32_t *addr;
  
  depctl.d32 = 0;
 800c38c:	2300      	movs	r3, #0
 800c38e:	60fb      	str	r3, [r7, #12]
  daintmsk.d32 = 0;  
 800c390:	2300      	movs	r3, #0
 800c392:	60bb      	str	r3, [r7, #8]
  /* Read DEPCTLn register */
  if (ep->is_in == 1)
 800c394:	683b      	ldr	r3, [r7, #0]
 800c396:	785b      	ldrb	r3, [r3, #1]
 800c398:	2b01      	cmp	r3, #1
 800c39a:	d10f      	bne.n	800c3bc <USB_OTG_EPDeactivate+0x3e>
  {
    addr = &pdev->regs.INEP_REGS[ep->num]->DIEPCTL;
 800c39c:	683b      	ldr	r3, [r7, #0]
 800c39e:	781b      	ldrb	r3, [r3, #0]
 800c3a0:	687a      	ldr	r2, [r7, #4]
 800c3a2:	3304      	adds	r3, #4
 800c3a4:	009b      	lsls	r3, r3, #2
 800c3a6:	4413      	add	r3, r2
 800c3a8:	689b      	ldr	r3, [r3, #8]
 800c3aa:	617b      	str	r3, [r7, #20]
    daintmsk.ep.in = 1 << ep->num;
 800c3ac:	683b      	ldr	r3, [r7, #0]
 800c3ae:	781b      	ldrb	r3, [r3, #0]
 800c3b0:	461a      	mov	r2, r3
 800c3b2:	2301      	movs	r3, #1
 800c3b4:	4093      	lsls	r3, r2
 800c3b6:	b29b      	uxth	r3, r3
 800c3b8:	813b      	strh	r3, [r7, #8]
 800c3ba:	e00e      	b.n	800c3da <USB_OTG_EPDeactivate+0x5c>
  }
  else
  {
    addr = &pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL;
 800c3bc:	683b      	ldr	r3, [r7, #0]
 800c3be:	781b      	ldrb	r3, [r3, #0]
 800c3c0:	687a      	ldr	r2, [r7, #4]
 800c3c2:	3314      	adds	r3, #20
 800c3c4:	009b      	lsls	r3, r3, #2
 800c3c6:	4413      	add	r3, r2
 800c3c8:	685b      	ldr	r3, [r3, #4]
 800c3ca:	617b      	str	r3, [r7, #20]
    daintmsk.ep.out = 1 << ep->num;
 800c3cc:	683b      	ldr	r3, [r7, #0]
 800c3ce:	781b      	ldrb	r3, [r3, #0]
 800c3d0:	461a      	mov	r2, r3
 800c3d2:	2301      	movs	r3, #1
 800c3d4:	4093      	lsls	r3, r2
 800c3d6:	b29b      	uxth	r3, r3
 800c3d8:	817b      	strh	r3, [r7, #10]
  }
  depctl.b.usbactep = 0;
 800c3da:	7b7b      	ldrb	r3, [r7, #13]
 800c3dc:	f36f 13c7 	bfc	r3, #7, #1
 800c3e0:	737b      	strb	r3, [r7, #13]
  USB_OTG_WRITE_REG32(addr, depctl.d32);
 800c3e2:	68fa      	ldr	r2, [r7, #12]
 800c3e4:	697b      	ldr	r3, [r7, #20]
 800c3e6:	601a      	str	r2, [r3, #0]
  {
    USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DEACHMSK, daintmsk.d32, 0);
  }
  else
#endif    
    USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DAINTMSK, daintmsk.d32, 0);
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	691b      	ldr	r3, [r3, #16]
 800c3ec:	69d9      	ldr	r1, [r3, #28]
 800c3ee:	68bb      	ldr	r3, [r7, #8]
 800c3f0:	43da      	mvns	r2, r3
 800c3f2:	687b      	ldr	r3, [r7, #4]
 800c3f4:	691b      	ldr	r3, [r3, #16]
 800c3f6:	400a      	ands	r2, r1
 800c3f8:	61da      	str	r2, [r3, #28]
  return status;
 800c3fa:	7cfb      	ldrb	r3, [r7, #19]
}
 800c3fc:	4618      	mov	r0, r3
 800c3fe:	371c      	adds	r7, #28
 800c400:	46bd      	mov	sp, r7
 800c402:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c406:	4770      	bx	lr

0800c408 <USB_OTG_EPStartXfer>:
*         starts the xfer
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EPStartXfer(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
{
 800c408:	b580      	push	{r7, lr}
 800c40a:	b088      	sub	sp, #32
 800c40c:	af00      	add	r7, sp, #0
 800c40e:	6078      	str	r0, [r7, #4]
 800c410:	6039      	str	r1, [r7, #0]
  USB_OTG_STS status = USB_OTG_OK;
 800c412:	2300      	movs	r3, #0
 800c414:	77fb      	strb	r3, [r7, #31]
  USB_OTG_DEPCTL_TypeDef     depctl;
  USB_OTG_DEPXFRSIZ_TypeDef  deptsiz;
  USB_OTG_DSTS_TypeDef       dsts;    
  uint32_t fifoemptymsk = 0;  
 800c416:	2300      	movs	r3, #0
 800c418:	61bb      	str	r3, [r7, #24]
  
  depctl.d32 = 0;
 800c41a:	2300      	movs	r3, #0
 800c41c:	617b      	str	r3, [r7, #20]
  deptsiz.d32 = 0;
 800c41e:	2300      	movs	r3, #0
 800c420:	613b      	str	r3, [r7, #16]
  /* IN endpoint */
  if (ep->is_in == 1)
 800c422:	683b      	ldr	r3, [r7, #0]
 800c424:	785b      	ldrb	r3, [r3, #1]
 800c426:	2b01      	cmp	r3, #1
 800c428:	f040 80aa 	bne.w	800c580 <USB_OTG_EPStartXfer+0x178>
  {
    depctl.d32  = USB_OTG_READ_REG32(&(pdev->regs.INEP_REGS[ep->num]->DIEPCTL));
 800c42c:	683b      	ldr	r3, [r7, #0]
 800c42e:	781b      	ldrb	r3, [r3, #0]
 800c430:	687a      	ldr	r2, [r7, #4]
 800c432:	3304      	adds	r3, #4
 800c434:	009b      	lsls	r3, r3, #2
 800c436:	4413      	add	r3, r2
 800c438:	689b      	ldr	r3, [r3, #8]
 800c43a:	681b      	ldr	r3, [r3, #0]
 800c43c:	617b      	str	r3, [r7, #20]
    deptsiz.d32 = USB_OTG_READ_REG32(&(pdev->regs.INEP_REGS[ep->num]->DIEPTSIZ));
 800c43e:	683b      	ldr	r3, [r7, #0]
 800c440:	781b      	ldrb	r3, [r3, #0]
 800c442:	687a      	ldr	r2, [r7, #4]
 800c444:	3304      	adds	r3, #4
 800c446:	009b      	lsls	r3, r3, #2
 800c448:	4413      	add	r3, r2
 800c44a:	689b      	ldr	r3, [r3, #8]
 800c44c:	691b      	ldr	r3, [r3, #16]
 800c44e:	613b      	str	r3, [r7, #16]
    /* Zero Length Packet? */
    if (ep->xfer_len == 0)
 800c450:	683b      	ldr	r3, [r7, #0]
 800c452:	695b      	ldr	r3, [r3, #20]
 800c454:	2b00      	cmp	r3, #0
 800c456:	d109      	bne.n	800c46c <USB_OTG_EPStartXfer+0x64>
    {
      deptsiz.b.xfersize = 0;
 800c458:	693b      	ldr	r3, [r7, #16]
 800c45a:	f36f 0312 	bfc	r3, #0, #19
 800c45e:	613b      	str	r3, [r7, #16]
      deptsiz.b.pktcnt = 1;
 800c460:	8a7b      	ldrh	r3, [r7, #18]
 800c462:	2201      	movs	r2, #1
 800c464:	f362 03cc 	bfi	r3, r2, #3, #10
 800c468:	827b      	strh	r3, [r7, #18]
 800c46a:	e021      	b.n	800c4b0 <USB_OTG_EPStartXfer+0xa8>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      deptsiz.b.xfersize = ep->xfer_len;
 800c46c:	683b      	ldr	r3, [r7, #0]
 800c46e:	695b      	ldr	r3, [r3, #20]
 800c470:	f3c3 0212 	ubfx	r2, r3, #0, #19
 800c474:	693b      	ldr	r3, [r7, #16]
 800c476:	f362 0312 	bfi	r3, r2, #0, #19
 800c47a:	613b      	str	r3, [r7, #16]
      deptsiz.b.pktcnt = (ep->xfer_len - 1 + ep->maxpacket) / ep->maxpacket;
 800c47c:	683b      	ldr	r3, [r7, #0]
 800c47e:	695a      	ldr	r2, [r3, #20]
 800c480:	683b      	ldr	r3, [r7, #0]
 800c482:	689b      	ldr	r3, [r3, #8]
 800c484:	4413      	add	r3, r2
 800c486:	1e5a      	subs	r2, r3, #1
 800c488:	683b      	ldr	r3, [r7, #0]
 800c48a:	689b      	ldr	r3, [r3, #8]
 800c48c:	fbb2 f3f3 	udiv	r3, r2, r3
 800c490:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c494:	b29a      	uxth	r2, r3
 800c496:	8a7b      	ldrh	r3, [r7, #18]
 800c498:	f362 03cc 	bfi	r3, r2, #3, #10
 800c49c:	827b      	strh	r3, [r7, #18]
      
      if (ep->type == EP_TYPE_ISOC)
 800c49e:	683b      	ldr	r3, [r7, #0]
 800c4a0:	78db      	ldrb	r3, [r3, #3]
 800c4a2:	2b01      	cmp	r3, #1
 800c4a4:	d104      	bne.n	800c4b0 <USB_OTG_EPStartXfer+0xa8>
      {
        deptsiz.b.mc = 1;
 800c4a6:	7cfb      	ldrb	r3, [r7, #19]
 800c4a8:	2201      	movs	r2, #1
 800c4aa:	f362 1346 	bfi	r3, r2, #5, #2
 800c4ae:	74fb      	strb	r3, [r7, #19]
      }       
    }
    USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPTSIZ, deptsiz.d32);
 800c4b0:	683b      	ldr	r3, [r7, #0]
 800c4b2:	781b      	ldrb	r3, [r3, #0]
 800c4b4:	687a      	ldr	r2, [r7, #4]
 800c4b6:	3304      	adds	r3, #4
 800c4b8:	009b      	lsls	r3, r3, #2
 800c4ba:	4413      	add	r3, r2
 800c4bc:	689b      	ldr	r3, [r3, #8]
 800c4be:	693a      	ldr	r2, [r7, #16]
 800c4c0:	611a      	str	r2, [r3, #16]
    
    if (pdev->cfg.dma_enable == 1)
 800c4c2:	687b      	ldr	r3, [r7, #4]
 800c4c4:	78db      	ldrb	r3, [r3, #3]
 800c4c6:	2b01      	cmp	r3, #1
 800c4c8:	d10a      	bne.n	800c4e0 <USB_OTG_EPStartXfer+0xd8>
    {
      USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPDMA, ep->dma_addr);
 800c4ca:	683b      	ldr	r3, [r7, #0]
 800c4cc:	781b      	ldrb	r3, [r3, #0]
 800c4ce:	687a      	ldr	r2, [r7, #4]
 800c4d0:	3304      	adds	r3, #4
 800c4d2:	009b      	lsls	r3, r3, #2
 800c4d4:	4413      	add	r3, r2
 800c4d6:	689b      	ldr	r3, [r3, #8]
 800c4d8:	683a      	ldr	r2, [r7, #0]
 800c4da:	6912      	ldr	r2, [r2, #16]
 800c4dc:	615a      	str	r2, [r3, #20]
 800c4de:	e015      	b.n	800c50c <USB_OTG_EPStartXfer+0x104>
    }
    else
    {
      if (ep->type != EP_TYPE_ISOC)
 800c4e0:	683b      	ldr	r3, [r7, #0]
 800c4e2:	78db      	ldrb	r3, [r3, #3]
 800c4e4:	2b01      	cmp	r3, #1
 800c4e6:	d011      	beq.n	800c50c <USB_OTG_EPStartXfer+0x104>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0)
 800c4e8:	683b      	ldr	r3, [r7, #0]
 800c4ea:	695b      	ldr	r3, [r3, #20]
 800c4ec:	2b00      	cmp	r3, #0
 800c4ee:	d00d      	beq.n	800c50c <USB_OTG_EPStartXfer+0x104>
        {
          fifoemptymsk = 1 << ep->num;
 800c4f0:	683b      	ldr	r3, [r7, #0]
 800c4f2:	781b      	ldrb	r3, [r3, #0]
 800c4f4:	461a      	mov	r2, r3
 800c4f6:	2301      	movs	r3, #1
 800c4f8:	4093      	lsls	r3, r2
 800c4fa:	61bb      	str	r3, [r7, #24]
          USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, 0, fifoemptymsk);
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	691b      	ldr	r3, [r3, #16]
 800c500:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	691b      	ldr	r3, [r3, #16]
 800c506:	69ba      	ldr	r2, [r7, #24]
 800c508:	430a      	orrs	r2, r1
 800c50a:	635a      	str	r2, [r3, #52]	; 0x34
        }
      }
    }
    
    
    if (ep->type == EP_TYPE_ISOC)
 800c50c:	683b      	ldr	r3, [r7, #0]
 800c50e:	78db      	ldrb	r3, [r3, #3]
 800c510:	2b01      	cmp	r3, #1
 800c512:	d114      	bne.n	800c53e <USB_OTG_EPStartXfer+0x136>
    {
      dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	691b      	ldr	r3, [r3, #16]
 800c518:	689b      	ldr	r3, [r3, #8]
 800c51a:	60fb      	str	r3, [r7, #12]
      
      if (((dsts.b.soffn)&0x1) == 0)
 800c51c:	68fb      	ldr	r3, [r7, #12]
 800c51e:	f3c3 230d 	ubfx	r3, r3, #8, #14
 800c522:	b29b      	uxth	r3, r3
 800c524:	f003 0301 	and.w	r3, r3, #1
 800c528:	2b00      	cmp	r3, #0
 800c52a:	d104      	bne.n	800c536 <USB_OTG_EPStartXfer+0x12e>
      {
        depctl.b.setd1pid = 1;
 800c52c:	7dfb      	ldrb	r3, [r7, #23]
 800c52e:	f043 0320 	orr.w	r3, r3, #32
 800c532:	75fb      	strb	r3, [r7, #23]
 800c534:	e003      	b.n	800c53e <USB_OTG_EPStartXfer+0x136>
      }
      else
      {
        depctl.b.setd0pid = 1;
 800c536:	7dfb      	ldrb	r3, [r7, #23]
 800c538:	f043 0310 	orr.w	r3, r3, #16
 800c53c:	75fb      	strb	r3, [r7, #23]
      }
    } 
    
    /* EP enable, IN data in FIFO */
    depctl.b.cnak = 1;
 800c53e:	7dfb      	ldrb	r3, [r7, #23]
 800c540:	f043 0304 	orr.w	r3, r3, #4
 800c544:	75fb      	strb	r3, [r7, #23]
    depctl.b.epena = 1;
 800c546:	7dfb      	ldrb	r3, [r7, #23]
 800c548:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c54c:	75fb      	strb	r3, [r7, #23]
    USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPCTL, depctl.d32);
 800c54e:	683b      	ldr	r3, [r7, #0]
 800c550:	781b      	ldrb	r3, [r3, #0]
 800c552:	687a      	ldr	r2, [r7, #4]
 800c554:	3304      	adds	r3, #4
 800c556:	009b      	lsls	r3, r3, #2
 800c558:	4413      	add	r3, r2
 800c55a:	689b      	ldr	r3, [r3, #8]
 800c55c:	697a      	ldr	r2, [r7, #20]
 800c55e:	601a      	str	r2, [r3, #0]
    
    if (ep->type == EP_TYPE_ISOC)
 800c560:	683b      	ldr	r3, [r7, #0]
 800c562:	78db      	ldrb	r3, [r3, #3]
 800c564:	2b01      	cmp	r3, #1
 800c566:	f040 8091 	bne.w	800c68c <USB_OTG_EPStartXfer+0x284>
    {
      USB_OTG_WritePacket(pdev, ep->xfer_buff, ep->num, ep->xfer_len);   
 800c56a:	683b      	ldr	r3, [r7, #0]
 800c56c:	68d9      	ldr	r1, [r3, #12]
 800c56e:	683b      	ldr	r3, [r7, #0]
 800c570:	781a      	ldrb	r2, [r3, #0]
 800c572:	683b      	ldr	r3, [r7, #0]
 800c574:	695b      	ldr	r3, [r3, #20]
 800c576:	b29b      	uxth	r3, r3
 800c578:	6878      	ldr	r0, [r7, #4]
 800c57a:	f7ff f9b9 	bl	800b8f0 <USB_OTG_WritePacket>
 800c57e:	e085      	b.n	800c68c <USB_OTG_EPStartXfer+0x284>
    }    
  }
  else
  {
    /* OUT endpoint */
    depctl.d32  = USB_OTG_READ_REG32(&(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL));
 800c580:	683b      	ldr	r3, [r7, #0]
 800c582:	781b      	ldrb	r3, [r3, #0]
 800c584:	687a      	ldr	r2, [r7, #4]
 800c586:	3314      	adds	r3, #20
 800c588:	009b      	lsls	r3, r3, #2
 800c58a:	4413      	add	r3, r2
 800c58c:	685b      	ldr	r3, [r3, #4]
 800c58e:	681b      	ldr	r3, [r3, #0]
 800c590:	617b      	str	r3, [r7, #20]
    deptsiz.d32 = USB_OTG_READ_REG32(&(pdev->regs.OUTEP_REGS[ep->num]->DOEPTSIZ));
 800c592:	683b      	ldr	r3, [r7, #0]
 800c594:	781b      	ldrb	r3, [r3, #0]
 800c596:	687a      	ldr	r2, [r7, #4]
 800c598:	3314      	adds	r3, #20
 800c59a:	009b      	lsls	r3, r3, #2
 800c59c:	4413      	add	r3, r2
 800c59e:	685b      	ldr	r3, [r3, #4]
 800c5a0:	691b      	ldr	r3, [r3, #16]
 800c5a2:	613b      	str	r3, [r7, #16]
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    if (ep->xfer_len == 0)
 800c5a4:	683b      	ldr	r3, [r7, #0]
 800c5a6:	695b      	ldr	r3, [r3, #20]
 800c5a8:	2b00      	cmp	r3, #0
 800c5aa:	d10d      	bne.n	800c5c8 <USB_OTG_EPStartXfer+0x1c0>
    {
      deptsiz.b.xfersize = ep->maxpacket;
 800c5ac:	683b      	ldr	r3, [r7, #0]
 800c5ae:	689b      	ldr	r3, [r3, #8]
 800c5b0:	f3c3 0212 	ubfx	r2, r3, #0, #19
 800c5b4:	693b      	ldr	r3, [r7, #16]
 800c5b6:	f362 0312 	bfi	r3, r2, #0, #19
 800c5ba:	613b      	str	r3, [r7, #16]
      deptsiz.b.pktcnt = 1;
 800c5bc:	8a7b      	ldrh	r3, [r7, #18]
 800c5be:	2201      	movs	r2, #1
 800c5c0:	f362 03cc 	bfi	r3, r2, #3, #10
 800c5c4:	827b      	strh	r3, [r7, #18]
 800c5c6:	e028      	b.n	800c61a <USB_OTG_EPStartXfer+0x212>
    }
    else
    {
      deptsiz.b.pktcnt = (ep->xfer_len + (ep->maxpacket - 1)) / ep->maxpacket;
 800c5c8:	683b      	ldr	r3, [r7, #0]
 800c5ca:	695a      	ldr	r2, [r3, #20]
 800c5cc:	683b      	ldr	r3, [r7, #0]
 800c5ce:	689b      	ldr	r3, [r3, #8]
 800c5d0:	4413      	add	r3, r2
 800c5d2:	1e5a      	subs	r2, r3, #1
 800c5d4:	683b      	ldr	r3, [r7, #0]
 800c5d6:	689b      	ldr	r3, [r3, #8]
 800c5d8:	fbb2 f3f3 	udiv	r3, r2, r3
 800c5dc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c5e0:	b29a      	uxth	r2, r3
 800c5e2:	8a7b      	ldrh	r3, [r7, #18]
 800c5e4:	f362 03cc 	bfi	r3, r2, #3, #10
 800c5e8:	827b      	strh	r3, [r7, #18]
      deptsiz.b.xfersize = deptsiz.b.pktcnt * ep->maxpacket;
 800c5ea:	8a7b      	ldrh	r3, [r7, #18]
 800c5ec:	f3c3 03c9 	ubfx	r3, r3, #3, #10
 800c5f0:	b29b      	uxth	r3, r3
 800c5f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c5f6:	683a      	ldr	r2, [r7, #0]
 800c5f8:	6892      	ldr	r2, [r2, #8]
 800c5fa:	f3c2 0212 	ubfx	r2, r2, #0, #19
 800c5fe:	fb02 f203 	mul.w	r2, r2, r3
 800c602:	f3c2 0212 	ubfx	r2, r2, #0, #19
 800c606:	693b      	ldr	r3, [r7, #16]
 800c608:	f362 0312 	bfi	r3, r2, #0, #19
 800c60c:	613b      	str	r3, [r7, #16]
      ep->xfer_len = deptsiz.b.xfersize ;
 800c60e:	693b      	ldr	r3, [r7, #16]
 800c610:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c614:	461a      	mov	r2, r3
 800c616:	683b      	ldr	r3, [r7, #0]
 800c618:	615a      	str	r2, [r3, #20]
    }
    USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPTSIZ, deptsiz.d32);
 800c61a:	683b      	ldr	r3, [r7, #0]
 800c61c:	781b      	ldrb	r3, [r3, #0]
 800c61e:	687a      	ldr	r2, [r7, #4]
 800c620:	3314      	adds	r3, #20
 800c622:	009b      	lsls	r3, r3, #2
 800c624:	4413      	add	r3, r2
 800c626:	685b      	ldr	r3, [r3, #4]
 800c628:	693a      	ldr	r2, [r7, #16]
 800c62a:	611a      	str	r2, [r3, #16]
    
    if (pdev->cfg.dma_enable == 1)
 800c62c:	687b      	ldr	r3, [r7, #4]
 800c62e:	78db      	ldrb	r3, [r3, #3]
 800c630:	2b01      	cmp	r3, #1
 800c632:	d109      	bne.n	800c648 <USB_OTG_EPStartXfer+0x240>
    {
      USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPDMA, ep->dma_addr);
 800c634:	683b      	ldr	r3, [r7, #0]
 800c636:	781b      	ldrb	r3, [r3, #0]
 800c638:	687a      	ldr	r2, [r7, #4]
 800c63a:	3314      	adds	r3, #20
 800c63c:	009b      	lsls	r3, r3, #2
 800c63e:	4413      	add	r3, r2
 800c640:	685b      	ldr	r3, [r3, #4]
 800c642:	683a      	ldr	r2, [r7, #0]
 800c644:	6912      	ldr	r2, [r2, #16]
 800c646:	615a      	str	r2, [r3, #20]
    }
    
    if (ep->type == EP_TYPE_ISOC)
 800c648:	683b      	ldr	r3, [r7, #0]
 800c64a:	78db      	ldrb	r3, [r3, #3]
 800c64c:	2b01      	cmp	r3, #1
 800c64e:	d10c      	bne.n	800c66a <USB_OTG_EPStartXfer+0x262>
    {
      if (ep->even_odd_frame)
 800c650:	683b      	ldr	r3, [r7, #0]
 800c652:	795b      	ldrb	r3, [r3, #5]
 800c654:	2b00      	cmp	r3, #0
 800c656:	d004      	beq.n	800c662 <USB_OTG_EPStartXfer+0x25a>
      {
        depctl.b.setd1pid = 1;
 800c658:	7dfb      	ldrb	r3, [r7, #23]
 800c65a:	f043 0320 	orr.w	r3, r3, #32
 800c65e:	75fb      	strb	r3, [r7, #23]
 800c660:	e003      	b.n	800c66a <USB_OTG_EPStartXfer+0x262>
      }
      else
      {
        depctl.b.setd0pid = 1;
 800c662:	7dfb      	ldrb	r3, [r7, #23]
 800c664:	f043 0310 	orr.w	r3, r3, #16
 800c668:	75fb      	strb	r3, [r7, #23]
      }
    }
    /* EP enable */
    depctl.b.cnak = 1;
 800c66a:	7dfb      	ldrb	r3, [r7, #23]
 800c66c:	f043 0304 	orr.w	r3, r3, #4
 800c670:	75fb      	strb	r3, [r7, #23]
    depctl.b.epena = 1;
 800c672:	7dfb      	ldrb	r3, [r7, #23]
 800c674:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c678:	75fb      	strb	r3, [r7, #23]
    USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL, depctl.d32);
 800c67a:	683b      	ldr	r3, [r7, #0]
 800c67c:	781b      	ldrb	r3, [r3, #0]
 800c67e:	687a      	ldr	r2, [r7, #4]
 800c680:	3314      	adds	r3, #20
 800c682:	009b      	lsls	r3, r3, #2
 800c684:	4413      	add	r3, r2
 800c686:	685b      	ldr	r3, [r3, #4]
 800c688:	697a      	ldr	r2, [r7, #20]
 800c68a:	601a      	str	r2, [r3, #0]
  }
  return status;
 800c68c:	7ffb      	ldrb	r3, [r7, #31]
}
 800c68e:	4618      	mov	r0, r3
 800c690:	3720      	adds	r7, #32
 800c692:	46bd      	mov	sp, r7
 800c694:	bd80      	pop	{r7, pc}

0800c696 <USB_OTG_EP0StartXfer>:
*         starts the xfer
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EP0StartXfer(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
{
 800c696:	b480      	push	{r7}
 800c698:	b089      	sub	sp, #36	; 0x24
 800c69a:	af00      	add	r7, sp, #0
 800c69c:	6078      	str	r0, [r7, #4]
 800c69e:	6039      	str	r1, [r7, #0]
  USB_OTG_STS                 status = USB_OTG_OK;
 800c6a0:	2300      	movs	r3, #0
 800c6a2:	77fb      	strb	r3, [r7, #31]
  USB_OTG_DEPCTL_TypeDef      depctl;
  USB_OTG_DEP0XFRSIZ_TypeDef  deptsiz;
  USB_OTG_INEPREGS          *in_regs;
  uint32_t fifoemptymsk = 0;
 800c6a4:	2300      	movs	r3, #0
 800c6a6:	61bb      	str	r3, [r7, #24]
  
  depctl.d32   = 0;
 800c6a8:	2300      	movs	r3, #0
 800c6aa:	613b      	str	r3, [r7, #16]
  deptsiz.d32  = 0;
 800c6ac:	2300      	movs	r3, #0
 800c6ae:	60fb      	str	r3, [r7, #12]
  /* IN endpoint */
  if (ep->is_in == 1)
 800c6b0:	683b      	ldr	r3, [r7, #0]
 800c6b2:	785b      	ldrb	r3, [r3, #1]
 800c6b4:	2b01      	cmp	r3, #1
 800c6b6:	d16c      	bne.n	800c792 <USB_OTG_EP0StartXfer+0xfc>
  {
    in_regs = pdev->regs.INEP_REGS[0];
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	699b      	ldr	r3, [r3, #24]
 800c6bc:	617b      	str	r3, [r7, #20]
    depctl.d32  = USB_OTG_READ_REG32(&in_regs->DIEPCTL);
 800c6be:	697b      	ldr	r3, [r7, #20]
 800c6c0:	681b      	ldr	r3, [r3, #0]
 800c6c2:	613b      	str	r3, [r7, #16]
    deptsiz.d32 = USB_OTG_READ_REG32(&in_regs->DIEPTSIZ);
 800c6c4:	697b      	ldr	r3, [r7, #20]
 800c6c6:	691b      	ldr	r3, [r3, #16]
 800c6c8:	60fb      	str	r3, [r7, #12]
    /* Zero Length Packet? */
    if (ep->xfer_len == 0)
 800c6ca:	683b      	ldr	r3, [r7, #0]
 800c6cc:	695b      	ldr	r3, [r3, #20]
 800c6ce:	2b00      	cmp	r3, #0
 800c6d0:	d108      	bne.n	800c6e4 <USB_OTG_EP0StartXfer+0x4e>
    {
      deptsiz.b.xfersize = 0;
 800c6d2:	7b3b      	ldrb	r3, [r7, #12]
 800c6d4:	f36f 0306 	bfc	r3, #0, #7
 800c6d8:	733b      	strb	r3, [r7, #12]
      deptsiz.b.pktcnt = 1;
 800c6da:	7bbb      	ldrb	r3, [r7, #14]
 800c6dc:	f043 0308 	orr.w	r3, r3, #8
 800c6e0:	73bb      	strb	r3, [r7, #14]
 800c6e2:	e020      	b.n	800c726 <USB_OTG_EP0StartXfer+0x90>
      
    }
    else
    {
      if (ep->xfer_len > ep->maxpacket)
 800c6e4:	683b      	ldr	r3, [r7, #0]
 800c6e6:	695a      	ldr	r2, [r3, #20]
 800c6e8:	683b      	ldr	r3, [r7, #0]
 800c6ea:	689b      	ldr	r3, [r3, #8]
 800c6ec:	429a      	cmp	r2, r3
 800c6ee:	d90d      	bls.n	800c70c <USB_OTG_EP0StartXfer+0x76>
      {
        ep->xfer_len = ep->maxpacket;
 800c6f0:	683b      	ldr	r3, [r7, #0]
 800c6f2:	689a      	ldr	r2, [r3, #8]
 800c6f4:	683b      	ldr	r3, [r7, #0]
 800c6f6:	615a      	str	r2, [r3, #20]
        deptsiz.b.xfersize = ep->maxpacket;
 800c6f8:	683b      	ldr	r3, [r7, #0]
 800c6fa:	689b      	ldr	r3, [r3, #8]
 800c6fc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c700:	b2da      	uxtb	r2, r3
 800c702:	7b3b      	ldrb	r3, [r7, #12]
 800c704:	f362 0306 	bfi	r3, r2, #0, #7
 800c708:	733b      	strb	r3, [r7, #12]
 800c70a:	e008      	b.n	800c71e <USB_OTG_EP0StartXfer+0x88>
      }
      else
      {
        deptsiz.b.xfersize = ep->xfer_len;
 800c70c:	683b      	ldr	r3, [r7, #0]
 800c70e:	695b      	ldr	r3, [r3, #20]
 800c710:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c714:	b2da      	uxtb	r2, r3
 800c716:	7b3b      	ldrb	r3, [r7, #12]
 800c718:	f362 0306 	bfi	r3, r2, #0, #7
 800c71c:	733b      	strb	r3, [r7, #12]
      }
      deptsiz.b.pktcnt = 1;
 800c71e:	7bbb      	ldrb	r3, [r7, #14]
 800c720:	f043 0308 	orr.w	r3, r3, #8
 800c724:	73bb      	strb	r3, [r7, #14]
    }
    USB_OTG_WRITE_REG32(&in_regs->DIEPTSIZ, deptsiz.d32);
 800c726:	68fa      	ldr	r2, [r7, #12]
 800c728:	697b      	ldr	r3, [r7, #20]
 800c72a:	611a      	str	r2, [r3, #16]
    
    if (pdev->cfg.dma_enable == 1)
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	78db      	ldrb	r3, [r3, #3]
 800c730:	2b01      	cmp	r3, #1
 800c732:	d109      	bne.n	800c748 <USB_OTG_EP0StartXfer+0xb2>
    {
      USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPDMA, ep->dma_addr);  
 800c734:	683b      	ldr	r3, [r7, #0]
 800c736:	781b      	ldrb	r3, [r3, #0]
 800c738:	687a      	ldr	r2, [r7, #4]
 800c73a:	3304      	adds	r3, #4
 800c73c:	009b      	lsls	r3, r3, #2
 800c73e:	4413      	add	r3, r2
 800c740:	689b      	ldr	r3, [r3, #8]
 800c742:	683a      	ldr	r2, [r7, #0]
 800c744:	6912      	ldr	r2, [r2, #16]
 800c746:	615a      	str	r2, [r3, #20]
    }
    
    /* EP enable, IN data in FIFO */
    depctl.b.cnak = 1;
 800c748:	7cfb      	ldrb	r3, [r7, #19]
 800c74a:	f043 0304 	orr.w	r3, r3, #4
 800c74e:	74fb      	strb	r3, [r7, #19]
    depctl.b.epena = 1;
 800c750:	7cfb      	ldrb	r3, [r7, #19]
 800c752:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c756:	74fb      	strb	r3, [r7, #19]
    USB_OTG_WRITE_REG32(&in_regs->DIEPCTL, depctl.d32);
 800c758:	693a      	ldr	r2, [r7, #16]
 800c75a:	697b      	ldr	r3, [r7, #20]
 800c75c:	601a      	str	r2, [r3, #0]
    
    
    
    if (pdev->cfg.dma_enable == 0)
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	78db      	ldrb	r3, [r3, #3]
 800c762:	2b00      	cmp	r3, #0
 800c764:	d172      	bne.n	800c84c <USB_OTG_EP0StartXfer+0x1b6>
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0)
 800c766:	683b      	ldr	r3, [r7, #0]
 800c768:	695b      	ldr	r3, [r3, #20]
 800c76a:	2b00      	cmp	r3, #0
 800c76c:	d06e      	beq.n	800c84c <USB_OTG_EP0StartXfer+0x1b6>
      {
        {
          fifoemptymsk |= 1 << ep->num;
 800c76e:	683b      	ldr	r3, [r7, #0]
 800c770:	781b      	ldrb	r3, [r3, #0]
 800c772:	461a      	mov	r2, r3
 800c774:	2301      	movs	r3, #1
 800c776:	4093      	lsls	r3, r2
 800c778:	461a      	mov	r2, r3
 800c77a:	69bb      	ldr	r3, [r7, #24]
 800c77c:	4313      	orrs	r3, r2
 800c77e:	61bb      	str	r3, [r7, #24]
          USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, 0, fifoemptymsk);
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	691b      	ldr	r3, [r3, #16]
 800c784:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800c786:	687b      	ldr	r3, [r7, #4]
 800c788:	691b      	ldr	r3, [r3, #16]
 800c78a:	69ba      	ldr	r2, [r7, #24]
 800c78c:	430a      	orrs	r2, r1
 800c78e:	635a      	str	r2, [r3, #52]	; 0x34
 800c790:	e05c      	b.n	800c84c <USB_OTG_EP0StartXfer+0x1b6>
    }
  }
  else
  {
    /* OUT endpoint */
    depctl.d32  = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
 800c792:	683b      	ldr	r3, [r7, #0]
 800c794:	781b      	ldrb	r3, [r3, #0]
 800c796:	687a      	ldr	r2, [r7, #4]
 800c798:	3314      	adds	r3, #20
 800c79a:	009b      	lsls	r3, r3, #2
 800c79c:	4413      	add	r3, r2
 800c79e:	685b      	ldr	r3, [r3, #4]
 800c7a0:	681b      	ldr	r3, [r3, #0]
 800c7a2:	613b      	str	r3, [r7, #16]
    deptsiz.d32 = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPTSIZ);
 800c7a4:	683b      	ldr	r3, [r7, #0]
 800c7a6:	781b      	ldrb	r3, [r3, #0]
 800c7a8:	687a      	ldr	r2, [r7, #4]
 800c7aa:	3314      	adds	r3, #20
 800c7ac:	009b      	lsls	r3, r3, #2
 800c7ae:	4413      	add	r3, r2
 800c7b0:	685b      	ldr	r3, [r3, #4]
 800c7b2:	691b      	ldr	r3, [r3, #16]
 800c7b4:	60fb      	str	r3, [r7, #12]
    /* Program the transfer size and packet count as follows:
    * xfersize = N * (maxpacket + 4 - (maxpacket % 4))
    * pktcnt = N           */
    if (ep->xfer_len == 0)
 800c7b6:	683b      	ldr	r3, [r7, #0]
 800c7b8:	695b      	ldr	r3, [r3, #20]
 800c7ba:	2b00      	cmp	r3, #0
 800c7bc:	d10d      	bne.n	800c7da <USB_OTG_EP0StartXfer+0x144>
    {
      deptsiz.b.xfersize = ep->maxpacket;
 800c7be:	683b      	ldr	r3, [r7, #0]
 800c7c0:	689b      	ldr	r3, [r3, #8]
 800c7c2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c7c6:	b2da      	uxtb	r2, r3
 800c7c8:	7b3b      	ldrb	r3, [r7, #12]
 800c7ca:	f362 0306 	bfi	r3, r2, #0, #7
 800c7ce:	733b      	strb	r3, [r7, #12]
      deptsiz.b.pktcnt = 1;
 800c7d0:	7bbb      	ldrb	r3, [r7, #14]
 800c7d2:	f043 0308 	orr.w	r3, r3, #8
 800c7d6:	73bb      	strb	r3, [r7, #14]
 800c7d8:	e010      	b.n	800c7fc <USB_OTG_EP0StartXfer+0x166>
    }
    else
    {
      ep->xfer_len = ep->maxpacket;
 800c7da:	683b      	ldr	r3, [r7, #0]
 800c7dc:	689a      	ldr	r2, [r3, #8]
 800c7de:	683b      	ldr	r3, [r7, #0]
 800c7e0:	615a      	str	r2, [r3, #20]
      deptsiz.b.xfersize = ep->maxpacket;
 800c7e2:	683b      	ldr	r3, [r7, #0]
 800c7e4:	689b      	ldr	r3, [r3, #8]
 800c7e6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c7ea:	b2da      	uxtb	r2, r3
 800c7ec:	7b3b      	ldrb	r3, [r7, #12]
 800c7ee:	f362 0306 	bfi	r3, r2, #0, #7
 800c7f2:	733b      	strb	r3, [r7, #12]
      deptsiz.b.pktcnt = 1;
 800c7f4:	7bbb      	ldrb	r3, [r7, #14]
 800c7f6:	f043 0308 	orr.w	r3, r3, #8
 800c7fa:	73bb      	strb	r3, [r7, #14]
    }
    USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPTSIZ, deptsiz.d32);
 800c7fc:	683b      	ldr	r3, [r7, #0]
 800c7fe:	781b      	ldrb	r3, [r3, #0]
 800c800:	687a      	ldr	r2, [r7, #4]
 800c802:	3314      	adds	r3, #20
 800c804:	009b      	lsls	r3, r3, #2
 800c806:	4413      	add	r3, r2
 800c808:	685b      	ldr	r3, [r3, #4]
 800c80a:	68fa      	ldr	r2, [r7, #12]
 800c80c:	611a      	str	r2, [r3, #16]
    if (pdev->cfg.dma_enable == 1)
 800c80e:	687b      	ldr	r3, [r7, #4]
 800c810:	78db      	ldrb	r3, [r3, #3]
 800c812:	2b01      	cmp	r3, #1
 800c814:	d109      	bne.n	800c82a <USB_OTG_EP0StartXfer+0x194>
    {
      USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPDMA, ep->dma_addr);
 800c816:	683b      	ldr	r3, [r7, #0]
 800c818:	781b      	ldrb	r3, [r3, #0]
 800c81a:	687a      	ldr	r2, [r7, #4]
 800c81c:	3314      	adds	r3, #20
 800c81e:	009b      	lsls	r3, r3, #2
 800c820:	4413      	add	r3, r2
 800c822:	685b      	ldr	r3, [r3, #4]
 800c824:	683a      	ldr	r2, [r7, #0]
 800c826:	6912      	ldr	r2, [r2, #16]
 800c828:	615a      	str	r2, [r3, #20]
    }
    /* EP enable */
    depctl.b.cnak = 1;
 800c82a:	7cfb      	ldrb	r3, [r7, #19]
 800c82c:	f043 0304 	orr.w	r3, r3, #4
 800c830:	74fb      	strb	r3, [r7, #19]
    depctl.b.epena = 1;
 800c832:	7cfb      	ldrb	r3, [r7, #19]
 800c834:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c838:	74fb      	strb	r3, [r7, #19]
    USB_OTG_WRITE_REG32 (&(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL), depctl.d32);
 800c83a:	683b      	ldr	r3, [r7, #0]
 800c83c:	781b      	ldrb	r3, [r3, #0]
 800c83e:	687a      	ldr	r2, [r7, #4]
 800c840:	3314      	adds	r3, #20
 800c842:	009b      	lsls	r3, r3, #2
 800c844:	4413      	add	r3, r2
 800c846:	685b      	ldr	r3, [r3, #4]
 800c848:	693a      	ldr	r2, [r7, #16]
 800c84a:	601a      	str	r2, [r3, #0]
    
  }
  return status;
 800c84c:	7ffb      	ldrb	r3, [r7, #31]
}
 800c84e:	4618      	mov	r0, r3
 800c850:	3724      	adds	r7, #36	; 0x24
 800c852:	46bd      	mov	sp, r7
 800c854:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c858:	4770      	bx	lr

0800c85a <USB_OTG_EPSetStall>:
* @brief  USB_OTG_EPSetStall : Set the EP STALL
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EPSetStall(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
{
 800c85a:	b480      	push	{r7}
 800c85c:	b087      	sub	sp, #28
 800c85e:	af00      	add	r7, sp, #0
 800c860:	6078      	str	r0, [r7, #4]
 800c862:	6039      	str	r1, [r7, #0]
  USB_OTG_STS status = USB_OTG_OK;
 800c864:	2300      	movs	r3, #0
 800c866:	75fb      	strb	r3, [r7, #23]
  USB_OTG_DEPCTL_TypeDef  depctl;
  __IO uint32_t *depctl_addr;
  
  depctl.d32 = 0;
 800c868:	2300      	movs	r3, #0
 800c86a:	60fb      	str	r3, [r7, #12]
  if (ep->is_in == 1)
 800c86c:	683b      	ldr	r3, [r7, #0]
 800c86e:	785b      	ldrb	r3, [r3, #1]
 800c870:	2b01      	cmp	r3, #1
 800c872:	d11c      	bne.n	800c8ae <USB_OTG_EPSetStall+0x54>
  {
    depctl_addr = &(pdev->regs.INEP_REGS[ep->num]->DIEPCTL);
 800c874:	683b      	ldr	r3, [r7, #0]
 800c876:	781b      	ldrb	r3, [r3, #0]
 800c878:	687a      	ldr	r2, [r7, #4]
 800c87a:	3304      	adds	r3, #4
 800c87c:	009b      	lsls	r3, r3, #2
 800c87e:	4413      	add	r3, r2
 800c880:	689b      	ldr	r3, [r3, #8]
 800c882:	613b      	str	r3, [r7, #16]
    depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 800c884:	693b      	ldr	r3, [r7, #16]
 800c886:	681b      	ldr	r3, [r3, #0]
 800c888:	60fb      	str	r3, [r7, #12]
    /* set the disable and stall bits */
    if (depctl.b.epena)
 800c88a:	7bfb      	ldrb	r3, [r7, #15]
 800c88c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800c890:	b2db      	uxtb	r3, r3
 800c892:	2b00      	cmp	r3, #0
 800c894:	d003      	beq.n	800c89e <USB_OTG_EPSetStall+0x44>
    {
      depctl.b.epdis = 1;
 800c896:	7bfb      	ldrb	r3, [r7, #15]
 800c898:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c89c:	73fb      	strb	r3, [r7, #15]
    }
    depctl.b.stall = 1;
 800c89e:	7bbb      	ldrb	r3, [r7, #14]
 800c8a0:	f043 0320 	orr.w	r3, r3, #32
 800c8a4:	73bb      	strb	r3, [r7, #14]
    USB_OTG_WRITE_REG32(depctl_addr, depctl.d32);
 800c8a6:	68fa      	ldr	r2, [r7, #12]
 800c8a8:	693b      	ldr	r3, [r7, #16]
 800c8aa:	601a      	str	r2, [r3, #0]
 800c8ac:	e011      	b.n	800c8d2 <USB_OTG_EPSetStall+0x78>
  }
  else
  {
    depctl_addr = &(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
 800c8ae:	683b      	ldr	r3, [r7, #0]
 800c8b0:	781b      	ldrb	r3, [r3, #0]
 800c8b2:	687a      	ldr	r2, [r7, #4]
 800c8b4:	3314      	adds	r3, #20
 800c8b6:	009b      	lsls	r3, r3, #2
 800c8b8:	4413      	add	r3, r2
 800c8ba:	685b      	ldr	r3, [r3, #4]
 800c8bc:	613b      	str	r3, [r7, #16]
    depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 800c8be:	693b      	ldr	r3, [r7, #16]
 800c8c0:	681b      	ldr	r3, [r3, #0]
 800c8c2:	60fb      	str	r3, [r7, #12]
    /* set the stall bit */
    depctl.b.stall = 1;
 800c8c4:	7bbb      	ldrb	r3, [r7, #14]
 800c8c6:	f043 0320 	orr.w	r3, r3, #32
 800c8ca:	73bb      	strb	r3, [r7, #14]
    USB_OTG_WRITE_REG32(depctl_addr, depctl.d32);
 800c8cc:	68fa      	ldr	r2, [r7, #12]
 800c8ce:	693b      	ldr	r3, [r7, #16]
 800c8d0:	601a      	str	r2, [r3, #0]
  }
  return status;
 800c8d2:	7dfb      	ldrb	r3, [r7, #23]
}
 800c8d4:	4618      	mov	r0, r3
 800c8d6:	371c      	adds	r7, #28
 800c8d8:	46bd      	mov	sp, r7
 800c8da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8de:	4770      	bx	lr

0800c8e0 <USB_OTG_EPClearStall>:
* @brief  Clear the EP STALL
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EPClearStall(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
{
 800c8e0:	b480      	push	{r7}
 800c8e2:	b087      	sub	sp, #28
 800c8e4:	af00      	add	r7, sp, #0
 800c8e6:	6078      	str	r0, [r7, #4]
 800c8e8:	6039      	str	r1, [r7, #0]
  USB_OTG_STS status = USB_OTG_OK;
 800c8ea:	2300      	movs	r3, #0
 800c8ec:	74fb      	strb	r3, [r7, #19]
  USB_OTG_DEPCTL_TypeDef  depctl;
  __IO uint32_t *depctl_addr;
  
  depctl.d32 = 0;
 800c8ee:	2300      	movs	r3, #0
 800c8f0:	60fb      	str	r3, [r7, #12]
  
  if (ep->is_in == 1)
 800c8f2:	683b      	ldr	r3, [r7, #0]
 800c8f4:	785b      	ldrb	r3, [r3, #1]
 800c8f6:	2b01      	cmp	r3, #1
 800c8f8:	d108      	bne.n	800c90c <USB_OTG_EPClearStall+0x2c>
  {
    depctl_addr = &(pdev->regs.INEP_REGS[ep->num]->DIEPCTL);
 800c8fa:	683b      	ldr	r3, [r7, #0]
 800c8fc:	781b      	ldrb	r3, [r3, #0]
 800c8fe:	687a      	ldr	r2, [r7, #4]
 800c900:	3304      	adds	r3, #4
 800c902:	009b      	lsls	r3, r3, #2
 800c904:	4413      	add	r3, r2
 800c906:	689b      	ldr	r3, [r3, #8]
 800c908:	617b      	str	r3, [r7, #20]
 800c90a:	e007      	b.n	800c91c <USB_OTG_EPClearStall+0x3c>
  }
  else
  {
    depctl_addr = &(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
 800c90c:	683b      	ldr	r3, [r7, #0]
 800c90e:	781b      	ldrb	r3, [r3, #0]
 800c910:	687a      	ldr	r2, [r7, #4]
 800c912:	3314      	adds	r3, #20
 800c914:	009b      	lsls	r3, r3, #2
 800c916:	4413      	add	r3, r2
 800c918:	685b      	ldr	r3, [r3, #4]
 800c91a:	617b      	str	r3, [r7, #20]
  }
  depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 800c91c:	697b      	ldr	r3, [r7, #20]
 800c91e:	681b      	ldr	r3, [r3, #0]
 800c920:	60fb      	str	r3, [r7, #12]
  /* clear the stall bits */
  depctl.b.stall = 0;
 800c922:	7bbb      	ldrb	r3, [r7, #14]
 800c924:	f36f 1345 	bfc	r3, #5, #1
 800c928:	73bb      	strb	r3, [r7, #14]
  if (ep->type == EP_TYPE_INTR || ep->type == EP_TYPE_BULK)
 800c92a:	683b      	ldr	r3, [r7, #0]
 800c92c:	78db      	ldrb	r3, [r3, #3]
 800c92e:	2b03      	cmp	r3, #3
 800c930:	d003      	beq.n	800c93a <USB_OTG_EPClearStall+0x5a>
 800c932:	683b      	ldr	r3, [r7, #0]
 800c934:	78db      	ldrb	r3, [r3, #3]
 800c936:	2b02      	cmp	r3, #2
 800c938:	d103      	bne.n	800c942 <USB_OTG_EPClearStall+0x62>
  {
    depctl.b.setd0pid = 1; /* DATA0 */
 800c93a:	7bfb      	ldrb	r3, [r7, #15]
 800c93c:	f043 0310 	orr.w	r3, r3, #16
 800c940:	73fb      	strb	r3, [r7, #15]
  }
  USB_OTG_WRITE_REG32(depctl_addr, depctl.d32);
 800c942:	68fa      	ldr	r2, [r7, #12]
 800c944:	697b      	ldr	r3, [r7, #20]
 800c946:	601a      	str	r2, [r3, #0]
  return status;
 800c948:	7cfb      	ldrb	r3, [r7, #19]
}
 800c94a:	4618      	mov	r0, r3
 800c94c:	371c      	adds	r7, #28
 800c94e:	46bd      	mov	sp, r7
 800c950:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c954:	4770      	bx	lr

0800c956 <USB_OTG_ReadDevAllOutEp_itr>:
* @brief  USB_OTG_ReadDevAllOutEp_itr : returns OUT endpoint interrupt bits
* @param  pdev : Selected device
* @retval OUT endpoint interrupt bits
*/
uint32_t USB_OTG_ReadDevAllOutEp_itr(USB_OTG_CORE_HANDLE *pdev)
{
 800c956:	b480      	push	{r7}
 800c958:	b085      	sub	sp, #20
 800c95a:	af00      	add	r7, sp, #0
 800c95c:	6078      	str	r0, [r7, #4]
  uint32_t v;
  v  = USB_OTG_READ_REG32(&pdev->regs.DREGS->DAINT);
 800c95e:	687b      	ldr	r3, [r7, #4]
 800c960:	691b      	ldr	r3, [r3, #16]
 800c962:	699b      	ldr	r3, [r3, #24]
 800c964:	60fb      	str	r3, [r7, #12]
  v &= USB_OTG_READ_REG32(&pdev->regs.DREGS->DAINTMSK);
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	691b      	ldr	r3, [r3, #16]
 800c96a:	69db      	ldr	r3, [r3, #28]
 800c96c:	68fa      	ldr	r2, [r7, #12]
 800c96e:	4013      	ands	r3, r2
 800c970:	60fb      	str	r3, [r7, #12]
  return ((v & 0xffff0000) >> 16);
 800c972:	68fb      	ldr	r3, [r7, #12]
 800c974:	0c1b      	lsrs	r3, r3, #16
}
 800c976:	4618      	mov	r0, r3
 800c978:	3714      	adds	r7, #20
 800c97a:	46bd      	mov	sp, r7
 800c97c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c980:	4770      	bx	lr

0800c982 <USB_OTG_ReadDevOutEP_itr>:
* @param  pdev : Selected device
* @param  ep : end point number
* @retval Device OUT EP Interrupt register
*/
uint32_t USB_OTG_ReadDevOutEP_itr(USB_OTG_CORE_HANDLE *pdev , uint8_t epnum)
{
 800c982:	b480      	push	{r7}
 800c984:	b085      	sub	sp, #20
 800c986:	af00      	add	r7, sp, #0
 800c988:	6078      	str	r0, [r7, #4]
 800c98a:	460b      	mov	r3, r1
 800c98c:	70fb      	strb	r3, [r7, #3]
  uint32_t v;
  v  = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[epnum]->DOEPINT);
 800c98e:	78fb      	ldrb	r3, [r7, #3]
 800c990:	687a      	ldr	r2, [r7, #4]
 800c992:	3314      	adds	r3, #20
 800c994:	009b      	lsls	r3, r3, #2
 800c996:	4413      	add	r3, r2
 800c998:	685b      	ldr	r3, [r3, #4]
 800c99a:	689b      	ldr	r3, [r3, #8]
 800c99c:	60fb      	str	r3, [r7, #12]
  v &= USB_OTG_READ_REG32(&pdev->regs.DREGS->DOEPMSK);
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	691b      	ldr	r3, [r3, #16]
 800c9a2:	695b      	ldr	r3, [r3, #20]
 800c9a4:	68fa      	ldr	r2, [r7, #12]
 800c9a6:	4013      	ands	r3, r2
 800c9a8:	60fb      	str	r3, [r7, #12]
  return v;
 800c9aa:	68fb      	ldr	r3, [r7, #12]
}
 800c9ac:	4618      	mov	r0, r3
 800c9ae:	3714      	adds	r7, #20
 800c9b0:	46bd      	mov	sp, r7
 800c9b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9b6:	4770      	bx	lr

0800c9b8 <USB_OTG_ReadDevAllInEPItr>:
* @brief  USB_OTG_ReadDevAllInEPItr : Get int status register
* @param  pdev : Selected device
* @retval int status register
*/
uint32_t USB_OTG_ReadDevAllInEPItr(USB_OTG_CORE_HANDLE *pdev)
{
 800c9b8:	b480      	push	{r7}
 800c9ba:	b085      	sub	sp, #20
 800c9bc:	af00      	add	r7, sp, #0
 800c9be:	6078      	str	r0, [r7, #4]
  uint32_t v;
  v = USB_OTG_READ_REG32(&pdev->regs.DREGS->DAINT);
 800c9c0:	687b      	ldr	r3, [r7, #4]
 800c9c2:	691b      	ldr	r3, [r3, #16]
 800c9c4:	699b      	ldr	r3, [r3, #24]
 800c9c6:	60fb      	str	r3, [r7, #12]
  v &= USB_OTG_READ_REG32(&pdev->regs.DREGS->DAINTMSK);
 800c9c8:	687b      	ldr	r3, [r7, #4]
 800c9ca:	691b      	ldr	r3, [r3, #16]
 800c9cc:	69db      	ldr	r3, [r3, #28]
 800c9ce:	68fa      	ldr	r2, [r7, #12]
 800c9d0:	4013      	ands	r3, r2
 800c9d2:	60fb      	str	r3, [r7, #12]
  return (v & 0xffff);
 800c9d4:	68fb      	ldr	r3, [r7, #12]
 800c9d6:	b29b      	uxth	r3, r3
}
 800c9d8:	4618      	mov	r0, r3
 800c9da:	3714      	adds	r7, #20
 800c9dc:	46bd      	mov	sp, r7
 800c9de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9e2:	4770      	bx	lr

0800c9e4 <USB_OTG_EP0_OutStart>:
* @brief  configures EPO to receive SETUP packets
* @param  None
* @retval : None
*/
void USB_OTG_EP0_OutStart(USB_OTG_CORE_HANDLE *pdev)
{
 800c9e4:	b480      	push	{r7}
 800c9e6:	b085      	sub	sp, #20
 800c9e8:	af00      	add	r7, sp, #0
 800c9ea:	6078      	str	r0, [r7, #4]
  USB_OTG_DEP0XFRSIZ_TypeDef  doeptsize0;
  doeptsize0.d32 = 0;
 800c9ec:	2300      	movs	r3, #0
 800c9ee:	60fb      	str	r3, [r7, #12]
  doeptsize0.b.supcnt = 3;
 800c9f0:	7bfb      	ldrb	r3, [r7, #15]
 800c9f2:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800c9f6:	73fb      	strb	r3, [r7, #15]
  doeptsize0.b.pktcnt = 1;
 800c9f8:	7bbb      	ldrb	r3, [r7, #14]
 800c9fa:	f043 0308 	orr.w	r3, r3, #8
 800c9fe:	73bb      	strb	r3, [r7, #14]
  doeptsize0.b.xfersize = 8 * 3;
 800ca00:	7b3b      	ldrb	r3, [r7, #12]
 800ca02:	2218      	movs	r2, #24
 800ca04:	f362 0306 	bfi	r3, r2, #0, #7
 800ca08:	733b      	strb	r3, [r7, #12]
  USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[0]->DOEPTSIZ, doeptsize0.d32 );
 800ca0a:	687b      	ldr	r3, [r7, #4]
 800ca0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ca0e:	68fa      	ldr	r2, [r7, #12]
 800ca10:	611a      	str	r2, [r3, #16]
  
  if (pdev->cfg.dma_enable == 1)
 800ca12:	687b      	ldr	r3, [r7, #4]
 800ca14:	78db      	ldrb	r3, [r3, #3]
 800ca16:	2b01      	cmp	r3, #1
 800ca18:	d116      	bne.n	800ca48 <USB_OTG_EP0_OutStart+0x64>
  {
    USB_OTG_DEPCTL_TypeDef  doepctl;
    doepctl.d32 = 0;
 800ca1a:	2300      	movs	r3, #0
 800ca1c:	60bb      	str	r3, [r7, #8]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[0]->DOEPDMA, 
 800ca1e:	687b      	ldr	r3, [r7, #4]
 800ca20:	f203 52cc 	addw	r2, r3, #1484	; 0x5cc
 800ca24:	687b      	ldr	r3, [r7, #4]
 800ca26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ca28:	615a      	str	r2, [r3, #20]
                        (uint32_t)&pdev->dev.setup_packet);
    
    /* EP enable */
    doepctl.d32 = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[0]->DOEPCTL);
 800ca2a:	687b      	ldr	r3, [r7, #4]
 800ca2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ca2e:	681b      	ldr	r3, [r3, #0]
 800ca30:	60bb      	str	r3, [r7, #8]
    doepctl.b.epena = 1;
 800ca32:	7afb      	ldrb	r3, [r7, #11]
 800ca34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ca38:	72fb      	strb	r3, [r7, #11]
    doepctl.d32 = 0x80008000;
 800ca3a:	f04f 2380 	mov.w	r3, #2147516416	; 0x80008000
 800ca3e:	60bb      	str	r3, [r7, #8]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[0]->DOEPCTL, doepctl.d32);
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ca44:	68ba      	ldr	r2, [r7, #8]
 800ca46:	601a      	str	r2, [r3, #0]
  }
}
 800ca48:	bf00      	nop
 800ca4a:	3714      	adds	r7, #20
 800ca4c:	46bd      	mov	sp, r7
 800ca4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca52:	4770      	bx	lr

0800ca54 <DCD_Init>:



void DCD_Init(USB_OTG_CORE_HANDLE *pdev , 
              USB_OTG_CORE_ID_TypeDef coreID)
{
 800ca54:	b580      	push	{r7, lr}
 800ca56:	b084      	sub	sp, #16
 800ca58:	af00      	add	r7, sp, #0
 800ca5a:	6078      	str	r0, [r7, #4]
 800ca5c:	460b      	mov	r3, r1
 800ca5e:	70fb      	strb	r3, [r7, #3]
  uint32_t i;
  USB_OTG_EP *ep;
  
  USB_OTG_SelectCore (pdev , coreID);
 800ca60:	78fb      	ldrb	r3, [r7, #3]
 800ca62:	4619      	mov	r1, r3
 800ca64:	6878      	ldr	r0, [r7, #4]
 800ca66:	f7fe ffab 	bl	800b9c0 <USB_OTG_SelectCore>
  
  pdev->dev.device_status = USB_OTG_DEFAULT;
 800ca6a:	687b      	ldr	r3, [r7, #4]
 800ca6c:	2201      	movs	r2, #1
 800ca6e:	f883 2112 	strb.w	r2, [r3, #274]	; 0x112
  pdev->dev.device_address = 0;
 800ca72:	687b      	ldr	r3, [r7, #4]
 800ca74:	2200      	movs	r2, #0
 800ca76:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
  
  /* Init ep structure */
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 800ca7a:	2300      	movs	r3, #0
 800ca7c:	60fb      	str	r3, [r7, #12]
 800ca7e:	e024      	b.n	800caca <DCD_Init+0x76>
  {
    ep = &pdev->dev.in_ep[i];
 800ca80:	68fa      	ldr	r2, [r7, #12]
 800ca82:	4613      	mov	r3, r2
 800ca84:	009b      	lsls	r3, r3, #2
 800ca86:	4413      	add	r3, r2
 800ca88:	00db      	lsls	r3, r3, #3
 800ca8a:	f503 738c 	add.w	r3, r3, #280	; 0x118
 800ca8e:	687a      	ldr	r2, [r7, #4]
 800ca90:	4413      	add	r3, r2
 800ca92:	3304      	adds	r3, #4
 800ca94:	60bb      	str	r3, [r7, #8]
    /* Init ep structure */
    ep->is_in = 1;
 800ca96:	68bb      	ldr	r3, [r7, #8]
 800ca98:	2201      	movs	r2, #1
 800ca9a:	705a      	strb	r2, [r3, #1]
    ep->num = i;
 800ca9c:	68fb      	ldr	r3, [r7, #12]
 800ca9e:	b2da      	uxtb	r2, r3
 800caa0:	68bb      	ldr	r3, [r7, #8]
 800caa2:	701a      	strb	r2, [r3, #0]
    ep->tx_fifo_num = i;
 800caa4:	68fb      	ldr	r3, [r7, #12]
 800caa6:	b29a      	uxth	r2, r3
 800caa8:	68bb      	ldr	r3, [r7, #8]
 800caaa:	80da      	strh	r2, [r3, #6]
    /* Control until ep is activated */
    ep->type = EP_TYPE_CTRL;
 800caac:	68bb      	ldr	r3, [r7, #8]
 800caae:	2200      	movs	r2, #0
 800cab0:	70da      	strb	r2, [r3, #3]
    ep->maxpacket =  USB_OTG_MAX_EP0_SIZE;
 800cab2:	68bb      	ldr	r3, [r7, #8]
 800cab4:	2240      	movs	r2, #64	; 0x40
 800cab6:	609a      	str	r2, [r3, #8]
    ep->xfer_buff = 0;
 800cab8:	68bb      	ldr	r3, [r7, #8]
 800caba:	2200      	movs	r2, #0
 800cabc:	60da      	str	r2, [r3, #12]
    ep->xfer_len = 0;
 800cabe:	68bb      	ldr	r3, [r7, #8]
 800cac0:	2200      	movs	r2, #0
 800cac2:	615a      	str	r2, [r3, #20]
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 800cac4:	68fb      	ldr	r3, [r7, #12]
 800cac6:	3301      	adds	r3, #1
 800cac8:	60fb      	str	r3, [r7, #12]
 800caca:	687b      	ldr	r3, [r7, #4]
 800cacc:	785b      	ldrb	r3, [r3, #1]
 800cace:	461a      	mov	r2, r3
 800cad0:	68fb      	ldr	r3, [r7, #12]
 800cad2:	4293      	cmp	r3, r2
 800cad4:	d3d4      	bcc.n	800ca80 <DCD_Init+0x2c>
  }
  
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 800cad6:	2300      	movs	r3, #0
 800cad8:	60fb      	str	r3, [r7, #12]
 800cada:	e024      	b.n	800cb26 <DCD_Init+0xd2>
  {
    ep = &pdev->dev.out_ep[i];
 800cadc:	68fa      	ldr	r2, [r7, #12]
 800cade:	4613      	mov	r3, r2
 800cae0:	009b      	lsls	r3, r3, #2
 800cae2:	4413      	add	r3, r2
 800cae4:	00db      	lsls	r3, r3, #3
 800cae6:	f503 735c 	add.w	r3, r3, #880	; 0x370
 800caea:	687a      	ldr	r2, [r7, #4]
 800caec:	4413      	add	r3, r2
 800caee:	3304      	adds	r3, #4
 800caf0:	60bb      	str	r3, [r7, #8]
    /* Init ep structure */
    ep->is_in = 0;
 800caf2:	68bb      	ldr	r3, [r7, #8]
 800caf4:	2200      	movs	r2, #0
 800caf6:	705a      	strb	r2, [r3, #1]
    ep->num = i;
 800caf8:	68fb      	ldr	r3, [r7, #12]
 800cafa:	b2da      	uxtb	r2, r3
 800cafc:	68bb      	ldr	r3, [r7, #8]
 800cafe:	701a      	strb	r2, [r3, #0]
    ep->tx_fifo_num = i;
 800cb00:	68fb      	ldr	r3, [r7, #12]
 800cb02:	b29a      	uxth	r2, r3
 800cb04:	68bb      	ldr	r3, [r7, #8]
 800cb06:	80da      	strh	r2, [r3, #6]
    /* Control until ep is activated */
    ep->type = EP_TYPE_CTRL;
 800cb08:	68bb      	ldr	r3, [r7, #8]
 800cb0a:	2200      	movs	r2, #0
 800cb0c:	70da      	strb	r2, [r3, #3]
    ep->maxpacket = USB_OTG_MAX_EP0_SIZE;
 800cb0e:	68bb      	ldr	r3, [r7, #8]
 800cb10:	2240      	movs	r2, #64	; 0x40
 800cb12:	609a      	str	r2, [r3, #8]
    ep->xfer_buff = 0;
 800cb14:	68bb      	ldr	r3, [r7, #8]
 800cb16:	2200      	movs	r2, #0
 800cb18:	60da      	str	r2, [r3, #12]
    ep->xfer_len = 0;
 800cb1a:	68bb      	ldr	r3, [r7, #8]
 800cb1c:	2200      	movs	r2, #0
 800cb1e:	615a      	str	r2, [r3, #20]
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 800cb20:	68fb      	ldr	r3, [r7, #12]
 800cb22:	3301      	adds	r3, #1
 800cb24:	60fb      	str	r3, [r7, #12]
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	785b      	ldrb	r3, [r3, #1]
 800cb2a:	461a      	mov	r2, r3
 800cb2c:	68fb      	ldr	r3, [r7, #12]
 800cb2e:	4293      	cmp	r3, r2
 800cb30:	d3d4      	bcc.n	800cadc <DCD_Init+0x88>
  }
  
  USB_OTG_DisableGlobalInt(pdev);
 800cb32:	6878      	ldr	r0, [r7, #4]
 800cb34:	f7ff f8b6 	bl	800bca4 <USB_OTG_DisableGlobalInt>
  USB_OTG_CoreInit(pdev);

#else
  
    /*Init the Core (common init.) */
  USB_OTG_CoreInit(pdev);
 800cb38:	6878      	ldr	r0, [r7, #4]
 800cb3a:	f7fe fffb 	bl	800bb34 <USB_OTG_CoreInit>

  /* Force Device Mode*/
  USB_OTG_SetCurrentMode(pdev, DEVICE_MODE);
 800cb3e:	2100      	movs	r1, #0
 800cb40:	6878      	ldr	r0, [r7, #4]
 800cb42:	f7ff f933 	bl	800bdac <USB_OTG_SetCurrentMode>

#endif
  
  /* Init Device */
  USB_OTG_CoreInitDev(pdev);
 800cb46:	6878      	ldr	r0, [r7, #4]
 800cb48:	f7ff f9b2 	bl	800beb0 <USB_OTG_CoreInitDev>
  
  /* Enable USB Global interrupt */
  USB_OTG_EnableGlobalInt(pdev);
 800cb4c:	6878      	ldr	r0, [r7, #4]
 800cb4e:	f7ff f88e 	bl	800bc6e <USB_OTG_EnableGlobalInt>
}
 800cb52:	bf00      	nop
 800cb54:	3710      	adds	r7, #16
 800cb56:	46bd      	mov	sp, r7
 800cb58:	bd80      	pop	{r7, pc}

0800cb5a <DCD_EP_Open>:
*/
uint32_t DCD_EP_Open(USB_OTG_CORE_HANDLE *pdev , 
                     uint8_t ep_addr,
                     uint16_t ep_mps,
                     uint8_t ep_type)
{
 800cb5a:	b580      	push	{r7, lr}
 800cb5c:	b084      	sub	sp, #16
 800cb5e:	af00      	add	r7, sp, #0
 800cb60:	6078      	str	r0, [r7, #4]
 800cb62:	4608      	mov	r0, r1
 800cb64:	4611      	mov	r1, r2
 800cb66:	461a      	mov	r2, r3
 800cb68:	4603      	mov	r3, r0
 800cb6a:	70fb      	strb	r3, [r7, #3]
 800cb6c:	460b      	mov	r3, r1
 800cb6e:	803b      	strh	r3, [r7, #0]
 800cb70:	4613      	mov	r3, r2
 800cb72:	70bb      	strb	r3, [r7, #2]
  USB_OTG_EP *ep;
  
  if ((ep_addr & 0x80) == 0x80)
 800cb74:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800cb78:	2b00      	cmp	r3, #0
 800cb7a:	da0d      	bge.n	800cb98 <DCD_EP_Open+0x3e>
  {
    ep = &pdev->dev.in_ep[ep_addr & 0x7F];
 800cb7c:	78fb      	ldrb	r3, [r7, #3]
 800cb7e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800cb82:	4613      	mov	r3, r2
 800cb84:	009b      	lsls	r3, r3, #2
 800cb86:	4413      	add	r3, r2
 800cb88:	00db      	lsls	r3, r3, #3
 800cb8a:	f503 738c 	add.w	r3, r3, #280	; 0x118
 800cb8e:	687a      	ldr	r2, [r7, #4]
 800cb90:	4413      	add	r3, r2
 800cb92:	3304      	adds	r3, #4
 800cb94:	60fb      	str	r3, [r7, #12]
 800cb96:	e00c      	b.n	800cbb2 <DCD_EP_Open+0x58>
  }
  else
  {
    ep = &pdev->dev.out_ep[ep_addr & 0x7F];
 800cb98:	78fb      	ldrb	r3, [r7, #3]
 800cb9a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800cb9e:	4613      	mov	r3, r2
 800cba0:	009b      	lsls	r3, r3, #2
 800cba2:	4413      	add	r3, r2
 800cba4:	00db      	lsls	r3, r3, #3
 800cba6:	f503 735c 	add.w	r3, r3, #880	; 0x370
 800cbaa:	687a      	ldr	r2, [r7, #4]
 800cbac:	4413      	add	r3, r2
 800cbae:	3304      	adds	r3, #4
 800cbb0:	60fb      	str	r3, [r7, #12]
  }
  ep->num   = ep_addr & 0x7F;
 800cbb2:	78fb      	ldrb	r3, [r7, #3]
 800cbb4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cbb8:	b2da      	uxtb	r2, r3
 800cbba:	68fb      	ldr	r3, [r7, #12]
 800cbbc:	701a      	strb	r2, [r3, #0]
  
  ep->is_in = (0x80 & ep_addr) != 0;
 800cbbe:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800cbc2:	b2db      	uxtb	r3, r3
 800cbc4:	09db      	lsrs	r3, r3, #7
 800cbc6:	b2db      	uxtb	r3, r3
 800cbc8:	461a      	mov	r2, r3
 800cbca:	68fb      	ldr	r3, [r7, #12]
 800cbcc:	705a      	strb	r2, [r3, #1]
  ep->maxpacket = ep_mps;
 800cbce:	883a      	ldrh	r2, [r7, #0]
 800cbd0:	68fb      	ldr	r3, [r7, #12]
 800cbd2:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800cbd4:	68fb      	ldr	r3, [r7, #12]
 800cbd6:	78ba      	ldrb	r2, [r7, #2]
 800cbd8:	70da      	strb	r2, [r3, #3]
  if (ep->is_in)
 800cbda:	68fb      	ldr	r3, [r7, #12]
 800cbdc:	785b      	ldrb	r3, [r3, #1]
 800cbde:	2b00      	cmp	r3, #0
 800cbe0:	d004      	beq.n	800cbec <DCD_EP_Open+0x92>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800cbe2:	68fb      	ldr	r3, [r7, #12]
 800cbe4:	781b      	ldrb	r3, [r3, #0]
 800cbe6:	b29a      	uxth	r2, r3
 800cbe8:	68fb      	ldr	r3, [r7, #12]
 800cbea:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == USB_OTG_EP_BULK )
 800cbec:	78bb      	ldrb	r3, [r7, #2]
 800cbee:	2b02      	cmp	r3, #2
 800cbf0:	d102      	bne.n	800cbf8 <DCD_EP_Open+0x9e>
  {
    ep->data_pid_start = 0;
 800cbf2:	68fb      	ldr	r3, [r7, #12]
 800cbf4:	2200      	movs	r2, #0
 800cbf6:	711a      	strb	r2, [r3, #4]
  }
  USB_OTG_EPActivate(pdev , ep );
 800cbf8:	68f9      	ldr	r1, [r7, #12]
 800cbfa:	6878      	ldr	r0, [r7, #4]
 800cbfc:	f7ff fb53 	bl	800c2a6 <USB_OTG_EPActivate>
  return 0;
 800cc00:	2300      	movs	r3, #0
}
 800cc02:	4618      	mov	r0, r3
 800cc04:	3710      	adds	r7, #16
 800cc06:	46bd      	mov	sp, r7
 800cc08:	bd80      	pop	{r7, pc}

0800cc0a <DCD_EP_Close>:
* @param pdev: device instance
* @param ep_addr: endpoint address
* @retval : status
*/
uint32_t DCD_EP_Close(USB_OTG_CORE_HANDLE *pdev , uint8_t  ep_addr)
{
 800cc0a:	b580      	push	{r7, lr}
 800cc0c:	b084      	sub	sp, #16
 800cc0e:	af00      	add	r7, sp, #0
 800cc10:	6078      	str	r0, [r7, #4]
 800cc12:	460b      	mov	r3, r1
 800cc14:	70fb      	strb	r3, [r7, #3]
  USB_OTG_EP *ep;
  
  if ((ep_addr&0x80) == 0x80)
 800cc16:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800cc1a:	2b00      	cmp	r3, #0
 800cc1c:	da0d      	bge.n	800cc3a <DCD_EP_Close+0x30>
  {
    ep = &pdev->dev.in_ep[ep_addr & 0x7F];
 800cc1e:	78fb      	ldrb	r3, [r7, #3]
 800cc20:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800cc24:	4613      	mov	r3, r2
 800cc26:	009b      	lsls	r3, r3, #2
 800cc28:	4413      	add	r3, r2
 800cc2a:	00db      	lsls	r3, r3, #3
 800cc2c:	f503 738c 	add.w	r3, r3, #280	; 0x118
 800cc30:	687a      	ldr	r2, [r7, #4]
 800cc32:	4413      	add	r3, r2
 800cc34:	3304      	adds	r3, #4
 800cc36:	60fb      	str	r3, [r7, #12]
 800cc38:	e00c      	b.n	800cc54 <DCD_EP_Close+0x4a>
  }
  else
  {
    ep = &pdev->dev.out_ep[ep_addr & 0x7F];
 800cc3a:	78fb      	ldrb	r3, [r7, #3]
 800cc3c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800cc40:	4613      	mov	r3, r2
 800cc42:	009b      	lsls	r3, r3, #2
 800cc44:	4413      	add	r3, r2
 800cc46:	00db      	lsls	r3, r3, #3
 800cc48:	f503 735c 	add.w	r3, r3, #880	; 0x370
 800cc4c:	687a      	ldr	r2, [r7, #4]
 800cc4e:	4413      	add	r3, r2
 800cc50:	3304      	adds	r3, #4
 800cc52:	60fb      	str	r3, [r7, #12]
  }
  ep->num   = ep_addr & 0x7F;
 800cc54:	78fb      	ldrb	r3, [r7, #3]
 800cc56:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cc5a:	b2da      	uxtb	r2, r3
 800cc5c:	68fb      	ldr	r3, [r7, #12]
 800cc5e:	701a      	strb	r2, [r3, #0]
  ep->is_in = (0x80 & ep_addr) != 0;
 800cc60:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800cc64:	b2db      	uxtb	r3, r3
 800cc66:	09db      	lsrs	r3, r3, #7
 800cc68:	b2db      	uxtb	r3, r3
 800cc6a:	461a      	mov	r2, r3
 800cc6c:	68fb      	ldr	r3, [r7, #12]
 800cc6e:	705a      	strb	r2, [r3, #1]
  USB_OTG_EPDeactivate(pdev , ep );
 800cc70:	68f9      	ldr	r1, [r7, #12]
 800cc72:	6878      	ldr	r0, [r7, #4]
 800cc74:	f7ff fb83 	bl	800c37e <USB_OTG_EPDeactivate>
  return 0;
 800cc78:	2300      	movs	r3, #0
}
 800cc7a:	4618      	mov	r0, r3
 800cc7c:	3710      	adds	r7, #16
 800cc7e:	46bd      	mov	sp, r7
 800cc80:	bd80      	pop	{r7, pc}

0800cc82 <DCD_EP_PrepareRx>:
*/
uint32_t   DCD_EP_PrepareRx( USB_OTG_CORE_HANDLE *pdev,
                            uint8_t   ep_addr,
                            uint8_t *pbuf,                        
                            uint16_t  buf_len)
{
 800cc82:	b580      	push	{r7, lr}
 800cc84:	b086      	sub	sp, #24
 800cc86:	af00      	add	r7, sp, #0
 800cc88:	60f8      	str	r0, [r7, #12]
 800cc8a:	607a      	str	r2, [r7, #4]
 800cc8c:	461a      	mov	r2, r3
 800cc8e:	460b      	mov	r3, r1
 800cc90:	72fb      	strb	r3, [r7, #11]
 800cc92:	4613      	mov	r3, r2
 800cc94:	813b      	strh	r3, [r7, #8]
  USB_OTG_EP *ep;
  
  ep = &pdev->dev.out_ep[ep_addr & 0x7F];
 800cc96:	7afb      	ldrb	r3, [r7, #11]
 800cc98:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800cc9c:	4613      	mov	r3, r2
 800cc9e:	009b      	lsls	r3, r3, #2
 800cca0:	4413      	add	r3, r2
 800cca2:	00db      	lsls	r3, r3, #3
 800cca4:	f503 735c 	add.w	r3, r3, #880	; 0x370
 800cca8:	68fa      	ldr	r2, [r7, #12]
 800ccaa:	4413      	add	r3, r2
 800ccac:	3304      	adds	r3, #4
 800ccae:	617b      	str	r3, [r7, #20]
  
  /*setup and start the Xfer */
  ep->xfer_buff = pbuf;  
 800ccb0:	697b      	ldr	r3, [r7, #20]
 800ccb2:	687a      	ldr	r2, [r7, #4]
 800ccb4:	60da      	str	r2, [r3, #12]
  ep->xfer_len = buf_len;
 800ccb6:	893a      	ldrh	r2, [r7, #8]
 800ccb8:	697b      	ldr	r3, [r7, #20]
 800ccba:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0;
 800ccbc:	697b      	ldr	r3, [r7, #20]
 800ccbe:	2200      	movs	r2, #0
 800ccc0:	619a      	str	r2, [r3, #24]
  ep->is_in = 0;
 800ccc2:	697b      	ldr	r3, [r7, #20]
 800ccc4:	2200      	movs	r2, #0
 800ccc6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & 0x7F;
 800ccc8:	7afb      	ldrb	r3, [r7, #11]
 800ccca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ccce:	b2da      	uxtb	r2, r3
 800ccd0:	697b      	ldr	r3, [r7, #20]
 800ccd2:	701a      	strb	r2, [r3, #0]
  
  if (pdev->cfg.dma_enable == 1)
 800ccd4:	68fb      	ldr	r3, [r7, #12]
 800ccd6:	78db      	ldrb	r3, [r3, #3]
 800ccd8:	2b01      	cmp	r3, #1
 800ccda:	d102      	bne.n	800cce2 <DCD_EP_PrepareRx+0x60>
  {
    ep->dma_addr = (uint32_t)pbuf;  
 800ccdc:	687a      	ldr	r2, [r7, #4]
 800ccde:	697b      	ldr	r3, [r7, #20]
 800cce0:	611a      	str	r2, [r3, #16]
  }
  
  if ( ep->num == 0 )
 800cce2:	697b      	ldr	r3, [r7, #20]
 800cce4:	781b      	ldrb	r3, [r3, #0]
 800cce6:	2b00      	cmp	r3, #0
 800cce8:	d104      	bne.n	800ccf4 <DCD_EP_PrepareRx+0x72>
  {
    USB_OTG_EP0StartXfer(pdev , ep);
 800ccea:	6979      	ldr	r1, [r7, #20]
 800ccec:	68f8      	ldr	r0, [r7, #12]
 800ccee:	f7ff fcd2 	bl	800c696 <USB_OTG_EP0StartXfer>
 800ccf2:	e003      	b.n	800ccfc <DCD_EP_PrepareRx+0x7a>
  }
  else
  {
    USB_OTG_EPStartXfer(pdev, ep );
 800ccf4:	6979      	ldr	r1, [r7, #20]
 800ccf6:	68f8      	ldr	r0, [r7, #12]
 800ccf8:	f7ff fb86 	bl	800c408 <USB_OTG_EPStartXfer>
  }
  return 0;
 800ccfc:	2300      	movs	r3, #0
}
 800ccfe:	4618      	mov	r0, r3
 800cd00:	3718      	adds	r7, #24
 800cd02:	46bd      	mov	sp, r7
 800cd04:	bd80      	pop	{r7, pc}

0800cd06 <DCD_EP_Tx>:
*/
uint32_t  DCD_EP_Tx ( USB_OTG_CORE_HANDLE *pdev,
                     uint8_t   ep_addr,
                     uint8_t   *pbuf,
                     uint32_t   buf_len)
{
 800cd06:	b580      	push	{r7, lr}
 800cd08:	b086      	sub	sp, #24
 800cd0a:	af00      	add	r7, sp, #0
 800cd0c:	60f8      	str	r0, [r7, #12]
 800cd0e:	607a      	str	r2, [r7, #4]
 800cd10:	603b      	str	r3, [r7, #0]
 800cd12:	460b      	mov	r3, r1
 800cd14:	72fb      	strb	r3, [r7, #11]
  USB_OTG_EP *ep;
  
  ep = &pdev->dev.in_ep[ep_addr & 0x7F];
 800cd16:	7afb      	ldrb	r3, [r7, #11]
 800cd18:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800cd1c:	4613      	mov	r3, r2
 800cd1e:	009b      	lsls	r3, r3, #2
 800cd20:	4413      	add	r3, r2
 800cd22:	00db      	lsls	r3, r3, #3
 800cd24:	f503 738c 	add.w	r3, r3, #280	; 0x118
 800cd28:	68fa      	ldr	r2, [r7, #12]
 800cd2a:	4413      	add	r3, r2
 800cd2c:	3304      	adds	r3, #4
 800cd2e:	617b      	str	r3, [r7, #20]
  
  /* Setup and start the Transfer */
  ep->is_in = 1;
 800cd30:	697b      	ldr	r3, [r7, #20]
 800cd32:	2201      	movs	r2, #1
 800cd34:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & 0x7F;  
 800cd36:	7afb      	ldrb	r3, [r7, #11]
 800cd38:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cd3c:	b2da      	uxtb	r2, r3
 800cd3e:	697b      	ldr	r3, [r7, #20]
 800cd40:	701a      	strb	r2, [r3, #0]
  ep->xfer_buff = pbuf;
 800cd42:	697b      	ldr	r3, [r7, #20]
 800cd44:	687a      	ldr	r2, [r7, #4]
 800cd46:	60da      	str	r2, [r3, #12]
  ep->dma_addr = (uint32_t)pbuf;  
 800cd48:	687a      	ldr	r2, [r7, #4]
 800cd4a:	697b      	ldr	r3, [r7, #20]
 800cd4c:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0;
 800cd4e:	697b      	ldr	r3, [r7, #20]
 800cd50:	2200      	movs	r2, #0
 800cd52:	619a      	str	r2, [r3, #24]
  ep->xfer_len  = buf_len;
 800cd54:	697b      	ldr	r3, [r7, #20]
 800cd56:	683a      	ldr	r2, [r7, #0]
 800cd58:	615a      	str	r2, [r3, #20]
  
  if ( ep->num == 0 )
 800cd5a:	697b      	ldr	r3, [r7, #20]
 800cd5c:	781b      	ldrb	r3, [r3, #0]
 800cd5e:	2b00      	cmp	r3, #0
 800cd60:	d104      	bne.n	800cd6c <DCD_EP_Tx+0x66>
  {
    USB_OTG_EP0StartXfer(pdev , ep);
 800cd62:	6979      	ldr	r1, [r7, #20]
 800cd64:	68f8      	ldr	r0, [r7, #12]
 800cd66:	f7ff fc96 	bl	800c696 <USB_OTG_EP0StartXfer>
 800cd6a:	e003      	b.n	800cd74 <DCD_EP_Tx+0x6e>
  }
  else
  {
    USB_OTG_EPStartXfer(pdev, ep );
 800cd6c:	6979      	ldr	r1, [r7, #20]
 800cd6e:	68f8      	ldr	r0, [r7, #12]
 800cd70:	f7ff fb4a 	bl	800c408 <USB_OTG_EPStartXfer>
  }
  return 0;
 800cd74:	2300      	movs	r3, #0
}
 800cd76:	4618      	mov	r0, r3
 800cd78:	3718      	adds	r7, #24
 800cd7a:	46bd      	mov	sp, r7
 800cd7c:	bd80      	pop	{r7, pc}

0800cd7e <DCD_EP_Stall>:
* @param pdev: device instance
* @param epnum: endpoint address
* @retval : status
*/
uint32_t  DCD_EP_Stall (USB_OTG_CORE_HANDLE *pdev, uint8_t   epnum)
{
 800cd7e:	b580      	push	{r7, lr}
 800cd80:	b084      	sub	sp, #16
 800cd82:	af00      	add	r7, sp, #0
 800cd84:	6078      	str	r0, [r7, #4]
 800cd86:	460b      	mov	r3, r1
 800cd88:	70fb      	strb	r3, [r7, #3]
  USB_OTG_EP *ep;
  if ((0x80 & epnum) == 0x80)
 800cd8a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800cd8e:	2b00      	cmp	r3, #0
 800cd90:	da0d      	bge.n	800cdae <DCD_EP_Stall+0x30>
  {
    ep = &pdev->dev.in_ep[epnum & 0x7F];
 800cd92:	78fb      	ldrb	r3, [r7, #3]
 800cd94:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800cd98:	4613      	mov	r3, r2
 800cd9a:	009b      	lsls	r3, r3, #2
 800cd9c:	4413      	add	r3, r2
 800cd9e:	00db      	lsls	r3, r3, #3
 800cda0:	f503 738c 	add.w	r3, r3, #280	; 0x118
 800cda4:	687a      	ldr	r2, [r7, #4]
 800cda6:	4413      	add	r3, r2
 800cda8:	3304      	adds	r3, #4
 800cdaa:	60fb      	str	r3, [r7, #12]
 800cdac:	e00a      	b.n	800cdc4 <DCD_EP_Stall+0x46>
  }
  else
  {
    ep = &pdev->dev.out_ep[epnum];
 800cdae:	78fa      	ldrb	r2, [r7, #3]
 800cdb0:	4613      	mov	r3, r2
 800cdb2:	009b      	lsls	r3, r3, #2
 800cdb4:	4413      	add	r3, r2
 800cdb6:	00db      	lsls	r3, r3, #3
 800cdb8:	f503 735c 	add.w	r3, r3, #880	; 0x370
 800cdbc:	687a      	ldr	r2, [r7, #4]
 800cdbe:	4413      	add	r3, r2
 800cdc0:	3304      	adds	r3, #4
 800cdc2:	60fb      	str	r3, [r7, #12]
  }

  ep->is_stall = 1;
 800cdc4:	68fb      	ldr	r3, [r7, #12]
 800cdc6:	2201      	movs	r2, #1
 800cdc8:	709a      	strb	r2, [r3, #2]
  ep->num   = epnum & 0x7F;
 800cdca:	78fb      	ldrb	r3, [r7, #3]
 800cdcc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cdd0:	b2da      	uxtb	r2, r3
 800cdd2:	68fb      	ldr	r3, [r7, #12]
 800cdd4:	701a      	strb	r2, [r3, #0]
  ep->is_in = ((epnum & 0x80) == 0x80);
 800cdd6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800cdda:	b2db      	uxtb	r3, r3
 800cddc:	09db      	lsrs	r3, r3, #7
 800cdde:	b2db      	uxtb	r3, r3
 800cde0:	461a      	mov	r2, r3
 800cde2:	68fb      	ldr	r3, [r7, #12]
 800cde4:	705a      	strb	r2, [r3, #1]
  
  USB_OTG_EPSetStall(pdev , ep);
 800cde6:	68f9      	ldr	r1, [r7, #12]
 800cde8:	6878      	ldr	r0, [r7, #4]
 800cdea:	f7ff fd36 	bl	800c85a <USB_OTG_EPSetStall>
  return (0);
 800cdee:	2300      	movs	r3, #0
}
 800cdf0:	4618      	mov	r0, r3
 800cdf2:	3710      	adds	r7, #16
 800cdf4:	46bd      	mov	sp, r7
 800cdf6:	bd80      	pop	{r7, pc}

0800cdf8 <DCD_EP_ClrStall>:
* @param pdev: device instance
* @param epnum: endpoint address
* @retval : status
*/
uint32_t  DCD_EP_ClrStall (USB_OTG_CORE_HANDLE *pdev, uint8_t epnum)
{
 800cdf8:	b580      	push	{r7, lr}
 800cdfa:	b084      	sub	sp, #16
 800cdfc:	af00      	add	r7, sp, #0
 800cdfe:	6078      	str	r0, [r7, #4]
 800ce00:	460b      	mov	r3, r1
 800ce02:	70fb      	strb	r3, [r7, #3]
  USB_OTG_EP *ep;
  if ((0x80 & epnum) == 0x80)
 800ce04:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ce08:	2b00      	cmp	r3, #0
 800ce0a:	da0d      	bge.n	800ce28 <DCD_EP_ClrStall+0x30>
  {
    ep = &pdev->dev.in_ep[epnum & 0x7F];    
 800ce0c:	78fb      	ldrb	r3, [r7, #3]
 800ce0e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ce12:	4613      	mov	r3, r2
 800ce14:	009b      	lsls	r3, r3, #2
 800ce16:	4413      	add	r3, r2
 800ce18:	00db      	lsls	r3, r3, #3
 800ce1a:	f503 738c 	add.w	r3, r3, #280	; 0x118
 800ce1e:	687a      	ldr	r2, [r7, #4]
 800ce20:	4413      	add	r3, r2
 800ce22:	3304      	adds	r3, #4
 800ce24:	60fb      	str	r3, [r7, #12]
 800ce26:	e00a      	b.n	800ce3e <DCD_EP_ClrStall+0x46>
  }
  else
  {
    ep = &pdev->dev.out_ep[epnum];
 800ce28:	78fa      	ldrb	r2, [r7, #3]
 800ce2a:	4613      	mov	r3, r2
 800ce2c:	009b      	lsls	r3, r3, #2
 800ce2e:	4413      	add	r3, r2
 800ce30:	00db      	lsls	r3, r3, #3
 800ce32:	f503 735c 	add.w	r3, r3, #880	; 0x370
 800ce36:	687a      	ldr	r2, [r7, #4]
 800ce38:	4413      	add	r3, r2
 800ce3a:	3304      	adds	r3, #4
 800ce3c:	60fb      	str	r3, [r7, #12]
  }
  
  ep->is_stall = 0;  
 800ce3e:	68fb      	ldr	r3, [r7, #12]
 800ce40:	2200      	movs	r2, #0
 800ce42:	709a      	strb	r2, [r3, #2]
  ep->num   = epnum & 0x7F;
 800ce44:	78fb      	ldrb	r3, [r7, #3]
 800ce46:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ce4a:	b2da      	uxtb	r2, r3
 800ce4c:	68fb      	ldr	r3, [r7, #12]
 800ce4e:	701a      	strb	r2, [r3, #0]
  ep->is_in = ((epnum & 0x80) == 0x80);
 800ce50:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ce54:	b2db      	uxtb	r3, r3
 800ce56:	09db      	lsrs	r3, r3, #7
 800ce58:	b2db      	uxtb	r3, r3
 800ce5a:	461a      	mov	r2, r3
 800ce5c:	68fb      	ldr	r3, [r7, #12]
 800ce5e:	705a      	strb	r2, [r3, #1]
  
  USB_OTG_EPClearStall(pdev , ep);
 800ce60:	68f9      	ldr	r1, [r7, #12]
 800ce62:	6878      	ldr	r0, [r7, #4]
 800ce64:	f7ff fd3c 	bl	800c8e0 <USB_OTG_EPClearStall>
  return (0);
 800ce68:	2300      	movs	r3, #0
}
 800ce6a:	4618      	mov	r0, r3
 800ce6c:	3710      	adds	r7, #16
 800ce6e:	46bd      	mov	sp, r7
 800ce70:	bd80      	pop	{r7, pc}

0800ce72 <DCD_EP_SetAddress>:
* @param pdev: device instance
* @param address: new device address
* @retval : status
*/
void  DCD_EP_SetAddress (USB_OTG_CORE_HANDLE *pdev, uint8_t address)
{
 800ce72:	b480      	push	{r7}
 800ce74:	b085      	sub	sp, #20
 800ce76:	af00      	add	r7, sp, #0
 800ce78:	6078      	str	r0, [r7, #4]
 800ce7a:	460b      	mov	r3, r1
 800ce7c:	70fb      	strb	r3, [r7, #3]
  USB_OTG_DCFG_TypeDef  dcfg;
  dcfg.d32 = 0;
 800ce7e:	2300      	movs	r3, #0
 800ce80:	60fb      	str	r3, [r7, #12]
  dcfg.b.devaddr = address;
 800ce82:	78fb      	ldrb	r3, [r7, #3]
 800ce84:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ce88:	b2da      	uxtb	r2, r3
 800ce8a:	89bb      	ldrh	r3, [r7, #12]
 800ce8c:	f362 130a 	bfi	r3, r2, #4, #7
 800ce90:	81bb      	strh	r3, [r7, #12]
  USB_OTG_MODIFY_REG32( &pdev->regs.DREGS->DCFG, 0, dcfg.d32);
 800ce92:	687b      	ldr	r3, [r7, #4]
 800ce94:	691b      	ldr	r3, [r3, #16]
 800ce96:	6819      	ldr	r1, [r3, #0]
 800ce98:	68fa      	ldr	r2, [r7, #12]
 800ce9a:	687b      	ldr	r3, [r7, #4]
 800ce9c:	691b      	ldr	r3, [r3, #16]
 800ce9e:	430a      	orrs	r2, r1
 800cea0:	601a      	str	r2, [r3, #0]
}
 800cea2:	bf00      	nop
 800cea4:	3714      	adds	r7, #20
 800cea6:	46bd      	mov	sp, r7
 800cea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceac:	4770      	bx	lr

0800ceae <USBD_OTG_ISR_Handler>:
*         handles all USB Interrupts
* @param  pdev: device instance
* @retval status
*/
uint32_t USBD_OTG_ISR_Handler (USB_OTG_CORE_HANDLE *pdev)
{
 800ceae:	b580      	push	{r7, lr}
 800ceb0:	b086      	sub	sp, #24
 800ceb2:	af00      	add	r7, sp, #0
 800ceb4:	6078      	str	r0, [r7, #4]
  USB_OTG_GINTSTS_TypeDef  gintr_status;
  uint32_t retval = 0;
 800ceb6:	2300      	movs	r3, #0
 800ceb8:	617b      	str	r3, [r7, #20]
  
  if (USB_OTG_IsDeviceMode(pdev)) /* ensure that we are in device mode */
 800ceba:	6878      	ldr	r0, [r7, #4]
 800cebc:	f7fe ffb4 	bl	800be28 <USB_OTG_IsDeviceMode>
 800cec0:	4603      	mov	r3, r0
 800cec2:	2b00      	cmp	r3, #0
 800cec4:	f000 809c 	beq.w	800d000 <USBD_OTG_ISR_Handler+0x152>
  {
    gintr_status.d32 = USB_OTG_ReadCoreItr(pdev);
 800cec8:	6878      	ldr	r0, [r7, #4]
 800ceca:	f7fe ffbe 	bl	800be4a <USB_OTG_ReadCoreItr>
 800cece:	4603      	mov	r3, r0
 800ced0:	613b      	str	r3, [r7, #16]
    if (!gintr_status.d32) /* avoid spurious interrupt */
 800ced2:	693b      	ldr	r3, [r7, #16]
 800ced4:	2b00      	cmp	r3, #0
 800ced6:	d101      	bne.n	800cedc <USBD_OTG_ISR_Handler+0x2e>
    {
      return 0;
 800ced8:	2300      	movs	r3, #0
 800ceda:	e092      	b.n	800d002 <USBD_OTG_ISR_Handler+0x154>
    }
    
    if (gintr_status.b.outepintr)
 800cedc:	7cbb      	ldrb	r3, [r7, #18]
 800cede:	f003 0308 	and.w	r3, r3, #8
 800cee2:	b2db      	uxtb	r3, r3
 800cee4:	2b00      	cmp	r3, #0
 800cee6:	d006      	beq.n	800cef6 <USBD_OTG_ISR_Handler+0x48>
    {
      retval |= DCD_HandleOutEP_ISR(pdev);
 800cee8:	6878      	ldr	r0, [r7, #4]
 800ceea:	f000 f9ed 	bl	800d2c8 <DCD_HandleOutEP_ISR>
 800ceee:	4602      	mov	r2, r0
 800cef0:	697b      	ldr	r3, [r7, #20]
 800cef2:	4313      	orrs	r3, r2
 800cef4:	617b      	str	r3, [r7, #20]
    }    
    
    if (gintr_status.b.inepint)
 800cef6:	7cbb      	ldrb	r3, [r7, #18]
 800cef8:	f003 0304 	and.w	r3, r3, #4
 800cefc:	b2db      	uxtb	r3, r3
 800cefe:	2b00      	cmp	r3, #0
 800cf00:	d006      	beq.n	800cf10 <USBD_OTG_ISR_Handler+0x62>
    {
      retval |= DCD_HandleInEP_ISR(pdev);
 800cf02:	6878      	ldr	r0, [r7, #4]
 800cf04:	f000 f920 	bl	800d148 <DCD_HandleInEP_ISR>
 800cf08:	4602      	mov	r2, r0
 800cf0a:	697b      	ldr	r3, [r7, #20]
 800cf0c:	4313      	orrs	r3, r2
 800cf0e:	617b      	str	r3, [r7, #20]
    }
    
    if (gintr_status.b.modemismatch)
 800cf10:	7c3b      	ldrb	r3, [r7, #16]
 800cf12:	f003 0302 	and.w	r3, r3, #2
 800cf16:	b2db      	uxtb	r3, r3
 800cf18:	2b00      	cmp	r3, #0
 800cf1a:	d009      	beq.n	800cf30 <USBD_OTG_ISR_Handler+0x82>
    {
      USB_OTG_GINTSTS_TypeDef  gintsts;
      
      /* Clear interrupt */
      gintsts.d32 = 0;
 800cf1c:	2300      	movs	r3, #0
 800cf1e:	60fb      	str	r3, [r7, #12]
      gintsts.b.modemismatch = 1;
 800cf20:	7b3b      	ldrb	r3, [r7, #12]
 800cf22:	f043 0302 	orr.w	r3, r3, #2
 800cf26:	733b      	strb	r3, [r7, #12]
      USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	68db      	ldr	r3, [r3, #12]
 800cf2c:	68fa      	ldr	r2, [r7, #12]
 800cf2e:	615a      	str	r2, [r3, #20]
    }
    
    if (gintr_status.b.wkupintr)
 800cf30:	7cfb      	ldrb	r3, [r7, #19]
 800cf32:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800cf36:	b2db      	uxtb	r3, r3
 800cf38:	2b00      	cmp	r3, #0
 800cf3a:	d006      	beq.n	800cf4a <USBD_OTG_ISR_Handler+0x9c>
    {
      retval |= DCD_HandleResume_ISR(pdev);
 800cf3c:	6878      	ldr	r0, [r7, #4]
 800cf3e:	f000 f865 	bl	800d00c <DCD_HandleResume_ISR>
 800cf42:	4602      	mov	r2, r0
 800cf44:	697b      	ldr	r3, [r7, #20]
 800cf46:	4313      	orrs	r3, r2
 800cf48:	617b      	str	r3, [r7, #20]
    }
    
    if (gintr_status.b.usbsuspend)
 800cf4a:	7c7b      	ldrb	r3, [r7, #17]
 800cf4c:	f003 0308 	and.w	r3, r3, #8
 800cf50:	b2db      	uxtb	r3, r3
 800cf52:	2b00      	cmp	r3, #0
 800cf54:	d006      	beq.n	800cf64 <USBD_OTG_ISR_Handler+0xb6>
    {
      retval |= DCD_HandleUSBSuspend_ISR(pdev);
 800cf56:	6878      	ldr	r0, [r7, #4]
 800cf58:	f000 f898 	bl	800d08c <DCD_HandleUSBSuspend_ISR>
 800cf5c:	4602      	mov	r2, r0
 800cf5e:	697b      	ldr	r3, [r7, #20]
 800cf60:	4313      	orrs	r3, r2
 800cf62:	617b      	str	r3, [r7, #20]
    }
    if (gintr_status.b.sofintr)
 800cf64:	7c3b      	ldrb	r3, [r7, #16]
 800cf66:	f003 0308 	and.w	r3, r3, #8
 800cf6a:	b2db      	uxtb	r3, r3
 800cf6c:	2b00      	cmp	r3, #0
 800cf6e:	d006      	beq.n	800cf7e <USBD_OTG_ISR_Handler+0xd0>
    {
      retval |= DCD_HandleSof_ISR(pdev);
 800cf70:	6878      	ldr	r0, [r7, #4]
 800cf72:	f000 fa51 	bl	800d418 <DCD_HandleSof_ISR>
 800cf76:	4602      	mov	r2, r0
 800cf78:	697b      	ldr	r3, [r7, #20]
 800cf7a:	4313      	orrs	r3, r2
 800cf7c:	617b      	str	r3, [r7, #20]
      
    }
    
    if (gintr_status.b.rxstsqlvl)
 800cf7e:	7c3b      	ldrb	r3, [r7, #16]
 800cf80:	f003 0310 	and.w	r3, r3, #16
 800cf84:	b2db      	uxtb	r3, r3
 800cf86:	2b00      	cmp	r3, #0
 800cf88:	d006      	beq.n	800cf98 <USBD_OTG_ISR_Handler+0xea>
    {
      retval |= DCD_HandleRxStatusQueueLevel_ISR(pdev);
 800cf8a:	6878      	ldr	r0, [r7, #4]
 800cf8c:	f000 fa5e 	bl	800d44c <DCD_HandleRxStatusQueueLevel_ISR>
 800cf90:	4602      	mov	r2, r0
 800cf92:	697b      	ldr	r3, [r7, #20]
 800cf94:	4313      	orrs	r3, r2
 800cf96:	617b      	str	r3, [r7, #20]
      
    }
    
    if (gintr_status.b.usbreset)
 800cf98:	7c7b      	ldrb	r3, [r7, #17]
 800cf9a:	f003 0310 	and.w	r3, r3, #16
 800cf9e:	b2db      	uxtb	r3, r3
 800cfa0:	2b00      	cmp	r3, #0
 800cfa2:	d006      	beq.n	800cfb2 <USBD_OTG_ISR_Handler+0x104>
    {
      retval |= DCD_HandleUsbReset_ISR(pdev);
 800cfa4:	6878      	ldr	r0, [r7, #4]
 800cfa6:	f000 fb5b 	bl	800d660 <DCD_HandleUsbReset_ISR>
 800cfaa:	4602      	mov	r2, r0
 800cfac:	697b      	ldr	r3, [r7, #20]
 800cfae:	4313      	orrs	r3, r2
 800cfb0:	617b      	str	r3, [r7, #20]
      
    }
    if (gintr_status.b.enumdone)
 800cfb2:	7c7b      	ldrb	r3, [r7, #17]
 800cfb4:	f003 0320 	and.w	r3, r3, #32
 800cfb8:	b2db      	uxtb	r3, r3
 800cfba:	2b00      	cmp	r3, #0
 800cfbc:	d006      	beq.n	800cfcc <USBD_OTG_ISR_Handler+0x11e>
    {
      retval |= DCD_HandleEnumDone_ISR(pdev);
 800cfbe:	6878      	ldr	r0, [r7, #4]
 800cfc0:	f000 fbde 	bl	800d780 <DCD_HandleEnumDone_ISR>
 800cfc4:	4602      	mov	r2, r0
 800cfc6:	697b      	ldr	r3, [r7, #20]
 800cfc8:	4313      	orrs	r3, r2
 800cfca:	617b      	str	r3, [r7, #20]
    }
    
    if (gintr_status.b.incomplisoin)
 800cfcc:	7cbb      	ldrb	r3, [r7, #18]
 800cfce:	f003 0310 	and.w	r3, r3, #16
 800cfd2:	b2db      	uxtb	r3, r3
 800cfd4:	2b00      	cmp	r3, #0
 800cfd6:	d006      	beq.n	800cfe6 <USBD_OTG_ISR_Handler+0x138>
    {
      retval |= DCD_IsoINIncomplete_ISR(pdev);
 800cfd8:	6878      	ldr	r0, [r7, #4]
 800cfda:	f000 fcad 	bl	800d938 <DCD_IsoINIncomplete_ISR>
 800cfde:	4602      	mov	r2, r0
 800cfe0:	697b      	ldr	r3, [r7, #20]
 800cfe2:	4313      	orrs	r3, r2
 800cfe4:	617b      	str	r3, [r7, #20]
    }

    if (gintr_status.b.incomplisoout)
 800cfe6:	7cbb      	ldrb	r3, [r7, #18]
 800cfe8:	f003 0320 	and.w	r3, r3, #32
 800cfec:	b2db      	uxtb	r3, r3
 800cfee:	2b00      	cmp	r3, #0
 800cff0:	d006      	beq.n	800d000 <USBD_OTG_ISR_Handler+0x152>
    {
      retval |= DCD_IsoOUTIncomplete_ISR(pdev);
 800cff2:	6878      	ldr	r0, [r7, #4]
 800cff4:	f000 fcba 	bl	800d96c <DCD_IsoOUTIncomplete_ISR>
 800cff8:	4602      	mov	r2, r0
 800cffa:	697b      	ldr	r3, [r7, #20]
 800cffc:	4313      	orrs	r3, r2
 800cffe:	617b      	str	r3, [r7, #20]
    {
      retval |= DCD_OTG_ISR(pdev);
    }   
#endif    
  }
  return retval;
 800d000:	697b      	ldr	r3, [r7, #20]
}
 800d002:	4618      	mov	r0, r3
 800d004:	3718      	adds	r7, #24
 800d006:	46bd      	mov	sp, r7
 800d008:	bd80      	pop	{r7, pc}
	...

0800d00c <DCD_HandleResume_ISR>:
*                 remote Wake-up sequence
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_HandleResume_ISR(USB_OTG_CORE_HANDLE *pdev)
{
 800d00c:	b580      	push	{r7, lr}
 800d00e:	b086      	sub	sp, #24
 800d010:	af00      	add	r7, sp, #0
 800d012:	6078      	str	r0, [r7, #4]
  USB_OTG_GINTSTS_TypeDef  gintsts;
  USB_OTG_DCTL_TypeDef     devctl;
  USB_OTG_PCGCCTL_TypeDef  power;
  
  if(pdev->cfg.low_power)
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	7a9b      	ldrb	r3, [r3, #10]
 800d018:	2b00      	cmp	r3, #0
 800d01a:	d011      	beq.n	800d040 <DCD_HandleResume_ISR+0x34>
  {
    /* un-gate USB Core clock */
    power.d32 = USB_OTG_READ_REG32(pdev->regs.PCGCCTL);
 800d01c:	687b      	ldr	r3, [r7, #4]
 800d01e:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 800d022:	681b      	ldr	r3, [r3, #0]
 800d024:	60fb      	str	r3, [r7, #12]
    power.b.gatehclk = 0;
 800d026:	7b3b      	ldrb	r3, [r7, #12]
 800d028:	f36f 0341 	bfc	r3, #1, #1
 800d02c:	733b      	strb	r3, [r7, #12]
    power.b.stoppclk = 0;
 800d02e:	7b3b      	ldrb	r3, [r7, #12]
 800d030:	f36f 0300 	bfc	r3, #0, #1
 800d034:	733b      	strb	r3, [r7, #12]
    USB_OTG_WRITE_REG32(pdev->regs.PCGCCTL, power.d32);
 800d036:	687b      	ldr	r3, [r7, #4]
 800d038:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 800d03c:	68fa      	ldr	r2, [r7, #12]
 800d03e:	601a      	str	r2, [r3, #0]
  }
  
  /* Clear the Remote Wake-up Signaling */
  devctl.d32 = 0;
 800d040:	2300      	movs	r3, #0
 800d042:	613b      	str	r3, [r7, #16]
  devctl.b.rmtwkupsig = 1;
 800d044:	7c3b      	ldrb	r3, [r7, #16]
 800d046:	f043 0301 	orr.w	r3, r3, #1
 800d04a:	743b      	strb	r3, [r7, #16]
  USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DCTL, devctl.d32, 0);
 800d04c:	687b      	ldr	r3, [r7, #4]
 800d04e:	691b      	ldr	r3, [r3, #16]
 800d050:	6859      	ldr	r1, [r3, #4]
 800d052:	693b      	ldr	r3, [r7, #16]
 800d054:	43da      	mvns	r2, r3
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	691b      	ldr	r3, [r3, #16]
 800d05a:	400a      	ands	r2, r1
 800d05c:	605a      	str	r2, [r3, #4]
  
  /* Inform upper layer by the Resume Event */
  USBD_DCD_INT_fops->Resume (pdev);
 800d05e:	4b0a      	ldr	r3, [pc, #40]	; (800d088 <DCD_HandleResume_ISR+0x7c>)
 800d060:	681b      	ldr	r3, [r3, #0]
 800d062:	699b      	ldr	r3, [r3, #24]
 800d064:	6878      	ldr	r0, [r7, #4]
 800d066:	4798      	blx	r3
  
  /* Clear interrupt */
  gintsts.d32 = 0;
 800d068:	2300      	movs	r3, #0
 800d06a:	617b      	str	r3, [r7, #20]
  gintsts.b.wkupintr = 1;
 800d06c:	7dfb      	ldrb	r3, [r7, #23]
 800d06e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d072:	75fb      	strb	r3, [r7, #23]
  USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 800d074:	687b      	ldr	r3, [r7, #4]
 800d076:	68db      	ldr	r3, [r3, #12]
 800d078:	697a      	ldr	r2, [r7, #20]
 800d07a:	615a      	str	r2, [r3, #20]
  return 1;
 800d07c:	2301      	movs	r3, #1
}
 800d07e:	4618      	mov	r0, r3
 800d080:	3718      	adds	r7, #24
 800d082:	46bd      	mov	sp, r7
 800d084:	bd80      	pop	{r7, pc}
 800d086:	bf00      	nop
 800d088:	200000b0 	.word	0x200000b0

0800d08c <DCD_HandleUSBSuspend_ISR>:
*         Indicates that SUSPEND state has been detected on the USB
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_HandleUSBSuspend_ISR(USB_OTG_CORE_HANDLE *pdev)
{
 800d08c:	b580      	push	{r7, lr}
 800d08e:	b086      	sub	sp, #24
 800d090:	af00      	add	r7, sp, #0
 800d092:	6078      	str	r0, [r7, #4]
  USB_OTG_GINTSTS_TypeDef  gintsts;
  USB_OTG_PCGCCTL_TypeDef  power;
  USB_OTG_DSTS_TypeDef     dsts;
  __IO uint8_t prev_status = 0;
 800d094:	2300      	movs	r3, #0
 800d096:	72fb      	strb	r3, [r7, #11]
  
  prev_status = pdev->dev.device_status;
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
 800d09e:	72fb      	strb	r3, [r7, #11]
  USBD_DCD_INT_fops->Suspend (pdev);      
 800d0a0:	4b27      	ldr	r3, [pc, #156]	; (800d140 <DCD_HandleUSBSuspend_ISR+0xb4>)
 800d0a2:	681b      	ldr	r3, [r3, #0]
 800d0a4:	695b      	ldr	r3, [r3, #20]
 800d0a6:	6878      	ldr	r0, [r7, #4]
 800d0a8:	4798      	blx	r3
  
  dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
 800d0aa:	687b      	ldr	r3, [r7, #4]
 800d0ac:	691b      	ldr	r3, [r3, #16]
 800d0ae:	689b      	ldr	r3, [r3, #8]
 800d0b0:	60fb      	str	r3, [r7, #12]
    
  /* Clear interrupt */
  gintsts.d32 = 0;
 800d0b2:	2300      	movs	r3, #0
 800d0b4:	617b      	str	r3, [r7, #20]
  gintsts.b.usbsuspend = 1;
 800d0b6:	7d7b      	ldrb	r3, [r7, #21]
 800d0b8:	f043 0308 	orr.w	r3, r3, #8
 800d0bc:	757b      	strb	r3, [r7, #21]
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 800d0be:	687b      	ldr	r3, [r7, #4]
 800d0c0:	68db      	ldr	r3, [r3, #12]
 800d0c2:	697a      	ldr	r2, [r7, #20]
 800d0c4:	615a      	str	r2, [r3, #20]
  
  if((pdev->cfg.low_power) && (dsts.b.suspsts == 1)  && 
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	7a9b      	ldrb	r3, [r3, #10]
 800d0ca:	2b00      	cmp	r3, #0
 800d0cc:	d032      	beq.n	800d134 <DCD_HandleUSBSuspend_ISR+0xa8>
 800d0ce:	7b3b      	ldrb	r3, [r7, #12]
 800d0d0:	f003 0301 	and.w	r3, r3, #1
 800d0d4:	b2db      	uxtb	r3, r3
 800d0d6:	2b00      	cmp	r3, #0
 800d0d8:	d02c      	beq.n	800d134 <DCD_HandleUSBSuspend_ISR+0xa8>
    (pdev->dev.connection_status == 1) && 
 800d0da:	687b      	ldr	r3, [r7, #4]
 800d0dc:	f893 3115 	ldrb.w	r3, [r3, #277]	; 0x115
  if((pdev->cfg.low_power) && (dsts.b.suspsts == 1)  && 
 800d0e0:	2b01      	cmp	r3, #1
 800d0e2:	d127      	bne.n	800d134 <DCD_HandleUSBSuspend_ISR+0xa8>
    (prev_status  == USB_OTG_CONFIGURED))
 800d0e4:	7afb      	ldrb	r3, [r7, #11]
 800d0e6:	b2db      	uxtb	r3, r3
    (pdev->dev.connection_status == 1) && 
 800d0e8:	2b03      	cmp	r3, #3
 800d0ea:	d123      	bne.n	800d134 <DCD_HandleUSBSuspend_ISR+0xa8>
  {
	/*  switch-off the clocks */
    power.d32 = 0;
 800d0ec:	2300      	movs	r3, #0
 800d0ee:	613b      	str	r3, [r7, #16]
    power.b.stoppclk = 1;
 800d0f0:	7c3b      	ldrb	r3, [r7, #16]
 800d0f2:	f043 0301 	orr.w	r3, r3, #1
 800d0f6:	743b      	strb	r3, [r7, #16]
    USB_OTG_MODIFY_REG32(pdev->regs.PCGCCTL, 0, power.d32);  
 800d0f8:	687b      	ldr	r3, [r7, #4]
 800d0fa:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 800d0fe:	6819      	ldr	r1, [r3, #0]
 800d100:	693a      	ldr	r2, [r7, #16]
 800d102:	687b      	ldr	r3, [r7, #4]
 800d104:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 800d108:	430a      	orrs	r2, r1
 800d10a:	601a      	str	r2, [r3, #0]
    
    power.b.gatehclk = 1;
 800d10c:	7c3b      	ldrb	r3, [r7, #16]
 800d10e:	f043 0302 	orr.w	r3, r3, #2
 800d112:	743b      	strb	r3, [r7, #16]
    USB_OTG_MODIFY_REG32(pdev->regs.PCGCCTL, 0, power.d32);
 800d114:	687b      	ldr	r3, [r7, #4]
 800d116:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 800d11a:	6819      	ldr	r1, [r3, #0]
 800d11c:	693a      	ldr	r2, [r7, #16]
 800d11e:	687b      	ldr	r3, [r7, #4]
 800d120:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 800d124:	430a      	orrs	r2, r1
 800d126:	601a      	str	r2, [r3, #0]
    
    /* Request to enter Sleep mode after exit from current ISR */
    SCB->SCR |= (SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk);
 800d128:	4b06      	ldr	r3, [pc, #24]	; (800d144 <DCD_HandleUSBSuspend_ISR+0xb8>)
 800d12a:	691b      	ldr	r3, [r3, #16]
 800d12c:	4a05      	ldr	r2, [pc, #20]	; (800d144 <DCD_HandleUSBSuspend_ISR+0xb8>)
 800d12e:	f043 0306 	orr.w	r3, r3, #6
 800d132:	6113      	str	r3, [r2, #16]
  }
  return 1;
 800d134:	2301      	movs	r3, #1
}
 800d136:	4618      	mov	r0, r3
 800d138:	3718      	adds	r7, #24
 800d13a:	46bd      	mov	sp, r7
 800d13c:	bd80      	pop	{r7, pc}
 800d13e:	bf00      	nop
 800d140:	200000b0 	.word	0x200000b0
 800d144:	e000ed00 	.word	0xe000ed00

0800d148 <DCD_HandleInEP_ISR>:
*         Indicates that an IN EP has a pending Interrupt
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_HandleInEP_ISR(USB_OTG_CORE_HANDLE *pdev)
{
 800d148:	b580      	push	{r7, lr}
 800d14a:	b086      	sub	sp, #24
 800d14c:	af00      	add	r7, sp, #0
 800d14e:	6078      	str	r0, [r7, #4]
  USB_OTG_DIEPINTn_TypeDef  diepint;
  
  uint32_t ep_intr;
  uint32_t epnum = 0;
 800d150:	2300      	movs	r3, #0
 800d152:	613b      	str	r3, [r7, #16]
  uint32_t fifoemptymsk;
  diepint.d32 = 0;
 800d154:	2300      	movs	r3, #0
 800d156:	60bb      	str	r3, [r7, #8]
  ep_intr = USB_OTG_ReadDevAllInEPItr(pdev);
 800d158:	6878      	ldr	r0, [r7, #4]
 800d15a:	f7ff fc2d 	bl	800c9b8 <USB_OTG_ReadDevAllInEPItr>
 800d15e:	6178      	str	r0, [r7, #20]
  
  while ( ep_intr )
 800d160:	e0a6      	b.n	800d2b0 <DCD_HandleInEP_ISR+0x168>
  {
    if ((ep_intr & 0x1) == 0x01) /* In ITR */
 800d162:	697b      	ldr	r3, [r7, #20]
 800d164:	f003 0301 	and.w	r3, r3, #1
 800d168:	2b00      	cmp	r3, #0
 800d16a:	f000 809b 	beq.w	800d2a4 <DCD_HandleInEP_ISR+0x15c>
    {
      diepint.d32 = DCD_ReadDevInEP(pdev , epnum); /* Get In ITR status */
 800d16e:	693b      	ldr	r3, [r7, #16]
 800d170:	b2db      	uxtb	r3, r3
 800d172:	4619      	mov	r1, r3
 800d174:	6878      	ldr	r0, [r7, #4]
 800d176:	f000 fc13 	bl	800d9a0 <DCD_ReadDevInEP>
 800d17a:	4603      	mov	r3, r0
 800d17c:	60bb      	str	r3, [r7, #8]
      if ( diepint.b.xfercompl )
 800d17e:	7a3b      	ldrb	r3, [r7, #8]
 800d180:	f003 0301 	and.w	r3, r3, #1
 800d184:	b2db      	uxtb	r3, r3
 800d186:	2b00      	cmp	r3, #0
 800d188:	d032      	beq.n	800d1f0 <DCD_HandleInEP_ISR+0xa8>
      {
        fifoemptymsk = 0x1 << epnum;
 800d18a:	2201      	movs	r2, #1
 800d18c:	693b      	ldr	r3, [r7, #16]
 800d18e:	fa02 f303 	lsl.w	r3, r2, r3
 800d192:	60fb      	str	r3, [r7, #12]
        USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, fifoemptymsk, 0);
 800d194:	687b      	ldr	r3, [r7, #4]
 800d196:	691b      	ldr	r3, [r3, #16]
 800d198:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800d19a:	68fb      	ldr	r3, [r7, #12]
 800d19c:	43da      	mvns	r2, r3
 800d19e:	687b      	ldr	r3, [r7, #4]
 800d1a0:	691b      	ldr	r3, [r3, #16]
 800d1a2:	400a      	ands	r2, r1
 800d1a4:	635a      	str	r2, [r3, #52]	; 0x34
        CLEAR_IN_EP_INTR(epnum, xfercompl);
 800d1a6:	2300      	movs	r3, #0
 800d1a8:	60bb      	str	r3, [r7, #8]
 800d1aa:	7a3b      	ldrb	r3, [r7, #8]
 800d1ac:	f043 0301 	orr.w	r3, r3, #1
 800d1b0:	723b      	strb	r3, [r7, #8]
 800d1b2:	687a      	ldr	r2, [r7, #4]
 800d1b4:	693b      	ldr	r3, [r7, #16]
 800d1b6:	3304      	adds	r3, #4
 800d1b8:	009b      	lsls	r3, r3, #2
 800d1ba:	4413      	add	r3, r2
 800d1bc:	689b      	ldr	r3, [r3, #8]
 800d1be:	68ba      	ldr	r2, [r7, #8]
 800d1c0:	609a      	str	r2, [r3, #8]
        /* TX COMPLETE */
        USBD_DCD_INT_fops->DataInStage(pdev , epnum);
 800d1c2:	4b40      	ldr	r3, [pc, #256]	; (800d2c4 <DCD_HandleInEP_ISR+0x17c>)
 800d1c4:	681b      	ldr	r3, [r3, #0]
 800d1c6:	685b      	ldr	r3, [r3, #4]
 800d1c8:	693a      	ldr	r2, [r7, #16]
 800d1ca:	b2d2      	uxtb	r2, r2
 800d1cc:	4611      	mov	r1, r2
 800d1ce:	6878      	ldr	r0, [r7, #4]
 800d1d0:	4798      	blx	r3
        
        if (pdev->cfg.dma_enable == 1)
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	78db      	ldrb	r3, [r3, #3]
 800d1d6:	2b01      	cmp	r3, #1
 800d1d8:	d10a      	bne.n	800d1f0 <DCD_HandleInEP_ISR+0xa8>
        {
          if((epnum == 0) && (pdev->dev.device_state == USB_OTG_EP0_STATUS_IN))
 800d1da:	693b      	ldr	r3, [r7, #16]
 800d1dc:	2b00      	cmp	r3, #0
 800d1de:	d107      	bne.n	800d1f0 <DCD_HandleInEP_ISR+0xa8>
 800d1e0:	687b      	ldr	r3, [r7, #4]
 800d1e2:	f893 3111 	ldrb.w	r3, [r3, #273]	; 0x111
 800d1e6:	2b04      	cmp	r3, #4
 800d1e8:	d102      	bne.n	800d1f0 <DCD_HandleInEP_ISR+0xa8>
          {
            /* prepare to rx more setup packets */
            USB_OTG_EP0_OutStart(pdev);
 800d1ea:	6878      	ldr	r0, [r7, #4]
 800d1ec:	f7ff fbfa 	bl	800c9e4 <USB_OTG_EP0_OutStart>
          }
        }           
      }
      if ( diepint.b.timeout )
 800d1f0:	7a3b      	ldrb	r3, [r7, #8]
 800d1f2:	f003 0308 	and.w	r3, r3, #8
 800d1f6:	b2db      	uxtb	r3, r3
 800d1f8:	2b00      	cmp	r3, #0
 800d1fa:	d00d      	beq.n	800d218 <DCD_HandleInEP_ISR+0xd0>
      {
        CLEAR_IN_EP_INTR(epnum, timeout);
 800d1fc:	2300      	movs	r3, #0
 800d1fe:	60bb      	str	r3, [r7, #8]
 800d200:	7a3b      	ldrb	r3, [r7, #8]
 800d202:	f043 0308 	orr.w	r3, r3, #8
 800d206:	723b      	strb	r3, [r7, #8]
 800d208:	687a      	ldr	r2, [r7, #4]
 800d20a:	693b      	ldr	r3, [r7, #16]
 800d20c:	3304      	adds	r3, #4
 800d20e:	009b      	lsls	r3, r3, #2
 800d210:	4413      	add	r3, r2
 800d212:	689b      	ldr	r3, [r3, #8]
 800d214:	68ba      	ldr	r2, [r7, #8]
 800d216:	609a      	str	r2, [r3, #8]
      }
      if (diepint.b.intktxfemp)
 800d218:	7a3b      	ldrb	r3, [r7, #8]
 800d21a:	f003 0310 	and.w	r3, r3, #16
 800d21e:	b2db      	uxtb	r3, r3
 800d220:	2b00      	cmp	r3, #0
 800d222:	d00d      	beq.n	800d240 <DCD_HandleInEP_ISR+0xf8>
      {
        CLEAR_IN_EP_INTR(epnum, intktxfemp);
 800d224:	2300      	movs	r3, #0
 800d226:	60bb      	str	r3, [r7, #8]
 800d228:	7a3b      	ldrb	r3, [r7, #8]
 800d22a:	f043 0310 	orr.w	r3, r3, #16
 800d22e:	723b      	strb	r3, [r7, #8]
 800d230:	687a      	ldr	r2, [r7, #4]
 800d232:	693b      	ldr	r3, [r7, #16]
 800d234:	3304      	adds	r3, #4
 800d236:	009b      	lsls	r3, r3, #2
 800d238:	4413      	add	r3, r2
 800d23a:	689b      	ldr	r3, [r3, #8]
 800d23c:	68ba      	ldr	r2, [r7, #8]
 800d23e:	609a      	str	r2, [r3, #8]
      }
      if (diepint.b.inepnakeff)
 800d240:	7a3b      	ldrb	r3, [r7, #8]
 800d242:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d246:	b2db      	uxtb	r3, r3
 800d248:	2b00      	cmp	r3, #0
 800d24a:	d00d      	beq.n	800d268 <DCD_HandleInEP_ISR+0x120>
      {
        CLEAR_IN_EP_INTR(epnum, inepnakeff);
 800d24c:	2300      	movs	r3, #0
 800d24e:	60bb      	str	r3, [r7, #8]
 800d250:	7a3b      	ldrb	r3, [r7, #8]
 800d252:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d256:	723b      	strb	r3, [r7, #8]
 800d258:	687a      	ldr	r2, [r7, #4]
 800d25a:	693b      	ldr	r3, [r7, #16]
 800d25c:	3304      	adds	r3, #4
 800d25e:	009b      	lsls	r3, r3, #2
 800d260:	4413      	add	r3, r2
 800d262:	689b      	ldr	r3, [r3, #8]
 800d264:	68ba      	ldr	r2, [r7, #8]
 800d266:	609a      	str	r2, [r3, #8]
      }
      if ( diepint.b.epdisabled )
 800d268:	7a3b      	ldrb	r3, [r7, #8]
 800d26a:	f003 0302 	and.w	r3, r3, #2
 800d26e:	b2db      	uxtb	r3, r3
 800d270:	2b00      	cmp	r3, #0
 800d272:	d00d      	beq.n	800d290 <DCD_HandleInEP_ISR+0x148>
      {
        CLEAR_IN_EP_INTR(epnum, epdisabled);
 800d274:	2300      	movs	r3, #0
 800d276:	60bb      	str	r3, [r7, #8]
 800d278:	7a3b      	ldrb	r3, [r7, #8]
 800d27a:	f043 0302 	orr.w	r3, r3, #2
 800d27e:	723b      	strb	r3, [r7, #8]
 800d280:	687a      	ldr	r2, [r7, #4]
 800d282:	693b      	ldr	r3, [r7, #16]
 800d284:	3304      	adds	r3, #4
 800d286:	009b      	lsls	r3, r3, #2
 800d288:	4413      	add	r3, r2
 800d28a:	689b      	ldr	r3, [r3, #8]
 800d28c:	68ba      	ldr	r2, [r7, #8]
 800d28e:	609a      	str	r2, [r3, #8]
      }       
      if (diepint.b.emptyintr)
 800d290:	7a3b      	ldrb	r3, [r7, #8]
 800d292:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800d296:	b2db      	uxtb	r3, r3
 800d298:	2b00      	cmp	r3, #0
 800d29a:	d003      	beq.n	800d2a4 <DCD_HandleInEP_ISR+0x15c>
      {
        DCD_WriteEmptyTxFifo(pdev , epnum);
 800d29c:	6939      	ldr	r1, [r7, #16]
 800d29e:	6878      	ldr	r0, [r7, #4]
 800d2a0:	f000 f956 	bl	800d550 <DCD_WriteEmptyTxFifo>
      }
    }
    epnum++;
 800d2a4:	693b      	ldr	r3, [r7, #16]
 800d2a6:	3301      	adds	r3, #1
 800d2a8:	613b      	str	r3, [r7, #16]
    ep_intr >>= 1;
 800d2aa:	697b      	ldr	r3, [r7, #20]
 800d2ac:	085b      	lsrs	r3, r3, #1
 800d2ae:	617b      	str	r3, [r7, #20]
  while ( ep_intr )
 800d2b0:	697b      	ldr	r3, [r7, #20]
 800d2b2:	2b00      	cmp	r3, #0
 800d2b4:	f47f af55 	bne.w	800d162 <DCD_HandleInEP_ISR+0x1a>
  }
  
  return 1;
 800d2b8:	2301      	movs	r3, #1
}
 800d2ba:	4618      	mov	r0, r3
 800d2bc:	3718      	adds	r7, #24
 800d2be:	46bd      	mov	sp, r7
 800d2c0:	bd80      	pop	{r7, pc}
 800d2c2:	bf00      	nop
 800d2c4:	200000b0 	.word	0x200000b0

0800d2c8 <DCD_HandleOutEP_ISR>:
*         Indicates that an OUT EP has a pending Interrupt
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_HandleOutEP_ISR(USB_OTG_CORE_HANDLE *pdev)
{
 800d2c8:	b580      	push	{r7, lr}
 800d2ca:	b086      	sub	sp, #24
 800d2cc:	af00      	add	r7, sp, #0
 800d2ce:	6078      	str	r0, [r7, #4]
  uint32_t ep_intr;
  USB_OTG_DOEPINTn_TypeDef  doepint;
  USB_OTG_DEPXFRSIZ_TypeDef  deptsiz;
  uint32_t epnum = 0;
 800d2d0:	2300      	movs	r3, #0
 800d2d2:	613b      	str	r3, [r7, #16]
  
  doepint.d32 = 0;
 800d2d4:	2300      	movs	r3, #0
 800d2d6:	60fb      	str	r3, [r7, #12]
  
  /* Read in the device interrupt bits */
  ep_intr = USB_OTG_ReadDevAllOutEp_itr(pdev);
 800d2d8:	6878      	ldr	r0, [r7, #4]
 800d2da:	f7ff fb3c 	bl	800c956 <USB_OTG_ReadDevAllOutEp_itr>
 800d2de:	6178      	str	r0, [r7, #20]
  
  while ( ep_intr )
 800d2e0:	e08f      	b.n	800d402 <DCD_HandleOutEP_ISR+0x13a>
  {
    if (ep_intr&0x1)
 800d2e2:	697b      	ldr	r3, [r7, #20]
 800d2e4:	f003 0301 	and.w	r3, r3, #1
 800d2e8:	2b00      	cmp	r3, #0
 800d2ea:	f000 8084 	beq.w	800d3f6 <DCD_HandleOutEP_ISR+0x12e>
    {
      
      doepint.d32 = USB_OTG_ReadDevOutEP_itr(pdev, epnum);
 800d2ee:	693b      	ldr	r3, [r7, #16]
 800d2f0:	b2db      	uxtb	r3, r3
 800d2f2:	4619      	mov	r1, r3
 800d2f4:	6878      	ldr	r0, [r7, #4]
 800d2f6:	f7ff fb44 	bl	800c982 <USB_OTG_ReadDevOutEP_itr>
 800d2fa:	4603      	mov	r3, r0
 800d2fc:	60fb      	str	r3, [r7, #12]
      
      /* Transfer complete */
      if ( doepint.b.xfercompl )
 800d2fe:	7b3b      	ldrb	r3, [r7, #12]
 800d300:	f003 0301 	and.w	r3, r3, #1
 800d304:	b2db      	uxtb	r3, r3
 800d306:	2b00      	cmp	r3, #0
 800d308:	d048      	beq.n	800d39c <DCD_HandleOutEP_ISR+0xd4>
      {
        /* Clear the bit in DOEPINTn for this interrupt */
        CLEAR_OUT_EP_INTR(epnum, xfercompl);
 800d30a:	2300      	movs	r3, #0
 800d30c:	60fb      	str	r3, [r7, #12]
 800d30e:	7b3b      	ldrb	r3, [r7, #12]
 800d310:	f043 0301 	orr.w	r3, r3, #1
 800d314:	733b      	strb	r3, [r7, #12]
 800d316:	687a      	ldr	r2, [r7, #4]
 800d318:	693b      	ldr	r3, [r7, #16]
 800d31a:	3314      	adds	r3, #20
 800d31c:	009b      	lsls	r3, r3, #2
 800d31e:	4413      	add	r3, r2
 800d320:	685b      	ldr	r3, [r3, #4]
 800d322:	68fa      	ldr	r2, [r7, #12]
 800d324:	609a      	str	r2, [r3, #8]
        if (pdev->cfg.dma_enable == 1)
 800d326:	687b      	ldr	r3, [r7, #4]
 800d328:	78db      	ldrb	r3, [r3, #3]
 800d32a:	2b01      	cmp	r3, #1
 800d32c:	d11f      	bne.n	800d36e <DCD_HandleOutEP_ISR+0xa6>
        {
          deptsiz.d32 = USB_OTG_READ_REG32(&(pdev->regs.OUTEP_REGS[epnum]->DOEPTSIZ));
 800d32e:	687a      	ldr	r2, [r7, #4]
 800d330:	693b      	ldr	r3, [r7, #16]
 800d332:	3314      	adds	r3, #20
 800d334:	009b      	lsls	r3, r3, #2
 800d336:	4413      	add	r3, r2
 800d338:	685b      	ldr	r3, [r3, #4]
 800d33a:	691b      	ldr	r3, [r3, #16]
 800d33c:	60bb      	str	r3, [r7, #8]
          /*ToDo : handle more than one single MPS size packet */
          pdev->dev.out_ep[epnum].xfer_count = pdev->dev.out_ep[epnum].maxpacket - \
 800d33e:	6879      	ldr	r1, [r7, #4]
 800d340:	693a      	ldr	r2, [r7, #16]
 800d342:	4613      	mov	r3, r2
 800d344:	009b      	lsls	r3, r3, #2
 800d346:	4413      	add	r3, r2
 800d348:	00db      	lsls	r3, r3, #3
 800d34a:	440b      	add	r3, r1
 800d34c:	f503 735f 	add.w	r3, r3, #892	; 0x37c
 800d350:	681b      	ldr	r3, [r3, #0]
            deptsiz.b.xfersize;
 800d352:	68ba      	ldr	r2, [r7, #8]
 800d354:	f3c2 0212 	ubfx	r2, r2, #0, #19
          pdev->dev.out_ep[epnum].xfer_count = pdev->dev.out_ep[epnum].maxpacket - \
 800d358:	1a99      	subs	r1, r3, r2
 800d35a:	6878      	ldr	r0, [r7, #4]
 800d35c:	693a      	ldr	r2, [r7, #16]
 800d35e:	4613      	mov	r3, r2
 800d360:	009b      	lsls	r3, r3, #2
 800d362:	4413      	add	r3, r2
 800d364:	00db      	lsls	r3, r3, #3
 800d366:	4403      	add	r3, r0
 800d368:	f503 7363 	add.w	r3, r3, #908	; 0x38c
 800d36c:	6019      	str	r1, [r3, #0]
        }
        /* Inform upper layer: data ready */
        /* RX COMPLETE */
        USBD_DCD_INT_fops->DataOutStage(pdev , epnum);
 800d36e:	4b29      	ldr	r3, [pc, #164]	; (800d414 <DCD_HandleOutEP_ISR+0x14c>)
 800d370:	681b      	ldr	r3, [r3, #0]
 800d372:	681b      	ldr	r3, [r3, #0]
 800d374:	693a      	ldr	r2, [r7, #16]
 800d376:	b2d2      	uxtb	r2, r2
 800d378:	4611      	mov	r1, r2
 800d37a:	6878      	ldr	r0, [r7, #4]
 800d37c:	4798      	blx	r3
        
        if (pdev->cfg.dma_enable == 1)
 800d37e:	687b      	ldr	r3, [r7, #4]
 800d380:	78db      	ldrb	r3, [r3, #3]
 800d382:	2b01      	cmp	r3, #1
 800d384:	d10a      	bne.n	800d39c <DCD_HandleOutEP_ISR+0xd4>
        {
          if((epnum == 0) && (pdev->dev.device_state == USB_OTG_EP0_STATUS_OUT))
 800d386:	693b      	ldr	r3, [r7, #16]
 800d388:	2b00      	cmp	r3, #0
 800d38a:	d107      	bne.n	800d39c <DCD_HandleOutEP_ISR+0xd4>
 800d38c:	687b      	ldr	r3, [r7, #4]
 800d38e:	f893 3111 	ldrb.w	r3, [r3, #273]	; 0x111
 800d392:	2b05      	cmp	r3, #5
 800d394:	d102      	bne.n	800d39c <DCD_HandleOutEP_ISR+0xd4>
          {
            /* prepare to rx more setup packets */
            USB_OTG_EP0_OutStart(pdev);
 800d396:	6878      	ldr	r0, [r7, #4]
 800d398:	f7ff fb24 	bl	800c9e4 <USB_OTG_EP0_OutStart>
          }
        }        
      }
      /* Endpoint disable  */
      if ( doepint.b.epdisabled )
 800d39c:	7b3b      	ldrb	r3, [r7, #12]
 800d39e:	f003 0302 	and.w	r3, r3, #2
 800d3a2:	b2db      	uxtb	r3, r3
 800d3a4:	2b00      	cmp	r3, #0
 800d3a6:	d00d      	beq.n	800d3c4 <DCD_HandleOutEP_ISR+0xfc>
      {
        /* Clear the bit in DOEPINTn for this interrupt */
        CLEAR_OUT_EP_INTR(epnum, epdisabled);
 800d3a8:	2300      	movs	r3, #0
 800d3aa:	60fb      	str	r3, [r7, #12]
 800d3ac:	7b3b      	ldrb	r3, [r7, #12]
 800d3ae:	f043 0302 	orr.w	r3, r3, #2
 800d3b2:	733b      	strb	r3, [r7, #12]
 800d3b4:	687a      	ldr	r2, [r7, #4]
 800d3b6:	693b      	ldr	r3, [r7, #16]
 800d3b8:	3314      	adds	r3, #20
 800d3ba:	009b      	lsls	r3, r3, #2
 800d3bc:	4413      	add	r3, r2
 800d3be:	685b      	ldr	r3, [r3, #4]
 800d3c0:	68fa      	ldr	r2, [r7, #12]
 800d3c2:	609a      	str	r2, [r3, #8]
      }
      /* Setup Phase Done (control EPs) */
      if ( doepint.b.setup )
 800d3c4:	7b3b      	ldrb	r3, [r7, #12]
 800d3c6:	f003 0308 	and.w	r3, r3, #8
 800d3ca:	b2db      	uxtb	r3, r3
 800d3cc:	2b00      	cmp	r3, #0
 800d3ce:	d012      	beq.n	800d3f6 <DCD_HandleOutEP_ISR+0x12e>
      {
        
        /* inform the upper layer that a setup packet is available */
        /* SETUP COMPLETE */
        USBD_DCD_INT_fops->SetupStage(pdev);
 800d3d0:	4b10      	ldr	r3, [pc, #64]	; (800d414 <DCD_HandleOutEP_ISR+0x14c>)
 800d3d2:	681b      	ldr	r3, [r3, #0]
 800d3d4:	689b      	ldr	r3, [r3, #8]
 800d3d6:	6878      	ldr	r0, [r7, #4]
 800d3d8:	4798      	blx	r3
        CLEAR_OUT_EP_INTR(epnum, setup);
 800d3da:	2300      	movs	r3, #0
 800d3dc:	60fb      	str	r3, [r7, #12]
 800d3de:	7b3b      	ldrb	r3, [r7, #12]
 800d3e0:	f043 0308 	orr.w	r3, r3, #8
 800d3e4:	733b      	strb	r3, [r7, #12]
 800d3e6:	687a      	ldr	r2, [r7, #4]
 800d3e8:	693b      	ldr	r3, [r7, #16]
 800d3ea:	3314      	adds	r3, #20
 800d3ec:	009b      	lsls	r3, r3, #2
 800d3ee:	4413      	add	r3, r2
 800d3f0:	685b      	ldr	r3, [r3, #4]
 800d3f2:	68fa      	ldr	r2, [r7, #12]
 800d3f4:	609a      	str	r2, [r3, #8]
      }
    }
    epnum++;
 800d3f6:	693b      	ldr	r3, [r7, #16]
 800d3f8:	3301      	adds	r3, #1
 800d3fa:	613b      	str	r3, [r7, #16]
    ep_intr >>= 1;
 800d3fc:	697b      	ldr	r3, [r7, #20]
 800d3fe:	085b      	lsrs	r3, r3, #1
 800d400:	617b      	str	r3, [r7, #20]
  while ( ep_intr )
 800d402:	697b      	ldr	r3, [r7, #20]
 800d404:	2b00      	cmp	r3, #0
 800d406:	f47f af6c 	bne.w	800d2e2 <DCD_HandleOutEP_ISR+0x1a>
  }
  return 1;
 800d40a:	2301      	movs	r3, #1
}
 800d40c:	4618      	mov	r0, r3
 800d40e:	3718      	adds	r7, #24
 800d410:	46bd      	mov	sp, r7
 800d412:	bd80      	pop	{r7, pc}
 800d414:	200000b0 	.word	0x200000b0

0800d418 <DCD_HandleSof_ISR>:
*         Handles the SOF Interrupts
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_HandleSof_ISR(USB_OTG_CORE_HANDLE *pdev)
{
 800d418:	b580      	push	{r7, lr}
 800d41a:	b084      	sub	sp, #16
 800d41c:	af00      	add	r7, sp, #0
 800d41e:	6078      	str	r0, [r7, #4]
  USB_OTG_GINTSTS_TypeDef  GINTSTS;
  
  
  USBD_DCD_INT_fops->SOF(pdev);
 800d420:	4b09      	ldr	r3, [pc, #36]	; (800d448 <DCD_HandleSof_ISR+0x30>)
 800d422:	681b      	ldr	r3, [r3, #0]
 800d424:	68db      	ldr	r3, [r3, #12]
 800d426:	6878      	ldr	r0, [r7, #4]
 800d428:	4798      	blx	r3
  
  /* Clear interrupt */
  GINTSTS.d32 = 0;
 800d42a:	2300      	movs	r3, #0
 800d42c:	60fb      	str	r3, [r7, #12]
  GINTSTS.b.sofintr = 1;
 800d42e:	7b3b      	ldrb	r3, [r7, #12]
 800d430:	f043 0308 	orr.w	r3, r3, #8
 800d434:	733b      	strb	r3, [r7, #12]
  USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GINTSTS, GINTSTS.d32);
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	68db      	ldr	r3, [r3, #12]
 800d43a:	68fa      	ldr	r2, [r7, #12]
 800d43c:	615a      	str	r2, [r3, #20]
  
  return 1;
 800d43e:	2301      	movs	r3, #1
}
 800d440:	4618      	mov	r0, r3
 800d442:	3710      	adds	r7, #16
 800d444:	46bd      	mov	sp, r7
 800d446:	bd80      	pop	{r7, pc}
 800d448:	200000b0 	.word	0x200000b0

0800d44c <DCD_HandleRxStatusQueueLevel_ISR>:
*         Handles the Rx Status Queue Level Interrupt
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_HandleRxStatusQueueLevel_ISR(USB_OTG_CORE_HANDLE *pdev)
{
 800d44c:	b580      	push	{r7, lr}
 800d44e:	b086      	sub	sp, #24
 800d450:	af00      	add	r7, sp, #0
 800d452:	6078      	str	r0, [r7, #4]
  USB_OTG_GINTMSK_TypeDef  int_mask;
  USB_OTG_DRXSTS_TypeDef   status;
  USB_OTG_EP *ep;
  
  /* Disable the Rx Status Queue Level interrupt */
  int_mask.d32 = 0;
 800d454:	2300      	movs	r3, #0
 800d456:	613b      	str	r3, [r7, #16]
  int_mask.b.rxstsqlvl = 1;
 800d458:	7c3b      	ldrb	r3, [r7, #16]
 800d45a:	f043 0310 	orr.w	r3, r3, #16
 800d45e:	743b      	strb	r3, [r7, #16]
  USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GINTMSK, int_mask.d32, 0);
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	68db      	ldr	r3, [r3, #12]
 800d464:	6999      	ldr	r1, [r3, #24]
 800d466:	693b      	ldr	r3, [r7, #16]
 800d468:	43da      	mvns	r2, r3
 800d46a:	687b      	ldr	r3, [r7, #4]
 800d46c:	68db      	ldr	r3, [r3, #12]
 800d46e:	400a      	ands	r2, r1
 800d470:	619a      	str	r2, [r3, #24]
  
  /* Get the Status from the top of the FIFO */
  status.d32 = USB_OTG_READ_REG32( &pdev->regs.GREGS->GRXSTSP );
 800d472:	687b      	ldr	r3, [r7, #4]
 800d474:	68db      	ldr	r3, [r3, #12]
 800d476:	6a1b      	ldr	r3, [r3, #32]
 800d478:	60fb      	str	r3, [r7, #12]
  
  ep = &pdev->dev.out_ep[status.b.epnum];
 800d47a:	7b3b      	ldrb	r3, [r7, #12]
 800d47c:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800d480:	b2db      	uxtb	r3, r3
 800d482:	461a      	mov	r2, r3
 800d484:	4613      	mov	r3, r2
 800d486:	009b      	lsls	r3, r3, #2
 800d488:	4413      	add	r3, r2
 800d48a:	00db      	lsls	r3, r3, #3
 800d48c:	f503 735c 	add.w	r3, r3, #880	; 0x370
 800d490:	687a      	ldr	r2, [r7, #4]
 800d492:	4413      	add	r3, r2
 800d494:	3304      	adds	r3, #4
 800d496:	617b      	str	r3, [r7, #20]
  
  switch (status.b.pktsts)
 800d498:	7bbb      	ldrb	r3, [r7, #14]
 800d49a:	f3c3 0343 	ubfx	r3, r3, #1, #4
 800d49e:	b2db      	uxtb	r3, r3
 800d4a0:	3b01      	subs	r3, #1
 800d4a2:	2b05      	cmp	r3, #5
 800d4a4:	d844      	bhi.n	800d530 <DCD_HandleRxStatusQueueLevel_ISR+0xe4>
 800d4a6:	a201      	add	r2, pc, #4	; (adr r2, 800d4ac <DCD_HandleRxStatusQueueLevel_ISR+0x60>)
 800d4a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d4ac:	0800d531 	.word	0x0800d531
 800d4b0:	0800d4c5 	.word	0x0800d4c5
 800d4b4:	0800d531 	.word	0x0800d531
 800d4b8:	0800d531 	.word	0x0800d531
 800d4bc:	0800d531 	.word	0x0800d531
 800d4c0:	0800d50d 	.word	0x0800d50d
  {
  case STS_GOUT_NAK:
    break;
  case STS_DATA_UPDT:
    if (status.b.bcnt)
 800d4c4:	89ba      	ldrh	r2, [r7, #12]
 800d4c6:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800d4ca:	4013      	ands	r3, r2
 800d4cc:	b29b      	uxth	r3, r3
 800d4ce:	2b00      	cmp	r3, #0
 800d4d0:	d030      	beq.n	800d534 <DCD_HandleRxStatusQueueLevel_ISR+0xe8>
    {
      USB_OTG_ReadPacket(pdev,ep->xfer_buff, status.b.bcnt);
 800d4d2:	697b      	ldr	r3, [r7, #20]
 800d4d4:	68d9      	ldr	r1, [r3, #12]
 800d4d6:	89bb      	ldrh	r3, [r7, #12]
 800d4d8:	f3c3 130a 	ubfx	r3, r3, #4, #11
 800d4dc:	b29b      	uxth	r3, r3
 800d4de:	461a      	mov	r2, r3
 800d4e0:	6878      	ldr	r0, [r7, #4]
 800d4e2:	f7fe fa40 	bl	800b966 <USB_OTG_ReadPacket>
      ep->xfer_buff += status.b.bcnt;
 800d4e6:	697b      	ldr	r3, [r7, #20]
 800d4e8:	68db      	ldr	r3, [r3, #12]
 800d4ea:	89ba      	ldrh	r2, [r7, #12]
 800d4ec:	f3c2 120a 	ubfx	r2, r2, #4, #11
 800d4f0:	b292      	uxth	r2, r2
 800d4f2:	441a      	add	r2, r3
 800d4f4:	697b      	ldr	r3, [r7, #20]
 800d4f6:	60da      	str	r2, [r3, #12]
      ep->xfer_count += status.b.bcnt;
 800d4f8:	697b      	ldr	r3, [r7, #20]
 800d4fa:	699b      	ldr	r3, [r3, #24]
 800d4fc:	89ba      	ldrh	r2, [r7, #12]
 800d4fe:	f3c2 120a 	ubfx	r2, r2, #4, #11
 800d502:	b292      	uxth	r2, r2
 800d504:	441a      	add	r2, r3
 800d506:	697b      	ldr	r3, [r7, #20]
 800d508:	619a      	str	r2, [r3, #24]
    }
    break;
 800d50a:	e013      	b.n	800d534 <DCD_HandleRxStatusQueueLevel_ISR+0xe8>
    break;
  case STS_SETUP_COMP:
    break;
  case STS_SETUP_UPDT:
    /* Copy the setup packet received in FIFO into the setup buffer in RAM */
    USB_OTG_ReadPacket(pdev , pdev->dev.setup_packet, 8);
 800d50c:	687b      	ldr	r3, [r7, #4]
 800d50e:	f203 53cc 	addw	r3, r3, #1484	; 0x5cc
 800d512:	2208      	movs	r2, #8
 800d514:	4619      	mov	r1, r3
 800d516:	6878      	ldr	r0, [r7, #4]
 800d518:	f7fe fa25 	bl	800b966 <USB_OTG_ReadPacket>
    ep->xfer_count += status.b.bcnt;
 800d51c:	697b      	ldr	r3, [r7, #20]
 800d51e:	699b      	ldr	r3, [r3, #24]
 800d520:	89ba      	ldrh	r2, [r7, #12]
 800d522:	f3c2 120a 	ubfx	r2, r2, #4, #11
 800d526:	b292      	uxth	r2, r2
 800d528:	441a      	add	r2, r3
 800d52a:	697b      	ldr	r3, [r7, #20]
 800d52c:	619a      	str	r2, [r3, #24]
    break;
 800d52e:	e002      	b.n	800d536 <DCD_HandleRxStatusQueueLevel_ISR+0xea>
  default:
    break;
 800d530:	bf00      	nop
 800d532:	e000      	b.n	800d536 <DCD_HandleRxStatusQueueLevel_ISR+0xea>
    break;
 800d534:	bf00      	nop
  }
  
  /* Enable the Rx Status Queue Level interrupt */
  USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GINTMSK, 0, int_mask.d32);
 800d536:	687b      	ldr	r3, [r7, #4]
 800d538:	68db      	ldr	r3, [r3, #12]
 800d53a:	6999      	ldr	r1, [r3, #24]
 800d53c:	693a      	ldr	r2, [r7, #16]
 800d53e:	687b      	ldr	r3, [r7, #4]
 800d540:	68db      	ldr	r3, [r3, #12]
 800d542:	430a      	orrs	r2, r1
 800d544:	619a      	str	r2, [r3, #24]
  
  return 1;
 800d546:	2301      	movs	r3, #1
}
 800d548:	4618      	mov	r0, r3
 800d54a:	3718      	adds	r7, #24
 800d54c:	46bd      	mov	sp, r7
 800d54e:	bd80      	pop	{r7, pc}

0800d550 <DCD_WriteEmptyTxFifo>:
*         check FIFO for the next packet to be loaded
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_WriteEmptyTxFifo(USB_OTG_CORE_HANDLE *pdev, uint32_t epnum)
{
 800d550:	b580      	push	{r7, lr}
 800d552:	b088      	sub	sp, #32
 800d554:	af00      	add	r7, sp, #0
 800d556:	6078      	str	r0, [r7, #4]
 800d558:	6039      	str	r1, [r7, #0]
  USB_OTG_DTXFSTSn_TypeDef  txstatus;
  USB_OTG_EP *ep;
  uint32_t len = 0;
 800d55a:	2300      	movs	r3, #0
 800d55c:	61fb      	str	r3, [r7, #28]
  uint32_t len32b;
  txstatus.d32 = 0;
 800d55e:	2300      	movs	r3, #0
 800d560:	60fb      	str	r3, [r7, #12]
  uint32_t fifoemptymsk;
  
  ep = &pdev->dev.in_ep[epnum];    
 800d562:	683a      	ldr	r2, [r7, #0]
 800d564:	4613      	mov	r3, r2
 800d566:	009b      	lsls	r3, r3, #2
 800d568:	4413      	add	r3, r2
 800d56a:	00db      	lsls	r3, r3, #3
 800d56c:	f503 738c 	add.w	r3, r3, #280	; 0x118
 800d570:	687a      	ldr	r2, [r7, #4]
 800d572:	4413      	add	r3, r2
 800d574:	3304      	adds	r3, #4
 800d576:	617b      	str	r3, [r7, #20]
  
  len = ep->xfer_len - ep->xfer_count;
 800d578:	697b      	ldr	r3, [r7, #20]
 800d57a:	695a      	ldr	r2, [r3, #20]
 800d57c:	697b      	ldr	r3, [r7, #20]
 800d57e:	699b      	ldr	r3, [r3, #24]
 800d580:	1ad3      	subs	r3, r2, r3
 800d582:	61fb      	str	r3, [r7, #28]
  
  if (len > ep->maxpacket)
 800d584:	697b      	ldr	r3, [r7, #20]
 800d586:	689b      	ldr	r3, [r3, #8]
 800d588:	69fa      	ldr	r2, [r7, #28]
 800d58a:	429a      	cmp	r2, r3
 800d58c:	d902      	bls.n	800d594 <DCD_WriteEmptyTxFifo+0x44>
  {
    len = ep->maxpacket;
 800d58e:	697b      	ldr	r3, [r7, #20]
 800d590:	689b      	ldr	r3, [r3, #8]
 800d592:	61fb      	str	r3, [r7, #28]
  }
  
  len32b = (len + 3) / 4;
 800d594:	69fb      	ldr	r3, [r7, #28]
 800d596:	3303      	adds	r3, #3
 800d598:	089b      	lsrs	r3, r3, #2
 800d59a:	61bb      	str	r3, [r7, #24]
  txstatus.d32 = USB_OTG_READ_REG32( &pdev->regs.INEP_REGS[epnum]->DTXFSTS);
 800d59c:	687a      	ldr	r2, [r7, #4]
 800d59e:	683b      	ldr	r3, [r7, #0]
 800d5a0:	3304      	adds	r3, #4
 800d5a2:	009b      	lsls	r3, r3, #2
 800d5a4:	4413      	add	r3, r2
 800d5a6:	689b      	ldr	r3, [r3, #8]
 800d5a8:	699b      	ldr	r3, [r3, #24]
 800d5aa:	60fb      	str	r3, [r7, #12]
  
  while  (txstatus.b.txfspcavail > len32b &&
 800d5ac:	e043      	b.n	800d636 <DCD_WriteEmptyTxFifo+0xe6>
          ep->xfer_count < ep->xfer_len &&
            ep->xfer_len != 0)
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800d5ae:	697b      	ldr	r3, [r7, #20]
 800d5b0:	695a      	ldr	r2, [r3, #20]
 800d5b2:	697b      	ldr	r3, [r7, #20]
 800d5b4:	699b      	ldr	r3, [r3, #24]
 800d5b6:	1ad3      	subs	r3, r2, r3
 800d5b8:	61fb      	str	r3, [r7, #28]
    
    if (len > ep->maxpacket)
 800d5ba:	697b      	ldr	r3, [r7, #20]
 800d5bc:	689b      	ldr	r3, [r3, #8]
 800d5be:	69fa      	ldr	r2, [r7, #28]
 800d5c0:	429a      	cmp	r2, r3
 800d5c2:	d902      	bls.n	800d5ca <DCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800d5c4:	697b      	ldr	r3, [r7, #20]
 800d5c6:	689b      	ldr	r3, [r3, #8]
 800d5c8:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3) / 4;
 800d5ca:	69fb      	ldr	r3, [r7, #28]
 800d5cc:	3303      	adds	r3, #3
 800d5ce:	089b      	lsrs	r3, r3, #2
 800d5d0:	61bb      	str	r3, [r7, #24]
    
    USB_OTG_WritePacket (pdev , ep->xfer_buff, epnum, len);
 800d5d2:	697b      	ldr	r3, [r7, #20]
 800d5d4:	68d9      	ldr	r1, [r3, #12]
 800d5d6:	683b      	ldr	r3, [r7, #0]
 800d5d8:	b2da      	uxtb	r2, r3
 800d5da:	69fb      	ldr	r3, [r7, #28]
 800d5dc:	b29b      	uxth	r3, r3
 800d5de:	6878      	ldr	r0, [r7, #4]
 800d5e0:	f7fe f986 	bl	800b8f0 <USB_OTG_WritePacket>
    
    ep->xfer_buff  += len;
 800d5e4:	697b      	ldr	r3, [r7, #20]
 800d5e6:	68da      	ldr	r2, [r3, #12]
 800d5e8:	69fb      	ldr	r3, [r7, #28]
 800d5ea:	441a      	add	r2, r3
 800d5ec:	697b      	ldr	r3, [r7, #20]
 800d5ee:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800d5f0:	697b      	ldr	r3, [r7, #20]
 800d5f2:	699a      	ldr	r2, [r3, #24]
 800d5f4:	69fb      	ldr	r3, [r7, #28]
 800d5f6:	441a      	add	r2, r3
 800d5f8:	697b      	ldr	r3, [r7, #20]
 800d5fa:	619a      	str	r2, [r3, #24]
    
    txstatus.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[epnum]->DTXFSTS);
 800d5fc:	687a      	ldr	r2, [r7, #4]
 800d5fe:	683b      	ldr	r3, [r7, #0]
 800d600:	3304      	adds	r3, #4
 800d602:	009b      	lsls	r3, r3, #2
 800d604:	4413      	add	r3, r2
 800d606:	689b      	ldr	r3, [r3, #8]
 800d608:	699b      	ldr	r3, [r3, #24]
 800d60a:	60fb      	str	r3, [r7, #12]
    
    /* Mask the TxFIFOEmpty interrupt  */
    if (ep->xfer_len == ep->xfer_count)
 800d60c:	697b      	ldr	r3, [r7, #20]
 800d60e:	695a      	ldr	r2, [r3, #20]
 800d610:	697b      	ldr	r3, [r7, #20]
 800d612:	699b      	ldr	r3, [r3, #24]
 800d614:	429a      	cmp	r2, r3
 800d616:	d10e      	bne.n	800d636 <DCD_WriteEmptyTxFifo+0xe6>
    {
      fifoemptymsk = 0x1 << ep->num;  
 800d618:	697b      	ldr	r3, [r7, #20]
 800d61a:	781b      	ldrb	r3, [r3, #0]
 800d61c:	461a      	mov	r2, r3
 800d61e:	2301      	movs	r3, #1
 800d620:	4093      	lsls	r3, r2
 800d622:	613b      	str	r3, [r7, #16]
      USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, 
 800d624:	687b      	ldr	r3, [r7, #4]
 800d626:	691b      	ldr	r3, [r3, #16]
 800d628:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800d62a:	693b      	ldr	r3, [r7, #16]
 800d62c:	43da      	mvns	r2, r3
 800d62e:	687b      	ldr	r3, [r7, #4]
 800d630:	691b      	ldr	r3, [r3, #16]
 800d632:	400a      	ands	r2, r1
 800d634:	635a      	str	r2, [r3, #52]	; 0x34
  while  (txstatus.b.txfspcavail > len32b &&
 800d636:	89bb      	ldrh	r3, [r7, #12]
 800d638:	461a      	mov	r2, r3
 800d63a:	69bb      	ldr	r3, [r7, #24]
 800d63c:	4293      	cmp	r3, r2
 800d63e:	d209      	bcs.n	800d654 <DCD_WriteEmptyTxFifo+0x104>
          ep->xfer_count < ep->xfer_len &&
 800d640:	697b      	ldr	r3, [r7, #20]
 800d642:	699a      	ldr	r2, [r3, #24]
 800d644:	697b      	ldr	r3, [r7, #20]
 800d646:	695b      	ldr	r3, [r3, #20]
  while  (txstatus.b.txfspcavail > len32b &&
 800d648:	429a      	cmp	r2, r3
 800d64a:	d203      	bcs.n	800d654 <DCD_WriteEmptyTxFifo+0x104>
            ep->xfer_len != 0)
 800d64c:	697b      	ldr	r3, [r7, #20]
 800d64e:	695b      	ldr	r3, [r3, #20]
          ep->xfer_count < ep->xfer_len &&
 800d650:	2b00      	cmp	r3, #0
 800d652:	d1ac      	bne.n	800d5ae <DCD_WriteEmptyTxFifo+0x5e>
                           fifoemptymsk, 0); 
    }
  }
  
  return 1;
 800d654:	2301      	movs	r3, #1
}
 800d656:	4618      	mov	r0, r3
 800d658:	3720      	adds	r7, #32
 800d65a:	46bd      	mov	sp, r7
 800d65c:	bd80      	pop	{r7, pc}
	...

0800d660 <DCD_HandleUsbReset_ISR>:
*         This interrupt occurs when a USB Reset is detected
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_HandleUsbReset_ISR(USB_OTG_CORE_HANDLE *pdev)
{
 800d660:	b580      	push	{r7, lr}
 800d662:	b08a      	sub	sp, #40	; 0x28
 800d664:	af00      	add	r7, sp, #0
 800d666:	6078      	str	r0, [r7, #4]
  USB_OTG_DCFG_TypeDef     dcfg;
  USB_OTG_DCTL_TypeDef     dctl;
  USB_OTG_GINTSTS_TypeDef  gintsts;
  uint32_t i;
  
  dctl.d32 = 0;
 800d668:	2300      	movs	r3, #0
 800d66a:	613b      	str	r3, [r7, #16]
  daintmsk.d32 = 0;
 800d66c:	2300      	movs	r3, #0
 800d66e:	623b      	str	r3, [r7, #32]
  doepmsk.d32 = 0;
 800d670:	2300      	movs	r3, #0
 800d672:	61fb      	str	r3, [r7, #28]
  diepmsk.d32 = 0;
 800d674:	2300      	movs	r3, #0
 800d676:	61bb      	str	r3, [r7, #24]
  dcfg.d32 = 0;
 800d678:	2300      	movs	r3, #0
 800d67a:	617b      	str	r3, [r7, #20]
  gintsts.d32 = 0;
 800d67c:	2300      	movs	r3, #0
 800d67e:	60fb      	str	r3, [r7, #12]
  
  /* Clear the Remote Wake-up Signaling */
  dctl.b.rmtwkupsig = 1;
 800d680:	7c3b      	ldrb	r3, [r7, #16]
 800d682:	f043 0301 	orr.w	r3, r3, #1
 800d686:	743b      	strb	r3, [r7, #16]
  USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DCTL, dctl.d32, 0 );
 800d688:	687b      	ldr	r3, [r7, #4]
 800d68a:	691b      	ldr	r3, [r3, #16]
 800d68c:	6859      	ldr	r1, [r3, #4]
 800d68e:	693b      	ldr	r3, [r7, #16]
 800d690:	43da      	mvns	r2, r3
 800d692:	687b      	ldr	r3, [r7, #4]
 800d694:	691b      	ldr	r3, [r3, #16]
 800d696:	400a      	ands	r2, r1
 800d698:	605a      	str	r2, [r3, #4]
  
  /* Flush the Tx FIFO */
  USB_OTG_FlushTxFifo(pdev ,  0 );
 800d69a:	2100      	movs	r1, #0
 800d69c:	6878      	ldr	r0, [r7, #4]
 800d69e:	f7fe fb1d 	bl	800bcdc <USB_OTG_FlushTxFifo>
  
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 800d6a2:	2300      	movs	r3, #0
 800d6a4:	627b      	str	r3, [r7, #36]	; 0x24
 800d6a6:	e012      	b.n	800d6ce <DCD_HandleUsbReset_ISR+0x6e>
  {
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
 800d6a8:	687a      	ldr	r2, [r7, #4]
 800d6aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d6ac:	3304      	adds	r3, #4
 800d6ae:	009b      	lsls	r3, r3, #2
 800d6b0:	4413      	add	r3, r2
 800d6b2:	689b      	ldr	r3, [r3, #8]
 800d6b4:	22ff      	movs	r2, #255	; 0xff
 800d6b6:	609a      	str	r2, [r3, #8]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 800d6b8:	687a      	ldr	r2, [r7, #4]
 800d6ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d6bc:	3314      	adds	r3, #20
 800d6be:	009b      	lsls	r3, r3, #2
 800d6c0:	4413      	add	r3, r2
 800d6c2:	685b      	ldr	r3, [r3, #4]
 800d6c4:	22ff      	movs	r2, #255	; 0xff
 800d6c6:	609a      	str	r2, [r3, #8]
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 800d6c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d6ca:	3301      	adds	r3, #1
 800d6cc:	627b      	str	r3, [r7, #36]	; 0x24
 800d6ce:	687b      	ldr	r3, [r7, #4]
 800d6d0:	785b      	ldrb	r3, [r3, #1]
 800d6d2:	461a      	mov	r2, r3
 800d6d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d6d6:	4293      	cmp	r3, r2
 800d6d8:	d3e6      	bcc.n	800d6a8 <DCD_HandleUsbReset_ISR+0x48>
  }
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINT, 0xFFFFFFFF );
 800d6da:	687b      	ldr	r3, [r7, #4]
 800d6dc:	691b      	ldr	r3, [r3, #16]
 800d6de:	f04f 32ff 	mov.w	r2, #4294967295
 800d6e2:	619a      	str	r2, [r3, #24]
  
  daintmsk.ep.in = 1;
 800d6e4:	2301      	movs	r3, #1
 800d6e6:	843b      	strh	r3, [r7, #32]
  daintmsk.ep.out = 1;
 800d6e8:	2301      	movs	r3, #1
 800d6ea:	847b      	strh	r3, [r7, #34]	; 0x22
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINTMSK, daintmsk.d32 );
 800d6ec:	687b      	ldr	r3, [r7, #4]
 800d6ee:	691b      	ldr	r3, [r3, #16]
 800d6f0:	6a3a      	ldr	r2, [r7, #32]
 800d6f2:	61da      	str	r2, [r3, #28]
  
  doepmsk.b.setup = 1;
 800d6f4:	7f3b      	ldrb	r3, [r7, #28]
 800d6f6:	f043 0308 	orr.w	r3, r3, #8
 800d6fa:	773b      	strb	r3, [r7, #28]
  doepmsk.b.xfercompl = 1;
 800d6fc:	7f3b      	ldrb	r3, [r7, #28]
 800d6fe:	f043 0301 	orr.w	r3, r3, #1
 800d702:	773b      	strb	r3, [r7, #28]
  doepmsk.b.epdisabled = 1;
 800d704:	7f3b      	ldrb	r3, [r7, #28]
 800d706:	f043 0302 	orr.w	r3, r3, #2
 800d70a:	773b      	strb	r3, [r7, #28]
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DOEPMSK, doepmsk.d32 );
 800d70c:	687b      	ldr	r3, [r7, #4]
 800d70e:	691b      	ldr	r3, [r3, #16]
 800d710:	69fa      	ldr	r2, [r7, #28]
 800d712:	615a      	str	r2, [r3, #20]
#ifdef USB_OTG_HS_DEDICATED_EP1_ENABLED   
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DOUTEP1MSK, doepmsk.d32 );
#endif
  diepmsk.b.xfercompl = 1;
 800d714:	7e3b      	ldrb	r3, [r7, #24]
 800d716:	f043 0301 	orr.w	r3, r3, #1
 800d71a:	763b      	strb	r3, [r7, #24]
  diepmsk.b.timeout = 1;
 800d71c:	7e3b      	ldrb	r3, [r7, #24]
 800d71e:	f043 0308 	orr.w	r3, r3, #8
 800d722:	763b      	strb	r3, [r7, #24]
  diepmsk.b.epdisabled = 1;
 800d724:	7e3b      	ldrb	r3, [r7, #24]
 800d726:	f043 0302 	orr.w	r3, r3, #2
 800d72a:	763b      	strb	r3, [r7, #24]

  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DIEPMSK, diepmsk.d32 );
 800d72c:	687b      	ldr	r3, [r7, #4]
 800d72e:	691b      	ldr	r3, [r3, #16]
 800d730:	69ba      	ldr	r2, [r7, #24]
 800d732:	611a      	str	r2, [r3, #16]
#ifdef USB_OTG_HS_DEDICATED_EP1_ENABLED  
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DINEP1MSK, diepmsk.d32 );
#endif
  /* Reset Device Address */
  dcfg.d32 = USB_OTG_READ_REG32( &pdev->regs.DREGS->DCFG);
 800d734:	687b      	ldr	r3, [r7, #4]
 800d736:	691b      	ldr	r3, [r3, #16]
 800d738:	681b      	ldr	r3, [r3, #0]
 800d73a:	617b      	str	r3, [r7, #20]
  dcfg.b.devaddr = 0;
 800d73c:	8abb      	ldrh	r3, [r7, #20]
 800d73e:	f36f 130a 	bfc	r3, #4, #7
 800d742:	82bb      	strh	r3, [r7, #20]
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DCFG, dcfg.d32);
 800d744:	687b      	ldr	r3, [r7, #4]
 800d746:	691b      	ldr	r3, [r3, #16]
 800d748:	697a      	ldr	r2, [r7, #20]
 800d74a:	601a      	str	r2, [r3, #0]
  
  
  /* setup EP0 to receive SETUP packets */
  USB_OTG_EP0_OutStart(pdev);
 800d74c:	6878      	ldr	r0, [r7, #4]
 800d74e:	f7ff f949 	bl	800c9e4 <USB_OTG_EP0_OutStart>
  
  /* Clear interrupt */
  gintsts.d32 = 0;
 800d752:	2300      	movs	r3, #0
 800d754:	60fb      	str	r3, [r7, #12]
  gintsts.b.usbreset = 1;
 800d756:	7b7b      	ldrb	r3, [r7, #13]
 800d758:	f043 0310 	orr.w	r3, r3, #16
 800d75c:	737b      	strb	r3, [r7, #13]
  USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 800d75e:	687b      	ldr	r3, [r7, #4]
 800d760:	68db      	ldr	r3, [r3, #12]
 800d762:	68fa      	ldr	r2, [r7, #12]
 800d764:	615a      	str	r2, [r3, #20]
  
  /*Reset internal state machine */
  USBD_DCD_INT_fops->Reset(pdev);
 800d766:	4b05      	ldr	r3, [pc, #20]	; (800d77c <DCD_HandleUsbReset_ISR+0x11c>)
 800d768:	681b      	ldr	r3, [r3, #0]
 800d76a:	691b      	ldr	r3, [r3, #16]
 800d76c:	6878      	ldr	r0, [r7, #4]
 800d76e:	4798      	blx	r3
  return 1;
 800d770:	2301      	movs	r3, #1
}
 800d772:	4618      	mov	r0, r3
 800d774:	3728      	adds	r7, #40	; 0x28
 800d776:	46bd      	mov	sp, r7
 800d778:	bd80      	pop	{r7, pc}
 800d77a:	bf00      	nop
 800d77c:	200000b0 	.word	0x200000b0

0800d780 <DCD_HandleEnumDone_ISR>:
*         Read the device status register and set the device speed
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_HandleEnumDone_ISR(USB_OTG_CORE_HANDLE *pdev)
{
 800d780:	b580      	push	{r7, lr}
 800d782:	b086      	sub	sp, #24
 800d784:	af00      	add	r7, sp, #0
 800d786:	6078      	str	r0, [r7, #4]
  uint32_t hclk = 168000000;
 800d788:	4b60      	ldr	r3, [pc, #384]	; (800d90c <DCD_HandleEnumDone_ISR+0x18c>)
 800d78a:	617b      	str	r3, [r7, #20]
  
  USB_OTG_GINTSTS_TypeDef  gintsts;
  USB_OTG_GUSBCFG_TypeDef  gusbcfg;
  //RCC_ClocksTypeDef RCC_Clocks;
  USB_OTG_EP0Activate(pdev);
 800d78c:	6878      	ldr	r0, [r7, #4]
 800d78e:	f7fe fd3f 	bl	800c210 <USB_OTG_EP0Activate>
  
  /* Get HCLK frequency */
  //RCC_GetClocksFreq(&RCC_Clocks);
  //hclk = RCC_Clocks.HCLK_Frequency;
  hclk = 168000000;
 800d792:	4b5e      	ldr	r3, [pc, #376]	; (800d90c <DCD_HandleEnumDone_ISR+0x18c>)
 800d794:	617b      	str	r3, [r7, #20]
  /* Clear default TRDT value and Set USB turn-around time based on device speed and PHY interface. */
  gusbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);
 800d796:	687b      	ldr	r3, [r7, #4]
 800d798:	68db      	ldr	r3, [r3, #12]
 800d79a:	68db      	ldr	r3, [r3, #12]
 800d79c:	60fb      	str	r3, [r7, #12]
  gusbcfg.b.usbtrdtim = 0;
 800d79e:	7b7b      	ldrb	r3, [r7, #13]
 800d7a0:	f36f 0385 	bfc	r3, #2, #4
 800d7a4:	737b      	strb	r3, [r7, #13]
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GUSBCFG, gusbcfg.d32);
 800d7a6:	687b      	ldr	r3, [r7, #4]
 800d7a8:	68db      	ldr	r3, [r3, #12]
 800d7aa:	68fa      	ldr	r2, [r7, #12]
 800d7ac:	60da      	str	r2, [r3, #12]
  
  /* Full or High speed */
  if ( USB_OTG_GetDeviceSpeed(pdev) == USB_SPEED_HIGH)
 800d7ae:	6878      	ldr	r0, [r7, #4]
 800d7b0:	f7fe fcfe 	bl	800c1b0 <USB_OTG_GetDeviceSpeed>
 800d7b4:	4603      	mov	r3, r0
 800d7b6:	2b03      	cmp	r3, #3
 800d7b8:	d10c      	bne.n	800d7d4 <DCD_HandleEnumDone_ISR+0x54>
  {
    pdev->cfg.speed            = USB_OTG_SPEED_HIGH;
 800d7ba:	687b      	ldr	r3, [r7, #4]
 800d7bc:	2200      	movs	r2, #0
 800d7be:	709a      	strb	r2, [r3, #2]
    pdev->cfg.mps              = USB_OTG_HS_MAX_PACKET_SIZE ;    
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d7c6:	809a      	strh	r2, [r3, #4]
    
    /*USBTRD min For HS device*/
    gusbcfg.b.usbtrdtim = 9;
 800d7c8:	7b7b      	ldrb	r3, [r7, #13]
 800d7ca:	2209      	movs	r2, #9
 800d7cc:	f362 0385 	bfi	r3, r2, #2, #4
 800d7d0:	737b      	strb	r3, [r7, #13]
 800d7d2:	e088      	b.n	800d8e6 <DCD_HandleEnumDone_ISR+0x166>
  }
  else
  {
    pdev->cfg.speed            = USB_OTG_SPEED_FULL;
 800d7d4:	687b      	ldr	r3, [r7, #4]
 800d7d6:	2201      	movs	r2, #1
 800d7d8:	709a      	strb	r2, [r3, #2]
    pdev->cfg.mps              = USB_OTG_FS_MAX_PACKET_SIZE ; 
 800d7da:	687b      	ldr	r3, [r7, #4]
 800d7dc:	2240      	movs	r2, #64	; 0x40
 800d7de:	809a      	strh	r2, [r3, #4]
    /* The USBTRD is configured according to the tables below, depending on AHB frequency 
    used by application. In the low AHB frequency range it is used to stretch enough the USB response 
    time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access 
    latency to the Data FIFO */
    
    if((hclk >= 15000000)&&(hclk < 16000000))
 800d7e0:	697b      	ldr	r3, [r7, #20]
 800d7e2:	4a4b      	ldr	r2, [pc, #300]	; (800d910 <DCD_HandleEnumDone_ISR+0x190>)
 800d7e4:	4293      	cmp	r3, r2
 800d7e6:	d309      	bcc.n	800d7fc <DCD_HandleEnumDone_ISR+0x7c>
 800d7e8:	697b      	ldr	r3, [r7, #20]
 800d7ea:	4a4a      	ldr	r2, [pc, #296]	; (800d914 <DCD_HandleEnumDone_ISR+0x194>)
 800d7ec:	4293      	cmp	r3, r2
 800d7ee:	d205      	bcs.n	800d7fc <DCD_HandleEnumDone_ISR+0x7c>
    {
      /* hclk Clock Range between 15-16 MHz */
      gusbcfg.b.usbtrdtim = 0xE;
 800d7f0:	7b7b      	ldrb	r3, [r7, #13]
 800d7f2:	220e      	movs	r2, #14
 800d7f4:	f362 0385 	bfi	r3, r2, #2, #4
 800d7f8:	737b      	strb	r3, [r7, #13]
 800d7fa:	e074      	b.n	800d8e6 <DCD_HandleEnumDone_ISR+0x166>
    }
    
    else if((hclk >= 16000000)&&(hclk < 17100000))
 800d7fc:	697b      	ldr	r3, [r7, #20]
 800d7fe:	4a45      	ldr	r2, [pc, #276]	; (800d914 <DCD_HandleEnumDone_ISR+0x194>)
 800d800:	4293      	cmp	r3, r2
 800d802:	d309      	bcc.n	800d818 <DCD_HandleEnumDone_ISR+0x98>
 800d804:	697b      	ldr	r3, [r7, #20]
 800d806:	4a44      	ldr	r2, [pc, #272]	; (800d918 <DCD_HandleEnumDone_ISR+0x198>)
 800d808:	4293      	cmp	r3, r2
 800d80a:	d805      	bhi.n	800d818 <DCD_HandleEnumDone_ISR+0x98>
    {
      /* hclk Clock Range between 16-17.1 MHz */
      gusbcfg.b.usbtrdtim = 0xD;
 800d80c:	7b7b      	ldrb	r3, [r7, #13]
 800d80e:	220d      	movs	r2, #13
 800d810:	f362 0385 	bfi	r3, r2, #2, #4
 800d814:	737b      	strb	r3, [r7, #13]
 800d816:	e066      	b.n	800d8e6 <DCD_HandleEnumDone_ISR+0x166>
    }
    
    else if((hclk >= 17100000)&&(hclk < 18400000))
 800d818:	697b      	ldr	r3, [r7, #20]
 800d81a:	4a3f      	ldr	r2, [pc, #252]	; (800d918 <DCD_HandleEnumDone_ISR+0x198>)
 800d81c:	4293      	cmp	r3, r2
 800d81e:	d909      	bls.n	800d834 <DCD_HandleEnumDone_ISR+0xb4>
 800d820:	697b      	ldr	r3, [r7, #20]
 800d822:	4a3e      	ldr	r2, [pc, #248]	; (800d91c <DCD_HandleEnumDone_ISR+0x19c>)
 800d824:	4293      	cmp	r3, r2
 800d826:	d205      	bcs.n	800d834 <DCD_HandleEnumDone_ISR+0xb4>
    {
      /* hclk Clock Range between 17-18.4 MHz */
      gusbcfg.b.usbtrdtim = 0xC;
 800d828:	7b7b      	ldrb	r3, [r7, #13]
 800d82a:	220c      	movs	r2, #12
 800d82c:	f362 0385 	bfi	r3, r2, #2, #4
 800d830:	737b      	strb	r3, [r7, #13]
 800d832:	e058      	b.n	800d8e6 <DCD_HandleEnumDone_ISR+0x166>
    }
    
    else if((hclk >= 18400000)&&(hclk < 20000000))
 800d834:	697b      	ldr	r3, [r7, #20]
 800d836:	4a39      	ldr	r2, [pc, #228]	; (800d91c <DCD_HandleEnumDone_ISR+0x19c>)
 800d838:	4293      	cmp	r3, r2
 800d83a:	d309      	bcc.n	800d850 <DCD_HandleEnumDone_ISR+0xd0>
 800d83c:	697b      	ldr	r3, [r7, #20]
 800d83e:	4a38      	ldr	r2, [pc, #224]	; (800d920 <DCD_HandleEnumDone_ISR+0x1a0>)
 800d840:	4293      	cmp	r3, r2
 800d842:	d805      	bhi.n	800d850 <DCD_HandleEnumDone_ISR+0xd0>
    {
      /* hclk Clock Range between 18.4-20 MHz */
      gusbcfg.b.usbtrdtim = 0xB;
 800d844:	7b7b      	ldrb	r3, [r7, #13]
 800d846:	220b      	movs	r2, #11
 800d848:	f362 0385 	bfi	r3, r2, #2, #4
 800d84c:	737b      	strb	r3, [r7, #13]
 800d84e:	e04a      	b.n	800d8e6 <DCD_HandleEnumDone_ISR+0x166>
    }
    
    else if((hclk >= 20000000)&&(hclk < 21800000))
 800d850:	697b      	ldr	r3, [r7, #20]
 800d852:	4a33      	ldr	r2, [pc, #204]	; (800d920 <DCD_HandleEnumDone_ISR+0x1a0>)
 800d854:	4293      	cmp	r3, r2
 800d856:	d909      	bls.n	800d86c <DCD_HandleEnumDone_ISR+0xec>
 800d858:	697b      	ldr	r3, [r7, #20]
 800d85a:	4a32      	ldr	r2, [pc, #200]	; (800d924 <DCD_HandleEnumDone_ISR+0x1a4>)
 800d85c:	4293      	cmp	r3, r2
 800d85e:	d805      	bhi.n	800d86c <DCD_HandleEnumDone_ISR+0xec>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      gusbcfg.b.usbtrdtim = 0xA;
 800d860:	7b7b      	ldrb	r3, [r7, #13]
 800d862:	220a      	movs	r2, #10
 800d864:	f362 0385 	bfi	r3, r2, #2, #4
 800d868:	737b      	strb	r3, [r7, #13]
 800d86a:	e03c      	b.n	800d8e6 <DCD_HandleEnumDone_ISR+0x166>
    }
    
    else if((hclk >= 21800000)&&(hclk < 24000000))
 800d86c:	697b      	ldr	r3, [r7, #20]
 800d86e:	4a2d      	ldr	r2, [pc, #180]	; (800d924 <DCD_HandleEnumDone_ISR+0x1a4>)
 800d870:	4293      	cmp	r3, r2
 800d872:	d909      	bls.n	800d888 <DCD_HandleEnumDone_ISR+0x108>
 800d874:	697b      	ldr	r3, [r7, #20]
 800d876:	4a2c      	ldr	r2, [pc, #176]	; (800d928 <DCD_HandleEnumDone_ISR+0x1a8>)
 800d878:	4293      	cmp	r3, r2
 800d87a:	d205      	bcs.n	800d888 <DCD_HandleEnumDone_ISR+0x108>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      gusbcfg.b.usbtrdtim = 0x9;
 800d87c:	7b7b      	ldrb	r3, [r7, #13]
 800d87e:	2209      	movs	r2, #9
 800d880:	f362 0385 	bfi	r3, r2, #2, #4
 800d884:	737b      	strb	r3, [r7, #13]
 800d886:	e02e      	b.n	800d8e6 <DCD_HandleEnumDone_ISR+0x166>
    }
    
    else if((hclk >= 24000000)&&(hclk < 26600000))
 800d888:	697b      	ldr	r3, [r7, #20]
 800d88a:	4a27      	ldr	r2, [pc, #156]	; (800d928 <DCD_HandleEnumDone_ISR+0x1a8>)
 800d88c:	4293      	cmp	r3, r2
 800d88e:	d309      	bcc.n	800d8a4 <DCD_HandleEnumDone_ISR+0x124>
 800d890:	697b      	ldr	r3, [r7, #20]
 800d892:	4a26      	ldr	r2, [pc, #152]	; (800d92c <DCD_HandleEnumDone_ISR+0x1ac>)
 800d894:	4293      	cmp	r3, r2
 800d896:	d805      	bhi.n	800d8a4 <DCD_HandleEnumDone_ISR+0x124>
    {
      /* hclk Clock Range between 24-26.6 MHz */
      gusbcfg.b.usbtrdtim = 0x8;
 800d898:	7b7b      	ldrb	r3, [r7, #13]
 800d89a:	2208      	movs	r2, #8
 800d89c:	f362 0385 	bfi	r3, r2, #2, #4
 800d8a0:	737b      	strb	r3, [r7, #13]
 800d8a2:	e020      	b.n	800d8e6 <DCD_HandleEnumDone_ISR+0x166>
    }
    
    else if((hclk >= 26600000)&&(hclk < 30000000))
 800d8a4:	697b      	ldr	r3, [r7, #20]
 800d8a6:	4a21      	ldr	r2, [pc, #132]	; (800d92c <DCD_HandleEnumDone_ISR+0x1ac>)
 800d8a8:	4293      	cmp	r3, r2
 800d8aa:	d909      	bls.n	800d8c0 <DCD_HandleEnumDone_ISR+0x140>
 800d8ac:	697b      	ldr	r3, [r7, #20]
 800d8ae:	4a20      	ldr	r2, [pc, #128]	; (800d930 <DCD_HandleEnumDone_ISR+0x1b0>)
 800d8b0:	4293      	cmp	r3, r2
 800d8b2:	d805      	bhi.n	800d8c0 <DCD_HandleEnumDone_ISR+0x140>
    {
      /* hclk Clock Range between 26.6-30 MHz */
      gusbcfg.b.usbtrdtim = 0x7;
 800d8b4:	7b7b      	ldrb	r3, [r7, #13]
 800d8b6:	2207      	movs	r2, #7
 800d8b8:	f362 0385 	bfi	r3, r2, #2, #4
 800d8bc:	737b      	strb	r3, [r7, #13]
 800d8be:	e012      	b.n	800d8e6 <DCD_HandleEnumDone_ISR+0x166>
    }
    
    else if((hclk >= 30000000)&&(hclk < 34300000))
 800d8c0:	697b      	ldr	r3, [r7, #20]
 800d8c2:	4a1b      	ldr	r2, [pc, #108]	; (800d930 <DCD_HandleEnumDone_ISR+0x1b0>)
 800d8c4:	4293      	cmp	r3, r2
 800d8c6:	d909      	bls.n	800d8dc <DCD_HandleEnumDone_ISR+0x15c>
 800d8c8:	697b      	ldr	r3, [r7, #20]
 800d8ca:	4a1a      	ldr	r2, [pc, #104]	; (800d934 <DCD_HandleEnumDone_ISR+0x1b4>)
 800d8cc:	4293      	cmp	r3, r2
 800d8ce:	d805      	bhi.n	800d8dc <DCD_HandleEnumDone_ISR+0x15c>
    {
      /* hclk Clock Range between 30-34.3 MHz */
      gusbcfg.b.usbtrdtim= 0x6;
 800d8d0:	7b7b      	ldrb	r3, [r7, #13]
 800d8d2:	2206      	movs	r2, #6
 800d8d4:	f362 0385 	bfi	r3, r2, #2, #4
 800d8d8:	737b      	strb	r3, [r7, #13]
 800d8da:	e004      	b.n	800d8e6 <DCD_HandleEnumDone_ISR+0x166>
    } 
    
    else /* if(hclk >= 34300000) */
    {
      /* hclk Clock Range between 34.3-168 MHz */
      gusbcfg.b.usbtrdtim = 0x5;
 800d8dc:	7b7b      	ldrb	r3, [r7, #13]
 800d8de:	2205      	movs	r2, #5
 800d8e0:	f362 0385 	bfi	r3, r2, #2, #4
 800d8e4:	737b      	strb	r3, [r7, #13]
    }
  }

  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GUSBCFG, gusbcfg.d32);
 800d8e6:	687b      	ldr	r3, [r7, #4]
 800d8e8:	68db      	ldr	r3, [r3, #12]
 800d8ea:	68fa      	ldr	r2, [r7, #12]
 800d8ec:	60da      	str	r2, [r3, #12]
  
  /* Clear interrupt */
  gintsts.d32 = 0;
 800d8ee:	2300      	movs	r3, #0
 800d8f0:	613b      	str	r3, [r7, #16]
  gintsts.b.enumdone = 1;
 800d8f2:	7c7b      	ldrb	r3, [r7, #17]
 800d8f4:	f043 0320 	orr.w	r3, r3, #32
 800d8f8:	747b      	strb	r3, [r7, #17]
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTSTS, gintsts.d32 );
 800d8fa:	687b      	ldr	r3, [r7, #4]
 800d8fc:	68db      	ldr	r3, [r3, #12]
 800d8fe:	693a      	ldr	r2, [r7, #16]
 800d900:	615a      	str	r2, [r3, #20]
  return 1;
 800d902:	2301      	movs	r3, #1
}
 800d904:	4618      	mov	r0, r3
 800d906:	3718      	adds	r7, #24
 800d908:	46bd      	mov	sp, r7
 800d90a:	bd80      	pop	{r7, pc}
 800d90c:	0a037a00 	.word	0x0a037a00
 800d910:	00e4e1c0 	.word	0x00e4e1c0
 800d914:	00f42400 	.word	0x00f42400
 800d918:	0104ecdf 	.word	0x0104ecdf
 800d91c:	0118c300 	.word	0x0118c300
 800d920:	01312cff 	.word	0x01312cff
 800d924:	014ca43f 	.word	0x014ca43f
 800d928:	016e3600 	.word	0x016e3600
 800d92c:	0195e23f 	.word	0x0195e23f
 800d930:	01c9c37f 	.word	0x01c9c37f
 800d934:	020b605f 	.word	0x020b605f

0800d938 <DCD_IsoINIncomplete_ISR>:
*         handle the ISO IN incomplete interrupt
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_IsoINIncomplete_ISR(USB_OTG_CORE_HANDLE *pdev)
{
 800d938:	b580      	push	{r7, lr}
 800d93a:	b084      	sub	sp, #16
 800d93c:	af00      	add	r7, sp, #0
 800d93e:	6078      	str	r0, [r7, #4]
  USB_OTG_GINTSTS_TypeDef gintsts;  
  
  gintsts.d32 = 0;
 800d940:	2300      	movs	r3, #0
 800d942:	60fb      	str	r3, [r7, #12]

  USBD_DCD_INT_fops->IsoINIncomplete (pdev); 
 800d944:	4b08      	ldr	r3, [pc, #32]	; (800d968 <DCD_IsoINIncomplete_ISR+0x30>)
 800d946:	681b      	ldr	r3, [r3, #0]
 800d948:	69db      	ldr	r3, [r3, #28]
 800d94a:	6878      	ldr	r0, [r7, #4]
 800d94c:	4798      	blx	r3
  
  /* Clear interrupt */
  gintsts.b.incomplisoin = 1;
 800d94e:	7bbb      	ldrb	r3, [r7, #14]
 800d950:	f043 0310 	orr.w	r3, r3, #16
 800d954:	73bb      	strb	r3, [r7, #14]
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 800d956:	687b      	ldr	r3, [r7, #4]
 800d958:	68db      	ldr	r3, [r3, #12]
 800d95a:	68fa      	ldr	r2, [r7, #12]
 800d95c:	615a      	str	r2, [r3, #20]
  
  return 1;
 800d95e:	2301      	movs	r3, #1
}
 800d960:	4618      	mov	r0, r3
 800d962:	3710      	adds	r7, #16
 800d964:	46bd      	mov	sp, r7
 800d966:	bd80      	pop	{r7, pc}
 800d968:	200000b0 	.word	0x200000b0

0800d96c <DCD_IsoOUTIncomplete_ISR>:
*         handle the ISO OUT incomplete interrupt
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_IsoOUTIncomplete_ISR(USB_OTG_CORE_HANDLE *pdev)
{
 800d96c:	b580      	push	{r7, lr}
 800d96e:	b084      	sub	sp, #16
 800d970:	af00      	add	r7, sp, #0
 800d972:	6078      	str	r0, [r7, #4]
  USB_OTG_GINTSTS_TypeDef gintsts;  
  
  gintsts.d32 = 0;
 800d974:	2300      	movs	r3, #0
 800d976:	60fb      	str	r3, [r7, #12]

  USBD_DCD_INT_fops->IsoOUTIncomplete (pdev); 
 800d978:	4b08      	ldr	r3, [pc, #32]	; (800d99c <DCD_IsoOUTIncomplete_ISR+0x30>)
 800d97a:	681b      	ldr	r3, [r3, #0]
 800d97c:	6a1b      	ldr	r3, [r3, #32]
 800d97e:	6878      	ldr	r0, [r7, #4]
 800d980:	4798      	blx	r3
  
  /* Clear interrupt */
  gintsts.b.incomplisoout = 1;
 800d982:	7bbb      	ldrb	r3, [r7, #14]
 800d984:	f043 0320 	orr.w	r3, r3, #32
 800d988:	73bb      	strb	r3, [r7, #14]
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	68db      	ldr	r3, [r3, #12]
 800d98e:	68fa      	ldr	r2, [r7, #12]
 800d990:	615a      	str	r2, [r3, #20]
  return 1;
 800d992:	2301      	movs	r3, #1
}
 800d994:	4618      	mov	r0, r3
 800d996:	3710      	adds	r7, #16
 800d998:	46bd      	mov	sp, r7
 800d99a:	bd80      	pop	{r7, pc}
 800d99c:	200000b0 	.word	0x200000b0

0800d9a0 <DCD_ReadDevInEP>:
*         Reads ep flags
* @param  pdev: device instance
* @retval status
*/
static uint32_t DCD_ReadDevInEP (USB_OTG_CORE_HANDLE *pdev, uint8_t epnum)
{
 800d9a0:	b480      	push	{r7}
 800d9a2:	b087      	sub	sp, #28
 800d9a4:	af00      	add	r7, sp, #0
 800d9a6:	6078      	str	r0, [r7, #4]
 800d9a8:	460b      	mov	r3, r1
 800d9aa:	70fb      	strb	r3, [r7, #3]
  uint32_t v, msk, emp;
  msk = USB_OTG_READ_REG32(&pdev->regs.DREGS->DIEPMSK);
 800d9ac:	687b      	ldr	r3, [r7, #4]
 800d9ae:	691b      	ldr	r3, [r3, #16]
 800d9b0:	691b      	ldr	r3, [r3, #16]
 800d9b2:	617b      	str	r3, [r7, #20]
  emp = USB_OTG_READ_REG32(&pdev->regs.DREGS->DIEPEMPMSK);
 800d9b4:	687b      	ldr	r3, [r7, #4]
 800d9b6:	691b      	ldr	r3, [r3, #16]
 800d9b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d9ba:	613b      	str	r3, [r7, #16]
  msk |= ((emp >> epnum) & 0x1) << 7;
 800d9bc:	78fb      	ldrb	r3, [r7, #3]
 800d9be:	693a      	ldr	r2, [r7, #16]
 800d9c0:	fa22 f303 	lsr.w	r3, r2, r3
 800d9c4:	01db      	lsls	r3, r3, #7
 800d9c6:	b2db      	uxtb	r3, r3
 800d9c8:	697a      	ldr	r2, [r7, #20]
 800d9ca:	4313      	orrs	r3, r2
 800d9cc:	617b      	str	r3, [r7, #20]
  v = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[epnum]->DIEPINT) & msk;
 800d9ce:	78fb      	ldrb	r3, [r7, #3]
 800d9d0:	687a      	ldr	r2, [r7, #4]
 800d9d2:	3304      	adds	r3, #4
 800d9d4:	009b      	lsls	r3, r3, #2
 800d9d6:	4413      	add	r3, r2
 800d9d8:	689b      	ldr	r3, [r3, #8]
 800d9da:	689b      	ldr	r3, [r3, #8]
 800d9dc:	697a      	ldr	r2, [r7, #20]
 800d9de:	4013      	ands	r3, r2
 800d9e0:	60fb      	str	r3, [r7, #12]
  return v;
 800d9e2:	68fb      	ldr	r3, [r7, #12]
}
 800d9e4:	4618      	mov	r0, r3
 800d9e6:	371c      	adds	r7, #28
 800d9e8:	46bd      	mov	sp, r7
 800d9ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9ee:	4770      	bx	lr

0800d9f0 <usbd_cdc_Init>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
uint8_t  usbd_cdc_Init (void  *pdev, 
                               uint8_t cfgidx)
{
 800d9f0:	b580      	push	{r7, lr}
 800d9f2:	b084      	sub	sp, #16
 800d9f4:	af00      	add	r7, sp, #0
 800d9f6:	6078      	str	r0, [r7, #4]
 800d9f8:	460b      	mov	r3, r1
 800d9fa:	70fb      	strb	r3, [r7, #3]
  uint8_t *pbuf;

  /* Open EP IN */
  DCD_EP_Open(pdev,
 800d9fc:	2302      	movs	r3, #2
 800d9fe:	2240      	movs	r2, #64	; 0x40
 800da00:	2181      	movs	r1, #129	; 0x81
 800da02:	6878      	ldr	r0, [r7, #4]
 800da04:	f7ff f8a9 	bl	800cb5a <DCD_EP_Open>
              CDC_IN_EP,
              CDC_DATA_IN_PACKET_SIZE,
              USB_OTG_EP_BULK);
  
  /* Open EP OUT */
  DCD_EP_Open(pdev,
 800da08:	2302      	movs	r3, #2
 800da0a:	2240      	movs	r2, #64	; 0x40
 800da0c:	2101      	movs	r1, #1
 800da0e:	6878      	ldr	r0, [r7, #4]
 800da10:	f7ff f8a3 	bl	800cb5a <DCD_EP_Open>
              CDC_OUT_EP,
              CDC_DATA_OUT_PACKET_SIZE,
              USB_OTG_EP_BULK);
  
  /* Open Command IN EP */
  DCD_EP_Open(pdev,
 800da14:	2303      	movs	r3, #3
 800da16:	2208      	movs	r2, #8
 800da18:	2182      	movs	r1, #130	; 0x82
 800da1a:	6878      	ldr	r0, [r7, #4]
 800da1c:	f7ff f89d 	bl	800cb5a <DCD_EP_Open>
              CDC_CMD_EP,
              CDC_CMD_PACKET_SZE,
              USB_OTG_EP_INT);
  
  pbuf = (uint8_t *)USBD_DeviceDesc;
 800da20:	4b0b      	ldr	r3, [pc, #44]	; (800da50 <usbd_cdc_Init+0x60>)
 800da22:	60fb      	str	r3, [r7, #12]
  pbuf[4] = DEVICE_CLASS_CDC;
 800da24:	68fb      	ldr	r3, [r7, #12]
 800da26:	3304      	adds	r3, #4
 800da28:	2202      	movs	r2, #2
 800da2a:	701a      	strb	r2, [r3, #0]
  pbuf[5] = DEVICE_SUBCLASS_CDC;
 800da2c:	68fb      	ldr	r3, [r7, #12]
 800da2e:	3305      	adds	r3, #5
 800da30:	2200      	movs	r2, #0
 800da32:	701a      	strb	r2, [r3, #0]
  
  /* Initialize the Interface physical components */
  APP_FOPS.pIf_Init();
 800da34:	4b07      	ldr	r3, [pc, #28]	; (800da54 <usbd_cdc_Init+0x64>)
 800da36:	681b      	ldr	r3, [r3, #0]
 800da38:	4798      	blx	r3

  /* Prepare Out endpoint to receive next packet */
  DCD_EP_PrepareRx(pdev,
 800da3a:	2340      	movs	r3, #64	; 0x40
 800da3c:	4a06      	ldr	r2, [pc, #24]	; (800da58 <usbd_cdc_Init+0x68>)
 800da3e:	2101      	movs	r1, #1
 800da40:	6878      	ldr	r0, [r7, #4]
 800da42:	f7ff f91e 	bl	800cc82 <DCD_EP_PrepareRx>
                   CDC_OUT_EP,
                   (uint8_t*)(USB_Rx_Buffer),
                   CDC_DATA_OUT_PACKET_SIZE);
  
  return USBD_OK;
 800da46:	2300      	movs	r3, #0
}
 800da48:	4618      	mov	r0, r3
 800da4a:	3710      	adds	r7, #16
 800da4c:	46bd      	mov	sp, r7
 800da4e:	bd80      	pop	{r7, pc}
 800da50:	200001f8 	.word	0x200001f8
 800da54:	200001c8 	.word	0x200001c8
 800da58:	20008e68 	.word	0x20008e68

0800da5c <usbd_cdc_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
uint8_t  usbd_cdc_DeInit (void  *pdev, 
                                 uint8_t cfgidx)
{
 800da5c:	b580      	push	{r7, lr}
 800da5e:	b082      	sub	sp, #8
 800da60:	af00      	add	r7, sp, #0
 800da62:	6078      	str	r0, [r7, #4]
 800da64:	460b      	mov	r3, r1
 800da66:	70fb      	strb	r3, [r7, #3]
  /* Open EP IN */
  DCD_EP_Close(pdev,
 800da68:	2181      	movs	r1, #129	; 0x81
 800da6a:	6878      	ldr	r0, [r7, #4]
 800da6c:	f7ff f8cd 	bl	800cc0a <DCD_EP_Close>
              CDC_IN_EP);
  
  /* Open EP OUT */
  DCD_EP_Close(pdev,
 800da70:	2101      	movs	r1, #1
 800da72:	6878      	ldr	r0, [r7, #4]
 800da74:	f7ff f8c9 	bl	800cc0a <DCD_EP_Close>
              CDC_OUT_EP);
  
  /* Open Command IN EP */
  DCD_EP_Close(pdev,
 800da78:	2182      	movs	r1, #130	; 0x82
 800da7a:	6878      	ldr	r0, [r7, #4]
 800da7c:	f7ff f8c5 	bl	800cc0a <DCD_EP_Close>
              CDC_CMD_EP);

  /* Restore default state of the Interface physical components */
  APP_FOPS.pIf_DeInit();
 800da80:	4b03      	ldr	r3, [pc, #12]	; (800da90 <usbd_cdc_DeInit+0x34>)
 800da82:	685b      	ldr	r3, [r3, #4]
 800da84:	4798      	blx	r3
  
  return USBD_OK;
 800da86:	2300      	movs	r3, #0
}
 800da88:	4618      	mov	r0, r3
 800da8a:	3708      	adds	r7, #8
 800da8c:	46bd      	mov	sp, r7
 800da8e:	bd80      	pop	{r7, pc}
 800da90:	200001c8 	.word	0x200001c8

0800da94 <usbd_cdc_Setup>:
  * @param  req: usb requests
  * @retval status
  */
uint8_t  usbd_cdc_Setup (void  *pdev, 
                                USB_SETUP_REQ *req)
{
 800da94:	b580      	push	{r7, lr}
 800da96:	b082      	sub	sp, #8
 800da98:	af00      	add	r7, sp, #0
 800da9a:	6078      	str	r0, [r7, #4]
 800da9c:	6039      	str	r1, [r7, #0]
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800da9e:	683b      	ldr	r3, [r7, #0]
 800daa0:	781b      	ldrb	r3, [r3, #0]
 800daa2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800daa6:	2b00      	cmp	r3, #0
 800daa8:	d03d      	beq.n	800db26 <usbd_cdc_Setup+0x92>
 800daaa:	2b20      	cmp	r3, #32
 800daac:	d135      	bne.n	800db1a <usbd_cdc_Setup+0x86>
  {
    /* CDC Class Requests -------------------------------*/
  case USB_REQ_TYPE_CLASS :
      /* Check if the request is a data setup packet */
      if (req->wLength)
 800daae:	683b      	ldr	r3, [r7, #0]
 800dab0:	88db      	ldrh	r3, [r3, #6]
 800dab2:	2b00      	cmp	r3, #0
 800dab4:	d027      	beq.n	800db06 <usbd_cdc_Setup+0x72>
      {
        /* Check if the request is Device-to-Host */
        if (req->bmRequest & 0x80)
 800dab6:	683b      	ldr	r3, [r7, #0]
 800dab8:	781b      	ldrb	r3, [r3, #0]
 800daba:	b25b      	sxtb	r3, r3
 800dabc:	2b00      	cmp	r3, #0
 800dabe:	da10      	bge.n	800dae2 <usbd_cdc_Setup+0x4e>
        {
          /* Get the data to be sent to Host from interface layer */
          APP_FOPS.pIf_Ctrl(req->bRequest, CmdBuff, req->wLength);
 800dac0:	4b2f      	ldr	r3, [pc, #188]	; (800db80 <usbd_cdc_Setup+0xec>)
 800dac2:	689b      	ldr	r3, [r3, #8]
 800dac4:	683a      	ldr	r2, [r7, #0]
 800dac6:	7852      	ldrb	r2, [r2, #1]
 800dac8:	4610      	mov	r0, r2
 800daca:	683a      	ldr	r2, [r7, #0]
 800dacc:	88d2      	ldrh	r2, [r2, #6]
 800dace:	492d      	ldr	r1, [pc, #180]	; (800db84 <usbd_cdc_Setup+0xf0>)
 800dad0:	4798      	blx	r3
          
          /* Send the data to the host */
          USBD_CtlSendData (pdev, 
 800dad2:	683b      	ldr	r3, [r7, #0]
 800dad4:	88db      	ldrh	r3, [r3, #6]
 800dad6:	461a      	mov	r2, r3
 800dad8:	492a      	ldr	r1, [pc, #168]	; (800db84 <usbd_cdc_Setup+0xf0>)
 800dada:	6878      	ldr	r0, [r7, #4]
 800dadc:	f000 fbcd 	bl	800e27a <USBD_CtlSendData>
 800dae0:	e019      	b.n	800db16 <usbd_cdc_Setup+0x82>
                            req->wLength);          
        }
        else /* Host-to-Device request */
        {
          /* Set the value of the current command to be processed */
          cdcCmd = req->bRequest;
 800dae2:	683b      	ldr	r3, [r7, #0]
 800dae4:	785b      	ldrb	r3, [r3, #1]
 800dae6:	461a      	mov	r2, r3
 800dae8:	4b27      	ldr	r3, [pc, #156]	; (800db88 <usbd_cdc_Setup+0xf4>)
 800daea:	601a      	str	r2, [r3, #0]
          cdcLen = req->wLength;
 800daec:	683b      	ldr	r3, [r7, #0]
 800daee:	88db      	ldrh	r3, [r3, #6]
 800daf0:	461a      	mov	r2, r3
 800daf2:	4b26      	ldr	r3, [pc, #152]	; (800db8c <usbd_cdc_Setup+0xf8>)
 800daf4:	601a      	str	r2, [r3, #0]
          
          /* Prepare the reception of the buffer over EP0
          Next step: the received data will be managed in usbd_cdc_EP0_TxSent() 
          function. */
          USBD_CtlPrepareRx (pdev,
 800daf6:	683b      	ldr	r3, [r7, #0]
 800daf8:	88db      	ldrh	r3, [r3, #6]
 800dafa:	461a      	mov	r2, r3
 800dafc:	4921      	ldr	r1, [pc, #132]	; (800db84 <usbd_cdc_Setup+0xf0>)
 800dafe:	6878      	ldr	r0, [r7, #4]
 800db00:	f000 fbef 	bl	800e2e2 <USBD_CtlPrepareRx>
 800db04:	e007      	b.n	800db16 <usbd_cdc_Setup+0x82>
        }
      }
      else /* No Data request */
      {
        /* Transfer the command to the interface layer */
        APP_FOPS.pIf_Ctrl(req->bRequest, NULL, 0);
 800db06:	4b1e      	ldr	r3, [pc, #120]	; (800db80 <usbd_cdc_Setup+0xec>)
 800db08:	689b      	ldr	r3, [r3, #8]
 800db0a:	683a      	ldr	r2, [r7, #0]
 800db0c:	7852      	ldrb	r2, [r2, #1]
 800db0e:	4610      	mov	r0, r2
 800db10:	2200      	movs	r2, #0
 800db12:	2100      	movs	r1, #0
 800db14:	4798      	blx	r3
      }
      
      return USBD_OK;
 800db16:	2300      	movs	r3, #0
 800db18:	e02e      	b.n	800db78 <usbd_cdc_Setup+0xe4>
      
    default:
      USBD_CtlError (pdev, req);
 800db1a:	6839      	ldr	r1, [r7, #0]
 800db1c:	6878      	ldr	r0, [r7, #4]
 800db1e:	f001 f878 	bl	800ec12 <USBD_CtlError>
      return USBD_FAIL;
 800db22:	2302      	movs	r3, #2
 800db24:	e028      	b.n	800db78 <usbd_cdc_Setup+0xe4>
    
    /* Standard Requests -------------------------------*/
  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800db26:	683b      	ldr	r3, [r7, #0]
 800db28:	785b      	ldrb	r3, [r3, #1]
 800db2a:	2b0b      	cmp	r3, #11
 800db2c:	d012      	beq.n	800db54 <usbd_cdc_Setup+0xc0>
 800db2e:	2b0b      	cmp	r3, #11
 800db30:	dc21      	bgt.n	800db76 <usbd_cdc_Setup+0xe2>
 800db32:	2b06      	cmp	r3, #6
 800db34:	d002      	beq.n	800db3c <usbd_cdc_Setup+0xa8>
 800db36:	2b0a      	cmp	r3, #10
 800db38:	d006      	beq.n	800db48 <usbd_cdc_Setup+0xb4>
 800db3a:	e01c      	b.n	800db76 <usbd_cdc_Setup+0xe2>
    {
    case USB_REQ_GET_DESCRIPTOR: 
      USBD_CtlError (pdev, req);
 800db3c:	6839      	ldr	r1, [r7, #0]
 800db3e:	6878      	ldr	r0, [r7, #4]
 800db40:	f001 f867 	bl	800ec12 <USBD_CtlError>
      return USBD_FAIL;
 800db44:	2302      	movs	r3, #2
 800db46:	e017      	b.n	800db78 <usbd_cdc_Setup+0xe4>
      
    case USB_REQ_GET_INTERFACE :
      USBD_CtlSendData (pdev,
 800db48:	2201      	movs	r2, #1
 800db4a:	4911      	ldr	r1, [pc, #68]	; (800db90 <usbd_cdc_Setup+0xfc>)
 800db4c:	6878      	ldr	r0, [r7, #4]
 800db4e:	f000 fb94 	bl	800e27a <USBD_CtlSendData>
                        (uint8_t *)&usbd_cdc_AltSet,
                        1);
      break;
 800db52:	e010      	b.n	800db76 <usbd_cdc_Setup+0xe2>
      
    case USB_REQ_SET_INTERFACE :
      if ((uint8_t)(req->wValue) < USBD_ITF_MAX_NUM)
 800db54:	683b      	ldr	r3, [r7, #0]
 800db56:	885b      	ldrh	r3, [r3, #2]
 800db58:	b2db      	uxtb	r3, r3
 800db5a:	2b00      	cmp	r3, #0
 800db5c:	d106      	bne.n	800db6c <usbd_cdc_Setup+0xd8>
      {
        usbd_cdc_AltSet = (uint8_t)(req->wValue);
 800db5e:	683b      	ldr	r3, [r7, #0]
 800db60:	885b      	ldrh	r3, [r3, #2]
 800db62:	b2db      	uxtb	r3, r3
 800db64:	461a      	mov	r2, r3
 800db66:	4b0a      	ldr	r3, [pc, #40]	; (800db90 <usbd_cdc_Setup+0xfc>)
 800db68:	601a      	str	r2, [r3, #0]
      else
      {
        /* Call the error management function (command will be nacked */
        USBD_CtlError (pdev, req);
      }
      break;
 800db6a:	e003      	b.n	800db74 <usbd_cdc_Setup+0xe0>
        USBD_CtlError (pdev, req);
 800db6c:	6839      	ldr	r1, [r7, #0]
 800db6e:	6878      	ldr	r0, [r7, #4]
 800db70:	f001 f84f 	bl	800ec12 <USBD_CtlError>
      break;
 800db74:	bf00      	nop
    }
  }
  return USBD_OK;
 800db76:	2300      	movs	r3, #0
}
 800db78:	4618      	mov	r0, r3
 800db7a:	3708      	adds	r7, #8
 800db7c:	46bd      	mov	sp, r7
 800db7e:	bd80      	pop	{r7, pc}
 800db80:	200001c8 	.word	0x200001c8
 800db84:	20008ea8 	.word	0x20008ea8
 800db88:	20000054 	.word	0x20000054
 800db8c:	20008524 	.word	0x20008524
 800db90:	20008510 	.word	0x20008510

0800db94 <usbd_cdc_EP0_RxReady>:
  *         Data received on control endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  usbd_cdc_EP0_RxReady (void  *pdev)
{ 
 800db94:	b580      	push	{r7, lr}
 800db96:	b082      	sub	sp, #8
 800db98:	af00      	add	r7, sp, #0
 800db9a:	6078      	str	r0, [r7, #4]
  if (cdcCmd != NO_CMD)
 800db9c:	4b09      	ldr	r3, [pc, #36]	; (800dbc4 <usbd_cdc_EP0_RxReady+0x30>)
 800db9e:	681b      	ldr	r3, [r3, #0]
 800dba0:	2bff      	cmp	r3, #255	; 0xff
 800dba2:	d00a      	beq.n	800dbba <usbd_cdc_EP0_RxReady+0x26>
  {
    /* Process the data */
    APP_FOPS.pIf_Ctrl(cdcCmd, CmdBuff, cdcLen);
 800dba4:	4b08      	ldr	r3, [pc, #32]	; (800dbc8 <usbd_cdc_EP0_RxReady+0x34>)
 800dba6:	689b      	ldr	r3, [r3, #8]
 800dba8:	4a06      	ldr	r2, [pc, #24]	; (800dbc4 <usbd_cdc_EP0_RxReady+0x30>)
 800dbaa:	6810      	ldr	r0, [r2, #0]
 800dbac:	4a07      	ldr	r2, [pc, #28]	; (800dbcc <usbd_cdc_EP0_RxReady+0x38>)
 800dbae:	6812      	ldr	r2, [r2, #0]
 800dbb0:	4907      	ldr	r1, [pc, #28]	; (800dbd0 <usbd_cdc_EP0_RxReady+0x3c>)
 800dbb2:	4798      	blx	r3
    
    /* Reset the command variable to default value */
    cdcCmd = NO_CMD;
 800dbb4:	4b03      	ldr	r3, [pc, #12]	; (800dbc4 <usbd_cdc_EP0_RxReady+0x30>)
 800dbb6:	22ff      	movs	r2, #255	; 0xff
 800dbb8:	601a      	str	r2, [r3, #0]
  }
  
  return USBD_OK;
 800dbba:	2300      	movs	r3, #0
}
 800dbbc:	4618      	mov	r0, r3
 800dbbe:	3708      	adds	r7, #8
 800dbc0:	46bd      	mov	sp, r7
 800dbc2:	bd80      	pop	{r7, pc}
 800dbc4:	20000054 	.word	0x20000054
 800dbc8:	200001c8 	.word	0x200001c8
 800dbcc:	20008524 	.word	0x20008524
 800dbd0:	20008ea8 	.word	0x20008ea8

0800dbd4 <usbd_cdc_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
uint8_t  usbd_cdc_DataIn (void *pdev, uint8_t epnum)
{
 800dbd4:	b580      	push	{r7, lr}
 800dbd6:	b084      	sub	sp, #16
 800dbd8:	af00      	add	r7, sp, #0
 800dbda:	6078      	str	r0, [r7, #4]
 800dbdc:	460b      	mov	r3, r1
 800dbde:	70fb      	strb	r3, [r7, #3]
  uint16_t USB_Tx_ptr;
  uint16_t USB_Tx_length;
  
  if (USB_Tx_State == USB_CDC_BUSY)
 800dbe0:	4b28      	ldr	r3, [pc, #160]	; (800dc84 <usbd_cdc_DataIn+0xb0>)
 800dbe2:	781b      	ldrb	r3, [r3, #0]
 800dbe4:	2b01      	cmp	r3, #1
 800dbe6:	d13b      	bne.n	800dc60 <usbd_cdc_DataIn+0x8c>
  {
    if (APP_Rx_length == 0) 
 800dbe8:	4b27      	ldr	r3, [pc, #156]	; (800dc88 <usbd_cdc_DataIn+0xb4>)
 800dbea:	681b      	ldr	r3, [r3, #0]
 800dbec:	2b00      	cmp	r3, #0
 800dbee:	d103      	bne.n	800dbf8 <usbd_cdc_DataIn+0x24>
    {
      USB_Tx_State = USB_CDC_IDLE;
 800dbf0:	4b24      	ldr	r3, [pc, #144]	; (800dc84 <usbd_cdc_DataIn+0xb0>)
 800dbf2:	2200      	movs	r2, #0
 800dbf4:	701a      	strb	r2, [r3, #0]
 800dbf6:	e033      	b.n	800dc60 <usbd_cdc_DataIn+0x8c>
    }
    else 
    {
      if (APP_Rx_length > CDC_DATA_IN_PACKET_SIZE){
 800dbf8:	4b23      	ldr	r3, [pc, #140]	; (800dc88 <usbd_cdc_DataIn+0xb4>)
 800dbfa:	681b      	ldr	r3, [r3, #0]
 800dbfc:	2b40      	cmp	r3, #64	; 0x40
 800dbfe:	d90f      	bls.n	800dc20 <usbd_cdc_DataIn+0x4c>
        USB_Tx_ptr = APP_Rx_ptr_out;
 800dc00:	4b22      	ldr	r3, [pc, #136]	; (800dc8c <usbd_cdc_DataIn+0xb8>)
 800dc02:	681b      	ldr	r3, [r3, #0]
 800dc04:	81fb      	strh	r3, [r7, #14]
        USB_Tx_length = CDC_DATA_IN_PACKET_SIZE;
 800dc06:	2340      	movs	r3, #64	; 0x40
 800dc08:	81bb      	strh	r3, [r7, #12]
        
        APP_Rx_ptr_out += CDC_DATA_IN_PACKET_SIZE;
 800dc0a:	4b20      	ldr	r3, [pc, #128]	; (800dc8c <usbd_cdc_DataIn+0xb8>)
 800dc0c:	681b      	ldr	r3, [r3, #0]
 800dc0e:	3340      	adds	r3, #64	; 0x40
 800dc10:	4a1e      	ldr	r2, [pc, #120]	; (800dc8c <usbd_cdc_DataIn+0xb8>)
 800dc12:	6013      	str	r3, [r2, #0]
        APP_Rx_length -= CDC_DATA_IN_PACKET_SIZE;    
 800dc14:	4b1c      	ldr	r3, [pc, #112]	; (800dc88 <usbd_cdc_DataIn+0xb4>)
 800dc16:	681b      	ldr	r3, [r3, #0]
 800dc18:	3b40      	subs	r3, #64	; 0x40
 800dc1a:	4a1b      	ldr	r2, [pc, #108]	; (800dc88 <usbd_cdc_DataIn+0xb4>)
 800dc1c:	6013      	str	r3, [r2, #0]
 800dc1e:	e015      	b.n	800dc4c <usbd_cdc_DataIn+0x78>
      }
      else 
      {
        USB_Tx_ptr = APP_Rx_ptr_out;
 800dc20:	4b1a      	ldr	r3, [pc, #104]	; (800dc8c <usbd_cdc_DataIn+0xb8>)
 800dc22:	681b      	ldr	r3, [r3, #0]
 800dc24:	81fb      	strh	r3, [r7, #14]
        USB_Tx_length = APP_Rx_length;
 800dc26:	4b18      	ldr	r3, [pc, #96]	; (800dc88 <usbd_cdc_DataIn+0xb4>)
 800dc28:	681b      	ldr	r3, [r3, #0]
 800dc2a:	81bb      	strh	r3, [r7, #12]
        
        APP_Rx_ptr_out += APP_Rx_length;
 800dc2c:	4b17      	ldr	r3, [pc, #92]	; (800dc8c <usbd_cdc_DataIn+0xb8>)
 800dc2e:	681a      	ldr	r2, [r3, #0]
 800dc30:	4b15      	ldr	r3, [pc, #84]	; (800dc88 <usbd_cdc_DataIn+0xb4>)
 800dc32:	681b      	ldr	r3, [r3, #0]
 800dc34:	4413      	add	r3, r2
 800dc36:	4a15      	ldr	r2, [pc, #84]	; (800dc8c <usbd_cdc_DataIn+0xb8>)
 800dc38:	6013      	str	r3, [r2, #0]
        APP_Rx_length = 0;
 800dc3a:	4b13      	ldr	r3, [pc, #76]	; (800dc88 <usbd_cdc_DataIn+0xb4>)
 800dc3c:	2200      	movs	r2, #0
 800dc3e:	601a      	str	r2, [r3, #0]
        if(USB_Tx_length == CDC_DATA_IN_PACKET_SIZE)
 800dc40:	89bb      	ldrh	r3, [r7, #12]
 800dc42:	2b40      	cmp	r3, #64	; 0x40
 800dc44:	d102      	bne.n	800dc4c <usbd_cdc_DataIn+0x78>
        {
          USB_Tx_State = USB_CDC_ZLP;
 800dc46:	4b0f      	ldr	r3, [pc, #60]	; (800dc84 <usbd_cdc_DataIn+0xb0>)
 800dc48:	2202      	movs	r2, #2
 800dc4a:	701a      	strb	r2, [r3, #0]
      }
      
      /* Prepare the available data buffer to be sent on IN endpoint */
      DCD_EP_Tx (pdev,
                 CDC_IN_EP,
                 (uint8_t*)&APP_Rx_Buffer[USB_Tx_ptr],
 800dc4c:	89fb      	ldrh	r3, [r7, #14]
      DCD_EP_Tx (pdev,
 800dc4e:	4a10      	ldr	r2, [pc, #64]	; (800dc90 <usbd_cdc_DataIn+0xbc>)
 800dc50:	441a      	add	r2, r3
 800dc52:	89bb      	ldrh	r3, [r7, #12]
 800dc54:	2181      	movs	r1, #129	; 0x81
 800dc56:	6878      	ldr	r0, [r7, #4]
 800dc58:	f7ff f855 	bl	800cd06 <DCD_EP_Tx>
                 USB_Tx_length);
      return USBD_OK;
 800dc5c:	2300      	movs	r3, #0
 800dc5e:	e00d      	b.n	800dc7c <usbd_cdc_DataIn+0xa8>
    }
  }  
  
  /* Avoid any asynchronous transfer during ZLP */
  if (USB_Tx_State == USB_CDC_ZLP)
 800dc60:	4b08      	ldr	r3, [pc, #32]	; (800dc84 <usbd_cdc_DataIn+0xb0>)
 800dc62:	781b      	ldrb	r3, [r3, #0]
 800dc64:	2b02      	cmp	r3, #2
 800dc66:	d108      	bne.n	800dc7a <usbd_cdc_DataIn+0xa6>
  {
    /*Send ZLP to indicate the end of the current transfer */
    DCD_EP_Tx (pdev,
 800dc68:	2300      	movs	r3, #0
 800dc6a:	2200      	movs	r2, #0
 800dc6c:	2181      	movs	r1, #129	; 0x81
 800dc6e:	6878      	ldr	r0, [r7, #4]
 800dc70:	f7ff f849 	bl	800cd06 <DCD_EP_Tx>
               CDC_IN_EP,
               NULL,
               0);
    
    USB_Tx_State = USB_CDC_IDLE;
 800dc74:	4b03      	ldr	r3, [pc, #12]	; (800dc84 <usbd_cdc_DataIn+0xb0>)
 800dc76:	2200      	movs	r2, #0
 800dc78:	701a      	strb	r2, [r3, #0]
  }
  return USBD_OK;
 800dc7a:	2300      	movs	r3, #0
}
 800dc7c:	4618      	mov	r0, r3
 800dc7e:	3710      	adds	r7, #16
 800dc80:	46bd      	mov	sp, r7
 800dc82:	bd80      	pop	{r7, pc}
 800dc84:	20008520 	.word	0x20008520
 800dc88:	2000851c 	.word	0x2000851c
 800dc8c:	20008518 	.word	0x20008518
 800dc90:	20008eb0 	.word	0x20008eb0

0800dc94 <usbd_cdc_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
uint8_t  usbd_cdc_DataOut (void *pdev, uint8_t epnum)
{      
 800dc94:	b580      	push	{r7, lr}
 800dc96:	b084      	sub	sp, #16
 800dc98:	af00      	add	r7, sp, #0
 800dc9a:	6078      	str	r0, [r7, #4]
 800dc9c:	460b      	mov	r3, r1
 800dc9e:	70fb      	strb	r3, [r7, #3]
  uint16_t USB_Rx_Cnt;
  
  /* Get the received data buffer and update the counter */
  USB_Rx_Cnt = ((USB_OTG_CORE_HANDLE*)pdev)->dev.out_ep[epnum].xfer_count;
 800dca0:	78fa      	ldrb	r2, [r7, #3]
 800dca2:	6879      	ldr	r1, [r7, #4]
 800dca4:	4613      	mov	r3, r2
 800dca6:	009b      	lsls	r3, r3, #2
 800dca8:	4413      	add	r3, r2
 800dcaa:	00db      	lsls	r3, r3, #3
 800dcac:	440b      	add	r3, r1
 800dcae:	f503 7363 	add.w	r3, r3, #908	; 0x38c
 800dcb2:	681b      	ldr	r3, [r3, #0]
 800dcb4:	81fb      	strh	r3, [r7, #14]
  
  /* USB data will be immediately processed, this allow next USB traffic being 
  NAKed till the end of the application Xfer */
  APP_FOPS.pIf_DataRx(USB_Rx_Buffer, USB_Rx_Cnt);
 800dcb6:	4b08      	ldr	r3, [pc, #32]	; (800dcd8 <usbd_cdc_DataOut+0x44>)
 800dcb8:	691b      	ldr	r3, [r3, #16]
 800dcba:	89fa      	ldrh	r2, [r7, #14]
 800dcbc:	4611      	mov	r1, r2
 800dcbe:	4807      	ldr	r0, [pc, #28]	; (800dcdc <usbd_cdc_DataOut+0x48>)
 800dcc0:	4798      	blx	r3
  
  /* Prepare Out endpoint to receive next packet */
  DCD_EP_PrepareRx(pdev,
 800dcc2:	2340      	movs	r3, #64	; 0x40
 800dcc4:	4a05      	ldr	r2, [pc, #20]	; (800dcdc <usbd_cdc_DataOut+0x48>)
 800dcc6:	2101      	movs	r1, #1
 800dcc8:	6878      	ldr	r0, [r7, #4]
 800dcca:	f7fe ffda 	bl	800cc82 <DCD_EP_PrepareRx>
                   CDC_OUT_EP,
                   (uint8_t*)(USB_Rx_Buffer),
                   CDC_DATA_OUT_PACKET_SIZE);
  
  return USBD_OK;
 800dcce:	2300      	movs	r3, #0
}
 800dcd0:	4618      	mov	r0, r3
 800dcd2:	3710      	adds	r7, #16
 800dcd4:	46bd      	mov	sp, r7
 800dcd6:	bd80      	pop	{r7, pc}
 800dcd8:	200001c8 	.word	0x200001c8
 800dcdc:	20008e68 	.word	0x20008e68

0800dce0 <usbd_cdc_SOF>:
  * @param  pdev: instance
  * @param  epnum: endpoint number
  * @retval status
  */
uint8_t  usbd_cdc_SOF (void *pdev)
{      
 800dce0:	b580      	push	{r7, lr}
 800dce2:	b082      	sub	sp, #8
 800dce4:	af00      	add	r7, sp, #0
 800dce6:	6078      	str	r0, [r7, #4]
  static uint32_t FrameCount = 0;
  
  if (FrameCount++ == CDC_IN_FRAME_INTERVAL)
 800dce8:	4b08      	ldr	r3, [pc, #32]	; (800dd0c <usbd_cdc_SOF+0x2c>)
 800dcea:	681b      	ldr	r3, [r3, #0]
 800dcec:	1c5a      	adds	r2, r3, #1
 800dcee:	4907      	ldr	r1, [pc, #28]	; (800dd0c <usbd_cdc_SOF+0x2c>)
 800dcf0:	600a      	str	r2, [r1, #0]
 800dcf2:	2b01      	cmp	r3, #1
 800dcf4:	d105      	bne.n	800dd02 <usbd_cdc_SOF+0x22>
  {
    /* Reset the frame counter */
    FrameCount = 0;
 800dcf6:	4b05      	ldr	r3, [pc, #20]	; (800dd0c <usbd_cdc_SOF+0x2c>)
 800dcf8:	2200      	movs	r2, #0
 800dcfa:	601a      	str	r2, [r3, #0]
    
    /* Check the data to be sent through IN pipe */
    Handle_USBAsynchXfer(pdev);
 800dcfc:	6878      	ldr	r0, [r7, #4]
 800dcfe:	f000 f807 	bl	800dd10 <Handle_USBAsynchXfer>
  }
  
  return USBD_OK;
 800dd02:	2300      	movs	r3, #0
}
 800dd04:	4618      	mov	r0, r3
 800dd06:	3708      	adds	r7, #8
 800dd08:	46bd      	mov	sp, r7
 800dd0a:	bd80      	pop	{r7, pc}
 800dd0c:	20008528 	.word	0x20008528

0800dd10 <Handle_USBAsynchXfer>:
  *         Send data to USB
  * @param  pdev: instance
  * @retval None
  */
static void Handle_USBAsynchXfer (void *pdev)
{
 800dd10:	b580      	push	{r7, lr}
 800dd12:	b084      	sub	sp, #16
 800dd14:	af00      	add	r7, sp, #0
 800dd16:	6078      	str	r0, [r7, #4]
  uint16_t USB_Tx_ptr;
  uint16_t USB_Tx_length;
  
  if(USB_Tx_State == USB_CDC_IDLE)
 800dd18:	4b32      	ldr	r3, [pc, #200]	; (800dde4 <Handle_USBAsynchXfer+0xd4>)
 800dd1a:	781b      	ldrb	r3, [r3, #0]
 800dd1c:	2b00      	cmp	r3, #0
 800dd1e:	d15e      	bne.n	800ddde <Handle_USBAsynchXfer+0xce>
  {
    if (APP_Rx_ptr_out == APP_RX_DATA_SIZE)
 800dd20:	4b31      	ldr	r3, [pc, #196]	; (800dde8 <Handle_USBAsynchXfer+0xd8>)
 800dd22:	681b      	ldr	r3, [r3, #0]
 800dd24:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800dd28:	d102      	bne.n	800dd30 <Handle_USBAsynchXfer+0x20>
    {
      APP_Rx_ptr_out = 0;
 800dd2a:	4b2f      	ldr	r3, [pc, #188]	; (800dde8 <Handle_USBAsynchXfer+0xd8>)
 800dd2c:	2200      	movs	r2, #0
 800dd2e:	601a      	str	r2, [r3, #0]
    }
    
    if(APP_Rx_ptr_out == APP_Rx_ptr_in) 
 800dd30:	4b2d      	ldr	r3, [pc, #180]	; (800dde8 <Handle_USBAsynchXfer+0xd8>)
 800dd32:	681a      	ldr	r2, [r3, #0]
 800dd34:	4b2d      	ldr	r3, [pc, #180]	; (800ddec <Handle_USBAsynchXfer+0xdc>)
 800dd36:	681b      	ldr	r3, [r3, #0]
 800dd38:	429a      	cmp	r2, r3
 800dd3a:	d103      	bne.n	800dd44 <Handle_USBAsynchXfer+0x34>
    {
      USB_Tx_State = USB_CDC_IDLE; 
 800dd3c:	4b29      	ldr	r3, [pc, #164]	; (800dde4 <Handle_USBAsynchXfer+0xd4>)
 800dd3e:	2200      	movs	r2, #0
 800dd40:	701a      	strb	r2, [r3, #0]
      return;
 800dd42:	e04c      	b.n	800ddde <Handle_USBAsynchXfer+0xce>
    }
    
    if(APP_Rx_ptr_out > APP_Rx_ptr_in) /* rollback */
 800dd44:	4b28      	ldr	r3, [pc, #160]	; (800dde8 <Handle_USBAsynchXfer+0xd8>)
 800dd46:	681a      	ldr	r2, [r3, #0]
 800dd48:	4b28      	ldr	r3, [pc, #160]	; (800ddec <Handle_USBAsynchXfer+0xdc>)
 800dd4a:	681b      	ldr	r3, [r3, #0]
 800dd4c:	429a      	cmp	r2, r3
 800dd4e:	d906      	bls.n	800dd5e <Handle_USBAsynchXfer+0x4e>
    { 
      APP_Rx_length = APP_RX_DATA_SIZE - APP_Rx_ptr_out;
 800dd50:	4b25      	ldr	r3, [pc, #148]	; (800dde8 <Handle_USBAsynchXfer+0xd8>)
 800dd52:	681b      	ldr	r3, [r3, #0]
 800dd54:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800dd58:	4a25      	ldr	r2, [pc, #148]	; (800ddf0 <Handle_USBAsynchXfer+0xe0>)
 800dd5a:	6013      	str	r3, [r2, #0]
 800dd5c:	e006      	b.n	800dd6c <Handle_USBAsynchXfer+0x5c>
      
    }
    else 
    {
      APP_Rx_length = APP_Rx_ptr_in - APP_Rx_ptr_out;
 800dd5e:	4b23      	ldr	r3, [pc, #140]	; (800ddec <Handle_USBAsynchXfer+0xdc>)
 800dd60:	681a      	ldr	r2, [r3, #0]
 800dd62:	4b21      	ldr	r3, [pc, #132]	; (800dde8 <Handle_USBAsynchXfer+0xd8>)
 800dd64:	681b      	ldr	r3, [r3, #0]
 800dd66:	1ad3      	subs	r3, r2, r3
 800dd68:	4a21      	ldr	r2, [pc, #132]	; (800ddf0 <Handle_USBAsynchXfer+0xe0>)
 800dd6a:	6013      	str	r3, [r2, #0]
    }
#ifdef USB_OTG_HS_INTERNAL_DMA_ENABLED
    APP_Rx_length &= ~0x03;
#endif /* USB_OTG_HS_INTERNAL_DMA_ENABLED */
    
    if (APP_Rx_length > CDC_DATA_IN_PACKET_SIZE)
 800dd6c:	4b20      	ldr	r3, [pc, #128]	; (800ddf0 <Handle_USBAsynchXfer+0xe0>)
 800dd6e:	681b      	ldr	r3, [r3, #0]
 800dd70:	2b40      	cmp	r3, #64	; 0x40
 800dd72:	d912      	bls.n	800dd9a <Handle_USBAsynchXfer+0x8a>
    {
      USB_Tx_ptr = APP_Rx_ptr_out;
 800dd74:	4b1c      	ldr	r3, [pc, #112]	; (800dde8 <Handle_USBAsynchXfer+0xd8>)
 800dd76:	681b      	ldr	r3, [r3, #0]
 800dd78:	81fb      	strh	r3, [r7, #14]
      USB_Tx_length = CDC_DATA_IN_PACKET_SIZE;
 800dd7a:	2340      	movs	r3, #64	; 0x40
 800dd7c:	81bb      	strh	r3, [r7, #12]
      
      APP_Rx_ptr_out += CDC_DATA_IN_PACKET_SIZE;	
 800dd7e:	4b1a      	ldr	r3, [pc, #104]	; (800dde8 <Handle_USBAsynchXfer+0xd8>)
 800dd80:	681b      	ldr	r3, [r3, #0]
 800dd82:	3340      	adds	r3, #64	; 0x40
 800dd84:	4a18      	ldr	r2, [pc, #96]	; (800dde8 <Handle_USBAsynchXfer+0xd8>)
 800dd86:	6013      	str	r3, [r2, #0]
      APP_Rx_length -= CDC_DATA_IN_PACKET_SIZE;
 800dd88:	4b19      	ldr	r3, [pc, #100]	; (800ddf0 <Handle_USBAsynchXfer+0xe0>)
 800dd8a:	681b      	ldr	r3, [r3, #0]
 800dd8c:	3b40      	subs	r3, #64	; 0x40
 800dd8e:	4a18      	ldr	r2, [pc, #96]	; (800ddf0 <Handle_USBAsynchXfer+0xe0>)
 800dd90:	6013      	str	r3, [r2, #0]
      USB_Tx_State = USB_CDC_BUSY;
 800dd92:	4b14      	ldr	r3, [pc, #80]	; (800dde4 <Handle_USBAsynchXfer+0xd4>)
 800dd94:	2201      	movs	r2, #1
 800dd96:	701a      	strb	r2, [r3, #0]
 800dd98:	e019      	b.n	800ddce <Handle_USBAsynchXfer+0xbe>
    }
    else
    {
      USB_Tx_ptr = APP_Rx_ptr_out;
 800dd9a:	4b13      	ldr	r3, [pc, #76]	; (800dde8 <Handle_USBAsynchXfer+0xd8>)
 800dd9c:	681b      	ldr	r3, [r3, #0]
 800dd9e:	81fb      	strh	r3, [r7, #14]
      USB_Tx_length = APP_Rx_length;
 800dda0:	4b13      	ldr	r3, [pc, #76]	; (800ddf0 <Handle_USBAsynchXfer+0xe0>)
 800dda2:	681b      	ldr	r3, [r3, #0]
 800dda4:	81bb      	strh	r3, [r7, #12]
      
      APP_Rx_ptr_out += APP_Rx_length;
 800dda6:	4b10      	ldr	r3, [pc, #64]	; (800dde8 <Handle_USBAsynchXfer+0xd8>)
 800dda8:	681a      	ldr	r2, [r3, #0]
 800ddaa:	4b11      	ldr	r3, [pc, #68]	; (800ddf0 <Handle_USBAsynchXfer+0xe0>)
 800ddac:	681b      	ldr	r3, [r3, #0]
 800ddae:	4413      	add	r3, r2
 800ddb0:	4a0d      	ldr	r2, [pc, #52]	; (800dde8 <Handle_USBAsynchXfer+0xd8>)
 800ddb2:	6013      	str	r3, [r2, #0]
      APP_Rx_length = 0;
 800ddb4:	4b0e      	ldr	r3, [pc, #56]	; (800ddf0 <Handle_USBAsynchXfer+0xe0>)
 800ddb6:	2200      	movs	r2, #0
 800ddb8:	601a      	str	r2, [r3, #0]
      if(USB_Tx_length == CDC_DATA_IN_PACKET_SIZE)
 800ddba:	89bb      	ldrh	r3, [r7, #12]
 800ddbc:	2b40      	cmp	r3, #64	; 0x40
 800ddbe:	d103      	bne.n	800ddc8 <Handle_USBAsynchXfer+0xb8>
      {
        USB_Tx_State = USB_CDC_ZLP;
 800ddc0:	4b08      	ldr	r3, [pc, #32]	; (800dde4 <Handle_USBAsynchXfer+0xd4>)
 800ddc2:	2202      	movs	r2, #2
 800ddc4:	701a      	strb	r2, [r3, #0]
 800ddc6:	e002      	b.n	800ddce <Handle_USBAsynchXfer+0xbe>
      }
      else
      {
        USB_Tx_State = USB_CDC_BUSY;
 800ddc8:	4b06      	ldr	r3, [pc, #24]	; (800dde4 <Handle_USBAsynchXfer+0xd4>)
 800ddca:	2201      	movs	r2, #1
 800ddcc:	701a      	strb	r2, [r3, #0]
      }
    }
    
    DCD_EP_Tx (pdev,
               CDC_IN_EP,
               (uint8_t*)&APP_Rx_Buffer[USB_Tx_ptr],
 800ddce:	89fb      	ldrh	r3, [r7, #14]
    DCD_EP_Tx (pdev,
 800ddd0:	4a08      	ldr	r2, [pc, #32]	; (800ddf4 <Handle_USBAsynchXfer+0xe4>)
 800ddd2:	441a      	add	r2, r3
 800ddd4:	89bb      	ldrh	r3, [r7, #12]
 800ddd6:	2181      	movs	r1, #129	; 0x81
 800ddd8:	6878      	ldr	r0, [r7, #4]
 800ddda:	f7fe ff94 	bl	800cd06 <DCD_EP_Tx>
               USB_Tx_length);
  }  
}
 800ddde:	3710      	adds	r7, #16
 800dde0:	46bd      	mov	sp, r7
 800dde2:	bd80      	pop	{r7, pc}
 800dde4:	20008520 	.word	0x20008520
 800dde8:	20008518 	.word	0x20008518
 800ddec:	20008514 	.word	0x20008514
 800ddf0:	2000851c 	.word	0x2000851c
 800ddf4:	20008eb0 	.word	0x20008eb0

0800ddf8 <USBD_cdc_GetCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_cdc_GetCfgDesc (uint8_t speed, uint16_t *length)
{
 800ddf8:	b480      	push	{r7}
 800ddfa:	b083      	sub	sp, #12
 800ddfc:	af00      	add	r7, sp, #0
 800ddfe:	4603      	mov	r3, r0
 800de00:	6039      	str	r1, [r7, #0]
 800de02:	71fb      	strb	r3, [r7, #7]
  *length = sizeof (usbd_cdc_CfgDesc);
 800de04:	683b      	ldr	r3, [r7, #0]
 800de06:	2243      	movs	r2, #67	; 0x43
 800de08:	801a      	strh	r2, [r3, #0]
  return usbd_cdc_CfgDesc;
 800de0a:	4b03      	ldr	r3, [pc, #12]	; (800de18 <USBD_cdc_GetCfgDesc+0x20>)
}
 800de0c:	4618      	mov	r0, r3
 800de0e:	370c      	adds	r7, #12
 800de10:	46bd      	mov	sp, r7
 800de12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de16:	4770      	bx	lr
 800de18:	20000010 	.word	0x20000010

0800de1c <USBD_Init>:
void USBD_Init(USB_OTG_CORE_HANDLE *pdev,
               USB_OTG_CORE_ID_TypeDef coreID,
               USBD_DEVICE *pDevice,                  
               USBD_Class_cb_TypeDef *class_cb, 
               USBD_Usr_cb_TypeDef *usr_cb)
{
 800de1c:	b580      	push	{r7, lr}
 800de1e:	b084      	sub	sp, #16
 800de20:	af00      	add	r7, sp, #0
 800de22:	60f8      	str	r0, [r7, #12]
 800de24:	607a      	str	r2, [r7, #4]
 800de26:	603b      	str	r3, [r7, #0]
 800de28:	460b      	mov	r3, r1
 800de2a:	72fb      	strb	r3, [r7, #11]
  /* Hardware Init */
  USB_OTG_BSP_Init(pdev);  
 800de2c:	68f8      	ldr	r0, [r7, #12]
 800de2e:	f00a fadd 	bl	80183ec <USB_OTG_BSP_Init>
  
  USBD_DeInit(pdev);
 800de32:	68f8      	ldr	r0, [r7, #12]
 800de34:	f000 f81d 	bl	800de72 <USBD_DeInit>
  
  /*Register class and user callbacks */
  pdev->dev.class_cb = class_cb;
 800de38:	68fb      	ldr	r3, [r7, #12]
 800de3a:	683a      	ldr	r2, [r7, #0]
 800de3c:	f8c3 25e4 	str.w	r2, [r3, #1508]	; 0x5e4
  pdev->dev.usr_cb = usr_cb;  
 800de40:	68fb      	ldr	r3, [r7, #12]
 800de42:	69ba      	ldr	r2, [r7, #24]
 800de44:	f8c3 25e8 	str.w	r2, [r3, #1512]	; 0x5e8
  pdev->dev.usr_device = pDevice;    
 800de48:	68fb      	ldr	r3, [r7, #12]
 800de4a:	687a      	ldr	r2, [r7, #4]
 800de4c:	f8c3 25ec 	str.w	r2, [r3, #1516]	; 0x5ec
  
  /* set USB OTG core params */
  DCD_Init(pdev , coreID);
 800de50:	7afb      	ldrb	r3, [r7, #11]
 800de52:	4619      	mov	r1, r3
 800de54:	68f8      	ldr	r0, [r7, #12]
 800de56:	f7fe fdfd 	bl	800ca54 <DCD_Init>
  
  /* Upon Init call usr callback */
  pdev->dev.usr_cb->Init();
 800de5a:	68fb      	ldr	r3, [r7, #12]
 800de5c:	f8d3 35e8 	ldr.w	r3, [r3, #1512]	; 0x5e8
 800de60:	681b      	ldr	r3, [r3, #0]
 800de62:	4798      	blx	r3
  
  /* Enable Interrupts */
  USB_OTG_BSP_EnableInterrupt(pdev);
 800de64:	68f8      	ldr	r0, [r7, #12]
 800de66:	f00a fb09 	bl	801847c <USB_OTG_BSP_EnableInterrupt>
}
 800de6a:	bf00      	nop
 800de6c:	3710      	adds	r7, #16
 800de6e:	46bd      	mov	sp, r7
 800de70:	bd80      	pop	{r7, pc}

0800de72 <USBD_DeInit>:
*         Re-Initialize the device library
* @param  pdev: device instance
* @retval status: status
*/
USBD_Status USBD_DeInit(USB_OTG_CORE_HANDLE *pdev)
{
 800de72:	b480      	push	{r7}
 800de74:	b083      	sub	sp, #12
 800de76:	af00      	add	r7, sp, #0
 800de78:	6078      	str	r0, [r7, #4]
  /* Software Init */
  
  return USBD_OK;
 800de7a:	2300      	movs	r3, #0
}
 800de7c:	4618      	mov	r0, r3
 800de7e:	370c      	adds	r7, #12
 800de80:	46bd      	mov	sp, r7
 800de82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de86:	4770      	bx	lr

0800de88 <USBD_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
static uint8_t USBD_SetupStage(USB_OTG_CORE_HANDLE *pdev)
{
 800de88:	b580      	push	{r7, lr}
 800de8a:	b084      	sub	sp, #16
 800de8c:	af00      	add	r7, sp, #0
 800de8e:	6078      	str	r0, [r7, #4]
  USB_SETUP_REQ req;
  
  USBD_ParseSetupRequest(pdev , &req);
 800de90:	f107 0308 	add.w	r3, r7, #8
 800de94:	4619      	mov	r1, r3
 800de96:	6878      	ldr	r0, [r7, #4]
 800de98:	f000 fe72 	bl	800eb80 <USBD_ParseSetupRequest>
  
  switch (req.bmRequest & 0x1F) 
 800de9c:	7a3b      	ldrb	r3, [r7, #8]
 800de9e:	f003 031f 	and.w	r3, r3, #31
 800dea2:	2b02      	cmp	r3, #2
 800dea4:	d014      	beq.n	800ded0 <USBD_SetupStage+0x48>
 800dea6:	2b02      	cmp	r3, #2
 800dea8:	dc19      	bgt.n	800dede <USBD_SetupStage+0x56>
 800deaa:	2b00      	cmp	r3, #0
 800deac:	d002      	beq.n	800deb4 <USBD_SetupStage+0x2c>
 800deae:	2b01      	cmp	r3, #1
 800deb0:	d007      	beq.n	800dec2 <USBD_SetupStage+0x3a>
 800deb2:	e014      	b.n	800dede <USBD_SetupStage+0x56>
  {
  case USB_REQ_RECIPIENT_DEVICE:   
    USBD_StdDevReq (pdev, &req);
 800deb4:	f107 0308 	add.w	r3, r7, #8
 800deb8:	4619      	mov	r1, r3
 800deba:	6878      	ldr	r0, [r7, #4]
 800debc:	f000 fa76 	bl	800e3ac <USBD_StdDevReq>
    break;
 800dec0:	e016      	b.n	800def0 <USBD_SetupStage+0x68>
    
  case USB_REQ_RECIPIENT_INTERFACE:     
    USBD_StdItfReq(pdev, &req);
 800dec2:	f107 0308 	add.w	r3, r7, #8
 800dec6:	4619      	mov	r1, r3
 800dec8:	6878      	ldr	r0, [r7, #4]
 800deca:	f000 fabf 	bl	800e44c <USBD_StdItfReq>
    break;
 800dece:	e00f      	b.n	800def0 <USBD_SetupStage+0x68>
    
  case USB_REQ_RECIPIENT_ENDPOINT:        
    USBD_StdEPReq(pdev, &req);   
 800ded0:	f107 0308 	add.w	r3, r7, #8
 800ded4:	4619      	mov	r1, r3
 800ded6:	6878      	ldr	r0, [r7, #4]
 800ded8:	f000 faec 	bl	800e4b4 <USBD_StdEPReq>
    break;
 800dedc:	e008      	b.n	800def0 <USBD_SetupStage+0x68>
    
  default:           
    DCD_EP_Stall(pdev , req.bmRequest & 0x80);
 800dede:	7a3b      	ldrb	r3, [r7, #8]
 800dee0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800dee4:	b2db      	uxtb	r3, r3
 800dee6:	4619      	mov	r1, r3
 800dee8:	6878      	ldr	r0, [r7, #4]
 800deea:	f7fe ff48 	bl	800cd7e <DCD_EP_Stall>
    break;
 800deee:	bf00      	nop
  }  
  return USBD_OK;
 800def0:	2300      	movs	r3, #0
}
 800def2:	4618      	mov	r0, r3
 800def4:	3710      	adds	r7, #16
 800def6:	46bd      	mov	sp, r7
 800def8:	bd80      	pop	{r7, pc}

0800defa <USBD_DataOutStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
static uint8_t USBD_DataOutStage(USB_OTG_CORE_HANDLE *pdev , uint8_t epnum)
{
 800defa:	b580      	push	{r7, lr}
 800defc:	b084      	sub	sp, #16
 800defe:	af00      	add	r7, sp, #0
 800df00:	6078      	str	r0, [r7, #4]
 800df02:	460b      	mov	r3, r1
 800df04:	70fb      	strb	r3, [r7, #3]
  USB_OTG_EP *ep;
  
  if(epnum == 0) 
 800df06:	78fb      	ldrb	r3, [r7, #3]
 800df08:	2b00      	cmp	r3, #0
 800df0a:	d144      	bne.n	800df96 <USBD_DataOutStage+0x9c>
  {
    ep = &pdev->dev.out_ep[0];
 800df0c:	687b      	ldr	r3, [r7, #4]
 800df0e:	f503 735d 	add.w	r3, r3, #884	; 0x374
 800df12:	60fb      	str	r3, [r7, #12]
    if ( pdev->dev.device_state == USB_OTG_EP0_DATA_OUT)
 800df14:	687b      	ldr	r3, [r7, #4]
 800df16:	f893 3111 	ldrb.w	r3, [r3, #273]	; 0x111
 800df1a:	2b03      	cmp	r3, #3
 800df1c:	d14e      	bne.n	800dfbc <USBD_DataOutStage+0xc2>
    {
      if(ep->rem_data_len > ep->maxpacket)
 800df1e:	68fb      	ldr	r3, [r7, #12]
 800df20:	69da      	ldr	r2, [r3, #28]
 800df22:	68fb      	ldr	r3, [r7, #12]
 800df24:	689b      	ldr	r3, [r3, #8]
 800df26:	429a      	cmp	r2, r3
 800df28:	d920      	bls.n	800df6c <USBD_DataOutStage+0x72>
      {
        ep->rem_data_len -=  ep->maxpacket;
 800df2a:	68fb      	ldr	r3, [r7, #12]
 800df2c:	69da      	ldr	r2, [r3, #28]
 800df2e:	68fb      	ldr	r3, [r7, #12]
 800df30:	689b      	ldr	r3, [r3, #8]
 800df32:	1ad2      	subs	r2, r2, r3
 800df34:	68fb      	ldr	r3, [r7, #12]
 800df36:	61da      	str	r2, [r3, #28]
        
        if(pdev->cfg.dma_enable == 1)
 800df38:	687b      	ldr	r3, [r7, #4]
 800df3a:	78db      	ldrb	r3, [r3, #3]
 800df3c:	2b01      	cmp	r3, #1
 800df3e:	d106      	bne.n	800df4e <USBD_DataOutStage+0x54>
        {
          /* in slave mode this, is handled by the RxSTSQLvl ISR */
          ep->xfer_buff += ep->maxpacket; 
 800df40:	68fb      	ldr	r3, [r7, #12]
 800df42:	68da      	ldr	r2, [r3, #12]
 800df44:	68fb      	ldr	r3, [r7, #12]
 800df46:	689b      	ldr	r3, [r3, #8]
 800df48:	441a      	add	r2, r3
 800df4a:	68fb      	ldr	r3, [r7, #12]
 800df4c:	60da      	str	r2, [r3, #12]
        }        
        USBD_CtlContinueRx (pdev, 
 800df4e:	68fb      	ldr	r3, [r7, #12]
 800df50:	68d9      	ldr	r1, [r3, #12]
                            ep->xfer_buff,
                            MIN(ep->rem_data_len ,ep->maxpacket));
 800df52:	68fb      	ldr	r3, [r7, #12]
 800df54:	689a      	ldr	r2, [r3, #8]
 800df56:	68fb      	ldr	r3, [r7, #12]
 800df58:	69db      	ldr	r3, [r3, #28]
 800df5a:	4293      	cmp	r3, r2
 800df5c:	bf28      	it	cs
 800df5e:	4613      	movcs	r3, r2
        USBD_CtlContinueRx (pdev, 
 800df60:	b29b      	uxth	r3, r3
 800df62:	461a      	mov	r2, r3
 800df64:	6878      	ldr	r0, [r7, #4]
 800df66:	f000 f9dc 	bl	800e322 <USBD_CtlContinueRx>
 800df6a:	e027      	b.n	800dfbc <USBD_DataOutStage+0xc2>
      }
      else
      {
        if((pdev->dev.class_cb->EP0_RxReady != NULL)&&
 800df6c:	687b      	ldr	r3, [r7, #4]
 800df6e:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800df72:	691b      	ldr	r3, [r3, #16]
 800df74:	2b00      	cmp	r3, #0
 800df76:	d00a      	beq.n	800df8e <USBD_DataOutStage+0x94>
           (pdev->dev.device_status == USB_OTG_CONFIGURED))
 800df78:	687b      	ldr	r3, [r7, #4]
 800df7a:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
        if((pdev->dev.class_cb->EP0_RxReady != NULL)&&
 800df7e:	2b03      	cmp	r3, #3
 800df80:	d105      	bne.n	800df8e <USBD_DataOutStage+0x94>
        {
          pdev->dev.class_cb->EP0_RxReady(pdev); 
 800df82:	687b      	ldr	r3, [r7, #4]
 800df84:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800df88:	691b      	ldr	r3, [r3, #16]
 800df8a:	6878      	ldr	r0, [r7, #4]
 800df8c:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800df8e:	6878      	ldr	r0, [r7, #4]
 800df90:	f000 f9db 	bl	800e34a <USBD_CtlSendStatus>
 800df94:	e012      	b.n	800dfbc <USBD_DataOutStage+0xc2>
      }
    }
  }
  else if((pdev->dev.class_cb->DataOut != NULL)&&
 800df96:	687b      	ldr	r3, [r7, #4]
 800df98:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800df9c:	699b      	ldr	r3, [r3, #24]
 800df9e:	2b00      	cmp	r3, #0
 800dfa0:	d00c      	beq.n	800dfbc <USBD_DataOutStage+0xc2>
          (pdev->dev.device_status == USB_OTG_CONFIGURED))
 800dfa2:	687b      	ldr	r3, [r7, #4]
 800dfa4:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
  else if((pdev->dev.class_cb->DataOut != NULL)&&
 800dfa8:	2b03      	cmp	r3, #3
 800dfaa:	d107      	bne.n	800dfbc <USBD_DataOutStage+0xc2>
  {
    pdev->dev.class_cb->DataOut(pdev, epnum); 
 800dfac:	687b      	ldr	r3, [r7, #4]
 800dfae:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800dfb2:	699b      	ldr	r3, [r3, #24]
 800dfb4:	78fa      	ldrb	r2, [r7, #3]
 800dfb6:	4611      	mov	r1, r2
 800dfb8:	6878      	ldr	r0, [r7, #4]
 800dfba:	4798      	blx	r3
  
  else
  {
    /* Do Nothing */
  }
  return USBD_OK;
 800dfbc:	2300      	movs	r3, #0
}
 800dfbe:	4618      	mov	r0, r3
 800dfc0:	3710      	adds	r7, #16
 800dfc2:	46bd      	mov	sp, r7
 800dfc4:	bd80      	pop	{r7, pc}

0800dfc6 <USBD_DataInStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
static uint8_t USBD_DataInStage(USB_OTG_CORE_HANDLE *pdev , uint8_t epnum)
{
 800dfc6:	b580      	push	{r7, lr}
 800dfc8:	b084      	sub	sp, #16
 800dfca:	af00      	add	r7, sp, #0
 800dfcc:	6078      	str	r0, [r7, #4]
 800dfce:	460b      	mov	r3, r1
 800dfd0:	70fb      	strb	r3, [r7, #3]
  USB_OTG_EP *ep;
  
  if(epnum == 0) 
 800dfd2:	78fb      	ldrb	r3, [r7, #3]
 800dfd4:	2b00      	cmp	r3, #0
 800dfd6:	d177      	bne.n	800e0c8 <USBD_DataInStage+0x102>
  {
    ep = &pdev->dev.in_ep[0];
 800dfd8:	687b      	ldr	r3, [r7, #4]
 800dfda:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800dfde:	60fb      	str	r3, [r7, #12]
    if ( pdev->dev.device_state == USB_OTG_EP0_DATA_IN)
 800dfe0:	687b      	ldr	r3, [r7, #4]
 800dfe2:	f893 3111 	ldrb.w	r3, [r3, #273]	; 0x111
 800dfe6:	2b02      	cmp	r3, #2
 800dfe8:	d161      	bne.n	800e0ae <USBD_DataInStage+0xe8>
    {
      if(ep->rem_data_len > ep->maxpacket)
 800dfea:	68fb      	ldr	r3, [r7, #12]
 800dfec:	69da      	ldr	r2, [r3, #28]
 800dfee:	68fb      	ldr	r3, [r7, #12]
 800dff0:	689b      	ldr	r3, [r3, #8]
 800dff2:	429a      	cmp	r2, r3
 800dff4:	d921      	bls.n	800e03a <USBD_DataInStage+0x74>
      {
        ep->rem_data_len -=  ep->maxpacket;
 800dff6:	68fb      	ldr	r3, [r7, #12]
 800dff8:	69da      	ldr	r2, [r3, #28]
 800dffa:	68fb      	ldr	r3, [r7, #12]
 800dffc:	689b      	ldr	r3, [r3, #8]
 800dffe:	1ad2      	subs	r2, r2, r3
 800e000:	68fb      	ldr	r3, [r7, #12]
 800e002:	61da      	str	r2, [r3, #28]
        if(pdev->cfg.dma_enable == 1)
 800e004:	687b      	ldr	r3, [r7, #4]
 800e006:	78db      	ldrb	r3, [r3, #3]
 800e008:	2b01      	cmp	r3, #1
 800e00a:	d106      	bne.n	800e01a <USBD_DataInStage+0x54>
        {
          /* in slave mode this, is handled by the TxFifoEmpty ISR */
          ep->xfer_buff += ep->maxpacket;
 800e00c:	68fb      	ldr	r3, [r7, #12]
 800e00e:	68da      	ldr	r2, [r3, #12]
 800e010:	68fb      	ldr	r3, [r7, #12]
 800e012:	689b      	ldr	r3, [r3, #8]
 800e014:	441a      	add	r2, r3
 800e016:	68fb      	ldr	r3, [r7, #12]
 800e018:	60da      	str	r2, [r3, #12]
        }
        USBD_CtlContinueSendData (pdev, 
 800e01a:	68fb      	ldr	r3, [r7, #12]
 800e01c:	68d9      	ldr	r1, [r3, #12]
                                  ep->xfer_buff, 
                                  ep->rem_data_len);
 800e01e:	68fb      	ldr	r3, [r7, #12]
 800e020:	69db      	ldr	r3, [r3, #28]
        USBD_CtlContinueSendData (pdev, 
 800e022:	b29b      	uxth	r3, r3
 800e024:	461a      	mov	r2, r3
 800e026:	6878      	ldr	r0, [r7, #4]
 800e028:	f000 f947 	bl	800e2ba <USBD_CtlContinueSendData>
        
        /* Start the transfer */  
        DCD_EP_PrepareRx (pdev,
 800e02c:	2300      	movs	r3, #0
 800e02e:	2200      	movs	r2, #0
 800e030:	2100      	movs	r1, #0
 800e032:	6878      	ldr	r0, [r7, #4]
 800e034:	f7fe fe25 	bl	800cc82 <DCD_EP_PrepareRx>
 800e038:	e039      	b.n	800e0ae <USBD_DataInStage+0xe8>
                          NULL,
                          0);
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((ep->total_data_len % ep->maxpacket == 0) &&
 800e03a:	68fb      	ldr	r3, [r7, #12]
 800e03c:	6a1b      	ldr	r3, [r3, #32]
 800e03e:	68fa      	ldr	r2, [r7, #12]
 800e040:	6892      	ldr	r2, [r2, #8]
 800e042:	fbb3 f1f2 	udiv	r1, r3, r2
 800e046:	fb02 f201 	mul.w	r2, r2, r1
 800e04a:	1a9b      	subs	r3, r3, r2
 800e04c:	2b00      	cmp	r3, #0
 800e04e:	d11a      	bne.n	800e086 <USBD_DataInStage+0xc0>
           (ep->total_data_len >= ep->maxpacket) &&
 800e050:	68fb      	ldr	r3, [r7, #12]
 800e052:	6a1a      	ldr	r2, [r3, #32]
 800e054:	68fb      	ldr	r3, [r7, #12]
 800e056:	689b      	ldr	r3, [r3, #8]
        if((ep->total_data_len % ep->maxpacket == 0) &&
 800e058:	429a      	cmp	r2, r3
 800e05a:	d314      	bcc.n	800e086 <USBD_DataInStage+0xc0>
             (ep->total_data_len < ep->ctl_data_len ))
 800e05c:	68fb      	ldr	r3, [r7, #12]
 800e05e:	6a1a      	ldr	r2, [r3, #32]
 800e060:	68fb      	ldr	r3, [r7, #12]
 800e062:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (ep->total_data_len >= ep->maxpacket) &&
 800e064:	429a      	cmp	r2, r3
 800e066:	d20e      	bcs.n	800e086 <USBD_DataInStage+0xc0>
        {
          
          USBD_CtlContinueSendData(pdev , NULL, 0);
 800e068:	2200      	movs	r2, #0
 800e06a:	2100      	movs	r1, #0
 800e06c:	6878      	ldr	r0, [r7, #4]
 800e06e:	f000 f924 	bl	800e2ba <USBD_CtlContinueSendData>
          ep->ctl_data_len = 0;
 800e072:	68fb      	ldr	r3, [r7, #12]
 800e074:	2200      	movs	r2, #0
 800e076:	625a      	str	r2, [r3, #36]	; 0x24
          
          /* Start the transfer */  
          DCD_EP_PrepareRx (pdev,
 800e078:	2300      	movs	r3, #0
 800e07a:	2200      	movs	r2, #0
 800e07c:	2100      	movs	r1, #0
 800e07e:	6878      	ldr	r0, [r7, #4]
 800e080:	f7fe fdff 	bl	800cc82 <DCD_EP_PrepareRx>
 800e084:	e013      	b.n	800e0ae <USBD_DataInStage+0xe8>
                            NULL,
                            0);
        }
        else
        {
          if((pdev->dev.class_cb->EP0_TxSent != NULL)&&
 800e086:	687b      	ldr	r3, [r7, #4]
 800e088:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800e08c:	68db      	ldr	r3, [r3, #12]
 800e08e:	2b00      	cmp	r3, #0
 800e090:	d00a      	beq.n	800e0a8 <USBD_DataInStage+0xe2>
             (pdev->dev.device_status == USB_OTG_CONFIGURED))
 800e092:	687b      	ldr	r3, [r7, #4]
 800e094:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
          if((pdev->dev.class_cb->EP0_TxSent != NULL)&&
 800e098:	2b03      	cmp	r3, #3
 800e09a:	d105      	bne.n	800e0a8 <USBD_DataInStage+0xe2>
          {
            pdev->dev.class_cb->EP0_TxSent(pdev); 
 800e09c:	687b      	ldr	r3, [r7, #4]
 800e09e:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800e0a2:	68db      	ldr	r3, [r3, #12]
 800e0a4:	6878      	ldr	r0, [r7, #4]
 800e0a6:	4798      	blx	r3
          }          
          USBD_CtlReceiveStatus(pdev);
 800e0a8:	6878      	ldr	r0, [r7, #4]
 800e0aa:	f000 f966 	bl	800e37a <USBD_CtlReceiveStatus>
        }
      }
    }
    if (pdev->dev.test_mode == 1)
 800e0ae:	687b      	ldr	r3, [r7, #4]
 800e0b0:	f893 3116 	ldrb.w	r3, [r3, #278]	; 0x116
 800e0b4:	2b01      	cmp	r3, #1
 800e0b6:	d11a      	bne.n	800e0ee <USBD_DataInStage+0x128>
    {
      USBD_RunTestMode(pdev); 
 800e0b8:	6878      	ldr	r0, [r7, #4]
 800e0ba:	f000 f81d 	bl	800e0f8 <USBD_RunTestMode>
      pdev->dev.test_mode = 0;
 800e0be:	687b      	ldr	r3, [r7, #4]
 800e0c0:	2200      	movs	r2, #0
 800e0c2:	f883 2116 	strb.w	r2, [r3, #278]	; 0x116
 800e0c6:	e012      	b.n	800e0ee <USBD_DataInStage+0x128>
    }
  }
  else if((pdev->dev.class_cb->DataIn != NULL)&& 
 800e0c8:	687b      	ldr	r3, [r7, #4]
 800e0ca:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800e0ce:	695b      	ldr	r3, [r3, #20]
 800e0d0:	2b00      	cmp	r3, #0
 800e0d2:	d00c      	beq.n	800e0ee <USBD_DataInStage+0x128>
          (pdev->dev.device_status == USB_OTG_CONFIGURED))
 800e0d4:	687b      	ldr	r3, [r7, #4]
 800e0d6:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
  else if((pdev->dev.class_cb->DataIn != NULL)&& 
 800e0da:	2b03      	cmp	r3, #3
 800e0dc:	d107      	bne.n	800e0ee <USBD_DataInStage+0x128>
  {
    pdev->dev.class_cb->DataIn(pdev, epnum); 
 800e0de:	687b      	ldr	r3, [r7, #4]
 800e0e0:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800e0e4:	695b      	ldr	r3, [r3, #20]
 800e0e6:	78fa      	ldrb	r2, [r7, #3]
 800e0e8:	4611      	mov	r1, r2
 800e0ea:	6878      	ldr	r0, [r7, #4]
 800e0ec:	4798      	blx	r3
  
  else
  {
    /* Do Nothing */
  }
  return USBD_OK;
 800e0ee:	2300      	movs	r3, #0
}
 800e0f0:	4618      	mov	r0, r3
 800e0f2:	3710      	adds	r7, #16
 800e0f4:	46bd      	mov	sp, r7
 800e0f6:	bd80      	pop	{r7, pc}

0800e0f8 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
static uint8_t  USBD_RunTestMode (USB_OTG_CORE_HANDLE  *pdev) 
{
 800e0f8:	b480      	push	{r7}
 800e0fa:	b083      	sub	sp, #12
 800e0fc:	af00      	add	r7, sp, #0
 800e0fe:	6078      	str	r0, [r7, #4]
  USB_OTG_WRITE_REG32(&pdev->regs.DREGS->DCTL, SET_TEST_MODE.d32);
 800e100:	687b      	ldr	r3, [r7, #4]
 800e102:	691b      	ldr	r3, [r3, #16]
 800e104:	4a04      	ldr	r2, [pc, #16]	; (800e118 <USBD_RunTestMode+0x20>)
 800e106:	6812      	ldr	r2, [r2, #0]
 800e108:	605a      	str	r2, [r3, #4]
  return USBD_OK;  
 800e10a:	2300      	movs	r3, #0
}
 800e10c:	4618      	mov	r0, r3
 800e10e:	370c      	adds	r7, #12
 800e110:	46bd      	mov	sp, r7
 800e112:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e116:	4770      	bx	lr
 800e118:	200090b0 	.word	0x200090b0

0800e11c <USBD_Reset>:
* @param  pdev: device instance
* @retval status
*/

static uint8_t USBD_Reset(USB_OTG_CORE_HANDLE  *pdev)
{
 800e11c:	b580      	push	{r7, lr}
 800e11e:	b082      	sub	sp, #8
 800e120:	af00      	add	r7, sp, #0
 800e122:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  DCD_EP_Open(pdev,
 800e124:	2300      	movs	r3, #0
 800e126:	2240      	movs	r2, #64	; 0x40
 800e128:	2100      	movs	r1, #0
 800e12a:	6878      	ldr	r0, [r7, #4]
 800e12c:	f7fe fd15 	bl	800cb5a <DCD_EP_Open>
              0x00,
              USB_OTG_MAX_EP0_SIZE,
              EP_TYPE_CTRL);
  
  /* Open EP0 IN */
  DCD_EP_Open(pdev,
 800e130:	2300      	movs	r3, #0
 800e132:	2240      	movs	r2, #64	; 0x40
 800e134:	2180      	movs	r1, #128	; 0x80
 800e136:	6878      	ldr	r0, [r7, #4]
 800e138:	f7fe fd0f 	bl	800cb5a <DCD_EP_Open>
              0x80,
              USB_OTG_MAX_EP0_SIZE,
              EP_TYPE_CTRL);
  
  /* Upon Reset call usr call back */
  pdev->dev.device_status = USB_OTG_DEFAULT;
 800e13c:	687b      	ldr	r3, [r7, #4]
 800e13e:	2201      	movs	r2, #1
 800e140:	f883 2112 	strb.w	r2, [r3, #274]	; 0x112
  pdev->dev.usr_cb->DeviceReset(pdev->cfg.speed);
 800e144:	687b      	ldr	r3, [r7, #4]
 800e146:	f8d3 35e8 	ldr.w	r3, [r3, #1512]	; 0x5e8
 800e14a:	685b      	ldr	r3, [r3, #4]
 800e14c:	687a      	ldr	r2, [r7, #4]
 800e14e:	7892      	ldrb	r2, [r2, #2]
 800e150:	4610      	mov	r0, r2
 800e152:	4798      	blx	r3
  
  return USBD_OK;
 800e154:	2300      	movs	r3, #0
}
 800e156:	4618      	mov	r0, r3
 800e158:	3708      	adds	r7, #8
 800e15a:	46bd      	mov	sp, r7
 800e15c:	bd80      	pop	{r7, pc}

0800e15e <USBD_Resume>:
* @param  pdev: device instance
* @retval status
*/

static uint8_t USBD_Resume(USB_OTG_CORE_HANDLE  *pdev)
{
 800e15e:	b580      	push	{r7, lr}
 800e160:	b082      	sub	sp, #8
 800e162:	af00      	add	r7, sp, #0
 800e164:	6078      	str	r0, [r7, #4]
  /* Upon Resume call usr call back */
  pdev->dev.usr_cb->DeviceResumed(); 
 800e166:	687b      	ldr	r3, [r7, #4]
 800e168:	f8d3 35e8 	ldr.w	r3, [r3, #1512]	; 0x5e8
 800e16c:	691b      	ldr	r3, [r3, #16]
 800e16e:	4798      	blx	r3
  pdev->dev.device_status = pdev->dev.device_old_status;  
 800e170:	687b      	ldr	r3, [r7, #4]
 800e172:	f893 2113 	ldrb.w	r2, [r3, #275]	; 0x113
 800e176:	687b      	ldr	r3, [r7, #4]
 800e178:	f883 2112 	strb.w	r2, [r3, #274]	; 0x112
  pdev->dev.device_status = USB_OTG_CONFIGURED;  
 800e17c:	687b      	ldr	r3, [r7, #4]
 800e17e:	2203      	movs	r2, #3
 800e180:	f883 2112 	strb.w	r2, [r3, #274]	; 0x112
  return USBD_OK;
 800e184:	2300      	movs	r3, #0
}
 800e186:	4618      	mov	r0, r3
 800e188:	3708      	adds	r7, #8
 800e18a:	46bd      	mov	sp, r7
 800e18c:	bd80      	pop	{r7, pc}

0800e18e <USBD_Suspend>:
* @param  pdev: device instance
* @retval status
*/

static uint8_t USBD_Suspend(USB_OTG_CORE_HANDLE  *pdev)
{
 800e18e:	b580      	push	{r7, lr}
 800e190:	b082      	sub	sp, #8
 800e192:	af00      	add	r7, sp, #0
 800e194:	6078      	str	r0, [r7, #4]
  pdev->dev.device_old_status = pdev->dev.device_status;
 800e196:	687b      	ldr	r3, [r7, #4]
 800e198:	f893 2112 	ldrb.w	r2, [r3, #274]	; 0x112
 800e19c:	687b      	ldr	r3, [r7, #4]
 800e19e:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
  pdev->dev.device_status  = USB_OTG_SUSPENDED;
 800e1a2:	687b      	ldr	r3, [r7, #4]
 800e1a4:	2204      	movs	r2, #4
 800e1a6:	f883 2112 	strb.w	r2, [r3, #274]	; 0x112
  /* Upon Resume call usr call back */
  pdev->dev.usr_cb->DeviceSuspended(); 
 800e1aa:	687b      	ldr	r3, [r7, #4]
 800e1ac:	f8d3 35e8 	ldr.w	r3, [r3, #1512]	; 0x5e8
 800e1b0:	68db      	ldr	r3, [r3, #12]
 800e1b2:	4798      	blx	r3
  return USBD_OK;
 800e1b4:	2300      	movs	r3, #0
}
 800e1b6:	4618      	mov	r0, r3
 800e1b8:	3708      	adds	r7, #8
 800e1ba:	46bd      	mov	sp, r7
 800e1bc:	bd80      	pop	{r7, pc}

0800e1be <USBD_SOF>:
* @param  pdev: device instance
* @retval status
*/

static uint8_t USBD_SOF(USB_OTG_CORE_HANDLE  *pdev)
{
 800e1be:	b580      	push	{r7, lr}
 800e1c0:	b082      	sub	sp, #8
 800e1c2:	af00      	add	r7, sp, #0
 800e1c4:	6078      	str	r0, [r7, #4]
  if(pdev->dev.class_cb->SOF)
 800e1c6:	687b      	ldr	r3, [r7, #4]
 800e1c8:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800e1cc:	69db      	ldr	r3, [r3, #28]
 800e1ce:	2b00      	cmp	r3, #0
 800e1d0:	d005      	beq.n	800e1de <USBD_SOF+0x20>
  {
    pdev->dev.class_cb->SOF(pdev); 
 800e1d2:	687b      	ldr	r3, [r7, #4]
 800e1d4:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800e1d8:	69db      	ldr	r3, [r3, #28]
 800e1da:	6878      	ldr	r0, [r7, #4]
 800e1dc:	4798      	blx	r3
  }
  return USBD_OK;
 800e1de:	2300      	movs	r3, #0
}
 800e1e0:	4618      	mov	r0, r3
 800e1e2:	3708      	adds	r7, #8
 800e1e4:	46bd      	mov	sp, r7
 800e1e6:	bd80      	pop	{r7, pc}

0800e1e8 <USBD_SetCfg>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_Status USBD_SetCfg(USB_OTG_CORE_HANDLE  *pdev, uint8_t cfgidx)
{
 800e1e8:	b580      	push	{r7, lr}
 800e1ea:	b082      	sub	sp, #8
 800e1ec:	af00      	add	r7, sp, #0
 800e1ee:	6078      	str	r0, [r7, #4]
 800e1f0:	460b      	mov	r3, r1
 800e1f2:	70fb      	strb	r3, [r7, #3]
  pdev->dev.class_cb->Init(pdev, cfgidx); 
 800e1f4:	687b      	ldr	r3, [r7, #4]
 800e1f6:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800e1fa:	681b      	ldr	r3, [r3, #0]
 800e1fc:	78fa      	ldrb	r2, [r7, #3]
 800e1fe:	4611      	mov	r1, r2
 800e200:	6878      	ldr	r0, [r7, #4]
 800e202:	4798      	blx	r3
  
  /* Upon set config call usr call back */
  pdev->dev.usr_cb->DeviceConfigured();
 800e204:	687b      	ldr	r3, [r7, #4]
 800e206:	f8d3 35e8 	ldr.w	r3, [r3, #1512]	; 0x5e8
 800e20a:	689b      	ldr	r3, [r3, #8]
 800e20c:	4798      	blx	r3
  return USBD_OK; 
 800e20e:	2300      	movs	r3, #0
}
 800e210:	4618      	mov	r0, r3
 800e212:	3708      	adds	r7, #8
 800e214:	46bd      	mov	sp, r7
 800e216:	bd80      	pop	{r7, pc}

0800e218 <USBD_ClrCfg>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_Status
*/
USBD_Status USBD_ClrCfg(USB_OTG_CORE_HANDLE  *pdev, uint8_t cfgidx)
{
 800e218:	b580      	push	{r7, lr}
 800e21a:	b082      	sub	sp, #8
 800e21c:	af00      	add	r7, sp, #0
 800e21e:	6078      	str	r0, [r7, #4]
 800e220:	460b      	mov	r3, r1
 800e222:	70fb      	strb	r3, [r7, #3]
  pdev->dev.class_cb->DeInit(pdev, cfgidx);   
 800e224:	687b      	ldr	r3, [r7, #4]
 800e226:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800e22a:	685b      	ldr	r3, [r3, #4]
 800e22c:	78fa      	ldrb	r2, [r7, #3]
 800e22e:	4611      	mov	r1, r2
 800e230:	6878      	ldr	r0, [r7, #4]
 800e232:	4798      	blx	r3
  return USBD_OK;
 800e234:	2300      	movs	r3, #0
}
 800e236:	4618      	mov	r0, r3
 800e238:	3708      	adds	r7, #8
 800e23a:	46bd      	mov	sp, r7
 800e23c:	bd80      	pop	{r7, pc}

0800e23e <USBD_IsoINIncomplete>:
*         Handle iso in incomplete event
* @param  pdev: device instance
* @retval status
*/
static uint8_t USBD_IsoINIncomplete(USB_OTG_CORE_HANDLE  *pdev)
{
 800e23e:	b580      	push	{r7, lr}
 800e240:	b082      	sub	sp, #8
 800e242:	af00      	add	r7, sp, #0
 800e244:	6078      	str	r0, [r7, #4]
  pdev->dev.class_cb->IsoINIncomplete(pdev);   
 800e246:	687b      	ldr	r3, [r7, #4]
 800e248:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800e24c:	6a1b      	ldr	r3, [r3, #32]
 800e24e:	6878      	ldr	r0, [r7, #4]
 800e250:	4798      	blx	r3
  return USBD_OK;
 800e252:	2300      	movs	r3, #0
}
 800e254:	4618      	mov	r0, r3
 800e256:	3708      	adds	r7, #8
 800e258:	46bd      	mov	sp, r7
 800e25a:	bd80      	pop	{r7, pc}

0800e25c <USBD_IsoOUTIncomplete>:
*         Handle iso out incomplete event
* @param  pdev: device instance
* @retval status
*/
static uint8_t USBD_IsoOUTIncomplete(USB_OTG_CORE_HANDLE  *pdev)
{
 800e25c:	b580      	push	{r7, lr}
 800e25e:	b082      	sub	sp, #8
 800e260:	af00      	add	r7, sp, #0
 800e262:	6078      	str	r0, [r7, #4]
  pdev->dev.class_cb->IsoOUTIncomplete(pdev);   
 800e264:	687b      	ldr	r3, [r7, #4]
 800e266:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800e26a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e26c:	6878      	ldr	r0, [r7, #4]
 800e26e:	4798      	blx	r3
  return USBD_OK;
 800e270:	2300      	movs	r3, #0
}
 800e272:	4618      	mov	r0, r3
 800e274:	3708      	adds	r7, #8
 800e276:	46bd      	mov	sp, r7
 800e278:	bd80      	pop	{r7, pc}

0800e27a <USBD_CtlSendData>:
* @retval status
*/
USBD_Status  USBD_CtlSendData (USB_OTG_CORE_HANDLE  *pdev, 
                               uint8_t *pbuf,
                               uint16_t len)
{
 800e27a:	b580      	push	{r7, lr}
 800e27c:	b086      	sub	sp, #24
 800e27e:	af00      	add	r7, sp, #0
 800e280:	60f8      	str	r0, [r7, #12]
 800e282:	60b9      	str	r1, [r7, #8]
 800e284:	4613      	mov	r3, r2
 800e286:	80fb      	strh	r3, [r7, #6]
  USBD_Status ret = USBD_OK;
 800e288:	2300      	movs	r3, #0
 800e28a:	75fb      	strb	r3, [r7, #23]
  
  pdev->dev.in_ep[0].total_data_len = len;
 800e28c:	88fa      	ldrh	r2, [r7, #6]
 800e28e:	68fb      	ldr	r3, [r7, #12]
 800e290:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c
  pdev->dev.in_ep[0].rem_data_len   = len;
 800e294:	88fa      	ldrh	r2, [r7, #6]
 800e296:	68fb      	ldr	r3, [r7, #12]
 800e298:	f8c3 2138 	str.w	r2, [r3, #312]	; 0x138
  pdev->dev.device_state = USB_OTG_EP0_DATA_IN;
 800e29c:	68fb      	ldr	r3, [r7, #12]
 800e29e:	2202      	movs	r2, #2
 800e2a0:	f883 2111 	strb.w	r2, [r3, #273]	; 0x111

  DCD_EP_Tx (pdev, 0, pbuf, len);
 800e2a4:	88fb      	ldrh	r3, [r7, #6]
 800e2a6:	68ba      	ldr	r2, [r7, #8]
 800e2a8:	2100      	movs	r1, #0
 800e2aa:	68f8      	ldr	r0, [r7, #12]
 800e2ac:	f7fe fd2b 	bl	800cd06 <DCD_EP_Tx>
 
  return ret;
 800e2b0:	7dfb      	ldrb	r3, [r7, #23]
}
 800e2b2:	4618      	mov	r0, r3
 800e2b4:	3718      	adds	r7, #24
 800e2b6:	46bd      	mov	sp, r7
 800e2b8:	bd80      	pop	{r7, pc}

0800e2ba <USBD_CtlContinueSendData>:
* @retval status
*/
USBD_Status  USBD_CtlContinueSendData (USB_OTG_CORE_HANDLE  *pdev, 
                                       uint8_t *pbuf,
                                       uint16_t len)
{
 800e2ba:	b580      	push	{r7, lr}
 800e2bc:	b086      	sub	sp, #24
 800e2be:	af00      	add	r7, sp, #0
 800e2c0:	60f8      	str	r0, [r7, #12]
 800e2c2:	60b9      	str	r1, [r7, #8]
 800e2c4:	4613      	mov	r3, r2
 800e2c6:	80fb      	strh	r3, [r7, #6]
  USBD_Status ret = USBD_OK;
 800e2c8:	2300      	movs	r3, #0
 800e2ca:	75fb      	strb	r3, [r7, #23]
  
  DCD_EP_Tx (pdev, 0, pbuf, len);
 800e2cc:	88fb      	ldrh	r3, [r7, #6]
 800e2ce:	68ba      	ldr	r2, [r7, #8]
 800e2d0:	2100      	movs	r1, #0
 800e2d2:	68f8      	ldr	r0, [r7, #12]
 800e2d4:	f7fe fd17 	bl	800cd06 <DCD_EP_Tx>
  
  
  return ret;
 800e2d8:	7dfb      	ldrb	r3, [r7, #23]
}
 800e2da:	4618      	mov	r0, r3
 800e2dc:	3718      	adds	r7, #24
 800e2de:	46bd      	mov	sp, r7
 800e2e0:	bd80      	pop	{r7, pc}

0800e2e2 <USBD_CtlPrepareRx>:
* @retval status
*/
USBD_Status  USBD_CtlPrepareRx (USB_OTG_CORE_HANDLE  *pdev,
                                  uint8_t *pbuf,                                  
                                  uint16_t len)
{
 800e2e2:	b580      	push	{r7, lr}
 800e2e4:	b086      	sub	sp, #24
 800e2e6:	af00      	add	r7, sp, #0
 800e2e8:	60f8      	str	r0, [r7, #12]
 800e2ea:	60b9      	str	r1, [r7, #8]
 800e2ec:	4613      	mov	r3, r2
 800e2ee:	80fb      	strh	r3, [r7, #6]
  USBD_Status ret = USBD_OK;
 800e2f0:	2300      	movs	r3, #0
 800e2f2:	75fb      	strb	r3, [r7, #23]
  
  pdev->dev.out_ep[0].total_data_len = len;
 800e2f4:	88fa      	ldrh	r2, [r7, #6]
 800e2f6:	68fb      	ldr	r3, [r7, #12]
 800e2f8:	f8c3 2394 	str.w	r2, [r3, #916]	; 0x394
  pdev->dev.out_ep[0].rem_data_len   = len;
 800e2fc:	88fa      	ldrh	r2, [r7, #6]
 800e2fe:	68fb      	ldr	r3, [r7, #12]
 800e300:	f8c3 2390 	str.w	r2, [r3, #912]	; 0x390
  pdev->dev.device_state = USB_OTG_EP0_DATA_OUT;
 800e304:	68fb      	ldr	r3, [r7, #12]
 800e306:	2203      	movs	r2, #3
 800e308:	f883 2111 	strb.w	r2, [r3, #273]	; 0x111
  
  DCD_EP_PrepareRx (pdev,
 800e30c:	88fb      	ldrh	r3, [r7, #6]
 800e30e:	68ba      	ldr	r2, [r7, #8]
 800e310:	2100      	movs	r1, #0
 800e312:	68f8      	ldr	r0, [r7, #12]
 800e314:	f7fe fcb5 	bl	800cc82 <DCD_EP_PrepareRx>
                    0,
                    pbuf,
                    len);
  

  return ret;
 800e318:	7dfb      	ldrb	r3, [r7, #23]
}
 800e31a:	4618      	mov	r0, r3
 800e31c:	3718      	adds	r7, #24
 800e31e:	46bd      	mov	sp, r7
 800e320:	bd80      	pop	{r7, pc}

0800e322 <USBD_CtlContinueRx>:
* @retval status
*/
USBD_Status  USBD_CtlContinueRx (USB_OTG_CORE_HANDLE  *pdev, 
                                          uint8_t *pbuf,                                          
                                          uint16_t len)
{
 800e322:	b580      	push	{r7, lr}
 800e324:	b086      	sub	sp, #24
 800e326:	af00      	add	r7, sp, #0
 800e328:	60f8      	str	r0, [r7, #12]
 800e32a:	60b9      	str	r1, [r7, #8]
 800e32c:	4613      	mov	r3, r2
 800e32e:	80fb      	strh	r3, [r7, #6]
  USBD_Status ret = USBD_OK;
 800e330:	2300      	movs	r3, #0
 800e332:	75fb      	strb	r3, [r7, #23]
  
  DCD_EP_PrepareRx (pdev,
 800e334:	88fb      	ldrh	r3, [r7, #6]
 800e336:	68ba      	ldr	r2, [r7, #8]
 800e338:	2100      	movs	r1, #0
 800e33a:	68f8      	ldr	r0, [r7, #12]
 800e33c:	f7fe fca1 	bl	800cc82 <DCD_EP_PrepareRx>
                    0,                     
                    pbuf,                         
                    len);
  return ret;
 800e340:	7dfb      	ldrb	r3, [r7, #23]
}
 800e342:	4618      	mov	r0, r3
 800e344:	3718      	adds	r7, #24
 800e346:	46bd      	mov	sp, r7
 800e348:	bd80      	pop	{r7, pc}

0800e34a <USBD_CtlSendStatus>:
*         send zero length packet on the ctl pipe
* @param  pdev: USB OTG device instance
* @retval status
*/
USBD_Status  USBD_CtlSendStatus (USB_OTG_CORE_HANDLE  *pdev)
{
 800e34a:	b580      	push	{r7, lr}
 800e34c:	b084      	sub	sp, #16
 800e34e:	af00      	add	r7, sp, #0
 800e350:	6078      	str	r0, [r7, #4]
  USBD_Status ret = USBD_OK;
 800e352:	2300      	movs	r3, #0
 800e354:	73fb      	strb	r3, [r7, #15]
  pdev->dev.device_state = USB_OTG_EP0_STATUS_IN;
 800e356:	687b      	ldr	r3, [r7, #4]
 800e358:	2204      	movs	r2, #4
 800e35a:	f883 2111 	strb.w	r2, [r3, #273]	; 0x111
  DCD_EP_Tx (pdev,
 800e35e:	2300      	movs	r3, #0
 800e360:	2200      	movs	r2, #0
 800e362:	2100      	movs	r1, #0
 800e364:	6878      	ldr	r0, [r7, #4]
 800e366:	f7fe fcce 	bl	800cd06 <DCD_EP_Tx>
             0,
             NULL, 
             0); 
  
  USB_OTG_EP0_OutStart(pdev);  
 800e36a:	6878      	ldr	r0, [r7, #4]
 800e36c:	f7fe fb3a 	bl	800c9e4 <USB_OTG_EP0_OutStart>
  
  return ret;
 800e370:	7bfb      	ldrb	r3, [r7, #15]
}
 800e372:	4618      	mov	r0, r3
 800e374:	3710      	adds	r7, #16
 800e376:	46bd      	mov	sp, r7
 800e378:	bd80      	pop	{r7, pc}

0800e37a <USBD_CtlReceiveStatus>:
*         receive zero length packet on the ctl pipe
* @param  pdev: USB OTG device instance
* @retval status
*/
USBD_Status  USBD_CtlReceiveStatus (USB_OTG_CORE_HANDLE  *pdev)
{
 800e37a:	b580      	push	{r7, lr}
 800e37c:	b084      	sub	sp, #16
 800e37e:	af00      	add	r7, sp, #0
 800e380:	6078      	str	r0, [r7, #4]
  USBD_Status ret = USBD_OK;
 800e382:	2300      	movs	r3, #0
 800e384:	73fb      	strb	r3, [r7, #15]
  pdev->dev.device_state = USB_OTG_EP0_STATUS_OUT;  
 800e386:	687b      	ldr	r3, [r7, #4]
 800e388:	2205      	movs	r2, #5
 800e38a:	f883 2111 	strb.w	r2, [r3, #273]	; 0x111
  DCD_EP_PrepareRx ( pdev,
 800e38e:	2300      	movs	r3, #0
 800e390:	2200      	movs	r2, #0
 800e392:	2100      	movs	r1, #0
 800e394:	6878      	ldr	r0, [r7, #4]
 800e396:	f7fe fc74 	bl	800cc82 <DCD_EP_PrepareRx>
                    0,
                    NULL,
                    0);  

  USB_OTG_EP0_OutStart(pdev);
 800e39a:	6878      	ldr	r0, [r7, #4]
 800e39c:	f7fe fb22 	bl	800c9e4 <USB_OTG_EP0_OutStart>
  
  return ret;
 800e3a0:	7bfb      	ldrb	r3, [r7, #15]
}
 800e3a2:	4618      	mov	r0, r3
 800e3a4:	3710      	adds	r7, #16
 800e3a6:	46bd      	mov	sp, r7
 800e3a8:	bd80      	pop	{r7, pc}
	...

0800e3ac <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_Status  USBD_StdDevReq (USB_OTG_CORE_HANDLE  *pdev, USB_SETUP_REQ  *req)
{
 800e3ac:	b580      	push	{r7, lr}
 800e3ae:	b084      	sub	sp, #16
 800e3b0:	af00      	add	r7, sp, #0
 800e3b2:	6078      	str	r0, [r7, #4]
 800e3b4:	6039      	str	r1, [r7, #0]
  USBD_Status ret = USBD_OK;  
 800e3b6:	2300      	movs	r3, #0
 800e3b8:	73fb      	strb	r3, [r7, #15]
  
  switch (req->bRequest) 
 800e3ba:	683b      	ldr	r3, [r7, #0]
 800e3bc:	785b      	ldrb	r3, [r3, #1]
 800e3be:	2b09      	cmp	r3, #9
 800e3c0:	d839      	bhi.n	800e436 <USBD_StdDevReq+0x8a>
 800e3c2:	a201      	add	r2, pc, #4	; (adr r2, 800e3c8 <USBD_StdDevReq+0x1c>)
 800e3c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e3c8:	0800e419 	.word	0x0800e419
 800e3cc:	0800e42d 	.word	0x0800e42d
 800e3d0:	0800e437 	.word	0x0800e437
 800e3d4:	0800e423 	.word	0x0800e423
 800e3d8:	0800e437 	.word	0x0800e437
 800e3dc:	0800e3fb 	.word	0x0800e3fb
 800e3e0:	0800e3f1 	.word	0x0800e3f1
 800e3e4:	0800e437 	.word	0x0800e437
 800e3e8:	0800e40f 	.word	0x0800e40f
 800e3ec:	0800e405 	.word	0x0800e405
  {
  case USB_REQ_GET_DESCRIPTOR: 
    
    USBD_GetDescriptor (pdev, req) ;
 800e3f0:	6839      	ldr	r1, [r7, #0]
 800e3f2:	6878      	ldr	r0, [r7, #4]
 800e3f4:	f000 f94a 	bl	800e68c <USBD_GetDescriptor>
    break;
 800e3f8:	e022      	b.n	800e440 <USBD_StdDevReq+0x94>
    
  case USB_REQ_SET_ADDRESS:                      
    USBD_SetAddress(pdev, req);
 800e3fa:	6839      	ldr	r1, [r7, #0]
 800e3fc:	6878      	ldr	r0, [r7, #4]
 800e3fe:	f000 fa11 	bl	800e824 <USBD_SetAddress>
    break;
 800e402:	e01d      	b.n	800e440 <USBD_StdDevReq+0x94>
    
  case USB_REQ_SET_CONFIGURATION:                    
    USBD_SetConfig (pdev , req);
 800e404:	6839      	ldr	r1, [r7, #0]
 800e406:	6878      	ldr	r0, [r7, #4]
 800e408:	f000 fa4c 	bl	800e8a4 <USBD_SetConfig>
    break;
 800e40c:	e018      	b.n	800e440 <USBD_StdDevReq+0x94>
    
  case USB_REQ_GET_CONFIGURATION:                 
    USBD_GetConfig (pdev , req);
 800e40e:	6839      	ldr	r1, [r7, #0]
 800e410:	6878      	ldr	r0, [r7, #4]
 800e412:	f000 fac1 	bl	800e998 <USBD_GetConfig>
    break;
 800e416:	e013      	b.n	800e440 <USBD_StdDevReq+0x94>
    
  case USB_REQ_GET_STATUS:                                  
    USBD_GetStatus (pdev , req);
 800e418:	6839      	ldr	r1, [r7, #0]
 800e41a:	6878      	ldr	r0, [r7, #4]
 800e41c:	f000 faec 	bl	800e9f8 <USBD_GetStatus>
    break;
 800e420:	e00e      	b.n	800e440 <USBD_StdDevReq+0x94>
    
    
  case USB_REQ_SET_FEATURE:   
    USBD_SetFeature (pdev , req);    
 800e422:	6839      	ldr	r1, [r7, #0]
 800e424:	6878      	ldr	r0, [r7, #4]
 800e426:	f000 fb11 	bl	800ea4c <USBD_SetFeature>
    break;
 800e42a:	e009      	b.n	800e440 <USBD_StdDevReq+0x94>
    
  case USB_REQ_CLEAR_FEATURE:                                   
    USBD_ClrFeature (pdev , req);
 800e42c:	6839      	ldr	r1, [r7, #0]
 800e42e:	6878      	ldr	r0, [r7, #4]
 800e430:	f000 fb7e 	bl	800eb30 <USBD_ClrFeature>
    break;
 800e434:	e004      	b.n	800e440 <USBD_StdDevReq+0x94>
    
  default:  
    USBD_CtlError(pdev , req);
 800e436:	6839      	ldr	r1, [r7, #0]
 800e438:	6878      	ldr	r0, [r7, #4]
 800e43a:	f000 fbea 	bl	800ec12 <USBD_CtlError>
    break;
 800e43e:	bf00      	nop
  }
  
  return ret;
 800e440:	7bfb      	ldrb	r3, [r7, #15]
}
 800e442:	4618      	mov	r0, r3
 800e444:	3710      	adds	r7, #16
 800e446:	46bd      	mov	sp, r7
 800e448:	bd80      	pop	{r7, pc}
 800e44a:	bf00      	nop

0800e44c <USBD_StdItfReq>:
* @param  pdev: USB OTG device instance
* @param  req: usb request
* @retval status
*/
USBD_Status  USBD_StdItfReq (USB_OTG_CORE_HANDLE  *pdev, USB_SETUP_REQ  *req)
{
 800e44c:	b580      	push	{r7, lr}
 800e44e:	b084      	sub	sp, #16
 800e450:	af00      	add	r7, sp, #0
 800e452:	6078      	str	r0, [r7, #4]
 800e454:	6039      	str	r1, [r7, #0]
  USBD_Status ret = USBD_OK; 
 800e456:	2300      	movs	r3, #0
 800e458:	73fb      	strb	r3, [r7, #15]
  
  switch (pdev->dev.device_status) 
 800e45a:	687b      	ldr	r3, [r7, #4]
 800e45c:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
 800e460:	2b03      	cmp	r3, #3
 800e462:	d11b      	bne.n	800e49c <USBD_StdItfReq+0x50>
  {
  case USB_OTG_CONFIGURED:
    
    if (LOBYTE(req->wIndex) <= USBD_ITF_MAX_NUM) 
 800e464:	683b      	ldr	r3, [r7, #0]
 800e466:	889b      	ldrh	r3, [r3, #4]
 800e468:	b2db      	uxtb	r3, r3
 800e46a:	2b01      	cmp	r3, #1
 800e46c:	d811      	bhi.n	800e492 <USBD_StdItfReq+0x46>
    {
      pdev->dev.class_cb->Setup (pdev, req); 
 800e46e:	687b      	ldr	r3, [r7, #4]
 800e470:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800e474:	689b      	ldr	r3, [r3, #8]
 800e476:	6839      	ldr	r1, [r7, #0]
 800e478:	6878      	ldr	r0, [r7, #4]
 800e47a:	4798      	blx	r3
      
      if((req->wLength == 0)&& (ret == USBD_OK))
 800e47c:	683b      	ldr	r3, [r7, #0]
 800e47e:	88db      	ldrh	r3, [r3, #6]
 800e480:	2b00      	cmp	r3, #0
 800e482:	d110      	bne.n	800e4a6 <USBD_StdItfReq+0x5a>
 800e484:	7bfb      	ldrb	r3, [r7, #15]
 800e486:	2b00      	cmp	r3, #0
 800e488:	d10d      	bne.n	800e4a6 <USBD_StdItfReq+0x5a>
      {
         USBD_CtlSendStatus(pdev);
 800e48a:	6878      	ldr	r0, [r7, #4]
 800e48c:	f7ff ff5d 	bl	800e34a <USBD_CtlSendStatus>
    } 
    else 
    {                                               
       USBD_CtlError(pdev , req);
    }
    break;
 800e490:	e009      	b.n	800e4a6 <USBD_StdItfReq+0x5a>
       USBD_CtlError(pdev , req);
 800e492:	6839      	ldr	r1, [r7, #0]
 800e494:	6878      	ldr	r0, [r7, #4]
 800e496:	f000 fbbc 	bl	800ec12 <USBD_CtlError>
    break;
 800e49a:	e004      	b.n	800e4a6 <USBD_StdItfReq+0x5a>
    
  default:
     USBD_CtlError(pdev , req);
 800e49c:	6839      	ldr	r1, [r7, #0]
 800e49e:	6878      	ldr	r0, [r7, #4]
 800e4a0:	f000 fbb7 	bl	800ec12 <USBD_CtlError>
    break;
 800e4a4:	e000      	b.n	800e4a8 <USBD_StdItfReq+0x5c>
    break;
 800e4a6:	bf00      	nop
  }
  return ret;
 800e4a8:	7bfb      	ldrb	r3, [r7, #15]
}
 800e4aa:	4618      	mov	r0, r3
 800e4ac:	3710      	adds	r7, #16
 800e4ae:	46bd      	mov	sp, r7
 800e4b0:	bd80      	pop	{r7, pc}
	...

0800e4b4 <USBD_StdEPReq>:
* @param  pdev: USB OTG device instance
* @param  req: usb request
* @retval status
*/
USBD_Status  USBD_StdEPReq (USB_OTG_CORE_HANDLE  *pdev, USB_SETUP_REQ  *req)
{
 800e4b4:	b580      	push	{r7, lr}
 800e4b6:	b084      	sub	sp, #16
 800e4b8:	af00      	add	r7, sp, #0
 800e4ba:	6078      	str	r0, [r7, #4]
 800e4bc:	6039      	str	r1, [r7, #0]
  
  uint8_t   ep_addr;
  USBD_Status ret = USBD_OK; 
 800e4be:	2300      	movs	r3, #0
 800e4c0:	73fb      	strb	r3, [r7, #15]
  
  ep_addr  = LOBYTE(req->wIndex);   
 800e4c2:	683b      	ldr	r3, [r7, #0]
 800e4c4:	889b      	ldrh	r3, [r3, #4]
 800e4c6:	73bb      	strb	r3, [r7, #14]

  /* Check the class specific requests before going to standard request */
  if ((req->bmRequest & USB_REQ_TYPE_MASK) == USB_REQ_TYPE_CLASS)
 800e4c8:	683b      	ldr	r3, [r7, #0]
 800e4ca:	781b      	ldrb	r3, [r3, #0]
 800e4cc:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800e4d0:	2b20      	cmp	r3, #32
 800e4d2:	d108      	bne.n	800e4e6 <USBD_StdEPReq+0x32>
  {
    pdev->dev.class_cb->Setup (pdev, req);
 800e4d4:	687b      	ldr	r3, [r7, #4]
 800e4d6:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800e4da:	689b      	ldr	r3, [r3, #8]
 800e4dc:	6839      	ldr	r1, [r7, #0]
 800e4de:	6878      	ldr	r0, [r7, #4]
 800e4e0:	4798      	blx	r3
    return ret;
 800e4e2:	7bfb      	ldrb	r3, [r7, #15]
 800e4e4:	e0cb      	b.n	800e67e <USBD_StdEPReq+0x1ca>
  }

  switch (req->bRequest) 
 800e4e6:	683b      	ldr	r3, [r7, #0]
 800e4e8:	785b      	ldrb	r3, [r3, #1]
 800e4ea:	2b03      	cmp	r3, #3
 800e4ec:	d007      	beq.n	800e4fe <USBD_StdEPReq+0x4a>
 800e4ee:	2b03      	cmp	r3, #3
 800e4f0:	f300 80c3 	bgt.w	800e67a <USBD_StdEPReq+0x1c6>
 800e4f4:	2b00      	cmp	r3, #0
 800e4f6:	d06e      	beq.n	800e5d6 <USBD_StdEPReq+0x122>
 800e4f8:	2b01      	cmp	r3, #1
 800e4fa:	d035      	beq.n	800e568 <USBD_StdEPReq+0xb4>
      break;
    }
    break;
    
  default:
    break;
 800e4fc:	e0bd      	b.n	800e67a <USBD_StdEPReq+0x1c6>
    switch (pdev->dev.device_status) 
 800e4fe:	687b      	ldr	r3, [r7, #4]
 800e500:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
 800e504:	2b02      	cmp	r3, #2
 800e506:	d002      	beq.n	800e50e <USBD_StdEPReq+0x5a>
 800e508:	2b03      	cmp	r3, #3
 800e50a:	d00c      	beq.n	800e526 <USBD_StdEPReq+0x72>
 800e50c:	e025      	b.n	800e55a <USBD_StdEPReq+0xa6>
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 800e50e:	7bbb      	ldrb	r3, [r7, #14]
 800e510:	2b00      	cmp	r3, #0
 800e512:	d027      	beq.n	800e564 <USBD_StdEPReq+0xb0>
 800e514:	7bbb      	ldrb	r3, [r7, #14]
 800e516:	2b80      	cmp	r3, #128	; 0x80
 800e518:	d024      	beq.n	800e564 <USBD_StdEPReq+0xb0>
        DCD_EP_Stall(pdev , ep_addr);
 800e51a:	7bbb      	ldrb	r3, [r7, #14]
 800e51c:	4619      	mov	r1, r3
 800e51e:	6878      	ldr	r0, [r7, #4]
 800e520:	f7fe fc2d 	bl	800cd7e <DCD_EP_Stall>
      break;	
 800e524:	e01e      	b.n	800e564 <USBD_StdEPReq+0xb0>
      if (req->wValue == USB_FEATURE_EP_HALT)
 800e526:	683b      	ldr	r3, [r7, #0]
 800e528:	885b      	ldrh	r3, [r3, #2]
 800e52a:	2b00      	cmp	r3, #0
 800e52c:	d10a      	bne.n	800e544 <USBD_StdEPReq+0x90>
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 800e52e:	7bbb      	ldrb	r3, [r7, #14]
 800e530:	2b00      	cmp	r3, #0
 800e532:	d007      	beq.n	800e544 <USBD_StdEPReq+0x90>
 800e534:	7bbb      	ldrb	r3, [r7, #14]
 800e536:	2b80      	cmp	r3, #128	; 0x80
 800e538:	d004      	beq.n	800e544 <USBD_StdEPReq+0x90>
          DCD_EP_Stall(pdev , ep_addr);
 800e53a:	7bbb      	ldrb	r3, [r7, #14]
 800e53c:	4619      	mov	r1, r3
 800e53e:	6878      	ldr	r0, [r7, #4]
 800e540:	f7fe fc1d 	bl	800cd7e <DCD_EP_Stall>
      pdev->dev.class_cb->Setup (pdev, req);   
 800e544:	687b      	ldr	r3, [r7, #4]
 800e546:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800e54a:	689b      	ldr	r3, [r3, #8]
 800e54c:	6839      	ldr	r1, [r7, #0]
 800e54e:	6878      	ldr	r0, [r7, #4]
 800e550:	4798      	blx	r3
      USBD_CtlSendStatus(pdev);
 800e552:	6878      	ldr	r0, [r7, #4]
 800e554:	f7ff fef9 	bl	800e34a <USBD_CtlSendStatus>
      break;
 800e558:	e005      	b.n	800e566 <USBD_StdEPReq+0xb2>
      USBD_CtlError(pdev , req);
 800e55a:	6839      	ldr	r1, [r7, #0]
 800e55c:	6878      	ldr	r0, [r7, #4]
 800e55e:	f000 fb58 	bl	800ec12 <USBD_CtlError>
      break;    
 800e562:	e000      	b.n	800e566 <USBD_StdEPReq+0xb2>
      break;	
 800e564:	bf00      	nop
    break;
 800e566:	e089      	b.n	800e67c <USBD_StdEPReq+0x1c8>
    switch (pdev->dev.device_status) 
 800e568:	687b      	ldr	r3, [r7, #4]
 800e56a:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
 800e56e:	2b02      	cmp	r3, #2
 800e570:	d002      	beq.n	800e578 <USBD_StdEPReq+0xc4>
 800e572:	2b03      	cmp	r3, #3
 800e574:	d00c      	beq.n	800e590 <USBD_StdEPReq+0xdc>
 800e576:	e025      	b.n	800e5c4 <USBD_StdEPReq+0x110>
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 800e578:	7bbb      	ldrb	r3, [r7, #14]
 800e57a:	2b00      	cmp	r3, #0
 800e57c:	d027      	beq.n	800e5ce <USBD_StdEPReq+0x11a>
 800e57e:	7bbb      	ldrb	r3, [r7, #14]
 800e580:	2b80      	cmp	r3, #128	; 0x80
 800e582:	d024      	beq.n	800e5ce <USBD_StdEPReq+0x11a>
        DCD_EP_Stall(pdev , ep_addr);
 800e584:	7bbb      	ldrb	r3, [r7, #14]
 800e586:	4619      	mov	r1, r3
 800e588:	6878      	ldr	r0, [r7, #4]
 800e58a:	f7fe fbf8 	bl	800cd7e <DCD_EP_Stall>
      break;	
 800e58e:	e01e      	b.n	800e5ce <USBD_StdEPReq+0x11a>
      if (req->wValue == USB_FEATURE_EP_HALT)
 800e590:	683b      	ldr	r3, [r7, #0]
 800e592:	885b      	ldrh	r3, [r3, #2]
 800e594:	2b00      	cmp	r3, #0
 800e596:	d11c      	bne.n	800e5d2 <USBD_StdEPReq+0x11e>
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 800e598:	7bbb      	ldrb	r3, [r7, #14]
 800e59a:	2b00      	cmp	r3, #0
 800e59c:	d00e      	beq.n	800e5bc <USBD_StdEPReq+0x108>
 800e59e:	7bbb      	ldrb	r3, [r7, #14]
 800e5a0:	2b80      	cmp	r3, #128	; 0x80
 800e5a2:	d00b      	beq.n	800e5bc <USBD_StdEPReq+0x108>
          DCD_EP_ClrStall(pdev , ep_addr);
 800e5a4:	7bbb      	ldrb	r3, [r7, #14]
 800e5a6:	4619      	mov	r1, r3
 800e5a8:	6878      	ldr	r0, [r7, #4]
 800e5aa:	f7fe fc25 	bl	800cdf8 <DCD_EP_ClrStall>
          pdev->dev.class_cb->Setup (pdev, req);
 800e5ae:	687b      	ldr	r3, [r7, #4]
 800e5b0:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800e5b4:	689b      	ldr	r3, [r3, #8]
 800e5b6:	6839      	ldr	r1, [r7, #0]
 800e5b8:	6878      	ldr	r0, [r7, #4]
 800e5ba:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 800e5bc:	6878      	ldr	r0, [r7, #4]
 800e5be:	f7ff fec4 	bl	800e34a <USBD_CtlSendStatus>
      break;
 800e5c2:	e006      	b.n	800e5d2 <USBD_StdEPReq+0x11e>
       USBD_CtlError(pdev , req);
 800e5c4:	6839      	ldr	r1, [r7, #0]
 800e5c6:	6878      	ldr	r0, [r7, #4]
 800e5c8:	f000 fb23 	bl	800ec12 <USBD_CtlError>
      break;    
 800e5cc:	e002      	b.n	800e5d4 <USBD_StdEPReq+0x120>
      break;	
 800e5ce:	bf00      	nop
 800e5d0:	e054      	b.n	800e67c <USBD_StdEPReq+0x1c8>
      break;
 800e5d2:	bf00      	nop
    break;
 800e5d4:	e052      	b.n	800e67c <USBD_StdEPReq+0x1c8>
    switch (pdev->dev.device_status) 
 800e5d6:	687b      	ldr	r3, [r7, #4]
 800e5d8:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
 800e5dc:	2b02      	cmp	r3, #2
 800e5de:	d002      	beq.n	800e5e6 <USBD_StdEPReq+0x132>
 800e5e0:	2b03      	cmp	r3, #3
 800e5e2:	d00c      	beq.n	800e5fe <USBD_StdEPReq+0x14a>
 800e5e4:	e042      	b.n	800e66c <USBD_StdEPReq+0x1b8>
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 800e5e6:	7bbb      	ldrb	r3, [r7, #14]
 800e5e8:	2b00      	cmp	r3, #0
 800e5ea:	d044      	beq.n	800e676 <USBD_StdEPReq+0x1c2>
 800e5ec:	7bbb      	ldrb	r3, [r7, #14]
 800e5ee:	2b80      	cmp	r3, #128	; 0x80
 800e5f0:	d041      	beq.n	800e676 <USBD_StdEPReq+0x1c2>
        DCD_EP_Stall(pdev , ep_addr);
 800e5f2:	7bbb      	ldrb	r3, [r7, #14]
 800e5f4:	4619      	mov	r1, r3
 800e5f6:	6878      	ldr	r0, [r7, #4]
 800e5f8:	f7fe fbc1 	bl	800cd7e <DCD_EP_Stall>
      break;	
 800e5fc:	e03b      	b.n	800e676 <USBD_StdEPReq+0x1c2>
      if ((ep_addr & 0x80)== 0x80)
 800e5fe:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e602:	2b00      	cmp	r3, #0
 800e604:	da15      	bge.n	800e632 <USBD_StdEPReq+0x17e>
        if(pdev->dev.in_ep[ep_addr & 0x7F].is_stall)
 800e606:	7bbb      	ldrb	r3, [r7, #14]
 800e608:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e60c:	6879      	ldr	r1, [r7, #4]
 800e60e:	4613      	mov	r3, r2
 800e610:	009b      	lsls	r3, r3, #2
 800e612:	4413      	add	r3, r2
 800e614:	00db      	lsls	r3, r3, #3
 800e616:	440b      	add	r3, r1
 800e618:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 800e61c:	781b      	ldrb	r3, [r3, #0]
 800e61e:	2b00      	cmp	r3, #0
 800e620:	d003      	beq.n	800e62a <USBD_StdEPReq+0x176>
          USBD_ep_status = 0x0001;     
 800e622:	4b19      	ldr	r3, [pc, #100]	; (800e688 <USBD_StdEPReq+0x1d4>)
 800e624:	2201      	movs	r2, #1
 800e626:	601a      	str	r2, [r3, #0]
 800e628:	e01a      	b.n	800e660 <USBD_StdEPReq+0x1ac>
          USBD_ep_status = 0x0000;  
 800e62a:	4b17      	ldr	r3, [pc, #92]	; (800e688 <USBD_StdEPReq+0x1d4>)
 800e62c:	2200      	movs	r2, #0
 800e62e:	601a      	str	r2, [r3, #0]
 800e630:	e016      	b.n	800e660 <USBD_StdEPReq+0x1ac>
      else if ((ep_addr & 0x80)== 0x00)
 800e632:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e636:	2b00      	cmp	r3, #0
 800e638:	db12      	blt.n	800e660 <USBD_StdEPReq+0x1ac>
        if(pdev->dev.out_ep[ep_addr].is_stall)
 800e63a:	7bba      	ldrb	r2, [r7, #14]
 800e63c:	6879      	ldr	r1, [r7, #4]
 800e63e:	4613      	mov	r3, r2
 800e640:	009b      	lsls	r3, r3, #2
 800e642:	4413      	add	r3, r2
 800e644:	00db      	lsls	r3, r3, #3
 800e646:	440b      	add	r3, r1
 800e648:	f203 3376 	addw	r3, r3, #886	; 0x376
 800e64c:	781b      	ldrb	r3, [r3, #0]
 800e64e:	2b00      	cmp	r3, #0
 800e650:	d003      	beq.n	800e65a <USBD_StdEPReq+0x1a6>
          USBD_ep_status = 0x0001;     
 800e652:	4b0d      	ldr	r3, [pc, #52]	; (800e688 <USBD_StdEPReq+0x1d4>)
 800e654:	2201      	movs	r2, #1
 800e656:	601a      	str	r2, [r3, #0]
 800e658:	e002      	b.n	800e660 <USBD_StdEPReq+0x1ac>
          USBD_ep_status = 0x0000;     
 800e65a:	4b0b      	ldr	r3, [pc, #44]	; (800e688 <USBD_StdEPReq+0x1d4>)
 800e65c:	2200      	movs	r2, #0
 800e65e:	601a      	str	r2, [r3, #0]
      USBD_CtlSendData (pdev,
 800e660:	2202      	movs	r2, #2
 800e662:	4909      	ldr	r1, [pc, #36]	; (800e688 <USBD_StdEPReq+0x1d4>)
 800e664:	6878      	ldr	r0, [r7, #4]
 800e666:	f7ff fe08 	bl	800e27a <USBD_CtlSendData>
      break;
 800e66a:	e005      	b.n	800e678 <USBD_StdEPReq+0x1c4>
       USBD_CtlError(pdev , req);
 800e66c:	6839      	ldr	r1, [r7, #0]
 800e66e:	6878      	ldr	r0, [r7, #4]
 800e670:	f000 facf 	bl	800ec12 <USBD_CtlError>
      break;
 800e674:	e000      	b.n	800e678 <USBD_StdEPReq+0x1c4>
      break;	
 800e676:	bf00      	nop
    break;
 800e678:	e000      	b.n	800e67c <USBD_StdEPReq+0x1c8>
    break;
 800e67a:	bf00      	nop
  }
  return ret;
 800e67c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e67e:	4618      	mov	r0, r3
 800e680:	3710      	adds	r7, #16
 800e682:	46bd      	mov	sp, r7
 800e684:	bd80      	pop	{r7, pc}
 800e686:	bf00      	nop
 800e688:	2000852c 	.word	0x2000852c

0800e68c <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USB_OTG_CORE_HANDLE  *pdev, 
                               USB_SETUP_REQ *req)
{
 800e68c:	b580      	push	{r7, lr}
 800e68e:	b084      	sub	sp, #16
 800e690:	af00      	add	r7, sp, #0
 800e692:	6078      	str	r0, [r7, #4]
 800e694:	6039      	str	r1, [r7, #0]
  uint16_t len;
  uint8_t *pbuf;
  len = req->wLength ;
 800e696:	683b      	ldr	r3, [r7, #0]
 800e698:	88db      	ldrh	r3, [r3, #6]
 800e69a:	817b      	strh	r3, [r7, #10]
    
  switch (req->wValue >> 8)
 800e69c:	683b      	ldr	r3, [r7, #0]
 800e69e:	885b      	ldrh	r3, [r3, #2]
 800e6a0:	0a1b      	lsrs	r3, r3, #8
 800e6a2:	b29b      	uxth	r3, r3
 800e6a4:	3b01      	subs	r3, #1
 800e6a6:	2b06      	cmp	r3, #6
 800e6a8:	f200 809e 	bhi.w	800e7e8 <USBD_GetDescriptor+0x15c>
 800e6ac:	a201      	add	r2, pc, #4	; (adr r2, 800e6b4 <USBD_GetDescriptor+0x28>)
 800e6ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e6b2:	bf00      	nop
 800e6b4:	0800e6d1 	.word	0x0800e6d1
 800e6b8:	0800e6e9 	.word	0x0800e6e9
 800e6bc:	0800e711 	.word	0x0800e711
 800e6c0:	0800e7e9 	.word	0x0800e7e9
 800e6c4:	0800e7e9 	.word	0x0800e7e9
 800e6c8:	0800e7d5 	.word	0x0800e7d5
 800e6cc:	0800e7df 	.word	0x0800e7df
  case USB_DESC_TYPE_BOS:
    pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
    break;
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->dev.usr_device->GetDeviceDescriptor(pdev->cfg.speed, &len);
 800e6d0:	687b      	ldr	r3, [r7, #4]
 800e6d2:	f8d3 35ec 	ldr.w	r3, [r3, #1516]	; 0x5ec
 800e6d6:	681b      	ldr	r3, [r3, #0]
 800e6d8:	687a      	ldr	r2, [r7, #4]
 800e6da:	7892      	ldrb	r2, [r2, #2]
 800e6dc:	f107 010a 	add.w	r1, r7, #10
 800e6e0:	4610      	mov	r0, r2
 800e6e2:	4798      	blx	r3
 800e6e4:	60f8      	str	r0, [r7, #12]
    break;
 800e6e6:	e084      	b.n	800e7f2 <USBD_GetDescriptor+0x166>
    
  case USB_DESC_TYPE_CONFIGURATION:
      pbuf   = (uint8_t *)pdev->dev.class_cb->GetConfigDescriptor(pdev->cfg.speed, &len);
 800e6e8:	687b      	ldr	r3, [r7, #4]
 800e6ea:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800e6ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e6f0:	687a      	ldr	r2, [r7, #4]
 800e6f2:	7892      	ldrb	r2, [r2, #2]
 800e6f4:	f107 010a 	add.w	r1, r7, #10
 800e6f8:	4610      	mov	r0, r2
 800e6fa:	4798      	blx	r3
 800e6fc:	60f8      	str	r0, [r7, #12]
       (pdev->cfg.phy_itface  == USB_OTG_ULPI_PHY))
    {
      pbuf   = (uint8_t *)pdev->dev.class_cb->GetOtherConfigDescriptor(pdev->cfg.speed, &len);
    }
#endif  
    pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800e6fe:	68fb      	ldr	r3, [r7, #12]
 800e700:	3301      	adds	r3, #1
 800e702:	2202      	movs	r2, #2
 800e704:	701a      	strb	r2, [r3, #0]
    pdev->dev.pConfig_descriptor = pbuf;    
 800e706:	687b      	ldr	r3, [r7, #4]
 800e708:	68fa      	ldr	r2, [r7, #12]
 800e70a:	f8c3 25f0 	str.w	r2, [r3, #1520]	; 0x5f0
    break;
 800e70e:	e070      	b.n	800e7f2 <USBD_GetDescriptor+0x166>
    
  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 800e710:	683b      	ldr	r3, [r7, #0]
 800e712:	885b      	ldrh	r3, [r3, #2]
 800e714:	b2db      	uxtb	r3, r3
 800e716:	2b05      	cmp	r3, #5
 800e718:	d856      	bhi.n	800e7c8 <USBD_GetDescriptor+0x13c>
 800e71a:	a201      	add	r2, pc, #4	; (adr r2, 800e720 <USBD_GetDescriptor+0x94>)
 800e71c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e720:	0800e739 	.word	0x0800e739
 800e724:	0800e751 	.word	0x0800e751
 800e728:	0800e769 	.word	0x0800e769
 800e72c:	0800e781 	.word	0x0800e781
 800e730:	0800e799 	.word	0x0800e799
 800e734:	0800e7b1 	.word	0x0800e7b1
    {
    case USBD_IDX_LANGID_STR:
     pbuf = pdev->dev.usr_device->GetLangIDStrDescriptor(pdev->cfg.speed, &len);        
 800e738:	687b      	ldr	r3, [r7, #4]
 800e73a:	f8d3 35ec 	ldr.w	r3, [r3, #1516]	; 0x5ec
 800e73e:	685b      	ldr	r3, [r3, #4]
 800e740:	687a      	ldr	r2, [r7, #4]
 800e742:	7892      	ldrb	r2, [r2, #2]
 800e744:	f107 010a 	add.w	r1, r7, #10
 800e748:	4610      	mov	r0, r2
 800e74a:	4798      	blx	r3
 800e74c:	60f8      	str	r0, [r7, #12]
      break;
 800e74e:	e040      	b.n	800e7d2 <USBD_GetDescriptor+0x146>
      
    case USBD_IDX_MFC_STR:
      pbuf = pdev->dev.usr_device->GetManufacturerStrDescriptor(pdev->cfg.speed, &len);
 800e750:	687b      	ldr	r3, [r7, #4]
 800e752:	f8d3 35ec 	ldr.w	r3, [r3, #1516]	; 0x5ec
 800e756:	689b      	ldr	r3, [r3, #8]
 800e758:	687a      	ldr	r2, [r7, #4]
 800e75a:	7892      	ldrb	r2, [r2, #2]
 800e75c:	f107 010a 	add.w	r1, r7, #10
 800e760:	4610      	mov	r0, r2
 800e762:	4798      	blx	r3
 800e764:	60f8      	str	r0, [r7, #12]
      break;
 800e766:	e034      	b.n	800e7d2 <USBD_GetDescriptor+0x146>
      
    case USBD_IDX_PRODUCT_STR:
      pbuf = pdev->dev.usr_device->GetProductStrDescriptor(pdev->cfg.speed, &len);
 800e768:	687b      	ldr	r3, [r7, #4]
 800e76a:	f8d3 35ec 	ldr.w	r3, [r3, #1516]	; 0x5ec
 800e76e:	68db      	ldr	r3, [r3, #12]
 800e770:	687a      	ldr	r2, [r7, #4]
 800e772:	7892      	ldrb	r2, [r2, #2]
 800e774:	f107 010a 	add.w	r1, r7, #10
 800e778:	4610      	mov	r0, r2
 800e77a:	4798      	blx	r3
 800e77c:	60f8      	str	r0, [r7, #12]
      break;
 800e77e:	e028      	b.n	800e7d2 <USBD_GetDescriptor+0x146>
      
    case USBD_IDX_SERIAL_STR:
      pbuf = pdev->dev.usr_device->GetSerialStrDescriptor(pdev->cfg.speed, &len);
 800e780:	687b      	ldr	r3, [r7, #4]
 800e782:	f8d3 35ec 	ldr.w	r3, [r3, #1516]	; 0x5ec
 800e786:	691b      	ldr	r3, [r3, #16]
 800e788:	687a      	ldr	r2, [r7, #4]
 800e78a:	7892      	ldrb	r2, [r2, #2]
 800e78c:	f107 010a 	add.w	r1, r7, #10
 800e790:	4610      	mov	r0, r2
 800e792:	4798      	blx	r3
 800e794:	60f8      	str	r0, [r7, #12]
      break;
 800e796:	e01c      	b.n	800e7d2 <USBD_GetDescriptor+0x146>
      
    case USBD_IDX_CONFIG_STR:
      pbuf = pdev->dev.usr_device->GetConfigurationStrDescriptor(pdev->cfg.speed, &len);
 800e798:	687b      	ldr	r3, [r7, #4]
 800e79a:	f8d3 35ec 	ldr.w	r3, [r3, #1516]	; 0x5ec
 800e79e:	695b      	ldr	r3, [r3, #20]
 800e7a0:	687a      	ldr	r2, [r7, #4]
 800e7a2:	7892      	ldrb	r2, [r2, #2]
 800e7a4:	f107 010a 	add.w	r1, r7, #10
 800e7a8:	4610      	mov	r0, r2
 800e7aa:	4798      	blx	r3
 800e7ac:	60f8      	str	r0, [r7, #12]
      break;
 800e7ae:	e010      	b.n	800e7d2 <USBD_GetDescriptor+0x146>
      
    case USBD_IDX_INTERFACE_STR:
      pbuf = pdev->dev.usr_device->GetInterfaceStrDescriptor(pdev->cfg.speed, &len);
 800e7b0:	687b      	ldr	r3, [r7, #4]
 800e7b2:	f8d3 35ec 	ldr.w	r3, [r3, #1516]	; 0x5ec
 800e7b6:	699b      	ldr	r3, [r3, #24]
 800e7b8:	687a      	ldr	r2, [r7, #4]
 800e7ba:	7892      	ldrb	r2, [r2, #2]
 800e7bc:	f107 010a 	add.w	r1, r7, #10
 800e7c0:	4610      	mov	r0, r2
 800e7c2:	4798      	blx	r3
 800e7c4:	60f8      	str	r0, [r7, #12]
      break;
 800e7c6:	e004      	b.n	800e7d2 <USBD_GetDescriptor+0x146>
    default:
#ifdef USB_SUPPORT_USER_STRING_DESC
      pbuf = pdev->dev.class_cb->GetUsrStrDescriptor(pdev->cfg.speed, (req->wValue) , &len);
      break;
#else      
       USBD_CtlError(pdev , req);
 800e7c8:	6839      	ldr	r1, [r7, #0]
 800e7ca:	6878      	ldr	r0, [r7, #4]
 800e7cc:	f000 fa21 	bl	800ec12 <USBD_CtlError>
      return;
 800e7d0:	e024      	b.n	800e81c <USBD_GetDescriptor+0x190>
#endif /* USBD_CtlError(pdev , req)*/      
    }
    break;
 800e7d2:	e00e      	b.n	800e7f2 <USBD_GetDescriptor+0x166>
    {
      USBD_CtlError(pdev , req);
      return;
    }
#else
      USBD_CtlError(pdev , req);
 800e7d4:	6839      	ldr	r1, [r7, #0]
 800e7d6:	6878      	ldr	r0, [r7, #4]
 800e7d8:	f000 fa1b 	bl	800ec12 <USBD_CtlError>
      return;
 800e7dc:	e01e      	b.n	800e81c <USBD_GetDescriptor+0x190>
    {
      USBD_CtlError(pdev , req);
      return;
    }
#else
      USBD_CtlError(pdev , req);
 800e7de:	6839      	ldr	r1, [r7, #0]
 800e7e0:	6878      	ldr	r0, [r7, #4]
 800e7e2:	f000 fa16 	bl	800ec12 <USBD_CtlError>
      return;
 800e7e6:	e019      	b.n	800e81c <USBD_GetDescriptor+0x190>
#endif     
  default: 
     USBD_CtlError(pdev , req);
 800e7e8:	6839      	ldr	r1, [r7, #0]
 800e7ea:	6878      	ldr	r0, [r7, #4]
 800e7ec:	f000 fa11 	bl	800ec12 <USBD_CtlError>
    return;
 800e7f0:	e014      	b.n	800e81c <USBD_GetDescriptor+0x190>
  }
  
  if((len != 0)&& (req->wLength != 0))
 800e7f2:	897b      	ldrh	r3, [r7, #10]
 800e7f4:	2b00      	cmp	r3, #0
 800e7f6:	d011      	beq.n	800e81c <USBD_GetDescriptor+0x190>
 800e7f8:	683b      	ldr	r3, [r7, #0]
 800e7fa:	88db      	ldrh	r3, [r3, #6]
 800e7fc:	2b00      	cmp	r3, #0
 800e7fe:	d00d      	beq.n	800e81c <USBD_GetDescriptor+0x190>
  {
    
    len = MIN(len , req->wLength);
 800e800:	683b      	ldr	r3, [r7, #0]
 800e802:	88da      	ldrh	r2, [r3, #6]
 800e804:	897b      	ldrh	r3, [r7, #10]
 800e806:	4293      	cmp	r3, r2
 800e808:	bf28      	it	cs
 800e80a:	4613      	movcs	r3, r2
 800e80c:	b29b      	uxth	r3, r3
 800e80e:	817b      	strh	r3, [r7, #10]
    
    USBD_CtlSendData (pdev, 
 800e810:	897b      	ldrh	r3, [r7, #10]
 800e812:	461a      	mov	r2, r3
 800e814:	68f9      	ldr	r1, [r7, #12]
 800e816:	6878      	ldr	r0, [r7, #4]
 800e818:	f7ff fd2f 	bl	800e27a <USBD_CtlSendData>
                      pbuf,
                      len);
  }
  
}
 800e81c:	3710      	adds	r7, #16
 800e81e:	46bd      	mov	sp, r7
 800e820:	bd80      	pop	{r7, pc}
 800e822:	bf00      	nop

0800e824 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USB_OTG_CORE_HANDLE  *pdev, 
                            USB_SETUP_REQ *req)
{
 800e824:	b580      	push	{r7, lr}
 800e826:	b084      	sub	sp, #16
 800e828:	af00      	add	r7, sp, #0
 800e82a:	6078      	str	r0, [r7, #4]
 800e82c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr; 
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
 800e82e:	683b      	ldr	r3, [r7, #0]
 800e830:	889b      	ldrh	r3, [r3, #4]
 800e832:	2b00      	cmp	r3, #0
 800e834:	d12c      	bne.n	800e890 <USBD_SetAddress+0x6c>
 800e836:	683b      	ldr	r3, [r7, #0]
 800e838:	88db      	ldrh	r3, [r3, #6]
 800e83a:	2b00      	cmp	r3, #0
 800e83c:	d128      	bne.n	800e890 <USBD_SetAddress+0x6c>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 800e83e:	683b      	ldr	r3, [r7, #0]
 800e840:	885b      	ldrh	r3, [r3, #2]
 800e842:	b2db      	uxtb	r3, r3
 800e844:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e848:	73fb      	strb	r3, [r7, #15]
    
    if (pdev->dev.device_status == USB_OTG_CONFIGURED) 
 800e84a:	687b      	ldr	r3, [r7, #4]
 800e84c:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
 800e850:	2b03      	cmp	r3, #3
 800e852:	d104      	bne.n	800e85e <USBD_SetAddress+0x3a>
    {
      USBD_CtlError(pdev , req);
 800e854:	6839      	ldr	r1, [r7, #0]
 800e856:	6878      	ldr	r0, [r7, #4]
 800e858:	f000 f9db 	bl	800ec12 <USBD_CtlError>
    if (pdev->dev.device_status == USB_OTG_CONFIGURED) 
 800e85c:	e01d      	b.n	800e89a <USBD_SetAddress+0x76>
    } 
    else 
    {
      pdev->dev.device_address = dev_addr;
 800e85e:	687b      	ldr	r3, [r7, #4]
 800e860:	7bfa      	ldrb	r2, [r7, #15]
 800e862:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
      DCD_EP_SetAddress(pdev, dev_addr);               
 800e866:	7bfb      	ldrb	r3, [r7, #15]
 800e868:	4619      	mov	r1, r3
 800e86a:	6878      	ldr	r0, [r7, #4]
 800e86c:	f7fe fb01 	bl	800ce72 <DCD_EP_SetAddress>
      USBD_CtlSendStatus(pdev);                         
 800e870:	6878      	ldr	r0, [r7, #4]
 800e872:	f7ff fd6a 	bl	800e34a <USBD_CtlSendStatus>
      
      if (dev_addr != 0) 
 800e876:	7bfb      	ldrb	r3, [r7, #15]
 800e878:	2b00      	cmp	r3, #0
 800e87a:	d004      	beq.n	800e886 <USBD_SetAddress+0x62>
      {
        pdev->dev.device_status  = USB_OTG_ADDRESSED;
 800e87c:	687b      	ldr	r3, [r7, #4]
 800e87e:	2202      	movs	r2, #2
 800e880:	f883 2112 	strb.w	r2, [r3, #274]	; 0x112
    if (pdev->dev.device_status == USB_OTG_CONFIGURED) 
 800e884:	e009      	b.n	800e89a <USBD_SetAddress+0x76>
      } 
      else 
      {
        pdev->dev.device_status  = USB_OTG_DEFAULT; 
 800e886:	687b      	ldr	r3, [r7, #4]
 800e888:	2201      	movs	r2, #1
 800e88a:	f883 2112 	strb.w	r2, [r3, #274]	; 0x112
    if (pdev->dev.device_status == USB_OTG_CONFIGURED) 
 800e88e:	e004      	b.n	800e89a <USBD_SetAddress+0x76>
      }
    }
  } 
  else 
  {
     USBD_CtlError(pdev , req);                        
 800e890:	6839      	ldr	r1, [r7, #0]
 800e892:	6878      	ldr	r0, [r7, #4]
 800e894:	f000 f9bd 	bl	800ec12 <USBD_CtlError>
  } 
}
 800e898:	bf00      	nop
 800e89a:	bf00      	nop
 800e89c:	3710      	adds	r7, #16
 800e89e:	46bd      	mov	sp, r7
 800e8a0:	bd80      	pop	{r7, pc}
	...

0800e8a4 <USBD_SetConfig>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USB_OTG_CORE_HANDLE  *pdev, 
                           USB_SETUP_REQ *req)
{
 800e8a4:	b580      	push	{r7, lr}
 800e8a6:	b082      	sub	sp, #8
 800e8a8:	af00      	add	r7, sp, #0
 800e8aa:	6078      	str	r0, [r7, #4]
 800e8ac:	6039      	str	r1, [r7, #0]
  
  static uint8_t  cfgidx;
  
  cfgidx = (uint8_t)(req->wValue);                 
 800e8ae:	683b      	ldr	r3, [r7, #0]
 800e8b0:	885b      	ldrh	r3, [r3, #2]
 800e8b2:	b2da      	uxtb	r2, r3
 800e8b4:	4b37      	ldr	r3, [pc, #220]	; (800e994 <USBD_SetConfig+0xf0>)
 800e8b6:	701a      	strb	r2, [r3, #0]
  
  if (cfgidx > USBD_CFG_MAX_NUM ) 
 800e8b8:	4b36      	ldr	r3, [pc, #216]	; (800e994 <USBD_SetConfig+0xf0>)
 800e8ba:	781b      	ldrb	r3, [r3, #0]
 800e8bc:	2b01      	cmp	r3, #1
 800e8be:	d904      	bls.n	800e8ca <USBD_SetConfig+0x26>
  {            
     USBD_CtlError(pdev , req);                              
 800e8c0:	6839      	ldr	r1, [r7, #0]
 800e8c2:	6878      	ldr	r0, [r7, #4]
 800e8c4:	f000 f9a5 	bl	800ec12 <USBD_CtlError>
    default:					
       USBD_CtlError(pdev , req);                     
      break;
    }
  }
}
 800e8c8:	e05f      	b.n	800e98a <USBD_SetConfig+0xe6>
    switch (pdev->dev.device_status) 
 800e8ca:	687b      	ldr	r3, [r7, #4]
 800e8cc:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
 800e8d0:	2b02      	cmp	r3, #2
 800e8d2:	d002      	beq.n	800e8da <USBD_SetConfig+0x36>
 800e8d4:	2b03      	cmp	r3, #3
 800e8d6:	d01b      	beq.n	800e910 <USBD_SetConfig+0x6c>
 800e8d8:	e052      	b.n	800e980 <USBD_SetConfig+0xdc>
      if (cfgidx) 
 800e8da:	4b2e      	ldr	r3, [pc, #184]	; (800e994 <USBD_SetConfig+0xf0>)
 800e8dc:	781b      	ldrb	r3, [r3, #0]
 800e8de:	2b00      	cmp	r3, #0
 800e8e0:	d012      	beq.n	800e908 <USBD_SetConfig+0x64>
        pdev->dev.device_config = cfgidx;
 800e8e2:	4b2c      	ldr	r3, [pc, #176]	; (800e994 <USBD_SetConfig+0xf0>)
 800e8e4:	781a      	ldrb	r2, [r3, #0]
 800e8e6:	687b      	ldr	r3, [r7, #4]
 800e8e8:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
        pdev->dev.device_status = USB_OTG_CONFIGURED;
 800e8ec:	687b      	ldr	r3, [r7, #4]
 800e8ee:	2203      	movs	r2, #3
 800e8f0:	f883 2112 	strb.w	r2, [r3, #274]	; 0x112
        USBD_SetCfg(pdev , cfgidx);
 800e8f4:	4b27      	ldr	r3, [pc, #156]	; (800e994 <USBD_SetConfig+0xf0>)
 800e8f6:	781b      	ldrb	r3, [r3, #0]
 800e8f8:	4619      	mov	r1, r3
 800e8fa:	6878      	ldr	r0, [r7, #4]
 800e8fc:	f7ff fc74 	bl	800e1e8 <USBD_SetCfg>
        USBD_CtlSendStatus(pdev);
 800e900:	6878      	ldr	r0, [r7, #4]
 800e902:	f7ff fd22 	bl	800e34a <USBD_CtlSendStatus>
      break;
 800e906:	e040      	b.n	800e98a <USBD_SetConfig+0xe6>
         USBD_CtlSendStatus(pdev);
 800e908:	6878      	ldr	r0, [r7, #4]
 800e90a:	f7ff fd1e 	bl	800e34a <USBD_CtlSendStatus>
      break;
 800e90e:	e03c      	b.n	800e98a <USBD_SetConfig+0xe6>
      if (cfgidx == 0) 
 800e910:	4b20      	ldr	r3, [pc, #128]	; (800e994 <USBD_SetConfig+0xf0>)
 800e912:	781b      	ldrb	r3, [r3, #0]
 800e914:	2b00      	cmp	r3, #0
 800e916:	d112      	bne.n	800e93e <USBD_SetConfig+0x9a>
        pdev->dev.device_status = USB_OTG_ADDRESSED;
 800e918:	687b      	ldr	r3, [r7, #4]
 800e91a:	2202      	movs	r2, #2
 800e91c:	f883 2112 	strb.w	r2, [r3, #274]	; 0x112
        pdev->dev.device_config = cfgidx;          
 800e920:	4b1c      	ldr	r3, [pc, #112]	; (800e994 <USBD_SetConfig+0xf0>)
 800e922:	781a      	ldrb	r2, [r3, #0]
 800e924:	687b      	ldr	r3, [r7, #4]
 800e926:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
        USBD_ClrCfg(pdev , cfgidx);
 800e92a:	4b1a      	ldr	r3, [pc, #104]	; (800e994 <USBD_SetConfig+0xf0>)
 800e92c:	781b      	ldrb	r3, [r3, #0]
 800e92e:	4619      	mov	r1, r3
 800e930:	6878      	ldr	r0, [r7, #4]
 800e932:	f7ff fc71 	bl	800e218 <USBD_ClrCfg>
        USBD_CtlSendStatus(pdev);
 800e936:	6878      	ldr	r0, [r7, #4]
 800e938:	f7ff fd07 	bl	800e34a <USBD_CtlSendStatus>
      break;
 800e93c:	e025      	b.n	800e98a <USBD_SetConfig+0xe6>
      else  if (cfgidx != pdev->dev.device_config) 
 800e93e:	687b      	ldr	r3, [r7, #4]
 800e940:	f893 2110 	ldrb.w	r2, [r3, #272]	; 0x110
 800e944:	4b13      	ldr	r3, [pc, #76]	; (800e994 <USBD_SetConfig+0xf0>)
 800e946:	781b      	ldrb	r3, [r3, #0]
 800e948:	429a      	cmp	r2, r3
 800e94a:	d015      	beq.n	800e978 <USBD_SetConfig+0xd4>
        USBD_ClrCfg(pdev , pdev->dev.device_config);
 800e94c:	687b      	ldr	r3, [r7, #4]
 800e94e:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
 800e952:	4619      	mov	r1, r3
 800e954:	6878      	ldr	r0, [r7, #4]
 800e956:	f7ff fc5f 	bl	800e218 <USBD_ClrCfg>
        pdev->dev.device_config = cfgidx;
 800e95a:	4b0e      	ldr	r3, [pc, #56]	; (800e994 <USBD_SetConfig+0xf0>)
 800e95c:	781a      	ldrb	r2, [r3, #0]
 800e95e:	687b      	ldr	r3, [r7, #4]
 800e960:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
        USBD_SetCfg(pdev , cfgidx);
 800e964:	4b0b      	ldr	r3, [pc, #44]	; (800e994 <USBD_SetConfig+0xf0>)
 800e966:	781b      	ldrb	r3, [r3, #0]
 800e968:	4619      	mov	r1, r3
 800e96a:	6878      	ldr	r0, [r7, #4]
 800e96c:	f7ff fc3c 	bl	800e1e8 <USBD_SetCfg>
        USBD_CtlSendStatus(pdev);
 800e970:	6878      	ldr	r0, [r7, #4]
 800e972:	f7ff fcea 	bl	800e34a <USBD_CtlSendStatus>
      break;
 800e976:	e008      	b.n	800e98a <USBD_SetConfig+0xe6>
        USBD_CtlSendStatus(pdev);
 800e978:	6878      	ldr	r0, [r7, #4]
 800e97a:	f7ff fce6 	bl	800e34a <USBD_CtlSendStatus>
      break;
 800e97e:	e004      	b.n	800e98a <USBD_SetConfig+0xe6>
       USBD_CtlError(pdev , req);                     
 800e980:	6839      	ldr	r1, [r7, #0]
 800e982:	6878      	ldr	r0, [r7, #4]
 800e984:	f000 f945 	bl	800ec12 <USBD_CtlError>
      break;
 800e988:	bf00      	nop
}
 800e98a:	bf00      	nop
 800e98c:	3708      	adds	r7, #8
 800e98e:	46bd      	mov	sp, r7
 800e990:	bd80      	pop	{r7, pc}
 800e992:	bf00      	nop
 800e994:	20008538 	.word	0x20008538

0800e998 <USBD_GetConfig>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USB_OTG_CORE_HANDLE  *pdev, 
                           USB_SETUP_REQ *req)
{
 800e998:	b580      	push	{r7, lr}
 800e99a:	b082      	sub	sp, #8
 800e99c:	af00      	add	r7, sp, #0
 800e99e:	6078      	str	r0, [r7, #4]
 800e9a0:	6039      	str	r1, [r7, #0]
 
  if (req->wLength != 1) 
 800e9a2:	683b      	ldr	r3, [r7, #0]
 800e9a4:	88db      	ldrh	r3, [r3, #6]
 800e9a6:	2b01      	cmp	r3, #1
 800e9a8:	d004      	beq.n	800e9b4 <USBD_GetConfig+0x1c>
  {                   
     USBD_CtlError(pdev , req);
 800e9aa:	6839      	ldr	r1, [r7, #0]
 800e9ac:	6878      	ldr	r0, [r7, #4]
 800e9ae:	f000 f930 	bl	800ec12 <USBD_CtlError>
    default:
       USBD_CtlError(pdev , req);
      break;
    }
  }
}
 800e9b2:	e01b      	b.n	800e9ec <USBD_GetConfig+0x54>
    switch (pdev->dev.device_status )  
 800e9b4:	687b      	ldr	r3, [r7, #4]
 800e9b6:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
 800e9ba:	2b02      	cmp	r3, #2
 800e9bc:	d002      	beq.n	800e9c4 <USBD_GetConfig+0x2c>
 800e9be:	2b03      	cmp	r3, #3
 800e9c0:	d006      	beq.n	800e9d0 <USBD_GetConfig+0x38>
 800e9c2:	e00e      	b.n	800e9e2 <USBD_GetConfig+0x4a>
      USBD_CtlSendData (pdev, 
 800e9c4:	2201      	movs	r2, #1
 800e9c6:	490b      	ldr	r1, [pc, #44]	; (800e9f4 <USBD_GetConfig+0x5c>)
 800e9c8:	6878      	ldr	r0, [r7, #4]
 800e9ca:	f7ff fc56 	bl	800e27a <USBD_CtlSendData>
      break;
 800e9ce:	e00d      	b.n	800e9ec <USBD_GetConfig+0x54>
      USBD_CtlSendData (pdev, 
 800e9d0:	687b      	ldr	r3, [r7, #4]
 800e9d2:	f503 7388 	add.w	r3, r3, #272	; 0x110
 800e9d6:	2201      	movs	r2, #1
 800e9d8:	4619      	mov	r1, r3
 800e9da:	6878      	ldr	r0, [r7, #4]
 800e9dc:	f7ff fc4d 	bl	800e27a <USBD_CtlSendData>
      break;
 800e9e0:	e004      	b.n	800e9ec <USBD_GetConfig+0x54>
       USBD_CtlError(pdev , req);
 800e9e2:	6839      	ldr	r1, [r7, #0]
 800e9e4:	6878      	ldr	r0, [r7, #4]
 800e9e6:	f000 f914 	bl	800ec12 <USBD_CtlError>
      break;
 800e9ea:	bf00      	nop
}
 800e9ec:	bf00      	nop
 800e9ee:	3708      	adds	r7, #8
 800e9f0:	46bd      	mov	sp, r7
 800e9f2:	bd80      	pop	{r7, pc}
 800e9f4:	20008530 	.word	0x20008530

0800e9f8 <USBD_GetStatus>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USB_OTG_CORE_HANDLE  *pdev, 
                           USB_SETUP_REQ *req)
{
 800e9f8:	b580      	push	{r7, lr}
 800e9fa:	b082      	sub	sp, #8
 800e9fc:	af00      	add	r7, sp, #0
 800e9fe:	6078      	str	r0, [r7, #4]
 800ea00:	6039      	str	r1, [r7, #0]
  
    
  switch (pdev->dev.device_status) 
 800ea02:	687b      	ldr	r3, [r7, #4]
 800ea04:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
 800ea08:	3b02      	subs	r3, #2
 800ea0a:	2b01      	cmp	r3, #1
 800ea0c:	d813      	bhi.n	800ea36 <USBD_GetStatus+0x3e>
  {
  case USB_OTG_ADDRESSED:
  case USB_OTG_CONFIGURED:
    
#ifdef USBD_SELF_POWERED
    USBD_cfg_status = USB_CONFIG_SELF_POWERED;                                    
 800ea0e:	4b0e      	ldr	r3, [pc, #56]	; (800ea48 <USBD_GetStatus+0x50>)
 800ea10:	2201      	movs	r2, #1
 800ea12:	601a      	str	r2, [r3, #0]
#else
    USBD_cfg_status = 0x00;                                    
#endif
                      
    if (pdev->dev.DevRemoteWakeup) 
 800ea14:	687b      	ldr	r3, [r7, #4]
 800ea16:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 800ea1a:	2b00      	cmp	r3, #0
 800ea1c:	d005      	beq.n	800ea2a <USBD_GetStatus+0x32>
    {
      USBD_cfg_status |= USB_CONFIG_REMOTE_WAKEUP;                                
 800ea1e:	4b0a      	ldr	r3, [pc, #40]	; (800ea48 <USBD_GetStatus+0x50>)
 800ea20:	681b      	ldr	r3, [r3, #0]
 800ea22:	f043 0302 	orr.w	r3, r3, #2
 800ea26:	4a08      	ldr	r2, [pc, #32]	; (800ea48 <USBD_GetStatus+0x50>)
 800ea28:	6013      	str	r3, [r2, #0]
    }
    
    USBD_CtlSendData (pdev, 
 800ea2a:	2202      	movs	r2, #2
 800ea2c:	4906      	ldr	r1, [pc, #24]	; (800ea48 <USBD_GetStatus+0x50>)
 800ea2e:	6878      	ldr	r0, [r7, #4]
 800ea30:	f7ff fc23 	bl	800e27a <USBD_CtlSendData>
                      (uint8_t *)&USBD_cfg_status,
                      2);
    break;
 800ea34:	e004      	b.n	800ea40 <USBD_GetStatus+0x48>
    
  default :
    USBD_CtlError(pdev , req);                        
 800ea36:	6839      	ldr	r1, [r7, #0]
 800ea38:	6878      	ldr	r0, [r7, #4]
 800ea3a:	f000 f8ea 	bl	800ec12 <USBD_CtlError>
    break;
 800ea3e:	bf00      	nop
  }
}
 800ea40:	bf00      	nop
 800ea42:	3708      	adds	r7, #8
 800ea44:	46bd      	mov	sp, r7
 800ea46:	bd80      	pop	{r7, pc}
 800ea48:	20008534 	.word	0x20008534

0800ea4c <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USB_OTG_CORE_HANDLE  *pdev, 
                            USB_SETUP_REQ *req)
{
 800ea4c:	b580      	push	{r7, lr}
 800ea4e:	b084      	sub	sp, #16
 800ea50:	af00      	add	r7, sp, #0
 800ea52:	6078      	str	r0, [r7, #4]
 800ea54:	6039      	str	r1, [r7, #0]

  USB_OTG_DCTL_TypeDef     dctl;
  uint8_t test_mode = 0;
 800ea56:	2300      	movs	r3, #0
 800ea58:	73fb      	strb	r3, [r7, #15]
 
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ea5a:	683b      	ldr	r3, [r7, #0]
 800ea5c:	885b      	ldrh	r3, [r3, #2]
 800ea5e:	2b01      	cmp	r3, #1
 800ea60:	d10e      	bne.n	800ea80 <USBD_SetFeature+0x34>
  {
    pdev->dev.DevRemoteWakeup = 1;  
 800ea62:	687b      	ldr	r3, [r7, #4]
 800ea64:	2201      	movs	r2, #1
 800ea66:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
    pdev->dev.class_cb->Setup (pdev, req);   
 800ea6a:	687b      	ldr	r3, [r7, #4]
 800ea6c:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800ea70:	689b      	ldr	r3, [r3, #8]
 800ea72:	6839      	ldr	r1, [r7, #0]
 800ea74:	6878      	ldr	r0, [r7, #4]
 800ea76:	4798      	blx	r3
    USBD_CtlSendStatus(pdev);
 800ea78:	6878      	ldr	r0, [r7, #4]
 800ea7a:	f7ff fc66 	bl	800e34a <USBD_CtlSendStatus>
  }
  else
  {
    /* Do Nothing */
  }
}
 800ea7e:	e051      	b.n	800eb24 <USBD_SetFeature+0xd8>
  else if ((req->wValue == USB_FEATURE_TEST_MODE) && 
 800ea80:	683b      	ldr	r3, [r7, #0]
 800ea82:	885b      	ldrh	r3, [r3, #2]
 800ea84:	2b02      	cmp	r3, #2
 800ea86:	d14d      	bne.n	800eb24 <USBD_SetFeature+0xd8>
           ((req->wIndex & 0xFF) == 0))
 800ea88:	683b      	ldr	r3, [r7, #0]
 800ea8a:	889b      	ldrh	r3, [r3, #4]
 800ea8c:	b2db      	uxtb	r3, r3
  else if ((req->wValue == USB_FEATURE_TEST_MODE) && 
 800ea8e:	2b00      	cmp	r3, #0
 800ea90:	d148      	bne.n	800eb24 <USBD_SetFeature+0xd8>
    dctl.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DCTL);
 800ea92:	687b      	ldr	r3, [r7, #4]
 800ea94:	691b      	ldr	r3, [r3, #16]
 800ea96:	685b      	ldr	r3, [r3, #4]
 800ea98:	60bb      	str	r3, [r7, #8]
    test_mode = req->wIndex >> 8;
 800ea9a:	683b      	ldr	r3, [r7, #0]
 800ea9c:	889b      	ldrh	r3, [r3, #4]
 800ea9e:	0a1b      	lsrs	r3, r3, #8
 800eaa0:	b29b      	uxth	r3, r3
 800eaa2:	73fb      	strb	r3, [r7, #15]
    switch (test_mode) 
 800eaa4:	7bfb      	ldrb	r3, [r7, #15]
 800eaa6:	3b01      	subs	r3, #1
 800eaa8:	2b04      	cmp	r3, #4
 800eaaa:	d82b      	bhi.n	800eb04 <USBD_SetFeature+0xb8>
 800eaac:	a201      	add	r2, pc, #4	; (adr r2, 800eab4 <USBD_SetFeature+0x68>)
 800eaae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eab2:	bf00      	nop
 800eab4:	0800eac9 	.word	0x0800eac9
 800eab8:	0800ead5 	.word	0x0800ead5
 800eabc:	0800eae1 	.word	0x0800eae1
 800eac0:	0800eaed 	.word	0x0800eaed
 800eac4:	0800eaf9 	.word	0x0800eaf9
      dctl.b.tstctl = 1;
 800eac8:	7a3b      	ldrb	r3, [r7, #8]
 800eaca:	2201      	movs	r2, #1
 800eacc:	f362 1306 	bfi	r3, r2, #4, #3
 800ead0:	723b      	strb	r3, [r7, #8]
      break;
 800ead2:	e01d      	b.n	800eb10 <USBD_SetFeature+0xc4>
      dctl.b.tstctl = 2;
 800ead4:	7a3b      	ldrb	r3, [r7, #8]
 800ead6:	2202      	movs	r2, #2
 800ead8:	f362 1306 	bfi	r3, r2, #4, #3
 800eadc:	723b      	strb	r3, [r7, #8]
      break;
 800eade:	e017      	b.n	800eb10 <USBD_SetFeature+0xc4>
      dctl.b.tstctl = 3;
 800eae0:	7a3b      	ldrb	r3, [r7, #8]
 800eae2:	2203      	movs	r2, #3
 800eae4:	f362 1306 	bfi	r3, r2, #4, #3
 800eae8:	723b      	strb	r3, [r7, #8]
      break;
 800eaea:	e011      	b.n	800eb10 <USBD_SetFeature+0xc4>
      dctl.b.tstctl = 4;
 800eaec:	7a3b      	ldrb	r3, [r7, #8]
 800eaee:	2204      	movs	r2, #4
 800eaf0:	f362 1306 	bfi	r3, r2, #4, #3
 800eaf4:	723b      	strb	r3, [r7, #8]
      break;
 800eaf6:	e00b      	b.n	800eb10 <USBD_SetFeature+0xc4>
      dctl.b.tstctl = 5;
 800eaf8:	7a3b      	ldrb	r3, [r7, #8]
 800eafa:	2205      	movs	r2, #5
 800eafc:	f362 1306 	bfi	r3, r2, #4, #3
 800eb00:	723b      	strb	r3, [r7, #8]
      break;
 800eb02:	e005      	b.n	800eb10 <USBD_SetFeature+0xc4>
      dctl.b.tstctl = 1;
 800eb04:	7a3b      	ldrb	r3, [r7, #8]
 800eb06:	2201      	movs	r2, #1
 800eb08:	f362 1306 	bfi	r3, r2, #4, #3
 800eb0c:	723b      	strb	r3, [r7, #8]
      break;
 800eb0e:	bf00      	nop
    SET_TEST_MODE = dctl;
 800eb10:	4a06      	ldr	r2, [pc, #24]	; (800eb2c <USBD_SetFeature+0xe0>)
 800eb12:	68bb      	ldr	r3, [r7, #8]
 800eb14:	6013      	str	r3, [r2, #0]
    pdev->dev.test_mode = 1;
 800eb16:	687b      	ldr	r3, [r7, #4]
 800eb18:	2201      	movs	r2, #1
 800eb1a:	f883 2116 	strb.w	r2, [r3, #278]	; 0x116
    USBD_CtlSendStatus(pdev);
 800eb1e:	6878      	ldr	r0, [r7, #4]
 800eb20:	f7ff fc13 	bl	800e34a <USBD_CtlSendStatus>
}
 800eb24:	bf00      	nop
 800eb26:	3710      	adds	r7, #16
 800eb28:	46bd      	mov	sp, r7
 800eb2a:	bd80      	pop	{r7, pc}
 800eb2c:	200090b0 	.word	0x200090b0

0800eb30 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USB_OTG_CORE_HANDLE  *pdev, 
                            USB_SETUP_REQ *req)
{
 800eb30:	b580      	push	{r7, lr}
 800eb32:	b082      	sub	sp, #8
 800eb34:	af00      	add	r7, sp, #0
 800eb36:	6078      	str	r0, [r7, #4]
 800eb38:	6039      	str	r1, [r7, #0]
  switch (pdev->dev.device_status)
 800eb3a:	687b      	ldr	r3, [r7, #4]
 800eb3c:	f893 3112 	ldrb.w	r3, [r3, #274]	; 0x112
 800eb40:	3b02      	subs	r3, #2
 800eb42:	2b01      	cmp	r3, #1
 800eb44:	d812      	bhi.n	800eb6c <USBD_ClrFeature+0x3c>
  {
  case USB_OTG_ADDRESSED:
  case USB_OTG_CONFIGURED:
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP) 
 800eb46:	683b      	ldr	r3, [r7, #0]
 800eb48:	885b      	ldrh	r3, [r3, #2]
 800eb4a:	2b01      	cmp	r3, #1
 800eb4c:	d113      	bne.n	800eb76 <USBD_ClrFeature+0x46>
    {
      pdev->dev.DevRemoteWakeup = 0; 
 800eb4e:	687b      	ldr	r3, [r7, #4]
 800eb50:	2200      	movs	r2, #0
 800eb52:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
      pdev->dev.class_cb->Setup (pdev, req);   
 800eb56:	687b      	ldr	r3, [r7, #4]
 800eb58:	f8d3 35e4 	ldr.w	r3, [r3, #1508]	; 0x5e4
 800eb5c:	689b      	ldr	r3, [r3, #8]
 800eb5e:	6839      	ldr	r1, [r7, #0]
 800eb60:	6878      	ldr	r0, [r7, #4]
 800eb62:	4798      	blx	r3
      USBD_CtlSendStatus(pdev);
 800eb64:	6878      	ldr	r0, [r7, #4]
 800eb66:	f7ff fbf0 	bl	800e34a <USBD_CtlSendStatus>
    }
    break;
 800eb6a:	e004      	b.n	800eb76 <USBD_ClrFeature+0x46>
    
  default :
     USBD_CtlError(pdev , req);
 800eb6c:	6839      	ldr	r1, [r7, #0]
 800eb6e:	6878      	ldr	r0, [r7, #4]
 800eb70:	f000 f84f 	bl	800ec12 <USBD_CtlError>
    break;
 800eb74:	e000      	b.n	800eb78 <USBD_ClrFeature+0x48>
    break;
 800eb76:	bf00      	nop
  }
}
 800eb78:	bf00      	nop
 800eb7a:	3708      	adds	r7, #8
 800eb7c:	46bd      	mov	sp, r7
 800eb7e:	bd80      	pop	{r7, pc}

0800eb80 <USBD_ParseSetupRequest>:
* @retval None
*/

void USBD_ParseSetupRequest( USB_OTG_CORE_HANDLE  *pdev,
                            USB_SETUP_REQ *req)
{
 800eb80:	b480      	push	{r7}
 800eb82:	b083      	sub	sp, #12
 800eb84:	af00      	add	r7, sp, #0
 800eb86:	6078      	str	r0, [r7, #4]
 800eb88:	6039      	str	r1, [r7, #0]
  req->bmRequest     = *(uint8_t *)  (pdev->dev.setup_packet);
 800eb8a:	687b      	ldr	r3, [r7, #4]
 800eb8c:	f893 25cc 	ldrb.w	r2, [r3, #1484]	; 0x5cc
 800eb90:	683b      	ldr	r3, [r7, #0]
 800eb92:	701a      	strb	r2, [r3, #0]
  req->bRequest      = *(uint8_t *)  (pdev->dev.setup_packet +  1);
 800eb94:	687b      	ldr	r3, [r7, #4]
 800eb96:	f893 25cd 	ldrb.w	r2, [r3, #1485]	; 0x5cd
 800eb9a:	683b      	ldr	r3, [r7, #0]
 800eb9c:	705a      	strb	r2, [r3, #1]
  req->wValue        = SWAPBYTE      (pdev->dev.setup_packet +  2);
 800eb9e:	687b      	ldr	r3, [r7, #4]
 800eba0:	f893 35ce 	ldrb.w	r3, [r3, #1486]	; 0x5ce
 800eba4:	b29a      	uxth	r2, r3
 800eba6:	687b      	ldr	r3, [r7, #4]
 800eba8:	f893 35cf 	ldrb.w	r3, [r3, #1487]	; 0x5cf
 800ebac:	b29b      	uxth	r3, r3
 800ebae:	021b      	lsls	r3, r3, #8
 800ebb0:	b29b      	uxth	r3, r3
 800ebb2:	4413      	add	r3, r2
 800ebb4:	b29a      	uxth	r2, r3
 800ebb6:	683b      	ldr	r3, [r7, #0]
 800ebb8:	805a      	strh	r2, [r3, #2]
  req->wIndex        = SWAPBYTE      (pdev->dev.setup_packet +  4);
 800ebba:	687b      	ldr	r3, [r7, #4]
 800ebbc:	f893 35d0 	ldrb.w	r3, [r3, #1488]	; 0x5d0
 800ebc0:	b29a      	uxth	r2, r3
 800ebc2:	687b      	ldr	r3, [r7, #4]
 800ebc4:	f893 35d1 	ldrb.w	r3, [r3, #1489]	; 0x5d1
 800ebc8:	b29b      	uxth	r3, r3
 800ebca:	021b      	lsls	r3, r3, #8
 800ebcc:	b29b      	uxth	r3, r3
 800ebce:	4413      	add	r3, r2
 800ebd0:	b29a      	uxth	r2, r3
 800ebd2:	683b      	ldr	r3, [r7, #0]
 800ebd4:	809a      	strh	r2, [r3, #4]
  req->wLength       = SWAPBYTE      (pdev->dev.setup_packet +  6);
 800ebd6:	687b      	ldr	r3, [r7, #4]
 800ebd8:	f893 35d2 	ldrb.w	r3, [r3, #1490]	; 0x5d2
 800ebdc:	b29a      	uxth	r2, r3
 800ebde:	687b      	ldr	r3, [r7, #4]
 800ebe0:	f893 35d3 	ldrb.w	r3, [r3, #1491]	; 0x5d3
 800ebe4:	b29b      	uxth	r3, r3
 800ebe6:	021b      	lsls	r3, r3, #8
 800ebe8:	b29b      	uxth	r3, r3
 800ebea:	4413      	add	r3, r2
 800ebec:	b29a      	uxth	r2, r3
 800ebee:	683b      	ldr	r3, [r7, #0]
 800ebf0:	80da      	strh	r2, [r3, #6]
  
  pdev->dev.in_ep[0].ctl_data_len = req->wLength  ;
 800ebf2:	683b      	ldr	r3, [r7, #0]
 800ebf4:	88db      	ldrh	r3, [r3, #6]
 800ebf6:	461a      	mov	r2, r3
 800ebf8:	687b      	ldr	r3, [r7, #4]
 800ebfa:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
  pdev->dev.device_state = USB_OTG_EP0_SETUP;
 800ebfe:	687b      	ldr	r3, [r7, #4]
 800ec00:	2201      	movs	r2, #1
 800ec02:	f883 2111 	strb.w	r2, [r3, #273]	; 0x111
}
 800ec06:	bf00      	nop
 800ec08:	370c      	adds	r7, #12
 800ec0a:	46bd      	mov	sp, r7
 800ec0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec10:	4770      	bx	lr

0800ec12 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError( USB_OTG_CORE_HANDLE  *pdev,
                            USB_SETUP_REQ *req)
{
 800ec12:	b580      	push	{r7, lr}
 800ec14:	b082      	sub	sp, #8
 800ec16:	af00      	add	r7, sp, #0
 800ec18:	6078      	str	r0, [r7, #4]
 800ec1a:	6039      	str	r1, [r7, #0]
  
  DCD_EP_Stall(pdev , 0x80);
 800ec1c:	2180      	movs	r1, #128	; 0x80
 800ec1e:	6878      	ldr	r0, [r7, #4]
 800ec20:	f7fe f8ad 	bl	800cd7e <DCD_EP_Stall>
  DCD_EP_Stall(pdev , 0);
 800ec24:	2100      	movs	r1, #0
 800ec26:	6878      	ldr	r0, [r7, #4]
 800ec28:	f7fe f8a9 	bl	800cd7e <DCD_EP_Stall>
  USB_OTG_EP0_OutStart(pdev);  
 800ec2c:	6878      	ldr	r0, [r7, #4]
 800ec2e:	f7fd fed9 	bl	800c9e4 <USB_OTG_EP0_OutStart>
}
 800ec32:	bf00      	nop
 800ec34:	3708      	adds	r7, #8
 800ec36:	46bd      	mov	sp, r7
 800ec38:	bd80      	pop	{r7, pc}

0800ec3a <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800ec3a:	b580      	push	{r7, lr}
 800ec3c:	b086      	sub	sp, #24
 800ec3e:	af00      	add	r7, sp, #0
 800ec40:	60f8      	str	r0, [r7, #12]
 800ec42:	60b9      	str	r1, [r7, #8]
 800ec44:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0;
 800ec46:	2300      	movs	r3, #0
 800ec48:	75fb      	strb	r3, [r7, #23]
  
  if (desc != NULL) 
 800ec4a:	68fb      	ldr	r3, [r7, #12]
 800ec4c:	2b00      	cmp	r3, #0
 800ec4e:	d033      	beq.n	800ecb8 <USBD_GetString+0x7e>
  {
    *len =  USBD_GetLen(desc) * 2 + 2;    
 800ec50:	68f8      	ldr	r0, [r7, #12]
 800ec52:	f000 f835 	bl	800ecc0 <USBD_GetLen>
 800ec56:	4603      	mov	r3, r0
 800ec58:	3301      	adds	r3, #1
 800ec5a:	b29b      	uxth	r3, r3
 800ec5c:	005b      	lsls	r3, r3, #1
 800ec5e:	b29a      	uxth	r2, r3
 800ec60:	687b      	ldr	r3, [r7, #4]
 800ec62:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *len;
 800ec64:	687b      	ldr	r3, [r7, #4]
 800ec66:	881a      	ldrh	r2, [r3, #0]
 800ec68:	7dfb      	ldrb	r3, [r7, #23]
 800ec6a:	1c59      	adds	r1, r3, #1
 800ec6c:	75f9      	strb	r1, [r7, #23]
 800ec6e:	4619      	mov	r1, r3
 800ec70:	68bb      	ldr	r3, [r7, #8]
 800ec72:	440b      	add	r3, r1
 800ec74:	b2d2      	uxtb	r2, r2
 800ec76:	701a      	strb	r2, [r3, #0]
    unicode[idx++] =  USB_DESC_TYPE_STRING;
 800ec78:	7dfb      	ldrb	r3, [r7, #23]
 800ec7a:	1c5a      	adds	r2, r3, #1
 800ec7c:	75fa      	strb	r2, [r7, #23]
 800ec7e:	461a      	mov	r2, r3
 800ec80:	68bb      	ldr	r3, [r7, #8]
 800ec82:	4413      	add	r3, r2
 800ec84:	2203      	movs	r2, #3
 800ec86:	701a      	strb	r2, [r3, #0]
    
    while (*desc != NULL) 
 800ec88:	e012      	b.n	800ecb0 <USBD_GetString+0x76>
    {
      unicode[idx++] = *desc++;
 800ec8a:	68fb      	ldr	r3, [r7, #12]
 800ec8c:	1c5a      	adds	r2, r3, #1
 800ec8e:	60fa      	str	r2, [r7, #12]
 800ec90:	7dfa      	ldrb	r2, [r7, #23]
 800ec92:	1c51      	adds	r1, r2, #1
 800ec94:	75f9      	strb	r1, [r7, #23]
 800ec96:	4611      	mov	r1, r2
 800ec98:	68ba      	ldr	r2, [r7, #8]
 800ec9a:	440a      	add	r2, r1
 800ec9c:	781b      	ldrb	r3, [r3, #0]
 800ec9e:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0x00;
 800eca0:	7dfb      	ldrb	r3, [r7, #23]
 800eca2:	1c5a      	adds	r2, r3, #1
 800eca4:	75fa      	strb	r2, [r7, #23]
 800eca6:	461a      	mov	r2, r3
 800eca8:	68bb      	ldr	r3, [r7, #8]
 800ecaa:	4413      	add	r3, r2
 800ecac:	2200      	movs	r2, #0
 800ecae:	701a      	strb	r2, [r3, #0]
    while (*desc != NULL) 
 800ecb0:	68fb      	ldr	r3, [r7, #12]
 800ecb2:	781b      	ldrb	r3, [r3, #0]
 800ecb4:	2b00      	cmp	r3, #0
 800ecb6:	d1e8      	bne.n	800ec8a <USBD_GetString+0x50>
    }
  } 
}
 800ecb8:	bf00      	nop
 800ecba:	3718      	adds	r7, #24
 800ecbc:	46bd      	mov	sp, r7
 800ecbe:	bd80      	pop	{r7, pc}

0800ecc0 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800ecc0:	b480      	push	{r7}
 800ecc2:	b085      	sub	sp, #20
 800ecc4:	af00      	add	r7, sp, #0
 800ecc6:	6078      	str	r0, [r7, #4]
    uint8_t  len = 0;
 800ecc8:	2300      	movs	r3, #0
 800ecca:	73fb      	strb	r3, [r7, #15]

    while (*buf != NULL) 
 800eccc:	e005      	b.n	800ecda <USBD_GetLen+0x1a>
    {
        len++;
 800ecce:	7bfb      	ldrb	r3, [r7, #15]
 800ecd0:	3301      	adds	r3, #1
 800ecd2:	73fb      	strb	r3, [r7, #15]
        buf++;
 800ecd4:	687b      	ldr	r3, [r7, #4]
 800ecd6:	3301      	adds	r3, #1
 800ecd8:	607b      	str	r3, [r7, #4]
    while (*buf != NULL) 
 800ecda:	687b      	ldr	r3, [r7, #4]
 800ecdc:	781b      	ldrb	r3, [r3, #0]
 800ecde:	2b00      	cmp	r3, #0
 800ece0:	d1f5      	bne.n	800ecce <USBD_GetLen+0xe>
    }

    return len;
 800ece2:	7bfb      	ldrb	r3, [r7, #15]
}
 800ece4:	4618      	mov	r0, r3
 800ece6:	3714      	adds	r7, #20
 800ece8:	46bd      	mov	sp, r7
 800ecea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecee:	4770      	bx	lr

0800ecf0 <assertFail>:
	.line = 0
};


void assertFail(char *exp, char *file, int line)
{
 800ecf0:	b580      	push	{r7, lr}
 800ecf2:	b086      	sub	sp, #24
 800ecf4:	af00      	add	r7, sp, #0
 800ecf6:	60f8      	str	r0, [r7, #12]
 800ecf8:	60b9      	str	r1, [r7, #8]
 800ecfa:	607a      	str	r2, [r7, #4]
	__asm volatile
 800ecfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ed00:	f383 8811 	msr	BASEPRI, r3
 800ed04:	f3bf 8f6f 	isb	sy
 800ed08:	f3bf 8f4f 	dsb	sy
 800ed0c:	617b      	str	r3, [r7, #20]
}
 800ed0e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	storeAssertSnapshotData(file, line);
 800ed10:	6879      	ldr	r1, [r7, #4]
 800ed12:	68b8      	ldr	r0, [r7, #8]
 800ed14:	f000 f808 	bl	800ed28 <storeAssertSnapshotData>
	printf("Assert failed %s:%d\n", file, line);
 800ed18:	687a      	ldr	r2, [r7, #4]
 800ed1a:	68b9      	ldr	r1, [r7, #8]
 800ed1c:	4801      	ldr	r0, [pc, #4]	; (800ed24 <assertFail+0x34>)
 800ed1e:	f00a fb7b 	bl	8019418 <iprintf>
	while (1);
 800ed22:	e7fe      	b.n	800ed22 <assertFail+0x32>
 800ed24:	0801ca8c 	.word	0x0801ca8c

0800ed28 <storeAssertSnapshotData>:
}

void storeAssertSnapshotData(char *file, int line)
{
 800ed28:	b480      	push	{r7}
 800ed2a:	b083      	sub	sp, #12
 800ed2c:	af00      	add	r7, sp, #0
 800ed2e:	6078      	str	r0, [r7, #4]
 800ed30:	6039      	str	r1, [r7, #0]
	snapshot.magicNumber = MAGIC_ASSERT_INDICATOR;
 800ed32:	4b07      	ldr	r3, [pc, #28]	; (800ed50 <storeAssertSnapshotData+0x28>)
 800ed34:	4a07      	ldr	r2, [pc, #28]	; (800ed54 <storeAssertSnapshotData+0x2c>)
 800ed36:	601a      	str	r2, [r3, #0]
	snapshot.fileName = file;
 800ed38:	4a05      	ldr	r2, [pc, #20]	; (800ed50 <storeAssertSnapshotData+0x28>)
 800ed3a:	687b      	ldr	r3, [r7, #4]
 800ed3c:	6053      	str	r3, [r2, #4]
	snapshot.line = line;
 800ed3e:	4a04      	ldr	r2, [pc, #16]	; (800ed50 <storeAssertSnapshotData+0x28>)
 800ed40:	683b      	ldr	r3, [r7, #0]
 800ed42:	6093      	str	r3, [r2, #8]
}
 800ed44:	bf00      	nop
 800ed46:	370c      	adds	r7, #12
 800ed48:	46bd      	mov	sp, r7
 800ed4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed4e:	4770      	bx	lr
 800ed50:	2000041c 	.word	0x2000041c
 800ed54:	2f8a001f 	.word	0x2f8a001f

0800ed58 <pt1FilterApply4>:
    filter->state = filter->state + filter->dT / (filter->RC + filter->dT) * (input - filter->state);
    return filter->state;
}

float pt1FilterApply4(pt1Filter_t *filter, float input, uint16_t f_cut, float dT)
{
 800ed58:	b480      	push	{r7}
 800ed5a:	b085      	sub	sp, #20
 800ed5c:	af00      	add	r7, sp, #0
 800ed5e:	60f8      	str	r0, [r7, #12]
 800ed60:	ed87 0a02 	vstr	s0, [r7, #8]
 800ed64:	460b      	mov	r3, r1
 800ed66:	edc7 0a00 	vstr	s1, [r7]
 800ed6a:	80fb      	strh	r3, [r7, #6]
    // Pre calculate and store RC
    if (!filter->RC) {
 800ed6c:	68fb      	ldr	r3, [r7, #12]
 800ed6e:	edd3 7a01 	vldr	s15, [r3, #4]
 800ed72:	eef5 7a40 	vcmp.f32	s15, #0.0
 800ed76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ed7a:	d10f      	bne.n	800ed9c <pt1FilterApply4+0x44>
        filter->RC = 1.0f / ( 2.0f * M_PIf * f_cut );
 800ed7c:	88fb      	ldrh	r3, [r7, #6]
 800ed7e:	ee07 3a90 	vmov	s15, r3
 800ed82:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ed86:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 800edf0 <pt1FilterApply4+0x98>
 800ed8a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800ed8e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ed92:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ed96:	68fb      	ldr	r3, [r7, #12]
 800ed98:	edc3 7a01 	vstr	s15, [r3, #4]
    }

    filter->dT = dT;    // cache latest dT for possible use in pt1FilterApply
 800ed9c:	68fb      	ldr	r3, [r7, #12]
 800ed9e:	683a      	ldr	r2, [r7, #0]
 800eda0:	609a      	str	r2, [r3, #8]
    filter->state = filter->state + dT / (filter->RC + dT) * (input - filter->state);
 800eda2:	68fb      	ldr	r3, [r7, #12]
 800eda4:	ed93 7a00 	vldr	s14, [r3]
 800eda8:	68fb      	ldr	r3, [r7, #12]
 800edaa:	edd3 6a01 	vldr	s13, [r3, #4]
 800edae:	edd7 7a00 	vldr	s15, [r7]
 800edb2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800edb6:	ed97 6a00 	vldr	s12, [r7]
 800edba:	eec6 6a27 	vdiv.f32	s13, s12, s15
 800edbe:	68fb      	ldr	r3, [r7, #12]
 800edc0:	edd3 7a00 	vldr	s15, [r3]
 800edc4:	ed97 6a02 	vldr	s12, [r7, #8]
 800edc8:	ee76 7a67 	vsub.f32	s15, s12, s15
 800edcc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800edd0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800edd4:	68fb      	ldr	r3, [r7, #12]
 800edd6:	edc3 7a00 	vstr	s15, [r3]
    return filter->state;
 800edda:	68fb      	ldr	r3, [r7, #12]
 800eddc:	681b      	ldr	r3, [r3, #0]
 800edde:	ee07 3a90 	vmov	s15, r3
}
 800ede2:	eeb0 0a67 	vmov.f32	s0, s15
 800ede6:	3714      	adds	r7, #20
 800ede8:	46bd      	mov	sp, r7
 800edea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edee:	4770      	bx	lr
 800edf0:	40c90fdb 	.word	0x40c90fdb

0800edf4 <biquadFilterInitLPF>:
    biquadFilterInit(filter, samplingFreq, filterFreq, Q, FILTER_NOTCH);
}

//
void biquadFilterInitLPF(biquadFilter_t *filter, uint16_t samplingFreq, uint16_t filterFreq)
{
 800edf4:	b580      	push	{r7, lr}
 800edf6:	b082      	sub	sp, #8
 800edf8:	af00      	add	r7, sp, #0
 800edfa:	6078      	str	r0, [r7, #4]
 800edfc:	460b      	mov	r3, r1
 800edfe:	807b      	strh	r3, [r7, #2]
 800ee00:	4613      	mov	r3, r2
 800ee02:	803b      	strh	r3, [r7, #0]
    biquadFilterInit(filter, samplingFreq, filterFreq, BIQUAD_Q, FILTER_LPF);
 800ee04:	883a      	ldrh	r2, [r7, #0]
 800ee06:	8879      	ldrh	r1, [r7, #2]
 800ee08:	2300      	movs	r3, #0
 800ee0a:	ed9f 0a04 	vldr	s0, [pc, #16]	; 800ee1c <biquadFilterInitLPF+0x28>
 800ee0e:	6878      	ldr	r0, [r7, #4]
 800ee10:	f000 f806 	bl	800ee20 <biquadFilterInit>
}
 800ee14:	bf00      	nop
 800ee16:	3708      	adds	r7, #8
 800ee18:	46bd      	mov	sp, r7
 800ee1a:	bd80      	pop	{r7, pc}
 800ee1c:	3f3504f3 	.word	0x3f3504f3

0800ee20 <biquadFilterInit>:

//
void biquadFilterInit(biquadFilter_t *filter, uint16_t samplingFreq, uint16_t filterFreq, float Q, biquadFilterType_e filterType)
{
 800ee20:	b580      	push	{r7, lr}
 800ee22:	b090      	sub	sp, #64	; 0x40
 800ee24:	af00      	add	r7, sp, #0
 800ee26:	60f8      	str	r0, [r7, #12]
 800ee28:	4608      	mov	r0, r1
 800ee2a:	4611      	mov	r1, r2
 800ee2c:	ed87 0a01 	vstr	s0, [r7, #4]
 800ee30:	461a      	mov	r2, r3
 800ee32:	4603      	mov	r3, r0
 800ee34:	817b      	strh	r3, [r7, #10]
 800ee36:	460b      	mov	r3, r1
 800ee38:	813b      	strh	r3, [r7, #8]
 800ee3a:	4613      	mov	r3, r2
 800ee3c:	70fb      	strb	r3, [r7, #3]
    // Check for Nyquist frequency and if it's not possible to initialize filter as requested - set to no filtering at all
    if (filterFreq < (samplingFreq / 2)) {
 800ee3e:	897b      	ldrh	r3, [r7, #10]
 800ee40:	085b      	lsrs	r3, r3, #1
 800ee42:	b29b      	uxth	r3, r3
 800ee44:	893a      	ldrh	r2, [r7, #8]
 800ee46:	429a      	cmp	r2, r3
 800ee48:	f080 80a8 	bcs.w	800ef9c <biquadFilterInit+0x17c>
        // setup variables
        const float sampleRate = samplingFreq;
 800ee4c:	897b      	ldrh	r3, [r7, #10]
 800ee4e:	ee07 3a90 	vmov	s15, r3
 800ee52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ee56:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
        const float omega = 2.0f * M_PIf * ((float)filterFreq) / sampleRate;
 800ee5a:	893b      	ldrh	r3, [r7, #8]
 800ee5c:	ee07 3a90 	vmov	s15, r3
 800ee60:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ee64:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 800efdc <biquadFilterInit+0x1bc>
 800ee68:	ee67 6a87 	vmul.f32	s13, s15, s14
 800ee6c:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 800ee70:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ee74:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
        const float sn = sin_approx(omega);
 800ee78:	ed97 0a0b 	vldr	s0, [r7, #44]	; 0x2c
 800ee7c:	f000 f91e 	bl	800f0bc <sin_approx>
 800ee80:	ed87 0a0a 	vstr	s0, [r7, #40]	; 0x28
        const float cs = cos_approx(omega);
 800ee84:	ed97 0a0b 	vldr	s0, [r7, #44]	; 0x2c
 800ee88:	f000 f9c4 	bl	800f214 <cos_approx>
 800ee8c:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
        const float alpha = sn / (2 * Q);
 800ee90:	edd7 7a01 	vldr	s15, [r7, #4]
 800ee94:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800ee98:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 800ee9c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800eea0:	edc7 7a08 	vstr	s15, [r7, #32]

        float b0, b1, b2;
        switch (filterType) {
 800eea4:	78fb      	ldrb	r3, [r7, #3]
 800eea6:	2b00      	cmp	r3, #0
 800eea8:	d002      	beq.n	800eeb0 <biquadFilterInit+0x90>
 800eeaa:	2b01      	cmp	r3, #1
 800eeac:	d021      	beq.n	800eef2 <biquadFilterInit+0xd2>
 800eeae:	e02f      	b.n	800ef10 <biquadFilterInit+0xf0>
        case FILTER_LPF:
            b0 = (1 - cs) / 2;
 800eeb0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800eeb4:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800eeb8:	ee37 7a67 	vsub.f32	s14, s14, s15
 800eebc:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800eec0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800eec4:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
            b1 = 1 - cs;
 800eec8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800eecc:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800eed0:	ee77 7a67 	vsub.f32	s15, s14, s15
 800eed4:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
            b2 = (1 - cs) / 2;
 800eed8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800eedc:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800eee0:	ee37 7a67 	vsub.f32	s14, s14, s15
 800eee4:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800eee8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800eeec:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
            break;
 800eef0:	e00e      	b.n	800ef10 <biquadFilterInit+0xf0>
        case FILTER_NOTCH:
            b0 =  1;
 800eef2:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800eef6:	63fb      	str	r3, [r7, #60]	; 0x3c
            b1 = -2 * cs;
 800eef8:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800eefc:	eeb8 7a00 	vmov.f32	s14, #128	; 0xc0000000 -2.0
 800ef00:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ef04:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
            b2 =  1;
 800ef08:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800ef0c:	637b      	str	r3, [r7, #52]	; 0x34
            break;
 800ef0e:	bf00      	nop
        }
        const float a0 =  1 + alpha;
 800ef10:	edd7 7a08 	vldr	s15, [r7, #32]
 800ef14:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800ef18:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ef1c:	edc7 7a07 	vstr	s15, [r7, #28]
        const float a1 = -2 * cs;
 800ef20:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800ef24:	eeb8 7a00 	vmov.f32	s14, #128	; 0xc0000000 -2.0
 800ef28:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ef2c:	edc7 7a06 	vstr	s15, [r7, #24]
        const float a2 =  1 - alpha;
 800ef30:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800ef34:	edd7 7a08 	vldr	s15, [r7, #32]
 800ef38:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ef3c:	edc7 7a05 	vstr	s15, [r7, #20]

        // precompute the coefficients
        filter->b0 = b0 / a0;
 800ef40:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 800ef44:	ed97 7a07 	vldr	s14, [r7, #28]
 800ef48:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ef4c:	68fb      	ldr	r3, [r7, #12]
 800ef4e:	edc3 7a00 	vstr	s15, [r3]
        filter->b1 = b1 / a0;
 800ef52:	edd7 6a0e 	vldr	s13, [r7, #56]	; 0x38
 800ef56:	ed97 7a07 	vldr	s14, [r7, #28]
 800ef5a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ef5e:	68fb      	ldr	r3, [r7, #12]
 800ef60:	edc3 7a01 	vstr	s15, [r3, #4]
        filter->b2 = b2 / a0;
 800ef64:	edd7 6a0d 	vldr	s13, [r7, #52]	; 0x34
 800ef68:	ed97 7a07 	vldr	s14, [r7, #28]
 800ef6c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ef70:	68fb      	ldr	r3, [r7, #12]
 800ef72:	edc3 7a02 	vstr	s15, [r3, #8]
        filter->a1 = a1 / a0;
 800ef76:	edd7 6a06 	vldr	s13, [r7, #24]
 800ef7a:	ed97 7a07 	vldr	s14, [r7, #28]
 800ef7e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ef82:	68fb      	ldr	r3, [r7, #12]
 800ef84:	edc3 7a03 	vstr	s15, [r3, #12]
        filter->a2 = a2 / a0;
 800ef88:	edd7 6a05 	vldr	s13, [r7, #20]
 800ef8c:	ed97 7a07 	vldr	s14, [r7, #28]
 800ef90:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ef94:	68fb      	ldr	r3, [r7, #12]
 800ef96:	edc3 7a04 	vstr	s15, [r3, #16]
 800ef9a:	e013      	b.n	800efc4 <biquadFilterInit+0x1a4>
    }
    else {
        // Not possible to filter frequencies above Nyquist frequency - passthrough
        filter->b0 = 1.0f;
 800ef9c:	68fb      	ldr	r3, [r7, #12]
 800ef9e:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800efa2:	601a      	str	r2, [r3, #0]
        filter->b1 = 0.0f;
 800efa4:	68fb      	ldr	r3, [r7, #12]
 800efa6:	f04f 0200 	mov.w	r2, #0
 800efaa:	605a      	str	r2, [r3, #4]
        filter->b2 = 0.0f;
 800efac:	68fb      	ldr	r3, [r7, #12]
 800efae:	f04f 0200 	mov.w	r2, #0
 800efb2:	609a      	str	r2, [r3, #8]
        filter->a1 = 0.0f;
 800efb4:	68fb      	ldr	r3, [r7, #12]
 800efb6:	f04f 0200 	mov.w	r2, #0
 800efba:	60da      	str	r2, [r3, #12]
        filter->a2 = 0.0f;
 800efbc:	68fb      	ldr	r3, [r7, #12]
 800efbe:	f04f 0200 	mov.w	r2, #0
 800efc2:	611a      	str	r2, [r3, #16]
    }

    // zero initial samples
    filter->d1 = filter->d2 = 0;
 800efc4:	68fb      	ldr	r3, [r7, #12]
 800efc6:	f04f 0200 	mov.w	r2, #0
 800efca:	619a      	str	r2, [r3, #24]
 800efcc:	68fb      	ldr	r3, [r7, #12]
 800efce:	699a      	ldr	r2, [r3, #24]
 800efd0:	68fb      	ldr	r3, [r7, #12]
 800efd2:	615a      	str	r2, [r3, #20]
}
 800efd4:	bf00      	nop
 800efd6:	3740      	adds	r7, #64	; 0x40
 800efd8:	46bd      	mov	sp, r7
 800efda:	bd80      	pop	{r7, pc}
 800efdc:	40c90fdb 	.word	0x40c90fdb

0800efe0 <biquadFilterApply>:

// Computes a biquad_t filter on a sample
float biquadFilterApply(biquadFilter_t *filter, float input)
{
 800efe0:	b480      	push	{r7}
 800efe2:	b085      	sub	sp, #20
 800efe4:	af00      	add	r7, sp, #0
 800efe6:	6078      	str	r0, [r7, #4]
 800efe8:	ed87 0a00 	vstr	s0, [r7]
    const float result = filter->b0 * input + filter->d1;
 800efec:	687b      	ldr	r3, [r7, #4]
 800efee:	ed93 7a00 	vldr	s14, [r3]
 800eff2:	edd7 7a00 	vldr	s15, [r7]
 800eff6:	ee27 7a27 	vmul.f32	s14, s14, s15
 800effa:	687b      	ldr	r3, [r7, #4]
 800effc:	edd3 7a05 	vldr	s15, [r3, #20]
 800f000:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f004:	edc7 7a03 	vstr	s15, [r7, #12]
    filter->d1 = filter->b1 * input - filter->a1 * result + filter->d2;
 800f008:	687b      	ldr	r3, [r7, #4]
 800f00a:	ed93 7a01 	vldr	s14, [r3, #4]
 800f00e:	edd7 7a00 	vldr	s15, [r7]
 800f012:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f016:	687b      	ldr	r3, [r7, #4]
 800f018:	edd3 6a03 	vldr	s13, [r3, #12]
 800f01c:	edd7 7a03 	vldr	s15, [r7, #12]
 800f020:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800f024:	ee37 7a67 	vsub.f32	s14, s14, s15
 800f028:	687b      	ldr	r3, [r7, #4]
 800f02a:	edd3 7a06 	vldr	s15, [r3, #24]
 800f02e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f032:	687b      	ldr	r3, [r7, #4]
 800f034:	edc3 7a05 	vstr	s15, [r3, #20]
    filter->d2 = filter->b2 * input - filter->a2 * result;
 800f038:	687b      	ldr	r3, [r7, #4]
 800f03a:	ed93 7a02 	vldr	s14, [r3, #8]
 800f03e:	edd7 7a00 	vldr	s15, [r7]
 800f042:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f046:	687b      	ldr	r3, [r7, #4]
 800f048:	edd3 6a04 	vldr	s13, [r3, #16]
 800f04c:	edd7 7a03 	vldr	s15, [r7, #12]
 800f050:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800f054:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f058:	687b      	ldr	r3, [r7, #4]
 800f05a:	edc3 7a06 	vstr	s15, [r3, #24]
    return result;
 800f05e:	68fb      	ldr	r3, [r7, #12]
 800f060:	ee07 3a90 	vmov	s15, r3
}
 800f064:	eeb0 0a67 	vmov.f32	s0, s15
 800f068:	3714      	adds	r7, #20
 800f06a:	46bd      	mov	sp, r7
 800f06c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f070:	4770      	bx	lr

0800f072 <vApplicationMallocFailedHook>:
#include "task.h"

u32 traceTickCount;

void vApplicationMallocFailedHook( void )
{
 800f072:	b480      	push	{r7}
 800f074:	b083      	sub	sp, #12
 800f076:	af00      	add	r7, sp, #0
	__asm volatile
 800f078:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f07c:	f383 8811 	msr	BASEPRI, r3
 800f080:	f3bf 8f6f 	isb	sy
 800f084:	f3bf 8f4f 	dsb	sy
 800f088:	607b      	str	r3, [r7, #4]
}
 800f08a:	bf00      	nop
	portDISABLE_INTERRUPTS();
//	printf("\nMalloc failed!\n");
//	ledSet(ERR_LED1, 1);	/**/
//	ledSet(ERR_LED2, 1);
	while(1);
 800f08c:	e7fe      	b.n	800f08c <vApplicationMallocFailedHook+0x1a>
	...

0800f090 <vApplicationStackOverflowHook>:
}

#if (configCHECK_FOR_STACK_OVERFLOW == 1)
void vApplicationStackOverflowHook(xTaskHandle *pxTask, signed portCHAR *pcTaskName)
{
 800f090:	b580      	push	{r7, lr}
 800f092:	b084      	sub	sp, #16
 800f094:	af00      	add	r7, sp, #0
 800f096:	6078      	str	r0, [r7, #4]
 800f098:	6039      	str	r1, [r7, #0]
	__asm volatile
 800f09a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f09e:	f383 8811 	msr	BASEPRI, r3
 800f0a2:	f3bf 8f6f 	isb	sy
 800f0a6:	f3bf 8f4f 	dsb	sy
 800f0aa:	60fb      	str	r3, [r7, #12]
}
 800f0ac:	bf00      	nop
	portDISABLE_INTERRUPTS();
	printf("\nStack overflow!\n");
 800f0ae:	4802      	ldr	r0, [pc, #8]	; (800f0b8 <vApplicationStackOverflowHook+0x28>)
 800f0b0:	f00a fa38 	bl	8019524 <puts>
	while(1);
 800f0b4:	e7fe      	b.n	800f0b4 <vApplicationStackOverflowHook+0x24>
 800f0b6:	bf00      	nop
 800f0b8:	0801cad8 	.word	0x0801cad8

0800f0bc <sin_approx>:
#define sinPolyCoef7 -1.980661520e-4f                                          // Double: -1.980661520135080504411629636078917643846e-4
#define sinPolyCoef9  2.600054768e-6f                                          // Double:  2.600054767890361277123254766503271638682e-6
#endif

float sin_approx(float x)
{
 800f0bc:	b480      	push	{r7}
 800f0be:	b085      	sub	sp, #20
 800f0c0:	af00      	add	r7, sp, #0
 800f0c2:	ed87 0a01 	vstr	s0, [r7, #4]
    int32_t xint = x;
 800f0c6:	edd7 7a01 	vldr	s15, [r7, #4]
 800f0ca:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f0ce:	ee17 3a90 	vmov	r3, s15
 800f0d2:	60fb      	str	r3, [r7, #12]
    if (xint < -32 || xint > 32) return 0.0f;                               // Stop here on error input (5 * 360 Deg)
 800f0d4:	68fb      	ldr	r3, [r7, #12]
 800f0d6:	f113 0f20 	cmn.w	r3, #32
 800f0da:	db02      	blt.n	800f0e2 <sin_approx+0x26>
 800f0dc:	68fb      	ldr	r3, [r7, #12]
 800f0de:	2b20      	cmp	r3, #32
 800f0e0:	dd0a      	ble.n	800f0f8 <sin_approx+0x3c>
 800f0e2:	eddf 7a42 	vldr	s15, [pc, #264]	; 800f1ec <sin_approx+0x130>
 800f0e6:	e079      	b.n	800f1dc <sin_approx+0x120>
    while (x >  M_PIf) x -= (2.0f * M_PIf);                                 // always wrap input angle to -PI..PI
 800f0e8:	edd7 7a01 	vldr	s15, [r7, #4]
 800f0ec:	ed9f 7a40 	vldr	s14, [pc, #256]	; 800f1f0 <sin_approx+0x134>
 800f0f0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f0f4:	edc7 7a01 	vstr	s15, [r7, #4]
 800f0f8:	edd7 7a01 	vldr	s15, [r7, #4]
 800f0fc:	ed9f 7a3d 	vldr	s14, [pc, #244]	; 800f1f4 <sin_approx+0x138>
 800f100:	eef4 7ac7 	vcmpe.f32	s15, s14
 800f104:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f108:	dcee      	bgt.n	800f0e8 <sin_approx+0x2c>
    while (x < -M_PIf) x += (2.0f * M_PIf);
 800f10a:	e007      	b.n	800f11c <sin_approx+0x60>
 800f10c:	edd7 7a01 	vldr	s15, [r7, #4]
 800f110:	ed9f 7a37 	vldr	s14, [pc, #220]	; 800f1f0 <sin_approx+0x134>
 800f114:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f118:	edc7 7a01 	vstr	s15, [r7, #4]
 800f11c:	edd7 7a01 	vldr	s15, [r7, #4]
 800f120:	ed9f 7a35 	vldr	s14, [pc, #212]	; 800f1f8 <sin_approx+0x13c>
 800f124:	eef4 7ac7 	vcmpe.f32	s15, s14
 800f128:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f12c:	d4ee      	bmi.n	800f10c <sin_approx+0x50>
    if (x >  (0.5f * M_PIf)) x =  (0.5f * M_PIf) - (x - (0.5f * M_PIf));   // We just pick -90..+90 Degree
 800f12e:	edd7 7a01 	vldr	s15, [r7, #4]
 800f132:	ed9f 7a32 	vldr	s14, [pc, #200]	; 800f1fc <sin_approx+0x140>
 800f136:	eef4 7ac7 	vcmpe.f32	s15, s14
 800f13a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f13e:	dd0c      	ble.n	800f15a <sin_approx+0x9e>
 800f140:	edd7 7a01 	vldr	s15, [r7, #4]
 800f144:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 800f1fc <sin_approx+0x140>
 800f148:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f14c:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 800f1fc <sin_approx+0x140>
 800f150:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f154:	edc7 7a01 	vstr	s15, [r7, #4]
 800f158:	e014      	b.n	800f184 <sin_approx+0xc8>
    else if (x < -(0.5f * M_PIf)) x = -(0.5f * M_PIf) - ((0.5f * M_PIf) + x);
 800f15a:	edd7 7a01 	vldr	s15, [r7, #4]
 800f15e:	ed9f 7a28 	vldr	s14, [pc, #160]	; 800f200 <sin_approx+0x144>
 800f162:	eef4 7ac7 	vcmpe.f32	s15, s14
 800f166:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f16a:	d50b      	bpl.n	800f184 <sin_approx+0xc8>
 800f16c:	edd7 7a01 	vldr	s15, [r7, #4]
 800f170:	ed9f 7a22 	vldr	s14, [pc, #136]	; 800f1fc <sin_approx+0x140>
 800f174:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f178:	ed9f 7a21 	vldr	s14, [pc, #132]	; 800f200 <sin_approx+0x144>
 800f17c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f180:	edc7 7a01 	vstr	s15, [r7, #4]
    float x2 = x * x;
 800f184:	edd7 7a01 	vldr	s15, [r7, #4]
 800f188:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800f18c:	edc7 7a02 	vstr	s15, [r7, #8]
    return x + x * x2 * (sinPolyCoef3 + x2 * (sinPolyCoef5 + x2 * (sinPolyCoef7 + x2 * sinPolyCoef9)));
 800f190:	ed97 7a01 	vldr	s14, [r7, #4]
 800f194:	edd7 7a02 	vldr	s15, [r7, #8]
 800f198:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f19c:	edd7 7a02 	vldr	s15, [r7, #8]
 800f1a0:	eddf 6a18 	vldr	s13, [pc, #96]	; 800f204 <sin_approx+0x148>
 800f1a4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800f1a8:	eddf 6a17 	vldr	s13, [pc, #92]	; 800f208 <sin_approx+0x14c>
 800f1ac:	ee77 6ae6 	vsub.f32	s13, s15, s13
 800f1b0:	edd7 7a02 	vldr	s15, [r7, #8]
 800f1b4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800f1b8:	eddf 6a14 	vldr	s13, [pc, #80]	; 800f20c <sin_approx+0x150>
 800f1bc:	ee77 6aa6 	vadd.f32	s13, s15, s13
 800f1c0:	edd7 7a02 	vldr	s15, [r7, #8]
 800f1c4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800f1c8:	eddf 6a11 	vldr	s13, [pc, #68]	; 800f210 <sin_approx+0x154>
 800f1cc:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800f1d0:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f1d4:	edd7 7a01 	vldr	s15, [r7, #4]
 800f1d8:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 800f1dc:	eeb0 0a67 	vmov.f32	s0, s15
 800f1e0:	3714      	adds	r7, #20
 800f1e2:	46bd      	mov	sp, r7
 800f1e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1e8:	4770      	bx	lr
 800f1ea:	bf00      	nop
 800f1ec:	00000000 	.word	0x00000000
 800f1f0:	40c90fdb 	.word	0x40c90fdb
 800f1f4:	40490fdb 	.word	0x40490fdb
 800f1f8:	c0490fdb 	.word	0xc0490fdb
 800f1fc:	3fc90fdb 	.word	0x3fc90fdb
 800f200:	bfc90fdb 	.word	0xbfc90fdb
 800f204:	362e7c9a 	.word	0x362e7c9a
 800f208:	394faffa 	.word	0x394faffa
 800f20c:	3c088735 	.word	0x3c088735
 800f210:	3e2aaaa4 	.word	0x3e2aaaa4

0800f214 <cos_approx>:

float cos_approx(float x)
{
 800f214:	b580      	push	{r7, lr}
 800f216:	b082      	sub	sp, #8
 800f218:	af00      	add	r7, sp, #0
 800f21a:	ed87 0a01 	vstr	s0, [r7, #4]
    return sin_approx(x + (0.5f * M_PIf));
 800f21e:	edd7 7a01 	vldr	s15, [r7, #4]
 800f222:	ed9f 7a07 	vldr	s14, [pc, #28]	; 800f240 <cos_approx+0x2c>
 800f226:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f22a:	eeb0 0a67 	vmov.f32	s0, s15
 800f22e:	f7ff ff45 	bl	800f0bc <sin_approx>
 800f232:	eef0 7a40 	vmov.f32	s15, s0
}
 800f236:	eeb0 0a67 	vmov.f32	s0, s15
 800f23a:	3708      	adds	r7, #8
 800f23c:	46bd      	mov	sp, r7
 800f23e:	bd80      	pop	{r7, pc}
 800f240:	3fc90fdb 	.word	0x3fc90fdb

0800f244 <atan2_approx>:
// https://github.com/Crashpilot1000/HarakiriWebstore1/blob/396715f73c6fcf859e0db0f34e12fe44bace6483/src/mw.c#L1292
// http://http.developer.nvidia.com/Cg/atan2.html (not working correctly!)
// Poly coefficients by @ledvinap (https://github.com/cleanflight/cleanflight/pull/1107)
// Max absolute error 0,000027 degree
float atan2_approx(float y, float x)
{
 800f244:	b480      	push	{r7}
 800f246:	b087      	sub	sp, #28
 800f248:	af00      	add	r7, sp, #0
 800f24a:	ed87 0a01 	vstr	s0, [r7, #4]
 800f24e:	edc7 0a00 	vstr	s1, [r7]
    #define atanPolyCoef5  0.05030176425872175f
    #define atanPolyCoef6  0.1471039133652469f
    #define atanPolyCoef7  0.6444640676891548f

    float res, absX, absY;
    absX = fabsf(x);
 800f252:	edd7 7a00 	vldr	s15, [r7]
 800f256:	eef0 7ae7 	vabs.f32	s15, s15
 800f25a:	edc7 7a04 	vstr	s15, [r7, #16]
    absY = fabsf(y);
 800f25e:	edd7 7a01 	vldr	s15, [r7, #4]
 800f262:	eef0 7ae7 	vabs.f32	s15, s15
 800f266:	edc7 7a03 	vstr	s15, [r7, #12]
    res  = MAX(absX, absY);
 800f26a:	ed97 7a04 	vldr	s14, [r7, #16]
 800f26e:	edd7 7a03 	vldr	s15, [r7, #12]
 800f272:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f276:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f27a:	dd01      	ble.n	800f280 <atan2_approx+0x3c>
 800f27c:	693b      	ldr	r3, [r7, #16]
 800f27e:	e000      	b.n	800f282 <atan2_approx+0x3e>
 800f280:	68fb      	ldr	r3, [r7, #12]
 800f282:	617b      	str	r3, [r7, #20]
    if (res) res = MIN(absX, absY) / res;
 800f284:	edd7 7a05 	vldr	s15, [r7, #20]
 800f288:	eef5 7a40 	vcmp.f32	s15, #0.0
 800f28c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f290:	d014      	beq.n	800f2bc <atan2_approx+0x78>
 800f292:	ed97 7a04 	vldr	s14, [r7, #16]
 800f296:	edd7 7a03 	vldr	s15, [r7, #12]
 800f29a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f29e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f2a2:	d502      	bpl.n	800f2aa <atan2_approx+0x66>
 800f2a4:	edd7 7a04 	vldr	s15, [r7, #16]
 800f2a8:	e001      	b.n	800f2ae <atan2_approx+0x6a>
 800f2aa:	edd7 7a03 	vldr	s15, [r7, #12]
 800f2ae:	edd7 6a05 	vldr	s13, [r7, #20]
 800f2b2:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800f2b6:	ed87 7a05 	vstr	s14, [r7, #20]
 800f2ba:	e002      	b.n	800f2c2 <atan2_approx+0x7e>
    else res = 0.0f;
 800f2bc:	f04f 0300 	mov.w	r3, #0
 800f2c0:	617b      	str	r3, [r7, #20]
    res = -((((atanPolyCoef5 * res - atanPolyCoef4) * res - atanPolyCoef3) * res - atanPolyCoef2) * res - atanPolyCoef1) / ((atanPolyCoef7 * res + atanPolyCoef6) * res + 1.0f);
 800f2c2:	edd7 7a05 	vldr	s15, [r7, #20]
 800f2c6:	ed9f 7a37 	vldr	s14, [pc, #220]	; 800f3a4 <atan2_approx+0x160>
 800f2ca:	ee67 7a87 	vmul.f32	s15, s15, s14
 800f2ce:	ed9f 7a36 	vldr	s14, [pc, #216]	; 800f3a8 <atan2_approx+0x164>
 800f2d2:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800f2d6:	edd7 7a05 	vldr	s15, [r7, #20]
 800f2da:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f2de:	ed9f 7a33 	vldr	s14, [pc, #204]	; 800f3ac <atan2_approx+0x168>
 800f2e2:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800f2e6:	edd7 7a05 	vldr	s15, [r7, #20]
 800f2ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f2ee:	ed9f 7a30 	vldr	s14, [pc, #192]	; 800f3b0 <atan2_approx+0x16c>
 800f2f2:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800f2f6:	edd7 7a05 	vldr	s15, [r7, #20]
 800f2fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f2fe:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 800f3b4 <atan2_approx+0x170>
 800f302:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f306:	eef1 6a67 	vneg.f32	s13, s15
 800f30a:	edd7 7a05 	vldr	s15, [r7, #20]
 800f30e:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 800f3b8 <atan2_approx+0x174>
 800f312:	ee67 7a87 	vmul.f32	s15, s15, s14
 800f316:	ed9f 7a29 	vldr	s14, [pc, #164]	; 800f3bc <atan2_approx+0x178>
 800f31a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800f31e:	edd7 7a05 	vldr	s15, [r7, #20]
 800f322:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f326:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800f32a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800f32e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f332:	edc7 7a05 	vstr	s15, [r7, #20]
    if (absY > absX) res = (M_PIf / 2.0f) - res;
 800f336:	ed97 7a03 	vldr	s14, [r7, #12]
 800f33a:	edd7 7a04 	vldr	s15, [r7, #16]
 800f33e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f342:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f346:	dd07      	ble.n	800f358 <atan2_approx+0x114>
 800f348:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 800f3c0 <atan2_approx+0x17c>
 800f34c:	edd7 7a05 	vldr	s15, [r7, #20]
 800f350:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f354:	edc7 7a05 	vstr	s15, [r7, #20]
    if (x < 0) res = M_PIf - res;
 800f358:	edd7 7a00 	vldr	s15, [r7]
 800f35c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800f360:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f364:	d507      	bpl.n	800f376 <atan2_approx+0x132>
 800f366:	ed9f 7a17 	vldr	s14, [pc, #92]	; 800f3c4 <atan2_approx+0x180>
 800f36a:	edd7 7a05 	vldr	s15, [r7, #20]
 800f36e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f372:	edc7 7a05 	vstr	s15, [r7, #20]
    if (y < 0) res = -res;
 800f376:	edd7 7a01 	vldr	s15, [r7, #4]
 800f37a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800f37e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f382:	d505      	bpl.n	800f390 <atan2_approx+0x14c>
 800f384:	edd7 7a05 	vldr	s15, [r7, #20]
 800f388:	eef1 7a67 	vneg.f32	s15, s15
 800f38c:	edc7 7a05 	vstr	s15, [r7, #20]
    return res;
 800f390:	697b      	ldr	r3, [r7, #20]
 800f392:	ee07 3a90 	vmov	s15, r3
}
 800f396:	eeb0 0a67 	vmov.f32	s0, s15
 800f39a:	371c      	adds	r7, #28
 800f39c:	46bd      	mov	sp, r7
 800f39e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3a2:	4770      	bx	lr
 800f3a4:	3d4e0939 	.word	0x3d4e0939
 800f3a8:	3e9eb5e3 	.word	0x3e9eb5e3
 800f3ac:	3e16fa88 	.word	0x3e16fa88
 800f3b0:	3f7ffe45 	.word	0x3f7ffe45
 800f3b4:	34a8dfa7 	.word	0x34a8dfa7
 800f3b8:	3f24fb99 	.word	0x3f24fb99
 800f3bc:	3e16a269 	.word	0x3e16a269
 800f3c0:	3fc90fdb 	.word	0x3fc90fdb
 800f3c4:	40490fdb 	.word	0x40490fdb

0800f3c8 <acos_approx>:
// http://http.developer.nvidia.com/Cg/acos.html
// Handbook of Mathematical Functions
// M. Abramowitz and I.A. Stegun, Ed.
// Absolute error <= 6.7e-5
float acos_approx(float x)
{
 800f3c8:	b580      	push	{r7, lr}
 800f3ca:	b084      	sub	sp, #16
 800f3cc:	af00      	add	r7, sp, #0
 800f3ce:	ed87 0a01 	vstr	s0, [r7, #4]
    float xa = fabsf(x);
 800f3d2:	edd7 7a01 	vldr	s15, [r7, #4]
 800f3d6:	eef0 7ae7 	vabs.f32	s15, s15
 800f3da:	edc7 7a03 	vstr	s15, [r7, #12]
    float result = sqrtf(1.0f - xa) * (1.5707288f + xa * (-0.2121144f + xa * (0.0742610f + (-0.0187293f * xa))));
 800f3de:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800f3e2:	edd7 7a03 	vldr	s15, [r7, #12]
 800f3e6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f3ea:	eeb0 0a67 	vmov.f32	s0, s15
 800f3ee:	f00c fa55 	bl	801b89c <sqrtf>
 800f3f2:	eef0 6a40 	vmov.f32	s13, s0
 800f3f6:	edd7 7a03 	vldr	s15, [r7, #12]
 800f3fa:	ed9f 7a18 	vldr	s14, [pc, #96]	; 800f45c <acos_approx+0x94>
 800f3fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 800f402:	ed9f 7a17 	vldr	s14, [pc, #92]	; 800f460 <acos_approx+0x98>
 800f406:	ee37 7a87 	vadd.f32	s14, s15, s14
 800f40a:	edd7 7a03 	vldr	s15, [r7, #12]
 800f40e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f412:	ed9f 7a14 	vldr	s14, [pc, #80]	; 800f464 <acos_approx+0x9c>
 800f416:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800f41a:	edd7 7a03 	vldr	s15, [r7, #12]
 800f41e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f422:	ed9f 7a11 	vldr	s14, [pc, #68]	; 800f468 <acos_approx+0xa0>
 800f426:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f42a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800f42e:	edc7 7a02 	vstr	s15, [r7, #8]
    if (x < 0.0f)
 800f432:	edd7 7a01 	vldr	s15, [r7, #4]
 800f436:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800f43a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f43e:	d506      	bpl.n	800f44e <acos_approx+0x86>
        return M_PIf - result;
 800f440:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 800f46c <acos_approx+0xa4>
 800f444:	edd7 7a02 	vldr	s15, [r7, #8]
 800f448:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f44c:	e001      	b.n	800f452 <acos_approx+0x8a>
    else
        return result;
 800f44e:	edd7 7a02 	vldr	s15, [r7, #8]
}
 800f452:	eeb0 0a67 	vmov.f32	s0, s15
 800f456:	3710      	adds	r7, #16
 800f458:	46bd      	mov	sp, r7
 800f45a:	bd80      	pop	{r7, pc}
 800f45c:	bc996e30 	.word	0xbc996e30
 800f460:	3d981627 	.word	0x3d981627
 800f464:	3e593484 	.word	0x3e593484
 800f468:	3fc90da4 	.word	0x3fc90da4
 800f46c:	40490fdb 	.word	0x40490fdb

0800f470 <applyDeadband>:
        angle += 36000;
    return angle;
}

int32_t applyDeadband(int32_t value, int32_t deadband)
{
 800f470:	b480      	push	{r7}
 800f472:	b083      	sub	sp, #12
 800f474:	af00      	add	r7, sp, #0
 800f476:	6078      	str	r0, [r7, #4]
 800f478:	6039      	str	r1, [r7, #0]
    if (ABS(value) < deadband) {
 800f47a:	687b      	ldr	r3, [r7, #4]
 800f47c:	2b00      	cmp	r3, #0
 800f47e:	bfb8      	it	lt
 800f480:	425b      	neglt	r3, r3
 800f482:	683a      	ldr	r2, [r7, #0]
 800f484:	429a      	cmp	r2, r3
 800f486:	dd02      	ble.n	800f48e <applyDeadband+0x1e>
        value = 0;
 800f488:	2300      	movs	r3, #0
 800f48a:	607b      	str	r3, [r7, #4]
 800f48c:	e00e      	b.n	800f4ac <applyDeadband+0x3c>
    } else if (value > 0) {
 800f48e:	687b      	ldr	r3, [r7, #4]
 800f490:	2b00      	cmp	r3, #0
 800f492:	dd04      	ble.n	800f49e <applyDeadband+0x2e>
        value -= deadband;
 800f494:	687a      	ldr	r2, [r7, #4]
 800f496:	683b      	ldr	r3, [r7, #0]
 800f498:	1ad3      	subs	r3, r2, r3
 800f49a:	607b      	str	r3, [r7, #4]
 800f49c:	e006      	b.n	800f4ac <applyDeadband+0x3c>
    } else if (value < 0) {
 800f49e:	687b      	ldr	r3, [r7, #4]
 800f4a0:	2b00      	cmp	r3, #0
 800f4a2:	da03      	bge.n	800f4ac <applyDeadband+0x3c>
        value += deadband;
 800f4a4:	687a      	ldr	r2, [r7, #4]
 800f4a6:	683b      	ldr	r3, [r7, #0]
 800f4a8:	4413      	add	r3, r2
 800f4aa:	607b      	str	r3, [r7, #4]
    }
    return value;
 800f4ac:	687b      	ldr	r3, [r7, #4]
}
 800f4ae:	4618      	mov	r0, r3
 800f4b0:	370c      	adds	r7, #12
 800f4b2:	46bd      	mov	sp, r7
 800f4b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4b8:	4770      	bx	lr

0800f4ba <constrain>:

int constrain(int amt, int low, int high)
{
 800f4ba:	b480      	push	{r7}
 800f4bc:	b085      	sub	sp, #20
 800f4be:	af00      	add	r7, sp, #0
 800f4c0:	60f8      	str	r0, [r7, #12]
 800f4c2:	60b9      	str	r1, [r7, #8]
 800f4c4:	607a      	str	r2, [r7, #4]
    if (amt < low)
 800f4c6:	68fa      	ldr	r2, [r7, #12]
 800f4c8:	68bb      	ldr	r3, [r7, #8]
 800f4ca:	429a      	cmp	r2, r3
 800f4cc:	da01      	bge.n	800f4d2 <constrain+0x18>
        return low;
 800f4ce:	68bb      	ldr	r3, [r7, #8]
 800f4d0:	e006      	b.n	800f4e0 <constrain+0x26>
    else if (amt > high)
 800f4d2:	68fa      	ldr	r2, [r7, #12]
 800f4d4:	687b      	ldr	r3, [r7, #4]
 800f4d6:	429a      	cmp	r2, r3
 800f4d8:	dd01      	ble.n	800f4de <constrain+0x24>
        return high;
 800f4da:	687b      	ldr	r3, [r7, #4]
 800f4dc:	e000      	b.n	800f4e0 <constrain+0x26>
    else
        return amt;
 800f4de:	68fb      	ldr	r3, [r7, #12]
}
 800f4e0:	4618      	mov	r0, r3
 800f4e2:	3714      	adds	r7, #20
 800f4e4:	46bd      	mov	sp, r7
 800f4e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4ea:	4770      	bx	lr

0800f4ec <constrainf>:

float constrainf(float amt, float low, float high)
{
 800f4ec:	b480      	push	{r7}
 800f4ee:	b085      	sub	sp, #20
 800f4f0:	af00      	add	r7, sp, #0
 800f4f2:	ed87 0a03 	vstr	s0, [r7, #12]
 800f4f6:	edc7 0a02 	vstr	s1, [r7, #8]
 800f4fa:	ed87 1a01 	vstr	s2, [r7, #4]
    if (amt < low)
 800f4fe:	ed97 7a03 	vldr	s14, [r7, #12]
 800f502:	edd7 7a02 	vldr	s15, [r7, #8]
 800f506:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f50a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f50e:	d501      	bpl.n	800f514 <constrainf+0x28>
        return low;
 800f510:	68bb      	ldr	r3, [r7, #8]
 800f512:	e00b      	b.n	800f52c <constrainf+0x40>
    else if (amt > high)
 800f514:	ed97 7a03 	vldr	s14, [r7, #12]
 800f518:	edd7 7a01 	vldr	s15, [r7, #4]
 800f51c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800f520:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f524:	dd01      	ble.n	800f52a <constrainf+0x3e>
        return high;
 800f526:	687b      	ldr	r3, [r7, #4]
 800f528:	e000      	b.n	800f52c <constrainf+0x40>
    else
        return amt;
 800f52a:	68fb      	ldr	r3, [r7, #12]
 800f52c:	ee07 3a90 	vmov	s15, r3
}
 800f530:	eeb0 0a67 	vmov.f32	s0, s15
 800f534:	3714      	adds	r7, #20
 800f536:	46bd      	mov	sp, r7
 800f538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f53c:	4770      	bx	lr

0800f53e <devClear>:

void devClear(stdev_t *dev)
{
 800f53e:	b480      	push	{r7}
 800f540:	b083      	sub	sp, #12
 800f542:	af00      	add	r7, sp, #0
 800f544:	6078      	str	r0, [r7, #4]
    dev->m_n = 0;
 800f546:	687b      	ldr	r3, [r7, #4]
 800f548:	2200      	movs	r2, #0
 800f54a:	611a      	str	r2, [r3, #16]
}
 800f54c:	bf00      	nop
 800f54e:	370c      	adds	r7, #12
 800f550:	46bd      	mov	sp, r7
 800f552:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f556:	4770      	bx	lr

0800f558 <devPush>:

void devPush(stdev_t *dev, float x)
{
 800f558:	b480      	push	{r7}
 800f55a:	b083      	sub	sp, #12
 800f55c:	af00      	add	r7, sp, #0
 800f55e:	6078      	str	r0, [r7, #4]
 800f560:	ed87 0a00 	vstr	s0, [r7]
    dev->m_n++;
 800f564:	687b      	ldr	r3, [r7, #4]
 800f566:	691b      	ldr	r3, [r3, #16]
 800f568:	1c5a      	adds	r2, r3, #1
 800f56a:	687b      	ldr	r3, [r7, #4]
 800f56c:	611a      	str	r2, [r3, #16]
    if (dev->m_n == 1) {
 800f56e:	687b      	ldr	r3, [r7, #4]
 800f570:	691b      	ldr	r3, [r3, #16]
 800f572:	2b01      	cmp	r3, #1
 800f574:	d10b      	bne.n	800f58e <devPush+0x36>
        dev->m_oldM = dev->m_newM = x;
 800f576:	687b      	ldr	r3, [r7, #4]
 800f578:	683a      	ldr	r2, [r7, #0]
 800f57a:	605a      	str	r2, [r3, #4]
 800f57c:	687b      	ldr	r3, [r7, #4]
 800f57e:	685a      	ldr	r2, [r3, #4]
 800f580:	687b      	ldr	r3, [r7, #4]
 800f582:	601a      	str	r2, [r3, #0]
        dev->m_oldS = 0.0f;
 800f584:	687b      	ldr	r3, [r7, #4]
 800f586:	f04f 0200 	mov.w	r2, #0
 800f58a:	609a      	str	r2, [r3, #8]
        dev->m_newM = dev->m_oldM + (x - dev->m_oldM) / dev->m_n;
        dev->m_newS = dev->m_oldS + (x - dev->m_oldM) * (x - dev->m_newM);
        dev->m_oldM = dev->m_newM;
        dev->m_oldS = dev->m_newS;
    }
}
 800f58c:	e036      	b.n	800f5fc <devPush+0xa4>
        dev->m_newM = dev->m_oldM + (x - dev->m_oldM) / dev->m_n;
 800f58e:	687b      	ldr	r3, [r7, #4]
 800f590:	ed93 7a00 	vldr	s14, [r3]
 800f594:	687b      	ldr	r3, [r7, #4]
 800f596:	edd3 7a00 	vldr	s15, [r3]
 800f59a:	edd7 6a00 	vldr	s13, [r7]
 800f59e:	ee36 6ae7 	vsub.f32	s12, s13, s15
 800f5a2:	687b      	ldr	r3, [r7, #4]
 800f5a4:	691b      	ldr	r3, [r3, #16]
 800f5a6:	ee07 3a90 	vmov	s15, r3
 800f5aa:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800f5ae:	eec6 7a26 	vdiv.f32	s15, s12, s13
 800f5b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f5b6:	687b      	ldr	r3, [r7, #4]
 800f5b8:	edc3 7a01 	vstr	s15, [r3, #4]
        dev->m_newS = dev->m_oldS + (x - dev->m_oldM) * (x - dev->m_newM);
 800f5bc:	687b      	ldr	r3, [r7, #4]
 800f5be:	ed93 7a02 	vldr	s14, [r3, #8]
 800f5c2:	687b      	ldr	r3, [r7, #4]
 800f5c4:	edd3 7a00 	vldr	s15, [r3]
 800f5c8:	edd7 6a00 	vldr	s13, [r7]
 800f5cc:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800f5d0:	687b      	ldr	r3, [r7, #4]
 800f5d2:	edd3 7a01 	vldr	s15, [r3, #4]
 800f5d6:	ed97 6a00 	vldr	s12, [r7]
 800f5da:	ee76 7a67 	vsub.f32	s15, s12, s15
 800f5de:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800f5e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f5e6:	687b      	ldr	r3, [r7, #4]
 800f5e8:	edc3 7a03 	vstr	s15, [r3, #12]
        dev->m_oldM = dev->m_newM;
 800f5ec:	687b      	ldr	r3, [r7, #4]
 800f5ee:	685a      	ldr	r2, [r3, #4]
 800f5f0:	687b      	ldr	r3, [r7, #4]
 800f5f2:	601a      	str	r2, [r3, #0]
        dev->m_oldS = dev->m_newS;
 800f5f4:	687b      	ldr	r3, [r7, #4]
 800f5f6:	68da      	ldr	r2, [r3, #12]
 800f5f8:	687b      	ldr	r3, [r7, #4]
 800f5fa:	609a      	str	r2, [r3, #8]
}
 800f5fc:	bf00      	nop
 800f5fe:	370c      	adds	r7, #12
 800f600:	46bd      	mov	sp, r7
 800f602:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f606:	4770      	bx	lr

0800f608 <devVariance>:

float devVariance(stdev_t *dev)
{
 800f608:	b480      	push	{r7}
 800f60a:	b083      	sub	sp, #12
 800f60c:	af00      	add	r7, sp, #0
 800f60e:	6078      	str	r0, [r7, #4]
    return ((dev->m_n > 1) ? dev->m_newS / (dev->m_n - 1) : 0.0f);
 800f610:	687b      	ldr	r3, [r7, #4]
 800f612:	691b      	ldr	r3, [r3, #16]
 800f614:	2b01      	cmp	r3, #1
 800f616:	dd0c      	ble.n	800f632 <devVariance+0x2a>
 800f618:	687b      	ldr	r3, [r7, #4]
 800f61a:	ed93 7a03 	vldr	s14, [r3, #12]
 800f61e:	687b      	ldr	r3, [r7, #4]
 800f620:	691b      	ldr	r3, [r3, #16]
 800f622:	3b01      	subs	r3, #1
 800f624:	ee07 3a90 	vmov	s15, r3
 800f628:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f62c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800f630:	e001      	b.n	800f636 <devVariance+0x2e>
 800f632:	eddf 6a05 	vldr	s13, [pc, #20]	; 800f648 <devVariance+0x40>
 800f636:	eef0 7a66 	vmov.f32	s15, s13
}
 800f63a:	eeb0 0a67 	vmov.f32	s0, s15
 800f63e:	370c      	adds	r7, #12
 800f640:	46bd      	mov	sp, r7
 800f642:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f646:	4770      	bx	lr
 800f648:	00000000 	.word	0x00000000

0800f64c <devStandardDeviation>:

float devStandardDeviation(stdev_t *dev)
{
 800f64c:	b580      	push	{r7, lr}
 800f64e:	b082      	sub	sp, #8
 800f650:	af00      	add	r7, sp, #0
 800f652:	6078      	str	r0, [r7, #4]
    return sqrtf(devVariance(dev));
 800f654:	6878      	ldr	r0, [r7, #4]
 800f656:	f7ff ffd7 	bl	800f608 <devVariance>
 800f65a:	eef0 7a40 	vmov.f32	s15, s0
 800f65e:	eeb0 0a67 	vmov.f32	s0, s15
 800f662:	f00c f91b 	bl	801b89c <sqrtf>
 800f666:	eef0 7a40 	vmov.f32	s15, s0
}
 800f66a:	eeb0 0a67 	vmov.f32	s0, s15
 800f66e:	3708      	adds	r7, #8
 800f670:	46bd      	mov	sp, r7
 800f672:	bd80      	pop	{r7, pc}

0800f674 <degreesToRadians>:

float degreesToRadians(int16_t degrees)
{
 800f674:	b480      	push	{r7}
 800f676:	b083      	sub	sp, #12
 800f678:	af00      	add	r7, sp, #0
 800f67a:	4603      	mov	r3, r0
 800f67c:	80fb      	strh	r3, [r7, #6]
    return degrees * RAD;
 800f67e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800f682:	ee07 3a90 	vmov	s15, r3
 800f686:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f68a:	ed9f 7a05 	vldr	s14, [pc, #20]	; 800f6a0 <degreesToRadians+0x2c>
 800f68e:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 800f692:	eeb0 0a67 	vmov.f32	s0, s15
 800f696:	370c      	adds	r7, #12
 800f698:	46bd      	mov	sp, r7
 800f69a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f69e:	4770      	bx	lr
 800f6a0:	3c8efa35 	.word	0x3c8efa35

0800f6a4 <scaleRangef>:
    long int a = ((long int) destMax - (long int) destMin) * ((long int) x - (long int) srcMin);
    long int b = (long int) srcMax - (long int) srcMin;
    return ((a / b) + destMin);
}

float scaleRangef(float x, float srcMin, float srcMax, float destMin, float destMax) {
 800f6a4:	b480      	push	{r7}
 800f6a6:	b089      	sub	sp, #36	; 0x24
 800f6a8:	af00      	add	r7, sp, #0
 800f6aa:	ed87 0a05 	vstr	s0, [r7, #20]
 800f6ae:	edc7 0a04 	vstr	s1, [r7, #16]
 800f6b2:	ed87 1a03 	vstr	s2, [r7, #12]
 800f6b6:	edc7 1a02 	vstr	s3, [r7, #8]
 800f6ba:	ed87 2a01 	vstr	s4, [r7, #4]
    float a = (destMax - destMin) * (x - srcMin);
 800f6be:	ed97 7a01 	vldr	s14, [r7, #4]
 800f6c2:	edd7 7a02 	vldr	s15, [r7, #8]
 800f6c6:	ee37 7a67 	vsub.f32	s14, s14, s15
 800f6ca:	edd7 6a05 	vldr	s13, [r7, #20]
 800f6ce:	edd7 7a04 	vldr	s15, [r7, #16]
 800f6d2:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800f6d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f6da:	edc7 7a07 	vstr	s15, [r7, #28]
    float b = srcMax - srcMin;
 800f6de:	ed97 7a03 	vldr	s14, [r7, #12]
 800f6e2:	edd7 7a04 	vldr	s15, [r7, #16]
 800f6e6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f6ea:	edc7 7a06 	vstr	s15, [r7, #24]
    return ((a / b) + destMin);
 800f6ee:	edd7 6a07 	vldr	s13, [r7, #28]
 800f6f2:	edd7 7a06 	vldr	s15, [r7, #24]
 800f6f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f6fa:	edd7 7a02 	vldr	s15, [r7, #8]
 800f6fe:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 800f702:	eeb0 0a67 	vmov.f32	s0, s15
 800f706:	3724      	adds	r7, #36	; 0x24
 800f708:	46bd      	mov	sp, r7
 800f70a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f70e:	4770      	bx	lr

0800f710 <buildRotationMatrix>:
        dest->Z = src->Z / length;
    }
}

void buildRotationMatrix(fp_angles_t *delta, float matrix[3][3])
{
 800f710:	b580      	push	{r7, lr}
 800f712:	b08c      	sub	sp, #48	; 0x30
 800f714:	af00      	add	r7, sp, #0
 800f716:	6078      	str	r0, [r7, #4]
 800f718:	6039      	str	r1, [r7, #0]
    float cosx, sinx, cosy, siny, cosz, sinz;
    float coszcosx, sinzcosx, coszsinx, sinzsinx;

    cosx = cos_approx(delta->angles.roll);
 800f71a:	687b      	ldr	r3, [r7, #4]
 800f71c:	edd3 7a00 	vldr	s15, [r3]
 800f720:	eeb0 0a67 	vmov.f32	s0, s15
 800f724:	f7ff fd76 	bl	800f214 <cos_approx>
 800f728:	ed87 0a0b 	vstr	s0, [r7, #44]	; 0x2c
    sinx = sin_approx(delta->angles.roll);
 800f72c:	687b      	ldr	r3, [r7, #4]
 800f72e:	edd3 7a00 	vldr	s15, [r3]
 800f732:	eeb0 0a67 	vmov.f32	s0, s15
 800f736:	f7ff fcc1 	bl	800f0bc <sin_approx>
 800f73a:	ed87 0a0a 	vstr	s0, [r7, #40]	; 0x28
    cosy = cos_approx(delta->angles.pitch);
 800f73e:	687b      	ldr	r3, [r7, #4]
 800f740:	edd3 7a01 	vldr	s15, [r3, #4]
 800f744:	eeb0 0a67 	vmov.f32	s0, s15
 800f748:	f7ff fd64 	bl	800f214 <cos_approx>
 800f74c:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
    siny = sin_approx(delta->angles.pitch);
 800f750:	687b      	ldr	r3, [r7, #4]
 800f752:	edd3 7a01 	vldr	s15, [r3, #4]
 800f756:	eeb0 0a67 	vmov.f32	s0, s15
 800f75a:	f7ff fcaf 	bl	800f0bc <sin_approx>
 800f75e:	ed87 0a08 	vstr	s0, [r7, #32]
    cosz = cos_approx(delta->angles.yaw);
 800f762:	687b      	ldr	r3, [r7, #4]
 800f764:	edd3 7a02 	vldr	s15, [r3, #8]
 800f768:	eeb0 0a67 	vmov.f32	s0, s15
 800f76c:	f7ff fd52 	bl	800f214 <cos_approx>
 800f770:	ed87 0a07 	vstr	s0, [r7, #28]
    sinz = sin_approx(delta->angles.yaw);
 800f774:	687b      	ldr	r3, [r7, #4]
 800f776:	edd3 7a02 	vldr	s15, [r3, #8]
 800f77a:	eeb0 0a67 	vmov.f32	s0, s15
 800f77e:	f7ff fc9d 	bl	800f0bc <sin_approx>
 800f782:	ed87 0a06 	vstr	s0, [r7, #24]

    coszcosx = cosz * cosx;
 800f786:	ed97 7a07 	vldr	s14, [r7, #28]
 800f78a:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800f78e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f792:	edc7 7a05 	vstr	s15, [r7, #20]
    sinzcosx = sinz * cosx;
 800f796:	ed97 7a06 	vldr	s14, [r7, #24]
 800f79a:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800f79e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f7a2:	edc7 7a04 	vstr	s15, [r7, #16]
    coszsinx = sinx * cosz;
 800f7a6:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800f7aa:	edd7 7a07 	vldr	s15, [r7, #28]
 800f7ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f7b2:	edc7 7a03 	vstr	s15, [r7, #12]
    sinzsinx = sinx * sinz;
 800f7b6:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800f7ba:	edd7 7a06 	vldr	s15, [r7, #24]
 800f7be:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f7c2:	edc7 7a02 	vstr	s15, [r7, #8]

    matrix[0][X] = cosz * cosy;
 800f7c6:	ed97 7a07 	vldr	s14, [r7, #28]
 800f7ca:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800f7ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f7d2:	683b      	ldr	r3, [r7, #0]
 800f7d4:	edc3 7a00 	vstr	s15, [r3]
    matrix[0][Y] = -cosy * sinz;
 800f7d8:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800f7dc:	eeb1 7a67 	vneg.f32	s14, s15
 800f7e0:	edd7 7a06 	vldr	s15, [r7, #24]
 800f7e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f7e8:	683b      	ldr	r3, [r7, #0]
 800f7ea:	edc3 7a01 	vstr	s15, [r3, #4]
    matrix[0][Z] = siny;
 800f7ee:	683b      	ldr	r3, [r7, #0]
 800f7f0:	6a3a      	ldr	r2, [r7, #32]
 800f7f2:	609a      	str	r2, [r3, #8]
    matrix[1][X] = sinzcosx + (coszsinx * siny);
 800f7f4:	ed97 7a03 	vldr	s14, [r7, #12]
 800f7f8:	edd7 7a08 	vldr	s15, [r7, #32]
 800f7fc:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f800:	683b      	ldr	r3, [r7, #0]
 800f802:	330c      	adds	r3, #12
 800f804:	edd7 7a04 	vldr	s15, [r7, #16]
 800f808:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f80c:	edc3 7a00 	vstr	s15, [r3]
    matrix[1][Y] = coszcosx - (sinzsinx * siny);
 800f810:	ed97 7a02 	vldr	s14, [r7, #8]
 800f814:	edd7 7a08 	vldr	s15, [r7, #32]
 800f818:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f81c:	683b      	ldr	r3, [r7, #0]
 800f81e:	330c      	adds	r3, #12
 800f820:	ed97 7a05 	vldr	s14, [r7, #20]
 800f824:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f828:	edc3 7a01 	vstr	s15, [r3, #4]
    matrix[1][Z] = -sinx * cosy;
 800f82c:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800f830:	eeb1 7a67 	vneg.f32	s14, s15
 800f834:	683b      	ldr	r3, [r7, #0]
 800f836:	330c      	adds	r3, #12
 800f838:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800f83c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f840:	edc3 7a02 	vstr	s15, [r3, #8]
    matrix[2][X] = (sinzsinx) - (coszcosx * siny);
 800f844:	ed97 7a05 	vldr	s14, [r7, #20]
 800f848:	edd7 7a08 	vldr	s15, [r7, #32]
 800f84c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f850:	683b      	ldr	r3, [r7, #0]
 800f852:	3318      	adds	r3, #24
 800f854:	ed97 7a02 	vldr	s14, [r7, #8]
 800f858:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f85c:	edc3 7a00 	vstr	s15, [r3]
    matrix[2][Y] = (coszsinx) + (sinzcosx * siny);
 800f860:	ed97 7a04 	vldr	s14, [r7, #16]
 800f864:	edd7 7a08 	vldr	s15, [r7, #32]
 800f868:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f86c:	683b      	ldr	r3, [r7, #0]
 800f86e:	3318      	adds	r3, #24
 800f870:	edd7 7a03 	vldr	s15, [r7, #12]
 800f874:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f878:	edc3 7a01 	vstr	s15, [r3, #4]
    matrix[2][Z] = cosy * cosx;
 800f87c:	683b      	ldr	r3, [r7, #0]
 800f87e:	3318      	adds	r3, #24
 800f880:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800f884:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800f888:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f88c:	edc3 7a02 	vstr	s15, [r3, #8]
}
 800f890:	bf00      	nop
 800f892:	3730      	adds	r7, #48	; 0x30
 800f894:	46bd      	mov	sp, r7
 800f896:	bd80      	pop	{r7, pc}

0800f898 <quickMedianFilter3>:
// http://ndevilla.free.fr/median/median.pdf
#define QMF_SORT(type,a,b) { if ((a)>(b)) QMF_SWAP(type, (a),(b)); }
#define QMF_SWAP(type,a,b) { type temp=(a);(a)=(b);(b)=temp; }

int32_t quickMedianFilter3(int32_t * v)
{
 800f898:	b580      	push	{r7, lr}
 800f89a:	b088      	sub	sp, #32
 800f89c:	af00      	add	r7, sp, #0
 800f89e:	6078      	str	r0, [r7, #4]
    int32_t p[3];
    memcpy(p, v, sizeof(p));
 800f8a0:	f107 0308 	add.w	r3, r7, #8
 800f8a4:	220c      	movs	r2, #12
 800f8a6:	6879      	ldr	r1, [r7, #4]
 800f8a8:	4618      	mov	r0, r3
 800f8aa:	f009 f935 	bl	8018b18 <memcpy>

    QMF_SORT(int32_t, p[0], p[1]); QMF_SORT(int32_t, p[1], p[2]); QMF_SORT(int32_t, p[0], p[1]) ;
 800f8ae:	68ba      	ldr	r2, [r7, #8]
 800f8b0:	68fb      	ldr	r3, [r7, #12]
 800f8b2:	429a      	cmp	r2, r3
 800f8b4:	dd05      	ble.n	800f8c2 <quickMedianFilter3+0x2a>
 800f8b6:	68bb      	ldr	r3, [r7, #8]
 800f8b8:	61fb      	str	r3, [r7, #28]
 800f8ba:	68fb      	ldr	r3, [r7, #12]
 800f8bc:	60bb      	str	r3, [r7, #8]
 800f8be:	69fb      	ldr	r3, [r7, #28]
 800f8c0:	60fb      	str	r3, [r7, #12]
 800f8c2:	68fa      	ldr	r2, [r7, #12]
 800f8c4:	693b      	ldr	r3, [r7, #16]
 800f8c6:	429a      	cmp	r2, r3
 800f8c8:	dd05      	ble.n	800f8d6 <quickMedianFilter3+0x3e>
 800f8ca:	68fb      	ldr	r3, [r7, #12]
 800f8cc:	61bb      	str	r3, [r7, #24]
 800f8ce:	693b      	ldr	r3, [r7, #16]
 800f8d0:	60fb      	str	r3, [r7, #12]
 800f8d2:	69bb      	ldr	r3, [r7, #24]
 800f8d4:	613b      	str	r3, [r7, #16]
 800f8d6:	68ba      	ldr	r2, [r7, #8]
 800f8d8:	68fb      	ldr	r3, [r7, #12]
 800f8da:	429a      	cmp	r2, r3
 800f8dc:	dd05      	ble.n	800f8ea <quickMedianFilter3+0x52>
 800f8de:	68bb      	ldr	r3, [r7, #8]
 800f8e0:	617b      	str	r3, [r7, #20]
 800f8e2:	68fb      	ldr	r3, [r7, #12]
 800f8e4:	60bb      	str	r3, [r7, #8]
 800f8e6:	697b      	ldr	r3, [r7, #20]
 800f8e8:	60fb      	str	r3, [r7, #12]
    return p[1];
 800f8ea:	68fb      	ldr	r3, [r7, #12]
}
 800f8ec:	4618      	mov	r0, r3
 800f8ee:	3720      	adds	r7, #32
 800f8f0:	46bd      	mov	sp, r7
 800f8f2:	bd80      	pop	{r7, pc}

0800f8f4 <sensorCalibrationResetState>:
 * Sensor offset calculation code based on Freescale's AN4246
 * Initial implementation by @HaukeRa
 * Modified to be re-usable by @DigitalEntity
 */
void sensorCalibrationResetState(sensorCalibrationState_t * state)
{
 800f8f4:	b480      	push	{r7}
 800f8f6:	b085      	sub	sp, #20
 800f8f8:	af00      	add	r7, sp, #0
 800f8fa:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < 4; i++){
 800f8fc:	2300      	movs	r3, #0
 800f8fe:	60fb      	str	r3, [r7, #12]
 800f900:	e01d      	b.n	800f93e <sensorCalibrationResetState+0x4a>
        for (int j = 0; j < 4; j++){
 800f902:	2300      	movs	r3, #0
 800f904:	60bb      	str	r3, [r7, #8]
 800f906:	e00d      	b.n	800f924 <sensorCalibrationResetState+0x30>
            state->XtX[i][j] = 0;
 800f908:	687a      	ldr	r2, [r7, #4]
 800f90a:	68fb      	ldr	r3, [r7, #12]
 800f90c:	0099      	lsls	r1, r3, #2
 800f90e:	68bb      	ldr	r3, [r7, #8]
 800f910:	440b      	add	r3, r1
 800f912:	3304      	adds	r3, #4
 800f914:	009b      	lsls	r3, r3, #2
 800f916:	4413      	add	r3, r2
 800f918:	f04f 0200 	mov.w	r2, #0
 800f91c:	601a      	str	r2, [r3, #0]
        for (int j = 0; j < 4; j++){
 800f91e:	68bb      	ldr	r3, [r7, #8]
 800f920:	3301      	adds	r3, #1
 800f922:	60bb      	str	r3, [r7, #8]
 800f924:	68bb      	ldr	r3, [r7, #8]
 800f926:	2b03      	cmp	r3, #3
 800f928:	ddee      	ble.n	800f908 <sensorCalibrationResetState+0x14>
        }

        state->XtY[i] = 0;
 800f92a:	687a      	ldr	r2, [r7, #4]
 800f92c:	68fb      	ldr	r3, [r7, #12]
 800f92e:	009b      	lsls	r3, r3, #2
 800f930:	4413      	add	r3, r2
 800f932:	f04f 0200 	mov.w	r2, #0
 800f936:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < 4; i++){
 800f938:	68fb      	ldr	r3, [r7, #12]
 800f93a:	3301      	adds	r3, #1
 800f93c:	60fb      	str	r3, [r7, #12]
 800f93e:	68fb      	ldr	r3, [r7, #12]
 800f940:	2b03      	cmp	r3, #3
 800f942:	ddde      	ble.n	800f902 <sensorCalibrationResetState+0xe>
    }
}
 800f944:	bf00      	nop
 800f946:	bf00      	nop
 800f948:	3714      	adds	r7, #20
 800f94a:	46bd      	mov	sp, r7
 800f94c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f950:	4770      	bx	lr

0800f952 <sensorCalibrationPushSampleForOffsetCalculation>:

void sensorCalibrationPushSampleForOffsetCalculation(sensorCalibrationState_t * state, int32_t sample[3])
{
 800f952:	b480      	push	{r7}
 800f954:	b085      	sub	sp, #20
 800f956:	af00      	add	r7, sp, #0
 800f958:	6078      	str	r0, [r7, #4]
 800f95a:	6039      	str	r1, [r7, #0]
    state->XtX[0][0] += (float)sample[0] * sample[0];
 800f95c:	687b      	ldr	r3, [r7, #4]
 800f95e:	ed93 7a04 	vldr	s14, [r3, #16]
 800f962:	683b      	ldr	r3, [r7, #0]
 800f964:	681b      	ldr	r3, [r3, #0]
 800f966:	ee07 3a90 	vmov	s15, r3
 800f96a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800f96e:	683b      	ldr	r3, [r7, #0]
 800f970:	681b      	ldr	r3, [r3, #0]
 800f972:	ee07 3a90 	vmov	s15, r3
 800f976:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f97a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800f97e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f982:	687b      	ldr	r3, [r7, #4]
 800f984:	edc3 7a04 	vstr	s15, [r3, #16]
    state->XtX[0][1] += (float)sample[0] * sample[1];
 800f988:	687b      	ldr	r3, [r7, #4]
 800f98a:	ed93 7a05 	vldr	s14, [r3, #20]
 800f98e:	683b      	ldr	r3, [r7, #0]
 800f990:	681b      	ldr	r3, [r3, #0]
 800f992:	ee07 3a90 	vmov	s15, r3
 800f996:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800f99a:	683b      	ldr	r3, [r7, #0]
 800f99c:	3304      	adds	r3, #4
 800f99e:	681b      	ldr	r3, [r3, #0]
 800f9a0:	ee07 3a90 	vmov	s15, r3
 800f9a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f9a8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800f9ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f9b0:	687b      	ldr	r3, [r7, #4]
 800f9b2:	edc3 7a05 	vstr	s15, [r3, #20]
    state->XtX[0][2] += (float)sample[0] * sample[2];
 800f9b6:	687b      	ldr	r3, [r7, #4]
 800f9b8:	ed93 7a06 	vldr	s14, [r3, #24]
 800f9bc:	683b      	ldr	r3, [r7, #0]
 800f9be:	681b      	ldr	r3, [r3, #0]
 800f9c0:	ee07 3a90 	vmov	s15, r3
 800f9c4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800f9c8:	683b      	ldr	r3, [r7, #0]
 800f9ca:	3308      	adds	r3, #8
 800f9cc:	681b      	ldr	r3, [r3, #0]
 800f9ce:	ee07 3a90 	vmov	s15, r3
 800f9d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f9d6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800f9da:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f9de:	687b      	ldr	r3, [r7, #4]
 800f9e0:	edc3 7a06 	vstr	s15, [r3, #24]
    state->XtX[0][3] += (float)sample[0];
 800f9e4:	687b      	ldr	r3, [r7, #4]
 800f9e6:	ed93 7a07 	vldr	s14, [r3, #28]
 800f9ea:	683b      	ldr	r3, [r7, #0]
 800f9ec:	681b      	ldr	r3, [r3, #0]
 800f9ee:	ee07 3a90 	vmov	s15, r3
 800f9f2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f9f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f9fa:	687b      	ldr	r3, [r7, #4]
 800f9fc:	edc3 7a07 	vstr	s15, [r3, #28]

    state->XtX[1][0] += (float)sample[1] * sample[0];
 800fa00:	687b      	ldr	r3, [r7, #4]
 800fa02:	ed93 7a08 	vldr	s14, [r3, #32]
 800fa06:	683b      	ldr	r3, [r7, #0]
 800fa08:	3304      	adds	r3, #4
 800fa0a:	681b      	ldr	r3, [r3, #0]
 800fa0c:	ee07 3a90 	vmov	s15, r3
 800fa10:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800fa14:	683b      	ldr	r3, [r7, #0]
 800fa16:	681b      	ldr	r3, [r3, #0]
 800fa18:	ee07 3a90 	vmov	s15, r3
 800fa1c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800fa20:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800fa24:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fa28:	687b      	ldr	r3, [r7, #4]
 800fa2a:	edc3 7a08 	vstr	s15, [r3, #32]
    state->XtX[1][1] += (float)sample[1] * sample[1];
 800fa2e:	687b      	ldr	r3, [r7, #4]
 800fa30:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 800fa34:	683b      	ldr	r3, [r7, #0]
 800fa36:	3304      	adds	r3, #4
 800fa38:	681b      	ldr	r3, [r3, #0]
 800fa3a:	ee07 3a90 	vmov	s15, r3
 800fa3e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800fa42:	683b      	ldr	r3, [r7, #0]
 800fa44:	3304      	adds	r3, #4
 800fa46:	681b      	ldr	r3, [r3, #0]
 800fa48:	ee07 3a90 	vmov	s15, r3
 800fa4c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800fa50:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800fa54:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fa58:	687b      	ldr	r3, [r7, #4]
 800fa5a:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
    state->XtX[1][2] += (float)sample[1] * sample[2];
 800fa5e:	687b      	ldr	r3, [r7, #4]
 800fa60:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 800fa64:	683b      	ldr	r3, [r7, #0]
 800fa66:	3304      	adds	r3, #4
 800fa68:	681b      	ldr	r3, [r3, #0]
 800fa6a:	ee07 3a90 	vmov	s15, r3
 800fa6e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800fa72:	683b      	ldr	r3, [r7, #0]
 800fa74:	3308      	adds	r3, #8
 800fa76:	681b      	ldr	r3, [r3, #0]
 800fa78:	ee07 3a90 	vmov	s15, r3
 800fa7c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800fa80:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800fa84:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fa88:	687b      	ldr	r3, [r7, #4]
 800fa8a:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
    state->XtX[1][3] += (float)sample[1];
 800fa8e:	687b      	ldr	r3, [r7, #4]
 800fa90:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 800fa94:	683b      	ldr	r3, [r7, #0]
 800fa96:	3304      	adds	r3, #4
 800fa98:	681b      	ldr	r3, [r3, #0]
 800fa9a:	ee07 3a90 	vmov	s15, r3
 800fa9e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800faa2:	ee77 7a27 	vadd.f32	s15, s14, s15
 800faa6:	687b      	ldr	r3, [r7, #4]
 800faa8:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c

    state->XtX[2][0] += (float)sample[2] * sample[0];
 800faac:	687b      	ldr	r3, [r7, #4]
 800faae:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 800fab2:	683b      	ldr	r3, [r7, #0]
 800fab4:	3308      	adds	r3, #8
 800fab6:	681b      	ldr	r3, [r3, #0]
 800fab8:	ee07 3a90 	vmov	s15, r3
 800fabc:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800fac0:	683b      	ldr	r3, [r7, #0]
 800fac2:	681b      	ldr	r3, [r3, #0]
 800fac4:	ee07 3a90 	vmov	s15, r3
 800fac8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800facc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800fad0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fad4:	687b      	ldr	r3, [r7, #4]
 800fad6:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
    state->XtX[2][1] += (float)sample[2] * sample[1];
 800fada:	687b      	ldr	r3, [r7, #4]
 800fadc:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 800fae0:	683b      	ldr	r3, [r7, #0]
 800fae2:	3308      	adds	r3, #8
 800fae4:	681b      	ldr	r3, [r3, #0]
 800fae6:	ee07 3a90 	vmov	s15, r3
 800faea:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800faee:	683b      	ldr	r3, [r7, #0]
 800faf0:	3304      	adds	r3, #4
 800faf2:	681b      	ldr	r3, [r3, #0]
 800faf4:	ee07 3a90 	vmov	s15, r3
 800faf8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800fafc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800fb00:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fb04:	687b      	ldr	r3, [r7, #4]
 800fb06:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
    state->XtX[2][2] += (float)sample[2] * sample[2];
 800fb0a:	687b      	ldr	r3, [r7, #4]
 800fb0c:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 800fb10:	683b      	ldr	r3, [r7, #0]
 800fb12:	3308      	adds	r3, #8
 800fb14:	681b      	ldr	r3, [r3, #0]
 800fb16:	ee07 3a90 	vmov	s15, r3
 800fb1a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800fb1e:	683b      	ldr	r3, [r7, #0]
 800fb20:	3308      	adds	r3, #8
 800fb22:	681b      	ldr	r3, [r3, #0]
 800fb24:	ee07 3a90 	vmov	s15, r3
 800fb28:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800fb2c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800fb30:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fb34:	687b      	ldr	r3, [r7, #4]
 800fb36:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
    state->XtX[2][3] += (float)sample[2];
 800fb3a:	687b      	ldr	r3, [r7, #4]
 800fb3c:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 800fb40:	683b      	ldr	r3, [r7, #0]
 800fb42:	3308      	adds	r3, #8
 800fb44:	681b      	ldr	r3, [r3, #0]
 800fb46:	ee07 3a90 	vmov	s15, r3
 800fb4a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800fb4e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fb52:	687b      	ldr	r3, [r7, #4]
 800fb54:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c

    state->XtX[3][0] += (float)sample[0];
 800fb58:	687b      	ldr	r3, [r7, #4]
 800fb5a:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
 800fb5e:	683b      	ldr	r3, [r7, #0]
 800fb60:	681b      	ldr	r3, [r3, #0]
 800fb62:	ee07 3a90 	vmov	s15, r3
 800fb66:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800fb6a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fb6e:	687b      	ldr	r3, [r7, #4]
 800fb70:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
    state->XtX[3][1] += (float)sample[1];
 800fb74:	687b      	ldr	r3, [r7, #4]
 800fb76:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 800fb7a:	683b      	ldr	r3, [r7, #0]
 800fb7c:	3304      	adds	r3, #4
 800fb7e:	681b      	ldr	r3, [r3, #0]
 800fb80:	ee07 3a90 	vmov	s15, r3
 800fb84:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800fb88:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fb8c:	687b      	ldr	r3, [r7, #4]
 800fb8e:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
    state->XtX[3][2] += (float)sample[2];
 800fb92:	687b      	ldr	r3, [r7, #4]
 800fb94:	ed93 7a12 	vldr	s14, [r3, #72]	; 0x48
 800fb98:	683b      	ldr	r3, [r7, #0]
 800fb9a:	3308      	adds	r3, #8
 800fb9c:	681b      	ldr	r3, [r3, #0]
 800fb9e:	ee07 3a90 	vmov	s15, r3
 800fba2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800fba6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fbaa:	687b      	ldr	r3, [r7, #4]
 800fbac:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
    state->XtX[3][3] += 1;
 800fbb0:	687b      	ldr	r3, [r7, #4]
 800fbb2:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 800fbb6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800fbba:	ee77 7a87 	vadd.f32	s15, s15, s14
 800fbbe:	687b      	ldr	r3, [r7, #4]
 800fbc0:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c

    float squareSum = ((float)sample[0] * sample[0]) + ((float)sample[1] * sample[1]) + ((float)sample[2] * sample[2]);
 800fbc4:	683b      	ldr	r3, [r7, #0]
 800fbc6:	681b      	ldr	r3, [r3, #0]
 800fbc8:	ee07 3a90 	vmov	s15, r3
 800fbcc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800fbd0:	683b      	ldr	r3, [r7, #0]
 800fbd2:	681b      	ldr	r3, [r3, #0]
 800fbd4:	ee07 3a90 	vmov	s15, r3
 800fbd8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800fbdc:	ee27 7a27 	vmul.f32	s14, s14, s15
 800fbe0:	683b      	ldr	r3, [r7, #0]
 800fbe2:	3304      	adds	r3, #4
 800fbe4:	681b      	ldr	r3, [r3, #0]
 800fbe6:	ee07 3a90 	vmov	s15, r3
 800fbea:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800fbee:	683b      	ldr	r3, [r7, #0]
 800fbf0:	3304      	adds	r3, #4
 800fbf2:	681b      	ldr	r3, [r3, #0]
 800fbf4:	ee07 3a90 	vmov	s15, r3
 800fbf8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800fbfc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800fc00:	ee37 7a27 	vadd.f32	s14, s14, s15
 800fc04:	683b      	ldr	r3, [r7, #0]
 800fc06:	3308      	adds	r3, #8
 800fc08:	681b      	ldr	r3, [r3, #0]
 800fc0a:	ee07 3a90 	vmov	s15, r3
 800fc0e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800fc12:	683b      	ldr	r3, [r7, #0]
 800fc14:	3308      	adds	r3, #8
 800fc16:	681b      	ldr	r3, [r3, #0]
 800fc18:	ee07 3a90 	vmov	s15, r3
 800fc1c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800fc20:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800fc24:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fc28:	edc7 7a03 	vstr	s15, [r7, #12]
    state->XtY[0] += sample[0] * squareSum;
 800fc2c:	687b      	ldr	r3, [r7, #4]
 800fc2e:	ed93 7a00 	vldr	s14, [r3]
 800fc32:	683b      	ldr	r3, [r7, #0]
 800fc34:	681b      	ldr	r3, [r3, #0]
 800fc36:	ee07 3a90 	vmov	s15, r3
 800fc3a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800fc3e:	edd7 7a03 	vldr	s15, [r7, #12]
 800fc42:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800fc46:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fc4a:	687b      	ldr	r3, [r7, #4]
 800fc4c:	edc3 7a00 	vstr	s15, [r3]
    state->XtY[1] += sample[1] * squareSum;
 800fc50:	687b      	ldr	r3, [r7, #4]
 800fc52:	ed93 7a01 	vldr	s14, [r3, #4]
 800fc56:	683b      	ldr	r3, [r7, #0]
 800fc58:	3304      	adds	r3, #4
 800fc5a:	681b      	ldr	r3, [r3, #0]
 800fc5c:	ee07 3a90 	vmov	s15, r3
 800fc60:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800fc64:	edd7 7a03 	vldr	s15, [r7, #12]
 800fc68:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800fc6c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fc70:	687b      	ldr	r3, [r7, #4]
 800fc72:	edc3 7a01 	vstr	s15, [r3, #4]
    state->XtY[2] += sample[2] * squareSum;
 800fc76:	687b      	ldr	r3, [r7, #4]
 800fc78:	ed93 7a02 	vldr	s14, [r3, #8]
 800fc7c:	683b      	ldr	r3, [r7, #0]
 800fc7e:	3308      	adds	r3, #8
 800fc80:	681b      	ldr	r3, [r3, #0]
 800fc82:	ee07 3a90 	vmov	s15, r3
 800fc86:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800fc8a:	edd7 7a03 	vldr	s15, [r7, #12]
 800fc8e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800fc92:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fc96:	687b      	ldr	r3, [r7, #4]
 800fc98:	edc3 7a02 	vstr	s15, [r3, #8]
    state->XtY[3] += squareSum;
 800fc9c:	687b      	ldr	r3, [r7, #4]
 800fc9e:	ed93 7a03 	vldr	s14, [r3, #12]
 800fca2:	edd7 7a03 	vldr	s15, [r7, #12]
 800fca6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fcaa:	687b      	ldr	r3, [r7, #4]
 800fcac:	edc3 7a03 	vstr	s15, [r3, #12]
}
 800fcb0:	bf00      	nop
 800fcb2:	3714      	adds	r7, #20
 800fcb4:	46bd      	mov	sp, r7
 800fcb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcba:	4770      	bx	lr

0800fcbc <sensorCalibrationPushSampleForScaleCalculation>:

void sensorCalibrationPushSampleForScaleCalculation(sensorCalibrationState_t * state, int axis, int32_t sample[3], int target)
{
 800fcbc:	b480      	push	{r7}
 800fcbe:	b087      	sub	sp, #28
 800fcc0:	af00      	add	r7, sp, #0
 800fcc2:	60f8      	str	r0, [r7, #12]
 800fcc4:	60b9      	str	r1, [r7, #8]
 800fcc6:	607a      	str	r2, [r7, #4]
 800fcc8:	603b      	str	r3, [r7, #0]
    for (int i = 0; i < 3; i++) {
 800fcca:	2300      	movs	r3, #0
 800fccc:	617b      	str	r3, [r7, #20]
 800fcce:	e042      	b.n	800fd56 <sensorCalibrationPushSampleForScaleCalculation+0x9a>
        float scaledSample = (float)sample[i] / (float)target;
 800fcd0:	697b      	ldr	r3, [r7, #20]
 800fcd2:	009b      	lsls	r3, r3, #2
 800fcd4:	687a      	ldr	r2, [r7, #4]
 800fcd6:	4413      	add	r3, r2
 800fcd8:	681b      	ldr	r3, [r3, #0]
 800fcda:	ee07 3a90 	vmov	s15, r3
 800fcde:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800fce2:	683b      	ldr	r3, [r7, #0]
 800fce4:	ee07 3a90 	vmov	s15, r3
 800fce8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800fcec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800fcf0:	edc7 7a04 	vstr	s15, [r7, #16]
        state->XtX[axis][i] += scaledSample * scaledSample;
 800fcf4:	68fa      	ldr	r2, [r7, #12]
 800fcf6:	68bb      	ldr	r3, [r7, #8]
 800fcf8:	0099      	lsls	r1, r3, #2
 800fcfa:	697b      	ldr	r3, [r7, #20]
 800fcfc:	440b      	add	r3, r1
 800fcfe:	3304      	adds	r3, #4
 800fd00:	009b      	lsls	r3, r3, #2
 800fd02:	4413      	add	r3, r2
 800fd04:	ed93 7a00 	vldr	s14, [r3]
 800fd08:	edd7 7a04 	vldr	s15, [r7, #16]
 800fd0c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800fd10:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fd14:	68fa      	ldr	r2, [r7, #12]
 800fd16:	68bb      	ldr	r3, [r7, #8]
 800fd18:	0099      	lsls	r1, r3, #2
 800fd1a:	697b      	ldr	r3, [r7, #20]
 800fd1c:	440b      	add	r3, r1
 800fd1e:	3304      	adds	r3, #4
 800fd20:	009b      	lsls	r3, r3, #2
 800fd22:	4413      	add	r3, r2
 800fd24:	edc3 7a00 	vstr	s15, [r3]
        state->XtX[3][i] += scaledSample * scaledSample;
 800fd28:	68fa      	ldr	r2, [r7, #12]
 800fd2a:	697b      	ldr	r3, [r7, #20]
 800fd2c:	3310      	adds	r3, #16
 800fd2e:	009b      	lsls	r3, r3, #2
 800fd30:	4413      	add	r3, r2
 800fd32:	ed93 7a00 	vldr	s14, [r3]
 800fd36:	edd7 7a04 	vldr	s15, [r7, #16]
 800fd3a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800fd3e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800fd42:	68fa      	ldr	r2, [r7, #12]
 800fd44:	697b      	ldr	r3, [r7, #20]
 800fd46:	3310      	adds	r3, #16
 800fd48:	009b      	lsls	r3, r3, #2
 800fd4a:	4413      	add	r3, r2
 800fd4c:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < 3; i++) {
 800fd50:	697b      	ldr	r3, [r7, #20]
 800fd52:	3301      	adds	r3, #1
 800fd54:	617b      	str	r3, [r7, #20]
 800fd56:	697b      	ldr	r3, [r7, #20]
 800fd58:	2b02      	cmp	r3, #2
 800fd5a:	ddb9      	ble.n	800fcd0 <sensorCalibrationPushSampleForScaleCalculation+0x14>
    }

    state->XtX[axis][3] += 1;
 800fd5c:	68fa      	ldr	r2, [r7, #12]
 800fd5e:	68bb      	ldr	r3, [r7, #8]
 800fd60:	011b      	lsls	r3, r3, #4
 800fd62:	4413      	add	r3, r2
 800fd64:	331c      	adds	r3, #28
 800fd66:	edd3 7a00 	vldr	s15, [r3]
 800fd6a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800fd6e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800fd72:	68fa      	ldr	r2, [r7, #12]
 800fd74:	68bb      	ldr	r3, [r7, #8]
 800fd76:	011b      	lsls	r3, r3, #4
 800fd78:	4413      	add	r3, r2
 800fd7a:	331c      	adds	r3, #28
 800fd7c:	edc3 7a00 	vstr	s15, [r3]
    state->XtY[axis] += 1;
 800fd80:	68fa      	ldr	r2, [r7, #12]
 800fd82:	68bb      	ldr	r3, [r7, #8]
 800fd84:	009b      	lsls	r3, r3, #2
 800fd86:	4413      	add	r3, r2
 800fd88:	edd3 7a00 	vldr	s15, [r3]
 800fd8c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800fd90:	ee77 7a87 	vadd.f32	s15, s15, s14
 800fd94:	68fa      	ldr	r2, [r7, #12]
 800fd96:	68bb      	ldr	r3, [r7, #8]
 800fd98:	009b      	lsls	r3, r3, #2
 800fd9a:	4413      	add	r3, r2
 800fd9c:	edc3 7a00 	vstr	s15, [r3]
    state->XtY[3] += 1;
 800fda0:	68fb      	ldr	r3, [r7, #12]
 800fda2:	edd3 7a03 	vldr	s15, [r3, #12]
 800fda6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800fdaa:	ee77 7a87 	vadd.f32	s15, s15, s14
 800fdae:	68fb      	ldr	r3, [r7, #12]
 800fdb0:	edc3 7a03 	vstr	s15, [r3, #12]
}
 800fdb4:	bf00      	nop
 800fdb6:	371c      	adds	r7, #28
 800fdb8:	46bd      	mov	sp, r7
 800fdba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdbe:	4770      	bx	lr

0800fdc0 <sensorCalibration_gaussLR>:

static void sensorCalibration_gaussLR(float mat[4][4]) {
 800fdc0:	b480      	push	{r7}
 800fdc2:	b087      	sub	sp, #28
 800fdc4:	af00      	add	r7, sp, #0
 800fdc6:	6078      	str	r0, [r7, #4]
    uint8_t n = 4;
 800fdc8:	2304      	movs	r3, #4
 800fdca:	72fb      	strb	r3, [r7, #11]
    int i, j, k;
    for (i = 0; i < 4; i++) {
 800fdcc:	2300      	movs	r3, #0
 800fdce:	617b      	str	r3, [r7, #20]
 800fdd0:	e097      	b.n	800ff02 <sensorCalibration_gaussLR+0x142>
        // Determine R
        for (j = i; j < 4; j++) {
 800fdd2:	697b      	ldr	r3, [r7, #20]
 800fdd4:	613b      	str	r3, [r7, #16]
 800fdd6:	e034      	b.n	800fe42 <sensorCalibration_gaussLR+0x82>
            for (k = 0; k < i; k++) {
 800fdd8:	2300      	movs	r3, #0
 800fdda:	60fb      	str	r3, [r7, #12]
 800fddc:	e02a      	b.n	800fe34 <sensorCalibration_gaussLR+0x74>
                mat[i][j] -= mat[i][k] * mat[k][j];
 800fdde:	697b      	ldr	r3, [r7, #20]
 800fde0:	011b      	lsls	r3, r3, #4
 800fde2:	687a      	ldr	r2, [r7, #4]
 800fde4:	441a      	add	r2, r3
 800fde6:	693b      	ldr	r3, [r7, #16]
 800fde8:	009b      	lsls	r3, r3, #2
 800fdea:	4413      	add	r3, r2
 800fdec:	ed93 7a00 	vldr	s14, [r3]
 800fdf0:	697b      	ldr	r3, [r7, #20]
 800fdf2:	011b      	lsls	r3, r3, #4
 800fdf4:	687a      	ldr	r2, [r7, #4]
 800fdf6:	441a      	add	r2, r3
 800fdf8:	68fb      	ldr	r3, [r7, #12]
 800fdfa:	009b      	lsls	r3, r3, #2
 800fdfc:	4413      	add	r3, r2
 800fdfe:	edd3 6a00 	vldr	s13, [r3]
 800fe02:	68fb      	ldr	r3, [r7, #12]
 800fe04:	011b      	lsls	r3, r3, #4
 800fe06:	687a      	ldr	r2, [r7, #4]
 800fe08:	441a      	add	r2, r3
 800fe0a:	693b      	ldr	r3, [r7, #16]
 800fe0c:	009b      	lsls	r3, r3, #2
 800fe0e:	4413      	add	r3, r2
 800fe10:	edd3 7a00 	vldr	s15, [r3]
 800fe14:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800fe18:	697b      	ldr	r3, [r7, #20]
 800fe1a:	011b      	lsls	r3, r3, #4
 800fe1c:	687a      	ldr	r2, [r7, #4]
 800fe1e:	441a      	add	r2, r3
 800fe20:	ee77 7a67 	vsub.f32	s15, s14, s15
 800fe24:	693b      	ldr	r3, [r7, #16]
 800fe26:	009b      	lsls	r3, r3, #2
 800fe28:	4413      	add	r3, r2
 800fe2a:	edc3 7a00 	vstr	s15, [r3]
            for (k = 0; k < i; k++) {
 800fe2e:	68fb      	ldr	r3, [r7, #12]
 800fe30:	3301      	adds	r3, #1
 800fe32:	60fb      	str	r3, [r7, #12]
 800fe34:	68fa      	ldr	r2, [r7, #12]
 800fe36:	697b      	ldr	r3, [r7, #20]
 800fe38:	429a      	cmp	r2, r3
 800fe3a:	dbd0      	blt.n	800fdde <sensorCalibration_gaussLR+0x1e>
        for (j = i; j < 4; j++) {
 800fe3c:	693b      	ldr	r3, [r7, #16]
 800fe3e:	3301      	adds	r3, #1
 800fe40:	613b      	str	r3, [r7, #16]
 800fe42:	693b      	ldr	r3, [r7, #16]
 800fe44:	2b03      	cmp	r3, #3
 800fe46:	ddc7      	ble.n	800fdd8 <sensorCalibration_gaussLR+0x18>
            }
        }
        // Determine L
        for (j = i + 1; j < n; j++) {
 800fe48:	697b      	ldr	r3, [r7, #20]
 800fe4a:	3301      	adds	r3, #1
 800fe4c:	613b      	str	r3, [r7, #16]
 800fe4e:	e051      	b.n	800fef4 <sensorCalibration_gaussLR+0x134>
            for (k = 0; k < i; k++) {
 800fe50:	2300      	movs	r3, #0
 800fe52:	60fb      	str	r3, [r7, #12]
 800fe54:	e02a      	b.n	800feac <sensorCalibration_gaussLR+0xec>
                mat[j][i] -= mat[j][k] * mat[k][i];
 800fe56:	693b      	ldr	r3, [r7, #16]
 800fe58:	011b      	lsls	r3, r3, #4
 800fe5a:	687a      	ldr	r2, [r7, #4]
 800fe5c:	441a      	add	r2, r3
 800fe5e:	697b      	ldr	r3, [r7, #20]
 800fe60:	009b      	lsls	r3, r3, #2
 800fe62:	4413      	add	r3, r2
 800fe64:	ed93 7a00 	vldr	s14, [r3]
 800fe68:	693b      	ldr	r3, [r7, #16]
 800fe6a:	011b      	lsls	r3, r3, #4
 800fe6c:	687a      	ldr	r2, [r7, #4]
 800fe6e:	441a      	add	r2, r3
 800fe70:	68fb      	ldr	r3, [r7, #12]
 800fe72:	009b      	lsls	r3, r3, #2
 800fe74:	4413      	add	r3, r2
 800fe76:	edd3 6a00 	vldr	s13, [r3]
 800fe7a:	68fb      	ldr	r3, [r7, #12]
 800fe7c:	011b      	lsls	r3, r3, #4
 800fe7e:	687a      	ldr	r2, [r7, #4]
 800fe80:	441a      	add	r2, r3
 800fe82:	697b      	ldr	r3, [r7, #20]
 800fe84:	009b      	lsls	r3, r3, #2
 800fe86:	4413      	add	r3, r2
 800fe88:	edd3 7a00 	vldr	s15, [r3]
 800fe8c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800fe90:	693b      	ldr	r3, [r7, #16]
 800fe92:	011b      	lsls	r3, r3, #4
 800fe94:	687a      	ldr	r2, [r7, #4]
 800fe96:	441a      	add	r2, r3
 800fe98:	ee77 7a67 	vsub.f32	s15, s14, s15
 800fe9c:	697b      	ldr	r3, [r7, #20]
 800fe9e:	009b      	lsls	r3, r3, #2
 800fea0:	4413      	add	r3, r2
 800fea2:	edc3 7a00 	vstr	s15, [r3]
            for (k = 0; k < i; k++) {
 800fea6:	68fb      	ldr	r3, [r7, #12]
 800fea8:	3301      	adds	r3, #1
 800feaa:	60fb      	str	r3, [r7, #12]
 800feac:	68fa      	ldr	r2, [r7, #12]
 800feae:	697b      	ldr	r3, [r7, #20]
 800feb0:	429a      	cmp	r2, r3
 800feb2:	dbd0      	blt.n	800fe56 <sensorCalibration_gaussLR+0x96>
            }
            mat[j][i] /= mat[i][i];
 800feb4:	693b      	ldr	r3, [r7, #16]
 800feb6:	011b      	lsls	r3, r3, #4
 800feb8:	687a      	ldr	r2, [r7, #4]
 800feba:	441a      	add	r2, r3
 800febc:	697b      	ldr	r3, [r7, #20]
 800febe:	009b      	lsls	r3, r3, #2
 800fec0:	4413      	add	r3, r2
 800fec2:	edd3 6a00 	vldr	s13, [r3]
 800fec6:	697b      	ldr	r3, [r7, #20]
 800fec8:	011b      	lsls	r3, r3, #4
 800feca:	687a      	ldr	r2, [r7, #4]
 800fecc:	441a      	add	r2, r3
 800fece:	697b      	ldr	r3, [r7, #20]
 800fed0:	009b      	lsls	r3, r3, #2
 800fed2:	4413      	add	r3, r2
 800fed4:	ed93 7a00 	vldr	s14, [r3]
 800fed8:	693b      	ldr	r3, [r7, #16]
 800feda:	011b      	lsls	r3, r3, #4
 800fedc:	687a      	ldr	r2, [r7, #4]
 800fede:	441a      	add	r2, r3
 800fee0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800fee4:	697b      	ldr	r3, [r7, #20]
 800fee6:	009b      	lsls	r3, r3, #2
 800fee8:	4413      	add	r3, r2
 800feea:	edc3 7a00 	vstr	s15, [r3]
        for (j = i + 1; j < n; j++) {
 800feee:	693b      	ldr	r3, [r7, #16]
 800fef0:	3301      	adds	r3, #1
 800fef2:	613b      	str	r3, [r7, #16]
 800fef4:	7afb      	ldrb	r3, [r7, #11]
 800fef6:	693a      	ldr	r2, [r7, #16]
 800fef8:	429a      	cmp	r2, r3
 800fefa:	dba9      	blt.n	800fe50 <sensorCalibration_gaussLR+0x90>
    for (i = 0; i < 4; i++) {
 800fefc:	697b      	ldr	r3, [r7, #20]
 800fefe:	3301      	adds	r3, #1
 800ff00:	617b      	str	r3, [r7, #20]
 800ff02:	697b      	ldr	r3, [r7, #20]
 800ff04:	2b03      	cmp	r3, #3
 800ff06:	f77f af64 	ble.w	800fdd2 <sensorCalibration_gaussLR+0x12>
        }
    }
}
 800ff0a:	bf00      	nop
 800ff0c:	bf00      	nop
 800ff0e:	371c      	adds	r7, #28
 800ff10:	46bd      	mov	sp, r7
 800ff12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff16:	4770      	bx	lr

0800ff18 <sensorCalibration_ForwardSubstitution>:

void sensorCalibration_ForwardSubstitution(float LR[4][4], float y[4], float b[4]) {
 800ff18:	b480      	push	{r7}
 800ff1a:	b087      	sub	sp, #28
 800ff1c:	af00      	add	r7, sp, #0
 800ff1e:	60f8      	str	r0, [r7, #12]
 800ff20:	60b9      	str	r1, [r7, #8]
 800ff22:	607a      	str	r2, [r7, #4]
    int i, k;
    for (i = 0; i < 4; ++i) {
 800ff24:	2300      	movs	r3, #0
 800ff26:	617b      	str	r3, [r7, #20]
 800ff28:	e035      	b.n	800ff96 <sensorCalibration_ForwardSubstitution+0x7e>
        y[i] = b[i];
 800ff2a:	697b      	ldr	r3, [r7, #20]
 800ff2c:	009b      	lsls	r3, r3, #2
 800ff2e:	687a      	ldr	r2, [r7, #4]
 800ff30:	441a      	add	r2, r3
 800ff32:	697b      	ldr	r3, [r7, #20]
 800ff34:	009b      	lsls	r3, r3, #2
 800ff36:	68b9      	ldr	r1, [r7, #8]
 800ff38:	440b      	add	r3, r1
 800ff3a:	6812      	ldr	r2, [r2, #0]
 800ff3c:	601a      	str	r2, [r3, #0]
        for (k = 0; k < i; ++k) {
 800ff3e:	2300      	movs	r3, #0
 800ff40:	613b      	str	r3, [r7, #16]
 800ff42:	e021      	b.n	800ff88 <sensorCalibration_ForwardSubstitution+0x70>
            y[i] -= LR[i][k] * y[k];
 800ff44:	697b      	ldr	r3, [r7, #20]
 800ff46:	009b      	lsls	r3, r3, #2
 800ff48:	68ba      	ldr	r2, [r7, #8]
 800ff4a:	4413      	add	r3, r2
 800ff4c:	ed93 7a00 	vldr	s14, [r3]
 800ff50:	697b      	ldr	r3, [r7, #20]
 800ff52:	011b      	lsls	r3, r3, #4
 800ff54:	68fa      	ldr	r2, [r7, #12]
 800ff56:	441a      	add	r2, r3
 800ff58:	693b      	ldr	r3, [r7, #16]
 800ff5a:	009b      	lsls	r3, r3, #2
 800ff5c:	4413      	add	r3, r2
 800ff5e:	edd3 6a00 	vldr	s13, [r3]
 800ff62:	693b      	ldr	r3, [r7, #16]
 800ff64:	009b      	lsls	r3, r3, #2
 800ff66:	68ba      	ldr	r2, [r7, #8]
 800ff68:	4413      	add	r3, r2
 800ff6a:	edd3 7a00 	vldr	s15, [r3]
 800ff6e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ff72:	697b      	ldr	r3, [r7, #20]
 800ff74:	009b      	lsls	r3, r3, #2
 800ff76:	68ba      	ldr	r2, [r7, #8]
 800ff78:	4413      	add	r3, r2
 800ff7a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ff7e:	edc3 7a00 	vstr	s15, [r3]
        for (k = 0; k < i; ++k) {
 800ff82:	693b      	ldr	r3, [r7, #16]
 800ff84:	3301      	adds	r3, #1
 800ff86:	613b      	str	r3, [r7, #16]
 800ff88:	693a      	ldr	r2, [r7, #16]
 800ff8a:	697b      	ldr	r3, [r7, #20]
 800ff8c:	429a      	cmp	r2, r3
 800ff8e:	dbd9      	blt.n	800ff44 <sensorCalibration_ForwardSubstitution+0x2c>
    for (i = 0; i < 4; ++i) {
 800ff90:	697b      	ldr	r3, [r7, #20]
 800ff92:	3301      	adds	r3, #1
 800ff94:	617b      	str	r3, [r7, #20]
 800ff96:	697b      	ldr	r3, [r7, #20]
 800ff98:	2b03      	cmp	r3, #3
 800ff9a:	ddc6      	ble.n	800ff2a <sensorCalibration_ForwardSubstitution+0x12>
        }
        //y[i] /= MAT_ELEM_AT(LR,i,i); //Do not use, LR(i,i) is 1 anyways and not stored in this matrix
    }
}
 800ff9c:	bf00      	nop
 800ff9e:	bf00      	nop
 800ffa0:	371c      	adds	r7, #28
 800ffa2:	46bd      	mov	sp, r7
 800ffa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffa8:	4770      	bx	lr

0800ffaa <sensorCalibration_BackwardSubstitution>:

void sensorCalibration_BackwardSubstitution(float LR[4][4], float x[4], float y[4]) {
 800ffaa:	b480      	push	{r7}
 800ffac:	b087      	sub	sp, #28
 800ffae:	af00      	add	r7, sp, #0
 800ffb0:	60f8      	str	r0, [r7, #12]
 800ffb2:	60b9      	str	r1, [r7, #8]
 800ffb4:	607a      	str	r2, [r7, #4]
    int i, k;
    for (i = 3 ; i >= 0; --i) {
 800ffb6:	2303      	movs	r3, #3
 800ffb8:	617b      	str	r3, [r7, #20]
 800ffba:	e04c      	b.n	8010056 <sensorCalibration_BackwardSubstitution+0xac>
        x[i] = y[i];
 800ffbc:	697b      	ldr	r3, [r7, #20]
 800ffbe:	009b      	lsls	r3, r3, #2
 800ffc0:	687a      	ldr	r2, [r7, #4]
 800ffc2:	441a      	add	r2, r3
 800ffc4:	697b      	ldr	r3, [r7, #20]
 800ffc6:	009b      	lsls	r3, r3, #2
 800ffc8:	68b9      	ldr	r1, [r7, #8]
 800ffca:	440b      	add	r3, r1
 800ffcc:	6812      	ldr	r2, [r2, #0]
 800ffce:	601a      	str	r2, [r3, #0]
        for (k = i + 1; k < 4; ++k) {
 800ffd0:	697b      	ldr	r3, [r7, #20]
 800ffd2:	3301      	adds	r3, #1
 800ffd4:	613b      	str	r3, [r7, #16]
 800ffd6:	e021      	b.n	801001c <sensorCalibration_BackwardSubstitution+0x72>
            x[i] -= LR[i][k] * x[k];
 800ffd8:	697b      	ldr	r3, [r7, #20]
 800ffda:	009b      	lsls	r3, r3, #2
 800ffdc:	68ba      	ldr	r2, [r7, #8]
 800ffde:	4413      	add	r3, r2
 800ffe0:	ed93 7a00 	vldr	s14, [r3]
 800ffe4:	697b      	ldr	r3, [r7, #20]
 800ffe6:	011b      	lsls	r3, r3, #4
 800ffe8:	68fa      	ldr	r2, [r7, #12]
 800ffea:	441a      	add	r2, r3
 800ffec:	693b      	ldr	r3, [r7, #16]
 800ffee:	009b      	lsls	r3, r3, #2
 800fff0:	4413      	add	r3, r2
 800fff2:	edd3 6a00 	vldr	s13, [r3]
 800fff6:	693b      	ldr	r3, [r7, #16]
 800fff8:	009b      	lsls	r3, r3, #2
 800fffa:	68ba      	ldr	r2, [r7, #8]
 800fffc:	4413      	add	r3, r2
 800fffe:	edd3 7a00 	vldr	s15, [r3]
 8010002:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010006:	697b      	ldr	r3, [r7, #20]
 8010008:	009b      	lsls	r3, r3, #2
 801000a:	68ba      	ldr	r2, [r7, #8]
 801000c:	4413      	add	r3, r2
 801000e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010012:	edc3 7a00 	vstr	s15, [r3]
        for (k = i + 1; k < 4; ++k) {
 8010016:	693b      	ldr	r3, [r7, #16]
 8010018:	3301      	adds	r3, #1
 801001a:	613b      	str	r3, [r7, #16]
 801001c:	693b      	ldr	r3, [r7, #16]
 801001e:	2b03      	cmp	r3, #3
 8010020:	ddda      	ble.n	800ffd8 <sensorCalibration_BackwardSubstitution+0x2e>
        }
        x[i] /= LR[i][i];
 8010022:	697b      	ldr	r3, [r7, #20]
 8010024:	009b      	lsls	r3, r3, #2
 8010026:	68ba      	ldr	r2, [r7, #8]
 8010028:	4413      	add	r3, r2
 801002a:	edd3 6a00 	vldr	s13, [r3]
 801002e:	697b      	ldr	r3, [r7, #20]
 8010030:	011b      	lsls	r3, r3, #4
 8010032:	68fa      	ldr	r2, [r7, #12]
 8010034:	441a      	add	r2, r3
 8010036:	697b      	ldr	r3, [r7, #20]
 8010038:	009b      	lsls	r3, r3, #2
 801003a:	4413      	add	r3, r2
 801003c:	ed93 7a00 	vldr	s14, [r3]
 8010040:	697b      	ldr	r3, [r7, #20]
 8010042:	009b      	lsls	r3, r3, #2
 8010044:	68ba      	ldr	r2, [r7, #8]
 8010046:	4413      	add	r3, r2
 8010048:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801004c:	edc3 7a00 	vstr	s15, [r3]
    for (i = 3 ; i >= 0; --i) {
 8010050:	697b      	ldr	r3, [r7, #20]
 8010052:	3b01      	subs	r3, #1
 8010054:	617b      	str	r3, [r7, #20]
 8010056:	697b      	ldr	r3, [r7, #20]
 8010058:	2b00      	cmp	r3, #0
 801005a:	daaf      	bge.n	800ffbc <sensorCalibration_BackwardSubstitution+0x12>
    }
}
 801005c:	bf00      	nop
 801005e:	bf00      	nop
 8010060:	371c      	adds	r7, #28
 8010062:	46bd      	mov	sp, r7
 8010064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010068:	4770      	bx	lr

0801006a <sensorCalibration_SolveLGS>:

// solve linear equation
// https://en.wikipedia.org/wiki/Gaussian_elimination
static void sensorCalibration_SolveLGS(float A[4][4], float x[4], float b[4]) {
 801006a:	b580      	push	{r7, lr}
 801006c:	b08a      	sub	sp, #40	; 0x28
 801006e:	af00      	add	r7, sp, #0
 8010070:	60f8      	str	r0, [r7, #12]
 8010072:	60b9      	str	r1, [r7, #8]
 8010074:	607a      	str	r2, [r7, #4]
    int i;
    float y[4];

    sensorCalibration_gaussLR(A);
 8010076:	68f8      	ldr	r0, [r7, #12]
 8010078:	f7ff fea2 	bl	800fdc0 <sensorCalibration_gaussLR>

    for (i = 0; i < 4; ++i) {
 801007c:	2300      	movs	r3, #0
 801007e:	627b      	str	r3, [r7, #36]	; 0x24
 8010080:	e00b      	b.n	801009a <sensorCalibration_SolveLGS+0x30>
        y[i] = 0;
 8010082:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010084:	009b      	lsls	r3, r3, #2
 8010086:	f107 0228 	add.w	r2, r7, #40	; 0x28
 801008a:	4413      	add	r3, r2
 801008c:	3b14      	subs	r3, #20
 801008e:	f04f 0200 	mov.w	r2, #0
 8010092:	601a      	str	r2, [r3, #0]
    for (i = 0; i < 4; ++i) {
 8010094:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010096:	3301      	adds	r3, #1
 8010098:	627b      	str	r3, [r7, #36]	; 0x24
 801009a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801009c:	2b03      	cmp	r3, #3
 801009e:	ddf0      	ble.n	8010082 <sensorCalibration_SolveLGS+0x18>
    }

    sensorCalibration_ForwardSubstitution(A, y, b);
 80100a0:	f107 0314 	add.w	r3, r7, #20
 80100a4:	687a      	ldr	r2, [r7, #4]
 80100a6:	4619      	mov	r1, r3
 80100a8:	68f8      	ldr	r0, [r7, #12]
 80100aa:	f7ff ff35 	bl	800ff18 <sensorCalibration_ForwardSubstitution>
    sensorCalibration_BackwardSubstitution(A, x, y);
 80100ae:	f107 0314 	add.w	r3, r7, #20
 80100b2:	461a      	mov	r2, r3
 80100b4:	68b9      	ldr	r1, [r7, #8]
 80100b6:	68f8      	ldr	r0, [r7, #12]
 80100b8:	f7ff ff77 	bl	800ffaa <sensorCalibration_BackwardSubstitution>
}
 80100bc:	bf00      	nop
 80100be:	3728      	adds	r7, #40	; 0x28
 80100c0:	46bd      	mov	sp, r7
 80100c2:	bd80      	pop	{r7, pc}

080100c4 <sensorCalibrationSolveForOffset>:

void sensorCalibrationSolveForOffset(sensorCalibrationState_t * state, float result[3])
{
 80100c4:	b580      	push	{r7, lr}
 80100c6:	b088      	sub	sp, #32
 80100c8:	af00      	add	r7, sp, #0
 80100ca:	6078      	str	r0, [r7, #4]
 80100cc:	6039      	str	r1, [r7, #0]
    float beta[4];
    sensorCalibration_SolveLGS(state->XtX, beta, state->XtY);
 80100ce:	687b      	ldr	r3, [r7, #4]
 80100d0:	3310      	adds	r3, #16
 80100d2:	687a      	ldr	r2, [r7, #4]
 80100d4:	f107 010c 	add.w	r1, r7, #12
 80100d8:	4618      	mov	r0, r3
 80100da:	f7ff ffc6 	bl	801006a <sensorCalibration_SolveLGS>

    for (int i = 0; i < 3; i++) {
 80100de:	2300      	movs	r3, #0
 80100e0:	61fb      	str	r3, [r7, #28]
 80100e2:	e014      	b.n	801010e <sensorCalibrationSolveForOffset+0x4a>
        result[i] = beta[i] / 2;
 80100e4:	69fb      	ldr	r3, [r7, #28]
 80100e6:	009b      	lsls	r3, r3, #2
 80100e8:	f107 0220 	add.w	r2, r7, #32
 80100ec:	4413      	add	r3, r2
 80100ee:	3b14      	subs	r3, #20
 80100f0:	ed93 7a00 	vldr	s14, [r3]
 80100f4:	69fb      	ldr	r3, [r7, #28]
 80100f6:	009b      	lsls	r3, r3, #2
 80100f8:	683a      	ldr	r2, [r7, #0]
 80100fa:	4413      	add	r3, r2
 80100fc:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8010100:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8010104:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < 3; i++) {
 8010108:	69fb      	ldr	r3, [r7, #28]
 801010a:	3301      	adds	r3, #1
 801010c:	61fb      	str	r3, [r7, #28]
 801010e:	69fb      	ldr	r3, [r7, #28]
 8010110:	2b02      	cmp	r3, #2
 8010112:	dde7      	ble.n	80100e4 <sensorCalibrationSolveForOffset+0x20>
    }
}
 8010114:	bf00      	nop
 8010116:	bf00      	nop
 8010118:	3720      	adds	r7, #32
 801011a:	46bd      	mov	sp, r7
 801011c:	bd80      	pop	{r7, pc}

0801011e <sensorCalibrationSolveForScale>:

void sensorCalibrationSolveForScale(sensorCalibrationState_t * state, float result[3])
{
 801011e:	b590      	push	{r4, r7, lr}
 8010120:	b089      	sub	sp, #36	; 0x24
 8010122:	af00      	add	r7, sp, #0
 8010124:	6078      	str	r0, [r7, #4]
 8010126:	6039      	str	r1, [r7, #0]
    float beta[4];
    sensorCalibration_SolveLGS(state->XtX, beta, state->XtY);
 8010128:	687b      	ldr	r3, [r7, #4]
 801012a:	3310      	adds	r3, #16
 801012c:	687a      	ldr	r2, [r7, #4]
 801012e:	f107 010c 	add.w	r1, r7, #12
 8010132:	4618      	mov	r0, r3
 8010134:	f7ff ff99 	bl	801006a <sensorCalibration_SolveLGS>

    for (int i = 0; i < 3; i++) {
 8010138:	2300      	movs	r3, #0
 801013a:	61fb      	str	r3, [r7, #28]
 801013c:	e016      	b.n	801016c <sensorCalibrationSolveForScale+0x4e>
        result[i] = sqrtf(beta[i]);
 801013e:	69fb      	ldr	r3, [r7, #28]
 8010140:	009b      	lsls	r3, r3, #2
 8010142:	f107 0220 	add.w	r2, r7, #32
 8010146:	4413      	add	r3, r2
 8010148:	3b14      	subs	r3, #20
 801014a:	edd3 7a00 	vldr	s15, [r3]
 801014e:	69fb      	ldr	r3, [r7, #28]
 8010150:	009b      	lsls	r3, r3, #2
 8010152:	683a      	ldr	r2, [r7, #0]
 8010154:	18d4      	adds	r4, r2, r3
 8010156:	eeb0 0a67 	vmov.f32	s0, s15
 801015a:	f00b fb9f 	bl	801b89c <sqrtf>
 801015e:	eef0 7a40 	vmov.f32	s15, s0
 8010162:	edc4 7a00 	vstr	s15, [r4]
    for (int i = 0; i < 3; i++) {
 8010166:	69fb      	ldr	r3, [r7, #28]
 8010168:	3301      	adds	r3, #1
 801016a:	61fb      	str	r3, [r7, #28]
 801016c:	69fb      	ldr	r3, [r7, #28]
 801016e:	2b02      	cmp	r3, #2
 8010170:	dde5      	ble.n	801013e <sensorCalibrationSolveForScale+0x20>
    }
}
 8010172:	bf00      	nop
 8010174:	bf00      	nop
 8010176:	3724      	adds	r7, #36	; 0x24
 8010178:	46bd      	mov	sp, r7
 801017a:	bd90      	pop	{r4, r7, pc}

0801017c <atkpSendPacket>:

bool isInit = false;
static xQueueHandle rxQueue;

static void atkpSendPacket(atkp_t *p)
{
 801017c:	b580      	push	{r7, lr}
 801017e:	b082      	sub	sp, #8
 8010180:	af00      	add	r7, sp, #0
 8010182:	6078      	str	r0, [r7, #4]
	usblinkSendPacket(p);
 8010184:	6878      	ldr	r0, [r7, #4]
 8010186:	f001 fc83 	bl	8011a90 <usblinkSendPacket>
}
 801018a:	bf00      	nop
 801018c:	3708      	adds	r7, #8
 801018e:	46bd      	mov	sp, r7
 8010190:	bd80      	pop	{r7, pc}
	...

08010194 <sendStatus>:

/*********************************************************/
static void sendStatus(float roll, float pitch, float yaw, s32 alt, u8 fly_model, u8 armed) //altcm
{
 8010194:	b580      	push	{r7, lr}
 8010196:	b092      	sub	sp, #72	; 0x48
 8010198:	af00      	add	r7, sp, #0
 801019a:	ed87 0a05 	vstr	s0, [r7, #20]
 801019e:	edc7 0a04 	vstr	s1, [r7, #16]
 80101a2:	ed87 1a03 	vstr	s2, [r7, #12]
 80101a6:	60b8      	str	r0, [r7, #8]
 80101a8:	460b      	mov	r3, r1
 80101aa:	71fb      	strb	r3, [r7, #7]
 80101ac:	4613      	mov	r3, r2
 80101ae:	71bb      	strb	r3, [r7, #6]
	u8 _cnt=0;
 80101b0:	2300      	movs	r3, #0
 80101b2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	atkp_t p;
	vs16 _temp;
	vs32 _temp2 = alt;
 80101b6:	68bb      	ldr	r3, [r7, #8]
 80101b8:	61fb      	str	r3, [r7, #28]
	
	p.msgID = UP_STATUS;
 80101ba:	2301      	movs	r3, #1
 80101bc:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	
	_temp = (int)(roll*100);
 80101c0:	edd7 7a05 	vldr	s15, [r7, #20]
 80101c4:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 8010340 <sendStatus+0x1ac>
 80101c8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80101cc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80101d0:	ee17 3a90 	vmov	r3, s15
 80101d4:	b21b      	sxth	r3, r3
 80101d6:	847b      	strh	r3, [r7, #34]	; 0x22
	p.data[_cnt++]=BYTE1(_temp);
 80101d8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80101dc:	1c5a      	adds	r2, r3, #1
 80101de:	f887 2047 	strb.w	r2, [r7, #71]	; 0x47
 80101e2:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 80101e6:	f107 0148 	add.w	r1, r7, #72	; 0x48
 80101ea:	440b      	add	r3, r1
 80101ec:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);
 80101f0:	f107 0222 	add.w	r2, r7, #34	; 0x22
 80101f4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80101f8:	1c59      	adds	r1, r3, #1
 80101fa:	f887 1047 	strb.w	r1, [r7, #71]	; 0x47
 80101fe:	7812      	ldrb	r2, [r2, #0]
 8010200:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8010204:	440b      	add	r3, r1
 8010206:	f803 2c22 	strb.w	r2, [r3, #-34]
	_temp = (int)(pitch*100);
 801020a:	edd7 7a04 	vldr	s15, [r7, #16]
 801020e:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 8010340 <sendStatus+0x1ac>
 8010212:	ee67 7a87 	vmul.f32	s15, s15, s14
 8010216:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801021a:	ee17 3a90 	vmov	r3, s15
 801021e:	b21b      	sxth	r3, r3
 8010220:	847b      	strh	r3, [r7, #34]	; 0x22
	p.data[_cnt++]=BYTE1(_temp);
 8010222:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8010226:	1c5a      	adds	r2, r3, #1
 8010228:	f887 2047 	strb.w	r2, [r7, #71]	; 0x47
 801022c:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8010230:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8010234:	440b      	add	r3, r1
 8010236:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);
 801023a:	f107 0222 	add.w	r2, r7, #34	; 0x22
 801023e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8010242:	1c59      	adds	r1, r3, #1
 8010244:	f887 1047 	strb.w	r1, [r7, #71]	; 0x47
 8010248:	7812      	ldrb	r2, [r2, #0]
 801024a:	f107 0148 	add.w	r1, r7, #72	; 0x48
 801024e:	440b      	add	r3, r1
 8010250:	f803 2c22 	strb.w	r2, [r3, #-34]
	_temp = (int)(yaw*100);
 8010254:	edd7 7a03 	vldr	s15, [r7, #12]
 8010258:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8010340 <sendStatus+0x1ac>
 801025c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8010260:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8010264:	ee17 3a90 	vmov	r3, s15
 8010268:	b21b      	sxth	r3, r3
 801026a:	847b      	strh	r3, [r7, #34]	; 0x22
	p.data[_cnt++]=BYTE1(_temp);
 801026c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8010270:	1c5a      	adds	r2, r3, #1
 8010272:	f887 2047 	strb.w	r2, [r7, #71]	; 0x47
 8010276:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 801027a:	f107 0148 	add.w	r1, r7, #72	; 0x48
 801027e:	440b      	add	r3, r1
 8010280:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);
 8010284:	f107 0222 	add.w	r2, r7, #34	; 0x22
 8010288:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801028c:	1c59      	adds	r1, r3, #1
 801028e:	f887 1047 	strb.w	r1, [r7, #71]	; 0x47
 8010292:	7812      	ldrb	r2, [r2, #0]
 8010294:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8010298:	440b      	add	r3, r1
 801029a:	f803 2c22 	strb.w	r2, [r3, #-34]
	
	p.data[_cnt++]=BYTE3(_temp2);
 801029e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80102a2:	1c5a      	adds	r2, r3, #1
 80102a4:	f887 2047 	strb.w	r2, [r7, #71]	; 0x47
 80102a8:	7ffa      	ldrb	r2, [r7, #31]
 80102aa:	f107 0148 	add.w	r1, r7, #72	; 0x48
 80102ae:	440b      	add	r3, r1
 80102b0:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE2(_temp2);
 80102b4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80102b8:	1c5a      	adds	r2, r3, #1
 80102ba:	f887 2047 	strb.w	r2, [r7, #71]	; 0x47
 80102be:	7fba      	ldrb	r2, [r7, #30]
 80102c0:	f107 0148 	add.w	r1, r7, #72	; 0x48
 80102c4:	440b      	add	r3, r1
 80102c6:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE1(_temp2);
 80102ca:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80102ce:	1c5a      	adds	r2, r3, #1
 80102d0:	f887 2047 	strb.w	r2, [r7, #71]	; 0x47
 80102d4:	7f7a      	ldrb	r2, [r7, #29]
 80102d6:	f107 0148 	add.w	r1, r7, #72	; 0x48
 80102da:	440b      	add	r3, r1
 80102dc:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp2);
 80102e0:	f107 021c 	add.w	r2, r7, #28
 80102e4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80102e8:	1c59      	adds	r1, r3, #1
 80102ea:	f887 1047 	strb.w	r1, [r7, #71]	; 0x47
 80102ee:	7812      	ldrb	r2, [r2, #0]
 80102f0:	f107 0148 	add.w	r1, r7, #72	; 0x48
 80102f4:	440b      	add	r3, r1
 80102f6:	f803 2c22 	strb.w	r2, [r3, #-34]
	
	p.data[_cnt++] = fly_model;
 80102fa:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80102fe:	1c5a      	adds	r2, r3, #1
 8010300:	f887 2047 	strb.w	r2, [r7, #71]	; 0x47
 8010304:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8010308:	4413      	add	r3, r2
 801030a:	79fa      	ldrb	r2, [r7, #7]
 801030c:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++] = armed;
 8010310:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8010314:	1c5a      	adds	r2, r3, #1
 8010316:	f887 2047 	strb.w	r2, [r7, #71]	; 0x47
 801031a:	f107 0248 	add.w	r2, r7, #72	; 0x48
 801031e:	4413      	add	r3, r2
 8010320:	79ba      	ldrb	r2, [r7, #6]
 8010322:	f803 2c22 	strb.w	r2, [r3, #-34]
	
	p.dataLen = _cnt;
 8010326:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801032a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	atkpSendPacket(&p);
 801032e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8010332:	4618      	mov	r0, r3
 8010334:	f7ff ff22 	bl	801017c <atkpSendPacket>
}
 8010338:	bf00      	nop
 801033a:	3748      	adds	r7, #72	; 0x48
 801033c:	46bd      	mov	sp, r7
 801033e:	bd80      	pop	{r7, pc}
 8010340:	42c80000 	.word	0x42c80000

08010344 <sendSenser>:

static void sendSenser(s16 a_x,s16 a_y,s16 a_z,s16 g_x,s16 g_y,s16 g_z,s16 m_x,s16 m_y,s16 m_z)
{
 8010344:	b590      	push	{r4, r7, lr}
 8010346:	b08d      	sub	sp, #52	; 0x34
 8010348:	af00      	add	r7, sp, #0
 801034a:	4604      	mov	r4, r0
 801034c:	4608      	mov	r0, r1
 801034e:	4611      	mov	r1, r2
 8010350:	461a      	mov	r2, r3
 8010352:	4623      	mov	r3, r4
 8010354:	80fb      	strh	r3, [r7, #6]
 8010356:	4603      	mov	r3, r0
 8010358:	80bb      	strh	r3, [r7, #4]
 801035a:	460b      	mov	r3, r1
 801035c:	807b      	strh	r3, [r7, #2]
 801035e:	4613      	mov	r3, r2
 8010360:	803b      	strh	r3, [r7, #0]
	u8 _cnt=0;
 8010362:	2300      	movs	r3, #0
 8010364:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	atkp_t p;
	vs16 _temp;
	
	p.msgID = UP_SENSER;
 8010368:	2302      	movs	r3, #2
 801036a:	733b      	strb	r3, [r7, #12]

	_temp = a_x;
 801036c:	88fb      	ldrh	r3, [r7, #6]
 801036e:	817b      	strh	r3, [r7, #10]
	p.data[_cnt++]=BYTE1(_temp);
 8010370:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010374:	1c5a      	adds	r2, r3, #1
 8010376:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 801037a:	7afa      	ldrb	r2, [r7, #11]
 801037c:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8010380:	440b      	add	r3, r1
 8010382:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);
 8010386:	f107 020a 	add.w	r2, r7, #10
 801038a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801038e:	1c59      	adds	r1, r3, #1
 8010390:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 8010394:	7812      	ldrb	r2, [r2, #0]
 8010396:	f107 0130 	add.w	r1, r7, #48	; 0x30
 801039a:	440b      	add	r3, r1
 801039c:	f803 2c22 	strb.w	r2, [r3, #-34]
	_temp = a_y;
 80103a0:	88bb      	ldrh	r3, [r7, #4]
 80103a2:	817b      	strh	r3, [r7, #10]
	p.data[_cnt++]=BYTE1(_temp);
 80103a4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80103a8:	1c5a      	adds	r2, r3, #1
 80103aa:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 80103ae:	7afa      	ldrb	r2, [r7, #11]
 80103b0:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80103b4:	440b      	add	r3, r1
 80103b6:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);
 80103ba:	f107 020a 	add.w	r2, r7, #10
 80103be:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80103c2:	1c59      	adds	r1, r3, #1
 80103c4:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 80103c8:	7812      	ldrb	r2, [r2, #0]
 80103ca:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80103ce:	440b      	add	r3, r1
 80103d0:	f803 2c22 	strb.w	r2, [r3, #-34]
	_temp = a_z;	
 80103d4:	887b      	ldrh	r3, [r7, #2]
 80103d6:	817b      	strh	r3, [r7, #10]
	p.data[_cnt++]=BYTE1(_temp);
 80103d8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80103dc:	1c5a      	adds	r2, r3, #1
 80103de:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 80103e2:	7afa      	ldrb	r2, [r7, #11]
 80103e4:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80103e8:	440b      	add	r3, r1
 80103ea:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);
 80103ee:	f107 020a 	add.w	r2, r7, #10
 80103f2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80103f6:	1c59      	adds	r1, r3, #1
 80103f8:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 80103fc:	7812      	ldrb	r2, [r2, #0]
 80103fe:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8010402:	440b      	add	r3, r1
 8010404:	f803 2c22 	strb.w	r2, [r3, #-34]
	
	_temp = g_x;	
 8010408:	883b      	ldrh	r3, [r7, #0]
 801040a:	817b      	strh	r3, [r7, #10]
	p.data[_cnt++]=BYTE1(_temp);
 801040c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010410:	1c5a      	adds	r2, r3, #1
 8010412:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 8010416:	7afa      	ldrb	r2, [r7, #11]
 8010418:	f107 0130 	add.w	r1, r7, #48	; 0x30
 801041c:	440b      	add	r3, r1
 801041e:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);
 8010422:	f107 020a 	add.w	r2, r7, #10
 8010426:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801042a:	1c59      	adds	r1, r3, #1
 801042c:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 8010430:	7812      	ldrb	r2, [r2, #0]
 8010432:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8010436:	440b      	add	r3, r1
 8010438:	f803 2c22 	strb.w	r2, [r3, #-34]
	_temp = g_y;	
 801043c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8010440:	817b      	strh	r3, [r7, #10]
	p.data[_cnt++]=BYTE1(_temp);
 8010442:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010446:	1c5a      	adds	r2, r3, #1
 8010448:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 801044c:	7afa      	ldrb	r2, [r7, #11]
 801044e:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8010452:	440b      	add	r3, r1
 8010454:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);
 8010458:	f107 020a 	add.w	r2, r7, #10
 801045c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010460:	1c59      	adds	r1, r3, #1
 8010462:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 8010466:	7812      	ldrb	r2, [r2, #0]
 8010468:	f107 0130 	add.w	r1, r7, #48	; 0x30
 801046c:	440b      	add	r3, r1
 801046e:	f803 2c22 	strb.w	r2, [r3, #-34]
	_temp = g_z;	
 8010472:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8010476:	817b      	strh	r3, [r7, #10]
	p.data[_cnt++]=BYTE1(_temp);
 8010478:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801047c:	1c5a      	adds	r2, r3, #1
 801047e:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 8010482:	7afa      	ldrb	r2, [r7, #11]
 8010484:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8010488:	440b      	add	r3, r1
 801048a:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);
 801048e:	f107 020a 	add.w	r2, r7, #10
 8010492:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010496:	1c59      	adds	r1, r3, #1
 8010498:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 801049c:	7812      	ldrb	r2, [r2, #0]
 801049e:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80104a2:	440b      	add	r3, r1
 80104a4:	f803 2c22 	strb.w	r2, [r3, #-34]
	
	_temp = m_x;	
 80104a8:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80104ac:	817b      	strh	r3, [r7, #10]
	p.data[_cnt++]=BYTE1(_temp);
 80104ae:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80104b2:	1c5a      	adds	r2, r3, #1
 80104b4:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 80104b8:	7afa      	ldrb	r2, [r7, #11]
 80104ba:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80104be:	440b      	add	r3, r1
 80104c0:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);
 80104c4:	f107 020a 	add.w	r2, r7, #10
 80104c8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80104cc:	1c59      	adds	r1, r3, #1
 80104ce:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 80104d2:	7812      	ldrb	r2, [r2, #0]
 80104d4:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80104d8:	440b      	add	r3, r1
 80104da:	f803 2c22 	strb.w	r2, [r3, #-34]
	_temp = m_y;	
 80104de:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 80104e2:	817b      	strh	r3, [r7, #10]
	p.data[_cnt++]=BYTE1(_temp);
 80104e4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80104e8:	1c5a      	adds	r2, r3, #1
 80104ea:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 80104ee:	7afa      	ldrb	r2, [r7, #11]
 80104f0:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80104f4:	440b      	add	r3, r1
 80104f6:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);
 80104fa:	f107 020a 	add.w	r2, r7, #10
 80104fe:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010502:	1c59      	adds	r1, r3, #1
 8010504:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 8010508:	7812      	ldrb	r2, [r2, #0]
 801050a:	f107 0130 	add.w	r1, r7, #48	; 0x30
 801050e:	440b      	add	r3, r1
 8010510:	f803 2c22 	strb.w	r2, [r3, #-34]
	_temp = m_z;	
 8010514:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8010518:	817b      	strh	r3, [r7, #10]
	p.data[_cnt++]=BYTE1(_temp);
 801051a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801051e:	1c5a      	adds	r2, r3, #1
 8010520:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 8010524:	7afa      	ldrb	r2, [r7, #11]
 8010526:	f107 0130 	add.w	r1, r7, #48	; 0x30
 801052a:	440b      	add	r3, r1
 801052c:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);
 8010530:	f107 020a 	add.w	r2, r7, #10
 8010534:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010538:	1c59      	adds	r1, r3, #1
 801053a:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 801053e:	7812      	ldrb	r2, [r2, #0]
 8010540:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8010544:	440b      	add	r3, r1
 8010546:	f803 2c22 	strb.w	r2, [r3, #-34]
	_temp = 0;	
 801054a:	2300      	movs	r3, #0
 801054c:	817b      	strh	r3, [r7, #10]
	p.data[_cnt++]=BYTE1(_temp);
 801054e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010552:	1c5a      	adds	r2, r3, #1
 8010554:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 8010558:	7afa      	ldrb	r2, [r7, #11]
 801055a:	f107 0130 	add.w	r1, r7, #48	; 0x30
 801055e:	440b      	add	r3, r1
 8010560:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);	
 8010564:	f107 020a 	add.w	r2, r7, #10
 8010568:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801056c:	1c59      	adds	r1, r3, #1
 801056e:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 8010572:	7812      	ldrb	r2, [r2, #0]
 8010574:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8010578:	440b      	add	r3, r1
 801057a:	f803 2c22 	strb.w	r2, [r3, #-34]
	
	p.dataLen = _cnt;
 801057e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010582:	737b      	strb	r3, [r7, #13]
	atkpSendPacket(&p);
 8010584:	f107 030c 	add.w	r3, r7, #12
 8010588:	4618      	mov	r0, r3
 801058a:	f7ff fdf7 	bl	801017c <atkpSendPacket>
}
 801058e:	bf00      	nop
 8010590:	3734      	adds	r7, #52	; 0x34
 8010592:	46bd      	mov	sp, r7
 8010594:	bd90      	pop	{r4, r7, pc}

08010596 <sendRCData>:
static void sendRCData(u16 thrust,u16 yaw,u16 roll,u16 pitch,u16 aux1,u16 aux2,u16 aux3,u16 aux4,u16 aux5,u16 aux6)
{
 8010596:	b590      	push	{r4, r7, lr}
 8010598:	b08d      	sub	sp, #52	; 0x34
 801059a:	af00      	add	r7, sp, #0
 801059c:	4604      	mov	r4, r0
 801059e:	4608      	mov	r0, r1
 80105a0:	4611      	mov	r1, r2
 80105a2:	461a      	mov	r2, r3
 80105a4:	4623      	mov	r3, r4
 80105a6:	80fb      	strh	r3, [r7, #6]
 80105a8:	4603      	mov	r3, r0
 80105aa:	80bb      	strh	r3, [r7, #4]
 80105ac:	460b      	mov	r3, r1
 80105ae:	807b      	strh	r3, [r7, #2]
 80105b0:	4613      	mov	r3, r2
 80105b2:	803b      	strh	r3, [r7, #0]
	u8 _cnt=0;
 80105b4:	2300      	movs	r3, #0
 80105b6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	atkp_t p;
	
	p.msgID = UP_RCDATA;
 80105ba:	2303      	movs	r3, #3
 80105bc:	733b      	strb	r3, [r7, #12]
	p.data[_cnt++]=BYTE1(thrust);
 80105be:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80105c2:	1c5a      	adds	r2, r3, #1
 80105c4:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 80105c8:	79fa      	ldrb	r2, [r7, #7]
 80105ca:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80105ce:	440b      	add	r3, r1
 80105d0:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(thrust);
 80105d4:	1dba      	adds	r2, r7, #6
 80105d6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80105da:	1c59      	adds	r1, r3, #1
 80105dc:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 80105e0:	7812      	ldrb	r2, [r2, #0]
 80105e2:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80105e6:	440b      	add	r3, r1
 80105e8:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE1(yaw);
 80105ec:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80105f0:	1c5a      	adds	r2, r3, #1
 80105f2:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 80105f6:	797a      	ldrb	r2, [r7, #5]
 80105f8:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80105fc:	440b      	add	r3, r1
 80105fe:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(yaw);
 8010602:	1d3a      	adds	r2, r7, #4
 8010604:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010608:	1c59      	adds	r1, r3, #1
 801060a:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 801060e:	7812      	ldrb	r2, [r2, #0]
 8010610:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8010614:	440b      	add	r3, r1
 8010616:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE1(roll);
 801061a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801061e:	1c5a      	adds	r2, r3, #1
 8010620:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 8010624:	78fa      	ldrb	r2, [r7, #3]
 8010626:	f107 0130 	add.w	r1, r7, #48	; 0x30
 801062a:	440b      	add	r3, r1
 801062c:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(roll);
 8010630:	1cba      	adds	r2, r7, #2
 8010632:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010636:	1c59      	adds	r1, r3, #1
 8010638:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 801063c:	7812      	ldrb	r2, [r2, #0]
 801063e:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8010642:	440b      	add	r3, r1
 8010644:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE1(pitch);
 8010648:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801064c:	1c5a      	adds	r2, r3, #1
 801064e:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 8010652:	787a      	ldrb	r2, [r7, #1]
 8010654:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8010658:	440b      	add	r3, r1
 801065a:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(pitch);
 801065e:	463a      	mov	r2, r7
 8010660:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010664:	1c59      	adds	r1, r3, #1
 8010666:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 801066a:	7812      	ldrb	r2, [r2, #0]
 801066c:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8010670:	440b      	add	r3, r1
 8010672:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE1(aux1);
 8010676:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801067a:	1c5a      	adds	r2, r3, #1
 801067c:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 8010680:	f897 2041 	ldrb.w	r2, [r7, #65]	; 0x41
 8010684:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8010688:	440b      	add	r3, r1
 801068a:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(aux1);
 801068e:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8010692:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010696:	1c59      	adds	r1, r3, #1
 8010698:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 801069c:	7812      	ldrb	r2, [r2, #0]
 801069e:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80106a2:	440b      	add	r3, r1
 80106a4:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE1(aux2);
 80106a8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80106ac:	1c5a      	adds	r2, r3, #1
 80106ae:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 80106b2:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 80106b6:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80106ba:	440b      	add	r3, r1
 80106bc:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(aux2);
 80106c0:	f107 0244 	add.w	r2, r7, #68	; 0x44
 80106c4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80106c8:	1c59      	adds	r1, r3, #1
 80106ca:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 80106ce:	7812      	ldrb	r2, [r2, #0]
 80106d0:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80106d4:	440b      	add	r3, r1
 80106d6:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE1(aux3);
 80106da:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80106de:	1c5a      	adds	r2, r3, #1
 80106e0:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 80106e4:	f897 2049 	ldrb.w	r2, [r7, #73]	; 0x49
 80106e8:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80106ec:	440b      	add	r3, r1
 80106ee:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(aux3);
 80106f2:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80106f6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80106fa:	1c59      	adds	r1, r3, #1
 80106fc:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 8010700:	7812      	ldrb	r2, [r2, #0]
 8010702:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8010706:	440b      	add	r3, r1
 8010708:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE1(aux4);
 801070c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010710:	1c5a      	adds	r2, r3, #1
 8010712:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 8010716:	f897 204d 	ldrb.w	r2, [r7, #77]	; 0x4d
 801071a:	f107 0130 	add.w	r1, r7, #48	; 0x30
 801071e:	440b      	add	r3, r1
 8010720:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(aux4);
 8010724:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8010728:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801072c:	1c59      	adds	r1, r3, #1
 801072e:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 8010732:	7812      	ldrb	r2, [r2, #0]
 8010734:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8010738:	440b      	add	r3, r1
 801073a:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE1(aux5);
 801073e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010742:	1c5a      	adds	r2, r3, #1
 8010744:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 8010748:	f897 2051 	ldrb.w	r2, [r7, #81]	; 0x51
 801074c:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8010750:	440b      	add	r3, r1
 8010752:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(aux5);
 8010756:	f107 0250 	add.w	r2, r7, #80	; 0x50
 801075a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801075e:	1c59      	adds	r1, r3, #1
 8010760:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 8010764:	7812      	ldrb	r2, [r2, #0]
 8010766:	f107 0130 	add.w	r1, r7, #48	; 0x30
 801076a:	440b      	add	r3, r1
 801076c:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE1(aux6);
 8010770:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010774:	1c5a      	adds	r2, r3, #1
 8010776:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 801077a:	f897 2055 	ldrb.w	r2, [r7, #85]	; 0x55
 801077e:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8010782:	440b      	add	r3, r1
 8010784:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(aux6);
 8010788:	f107 0254 	add.w	r2, r7, #84	; 0x54
 801078c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010790:	1c59      	adds	r1, r3, #1
 8010792:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 8010796:	7812      	ldrb	r2, [r2, #0]
 8010798:	f107 0130 	add.w	r1, r7, #48	; 0x30
 801079c:	440b      	add	r3, r1
 801079e:	f803 2c22 	strb.w	r2, [r3, #-34]

	p.dataLen = _cnt;
 80107a2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80107a6:	737b      	strb	r3, [r7, #13]
	atkpSendPacket(&p);
 80107a8:	f107 030c 	add.w	r3, r7, #12
 80107ac:	4618      	mov	r0, r3
 80107ae:	f7ff fce5 	bl	801017c <atkpSendPacket>
}
 80107b2:	bf00      	nop
 80107b4:	3734      	adds	r7, #52	; 0x34
 80107b6:	46bd      	mov	sp, r7
 80107b8:	bd90      	pop	{r4, r7, pc}

080107ba <sendPower>:

static void sendPower(u16 votage, u16 current)
{
 80107ba:	b580      	push	{r7, lr}
 80107bc:	b08c      	sub	sp, #48	; 0x30
 80107be:	af00      	add	r7, sp, #0
 80107c0:	4603      	mov	r3, r0
 80107c2:	460a      	mov	r2, r1
 80107c4:	80fb      	strh	r3, [r7, #6]
 80107c6:	4613      	mov	r3, r2
 80107c8:	80bb      	strh	r3, [r7, #4]
	u8 _cnt=0;
 80107ca:	2300      	movs	r3, #0
 80107cc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	atkp_t p;
	
	p.msgID = UP_POWER;
 80107d0:	2305      	movs	r3, #5
 80107d2:	733b      	strb	r3, [r7, #12]
	
	p.data[_cnt++]=BYTE1(votage);
 80107d4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80107d8:	1c5a      	adds	r2, r3, #1
 80107da:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 80107de:	79fa      	ldrb	r2, [r7, #7]
 80107e0:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80107e4:	440b      	add	r3, r1
 80107e6:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(votage);
 80107ea:	1dba      	adds	r2, r7, #6
 80107ec:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80107f0:	1c59      	adds	r1, r3, #1
 80107f2:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 80107f6:	7812      	ldrb	r2, [r2, #0]
 80107f8:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80107fc:	440b      	add	r3, r1
 80107fe:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE1(current);
 8010802:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010806:	1c5a      	adds	r2, r3, #1
 8010808:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 801080c:	797a      	ldrb	r2, [r7, #5]
 801080e:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8010812:	440b      	add	r3, r1
 8010814:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(current);
 8010818:	1d3a      	adds	r2, r7, #4
 801081a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801081e:	1c59      	adds	r1, r3, #1
 8010820:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 8010824:	7812      	ldrb	r2, [r2, #0]
 8010826:	f107 0130 	add.w	r1, r7, #48	; 0x30
 801082a:	440b      	add	r3, r1
 801082c:	f803 2c22 	strb.w	r2, [r3, #-34]
	
	p.dataLen = _cnt;
 8010830:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010834:	737b      	strb	r3, [r7, #13]
	atkpSendPacket(&p);
 8010836:	f107 030c 	add.w	r3, r7, #12
 801083a:	4618      	mov	r0, r3
 801083c:	f7ff fc9e 	bl	801017c <atkpSendPacket>
}
 8010840:	bf00      	nop
 8010842:	3730      	adds	r7, #48	; 0x30
 8010844:	46bd      	mov	sp, r7
 8010846:	bd80      	pop	{r7, pc}

08010848 <sendSenser2>:
	p.dataLen = _cnt;
	atkpSendPacket(&p);
}

static void sendSenser2(s32 bar_alt,u16 csb_alt)//bar_alt csb_altcm
{
 8010848:	b580      	push	{r7, lr}
 801084a:	b08c      	sub	sp, #48	; 0x30
 801084c:	af00      	add	r7, sp, #0
 801084e:	6078      	str	r0, [r7, #4]
 8010850:	460b      	mov	r3, r1
 8010852:	807b      	strh	r3, [r7, #2]
	u8 _cnt=0;
 8010854:	2300      	movs	r3, #0
 8010856:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	atkp_t p;
	
	p.msgID = UP_SENSER2;
 801085a:	2307      	movs	r3, #7
 801085c:	733b      	strb	r3, [r7, #12]
	
	p.data[_cnt++]=BYTE3(bar_alt);
 801085e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010862:	1c5a      	adds	r2, r3, #1
 8010864:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 8010868:	79fa      	ldrb	r2, [r7, #7]
 801086a:	f107 0130 	add.w	r1, r7, #48	; 0x30
 801086e:	440b      	add	r3, r1
 8010870:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE2(bar_alt);
 8010874:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010878:	1c5a      	adds	r2, r3, #1
 801087a:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 801087e:	79ba      	ldrb	r2, [r7, #6]
 8010880:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8010884:	440b      	add	r3, r1
 8010886:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE1(bar_alt);
 801088a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801088e:	1c5a      	adds	r2, r3, #1
 8010890:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 8010894:	797a      	ldrb	r2, [r7, #5]
 8010896:	f107 0130 	add.w	r1, r7, #48	; 0x30
 801089a:	440b      	add	r3, r1
 801089c:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(bar_alt);
 80108a0:	1d3a      	adds	r2, r7, #4
 80108a2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80108a6:	1c59      	adds	r1, r3, #1
 80108a8:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 80108ac:	7812      	ldrb	r2, [r2, #0]
 80108ae:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80108b2:	440b      	add	r3, r1
 80108b4:	f803 2c22 	strb.w	r2, [r3, #-34]
	
	p.data[_cnt++]=BYTE1(csb_alt);
 80108b8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80108bc:	1c5a      	adds	r2, r3, #1
 80108be:	f887 202f 	strb.w	r2, [r7, #47]	; 0x2f
 80108c2:	78fa      	ldrb	r2, [r7, #3]
 80108c4:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80108c8:	440b      	add	r3, r1
 80108ca:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(csb_alt);
 80108ce:	1cba      	adds	r2, r7, #2
 80108d0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80108d4:	1c59      	adds	r1, r3, #1
 80108d6:	f887 102f 	strb.w	r1, [r7, #47]	; 0x2f
 80108da:	7812      	ldrb	r2, [r2, #0]
 80108dc:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80108e0:	440b      	add	r3, r1
 80108e2:	f803 2c22 	strb.w	r2, [r3, #-34]
	
	p.dataLen = _cnt;
 80108e6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80108ea:	737b      	strb	r3, [r7, #13]
	atkpSendPacket(&p);
 80108ec:	f107 030c 	add.w	r3, r7, #12
 80108f0:	4618      	mov	r0, r3
 80108f2:	f7ff fc43 	bl	801017c <atkpSendPacket>
}
 80108f6:	bf00      	nop
 80108f8:	3730      	adds	r7, #48	; 0x30
 80108fa:	46bd      	mov	sp, r7
 80108fc:	bd80      	pop	{r7, pc}

080108fe <sendPid>:

static void sendPid(u8 group,float p1_p,float p1_i,float p1_d,float p2_p,float p2_i,float p2_d,float p3_p,float p3_i,float p3_d)
{
 80108fe:	b580      	push	{r7, lr}
 8010900:	b094      	sub	sp, #80	; 0x50
 8010902:	af00      	add	r7, sp, #0
 8010904:	4603      	mov	r3, r0
 8010906:	ed87 0a08 	vstr	s0, [r7, #32]
 801090a:	edc7 0a07 	vstr	s1, [r7, #28]
 801090e:	ed87 1a06 	vstr	s2, [r7, #24]
 8010912:	edc7 1a05 	vstr	s3, [r7, #20]
 8010916:	ed87 2a04 	vstr	s4, [r7, #16]
 801091a:	edc7 2a03 	vstr	s5, [r7, #12]
 801091e:	ed87 3a02 	vstr	s6, [r7, #8]
 8010922:	edc7 3a01 	vstr	s7, [r7, #4]
 8010926:	ed87 4a00 	vstr	s8, [r7]
 801092a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	u8 _cnt=0;
 801092e:	2300      	movs	r3, #0
 8010930:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	atkp_t p;
	vs16 _temp;
	
	p.msgID = 0x10+group-1;
 8010934:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010938:	330f      	adds	r3, #15
 801093a:	b2db      	uxtb	r3, r3
 801093c:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c

	_temp = p1_p;
 8010940:	edd7 7a08 	vldr	s15, [r7, #32]
 8010944:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8010948:	ee17 3a90 	vmov	r3, s15
 801094c:	b21b      	sxth	r3, r3
 801094e:	857b      	strh	r3, [r7, #42]	; 0x2a
	p.data[_cnt++]=BYTE1(_temp);
 8010950:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8010954:	1c5a      	adds	r2, r3, #1
 8010956:	f887 204f 	strb.w	r2, [r7, #79]	; 0x4f
 801095a:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 801095e:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8010962:	440b      	add	r3, r1
 8010964:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);
 8010968:	f107 022a 	add.w	r2, r7, #42	; 0x2a
 801096c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8010970:	1c59      	adds	r1, r3, #1
 8010972:	f887 104f 	strb.w	r1, [r7, #79]	; 0x4f
 8010976:	7812      	ldrb	r2, [r2, #0]
 8010978:	f107 0150 	add.w	r1, r7, #80	; 0x50
 801097c:	440b      	add	r3, r1
 801097e:	f803 2c22 	strb.w	r2, [r3, #-34]
	_temp = p1_i;
 8010982:	edd7 7a07 	vldr	s15, [r7, #28]
 8010986:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801098a:	ee17 3a90 	vmov	r3, s15
 801098e:	b21b      	sxth	r3, r3
 8010990:	857b      	strh	r3, [r7, #42]	; 0x2a
	p.data[_cnt++]=BYTE1(_temp);
 8010992:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8010996:	1c5a      	adds	r2, r3, #1
 8010998:	f887 204f 	strb.w	r2, [r7, #79]	; 0x4f
 801099c:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 80109a0:	f107 0150 	add.w	r1, r7, #80	; 0x50
 80109a4:	440b      	add	r3, r1
 80109a6:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);
 80109aa:	f107 022a 	add.w	r2, r7, #42	; 0x2a
 80109ae:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80109b2:	1c59      	adds	r1, r3, #1
 80109b4:	f887 104f 	strb.w	r1, [r7, #79]	; 0x4f
 80109b8:	7812      	ldrb	r2, [r2, #0]
 80109ba:	f107 0150 	add.w	r1, r7, #80	; 0x50
 80109be:	440b      	add	r3, r1
 80109c0:	f803 2c22 	strb.w	r2, [r3, #-34]
	_temp = p1_d;
 80109c4:	edd7 7a06 	vldr	s15, [r7, #24]
 80109c8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80109cc:	ee17 3a90 	vmov	r3, s15
 80109d0:	b21b      	sxth	r3, r3
 80109d2:	857b      	strh	r3, [r7, #42]	; 0x2a
	p.data[_cnt++]=BYTE1(_temp);
 80109d4:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80109d8:	1c5a      	adds	r2, r3, #1
 80109da:	f887 204f 	strb.w	r2, [r7, #79]	; 0x4f
 80109de:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 80109e2:	f107 0150 	add.w	r1, r7, #80	; 0x50
 80109e6:	440b      	add	r3, r1
 80109e8:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);
 80109ec:	f107 022a 	add.w	r2, r7, #42	; 0x2a
 80109f0:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80109f4:	1c59      	adds	r1, r3, #1
 80109f6:	f887 104f 	strb.w	r1, [r7, #79]	; 0x4f
 80109fa:	7812      	ldrb	r2, [r2, #0]
 80109fc:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8010a00:	440b      	add	r3, r1
 8010a02:	f803 2c22 	strb.w	r2, [r3, #-34]
	_temp = p2_p;
 8010a06:	edd7 7a05 	vldr	s15, [r7, #20]
 8010a0a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8010a0e:	ee17 3a90 	vmov	r3, s15
 8010a12:	b21b      	sxth	r3, r3
 8010a14:	857b      	strh	r3, [r7, #42]	; 0x2a
	p.data[_cnt++]=BYTE1(_temp);
 8010a16:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8010a1a:	1c5a      	adds	r2, r3, #1
 8010a1c:	f887 204f 	strb.w	r2, [r7, #79]	; 0x4f
 8010a20:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8010a24:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8010a28:	440b      	add	r3, r1
 8010a2a:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);
 8010a2e:	f107 022a 	add.w	r2, r7, #42	; 0x2a
 8010a32:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8010a36:	1c59      	adds	r1, r3, #1
 8010a38:	f887 104f 	strb.w	r1, [r7, #79]	; 0x4f
 8010a3c:	7812      	ldrb	r2, [r2, #0]
 8010a3e:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8010a42:	440b      	add	r3, r1
 8010a44:	f803 2c22 	strb.w	r2, [r3, #-34]
	_temp = p2_i;
 8010a48:	edd7 7a04 	vldr	s15, [r7, #16]
 8010a4c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8010a50:	ee17 3a90 	vmov	r3, s15
 8010a54:	b21b      	sxth	r3, r3
 8010a56:	857b      	strh	r3, [r7, #42]	; 0x2a
	p.data[_cnt++]=BYTE1(_temp);
 8010a58:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8010a5c:	1c5a      	adds	r2, r3, #1
 8010a5e:	f887 204f 	strb.w	r2, [r7, #79]	; 0x4f
 8010a62:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8010a66:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8010a6a:	440b      	add	r3, r1
 8010a6c:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);
 8010a70:	f107 022a 	add.w	r2, r7, #42	; 0x2a
 8010a74:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8010a78:	1c59      	adds	r1, r3, #1
 8010a7a:	f887 104f 	strb.w	r1, [r7, #79]	; 0x4f
 8010a7e:	7812      	ldrb	r2, [r2, #0]
 8010a80:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8010a84:	440b      	add	r3, r1
 8010a86:	f803 2c22 	strb.w	r2, [r3, #-34]
	_temp = p2_d;
 8010a8a:	edd7 7a03 	vldr	s15, [r7, #12]
 8010a8e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8010a92:	ee17 3a90 	vmov	r3, s15
 8010a96:	b21b      	sxth	r3, r3
 8010a98:	857b      	strh	r3, [r7, #42]	; 0x2a
	p.data[_cnt++]=BYTE1(_temp);
 8010a9a:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8010a9e:	1c5a      	adds	r2, r3, #1
 8010aa0:	f887 204f 	strb.w	r2, [r7, #79]	; 0x4f
 8010aa4:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8010aa8:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8010aac:	440b      	add	r3, r1
 8010aae:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);
 8010ab2:	f107 022a 	add.w	r2, r7, #42	; 0x2a
 8010ab6:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8010aba:	1c59      	adds	r1, r3, #1
 8010abc:	f887 104f 	strb.w	r1, [r7, #79]	; 0x4f
 8010ac0:	7812      	ldrb	r2, [r2, #0]
 8010ac2:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8010ac6:	440b      	add	r3, r1
 8010ac8:	f803 2c22 	strb.w	r2, [r3, #-34]
	_temp = p3_p;
 8010acc:	edd7 7a02 	vldr	s15, [r7, #8]
 8010ad0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8010ad4:	ee17 3a90 	vmov	r3, s15
 8010ad8:	b21b      	sxth	r3, r3
 8010ada:	857b      	strh	r3, [r7, #42]	; 0x2a
	p.data[_cnt++]=BYTE1(_temp);
 8010adc:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8010ae0:	1c5a      	adds	r2, r3, #1
 8010ae2:	f887 204f 	strb.w	r2, [r7, #79]	; 0x4f
 8010ae6:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8010aea:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8010aee:	440b      	add	r3, r1
 8010af0:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);
 8010af4:	f107 022a 	add.w	r2, r7, #42	; 0x2a
 8010af8:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8010afc:	1c59      	adds	r1, r3, #1
 8010afe:	f887 104f 	strb.w	r1, [r7, #79]	; 0x4f
 8010b02:	7812      	ldrb	r2, [r2, #0]
 8010b04:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8010b08:	440b      	add	r3, r1
 8010b0a:	f803 2c22 	strb.w	r2, [r3, #-34]
	_temp = p3_i;
 8010b0e:	edd7 7a01 	vldr	s15, [r7, #4]
 8010b12:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8010b16:	ee17 3a90 	vmov	r3, s15
 8010b1a:	b21b      	sxth	r3, r3
 8010b1c:	857b      	strh	r3, [r7, #42]	; 0x2a
	p.data[_cnt++]=BYTE1(_temp);
 8010b1e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8010b22:	1c5a      	adds	r2, r3, #1
 8010b24:	f887 204f 	strb.w	r2, [r7, #79]	; 0x4f
 8010b28:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8010b2c:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8010b30:	440b      	add	r3, r1
 8010b32:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);
 8010b36:	f107 022a 	add.w	r2, r7, #42	; 0x2a
 8010b3a:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8010b3e:	1c59      	adds	r1, r3, #1
 8010b40:	f887 104f 	strb.w	r1, [r7, #79]	; 0x4f
 8010b44:	7812      	ldrb	r2, [r2, #0]
 8010b46:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8010b4a:	440b      	add	r3, r1
 8010b4c:	f803 2c22 	strb.w	r2, [r3, #-34]
	_temp = p3_d;
 8010b50:	edd7 7a00 	vldr	s15, [r7]
 8010b54:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8010b58:	ee17 3a90 	vmov	r3, s15
 8010b5c:	b21b      	sxth	r3, r3
 8010b5e:	857b      	strh	r3, [r7, #42]	; 0x2a
	p.data[_cnt++]=BYTE1(_temp);
 8010b60:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8010b64:	1c5a      	adds	r2, r3, #1
 8010b66:	f887 204f 	strb.w	r2, [r7, #79]	; 0x4f
 8010b6a:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8010b6e:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8010b72:	440b      	add	r3, r1
 8010b74:	f803 2c22 	strb.w	r2, [r3, #-34]
	p.data[_cnt++]=BYTE0(_temp);
 8010b78:	f107 022a 	add.w	r2, r7, #42	; 0x2a
 8010b7c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8010b80:	1c59      	adds	r1, r3, #1
 8010b82:	f887 104f 	strb.w	r1, [r7, #79]	; 0x4f
 8010b86:	7812      	ldrb	r2, [r2, #0]
 8010b88:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8010b8c:	440b      	add	r3, r1
 8010b8e:	f803 2c22 	strb.w	r2, [r3, #-34]
	
	p.dataLen = _cnt;
 8010b92:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8010b96:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	atkpSendPacket(&p);
 8010b9a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8010b9e:	4618      	mov	r0, r3
 8010ba0:	f7ff faec 	bl	801017c <atkpSendPacket>
}
 8010ba4:	bf00      	nop
 8010ba6:	3750      	adds	r7, #80	; 0x50
 8010ba8:	46bd      	mov	sp, r7
 8010baa:	bd80      	pop	{r7, pc}

08010bac <sendCheck>:

static void sendCheck(u8 head, u8 check_sum)
{
 8010bac:	b580      	push	{r7, lr}
 8010bae:	b08a      	sub	sp, #40	; 0x28
 8010bb0:	af00      	add	r7, sp, #0
 8010bb2:	4603      	mov	r3, r0
 8010bb4:	460a      	mov	r2, r1
 8010bb6:	71fb      	strb	r3, [r7, #7]
 8010bb8:	4613      	mov	r3, r2
 8010bba:	71bb      	strb	r3, [r7, #6]
	atkp_t p;
	
	p.msgID = UP_CHECK;
 8010bbc:	23ef      	movs	r3, #239	; 0xef
 8010bbe:	723b      	strb	r3, [r7, #8]
	p.dataLen = 2;
 8010bc0:	2302      	movs	r3, #2
 8010bc2:	727b      	strb	r3, [r7, #9]
	p.data[0] = head;
 8010bc4:	79fb      	ldrb	r3, [r7, #7]
 8010bc6:	72bb      	strb	r3, [r7, #10]
	p.data[1] = check_sum;
 8010bc8:	79bb      	ldrb	r3, [r7, #6]
 8010bca:	72fb      	strb	r3, [r7, #11]
	atkpSendPacket(&p);
 8010bcc:	f107 0308 	add.w	r3, r7, #8
 8010bd0:	4618      	mov	r0, r3
 8010bd2:	f7ff fad3 	bl	801017c <atkpSendPacket>
}
 8010bd6:	bf00      	nop
 8010bd8:	3728      	adds	r7, #40	; 0x28
 8010bda:	46bd      	mov	sp, r7
 8010bdc:	bd80      	pop	{r7, pc}
	...

08010be0 <atkpSendPeriod>:
/****************************************************************************/

/*1ms*/
static void atkpSendPeriod(void)
{
 8010be0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010be4:	b088      	sub	sp, #32
 8010be6:	af06      	add	r7, sp, #24
	static u16 count_ms = 1;

	if(!(count_ms % PERIOD_STATUS))
 8010be8:	4b8b      	ldr	r3, [pc, #556]	; (8010e18 <atkpSendPeriod+0x238>)
 8010bea:	881a      	ldrh	r2, [r3, #0]
 8010bec:	4b8b      	ldr	r3, [pc, #556]	; (8010e1c <atkpSendPeriod+0x23c>)
 8010bee:	fba3 1302 	umull	r1, r3, r3, r2
 8010bf2:	0919      	lsrs	r1, r3, #4
 8010bf4:	460b      	mov	r3, r1
 8010bf6:	011b      	lsls	r3, r3, #4
 8010bf8:	1a5b      	subs	r3, r3, r1
 8010bfa:	005b      	lsls	r3, r3, #1
 8010bfc:	1ad3      	subs	r3, r2, r3
 8010bfe:	b29b      	uxth	r3, r3
 8010c00:	2b00      	cmp	r3, #0
 8010c02:	d141      	bne.n	8010c88 <atkpSendPeriod+0xa8>
	{
		u8 fm = 0;
 8010c04:	2300      	movs	r3, #0
 8010c06:	71fb      	strb	r3, [r7, #7]
		bool armed = ARMING_FLAG(ARMED);
 8010c08:	4b85      	ldr	r3, [pc, #532]	; (8010e20 <atkpSendPeriod+0x240>)
 8010c0a:	681b      	ldr	r3, [r3, #0]
 8010c0c:	f003 0302 	and.w	r3, r3, #2
 8010c10:	2b00      	cmp	r3, #0
 8010c12:	bf14      	ite	ne
 8010c14:	2301      	movne	r3, #1
 8010c16:	2300      	moveq	r3, #0
 8010c18:	71bb      	strb	r3, [r7, #6]
		if (FLIGHT_MODE(ANGLE_MODE))
 8010c1a:	4b82      	ldr	r3, [pc, #520]	; (8010e24 <atkpSendPeriod+0x244>)
 8010c1c:	681b      	ldr	r3, [r3, #0]
 8010c1e:	f003 0301 	and.w	r3, r3, #1
 8010c22:	2b00      	cmp	r3, #0
 8010c24:	d001      	beq.n	8010c2a <atkpSendPeriod+0x4a>
			fm = 1;
 8010c26:	2301      	movs	r3, #1
 8010c28:	71fb      	strb	r3, [r7, #7]
		if (FLIGHT_MODE(NAV_ALTHOLD_MODE))
 8010c2a:	4b7e      	ldr	r3, [pc, #504]	; (8010e24 <atkpSendPeriod+0x244>)
 8010c2c:	681b      	ldr	r3, [r3, #0]
 8010c2e:	f003 0308 	and.w	r3, r3, #8
 8010c32:	2b00      	cmp	r3, #0
 8010c34:	d001      	beq.n	8010c3a <atkpSendPeriod+0x5a>
			fm = 2;
 8010c36:	2302      	movs	r3, #2
 8010c38:	71fb      	strb	r3, [r7, #7]
		if (FLIGHT_MODE(NAV_POSHOLD_MODE))
 8010c3a:	4b7a      	ldr	r3, [pc, #488]	; (8010e24 <atkpSendPeriod+0x244>)
 8010c3c:	681b      	ldr	r3, [r3, #0]
 8010c3e:	f003 0320 	and.w	r3, r3, #32
 8010c42:	2b00      	cmp	r3, #0
 8010c44:	d001      	beq.n	8010c4a <atkpSendPeriod+0x6a>
			fm = 3;
 8010c46:	2303      	movs	r3, #3
 8010c48:	71fb      	strb	r3, [r7, #7]
		sendStatus(state.attitude.roll, -state.attitude.pitch, -imuAttitudeYaw, state.position.z, fm, armed);				
 8010c4a:	4b77      	ldr	r3, [pc, #476]	; (8010e28 <atkpSendPeriod+0x248>)
 8010c4c:	ed93 7a01 	vldr	s14, [r3, #4]
 8010c50:	4b75      	ldr	r3, [pc, #468]	; (8010e28 <atkpSendPeriod+0x248>)
 8010c52:	edd3 7a02 	vldr	s15, [r3, #8]
 8010c56:	eef1 6a67 	vneg.f32	s13, s15
 8010c5a:	4b74      	ldr	r3, [pc, #464]	; (8010e2c <atkpSendPeriod+0x24c>)
 8010c5c:	edd3 7a00 	vldr	s15, [r3]
 8010c60:	eeb1 6a67 	vneg.f32	s12, s15
 8010c64:	4b70      	ldr	r3, [pc, #448]	; (8010e28 <atkpSendPeriod+0x248>)
 8010c66:	edd3 7a07 	vldr	s15, [r3, #28]
 8010c6a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8010c6e:	79ba      	ldrb	r2, [r7, #6]
 8010c70:	79fb      	ldrb	r3, [r7, #7]
 8010c72:	4619      	mov	r1, r3
 8010c74:	ee17 0a90 	vmov	r0, s15
 8010c78:	eeb0 1a46 	vmov.f32	s2, s12
 8010c7c:	eef0 0a66 	vmov.f32	s1, s13
 8010c80:	eeb0 0a47 	vmov.f32	s0, s14
 8010c84:	f7ff fa86 	bl	8010194 <sendStatus>
	}
	if(!(count_ms % PERIOD_SENSOR))
 8010c88:	4b63      	ldr	r3, [pc, #396]	; (8010e18 <atkpSendPeriod+0x238>)
 8010c8a:	881a      	ldrh	r2, [r3, #0]
 8010c8c:	4b68      	ldr	r3, [pc, #416]	; (8010e30 <atkpSendPeriod+0x250>)
 8010c8e:	fba3 1302 	umull	r1, r3, r3, r2
 8010c92:	08d9      	lsrs	r1, r3, #3
 8010c94:	460b      	mov	r3, r1
 8010c96:	009b      	lsls	r3, r3, #2
 8010c98:	440b      	add	r3, r1
 8010c9a:	005b      	lsls	r3, r3, #1
 8010c9c:	1ad3      	subs	r3, r2, r3
 8010c9e:	b29b      	uxth	r3, r3
 8010ca0:	2b00      	cmp	r3, #0
 8010ca2:	d125      	bne.n	8010cf0 <atkpSendPeriod+0x110>
	{
		sendSenser(accADC.x, accADC.y, accADC.z, gyroADC.x, gyroADC.y, gyroADC.z, magADC.x, magADC.y, magADC.z);				
 8010ca4:	4b63      	ldr	r3, [pc, #396]	; (8010e34 <atkpSendPeriod+0x254>)
 8010ca6:	f9b3 5000 	ldrsh.w	r5, [r3]
 8010caa:	4b62      	ldr	r3, [pc, #392]	; (8010e34 <atkpSendPeriod+0x254>)
 8010cac:	f9b3 6002 	ldrsh.w	r6, [r3, #2]
 8010cb0:	4b60      	ldr	r3, [pc, #384]	; (8010e34 <atkpSendPeriod+0x254>)
 8010cb2:	f9b3 c004 	ldrsh.w	ip, [r3, #4]
 8010cb6:	4b60      	ldr	r3, [pc, #384]	; (8010e38 <atkpSendPeriod+0x258>)
 8010cb8:	f9b3 e000 	ldrsh.w	lr, [r3]
 8010cbc:	4b5e      	ldr	r3, [pc, #376]	; (8010e38 <atkpSendPeriod+0x258>)
 8010cbe:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8010cc2:	4a5d      	ldr	r2, [pc, #372]	; (8010e38 <atkpSendPeriod+0x258>)
 8010cc4:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 8010cc8:	495c      	ldr	r1, [pc, #368]	; (8010e3c <atkpSendPeriod+0x25c>)
 8010cca:	f9b1 1000 	ldrsh.w	r1, [r1]
 8010cce:	485b      	ldr	r0, [pc, #364]	; (8010e3c <atkpSendPeriod+0x25c>)
 8010cd0:	f9b0 0002 	ldrsh.w	r0, [r0, #2]
 8010cd4:	4c59      	ldr	r4, [pc, #356]	; (8010e3c <atkpSendPeriod+0x25c>)
 8010cd6:	f9b4 4004 	ldrsh.w	r4, [r4, #4]
 8010cda:	9404      	str	r4, [sp, #16]
 8010cdc:	9003      	str	r0, [sp, #12]
 8010cde:	9102      	str	r1, [sp, #8]
 8010ce0:	9201      	str	r2, [sp, #4]
 8010ce2:	9300      	str	r3, [sp, #0]
 8010ce4:	4673      	mov	r3, lr
 8010ce6:	4662      	mov	r2, ip
 8010ce8:	4631      	mov	r1, r6
 8010cea:	4628      	mov	r0, r5
 8010cec:	f7ff fb2a 	bl	8010344 <sendSenser>
	}
	if(!(count_ms % PERIOD_RCDATA))
 8010cf0:	4b49      	ldr	r3, [pc, #292]	; (8010e18 <atkpSendPeriod+0x238>)
 8010cf2:	881a      	ldrh	r2, [r3, #0]
 8010cf4:	4b4e      	ldr	r3, [pc, #312]	; (8010e30 <atkpSendPeriod+0x250>)
 8010cf6:	fba3 1302 	umull	r1, r3, r3, r2
 8010cfa:	0959      	lsrs	r1, r3, #5
 8010cfc:	460b      	mov	r3, r1
 8010cfe:	009b      	lsls	r3, r3, #2
 8010d00:	440b      	add	r3, r1
 8010d02:	00db      	lsls	r3, r3, #3
 8010d04:	1ad3      	subs	r3, r2, r3
 8010d06:	b29b      	uxth	r3, r3
 8010d08:	2b00      	cmp	r3, #0
 8010d0a:	d122      	bne.n	8010d52 <atkpSendPeriod+0x172>
	{
		sendRCData(	rcData[THROTTLE], rcData[YAW], rcData[ROLL],
 8010d0c:	4b4c      	ldr	r3, [pc, #304]	; (8010e40 <atkpSendPeriod+0x260>)
 8010d0e:	889e      	ldrh	r6, [r3, #4]
 8010d10:	4b4b      	ldr	r3, [pc, #300]	; (8010e40 <atkpSendPeriod+0x260>)
 8010d12:	f8b3 c006 	ldrh.w	ip, [r3, #6]
 8010d16:	4b4a      	ldr	r3, [pc, #296]	; (8010e40 <atkpSendPeriod+0x260>)
 8010d18:	f8b3 e000 	ldrh.w	lr, [r3]
 8010d1c:	4b48      	ldr	r3, [pc, #288]	; (8010e40 <atkpSendPeriod+0x260>)
 8010d1e:	f8b3 8002 	ldrh.w	r8, [r3, #2]
 8010d22:	4b47      	ldr	r3, [pc, #284]	; (8010e40 <atkpSendPeriod+0x260>)
 8010d24:	891b      	ldrh	r3, [r3, #8]
 8010d26:	4a46      	ldr	r2, [pc, #280]	; (8010e40 <atkpSendPeriod+0x260>)
 8010d28:	8952      	ldrh	r2, [r2, #10]
 8010d2a:	4945      	ldr	r1, [pc, #276]	; (8010e40 <atkpSendPeriod+0x260>)
 8010d2c:	8989      	ldrh	r1, [r1, #12]
 8010d2e:	4844      	ldr	r0, [pc, #272]	; (8010e40 <atkpSendPeriod+0x260>)
 8010d30:	89c0      	ldrh	r0, [r0, #14]
 8010d32:	4c43      	ldr	r4, [pc, #268]	; (8010e40 <atkpSendPeriod+0x260>)
 8010d34:	8a24      	ldrh	r4, [r4, #16]
 8010d36:	4d42      	ldr	r5, [pc, #264]	; (8010e40 <atkpSendPeriod+0x260>)
 8010d38:	8a6d      	ldrh	r5, [r5, #18]
 8010d3a:	9505      	str	r5, [sp, #20]
 8010d3c:	9404      	str	r4, [sp, #16]
 8010d3e:	9003      	str	r0, [sp, #12]
 8010d40:	9102      	str	r1, [sp, #8]
 8010d42:	9201      	str	r2, [sp, #4]
 8010d44:	9300      	str	r3, [sp, #0]
 8010d46:	4643      	mov	r3, r8
 8010d48:	4672      	mov	r2, lr
 8010d4a:	4661      	mov	r1, ip
 8010d4c:	4630      	mov	r0, r6
 8010d4e:	f7ff fc22 	bl	8010596 <sendRCData>
					rcData[PITCH], rcData[AUX1], rcData[AUX2],
					rcData[AUX3], rcData[AUX4], rcData[AUX5], rcData[AUX6]);
	}
	if(!(count_ms % PERIOD_POWER))
 8010d52:	4b31      	ldr	r3, [pc, #196]	; (8010e18 <atkpSendPeriod+0x238>)
 8010d54:	881b      	ldrh	r3, [r3, #0]
 8010d56:	4a3b      	ldr	r2, [pc, #236]	; (8010e44 <atkpSendPeriod+0x264>)
 8010d58:	fba2 1203 	umull	r1, r2, r2, r3
 8010d5c:	0952      	lsrs	r2, r2, #5
 8010d5e:	2164      	movs	r1, #100	; 0x64
 8010d60:	fb01 f202 	mul.w	r2, r1, r2
 8010d64:	1a9b      	subs	r3, r3, r2
 8010d66:	b29b      	uxth	r3, r3
 8010d68:	2b00      	cmp	r3, #0
 8010d6a:	d112      	bne.n	8010d92 <atkpSendPeriod+0x1b2>
	{
		float bat = pmGetBatteryVoltage();
 8010d6c:	f003 f9de 	bl	801412c <pmGetBatteryVoltage>
 8010d70:	ed87 0a00 	vstr	s0, [r7]
		sendPower(bat * 100,0);
 8010d74:	edd7 7a00 	vldr	s15, [r7]
 8010d78:	ed9f 7a33 	vldr	s14, [pc, #204]	; 8010e48 <atkpSendPeriod+0x268>
 8010d7c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8010d80:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8010d84:	ee17 3a90 	vmov	r3, s15
 8010d88:	b29b      	uxth	r3, r3
 8010d8a:	2100      	movs	r1, #0
 8010d8c:	4618      	mov	r0, r3
 8010d8e:	f7ff fd14 	bl	80107ba <sendPower>
	}
	if(!(count_ms % PERIOD_MOTOR))
 8010d92:	4b21      	ldr	r3, [pc, #132]	; (8010e18 <atkpSendPeriod+0x238>)
 8010d94:	881b      	ldrh	r3, [r3, #0]
 8010d96:	4a26      	ldr	r2, [pc, #152]	; (8010e30 <atkpSendPeriod+0x250>)
 8010d98:	fba2 2303 	umull	r2, r3, r2, r3
 8010d9c:	095a      	lsrs	r2, r3, #5
 8010d9e:	4613      	mov	r3, r2
 8010da0:	009b      	lsls	r3, r3, #2
 8010da2:	4413      	add	r3, r2
 8010da4:	00db      	lsls	r3, r3, #3
	{
		//sendMotorPWM(motorPWM.m1, motorPWM.m2, motorPWM.m3, motorPWM.m4, 0,0,0,0);
	}
	if(!(count_ms % PERIOD_SENSOR2))
 8010da6:	4b1c      	ldr	r3, [pc, #112]	; (8010e18 <atkpSendPeriod+0x238>)
 8010da8:	881a      	ldrh	r2, [r3, #0]
 8010daa:	4b21      	ldr	r3, [pc, #132]	; (8010e30 <atkpSendPeriod+0x250>)
 8010dac:	fba3 1302 	umull	r1, r3, r3, r2
 8010db0:	0959      	lsrs	r1, r3, #5
 8010db2:	460b      	mov	r3, r1
 8010db4:	009b      	lsls	r3, r3, #2
 8010db6:	440b      	add	r3, r1
 8010db8:	00db      	lsls	r3, r3, #3
 8010dba:	1ad3      	subs	r3, r2, r3
 8010dbc:	b29b      	uxth	r3, r3
 8010dbe:	2b00      	cmp	r3, #0
 8010dc0:	d115      	bne.n	8010dee <atkpSendPeriod+0x20e>
	{
		sendSenser2(baroAltitude * 100, state.position.z);
 8010dc2:	4b22      	ldr	r3, [pc, #136]	; (8010e4c <atkpSendPeriod+0x26c>)
 8010dc4:	edd3 7a00 	vldr	s15, [r3]
 8010dc8:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8010e48 <atkpSendPeriod+0x268>
 8010dcc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8010dd0:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8010dd4:	4b14      	ldr	r3, [pc, #80]	; (8010e28 <atkpSendPeriod+0x248>)
 8010dd6:	edd3 7a07 	vldr	s15, [r3, #28]
 8010dda:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8010dde:	ee17 3a90 	vmov	r3, s15
 8010de2:	b29b      	uxth	r3, r3
 8010de4:	4619      	mov	r1, r3
 8010de6:	ee17 0a10 	vmov	r0, s14
 8010dea:	f7ff fd2d 	bl	8010848 <sendSenser2>
	}
	if(++count_ms>=65535) 
 8010dee:	4b0a      	ldr	r3, [pc, #40]	; (8010e18 <atkpSendPeriod+0x238>)
 8010df0:	881b      	ldrh	r3, [r3, #0]
 8010df2:	3301      	adds	r3, #1
 8010df4:	b29a      	uxth	r2, r3
 8010df6:	4b08      	ldr	r3, [pc, #32]	; (8010e18 <atkpSendPeriod+0x238>)
 8010df8:	801a      	strh	r2, [r3, #0]
 8010dfa:	4b07      	ldr	r3, [pc, #28]	; (8010e18 <atkpSendPeriod+0x238>)
 8010dfc:	881b      	ldrh	r3, [r3, #0]
 8010dfe:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8010e02:	4293      	cmp	r3, r2
 8010e04:	d102      	bne.n	8010e0c <atkpSendPeriod+0x22c>
		count_ms = 1;	
 8010e06:	4b04      	ldr	r3, [pc, #16]	; (8010e18 <atkpSendPeriod+0x238>)
 8010e08:	2201      	movs	r2, #1
 8010e0a:	801a      	strh	r2, [r3, #0]
}
 8010e0c:	bf00      	nop
 8010e0e:	3708      	adds	r7, #8
 8010e10:	46bd      	mov	sp, r7
 8010e12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010e16:	bf00      	nop
 8010e18:	200000b4 	.word	0x200000b4
 8010e1c:	88888889 	.word	0x88888889
 8010e20:	20008630 	.word	0x20008630
 8010e24:	20008638 	.word	0x20008638
 8010e28:	20009388 	.word	0x20009388
 8010e2c:	200092a8 	.word	0x200092a8
 8010e30:	cccccccd 	.word	0xcccccccd
 8010e34:	20009794 	.word	0x20009794
 8010e38:	20009820 	.word	0x20009820
 8010e3c:	2000980c 	.word	0x2000980c
 8010e40:	20009284 	.word	0x20009284
 8010e44:	51eb851f 	.word	0x51eb851f
 8010e48:	42c80000 	.word	0x42c80000
 8010e4c:	20008700 	.word	0x20008700

08010e50 <atkpCheckSum>:

static u8 atkpCheckSum(atkp_t *packet)
{
 8010e50:	b480      	push	{r7}
 8010e52:	b085      	sub	sp, #20
 8010e54:	af00      	add	r7, sp, #0
 8010e56:	6078      	str	r0, [r7, #4]
	u8 sum;
	sum = DOWN_BYTE1;
 8010e58:	23aa      	movs	r3, #170	; 0xaa
 8010e5a:	73fb      	strb	r3, [r7, #15]
	sum += DOWN_BYTE2;
 8010e5c:	7bfb      	ldrb	r3, [r7, #15]
 8010e5e:	3b51      	subs	r3, #81	; 0x51
 8010e60:	73fb      	strb	r3, [r7, #15]
	sum += packet->msgID;
 8010e62:	687b      	ldr	r3, [r7, #4]
 8010e64:	781a      	ldrb	r2, [r3, #0]
 8010e66:	7bfb      	ldrb	r3, [r7, #15]
 8010e68:	4413      	add	r3, r2
 8010e6a:	73fb      	strb	r3, [r7, #15]
	sum += packet->dataLen;
 8010e6c:	687b      	ldr	r3, [r7, #4]
 8010e6e:	785a      	ldrb	r2, [r3, #1]
 8010e70:	7bfb      	ldrb	r3, [r7, #15]
 8010e72:	4413      	add	r3, r2
 8010e74:	73fb      	strb	r3, [r7, #15]
	for(int i=0; i<packet->dataLen; i++)
 8010e76:	2300      	movs	r3, #0
 8010e78:	60bb      	str	r3, [r7, #8]
 8010e7a:	e00a      	b.n	8010e92 <atkpCheckSum+0x42>
	{
		sum += packet->data[i];
 8010e7c:	687a      	ldr	r2, [r7, #4]
 8010e7e:	68bb      	ldr	r3, [r7, #8]
 8010e80:	4413      	add	r3, r2
 8010e82:	3302      	adds	r3, #2
 8010e84:	781a      	ldrb	r2, [r3, #0]
 8010e86:	7bfb      	ldrb	r3, [r7, #15]
 8010e88:	4413      	add	r3, r2
 8010e8a:	73fb      	strb	r3, [r7, #15]
	for(int i=0; i<packet->dataLen; i++)
 8010e8c:	68bb      	ldr	r3, [r7, #8]
 8010e8e:	3301      	adds	r3, #1
 8010e90:	60bb      	str	r3, [r7, #8]
 8010e92:	687b      	ldr	r3, [r7, #4]
 8010e94:	785b      	ldrb	r3, [r3, #1]
 8010e96:	461a      	mov	r2, r3
 8010e98:	68bb      	ldr	r3, [r7, #8]
 8010e9a:	4293      	cmp	r3, r2
 8010e9c:	dbee      	blt.n	8010e7c <atkpCheckSum+0x2c>
	}
	return sum;
 8010e9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8010ea0:	4618      	mov	r0, r3
 8010ea2:	3714      	adds	r7, #20
 8010ea4:	46bd      	mov	sp, r7
 8010ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010eaa:	4770      	bx	lr

08010eac <atkpReceiveAnl>:

static void atkpReceiveAnl(atkp_t *anlPacket)
{
 8010eac:	b580      	push	{r7, lr}
 8010eae:	b084      	sub	sp, #16
 8010eb0:	af00      	add	r7, sp, #0
 8010eb2:	6078      	str	r0, [r7, #4]
	if(anlPacket->msgID	== DOWN_COMMAND)
 8010eb4:	687b      	ldr	r3, [r7, #4]
 8010eb6:	781b      	ldrb	r3, [r3, #0]
 8010eb8:	2b01      	cmp	r3, #1
 8010eba:	f040 8083 	bne.w	8010fc4 <atkpReceiveAnl+0x118>
	{
		switch(anlPacket->data[0])
 8010ebe:	687b      	ldr	r3, [r7, #4]
 8010ec0:	789b      	ldrb	r3, [r3, #2]
 8010ec2:	3b01      	subs	r3, #1
 8010ec4:	2b25      	cmp	r3, #37	; 0x25
 8010ec6:	f200 8510 	bhi.w	80118ea <atkpReceiveAnl+0xa3e>
 8010eca:	a201      	add	r2, pc, #4	; (adr r2, 8010ed0 <atkpReceiveAnl+0x24>)
 8010ecc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010ed0:	080118e9 	.word	0x080118e9
 8010ed4:	08010f69 	.word	0x08010f69
 8010ed8:	080118eb 	.word	0x080118eb
 8010edc:	08010f75 	.word	0x08010f75
 8010ee0:	080118e9 	.word	0x080118e9
 8010ee4:	080118eb 	.word	0x080118eb
 8010ee8:	080118eb 	.word	0x080118eb
 8010eec:	080118eb 	.word	0x080118eb
 8010ef0:	080118eb 	.word	0x080118eb
 8010ef4:	080118eb 	.word	0x080118eb
 8010ef8:	080118eb 	.word	0x080118eb
 8010efc:	080118eb 	.word	0x080118eb
 8010f00:	080118eb 	.word	0x080118eb
 8010f04:	080118eb 	.word	0x080118eb
 8010f08:	080118eb 	.word	0x080118eb
 8010f0c:	080118eb 	.word	0x080118eb
 8010f10:	080118eb 	.word	0x080118eb
 8010f14:	080118eb 	.word	0x080118eb
 8010f18:	080118eb 	.word	0x080118eb
 8010f1c:	080118eb 	.word	0x080118eb
 8010f20:	080118eb 	.word	0x080118eb
 8010f24:	080118eb 	.word	0x080118eb
 8010f28:	080118eb 	.word	0x080118eb
 8010f2c:	080118eb 	.word	0x080118eb
 8010f30:	080118eb 	.word	0x080118eb
 8010f34:	080118eb 	.word	0x080118eb
 8010f38:	080118eb 	.word	0x080118eb
 8010f3c:	080118eb 	.word	0x080118eb
 8010f40:	080118eb 	.word	0x080118eb
 8010f44:	080118eb 	.word	0x080118eb
 8010f48:	080118eb 	.word	0x080118eb
 8010f4c:	080118eb 	.word	0x080118eb
 8010f50:	08010f7d 	.word	0x08010f7d
 8010f54:	08010f89 	.word	0x08010f89
 8010f58:	08010f95 	.word	0x08010f95
 8010f5c:	08010fa1 	.word	0x08010fa1
 8010f60:	08010fad 	.word	0x08010fad
 8010f64:	08010fb9 	.word	0x08010fb9
		{
			case D_COMMAND_ACC_CALIB:
				break;
				
			case D_COMMAND_GYRO_CALIB:
				gyroSetCalibrationCycles(CALIBRATING_ACC_CYCLES);
 8010f68:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8010f6c:	f006 fdd0 	bl	8017b10 <gyroSetCalibrationCycles>
				break;
 8010f70:	f000 bcbb 	b.w	80118ea <atkpReceiveAnl+0xa3e>
			
			case D_COMMAND_MAG_CALIB:
				compassSetCalibrationStart();
 8010f74:	f006 fc4a 	bl	801780c <compassSetCalibrationStart>
				break;
 8010f78:	f000 bcb7 	b.w	80118ea <atkpReceiveAnl+0xa3e>
			
			case D_COMMAND_BARO_CALIB:
				break;
			
			case D_COMMAND_ACC_CALIB_STEP1:
				accSetCalibrationCycles(CALIBRATING_ACC_CYCLES);
 8010f7c:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8010f80:	f005 fe46 	bl	8016c10 <accSetCalibrationCycles>
				break;
 8010f84:	f000 bcb1 	b.w	80118ea <atkpReceiveAnl+0xa3e>
			case D_COMMAND_ACC_CALIB_STEP2:
				accSetCalibrationCycles(CALIBRATING_ACC_CYCLES);
 8010f88:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8010f8c:	f005 fe40 	bl	8016c10 <accSetCalibrationCycles>
				break;
 8010f90:	f000 bcab 	b.w	80118ea <atkpReceiveAnl+0xa3e>
			case D_COMMAND_ACC_CALIB_STEP3:
				accSetCalibrationCycles(CALIBRATING_ACC_CYCLES);
 8010f94:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8010f98:	f005 fe3a 	bl	8016c10 <accSetCalibrationCycles>
				break;
 8010f9c:	f000 bca5 	b.w	80118ea <atkpReceiveAnl+0xa3e>
			case D_COMMAND_ACC_CALIB_STEP4:
				accSetCalibrationCycles(CALIBRATING_ACC_CYCLES);
 8010fa0:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8010fa4:	f005 fe34 	bl	8016c10 <accSetCalibrationCycles>
				break;
 8010fa8:	f000 bc9f 	b.w	80118ea <atkpReceiveAnl+0xa3e>
			case D_COMMAND_ACC_CALIB_STEP5:
				accSetCalibrationCycles(CALIBRATING_ACC_CYCLES);
 8010fac:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8010fb0:	f005 fe2e 	bl	8016c10 <accSetCalibrationCycles>
				break;
 8010fb4:	f000 bc99 	b.w	80118ea <atkpReceiveAnl+0xa3e>
			case D_COMMAND_ACC_CALIB_STEP6:
				accSetCalibrationCycles(CALIBRATING_ACC_CYCLES);
 8010fb8:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8010fbc:	f005 fe28 	bl	8016c10 <accSetCalibrationCycles>
				break;
 8010fc0:	f000 bc93 	b.w	80118ea <atkpReceiveAnl+0xa3e>
		}
	}			
	else if(anlPacket->msgID == DOWN_ACK)
 8010fc4:	687b      	ldr	r3, [r7, #4]
 8010fc6:	781b      	ldrb	r3, [r3, #0]
 8010fc8:	2b02      	cmp	r3, #2
 8010fca:	f040 8235 	bne.w	8011438 <atkpReceiveAnl+0x58c>
	{
		if(anlPacket->data[0] == D_ACK_READ_PID)/*PID*/
 8010fce:	687b      	ldr	r3, [r7, #4]
 8010fd0:	789b      	ldrb	r3, [r3, #2]
 8010fd2:	2b01      	cmp	r3, #1
 8010fd4:	f040 8121 	bne.w	801121a <atkpReceiveAnl+0x36e>
		{
			sendPid(1, configParam.pid[RATE_ROLL].kp,   configParam.pid[RATE_ROLL].ki,   configParam.pid[RATE_ROLL].kd,
 8010fd8:	4bd8      	ldr	r3, [pc, #864]	; (801133c <atkpReceiveAnl+0x490>)
 8010fda:	edd3 7a01 	vldr	s15, [r3, #4]
 8010fde:	4bd7      	ldr	r3, [pc, #860]	; (801133c <atkpReceiveAnl+0x490>)
 8010fe0:	ed93 7a02 	vldr	s14, [r3, #8]
 8010fe4:	4bd5      	ldr	r3, [pc, #852]	; (801133c <atkpReceiveAnl+0x490>)
 8010fe6:	edd3 6a03 	vldr	s13, [r3, #12]
 8010fea:	4bd4      	ldr	r3, [pc, #848]	; (801133c <atkpReceiveAnl+0x490>)
 8010fec:	ed93 6a04 	vldr	s12, [r3, #16]
 8010ff0:	4bd2      	ldr	r3, [pc, #840]	; (801133c <atkpReceiveAnl+0x490>)
 8010ff2:	edd3 5a05 	vldr	s11, [r3, #20]
 8010ff6:	4bd1      	ldr	r3, [pc, #836]	; (801133c <atkpReceiveAnl+0x490>)
 8010ff8:	ed93 5a06 	vldr	s10, [r3, #24]
 8010ffc:	4bcf      	ldr	r3, [pc, #828]	; (801133c <atkpReceiveAnl+0x490>)
 8010ffe:	edd3 4a07 	vldr	s9, [r3, #28]
 8011002:	4bce      	ldr	r3, [pc, #824]	; (801133c <atkpReceiveAnl+0x490>)
 8011004:	edd3 3a08 	vldr	s7, [r3, #32]
 8011008:	4bcc      	ldr	r3, [pc, #816]	; (801133c <atkpReceiveAnl+0x490>)
 801100a:	ed93 4a09 	vldr	s8, [r3, #36]	; 0x24
 801100e:	eeb0 3a64 	vmov.f32	s6, s9
 8011012:	eef0 2a45 	vmov.f32	s5, s10
 8011016:	eeb0 2a65 	vmov.f32	s4, s11
 801101a:	eef0 1a46 	vmov.f32	s3, s12
 801101e:	eeb0 1a66 	vmov.f32	s2, s13
 8011022:	eef0 0a47 	vmov.f32	s1, s14
 8011026:	eeb0 0a67 	vmov.f32	s0, s15
 801102a:	2001      	movs	r0, #1
 801102c:	f7ff fc67 	bl	80108fe <sendPid>
					   configParam.pid[RATE_PITCH].kp,  configParam.pid[RATE_PITCH].ki,  configParam.pid[RATE_PITCH].kd,
					   configParam.pid[RATE_YAW].kp,    configParam.pid[RATE_YAW].ki,    configParam.pid[RATE_YAW].kd 
				   );
			sendPid(2, configParam.pid[ANGLE_ROLL].kp,  configParam.pid[ANGLE_ROLL].ki,  configParam.pid[ANGLE_ROLL].kd,
 8011030:	4bc2      	ldr	r3, [pc, #776]	; (801133c <atkpReceiveAnl+0x490>)
 8011032:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8011036:	4bc1      	ldr	r3, [pc, #772]	; (801133c <atkpReceiveAnl+0x490>)
 8011038:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 801103c:	4bbf      	ldr	r3, [pc, #764]	; (801133c <atkpReceiveAnl+0x490>)
 801103e:	edd3 6a0c 	vldr	s13, [r3, #48]	; 0x30
 8011042:	4bbe      	ldr	r3, [pc, #760]	; (801133c <atkpReceiveAnl+0x490>)
 8011044:	ed93 6a0d 	vldr	s12, [r3, #52]	; 0x34
 8011048:	4bbc      	ldr	r3, [pc, #752]	; (801133c <atkpReceiveAnl+0x490>)
 801104a:	edd3 5a0e 	vldr	s11, [r3, #56]	; 0x38
 801104e:	4bbb      	ldr	r3, [pc, #748]	; (801133c <atkpReceiveAnl+0x490>)
 8011050:	ed93 5a0f 	vldr	s10, [r3, #60]	; 0x3c
 8011054:	4bb9      	ldr	r3, [pc, #740]	; (801133c <atkpReceiveAnl+0x490>)
 8011056:	edd3 4a10 	vldr	s9, [r3, #64]	; 0x40
 801105a:	4bb8      	ldr	r3, [pc, #736]	; (801133c <atkpReceiveAnl+0x490>)
 801105c:	edd3 3a11 	vldr	s7, [r3, #68]	; 0x44
 8011060:	4bb6      	ldr	r3, [pc, #728]	; (801133c <atkpReceiveAnl+0x490>)
 8011062:	ed93 4a12 	vldr	s8, [r3, #72]	; 0x48
 8011066:	eeb0 3a64 	vmov.f32	s6, s9
 801106a:	eef0 2a45 	vmov.f32	s5, s10
 801106e:	eeb0 2a65 	vmov.f32	s4, s11
 8011072:	eef0 1a46 	vmov.f32	s3, s12
 8011076:	eeb0 1a66 	vmov.f32	s2, s13
 801107a:	eef0 0a47 	vmov.f32	s1, s14
 801107e:	eeb0 0a67 	vmov.f32	s0, s15
 8011082:	2002      	movs	r0, #2
 8011084:	f7ff fc3b 	bl	80108fe <sendPid>
					   configParam.pid[ANGLE_PITCH].kp, configParam.pid[ANGLE_PITCH].ki, configParam.pid[ANGLE_PITCH].kd,
					   configParam.pid[ANGLE_YAW].kp,   configParam.pid[ANGLE_YAW].ki,   configParam.pid[ANGLE_YAW].kd 
				   );
			sendPid(3, configParam.pid[VELOCITY_Z].kp,  configParam.pid[VELOCITY_Z].ki,  configParam.pid[VELOCITY_Z].kd,
 8011088:	4bac      	ldr	r3, [pc, #688]	; (801133c <atkpReceiveAnl+0x490>)
 801108a:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 801108e:	4bab      	ldr	r3, [pc, #684]	; (801133c <atkpReceiveAnl+0x490>)
 8011090:	ed93 7a14 	vldr	s14, [r3, #80]	; 0x50
 8011094:	4ba9      	ldr	r3, [pc, #676]	; (801133c <atkpReceiveAnl+0x490>)
 8011096:	edd3 6a15 	vldr	s13, [r3, #84]	; 0x54
 801109a:	4ba8      	ldr	r3, [pc, #672]	; (801133c <atkpReceiveAnl+0x490>)
 801109c:	ed93 6a16 	vldr	s12, [r3, #88]	; 0x58
 80110a0:	4ba6      	ldr	r3, [pc, #664]	; (801133c <atkpReceiveAnl+0x490>)
 80110a2:	edd3 5a17 	vldr	s11, [r3, #92]	; 0x5c
 80110a6:	4ba5      	ldr	r3, [pc, #660]	; (801133c <atkpReceiveAnl+0x490>)
 80110a8:	ed93 5a18 	vldr	s10, [r3, #96]	; 0x60
 80110ac:	4ba3      	ldr	r3, [pc, #652]	; (801133c <atkpReceiveAnl+0x490>)
 80110ae:	edd3 4a19 	vldr	s9, [r3, #100]	; 0x64
 80110b2:	4ba2      	ldr	r3, [pc, #648]	; (801133c <atkpReceiveAnl+0x490>)
 80110b4:	edd3 3a1a 	vldr	s7, [r3, #104]	; 0x68
 80110b8:	4ba0      	ldr	r3, [pc, #640]	; (801133c <atkpReceiveAnl+0x490>)
 80110ba:	ed93 4a1b 	vldr	s8, [r3, #108]	; 0x6c
 80110be:	eeb0 3a64 	vmov.f32	s6, s9
 80110c2:	eef0 2a45 	vmov.f32	s5, s10
 80110c6:	eeb0 2a65 	vmov.f32	s4, s11
 80110ca:	eef0 1a46 	vmov.f32	s3, s12
 80110ce:	eeb0 1a66 	vmov.f32	s2, s13
 80110d2:	eef0 0a47 	vmov.f32	s1, s14
 80110d6:	eeb0 0a67 	vmov.f32	s0, s15
 80110da:	2003      	movs	r0, #3
 80110dc:	f7ff fc0f 	bl	80108fe <sendPid>
					   configParam.pid[POSHOLD_Z].kp,   configParam.pid[POSHOLD_Z].ki,   configParam.pid[POSHOLD_Z].kd,
					   configParam.pid[VELOCITY_XY].kp, configParam.pid[VELOCITY_XY].ki, configParam.pid[VELOCITY_XY].kd
				   );
			sendPid(4, configParam.pid[POSHOLD_XY].kp,  configParam.pid[POSHOLD_XY].ki,  configParam.pid[POSHOLD_XY].kd,
 80110e0:	4b96      	ldr	r3, [pc, #600]	; (801133c <atkpReceiveAnl+0x490>)
 80110e2:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 80110e6:	4b95      	ldr	r3, [pc, #596]	; (801133c <atkpReceiveAnl+0x490>)
 80110e8:	ed93 7a1d 	vldr	s14, [r3, #116]	; 0x74
 80110ec:	4b93      	ldr	r3, [pc, #588]	; (801133c <atkpReceiveAnl+0x490>)
 80110ee:	edd3 6a1e 	vldr	s13, [r3, #120]	; 0x78
 80110f2:	ed9f 4a93 	vldr	s8, [pc, #588]	; 8011340 <atkpReceiveAnl+0x494>
 80110f6:	eddf 3a92 	vldr	s7, [pc, #584]	; 8011340 <atkpReceiveAnl+0x494>
 80110fa:	ed9f 3a91 	vldr	s6, [pc, #580]	; 8011340 <atkpReceiveAnl+0x494>
 80110fe:	eddf 2a90 	vldr	s5, [pc, #576]	; 8011340 <atkpReceiveAnl+0x494>
 8011102:	ed9f 2a8f 	vldr	s4, [pc, #572]	; 8011340 <atkpReceiveAnl+0x494>
 8011106:	eddf 1a8e 	vldr	s3, [pc, #568]	; 8011340 <atkpReceiveAnl+0x494>
 801110a:	eeb0 1a66 	vmov.f32	s2, s13
 801110e:	eef0 0a47 	vmov.f32	s1, s14
 8011112:	eeb0 0a67 	vmov.f32	s0, s15
 8011116:	2004      	movs	r0, #4
 8011118:	f7ff fbf1 	bl	80108fe <sendPid>
					   0, 0, 0,
					   0, 0, 0
				   );
			sendPid(5, configParam.accBias.accZero[X] + 1000,  configParam.accBias.accZero[Y] + 1000,  configParam.accBias.accZero[Z] + 1000,//1000
 801111c:	4b87      	ldr	r3, [pc, #540]	; (801133c <atkpReceiveAnl+0x490>)
 801111e:	f9b3 307c 	ldrsh.w	r3, [r3, #124]	; 0x7c
 8011122:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8011126:	ee07 3a90 	vmov	s15, r3
 801112a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801112e:	4b83      	ldr	r3, [pc, #524]	; (801133c <atkpReceiveAnl+0x490>)
 8011130:	f9b3 307e 	ldrsh.w	r3, [r3, #126]	; 0x7e
 8011134:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8011138:	ee07 3a10 	vmov	s14, r3
 801113c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8011140:	4b7e      	ldr	r3, [pc, #504]	; (801133c <atkpReceiveAnl+0x490>)
 8011142:	f9b3 3080 	ldrsh.w	r3, [r3, #128]	; 0x80
 8011146:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 801114a:	ee06 3a90 	vmov	s13, r3
 801114e:	eef8 6ae6 	vcvt.f32.s32	s13, s13
					   configParam.accBias.accGain[X],  configParam.accBias.accGain[Y],  configParam.accBias.accGain[Z],
 8011152:	4b7a      	ldr	r3, [pc, #488]	; (801133c <atkpReceiveAnl+0x490>)
 8011154:	f9b3 3082 	ldrsh.w	r3, [r3, #130]	; 0x82
			sendPid(5, configParam.accBias.accZero[X] + 1000,  configParam.accBias.accZero[Y] + 1000,  configParam.accBias.accZero[Z] + 1000,//1000
 8011158:	ee06 3a10 	vmov	s12, r3
 801115c:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
					   configParam.accBias.accGain[X],  configParam.accBias.accGain[Y],  configParam.accBias.accGain[Z],
 8011160:	4b76      	ldr	r3, [pc, #472]	; (801133c <atkpReceiveAnl+0x490>)
 8011162:	f9b3 3084 	ldrsh.w	r3, [r3, #132]	; 0x84
			sendPid(5, configParam.accBias.accZero[X] + 1000,  configParam.accBias.accZero[Y] + 1000,  configParam.accBias.accZero[Z] + 1000,//1000
 8011166:	ee05 3a90 	vmov	s11, r3
 801116a:	eef8 5ae5 	vcvt.f32.s32	s11, s11
					   configParam.accBias.accGain[X],  configParam.accBias.accGain[Y],  configParam.accBias.accGain[Z],
 801116e:	4b73      	ldr	r3, [pc, #460]	; (801133c <atkpReceiveAnl+0x490>)
 8011170:	f9b3 3086 	ldrsh.w	r3, [r3, #134]	; 0x86
			sendPid(5, configParam.accBias.accZero[X] + 1000,  configParam.accBias.accZero[Y] + 1000,  configParam.accBias.accZero[Z] + 1000,//1000
 8011174:	ee05 3a10 	vmov	s10, r3
 8011178:	eeb8 5ac5 	vcvt.f32.s32	s10, s10
					   configParam.magBias.magZero[X] + 1000,  configParam.magBias.magZero[Y] + 1000,  configParam.magBias.magZero[Z] + 1000
 801117c:	4b6f      	ldr	r3, [pc, #444]	; (801133c <atkpReceiveAnl+0x490>)
 801117e:	f9b3 3088 	ldrsh.w	r3, [r3, #136]	; 0x88
 8011182:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
			sendPid(5, configParam.accBias.accZero[X] + 1000,  configParam.accBias.accZero[Y] + 1000,  configParam.accBias.accZero[Z] + 1000,//1000
 8011186:	ee04 3a90 	vmov	s9, r3
 801118a:	eef8 4ae4 	vcvt.f32.s32	s9, s9
					   configParam.magBias.magZero[X] + 1000,  configParam.magBias.magZero[Y] + 1000,  configParam.magBias.magZero[Z] + 1000
 801118e:	4b6b      	ldr	r3, [pc, #428]	; (801133c <atkpReceiveAnl+0x490>)
 8011190:	f9b3 308a 	ldrsh.w	r3, [r3, #138]	; 0x8a
 8011194:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
			sendPid(5, configParam.accBias.accZero[X] + 1000,  configParam.accBias.accZero[Y] + 1000,  configParam.accBias.accZero[Z] + 1000,//1000
 8011198:	ee04 3a10 	vmov	s8, r3
 801119c:	eef8 3ac4 	vcvt.f32.s32	s7, s8
					   configParam.magBias.magZero[X] + 1000,  configParam.magBias.magZero[Y] + 1000,  configParam.magBias.magZero[Z] + 1000
 80111a0:	4b66      	ldr	r3, [pc, #408]	; (801133c <atkpReceiveAnl+0x490>)
 80111a2:	f9b3 308c 	ldrsh.w	r3, [r3, #140]	; 0x8c
 80111a6:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
			sendPid(5, configParam.accBias.accZero[X] + 1000,  configParam.accBias.accZero[Y] + 1000,  configParam.accBias.accZero[Z] + 1000,//1000
 80111aa:	ee04 3a10 	vmov	s8, r3
 80111ae:	eeb8 4ac4 	vcvt.f32.s32	s8, s8
 80111b2:	eeb0 3a64 	vmov.f32	s6, s9
 80111b6:	eef0 2a45 	vmov.f32	s5, s10
 80111ba:	eeb0 2a65 	vmov.f32	s4, s11
 80111be:	eef0 1a46 	vmov.f32	s3, s12
 80111c2:	eeb0 1a66 	vmov.f32	s2, s13
 80111c6:	eef0 0a47 	vmov.f32	s1, s14
 80111ca:	eeb0 0a67 	vmov.f32	s0, s15
 80111ce:	2005      	movs	r0, #5
 80111d0:	f7ff fb95 	bl	80108fe <sendPid>
				   );
			
			bool pidBypassFlag = ARMING_FLAG(ARMING_DISABLED_PID_BYPASS); 
 80111d4:	4b5b      	ldr	r3, [pc, #364]	; (8011344 <atkpReceiveAnl+0x498>)
 80111d6:	681b      	ldr	r3, [r3, #0]
 80111d8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80111dc:	2b00      	cmp	r3, #0
 80111de:	bf14      	ite	ne
 80111e0:	2301      	movne	r3, #1
 80111e2:	2300      	moveq	r3, #0
 80111e4:	723b      	strb	r3, [r7, #8]
			sendPid(6, 0, 0, 0,
 80111e6:	7a3b      	ldrb	r3, [r7, #8]
 80111e8:	ee07 3a90 	vmov	s15, r3
 80111ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80111f0:	ed9f 4a53 	vldr	s8, [pc, #332]	; 8011340 <atkpReceiveAnl+0x494>
 80111f4:	eddf 3a52 	vldr	s7, [pc, #328]	; 8011340 <atkpReceiveAnl+0x494>
 80111f8:	ed9f 3a51 	vldr	s6, [pc, #324]	; 8011340 <atkpReceiveAnl+0x494>
 80111fc:	eddf 2a50 	vldr	s5, [pc, #320]	; 8011340 <atkpReceiveAnl+0x494>
 8011200:	ed9f 2a4f 	vldr	s4, [pc, #316]	; 8011340 <atkpReceiveAnl+0x494>
 8011204:	eef0 1a67 	vmov.f32	s3, s15
 8011208:	ed9f 1a4d 	vldr	s2, [pc, #308]	; 8011340 <atkpReceiveAnl+0x494>
 801120c:	eddf 0a4c 	vldr	s1, [pc, #304]	; 8011340 <atkpReceiveAnl+0x494>
 8011210:	ed9f 0a4b 	vldr	s0, [pc, #300]	; 8011340 <atkpReceiveAnl+0x494>
 8011214:	2006      	movs	r0, #6
 8011216:	f7ff fb72 	bl	80108fe <sendPid>
					   pidBypassFlag, 0, 0,
					   0, 0, 0
				   );
		}
		
		if(anlPacket->data[0] == D_ACK_RESET_PARAM)/**/
 801121a:	687b      	ldr	r3, [r7, #4]
 801121c:	789b      	ldrb	r3, [r3, #2]
 801121e:	2ba1      	cmp	r3, #161	; 0xa1
 8011220:	f040 8363 	bne.w	80118ea <atkpReceiveAnl+0xa3e>
		{
			resetConfigParam();
 8011224:	f000 fe84 	bl	8011f30 <resetConfigParam>
			stateControlInit();
 8011228:	f005 fb4e 	bl	80168c8 <stateControlInit>
			
			sendPid(1, configParam.pid[RATE_ROLL].kp,   configParam.pid[RATE_ROLL].ki,   configParam.pid[RATE_ROLL].kd,
 801122c:	4b43      	ldr	r3, [pc, #268]	; (801133c <atkpReceiveAnl+0x490>)
 801122e:	edd3 7a01 	vldr	s15, [r3, #4]
 8011232:	4b42      	ldr	r3, [pc, #264]	; (801133c <atkpReceiveAnl+0x490>)
 8011234:	ed93 7a02 	vldr	s14, [r3, #8]
 8011238:	4b40      	ldr	r3, [pc, #256]	; (801133c <atkpReceiveAnl+0x490>)
 801123a:	edd3 6a03 	vldr	s13, [r3, #12]
 801123e:	4b3f      	ldr	r3, [pc, #252]	; (801133c <atkpReceiveAnl+0x490>)
 8011240:	ed93 6a04 	vldr	s12, [r3, #16]
 8011244:	4b3d      	ldr	r3, [pc, #244]	; (801133c <atkpReceiveAnl+0x490>)
 8011246:	edd3 5a05 	vldr	s11, [r3, #20]
 801124a:	4b3c      	ldr	r3, [pc, #240]	; (801133c <atkpReceiveAnl+0x490>)
 801124c:	ed93 5a06 	vldr	s10, [r3, #24]
 8011250:	4b3a      	ldr	r3, [pc, #232]	; (801133c <atkpReceiveAnl+0x490>)
 8011252:	edd3 4a07 	vldr	s9, [r3, #28]
 8011256:	4b39      	ldr	r3, [pc, #228]	; (801133c <atkpReceiveAnl+0x490>)
 8011258:	edd3 3a08 	vldr	s7, [r3, #32]
 801125c:	4b37      	ldr	r3, [pc, #220]	; (801133c <atkpReceiveAnl+0x490>)
 801125e:	ed93 4a09 	vldr	s8, [r3, #36]	; 0x24
 8011262:	eeb0 3a64 	vmov.f32	s6, s9
 8011266:	eef0 2a45 	vmov.f32	s5, s10
 801126a:	eeb0 2a65 	vmov.f32	s4, s11
 801126e:	eef0 1a46 	vmov.f32	s3, s12
 8011272:	eeb0 1a66 	vmov.f32	s2, s13
 8011276:	eef0 0a47 	vmov.f32	s1, s14
 801127a:	eeb0 0a67 	vmov.f32	s0, s15
 801127e:	2001      	movs	r0, #1
 8011280:	f7ff fb3d 	bl	80108fe <sendPid>
					   configParam.pid[RATE_PITCH].kp,  configParam.pid[RATE_PITCH].ki,  configParam.pid[RATE_PITCH].kd,
					   configParam.pid[RATE_YAW].kp,    configParam.pid[RATE_YAW].ki,    configParam.pid[RATE_YAW].kd 
				   );
			sendPid(2, configParam.pid[ANGLE_ROLL].kp,  configParam.pid[ANGLE_ROLL].ki,  configParam.pid[ANGLE_ROLL].kd,
 8011284:	4b2d      	ldr	r3, [pc, #180]	; (801133c <atkpReceiveAnl+0x490>)
 8011286:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 801128a:	4b2c      	ldr	r3, [pc, #176]	; (801133c <atkpReceiveAnl+0x490>)
 801128c:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8011290:	4b2a      	ldr	r3, [pc, #168]	; (801133c <atkpReceiveAnl+0x490>)
 8011292:	edd3 6a0c 	vldr	s13, [r3, #48]	; 0x30
 8011296:	4b29      	ldr	r3, [pc, #164]	; (801133c <atkpReceiveAnl+0x490>)
 8011298:	ed93 6a0d 	vldr	s12, [r3, #52]	; 0x34
 801129c:	4b27      	ldr	r3, [pc, #156]	; (801133c <atkpReceiveAnl+0x490>)
 801129e:	edd3 5a0e 	vldr	s11, [r3, #56]	; 0x38
 80112a2:	4b26      	ldr	r3, [pc, #152]	; (801133c <atkpReceiveAnl+0x490>)
 80112a4:	ed93 5a0f 	vldr	s10, [r3, #60]	; 0x3c
 80112a8:	4b24      	ldr	r3, [pc, #144]	; (801133c <atkpReceiveAnl+0x490>)
 80112aa:	edd3 4a10 	vldr	s9, [r3, #64]	; 0x40
 80112ae:	4b23      	ldr	r3, [pc, #140]	; (801133c <atkpReceiveAnl+0x490>)
 80112b0:	edd3 3a11 	vldr	s7, [r3, #68]	; 0x44
 80112b4:	4b21      	ldr	r3, [pc, #132]	; (801133c <atkpReceiveAnl+0x490>)
 80112b6:	ed93 4a12 	vldr	s8, [r3, #72]	; 0x48
 80112ba:	eeb0 3a64 	vmov.f32	s6, s9
 80112be:	eef0 2a45 	vmov.f32	s5, s10
 80112c2:	eeb0 2a65 	vmov.f32	s4, s11
 80112c6:	eef0 1a46 	vmov.f32	s3, s12
 80112ca:	eeb0 1a66 	vmov.f32	s2, s13
 80112ce:	eef0 0a47 	vmov.f32	s1, s14
 80112d2:	eeb0 0a67 	vmov.f32	s0, s15
 80112d6:	2002      	movs	r0, #2
 80112d8:	f7ff fb11 	bl	80108fe <sendPid>
					   configParam.pid[ANGLE_PITCH].kp, configParam.pid[ANGLE_PITCH].ki, configParam.pid[ANGLE_PITCH].kd,
					   configParam.pid[ANGLE_YAW].kp,   configParam.pid[ANGLE_YAW].ki,   configParam.pid[ANGLE_YAW].kd 
				   );
			sendPid(3, configParam.pid[VELOCITY_Z].kp,  configParam.pid[VELOCITY_Z].ki,  configParam.pid[VELOCITY_Z].kd,
 80112dc:	4b17      	ldr	r3, [pc, #92]	; (801133c <atkpReceiveAnl+0x490>)
 80112de:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 80112e2:	4b16      	ldr	r3, [pc, #88]	; (801133c <atkpReceiveAnl+0x490>)
 80112e4:	ed93 7a14 	vldr	s14, [r3, #80]	; 0x50
 80112e8:	4b14      	ldr	r3, [pc, #80]	; (801133c <atkpReceiveAnl+0x490>)
 80112ea:	edd3 6a15 	vldr	s13, [r3, #84]	; 0x54
 80112ee:	4b13      	ldr	r3, [pc, #76]	; (801133c <atkpReceiveAnl+0x490>)
 80112f0:	ed93 6a16 	vldr	s12, [r3, #88]	; 0x58
 80112f4:	4b11      	ldr	r3, [pc, #68]	; (801133c <atkpReceiveAnl+0x490>)
 80112f6:	edd3 5a17 	vldr	s11, [r3, #92]	; 0x5c
 80112fa:	4b10      	ldr	r3, [pc, #64]	; (801133c <atkpReceiveAnl+0x490>)
 80112fc:	ed93 5a18 	vldr	s10, [r3, #96]	; 0x60
 8011300:	4b0e      	ldr	r3, [pc, #56]	; (801133c <atkpReceiveAnl+0x490>)
 8011302:	edd3 4a19 	vldr	s9, [r3, #100]	; 0x64
 8011306:	4b0d      	ldr	r3, [pc, #52]	; (801133c <atkpReceiveAnl+0x490>)
 8011308:	edd3 3a1a 	vldr	s7, [r3, #104]	; 0x68
 801130c:	4b0b      	ldr	r3, [pc, #44]	; (801133c <atkpReceiveAnl+0x490>)
 801130e:	ed93 4a1b 	vldr	s8, [r3, #108]	; 0x6c
 8011312:	eeb0 3a64 	vmov.f32	s6, s9
 8011316:	eef0 2a45 	vmov.f32	s5, s10
 801131a:	eeb0 2a65 	vmov.f32	s4, s11
 801131e:	eef0 1a46 	vmov.f32	s3, s12
 8011322:	eeb0 1a66 	vmov.f32	s2, s13
 8011326:	eef0 0a47 	vmov.f32	s1, s14
 801132a:	eeb0 0a67 	vmov.f32	s0, s15
 801132e:	2003      	movs	r0, #3
 8011330:	f7ff fae5 	bl	80108fe <sendPid>
					   configParam.pid[POSHOLD_Z].kp,   configParam.pid[POSHOLD_Z].ki,   configParam.pid[POSHOLD_Z].kd,
					   configParam.pid[VELOCITY_XY].kp, configParam.pid[VELOCITY_XY].ki, configParam.pid[VELOCITY_XY].kd
				   );
			sendPid(4, configParam.pid[POSHOLD_XY].kp,  configParam.pid[POSHOLD_XY].ki,  configParam.pid[POSHOLD_XY].kd,
 8011334:	4b01      	ldr	r3, [pc, #4]	; (801133c <atkpReceiveAnl+0x490>)
 8011336:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 801133a:	e005      	b.n	8011348 <atkpReceiveAnl+0x49c>
 801133c:	200090d4 	.word	0x200090d4
 8011340:	00000000 	.word	0x00000000
 8011344:	20008630 	.word	0x20008630
 8011348:	4b88      	ldr	r3, [pc, #544]	; (801156c <atkpReceiveAnl+0x6c0>)
 801134a:	ed93 7a1d 	vldr	s14, [r3, #116]	; 0x74
 801134e:	4b87      	ldr	r3, [pc, #540]	; (801156c <atkpReceiveAnl+0x6c0>)
 8011350:	edd3 6a1e 	vldr	s13, [r3, #120]	; 0x78
 8011354:	ed9f 4a86 	vldr	s8, [pc, #536]	; 8011570 <atkpReceiveAnl+0x6c4>
 8011358:	eddf 3a85 	vldr	s7, [pc, #532]	; 8011570 <atkpReceiveAnl+0x6c4>
 801135c:	ed9f 3a84 	vldr	s6, [pc, #528]	; 8011570 <atkpReceiveAnl+0x6c4>
 8011360:	eddf 2a83 	vldr	s5, [pc, #524]	; 8011570 <atkpReceiveAnl+0x6c4>
 8011364:	ed9f 2a82 	vldr	s4, [pc, #520]	; 8011570 <atkpReceiveAnl+0x6c4>
 8011368:	eddf 1a81 	vldr	s3, [pc, #516]	; 8011570 <atkpReceiveAnl+0x6c4>
 801136c:	eeb0 1a66 	vmov.f32	s2, s13
 8011370:	eef0 0a47 	vmov.f32	s1, s14
 8011374:	eeb0 0a67 	vmov.f32	s0, s15
 8011378:	2004      	movs	r0, #4
 801137a:	f7ff fac0 	bl	80108fe <sendPid>
					   0, 0, 0,
					   0, 0, 0
				   );
			sendPid(5, configParam.accBias.accZero[X] + 1000,  configParam.accBias.accZero[Y] + 1000,  configParam.accBias.accZero[Z] + 1000,//1000
 801137e:	4b7b      	ldr	r3, [pc, #492]	; (801156c <atkpReceiveAnl+0x6c0>)
 8011380:	f9b3 307c 	ldrsh.w	r3, [r3, #124]	; 0x7c
 8011384:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8011388:	ee07 3a90 	vmov	s15, r3
 801138c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011390:	4b76      	ldr	r3, [pc, #472]	; (801156c <atkpReceiveAnl+0x6c0>)
 8011392:	f9b3 307e 	ldrsh.w	r3, [r3, #126]	; 0x7e
 8011396:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 801139a:	ee07 3a10 	vmov	s14, r3
 801139e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80113a2:	4b72      	ldr	r3, [pc, #456]	; (801156c <atkpReceiveAnl+0x6c0>)
 80113a4:	f9b3 3080 	ldrsh.w	r3, [r3, #128]	; 0x80
 80113a8:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 80113ac:	ee06 3a90 	vmov	s13, r3
 80113b0:	eef8 6ae6 	vcvt.f32.s32	s13, s13
					   configParam.accBias.accGain[X],  configParam.accBias.accGain[Y],  configParam.accBias.accGain[Z],
 80113b4:	4b6d      	ldr	r3, [pc, #436]	; (801156c <atkpReceiveAnl+0x6c0>)
 80113b6:	f9b3 3082 	ldrsh.w	r3, [r3, #130]	; 0x82
			sendPid(5, configParam.accBias.accZero[X] + 1000,  configParam.accBias.accZero[Y] + 1000,  configParam.accBias.accZero[Z] + 1000,//1000
 80113ba:	ee06 3a10 	vmov	s12, r3
 80113be:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
					   configParam.accBias.accGain[X],  configParam.accBias.accGain[Y],  configParam.accBias.accGain[Z],
 80113c2:	4b6a      	ldr	r3, [pc, #424]	; (801156c <atkpReceiveAnl+0x6c0>)
 80113c4:	f9b3 3084 	ldrsh.w	r3, [r3, #132]	; 0x84
			sendPid(5, configParam.accBias.accZero[X] + 1000,  configParam.accBias.accZero[Y] + 1000,  configParam.accBias.accZero[Z] + 1000,//1000
 80113c8:	ee05 3a90 	vmov	s11, r3
 80113cc:	eef8 5ae5 	vcvt.f32.s32	s11, s11
					   configParam.accBias.accGain[X],  configParam.accBias.accGain[Y],  configParam.accBias.accGain[Z],
 80113d0:	4b66      	ldr	r3, [pc, #408]	; (801156c <atkpReceiveAnl+0x6c0>)
 80113d2:	f9b3 3086 	ldrsh.w	r3, [r3, #134]	; 0x86
			sendPid(5, configParam.accBias.accZero[X] + 1000,  configParam.accBias.accZero[Y] + 1000,  configParam.accBias.accZero[Z] + 1000,//1000
 80113d6:	ee05 3a10 	vmov	s10, r3
 80113da:	eeb8 5ac5 	vcvt.f32.s32	s10, s10
					   configParam.magBias.magZero[X] + 1000,  configParam.magBias.magZero[Y] + 1000,  configParam.magBias.magZero[Z] + 1000
 80113de:	4b63      	ldr	r3, [pc, #396]	; (801156c <atkpReceiveAnl+0x6c0>)
 80113e0:	f9b3 3088 	ldrsh.w	r3, [r3, #136]	; 0x88
 80113e4:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
			sendPid(5, configParam.accBias.accZero[X] + 1000,  configParam.accBias.accZero[Y] + 1000,  configParam.accBias.accZero[Z] + 1000,//1000
 80113e8:	ee04 3a90 	vmov	s9, r3
 80113ec:	eef8 4ae4 	vcvt.f32.s32	s9, s9
					   configParam.magBias.magZero[X] + 1000,  configParam.magBias.magZero[Y] + 1000,  configParam.magBias.magZero[Z] + 1000
 80113f0:	4b5e      	ldr	r3, [pc, #376]	; (801156c <atkpReceiveAnl+0x6c0>)
 80113f2:	f9b3 308a 	ldrsh.w	r3, [r3, #138]	; 0x8a
 80113f6:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
			sendPid(5, configParam.accBias.accZero[X] + 1000,  configParam.accBias.accZero[Y] + 1000,  configParam.accBias.accZero[Z] + 1000,//1000
 80113fa:	ee04 3a10 	vmov	s8, r3
 80113fe:	eef8 3ac4 	vcvt.f32.s32	s7, s8
					   configParam.magBias.magZero[X] + 1000,  configParam.magBias.magZero[Y] + 1000,  configParam.magBias.magZero[Z] + 1000
 8011402:	4b5a      	ldr	r3, [pc, #360]	; (801156c <atkpReceiveAnl+0x6c0>)
 8011404:	f9b3 308c 	ldrsh.w	r3, [r3, #140]	; 0x8c
 8011408:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
			sendPid(5, configParam.accBias.accZero[X] + 1000,  configParam.accBias.accZero[Y] + 1000,  configParam.accBias.accZero[Z] + 1000,//1000
 801140c:	ee04 3a10 	vmov	s8, r3
 8011410:	eeb8 4ac4 	vcvt.f32.s32	s8, s8
 8011414:	eeb0 3a64 	vmov.f32	s6, s9
 8011418:	eef0 2a45 	vmov.f32	s5, s10
 801141c:	eeb0 2a65 	vmov.f32	s4, s11
 8011420:	eef0 1a46 	vmov.f32	s3, s12
 8011424:	eeb0 1a66 	vmov.f32	s2, s13
 8011428:	eef0 0a47 	vmov.f32	s1, s14
 801142c:	eeb0 0a67 	vmov.f32	s0, s15
 8011430:	2005      	movs	r0, #5
 8011432:	f7ff fa64 	bl	80108fe <sendPid>
		sendCheck(anlPacket->msgID,cksum);
		
		stateControlInit();//PID
		saveConfigAndNotify();//PIDFlash
	}
} 
 8011436:	e258      	b.n	80118ea <atkpReceiveAnl+0xa3e>
	else if(anlPacket->msgID == DOWN_PID1)
 8011438:	687b      	ldr	r3, [r7, #4]
 801143a:	781b      	ldrb	r3, [r3, #0]
 801143c:	2b10      	cmp	r3, #16
 801143e:	f040 8099 	bne.w	8011574 <atkpReceiveAnl+0x6c8>
		configParam.pid[RATE_ROLL].kp = ((s16)(*(anlPacket->data+0)<<8)|*(anlPacket->data+1));
 8011442:	687b      	ldr	r3, [r7, #4]
 8011444:	789b      	ldrb	r3, [r3, #2]
 8011446:	021b      	lsls	r3, r3, #8
 8011448:	b21b      	sxth	r3, r3
 801144a:	461a      	mov	r2, r3
 801144c:	687b      	ldr	r3, [r7, #4]
 801144e:	78db      	ldrb	r3, [r3, #3]
 8011450:	4313      	orrs	r3, r2
 8011452:	ee07 3a90 	vmov	s15, r3
 8011456:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801145a:	4b44      	ldr	r3, [pc, #272]	; (801156c <atkpReceiveAnl+0x6c0>)
 801145c:	edc3 7a01 	vstr	s15, [r3, #4]
		configParam.pid[RATE_ROLL].ki = ((s16)(*(anlPacket->data+2)<<8)|*(anlPacket->data+3));
 8011460:	687b      	ldr	r3, [r7, #4]
 8011462:	791b      	ldrb	r3, [r3, #4]
 8011464:	021b      	lsls	r3, r3, #8
 8011466:	b21b      	sxth	r3, r3
 8011468:	461a      	mov	r2, r3
 801146a:	687b      	ldr	r3, [r7, #4]
 801146c:	795b      	ldrb	r3, [r3, #5]
 801146e:	4313      	orrs	r3, r2
 8011470:	ee07 3a90 	vmov	s15, r3
 8011474:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011478:	4b3c      	ldr	r3, [pc, #240]	; (801156c <atkpReceiveAnl+0x6c0>)
 801147a:	edc3 7a02 	vstr	s15, [r3, #8]
		configParam.pid[RATE_ROLL].kd = ((s16)(*(anlPacket->data+4)<<8)|*(anlPacket->data+5));
 801147e:	687b      	ldr	r3, [r7, #4]
 8011480:	799b      	ldrb	r3, [r3, #6]
 8011482:	021b      	lsls	r3, r3, #8
 8011484:	b21b      	sxth	r3, r3
 8011486:	461a      	mov	r2, r3
 8011488:	687b      	ldr	r3, [r7, #4]
 801148a:	79db      	ldrb	r3, [r3, #7]
 801148c:	4313      	orrs	r3, r2
 801148e:	ee07 3a90 	vmov	s15, r3
 8011492:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011496:	4b35      	ldr	r3, [pc, #212]	; (801156c <atkpReceiveAnl+0x6c0>)
 8011498:	edc3 7a03 	vstr	s15, [r3, #12]
		configParam.pid[RATE_PITCH].kp = ((s16)(*(anlPacket->data+6)<<8)|*(anlPacket->data+7));
 801149c:	687b      	ldr	r3, [r7, #4]
 801149e:	7a1b      	ldrb	r3, [r3, #8]
 80114a0:	021b      	lsls	r3, r3, #8
 80114a2:	b21b      	sxth	r3, r3
 80114a4:	461a      	mov	r2, r3
 80114a6:	687b      	ldr	r3, [r7, #4]
 80114a8:	7a5b      	ldrb	r3, [r3, #9]
 80114aa:	4313      	orrs	r3, r2
 80114ac:	ee07 3a90 	vmov	s15, r3
 80114b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80114b4:	4b2d      	ldr	r3, [pc, #180]	; (801156c <atkpReceiveAnl+0x6c0>)
 80114b6:	edc3 7a04 	vstr	s15, [r3, #16]
		configParam.pid[RATE_PITCH].ki = ((s16)(*(anlPacket->data+8)<<8)|*(anlPacket->data+9));
 80114ba:	687b      	ldr	r3, [r7, #4]
 80114bc:	7a9b      	ldrb	r3, [r3, #10]
 80114be:	021b      	lsls	r3, r3, #8
 80114c0:	b21b      	sxth	r3, r3
 80114c2:	461a      	mov	r2, r3
 80114c4:	687b      	ldr	r3, [r7, #4]
 80114c6:	7adb      	ldrb	r3, [r3, #11]
 80114c8:	4313      	orrs	r3, r2
 80114ca:	ee07 3a90 	vmov	s15, r3
 80114ce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80114d2:	4b26      	ldr	r3, [pc, #152]	; (801156c <atkpReceiveAnl+0x6c0>)
 80114d4:	edc3 7a05 	vstr	s15, [r3, #20]
		configParam.pid[RATE_PITCH].kd = ((s16)(*(anlPacket->data+10)<<8)|*(anlPacket->data+11));
 80114d8:	687b      	ldr	r3, [r7, #4]
 80114da:	7b1b      	ldrb	r3, [r3, #12]
 80114dc:	021b      	lsls	r3, r3, #8
 80114de:	b21b      	sxth	r3, r3
 80114e0:	461a      	mov	r2, r3
 80114e2:	687b      	ldr	r3, [r7, #4]
 80114e4:	7b5b      	ldrb	r3, [r3, #13]
 80114e6:	4313      	orrs	r3, r2
 80114e8:	ee07 3a90 	vmov	s15, r3
 80114ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80114f0:	4b1e      	ldr	r3, [pc, #120]	; (801156c <atkpReceiveAnl+0x6c0>)
 80114f2:	edc3 7a06 	vstr	s15, [r3, #24]
		configParam.pid[RATE_YAW].kp = ((s16)(*(anlPacket->data+12)<<8)|*(anlPacket->data+13));
 80114f6:	687b      	ldr	r3, [r7, #4]
 80114f8:	7b9b      	ldrb	r3, [r3, #14]
 80114fa:	021b      	lsls	r3, r3, #8
 80114fc:	b21b      	sxth	r3, r3
 80114fe:	461a      	mov	r2, r3
 8011500:	687b      	ldr	r3, [r7, #4]
 8011502:	7bdb      	ldrb	r3, [r3, #15]
 8011504:	4313      	orrs	r3, r2
 8011506:	ee07 3a90 	vmov	s15, r3
 801150a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801150e:	4b17      	ldr	r3, [pc, #92]	; (801156c <atkpReceiveAnl+0x6c0>)
 8011510:	edc3 7a07 	vstr	s15, [r3, #28]
		configParam.pid[RATE_YAW].ki = ((s16)(*(anlPacket->data+14)<<8)|*(anlPacket->data+15));
 8011514:	687b      	ldr	r3, [r7, #4]
 8011516:	7c1b      	ldrb	r3, [r3, #16]
 8011518:	021b      	lsls	r3, r3, #8
 801151a:	b21b      	sxth	r3, r3
 801151c:	461a      	mov	r2, r3
 801151e:	687b      	ldr	r3, [r7, #4]
 8011520:	7c5b      	ldrb	r3, [r3, #17]
 8011522:	4313      	orrs	r3, r2
 8011524:	ee07 3a90 	vmov	s15, r3
 8011528:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801152c:	4b0f      	ldr	r3, [pc, #60]	; (801156c <atkpReceiveAnl+0x6c0>)
 801152e:	edc3 7a08 	vstr	s15, [r3, #32]
		configParam.pid[RATE_YAW].kd = ((s16)(*(anlPacket->data+16)<<8)|*(anlPacket->data+17));
 8011532:	687b      	ldr	r3, [r7, #4]
 8011534:	7c9b      	ldrb	r3, [r3, #18]
 8011536:	021b      	lsls	r3, r3, #8
 8011538:	b21b      	sxth	r3, r3
 801153a:	461a      	mov	r2, r3
 801153c:	687b      	ldr	r3, [r7, #4]
 801153e:	7cdb      	ldrb	r3, [r3, #19]
 8011540:	4313      	orrs	r3, r2
 8011542:	ee07 3a90 	vmov	s15, r3
 8011546:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801154a:	4b08      	ldr	r3, [pc, #32]	; (801156c <atkpReceiveAnl+0x6c0>)
 801154c:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
		u8 cksum = atkpCheckSum(anlPacket);
 8011550:	6878      	ldr	r0, [r7, #4]
 8011552:	f7ff fc7d 	bl	8010e50 <atkpCheckSum>
 8011556:	4603      	mov	r3, r0
 8011558:	727b      	strb	r3, [r7, #9]
		sendCheck(anlPacket->msgID,cksum);
 801155a:	687b      	ldr	r3, [r7, #4]
 801155c:	781b      	ldrb	r3, [r3, #0]
 801155e:	7a7a      	ldrb	r2, [r7, #9]
 8011560:	4611      	mov	r1, r2
 8011562:	4618      	mov	r0, r3
 8011564:	f7ff fb22 	bl	8010bac <sendCheck>
} 
 8011568:	e1bf      	b.n	80118ea <atkpReceiveAnl+0xa3e>
 801156a:	bf00      	nop
 801156c:	200090d4 	.word	0x200090d4
 8011570:	00000000 	.word	0x00000000
	else if(anlPacket->msgID == DOWN_PID2)
 8011574:	687b      	ldr	r3, [r7, #4]
 8011576:	781b      	ldrb	r3, [r3, #0]
 8011578:	2b11      	cmp	r3, #17
 801157a:	f040 8094 	bne.w	80116a6 <atkpReceiveAnl+0x7fa>
		configParam.pid[ANGLE_ROLL].kp = ((s16)(*(anlPacket->data+0)<<8)|*(anlPacket->data+1));
 801157e:	687b      	ldr	r3, [r7, #4]
 8011580:	789b      	ldrb	r3, [r3, #2]
 8011582:	021b      	lsls	r3, r3, #8
 8011584:	b21b      	sxth	r3, r3
 8011586:	461a      	mov	r2, r3
 8011588:	687b      	ldr	r3, [r7, #4]
 801158a:	78db      	ldrb	r3, [r3, #3]
 801158c:	4313      	orrs	r3, r2
 801158e:	ee07 3a90 	vmov	s15, r3
 8011592:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011596:	4baf      	ldr	r3, [pc, #700]	; (8011854 <atkpReceiveAnl+0x9a8>)
 8011598:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
		configParam.pid[ANGLE_ROLL].ki = ((s16)(*(anlPacket->data+2)<<8)|*(anlPacket->data+3));
 801159c:	687b      	ldr	r3, [r7, #4]
 801159e:	791b      	ldrb	r3, [r3, #4]
 80115a0:	021b      	lsls	r3, r3, #8
 80115a2:	b21b      	sxth	r3, r3
 80115a4:	461a      	mov	r2, r3
 80115a6:	687b      	ldr	r3, [r7, #4]
 80115a8:	795b      	ldrb	r3, [r3, #5]
 80115aa:	4313      	orrs	r3, r2
 80115ac:	ee07 3a90 	vmov	s15, r3
 80115b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80115b4:	4ba7      	ldr	r3, [pc, #668]	; (8011854 <atkpReceiveAnl+0x9a8>)
 80115b6:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
		configParam.pid[ANGLE_ROLL].kd = ((s16)(*(anlPacket->data+4)<<8)|*(anlPacket->data+5));
 80115ba:	687b      	ldr	r3, [r7, #4]
 80115bc:	799b      	ldrb	r3, [r3, #6]
 80115be:	021b      	lsls	r3, r3, #8
 80115c0:	b21b      	sxth	r3, r3
 80115c2:	461a      	mov	r2, r3
 80115c4:	687b      	ldr	r3, [r7, #4]
 80115c6:	79db      	ldrb	r3, [r3, #7]
 80115c8:	4313      	orrs	r3, r2
 80115ca:	ee07 3a90 	vmov	s15, r3
 80115ce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80115d2:	4ba0      	ldr	r3, [pc, #640]	; (8011854 <atkpReceiveAnl+0x9a8>)
 80115d4:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
		configParam.pid[ANGLE_PITCH].kp = ((s16)(*(anlPacket->data+6)<<8)|*(anlPacket->data+7));
 80115d8:	687b      	ldr	r3, [r7, #4]
 80115da:	7a1b      	ldrb	r3, [r3, #8]
 80115dc:	021b      	lsls	r3, r3, #8
 80115de:	b21b      	sxth	r3, r3
 80115e0:	461a      	mov	r2, r3
 80115e2:	687b      	ldr	r3, [r7, #4]
 80115e4:	7a5b      	ldrb	r3, [r3, #9]
 80115e6:	4313      	orrs	r3, r2
 80115e8:	ee07 3a90 	vmov	s15, r3
 80115ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80115f0:	4b98      	ldr	r3, [pc, #608]	; (8011854 <atkpReceiveAnl+0x9a8>)
 80115f2:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
		configParam.pid[ANGLE_PITCH].ki = ((s16)(*(anlPacket->data+8)<<8)|*(anlPacket->data+9));
 80115f6:	687b      	ldr	r3, [r7, #4]
 80115f8:	7a9b      	ldrb	r3, [r3, #10]
 80115fa:	021b      	lsls	r3, r3, #8
 80115fc:	b21b      	sxth	r3, r3
 80115fe:	461a      	mov	r2, r3
 8011600:	687b      	ldr	r3, [r7, #4]
 8011602:	7adb      	ldrb	r3, [r3, #11]
 8011604:	4313      	orrs	r3, r2
 8011606:	ee07 3a90 	vmov	s15, r3
 801160a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801160e:	4b91      	ldr	r3, [pc, #580]	; (8011854 <atkpReceiveAnl+0x9a8>)
 8011610:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
		configParam.pid[ANGLE_PITCH].kd = ((s16)(*(anlPacket->data+10)<<8)|*(anlPacket->data+11));
 8011614:	687b      	ldr	r3, [r7, #4]
 8011616:	7b1b      	ldrb	r3, [r3, #12]
 8011618:	021b      	lsls	r3, r3, #8
 801161a:	b21b      	sxth	r3, r3
 801161c:	461a      	mov	r2, r3
 801161e:	687b      	ldr	r3, [r7, #4]
 8011620:	7b5b      	ldrb	r3, [r3, #13]
 8011622:	4313      	orrs	r3, r2
 8011624:	ee07 3a90 	vmov	s15, r3
 8011628:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801162c:	4b89      	ldr	r3, [pc, #548]	; (8011854 <atkpReceiveAnl+0x9a8>)
 801162e:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
		configParam.pid[ANGLE_YAW].kp = ((s16)(*(anlPacket->data+12)<<8)|*(anlPacket->data+13));
 8011632:	687b      	ldr	r3, [r7, #4]
 8011634:	7b9b      	ldrb	r3, [r3, #14]
 8011636:	021b      	lsls	r3, r3, #8
 8011638:	b21b      	sxth	r3, r3
 801163a:	461a      	mov	r2, r3
 801163c:	687b      	ldr	r3, [r7, #4]
 801163e:	7bdb      	ldrb	r3, [r3, #15]
 8011640:	4313      	orrs	r3, r2
 8011642:	ee07 3a90 	vmov	s15, r3
 8011646:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801164a:	4b82      	ldr	r3, [pc, #520]	; (8011854 <atkpReceiveAnl+0x9a8>)
 801164c:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
		configParam.pid[ANGLE_YAW].ki = ((s16)(*(anlPacket->data+14)<<8)|*(anlPacket->data+15));
 8011650:	687b      	ldr	r3, [r7, #4]
 8011652:	7c1b      	ldrb	r3, [r3, #16]
 8011654:	021b      	lsls	r3, r3, #8
 8011656:	b21b      	sxth	r3, r3
 8011658:	461a      	mov	r2, r3
 801165a:	687b      	ldr	r3, [r7, #4]
 801165c:	7c5b      	ldrb	r3, [r3, #17]
 801165e:	4313      	orrs	r3, r2
 8011660:	ee07 3a90 	vmov	s15, r3
 8011664:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011668:	4b7a      	ldr	r3, [pc, #488]	; (8011854 <atkpReceiveAnl+0x9a8>)
 801166a:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
		configParam.pid[ANGLE_YAW].kd = ((s16)(*(anlPacket->data+16)<<8)|*(anlPacket->data+17));
 801166e:	687b      	ldr	r3, [r7, #4]
 8011670:	7c9b      	ldrb	r3, [r3, #18]
 8011672:	021b      	lsls	r3, r3, #8
 8011674:	b21b      	sxth	r3, r3
 8011676:	461a      	mov	r2, r3
 8011678:	687b      	ldr	r3, [r7, #4]
 801167a:	7cdb      	ldrb	r3, [r3, #19]
 801167c:	4313      	orrs	r3, r2
 801167e:	ee07 3a90 	vmov	s15, r3
 8011682:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011686:	4b73      	ldr	r3, [pc, #460]	; (8011854 <atkpReceiveAnl+0x9a8>)
 8011688:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
		u8 cksum = atkpCheckSum(anlPacket);
 801168c:	6878      	ldr	r0, [r7, #4]
 801168e:	f7ff fbdf 	bl	8010e50 <atkpCheckSum>
 8011692:	4603      	mov	r3, r0
 8011694:	72bb      	strb	r3, [r7, #10]
		sendCheck(anlPacket->msgID,cksum);
 8011696:	687b      	ldr	r3, [r7, #4]
 8011698:	781b      	ldrb	r3, [r3, #0]
 801169a:	7aba      	ldrb	r2, [r7, #10]
 801169c:	4611      	mov	r1, r2
 801169e:	4618      	mov	r0, r3
 80116a0:	f7ff fa84 	bl	8010bac <sendCheck>
} 
 80116a4:	e121      	b.n	80118ea <atkpReceiveAnl+0xa3e>
	else if(anlPacket->msgID == DOWN_PID3)
 80116a6:	687b      	ldr	r3, [r7, #4]
 80116a8:	781b      	ldrb	r3, [r3, #0]
 80116aa:	2b12      	cmp	r3, #18
 80116ac:	f040 8094 	bne.w	80117d8 <atkpReceiveAnl+0x92c>
		configParam.pid[VELOCITY_Z].kp = ((s16)(*(anlPacket->data+0)<<8)|*(anlPacket->data+1));
 80116b0:	687b      	ldr	r3, [r7, #4]
 80116b2:	789b      	ldrb	r3, [r3, #2]
 80116b4:	021b      	lsls	r3, r3, #8
 80116b6:	b21b      	sxth	r3, r3
 80116b8:	461a      	mov	r2, r3
 80116ba:	687b      	ldr	r3, [r7, #4]
 80116bc:	78db      	ldrb	r3, [r3, #3]
 80116be:	4313      	orrs	r3, r2
 80116c0:	ee07 3a90 	vmov	s15, r3
 80116c4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80116c8:	4b62      	ldr	r3, [pc, #392]	; (8011854 <atkpReceiveAnl+0x9a8>)
 80116ca:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
		configParam.pid[VELOCITY_Z].ki = ((s16)(*(anlPacket->data+2)<<8)|*(anlPacket->data+3));
 80116ce:	687b      	ldr	r3, [r7, #4]
 80116d0:	791b      	ldrb	r3, [r3, #4]
 80116d2:	021b      	lsls	r3, r3, #8
 80116d4:	b21b      	sxth	r3, r3
 80116d6:	461a      	mov	r2, r3
 80116d8:	687b      	ldr	r3, [r7, #4]
 80116da:	795b      	ldrb	r3, [r3, #5]
 80116dc:	4313      	orrs	r3, r2
 80116de:	ee07 3a90 	vmov	s15, r3
 80116e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80116e6:	4b5b      	ldr	r3, [pc, #364]	; (8011854 <atkpReceiveAnl+0x9a8>)
 80116e8:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50
		configParam.pid[VELOCITY_Z].kd = ((s16)(*(anlPacket->data+4)<<8)|*(anlPacket->data+5));
 80116ec:	687b      	ldr	r3, [r7, #4]
 80116ee:	799b      	ldrb	r3, [r3, #6]
 80116f0:	021b      	lsls	r3, r3, #8
 80116f2:	b21b      	sxth	r3, r3
 80116f4:	461a      	mov	r2, r3
 80116f6:	687b      	ldr	r3, [r7, #4]
 80116f8:	79db      	ldrb	r3, [r3, #7]
 80116fa:	4313      	orrs	r3, r2
 80116fc:	ee07 3a90 	vmov	s15, r3
 8011700:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011704:	4b53      	ldr	r3, [pc, #332]	; (8011854 <atkpReceiveAnl+0x9a8>)
 8011706:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
		configParam.pid[POSHOLD_Z].kp = ((s16)(*(anlPacket->data+6)<<8)|*(anlPacket->data+7));
 801170a:	687b      	ldr	r3, [r7, #4]
 801170c:	7a1b      	ldrb	r3, [r3, #8]
 801170e:	021b      	lsls	r3, r3, #8
 8011710:	b21b      	sxth	r3, r3
 8011712:	461a      	mov	r2, r3
 8011714:	687b      	ldr	r3, [r7, #4]
 8011716:	7a5b      	ldrb	r3, [r3, #9]
 8011718:	4313      	orrs	r3, r2
 801171a:	ee07 3a90 	vmov	s15, r3
 801171e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011722:	4b4c      	ldr	r3, [pc, #304]	; (8011854 <atkpReceiveAnl+0x9a8>)
 8011724:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
		configParam.pid[POSHOLD_Z].ki = ((s16)(*(anlPacket->data+8)<<8)|*(anlPacket->data+9));
 8011728:	687b      	ldr	r3, [r7, #4]
 801172a:	7a9b      	ldrb	r3, [r3, #10]
 801172c:	021b      	lsls	r3, r3, #8
 801172e:	b21b      	sxth	r3, r3
 8011730:	461a      	mov	r2, r3
 8011732:	687b      	ldr	r3, [r7, #4]
 8011734:	7adb      	ldrb	r3, [r3, #11]
 8011736:	4313      	orrs	r3, r2
 8011738:	ee07 3a90 	vmov	s15, r3
 801173c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011740:	4b44      	ldr	r3, [pc, #272]	; (8011854 <atkpReceiveAnl+0x9a8>)
 8011742:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
		configParam.pid[POSHOLD_Z].kd = ((s16)(*(anlPacket->data+10)<<8)|*(anlPacket->data+11));
 8011746:	687b      	ldr	r3, [r7, #4]
 8011748:	7b1b      	ldrb	r3, [r3, #12]
 801174a:	021b      	lsls	r3, r3, #8
 801174c:	b21b      	sxth	r3, r3
 801174e:	461a      	mov	r2, r3
 8011750:	687b      	ldr	r3, [r7, #4]
 8011752:	7b5b      	ldrb	r3, [r3, #13]
 8011754:	4313      	orrs	r3, r2
 8011756:	ee07 3a90 	vmov	s15, r3
 801175a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801175e:	4b3d      	ldr	r3, [pc, #244]	; (8011854 <atkpReceiveAnl+0x9a8>)
 8011760:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60
		configParam.pid[VELOCITY_XY].kp = ((s16)(*(anlPacket->data+12)<<8)|*(anlPacket->data+13));
 8011764:	687b      	ldr	r3, [r7, #4]
 8011766:	7b9b      	ldrb	r3, [r3, #14]
 8011768:	021b      	lsls	r3, r3, #8
 801176a:	b21b      	sxth	r3, r3
 801176c:	461a      	mov	r2, r3
 801176e:	687b      	ldr	r3, [r7, #4]
 8011770:	7bdb      	ldrb	r3, [r3, #15]
 8011772:	4313      	orrs	r3, r2
 8011774:	ee07 3a90 	vmov	s15, r3
 8011778:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801177c:	4b35      	ldr	r3, [pc, #212]	; (8011854 <atkpReceiveAnl+0x9a8>)
 801177e:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64
		configParam.pid[VELOCITY_XY].ki = ((s16)(*(anlPacket->data+14)<<8)|*(anlPacket->data+15));
 8011782:	687b      	ldr	r3, [r7, #4]
 8011784:	7c1b      	ldrb	r3, [r3, #16]
 8011786:	021b      	lsls	r3, r3, #8
 8011788:	b21b      	sxth	r3, r3
 801178a:	461a      	mov	r2, r3
 801178c:	687b      	ldr	r3, [r7, #4]
 801178e:	7c5b      	ldrb	r3, [r3, #17]
 8011790:	4313      	orrs	r3, r2
 8011792:	ee07 3a90 	vmov	s15, r3
 8011796:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801179a:	4b2e      	ldr	r3, [pc, #184]	; (8011854 <atkpReceiveAnl+0x9a8>)
 801179c:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68
		configParam.pid[VELOCITY_XY].kd = ((s16)(*(anlPacket->data+16)<<8)|*(anlPacket->data+17));
 80117a0:	687b      	ldr	r3, [r7, #4]
 80117a2:	7c9b      	ldrb	r3, [r3, #18]
 80117a4:	021b      	lsls	r3, r3, #8
 80117a6:	b21b      	sxth	r3, r3
 80117a8:	461a      	mov	r2, r3
 80117aa:	687b      	ldr	r3, [r7, #4]
 80117ac:	7cdb      	ldrb	r3, [r3, #19]
 80117ae:	4313      	orrs	r3, r2
 80117b0:	ee07 3a90 	vmov	s15, r3
 80117b4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80117b8:	4b26      	ldr	r3, [pc, #152]	; (8011854 <atkpReceiveAnl+0x9a8>)
 80117ba:	edc3 7a1b 	vstr	s15, [r3, #108]	; 0x6c
		u8 cksum = atkpCheckSum(anlPacket);
 80117be:	6878      	ldr	r0, [r7, #4]
 80117c0:	f7ff fb46 	bl	8010e50 <atkpCheckSum>
 80117c4:	4603      	mov	r3, r0
 80117c6:	72fb      	strb	r3, [r7, #11]
		sendCheck(anlPacket->msgID,cksum);
 80117c8:	687b      	ldr	r3, [r7, #4]
 80117ca:	781b      	ldrb	r3, [r3, #0]
 80117cc:	7afa      	ldrb	r2, [r7, #11]
 80117ce:	4611      	mov	r1, r2
 80117d0:	4618      	mov	r0, r3
 80117d2:	f7ff f9eb 	bl	8010bac <sendCheck>
} 
 80117d6:	e088      	b.n	80118ea <atkpReceiveAnl+0xa3e>
	else if(anlPacket->msgID == DOWN_PID4)
 80117d8:	687b      	ldr	r3, [r7, #4]
 80117da:	781b      	ldrb	r3, [r3, #0]
 80117dc:	2b13      	cmp	r3, #19
 80117de:	d13b      	bne.n	8011858 <atkpReceiveAnl+0x9ac>
		configParam.pid[POSHOLD_XY].kp = ((s16)(*(anlPacket->data+0)<<8)|*(anlPacket->data+1));
 80117e0:	687b      	ldr	r3, [r7, #4]
 80117e2:	789b      	ldrb	r3, [r3, #2]
 80117e4:	021b      	lsls	r3, r3, #8
 80117e6:	b21b      	sxth	r3, r3
 80117e8:	461a      	mov	r2, r3
 80117ea:	687b      	ldr	r3, [r7, #4]
 80117ec:	78db      	ldrb	r3, [r3, #3]
 80117ee:	4313      	orrs	r3, r2
 80117f0:	ee07 3a90 	vmov	s15, r3
 80117f4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80117f8:	4b16      	ldr	r3, [pc, #88]	; (8011854 <atkpReceiveAnl+0x9a8>)
 80117fa:	edc3 7a1c 	vstr	s15, [r3, #112]	; 0x70
		configParam.pid[POSHOLD_XY].ki = ((s16)(*(anlPacket->data+2)<<8)|*(anlPacket->data+3));
 80117fe:	687b      	ldr	r3, [r7, #4]
 8011800:	791b      	ldrb	r3, [r3, #4]
 8011802:	021b      	lsls	r3, r3, #8
 8011804:	b21b      	sxth	r3, r3
 8011806:	461a      	mov	r2, r3
 8011808:	687b      	ldr	r3, [r7, #4]
 801180a:	795b      	ldrb	r3, [r3, #5]
 801180c:	4313      	orrs	r3, r2
 801180e:	ee07 3a90 	vmov	s15, r3
 8011812:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011816:	4b0f      	ldr	r3, [pc, #60]	; (8011854 <atkpReceiveAnl+0x9a8>)
 8011818:	edc3 7a1d 	vstr	s15, [r3, #116]	; 0x74
		configParam.pid[POSHOLD_XY].kd = ((s16)(*(anlPacket->data+4)<<8)|*(anlPacket->data+5));
 801181c:	687b      	ldr	r3, [r7, #4]
 801181e:	799b      	ldrb	r3, [r3, #6]
 8011820:	021b      	lsls	r3, r3, #8
 8011822:	b21b      	sxth	r3, r3
 8011824:	461a      	mov	r2, r3
 8011826:	687b      	ldr	r3, [r7, #4]
 8011828:	79db      	ldrb	r3, [r3, #7]
 801182a:	4313      	orrs	r3, r2
 801182c:	ee07 3a90 	vmov	s15, r3
 8011830:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011834:	4b07      	ldr	r3, [pc, #28]	; (8011854 <atkpReceiveAnl+0x9a8>)
 8011836:	edc3 7a1e 	vstr	s15, [r3, #120]	; 0x78
		u8 cksum = atkpCheckSum(anlPacket);
 801183a:	6878      	ldr	r0, [r7, #4]
 801183c:	f7ff fb08 	bl	8010e50 <atkpCheckSum>
 8011840:	4603      	mov	r3, r0
 8011842:	733b      	strb	r3, [r7, #12]
		sendCheck(anlPacket->msgID,cksum);
 8011844:	687b      	ldr	r3, [r7, #4]
 8011846:	781b      	ldrb	r3, [r3, #0]
 8011848:	7b3a      	ldrb	r2, [r7, #12]
 801184a:	4611      	mov	r1, r2
 801184c:	4618      	mov	r0, r3
 801184e:	f7ff f9ad 	bl	8010bac <sendCheck>
} 
 8011852:	e04a      	b.n	80118ea <atkpReceiveAnl+0xa3e>
 8011854:	200090d4 	.word	0x200090d4
	else if(anlPacket->msgID == DOWN_PID5)
 8011858:	687b      	ldr	r3, [r7, #4]
 801185a:	781b      	ldrb	r3, [r3, #0]
 801185c:	2b14      	cmp	r3, #20
 801185e:	d10c      	bne.n	801187a <atkpReceiveAnl+0x9ce>
		u8 cksum = atkpCheckSum(anlPacket);
 8011860:	6878      	ldr	r0, [r7, #4]
 8011862:	f7ff faf5 	bl	8010e50 <atkpCheckSum>
 8011866:	4603      	mov	r3, r0
 8011868:	737b      	strb	r3, [r7, #13]
		sendCheck(anlPacket->msgID,cksum);
 801186a:	687b      	ldr	r3, [r7, #4]
 801186c:	781b      	ldrb	r3, [r3, #0]
 801186e:	7b7a      	ldrb	r2, [r7, #13]
 8011870:	4611      	mov	r1, r2
 8011872:	4618      	mov	r0, r3
 8011874:	f7ff f99a 	bl	8010bac <sendCheck>
} 
 8011878:	e037      	b.n	80118ea <atkpReceiveAnl+0xa3e>
	else if(anlPacket->msgID == DOWN_PID6)//
 801187a:	687b      	ldr	r3, [r7, #4]
 801187c:	781b      	ldrb	r3, [r3, #0]
 801187e:	2b15      	cmp	r3, #21
 8011880:	d133      	bne.n	80118ea <atkpReceiveAnl+0xa3e>
		bool pidBypassFlag = ((s16)(*(anlPacket->data+6)<<8)|*(anlPacket->data+7));
 8011882:	687b      	ldr	r3, [r7, #4]
 8011884:	7a1b      	ldrb	r3, [r3, #8]
 8011886:	021b      	lsls	r3, r3, #8
 8011888:	b21b      	sxth	r3, r3
 801188a:	461a      	mov	r2, r3
 801188c:	687b      	ldr	r3, [r7, #4]
 801188e:	7a5b      	ldrb	r3, [r3, #9]
 8011890:	4313      	orrs	r3, r2
 8011892:	2b00      	cmp	r3, #0
 8011894:	bf14      	ite	ne
 8011896:	2301      	movne	r3, #1
 8011898:	2300      	moveq	r3, #0
 801189a:	73fb      	strb	r3, [r7, #15]
		if (pidBypassFlag && (getBatteryState()==BATTERY_NOT_PRESENT))
 801189c:	7bfb      	ldrb	r3, [r7, #15]
 801189e:	2b00      	cmp	r3, #0
 80118a0:	d00b      	beq.n	80118ba <atkpReceiveAnl+0xa0e>
 80118a2:	f002 fc5b 	bl	801415c <getBatteryState>
 80118a6:	4603      	mov	r3, r0
 80118a8:	2b03      	cmp	r3, #3
 80118aa:	d106      	bne.n	80118ba <atkpReceiveAnl+0xa0e>
			ENABLE_ARMING_FLAG(ARMING_DISABLED_PID_BYPASS);
 80118ac:	4b11      	ldr	r3, [pc, #68]	; (80118f4 <atkpReceiveAnl+0xa48>)
 80118ae:	681b      	ldr	r3, [r3, #0]
 80118b0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80118b4:	4a0f      	ldr	r2, [pc, #60]	; (80118f4 <atkpReceiveAnl+0xa48>)
 80118b6:	6013      	str	r3, [r2, #0]
 80118b8:	e005      	b.n	80118c6 <atkpReceiveAnl+0xa1a>
			DISABLE_ARMING_FLAG(ARMING_DISABLED_PID_BYPASS);
 80118ba:	4b0e      	ldr	r3, [pc, #56]	; (80118f4 <atkpReceiveAnl+0xa48>)
 80118bc:	681b      	ldr	r3, [r3, #0]
 80118be:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80118c2:	4a0c      	ldr	r2, [pc, #48]	; (80118f4 <atkpReceiveAnl+0xa48>)
 80118c4:	6013      	str	r3, [r2, #0]
		u8 cksum = atkpCheckSum(anlPacket);
 80118c6:	6878      	ldr	r0, [r7, #4]
 80118c8:	f7ff fac2 	bl	8010e50 <atkpCheckSum>
 80118cc:	4603      	mov	r3, r0
 80118ce:	73bb      	strb	r3, [r7, #14]
		sendCheck(anlPacket->msgID,cksum);
 80118d0:	687b      	ldr	r3, [r7, #4]
 80118d2:	781b      	ldrb	r3, [r3, #0]
 80118d4:	7bba      	ldrb	r2, [r7, #14]
 80118d6:	4611      	mov	r1, r2
 80118d8:	4618      	mov	r0, r3
 80118da:	f7ff f967 	bl	8010bac <sendCheck>
		stateControlInit();//PID
 80118de:	f004 fff3 	bl	80168c8 <stateControlInit>
		saveConfigAndNotify();//PIDFlash
 80118e2:	f000 faff 	bl	8011ee4 <saveConfigAndNotify>
} 
 80118e6:	e000      	b.n	80118ea <atkpReceiveAnl+0xa3e>
				break;
 80118e8:	bf00      	nop
} 
 80118ea:	bf00      	nop
 80118ec:	3710      	adds	r7, #16
 80118ee:	46bd      	mov	sp, r7
 80118f0:	bd80      	pop	{r7, pc}
 80118f2:	bf00      	nop
 80118f4:	20008630 	.word	0x20008630

080118f8 <atkpTxTask>:

void atkpTxTask(void *param)
{
 80118f8:	b580      	push	{r7, lr}
 80118fa:	b082      	sub	sp, #8
 80118fc:	af00      	add	r7, sp, #0
 80118fe:	6078      	str	r0, [r7, #4]
	while(1)
	{
		atkpSendPeriod();
 8011900:	f7ff f96e 	bl	8010be0 <atkpSendPeriod>
		vTaskDelay(1);
 8011904:	2001      	movs	r0, #1
 8011906:	f7f8 fca1 	bl	800a24c <vTaskDelay>
		atkpSendPeriod();
 801190a:	e7f9      	b.n	8011900 <atkpTxTask+0x8>

0801190c <atkpRxAnlTask>:
	}
}

void atkpRxAnlTask(void *param)
{
 801190c:	b580      	push	{r7, lr}
 801190e:	b08a      	sub	sp, #40	; 0x28
 8011910:	af00      	add	r7, sp, #0
 8011912:	6078      	str	r0, [r7, #4]
	atkp_t p;
	while(1)
	{
		xQueueReceive(rxQueue, &p, portMAX_DELAY);
 8011914:	4b07      	ldr	r3, [pc, #28]	; (8011934 <atkpRxAnlTask+0x28>)
 8011916:	681b      	ldr	r3, [r3, #0]
 8011918:	f107 0108 	add.w	r1, r7, #8
 801191c:	f04f 32ff 	mov.w	r2, #4294967295
 8011920:	4618      	mov	r0, r3
 8011922:	f7f7 fecb 	bl	80096bc <xQueueReceive>
		atkpReceiveAnl(&p);
 8011926:	f107 0308 	add.w	r3, r7, #8
 801192a:	4618      	mov	r0, r3
 801192c:	f7ff fabe 	bl	8010eac <atkpReceiveAnl>
		xQueueReceive(rxQueue, &p, portMAX_DELAY);
 8011930:	e7f0      	b.n	8011914 <atkpRxAnlTask+0x8>
 8011932:	bf00      	nop
 8011934:	2000853c 	.word	0x2000853c

08011938 <atkpInit>:
	}
}

void atkpInit(void)
{
 8011938:	b580      	push	{r7, lr}
 801193a:	af00      	add	r7, sp, #0
	if(isInit) return;
 801193c:	4b0d      	ldr	r3, [pc, #52]	; (8011974 <atkpInit+0x3c>)
 801193e:	781b      	ldrb	r3, [r3, #0]
 8011940:	2b00      	cmp	r3, #0
 8011942:	d115      	bne.n	8011970 <atkpInit+0x38>
	rxQueue = xQueueCreate(ATKP_RX_QUEUE_SIZE, sizeof(atkp_t));
 8011944:	2200      	movs	r2, #0
 8011946:	2120      	movs	r1, #32
 8011948:	200a      	movs	r0, #10
 801194a:	f7f7 fc01 	bl	8009150 <xQueueGenericCreate>
 801194e:	4603      	mov	r3, r0
 8011950:	4a09      	ldr	r2, [pc, #36]	; (8011978 <atkpInit+0x40>)
 8011952:	6013      	str	r3, [r2, #0]
	ASSERT(rxQueue);
 8011954:	4b08      	ldr	r3, [pc, #32]	; (8011978 <atkpInit+0x40>)
 8011956:	681b      	ldr	r3, [r3, #0]
 8011958:	2b00      	cmp	r3, #0
 801195a:	d105      	bne.n	8011968 <atkpInit+0x30>
 801195c:	f240 2216 	movw	r2, #534	; 0x216
 8011960:	4906      	ldr	r1, [pc, #24]	; (801197c <atkpInit+0x44>)
 8011962:	4807      	ldr	r0, [pc, #28]	; (8011980 <atkpInit+0x48>)
 8011964:	f7fd f9c4 	bl	800ecf0 <assertFail>
	isInit = true;
 8011968:	4b02      	ldr	r3, [pc, #8]	; (8011974 <atkpInit+0x3c>)
 801196a:	2201      	movs	r2, #1
 801196c:	701a      	strb	r2, [r3, #0]
 801196e:	e000      	b.n	8011972 <atkpInit+0x3a>
	if(isInit) return;
 8011970:	bf00      	nop
}
 8011972:	bd80      	pop	{r7, pc}
 8011974:	20008539 	.word	0x20008539
 8011978:	2000853c 	.word	0x2000853c
 801197c:	0801caec 	.word	0x0801caec
 8011980:	0801cb08 	.word	0x0801cb08

08011984 <atkpReceivePacketBlocking>:

bool atkpReceivePacketBlocking(atkp_t *p)
{
 8011984:	b580      	push	{r7, lr}
 8011986:	b082      	sub	sp, #8
 8011988:	af00      	add	r7, sp, #0
 801198a:	6078      	str	r0, [r7, #4]
	ASSERT(p);
 801198c:	687b      	ldr	r3, [r7, #4]
 801198e:	2b00      	cmp	r3, #0
 8011990:	d105      	bne.n	801199e <atkpReceivePacketBlocking+0x1a>
 8011992:	f44f 7207 	mov.w	r2, #540	; 0x21c
 8011996:	4910      	ldr	r1, [pc, #64]	; (80119d8 <atkpReceivePacketBlocking+0x54>)
 8011998:	4810      	ldr	r0, [pc, #64]	; (80119dc <atkpReceivePacketBlocking+0x58>)
 801199a:	f7fd f9a9 	bl	800ecf0 <assertFail>
	ASSERT(p->dataLen <= ATKP_MAX_DATA_SIZE);
 801199e:	687b      	ldr	r3, [r7, #4]
 80119a0:	785b      	ldrb	r3, [r3, #1]
 80119a2:	2b1e      	cmp	r3, #30
 80119a4:	d905      	bls.n	80119b2 <atkpReceivePacketBlocking+0x2e>
 80119a6:	f240 221d 	movw	r2, #541	; 0x21d
 80119aa:	490b      	ldr	r1, [pc, #44]	; (80119d8 <atkpReceivePacketBlocking+0x54>)
 80119ac:	480c      	ldr	r0, [pc, #48]	; (80119e0 <atkpReceivePacketBlocking+0x5c>)
 80119ae:	f7fd f99f 	bl	800ecf0 <assertFail>
	return xQueueSend(rxQueue, p, portMAX_DELAY);	
 80119b2:	4b0c      	ldr	r3, [pc, #48]	; (80119e4 <atkpReceivePacketBlocking+0x60>)
 80119b4:	6818      	ldr	r0, [r3, #0]
 80119b6:	2300      	movs	r3, #0
 80119b8:	f04f 32ff 	mov.w	r2, #4294967295
 80119bc:	6879      	ldr	r1, [r7, #4]
 80119be:	f7f7 fc57 	bl	8009270 <xQueueGenericSend>
 80119c2:	4603      	mov	r3, r0
 80119c4:	2b00      	cmp	r3, #0
 80119c6:	bf14      	ite	ne
 80119c8:	2301      	movne	r3, #1
 80119ca:	2300      	moveq	r3, #0
 80119cc:	b2db      	uxtb	r3, r3
}
 80119ce:	4618      	mov	r0, r3
 80119d0:	3708      	adds	r7, #8
 80119d2:	46bd      	mov	sp, r7
 80119d4:	bd80      	pop	{r7, pc}
 80119d6:	bf00      	nop
 80119d8:	0801caec 	.word	0x0801caec
 80119dc:	0801cb10 	.word	0x0801cb10
 80119e0:	0801cb14 	.word	0x0801cb14
 80119e4:	2000853c 	.word	0x2000853c

080119e8 <consoleInit>:
static const char fullMsg[] = "<F>\n";
static bool isInit;


void consoleInit()
{
 80119e8:	b580      	push	{r7, lr}
 80119ea:	af00      	add	r7, sp, #0
	if (isInit) return;
 80119ec:	4b11      	ldr	r3, [pc, #68]	; (8011a34 <consoleInit+0x4c>)
 80119ee:	781b      	ldrb	r3, [r3, #0]
 80119f0:	2b00      	cmp	r3, #0
 80119f2:	d11c      	bne.n	8011a2e <consoleInit+0x46>

	messageToPrint.msgID = UP_PRINTF;
 80119f4:	4b10      	ldr	r3, [pc, #64]	; (8011a38 <consoleInit+0x50>)
 80119f6:	2251      	movs	r2, #81	; 0x51
 80119f8:	701a      	strb	r2, [r3, #0]
	messageToPrint.dataLen = 0;
 80119fa:	4b0f      	ldr	r3, [pc, #60]	; (8011a38 <consoleInit+0x50>)
 80119fc:	2200      	movs	r2, #0
 80119fe:	705a      	strb	r2, [r3, #1]
	vSemaphoreCreateBinary(synch);
 8011a00:	2203      	movs	r2, #3
 8011a02:	2100      	movs	r1, #0
 8011a04:	2001      	movs	r0, #1
 8011a06:	f7f7 fba3 	bl	8009150 <xQueueGenericCreate>
 8011a0a:	4603      	mov	r3, r0
 8011a0c:	4a0b      	ldr	r2, [pc, #44]	; (8011a3c <consoleInit+0x54>)
 8011a0e:	6013      	str	r3, [r2, #0]
 8011a10:	4b0a      	ldr	r3, [pc, #40]	; (8011a3c <consoleInit+0x54>)
 8011a12:	681b      	ldr	r3, [r3, #0]
 8011a14:	2b00      	cmp	r3, #0
 8011a16:	d006      	beq.n	8011a26 <consoleInit+0x3e>
 8011a18:	4b08      	ldr	r3, [pc, #32]	; (8011a3c <consoleInit+0x54>)
 8011a1a:	6818      	ldr	r0, [r3, #0]
 8011a1c:	2300      	movs	r3, #0
 8011a1e:	2200      	movs	r2, #0
 8011a20:	2100      	movs	r1, #0
 8011a22:	f7f7 fc25 	bl	8009270 <xQueueGenericSend>

	isInit = true;
 8011a26:	4b03      	ldr	r3, [pc, #12]	; (8011a34 <consoleInit+0x4c>)
 8011a28:	2201      	movs	r2, #1
 8011a2a:	701a      	strb	r2, [r3, #0]
 8011a2c:	e000      	b.n	8011a30 <consoleInit+0x48>
	if (isInit) return;
 8011a2e:	bf00      	nop
}
 8011a30:	bd80      	pop	{r7, pc}
 8011a32:	bf00      	nop
 8011a34:	20008544 	.word	0x20008544
 8011a38:	200090b4 	.word	0x200090b4
 8011a3c:	20008540 	.word	0x20008540

08011a40 <usblinkInit>:
static atkp_t rxPacket;
static xQueueHandle  txQueue;

/*usb*/
void usblinkInit()
{
 8011a40:	b580      	push	{r7, lr}
 8011a42:	af00      	add	r7, sp, #0
	if(isInit) return;
 8011a44:	4b0e      	ldr	r3, [pc, #56]	; (8011a80 <usblinkInit+0x40>)
 8011a46:	781b      	ldrb	r3, [r3, #0]
 8011a48:	2b00      	cmp	r3, #0
 8011a4a:	d116      	bne.n	8011a7a <usblinkInit+0x3a>
	
	usbd_cdc_vcp_Init();
 8011a4c:	f006 fe72 	bl	8018734 <usbd_cdc_vcp_Init>
	
	/*USBLINK_TX_QUEUE_SIZE*/
	txQueue = xQueueCreate(USBLINK_TX_QUEUE_SIZE, sizeof(atkp_t));
 8011a50:	2200      	movs	r2, #0
 8011a52:	2120      	movs	r1, #32
 8011a54:	201e      	movs	r0, #30
 8011a56:	f7f7 fb7b 	bl	8009150 <xQueueGenericCreate>
 8011a5a:	4603      	mov	r3, r0
 8011a5c:	4a09      	ldr	r2, [pc, #36]	; (8011a84 <usblinkInit+0x44>)
 8011a5e:	6013      	str	r3, [r2, #0]
	ASSERT(txQueue);
 8011a60:	4b08      	ldr	r3, [pc, #32]	; (8011a84 <usblinkInit+0x44>)
 8011a62:	681b      	ldr	r3, [r3, #0]
 8011a64:	2b00      	cmp	r3, #0
 8011a66:	d104      	bne.n	8011a72 <usblinkInit+0x32>
 8011a68:	222b      	movs	r2, #43	; 0x2b
 8011a6a:	4907      	ldr	r1, [pc, #28]	; (8011a88 <usblinkInit+0x48>)
 8011a6c:	4807      	ldr	r0, [pc, #28]	; (8011a8c <usblinkInit+0x4c>)
 8011a6e:	f7fd f93f 	bl	800ecf0 <assertFail>
	isInit = true;
 8011a72:	4b03      	ldr	r3, [pc, #12]	; (8011a80 <usblinkInit+0x40>)
 8011a74:	2201      	movs	r2, #1
 8011a76:	701a      	strb	r2, [r3, #0]
 8011a78:	e000      	b.n	8011a7c <usblinkInit+0x3c>
	if(isInit) return;
 8011a7a:	bf00      	nop
}
 8011a7c:	bd80      	pop	{r7, pc}
 8011a7e:	bf00      	nop
 8011a80:	20008546 	.word	0x20008546
 8011a84:	20008568 	.word	0x20008568
 8011a88:	0801cb38 	.word	0x0801cb38
 8011a8c:	0801cb58 	.word	0x0801cb58

08011a90 <usblinkSendPacket>:

/*usbatkpPacket*/
bool usblinkSendPacket(const atkp_t *p)
{
 8011a90:	b580      	push	{r7, lr}
 8011a92:	b082      	sub	sp, #8
 8011a94:	af00      	add	r7, sp, #0
 8011a96:	6078      	str	r0, [r7, #4]
	ASSERT(p);
 8011a98:	687b      	ldr	r3, [r7, #4]
 8011a9a:	2b00      	cmp	r3, #0
 8011a9c:	d104      	bne.n	8011aa8 <usblinkSendPacket+0x18>
 8011a9e:	2232      	movs	r2, #50	; 0x32
 8011aa0:	490e      	ldr	r1, [pc, #56]	; (8011adc <usblinkSendPacket+0x4c>)
 8011aa2:	480f      	ldr	r0, [pc, #60]	; (8011ae0 <usblinkSendPacket+0x50>)
 8011aa4:	f7fd f924 	bl	800ecf0 <assertFail>
	ASSERT(p->dataLen <= ATKP_MAX_DATA_SIZE);
 8011aa8:	687b      	ldr	r3, [r7, #4]
 8011aaa:	785b      	ldrb	r3, [r3, #1]
 8011aac:	2b1e      	cmp	r3, #30
 8011aae:	d904      	bls.n	8011aba <usblinkSendPacket+0x2a>
 8011ab0:	2233      	movs	r2, #51	; 0x33
 8011ab2:	490a      	ldr	r1, [pc, #40]	; (8011adc <usblinkSendPacket+0x4c>)
 8011ab4:	480b      	ldr	r0, [pc, #44]	; (8011ae4 <usblinkSendPacket+0x54>)
 8011ab6:	f7fd f91b 	bl	800ecf0 <assertFail>
	return xQueueSend(txQueue, p, 0);	
 8011aba:	4b0b      	ldr	r3, [pc, #44]	; (8011ae8 <usblinkSendPacket+0x58>)
 8011abc:	6818      	ldr	r0, [r3, #0]
 8011abe:	2300      	movs	r3, #0
 8011ac0:	2200      	movs	r2, #0
 8011ac2:	6879      	ldr	r1, [r7, #4]
 8011ac4:	f7f7 fbd4 	bl	8009270 <xQueueGenericSend>
 8011ac8:	4603      	mov	r3, r0
 8011aca:	2b00      	cmp	r3, #0
 8011acc:	bf14      	ite	ne
 8011ace:	2301      	movne	r3, #1
 8011ad0:	2300      	moveq	r3, #0
 8011ad2:	b2db      	uxtb	r3, r3
}
 8011ad4:	4618      	mov	r0, r3
 8011ad6:	3708      	adds	r7, #8
 8011ad8:	46bd      	mov	sp, r7
 8011ada:	bd80      	pop	{r7, pc}
 8011adc:	0801cb38 	.word	0x0801cb38
 8011ae0:	0801cb60 	.word	0x0801cb60
 8011ae4:	0801cb64 	.word	0x0801cb64
 8011ae8:	20008568 	.word	0x20008568

08011aec <usblinkTxTask>:
	return (USBLINK_TX_QUEUE_SIZE - uxQueueMessagesWaiting(txQueue));
}

//USBATKPPacket
void usblinkTxTask(void *param)
{
 8011aec:	b580      	push	{r7, lr}
 8011aee:	b09e      	sub	sp, #120	; 0x78
 8011af0:	af00      	add	r7, sp, #0
 8011af2:	6078      	str	r0, [r7, #4]
	u8 sendBuffer[64];
	u8 cksum;
	u8 dataLen;
	while(1)
	{
		xQueueReceive(txQueue, &p, portMAX_DELAY);
 8011af4:	4b28      	ldr	r3, [pc, #160]	; (8011b98 <usblinkTxTask+0xac>)
 8011af6:	681b      	ldr	r3, [r3, #0]
 8011af8:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 8011afc:	f04f 32ff 	mov.w	r2, #4294967295
 8011b00:	4618      	mov	r0, r3
 8011b02:	f7f7 fddb 	bl	80096bc <xQueueReceive>
		
		sendBuffer[0] = UP_BYTE1;
 8011b06:	23aa      	movs	r3, #170	; 0xaa
 8011b08:	733b      	strb	r3, [r7, #12]
		sendBuffer[1] = UP_BYTE2;
 8011b0a:	23aa      	movs	r3, #170	; 0xaa
 8011b0c:	737b      	strb	r3, [r7, #13]
		sendBuffer[2] = p.msgID;
 8011b0e:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8011b12:	73bb      	strb	r3, [r7, #14]
		sendBuffer[3] = p.dataLen;
 8011b14:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8011b18:	73fb      	strb	r3, [r7, #15]
		memcpy(&sendBuffer[4], p.data, p.dataLen);
 8011b1a:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8011b1e:	461a      	mov	r2, r3
 8011b20:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8011b24:	1c99      	adds	r1, r3, #2
 8011b26:	f107 030c 	add.w	r3, r7, #12
 8011b2a:	3304      	adds	r3, #4
 8011b2c:	4618      	mov	r0, r3
 8011b2e:	f006 fff3 	bl	8018b18 <memcpy>
		cksum = 0;
 8011b32:	2300      	movs	r3, #0
 8011b34:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		for (int i = 0; i < p.dataLen+4; i++)
 8011b38:	2300      	movs	r3, #0
 8011b3a:	673b      	str	r3, [r7, #112]	; 0x70
 8011b3c:	e00c      	b.n	8011b58 <usblinkTxTask+0x6c>
		{
			cksum += sendBuffer[i];
 8011b3e:	f107 020c 	add.w	r2, r7, #12
 8011b42:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8011b44:	4413      	add	r3, r2
 8011b46:	781a      	ldrb	r2, [r3, #0]
 8011b48:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8011b4c:	4413      	add	r3, r2
 8011b4e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		for (int i = 0; i < p.dataLen+4; i++)
 8011b52:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8011b54:	3301      	adds	r3, #1
 8011b56:	673b      	str	r3, [r7, #112]	; 0x70
 8011b58:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8011b5c:	3303      	adds	r3, #3
 8011b5e:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8011b60:	429a      	cmp	r2, r3
 8011b62:	ddec      	ble.n	8011b3e <usblinkTxTask+0x52>
		}
		dataLen = p.dataLen + 5;
 8011b64:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8011b68:	3305      	adds	r3, #5
 8011b6a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		sendBuffer[dataLen - 1] = cksum;
 8011b6e:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8011b72:	3b01      	subs	r3, #1
 8011b74:	f107 0278 	add.w	r2, r7, #120	; 0x78
 8011b78:	4413      	add	r3, r2
 8011b7a:	f897 2077 	ldrb.w	r2, [r7, #119]	; 0x77
 8011b7e:	f803 2c6c 	strb.w	r2, [r3, #-108]
		usbsendData(sendBuffer, dataLen);
 8011b82:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8011b86:	b29a      	uxth	r2, r3
 8011b88:	f107 030c 	add.w	r3, r7, #12
 8011b8c:	4611      	mov	r1, r2
 8011b8e:	4618      	mov	r0, r3
 8011b90:	f006 fe0c 	bl	80187ac <usbsendData>
		xQueueReceive(txQueue, &p, portMAX_DELAY);
 8011b94:	e7ae      	b.n	8011af4 <usblinkTxTask+0x8>
 8011b96:	bf00      	nop
 8011b98:	20008568 	.word	0x20008568

08011b9c <usblinkRxTask>:
	}
}

//USBATKPPacket
void usblinkRxTask(void *param)
{
 8011b9c:	b580      	push	{r7, lr}
 8011b9e:	b084      	sub	sp, #16
 8011ba0:	af00      	add	r7, sp, #0
 8011ba2:	6078      	str	r0, [r7, #4]
	u8 c;
	u8 dataIndex = 0;
 8011ba4:	2300      	movs	r3, #0
 8011ba6:	73fb      	strb	r3, [r7, #15]
	u8 cksum = 0;
 8011ba8:	2300      	movs	r3, #0
 8011baa:	73bb      	strb	r3, [r7, #14]
	rxState = waitForStartByte1;
 8011bac:	4b45      	ldr	r3, [pc, #276]	; (8011cc4 <usblinkRxTask+0x128>)
 8011bae:	2200      	movs	r2, #0
 8011bb0:	701a      	strb	r2, [r3, #0]
	while(1)
	{
		if (usbGetDataWithTimout(&c))
 8011bb2:	f107 030d 	add.w	r3, r7, #13
 8011bb6:	4618      	mov	r0, r3
 8011bb8:	f006 fddc 	bl	8018774 <usbGetDataWithTimout>
 8011bbc:	4603      	mov	r3, r0
 8011bbe:	2b00      	cmp	r3, #0
 8011bc0:	d07a      	beq.n	8011cb8 <usblinkRxTask+0x11c>
		{
			switch(rxState)
 8011bc2:	4b40      	ldr	r3, [pc, #256]	; (8011cc4 <usblinkRxTask+0x128>)
 8011bc4:	781b      	ldrb	r3, [r3, #0]
 8011bc6:	2b05      	cmp	r3, #5
 8011bc8:	d870      	bhi.n	8011cac <usblinkRxTask+0x110>
 8011bca:	a201      	add	r2, pc, #4	; (adr r2, 8011bd0 <usblinkRxTask+0x34>)
 8011bcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011bd0:	08011be9 	.word	0x08011be9
 8011bd4:	08011c01 	.word	0x08011c01
 8011bd8:	08011c1b 	.word	0x08011c1b
 8011bdc:	08011c31 	.word	0x08011c31
 8011be0:	08011c63 	.word	0x08011c63
 8011be4:	08011c8f 	.word	0x08011c8f
			{
				case waitForStartByte1:
					rxState = (c == DOWN_BYTE1) ? waitForStartByte2 : waitForStartByte1;
 8011be8:	7b7b      	ldrb	r3, [r7, #13]
 8011bea:	2baa      	cmp	r3, #170	; 0xaa
 8011bec:	bf0c      	ite	eq
 8011bee:	2301      	moveq	r3, #1
 8011bf0:	2300      	movne	r3, #0
 8011bf2:	b2db      	uxtb	r3, r3
 8011bf4:	461a      	mov	r2, r3
 8011bf6:	4b33      	ldr	r3, [pc, #204]	; (8011cc4 <usblinkRxTask+0x128>)
 8011bf8:	701a      	strb	r2, [r3, #0]
					cksum = c;
 8011bfa:	7b7b      	ldrb	r3, [r7, #13]
 8011bfc:	73bb      	strb	r3, [r7, #14]
					break;
 8011bfe:	e060      	b.n	8011cc2 <usblinkRxTask+0x126>
				case waitForStartByte2:
					rxState = (c == DOWN_BYTE2) ? waitForMsgID : waitForStartByte1;
 8011c00:	7b7b      	ldrb	r3, [r7, #13]
 8011c02:	2baf      	cmp	r3, #175	; 0xaf
 8011c04:	d101      	bne.n	8011c0a <usblinkRxTask+0x6e>
 8011c06:	2202      	movs	r2, #2
 8011c08:	e000      	b.n	8011c0c <usblinkRxTask+0x70>
 8011c0a:	2200      	movs	r2, #0
 8011c0c:	4b2d      	ldr	r3, [pc, #180]	; (8011cc4 <usblinkRxTask+0x128>)
 8011c0e:	701a      	strb	r2, [r3, #0]
					cksum += c;
 8011c10:	7b7a      	ldrb	r2, [r7, #13]
 8011c12:	7bbb      	ldrb	r3, [r7, #14]
 8011c14:	4413      	add	r3, r2
 8011c16:	73bb      	strb	r3, [r7, #14]
					break;
 8011c18:	e053      	b.n	8011cc2 <usblinkRxTask+0x126>
				case waitForMsgID:
					rxPacket.msgID = c;
 8011c1a:	7b7a      	ldrb	r2, [r7, #13]
 8011c1c:	4b2a      	ldr	r3, [pc, #168]	; (8011cc8 <usblinkRxTask+0x12c>)
 8011c1e:	701a      	strb	r2, [r3, #0]
					rxState = waitForDataLength;
 8011c20:	4b28      	ldr	r3, [pc, #160]	; (8011cc4 <usblinkRxTask+0x128>)
 8011c22:	2203      	movs	r2, #3
 8011c24:	701a      	strb	r2, [r3, #0]
					cksum += c;
 8011c26:	7b7a      	ldrb	r2, [r7, #13]
 8011c28:	7bbb      	ldrb	r3, [r7, #14]
 8011c2a:	4413      	add	r3, r2
 8011c2c:	73bb      	strb	r3, [r7, #14]
					break;
 8011c2e:	e048      	b.n	8011cc2 <usblinkRxTask+0x126>
				case waitForDataLength:
					if (c <= ATKP_MAX_DATA_SIZE)
 8011c30:	7b7b      	ldrb	r3, [r7, #13]
 8011c32:	2b1e      	cmp	r3, #30
 8011c34:	d811      	bhi.n	8011c5a <usblinkRxTask+0xbe>
					{
						rxPacket.dataLen = c;
 8011c36:	7b7a      	ldrb	r2, [r7, #13]
 8011c38:	4b23      	ldr	r3, [pc, #140]	; (8011cc8 <usblinkRxTask+0x12c>)
 8011c3a:	705a      	strb	r2, [r3, #1]
						dataIndex = 0;
 8011c3c:	2300      	movs	r3, #0
 8011c3e:	73fb      	strb	r3, [r7, #15]
						rxState = (c > 0) ? waitForData : waitForChksum1;	/*c=0,01*/
 8011c40:	7b7b      	ldrb	r3, [r7, #13]
 8011c42:	2b00      	cmp	r3, #0
 8011c44:	d001      	beq.n	8011c4a <usblinkRxTask+0xae>
 8011c46:	2204      	movs	r2, #4
 8011c48:	e000      	b.n	8011c4c <usblinkRxTask+0xb0>
 8011c4a:	2205      	movs	r2, #5
 8011c4c:	4b1d      	ldr	r3, [pc, #116]	; (8011cc4 <usblinkRxTask+0x128>)
 8011c4e:	701a      	strb	r2, [r3, #0]
						cksum += c;
 8011c50:	7b7a      	ldrb	r2, [r7, #13]
 8011c52:	7bbb      	ldrb	r3, [r7, #14]
 8011c54:	4413      	add	r3, r2
 8011c56:	73bb      	strb	r3, [r7, #14]
					} else 
					{
						rxState = waitForStartByte1;
					}
					break;
 8011c58:	e033      	b.n	8011cc2 <usblinkRxTask+0x126>
						rxState = waitForStartByte1;
 8011c5a:	4b1a      	ldr	r3, [pc, #104]	; (8011cc4 <usblinkRxTask+0x128>)
 8011c5c:	2200      	movs	r2, #0
 8011c5e:	701a      	strb	r2, [r3, #0]
					break;
 8011c60:	e02f      	b.n	8011cc2 <usblinkRxTask+0x126>
				case waitForData:
					rxPacket.data[dataIndex] = c;
 8011c62:	7bfb      	ldrb	r3, [r7, #15]
 8011c64:	7b79      	ldrb	r1, [r7, #13]
 8011c66:	4a18      	ldr	r2, [pc, #96]	; (8011cc8 <usblinkRxTask+0x12c>)
 8011c68:	4413      	add	r3, r2
 8011c6a:	460a      	mov	r2, r1
 8011c6c:	709a      	strb	r2, [r3, #2]
					dataIndex++;
 8011c6e:	7bfb      	ldrb	r3, [r7, #15]
 8011c70:	3301      	adds	r3, #1
 8011c72:	73fb      	strb	r3, [r7, #15]
					cksum += c;
 8011c74:	7b7a      	ldrb	r2, [r7, #13]
 8011c76:	7bbb      	ldrb	r3, [r7, #14]
 8011c78:	4413      	add	r3, r2
 8011c7a:	73bb      	strb	r3, [r7, #14]
					if (dataIndex == rxPacket.dataLen)
 8011c7c:	4b12      	ldr	r3, [pc, #72]	; (8011cc8 <usblinkRxTask+0x12c>)
 8011c7e:	785b      	ldrb	r3, [r3, #1]
 8011c80:	7bfa      	ldrb	r2, [r7, #15]
 8011c82:	429a      	cmp	r2, r3
 8011c84:	d11c      	bne.n	8011cc0 <usblinkRxTask+0x124>
					{
						rxState = waitForChksum1;
 8011c86:	4b0f      	ldr	r3, [pc, #60]	; (8011cc4 <usblinkRxTask+0x128>)
 8011c88:	2205      	movs	r2, #5
 8011c8a:	701a      	strb	r2, [r3, #0]
					}
					break;
 8011c8c:	e018      	b.n	8011cc0 <usblinkRxTask+0x124>
				case waitForChksum1:
					if (cksum == c)	/**/
 8011c8e:	7b7b      	ldrb	r3, [r7, #13]
 8011c90:	7bba      	ldrb	r2, [r7, #14]
 8011c92:	429a      	cmp	r2, r3
 8011c94:	d103      	bne.n	8011c9e <usblinkRxTask+0x102>
					{
						atkpReceivePacketBlocking(&rxPacket);
 8011c96:	480c      	ldr	r0, [pc, #48]	; (8011cc8 <usblinkRxTask+0x12c>)
 8011c98:	f7ff fe74 	bl	8011984 <atkpReceivePacketBlocking>
 8011c9c:	e002      	b.n	8011ca4 <usblinkRxTask+0x108>
					} 
					else	/**/
					{
						rxState = waitForStartByte1;	
 8011c9e:	4b09      	ldr	r3, [pc, #36]	; (8011cc4 <usblinkRxTask+0x128>)
 8011ca0:	2200      	movs	r2, #0
 8011ca2:	701a      	strb	r2, [r3, #0]
					}
					rxState = waitForStartByte1;
 8011ca4:	4b07      	ldr	r3, [pc, #28]	; (8011cc4 <usblinkRxTask+0x128>)
 8011ca6:	2200      	movs	r2, #0
 8011ca8:	701a      	strb	r2, [r3, #0]
					break;
 8011caa:	e00a      	b.n	8011cc2 <usblinkRxTask+0x126>
				default:
					ASSERT(0);
 8011cac:	2293      	movs	r2, #147	; 0x93
 8011cae:	4907      	ldr	r1, [pc, #28]	; (8011ccc <usblinkRxTask+0x130>)
 8011cb0:	4807      	ldr	r0, [pc, #28]	; (8011cd0 <usblinkRxTask+0x134>)
 8011cb2:	f7fd f81d 	bl	800ecf0 <assertFail>
					break;
 8011cb6:	e004      	b.n	8011cc2 <usblinkRxTask+0x126>
			}
		}
		else	/**/
		{
			rxState = waitForStartByte1;
 8011cb8:	4b02      	ldr	r3, [pc, #8]	; (8011cc4 <usblinkRxTask+0x128>)
 8011cba:	2200      	movs	r2, #0
 8011cbc:	701a      	strb	r2, [r3, #0]
 8011cbe:	e778      	b.n	8011bb2 <usblinkRxTask+0x16>
					break;
 8011cc0:	bf00      	nop
		if (usbGetDataWithTimout(&c))
 8011cc2:	e776      	b.n	8011bb2 <usblinkRxTask+0x16>
 8011cc4:	20008545 	.word	0x20008545
 8011cc8:	20008548 	.word	0x20008548
 8011ccc:	0801cb38 	.word	0x0801cb38
 8011cd0:	0801cb88 	.word	0x0801cb88

08011cd4 <configParamCksum>:
static bool isConfigParamOK = false;
static SemaphoreHandle_t  xSemaphore = NULL;
static u32 semaphoreGiveTime;

static u8 configParamCksum(configParam_t* data)
{
 8011cd4:	b480      	push	{r7}
 8011cd6:	b087      	sub	sp, #28
 8011cd8:	af00      	add	r7, sp, #0
 8011cda:	6078      	str	r0, [r7, #4]
	int i;
	u8 cksum=0;	
 8011cdc:	2300      	movs	r3, #0
 8011cde:	74fb      	strb	r3, [r7, #19]
	u8* c = (u8*)data;  	
 8011ce0:	687b      	ldr	r3, [r7, #4]
 8011ce2:	60fb      	str	r3, [r7, #12]
	size_t len=sizeof(configParam_t);
 8011ce4:	2398      	movs	r3, #152	; 0x98
 8011ce6:	60bb      	str	r3, [r7, #8]

	for (i=0; i<len; i++)
 8011ce8:	2300      	movs	r3, #0
 8011cea:	617b      	str	r3, [r7, #20]
 8011cec:	e009      	b.n	8011d02 <configParamCksum+0x2e>
		cksum += *(c++);
 8011cee:	68fb      	ldr	r3, [r7, #12]
 8011cf0:	1c5a      	adds	r2, r3, #1
 8011cf2:	60fa      	str	r2, [r7, #12]
 8011cf4:	781a      	ldrb	r2, [r3, #0]
 8011cf6:	7cfb      	ldrb	r3, [r7, #19]
 8011cf8:	4413      	add	r3, r2
 8011cfa:	74fb      	strb	r3, [r7, #19]
	for (i=0; i<len; i++)
 8011cfc:	697b      	ldr	r3, [r7, #20]
 8011cfe:	3301      	adds	r3, #1
 8011d00:	617b      	str	r3, [r7, #20]
 8011d02:	697b      	ldr	r3, [r7, #20]
 8011d04:	68ba      	ldr	r2, [r7, #8]
 8011d06:	429a      	cmp	r2, r3
 8011d08:	d8f1      	bhi.n	8011cee <configParamCksum+0x1a>
	cksum-=data->cksum;
 8011d0a:	687b      	ldr	r3, [r7, #4]
 8011d0c:	f893 3096 	ldrb.w	r3, [r3, #150]	; 0x96
 8011d10:	7cfa      	ldrb	r2, [r7, #19]
 8011d12:	1ad3      	subs	r3, r2, r3
 8011d14:	74fb      	strb	r3, [r7, #19]
	
	return cksum;
 8011d16:	7cfb      	ldrb	r3, [r7, #19]
}
 8011d18:	4618      	mov	r0, r3
 8011d1a:	371c      	adds	r7, #28
 8011d1c:	46bd      	mov	sp, r7
 8011d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d22:	4770      	bx	lr

08011d24 <configParamInit>:

void configParamInit(void)	/**/
{
 8011d24:	b580      	push	{r7, lr}
 8011d26:	af00      	add	r7, sp, #0
	if(isInit) return;
 8011d28:	4b3d      	ldr	r3, [pc, #244]	; (8011e20 <configParamInit+0xfc>)
 8011d2a:	781b      	ldrb	r3, [r3, #0]
 8011d2c:	2b00      	cmp	r3, #0
 8011d2e:	d174      	bne.n	8011e1a <configParamInit+0xf6>
	
	lenth=sizeof(configParam);
 8011d30:	4b3c      	ldr	r3, [pc, #240]	; (8011e24 <configParamInit+0x100>)
 8011d32:	2298      	movs	r2, #152	; 0x98
 8011d34:	601a      	str	r2, [r3, #0]
	lenth=lenth/4+(lenth%4 ? 1:0);
 8011d36:	4b3b      	ldr	r3, [pc, #236]	; (8011e24 <configParamInit+0x100>)
 8011d38:	681b      	ldr	r3, [r3, #0]
 8011d3a:	089b      	lsrs	r3, r3, #2
 8011d3c:	4a39      	ldr	r2, [pc, #228]	; (8011e24 <configParamInit+0x100>)
 8011d3e:	6812      	ldr	r2, [r2, #0]
 8011d40:	f002 0203 	and.w	r2, r2, #3
 8011d44:	2a00      	cmp	r2, #0
 8011d46:	d001      	beq.n	8011d4c <configParamInit+0x28>
 8011d48:	2201      	movs	r2, #1
 8011d4a:	e000      	b.n	8011d4e <configParamInit+0x2a>
 8011d4c:	2200      	movs	r2, #0
 8011d4e:	4413      	add	r3, r2
 8011d50:	4a34      	ldr	r2, [pc, #208]	; (8011e24 <configParamInit+0x100>)
 8011d52:	6013      	str	r3, [r2, #0]

	STMFLASH_Read(CONFIG_PARAM_ADDR, (u32 *)&configParam, lenth);
 8011d54:	4b33      	ldr	r3, [pc, #204]	; (8011e24 <configParamInit+0x100>)
 8011d56:	681b      	ldr	r3, [r3, #0]
 8011d58:	461a      	mov	r2, r3
 8011d5a:	4933      	ldr	r1, [pc, #204]	; (8011e28 <configParamInit+0x104>)
 8011d5c:	4833      	ldr	r0, [pc, #204]	; (8011e2c <configParamInit+0x108>)
 8011d5e:	f001 fae1 	bl	8013324 <STMFLASH_Read>
	
	if (configParam.version == VERSION)	/**/
 8011d62:	4b31      	ldr	r3, [pc, #196]	; (8011e28 <configParamInit+0x104>)
 8011d64:	781b      	ldrb	r3, [r3, #0]
 8011d66:	2b0b      	cmp	r3, #11
 8011d68:	d127      	bne.n	8011dba <configParamInit+0x96>
	{
		if(configParamCksum(&configParam) == configParam.cksum)	/**/
 8011d6a:	482f      	ldr	r0, [pc, #188]	; (8011e28 <configParamInit+0x104>)
 8011d6c:	f7ff ffb2 	bl	8011cd4 <configParamCksum>
 8011d70:	4603      	mov	r3, r0
 8011d72:	461a      	mov	r2, r3
 8011d74:	4b2c      	ldr	r3, [pc, #176]	; (8011e28 <configParamInit+0x104>)
 8011d76:	f893 3096 	ldrb.w	r3, [r3, #150]	; 0x96
 8011d7a:	429a      	cmp	r2, r3
 8011d7c:	d116      	bne.n	8011dac <configParamInit+0x88>
		{
			printf("Version V%1.1f check [OK]\r\n", configParam.version / 10.0f);
 8011d7e:	4b2a      	ldr	r3, [pc, #168]	; (8011e28 <configParamInit+0x104>)
 8011d80:	781b      	ldrb	r3, [r3, #0]
 8011d82:	ee07 3a90 	vmov	s15, r3
 8011d86:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011d8a:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8011d8e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8011d92:	ee16 0a90 	vmov	r0, s13
 8011d96:	f7ee fbd7 	bl	8000548 <__aeabi_f2d>
 8011d9a:	4602      	mov	r2, r0
 8011d9c:	460b      	mov	r3, r1
 8011d9e:	4824      	ldr	r0, [pc, #144]	; (8011e30 <configParamInit+0x10c>)
 8011da0:	f007 fb3a 	bl	8019418 <iprintf>
			isConfigParamOK = true;
 8011da4:	4b23      	ldr	r3, [pc, #140]	; (8011e34 <configParamInit+0x110>)
 8011da6:	2201      	movs	r2, #1
 8011da8:	701a      	strb	r2, [r3, #0]
 8011daa:	e009      	b.n	8011dc0 <configParamInit+0x9c>
		} else
		{
			printf("Version check [FAIL]\r\n");
 8011dac:	4822      	ldr	r0, [pc, #136]	; (8011e38 <configParamInit+0x114>)
 8011dae:	f007 fbb9 	bl	8019524 <puts>
			isConfigParamOK = false;
 8011db2:	4b20      	ldr	r3, [pc, #128]	; (8011e34 <configParamInit+0x110>)
 8011db4:	2200      	movs	r2, #0
 8011db6:	701a      	strb	r2, [r3, #0]
 8011db8:	e002      	b.n	8011dc0 <configParamInit+0x9c>
		}
	}
	else	/**/
	{
		isConfigParamOK = false;
 8011dba:	4b1e      	ldr	r3, [pc, #120]	; (8011e34 <configParamInit+0x110>)
 8011dbc:	2200      	movs	r2, #0
 8011dbe:	701a      	strb	r2, [r3, #0]
	}
	
	if(isConfigParamOK == false)	/**/
 8011dc0:	4b1c      	ldr	r3, [pc, #112]	; (8011e34 <configParamInit+0x110>)
 8011dc2:	781b      	ldrb	r3, [r3, #0]
 8011dc4:	f083 0301 	eor.w	r3, r3, #1
 8011dc8:	b2db      	uxtb	r3, r3
 8011dca:	2b00      	cmp	r3, #0
 8011dcc:	d019      	beq.n	8011e02 <configParamInit+0xde>
	{
		memcpy((u8 *)&configParam, (u8 *)&configParamDefault, sizeof(configParam));
 8011dce:	4a16      	ldr	r2, [pc, #88]	; (8011e28 <configParamInit+0x104>)
 8011dd0:	4b1a      	ldr	r3, [pc, #104]	; (8011e3c <configParamInit+0x118>)
 8011dd2:	4610      	mov	r0, r2
 8011dd4:	4619      	mov	r1, r3
 8011dd6:	2398      	movs	r3, #152	; 0x98
 8011dd8:	461a      	mov	r2, r3
 8011dda:	f006 fe9d 	bl	8018b18 <memcpy>
		configParam.cksum = configParamCksum(&configParam);				/**/
 8011dde:	4812      	ldr	r0, [pc, #72]	; (8011e28 <configParamInit+0x104>)
 8011de0:	f7ff ff78 	bl	8011cd4 <configParamCksum>
 8011de4:	4603      	mov	r3, r0
 8011de6:	461a      	mov	r2, r3
 8011de8:	4b0f      	ldr	r3, [pc, #60]	; (8011e28 <configParamInit+0x104>)
 8011dea:	f883 2096 	strb.w	r2, [r3, #150]	; 0x96
		STMFLASH_Write(CONFIG_PARAM_ADDR,(u32 *)&configParam, lenth);	/*stm32 flash*/
 8011dee:	4b0d      	ldr	r3, [pc, #52]	; (8011e24 <configParamInit+0x100>)
 8011df0:	681b      	ldr	r3, [r3, #0]
 8011df2:	461a      	mov	r2, r3
 8011df4:	490c      	ldr	r1, [pc, #48]	; (8011e28 <configParamInit+0x104>)
 8011df6:	480d      	ldr	r0, [pc, #52]	; (8011e2c <configParamInit+0x108>)
 8011df8:	f001 fa26 	bl	8013248 <STMFLASH_Write>
		isConfigParamOK=true;
 8011dfc:	4b0d      	ldr	r3, [pc, #52]	; (8011e34 <configParamInit+0x110>)
 8011dfe:	2201      	movs	r2, #1
 8011e00:	701a      	strb	r2, [r3, #0]
	}	
	
	xSemaphore = xSemaphoreCreateBinary();
 8011e02:	2203      	movs	r2, #3
 8011e04:	2100      	movs	r1, #0
 8011e06:	2001      	movs	r0, #1
 8011e08:	f7f7 f9a2 	bl	8009150 <xQueueGenericCreate>
 8011e0c:	4603      	mov	r3, r0
 8011e0e:	4a0c      	ldr	r2, [pc, #48]	; (8011e40 <configParamInit+0x11c>)
 8011e10:	6013      	str	r3, [r2, #0]
	
	isInit=true;
 8011e12:	4b03      	ldr	r3, [pc, #12]	; (8011e20 <configParamInit+0xfc>)
 8011e14:	2201      	movs	r2, #1
 8011e16:	701a      	strb	r2, [r3, #0]
 8011e18:	e000      	b.n	8011e1c <configParamInit+0xf8>
	if(isInit) return;
 8011e1a:	bf00      	nop
}
 8011e1c:	bd80      	pop	{r7, pc}
 8011e1e:	bf00      	nop
 8011e20:	20008570 	.word	0x20008570
 8011e24:	2000856c 	.word	0x2000856c
 8011e28:	200090d4 	.word	0x200090d4
 8011e2c:	080ff000 	.word	0x080ff000
 8011e30:	0801cb8c 	.word	0x0801cb8c
 8011e34:	20008571 	.word	0x20008571
 8011e38:	0801cba8 	.word	0x0801cba8
 8011e3c:	200000b8 	.word	0x200000b8
 8011e40:	20008574 	.word	0x20008574

08011e44 <configParamTask>:

void configParamTask(void* param)
{
 8011e44:	b580      	push	{r7, lr}
 8011e46:	b084      	sub	sp, #16
 8011e48:	af00      	add	r7, sp, #0
 8011e4a:	6078      	str	r0, [r7, #4]
	u8 cksum = 0;
 8011e4c:	2300      	movs	r3, #0
 8011e4e:	73fb      	strb	r3, [r7, #15]
	
	while(1) 
	{	
		xSemaphoreTake(xSemaphore, portMAX_DELAY);
 8011e50:	4b1d      	ldr	r3, [pc, #116]	; (8011ec8 <configParamTask+0x84>)
 8011e52:	681b      	ldr	r3, [r3, #0]
 8011e54:	f04f 31ff 	mov.w	r1, #4294967295
 8011e58:	4618      	mov	r0, r3
 8011e5a:	f7f7 fd0f 	bl	800987c <xQueueSemaphoreTake>
		
		for (;;)
		{
			if ((getSysTickCnt() - semaphoreGiveTime > 2000) && (!ARMING_FLAG(ARMED)))//2Flash
 8011e5e:	f7f0 fb6d 	bl	800253c <getSysTickCnt>
 8011e62:	4603      	mov	r3, r0
 8011e64:	461a      	mov	r2, r3
 8011e66:	4b19      	ldr	r3, [pc, #100]	; (8011ecc <configParamTask+0x88>)
 8011e68:	681b      	ldr	r3, [r3, #0]
 8011e6a:	1ad3      	subs	r3, r2, r3
 8011e6c:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8011e70:	d922      	bls.n	8011eb8 <configParamTask+0x74>
 8011e72:	4b17      	ldr	r3, [pc, #92]	; (8011ed0 <configParamTask+0x8c>)
 8011e74:	681b      	ldr	r3, [r3, #0]
 8011e76:	f003 0302 	and.w	r3, r3, #2
 8011e7a:	2b00      	cmp	r3, #0
 8011e7c:	d11c      	bne.n	8011eb8 <configParamTask+0x74>
			{
				cksum = configParamCksum(&configParam);
 8011e7e:	4815      	ldr	r0, [pc, #84]	; (8011ed4 <configParamTask+0x90>)
 8011e80:	f7ff ff28 	bl	8011cd4 <configParamCksum>
 8011e84:	4603      	mov	r3, r0
 8011e86:	73fb      	strb	r3, [r7, #15]
				if((configParam.cksum != cksum))
 8011e88:	4b12      	ldr	r3, [pc, #72]	; (8011ed4 <configParamTask+0x90>)
 8011e8a:	f893 3096 	ldrb.w	r3, [r3, #150]	; 0x96
 8011e8e:	7bfa      	ldrb	r2, [r7, #15]
 8011e90:	429a      	cmp	r2, r3
 8011e92:	d00a      	beq.n	8011eaa <configParamTask+0x66>
				{
					configParam.cksum = cksum;					
 8011e94:	4a0f      	ldr	r2, [pc, #60]	; (8011ed4 <configParamTask+0x90>)
 8011e96:	7bfb      	ldrb	r3, [r7, #15]
 8011e98:	f882 3096 	strb.w	r3, [r2, #150]	; 0x96
					STMFLASH_Write(CONFIG_PARAM_ADDR,(u32 *)&configParam, lenth);
 8011e9c:	4b0e      	ldr	r3, [pc, #56]	; (8011ed8 <configParamTask+0x94>)
 8011e9e:	681b      	ldr	r3, [r3, #0]
 8011ea0:	461a      	mov	r2, r3
 8011ea2:	490c      	ldr	r1, [pc, #48]	; (8011ed4 <configParamTask+0x90>)
 8011ea4:	480d      	ldr	r0, [pc, #52]	; (8011edc <configParamTask+0x98>)
 8011ea6:	f001 f9cf 	bl	8013248 <STMFLASH_Write>
				}
				DISABLE_STATE(FLASH_WRITING);
 8011eaa:	4b0d      	ldr	r3, [pc, #52]	; (8011ee0 <configParamTask+0x9c>)
 8011eac:	681b      	ldr	r3, [r3, #0]
 8011eae:	f023 0320 	bic.w	r3, r3, #32
 8011eb2:	4a0b      	ldr	r2, [pc, #44]	; (8011ee0 <configParamTask+0x9c>)
 8011eb4:	6013      	str	r3, [r2, #0]
 8011eb6:	e005      	b.n	8011ec4 <configParamTask+0x80>
			}
			else
			{
				xSemaphoreTake(xSemaphore, 100);
 8011eb8:	4b03      	ldr	r3, [pc, #12]	; (8011ec8 <configParamTask+0x84>)
 8011eba:	681b      	ldr	r3, [r3, #0]
 8011ebc:	2164      	movs	r1, #100	; 0x64
 8011ebe:	4618      	mov	r0, r3
 8011ec0:	f7f7 fcdc 	bl	800987c <xQueueSemaphoreTake>
			if ((getSysTickCnt() - semaphoreGiveTime > 2000) && (!ARMING_FLAG(ARMED)))//2Flash
 8011ec4:	e7cb      	b.n	8011e5e <configParamTask+0x1a>
 8011ec6:	bf00      	nop
 8011ec8:	20008574 	.word	0x20008574
 8011ecc:	20008578 	.word	0x20008578
 8011ed0:	20008630 	.word	0x20008630
 8011ed4:	200090d4 	.word	0x200090d4
 8011ed8:	2000856c 	.word	0x2000856c
 8011edc:	080ff000 	.word	0x080ff000
 8011ee0:	20008634 	.word	0x20008634

08011ee4 <saveConfigAndNotify>:
		}
	}
}

void saveConfigAndNotify(void)
{
 8011ee4:	b580      	push	{r7, lr}
 8011ee6:	af00      	add	r7, sp, #0
	if (!ARMING_FLAG(ARMED)) //Flash
 8011ee8:	4b0d      	ldr	r3, [pc, #52]	; (8011f20 <saveConfigAndNotify+0x3c>)
 8011eea:	681b      	ldr	r3, [r3, #0]
 8011eec:	f003 0302 	and.w	r3, r3, #2
 8011ef0:	2b00      	cmp	r3, #0
 8011ef2:	d112      	bne.n	8011f1a <saveConfigAndNotify+0x36>
	{
		//beeperConfirmationBeeps(1);
		xSemaphoreGive(xSemaphore);
 8011ef4:	4b0b      	ldr	r3, [pc, #44]	; (8011f24 <saveConfigAndNotify+0x40>)
 8011ef6:	6818      	ldr	r0, [r3, #0]
 8011ef8:	2300      	movs	r3, #0
 8011efa:	2200      	movs	r2, #0
 8011efc:	2100      	movs	r1, #0
 8011efe:	f7f7 f9b7 	bl	8009270 <xQueueGenericSend>
		semaphoreGiveTime = getSysTickCnt();
 8011f02:	f7f0 fb1b 	bl	800253c <getSysTickCnt>
 8011f06:	4603      	mov	r3, r0
 8011f08:	461a      	mov	r2, r3
 8011f0a:	4b07      	ldr	r3, [pc, #28]	; (8011f28 <saveConfigAndNotify+0x44>)
 8011f0c:	601a      	str	r2, [r3, #0]
		ENABLE_STATE(FLASH_WRITING);
 8011f0e:	4b07      	ldr	r3, [pc, #28]	; (8011f2c <saveConfigAndNotify+0x48>)
 8011f10:	681b      	ldr	r3, [r3, #0]
 8011f12:	f043 0320 	orr.w	r3, r3, #32
 8011f16:	4a05      	ldr	r2, [pc, #20]	; (8011f2c <saveConfigAndNotify+0x48>)
 8011f18:	6013      	str	r3, [r2, #0]
	}
}
 8011f1a:	bf00      	nop
 8011f1c:	bd80      	pop	{r7, pc}
 8011f1e:	bf00      	nop
 8011f20:	20008630 	.word	0x20008630
 8011f24:	20008574 	.word	0x20008574
 8011f28:	20008578 	.word	0x20008578
 8011f2c:	20008634 	.word	0x20008634

08011f30 <resetConfigParam>:

//
void resetConfigParam(void)
{
 8011f30:	b580      	push	{r7, lr}
 8011f32:	af00      	add	r7, sp, #0
	configParam = configParamDefault;
 8011f34:	4a05      	ldr	r2, [pc, #20]	; (8011f4c <resetConfigParam+0x1c>)
 8011f36:	4b06      	ldr	r3, [pc, #24]	; (8011f50 <resetConfigParam+0x20>)
 8011f38:	4610      	mov	r0, r2
 8011f3a:	4619      	mov	r1, r3
 8011f3c:	2398      	movs	r3, #152	; 0x98
 8011f3e:	461a      	mov	r2, r3
 8011f40:	f006 fdea 	bl	8018b18 <memcpy>
	saveConfigAndNotify();
 8011f44:	f7ff ffce 	bl	8011ee4 <saveConfigAndNotify>
}
 8011f48:	bf00      	nop
 8011f4a:	bd80      	pop	{r7, pc}
 8011f4c:	200090d4 	.word	0x200090d4
 8011f50:	200000b8 	.word	0x200000b8

08011f54 <adc1Init>:
volatile uint16_t adcValues;
extern DMA_HandleTypeDef hdma_adc1;
extern ADC_HandleTypeDef hadc1;

void adc1Init(void)
{
 8011f54:	b580      	push	{r7, lr}
 8011f56:	af00      	add	r7, sp, #0
	while(HAL_ADC_Start_DMA(&hadc1, &adcValues, 2))
 8011f58:	bf00      	nop
 8011f5a:	2202      	movs	r2, #2
 8011f5c:	4904      	ldr	r1, [pc, #16]	; (8011f70 <adc1Init+0x1c>)
 8011f5e:	4805      	ldr	r0, [pc, #20]	; (8011f74 <adc1Init+0x20>)
 8011f60:	f7f0 fd7c 	bl	8002a5c <HAL_ADC_Start_DMA>
 8011f64:	4603      	mov	r3, r0
 8011f66:	2b00      	cmp	r3, #0
 8011f68:	d1f7      	bne.n	8011f5a <adc1Init+0x6>
//
//    ADC_DMACmd(ADC1, ENABLE);
//	ADC_Cmd(ADC1, ENABLE);
//
//    ADC_SoftwareStartConv(ADC1);
}
 8011f6a:	bf00      	nop
 8011f6c:	bf00      	nop
 8011f6e:	bd80      	pop	{r7, pc}
 8011f70:	2000916c 	.word	0x2000916c
 8011f74:	20008a20 	.word	0x20008a20

08011f78 <beeperInit>:

static const beeperTableEntry_t *currentBeeperEntry = NULL;


void beeperInit(void)
{
 8011f78:	b580      	push	{r7, lr}
 8011f7a:	af00      	add	r7, sp, #0
//    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
//    GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
//    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
//    GPIO_Init(GPIOC, &GPIO_InitStructure);
//	GPIO_ResetBits(GPIOC, GPIO_Pin_13);
	BEEP_OFF;
 8011f7c:	2200      	movs	r2, #0
 8011f7e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8011f82:	4802      	ldr	r0, [pc, #8]	; (8011f8c <beeperInit+0x14>)
 8011f84:	f7f2 fb68 	bl	8004658 <HAL_GPIO_WritePin>
}
 8011f88:	bf00      	nop
 8011f8a:	bd80      	pop	{r7, pc}
 8011f8c:	40020800 	.word	0x40020800

08011f90 <beeperSilence>:

//
void beeperSilence(void)
{
 8011f90:	b580      	push	{r7, lr}
 8011f92:	af00      	add	r7, sp, #0
    BEEP_OFF;
 8011f94:	2200      	movs	r2, #0
 8011f96:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8011f9a:	480d      	ldr	r0, [pc, #52]	; (8011fd0 <beeperSilence+0x40>)
 8011f9c:	f7f2 fb5c 	bl	8004658 <HAL_GPIO_WritePin>
    beeperIsOn = 0;
 8011fa0:	4b0c      	ldr	r3, [pc, #48]	; (8011fd4 <beeperSilence+0x44>)
 8011fa2:	2200      	movs	r2, #0
 8011fa4:	701a      	strb	r2, [r3, #0]
    beeperNextToggleTime = 0;
 8011fa6:	4b0c      	ldr	r3, [pc, #48]	; (8011fd8 <beeperSilence+0x48>)
 8011fa8:	2200      	movs	r2, #0
 8011faa:	601a      	str	r2, [r3, #0]
    beeperPos = 0;
 8011fac:	4b0b      	ldr	r3, [pc, #44]	; (8011fdc <beeperSilence+0x4c>)
 8011fae:	2200      	movs	r2, #0
 8011fb0:	801a      	strh	r2, [r3, #0]
    currentBeeperEntry = NULL;
 8011fb2:	4b0b      	ldr	r3, [pc, #44]	; (8011fe0 <beeperSilence+0x50>)
 8011fb4:	2200      	movs	r2, #0
 8011fb6:	601a      	str	r2, [r3, #0]
	
	if (ledStripAllwaysON)
 8011fb8:	4b0a      	ldr	r3, [pc, #40]	; (8011fe4 <beeperSilence+0x54>)
 8011fba:	781b      	ldrb	r3, [r3, #0]
 8011fbc:	2b00      	cmp	r3, #0
 8011fbe:	d002      	beq.n	8011fc6 <beeperSilence+0x36>
		ledStripON();
 8011fc0:	f001 ff28 	bl	8013e14 <ledStripON>
	else
		ledStripOFF();
}
 8011fc4:	e001      	b.n	8011fca <beeperSilence+0x3a>
		ledStripOFF();
 8011fc6:	f001 ff33 	bl	8013e30 <ledStripOFF>
}
 8011fca:	bf00      	nop
 8011fcc:	bd80      	pop	{r7, pc}
 8011fce:	bf00      	nop
 8011fd0:	40020800 	.word	0x40020800
 8011fd4:	20008592 	.word	0x20008592
 8011fd8:	20008598 	.word	0x20008598
 8011fdc:	20008594 	.word	0x20008594
 8011fe0:	2000859c 	.word	0x2000859c
 8011fe4:	20000150 	.word	0x20000150

08011fe8 <beeper>:

//
void beeper(beeperMode_e mode)
{
 8011fe8:	b580      	push	{r7, lr}
 8011fea:	b086      	sub	sp, #24
 8011fec:	af00      	add	r7, sp, #0
 8011fee:	4603      	mov	r3, r0
 8011ff0:	71fb      	strb	r3, [r7, #7]
    if (mode == BEEPER_SILENCE) 
 8011ff2:	79fb      	ldrb	r3, [r7, #7]
 8011ff4:	2b00      	cmp	r3, #0
 8011ff6:	d102      	bne.n	8011ffe <beeper+0x16>
	{
        beeperSilence();
 8011ff8:	f7ff ffca 	bl	8011f90 <beeperSilence>
        return;
 8011ffc:	e036      	b.n	801206c <beeper+0x84>
    }

    const beeperTableEntry_t *selectedCandidate = NULL;
 8011ffe:	2300      	movs	r3, #0
 8012000:	617b      	str	r3, [r7, #20]
    for (uint32_t i = 0; i < BEEPER_TABLE_ENTRY_COUNT; i++) 
 8012002:	2300      	movs	r3, #0
 8012004:	613b      	str	r3, [r7, #16]
 8012006:	e01e      	b.n	8012046 <beeper+0x5e>
	{
        const beeperTableEntry_t *candidate = &beeperTable[i];
 8012008:	693b      	ldr	r3, [r7, #16]
 801200a:	00db      	lsls	r3, r3, #3
 801200c:	4a19      	ldr	r2, [pc, #100]	; (8012074 <beeper+0x8c>)
 801200e:	4413      	add	r3, r2
 8012010:	60fb      	str	r3, [r7, #12]
        if (candidate->mode != mode)//
 8012012:	68fb      	ldr	r3, [r7, #12]
 8012014:	781b      	ldrb	r3, [r3, #0]
 8012016:	79fa      	ldrb	r2, [r7, #7]
 8012018:	429a      	cmp	r2, r3
 801201a:	d003      	beq.n	8012024 <beeper+0x3c>
    for (uint32_t i = 0; i < BEEPER_TABLE_ENTRY_COUNT; i++) 
 801201c:	693b      	ldr	r3, [r7, #16]
 801201e:	3301      	adds	r3, #1
 8012020:	613b      	str	r3, [r7, #16]
 8012022:	e010      	b.n	8012046 <beeper+0x5e>
		{
            continue;
        }

        if (!currentBeeperEntry)//
 8012024:	4b14      	ldr	r3, [pc, #80]	; (8012078 <beeper+0x90>)
 8012026:	681b      	ldr	r3, [r3, #0]
 8012028:	2b00      	cmp	r3, #0
 801202a:	d102      	bne.n	8012032 <beeper+0x4a>
		{
            selectedCandidate = candidate;
 801202c:	68fb      	ldr	r3, [r7, #12]
 801202e:	617b      	str	r3, [r7, #20]
            break;
 8012030:	e00e      	b.n	8012050 <beeper+0x68>
        }

        if (candidate->priority < currentBeeperEntry->priority)//
 8012032:	68fb      	ldr	r3, [r7, #12]
 8012034:	785a      	ldrb	r2, [r3, #1]
 8012036:	4b10      	ldr	r3, [pc, #64]	; (8012078 <beeper+0x90>)
 8012038:	681b      	ldr	r3, [r3, #0]
 801203a:	785b      	ldrb	r3, [r3, #1]
 801203c:	429a      	cmp	r2, r3
 801203e:	d206      	bcs.n	801204e <beeper+0x66>
		{
            selectedCandidate = candidate;
 8012040:	68fb      	ldr	r3, [r7, #12]
 8012042:	617b      	str	r3, [r7, #20]
        }
		
        break;
 8012044:	e003      	b.n	801204e <beeper+0x66>
    for (uint32_t i = 0; i < BEEPER_TABLE_ENTRY_COUNT; i++) 
 8012046:	693b      	ldr	r3, [r7, #16]
 8012048:	2b17      	cmp	r3, #23
 801204a:	d9dd      	bls.n	8012008 <beeper+0x20>
 801204c:	e000      	b.n	8012050 <beeper+0x68>
        break;
 801204e:	bf00      	nop
    }

    if (!selectedCandidate) 
 8012050:	697b      	ldr	r3, [r7, #20]
 8012052:	2b00      	cmp	r3, #0
 8012054:	d009      	beq.n	801206a <beeper+0x82>
	{
        return;
    }

    currentBeeperEntry = selectedCandidate;
 8012056:	4a08      	ldr	r2, [pc, #32]	; (8012078 <beeper+0x90>)
 8012058:	697b      	ldr	r3, [r7, #20]
 801205a:	6013      	str	r3, [r2, #0]

    beeperPos = 0;
 801205c:	4b07      	ldr	r3, [pc, #28]	; (801207c <beeper+0x94>)
 801205e:	2200      	movs	r2, #0
 8012060:	801a      	strh	r2, [r3, #0]
    beeperNextToggleTime = 0;
 8012062:	4b07      	ldr	r3, [pc, #28]	; (8012080 <beeper+0x98>)
 8012064:	2200      	movs	r2, #0
 8012066:	601a      	str	r2, [r3, #0]
 8012068:	e000      	b.n	801206c <beeper+0x84>
        return;
 801206a:	bf00      	nop
}
 801206c:	3718      	adds	r7, #24
 801206e:	46bd      	mov	sp, r7
 8012070:	bd80      	pop	{r7, pc}
 8012072:	bf00      	nop
 8012074:	0801cd40 	.word	0x0801cd40
 8012078:	2000859c 	.word	0x2000859c
 801207c:	20008594 	.word	0x20008594
 8012080:	20008598 	.word	0x20008598

08012084 <beeperConfirmationBeeps>:
}

//20ms200ms
//beepCount
void beeperConfirmationBeeps(uint8_t beepCount)
{
 8012084:	b580      	push	{r7, lr}
 8012086:	b084      	sub	sp, #16
 8012088:	af00      	add	r7, sp, #0
 801208a:	4603      	mov	r3, r0
 801208c:	71fb      	strb	r3, [r7, #7]
    int i;
    int cLimit;

    i = 0;
 801208e:	2300      	movs	r3, #0
 8012090:	60fb      	str	r3, [r7, #12]
    cLimit = beepCount * 2;
 8012092:	79fb      	ldrb	r3, [r7, #7]
 8012094:	005b      	lsls	r3, r3, #1
 8012096:	60bb      	str	r3, [r7, #8]
    if (cLimit > MAX_MULTI_BEEPS)
 8012098:	68bb      	ldr	r3, [r7, #8]
 801209a:	2b14      	cmp	r3, #20
 801209c:	dd01      	ble.n	80120a2 <beeperConfirmationBeeps+0x1e>
        cLimit = MAX_MULTI_BEEPS;  //stay within array size
 801209e:	2314      	movs	r3, #20
 80120a0:	60bb      	str	r3, [r7, #8]
    do 
	{
        beep_multiBeeps[i++] = BEEPER_CONFIRMATION_BEEP_DURATION;       // 20ms beep
 80120a2:	68fb      	ldr	r3, [r7, #12]
 80120a4:	1c5a      	adds	r2, r3, #1
 80120a6:	60fa      	str	r2, [r7, #12]
 80120a8:	4a0c      	ldr	r2, [pc, #48]	; (80120dc <beeperConfirmationBeeps+0x58>)
 80120aa:	2102      	movs	r1, #2
 80120ac:	54d1      	strb	r1, [r2, r3]
        beep_multiBeeps[i++] = BEEPER_CONFIRMATION_BEEP_GAP_DURATION;   // 200ms pause
 80120ae:	68fb      	ldr	r3, [r7, #12]
 80120b0:	1c5a      	adds	r2, r3, #1
 80120b2:	60fa      	str	r2, [r7, #12]
 80120b4:	4a09      	ldr	r2, [pc, #36]	; (80120dc <beeperConfirmationBeeps+0x58>)
 80120b6:	2114      	movs	r1, #20
 80120b8:	54d1      	strb	r1, [r2, r3]
    } while (i < cLimit);
 80120ba:	68fa      	ldr	r2, [r7, #12]
 80120bc:	68bb      	ldr	r3, [r7, #8]
 80120be:	429a      	cmp	r2, r3
 80120c0:	dbef      	blt.n	80120a2 <beeperConfirmationBeeps+0x1e>
    beep_multiBeeps[i] = BEEPER_COMMAND_STOP;     //sequence end
 80120c2:	4a06      	ldr	r2, [pc, #24]	; (80120dc <beeperConfirmationBeeps+0x58>)
 80120c4:	68fb      	ldr	r3, [r7, #12]
 80120c6:	4413      	add	r3, r2
 80120c8:	22ff      	movs	r2, #255	; 0xff
 80120ca:	701a      	strb	r2, [r3, #0]
    beeper(BEEPER_MULTI_BEEPS);    //initiate sequence
 80120cc:	200f      	movs	r0, #15
 80120ce:	f7ff ff8b 	bl	8011fe8 <beeper>
}
 80120d2:	bf00      	nop
 80120d4:	3710      	adds	r7, #16
 80120d6:	46bd      	mov	sp, r7
 80120d8:	bd80      	pop	{r7, pc}
 80120da:	bf00      	nop
 80120dc:	2000857c 	.word	0x2000857c

080120e0 <setLedStripAllwaysIsON>:

//LED
void setLedStripAllwaysIsON(bool sate)
{
 80120e0:	b580      	push	{r7, lr}
 80120e2:	b082      	sub	sp, #8
 80120e4:	af00      	add	r7, sp, #0
 80120e6:	4603      	mov	r3, r0
 80120e8:	71fb      	strb	r3, [r7, #7]
	ledStripAllwaysON = sate;
 80120ea:	4a08      	ldr	r2, [pc, #32]	; (801210c <setLedStripAllwaysIsON+0x2c>)
 80120ec:	79fb      	ldrb	r3, [r7, #7]
 80120ee:	7013      	strb	r3, [r2, #0]
	if (ledStripAllwaysON)
 80120f0:	4b06      	ldr	r3, [pc, #24]	; (801210c <setLedStripAllwaysIsON+0x2c>)
 80120f2:	781b      	ldrb	r3, [r3, #0]
 80120f4:	2b00      	cmp	r3, #0
 80120f6:	d002      	beq.n	80120fe <setLedStripAllwaysIsON+0x1e>
		ledStripON();
 80120f8:	f001 fe8c 	bl	8013e14 <ledStripON>
	else
		ledStripOFF();
}
 80120fc:	e001      	b.n	8012102 <setLedStripAllwaysIsON+0x22>
		ledStripOFF();
 80120fe:	f001 fe97 	bl	8013e30 <ledStripOFF>
}
 8012102:	bf00      	nop
 8012104:	3708      	adds	r7, #8
 8012106:	46bd      	mov	sp, r7
 8012108:	bd80      	pop	{r7, pc}
 801210a:	bf00      	nop
 801210c:	20000150 	.word	0x20000150

08012110 <bmp280Init>:
s32 bmp280RawPressure = 0;
s32 bmp280RawTemperature = 0;
float baroTemperature,baroPressure;

bool bmp280Init(void)
{	
 8012110:	b580      	push	{r7, lr}
 8012112:	b086      	sub	sp, #24
 8012114:	af04      	add	r7, sp, #16
	if (isInit) return true;
 8012116:	4b33      	ldr	r3, [pc, #204]	; (80121e4 <bmp280Init+0xd4>)
 8012118:	781b      	ldrb	r3, [r3, #0]
 801211a:	2b00      	cmp	r3, #0
 801211c:	d001      	beq.n	8012122 <bmp280Init+0x12>
 801211e:	2301      	movs	r3, #1
 8012120:	e05b      	b.n	80121da <bmp280Init+0xca>
	u8 id = 0x00;
 8012122:	2300      	movs	r3, #0
 8012124:	70fb      	strb	r3, [r7, #3]
	u8 data = 0x00;
 8012126:	2300      	movs	r3, #0
 8012128:	70bb      	strb	r3, [r7, #2]
	for (int i=0; i<10; i++)
 801212a:	2300      	movs	r3, #0
 801212c:	607b      	str	r3, [r7, #4]
 801212e:	e015      	b.n	801215c <bmp280Init+0x4c>
	{
		HAL_I2C_Mem_Read(&hi2c1,BMP280_I2C_ADDR << 1,BMP280_CHIP_ID,I2C_MEMADD_SIZE_8BIT,&id,1,1000);//ID
 8012130:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8012134:	9302      	str	r3, [sp, #8]
 8012136:	2301      	movs	r3, #1
 8012138:	9301      	str	r3, [sp, #4]
 801213a:	1cfb      	adds	r3, r7, #3
 801213c:	9300      	str	r3, [sp, #0]
 801213e:	2301      	movs	r3, #1
 8012140:	22d0      	movs	r2, #208	; 0xd0
 8012142:	21ec      	movs	r1, #236	; 0xec
 8012144:	4828      	ldr	r0, [pc, #160]	; (80121e8 <bmp280Init+0xd8>)
 8012146:	f7f2 fd29 	bl	8004b9c <HAL_I2C_Mem_Read>
		if (id == BMP280_DEFAULT_CHIP_ID)
 801214a:	78fb      	ldrb	r3, [r7, #3]
 801214c:	2b58      	cmp	r3, #88	; 0x58
 801214e:	d009      	beq.n	8012164 <bmp280Init+0x54>
		{
			break;
		}
		HAL_Delay(10);
 8012150:	200a      	movs	r0, #10
 8012152:	f7f0 fc1b 	bl	800298c <HAL_Delay>
	for (int i=0; i<10; i++)
 8012156:	687b      	ldr	r3, [r7, #4]
 8012158:	3301      	adds	r3, #1
 801215a:	607b      	str	r3, [r7, #4]
 801215c:	687b      	ldr	r3, [r7, #4]
 801215e:	2b09      	cmp	r3, #9
 8012160:	dde6      	ble.n	8012130 <bmp280Init+0x20>
 8012162:	e000      	b.n	8012166 <bmp280Init+0x56>
			break;
 8012164:	bf00      	nop
	}
	
	if (id == BMP280_DEFAULT_CHIP_ID)//
 8012166:	78fb      	ldrb	r3, [r7, #3]
 8012168:	2b58      	cmp	r3, #88	; 0x58
 801216a:	d131      	bne.n	80121d0 <bmp280Init+0xc0>
	{
		HAL_I2C_Mem_Read(&hi2c1,BMP280_I2C_ADDR << 1,BMP280_TEMPERATURE_CALIB_DIG_T1_LSB_REG,I2C_MEMADD_SIZE_8BIT,(u8*)&bmp280Cal,24,1000);//
 801216c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8012170:	9302      	str	r3, [sp, #8]
 8012172:	2318      	movs	r3, #24
 8012174:	9301      	str	r3, [sp, #4]
 8012176:	4b1d      	ldr	r3, [pc, #116]	; (80121ec <bmp280Init+0xdc>)
 8012178:	9300      	str	r3, [sp, #0]
 801217a:	2301      	movs	r3, #1
 801217c:	2288      	movs	r2, #136	; 0x88
 801217e:	21ec      	movs	r1, #236	; 0xec
 8012180:	4819      	ldr	r0, [pc, #100]	; (80121e8 <bmp280Init+0xd8>)
 8012182:	f7f2 fd0b 	bl	8004b9c <HAL_I2C_Mem_Read>
		data = BMP280_MODE;
 8012186:	2377      	movs	r3, #119	; 0x77
 8012188:	70bb      	strb	r3, [r7, #2]
		HAL_I2C_Mem_Write(&hi2c1,BMP280_I2C_ADDR << 1,BMP280_CTRL_MEAS_REG,I2C_MEMADD_SIZE_8BIT,&data,1,1000);//
 801218a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 801218e:	9302      	str	r3, [sp, #8]
 8012190:	2301      	movs	r3, #1
 8012192:	9301      	str	r3, [sp, #4]
 8012194:	1cbb      	adds	r3, r7, #2
 8012196:	9300      	str	r3, [sp, #0]
 8012198:	2301      	movs	r3, #1
 801219a:	22f4      	movs	r2, #244	; 0xf4
 801219c:	21ec      	movs	r1, #236	; 0xec
 801219e:	4812      	ldr	r0, [pc, #72]	; (80121e8 <bmp280Init+0xd8>)
 80121a0:	f7f2 fc02 	bl	80049a8 <HAL_I2C_Mem_Write>
		data = BMP280_FILTER;
 80121a4:	2310      	movs	r3, #16
 80121a6:	70bb      	strb	r3, [r7, #2]
		HAL_I2C_Mem_Write(&hi2c1,BMP280_I2C_ADDR << 1,BMP280_CONFIG_REG,I2C_MEMADD_SIZE_8BIT,&data,1,1000);//IIR
 80121a8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80121ac:	9302      	str	r3, [sp, #8]
 80121ae:	2301      	movs	r3, #1
 80121b0:	9301      	str	r3, [sp, #4]
 80121b2:	1cbb      	adds	r3, r7, #2
 80121b4:	9300      	str	r3, [sp, #0]
 80121b6:	2301      	movs	r3, #1
 80121b8:	22f5      	movs	r2, #245	; 0xf5
 80121ba:	21ec      	movs	r1, #236	; 0xec
 80121bc:	480a      	ldr	r0, [pc, #40]	; (80121e8 <bmp280Init+0xd8>)
 80121be:	f7f2 fbf3 	bl	80049a8 <HAL_I2C_Mem_Write>
		isInit = true;
 80121c2:	4b08      	ldr	r3, [pc, #32]	; (80121e4 <bmp280Init+0xd4>)
 80121c4:	2201      	movs	r2, #1
 80121c6:	701a      	strb	r2, [r3, #0]
		printf("BMP280 I2C connection [OK].\n");
 80121c8:	4809      	ldr	r0, [pc, #36]	; (80121f0 <bmp280Init+0xe0>)
 80121ca:	f007 f9ab 	bl	8019524 <puts>
 80121ce:	e002      	b.n	80121d6 <bmp280Init+0xc6>
//		for(i=0;i<24;i++)
//			printf("Registor %2d: 0x%X\n",i,p[i]);
	}
    else
	{
		printf("BMP280 I2C connection [FAIL].\n");
 80121d0:	4808      	ldr	r0, [pc, #32]	; (80121f4 <bmp280Init+0xe4>)
 80121d2:	f007 f9a7 	bl	8019524 <puts>
	}

    return isInit;
 80121d6:	4b03      	ldr	r3, [pc, #12]	; (80121e4 <bmp280Init+0xd4>)
 80121d8:	781b      	ldrb	r3, [r3, #0]
}
 80121da:	4618      	mov	r0, r3
 80121dc:	3708      	adds	r7, #8
 80121de:	46bd      	mov	sp, r7
 80121e0:	bd80      	pop	{r7, pc}
 80121e2:	bf00      	nop
 80121e4:	200085a0 	.word	0x200085a0
 80121e8:	200088cc 	.word	0x200088cc
 80121ec:	20009178 	.word	0x20009178
 80121f0:	0801cbc0 	.word	0x0801cbc0
 80121f4:	0801cbdc 	.word	0x0801cbdc

080121f8 <bmp280GetPressure>:

void bmp280GetPressure(void)
{
 80121f8:	b580      	push	{r7, lr}
 80121fa:	b084      	sub	sp, #16
 80121fc:	af02      	add	r7, sp, #8
    u8 data[BMP280_DATA_FRAME_SIZE];
    if(!IICReadRegister(&hi2c1,BMP280_I2C_ADDR << 1,BMP280_PRESSURE_MSB_REG,I2C_MEMADD_SIZE_8BIT,&data[0],BMP280_DATA_FRAME_SIZE))
 80121fe:	2306      	movs	r3, #6
 8012200:	9301      	str	r3, [sp, #4]
 8012202:	463b      	mov	r3, r7
 8012204:	9300      	str	r3, [sp, #0]
 8012206:	2301      	movs	r3, #1
 8012208:	22f7      	movs	r2, #247	; 0xf7
 801220a:	21ec      	movs	r1, #236	; 0xec
 801220c:	4812      	ldr	r0, [pc, #72]	; (8012258 <bmp280GetPressure+0x60>)
 801220e:	f000 fbe3 	bl	80129d8 <IICReadRegister>
 8012212:	4603      	mov	r3, r0
 8012214:	f083 0301 	eor.w	r3, r3, #1
 8012218:	b2db      	uxtb	r3, r3
 801221a:	2b00      	cmp	r3, #0
 801221c:	d017      	beq.n	801224e <bmp280GetPressure+0x56>
    {
    	bmp280RawPressure = (s32)((((uint32_t)(data[0])) << 12) | (((uint32_t)(data[1])) << 4) | ((uint32_t)data[2] >> 4));
 801221e:	783b      	ldrb	r3, [r7, #0]
 8012220:	031a      	lsls	r2, r3, #12
 8012222:	787b      	ldrb	r3, [r7, #1]
 8012224:	011b      	lsls	r3, r3, #4
 8012226:	4313      	orrs	r3, r2
 8012228:	78ba      	ldrb	r2, [r7, #2]
 801222a:	0912      	lsrs	r2, r2, #4
 801222c:	b2d2      	uxtb	r2, r2
 801222e:	4313      	orrs	r3, r2
 8012230:	461a      	mov	r2, r3
 8012232:	4b0a      	ldr	r3, [pc, #40]	; (801225c <bmp280GetPressure+0x64>)
 8012234:	601a      	str	r2, [r3, #0]
    	bmp280RawTemperature = (s32)((((uint32_t)(data[3])) << 12) | (((uint32_t)(data[4])) << 4) | ((uint32_t)data[5] >> 4));
 8012236:	78fb      	ldrb	r3, [r7, #3]
 8012238:	031a      	lsls	r2, r3, #12
 801223a:	793b      	ldrb	r3, [r7, #4]
 801223c:	011b      	lsls	r3, r3, #4
 801223e:	4313      	orrs	r3, r2
 8012240:	797a      	ldrb	r2, [r7, #5]
 8012242:	0912      	lsrs	r2, r2, #4
 8012244:	b2d2      	uxtb	r2, r2
 8012246:	4313      	orrs	r3, r2
 8012248:	461a      	mov	r2, r3
 801224a:	4b05      	ldr	r3, [pc, #20]	; (8012260 <bmp280GetPressure+0x68>)
 801224c:	601a      	str	r2, [r3, #0]
    }
}
 801224e:	bf00      	nop
 8012250:	3708      	adds	r7, #8
 8012252:	46bd      	mov	sp, r7
 8012254:	bd80      	pop	{r7, pc}
 8012256:	bf00      	nop
 8012258:	200088cc 	.word	0x200088cc
 801225c:	200085a4 	.word	0x200085a4
 8012260:	200085a8 	.word	0x200085a8

08012264 <bmp280CompensateT>:

// Returns temperature in DegC, resolution is 0.01 DegC. Output value of "5123" equals 51.23 DegC
// t_fine carries fine temperature as global value
u32 bmp280CompensateT(s32 adcT)
{
 8012264:	b480      	push	{r7}
 8012266:	b087      	sub	sp, #28
 8012268:	af00      	add	r7, sp, #0
 801226a:	6078      	str	r0, [r7, #4]
    s32 var1, var2, T;

    var1 = ((((adcT >> 3) - ((s32)bmp280Cal.dig_T1 << 1))) * ((s32)bmp280Cal.dig_T2)) >> 11;
 801226c:	687b      	ldr	r3, [r7, #4]
 801226e:	10da      	asrs	r2, r3, #3
 8012270:	4b19      	ldr	r3, [pc, #100]	; (80122d8 <bmp280CompensateT+0x74>)
 8012272:	881b      	ldrh	r3, [r3, #0]
 8012274:	005b      	lsls	r3, r3, #1
 8012276:	1ad3      	subs	r3, r2, r3
 8012278:	4a17      	ldr	r2, [pc, #92]	; (80122d8 <bmp280CompensateT+0x74>)
 801227a:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 801227e:	fb02 f303 	mul.w	r3, r2, r3
 8012282:	12db      	asrs	r3, r3, #11
 8012284:	617b      	str	r3, [r7, #20]
    var2  = (((((adcT >> 4) - ((s32)bmp280Cal.dig_T1)) * ((adcT >> 4) - ((s32)bmp280Cal.dig_T1))) >> 12) * ((s32)bmp280Cal.dig_T3)) >> 14;
 8012286:	687b      	ldr	r3, [r7, #4]
 8012288:	111b      	asrs	r3, r3, #4
 801228a:	4a13      	ldr	r2, [pc, #76]	; (80122d8 <bmp280CompensateT+0x74>)
 801228c:	8812      	ldrh	r2, [r2, #0]
 801228e:	1a9b      	subs	r3, r3, r2
 8012290:	687a      	ldr	r2, [r7, #4]
 8012292:	1112      	asrs	r2, r2, #4
 8012294:	4910      	ldr	r1, [pc, #64]	; (80122d8 <bmp280CompensateT+0x74>)
 8012296:	8809      	ldrh	r1, [r1, #0]
 8012298:	1a52      	subs	r2, r2, r1
 801229a:	fb02 f303 	mul.w	r3, r2, r3
 801229e:	131b      	asrs	r3, r3, #12
 80122a0:	4a0d      	ldr	r2, [pc, #52]	; (80122d8 <bmp280CompensateT+0x74>)
 80122a2:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 80122a6:	fb02 f303 	mul.w	r3, r2, r3
 80122aa:	139b      	asrs	r3, r3, #14
 80122ac:	613b      	str	r3, [r7, #16]
    bmp280Cal.t_fine = var1 + var2;
 80122ae:	697a      	ldr	r2, [r7, #20]
 80122b0:	693b      	ldr	r3, [r7, #16]
 80122b2:	4413      	add	r3, r2
 80122b4:	4a08      	ldr	r2, [pc, #32]	; (80122d8 <bmp280CompensateT+0x74>)
 80122b6:	6193      	str	r3, [r2, #24]
    T = (bmp280Cal.t_fine * 5 + 128) >> 8;
 80122b8:	4b07      	ldr	r3, [pc, #28]	; (80122d8 <bmp280CompensateT+0x74>)
 80122ba:	699a      	ldr	r2, [r3, #24]
 80122bc:	4613      	mov	r3, r2
 80122be:	009b      	lsls	r3, r3, #2
 80122c0:	4413      	add	r3, r2
 80122c2:	3380      	adds	r3, #128	; 0x80
 80122c4:	121b      	asrs	r3, r3, #8
 80122c6:	60fb      	str	r3, [r7, #12]

    return T;
 80122c8:	68fb      	ldr	r3, [r7, #12]
}
 80122ca:	4618      	mov	r0, r3
 80122cc:	371c      	adds	r7, #28
 80122ce:	46bd      	mov	sp, r7
 80122d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122d4:	4770      	bx	lr
 80122d6:	bf00      	nop
 80122d8:	20009178 	.word	0x20009178

080122dc <bmp280CompensateP>:

// Returns pressure in Pa as unsigned 32 bit integer in Q24.8 format (24 integer bits and 8 fractional bits).
// Output value of "24674867" represents 24674867/256 = 96386.2 Pa = 963.862 hPa
u32 bmp280CompensateP(s32 adcP)
{
 80122dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80122e0:	b09a      	sub	sp, #104	; 0x68
 80122e2:	af00      	add	r7, sp, #0
 80122e4:	64f8      	str	r0, [r7, #76]	; 0x4c
    int64_t var1, var2, p;
    var1 = ((int64_t)bmp280Cal.t_fine) - 128000;
 80122e6:	4b6b      	ldr	r3, [pc, #428]	; (8012494 <bmp280CompensateP+0x1b8>)
 80122e8:	699b      	ldr	r3, [r3, #24]
 80122ea:	461a      	mov	r2, r3
 80122ec:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80122f0:	f5b2 34fa 	subs.w	r4, r2, #128000	; 0x1f400
 80122f4:	f143 35ff 	adc.w	r5, r3, #4294967295
 80122f8:	e9c7 4518 	strd	r4, r5, [r7, #96]	; 0x60
    var2 = var1 * var1 * (int64_t)bmp280Cal.dig_P6;
 80122fc:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80122fe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8012300:	fb03 f102 	mul.w	r1, r3, r2
 8012304:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8012306:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8012308:	fb03 f302 	mul.w	r3, r3, r2
 801230c:	18ca      	adds	r2, r1, r3
 801230e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8012310:	fba3 4503 	umull	r4, r5, r3, r3
 8012314:	1953      	adds	r3, r2, r5
 8012316:	461d      	mov	r5, r3
 8012318:	4b5e      	ldr	r3, [pc, #376]	; (8012494 <bmp280CompensateP+0x1b8>)
 801231a:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 801231e:	b21a      	sxth	r2, r3
 8012320:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8012324:	fb02 f005 	mul.w	r0, r2, r5
 8012328:	fb04 f103 	mul.w	r1, r4, r3
 801232c:	4401      	add	r1, r0
 801232e:	fba4 2302 	umull	r2, r3, r4, r2
 8012332:	4419      	add	r1, r3
 8012334:	460b      	mov	r3, r1
 8012336:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
 801233a:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
    var2 = var2 + ((var1*(int64_t)bmp280Cal.dig_P5) << 17);
 801233e:	4b55      	ldr	r3, [pc, #340]	; (8012494 <bmp280CompensateP+0x1b8>)
 8012340:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8012344:	b21a      	sxth	r2, r3
 8012346:	ea4f 73e2 	mov.w	r3, r2, asr #31
 801234a:	6e39      	ldr	r1, [r7, #96]	; 0x60
 801234c:	fb03 f001 	mul.w	r0, r3, r1
 8012350:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8012352:	fb02 f101 	mul.w	r1, r2, r1
 8012356:	4408      	add	r0, r1
 8012358:	6e39      	ldr	r1, [r7, #96]	; 0x60
 801235a:	fba1 2302 	umull	r2, r3, r1, r2
 801235e:	18c1      	adds	r1, r0, r3
 8012360:	460b      	mov	r3, r1
 8012362:	f04f 0000 	mov.w	r0, #0
 8012366:	f04f 0100 	mov.w	r1, #0
 801236a:	0459      	lsls	r1, r3, #17
 801236c:	ea41 31d2 	orr.w	r1, r1, r2, lsr #15
 8012370:	0450      	lsls	r0, r2, #17
 8012372:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8012376:	eb12 0800 	adds.w	r8, r2, r0
 801237a:	eb43 0901 	adc.w	r9, r3, r1
 801237e:	e9c7 8916 	strd	r8, r9, [r7, #88]	; 0x58
    var2 = var2 + (((int64_t)bmp280Cal.dig_P4) << 35);
 8012382:	4b44      	ldr	r3, [pc, #272]	; (8012494 <bmp280CompensateP+0x1b8>)
 8012384:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8012388:	b21a      	sxth	r2, r3
 801238a:	ea4f 73e2 	mov.w	r3, r2, asr #31
 801238e:	f04f 0000 	mov.w	r0, #0
 8012392:	f04f 0100 	mov.w	r1, #0
 8012396:	00d1      	lsls	r1, r2, #3
 8012398:	2000      	movs	r0, #0
 801239a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 801239e:	1814      	adds	r4, r2, r0
 80123a0:	61bc      	str	r4, [r7, #24]
 80123a2:	414b      	adcs	r3, r1
 80123a4:	61fb      	str	r3, [r7, #28]
 80123a6:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 80123aa:	e9c7 3416 	strd	r3, r4, [r7, #88]	; 0x58
    var1 = ((var1 * var1 * (int64_t)bmp280Cal.dig_P3) >> 8) + ((var1 * (int64_t)bmp280Cal.dig_P2) << 12);
 80123ae:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80123b0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80123b2:	fb03 f102 	mul.w	r1, r3, r2
 80123b6:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80123b8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80123ba:	fb03 f302 	mul.w	r3, r3, r2
 80123be:	18ca      	adds	r2, r1, r3
 80123c0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80123c2:	fba3 4503 	umull	r4, r5, r3, r3
 80123c6:	1953      	adds	r3, r2, r5
 80123c8:	461d      	mov	r5, r3
 80123ca:	4b32      	ldr	r3, [pc, #200]	; (8012494 <bmp280CompensateP+0x1b8>)
 80123cc:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80123d0:	b21a      	sxth	r2, r3
 80123d2:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80123d6:	fb02 f005 	mul.w	r0, r2, r5
 80123da:	fb04 f103 	mul.w	r1, r4, r3
 80123de:	4401      	add	r1, r0
 80123e0:	fba4 2302 	umull	r2, r3, r4, r2
 80123e4:	4419      	add	r1, r3
 80123e6:	460b      	mov	r3, r1
 80123e8:	f04f 0800 	mov.w	r8, #0
 80123ec:	f04f 0900 	mov.w	r9, #0
 80123f0:	ea4f 2812 	mov.w	r8, r2, lsr #8
 80123f4:	ea48 6803 	orr.w	r8, r8, r3, lsl #24
 80123f8:	ea4f 2923 	mov.w	r9, r3, asr #8
 80123fc:	4b25      	ldr	r3, [pc, #148]	; (8012494 <bmp280CompensateP+0x1b8>)
 80123fe:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8012402:	b21a      	sxth	r2, r3
 8012404:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8012408:	6e39      	ldr	r1, [r7, #96]	; 0x60
 801240a:	fb03 f001 	mul.w	r0, r3, r1
 801240e:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8012410:	fb02 f101 	mul.w	r1, r2, r1
 8012414:	1844      	adds	r4, r0, r1
 8012416:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8012418:	fba1 0102 	umull	r0, r1, r1, r2
 801241c:	1863      	adds	r3, r4, r1
 801241e:	4619      	mov	r1, r3
 8012420:	f04f 0200 	mov.w	r2, #0
 8012424:	f04f 0300 	mov.w	r3, #0
 8012428:	030b      	lsls	r3, r1, #12
 801242a:	ea43 5310 	orr.w	r3, r3, r0, lsr #20
 801242e:	0302      	lsls	r2, r0, #12
 8012430:	eb18 0102 	adds.w	r1, r8, r2
 8012434:	6139      	str	r1, [r7, #16]
 8012436:	eb49 0303 	adc.w	r3, r9, r3
 801243a:	617b      	str	r3, [r7, #20]
 801243c:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8012440:	e9c7 3418 	strd	r3, r4, [r7, #96]	; 0x60
    var1 = (((((int64_t)1) << 47) + var1)) * ((int64_t)bmp280Cal.dig_P1) >> 33;
 8012444:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8012448:	1c11      	adds	r1, r2, #0
 801244a:	6439      	str	r1, [r7, #64]	; 0x40
 801244c:	f543 4300 	adc.w	r3, r3, #32768	; 0x8000
 8012450:	647b      	str	r3, [r7, #68]	; 0x44
 8012452:	4b10      	ldr	r3, [pc, #64]	; (8012494 <bmp280CompensateP+0x1b8>)
 8012454:	88db      	ldrh	r3, [r3, #6]
 8012456:	b29a      	uxth	r2, r3
 8012458:	f04f 0300 	mov.w	r3, #0
 801245c:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	; 0x40
 8012460:	4629      	mov	r1, r5
 8012462:	fb02 f001 	mul.w	r0, r2, r1
 8012466:	4621      	mov	r1, r4
 8012468:	fb01 f103 	mul.w	r1, r1, r3
 801246c:	4401      	add	r1, r0
 801246e:	4620      	mov	r0, r4
 8012470:	fba0 2302 	umull	r2, r3, r0, r2
 8012474:	4419      	add	r1, r3
 8012476:	460b      	mov	r3, r1
 8012478:	f04f 0000 	mov.w	r0, #0
 801247c:	f04f 0100 	mov.w	r1, #0
 8012480:	1058      	asrs	r0, r3, #1
 8012482:	17d9      	asrs	r1, r3, #31
 8012484:	e9c7 0118 	strd	r0, r1, [r7, #96]	; 0x60
    if (var1 == 0)
 8012488:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 801248c:	4313      	orrs	r3, r2
 801248e:	d103      	bne.n	8012498 <bmp280CompensateP+0x1bc>
        return 0;
 8012490:	2300      	movs	r3, #0
 8012492:	e0e3      	b.n	801265c <bmp280CompensateP+0x380>
 8012494:	20009178 	.word	0x20009178
    p = 1048576 - adcP;
 8012498:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801249a:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 801249e:	461a      	mov	r2, r3
 80124a0:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80124a4:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
    p = (((p << 31) - var2) * 3125) / var1;
 80124a8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80124aa:	105b      	asrs	r3, r3, #1
 80124ac:	63fb      	str	r3, [r7, #60]	; 0x3c
 80124ae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80124b0:	07db      	lsls	r3, r3, #31
 80124b2:	63bb      	str	r3, [r7, #56]	; 0x38
 80124b4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80124b8:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	; 0x38
 80124bc:	4621      	mov	r1, r4
 80124be:	ebb1 0a02 	subs.w	sl, r1, r2
 80124c2:	4629      	mov	r1, r5
 80124c4:	eb61 0b03 	sbc.w	fp, r1, r3
 80124c8:	4652      	mov	r2, sl
 80124ca:	465b      	mov	r3, fp
 80124cc:	1891      	adds	r1, r2, r2
 80124ce:	60b9      	str	r1, [r7, #8]
 80124d0:	415b      	adcs	r3, r3
 80124d2:	60fb      	str	r3, [r7, #12]
 80124d4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80124d8:	eb12 020a 	adds.w	r2, r2, sl
 80124dc:	eb43 030b 	adc.w	r3, r3, fp
 80124e0:	f04f 0000 	mov.w	r0, #0
 80124e4:	f04f 0100 	mov.w	r1, #0
 80124e8:	0199      	lsls	r1, r3, #6
 80124ea:	ea41 6192 	orr.w	r1, r1, r2, lsr #26
 80124ee:	0190      	lsls	r0, r2, #6
 80124f0:	1812      	adds	r2, r2, r0
 80124f2:	eb41 0303 	adc.w	r3, r1, r3
 80124f6:	f04f 0000 	mov.w	r0, #0
 80124fa:	f04f 0100 	mov.w	r1, #0
 80124fe:	0099      	lsls	r1, r3, #2
 8012500:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8012504:	0090      	lsls	r0, r2, #2
 8012506:	4602      	mov	r2, r0
 8012508:	460b      	mov	r3, r1
 801250a:	eb12 020a 	adds.w	r2, r2, sl
 801250e:	eb43 030b 	adc.w	r3, r3, fp
 8012512:	f04f 0000 	mov.w	r0, #0
 8012516:	f04f 0100 	mov.w	r1, #0
 801251a:	0099      	lsls	r1, r3, #2
 801251c:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8012520:	0090      	lsls	r0, r2, #2
 8012522:	4602      	mov	r2, r0
 8012524:	460b      	mov	r3, r1
 8012526:	eb12 010a 	adds.w	r1, r2, sl
 801252a:	6339      	str	r1, [r7, #48]	; 0x30
 801252c:	eb43 030b 	adc.w	r3, r3, fp
 8012530:	637b      	str	r3, [r7, #52]	; 0x34
 8012532:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8012536:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 801253a:	f7ee fb35 	bl	8000ba8 <__aeabi_ldivmod>
 801253e:	4602      	mov	r2, r0
 8012540:	460b      	mov	r3, r1
 8012542:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
    var1 = (((int64_t)bmp280Cal.dig_P9) * (p >> 13) * (p >> 13)) >> 25;
 8012546:	4b48      	ldr	r3, [pc, #288]	; (8012668 <bmp280CompensateP+0x38c>)
 8012548:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 801254c:	b218      	sxth	r0, r3
 801254e:	ea4f 71e0 	mov.w	r1, r0, asr #31
 8012552:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
 8012556:	f04f 0200 	mov.w	r2, #0
 801255a:	f04f 0300 	mov.w	r3, #0
 801255e:	0b62      	lsrs	r2, r4, #13
 8012560:	ea42 42c5 	orr.w	r2, r2, r5, lsl #19
 8012564:	136b      	asrs	r3, r5, #13
 8012566:	fb02 f501 	mul.w	r5, r2, r1
 801256a:	fb00 f403 	mul.w	r4, r0, r3
 801256e:	442c      	add	r4, r5
 8012570:	fba0 0102 	umull	r0, r1, r0, r2
 8012574:	1863      	adds	r3, r4, r1
 8012576:	4619      	mov	r1, r3
 8012578:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
 801257c:	f04f 0200 	mov.w	r2, #0
 8012580:	f04f 0300 	mov.w	r3, #0
 8012584:	0b62      	lsrs	r2, r4, #13
 8012586:	ea42 42c5 	orr.w	r2, r2, r5, lsl #19
 801258a:	136b      	asrs	r3, r5, #13
 801258c:	fb02 f501 	mul.w	r5, r2, r1
 8012590:	fb00 f403 	mul.w	r4, r0, r3
 8012594:	442c      	add	r4, r5
 8012596:	fba0 0102 	umull	r0, r1, r0, r2
 801259a:	1863      	adds	r3, r4, r1
 801259c:	4619      	mov	r1, r3
 801259e:	f04f 0200 	mov.w	r2, #0
 80125a2:	f04f 0300 	mov.w	r3, #0
 80125a6:	0e42      	lsrs	r2, r0, #25
 80125a8:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 80125ac:	164b      	asrs	r3, r1, #25
 80125ae:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
    var2 = (((int64_t)bmp280Cal.dig_P8) * p) >> 19;
 80125b2:	4b2d      	ldr	r3, [pc, #180]	; (8012668 <bmp280CompensateP+0x38c>)
 80125b4:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 80125b8:	b21a      	sxth	r2, r3
 80125ba:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80125be:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80125c0:	fb03 f001 	mul.w	r0, r3, r1
 80125c4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80125c6:	fb02 f101 	mul.w	r1, r2, r1
 80125ca:	1844      	adds	r4, r0, r1
 80125cc:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80125ce:	fba1 0102 	umull	r0, r1, r1, r2
 80125d2:	1863      	adds	r3, r4, r1
 80125d4:	4619      	mov	r1, r3
 80125d6:	f04f 0200 	mov.w	r2, #0
 80125da:	f04f 0300 	mov.w	r3, #0
 80125de:	0cc2      	lsrs	r2, r0, #19
 80125e0:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 80125e4:	14cb      	asrs	r3, r1, #19
 80125e6:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
    p = ((p + var1 + var2) >> 8) + (((int64_t)bmp280Cal.dig_P7) << 4);
 80125ea:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80125ee:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80125f2:	1884      	adds	r4, r0, r2
 80125f4:	62bc      	str	r4, [r7, #40]	; 0x28
 80125f6:	eb41 0303 	adc.w	r3, r1, r3
 80125fa:	62fb      	str	r3, [r7, #44]	; 0x2c
 80125fc:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8012600:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	; 0x28
 8012604:	4621      	mov	r1, r4
 8012606:	1889      	adds	r1, r1, r2
 8012608:	6239      	str	r1, [r7, #32]
 801260a:	4629      	mov	r1, r5
 801260c:	eb43 0101 	adc.w	r1, r3, r1
 8012610:	6279      	str	r1, [r7, #36]	; 0x24
 8012612:	f04f 0000 	mov.w	r0, #0
 8012616:	f04f 0100 	mov.w	r1, #0
 801261a:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 801261e:	4623      	mov	r3, r4
 8012620:	0a18      	lsrs	r0, r3, #8
 8012622:	462b      	mov	r3, r5
 8012624:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8012628:	462b      	mov	r3, r5
 801262a:	1219      	asrs	r1, r3, #8
 801262c:	4b0e      	ldr	r3, [pc, #56]	; (8012668 <bmp280CompensateP+0x38c>)
 801262e:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8012632:	b21c      	sxth	r4, r3
 8012634:	ea4f 75e4 	mov.w	r5, r4, asr #31
 8012638:	f04f 0200 	mov.w	r2, #0
 801263c:	f04f 0300 	mov.w	r3, #0
 8012640:	012b      	lsls	r3, r5, #4
 8012642:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8012646:	0122      	lsls	r2, r4, #4
 8012648:	1884      	adds	r4, r0, r2
 801264a:	603c      	str	r4, [r7, #0]
 801264c:	eb41 0303 	adc.w	r3, r1, r3
 8012650:	607b      	str	r3, [r7, #4]
 8012652:	e9d7 3400 	ldrd	r3, r4, [r7]
 8012656:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
    return (uint32_t)p;
 801265a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
}
 801265c:	4618      	mov	r0, r3
 801265e:	3768      	adds	r7, #104	; 0x68
 8012660:	46bd      	mov	sp, r7
 8012662:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8012666:	bf00      	nop
 8012668:	20009178 	.word	0x20009178

0801266c <bmp280GetDat>:
	*pressure = (float)bmp280CompensateP(bmp280RawPressure)/256.0f;		/*Pa*/
	//*asl=bmp280PressureToAltitude(pressure);	/**/
}

void bmp280GetDat()
{
 801266c:	b580      	push	{r7, lr}
 801266e:	af00      	add	r7, sp, #0
	bmp280GetPressure();
 8012670:	f7ff fdc2 	bl	80121f8 <bmp280GetPressure>
	baroTemperature = (float)bmp280CompensateT(bmp280RawTemperature)/100.0f;	/**/
 8012674:	4b10      	ldr	r3, [pc, #64]	; (80126b8 <bmp280GetDat+0x4c>)
 8012676:	681b      	ldr	r3, [r3, #0]
 8012678:	4618      	mov	r0, r3
 801267a:	f7ff fdf3 	bl	8012264 <bmp280CompensateT>
 801267e:	ee07 0a90 	vmov	s15, r0
 8012682:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8012686:	eddf 6a0d 	vldr	s13, [pc, #52]	; 80126bc <bmp280GetDat+0x50>
 801268a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 801268e:	4b0c      	ldr	r3, [pc, #48]	; (80126c0 <bmp280GetDat+0x54>)
 8012690:	edc3 7a00 	vstr	s15, [r3]
	baroPressure = (float)bmp280CompensateP(bmp280RawPressure)/256.0f;		/*Pa*/
 8012694:	4b0b      	ldr	r3, [pc, #44]	; (80126c4 <bmp280GetDat+0x58>)
 8012696:	681b      	ldr	r3, [r3, #0]
 8012698:	4618      	mov	r0, r3
 801269a:	f7ff fe1f 	bl	80122dc <bmp280CompensateP>
 801269e:	ee07 0a90 	vmov	s15, r0
 80126a2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80126a6:	eddf 6a08 	vldr	s13, [pc, #32]	; 80126c8 <bmp280GetDat+0x5c>
 80126aa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80126ae:	4b07      	ldr	r3, [pc, #28]	; (80126cc <bmp280GetDat+0x60>)
 80126b0:	edc3 7a00 	vstr	s15, [r3]
	//*asl=bmp280PressureToAltitude(pressure);	/**/
}
 80126b4:	bf00      	nop
 80126b6:	bd80      	pop	{r7, pc}
 80126b8:	200085a8 	.word	0x200085a8
 80126bc:	42c80000 	.word	0x42c80000
 80126c0:	20009170 	.word	0x20009170
 80126c4:	200085a4 	.word	0x200085a4
 80126c8:	43800000 	.word	0x43800000
 80126cc:	20009174 	.word	0x20009174

080126d0 <qmc5883lInit>:
#include "compass_qmc5883l.h"
#include "main.h"
#include "iic.h"

bool qmc5883lInit()
{
 80126d0:	b580      	push	{r7, lr}
 80126d2:	b086      	sub	sp, #24
 80126d4:	af04      	add	r7, sp, #16
    bool ack = true;
 80126d6:	2301      	movs	r3, #1
 80126d8:	71fb      	strb	r3, [r7, #7]
    uint8_t trash = 0x01;
 80126da:	2301      	movs	r3, #1
 80126dc:	71bb      	strb	r3, [r7, #6]
    uint8_t ini = QMC5883L_MODE_CONTINUOUS | QMC5883L_ODR_200HZ | QMC5883L_OSR_512 | QMC5883L_RNG_8G;
 80126de:	231d      	movs	r3, #29
 80126e0:	717b      	strb	r3, [r7, #5]
    ack = ack && !HAL_I2C_Mem_Write(&hi2c1, QMC5883L_MAG_I2C_ADDRESS, 0x0B, I2C_MEMADD_SIZE_8BIT, &trash, 1, TM_GLOB);
 80126e2:	79fb      	ldrb	r3, [r7, #7]
 80126e4:	2b00      	cmp	r3, #0
 80126e6:	d010      	beq.n	801270a <qmc5883lInit+0x3a>
 80126e8:	2364      	movs	r3, #100	; 0x64
 80126ea:	9302      	str	r3, [sp, #8]
 80126ec:	2301      	movs	r3, #1
 80126ee:	9301      	str	r3, [sp, #4]
 80126f0:	1dbb      	adds	r3, r7, #6
 80126f2:	9300      	str	r3, [sp, #0]
 80126f4:	2301      	movs	r3, #1
 80126f6:	220b      	movs	r2, #11
 80126f8:	211a      	movs	r1, #26
 80126fa:	481a      	ldr	r0, [pc, #104]	; (8012764 <qmc5883lInit+0x94>)
 80126fc:	f7f2 f954 	bl	80049a8 <HAL_I2C_Mem_Write>
 8012700:	4603      	mov	r3, r0
 8012702:	2b00      	cmp	r3, #0
 8012704:	d101      	bne.n	801270a <qmc5883lInit+0x3a>
 8012706:	2301      	movs	r3, #1
 8012708:	e000      	b.n	801270c <qmc5883lInit+0x3c>
 801270a:	2300      	movs	r3, #0
 801270c:	71fb      	strb	r3, [r7, #7]
 801270e:	79fb      	ldrb	r3, [r7, #7]
 8012710:	f003 0301 	and.w	r3, r3, #1
 8012714:	71fb      	strb	r3, [r7, #7]
    ack = ack && !HAL_I2C_Mem_Write(&hi2c1, QMC5883L_MAG_I2C_ADDRESS, QMC5883L_REG_CONF1, I2C_MEMADD_SIZE_8BIT, &ini, 1, TM_GLOB);
 8012716:	79fb      	ldrb	r3, [r7, #7]
 8012718:	2b00      	cmp	r3, #0
 801271a:	d010      	beq.n	801273e <qmc5883lInit+0x6e>
 801271c:	2364      	movs	r3, #100	; 0x64
 801271e:	9302      	str	r3, [sp, #8]
 8012720:	2301      	movs	r3, #1
 8012722:	9301      	str	r3, [sp, #4]
 8012724:	1d7b      	adds	r3, r7, #5
 8012726:	9300      	str	r3, [sp, #0]
 8012728:	2301      	movs	r3, #1
 801272a:	2209      	movs	r2, #9
 801272c:	211a      	movs	r1, #26
 801272e:	480d      	ldr	r0, [pc, #52]	; (8012764 <qmc5883lInit+0x94>)
 8012730:	f7f2 f93a 	bl	80049a8 <HAL_I2C_Mem_Write>
 8012734:	4603      	mov	r3, r0
 8012736:	2b00      	cmp	r3, #0
 8012738:	d101      	bne.n	801273e <qmc5883lInit+0x6e>
 801273a:	2301      	movs	r3, #1
 801273c:	e000      	b.n	8012740 <qmc5883lInit+0x70>
 801273e:	2300      	movs	r3, #0
 8012740:	71fb      	strb	r3, [r7, #7]
 8012742:	79fb      	ldrb	r3, [r7, #7]
 8012744:	f003 0301 	and.w	r3, r3, #1
 8012748:	71fb      	strb	r3, [r7, #7]

    if (!ack) {
 801274a:	79fb      	ldrb	r3, [r7, #7]
 801274c:	f083 0301 	eor.w	r3, r3, #1
 8012750:	b2db      	uxtb	r3, r3
 8012752:	2b00      	cmp	r3, #0
 8012754:	d001      	beq.n	801275a <qmc5883lInit+0x8a>
        return false;
 8012756:	2300      	movs	r3, #0
 8012758:	e000      	b.n	801275c <qmc5883lInit+0x8c>
    }

    return true;
 801275a:	2301      	movs	r3, #1
}
 801275c:	4618      	mov	r0, r3
 801275e:	3708      	adds	r7, #8
 8012760:	46bd      	mov	sp, r7
 8012762:	bd80      	pop	{r7, pc}
 8012764:	200088cc 	.word	0x200088cc

08012768 <qmc5883lRead>:

bool qmc5883lRead(Axis3i16* magRaw)
{
 8012768:	b580      	push	{r7, lr}
 801276a:	b086      	sub	sp, #24
 801276c:	af02      	add	r7, sp, #8
 801276e:	6078      	str	r0, [r7, #4]
    uint8_t ack = 0;
 8012770:	2300      	movs	r3, #0
 8012772:	73fb      	strb	r3, [r7, #15]
    uint8_t buf[6];

	if(!IICReadRegister(&hi2c1,QMC5883L_MAG_I2C_ADDRESS,QMC5883L_REG_DATA_OUTPUT_X,I2C_MEMADD_SIZE_8BIT,&buf[0],6))
 8012774:	2306      	movs	r3, #6
 8012776:	9301      	str	r3, [sp, #4]
 8012778:	f107 0308 	add.w	r3, r7, #8
 801277c:	9300      	str	r3, [sp, #0]
 801277e:	2301      	movs	r3, #1
 8012780:	2200      	movs	r2, #0
 8012782:	211a      	movs	r1, #26
 8012784:	4817      	ldr	r0, [pc, #92]	; (80127e4 <qmc5883lRead+0x7c>)
 8012786:	f000 f927 	bl	80129d8 <IICReadRegister>
 801278a:	4603      	mov	r3, r0
 801278c:	f083 0301 	eor.w	r3, r3, #1
 8012790:	b2db      	uxtb	r3, r3
 8012792:	2b00      	cmp	r3, #0
 8012794:	d01c      	beq.n	80127d0 <qmc5883lRead+0x68>
	{
		magRaw->x = (int16_t)(buf[1] << 8 | buf[0]);
 8012796:	7a7b      	ldrb	r3, [r7, #9]
 8012798:	021b      	lsls	r3, r3, #8
 801279a:	b21a      	sxth	r2, r3
 801279c:	7a3b      	ldrb	r3, [r7, #8]
 801279e:	b21b      	sxth	r3, r3
 80127a0:	4313      	orrs	r3, r2
 80127a2:	b21a      	sxth	r2, r3
 80127a4:	687b      	ldr	r3, [r7, #4]
 80127a6:	801a      	strh	r2, [r3, #0]
		magRaw->z = (int16_t)(buf[3] << 8 | buf[2]);
 80127a8:	7afb      	ldrb	r3, [r7, #11]
 80127aa:	021b      	lsls	r3, r3, #8
 80127ac:	b21a      	sxth	r2, r3
 80127ae:	7abb      	ldrb	r3, [r7, #10]
 80127b0:	b21b      	sxth	r3, r3
 80127b2:	4313      	orrs	r3, r2
 80127b4:	b21a      	sxth	r2, r3
 80127b6:	687b      	ldr	r3, [r7, #4]
 80127b8:	809a      	strh	r2, [r3, #4]
		magRaw->y = (int16_t)(buf[5] << 8 | buf[4]);
 80127ba:	7b7b      	ldrb	r3, [r7, #13]
 80127bc:	021b      	lsls	r3, r3, #8
 80127be:	b21a      	sxth	r2, r3
 80127c0:	7b3b      	ldrb	r3, [r7, #12]
 80127c2:	b21b      	sxth	r3, r3
 80127c4:	4313      	orrs	r3, r2
 80127c6:	b21a      	sxth	r2, r3
 80127c8:	687b      	ldr	r3, [r7, #4]
 80127ca:	805a      	strh	r2, [r3, #2]
		ack = 1;
 80127cc:	2301      	movs	r3, #1
 80127ce:	73fb      	strb	r3, [r7, #15]
	}
	return ack;
 80127d0:	7bfb      	ldrb	r3, [r7, #15]
 80127d2:	2b00      	cmp	r3, #0
 80127d4:	bf14      	ite	ne
 80127d6:	2301      	movne	r3, #1
 80127d8:	2300      	moveq	r3, #0
 80127da:	b2db      	uxtb	r3, r3
}
 80127dc:	4618      	mov	r0, r3
 80127de:	3710      	adds	r7, #16
 80127e0:	46bd      	mov	sp, r7
 80127e2:	bd80      	pop	{r7, pc}
 80127e4:	200088cc 	.word	0x200088cc

080127e8 <cppmInit>:
bool isAvailible;
uint16_t capureVal;
uint16_t capureValDiff;

void cppmInit(void)
{
 80127e8:	b580      	push	{r7, lr}
 80127ea:	af00      	add	r7, sp, #0
//	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 5;
//	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
//	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
//	NVIC_Init(&NVIC_InitStructure);
//
	captureQueue = xQueueCreate(64, sizeof(uint16_t));
 80127ec:	2200      	movs	r2, #0
 80127ee:	2102      	movs	r1, #2
 80127f0:	2040      	movs	r0, #64	; 0x40
 80127f2:	f7f6 fcad 	bl	8009150 <xQueueGenericCreate>
 80127f6:	4603      	mov	r3, r0
 80127f8:	4a01      	ldr	r2, [pc, #4]	; (8012800 <cppmInit+0x18>)
 80127fa:	6013      	str	r3, [r2, #0]
//
//	TIM_ITConfig(CPPM_TIMER, TIM_IT_Update | TIM_IT_CC2, ENABLE);
//	TIM_Cmd(CPPM_TIMER, ENABLE);
}
 80127fc:	bf00      	nop
 80127fe:	bd80      	pop	{r7, pc}
 8012800:	20009198 	.word	0x20009198

08012804 <cppmIsAvailible>:

bool cppmIsAvailible(void)
{
 8012804:	b480      	push	{r7}
 8012806:	af00      	add	r7, sp, #0
	return isAvailible;
 8012808:	4b03      	ldr	r3, [pc, #12]	; (8012818 <cppmIsAvailible+0x14>)
 801280a:	781b      	ldrb	r3, [r3, #0]
}
 801280c:	4618      	mov	r0, r3
 801280e:	46bd      	mov	sp, r7
 8012810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012814:	4770      	bx	lr
 8012816:	bf00      	nop
 8012818:	20009196 	.word	0x20009196

0801281c <cppmGetTimestamp>:

int cppmGetTimestamp(uint16_t *timestamp)
{
 801281c:	b580      	push	{r7, lr}
 801281e:	b082      	sub	sp, #8
 8012820:	af00      	add	r7, sp, #0
 8012822:	6078      	str	r0, [r7, #4]
	ASSERT(timestamp);
 8012824:	687b      	ldr	r3, [r7, #4]
 8012826:	2b00      	cmp	r3, #0
 8012828:	d104      	bne.n	8012834 <cppmGetTimestamp+0x18>
 801282a:	2247      	movs	r2, #71	; 0x47
 801282c:	4907      	ldr	r1, [pc, #28]	; (801284c <cppmGetTimestamp+0x30>)
 801282e:	4808      	ldr	r0, [pc, #32]	; (8012850 <cppmGetTimestamp+0x34>)
 8012830:	f7fc fa5e 	bl	800ecf0 <assertFail>

	return xQueueReceive(captureQueue, timestamp, 20);
 8012834:	4b07      	ldr	r3, [pc, #28]	; (8012854 <cppmGetTimestamp+0x38>)
 8012836:	681b      	ldr	r3, [r3, #0]
 8012838:	2214      	movs	r2, #20
 801283a:	6879      	ldr	r1, [r7, #4]
 801283c:	4618      	mov	r0, r3
 801283e:	f7f6 ff3d 	bl	80096bc <xQueueReceive>
 8012842:	4603      	mov	r3, r0
}
 8012844:	4618      	mov	r0, r3
 8012846:	3708      	adds	r7, #8
 8012848:	46bd      	mov	sp, r7
 801284a:	bd80      	pop	{r7, pc}
 801284c:	0801cbfc 	.word	0x0801cbfc
 8012850:	0801cc10 	.word	0x0801cc10
 8012854:	20009198 	.word	0x20009198

08012858 <DMA1_Stream0Callback>:
extern DMA_HandleTypeDef hdma_i2c1_rx;
extern DMA_HandleTypeDef hdma_i2c1_tx;
extern I2C_HandleTypeDef hi2c1;

void DMA1_Stream0Callback()
{
 8012858:	b580      	push	{r7, lr}
 801285a:	b082      	sub	sp, #8
 801285c:	af00      	add	r7, sp, #0
	portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
 801285e:	2300      	movs	r3, #0
 8012860:	607b      	str	r3, [r7, #4]
	if(__HAL_DMA_GET_TC_FLAG_INDEX(&hdma_i2c1_rx))
	{
		__HAL_DMA_CLEAR_FLAG(&hdma_i2c1_rx,DMA_FLAG_TCIF0_4);
 8012862:	4b1b      	ldr	r3, [pc, #108]	; (80128d0 <DMA1_Stream0Callback+0x78>)
 8012864:	681b      	ldr	r3, [r3, #0]
 8012866:	461a      	mov	r2, r3
 8012868:	4b1a      	ldr	r3, [pc, #104]	; (80128d4 <DMA1_Stream0Callback+0x7c>)
 801286a:	429a      	cmp	r2, r3
 801286c:	d903      	bls.n	8012876 <DMA1_Stream0Callback+0x1e>
 801286e:	4b1a      	ldr	r3, [pc, #104]	; (80128d8 <DMA1_Stream0Callback+0x80>)
 8012870:	2220      	movs	r2, #32
 8012872:	60da      	str	r2, [r3, #12]
 8012874:	e016      	b.n	80128a4 <DMA1_Stream0Callback+0x4c>
 8012876:	4b16      	ldr	r3, [pc, #88]	; (80128d0 <DMA1_Stream0Callback+0x78>)
 8012878:	681b      	ldr	r3, [r3, #0]
 801287a:	461a      	mov	r2, r3
 801287c:	4b17      	ldr	r3, [pc, #92]	; (80128dc <DMA1_Stream0Callback+0x84>)
 801287e:	429a      	cmp	r2, r3
 8012880:	d903      	bls.n	801288a <DMA1_Stream0Callback+0x32>
 8012882:	4a15      	ldr	r2, [pc, #84]	; (80128d8 <DMA1_Stream0Callback+0x80>)
 8012884:	2320      	movs	r3, #32
 8012886:	6093      	str	r3, [r2, #8]
 8012888:	e00c      	b.n	80128a4 <DMA1_Stream0Callback+0x4c>
 801288a:	4b11      	ldr	r3, [pc, #68]	; (80128d0 <DMA1_Stream0Callback+0x78>)
 801288c:	681b      	ldr	r3, [r3, #0]
 801288e:	461a      	mov	r2, r3
 8012890:	4b13      	ldr	r3, [pc, #76]	; (80128e0 <DMA1_Stream0Callback+0x88>)
 8012892:	429a      	cmp	r2, r3
 8012894:	d903      	bls.n	801289e <DMA1_Stream0Callback+0x46>
 8012896:	4a13      	ldr	r2, [pc, #76]	; (80128e4 <DMA1_Stream0Callback+0x8c>)
 8012898:	2320      	movs	r3, #32
 801289a:	60d3      	str	r3, [r2, #12]
 801289c:	e002      	b.n	80128a4 <DMA1_Stream0Callback+0x4c>
 801289e:	4a11      	ldr	r2, [pc, #68]	; (80128e4 <DMA1_Stream0Callback+0x8c>)
 80128a0:	2320      	movs	r3, #32
 80128a2:	6093      	str	r3, [r2, #8]
		xSemaphoreGiveFromISR(iicrxComplete, &xHigherPriorityTaskWoken);
 80128a4:	4b10      	ldr	r3, [pc, #64]	; (80128e8 <DMA1_Stream0Callback+0x90>)
 80128a6:	681b      	ldr	r3, [r3, #0]
 80128a8:	1d3a      	adds	r2, r7, #4
 80128aa:	4611      	mov	r1, r2
 80128ac:	4618      	mov	r0, r3
 80128ae:	f7f6 fe78 	bl	80095a2 <xQueueGiveFromISR>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80128b2:	687b      	ldr	r3, [r7, #4]
 80128b4:	2b00      	cmp	r3, #0
 80128b6:	d007      	beq.n	80128c8 <DMA1_Stream0Callback+0x70>
 80128b8:	4b0c      	ldr	r3, [pc, #48]	; (80128ec <DMA1_Stream0Callback+0x94>)
 80128ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80128be:	601a      	str	r2, [r3, #0]
 80128c0:	f3bf 8f4f 	dsb	sy
 80128c4:	f3bf 8f6f 	isb	sy
	}
}
 80128c8:	bf00      	nop
 80128ca:	3708      	adds	r7, #8
 80128cc:	46bd      	mov	sp, r7
 80128ce:	bd80      	pop	{r7, pc}
 80128d0:	20008ac8 	.word	0x20008ac8
 80128d4:	40026458 	.word	0x40026458
 80128d8:	40026400 	.word	0x40026400
 80128dc:	400260b8 	.word	0x400260b8
 80128e0:	40026058 	.word	0x40026058
 80128e4:	40026000 	.word	0x40026000
 80128e8:	200085b0 	.word	0x200085b0
 80128ec:	e000ed04 	.word	0xe000ed04

080128f0 <DMA1_Stream6Callback>:

void DMA1_Stream6Callback()
{
 80128f0:	b580      	push	{r7, lr}
 80128f2:	b082      	sub	sp, #8
 80128f4:	af00      	add	r7, sp, #0
	portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
 80128f6:	2300      	movs	r3, #0
 80128f8:	607b      	str	r3, [r7, #4]
	if(__HAL_DMA_GET_TC_FLAG_INDEX(&hdma_i2c1_tx))
	{
		__HAL_DMA_CLEAR_FLAG(&hdma_i2c1_tx,DMA_FLAG_TCIF0_4);
 80128fa:	4b1b      	ldr	r3, [pc, #108]	; (8012968 <DMA1_Stream6Callback+0x78>)
 80128fc:	681b      	ldr	r3, [r3, #0]
 80128fe:	461a      	mov	r2, r3
 8012900:	4b1a      	ldr	r3, [pc, #104]	; (801296c <DMA1_Stream6Callback+0x7c>)
 8012902:	429a      	cmp	r2, r3
 8012904:	d903      	bls.n	801290e <DMA1_Stream6Callback+0x1e>
 8012906:	4b1a      	ldr	r3, [pc, #104]	; (8012970 <DMA1_Stream6Callback+0x80>)
 8012908:	2220      	movs	r2, #32
 801290a:	60da      	str	r2, [r3, #12]
 801290c:	e016      	b.n	801293c <DMA1_Stream6Callback+0x4c>
 801290e:	4b16      	ldr	r3, [pc, #88]	; (8012968 <DMA1_Stream6Callback+0x78>)
 8012910:	681b      	ldr	r3, [r3, #0]
 8012912:	461a      	mov	r2, r3
 8012914:	4b17      	ldr	r3, [pc, #92]	; (8012974 <DMA1_Stream6Callback+0x84>)
 8012916:	429a      	cmp	r2, r3
 8012918:	d903      	bls.n	8012922 <DMA1_Stream6Callback+0x32>
 801291a:	4a15      	ldr	r2, [pc, #84]	; (8012970 <DMA1_Stream6Callback+0x80>)
 801291c:	2320      	movs	r3, #32
 801291e:	6093      	str	r3, [r2, #8]
 8012920:	e00c      	b.n	801293c <DMA1_Stream6Callback+0x4c>
 8012922:	4b11      	ldr	r3, [pc, #68]	; (8012968 <DMA1_Stream6Callback+0x78>)
 8012924:	681b      	ldr	r3, [r3, #0]
 8012926:	461a      	mov	r2, r3
 8012928:	4b13      	ldr	r3, [pc, #76]	; (8012978 <DMA1_Stream6Callback+0x88>)
 801292a:	429a      	cmp	r2, r3
 801292c:	d903      	bls.n	8012936 <DMA1_Stream6Callback+0x46>
 801292e:	4a13      	ldr	r2, [pc, #76]	; (801297c <DMA1_Stream6Callback+0x8c>)
 8012930:	2320      	movs	r3, #32
 8012932:	60d3      	str	r3, [r2, #12]
 8012934:	e002      	b.n	801293c <DMA1_Stream6Callback+0x4c>
 8012936:	4a11      	ldr	r2, [pc, #68]	; (801297c <DMA1_Stream6Callback+0x8c>)
 8012938:	2320      	movs	r3, #32
 801293a:	6093      	str	r3, [r2, #8]
		xSemaphoreGiveFromISR(iictxComplete, &xHigherPriorityTaskWoken);
 801293c:	4b10      	ldr	r3, [pc, #64]	; (8012980 <DMA1_Stream6Callback+0x90>)
 801293e:	681b      	ldr	r3, [r3, #0]
 8012940:	1d3a      	adds	r2, r7, #4
 8012942:	4611      	mov	r1, r2
 8012944:	4618      	mov	r0, r3
 8012946:	f7f6 fe2c 	bl	80095a2 <xQueueGiveFromISR>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 801294a:	687b      	ldr	r3, [r7, #4]
 801294c:	2b00      	cmp	r3, #0
 801294e:	d007      	beq.n	8012960 <DMA1_Stream6Callback+0x70>
 8012950:	4b0c      	ldr	r3, [pc, #48]	; (8012984 <DMA1_Stream6Callback+0x94>)
 8012952:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012956:	601a      	str	r2, [r3, #0]
 8012958:	f3bf 8f4f 	dsb	sy
 801295c:	f3bf 8f6f 	isb	sy
	}
}
 8012960:	bf00      	nop
 8012962:	3708      	adds	r7, #8
 8012964:	46bd      	mov	sp, r7
 8012966:	bd80      	pop	{r7, pc}
 8012968:	2000886c 	.word	0x2000886c
 801296c:	40026458 	.word	0x40026458
 8012970:	40026400 	.word	0x40026400
 8012974:	400260b8 	.word	0x400260b8
 8012978:	40026058 	.word	0x40026058
 801297c:	40026000 	.word	0x40026000
 8012980:	200085ac 	.word	0x200085ac
 8012984:	e000ed04 	.word	0xe000ed04

08012988 <IICInit>:
//
//	return ack;
//}

void IICInit(void)
{
 8012988:	b580      	push	{r7, lr}
 801298a:	af00      	add	r7, sp, #0
	iictxComplete = xSemaphoreCreateBinary();
 801298c:	2203      	movs	r2, #3
 801298e:	2100      	movs	r1, #0
 8012990:	2001      	movs	r0, #1
 8012992:	f7f6 fbdd 	bl	8009150 <xQueueGenericCreate>
 8012996:	4603      	mov	r3, r0
 8012998:	4a0b      	ldr	r2, [pc, #44]	; (80129c8 <IICInit+0x40>)
 801299a:	6013      	str	r3, [r2, #0]
	iicrxComplete = xSemaphoreCreateBinary();
 801299c:	2203      	movs	r2, #3
 801299e:	2100      	movs	r1, #0
 80129a0:	2001      	movs	r0, #1
 80129a2:	f7f6 fbd5 	bl	8009150 <xQueueGenericCreate>
 80129a6:	4603      	mov	r3, r0
 80129a8:	4a08      	ldr	r2, [pc, #32]	; (80129cc <IICInit+0x44>)
 80129aa:	6013      	str	r3, [r2, #0]
	isIICSendFreeMutex = xSemaphoreCreateMutex();
 80129ac:	2001      	movs	r0, #1
 80129ae:	f7f6 fc46 	bl	800923e <xQueueCreateMutex>
 80129b2:	4603      	mov	r3, r0
 80129b4:	4a06      	ldr	r2, [pc, #24]	; (80129d0 <IICInit+0x48>)
 80129b6:	6013      	str	r3, [r2, #0]
	isIICReadFreeMutex = xSemaphoreCreateMutex();
 80129b8:	2001      	movs	r0, #1
 80129ba:	f7f6 fc40 	bl	800923e <xQueueCreateMutex>
 80129be:	4603      	mov	r3, r0
 80129c0:	4a04      	ldr	r2, [pc, #16]	; (80129d4 <IICInit+0x4c>)
 80129c2:	6013      	str	r3, [r2, #0]
}
 80129c4:	bf00      	nop
 80129c6:	bd80      	pop	{r7, pc}
 80129c8:	200085ac 	.word	0x200085ac
 80129cc:	200085b0 	.word	0x200085b0
 80129d0:	200085b4 	.word	0x200085b4
 80129d4:	200085b8 	.word	0x200085b8

080129d8 <IICReadRegister>:
	xSemaphoreGive(isIICSendFreeMutex);
	return result;
}

bool IICReadRegister(I2C_HandleTypeDef *hi2c,uint16_t DevAddress,uint16_t MemAddress,uint16_t MemAddSize,uint8_t *pData,uint16_t Size)
{
 80129d8:	b580      	push	{r7, lr}
 80129da:	b088      	sub	sp, #32
 80129dc:	af02      	add	r7, sp, #8
 80129de:	60f8      	str	r0, [r7, #12]
 80129e0:	4608      	mov	r0, r1
 80129e2:	4611      	mov	r1, r2
 80129e4:	461a      	mov	r2, r3
 80129e6:	4603      	mov	r3, r0
 80129e8:	817b      	strh	r3, [r7, #10]
 80129ea:	460b      	mov	r3, r1
 80129ec:	813b      	strh	r3, [r7, #8]
 80129ee:	4613      	mov	r3, r2
 80129f0:	80fb      	strh	r3, [r7, #6]
	bool result = true;
 80129f2:	2301      	movs	r3, #1
 80129f4:	75fb      	strb	r3, [r7, #23]
	xSemaphoreTake(isIICReadFreeMutex, 0);
 80129f6:	4b1f      	ldr	r3, [pc, #124]	; (8012a74 <IICReadRegister+0x9c>)
 80129f8:	681b      	ldr	r3, [r3, #0]
 80129fa:	2100      	movs	r1, #0
 80129fc:	4618      	mov	r0, r3
 80129fe:	f7f6 ff3d 	bl	800987c <xQueueSemaphoreTake>
	if(HAL_DMA_GetState(&hdma_i2c1_rx) == HAL_DMA_STATE_READY)
 8012a02:	481d      	ldr	r0, [pc, #116]	; (8012a78 <IICReadRegister+0xa0>)
 8012a04:	f7f1 f826 	bl	8003a54 <HAL_DMA_GetState>
 8012a08:	4603      	mov	r3, r0
 8012a0a:	2b01      	cmp	r3, #1
 8012a0c:	d125      	bne.n	8012a5a <IICReadRegister+0x82>
	{
		if(HAL_I2C_GetState(hi2c) == HAL_I2C_STATE_READY)
 8012a0e:	68f8      	ldr	r0, [r7, #12]
 8012a10:	f7f2 fcb0 	bl	8005374 <HAL_I2C_GetState>
 8012a14:	4603      	mov	r3, r0
 8012a16:	2b20      	cmp	r3, #32
 8012a18:	d11f      	bne.n	8012a5a <IICReadRegister+0x82>
		{
			//result = HAL_I2C_Mem_Read(hi2c, DevAddress, MemAddress, MemAddSize, pData, Size,1000);
			result = HAL_I2C_Mem_Read_DMA(hi2c, DevAddress, MemAddress, MemAddSize, pData, Size);
 8012a1a:	88f8      	ldrh	r0, [r7, #6]
 8012a1c:	893a      	ldrh	r2, [r7, #8]
 8012a1e:	8979      	ldrh	r1, [r7, #10]
 8012a20:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8012a22:	9301      	str	r3, [sp, #4]
 8012a24:	6a3b      	ldr	r3, [r7, #32]
 8012a26:	9300      	str	r3, [sp, #0]
 8012a28:	4603      	mov	r3, r0
 8012a2a:	68f8      	ldr	r0, [r7, #12]
 8012a2c:	f7f2 fadc 	bl	8004fe8 <HAL_I2C_Mem_Read_DMA>
 8012a30:	4603      	mov	r3, r0
 8012a32:	2b00      	cmp	r3, #0
 8012a34:	bf14      	ite	ne
 8012a36:	2301      	movne	r3, #1
 8012a38:	2300      	moveq	r3, #0
 8012a3a:	75fb      	strb	r3, [r7, #23]
			if(!xSemaphoreTake(iicrxComplete, 20))
 8012a3c:	4b0f      	ldr	r3, [pc, #60]	; (8012a7c <IICReadRegister+0xa4>)
 8012a3e:	681b      	ldr	r3, [r3, #0]
 8012a40:	2114      	movs	r1, #20
 8012a42:	4618      	mov	r0, r3
 8012a44:	f7f6 ff1a 	bl	800987c <xQueueSemaphoreTake>
 8012a48:	4603      	mov	r3, r0
 8012a4a:	2b00      	cmp	r3, #0
 8012a4c:	d105      	bne.n	8012a5a <IICReadRegister+0x82>
			{
			      HAL_I2C_DeInit(hi2c);
 8012a4e:	68f8      	ldr	r0, [r7, #12]
 8012a50:	f7f1 ff7a 	bl	8004948 <HAL_I2C_DeInit>
			      HAL_I2C_Init(hi2c);
 8012a54:	68f8      	ldr	r0, [r7, #12]
 8012a56:	f7f1 fe33 	bl	80046c0 <HAL_I2C_Init>
			}
		}
	}
	xSemaphoreGive(isIICReadFreeMutex);
 8012a5a:	4b06      	ldr	r3, [pc, #24]	; (8012a74 <IICReadRegister+0x9c>)
 8012a5c:	6818      	ldr	r0, [r3, #0]
 8012a5e:	2300      	movs	r3, #0
 8012a60:	2200      	movs	r2, #0
 8012a62:	2100      	movs	r1, #0
 8012a64:	f7f6 fc04 	bl	8009270 <xQueueGenericSend>
	return result;
 8012a68:	7dfb      	ldrb	r3, [r7, #23]
}
 8012a6a:	4618      	mov	r0, r3
 8012a6c:	3718      	adds	r7, #24
 8012a6e:	46bd      	mov	sp, r7
 8012a70:	bd80      	pop	{r7, pc}
 8012a72:	bf00      	nop
 8012a74:	200085b8 	.word	0x200085b8
 8012a78:	20008ac8 	.word	0x20008ac8
 8012a7c:	200085b0 	.word	0x200085b0

08012a80 <ledInit>:
} warningLedState_e;

static warningLedState_e warningLedState = WARNING_LED_OFF;

void ledInit(void)
{
 8012a80:	b480      	push	{r7}
 8012a82:	af00      	add	r7, sp, #0
;
}
 8012a84:	bf00      	nop
 8012a86:	46bd      	mov	sp, r7
 8012a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a8c:	4770      	bx	lr
	...

08012a90 <warningLedON>:

void warningLedON(void)
{
 8012a90:	b480      	push	{r7}
 8012a92:	af00      	add	r7, sp, #0
    warningLedState = WARNING_LED_ON;
 8012a94:	4b03      	ldr	r3, [pc, #12]	; (8012aa4 <warningLedON+0x14>)
 8012a96:	2201      	movs	r2, #1
 8012a98:	701a      	strb	r2, [r3, #0]
}
 8012a9a:	bf00      	nop
 8012a9c:	46bd      	mov	sp, r7
 8012a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012aa2:	4770      	bx	lr
 8012aa4:	200085c0 	.word	0x200085c0

08012aa8 <warningLedFlash>:
{
    warningLedState = WARNING_LED_OFF;
}

void warningLedFlash(void)
{
 8012aa8:	b480      	push	{r7}
 8012aaa:	af00      	add	r7, sp, #0
    warningLedState = WARNING_LED_FLASH;
 8012aac:	4b03      	ldr	r3, [pc, #12]	; (8012abc <warningLedFlash+0x14>)
 8012aae:	2202      	movs	r2, #2
 8012ab0:	701a      	strb	r2, [r3, #0]
}
 8012ab2:	bf00      	nop
 8012ab4:	46bd      	mov	sp, r7
 8012ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012aba:	4770      	bx	lr
 8012abc:	200085c0 	.word	0x200085c0

08012ac0 <warningLedRefresh>:

void warningLedRefresh(void)
{
 8012ac0:	b580      	push	{r7, lr}
 8012ac2:	af00      	add	r7, sp, #0
    switch (warningLedState) 
 8012ac4:	4b10      	ldr	r3, [pc, #64]	; (8012b08 <warningLedRefresh+0x48>)
 8012ac6:	781b      	ldrb	r3, [r3, #0]
 8012ac8:	2b02      	cmp	r3, #2
 8012aca:	d014      	beq.n	8012af6 <warningLedRefresh+0x36>
 8012acc:	2b02      	cmp	r3, #2
 8012ace:	dc18      	bgt.n	8012b02 <warningLedRefresh+0x42>
 8012ad0:	2b00      	cmp	r3, #0
 8012ad2:	d002      	beq.n	8012ada <warningLedRefresh+0x1a>
 8012ad4:	2b01      	cmp	r3, #1
 8012ad6:	d007      	beq.n	8012ae8 <warningLedRefresh+0x28>
            break;
        case WARNING_LED_FLASH:
            LED0_TOGGLE;
            break;
    }
}
 8012ad8:	e013      	b.n	8012b02 <warningLedRefresh+0x42>
            LED0_OFF;
 8012ada:	2201      	movs	r2, #1
 8012adc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8012ae0:	480a      	ldr	r0, [pc, #40]	; (8012b0c <warningLedRefresh+0x4c>)
 8012ae2:	f7f1 fdb9 	bl	8004658 <HAL_GPIO_WritePin>
            break;
 8012ae6:	e00c      	b.n	8012b02 <warningLedRefresh+0x42>
            LED0_ON;
 8012ae8:	2200      	movs	r2, #0
 8012aea:	f44f 7100 	mov.w	r1, #512	; 0x200
 8012aee:	4807      	ldr	r0, [pc, #28]	; (8012b0c <warningLedRefresh+0x4c>)
 8012af0:	f7f1 fdb2 	bl	8004658 <HAL_GPIO_WritePin>
            break;
 8012af4:	e005      	b.n	8012b02 <warningLedRefresh+0x42>
            LED0_TOGGLE;
 8012af6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8012afa:	4804      	ldr	r0, [pc, #16]	; (8012b0c <warningLedRefresh+0x4c>)
 8012afc:	f7f1 fdc5 	bl	800468a <HAL_GPIO_TogglePin>
            break;
 8012b00:	bf00      	nop
}
 8012b02:	bf00      	nop
 8012b04:	bd80      	pop	{r7, pc}
 8012b06:	bf00      	nop
 8012b08:	200085c0 	.word	0x200085c0
 8012b0c:	40020400 	.word	0x40020400

08012b10 <warningLedUpdate>:

void warningLedUpdate(void)
{
 8012b10:	b580      	push	{r7, lr}
 8012b12:	af00      	add	r7, sp, #0
	if (getSysTickCnt() - warningLedTimer > 500)//500ms
 8012b14:	f7ef fd12 	bl	800253c <getSysTickCnt>
 8012b18:	4602      	mov	r2, r0
 8012b1a:	4b07      	ldr	r3, [pc, #28]	; (8012b38 <warningLedUpdate+0x28>)
 8012b1c:	681b      	ldr	r3, [r3, #0]
 8012b1e:	1ad3      	subs	r3, r2, r3
 8012b20:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8012b24:	d906      	bls.n	8012b34 <warningLedUpdate+0x24>
	{
		warningLedRefresh();
 8012b26:	f7ff ffcb 	bl	8012ac0 <warningLedRefresh>
		warningLedTimer = getSysTickCnt();
 8012b2a:	f7ef fd07 	bl	800253c <getSysTickCnt>
 8012b2e:	4603      	mov	r3, r0
 8012b30:	4a01      	ldr	r2, [pc, #4]	; (8012b38 <warningLedUpdate+0x28>)
 8012b32:	6013      	str	r3, [r2, #0]
	}
}
 8012b34:	bf00      	nop
 8012b36:	bd80      	pop	{r7, pc}
 8012b38:	200085bc 	.word	0x200085bc

08012b3c <ratioToCCRx>:
u32 motor_ratios[] = {0, 0, 0, 0};
const u32 MOTORS[] = { MOTOR_M1, MOTOR_M2, MOTOR_M3, MOTOR_M4 };

/*val:0-1000*/
static u16 ratioToCCRx(u16 val)
{
 8012b3c:	b480      	push	{r7}
 8012b3e:	b083      	sub	sp, #12
 8012b40:	af00      	add	r7, sp, #0
 8012b42:	4603      	mov	r3, r0
 8012b44:	80fb      	strh	r3, [r7, #6]
	return (MOTOR_TIM_CNT_FOR_HIGH + val * MOTOR_TIM_CNT_FOR_HIGH/ 1000);//MOTOR_TIM_CNT_FOR_HIGH
 8012b46:	88fb      	ldrh	r3, [r7, #6]
 8012b48:	f245 2208 	movw	r2, #21000	; 0x5208
 8012b4c:	fb02 f303 	mul.w	r3, r2, r3
 8012b50:	4a07      	ldr	r2, [pc, #28]	; (8012b70 <ratioToCCRx+0x34>)
 8012b52:	fba2 2303 	umull	r2, r3, r2, r3
 8012b56:	099b      	lsrs	r3, r3, #6
 8012b58:	b29b      	uxth	r3, r3
 8012b5a:	f503 43a4 	add.w	r3, r3, #20992	; 0x5200
 8012b5e:	3308      	adds	r3, #8
 8012b60:	b29b      	uxth	r3, r3
}
 8012b62:	4618      	mov	r0, r3
 8012b64:	370c      	adds	r7, #12
 8012b66:	46bd      	mov	sp, r7
 8012b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b6c:	4770      	bx	lr
 8012b6e:	bf00      	nop
 8012b70:	10624dd3 	.word	0x10624dd3

08012b74 <motorsInit>:

void motorsInit(void)	/**/
{
 8012b74:	b580      	push	{r7, lr}
 8012b76:	af00      	add	r7, sp, #0
//	TIM_OC4PreloadConfig(TIM3, TIM_OCPreload_Enable);  //TIM3CCR4
//
//	TIM_ARRPreloadConfig(TIM3,ENABLE);	//TIM3	ARPE
//	TIM_Cmd(TIM3, ENABLE);

	htim3.Init.Period = MOTOR_TIM_PERIOD;			//
 8012b78:	4b07      	ldr	r3, [pc, #28]	; (8012b98 <motorsInit+0x24>)
 8012b7a:	f64c 5214 	movw	r2, #52500	; 0xcd14
 8012b7e:	60da      	str	r2, [r3, #12]
	htim3.Init.Prescaler = MOTOR_TIM_PRESCALE;		//
 8012b80:	4b05      	ldr	r3, [pc, #20]	; (8012b98 <motorsInit+0x24>)
 8012b82:	2203      	movs	r2, #3
 8012b84:	605a      	str	r2, [r3, #4]
	HAL_TIM_Base_Init(&htim3);					//TIM3
 8012b86:	4804      	ldr	r0, [pc, #16]	; (8012b98 <motorsInit+0x24>)
 8012b88:	f7f4 fb06 	bl	8007198 <HAL_TIM_Base_Init>
	isInit = true;
 8012b8c:	4b03      	ldr	r3, [pc, #12]	; (8012b9c <motorsInit+0x28>)
 8012b8e:	2201      	movs	r2, #1
 8012b90:	701a      	strb	r2, [r3, #0]
}
 8012b92:	bf00      	nop
 8012b94:	bd80      	pop	{r7, pc}
 8012b96:	bf00      	nop
 8012b98:	20008920 	.word	0x20008920
 8012b9c:	200085c1 	.word	0x200085c1

08012ba0 <motorsSetRatio>:

/*PWM*/
/*ithrust:0-1000*/
void motorsSetRatio(u32 id, u16 ithrust)
{
 8012ba0:	b580      	push	{r7, lr}
 8012ba2:	b082      	sub	sp, #8
 8012ba4:	af00      	add	r7, sp, #0
 8012ba6:	6078      	str	r0, [r7, #4]
 8012ba8:	460b      	mov	r3, r1
 8012baa:	807b      	strh	r3, [r7, #2]
	if (isInit)
 8012bac:	4b20      	ldr	r3, [pc, #128]	; (8012c30 <motorsSetRatio+0x90>)
 8012bae:	781b      	ldrb	r3, [r3, #0]
 8012bb0:	2b00      	cmp	r3, #0
 8012bb2:	d035      	beq.n	8012c20 <motorsSetRatio+0x80>
 8012bb4:	687b      	ldr	r3, [r7, #4]
 8012bb6:	2b03      	cmp	r3, #3
 8012bb8:	d834      	bhi.n	8012c24 <motorsSetRatio+0x84>
 8012bba:	a201      	add	r2, pc, #4	; (adr r2, 8012bc0 <motorsSetRatio+0x20>)
 8012bbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012bc0:	08012bd1 	.word	0x08012bd1
 8012bc4:	08012be5 	.word	0x08012be5
 8012bc8:	08012bf9 	.word	0x08012bf9
 8012bcc:	08012c0d 	.word	0x08012c0d
	{
		switch(id)
		{
			case 0:		/*MOTOR_M1*/
				 __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, ratioToCCRx(ithrust));
 8012bd0:	887b      	ldrh	r3, [r7, #2]
 8012bd2:	4618      	mov	r0, r3
 8012bd4:	f7ff ffb2 	bl	8012b3c <ratioToCCRx>
 8012bd8:	4603      	mov	r3, r0
 8012bda:	461a      	mov	r2, r3
 8012bdc:	4b15      	ldr	r3, [pc, #84]	; (8012c34 <motorsSetRatio+0x94>)
 8012bde:	681b      	ldr	r3, [r3, #0]
 8012be0:	635a      	str	r2, [r3, #52]	; 0x34
				break;
 8012be2:	e020      	b.n	8012c26 <motorsSetRatio+0x86>
			case 1:		/*MOTOR_M2*/
				 __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, ratioToCCRx(ithrust));
 8012be4:	887b      	ldrh	r3, [r7, #2]
 8012be6:	4618      	mov	r0, r3
 8012be8:	f7ff ffa8 	bl	8012b3c <ratioToCCRx>
 8012bec:	4603      	mov	r3, r0
 8012bee:	461a      	mov	r2, r3
 8012bf0:	4b10      	ldr	r3, [pc, #64]	; (8012c34 <motorsSetRatio+0x94>)
 8012bf2:	681b      	ldr	r3, [r3, #0]
 8012bf4:	639a      	str	r2, [r3, #56]	; 0x38
				break;
 8012bf6:	e016      	b.n	8012c26 <motorsSetRatio+0x86>
			case 2:		/*MOTOR_M3*/
				 __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, ratioToCCRx(ithrust));
 8012bf8:	887b      	ldrh	r3, [r7, #2]
 8012bfa:	4618      	mov	r0, r3
 8012bfc:	f7ff ff9e 	bl	8012b3c <ratioToCCRx>
 8012c00:	4603      	mov	r3, r0
 8012c02:	461a      	mov	r2, r3
 8012c04:	4b0b      	ldr	r3, [pc, #44]	; (8012c34 <motorsSetRatio+0x94>)
 8012c06:	681b      	ldr	r3, [r3, #0]
 8012c08:	63da      	str	r2, [r3, #60]	; 0x3c
				break;
 8012c0a:	e00c      	b.n	8012c26 <motorsSetRatio+0x86>
			case 3:		/*MOTOR_M4*/
				 __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, ratioToCCRx(ithrust));
 8012c0c:	887b      	ldrh	r3, [r7, #2]
 8012c0e:	4618      	mov	r0, r3
 8012c10:	f7ff ff94 	bl	8012b3c <ratioToCCRx>
 8012c14:	4603      	mov	r3, r0
 8012c16:	461a      	mov	r2, r3
 8012c18:	4b06      	ldr	r3, [pc, #24]	; (8012c34 <motorsSetRatio+0x94>)
 8012c1a:	681b      	ldr	r3, [r3, #0]
 8012c1c:	641a      	str	r2, [r3, #64]	; 0x40
				break;
 8012c1e:	e002      	b.n	8012c26 <motorsSetRatio+0x86>
			default: break;
		}
	}
 8012c20:	bf00      	nop
 8012c22:	e000      	b.n	8012c26 <motorsSetRatio+0x86>
			default: break;
 8012c24:	bf00      	nop
}
 8012c26:	bf00      	nop
 8012c28:	3708      	adds	r7, #8
 8012c2a:	46bd      	mov	sp, r7
 8012c2c:	bd80      	pop	{r7, pc}
 8012c2e:	bf00      	nop
 8012c30:	200085c1 	.word	0x200085c1
 8012c34:	20008920 	.word	0x20008920

08012c38 <mpu6000SpiWriteRegister>:
static xSemaphoreHandle spirxComplete;
static xSemaphoreHandle isSPISendFreeMutex;
static xSemaphoreHandle isSPIReadFreeMutex;

bool mpu6000SpiWriteRegister(uint8_t reg, uint8_t data)
{
 8012c38:	b580      	push	{r7, lr}
 8012c3a:	b084      	sub	sp, #16
 8012c3c:	af00      	add	r7, sp, #0
 8012c3e:	4603      	mov	r3, r0
 8012c40:	460a      	mov	r2, r1
 8012c42:	71fb      	strb	r3, [r7, #7]
 8012c44:	4613      	mov	r3, r2
 8012c46:	71bb      	strb	r3, [r7, #6]
	bool result = true;
 8012c48:	2301      	movs	r3, #1
 8012c4a:	73fb      	strb	r3, [r7, #15]

	xSemaphoreTake(isSPISendFreeMutex, 0);
 8012c4c:	4b28      	ldr	r3, [pc, #160]	; (8012cf0 <mpu6000SpiWriteRegister+0xb8>)
 8012c4e:	681b      	ldr	r3, [r3, #0]
 8012c50:	2100      	movs	r1, #0
 8012c52:	4618      	mov	r0, r3
 8012c54:	f7f6 fe12 	bl	800987c <xQueueSemaphoreTake>
    ENABLE_MPU6000();
 8012c58:	2200      	movs	r2, #0
 8012c5a:	2104      	movs	r1, #4
 8012c5c:	4825      	ldr	r0, [pc, #148]	; (8012cf4 <mpu6000SpiWriteRegister+0xbc>)
 8012c5e:	f7f1 fcfb 	bl	8004658 <HAL_GPIO_WritePin>
    result = result && !HAL_SPI_Transmit_DMA(&hspi1, &reg, sizeof(reg));
 8012c62:	7bfb      	ldrb	r3, [r7, #15]
 8012c64:	2b00      	cmp	r3, #0
 8012c66:	d00a      	beq.n	8012c7e <mpu6000SpiWriteRegister+0x46>
 8012c68:	1dfb      	adds	r3, r7, #7
 8012c6a:	2201      	movs	r2, #1
 8012c6c:	4619      	mov	r1, r3
 8012c6e:	4822      	ldr	r0, [pc, #136]	; (8012cf8 <mpu6000SpiWriteRegister+0xc0>)
 8012c70:	f7f3 fd54 	bl	800671c <HAL_SPI_Transmit_DMA>
 8012c74:	4603      	mov	r3, r0
 8012c76:	2b00      	cmp	r3, #0
 8012c78:	d101      	bne.n	8012c7e <mpu6000SpiWriteRegister+0x46>
 8012c7a:	2301      	movs	r3, #1
 8012c7c:	e000      	b.n	8012c80 <mpu6000SpiWriteRegister+0x48>
 8012c7e:	2300      	movs	r3, #0
 8012c80:	73fb      	strb	r3, [r7, #15]
 8012c82:	7bfb      	ldrb	r3, [r7, #15]
 8012c84:	f003 0301 	and.w	r3, r3, #1
 8012c88:	73fb      	strb	r3, [r7, #15]
    xSemaphoreTake(spitxComplete, portMAX_DELAY);
 8012c8a:	4b1c      	ldr	r3, [pc, #112]	; (8012cfc <mpu6000SpiWriteRegister+0xc4>)
 8012c8c:	681b      	ldr	r3, [r3, #0]
 8012c8e:	f04f 31ff 	mov.w	r1, #4294967295
 8012c92:	4618      	mov	r0, r3
 8012c94:	f7f6 fdf2 	bl	800987c <xQueueSemaphoreTake>
    result = result && !HAL_SPI_Transmit_DMA(&hspi1, &data, sizeof(data));
 8012c98:	7bfb      	ldrb	r3, [r7, #15]
 8012c9a:	2b00      	cmp	r3, #0
 8012c9c:	d00a      	beq.n	8012cb4 <mpu6000SpiWriteRegister+0x7c>
 8012c9e:	1dbb      	adds	r3, r7, #6
 8012ca0:	2201      	movs	r2, #1
 8012ca2:	4619      	mov	r1, r3
 8012ca4:	4814      	ldr	r0, [pc, #80]	; (8012cf8 <mpu6000SpiWriteRegister+0xc0>)
 8012ca6:	f7f3 fd39 	bl	800671c <HAL_SPI_Transmit_DMA>
 8012caa:	4603      	mov	r3, r0
 8012cac:	2b00      	cmp	r3, #0
 8012cae:	d101      	bne.n	8012cb4 <mpu6000SpiWriteRegister+0x7c>
 8012cb0:	2301      	movs	r3, #1
 8012cb2:	e000      	b.n	8012cb6 <mpu6000SpiWriteRegister+0x7e>
 8012cb4:	2300      	movs	r3, #0
 8012cb6:	73fb      	strb	r3, [r7, #15]
 8012cb8:	7bfb      	ldrb	r3, [r7, #15]
 8012cba:	f003 0301 	and.w	r3, r3, #1
 8012cbe:	73fb      	strb	r3, [r7, #15]
    xSemaphoreTake(spitxComplete, portMAX_DELAY);
 8012cc0:	4b0e      	ldr	r3, [pc, #56]	; (8012cfc <mpu6000SpiWriteRegister+0xc4>)
 8012cc2:	681b      	ldr	r3, [r3, #0]
 8012cc4:	f04f 31ff 	mov.w	r1, #4294967295
 8012cc8:	4618      	mov	r0, r3
 8012cca:	f7f6 fdd7 	bl	800987c <xQueueSemaphoreTake>
    DISABLE_MPU6000();
 8012cce:	2201      	movs	r2, #1
 8012cd0:	2104      	movs	r1, #4
 8012cd2:	4808      	ldr	r0, [pc, #32]	; (8012cf4 <mpu6000SpiWriteRegister+0xbc>)
 8012cd4:	f7f1 fcc0 	bl	8004658 <HAL_GPIO_WritePin>
	xSemaphoreGive(isSPISendFreeMutex);
 8012cd8:	4b05      	ldr	r3, [pc, #20]	; (8012cf0 <mpu6000SpiWriteRegister+0xb8>)
 8012cda:	6818      	ldr	r0, [r3, #0]
 8012cdc:	2300      	movs	r3, #0
 8012cde:	2200      	movs	r2, #0
 8012ce0:	2100      	movs	r1, #0
 8012ce2:	f7f6 fac5 	bl	8009270 <xQueueGenericSend>
	return result;
 8012ce6:	7bfb      	ldrb	r3, [r7, #15]
}
 8012ce8:	4618      	mov	r0, r3
 8012cea:	3710      	adds	r7, #16
 8012cec:	46bd      	mov	sp, r7
 8012cee:	bd80      	pop	{r7, pc}
 8012cf0:	200085cc 	.word	0x200085cc
 8012cf4:	40020800 	.word	0x40020800
 8012cf8:	20008bb4 	.word	0x20008bb4
 8012cfc:	200085c4 	.word	0x200085c4

08012d00 <mpu6000SpiReadRegister>:
//mpu6000SpiReadRegister(MPU_RA_WHO_AM_I, 1, &id);
bool mpu6000SpiReadRegister(uint8_t reg, uint8_t length, uint8_t *data)
{
 8012d00:	b580      	push	{r7, lr}
 8012d02:	b084      	sub	sp, #16
 8012d04:	af00      	add	r7, sp, #0
 8012d06:	4603      	mov	r3, r0
 8012d08:	603a      	str	r2, [r7, #0]
 8012d0a:	71fb      	strb	r3, [r7, #7]
 8012d0c:	460b      	mov	r3, r1
 8012d0e:	71bb      	strb	r3, [r7, #6]
	bool result = true;
 8012d10:	2301      	movs	r3, #1
 8012d12:	73fb      	strb	r3, [r7, #15]
	xSemaphoreTake(isSPIReadFreeMutex, 0);
 8012d14:	4b3f      	ldr	r3, [pc, #252]	; (8012e14 <mpu6000SpiReadRegister+0x114>)
 8012d16:	681b      	ldr	r3, [r3, #0]
 8012d18:	2100      	movs	r1, #0
 8012d1a:	4618      	mov	r0, r3
 8012d1c:	f7f6 fdae 	bl	800987c <xQueueSemaphoreTake>
	ENABLE_MPU6000();
 8012d20:	2200      	movs	r2, #0
 8012d22:	2104      	movs	r1, #4
 8012d24:	483c      	ldr	r0, [pc, #240]	; (8012e18 <mpu6000SpiReadRegister+0x118>)
 8012d26:	f7f1 fc97 	bl	8004658 <HAL_GPIO_WritePin>
	if(HAL_DMA_GetState(&hdma_spi1_tx) == HAL_DMA_STATE_READY)
 8012d2a:	483c      	ldr	r0, [pc, #240]	; (8012e1c <mpu6000SpiReadRegister+0x11c>)
 8012d2c:	f7f0 fe92 	bl	8003a54 <HAL_DMA_GetState>
 8012d30:	4603      	mov	r3, r0
 8012d32:	2b01      	cmp	r3, #1
 8012d34:	d12d      	bne.n	8012d92 <mpu6000SpiReadRegister+0x92>
	{
		if(HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_READY)
 8012d36:	483a      	ldr	r0, [pc, #232]	; (8012e20 <mpu6000SpiReadRegister+0x120>)
 8012d38:	f7f3 ffb6 	bl	8006ca8 <HAL_SPI_GetState>
 8012d3c:	4603      	mov	r3, r0
 8012d3e:	2b01      	cmp	r3, #1
 8012d40:	d127      	bne.n	8012d92 <mpu6000SpiReadRegister+0x92>
		{
			reg |= READWRITE_CMD;
 8012d42:	79fb      	ldrb	r3, [r7, #7]
 8012d44:	2280      	movs	r2, #128	; 0x80
 8012d46:	4313      	orrs	r3, r2
 8012d48:	b2db      	uxtb	r3, r3
 8012d4a:	71fb      	strb	r3, [r7, #7]
	//		result = result && !HAL_SPI_Transmit(&hspi1,&reg,1,1000);
			result = result && !HAL_SPI_Transmit_DMA(&hspi1,&reg,1);
 8012d4c:	7bfb      	ldrb	r3, [r7, #15]
 8012d4e:	2b00      	cmp	r3, #0
 8012d50:	d00a      	beq.n	8012d68 <mpu6000SpiReadRegister+0x68>
 8012d52:	1dfb      	adds	r3, r7, #7
 8012d54:	2201      	movs	r2, #1
 8012d56:	4619      	mov	r1, r3
 8012d58:	4831      	ldr	r0, [pc, #196]	; (8012e20 <mpu6000SpiReadRegister+0x120>)
 8012d5a:	f7f3 fcdf 	bl	800671c <HAL_SPI_Transmit_DMA>
 8012d5e:	4603      	mov	r3, r0
 8012d60:	2b00      	cmp	r3, #0
 8012d62:	d101      	bne.n	8012d68 <mpu6000SpiReadRegister+0x68>
 8012d64:	2301      	movs	r3, #1
 8012d66:	e000      	b.n	8012d6a <mpu6000SpiReadRegister+0x6a>
 8012d68:	2300      	movs	r3, #0
 8012d6a:	73fb      	strb	r3, [r7, #15]
 8012d6c:	7bfb      	ldrb	r3, [r7, #15]
 8012d6e:	f003 0301 	and.w	r3, r3, #1
 8012d72:	73fb      	strb	r3, [r7, #15]
			if(!xSemaphoreTake(spitxComplete, 1))
 8012d74:	4b2b      	ldr	r3, [pc, #172]	; (8012e24 <mpu6000SpiReadRegister+0x124>)
 8012d76:	681b      	ldr	r3, [r3, #0]
 8012d78:	2101      	movs	r1, #1
 8012d7a:	4618      	mov	r0, r3
 8012d7c:	f7f6 fd7e 	bl	800987c <xQueueSemaphoreTake>
 8012d80:	4603      	mov	r3, r0
 8012d82:	2b00      	cmp	r3, #0
 8012d84:	d105      	bne.n	8012d92 <mpu6000SpiReadRegister+0x92>
			{
				HAL_SPI_DeInit(&hspi1);
 8012d86:	4826      	ldr	r0, [pc, #152]	; (8012e20 <mpu6000SpiReadRegister+0x120>)
 8012d88:	f7f3 fc9f 	bl	80066ca <HAL_SPI_DeInit>
				HAL_SPI_Init(&hspi1);
 8012d8c:	4824      	ldr	r0, [pc, #144]	; (8012e20 <mpu6000SpiReadRegister+0x120>)
 8012d8e:	f7f3 fc13 	bl	80065b8 <HAL_SPI_Init>
			}
		}
		//
	}

	if(HAL_DMA_GetState(&hdma_spi1_rx) == HAL_DMA_STATE_READY)
 8012d92:	4825      	ldr	r0, [pc, #148]	; (8012e28 <mpu6000SpiReadRegister+0x128>)
 8012d94:	f7f0 fe5e 	bl	8003a54 <HAL_DMA_GetState>
 8012d98:	4603      	mov	r3, r0
 8012d9a:	2b01      	cmp	r3, #1
 8012d9c:	d129      	bne.n	8012df2 <mpu6000SpiReadRegister+0xf2>
	{
		if(HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_READY)
 8012d9e:	4820      	ldr	r0, [pc, #128]	; (8012e20 <mpu6000SpiReadRegister+0x120>)
 8012da0:	f7f3 ff82 	bl	8006ca8 <HAL_SPI_GetState>
 8012da4:	4603      	mov	r3, r0
 8012da6:	2b01      	cmp	r3, #1
 8012da8:	d123      	bne.n	8012df2 <mpu6000SpiReadRegister+0xf2>
		{
			//result = result && !HAL_SPI_Receive(&hspi1,data,length,1000);
			result = result && !HAL_SPI_Receive_DMA(&hspi1,data,length);
 8012daa:	7bfb      	ldrb	r3, [r7, #15]
 8012dac:	2b00      	cmp	r3, #0
 8012dae:	d00b      	beq.n	8012dc8 <mpu6000SpiReadRegister+0xc8>
 8012db0:	79bb      	ldrb	r3, [r7, #6]
 8012db2:	b29b      	uxth	r3, r3
 8012db4:	461a      	mov	r2, r3
 8012db6:	6839      	ldr	r1, [r7, #0]
 8012db8:	4819      	ldr	r0, [pc, #100]	; (8012e20 <mpu6000SpiReadRegister+0x120>)
 8012dba:	f7f3 fd65 	bl	8006888 <HAL_SPI_Receive_DMA>
 8012dbe:	4603      	mov	r3, r0
 8012dc0:	2b00      	cmp	r3, #0
 8012dc2:	d101      	bne.n	8012dc8 <mpu6000SpiReadRegister+0xc8>
 8012dc4:	2301      	movs	r3, #1
 8012dc6:	e000      	b.n	8012dca <mpu6000SpiReadRegister+0xca>
 8012dc8:	2300      	movs	r3, #0
 8012dca:	73fb      	strb	r3, [r7, #15]
 8012dcc:	7bfb      	ldrb	r3, [r7, #15]
 8012dce:	f003 0301 	and.w	r3, r3, #1
 8012dd2:	73fb      	strb	r3, [r7, #15]
			if(!xSemaphoreTake(spirxComplete, 1))
 8012dd4:	4b15      	ldr	r3, [pc, #84]	; (8012e2c <mpu6000SpiReadRegister+0x12c>)
 8012dd6:	681b      	ldr	r3, [r3, #0]
 8012dd8:	2101      	movs	r1, #1
 8012dda:	4618      	mov	r0, r3
 8012ddc:	f7f6 fd4e 	bl	800987c <xQueueSemaphoreTake>
 8012de0:	4603      	mov	r3, r0
 8012de2:	2b00      	cmp	r3, #0
 8012de4:	d105      	bne.n	8012df2 <mpu6000SpiReadRegister+0xf2>
			{
				HAL_SPI_DeInit(&hspi1);
 8012de6:	480e      	ldr	r0, [pc, #56]	; (8012e20 <mpu6000SpiReadRegister+0x120>)
 8012de8:	f7f3 fc6f 	bl	80066ca <HAL_SPI_DeInit>
				HAL_SPI_Init(&hspi1);
 8012dec:	480c      	ldr	r0, [pc, #48]	; (8012e20 <mpu6000SpiReadRegister+0x120>)
 8012dee:	f7f3 fbe3 	bl	80065b8 <HAL_SPI_Init>
			}
		}
	}
	DISABLE_MPU6000();
 8012df2:	2201      	movs	r2, #1
 8012df4:	2104      	movs	r1, #4
 8012df6:	4808      	ldr	r0, [pc, #32]	; (8012e18 <mpu6000SpiReadRegister+0x118>)
 8012df8:	f7f1 fc2e 	bl	8004658 <HAL_GPIO_WritePin>
	xSemaphoreGive(isSPIReadFreeMutex);
 8012dfc:	4b05      	ldr	r3, [pc, #20]	; (8012e14 <mpu6000SpiReadRegister+0x114>)
 8012dfe:	6818      	ldr	r0, [r3, #0]
 8012e00:	2300      	movs	r3, #0
 8012e02:	2200      	movs	r2, #0
 8012e04:	2100      	movs	r1, #0
 8012e06:	f7f6 fa33 	bl	8009270 <xQueueGenericSend>
	return result;
 8012e0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8012e0c:	4618      	mov	r0, r3
 8012e0e:	3710      	adds	r7, #16
 8012e10:	46bd      	mov	sp, r7
 8012e12:	bd80      	pop	{r7, pc}
 8012e14:	200085d0 	.word	0x200085d0
 8012e18:	40020800 	.word	0x40020800
 8012e1c:	20008cf8 	.word	0x20008cf8
 8012e20:	20008bb4 	.word	0x20008bb4
 8012e24:	200085c4 	.word	0x200085c4
 8012e28:	20008c54 	.word	0x20008c54
 8012e2c:	200085c8 	.word	0x200085c8

08012e30 <mpu6000Init>:

bool mpu6000Init(void)
{
 8012e30:	b580      	push	{r7, lr}
 8012e32:	b082      	sub	sp, #8
 8012e34:	af00      	add	r7, sp, #0
	if (isInit) return true;
 8012e36:	4b45      	ldr	r3, [pc, #276]	; (8012f4c <mpu6000Init+0x11c>)
 8012e38:	781b      	ldrb	r3, [r3, #0]
 8012e3a:	2b00      	cmp	r3, #0
 8012e3c:	d001      	beq.n	8012e42 <mpu6000Init+0x12>
 8012e3e:	2301      	movs	r3, #1
 8012e40:	e07f      	b.n	8012f42 <mpu6000Init+0x112>
	spitxComplete = xSemaphoreCreateBinary();
 8012e42:	2203      	movs	r2, #3
 8012e44:	2100      	movs	r1, #0
 8012e46:	2001      	movs	r0, #1
 8012e48:	f7f6 f982 	bl	8009150 <xQueueGenericCreate>
 8012e4c:	4603      	mov	r3, r0
 8012e4e:	4a40      	ldr	r2, [pc, #256]	; (8012f50 <mpu6000Init+0x120>)
 8012e50:	6013      	str	r3, [r2, #0]
	spirxComplete = xSemaphoreCreateBinary();
 8012e52:	2203      	movs	r2, #3
 8012e54:	2100      	movs	r1, #0
 8012e56:	2001      	movs	r0, #1
 8012e58:	f7f6 f97a 	bl	8009150 <xQueueGenericCreate>
 8012e5c:	4603      	mov	r3, r0
 8012e5e:	4a3d      	ldr	r2, [pc, #244]	; (8012f54 <mpu6000Init+0x124>)
 8012e60:	6013      	str	r3, [r2, #0]
	isSPISendFreeMutex = xSemaphoreCreateMutex();
 8012e62:	2001      	movs	r0, #1
 8012e64:	f7f6 f9eb 	bl	800923e <xQueueCreateMutex>
 8012e68:	4603      	mov	r3, r0
 8012e6a:	4a3b      	ldr	r2, [pc, #236]	; (8012f58 <mpu6000Init+0x128>)
 8012e6c:	6013      	str	r3, [r2, #0]
	isSPIReadFreeMutex = xSemaphoreCreateMutex();
 8012e6e:	2001      	movs	r0, #1
 8012e70:	f7f6 f9e5 	bl	800923e <xQueueCreateMutex>
 8012e74:	4603      	mov	r3, r0
 8012e76:	4a39      	ldr	r2, [pc, #228]	; (8012f5c <mpu6000Init+0x12c>)
 8012e78:	6013      	str	r3, [r2, #0]
	//MPU6000
	mpu6000SpiWriteRegister(MPU_RA_PWR_MGMT_1, BIT_H_RESET);
 8012e7a:	2180      	movs	r1, #128	; 0x80
 8012e7c:	206b      	movs	r0, #107	; 0x6b
 8012e7e:	f7ff fedb 	bl	8012c38 <mpu6000SpiWriteRegister>
	HAL_Delay(50);
 8012e82:	2032      	movs	r0, #50	; 0x32
 8012e84:	f7ef fd82 	bl	800298c <HAL_Delay>
	mpu6000SpiWriteRegister(MPU_RA_SIGNAL_PATH_RESET, BIT_GYRO | BIT_ACC | BIT_TEMP);
 8012e88:	2103      	movs	r1, #3
 8012e8a:	2068      	movs	r0, #104	; 0x68
 8012e8c:	f7ff fed4 	bl	8012c38 <mpu6000SpiWriteRegister>
	HAL_Delay(50);
 8012e90:	2032      	movs	r0, #50	; 0x32
 8012e92:	f7ef fd7b 	bl	800298c <HAL_Delay>
	mpu6000SpiWriteRegister(MPU_RA_PWR_MGMT_1, BIT_H_RESET);//
 8012e96:	2180      	movs	r1, #128	; 0x80
 8012e98:	206b      	movs	r0, #107	; 0x6b
 8012e9a:	f7ff fecd 	bl	8012c38 <mpu6000SpiWriteRegister>
	HAL_Delay(50);
 8012e9e:	2032      	movs	r0, #50	; 0x32
 8012ea0:	f7ef fd74 	bl	800298c <HAL_Delay>
	mpu6000SpiWriteRegister(MPU_RA_SIGNAL_PATH_RESET, BIT_GYRO | BIT_ACC | BIT_TEMP);
 8012ea4:	2103      	movs	r1, #3
 8012ea6:	2068      	movs	r0, #104	; 0x68
 8012ea8:	f7ff fec6 	bl	8012c38 <mpu6000SpiWriteRegister>
	HAL_Delay(50);
 8012eac:	2032      	movs	r0, #50	; 0x32
 8012eae:	f7ef fd6d 	bl	800298c <HAL_Delay>
	
	//ID
	u8 id = 0x00;
 8012eb2:	2300      	movs	r3, #0
 8012eb4:	71fb      	strb	r3, [r7, #7]
	mpu6000SpiReadRegister(MPU_RA_WHO_AM_I, 1, &id);
 8012eb6:	1dfb      	adds	r3, r7, #7
 8012eb8:	461a      	mov	r2, r3
 8012eba:	2101      	movs	r1, #1
 8012ebc:	2075      	movs	r0, #117	; 0x75
 8012ebe:	f7ff ff1f 	bl	8012d00 <mpu6000SpiReadRegister>
	
	//
	if(id == MPU6000_WHO_AM_I_CONST)
 8012ec2:	79fb      	ldrb	r3, [r7, #7]
 8012ec4:	2b68      	cmp	r3, #104	; 0x68
 8012ec6:	d13a      	bne.n	8012f3e <mpu6000Init+0x10e>
	{
		//X
		mpu6000SpiWriteRegister(MPU_RA_PWR_MGMT_1, MPU_CLK_SEL_PLLGYROX);
 8012ec8:	2101      	movs	r1, #1
 8012eca:	206b      	movs	r0, #107	; 0x6b
 8012ecc:	f7ff feb4 	bl	8012c38 <mpu6000SpiWriteRegister>
		HAL_Delay(15);
 8012ed0:	200f      	movs	r0, #15
 8012ed2:	f7ef fd5b 	bl	800298c <HAL_Delay>
		
		//I2C
		mpu6000SpiWriteRegister(MPU_RA_USER_CTRL, BIT_I2C_IF_DIS);
 8012ed6:	2110      	movs	r1, #16
 8012ed8:	206a      	movs	r0, #106	; 0x6a
 8012eda:	f7ff fead 	bl	8012c38 <mpu6000SpiWriteRegister>
		HAL_Delay(15);
 8012ede:	200f      	movs	r0, #15
 8012ee0:	f7ef fd54 	bl	800298c <HAL_Delay>
		mpu6000SpiWriteRegister(MPU_RA_PWR_MGMT_2, 0x00);
 8012ee4:	2100      	movs	r1, #0
 8012ee6:	206c      	movs	r0, #108	; 0x6c
 8012ee8:	f7ff fea6 	bl	8012c38 <mpu6000SpiWriteRegister>
		HAL_Delay(15);
 8012eec:	200f      	movs	r0, #15
 8012eee:	f7ef fd4d 	bl	800298c <HAL_Delay>
		
		// Accel Sample Rate 1kHz
		// Gyroscope Output Rate =  1kHz when the DLPF is enabled
		mpu6000SpiWriteRegister(MPU_RA_SMPLRT_DIV, 0);//
 8012ef2:	2100      	movs	r1, #0
 8012ef4:	2019      	movs	r0, #25
 8012ef6:	f7ff fe9f 	bl	8012c38 <mpu6000SpiWriteRegister>
		HAL_Delay(15);
 8012efa:	200f      	movs	r0, #15
 8012efc:	f7ef fd46 	bl	800298c <HAL_Delay>
		
		// +/- 2000 DPS
		mpu6000SpiWriteRegister(MPU_RA_GYRO_CONFIG, FSR_2000DPS << 3);
 8012f00:	2118      	movs	r1, #24
 8012f02:	201b      	movs	r0, #27
 8012f04:	f7ff fe98 	bl	8012c38 <mpu6000SpiWriteRegister>
		HAL_Delay(15);
 8012f08:	200f      	movs	r0, #15
 8012f0a:	f7ef fd3f 	bl	800298c <HAL_Delay>
		
		// +/- 8 G 
		mpu6000SpiWriteRegister(MPU_RA_ACCEL_CONFIG, FSR_8G << 3);
 8012f0e:	2110      	movs	r1, #16
 8012f10:	201c      	movs	r0, #28
 8012f12:	f7ff fe91 	bl	8012c38 <mpu6000SpiWriteRegister>
		HAL_Delay(15);
 8012f16:	200f      	movs	r0, #15
 8012f18:	f7ef fd38 	bl	800298c <HAL_Delay>
		
		//
		mpu6000SpiWriteRegister(MPU_RA_INT_PIN_CFG, 0 << 7 | 0 << 6 | 0 << 5 | 1 << 4 | 0 << 3 | 0 << 2 | 0 << 1 | 0 << 0);//
 8012f1c:	2110      	movs	r1, #16
 8012f1e:	2037      	movs	r0, #55	; 0x37
 8012f20:	f7ff fe8a 	bl	8012c38 <mpu6000SpiWriteRegister>
		HAL_Delay(15);
 8012f24:	200f      	movs	r0, #15
 8012f26:	f7ef fd31 	bl	800298c <HAL_Delay>
		
		//
		mpu6000SpiWriteRegister(MPU_RA_CONFIG, BITS_DLPF_CFG_98HZ);
 8012f2a:	2102      	movs	r1, #2
 8012f2c:	201a      	movs	r0, #26
 8012f2e:	f7ff fe83 	bl	8012c38 <mpu6000SpiWriteRegister>
		HAL_Delay(1);
 8012f32:	2001      	movs	r0, #1
 8012f34:	f7ef fd2a 	bl	800298c <HAL_Delay>
		
		//printf("MPU6000 SPI connection [OK].\n");
		isInit = true;
 8012f38:	4b04      	ldr	r3, [pc, #16]	; (8012f4c <mpu6000Init+0x11c>)
 8012f3a:	2201      	movs	r2, #1
 8012f3c:	701a      	strb	r2, [r3, #0]
	else
	{
		//printf("MPU6000 SPI connection [FAIL].\n");
	}

	return isInit;
 8012f3e:	4b03      	ldr	r3, [pc, #12]	; (8012f4c <mpu6000Init+0x11c>)
 8012f40:	781b      	ldrb	r3, [r3, #0]
}
 8012f42:	4618      	mov	r0, r3
 8012f44:	3708      	adds	r7, #8
 8012f46:	46bd      	mov	sp, r7
 8012f48:	bd80      	pop	{r7, pc}
 8012f4a:	bf00      	nop
 8012f4c:	200085c2 	.word	0x200085c2
 8012f50:	200085c4 	.word	0x200085c4
 8012f54:	200085c8 	.word	0x200085c8
 8012f58:	200085cc 	.word	0x200085cc
 8012f5c:	200085d0 	.word	0x200085d0

08012f60 <mpu6000GyroRead>:

bool mpu6000GyroRead(Axis3i16* gyroRaw)
{
 8012f60:	b580      	push	{r7, lr}
 8012f62:	b084      	sub	sp, #16
 8012f64:	af00      	add	r7, sp, #0
 8012f66:	6078      	str	r0, [r7, #4]
	if(!isInit) 
 8012f68:	4b17      	ldr	r3, [pc, #92]	; (8012fc8 <mpu6000GyroRead+0x68>)
 8012f6a:	781b      	ldrb	r3, [r3, #0]
 8012f6c:	f083 0301 	eor.w	r3, r3, #1
 8012f70:	b2db      	uxtb	r3, r3
 8012f72:	2b00      	cmp	r3, #0
 8012f74:	d001      	beq.n	8012f7a <mpu6000GyroRead+0x1a>
		return false;
 8012f76:	2300      	movs	r3, #0
 8012f78:	e022      	b.n	8012fc0 <mpu6000GyroRead+0x60>
	u8 buffer[6];
	mpu6000SpiReadRegister(MPU_RA_GYRO_XOUT_H, 6, buffer);
 8012f7a:	f107 0308 	add.w	r3, r7, #8
 8012f7e:	461a      	mov	r2, r3
 8012f80:	2106      	movs	r1, #6
 8012f82:	2043      	movs	r0, #67	; 0x43
 8012f84:	f7ff febc 	bl	8012d00 <mpu6000SpiReadRegister>
	gyroRaw->x = (((int16_t) buffer[0]) << 8) | buffer[1];
 8012f88:	7a3b      	ldrb	r3, [r7, #8]
 8012f8a:	021b      	lsls	r3, r3, #8
 8012f8c:	b21a      	sxth	r2, r3
 8012f8e:	7a7b      	ldrb	r3, [r7, #9]
 8012f90:	b21b      	sxth	r3, r3
 8012f92:	4313      	orrs	r3, r2
 8012f94:	b21a      	sxth	r2, r3
 8012f96:	687b      	ldr	r3, [r7, #4]
 8012f98:	801a      	strh	r2, [r3, #0]
	gyroRaw->y = (((int16_t) buffer[2]) << 8) | buffer[3];
 8012f9a:	7abb      	ldrb	r3, [r7, #10]
 8012f9c:	021b      	lsls	r3, r3, #8
 8012f9e:	b21a      	sxth	r2, r3
 8012fa0:	7afb      	ldrb	r3, [r7, #11]
 8012fa2:	b21b      	sxth	r3, r3
 8012fa4:	4313      	orrs	r3, r2
 8012fa6:	b21a      	sxth	r2, r3
 8012fa8:	687b      	ldr	r3, [r7, #4]
 8012faa:	805a      	strh	r2, [r3, #2]
	gyroRaw->z = (((int16_t) buffer[4]) << 8) | buffer[5];
 8012fac:	7b3b      	ldrb	r3, [r7, #12]
 8012fae:	021b      	lsls	r3, r3, #8
 8012fb0:	b21a      	sxth	r2, r3
 8012fb2:	7b7b      	ldrb	r3, [r7, #13]
 8012fb4:	b21b      	sxth	r3, r3
 8012fb6:	4313      	orrs	r3, r2
 8012fb8:	b21a      	sxth	r2, r3
 8012fba:	687b      	ldr	r3, [r7, #4]
 8012fbc:	809a      	strh	r2, [r3, #4]
	return true;
 8012fbe:	2301      	movs	r3, #1
}
 8012fc0:	4618      	mov	r0, r3
 8012fc2:	3710      	adds	r7, #16
 8012fc4:	46bd      	mov	sp, r7
 8012fc6:	bd80      	pop	{r7, pc}
 8012fc8:	200085c2 	.word	0x200085c2

08012fcc <mpu6000AccRead>:

bool mpu6000AccRead(Axis3i16* accRaw)
{
 8012fcc:	b580      	push	{r7, lr}
 8012fce:	b084      	sub	sp, #16
 8012fd0:	af00      	add	r7, sp, #0
 8012fd2:	6078      	str	r0, [r7, #4]
	if(!isInit) 
 8012fd4:	4b17      	ldr	r3, [pc, #92]	; (8013034 <mpu6000AccRead+0x68>)
 8012fd6:	781b      	ldrb	r3, [r3, #0]
 8012fd8:	f083 0301 	eor.w	r3, r3, #1
 8012fdc:	b2db      	uxtb	r3, r3
 8012fde:	2b00      	cmp	r3, #0
 8012fe0:	d001      	beq.n	8012fe6 <mpu6000AccRead+0x1a>
		return false;
 8012fe2:	2300      	movs	r3, #0
 8012fe4:	e022      	b.n	801302c <mpu6000AccRead+0x60>
	u8 buffer[6];
	mpu6000SpiReadRegister(MPU_RA_ACCEL_XOUT_H, 6, buffer);
 8012fe6:	f107 0308 	add.w	r3, r7, #8
 8012fea:	461a      	mov	r2, r3
 8012fec:	2106      	movs	r1, #6
 8012fee:	203b      	movs	r0, #59	; 0x3b
 8012ff0:	f7ff fe86 	bl	8012d00 <mpu6000SpiReadRegister>
	accRaw->x = (((int16_t) buffer[0]) << 8) | buffer[1];
 8012ff4:	7a3b      	ldrb	r3, [r7, #8]
 8012ff6:	021b      	lsls	r3, r3, #8
 8012ff8:	b21a      	sxth	r2, r3
 8012ffa:	7a7b      	ldrb	r3, [r7, #9]
 8012ffc:	b21b      	sxth	r3, r3
 8012ffe:	4313      	orrs	r3, r2
 8013000:	b21a      	sxth	r2, r3
 8013002:	687b      	ldr	r3, [r7, #4]
 8013004:	801a      	strh	r2, [r3, #0]
	accRaw->y = (((int16_t) buffer[2]) << 8) | buffer[3];
 8013006:	7abb      	ldrb	r3, [r7, #10]
 8013008:	021b      	lsls	r3, r3, #8
 801300a:	b21a      	sxth	r2, r3
 801300c:	7afb      	ldrb	r3, [r7, #11]
 801300e:	b21b      	sxth	r3, r3
 8013010:	4313      	orrs	r3, r2
 8013012:	b21a      	sxth	r2, r3
 8013014:	687b      	ldr	r3, [r7, #4]
 8013016:	805a      	strh	r2, [r3, #2]
	accRaw->z = (((int16_t) buffer[4]) << 8) | buffer[5];
 8013018:	7b3b      	ldrb	r3, [r7, #12]
 801301a:	021b      	lsls	r3, r3, #8
 801301c:	b21a      	sxth	r2, r3
 801301e:	7b7b      	ldrb	r3, [r7, #13]
 8013020:	b21b      	sxth	r3, r3
 8013022:	4313      	orrs	r3, r2
 8013024:	b21a      	sxth	r2, r3
 8013026:	687b      	ldr	r3, [r7, #4]
 8013028:	809a      	strh	r2, [r3, #4]
	return true;
 801302a:	2301      	movs	r3, #1
}
 801302c:	4618      	mov	r0, r3
 801302e:	3710      	adds	r7, #16
 8013030:	46bd      	mov	sp, r7
 8013032:	bd80      	pop	{r7, pc}
 8013034:	200085c2 	.word	0x200085c2

08013038 <DMA2_Stream0Callback>:

void DMA2_Stream0Callback()
{
 8013038:	b580      	push	{r7, lr}
 801303a:	b082      	sub	sp, #8
 801303c:	af00      	add	r7, sp, #0
	portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
 801303e:	2300      	movs	r3, #0
 8013040:	607b      	str	r3, [r7, #4]
	if(__HAL_DMA_GET_TC_FLAG_INDEX(&hdma_spi1_rx))
	{
		__HAL_DMA_CLEAR_FLAG(&hdma_spi1_rx,DMA_FLAG_TCIF0_4); //
 8013042:	4b1b      	ldr	r3, [pc, #108]	; (80130b0 <DMA2_Stream0Callback+0x78>)
 8013044:	681b      	ldr	r3, [r3, #0]
 8013046:	461a      	mov	r2, r3
 8013048:	4b1a      	ldr	r3, [pc, #104]	; (80130b4 <DMA2_Stream0Callback+0x7c>)
 801304a:	429a      	cmp	r2, r3
 801304c:	d903      	bls.n	8013056 <DMA2_Stream0Callback+0x1e>
 801304e:	4b1a      	ldr	r3, [pc, #104]	; (80130b8 <DMA2_Stream0Callback+0x80>)
 8013050:	2220      	movs	r2, #32
 8013052:	60da      	str	r2, [r3, #12]
 8013054:	e016      	b.n	8013084 <DMA2_Stream0Callback+0x4c>
 8013056:	4b16      	ldr	r3, [pc, #88]	; (80130b0 <DMA2_Stream0Callback+0x78>)
 8013058:	681b      	ldr	r3, [r3, #0]
 801305a:	461a      	mov	r2, r3
 801305c:	4b17      	ldr	r3, [pc, #92]	; (80130bc <DMA2_Stream0Callback+0x84>)
 801305e:	429a      	cmp	r2, r3
 8013060:	d903      	bls.n	801306a <DMA2_Stream0Callback+0x32>
 8013062:	4a15      	ldr	r2, [pc, #84]	; (80130b8 <DMA2_Stream0Callback+0x80>)
 8013064:	2320      	movs	r3, #32
 8013066:	6093      	str	r3, [r2, #8]
 8013068:	e00c      	b.n	8013084 <DMA2_Stream0Callback+0x4c>
 801306a:	4b11      	ldr	r3, [pc, #68]	; (80130b0 <DMA2_Stream0Callback+0x78>)
 801306c:	681b      	ldr	r3, [r3, #0]
 801306e:	461a      	mov	r2, r3
 8013070:	4b13      	ldr	r3, [pc, #76]	; (80130c0 <DMA2_Stream0Callback+0x88>)
 8013072:	429a      	cmp	r2, r3
 8013074:	d903      	bls.n	801307e <DMA2_Stream0Callback+0x46>
 8013076:	4a13      	ldr	r2, [pc, #76]	; (80130c4 <DMA2_Stream0Callback+0x8c>)
 8013078:	2320      	movs	r3, #32
 801307a:	60d3      	str	r3, [r2, #12]
 801307c:	e002      	b.n	8013084 <DMA2_Stream0Callback+0x4c>
 801307e:	4a11      	ldr	r2, [pc, #68]	; (80130c4 <DMA2_Stream0Callback+0x8c>)
 8013080:	2320      	movs	r3, #32
 8013082:	6093      	str	r3, [r2, #8]
		//
		xSemaphoreGiveFromISR(spirxComplete, &xHigherPriorityTaskWoken);
 8013084:	4b10      	ldr	r3, [pc, #64]	; (80130c8 <DMA2_Stream0Callback+0x90>)
 8013086:	681b      	ldr	r3, [r3, #0]
 8013088:	1d3a      	adds	r2, r7, #4
 801308a:	4611      	mov	r1, r2
 801308c:	4618      	mov	r0, r3
 801308e:	f7f6 fa88 	bl	80095a2 <xQueueGiveFromISR>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8013092:	687b      	ldr	r3, [r7, #4]
 8013094:	2b00      	cmp	r3, #0
 8013096:	d007      	beq.n	80130a8 <DMA2_Stream0Callback+0x70>
 8013098:	4b0c      	ldr	r3, [pc, #48]	; (80130cc <DMA2_Stream0Callback+0x94>)
 801309a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801309e:	601a      	str	r2, [r3, #0]
 80130a0:	f3bf 8f4f 	dsb	sy
 80130a4:	f3bf 8f6f 	isb	sy
	}
}
 80130a8:	bf00      	nop
 80130aa:	3708      	adds	r7, #8
 80130ac:	46bd      	mov	sp, r7
 80130ae:	bd80      	pop	{r7, pc}
 80130b0:	20008c54 	.word	0x20008c54
 80130b4:	40026458 	.word	0x40026458
 80130b8:	40026400 	.word	0x40026400
 80130bc:	400260b8 	.word	0x400260b8
 80130c0:	40026058 	.word	0x40026058
 80130c4:	40026000 	.word	0x40026000
 80130c8:	200085c8 	.word	0x200085c8
 80130cc:	e000ed04 	.word	0xe000ed04

080130d0 <DMA2_Stream5Callback>:

void DMA2_Stream5Callback()
{
 80130d0:	b580      	push	{r7, lr}
 80130d2:	b082      	sub	sp, #8
 80130d4:	af00      	add	r7, sp, #0
	portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
 80130d6:	2300      	movs	r3, #0
 80130d8:	607b      	str	r3, [r7, #4]
	if(__HAL_DMA_GET_TC_FLAG_INDEX(&hdma_spi1_tx))
	{
		__HAL_DMA_CLEAR_FLAG(&hdma_spi1_tx,DMA_FLAG_TCIF0_4); //
 80130da:	4b1b      	ldr	r3, [pc, #108]	; (8013148 <DMA2_Stream5Callback+0x78>)
 80130dc:	681b      	ldr	r3, [r3, #0]
 80130de:	461a      	mov	r2, r3
 80130e0:	4b1a      	ldr	r3, [pc, #104]	; (801314c <DMA2_Stream5Callback+0x7c>)
 80130e2:	429a      	cmp	r2, r3
 80130e4:	d903      	bls.n	80130ee <DMA2_Stream5Callback+0x1e>
 80130e6:	4b1a      	ldr	r3, [pc, #104]	; (8013150 <DMA2_Stream5Callback+0x80>)
 80130e8:	2220      	movs	r2, #32
 80130ea:	60da      	str	r2, [r3, #12]
 80130ec:	e016      	b.n	801311c <DMA2_Stream5Callback+0x4c>
 80130ee:	4b16      	ldr	r3, [pc, #88]	; (8013148 <DMA2_Stream5Callback+0x78>)
 80130f0:	681b      	ldr	r3, [r3, #0]
 80130f2:	461a      	mov	r2, r3
 80130f4:	4b17      	ldr	r3, [pc, #92]	; (8013154 <DMA2_Stream5Callback+0x84>)
 80130f6:	429a      	cmp	r2, r3
 80130f8:	d903      	bls.n	8013102 <DMA2_Stream5Callback+0x32>
 80130fa:	4a15      	ldr	r2, [pc, #84]	; (8013150 <DMA2_Stream5Callback+0x80>)
 80130fc:	2320      	movs	r3, #32
 80130fe:	6093      	str	r3, [r2, #8]
 8013100:	e00c      	b.n	801311c <DMA2_Stream5Callback+0x4c>
 8013102:	4b11      	ldr	r3, [pc, #68]	; (8013148 <DMA2_Stream5Callback+0x78>)
 8013104:	681b      	ldr	r3, [r3, #0]
 8013106:	461a      	mov	r2, r3
 8013108:	4b13      	ldr	r3, [pc, #76]	; (8013158 <DMA2_Stream5Callback+0x88>)
 801310a:	429a      	cmp	r2, r3
 801310c:	d903      	bls.n	8013116 <DMA2_Stream5Callback+0x46>
 801310e:	4a13      	ldr	r2, [pc, #76]	; (801315c <DMA2_Stream5Callback+0x8c>)
 8013110:	2320      	movs	r3, #32
 8013112:	60d3      	str	r3, [r2, #12]
 8013114:	e002      	b.n	801311c <DMA2_Stream5Callback+0x4c>
 8013116:	4a11      	ldr	r2, [pc, #68]	; (801315c <DMA2_Stream5Callback+0x8c>)
 8013118:	2320      	movs	r3, #32
 801311a:	6093      	str	r3, [r2, #8]
		//
		xSemaphoreGiveFromISR(spitxComplete, &xHigherPriorityTaskWoken);
 801311c:	4b10      	ldr	r3, [pc, #64]	; (8013160 <DMA2_Stream5Callback+0x90>)
 801311e:	681b      	ldr	r3, [r3, #0]
 8013120:	1d3a      	adds	r2, r7, #4
 8013122:	4611      	mov	r1, r2
 8013124:	4618      	mov	r0, r3
 8013126:	f7f6 fa3c 	bl	80095a2 <xQueueGiveFromISR>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 801312a:	687b      	ldr	r3, [r7, #4]
 801312c:	2b00      	cmp	r3, #0
 801312e:	d007      	beq.n	8013140 <DMA2_Stream5Callback+0x70>
 8013130:	4b0c      	ldr	r3, [pc, #48]	; (8013164 <DMA2_Stream5Callback+0x94>)
 8013132:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013136:	601a      	str	r2, [r3, #0]
 8013138:	f3bf 8f4f 	dsb	sy
 801313c:	f3bf 8f6f 	isb	sy
	}
}
 8013140:	bf00      	nop
 8013142:	3708      	adds	r7, #8
 8013144:	46bd      	mov	sp, r7
 8013146:	bd80      	pop	{r7, pc}
 8013148:	20008cf8 	.word	0x20008cf8
 801314c:	40026458 	.word	0x40026458
 8013150:	40026400 	.word	0x40026400
 8013154:	400260b8 	.word	0x400260b8
 8013158:	40026058 	.word	0x40026058
 801315c:	40026000 	.word	0x40026000
 8013160:	200085c4 	.word	0x200085c4
 8013164:	e000ed04 	.word	0xe000ed04

08013168 <STMFLASH_ReadWord>:

//(16)
//faddr:
//:.
u32 STMFLASH_ReadWord(u32 faddr)
{
 8013168:	b480      	push	{r7}
 801316a:	b083      	sub	sp, #12
 801316c:	af00      	add	r7, sp, #0
 801316e:	6078      	str	r0, [r7, #4]
	return *(vu32*)faddr; 
 8013170:	687b      	ldr	r3, [r7, #4]
 8013172:	681b      	ldr	r3, [r3, #0]
}
 8013174:	4618      	mov	r0, r3
 8013176:	370c      	adds	r7, #12
 8013178:	46bd      	mov	sp, r7
 801317a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801317e:	4770      	bx	lr

08013180 <STMFLASH_GetFlashSector>:

//flash
//addr:flash
//:0~11,addr
uint16_t STMFLASH_GetFlashSector(u32 addr)
{
 8013180:	b480      	push	{r7}
 8013182:	b083      	sub	sp, #12
 8013184:	af00      	add	r7, sp, #0
 8013186:	6078      	str	r0, [r7, #4]
	if(addr<ADDR_FLASH_SECTOR_1)return FLASH_SECTOR_0;
 8013188:	687b      	ldr	r3, [r7, #4]
 801318a:	4a24      	ldr	r2, [pc, #144]	; (801321c <STMFLASH_GetFlashSector+0x9c>)
 801318c:	4293      	cmp	r3, r2
 801318e:	d201      	bcs.n	8013194 <STMFLASH_GetFlashSector+0x14>
 8013190:	2300      	movs	r3, #0
 8013192:	e03c      	b.n	801320e <STMFLASH_GetFlashSector+0x8e>
	else if(addr<ADDR_FLASH_SECTOR_2)return FLASH_SECTOR_1;
 8013194:	687b      	ldr	r3, [r7, #4]
 8013196:	4a22      	ldr	r2, [pc, #136]	; (8013220 <STMFLASH_GetFlashSector+0xa0>)
 8013198:	4293      	cmp	r3, r2
 801319a:	d201      	bcs.n	80131a0 <STMFLASH_GetFlashSector+0x20>
 801319c:	2301      	movs	r3, #1
 801319e:	e036      	b.n	801320e <STMFLASH_GetFlashSector+0x8e>
	else if(addr<ADDR_FLASH_SECTOR_3)return FLASH_SECTOR_2;
 80131a0:	687b      	ldr	r3, [r7, #4]
 80131a2:	4a20      	ldr	r2, [pc, #128]	; (8013224 <STMFLASH_GetFlashSector+0xa4>)
 80131a4:	4293      	cmp	r3, r2
 80131a6:	d201      	bcs.n	80131ac <STMFLASH_GetFlashSector+0x2c>
 80131a8:	2302      	movs	r3, #2
 80131aa:	e030      	b.n	801320e <STMFLASH_GetFlashSector+0x8e>
	else if(addr<ADDR_FLASH_SECTOR_4)return FLASH_SECTOR_3;
 80131ac:	687b      	ldr	r3, [r7, #4]
 80131ae:	4a1e      	ldr	r2, [pc, #120]	; (8013228 <STMFLASH_GetFlashSector+0xa8>)
 80131b0:	4293      	cmp	r3, r2
 80131b2:	d801      	bhi.n	80131b8 <STMFLASH_GetFlashSector+0x38>
 80131b4:	2303      	movs	r3, #3
 80131b6:	e02a      	b.n	801320e <STMFLASH_GetFlashSector+0x8e>
	else if(addr<ADDR_FLASH_SECTOR_5)return FLASH_SECTOR_4;
 80131b8:	687b      	ldr	r3, [r7, #4]
 80131ba:	4a1c      	ldr	r2, [pc, #112]	; (801322c <STMFLASH_GetFlashSector+0xac>)
 80131bc:	4293      	cmp	r3, r2
 80131be:	d801      	bhi.n	80131c4 <STMFLASH_GetFlashSector+0x44>
 80131c0:	2304      	movs	r3, #4
 80131c2:	e024      	b.n	801320e <STMFLASH_GetFlashSector+0x8e>
	else if(addr<ADDR_FLASH_SECTOR_6)return FLASH_SECTOR_5;
 80131c4:	687b      	ldr	r3, [r7, #4]
 80131c6:	4a1a      	ldr	r2, [pc, #104]	; (8013230 <STMFLASH_GetFlashSector+0xb0>)
 80131c8:	4293      	cmp	r3, r2
 80131ca:	d801      	bhi.n	80131d0 <STMFLASH_GetFlashSector+0x50>
 80131cc:	2305      	movs	r3, #5
 80131ce:	e01e      	b.n	801320e <STMFLASH_GetFlashSector+0x8e>
	else if(addr<ADDR_FLASH_SECTOR_7)return FLASH_SECTOR_6;
 80131d0:	687b      	ldr	r3, [r7, #4]
 80131d2:	4a18      	ldr	r2, [pc, #96]	; (8013234 <STMFLASH_GetFlashSector+0xb4>)
 80131d4:	4293      	cmp	r3, r2
 80131d6:	d801      	bhi.n	80131dc <STMFLASH_GetFlashSector+0x5c>
 80131d8:	2306      	movs	r3, #6
 80131da:	e018      	b.n	801320e <STMFLASH_GetFlashSector+0x8e>
	else if(addr<ADDR_FLASH_SECTOR_8)return FLASH_SECTOR_7;
 80131dc:	687b      	ldr	r3, [r7, #4]
 80131de:	4a16      	ldr	r2, [pc, #88]	; (8013238 <STMFLASH_GetFlashSector+0xb8>)
 80131e0:	4293      	cmp	r3, r2
 80131e2:	d801      	bhi.n	80131e8 <STMFLASH_GetFlashSector+0x68>
 80131e4:	2307      	movs	r3, #7
 80131e6:	e012      	b.n	801320e <STMFLASH_GetFlashSector+0x8e>
	else if(addr<ADDR_FLASH_SECTOR_9)return FLASH_SECTOR_8;
 80131e8:	687b      	ldr	r3, [r7, #4]
 80131ea:	4a14      	ldr	r2, [pc, #80]	; (801323c <STMFLASH_GetFlashSector+0xbc>)
 80131ec:	4293      	cmp	r3, r2
 80131ee:	d801      	bhi.n	80131f4 <STMFLASH_GetFlashSector+0x74>
 80131f0:	2308      	movs	r3, #8
 80131f2:	e00c      	b.n	801320e <STMFLASH_GetFlashSector+0x8e>
	else if(addr<ADDR_FLASH_SECTOR_10)return FLASH_SECTOR_9;
 80131f4:	687b      	ldr	r3, [r7, #4]
 80131f6:	4a12      	ldr	r2, [pc, #72]	; (8013240 <STMFLASH_GetFlashSector+0xc0>)
 80131f8:	4293      	cmp	r3, r2
 80131fa:	d801      	bhi.n	8013200 <STMFLASH_GetFlashSector+0x80>
 80131fc:	2309      	movs	r3, #9
 80131fe:	e006      	b.n	801320e <STMFLASH_GetFlashSector+0x8e>
	else if(addr<ADDR_FLASH_SECTOR_11)return FLASH_SECTOR_10;
 8013200:	687b      	ldr	r3, [r7, #4]
 8013202:	4a10      	ldr	r2, [pc, #64]	; (8013244 <STMFLASH_GetFlashSector+0xc4>)
 8013204:	4293      	cmp	r3, r2
 8013206:	d801      	bhi.n	801320c <STMFLASH_GetFlashSector+0x8c>
 8013208:	230a      	movs	r3, #10
 801320a:	e000      	b.n	801320e <STMFLASH_GetFlashSector+0x8e>
	return FLASH_SECTOR_11;
 801320c:	230b      	movs	r3, #11
}
 801320e:	4618      	mov	r0, r3
 8013210:	370c      	adds	r7, #12
 8013212:	46bd      	mov	sp, r7
 8013214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013218:	4770      	bx	lr
 801321a:	bf00      	nop
 801321c:	08004000 	.word	0x08004000
 8013220:	08008000 	.word	0x08008000
 8013224:	0800c000 	.word	0x0800c000
 8013228:	0800ffff 	.word	0x0800ffff
 801322c:	0801ffff 	.word	0x0801ffff
 8013230:	0803ffff 	.word	0x0803ffff
 8013234:	0805ffff 	.word	0x0805ffff
 8013238:	0807ffff 	.word	0x0807ffff
 801323c:	0809ffff 	.word	0x0809ffff
 8013240:	080bffff 	.word	0x080bffff
 8013244:	080dffff 	.word	0x080dffff

08013248 <STMFLASH_Write>:
//OTP:0X1FFF7800~0X1FFF7A0F
//WriteAddr:(4!!)
//pBuffer:
//NumToWrite:(32)(32.)
void STMFLASH_Write(u32 WriteAddr,u32 *pBuffer,u32 NumToWrite)	
{ 
 8013248:	b580      	push	{r7, lr}
 801324a:	b088      	sub	sp, #32
 801324c:	af00      	add	r7, sp, #0
 801324e:	60f8      	str	r0, [r7, #12]
 8013250:	60b9      	str	r1, [r7, #8]
 8013252:	607a      	str	r2, [r7, #4]
	HAL_StatusTypeDef status=HAL_OK;
 8013254:	2300      	movs	r3, #0
 8013256:	76fb      	strb	r3, [r7, #27]
	u32 addrx=0;
 8013258:	2300      	movs	r3, #0
 801325a:	61fb      	str	r3, [r7, #28]
	u32 endaddr=0;
 801325c:	2300      	movs	r3, #0
 801325e:	617b      	str	r3, [r7, #20]
	if(WriteAddr<STM32_FLASH_BASE||WriteAddr%4)return;	//
 8013260:	68fb      	ldr	r3, [r7, #12]
 8013262:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8013266:	d355      	bcc.n	8013314 <STMFLASH_Write+0xcc>
 8013268:	68fb      	ldr	r3, [r7, #12]
 801326a:	f003 0303 	and.w	r3, r3, #3
 801326e:	2b00      	cmp	r3, #0
 8013270:	d150      	bne.n	8013314 <STMFLASH_Write+0xcc>
	while(HAL_FLASH_Unlock())									//
 8013272:	bf00      	nop
 8013274:	f7f0 fdae 	bl	8003dd4 <HAL_FLASH_Unlock>
 8013278:	4603      	mov	r3, r0
 801327a:	2b00      	cmp	r3, #0
 801327c:	d1fa      	bne.n	8013274 <STMFLASH_Write+0x2c>
	{
		;
	}
	__HAL_FLASH_DATA_CACHE_DISABLE();//FLASH,
 801327e:	4b27      	ldr	r3, [pc, #156]	; (801331c <STMFLASH_Write+0xd4>)
 8013280:	681b      	ldr	r3, [r3, #0]
 8013282:	4a26      	ldr	r2, [pc, #152]	; (801331c <STMFLASH_Write+0xd4>)
 8013284:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8013288:	6013      	str	r3, [r2, #0]

	addrx=WriteAddr;				//
 801328a:	68fb      	ldr	r3, [r7, #12]
 801328c:	61fb      	str	r3, [r7, #28]
	endaddr=WriteAddr+NumToWrite*4;	//
 801328e:	687b      	ldr	r3, [r7, #4]
 8013290:	009b      	lsls	r3, r3, #2
 8013292:	68fa      	ldr	r2, [r7, #12]
 8013294:	4413      	add	r3, r2
 8013296:	617b      	str	r3, [r7, #20]
	if(addrx<0X1FFF0000)			//,!!
 8013298:	69fb      	ldr	r3, [r7, #28]
 801329a:	4a21      	ldr	r2, [pc, #132]	; (8013320 <STMFLASH_Write+0xd8>)
 801329c:	4293      	cmp	r3, r2
 801329e:	d82a      	bhi.n	80132f6 <STMFLASH_Write+0xae>
	{
		while(addrx<endaddr)		//.(FFFFFFFF,)
 80132a0:	e012      	b.n	80132c8 <STMFLASH_Write+0x80>
		{
			if(STMFLASH_ReadWord(addrx)!=0XFFFFFFFF)//0XFFFFFFFF,
 80132a2:	69f8      	ldr	r0, [r7, #28]
 80132a4:	f7ff ff60 	bl	8013168 <STMFLASH_ReadWord>
 80132a8:	4603      	mov	r3, r0
 80132aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80132ae:	d008      	beq.n	80132c2 <STMFLASH_Write+0x7a>
			{
				FLASH_Erase_Sector(STMFLASH_GetFlashSector(addrx), FLASH_VOLTAGE_RANGE_3);//VCC=2.7~3.6V!!
 80132b0:	69f8      	ldr	r0, [r7, #28]
 80132b2:	f7ff ff65 	bl	8013180 <STMFLASH_GetFlashSector>
 80132b6:	4603      	mov	r3, r0
 80132b8:	2102      	movs	r1, #2
 80132ba:	4618      	mov	r0, r3
 80132bc:	f7f0 feec 	bl	8004098 <FLASH_Erase_Sector>
 80132c0:	e002      	b.n	80132c8 <STMFLASH_Write+0x80>
			}else addrx+=4;
 80132c2:	69fb      	ldr	r3, [r7, #28]
 80132c4:	3304      	adds	r3, #4
 80132c6:	61fb      	str	r3, [r7, #28]
		while(addrx<endaddr)		//.(FFFFFFFF,)
 80132c8:	69fa      	ldr	r2, [r7, #28]
 80132ca:	697b      	ldr	r3, [r7, #20]
 80132cc:	429a      	cmp	r2, r3
 80132ce:	d3e8      	bcc.n	80132a2 <STMFLASH_Write+0x5a>
		}
	}
//	if(status==FLASH_COMPLETE)
//	{
		while(WriteAddr<endaddr)//
 80132d0:	e011      	b.n	80132f6 <STMFLASH_Write+0xae>
		{
			if(HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, WriteAddr, *pBuffer)!=HAL_OK)//
 80132d2:	68bb      	ldr	r3, [r7, #8]
 80132d4:	681b      	ldr	r3, [r3, #0]
 80132d6:	461a      	mov	r2, r3
 80132d8:	f04f 0300 	mov.w	r3, #0
 80132dc:	68f9      	ldr	r1, [r7, #12]
 80132de:	2002      	movs	r0, #2
 80132e0:	f7f0 fd24 	bl	8003d2c <HAL_FLASH_Program>
 80132e4:	4603      	mov	r3, r0
 80132e6:	2b00      	cmp	r3, #0
 80132e8:	d10a      	bne.n	8013300 <STMFLASH_Write+0xb8>
			{
				break;	//
			}
			WriteAddr+=4;
 80132ea:	68fb      	ldr	r3, [r7, #12]
 80132ec:	3304      	adds	r3, #4
 80132ee:	60fb      	str	r3, [r7, #12]
			pBuffer++;
 80132f0:	68bb      	ldr	r3, [r7, #8]
 80132f2:	3304      	adds	r3, #4
 80132f4:	60bb      	str	r3, [r7, #8]
		while(WriteAddr<endaddr)//
 80132f6:	68fa      	ldr	r2, [r7, #12]
 80132f8:	697b      	ldr	r3, [r7, #20]
 80132fa:	429a      	cmp	r2, r3
 80132fc:	d3e9      	bcc.n	80132d2 <STMFLASH_Write+0x8a>
 80132fe:	e000      	b.n	8013302 <STMFLASH_Write+0xba>
				break;	//
 8013300:	bf00      	nop
		}
//	}
	__HAL_FLASH_DATA_CACHE_ENABLE();	//FLASH,
 8013302:	4b06      	ldr	r3, [pc, #24]	; (801331c <STMFLASH_Write+0xd4>)
 8013304:	681b      	ldr	r3, [r3, #0]
 8013306:	4a05      	ldr	r2, [pc, #20]	; (801331c <STMFLASH_Write+0xd4>)
 8013308:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 801330c:	6013      	str	r3, [r2, #0]
	HAL_FLASH_Lock();//
 801330e:	f7f0 fd83 	bl	8003e18 <HAL_FLASH_Lock>
 8013312:	e000      	b.n	8013316 <STMFLASH_Write+0xce>
	if(WriteAddr<STM32_FLASH_BASE||WriteAddr%4)return;	//
 8013314:	bf00      	nop
} 
 8013316:	3720      	adds	r7, #32
 8013318:	46bd      	mov	sp, r7
 801331a:	bd80      	pop	{r7, pc}
 801331c:	40023c00 	.word	0x40023c00
 8013320:	1ffeffff 	.word	0x1ffeffff

08013324 <STMFLASH_Read>:
//
//ReadAddr:
//pBuffer:
//NumToRead:(4)
void STMFLASH_Read(u32 ReadAddr,u32 *pBuffer,u32 NumToRead)   	
{
 8013324:	b590      	push	{r4, r7, lr}
 8013326:	b087      	sub	sp, #28
 8013328:	af00      	add	r7, sp, #0
 801332a:	60f8      	str	r0, [r7, #12]
 801332c:	60b9      	str	r1, [r7, #8]
 801332e:	607a      	str	r2, [r7, #4]
	u32 i;
	for(i=0;i<NumToRead;i++)
 8013330:	2300      	movs	r3, #0
 8013332:	617b      	str	r3, [r7, #20]
 8013334:	e00e      	b.n	8013354 <STMFLASH_Read+0x30>
	{
		pBuffer[i]=STMFLASH_ReadWord(ReadAddr);//4.
 8013336:	697b      	ldr	r3, [r7, #20]
 8013338:	009b      	lsls	r3, r3, #2
 801333a:	68ba      	ldr	r2, [r7, #8]
 801333c:	18d4      	adds	r4, r2, r3
 801333e:	68f8      	ldr	r0, [r7, #12]
 8013340:	f7ff ff12 	bl	8013168 <STMFLASH_ReadWord>
 8013344:	4603      	mov	r3, r0
 8013346:	6023      	str	r3, [r4, #0]
		ReadAddr+=4;//4.
 8013348:	68fb      	ldr	r3, [r7, #12]
 801334a:	3304      	adds	r3, #4
 801334c:	60fb      	str	r3, [r7, #12]
	for(i=0;i<NumToRead;i++)
 801334e:	697b      	ldr	r3, [r7, #20]
 8013350:	3301      	adds	r3, #1
 8013352:	617b      	str	r3, [r7, #20]
 8013354:	697a      	ldr	r2, [r7, #20]
 8013356:	687b      	ldr	r3, [r7, #4]
 8013358:	429a      	cmp	r2, r3
 801335a:	d3ec      	bcc.n	8013336 <STMFLASH_Read+0x12>
	}
}
 801335c:	bf00      	nop
 801335e:	bf00      	nop
 8013360:	371c      	adds	r7, #28
 8013362:	46bd      	mov	sp, r7
 8013364:	bd90      	pop	{r4, r7, pc}

08013366 <systemInit>:
#include "system.h"

/**/
void systemInit(void)
{
 8013366:	b580      	push	{r7, lr}
 8013368:	af00      	add	r7, sp, #0
	IICInit();
 801336a:	f7ff fb0d 	bl	8012988 <IICInit>
	ledInit();			/*led*/
 801336e:	f7ff fb87 	bl	8012a80 <ledInit>
	ledStripInit();		/*WS2812RGB*/
 8013372:	f000 fd47 	bl	8013e04 <ledStripInit>
	beeperInit();		/**/
 8013376:	f7fe fdff 	bl	8011f78 <beeperInit>
	configParamInit();	/**/
 801337a:	f7fe fcd3 	bl	8011d24 <configParamInit>
	pmInit();			/**/
 801337e:	f000 fd65 	bl	8013e4c <pmInit>
	rxInit();			/*ppm*/
 8013382:	f001 fa3b 	bl	80147fc <rxInit>
	usblinkInit();		/*USB*/
 8013386:	f7fe fb5b 	bl	8011a40 <usblinkInit>
	atkpInit();			/**/
 801338a:	f7fe fad5 	bl	8011938 <atkpInit>
	consoleInit();		/**/
 801338e:	f7fe fb2b 	bl	80119e8 <consoleInit>
	stabilizerInit();	/* PID */
 8013392:	f003 f8a7 	bl	80164e4 <stabilizerInit>
}
 8013396:	bf00      	nop
 8013398:	bd80      	pop	{r7, pc}
	...

0801339c <ws2812Init>:
extern DMA_HandleTypeDef hdma_tim2_ch1;
extern TIM_HandleTypeDef htim2;

//ws2812
void ws2812Init(void)
{
 801339c:	b580      	push	{r7, lr}
 801339e:	b082      	sub	sp, #8
 80133a0:	af02      	add	r7, sp, #8
	HAL_DMA_Start(&hdma_tim2_ch1, (u32)dmaBuffer0, (u32)&TIM2->CCR1, 24);
 80133a2:	4912      	ldr	r1, [pc, #72]	; (80133ec <ws2812Init+0x50>)
 80133a4:	2318      	movs	r3, #24
 80133a6:	4a12      	ldr	r2, [pc, #72]	; (80133f0 <ws2812Init+0x54>)
 80133a8:	4812      	ldr	r0, [pc, #72]	; (80133f4 <ws2812Init+0x58>)
 80133aa:	f7f0 f913 	bl	80035d4 <HAL_DMA_Start>
	HAL_DMAEx_MultiBufferStart(&hdma_tim2_ch1, (u32)dmaBuffer0, (u32)&TIM2->CCR1, MEMORY0,24);
 80133ae:	490f      	ldr	r1, [pc, #60]	; (80133ec <ws2812Init+0x50>)
 80133b0:	2318      	movs	r3, #24
 80133b2:	9300      	str	r3, [sp, #0]
 80133b4:	2300      	movs	r3, #0
 80133b6:	4a0e      	ldr	r2, [pc, #56]	; (80133f0 <ws2812Init+0x54>)
 80133b8:	480e      	ldr	r0, [pc, #56]	; (80133f4 <ws2812Init+0x58>)
 80133ba:	f7f0 fc45 	bl	8003c48 <HAL_DMAEx_MultiBufferStart>
//	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 9;
//	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
//	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
//	NVIC_Init(&NVIC_InitStructure);

	vSemaphoreCreateBinary(allLedDone);
 80133be:	2203      	movs	r2, #3
 80133c0:	2100      	movs	r1, #0
 80133c2:	2001      	movs	r0, #1
 80133c4:	f7f5 fec4 	bl	8009150 <xQueueGenericCreate>
 80133c8:	4603      	mov	r3, r0
 80133ca:	4a0b      	ldr	r2, [pc, #44]	; (80133f8 <ws2812Init+0x5c>)
 80133cc:	6013      	str	r3, [r2, #0]
 80133ce:	4b0a      	ldr	r3, [pc, #40]	; (80133f8 <ws2812Init+0x5c>)
 80133d0:	681b      	ldr	r3, [r3, #0]
 80133d2:	2b00      	cmp	r3, #0
 80133d4:	d006      	beq.n	80133e4 <ws2812Init+0x48>
 80133d6:	4b08      	ldr	r3, [pc, #32]	; (80133f8 <ws2812Init+0x5c>)
 80133d8:	6818      	ldr	r0, [r3, #0]
 80133da:	2300      	movs	r3, #0
 80133dc:	2200      	movs	r2, #0
 80133de:	2100      	movs	r1, #0
 80133e0:	f7f5 ff46 	bl	8009270 <xQueueGenericSend>
}
 80133e4:	bf00      	nop
 80133e6:	46bd      	mov	sp, r7
 80133e8:	bd80      	pop	{r7, pc}
 80133ea:	bf00      	nop
 80133ec:	20009200 	.word	0x20009200
 80133f0:	40000034 	.word	0x40000034
 80133f4:	200087b4 	.word	0x200087b4
 80133f8:	200085d4 	.word	0x200085d4

080133fc <fillLed>:

//ws2812
static void fillLed(u32 *buffer, u8 *color)
{
 80133fc:	b480      	push	{r7}
 80133fe:	b085      	sub	sp, #20
 8013400:	af00      	add	r7, sp, #0
 8013402:	6078      	str	r0, [r7, #4]
 8013404:	6039      	str	r1, [r7, #0]
    int i;

    for(i=0; i<8; i++) // GREEN
 8013406:	2300      	movs	r3, #0
 8013408:	60fb      	str	r3, [r7, #12]
 801340a:	e015      	b.n	8013438 <fillLed+0x3c>
	{
	    buffer[i] = ((color[1]<<i) & 0x0080) ? TIMING_ONE:TIMING_ZERO;
 801340c:	683b      	ldr	r3, [r7, #0]
 801340e:	3301      	adds	r3, #1
 8013410:	781b      	ldrb	r3, [r3, #0]
 8013412:	461a      	mov	r2, r3
 8013414:	68fb      	ldr	r3, [r7, #12]
 8013416:	fa02 f303 	lsl.w	r3, r2, r3
 801341a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801341e:	2b00      	cmp	r3, #0
 8013420:	d001      	beq.n	8013426 <fillLed+0x2a>
 8013422:	2247      	movs	r2, #71	; 0x47
 8013424:	e000      	b.n	8013428 <fillLed+0x2c>
 8013426:	2221      	movs	r2, #33	; 0x21
 8013428:	68fb      	ldr	r3, [r7, #12]
 801342a:	009b      	lsls	r3, r3, #2
 801342c:	6879      	ldr	r1, [r7, #4]
 801342e:	440b      	add	r3, r1
 8013430:	601a      	str	r2, [r3, #0]
    for(i=0; i<8; i++) // GREEN
 8013432:	68fb      	ldr	r3, [r7, #12]
 8013434:	3301      	adds	r3, #1
 8013436:	60fb      	str	r3, [r7, #12]
 8013438:	68fb      	ldr	r3, [r7, #12]
 801343a:	2b07      	cmp	r3, #7
 801343c:	dde6      	ble.n	801340c <fillLed+0x10>
	}
	for(i=0; i<8; i++) // RED
 801343e:	2300      	movs	r3, #0
 8013440:	60fb      	str	r3, [r7, #12]
 8013442:	e015      	b.n	8013470 <fillLed+0x74>
	{
	    buffer[8+i] = ((color[0]<<i) & 0x0080) ? TIMING_ONE:TIMING_ZERO;
 8013444:	683b      	ldr	r3, [r7, #0]
 8013446:	781b      	ldrb	r3, [r3, #0]
 8013448:	461a      	mov	r2, r3
 801344a:	68fb      	ldr	r3, [r7, #12]
 801344c:	fa02 f303 	lsl.w	r3, r2, r3
 8013450:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8013454:	2b00      	cmp	r3, #0
 8013456:	d001      	beq.n	801345c <fillLed+0x60>
 8013458:	2247      	movs	r2, #71	; 0x47
 801345a:	e000      	b.n	801345e <fillLed+0x62>
 801345c:	2221      	movs	r2, #33	; 0x21
 801345e:	68fb      	ldr	r3, [r7, #12]
 8013460:	3308      	adds	r3, #8
 8013462:	009b      	lsls	r3, r3, #2
 8013464:	6879      	ldr	r1, [r7, #4]
 8013466:	440b      	add	r3, r1
 8013468:	601a      	str	r2, [r3, #0]
	for(i=0; i<8; i++) // RED
 801346a:	68fb      	ldr	r3, [r7, #12]
 801346c:	3301      	adds	r3, #1
 801346e:	60fb      	str	r3, [r7, #12]
 8013470:	68fb      	ldr	r3, [r7, #12]
 8013472:	2b07      	cmp	r3, #7
 8013474:	dde6      	ble.n	8013444 <fillLed+0x48>
	}
	for(i=0; i<8; i++) // BLUE
 8013476:	2300      	movs	r3, #0
 8013478:	60fb      	str	r3, [r7, #12]
 801347a:	e016      	b.n	80134aa <fillLed+0xae>
	{
	    buffer[16+i] = ((color[2]<<i) & 0x0080) ? TIMING_ONE:TIMING_ZERO;
 801347c:	683b      	ldr	r3, [r7, #0]
 801347e:	3302      	adds	r3, #2
 8013480:	781b      	ldrb	r3, [r3, #0]
 8013482:	461a      	mov	r2, r3
 8013484:	68fb      	ldr	r3, [r7, #12]
 8013486:	fa02 f303 	lsl.w	r3, r2, r3
 801348a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801348e:	2b00      	cmp	r3, #0
 8013490:	d001      	beq.n	8013496 <fillLed+0x9a>
 8013492:	2247      	movs	r2, #71	; 0x47
 8013494:	e000      	b.n	8013498 <fillLed+0x9c>
 8013496:	2221      	movs	r2, #33	; 0x21
 8013498:	68fb      	ldr	r3, [r7, #12]
 801349a:	3310      	adds	r3, #16
 801349c:	009b      	lsls	r3, r3, #2
 801349e:	6879      	ldr	r1, [r7, #4]
 80134a0:	440b      	add	r3, r1
 80134a2:	601a      	str	r2, [r3, #0]
	for(i=0; i<8; i++) // BLUE
 80134a4:	68fb      	ldr	r3, [r7, #12]
 80134a6:	3301      	adds	r3, #1
 80134a8:	60fb      	str	r3, [r7, #12]
 80134aa:	68fb      	ldr	r3, [r7, #12]
 80134ac:	2b07      	cmp	r3, #7
 80134ae:	dde5      	ble.n	801347c <fillLed+0x80>
	}
}
 80134b0:	bf00      	nop
 80134b2:	bf00      	nop
 80134b4:	3714      	adds	r7, #20
 80134b6:	46bd      	mov	sp, r7
 80134b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80134bc:	4770      	bx	lr
	...

080134c0 <ws2812Send>:
static int total_led = 0;
static u8(*color_led)[3] = NULL;

//ws2812DMA
void ws2812Send(u8 (*color)[3], u16 len)
{
 80134c0:	b580      	push	{r7, lr}
 80134c2:	b082      	sub	sp, #8
 80134c4:	af00      	add	r7, sp, #0
 80134c6:	6078      	str	r0, [r7, #4]
 80134c8:	460b      	mov	r3, r1
 80134ca:	807b      	strh	r3, [r7, #2]
	if(len<1) return;
 80134cc:	887b      	ldrh	r3, [r7, #2]
 80134ce:	2b00      	cmp	r3, #0
 80134d0:	d042      	beq.n	8013558 <ws2812Send+0x98>

	xSemaphoreTake(allLedDone, portMAX_DELAY);//
 80134d2:	4b23      	ldr	r3, [pc, #140]	; (8013560 <ws2812Send+0xa0>)
 80134d4:	681b      	ldr	r3, [r3, #0]
 80134d6:	f04f 31ff 	mov.w	r1, #4294967295
 80134da:	4618      	mov	r0, r3
 80134dc:	f7f6 f9ce 	bl	800987c <xQueueSemaphoreTake>

	current_led = 0;
 80134e0:	4b20      	ldr	r3, [pc, #128]	; (8013564 <ws2812Send+0xa4>)
 80134e2:	2200      	movs	r2, #0
 80134e4:	601a      	str	r2, [r3, #0]
	total_led = len;
 80134e6:	887b      	ldrh	r3, [r7, #2]
 80134e8:	4a1f      	ldr	r2, [pc, #124]	; (8013568 <ws2812Send+0xa8>)
 80134ea:	6013      	str	r3, [r2, #0]
	color_led = color;
 80134ec:	4a1f      	ldr	r2, [pc, #124]	; (801356c <ws2812Send+0xac>)
 80134ee:	687b      	ldr	r3, [r7, #4]
 80134f0:	6013      	str	r3, [r2, #0]
	
	fillLed(dmaBuffer0, color_led[current_led]);
 80134f2:	4b1e      	ldr	r3, [pc, #120]	; (801356c <ws2812Send+0xac>)
 80134f4:	681a      	ldr	r2, [r3, #0]
 80134f6:	4b1b      	ldr	r3, [pc, #108]	; (8013564 <ws2812Send+0xa4>)
 80134f8:	681b      	ldr	r3, [r3, #0]
 80134fa:	4619      	mov	r1, r3
 80134fc:	460b      	mov	r3, r1
 80134fe:	005b      	lsls	r3, r3, #1
 8013500:	440b      	add	r3, r1
 8013502:	4413      	add	r3, r2
 8013504:	4619      	mov	r1, r3
 8013506:	481a      	ldr	r0, [pc, #104]	; (8013570 <ws2812Send+0xb0>)
 8013508:	f7ff ff78 	bl	80133fc <fillLed>
	current_led++;
 801350c:	4b15      	ldr	r3, [pc, #84]	; (8013564 <ws2812Send+0xa4>)
 801350e:	681b      	ldr	r3, [r3, #0]
 8013510:	3301      	adds	r3, #1
 8013512:	4a14      	ldr	r2, [pc, #80]	; (8013564 <ws2812Send+0xa4>)
 8013514:	6013      	str	r3, [r2, #0]
	fillLed(dmaBuffer1, color_led[current_led]);
 8013516:	4b15      	ldr	r3, [pc, #84]	; (801356c <ws2812Send+0xac>)
 8013518:	681a      	ldr	r2, [r3, #0]
 801351a:	4b12      	ldr	r3, [pc, #72]	; (8013564 <ws2812Send+0xa4>)
 801351c:	681b      	ldr	r3, [r3, #0]
 801351e:	4619      	mov	r1, r3
 8013520:	460b      	mov	r3, r1
 8013522:	005b      	lsls	r3, r3, #1
 8013524:	440b      	add	r3, r1
 8013526:	4413      	add	r3, r2
 8013528:	4619      	mov	r1, r3
 801352a:	4812      	ldr	r0, [pc, #72]	; (8013574 <ws2812Send+0xb4>)
 801352c:	f7ff ff66 	bl	80133fc <fillLed>
	current_led++;
 8013530:	4b0c      	ldr	r3, [pc, #48]	; (8013564 <ws2812Send+0xa4>)
 8013532:	681b      	ldr	r3, [r3, #0]
 8013534:	3301      	adds	r3, #1
 8013536:	4a0b      	ldr	r2, [pc, #44]	; (8013564 <ws2812Send+0xa4>)
 8013538:	6013      	str	r3, [r2, #0]
	
	HAL_DMA_Start(&hdma_tim2_ch1, (u32)dmaBuffer0, (u32)&TIM2->CCR1, 24);
 801353a:	490d      	ldr	r1, [pc, #52]	; (8013570 <ws2812Send+0xb0>)
 801353c:	2318      	movs	r3, #24
 801353e:	4a0e      	ldr	r2, [pc, #56]	; (8013578 <ws2812Send+0xb8>)
 8013540:	480e      	ldr	r0, [pc, #56]	; (801357c <ws2812Send+0xbc>)
 8013542:	f7f0 f847 	bl	80035d4 <HAL_DMA_Start>
	__HAL_TIM_ENABLE(&htim2);
 8013546:	4b0e      	ldr	r3, [pc, #56]	; (8013580 <ws2812Send+0xc0>)
 8013548:	681b      	ldr	r3, [r3, #0]
 801354a:	681a      	ldr	r2, [r3, #0]
 801354c:	4b0c      	ldr	r3, [pc, #48]	; (8013580 <ws2812Send+0xc0>)
 801354e:	681b      	ldr	r3, [r3, #0]
 8013550:	f042 0201 	orr.w	r2, r2, #1
 8013554:	601a      	str	r2, [r3, #0]
 8013556:	e000      	b.n	801355a <ws2812Send+0x9a>
	if(len<1) return;
 8013558:	bf00      	nop
//	DMA_Cmd(DMA1_Stream5, ENABLE);	//DMA
//	TIM_Cmd(TIM2, ENABLE);			//
}
 801355a:	3708      	adds	r7, #8
 801355c:	46bd      	mov	sp, r7
 801355e:	bd80      	pop	{r7, pc}
 8013560:	200085d4 	.word	0x200085d4
 8013564:	200085d8 	.word	0x200085d8
 8013568:	200085dc 	.word	0x200085dc
 801356c:	200085e0 	.word	0x200085e0
 8013570:	20009200 	.word	0x20009200
 8013574:	200091a0 	.word	0x200091a0
 8013578:	40000034 	.word	0x40000034
 801357c:	200087b4 	.word	0x200087b4
 8013580:	20008c0c 	.word	0x20008c0c

08013584 <DMA1_Stream5Callback>:

//DMA
void DMA1_Stream5Callback()
{
 8013584:	b580      	push	{r7, lr}
 8013586:	b082      	sub	sp, #8
 8013588:	af00      	add	r7, sp, #0
	portBASE_TYPE xHigherPriorityTaskWoken;

	if (total_led == 0)
 801358a:	4b7b      	ldr	r3, [pc, #492]	; (8013778 <DMA1_Stream5Callback+0x1f4>)
 801358c:	681b      	ldr	r3, [r3, #0]
 801358e:	2b00      	cmp	r3, #0
 8013590:	d11f      	bne.n	80135d2 <DMA1_Stream5Callback+0x4e>
	{
//		TIM_Cmd(TIM2, DISABLE);
//		DMA_Cmd(DMA1_Stream5, DISABLE);
		__HAL_DMA_DISABLE(&hdma_tim2_ch1);
 8013592:	4b7a      	ldr	r3, [pc, #488]	; (801377c <DMA1_Stream5Callback+0x1f8>)
 8013594:	681b      	ldr	r3, [r3, #0]
 8013596:	681a      	ldr	r2, [r3, #0]
 8013598:	4b78      	ldr	r3, [pc, #480]	; (801377c <DMA1_Stream5Callback+0x1f8>)
 801359a:	681b      	ldr	r3, [r3, #0]
 801359c:	f022 0201 	bic.w	r2, r2, #1
 80135a0:	601a      	str	r2, [r3, #0]
		__HAL_TIM_DISABLE(&htim2);
 80135a2:	4b77      	ldr	r3, [pc, #476]	; (8013780 <DMA1_Stream5Callback+0x1fc>)
 80135a4:	681b      	ldr	r3, [r3, #0]
 80135a6:	6a1a      	ldr	r2, [r3, #32]
 80135a8:	f241 1311 	movw	r3, #4369	; 0x1111
 80135ac:	4013      	ands	r3, r2
 80135ae:	2b00      	cmp	r3, #0
 80135b0:	d10f      	bne.n	80135d2 <DMA1_Stream5Callback+0x4e>
 80135b2:	4b73      	ldr	r3, [pc, #460]	; (8013780 <DMA1_Stream5Callback+0x1fc>)
 80135b4:	681b      	ldr	r3, [r3, #0]
 80135b6:	6a1a      	ldr	r2, [r3, #32]
 80135b8:	f240 4344 	movw	r3, #1092	; 0x444
 80135bc:	4013      	ands	r3, r2
 80135be:	2b00      	cmp	r3, #0
 80135c0:	d107      	bne.n	80135d2 <DMA1_Stream5Callback+0x4e>
 80135c2:	4b6f      	ldr	r3, [pc, #444]	; (8013780 <DMA1_Stream5Callback+0x1fc>)
 80135c4:	681b      	ldr	r3, [r3, #0]
 80135c6:	681a      	ldr	r2, [r3, #0]
 80135c8:	4b6d      	ldr	r3, [pc, #436]	; (8013780 <DMA1_Stream5Callback+0x1fc>)
 80135ca:	681b      	ldr	r3, [r3, #0]
 80135cc:	f022 0201 	bic.w	r2, r2, #1
 80135d0:	601a      	str	r2, [r3, #0]
	}

	//if (DMA_GetITStatus(DMA1_Stream5, DMA_IT_TCIF5))
	if(__HAL_DMA_GET_FLAG(&hdma_tim2_ch1,DMA_FLAG_TCIF1_5))
 80135d2:	4b6a      	ldr	r3, [pc, #424]	; (801377c <DMA1_Stream5Callback+0x1f8>)
 80135d4:	681b      	ldr	r3, [r3, #0]
 80135d6:	461a      	mov	r2, r3
 80135d8:	4b6a      	ldr	r3, [pc, #424]	; (8013784 <DMA1_Stream5Callback+0x200>)
 80135da:	429a      	cmp	r2, r3
 80135dc:	d909      	bls.n	80135f2 <DMA1_Stream5Callback+0x6e>
 80135de:	4b6a      	ldr	r3, [pc, #424]	; (8013788 <DMA1_Stream5Callback+0x204>)
 80135e0:	685b      	ldr	r3, [r3, #4]
 80135e2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80135e6:	2b00      	cmp	r3, #0
 80135e8:	bf14      	ite	ne
 80135ea:	2301      	movne	r3, #1
 80135ec:	2300      	moveq	r3, #0
 80135ee:	b2db      	uxtb	r3, r3
 80135f0:	e028      	b.n	8013644 <DMA1_Stream5Callback+0xc0>
 80135f2:	4b62      	ldr	r3, [pc, #392]	; (801377c <DMA1_Stream5Callback+0x1f8>)
 80135f4:	681b      	ldr	r3, [r3, #0]
 80135f6:	461a      	mov	r2, r3
 80135f8:	4b64      	ldr	r3, [pc, #400]	; (801378c <DMA1_Stream5Callback+0x208>)
 80135fa:	429a      	cmp	r2, r3
 80135fc:	d909      	bls.n	8013612 <DMA1_Stream5Callback+0x8e>
 80135fe:	4b62      	ldr	r3, [pc, #392]	; (8013788 <DMA1_Stream5Callback+0x204>)
 8013600:	681b      	ldr	r3, [r3, #0]
 8013602:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8013606:	2b00      	cmp	r3, #0
 8013608:	bf14      	ite	ne
 801360a:	2301      	movne	r3, #1
 801360c:	2300      	moveq	r3, #0
 801360e:	b2db      	uxtb	r3, r3
 8013610:	e018      	b.n	8013644 <DMA1_Stream5Callback+0xc0>
 8013612:	4b5a      	ldr	r3, [pc, #360]	; (801377c <DMA1_Stream5Callback+0x1f8>)
 8013614:	681b      	ldr	r3, [r3, #0]
 8013616:	461a      	mov	r2, r3
 8013618:	4b5d      	ldr	r3, [pc, #372]	; (8013790 <DMA1_Stream5Callback+0x20c>)
 801361a:	429a      	cmp	r2, r3
 801361c:	d909      	bls.n	8013632 <DMA1_Stream5Callback+0xae>
 801361e:	4b5d      	ldr	r3, [pc, #372]	; (8013794 <DMA1_Stream5Callback+0x210>)
 8013620:	685b      	ldr	r3, [r3, #4]
 8013622:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8013626:	2b00      	cmp	r3, #0
 8013628:	bf14      	ite	ne
 801362a:	2301      	movne	r3, #1
 801362c:	2300      	moveq	r3, #0
 801362e:	b2db      	uxtb	r3, r3
 8013630:	e008      	b.n	8013644 <DMA1_Stream5Callback+0xc0>
 8013632:	4b58      	ldr	r3, [pc, #352]	; (8013794 <DMA1_Stream5Callback+0x210>)
 8013634:	681b      	ldr	r3, [r3, #0]
 8013636:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 801363a:	2b00      	cmp	r3, #0
 801363c:	bf14      	ite	ne
 801363e:	2301      	movne	r3, #1
 8013640:	2300      	moveq	r3, #0
 8013642:	b2db      	uxtb	r3, r3
 8013644:	2b00      	cmp	r3, #0
 8013646:	d061      	beq.n	801370c <DMA1_Stream5Callback+0x188>
	{
		//DMA_ClearITPendingBit(DMA1_Stream5, DMA_IT_TCIF5);
		__HAL_DMA_CLEAR_FLAG(&hdma_tim2_ch1,DMA_FLAG_TCIF1_5);
 8013648:	4b4c      	ldr	r3, [pc, #304]	; (801377c <DMA1_Stream5Callback+0x1f8>)
 801364a:	681b      	ldr	r3, [r3, #0]
 801364c:	461a      	mov	r2, r3
 801364e:	4b4d      	ldr	r3, [pc, #308]	; (8013784 <DMA1_Stream5Callback+0x200>)
 8013650:	429a      	cmp	r2, r3
 8013652:	d904      	bls.n	801365e <DMA1_Stream5Callback+0xda>
 8013654:	4b4c      	ldr	r3, [pc, #304]	; (8013788 <DMA1_Stream5Callback+0x204>)
 8013656:	f44f 6200 	mov.w	r2, #2048	; 0x800
 801365a:	60da      	str	r2, [r3, #12]
 801365c:	e019      	b.n	8013692 <DMA1_Stream5Callback+0x10e>
 801365e:	4b47      	ldr	r3, [pc, #284]	; (801377c <DMA1_Stream5Callback+0x1f8>)
 8013660:	681b      	ldr	r3, [r3, #0]
 8013662:	461a      	mov	r2, r3
 8013664:	4b49      	ldr	r3, [pc, #292]	; (801378c <DMA1_Stream5Callback+0x208>)
 8013666:	429a      	cmp	r2, r3
 8013668:	d904      	bls.n	8013674 <DMA1_Stream5Callback+0xf0>
 801366a:	4a47      	ldr	r2, [pc, #284]	; (8013788 <DMA1_Stream5Callback+0x204>)
 801366c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8013670:	6093      	str	r3, [r2, #8]
 8013672:	e00e      	b.n	8013692 <DMA1_Stream5Callback+0x10e>
 8013674:	4b41      	ldr	r3, [pc, #260]	; (801377c <DMA1_Stream5Callback+0x1f8>)
 8013676:	681b      	ldr	r3, [r3, #0]
 8013678:	461a      	mov	r2, r3
 801367a:	4b45      	ldr	r3, [pc, #276]	; (8013790 <DMA1_Stream5Callback+0x20c>)
 801367c:	429a      	cmp	r2, r3
 801367e:	d904      	bls.n	801368a <DMA1_Stream5Callback+0x106>
 8013680:	4a44      	ldr	r2, [pc, #272]	; (8013794 <DMA1_Stream5Callback+0x210>)
 8013682:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8013686:	60d3      	str	r3, [r2, #12]
 8013688:	e003      	b.n	8013692 <DMA1_Stream5Callback+0x10e>
 801368a:	4a42      	ldr	r2, [pc, #264]	; (8013794 <DMA1_Stream5Callback+0x210>)
 801368c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8013690:	6093      	str	r3, [r2, #8]
		//if(DMA_GetCurrentMemoryTarget(DMA1_Stream5) == DMA_Memory_0)//DMA0
		if(hdma_tim2_ch1.Instance->NDTR == MEMORY0)//DMA0
 8013692:	4b3a      	ldr	r3, [pc, #232]	; (801377c <DMA1_Stream5Callback+0x1f8>)
 8013694:	681b      	ldr	r3, [r3, #0]
 8013696:	685b      	ldr	r3, [r3, #4]
 8013698:	2b00      	cmp	r3, #0
 801369a:	d119      	bne.n	80136d0 <DMA1_Stream5Callback+0x14c>
		{
			if (current_led<total_led)
 801369c:	4b3e      	ldr	r3, [pc, #248]	; (8013798 <DMA1_Stream5Callback+0x214>)
 801369e:	681a      	ldr	r2, [r3, #0]
 80136a0:	4b35      	ldr	r3, [pc, #212]	; (8013778 <DMA1_Stream5Callback+0x1f4>)
 80136a2:	681b      	ldr	r3, [r3, #0]
 80136a4:	429a      	cmp	r2, r3
 80136a6:	da0d      	bge.n	80136c4 <DMA1_Stream5Callback+0x140>
				fillLed(dmaBuffer1, color_led[current_led]);
 80136a8:	4b3c      	ldr	r3, [pc, #240]	; (801379c <DMA1_Stream5Callback+0x218>)
 80136aa:	681a      	ldr	r2, [r3, #0]
 80136ac:	4b3a      	ldr	r3, [pc, #232]	; (8013798 <DMA1_Stream5Callback+0x214>)
 80136ae:	681b      	ldr	r3, [r3, #0]
 80136b0:	4619      	mov	r1, r3
 80136b2:	460b      	mov	r3, r1
 80136b4:	005b      	lsls	r3, r3, #1
 80136b6:	440b      	add	r3, r1
 80136b8:	4413      	add	r3, r2
 80136ba:	4619      	mov	r1, r3
 80136bc:	4838      	ldr	r0, [pc, #224]	; (80137a0 <DMA1_Stream5Callback+0x21c>)
 80136be:	f7ff fe9d 	bl	80133fc <fillLed>
 80136c2:	e01e      	b.n	8013702 <DMA1_Stream5Callback+0x17e>
			else
				memset(dmaBuffer1, 0, sizeof(dmaBuffer1));
 80136c4:	2260      	movs	r2, #96	; 0x60
 80136c6:	2100      	movs	r1, #0
 80136c8:	4835      	ldr	r0, [pc, #212]	; (80137a0 <DMA1_Stream5Callback+0x21c>)
 80136ca:	f005 fa33 	bl	8018b34 <memset>
 80136ce:	e018      	b.n	8013702 <DMA1_Stream5Callback+0x17e>
		}
		else//DMA1
		{
			if (current_led<total_led)
 80136d0:	4b31      	ldr	r3, [pc, #196]	; (8013798 <DMA1_Stream5Callback+0x214>)
 80136d2:	681a      	ldr	r2, [r3, #0]
 80136d4:	4b28      	ldr	r3, [pc, #160]	; (8013778 <DMA1_Stream5Callback+0x1f4>)
 80136d6:	681b      	ldr	r3, [r3, #0]
 80136d8:	429a      	cmp	r2, r3
 80136da:	da0d      	bge.n	80136f8 <DMA1_Stream5Callback+0x174>
				fillLed(dmaBuffer0, color_led[current_led]);
 80136dc:	4b2f      	ldr	r3, [pc, #188]	; (801379c <DMA1_Stream5Callback+0x218>)
 80136de:	681a      	ldr	r2, [r3, #0]
 80136e0:	4b2d      	ldr	r3, [pc, #180]	; (8013798 <DMA1_Stream5Callback+0x214>)
 80136e2:	681b      	ldr	r3, [r3, #0]
 80136e4:	4619      	mov	r1, r3
 80136e6:	460b      	mov	r3, r1
 80136e8:	005b      	lsls	r3, r3, #1
 80136ea:	440b      	add	r3, r1
 80136ec:	4413      	add	r3, r2
 80136ee:	4619      	mov	r1, r3
 80136f0:	482c      	ldr	r0, [pc, #176]	; (80137a4 <DMA1_Stream5Callback+0x220>)
 80136f2:	f7ff fe83 	bl	80133fc <fillLed>
 80136f6:	e004      	b.n	8013702 <DMA1_Stream5Callback+0x17e>
			else
				memset(dmaBuffer0, 0, sizeof(dmaBuffer0));
 80136f8:	2260      	movs	r2, #96	; 0x60
 80136fa:	2100      	movs	r1, #0
 80136fc:	4829      	ldr	r0, [pc, #164]	; (80137a4 <DMA1_Stream5Callback+0x220>)
 80136fe:	f005 fa19 	bl	8018b34 <memset>
		}
		current_led++;
 8013702:	4b25      	ldr	r3, [pc, #148]	; (8013798 <DMA1_Stream5Callback+0x214>)
 8013704:	681b      	ldr	r3, [r3, #0]
 8013706:	3301      	adds	r3, #1
 8013708:	4a23      	ldr	r2, [pc, #140]	; (8013798 <DMA1_Stream5Callback+0x214>)
 801370a:	6013      	str	r3, [r2, #0]
	}

	if (current_led >= total_led+2) //2LED60us
 801370c:	4b1a      	ldr	r3, [pc, #104]	; (8013778 <DMA1_Stream5Callback+0x1f4>)
 801370e:	681b      	ldr	r3, [r3, #0]
 8013710:	1c5a      	adds	r2, r3, #1
 8013712:	4b21      	ldr	r3, [pc, #132]	; (8013798 <DMA1_Stream5Callback+0x214>)
 8013714:	681b      	ldr	r3, [r3, #0]
 8013716:	429a      	cmp	r2, r3
 8013718:	da29      	bge.n	801376e <DMA1_Stream5Callback+0x1ea>
	{
		xSemaphoreGiveFromISR(allLedDone, &xHigherPriorityTaskWoken);
 801371a:	4b23      	ldr	r3, [pc, #140]	; (80137a8 <DMA1_Stream5Callback+0x224>)
 801371c:	681b      	ldr	r3, [r3, #0]
 801371e:	1d3a      	adds	r2, r7, #4
 8013720:	4611      	mov	r1, r2
 8013722:	4618      	mov	r0, r3
 8013724:	f7f5 ff3d 	bl	80095a2 <xQueueGiveFromISR>
//		TIM_Cmd(TIM2, DISABLE);
//		DMA_Cmd(DMA1_Stream5, DISABLE);
		__HAL_DMA_DISABLE(&hdma_tim2_ch1);
 8013728:	4b14      	ldr	r3, [pc, #80]	; (801377c <DMA1_Stream5Callback+0x1f8>)
 801372a:	681b      	ldr	r3, [r3, #0]
 801372c:	681a      	ldr	r2, [r3, #0]
 801372e:	4b13      	ldr	r3, [pc, #76]	; (801377c <DMA1_Stream5Callback+0x1f8>)
 8013730:	681b      	ldr	r3, [r3, #0]
 8013732:	f022 0201 	bic.w	r2, r2, #1
 8013736:	601a      	str	r2, [r3, #0]
		__HAL_TIM_DISABLE(&htim2);
 8013738:	4b11      	ldr	r3, [pc, #68]	; (8013780 <DMA1_Stream5Callback+0x1fc>)
 801373a:	681b      	ldr	r3, [r3, #0]
 801373c:	6a1a      	ldr	r2, [r3, #32]
 801373e:	f241 1311 	movw	r3, #4369	; 0x1111
 8013742:	4013      	ands	r3, r2
 8013744:	2b00      	cmp	r3, #0
 8013746:	d10f      	bne.n	8013768 <DMA1_Stream5Callback+0x1e4>
 8013748:	4b0d      	ldr	r3, [pc, #52]	; (8013780 <DMA1_Stream5Callback+0x1fc>)
 801374a:	681b      	ldr	r3, [r3, #0]
 801374c:	6a1a      	ldr	r2, [r3, #32]
 801374e:	f240 4344 	movw	r3, #1092	; 0x444
 8013752:	4013      	ands	r3, r2
 8013754:	2b00      	cmp	r3, #0
 8013756:	d107      	bne.n	8013768 <DMA1_Stream5Callback+0x1e4>
 8013758:	4b09      	ldr	r3, [pc, #36]	; (8013780 <DMA1_Stream5Callback+0x1fc>)
 801375a:	681b      	ldr	r3, [r3, #0]
 801375c:	681a      	ldr	r2, [r3, #0]
 801375e:	4b08      	ldr	r3, [pc, #32]	; (8013780 <DMA1_Stream5Callback+0x1fc>)
 8013760:	681b      	ldr	r3, [r3, #0]
 8013762:	f022 0201 	bic.w	r2, r2, #1
 8013766:	601a      	str	r2, [r3, #0]
		total_led = 0;
 8013768:	4b03      	ldr	r3, [pc, #12]	; (8013778 <DMA1_Stream5Callback+0x1f4>)
 801376a:	2200      	movs	r2, #0
 801376c:	601a      	str	r2, [r3, #0]
	}
}
 801376e:	bf00      	nop
 8013770:	3708      	adds	r7, #8
 8013772:	46bd      	mov	sp, r7
 8013774:	bd80      	pop	{r7, pc}
 8013776:	bf00      	nop
 8013778:	200085dc 	.word	0x200085dc
 801377c:	200087b4 	.word	0x200087b4
 8013780:	20008c0c 	.word	0x20008c0c
 8013784:	40026458 	.word	0x40026458
 8013788:	40026400 	.word	0x40026400
 801378c:	400260b8 	.word	0x400260b8
 8013790:	40026058 	.word	0x40026058
 8013794:	40026000 	.word	0x40026000
 8013798:	200085d8 	.word	0x200085d8
 801379c:	200085e0 	.word	0x200085e0
 80137a0:	200091a0 	.word	0x200091a0
 80137a4:	20009200 	.word	0x20009200
 80137a8:	200085d4 	.word	0x200085d4

080137ac <rcCommandToRate>:
};	


//
static float rcCommandToRate(int16_t stick, float rate)
{
 80137ac:	b580      	push	{r7, lr}
 80137ae:	b082      	sub	sp, #8
 80137b0:	af00      	add	r7, sp, #0
 80137b2:	4603      	mov	r3, r0
 80137b4:	ed87 0a00 	vstr	s0, [r7]
 80137b8:	80fb      	strh	r3, [r7, #6]
    return scaleRangef((float) stick, -500, 500, -rate, rate);
 80137ba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80137be:	ee07 3a90 	vmov	s15, r3
 80137c2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80137c6:	edd7 7a00 	vldr	s15, [r7]
 80137ca:	eef1 7a67 	vneg.f32	s15, s15
 80137ce:	ed97 2a00 	vldr	s4, [r7]
 80137d2:	eef0 1a67 	vmov.f32	s3, s15
 80137d6:	ed9f 1a07 	vldr	s2, [pc, #28]	; 80137f4 <rcCommandToRate+0x48>
 80137da:	eddf 0a07 	vldr	s1, [pc, #28]	; 80137f8 <rcCommandToRate+0x4c>
 80137de:	eeb0 0a47 	vmov.f32	s0, s14
 80137e2:	f7fb ff5f 	bl	800f6a4 <scaleRangef>
 80137e6:	eef0 7a40 	vmov.f32	s15, s0
}
 80137ea:	eeb0 0a67 	vmov.f32	s0, s15
 80137ee:	3708      	adds	r7, #8
 80137f0:	46bd      	mov	sp, r7
 80137f2:	bd80      	pop	{r7, pc}
 80137f4:	43fa0000 	.word	0x43fa0000
 80137f8:	c3fa0000 	.word	0xc3fa0000

080137fc <rcCommandToAngle>:

//
static float rcCommandToAngle(int16_t stick, float maxInclination)
{
 80137fc:	b580      	push	{r7, lr}
 80137fe:	b082      	sub	sp, #8
 8013800:	af00      	add	r7, sp, #0
 8013802:	4603      	mov	r3, r0
 8013804:	ed87 0a00 	vstr	s0, [r7]
 8013808:	80fb      	strh	r3, [r7, #6]
    stick = constrain(stick, -500, 500);
 801380a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 801380e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8013812:	4911      	ldr	r1, [pc, #68]	; (8013858 <rcCommandToAngle+0x5c>)
 8013814:	4618      	mov	r0, r3
 8013816:	f7fb fe50 	bl	800f4ba <constrain>
 801381a:	4603      	mov	r3, r0
 801381c:	80fb      	strh	r3, [r7, #6]
    return scaleRangef((float) stick, -500, 500, -maxInclination, maxInclination);
 801381e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8013822:	ee07 3a90 	vmov	s15, r3
 8013826:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 801382a:	edd7 7a00 	vldr	s15, [r7]
 801382e:	eef1 7a67 	vneg.f32	s15, s15
 8013832:	ed97 2a00 	vldr	s4, [r7]
 8013836:	eef0 1a67 	vmov.f32	s3, s15
 801383a:	ed9f 1a08 	vldr	s2, [pc, #32]	; 801385c <rcCommandToAngle+0x60>
 801383e:	eddf 0a08 	vldr	s1, [pc, #32]	; 8013860 <rcCommandToAngle+0x64>
 8013842:	eeb0 0a47 	vmov.f32	s0, s14
 8013846:	f7fb ff2d 	bl	800f6a4 <scaleRangef>
 801384a:	eef0 7a40 	vmov.f32	s15, s0
}
 801384e:	eeb0 0a67 	vmov.f32	s0, s15
 8013852:	3708      	adds	r7, #8
 8013854:	46bd      	mov	sp, r7
 8013856:	bd80      	pop	{r7, pc}
 8013858:	fffffe0c 	.word	0xfffffe0c
 801385c:	43fa0000 	.word	0x43fa0000
 8013860:	c3fa0000 	.word	0xc3fa0000

08013864 <getAxisRcCommand>:

//
static int16_t getAxisRcCommand(int16_t rawData, int16_t deadband)
{
 8013864:	b580      	push	{r7, lr}
 8013866:	b084      	sub	sp, #16
 8013868:	af00      	add	r7, sp, #0
 801386a:	4603      	mov	r3, r0
 801386c:	460a      	mov	r2, r1
 801386e:	80fb      	strh	r3, [r7, #6]
 8013870:	4613      	mov	r3, r2
 8013872:	80bb      	strh	r3, [r7, #4]
    int16_t stickDeflection;

    stickDeflection = constrain(rawData - RC_MID, -500, 500);
 8013874:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8013878:	f2a3 53dc 	subw	r3, r3, #1500	; 0x5dc
 801387c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8013880:	490a      	ldr	r1, [pc, #40]	; (80138ac <getAxisRcCommand+0x48>)
 8013882:	4618      	mov	r0, r3
 8013884:	f7fb fe19 	bl	800f4ba <constrain>
 8013888:	4603      	mov	r3, r0
 801388a:	81fb      	strh	r3, [r7, #14]
    stickDeflection = applyDeadband(stickDeflection, deadband);
 801388c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8013890:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8013894:	4611      	mov	r1, r2
 8013896:	4618      	mov	r0, r3
 8013898:	f7fb fdea 	bl	800f470 <applyDeadband>
 801389c:	4603      	mov	r3, r0
 801389e:	81fb      	strh	r3, [r7, #14]
    return stickDeflection;
 80138a0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 80138a4:	4618      	mov	r0, r3
 80138a6:	3710      	adds	r7, #16
 80138a8:	46bd      	mov	sp, r7
 80138aa:	bd80      	pop	{r7, pc}
 80138ac:	fffffe0c 	.word	0xfffffe0c

080138b0 <resetSetpointMode>:

//
static void resetSetpointMode(setpoint_t *setpoint)
{
 80138b0:	b480      	push	{r7}
 80138b2:	b083      	sub	sp, #12
 80138b4:	af00      	add	r7, sp, #0
 80138b6:	6078      	str	r0, [r7, #4]
	setpoint->mode.roll = modeDisable;
 80138b8:	687b      	ldr	r3, [r7, #4]
 80138ba:	2200      	movs	r2, #0
 80138bc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
	setpoint->mode.pitch = modeDisable;
 80138c0:	687b      	ldr	r3, [r7, #4]
 80138c2:	2200      	movs	r2, #0
 80138c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	setpoint->mode.yaw = modeDisable;
 80138c8:	687b      	ldr	r3, [r7, #4]
 80138ca:	2200      	movs	r2, #0
 80138cc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	
	setpoint->mode.x = modeDisable;
 80138d0:	687b      	ldr	r3, [r7, #4]
 80138d2:	2200      	movs	r2, #0
 80138d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	setpoint->mode.y = modeDisable;
 80138d8:	687b      	ldr	r3, [r7, #4]
 80138da:	2200      	movs	r2, #0
 80138dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
	setpoint->mode.z = modeDisable;
 80138e0:	687b      	ldr	r3, [r7, #4]
 80138e2:	2200      	movs	r2, #0
 80138e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
}
 80138e8:	bf00      	nop
 80138ea:	370c      	adds	r7, #12
 80138ec:	46bd      	mov	sp, r7
 80138ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80138f2:	4770      	bx	lr

080138f4 <setupAltitudeHold>:

//
static void setupAltitudeHold(const state_t *state, setpoint_t *setpoint)
{
 80138f4:	b580      	push	{r7, lr}
 80138f6:	b084      	sub	sp, #16
 80138f8:	af00      	add	r7, sp, #0
 80138fa:	6078      	str	r0, [r7, #4]
 80138fc:	6039      	str	r1, [r7, #0]
	throttleStatus_e throttleStatus = calculateThrottleStatus();//
 80138fe:	f000 fe1f 	bl	8014540 <calculateThrottleStatus>
 8013902:	4603      	mov	r3, r0
 8013904:	73fb      	strb	r3, [r7, #15]

	if (throttleStatus == THROTTLE_LOW) //1500
 8013906:	7bfb      	ldrb	r3, [r7, #15]
 8013908:	2b00      	cmp	r3, #0
 801390a:	d108      	bne.n	801391e <setupAltitudeHold+0x2a>
	{
		altHoldThrottleBase = 1500;
 801390c:	4b0e      	ldr	r3, [pc, #56]	; (8013948 <setupAltitudeHold+0x54>)
 801390e:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8013912:	801a      	strh	r2, [r3, #0]
		stateControlSetVelocityZPIDIntegration(-400);//Z-400
 8013914:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 801394c <setupAltitudeHold+0x58>
 8013918:	f003 f960 	bl	8016bdc <stateControlSetVelocityZPIDIntegration>
 801391c:	e009      	b.n	8013932 <setupAltitudeHold+0x3e>
	}
	else
	{
		altHoldThrottleBase = rcCommand[THROTTLE];
 801391e:	4b0c      	ldr	r3, [pc, #48]	; (8013950 <setupAltitudeHold+0x5c>)
 8013920:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8013924:	b29a      	uxth	r2, r3
 8013926:	4b08      	ldr	r3, [pc, #32]	; (8013948 <setupAltitudeHold+0x54>)
 8013928:	801a      	strh	r2, [r3, #0]
		stateControlSetVelocityZPIDIntegration(0);//Z
 801392a:	ed9f 0a0a 	vldr	s0, [pc, #40]	; 8013954 <setupAltitudeHold+0x60>
 801392e:	f003 f955 	bl	8016bdc <stateControlSetVelocityZPIDIntegration>
	}

	posEstimatorReset();//
 8013932:	f002 faef 	bl	8015f14 <posEstimatorReset>

	setpoint->position.z = state->position.z;//
 8013936:	687b      	ldr	r3, [r7, #4]
 8013938:	69da      	ldr	r2, [r3, #28]
 801393a:	683b      	ldr	r3, [r7, #0]
 801393c:	62da      	str	r2, [r3, #44]	; 0x2c
}
 801393e:	bf00      	nop
 8013940:	3710      	adds	r7, #16
 8013942:	46bd      	mov	sp, r7
 8013944:	bd80      	pop	{r7, pc}
 8013946:	bf00      	nop
 8013948:	20000152 	.word	0x20000152
 801394c:	c3c80000 	.word	0xc3c80000
 8013950:	20009260 	.word	0x20009260
 8013954:	00000000 	.word	0x00000000

08013958 <commanderGetSetpoint>:

//
void commanderGetSetpoint(const state_t *state, setpoint_t *setpoint)
{
 8013958:	b580      	push	{r7, lr}
 801395a:	b086      	sub	sp, #24
 801395c:	af00      	add	r7, sp, #0
 801395e:	6078      	str	r0, [r7, #4]
 8013960:	6039      	str	r1, [r7, #0]
	if (autoLandState.autoLandActive != true)//
 8013962:	4bba      	ldr	r3, [pc, #744]	; (8013c4c <commanderGetSetpoint+0x2f4>)
 8013964:	781b      	ldrb	r3, [r3, #0]
 8013966:	f083 0301 	eor.w	r3, r3, #1
 801396a:	b2db      	uxtb	r3, r3
 801396c:	2b00      	cmp	r3, #0
 801396e:	d031      	beq.n	80139d4 <commanderGetSetpoint+0x7c>
	{
		rcCommand[ROLL] = getAxisRcCommand(rcData[ROLL], DEAD_BAND);
 8013970:	4bb7      	ldr	r3, [pc, #732]	; (8013c50 <commanderGetSetpoint+0x2f8>)
 8013972:	881b      	ldrh	r3, [r3, #0]
 8013974:	b21b      	sxth	r3, r3
 8013976:	2105      	movs	r1, #5
 8013978:	4618      	mov	r0, r3
 801397a:	f7ff ff73 	bl	8013864 <getAxisRcCommand>
 801397e:	4603      	mov	r3, r0
 8013980:	461a      	mov	r2, r3
 8013982:	4bb4      	ldr	r3, [pc, #720]	; (8013c54 <commanderGetSetpoint+0x2fc>)
 8013984:	801a      	strh	r2, [r3, #0]
		rcCommand[PITCH] = getAxisRcCommand(rcData[PITCH], DEAD_BAND);
 8013986:	4bb2      	ldr	r3, [pc, #712]	; (8013c50 <commanderGetSetpoint+0x2f8>)
 8013988:	885b      	ldrh	r3, [r3, #2]
 801398a:	b21b      	sxth	r3, r3
 801398c:	2105      	movs	r1, #5
 801398e:	4618      	mov	r0, r3
 8013990:	f7ff ff68 	bl	8013864 <getAxisRcCommand>
 8013994:	4603      	mov	r3, r0
 8013996:	461a      	mov	r2, r3
 8013998:	4bae      	ldr	r3, [pc, #696]	; (8013c54 <commanderGetSetpoint+0x2fc>)
 801399a:	805a      	strh	r2, [r3, #2]
		rcCommand[YAW] = -getAxisRcCommand(rcData[YAW], DEAD_BAND_YAW);//Z
 801399c:	4bac      	ldr	r3, [pc, #688]	; (8013c50 <commanderGetSetpoint+0x2f8>)
 801399e:	88db      	ldrh	r3, [r3, #6]
 80139a0:	b21b      	sxth	r3, r3
 80139a2:	210a      	movs	r1, #10
 80139a4:	4618      	mov	r0, r3
 80139a6:	f7ff ff5d 	bl	8013864 <getAxisRcCommand>
 80139aa:	4603      	mov	r3, r0
 80139ac:	b29b      	uxth	r3, r3
 80139ae:	425b      	negs	r3, r3
 80139b0:	b29b      	uxth	r3, r3
 80139b2:	b21a      	sxth	r2, r3
 80139b4:	4ba7      	ldr	r3, [pc, #668]	; (8013c54 <commanderGetSetpoint+0x2fc>)
 80139b6:	80da      	strh	r2, [r3, #6]
		rcCommand[THROTTLE] = constrain(rcData[THROTTLE], RC_MIN, RC_MAX);
 80139b8:	4ba5      	ldr	r3, [pc, #660]	; (8013c50 <commanderGetSetpoint+0x2f8>)
 80139ba:	889b      	ldrh	r3, [r3, #4]
 80139bc:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80139c0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80139c4:	4618      	mov	r0, r3
 80139c6:	f7fb fd78 	bl	800f4ba <constrain>
 80139ca:	4603      	mov	r3, r0
 80139cc:	b21a      	sxth	r2, r3
 80139ce:	4ba1      	ldr	r3, [pc, #644]	; (8013c54 <commanderGetSetpoint+0x2fc>)
 80139d0:	809a      	strh	r2, [r3, #4]
 80139d2:	e02c      	b.n	8013a2e <commanderGetSetpoint+0xd6>
	}
	else//
	{
		ENABLE_FLIGHT_MODE(ANGLE_MODE);//
 80139d4:	2001      	movs	r0, #1
 80139d6:	f000 fdc5 	bl	8014564 <enableFlightMode>
		rcCommand[ROLL] = 0;
 80139da:	4b9e      	ldr	r3, [pc, #632]	; (8013c54 <commanderGetSetpoint+0x2fc>)
 80139dc:	2200      	movs	r2, #0
 80139de:	801a      	strh	r2, [r3, #0]
		rcCommand[PITCH] = 0;
 80139e0:	4b9c      	ldr	r3, [pc, #624]	; (8013c54 <commanderGetSetpoint+0x2fc>)
 80139e2:	2200      	movs	r2, #0
 80139e4:	805a      	strh	r2, [r3, #2]
		rcCommand[YAW] = 0;
 80139e6:	4b9b      	ldr	r3, [pc, #620]	; (8013c54 <commanderGetSetpoint+0x2fc>)
 80139e8:	2200      	movs	r2, #0
 80139ea:	80da      	strh	r2, [r3, #6]
		if ((state->acc.z > 800.f) || (getSysTickCnt() - autoLandState.autoLandTime > 20000))//Z800cm/ss20
 80139ec:	687b      	ldr	r3, [r7, #4]
 80139ee:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 80139f2:	ed9f 7a99 	vldr	s14, [pc, #612]	; 8013c58 <commanderGetSetpoint+0x300>
 80139f6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80139fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80139fe:	dc09      	bgt.n	8013a14 <commanderGetSetpoint+0xbc>
 8013a00:	f7ee fd9c 	bl	800253c <getSysTickCnt>
 8013a04:	4602      	mov	r2, r0
 8013a06:	4b91      	ldr	r3, [pc, #580]	; (8013c4c <commanderGetSetpoint+0x2f4>)
 8013a08:	685b      	ldr	r3, [r3, #4]
 8013a0a:	1ad3      	subs	r3, r2, r3
 8013a0c:	f644 6220 	movw	r2, #20000	; 0x4e20
 8013a10:	4293      	cmp	r3, r2
 8013a12:	d905      	bls.n	8013a20 <commanderGetSetpoint+0xc8>
		{
			rcCommand[THROTTLE] = 0;
 8013a14:	4b8f      	ldr	r3, [pc, #572]	; (8013c54 <commanderGetSetpoint+0x2fc>)
 8013a16:	2200      	movs	r2, #0
 8013a18:	809a      	strh	r2, [r3, #4]
			mwDisarm();
 8013a1a:	f000 fea9 	bl	8014770 <mwDisarm>
 8013a1e:	e003      	b.n	8013a28 <commanderGetSetpoint+0xd0>
		}
		else
		{
			rcCommand[THROTTLE] = LAND_THROTTLE;//
 8013a20:	4b8c      	ldr	r3, [pc, #560]	; (8013c54 <commanderGetSetpoint+0x2fc>)
 8013a22:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 8013a26:	809a      	strh	r2, [r3, #4]
		}
		beeper(BEEPER_RX_LOST_LANDING);//
 8013a28:	2004      	movs	r0, #4
 8013a2a:	f7fe fadd 	bl	8011fe8 <beeper>
	}
	
	//MINCHECKyaw
	//
	if(rcCommand[THROTTLE] <= RC_COMMANDER_MINCHECK)
 8013a2e:	4b89      	ldr	r3, [pc, #548]	; (8013c54 <commanderGetSetpoint+0x2fc>)
 8013a30:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8013a34:	f240 424c 	movw	r2, #1100	; 0x44c
 8013a38:	4293      	cmp	r3, r2
 8013a3a:	dc02      	bgt.n	8013a42 <commanderGetSetpoint+0xea>
	{
		rcCommand[YAW] = 0;
 8013a3c:	4b85      	ldr	r3, [pc, #532]	; (8013c54 <commanderGetSetpoint+0x2fc>)
 8013a3e:	2200      	movs	r2, #0
 8013a40:	80da      	strh	r2, [r3, #6]
	}
	
	if(FLIGHT_MODE(HEADFREE_MODE))//
 8013a42:	4b86      	ldr	r3, [pc, #536]	; (8013c5c <commanderGetSetpoint+0x304>)
 8013a44:	681b      	ldr	r3, [r3, #0]
 8013a46:	f003 0304 	and.w	r3, r3, #4
 8013a4a:	2b00      	cmp	r3, #0
 8013a4c:	d059      	beq.n	8013b02 <commanderGetSetpoint+0x1aa>
	{
		float yawRad = degreesToRadians(-state->attitude.yaw);
 8013a4e:	687b      	ldr	r3, [r7, #4]
 8013a50:	edd3 7a03 	vldr	s15, [r3, #12]
 8013a54:	eef1 7a67 	vneg.f32	s15, s15
 8013a58:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8013a5c:	ee17 3a90 	vmov	r3, s15
 8013a60:	b21b      	sxth	r3, r3
 8013a62:	4618      	mov	r0, r3
 8013a64:	f7fb fe06 	bl	800f674 <degreesToRadians>
 8013a68:	ed87 0a05 	vstr	s0, [r7, #20]
		float cosy = cosf(yawRad);
 8013a6c:	ed97 0a05 	vldr	s0, [r7, #20]
 8013a70:	f007 fdba 	bl	801b5e8 <cosf>
 8013a74:	ed87 0a04 	vstr	s0, [r7, #16]
		float siny = sinf(yawRad);
 8013a78:	ed97 0a05 	vldr	s0, [r7, #20]
 8013a7c:	f007 fe34 	bl	801b6e8 <sinf>
 8013a80:	ed87 0a03 	vstr	s0, [r7, #12]
		int16_t rcCommand_PITCH = rcCommand[PITCH]*cosy + rcCommand[ROLL]*siny;
 8013a84:	4b73      	ldr	r3, [pc, #460]	; (8013c54 <commanderGetSetpoint+0x2fc>)
 8013a86:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8013a8a:	ee07 3a90 	vmov	s15, r3
 8013a8e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8013a92:	edd7 7a04 	vldr	s15, [r7, #16]
 8013a96:	ee27 7a27 	vmul.f32	s14, s14, s15
 8013a9a:	4b6e      	ldr	r3, [pc, #440]	; (8013c54 <commanderGetSetpoint+0x2fc>)
 8013a9c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8013aa0:	ee07 3a90 	vmov	s15, r3
 8013aa4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8013aa8:	edd7 7a03 	vldr	s15, [r7, #12]
 8013aac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8013ab0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8013ab4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8013ab8:	ee17 3a90 	vmov	r3, s15
 8013abc:	817b      	strh	r3, [r7, #10]
		rcCommand[ROLL] = rcCommand[ROLL]*cosy - rcCommand[PITCH]*siny;
 8013abe:	4b65      	ldr	r3, [pc, #404]	; (8013c54 <commanderGetSetpoint+0x2fc>)
 8013ac0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8013ac4:	ee07 3a90 	vmov	s15, r3
 8013ac8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8013acc:	edd7 7a04 	vldr	s15, [r7, #16]
 8013ad0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8013ad4:	4b5f      	ldr	r3, [pc, #380]	; (8013c54 <commanderGetSetpoint+0x2fc>)
 8013ad6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8013ada:	ee07 3a90 	vmov	s15, r3
 8013ade:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8013ae2:	edd7 7a03 	vldr	s15, [r7, #12]
 8013ae6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8013aea:	ee77 7a67 	vsub.f32	s15, s14, s15
 8013aee:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8013af2:	ee17 3a90 	vmov	r3, s15
 8013af6:	b21a      	sxth	r2, r3
 8013af8:	4b56      	ldr	r3, [pc, #344]	; (8013c54 <commanderGetSetpoint+0x2fc>)
 8013afa:	801a      	strh	r2, [r3, #0]
		rcCommand[PITCH] = rcCommand_PITCH;
 8013afc:	4a55      	ldr	r2, [pc, #340]	; (8013c54 <commanderGetSetpoint+0x2fc>)
 8013afe:	897b      	ldrh	r3, [r7, #10]
 8013b00:	8053      	strh	r3, [r2, #2]
	}

	resetSetpointMode(setpoint);//
 8013b02:	6838      	ldr	r0, [r7, #0]
 8013b04:	f7ff fed4 	bl	80138b0 <resetSetpointMode>
	
	//
	if (FLIGHT_MODE(ACRO_MODE))
 8013b08:	4b54      	ldr	r3, [pc, #336]	; (8013c5c <commanderGetSetpoint+0x304>)
 8013b0a:	681b      	ldr	r3, [r3, #0]
 8013b0c:	f003 0302 	and.w	r3, r3, #2
 8013b10:	2b00      	cmp	r3, #0
 8013b12:	d033      	beq.n	8013b7c <commanderGetSetpoint+0x224>
	{
		setpoint->mode.roll = modeVelocity;
 8013b14:	683b      	ldr	r3, [r7, #0]
 8013b16:	2202      	movs	r2, #2
 8013b18:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
		setpoint->mode.pitch = modeVelocity;
 8013b1c:	683b      	ldr	r3, [r7, #0]
 8013b1e:	2202      	movs	r2, #2
 8013b20:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		setpoint->mode.yaw = modeVelocity;
 8013b24:	683b      	ldr	r3, [r7, #0]
 8013b26:	2202      	movs	r2, #2
 8013b28:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
		
		setpoint->attitudeRate.roll = rcCommandToRate(rcCommand[ROLL], MAX_RATE_ROLL);
 8013b2c:	4b49      	ldr	r3, [pc, #292]	; (8013c54 <commanderGetSetpoint+0x2fc>)
 8013b2e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8013b32:	ed9f 0a4b 	vldr	s0, [pc, #300]	; 8013c60 <commanderGetSetpoint+0x308>
 8013b36:	4618      	mov	r0, r3
 8013b38:	f7ff fe38 	bl	80137ac <rcCommandToRate>
 8013b3c:	eef0 7a40 	vmov.f32	s15, s0
 8013b40:	683b      	ldr	r3, [r7, #0]
 8013b42:	edc3 7a05 	vstr	s15, [r3, #20]
		setpoint->attitudeRate.pitch = rcCommandToRate(rcCommand[PITCH], MAX_RATE_PITCH);
 8013b46:	4b43      	ldr	r3, [pc, #268]	; (8013c54 <commanderGetSetpoint+0x2fc>)
 8013b48:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8013b4c:	ed9f 0a44 	vldr	s0, [pc, #272]	; 8013c60 <commanderGetSetpoint+0x308>
 8013b50:	4618      	mov	r0, r3
 8013b52:	f7ff fe2b 	bl	80137ac <rcCommandToRate>
 8013b56:	eef0 7a40 	vmov.f32	s15, s0
 8013b5a:	683b      	ldr	r3, [r7, #0]
 8013b5c:	edc3 7a06 	vstr	s15, [r3, #24]
		setpoint->attitudeRate.yaw = rcCommandToRate(rcCommand[YAW], MAX_RATE_YAW);
 8013b60:	4b3c      	ldr	r3, [pc, #240]	; (8013c54 <commanderGetSetpoint+0x2fc>)
 8013b62:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8013b66:	ed9f 0a3e 	vldr	s0, [pc, #248]	; 8013c60 <commanderGetSetpoint+0x308>
 8013b6a:	4618      	mov	r0, r3
 8013b6c:	f7ff fe1e 	bl	80137ac <rcCommandToRate>
 8013b70:	eef0 7a40 	vmov.f32	s15, s0
 8013b74:	683b      	ldr	r3, [r7, #0]
 8013b76:	edc3 7a07 	vstr	s15, [r3, #28]
 8013b7a:	e030      	b.n	8013bde <commanderGetSetpoint+0x286>
	}
	else if (FLIGHT_MODE(ANGLE_MODE))
 8013b7c:	4b37      	ldr	r3, [pc, #220]	; (8013c5c <commanderGetSetpoint+0x304>)
 8013b7e:	681b      	ldr	r3, [r3, #0]
 8013b80:	f003 0301 	and.w	r3, r3, #1
 8013b84:	2b00      	cmp	r3, #0
 8013b86:	d02a      	beq.n	8013bde <commanderGetSetpoint+0x286>
	{
		setpoint->mode.yaw = modeVelocity;
 8013b88:	683b      	ldr	r3, [r7, #0]
 8013b8a:	2202      	movs	r2, #2
 8013b8c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
		
		setpoint->attitude.roll = rcCommandToAngle(rcCommand[ROLL], MAX_ANGLE_ROLL);
 8013b90:	4b30      	ldr	r3, [pc, #192]	; (8013c54 <commanderGetSetpoint+0x2fc>)
 8013b92:	f9b3 3000 	ldrsh.w	r3, [r3]
 8013b96:	eeb3 0a0e 	vmov.f32	s0, #62	; 0x41f00000  30.0
 8013b9a:	4618      	mov	r0, r3
 8013b9c:	f7ff fe2e 	bl	80137fc <rcCommandToAngle>
 8013ba0:	eef0 7a40 	vmov.f32	s15, s0
 8013ba4:	683b      	ldr	r3, [r7, #0]
 8013ba6:	edc3 7a01 	vstr	s15, [r3, #4]
		setpoint->attitude.pitch = rcCommandToAngle(rcCommand[PITCH], MAX_ANGLE_PITCH);
 8013baa:	4b2a      	ldr	r3, [pc, #168]	; (8013c54 <commanderGetSetpoint+0x2fc>)
 8013bac:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8013bb0:	eeb3 0a0e 	vmov.f32	s0, #62	; 0x41f00000  30.0
 8013bb4:	4618      	mov	r0, r3
 8013bb6:	f7ff fe21 	bl	80137fc <rcCommandToAngle>
 8013bba:	eef0 7a40 	vmov.f32	s15, s0
 8013bbe:	683b      	ldr	r3, [r7, #0]
 8013bc0:	edc3 7a02 	vstr	s15, [r3, #8]
		setpoint->attitudeRate.yaw = rcCommandToRate(rcCommand[YAW], MAX_RATE_YAW);
 8013bc4:	4b23      	ldr	r3, [pc, #140]	; (8013c54 <commanderGetSetpoint+0x2fc>)
 8013bc6:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8013bca:	ed9f 0a25 	vldr	s0, [pc, #148]	; 8013c60 <commanderGetSetpoint+0x308>
 8013bce:	4618      	mov	r0, r3
 8013bd0:	f7ff fdec 	bl	80137ac <rcCommandToRate>
 8013bd4:	eef0 7a40 	vmov.f32	s15, s0
 8013bd8:	683b      	ldr	r3, [r7, #0]
 8013bda:	edc3 7a07 	vstr	s15, [r3, #28]
	}

	//
	if (FLIGHT_MODE(NAV_ALTHOLD_MODE))
 8013bde:	4b1f      	ldr	r3, [pc, #124]	; (8013c5c <commanderGetSetpoint+0x304>)
 8013be0:	681b      	ldr	r3, [r3, #0]
 8013be2:	f003 0308 	and.w	r3, r3, #8
 8013be6:	2b00      	cmp	r3, #0
 8013be8:	f000 8086 	beq.w	8013cf8 <commanderGetSetpoint+0x3a0>
	{
		static bool isAdjustAlttitude = false;
		
		//
		if (setupAltitudeHoldFlag == false)
 8013bec:	4b1d      	ldr	r3, [pc, #116]	; (8013c64 <commanderGetSetpoint+0x30c>)
 8013bee:	781b      	ldrb	r3, [r3, #0]
 8013bf0:	f083 0301 	eor.w	r3, r3, #1
 8013bf4:	b2db      	uxtb	r3, r3
 8013bf6:	2b00      	cmp	r3, #0
 8013bf8:	d006      	beq.n	8013c08 <commanderGetSetpoint+0x2b0>
		{
			setupAltitudeHold(state, setpoint);
 8013bfa:	6839      	ldr	r1, [r7, #0]
 8013bfc:	6878      	ldr	r0, [r7, #4]
 8013bfe:	f7ff fe79 	bl	80138f4 <setupAltitudeHold>
			setupAltitudeHoldFlag = true;
 8013c02:	4b18      	ldr	r3, [pc, #96]	; (8013c64 <commanderGetSetpoint+0x30c>)
 8013c04:	2201      	movs	r2, #1
 8013c06:	701a      	strb	r2, [r3, #0]
		}
		
		//
		int16_t rcThrottleAdjustment = applyDeadband(rcCommand[THROTTLE] - altHoldThrottleBase, ALT_HOLD_DEADBAND);
 8013c08:	4b12      	ldr	r3, [pc, #72]	; (8013c54 <commanderGetSetpoint+0x2fc>)
 8013c0a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8013c0e:	461a      	mov	r2, r3
 8013c10:	4b15      	ldr	r3, [pc, #84]	; (8013c68 <commanderGetSetpoint+0x310>)
 8013c12:	881b      	ldrh	r3, [r3, #0]
 8013c14:	1ad3      	subs	r3, r2, r3
 8013c16:	2132      	movs	r1, #50	; 0x32
 8013c18:	4618      	mov	r0, r3
 8013c1a:	f7fb fc29 	bl	800f470 <applyDeadband>
 8013c1e:	4603      	mov	r3, r0
 8013c20:	813b      	strh	r3, [r7, #8]
		if (rcThrottleAdjustment == 0 && isAdjustAlttitude == true)
 8013c22:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8013c26:	2b00      	cmp	r3, #0
 8013c28:	d124      	bne.n	8013c74 <commanderGetSetpoint+0x31c>
 8013c2a:	4b10      	ldr	r3, [pc, #64]	; (8013c6c <commanderGetSetpoint+0x314>)
 8013c2c:	781b      	ldrb	r3, [r3, #0]
 8013c2e:	2b00      	cmp	r3, #0
 8013c30:	d020      	beq.n	8013c74 <commanderGetSetpoint+0x31c>
		{
			setpoint->mode.z = modeAbs;
 8013c32:	683b      	ldr	r3, [r7, #0]
 8013c34:	2201      	movs	r2, #1
 8013c36:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
			setpoint->position.z = state->position.z;
 8013c3a:	687b      	ldr	r3, [r7, #4]
 8013c3c:	69da      	ldr	r2, [r3, #28]
 8013c3e:	683b      	ldr	r3, [r7, #0]
 8013c40:	62da      	str	r2, [r3, #44]	; 0x2c
			isAdjustAlttitude = false;
 8013c42:	4b0a      	ldr	r3, [pc, #40]	; (8013c6c <commanderGetSetpoint+0x314>)
 8013c44:	2200      	movs	r2, #0
 8013c46:	701a      	strb	r2, [r3, #0]
 8013c48:	e056      	b.n	8013cf8 <commanderGetSetpoint+0x3a0>
 8013c4a:	bf00      	nop
 8013c4c:	200085e8 	.word	0x200085e8
 8013c50:	20009284 	.word	0x20009284
 8013c54:	20009260 	.word	0x20009260
 8013c58:	44480000 	.word	0x44480000
 8013c5c:	20008638 	.word	0x20008638
 8013c60:	43480000 	.word	0x43480000
 8013c64:	200085e4 	.word	0x200085e4
 8013c68:	20000152 	.word	0x20000152
 8013c6c:	200085f0 	.word	0x200085f0
 8013c70:	43160000 	.word	0x43160000
		}
		else if (rcThrottleAdjustment > 0)
 8013c74:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8013c78:	2b00      	cmp	r3, #0
 8013c7a:	dd1f      	ble.n	8013cbc <commanderGetSetpoint+0x364>
		{
			setpoint->mode.z = modeVelocity;
 8013c7c:	683b      	ldr	r3, [r7, #0]
 8013c7e:	2202      	movs	r2, #2
 8013c80:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
			setpoint->velocity.z = rcThrottleAdjustment * CLIMB_RATE_UP / (RC_MAX - altHoldThrottleBase - ALT_HOLD_DEADBAND);
 8013c84:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8013c88:	ee07 3a90 	vmov	s15, r3
 8013c8c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8013c90:	ed1f 7a09 	vldr	s14, [pc, #-36]	; 8013c70 <commanderGetSetpoint+0x318>
 8013c94:	ee67 6a87 	vmul.f32	s13, s15, s14
 8013c98:	4b1e      	ldr	r3, [pc, #120]	; (8013d14 <commanderGetSetpoint+0x3bc>)
 8013c9a:	881b      	ldrh	r3, [r3, #0]
 8013c9c:	f5c3 63f3 	rsb	r3, r3, #1944	; 0x798
 8013ca0:	3306      	adds	r3, #6
 8013ca2:	ee07 3a90 	vmov	s15, r3
 8013ca6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8013caa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8013cae:	683b      	ldr	r3, [r7, #0]
 8013cb0:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
			isAdjustAlttitude = true;
 8013cb4:	4b18      	ldr	r3, [pc, #96]	; (8013d18 <commanderGetSetpoint+0x3c0>)
 8013cb6:	2201      	movs	r2, #1
 8013cb8:	701a      	strb	r2, [r3, #0]
 8013cba:	e01d      	b.n	8013cf8 <commanderGetSetpoint+0x3a0>
		}
		else
		{
			setpoint->mode.z = modeVelocity;
 8013cbc:	683b      	ldr	r3, [r7, #0]
 8013cbe:	2202      	movs	r2, #2
 8013cc0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
			setpoint->velocity.z = rcThrottleAdjustment * CLIMB_RATE_DOWN / (altHoldThrottleBase - RC_MIN - ALT_HOLD_DEADBAND);
 8013cc4:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8013cc8:	ee07 3a90 	vmov	s15, r3
 8013ccc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8013cd0:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8013d1c <commanderGetSetpoint+0x3c4>
 8013cd4:	ee67 6a87 	vmul.f32	s13, s15, s14
 8013cd8:	4b0e      	ldr	r3, [pc, #56]	; (8013d14 <commanderGetSetpoint+0x3bc>)
 8013cda:	881b      	ldrh	r3, [r3, #0]
 8013cdc:	f2a3 431a 	subw	r3, r3, #1050	; 0x41a
 8013ce0:	ee07 3a90 	vmov	s15, r3
 8013ce4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8013ce8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8013cec:	683b      	ldr	r3, [r7, #0]
 8013cee:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
			isAdjustAlttitude = true;
 8013cf2:	4b09      	ldr	r3, [pc, #36]	; (8013d18 <commanderGetSetpoint+0x3c0>)
 8013cf4:	2201      	movs	r2, #1
 8013cf6:	701a      	strb	r2, [r3, #0]
		}
	}
	
	setpoint->thrust = rcCommand[THROTTLE];
 8013cf8:	4b09      	ldr	r3, [pc, #36]	; (8013d20 <commanderGetSetpoint+0x3c8>)
 8013cfa:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8013cfe:	ee07 3a90 	vmov	s15, r3
 8013d02:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8013d06:	683b      	ldr	r3, [r7, #0]
 8013d08:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
}
 8013d0c:	bf00      	nop
 8013d0e:	3718      	adds	r7, #24
 8013d10:	46bd      	mov	sp, r7
 8013d12:	bd80      	pop	{r7, pc}
 8013d14:	20000152 	.word	0x20000152
 8013d18:	200085f0 	.word	0x200085f0
 8013d1c:	42dc0000 	.word	0x42dc0000
 8013d20:	20009260 	.word	0x20009260

08013d24 <commanderSetupAltitudeHoldMode>:

//
void commanderSetupAltitudeHoldMode(void)
{
 8013d24:	b480      	push	{r7}
 8013d26:	af00      	add	r7, sp, #0
	setupAltitudeHoldFlag = false;
 8013d28:	4b03      	ldr	r3, [pc, #12]	; (8013d38 <commanderSetupAltitudeHoldMode+0x14>)
 8013d2a:	2200      	movs	r2, #0
 8013d2c:	701a      	strb	r2, [r3, #0]
}
 8013d2e:	bf00      	nop
 8013d30:	46bd      	mov	sp, r7
 8013d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d36:	4770      	bx	lr
 8013d38:	200085e4 	.word	0x200085e4

08013d3c <commanderGetALtHoldThrottle>:

//
uint16_t commanderGetALtHoldThrottle(void)
{
 8013d3c:	b480      	push	{r7}
 8013d3e:	af00      	add	r7, sp, #0
	return altHoldThrottleBase;
 8013d40:	4b03      	ldr	r3, [pc, #12]	; (8013d50 <commanderGetALtHoldThrottle+0x14>)
 8013d42:	881b      	ldrh	r3, [r3, #0]
}
 8013d44:	4618      	mov	r0, r3
 8013d46:	46bd      	mov	sp, r7
 8013d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d4c:	4770      	bx	lr
 8013d4e:	bf00      	nop
 8013d50:	20000152 	.word	0x20000152

08013d54 <commanderActiveFailsafe>:

//
void commanderActiveFailsafe(void)
{
 8013d54:	b580      	push	{r7, lr}
 8013d56:	af00      	add	r7, sp, #0
	autoLandState.autoLandActive = true;
 8013d58:	4b04      	ldr	r3, [pc, #16]	; (8013d6c <commanderActiveFailsafe+0x18>)
 8013d5a:	2201      	movs	r2, #1
 8013d5c:	701a      	strb	r2, [r3, #0]
	autoLandState.autoLandTime = getSysTickCnt();
 8013d5e:	f7ee fbed 	bl	800253c <getSysTickCnt>
 8013d62:	4603      	mov	r3, r0
 8013d64:	4a01      	ldr	r2, [pc, #4]	; (8013d6c <commanderActiveFailsafe+0x18>)
 8013d66:	6053      	str	r3, [r2, #4]
}
 8013d68:	bf00      	nop
 8013d6a:	bd80      	pop	{r7, pc}
 8013d6c:	200085e8 	.word	0x200085e8

08013d70 <ledStripFillBufferWitchColor>:
static uint8_t colorBuffer[NBR_LEDS][3];


//
static void ledStripFillBufferWitchColor(enum ledStripColor color)
{
 8013d70:	b480      	push	{r7}
 8013d72:	b085      	sub	sp, #20
 8013d74:	af00      	add	r7, sp, #0
 8013d76:	4603      	mov	r3, r0
 8013d78:	71fb      	strb	r3, [r7, #7]
	for (int i = 0; i < NBR_LEDS; i++)
 8013d7a:	2300      	movs	r3, #0
 8013d7c:	60fb      	str	r3, [r7, #12]
 8013d7e:	e033      	b.n	8013de8 <ledStripFillBufferWitchColor+0x78>
	{
		colorBuffer[i][0] = colorTable[color][0];
 8013d80:	79fa      	ldrb	r2, [r7, #7]
 8013d82:	491e      	ldr	r1, [pc, #120]	; (8013dfc <ledStripFillBufferWitchColor+0x8c>)
 8013d84:	4613      	mov	r3, r2
 8013d86:	005b      	lsls	r3, r3, #1
 8013d88:	4413      	add	r3, r2
 8013d8a:	440b      	add	r3, r1
 8013d8c:	7818      	ldrb	r0, [r3, #0]
 8013d8e:	491c      	ldr	r1, [pc, #112]	; (8013e00 <ledStripFillBufferWitchColor+0x90>)
 8013d90:	68fa      	ldr	r2, [r7, #12]
 8013d92:	4613      	mov	r3, r2
 8013d94:	005b      	lsls	r3, r3, #1
 8013d96:	4413      	add	r3, r2
 8013d98:	440b      	add	r3, r1
 8013d9a:	4602      	mov	r2, r0
 8013d9c:	701a      	strb	r2, [r3, #0]
		colorBuffer[i][1] = colorTable[color][1];
 8013d9e:	79fa      	ldrb	r2, [r7, #7]
 8013da0:	4916      	ldr	r1, [pc, #88]	; (8013dfc <ledStripFillBufferWitchColor+0x8c>)
 8013da2:	4613      	mov	r3, r2
 8013da4:	005b      	lsls	r3, r3, #1
 8013da6:	4413      	add	r3, r2
 8013da8:	440b      	add	r3, r1
 8013daa:	3301      	adds	r3, #1
 8013dac:	7818      	ldrb	r0, [r3, #0]
 8013dae:	4914      	ldr	r1, [pc, #80]	; (8013e00 <ledStripFillBufferWitchColor+0x90>)
 8013db0:	68fa      	ldr	r2, [r7, #12]
 8013db2:	4613      	mov	r3, r2
 8013db4:	005b      	lsls	r3, r3, #1
 8013db6:	4413      	add	r3, r2
 8013db8:	440b      	add	r3, r1
 8013dba:	3301      	adds	r3, #1
 8013dbc:	4602      	mov	r2, r0
 8013dbe:	701a      	strb	r2, [r3, #0]
		colorBuffer[i][2] = colorTable[color][2];
 8013dc0:	79fa      	ldrb	r2, [r7, #7]
 8013dc2:	490e      	ldr	r1, [pc, #56]	; (8013dfc <ledStripFillBufferWitchColor+0x8c>)
 8013dc4:	4613      	mov	r3, r2
 8013dc6:	005b      	lsls	r3, r3, #1
 8013dc8:	4413      	add	r3, r2
 8013dca:	440b      	add	r3, r1
 8013dcc:	3302      	adds	r3, #2
 8013dce:	7818      	ldrb	r0, [r3, #0]
 8013dd0:	490b      	ldr	r1, [pc, #44]	; (8013e00 <ledStripFillBufferWitchColor+0x90>)
 8013dd2:	68fa      	ldr	r2, [r7, #12]
 8013dd4:	4613      	mov	r3, r2
 8013dd6:	005b      	lsls	r3, r3, #1
 8013dd8:	4413      	add	r3, r2
 8013dda:	440b      	add	r3, r1
 8013ddc:	3302      	adds	r3, #2
 8013dde:	4602      	mov	r2, r0
 8013de0:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < NBR_LEDS; i++)
 8013de2:	68fb      	ldr	r3, [r7, #12]
 8013de4:	3301      	adds	r3, #1
 8013de6:	60fb      	str	r3, [r7, #12]
 8013de8:	68fb      	ldr	r3, [r7, #12]
 8013dea:	2b07      	cmp	r3, #7
 8013dec:	ddc8      	ble.n	8013d80 <ledStripFillBufferWitchColor+0x10>
	}
}
 8013dee:	bf00      	nop
 8013df0:	bf00      	nop
 8013df2:	3714      	adds	r7, #20
 8013df4:	46bd      	mov	sp, r7
 8013df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013dfa:	4770      	bx	lr
 8013dfc:	0801ce00 	.word	0x0801ce00
 8013e00:	200085f4 	.word	0x200085f4

08013e04 <ledStripInit>:


//
void ledStripInit(void)
{
 8013e04:	b580      	push	{r7, lr}
 8013e06:	af00      	add	r7, sp, #0
	ws2812Init();
 8013e08:	f7ff fac8 	bl	801339c <ws2812Init>
	ledStripOFF();
 8013e0c:	f000 f810 	bl	8013e30 <ledStripOFF>
}
 8013e10:	bf00      	nop
 8013e12:	bd80      	pop	{r7, pc}

08013e14 <ledStripON>:

void ledStripON(void)
{
 8013e14:	b580      	push	{r7, lr}
 8013e16:	af00      	add	r7, sp, #0
	ledStripFillBufferWitchColor(RED);
 8013e18:	2000      	movs	r0, #0
 8013e1a:	f7ff ffa9 	bl	8013d70 <ledStripFillBufferWitchColor>
	ws2812Send(colorBuffer, NBR_LEDS);
 8013e1e:	2108      	movs	r1, #8
 8013e20:	4802      	ldr	r0, [pc, #8]	; (8013e2c <ledStripON+0x18>)
 8013e22:	f7ff fb4d 	bl	80134c0 <ws2812Send>
}
 8013e26:	bf00      	nop
 8013e28:	bd80      	pop	{r7, pc}
 8013e2a:	bf00      	nop
 8013e2c:	200085f4 	.word	0x200085f4

08013e30 <ledStripOFF>:

void ledStripOFF(void)
{
 8013e30:	b580      	push	{r7, lr}
 8013e32:	af00      	add	r7, sp, #0
	ledStripFillBufferWitchColor(BLACK);
 8013e34:	2004      	movs	r0, #4
 8013e36:	f7ff ff9b 	bl	8013d70 <ledStripFillBufferWitchColor>
	ws2812Send(colorBuffer, NBR_LEDS);
 8013e3a:	2108      	movs	r1, #8
 8013e3c:	4802      	ldr	r0, [pc, #8]	; (8013e48 <ledStripOFF+0x18>)
 8013e3e:	f7ff fb3f 	bl	80134c0 <ws2812Send>
}
 8013e42:	bf00      	nop
 8013e44:	bd80      	pop	{r7, pc}
 8013e46:	bf00      	nop
 8013e48:	200085f4 	.word	0x200085f4

08013e4c <pmInit>:
int32_t mWhDrawn = 0;               // energy (milliWatt hours) drawn from the battery since start

batteryState_e batteryState;

void pmInit(void)
{
 8013e4c:	b580      	push	{r7, lr}
 8013e4e:	af00      	add	r7, sp, #0
	adc1Init();
 8013e50:	f7fe f880 	bl	8011f54 <adc1Init>
	
    batteryState = BATTERY_NOT_PRESENT;
 8013e54:	4b08      	ldr	r3, [pc, #32]	; (8013e78 <pmInit+0x2c>)
 8013e56:	2203      	movs	r2, #3
 8013e58:	701a      	strb	r2, [r3, #0]
    batteryCellCount = 1;
 8013e5a:	4b08      	ldr	r3, [pc, #32]	; (8013e7c <pmInit+0x30>)
 8013e5c:	2201      	movs	r2, #1
 8013e5e:	701a      	strb	r2, [r3, #0]
    batteryFullVoltage = 0;
 8013e60:	4b07      	ldr	r3, [pc, #28]	; (8013e80 <pmInit+0x34>)
 8013e62:	2200      	movs	r2, #0
 8013e64:	801a      	strh	r2, [r3, #0]
    batteryWarningVoltage = 0;
 8013e66:	4b07      	ldr	r3, [pc, #28]	; (8013e84 <pmInit+0x38>)
 8013e68:	2200      	movs	r2, #0
 8013e6a:	801a      	strh	r2, [r3, #0]
    batteryCriticalVoltage = 0;
 8013e6c:	4b06      	ldr	r3, [pc, #24]	; (8013e88 <pmInit+0x3c>)
 8013e6e:	2200      	movs	r2, #0
 8013e70:	801a      	strh	r2, [r3, #0]
}
 8013e72:	bf00      	nop
 8013e74:	bd80      	pop	{r7, pc}
 8013e76:	bf00      	nop
 8013e78:	20009268 	.word	0x20009268
 8013e7c:	20000154 	.word	0x20000154
 8013e80:	2000926a 	.word	0x2000926a
 8013e84:	2000926c 	.word	0x2000926c
 8013e88:	2000926e 	.word	0x2000926e

08013e8c <batteryAdcToVoltage>:

uint16_t batteryAdcToVoltage(uint16_t src)
{
 8013e8c:	b590      	push	{r4, r7, lr}
 8013e8e:	b083      	sub	sp, #12
 8013e90:	af00      	add	r7, sp, #0
 8013e92:	4603      	mov	r3, r0
 8013e94:	80fb      	strh	r3, [r7, #6]
    // result is Vbatt in 0.01V steps. 3.3V = ADC Vref, 0xFFF = 12bit adc, 1100 = 11:1 voltage divider (10k:1k)
    return((uint64_t)src * BATTERY_SCALE * ADCVREF / (0xFFF * 1000));
 8013e96:	88fa      	ldrh	r2, [r7, #6]
 8013e98:	f04f 0300 	mov.w	r3, #0
 8013e9c:	490b      	ldr	r1, [pc, #44]	; (8013ecc <batteryAdcToVoltage+0x40>)
 8013e9e:	fb01 f003 	mul.w	r0, r1, r3
 8013ea2:	2100      	movs	r1, #0
 8013ea4:	fb01 f102 	mul.w	r1, r1, r2
 8013ea8:	1844      	adds	r4, r0, r1
 8013eaa:	4908      	ldr	r1, [pc, #32]	; (8013ecc <batteryAdcToVoltage+0x40>)
 8013eac:	fba2 0101 	umull	r0, r1, r2, r1
 8013eb0:	1863      	adds	r3, r4, r1
 8013eb2:	4619      	mov	r1, r3
 8013eb4:	4a06      	ldr	r2, [pc, #24]	; (8013ed0 <batteryAdcToVoltage+0x44>)
 8013eb6:	f04f 0300 	mov.w	r3, #0
 8013eba:	f7ec fec5 	bl	8000c48 <__aeabi_uldivmod>
 8013ebe:	4602      	mov	r2, r0
 8013ec0:	460b      	mov	r3, r1
 8013ec2:	b293      	uxth	r3, r2
}
 8013ec4:	4618      	mov	r0, r3
 8013ec6:	370c      	adds	r7, #12
 8013ec8:	46bd      	mov	sp, r7
 8013eca:	bd90      	pop	{r4, r7, pc}
 8013ecc:	003763b0 	.word	0x003763b0
 8013ed0:	003e7c18 	.word	0x003e7c18

08013ed4 <updateBatteryVoltage>:

static void updateBatteryVoltage(float vbatTimeDelta)
{
 8013ed4:	b580      	push	{r7, lr}
 8013ed6:	b084      	sub	sp, #16
 8013ed8:	af00      	add	r7, sp, #0
 8013eda:	ed87 0a01 	vstr	s0, [r7, #4]
    uint16_t vbatSample;
	static pt1Filter_t vbatFilterState;
	
    vbatSample = vbatLatestADC = adcValues;
 8013ede:	4b14      	ldr	r3, [pc, #80]	; (8013f30 <updateBatteryVoltage+0x5c>)
 8013ee0:	881b      	ldrh	r3, [r3, #0]
 8013ee2:	b29a      	uxth	r2, r3
 8013ee4:	4b13      	ldr	r3, [pc, #76]	; (8013f34 <updateBatteryVoltage+0x60>)
 8013ee6:	801a      	strh	r2, [r3, #0]
 8013ee8:	4b12      	ldr	r3, [pc, #72]	; (8013f34 <updateBatteryVoltage+0x60>)
 8013eea:	881b      	ldrh	r3, [r3, #0]
 8013eec:	81fb      	strh	r3, [r7, #14]
    vbatSample = pt1FilterApply4(&vbatFilterState, vbatSample, VBATT_LPF_FREQ, vbatTimeDelta);
 8013eee:	89fb      	ldrh	r3, [r7, #14]
 8013ef0:	ee07 3a90 	vmov	s15, r3
 8013ef4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8013ef8:	edd7 0a01 	vldr	s1, [r7, #4]
 8013efc:	2101      	movs	r1, #1
 8013efe:	eeb0 0a67 	vmov.f32	s0, s15
 8013f02:	480d      	ldr	r0, [pc, #52]	; (8013f38 <updateBatteryVoltage+0x64>)
 8013f04:	f7fa ff28 	bl	800ed58 <pt1FilterApply4>
 8013f08:	eef0 7a40 	vmov.f32	s15, s0
 8013f0c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8013f10:	ee17 3a90 	vmov	r3, s15
 8013f14:	81fb      	strh	r3, [r7, #14]
    vbat = batteryAdcToVoltage(vbatSample);
 8013f16:	89fb      	ldrh	r3, [r7, #14]
 8013f18:	4618      	mov	r0, r3
 8013f1a:	f7ff ffb7 	bl	8013e8c <batteryAdcToVoltage>
 8013f1e:	4603      	mov	r3, r0
 8013f20:	461a      	mov	r2, r3
 8013f22:	4b06      	ldr	r3, [pc, #24]	; (8013f3c <updateBatteryVoltage+0x68>)
 8013f24:	801a      	strh	r2, [r3, #0]
}
 8013f26:	bf00      	nop
 8013f28:	3710      	adds	r7, #16
 8013f2a:	46bd      	mov	sp, r7
 8013f2c:	bd80      	pop	{r7, pc}
 8013f2e:	bf00      	nop
 8013f30:	2000916c 	.word	0x2000916c
 8013f34:	20008610 	.word	0x20008610
 8013f38:	20008614 	.word	0x20008614
 8013f3c:	2000860e 	.word	0x2000860e

08013f40 <pmTask>:


/*  */
void pmTask(void *param)	
{
 8013f40:	b580      	push	{r7, lr}
 8013f42:	b084      	sub	sp, #16
 8013f44:	af00      	add	r7, sp, #0
 8013f46:	6078      	str	r0, [r7, #4]
	while(1)
	{
		vTaskDelay(100);//100ms
 8013f48:	2064      	movs	r0, #100	; 0x64
 8013f4a:	f7f6 f97f 	bl	800a24c <vTaskDelay>
		updateBatteryVoltage(0.1);
 8013f4e:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 8014104 <pmTask+0x1c4>
 8013f52:	f7ff ffbf 	bl	8013ed4 <updateBatteryVoltage>
		
		/* battery has just been connected*/
		if (batteryState == BATTERY_NOT_PRESENT && vbat > VBATT_PRESENT_THRESHOLD)
 8013f56:	4b6c      	ldr	r3, [pc, #432]	; (8014108 <pmTask+0x1c8>)
 8013f58:	781b      	ldrb	r3, [r3, #0]
 8013f5a:	2b03      	cmp	r3, #3
 8013f5c:	d168      	bne.n	8014030 <pmTask+0xf0>
 8013f5e:	4b6b      	ldr	r3, [pc, #428]	; (801410c <pmTask+0x1cc>)
 8013f60:	881b      	ldrh	r3, [r3, #0]
 8013f62:	2b64      	cmp	r3, #100	; 0x64
 8013f64:	d964      	bls.n	8014030 <pmTask+0xf0>
		{
			/* Actual battery state is calculated below, this is really BATTERY_PRESENT */
			batteryState = BATTERY_OK;
 8013f66:	4b68      	ldr	r3, [pc, #416]	; (8014108 <pmTask+0x1c8>)
 8013f68:	2200      	movs	r2, #0
 8013f6a:	701a      	strb	r2, [r3, #0]
			/* wait for VBatt to stabilise then we can calc number of cells
			(using the filtered value takes a long time to ramp up)
			We only do this on the ground so don't care if we do block, not
			worse than original code anyway*/
			updateBatteryVoltage(0.1);
 8013f6c:	ed9f 0a65 	vldr	s0, [pc, #404]	; 8014104 <pmTask+0x1c4>
 8013f70:	f7ff ffb0 	bl	8013ed4 <updateBatteryVoltage>

			unsigned cells = (batteryAdcToVoltage(vbatLatestADC) / VOLTAGE_CELLMAX) + 1;
 8013f74:	4b66      	ldr	r3, [pc, #408]	; (8014110 <pmTask+0x1d0>)
 8013f76:	881b      	ldrh	r3, [r3, #0]
 8013f78:	4618      	mov	r0, r3
 8013f7a:	f7ff ff87 	bl	8013e8c <batteryAdcToVoltage>
 8013f7e:	4603      	mov	r3, r0
 8013f80:	08db      	lsrs	r3, r3, #3
 8013f82:	4a64      	ldr	r2, [pc, #400]	; (8014114 <pmTask+0x1d4>)
 8013f84:	fba2 2303 	umull	r2, r3, r2, r3
 8013f88:	08db      	lsrs	r3, r3, #3
 8013f8a:	b29b      	uxth	r3, r3
 8013f8c:	3301      	adds	r3, #1
 8013f8e:	60fb      	str	r3, [r7, #12]
			if (cells > 8) cells = 8; // something is wrong, we expect 8 cells maximum (and autodetection will be problematic at 6+ cells)
 8013f90:	68fb      	ldr	r3, [r7, #12]
 8013f92:	2b08      	cmp	r3, #8
 8013f94:	d901      	bls.n	8013f9a <pmTask+0x5a>
 8013f96:	2308      	movs	r3, #8
 8013f98:	60fb      	str	r3, [r7, #12]

			batteryCellCount = cells;
 8013f9a:	68fb      	ldr	r3, [r7, #12]
 8013f9c:	b2da      	uxtb	r2, r3
 8013f9e:	4b5e      	ldr	r3, [pc, #376]	; (8014118 <pmTask+0x1d8>)
 8013fa0:	701a      	strb	r2, [r3, #0]
			batteryFullVoltage = batteryCellCount * VOLTAGE_CELLMAX;
 8013fa2:	4b5d      	ldr	r3, [pc, #372]	; (8014118 <pmTask+0x1d8>)
 8013fa4:	781b      	ldrb	r3, [r3, #0]
 8013fa6:	b29b      	uxth	r3, r3
 8013fa8:	461a      	mov	r2, r3
 8013faa:	0052      	lsls	r2, r2, #1
 8013fac:	441a      	add	r2, r3
 8013fae:	0092      	lsls	r2, r2, #2
 8013fb0:	441a      	add	r2, r3
 8013fb2:	0092      	lsls	r2, r2, #2
 8013fb4:	4413      	add	r3, r2
 8013fb6:	00db      	lsls	r3, r3, #3
 8013fb8:	b29a      	uxth	r2, r3
 8013fba:	4b58      	ldr	r3, [pc, #352]	; (801411c <pmTask+0x1dc>)
 8013fbc:	801a      	strh	r2, [r3, #0]
			batteryWarningVoltage = batteryCellCount * VOLTAGE_CELLWARNING;
 8013fbe:	4b56      	ldr	r3, [pc, #344]	; (8014118 <pmTask+0x1d8>)
 8013fc0:	781b      	ldrb	r3, [r3, #0]
 8013fc2:	b29b      	uxth	r3, r3
 8013fc4:	461a      	mov	r2, r3
 8013fc6:	0092      	lsls	r2, r2, #2
 8013fc8:	4413      	add	r3, r2
 8013fca:	461a      	mov	r2, r3
 8013fcc:	0091      	lsls	r1, r2, #2
 8013fce:	461a      	mov	r2, r3
 8013fd0:	460b      	mov	r3, r1
 8013fd2:	4413      	add	r3, r2
 8013fd4:	461a      	mov	r2, r3
 8013fd6:	00d2      	lsls	r2, r2, #3
 8013fd8:	1ad3      	subs	r3, r2, r3
 8013fda:	005b      	lsls	r3, r3, #1
 8013fdc:	b29a      	uxth	r2, r3
 8013fde:	4b50      	ldr	r3, [pc, #320]	; (8014120 <pmTask+0x1e0>)
 8013fe0:	801a      	strh	r2, [r3, #0]
			batteryCriticalVoltage = batteryCellCount * VOLTAGE_CELLMIN;
 8013fe2:	4b4d      	ldr	r3, [pc, #308]	; (8014118 <pmTask+0x1d8>)
 8013fe4:	781b      	ldrb	r3, [r3, #0]
 8013fe6:	b29b      	uxth	r3, r3
 8013fe8:	461a      	mov	r2, r3
 8013fea:	0092      	lsls	r2, r2, #2
 8013fec:	4413      	add	r3, r2
 8013fee:	461a      	mov	r2, r3
 8013ff0:	0151      	lsls	r1, r2, #5
 8013ff2:	461a      	mov	r2, r3
 8013ff4:	460b      	mov	r3, r1
 8013ff6:	4413      	add	r3, r2
 8013ff8:	005b      	lsls	r3, r3, #1
 8013ffa:	b29a      	uxth	r2, r3
 8013ffc:	4b49      	ldr	r3, [pc, #292]	; (8014124 <pmTask+0x1e4>)
 8013ffe:	801a      	strh	r2, [r3, #0]

			batteryFullWhenPluggedIn = batteryAdcToVoltage(vbatLatestADC) >= (batteryFullVoltage - cells * VBATT_CELL_FULL_MAX_DIFF);
 8014000:	4b43      	ldr	r3, [pc, #268]	; (8014110 <pmTask+0x1d0>)
 8014002:	881b      	ldrh	r3, [r3, #0]
 8014004:	4618      	mov	r0, r3
 8014006:	f7ff ff41 	bl	8013e8c <batteryAdcToVoltage>
 801400a:	4603      	mov	r3, r0
 801400c:	4619      	mov	r1, r3
 801400e:	4b43      	ldr	r3, [pc, #268]	; (801411c <pmTask+0x1dc>)
 8014010:	881b      	ldrh	r3, [r3, #0]
 8014012:	4618      	mov	r0, r3
 8014014:	68fa      	ldr	r2, [r7, #12]
 8014016:	4613      	mov	r3, r2
 8014018:	00db      	lsls	r3, r3, #3
 801401a:	1a9b      	subs	r3, r3, r2
 801401c:	005b      	lsls	r3, r3, #1
 801401e:	1ac3      	subs	r3, r0, r3
 8014020:	4299      	cmp	r1, r3
 8014022:	bf2c      	ite	cs
 8014024:	2301      	movcs	r3, #1
 8014026:	2300      	movcc	r3, #0
 8014028:	b2da      	uxtb	r2, r3
 801402a:	4b3f      	ldr	r3, [pc, #252]	; (8014128 <pmTask+0x1e8>)
 801402c:	701a      	strb	r2, [r3, #0]
		{
 801402e:	e013      	b.n	8014058 <pmTask+0x118>
		}
		/* battery has been disconnected - can take a while for filter cap to disharge so we use a threshold of VBATT_PRESENT_THRESHOLD */
		else if (batteryState != BATTERY_NOT_PRESENT && vbat <= VBATT_PRESENT_THRESHOLD) 
 8014030:	4b35      	ldr	r3, [pc, #212]	; (8014108 <pmTask+0x1c8>)
 8014032:	781b      	ldrb	r3, [r3, #0]
 8014034:	2b03      	cmp	r3, #3
 8014036:	d00f      	beq.n	8014058 <pmTask+0x118>
 8014038:	4b34      	ldr	r3, [pc, #208]	; (801410c <pmTask+0x1cc>)
 801403a:	881b      	ldrh	r3, [r3, #0]
 801403c:	2b64      	cmp	r3, #100	; 0x64
 801403e:	d80b      	bhi.n	8014058 <pmTask+0x118>
		{
			batteryState = BATTERY_NOT_PRESENT;
 8014040:	4b31      	ldr	r3, [pc, #196]	; (8014108 <pmTask+0x1c8>)
 8014042:	2203      	movs	r2, #3
 8014044:	701a      	strb	r2, [r3, #0]
			batteryCellCount = 0;
 8014046:	4b34      	ldr	r3, [pc, #208]	; (8014118 <pmTask+0x1d8>)
 8014048:	2200      	movs	r2, #0
 801404a:	701a      	strb	r2, [r3, #0]
			batteryWarningVoltage = 0;
 801404c:	4b34      	ldr	r3, [pc, #208]	; (8014120 <pmTask+0x1e0>)
 801404e:	2200      	movs	r2, #0
 8014050:	801a      	strh	r2, [r3, #0]
			batteryCriticalVoltage = 0;
 8014052:	4b34      	ldr	r3, [pc, #208]	; (8014124 <pmTask+0x1e4>)
 8014054:	2200      	movs	r2, #0
 8014056:	801a      	strh	r2, [r3, #0]
		}

		if (batteryState != BATTERY_NOT_PRESENT) 
 8014058:	4b2b      	ldr	r3, [pc, #172]	; (8014108 <pmTask+0x1c8>)
 801405a:	781b      	ldrb	r3, [r3, #0]
 801405c:	2b03      	cmp	r3, #3
 801405e:	d038      	beq.n	80140d2 <pmTask+0x192>
		{
			switch (batteryState)
 8014060:	4b29      	ldr	r3, [pc, #164]	; (8014108 <pmTask+0x1c8>)
 8014062:	781b      	ldrb	r3, [r3, #0]
 8014064:	2b02      	cmp	r3, #2
 8014066:	d028      	beq.n	80140ba <pmTask+0x17a>
 8014068:	2b02      	cmp	r3, #2
 801406a:	dc34      	bgt.n	80140d6 <pmTask+0x196>
 801406c:	2b00      	cmp	r3, #0
 801406e:	d002      	beq.n	8014076 <pmTask+0x136>
 8014070:	2b01      	cmp	r3, #1
 8014072:	d00b      	beq.n	801408c <pmTask+0x14c>
				case BATTERY_CRITICAL:
					if (vbat > (batteryCriticalVoltage + VBATT_HYSTERESIS))
						batteryState = BATTERY_WARNING;
					break;
				default:
					break;
 8014074:	e02f      	b.n	80140d6 <pmTask+0x196>
					if (vbat <= (batteryWarningVoltage - VBATT_HYSTERESIS))
 8014076:	4b2a      	ldr	r3, [pc, #168]	; (8014120 <pmTask+0x1e0>)
 8014078:	881b      	ldrh	r3, [r3, #0]
 801407a:	3b09      	subs	r3, #9
 801407c:	4a23      	ldr	r2, [pc, #140]	; (801410c <pmTask+0x1cc>)
 801407e:	8812      	ldrh	r2, [r2, #0]
 8014080:	4293      	cmp	r3, r2
 8014082:	dd2a      	ble.n	80140da <pmTask+0x19a>
						batteryState = BATTERY_WARNING;
 8014084:	4b20      	ldr	r3, [pc, #128]	; (8014108 <pmTask+0x1c8>)
 8014086:	2201      	movs	r2, #1
 8014088:	701a      	strb	r2, [r3, #0]
					break;
 801408a:	e026      	b.n	80140da <pmTask+0x19a>
					if (vbat <= (batteryCriticalVoltage - VBATT_HYSTERESIS)) 
 801408c:	4b25      	ldr	r3, [pc, #148]	; (8014124 <pmTask+0x1e4>)
 801408e:	881b      	ldrh	r3, [r3, #0]
 8014090:	3b09      	subs	r3, #9
 8014092:	4a1e      	ldr	r2, [pc, #120]	; (801410c <pmTask+0x1cc>)
 8014094:	8812      	ldrh	r2, [r2, #0]
 8014096:	4293      	cmp	r3, r2
 8014098:	dd03      	ble.n	80140a2 <pmTask+0x162>
						batteryState = BATTERY_CRITICAL;
 801409a:	4b1b      	ldr	r3, [pc, #108]	; (8014108 <pmTask+0x1c8>)
 801409c:	2202      	movs	r2, #2
 801409e:	701a      	strb	r2, [r3, #0]
					break;
 80140a0:	e01d      	b.n	80140de <pmTask+0x19e>
					} else if (vbat > (batteryWarningVoltage + VBATT_HYSTERESIS))
 80140a2:	4b1a      	ldr	r3, [pc, #104]	; (801410c <pmTask+0x1cc>)
 80140a4:	881b      	ldrh	r3, [r3, #0]
 80140a6:	461a      	mov	r2, r3
 80140a8:	4b1d      	ldr	r3, [pc, #116]	; (8014120 <pmTask+0x1e0>)
 80140aa:	881b      	ldrh	r3, [r3, #0]
 80140ac:	330a      	adds	r3, #10
 80140ae:	429a      	cmp	r2, r3
 80140b0:	dd15      	ble.n	80140de <pmTask+0x19e>
						batteryState = BATTERY_OK;
 80140b2:	4b15      	ldr	r3, [pc, #84]	; (8014108 <pmTask+0x1c8>)
 80140b4:	2200      	movs	r2, #0
 80140b6:	701a      	strb	r2, [r3, #0]
					break;
 80140b8:	e011      	b.n	80140de <pmTask+0x19e>
					if (vbat > (batteryCriticalVoltage + VBATT_HYSTERESIS))
 80140ba:	4b14      	ldr	r3, [pc, #80]	; (801410c <pmTask+0x1cc>)
 80140bc:	881b      	ldrh	r3, [r3, #0]
 80140be:	461a      	mov	r2, r3
 80140c0:	4b18      	ldr	r3, [pc, #96]	; (8014124 <pmTask+0x1e4>)
 80140c2:	881b      	ldrh	r3, [r3, #0]
 80140c4:	330a      	adds	r3, #10
 80140c6:	429a      	cmp	r2, r3
 80140c8:	dd0b      	ble.n	80140e2 <pmTask+0x1a2>
						batteryState = BATTERY_WARNING;
 80140ca:	4b0f      	ldr	r3, [pc, #60]	; (8014108 <pmTask+0x1c8>)
 80140cc:	2201      	movs	r2, #1
 80140ce:	701a      	strb	r2, [r3, #0]
					break;
 80140d0:	e007      	b.n	80140e2 <pmTask+0x1a2>
			}
		}
 80140d2:	bf00      	nop
 80140d4:	e006      	b.n	80140e4 <pmTask+0x1a4>
					break;
 80140d6:	bf00      	nop
 80140d8:	e004      	b.n	80140e4 <pmTask+0x1a4>
					break;
 80140da:	bf00      	nop
 80140dc:	e002      	b.n	80140e4 <pmTask+0x1a4>
					break;
 80140de:	bf00      	nop
 80140e0:	e000      	b.n	80140e4 <pmTask+0x1a4>
					break;
 80140e2:	bf00      	nop

		// handle beeper
		switch (batteryState) 
 80140e4:	4b08      	ldr	r3, [pc, #32]	; (8014108 <pmTask+0x1c8>)
 80140e6:	781b      	ldrb	r3, [r3, #0]
 80140e8:	2b01      	cmp	r3, #1
 80140ea:	d002      	beq.n	80140f2 <pmTask+0x1b2>
 80140ec:	2b02      	cmp	r3, #2
 80140ee:	d004      	beq.n	80140fa <pmTask+0x1ba>
				break;
			case BATTERY_CRITICAL:
				beeper(BEEPER_BAT_CRIT_LOW);
				break;
			default:
				break;
 80140f0:	e007      	b.n	8014102 <pmTask+0x1c2>
				beeper(BEEPER_BAT_LOW);
 80140f2:	2009      	movs	r0, #9
 80140f4:	f7fd ff78 	bl	8011fe8 <beeper>
				break;
 80140f8:	e003      	b.n	8014102 <pmTask+0x1c2>
				beeper(BEEPER_BAT_CRIT_LOW);
 80140fa:	2008      	movs	r0, #8
 80140fc:	f7fd ff74 	bl	8011fe8 <beeper>
				break;
 8014100:	bf00      	nop
		vTaskDelay(100);//100ms
 8014102:	e721      	b.n	8013f48 <pmTask+0x8>
 8014104:	3dcccccd 	.word	0x3dcccccd
 8014108:	20009268 	.word	0x20009268
 801410c:	2000860e 	.word	0x2000860e
 8014110:	20008610 	.word	0x20008610
 8014114:	26a439f7 	.word	0x26a439f7
 8014118:	20000154 	.word	0x20000154
 801411c:	2000926a 	.word	0x2000926a
 8014120:	2000926c 	.word	0x2000926c
 8014124:	2000926e 	.word	0x2000926e
 8014128:	2000860c 	.word	0x2000860c

0801412c <pmGetBatteryVoltage>:
		}
	}
}

float pmGetBatteryVoltage(void)
{
 801412c:	b480      	push	{r7}
 801412e:	af00      	add	r7, sp, #0
	return ((float)vbat/100);
 8014130:	4b08      	ldr	r3, [pc, #32]	; (8014154 <pmGetBatteryVoltage+0x28>)
 8014132:	881b      	ldrh	r3, [r3, #0]
 8014134:	ee07 3a90 	vmov	s15, r3
 8014138:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801413c:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8014158 <pmGetBatteryVoltage+0x2c>
 8014140:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8014144:	eef0 7a66 	vmov.f32	s15, s13
}
 8014148:	eeb0 0a67 	vmov.f32	s0, s15
 801414c:	46bd      	mov	sp, r7
 801414e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014152:	4770      	bx	lr
 8014154:	2000860e 	.word	0x2000860e
 8014158:	42c80000 	.word	0x42c80000

0801415c <getBatteryState>:

batteryState_e getBatteryState(void)
{
 801415c:	b480      	push	{r7}
 801415e:	af00      	add	r7, sp, #0
	return batteryState;
 8014160:	4b03      	ldr	r3, [pc, #12]	; (8014170 <getBatteryState+0x14>)
 8014162:	781b      	ldrb	r3, [r3, #0]
}
 8014164:	4618      	mov	r0, r3
 8014166:	46bd      	mov	sp, r7
 8014168:	f85d 7b04 	ldr.w	r7, [sp], #4
 801416c:	4770      	bx	lr
 801416e:	bf00      	nop
 8014170:	20009268 	.word	0x20009268

08014174 <getRcStickPositions>:

stickPositions_e rcStickPositions = (stickPositions_e) 0; //
auxPositions_e   channelPos[CH_NUM];//

stickPositions_e getRcStickPositions(void)
{
 8014174:	b480      	push	{r7}
 8014176:	af00      	add	r7, sp, #0
    return rcStickPositions;
 8014178:	4b03      	ldr	r3, [pc, #12]	; (8014188 <getRcStickPositions+0x14>)
 801417a:	781b      	ldrb	r3, [r3, #0]
}
 801417c:	4618      	mov	r0, r3
 801417e:	46bd      	mov	sp, r7
 8014180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014184:	4770      	bx	lr
 8014186:	bf00      	nop
 8014188:	20008620 	.word	0x20008620

0801418c <updateRcStickPositions>:

//
static void updateRcStickPositions(void)
{
 801418c:	b480      	push	{r7}
 801418e:	b083      	sub	sp, #12
 8014190:	af00      	add	r7, sp, #0
	stickPositions_e tmp = (stickPositions_e)0;
 8014192:	2300      	movs	r3, #0
 8014194:	71fb      	strb	r3, [r7, #7]
	
	tmp |= ((rcData[ROLL] > RC_COMMANDER_MINCHECK) ? 0x02 : 0x00) << (ROLL * 2);
 8014196:	4b3d      	ldr	r3, [pc, #244]	; (801428c <updateRcStickPositions+0x100>)
 8014198:	881b      	ldrh	r3, [r3, #0]
 801419a:	f240 424c 	movw	r2, #1100	; 0x44c
 801419e:	4293      	cmp	r3, r2
 80141a0:	d901      	bls.n	80141a6 <updateRcStickPositions+0x1a>
 80141a2:	2202      	movs	r2, #2
 80141a4:	e000      	b.n	80141a8 <updateRcStickPositions+0x1c>
 80141a6:	2200      	movs	r2, #0
 80141a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80141ac:	4313      	orrs	r3, r2
 80141ae:	b25b      	sxtb	r3, r3
 80141b0:	71fb      	strb	r3, [r7, #7]
	tmp |= ((rcData[ROLL] < RC_COMMANDER_MAXCHECK) ? 0x01 : 0x00) << (ROLL * 2);
 80141b2:	4b36      	ldr	r3, [pc, #216]	; (801428c <updateRcStickPositions+0x100>)
 80141b4:	881b      	ldrh	r3, [r3, #0]
 80141b6:	f240 726b 	movw	r2, #1899	; 0x76b
 80141ba:	4293      	cmp	r3, r2
 80141bc:	bf94      	ite	ls
 80141be:	2301      	movls	r3, #1
 80141c0:	2300      	movhi	r3, #0
 80141c2:	b2db      	uxtb	r3, r3
 80141c4:	b25a      	sxtb	r2, r3
 80141c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80141ca:	4313      	orrs	r3, r2
 80141cc:	b25b      	sxtb	r3, r3
 80141ce:	71fb      	strb	r3, [r7, #7]

	tmp |= ((rcData[PITCH] > RC_COMMANDER_MINCHECK) ? 0x02 : 0x00) << (PITCH * 2);
 80141d0:	4b2e      	ldr	r3, [pc, #184]	; (801428c <updateRcStickPositions+0x100>)
 80141d2:	885b      	ldrh	r3, [r3, #2]
 80141d4:	f240 424c 	movw	r2, #1100	; 0x44c
 80141d8:	4293      	cmp	r3, r2
 80141da:	d901      	bls.n	80141e0 <updateRcStickPositions+0x54>
 80141dc:	2208      	movs	r2, #8
 80141de:	e000      	b.n	80141e2 <updateRcStickPositions+0x56>
 80141e0:	2200      	movs	r2, #0
 80141e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80141e6:	4313      	orrs	r3, r2
 80141e8:	b25b      	sxtb	r3, r3
 80141ea:	71fb      	strb	r3, [r7, #7]
	tmp |= ((rcData[PITCH] < RC_COMMANDER_MAXCHECK) ? 0x01 : 0x00) << (PITCH * 2);
 80141ec:	4b27      	ldr	r3, [pc, #156]	; (801428c <updateRcStickPositions+0x100>)
 80141ee:	885b      	ldrh	r3, [r3, #2]
 80141f0:	f240 726b 	movw	r2, #1899	; 0x76b
 80141f4:	4293      	cmp	r3, r2
 80141f6:	d801      	bhi.n	80141fc <updateRcStickPositions+0x70>
 80141f8:	2204      	movs	r2, #4
 80141fa:	e000      	b.n	80141fe <updateRcStickPositions+0x72>
 80141fc:	2200      	movs	r2, #0
 80141fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8014202:	4313      	orrs	r3, r2
 8014204:	b25b      	sxtb	r3, r3
 8014206:	71fb      	strb	r3, [r7, #7]

	tmp |= ((rcData[THROTTLE] > RC_COMMANDER_MINCHECK) ? 0x02 : 0x00) << (THROTTLE * 2);
 8014208:	4b20      	ldr	r3, [pc, #128]	; (801428c <updateRcStickPositions+0x100>)
 801420a:	889b      	ldrh	r3, [r3, #4]
 801420c:	f240 424c 	movw	r2, #1100	; 0x44c
 8014210:	4293      	cmp	r3, r2
 8014212:	d901      	bls.n	8014218 <updateRcStickPositions+0x8c>
 8014214:	2220      	movs	r2, #32
 8014216:	e000      	b.n	801421a <updateRcStickPositions+0x8e>
 8014218:	2200      	movs	r2, #0
 801421a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801421e:	4313      	orrs	r3, r2
 8014220:	b25b      	sxtb	r3, r3
 8014222:	71fb      	strb	r3, [r7, #7]
	tmp |= ((rcData[THROTTLE] < RC_COMMANDER_MAXCHECK) ? 0x01 : 0x00) << (THROTTLE * 2);
 8014224:	4b19      	ldr	r3, [pc, #100]	; (801428c <updateRcStickPositions+0x100>)
 8014226:	889b      	ldrh	r3, [r3, #4]
 8014228:	f240 726b 	movw	r2, #1899	; 0x76b
 801422c:	4293      	cmp	r3, r2
 801422e:	d801      	bhi.n	8014234 <updateRcStickPositions+0xa8>
 8014230:	2210      	movs	r2, #16
 8014232:	e000      	b.n	8014236 <updateRcStickPositions+0xaa>
 8014234:	2200      	movs	r2, #0
 8014236:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801423a:	4313      	orrs	r3, r2
 801423c:	b25b      	sxtb	r3, r3
 801423e:	71fb      	strb	r3, [r7, #7]

	tmp |= ((rcData[YAW] > RC_COMMANDER_MINCHECK) ? 0x02 : 0x00) << (YAW * 2);
 8014240:	4b12      	ldr	r3, [pc, #72]	; (801428c <updateRcStickPositions+0x100>)
 8014242:	88db      	ldrh	r3, [r3, #6]
 8014244:	f240 424c 	movw	r2, #1100	; 0x44c
 8014248:	4293      	cmp	r3, r2
 801424a:	d902      	bls.n	8014252 <updateRcStickPositions+0xc6>
 801424c:	f06f 027f 	mvn.w	r2, #127	; 0x7f
 8014250:	e000      	b.n	8014254 <updateRcStickPositions+0xc8>
 8014252:	2200      	movs	r2, #0
 8014254:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8014258:	4313      	orrs	r3, r2
 801425a:	b25b      	sxtb	r3, r3
 801425c:	71fb      	strb	r3, [r7, #7]
	tmp |= ((rcData[YAW] < RC_COMMANDER_MAXCHECK) ? 0x01 : 0x00) << (YAW * 2);
 801425e:	4b0b      	ldr	r3, [pc, #44]	; (801428c <updateRcStickPositions+0x100>)
 8014260:	88db      	ldrh	r3, [r3, #6]
 8014262:	f240 726b 	movw	r2, #1899	; 0x76b
 8014266:	4293      	cmp	r3, r2
 8014268:	d801      	bhi.n	801426e <updateRcStickPositions+0xe2>
 801426a:	2240      	movs	r2, #64	; 0x40
 801426c:	e000      	b.n	8014270 <updateRcStickPositions+0xe4>
 801426e:	2200      	movs	r2, #0
 8014270:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8014274:	4313      	orrs	r3, r2
 8014276:	b25b      	sxtb	r3, r3
 8014278:	71fb      	strb	r3, [r7, #7]
	
    rcStickPositions = tmp;
 801427a:	4a05      	ldr	r2, [pc, #20]	; (8014290 <updateRcStickPositions+0x104>)
 801427c:	79fb      	ldrb	r3, [r7, #7]
 801427e:	7013      	strb	r3, [r2, #0]
}
 8014280:	bf00      	nop
 8014282:	370c      	adds	r7, #12
 8014284:	46bd      	mov	sp, r7
 8014286:	f85d 7b04 	ldr.w	r7, [sp], #4
 801428a:	4770      	bx	lr
 801428c:	20009284 	.word	0x20009284
 8014290:	20008620 	.word	0x20008620

08014294 <processRcStickPositions>:

//
void processRcStickPositions(void)
{
 8014294:	b580      	push	{r7, lr}
 8014296:	b082      	sub	sp, #8
 8014298:	af00      	add	r7, sp, #0
	static u32 lastTickTimeMs;
	static uint8_t rcDelayCommand;
	static uint32_t rcSticks;
	u32 currentTimeMs = getSysTickCnt();
 801429a:	f7ee f94f 	bl	800253c <getSysTickCnt>
 801429e:	6078      	str	r0, [r7, #4]
	
    updateRcStickPositions();
 80142a0:	f7ff ff74 	bl	801418c <updateRcStickPositions>
	uint32_t stTmp = getRcStickPositions();
 80142a4:	f7ff ff66 	bl	8014174 <getRcStickPositions>
 80142a8:	4603      	mov	r3, r0
 80142aa:	603b      	str	r3, [r7, #0]
	if(stTmp == rcSticks)
 80142ac:	4b3c      	ldr	r3, [pc, #240]	; (80143a0 <processRcStickPositions+0x10c>)
 80142ae:	681b      	ldr	r3, [r3, #0]
 80142b0:	683a      	ldr	r2, [r7, #0]
 80142b2:	429a      	cmp	r2, r3
 80142b4:	d113      	bne.n	80142de <processRcStickPositions+0x4a>
	{
		if(rcDelayCommand<250 && (currentTimeMs - lastTickTimeMs) >= RC_PERIOD_MS)
 80142b6:	4b3b      	ldr	r3, [pc, #236]	; (80143a4 <processRcStickPositions+0x110>)
 80142b8:	781b      	ldrb	r3, [r3, #0]
 80142ba:	2bf9      	cmp	r3, #249	; 0xf9
 80142bc:	d812      	bhi.n	80142e4 <processRcStickPositions+0x50>
 80142be:	4b3a      	ldr	r3, [pc, #232]	; (80143a8 <processRcStickPositions+0x114>)
 80142c0:	681b      	ldr	r3, [r3, #0]
 80142c2:	687a      	ldr	r2, [r7, #4]
 80142c4:	1ad3      	subs	r3, r2, r3
 80142c6:	2b13      	cmp	r3, #19
 80142c8:	d90c      	bls.n	80142e4 <processRcStickPositions+0x50>
		{	
			lastTickTimeMs = currentTimeMs;
 80142ca:	4a37      	ldr	r2, [pc, #220]	; (80143a8 <processRcStickPositions+0x114>)
 80142cc:	687b      	ldr	r3, [r7, #4]
 80142ce:	6013      	str	r3, [r2, #0]
			rcDelayCommand++;
 80142d0:	4b34      	ldr	r3, [pc, #208]	; (80143a4 <processRcStickPositions+0x110>)
 80142d2:	781b      	ldrb	r3, [r3, #0]
 80142d4:	3301      	adds	r3, #1
 80142d6:	b2da      	uxtb	r2, r3
 80142d8:	4b32      	ldr	r3, [pc, #200]	; (80143a4 <processRcStickPositions+0x110>)
 80142da:	701a      	strb	r2, [r3, #0]
 80142dc:	e002      	b.n	80142e4 <processRcStickPositions+0x50>
		}
	}
	else
		rcDelayCommand = 0;
 80142de:	4b31      	ldr	r3, [pc, #196]	; (80143a4 <processRcStickPositions+0x110>)
 80142e0:	2200      	movs	r2, #0
 80142e2:	701a      	strb	r2, [r3, #0]
	
	rcSticks = stTmp;
 80142e4:	4a2e      	ldr	r2, [pc, #184]	; (80143a0 <processRcStickPositions+0x10c>)
 80142e6:	683b      	ldr	r3, [r7, #0]
 80142e8:	6013      	str	r3, [r2, #0]
	
	if (rcDelayCommand != 20) return;
 80142ea:	4b2e      	ldr	r3, [pc, #184]	; (80143a4 <processRcStickPositions+0x110>)
 80142ec:	781b      	ldrb	r3, [r3, #0]
 80142ee:	2b14      	cmp	r3, #20
 80142f0:	d151      	bne.n	8014396 <processRcStickPositions+0x102>
	
	//
	if (rcSticks == THR_LO + YAW_LO + PIT_CE + ROL_CE)
 80142f2:	4b2b      	ldr	r3, [pc, #172]	; (80143a0 <processRcStickPositions+0x10c>)
 80142f4:	681b      	ldr	r3, [r3, #0]
 80142f6:	2b5f      	cmp	r3, #95	; 0x5f
 80142f8:	d101      	bne.n	80142fe <processRcStickPositions+0x6a>
	{
		mwDisarm();
 80142fa:	f000 fa39 	bl	8014770 <mwDisarm>
	}
	//
	if (rcSticks == THR_LO + YAW_HI + PIT_CE + ROL_CE)
 80142fe:	4b28      	ldr	r3, [pc, #160]	; (80143a0 <processRcStickPositions+0x10c>)
 8014300:	681b      	ldr	r3, [r3, #0]
 8014302:	2b9f      	cmp	r3, #159	; 0x9f
 8014304:	d105      	bne.n	8014312 <processRcStickPositions+0x7e>
	{
		if (channelPos[AUX1] == AUX_LO)
 8014306:	4b29      	ldr	r3, [pc, #164]	; (80143ac <processRcStickPositions+0x118>)
 8014308:	791b      	ldrb	r3, [r3, #4]
 801430a:	2b00      	cmp	r3, #0
 801430c:	d101      	bne.n	8014312 <processRcStickPositions+0x7e>
		{
			mwArm();
 801430e:	f000 fa45 	bl	801479c <mwArm>
		}
	}
	
	//
    if (rcSticks == THR_HI + YAW_CE + PIT_HI + ROL_CE) 
 8014312:	4b23      	ldr	r3, [pc, #140]	; (80143a0 <processRcStickPositions+0x10c>)
 8014314:	681b      	ldr	r3, [r3, #0]
 8014316:	2beb      	cmp	r3, #235	; 0xeb
 8014318:	d108      	bne.n	801432c <processRcStickPositions+0x98>
	{
        applyAndSaveBoardAlignmentDelta(0, -1);
 801431a:	f04f 31ff 	mov.w	r1, #4294967295
 801431e:	2000      	movs	r0, #0
 8014320:	f004 f84e 	bl	80183c0 <applyAndSaveBoardAlignmentDelta>
        rcDelayCommand = 10;
 8014324:	4b1f      	ldr	r3, [pc, #124]	; (80143a4 <processRcStickPositions+0x110>)
 8014326:	220a      	movs	r2, #10
 8014328:	701a      	strb	r2, [r3, #0]
        return;
 801432a:	e035      	b.n	8014398 <processRcStickPositions+0x104>
    } 
	else if (rcSticks == THR_HI + YAW_CE + PIT_LO + ROL_CE) 
 801432c:	4b1c      	ldr	r3, [pc, #112]	; (80143a0 <processRcStickPositions+0x10c>)
 801432e:	681b      	ldr	r3, [r3, #0]
 8014330:	2be7      	cmp	r3, #231	; 0xe7
 8014332:	d107      	bne.n	8014344 <processRcStickPositions+0xb0>
	{
        applyAndSaveBoardAlignmentDelta(0, 1);
 8014334:	2101      	movs	r1, #1
 8014336:	2000      	movs	r0, #0
 8014338:	f004 f842 	bl	80183c0 <applyAndSaveBoardAlignmentDelta>
        rcDelayCommand = 10;
 801433c:	4b19      	ldr	r3, [pc, #100]	; (80143a4 <processRcStickPositions+0x110>)
 801433e:	220a      	movs	r2, #10
 8014340:	701a      	strb	r2, [r3, #0]
        return;
 8014342:	e029      	b.n	8014398 <processRcStickPositions+0x104>
    } 
	else if (rcSticks == THR_HI + YAW_CE + PIT_CE + ROL_HI) 
 8014344:	4b16      	ldr	r3, [pc, #88]	; (80143a0 <processRcStickPositions+0x10c>)
 8014346:	681b      	ldr	r3, [r3, #0]
 8014348:	2bee      	cmp	r3, #238	; 0xee
 801434a:	d108      	bne.n	801435e <processRcStickPositions+0xca>
	{
        applyAndSaveBoardAlignmentDelta(-1, 0);
 801434c:	2100      	movs	r1, #0
 801434e:	f04f 30ff 	mov.w	r0, #4294967295
 8014352:	f004 f835 	bl	80183c0 <applyAndSaveBoardAlignmentDelta>
        rcDelayCommand = 10;
 8014356:	4b13      	ldr	r3, [pc, #76]	; (80143a4 <processRcStickPositions+0x110>)
 8014358:	220a      	movs	r2, #10
 801435a:	701a      	strb	r2, [r3, #0]
        return;
 801435c:	e01c      	b.n	8014398 <processRcStickPositions+0x104>
    } 
	else if (rcSticks == THR_HI + YAW_CE + PIT_CE + ROL_LO) 
 801435e:	4b10      	ldr	r3, [pc, #64]	; (80143a0 <processRcStickPositions+0x10c>)
 8014360:	681b      	ldr	r3, [r3, #0]
 8014362:	2bed      	cmp	r3, #237	; 0xed
 8014364:	d107      	bne.n	8014376 <processRcStickPositions+0xe2>
	{
        applyAndSaveBoardAlignmentDelta(1, 0);
 8014366:	2100      	movs	r1, #0
 8014368:	2001      	movs	r0, #1
 801436a:	f004 f829 	bl	80183c0 <applyAndSaveBoardAlignmentDelta>
        rcDelayCommand = 10;
 801436e:	4b0d      	ldr	r3, [pc, #52]	; (80143a4 <processRcStickPositions+0x110>)
 8014370:	220a      	movs	r2, #10
 8014372:	701a      	strb	r2, [r3, #0]
        return;
 8014374:	e010      	b.n	8014398 <processRcStickPositions+0x104>
    }
	
	//RGB
    if (rcSticks == THR_LO + YAW_CE + PIT_LO + ROL_HI) 
 8014376:	4b0a      	ldr	r3, [pc, #40]	; (80143a0 <processRcStickPositions+0x10c>)
 8014378:	681b      	ldr	r3, [r3, #0]
 801437a:	2bd6      	cmp	r3, #214	; 0xd6
 801437c:	d103      	bne.n	8014386 <processRcStickPositions+0xf2>
	{
		setLedStripAllwaysIsON(true);
 801437e:	2001      	movs	r0, #1
 8014380:	f7fd feae 	bl	80120e0 <setLedStripAllwaysIsON>
 8014384:	e008      	b.n	8014398 <processRcStickPositions+0x104>
	}
	else if (rcSticks == THR_LO + YAW_CE + PIT_LO + ROL_LO) 
 8014386:	4b06      	ldr	r3, [pc, #24]	; (80143a0 <processRcStickPositions+0x10c>)
 8014388:	681b      	ldr	r3, [r3, #0]
 801438a:	2bd5      	cmp	r3, #213	; 0xd5
 801438c:	d104      	bne.n	8014398 <processRcStickPositions+0x104>
	{
		setLedStripAllwaysIsON(false);
 801438e:	2000      	movs	r0, #0
 8014390:	f7fd fea6 	bl	80120e0 <setLedStripAllwaysIsON>
 8014394:	e000      	b.n	8014398 <processRcStickPositions+0x104>
	if (rcDelayCommand != 20) return;
 8014396:	bf00      	nop
	}
}
 8014398:	3708      	adds	r7, #8
 801439a:	46bd      	mov	sp, r7
 801439c:	bd80      	pop	{r7, pc}
 801439e:	bf00      	nop
 80143a0:	20008624 	.word	0x20008624
 80143a4:	20008628 	.word	0x20008628
 80143a8:	2000862c 	.word	0x2000862c
 80143ac:	20009270 	.word	0x20009270

080143b0 <processRcAUXPositions>:

//
void processRcAUXPositions(void)
{
 80143b0:	b580      	push	{r7, lr}
 80143b2:	b082      	sub	sp, #8
 80143b4:	af00      	add	r7, sp, #0
	for (int i=AUX1; i<CH_NUM; i++)
 80143b6:	2304      	movs	r3, #4
 80143b8:	607b      	str	r3, [r7, #4]
 80143ba:	e023      	b.n	8014404 <processRcAUXPositions+0x54>
	{
		if (rcData[i] < (RC_MID-200))
 80143bc:	4a5c      	ldr	r2, [pc, #368]	; (8014530 <processRcAUXPositions+0x180>)
 80143be:	687b      	ldr	r3, [r7, #4]
 80143c0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80143c4:	f240 5213 	movw	r2, #1299	; 0x513
 80143c8:	4293      	cmp	r3, r2
 80143ca:	d805      	bhi.n	80143d8 <processRcAUXPositions+0x28>
			channelPos[i] = AUX_LO;
 80143cc:	4a59      	ldr	r2, [pc, #356]	; (8014534 <processRcAUXPositions+0x184>)
 80143ce:	687b      	ldr	r3, [r7, #4]
 80143d0:	4413      	add	r3, r2
 80143d2:	2200      	movs	r2, #0
 80143d4:	701a      	strb	r2, [r3, #0]
 80143d6:	e012      	b.n	80143fe <processRcAUXPositions+0x4e>
		else if (rcData[i] > (RC_MID+200))
 80143d8:	4a55      	ldr	r2, [pc, #340]	; (8014530 <processRcAUXPositions+0x180>)
 80143da:	687b      	ldr	r3, [r7, #4]
 80143dc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80143e0:	f240 62a4 	movw	r2, #1700	; 0x6a4
 80143e4:	4293      	cmp	r3, r2
 80143e6:	d905      	bls.n	80143f4 <processRcAUXPositions+0x44>
			channelPos[i] = AUX_HI;
 80143e8:	4a52      	ldr	r2, [pc, #328]	; (8014534 <processRcAUXPositions+0x184>)
 80143ea:	687b      	ldr	r3, [r7, #4]
 80143ec:	4413      	add	r3, r2
 80143ee:	2202      	movs	r2, #2
 80143f0:	701a      	strb	r2, [r3, #0]
 80143f2:	e004      	b.n	80143fe <processRcAUXPositions+0x4e>
		else
			channelPos[i] = AUX_CE;
 80143f4:	4a4f      	ldr	r2, [pc, #316]	; (8014534 <processRcAUXPositions+0x184>)
 80143f6:	687b      	ldr	r3, [r7, #4]
 80143f8:	4413      	add	r3, r2
 80143fa:	2201      	movs	r2, #1
 80143fc:	701a      	strb	r2, [r3, #0]
	for (int i=AUX1; i<CH_NUM; i++)
 80143fe:	687b      	ldr	r3, [r7, #4]
 8014400:	3301      	adds	r3, #1
 8014402:	607b      	str	r3, [r7, #4]
 8014404:	687b      	ldr	r3, [r7, #4]
 8014406:	2b0b      	cmp	r3, #11
 8014408:	ddd8      	ble.n	80143bc <processRcAUXPositions+0xc>
	}

	//AUX3
	if(channelPos[AUX3] == AUX_LO)//
 801440a:	4b4a      	ldr	r3, [pc, #296]	; (8014534 <processRcAUXPositions+0x184>)
 801440c:	799b      	ldrb	r3, [r3, #6]
 801440e:	2b00      	cmp	r3, #0
 8014410:	d11b      	bne.n	801444a <processRcAUXPositions+0x9a>
	{
		if (!FLIGHT_MODE(ANGLE_MODE))
 8014412:	4b49      	ldr	r3, [pc, #292]	; (8014538 <processRcAUXPositions+0x188>)
 8014414:	681b      	ldr	r3, [r3, #0]
 8014416:	f003 0301 	and.w	r3, r3, #1
 801441a:	2b00      	cmp	r3, #0
 801441c:	d102      	bne.n	8014424 <processRcAUXPositions+0x74>
			ENABLE_FLIGHT_MODE(ANGLE_MODE);
 801441e:	2001      	movs	r0, #1
 8014420:	f000 f8a0 	bl	8014564 <enableFlightMode>
		
		if (FLIGHT_MODE(NAV_ALTHOLD_MODE))
 8014424:	4b44      	ldr	r3, [pc, #272]	; (8014538 <processRcAUXPositions+0x188>)
 8014426:	681b      	ldr	r3, [r3, #0]
 8014428:	f003 0308 	and.w	r3, r3, #8
 801442c:	2b00      	cmp	r3, #0
 801442e:	d002      	beq.n	8014436 <processRcAUXPositions+0x86>
			DISABLE_FLIGHT_MODE(NAV_ALTHOLD_MODE);
 8014430:	2008      	movs	r0, #8
 8014432:	f000 f8b5 	bl	80145a0 <disableFlightMode>
	
		if (FLIGHT_MODE(NAV_POSHOLD_MODE))
 8014436:	4b40      	ldr	r3, [pc, #256]	; (8014538 <processRcAUXPositions+0x188>)
 8014438:	681b      	ldr	r3, [r3, #0]
 801443a:	f003 0320 	and.w	r3, r3, #32
 801443e:	2b00      	cmp	r3, #0
 8014440:	d029      	beq.n	8014496 <processRcAUXPositions+0xe6>
			DISABLE_FLIGHT_MODE(NAV_POSHOLD_MODE);
 8014442:	2020      	movs	r0, #32
 8014444:	f000 f8ac 	bl	80145a0 <disableFlightMode>
 8014448:	e025      	b.n	8014496 <processRcAUXPositions+0xe6>
	}
	else if(channelPos[AUX3] == AUX_CE)//
 801444a:	4b3a      	ldr	r3, [pc, #232]	; (8014534 <processRcAUXPositions+0x184>)
 801444c:	799b      	ldrb	r3, [r3, #6]
 801444e:	2b01      	cmp	r3, #1
 8014450:	d114      	bne.n	801447c <processRcAUXPositions+0xcc>
	{
		if (!FLIGHT_MODE(NAV_ALTHOLD_MODE))
 8014452:	4b39      	ldr	r3, [pc, #228]	; (8014538 <processRcAUXPositions+0x188>)
 8014454:	681b      	ldr	r3, [r3, #0]
 8014456:	f003 0308 	and.w	r3, r3, #8
 801445a:	2b00      	cmp	r3, #0
 801445c:	d104      	bne.n	8014468 <processRcAUXPositions+0xb8>
		{
			ENABLE_FLIGHT_MODE(NAV_ALTHOLD_MODE);
 801445e:	2008      	movs	r0, #8
 8014460:	f000 f880 	bl	8014564 <enableFlightMode>
			commanderSetupAltitudeHoldMode();
 8014464:	f7ff fc5e 	bl	8013d24 <commanderSetupAltitudeHoldMode>
		}
		
		if (FLIGHT_MODE(NAV_POSHOLD_MODE))
 8014468:	4b33      	ldr	r3, [pc, #204]	; (8014538 <processRcAUXPositions+0x188>)
 801446a:	681b      	ldr	r3, [r3, #0]
 801446c:	f003 0320 	and.w	r3, r3, #32
 8014470:	2b00      	cmp	r3, #0
 8014472:	d010      	beq.n	8014496 <processRcAUXPositions+0xe6>
			DISABLE_FLIGHT_MODE(NAV_POSHOLD_MODE);
 8014474:	2020      	movs	r0, #32
 8014476:	f000 f893 	bl	80145a0 <disableFlightMode>
 801447a:	e00c      	b.n	8014496 <processRcAUXPositions+0xe6>
	}
	else if(channelPos[AUX3] == AUX_HI)//
 801447c:	4b2d      	ldr	r3, [pc, #180]	; (8014534 <processRcAUXPositions+0x184>)
 801447e:	799b      	ldrb	r3, [r3, #6]
 8014480:	2b02      	cmp	r3, #2
 8014482:	d108      	bne.n	8014496 <processRcAUXPositions+0xe6>
	{
		if (!FLIGHT_MODE(NAV_POSHOLD_MODE))
 8014484:	4b2c      	ldr	r3, [pc, #176]	; (8014538 <processRcAUXPositions+0x188>)
 8014486:	681b      	ldr	r3, [r3, #0]
 8014488:	f003 0320 	and.w	r3, r3, #32
 801448c:	2b00      	cmp	r3, #0
 801448e:	d102      	bne.n	8014496 <processRcAUXPositions+0xe6>
			ENABLE_FLIGHT_MODE(NAV_POSHOLD_MODE);
 8014490:	2020      	movs	r0, #32
 8014492:	f000 f867 	bl	8014564 <enableFlightMode>
	}
	
	//AUX4
	if(channelPos[AUX4] == AUX_LO)
 8014496:	4b27      	ldr	r3, [pc, #156]	; (8014534 <processRcAUXPositions+0x184>)
 8014498:	79db      	ldrb	r3, [r3, #7]
 801449a:	2b00      	cmp	r3, #0
 801449c:	d109      	bne.n	80144b2 <processRcAUXPositions+0x102>
	{
		if (FLIGHT_MODE(HEADFREE_MODE))//
 801449e:	4b26      	ldr	r3, [pc, #152]	; (8014538 <processRcAUXPositions+0x188>)
 80144a0:	681b      	ldr	r3, [r3, #0]
 80144a2:	f003 0304 	and.w	r3, r3, #4
 80144a6:	2b00      	cmp	r3, #0
 80144a8:	d010      	beq.n	80144cc <processRcAUXPositions+0x11c>
			DISABLE_FLIGHT_MODE(HEADFREE_MODE);
 80144aa:	2004      	movs	r0, #4
 80144ac:	f000 f878 	bl	80145a0 <disableFlightMode>
 80144b0:	e00c      	b.n	80144cc <processRcAUXPositions+0x11c>
	}
	else if(channelPos[AUX4] == AUX_HI)
 80144b2:	4b20      	ldr	r3, [pc, #128]	; (8014534 <processRcAUXPositions+0x184>)
 80144b4:	79db      	ldrb	r3, [r3, #7]
 80144b6:	2b02      	cmp	r3, #2
 80144b8:	d108      	bne.n	80144cc <processRcAUXPositions+0x11c>
	{
		if (!FLIGHT_MODE(HEADFREE_MODE))//
 80144ba:	4b1f      	ldr	r3, [pc, #124]	; (8014538 <processRcAUXPositions+0x188>)
 80144bc:	681b      	ldr	r3, [r3, #0]
 80144be:	f003 0304 	and.w	r3, r3, #4
 80144c2:	2b00      	cmp	r3, #0
 80144c4:	d102      	bne.n	80144cc <processRcAUXPositions+0x11c>
			ENABLE_FLIGHT_MODE(HEADFREE_MODE);
 80144c6:	2004      	movs	r0, #4
 80144c8:	f000 f84c 	bl	8014564 <enableFlightMode>
	}
	
	//AUX2
	if(channelPos[AUX2] == AUX_LO)
 80144cc:	4b19      	ldr	r3, [pc, #100]	; (8014534 <processRcAUXPositions+0x184>)
 80144ce:	795b      	ldrb	r3, [r3, #5]
 80144d0:	2b00      	cmp	r3, #0
 80144d2:	d10a      	bne.n	80144ea <processRcAUXPositions+0x13a>
	{
		if (FLIGHT_MODE(BEEPER_ON_MODE))//
 80144d4:	4b18      	ldr	r3, [pc, #96]	; (8014538 <processRcAUXPositions+0x188>)
 80144d6:	681b      	ldr	r3, [r3, #0]
 80144d8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80144dc:	2b00      	cmp	r3, #0
 80144de:	d012      	beq.n	8014506 <processRcAUXPositions+0x156>
			DISABLE_FLIGHT_MODE(BEEPER_ON_MODE);
 80144e0:	f44f 7000 	mov.w	r0, #512	; 0x200
 80144e4:	f000 f85c 	bl	80145a0 <disableFlightMode>
 80144e8:	e00d      	b.n	8014506 <processRcAUXPositions+0x156>
	}
	else if(channelPos[AUX2] == AUX_HI)
 80144ea:	4b12      	ldr	r3, [pc, #72]	; (8014534 <processRcAUXPositions+0x184>)
 80144ec:	795b      	ldrb	r3, [r3, #5]
 80144ee:	2b02      	cmp	r3, #2
 80144f0:	d109      	bne.n	8014506 <processRcAUXPositions+0x156>
	{
		if (!FLIGHT_MODE(BEEPER_ON_MODE))//
 80144f2:	4b11      	ldr	r3, [pc, #68]	; (8014538 <processRcAUXPositions+0x188>)
 80144f4:	681b      	ldr	r3, [r3, #0]
 80144f6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80144fa:	2b00      	cmp	r3, #0
 80144fc:	d103      	bne.n	8014506 <processRcAUXPositions+0x156>
			ENABLE_FLIGHT_MODE(BEEPER_ON_MODE);
 80144fe:	f44f 7000 	mov.w	r0, #512	; 0x200
 8014502:	f000 f82f 	bl	8014564 <enableFlightMode>
	}
	
	//AUX1
	if(channelPos[AUX1] == AUX_LO)
 8014506:	4b0b      	ldr	r3, [pc, #44]	; (8014534 <processRcAUXPositions+0x184>)
 8014508:	791b      	ldrb	r3, [r3, #4]
 801450a:	2b00      	cmp	r3, #0
 801450c:	d00b      	beq.n	8014526 <processRcAUXPositions+0x176>
	{
		
	}
	else if(channelPos[AUX1] == AUX_HI)
 801450e:	4b09      	ldr	r3, [pc, #36]	; (8014534 <processRcAUXPositions+0x184>)
 8014510:	791b      	ldrb	r3, [r3, #4]
 8014512:	2b02      	cmp	r3, #2
 8014514:	d107      	bne.n	8014526 <processRcAUXPositions+0x176>
	{
		if(ARMING_FLAG(ARMED))
 8014516:	4b09      	ldr	r3, [pc, #36]	; (801453c <processRcAUXPositions+0x18c>)
 8014518:	681b      	ldr	r3, [r3, #0]
 801451a:	f003 0302 	and.w	r3, r3, #2
 801451e:	2b00      	cmp	r3, #0
 8014520:	d001      	beq.n	8014526 <processRcAUXPositions+0x176>
		{
			mwDisarm();//
 8014522:	f000 f925 	bl	8014770 <mwDisarm>
		}
	}	
}
 8014526:	bf00      	nop
 8014528:	3708      	adds	r7, #8
 801452a:	46bd      	mov	sp, r7
 801452c:	bd80      	pop	{r7, pc}
 801452e:	bf00      	nop
 8014530:	20009284 	.word	0x20009284
 8014534:	20009270 	.word	0x20009270
 8014538:	20008638 	.word	0x20008638
 801453c:	20008630 	.word	0x20008630

08014540 <calculateThrottleStatus>:

//
throttleStatus_e calculateThrottleStatus(void)
{
 8014540:	b480      	push	{r7}
 8014542:	af00      	add	r7, sp, #0
    if (rcData[THROTTLE] < RC_COMMANDER_MINCHECK)
 8014544:	4b06      	ldr	r3, [pc, #24]	; (8014560 <calculateThrottleStatus+0x20>)
 8014546:	889b      	ldrh	r3, [r3, #4]
 8014548:	f240 424b 	movw	r2, #1099	; 0x44b
 801454c:	4293      	cmp	r3, r2
 801454e:	d801      	bhi.n	8014554 <calculateThrottleStatus+0x14>
        return THROTTLE_LOW;
 8014550:	2300      	movs	r3, #0
 8014552:	e000      	b.n	8014556 <calculateThrottleStatus+0x16>

    return THROTTLE_HIGH;
 8014554:	2301      	movs	r3, #1
}
 8014556:	4618      	mov	r0, r3
 8014558:	46bd      	mov	sp, r7
 801455a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801455e:	4770      	bx	lr
 8014560:	20009284 	.word	0x20009284

08014564 <enableFlightMode>:
uint32_t flightModeFlags = 0;


//
uint32_t enableFlightMode(flightModeFlags_e mask)
{
 8014564:	b580      	push	{r7, lr}
 8014566:	b084      	sub	sp, #16
 8014568:	af00      	add	r7, sp, #0
 801456a:	4603      	mov	r3, r0
 801456c:	80fb      	strh	r3, [r7, #6]
    uint32_t oldVal = flightModeFlags;
 801456e:	4b0b      	ldr	r3, [pc, #44]	; (801459c <enableFlightMode+0x38>)
 8014570:	681b      	ldr	r3, [r3, #0]
 8014572:	60fb      	str	r3, [r7, #12]

    flightModeFlags |= (mask);
 8014574:	88fa      	ldrh	r2, [r7, #6]
 8014576:	4b09      	ldr	r3, [pc, #36]	; (801459c <enableFlightMode+0x38>)
 8014578:	681b      	ldr	r3, [r3, #0]
 801457a:	4313      	orrs	r3, r2
 801457c:	4a07      	ldr	r2, [pc, #28]	; (801459c <enableFlightMode+0x38>)
 801457e:	6013      	str	r3, [r2, #0]
    if (flightModeFlags != oldVal)
 8014580:	4b06      	ldr	r3, [pc, #24]	; (801459c <enableFlightMode+0x38>)
 8014582:	681b      	ldr	r3, [r3, #0]
 8014584:	68fa      	ldr	r2, [r7, #12]
 8014586:	429a      	cmp	r2, r3
 8014588:	d002      	beq.n	8014590 <enableFlightMode+0x2c>
        beeperConfirmationBeeps(1);
 801458a:	2001      	movs	r0, #1
 801458c:	f7fd fd7a 	bl	8012084 <beeperConfirmationBeeps>
    return flightModeFlags;
 8014590:	4b02      	ldr	r3, [pc, #8]	; (801459c <enableFlightMode+0x38>)
 8014592:	681b      	ldr	r3, [r3, #0]
}
 8014594:	4618      	mov	r0, r3
 8014596:	3710      	adds	r7, #16
 8014598:	46bd      	mov	sp, r7
 801459a:	bd80      	pop	{r7, pc}
 801459c:	20008638 	.word	0x20008638

080145a0 <disableFlightMode>:

//
uint32_t disableFlightMode(flightModeFlags_e mask)
{
 80145a0:	b580      	push	{r7, lr}
 80145a2:	b084      	sub	sp, #16
 80145a4:	af00      	add	r7, sp, #0
 80145a6:	4603      	mov	r3, r0
 80145a8:	80fb      	strh	r3, [r7, #6]
    uint32_t oldVal = flightModeFlags;
 80145aa:	4b0c      	ldr	r3, [pc, #48]	; (80145dc <disableFlightMode+0x3c>)
 80145ac:	681b      	ldr	r3, [r3, #0]
 80145ae:	60fb      	str	r3, [r7, #12]

    flightModeFlags &= ~(mask);
 80145b0:	88fb      	ldrh	r3, [r7, #6]
 80145b2:	43db      	mvns	r3, r3
 80145b4:	461a      	mov	r2, r3
 80145b6:	4b09      	ldr	r3, [pc, #36]	; (80145dc <disableFlightMode+0x3c>)
 80145b8:	681b      	ldr	r3, [r3, #0]
 80145ba:	4013      	ands	r3, r2
 80145bc:	4a07      	ldr	r2, [pc, #28]	; (80145dc <disableFlightMode+0x3c>)
 80145be:	6013      	str	r3, [r2, #0]
    if (flightModeFlags != oldVal)
 80145c0:	4b06      	ldr	r3, [pc, #24]	; (80145dc <disableFlightMode+0x3c>)
 80145c2:	681b      	ldr	r3, [r3, #0]
 80145c4:	68fa      	ldr	r2, [r7, #12]
 80145c6:	429a      	cmp	r2, r3
 80145c8:	d002      	beq.n	80145d0 <disableFlightMode+0x30>
        beeperConfirmationBeeps(1);
 80145ca:	2001      	movs	r0, #1
 80145cc:	f7fd fd5a 	bl	8012084 <beeperConfirmationBeeps>
    return flightModeFlags;
 80145d0:	4b02      	ldr	r3, [pc, #8]	; (80145dc <disableFlightMode+0x3c>)
 80145d2:	681b      	ldr	r3, [r3, #0]
}
 80145d4:	4618      	mov	r0, r3
 80145d6:	3710      	adds	r7, #16
 80145d8:	46bd      	mov	sp, r7
 80145da:	bd80      	pop	{r7, pc}
 80145dc:	20008638 	.word	0x20008638

080145e0 <isCalibrating>:

//
bool isCalibrating(void)
{
 80145e0:	b580      	push	{r7, lr}
 80145e2:	af00      	add	r7, sp, #0
	if (!baroIsCalibrationComplete()) 
 80145e4:	f002 ff9c 	bl	8017520 <baroIsCalibrationComplete>
 80145e8:	4603      	mov	r3, r0
 80145ea:	f083 0301 	eor.w	r3, r3, #1
 80145ee:	b2db      	uxtb	r3, r3
 80145f0:	2b00      	cmp	r3, #0
 80145f2:	d001      	beq.n	80145f8 <isCalibrating+0x18>
	{
		return true;
 80145f4:	2301      	movs	r3, #1
 80145f6:	e01e      	b.n	8014636 <isCalibrating+0x56>
	}

	if (!posEstimatorIsCalibrationComplete()) 
 80145f8:	f001 fc80 	bl	8015efc <posEstimatorIsCalibrationComplete>
 80145fc:	4603      	mov	r3, r0
 80145fe:	f083 0301 	eor.w	r3, r3, #1
 8014602:	b2db      	uxtb	r3, r3
 8014604:	2b00      	cmp	r3, #0
 8014606:	d001      	beq.n	801460c <isCalibrating+0x2c>
	{
		return true;
 8014608:	2301      	movs	r3, #1
 801460a:	e014      	b.n	8014636 <isCalibrating+0x56>
	}

	if (!accIsCalibrationComplete()) 
 801460c:	f002 fb12 	bl	8016c34 <accIsCalibrationComplete>
 8014610:	4603      	mov	r3, r0
 8014612:	f083 0301 	eor.w	r3, r3, #1
 8014616:	b2db      	uxtb	r3, r3
 8014618:	2b00      	cmp	r3, #0
 801461a:	d001      	beq.n	8014620 <isCalibrating+0x40>
	{
		return true;
 801461c:	2301      	movs	r3, #1
 801461e:	e00a      	b.n	8014636 <isCalibrating+0x56>
	}

	if (!gyroIsCalibrationComplete()) 
 8014620:	f003 fa88 	bl	8017b34 <gyroIsCalibrationComplete>
 8014624:	4603      	mov	r3, r0
 8014626:	f083 0301 	eor.w	r3, r3, #1
 801462a:	b2db      	uxtb	r3, r3
 801462c:	2b00      	cmp	r3, #0
 801462e:	d001      	beq.n	8014634 <isCalibrating+0x54>
	{
		return true;
 8014630:	2301      	movs	r3, #1
 8014632:	e000      	b.n	8014636 <isCalibrating+0x56>
	}

    return false;
 8014634:	2300      	movs	r3, #0
}
 8014636:	4618      	mov	r0, r3
 8014638:	bd80      	pop	{r7, pc}
	...

0801463c <updateArmingStatus>:

//
void updateArmingStatus(void)
{
 801463c:	b580      	push	{r7, lr}
 801463e:	af00      	add	r7, sp, #0
    if (ARMING_FLAG(ARMED)) 
 8014640:	4b47      	ldr	r3, [pc, #284]	; (8014760 <updateArmingStatus+0x124>)
 8014642:	681b      	ldr	r3, [r3, #0]
 8014644:	f003 0302 	and.w	r3, r3, #2
 8014648:	2b00      	cmp	r3, #0
 801464a:	d006      	beq.n	801465a <updateArmingStatus+0x1e>
	{
        LED0_ON;
 801464c:	2200      	movs	r2, #0
 801464e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8014652:	4844      	ldr	r0, [pc, #272]	; (8014764 <updateArmingStatus+0x128>)
 8014654:	f7f0 f800 	bl	8004658 <HAL_GPIO_WritePin>
            warningLedON();
        }
		
        warningLedUpdate();
    }
}
 8014658:	e07f      	b.n	801475a <updateArmingStatus+0x11e>
		if (isCalibrating()) 
 801465a:	f7ff ffc1 	bl	80145e0 <isCalibrating>
 801465e:	4603      	mov	r3, r0
 8014660:	2b00      	cmp	r3, #0
 8014662:	d009      	beq.n	8014678 <updateArmingStatus+0x3c>
			ENABLE_ARMING_FLAG(ARMING_DISABLED_SENSORS_CALIBRATING);
 8014664:	4b3e      	ldr	r3, [pc, #248]	; (8014760 <updateArmingStatus+0x124>)
 8014666:	681b      	ldr	r3, [r3, #0]
 8014668:	f043 0310 	orr.w	r3, r3, #16
 801466c:	4a3c      	ldr	r2, [pc, #240]	; (8014760 <updateArmingStatus+0x124>)
 801466e:	6013      	str	r3, [r2, #0]
			calibratingFinishedBeep = false;
 8014670:	4b3d      	ldr	r3, [pc, #244]	; (8014768 <updateArmingStatus+0x12c>)
 8014672:	2200      	movs	r2, #0
 8014674:	701a      	strb	r2, [r3, #0]
 8014676:	e012      	b.n	801469e <updateArmingStatus+0x62>
			DISABLE_ARMING_FLAG(ARMING_DISABLED_SENSORS_CALIBRATING);
 8014678:	4b39      	ldr	r3, [pc, #228]	; (8014760 <updateArmingStatus+0x124>)
 801467a:	681b      	ldr	r3, [r3, #0]
 801467c:	f023 0310 	bic.w	r3, r3, #16
 8014680:	4a37      	ldr	r2, [pc, #220]	; (8014760 <updateArmingStatus+0x124>)
 8014682:	6013      	str	r3, [r2, #0]
			if (!calibratingFinishedBeep) 
 8014684:	4b38      	ldr	r3, [pc, #224]	; (8014768 <updateArmingStatus+0x12c>)
 8014686:	781b      	ldrb	r3, [r3, #0]
 8014688:	f083 0301 	eor.w	r3, r3, #1
 801468c:	b2db      	uxtb	r3, r3
 801468e:	2b00      	cmp	r3, #0
 8014690:	d005      	beq.n	801469e <updateArmingStatus+0x62>
				calibratingFinishedBeep = true;
 8014692:	4b35      	ldr	r3, [pc, #212]	; (8014768 <updateArmingStatus+0x12c>)
 8014694:	2201      	movs	r2, #1
 8014696:	701a      	strb	r2, [r3, #0]
				beeper(BEEPER_RUNTIME_CALIBRATION_DONE);
 8014698:	2001      	movs	r0, #1
 801469a:	f7fd fca5 	bl	8011fe8 <beeper>
		if (!STATE(SMALL_ANGLE)) 
 801469e:	4b33      	ldr	r3, [pc, #204]	; (801476c <updateArmingStatus+0x130>)
 80146a0:	681b      	ldr	r3, [r3, #0]
 80146a2:	f003 0310 	and.w	r3, r3, #16
 80146a6:	2b00      	cmp	r3, #0
 80146a8:	d106      	bne.n	80146b8 <updateArmingStatus+0x7c>
			ENABLE_ARMING_FLAG(ARMING_DISABLED_NOT_LEVEL);
 80146aa:	4b2d      	ldr	r3, [pc, #180]	; (8014760 <updateArmingStatus+0x124>)
 80146ac:	681b      	ldr	r3, [r3, #0]
 80146ae:	f043 0308 	orr.w	r3, r3, #8
 80146b2:	4a2b      	ldr	r2, [pc, #172]	; (8014760 <updateArmingStatus+0x124>)
 80146b4:	6013      	str	r3, [r2, #0]
 80146b6:	e005      	b.n	80146c4 <updateArmingStatus+0x88>
			DISABLE_ARMING_FLAG(ARMING_DISABLED_NOT_LEVEL);
 80146b8:	4b29      	ldr	r3, [pc, #164]	; (8014760 <updateArmingStatus+0x124>)
 80146ba:	681b      	ldr	r3, [r3, #0]
 80146bc:	f023 0308 	bic.w	r3, r3, #8
 80146c0:	4a27      	ldr	r2, [pc, #156]	; (8014760 <updateArmingStatus+0x124>)
 80146c2:	6013      	str	r3, [r2, #0]
		if (!STATE(ACCELEROMETER_CALIBRATED)) 
 80146c4:	4b29      	ldr	r3, [pc, #164]	; (801476c <updateArmingStatus+0x130>)
 80146c6:	681b      	ldr	r3, [r3, #0]
 80146c8:	f003 0302 	and.w	r3, r3, #2
 80146cc:	2b00      	cmp	r3, #0
 80146ce:	d106      	bne.n	80146de <updateArmingStatus+0xa2>
			ENABLE_ARMING_FLAG(ARMING_DISABLED_ACCELEROMETER_NOT_CALIBRATED);
 80146d0:	4b23      	ldr	r3, [pc, #140]	; (8014760 <updateArmingStatus+0x124>)
 80146d2:	681b      	ldr	r3, [r3, #0]
 80146d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80146d8:	4a21      	ldr	r2, [pc, #132]	; (8014760 <updateArmingStatus+0x124>)
 80146da:	6013      	str	r3, [r2, #0]
 80146dc:	e005      	b.n	80146ea <updateArmingStatus+0xae>
			DISABLE_ARMING_FLAG(ARMING_DISABLED_ACCELEROMETER_NOT_CALIBRATED);
 80146de:	4b20      	ldr	r3, [pc, #128]	; (8014760 <updateArmingStatus+0x124>)
 80146e0:	681b      	ldr	r3, [r3, #0]
 80146e2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80146e6:	4a1e      	ldr	r2, [pc, #120]	; (8014760 <updateArmingStatus+0x124>)
 80146e8:	6013      	str	r3, [r2, #0]
		if (sensorsIsMagPresent() && !STATE(COMPASS_CALIBRATED)) 
 80146ea:	f001 feef 	bl	80164cc <sensorsIsMagPresent>
 80146ee:	4603      	mov	r3, r0
 80146f0:	2b00      	cmp	r3, #0
 80146f2:	d00c      	beq.n	801470e <updateArmingStatus+0xd2>
 80146f4:	4b1d      	ldr	r3, [pc, #116]	; (801476c <updateArmingStatus+0x130>)
 80146f6:	681b      	ldr	r3, [r3, #0]
 80146f8:	f003 0304 	and.w	r3, r3, #4
 80146fc:	2b00      	cmp	r3, #0
 80146fe:	d106      	bne.n	801470e <updateArmingStatus+0xd2>
			ENABLE_ARMING_FLAG(ARMING_DISABLED_COMPASS_NOT_CALIBRATED);
 8014700:	4b17      	ldr	r3, [pc, #92]	; (8014760 <updateArmingStatus+0x124>)
 8014702:	681b      	ldr	r3, [r3, #0]
 8014704:	f043 0320 	orr.w	r3, r3, #32
 8014708:	4a15      	ldr	r2, [pc, #84]	; (8014760 <updateArmingStatus+0x124>)
 801470a:	6013      	str	r3, [r2, #0]
 801470c:	e005      	b.n	801471a <updateArmingStatus+0xde>
			DISABLE_ARMING_FLAG(ARMING_DISABLED_COMPASS_NOT_CALIBRATED);
 801470e:	4b14      	ldr	r3, [pc, #80]	; (8014760 <updateArmingStatus+0x124>)
 8014710:	681b      	ldr	r3, [r3, #0]
 8014712:	f023 0320 	bic.w	r3, r3, #32
 8014716:	4a12      	ldr	r2, [pc, #72]	; (8014760 <updateArmingStatus+0x124>)
 8014718:	6013      	str	r3, [r2, #0]
		if (STATE(FLASH_WRITING))
 801471a:	4b14      	ldr	r3, [pc, #80]	; (801476c <updateArmingStatus+0x130>)
 801471c:	681b      	ldr	r3, [r3, #0]
 801471e:	f003 0320 	and.w	r3, r3, #32
 8014722:	2b00      	cmp	r3, #0
 8014724:	d006      	beq.n	8014734 <updateArmingStatus+0xf8>
			ENABLE_ARMING_FLAG(ARMING_DISABLED_FLASH_WRITING);
 8014726:	4b0e      	ldr	r3, [pc, #56]	; (8014760 <updateArmingStatus+0x124>)
 8014728:	681b      	ldr	r3, [r3, #0]
 801472a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 801472e:	4a0c      	ldr	r2, [pc, #48]	; (8014760 <updateArmingStatus+0x124>)
 8014730:	6013      	str	r3, [r2, #0]
 8014732:	e005      	b.n	8014740 <updateArmingStatus+0x104>
			DISABLE_ARMING_FLAG(ARMING_DISABLED_FLASH_WRITING);
 8014734:	4b0a      	ldr	r3, [pc, #40]	; (8014760 <updateArmingStatus+0x124>)
 8014736:	681b      	ldr	r3, [r3, #0]
 8014738:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 801473c:	4a08      	ldr	r2, [pc, #32]	; (8014760 <updateArmingStatus+0x124>)
 801473e:	6013      	str	r3, [r2, #0]
        if (!isArmingDisabled()) 
 8014740:	4b07      	ldr	r3, [pc, #28]	; (8014760 <updateArmingStatus+0x124>)
 8014742:	681b      	ldr	r3, [r3, #0]
 8014744:	f403 737e 	and.w	r3, r3, #1016	; 0x3f8
 8014748:	2b00      	cmp	r3, #0
 801474a:	d102      	bne.n	8014752 <updateArmingStatus+0x116>
            warningLedFlash();
 801474c:	f7fe f9ac 	bl	8012aa8 <warningLedFlash>
 8014750:	e001      	b.n	8014756 <updateArmingStatus+0x11a>
            warningLedON();
 8014752:	f7fe f99d 	bl	8012a90 <warningLedON>
        warningLedUpdate();
 8014756:	f7fe f9db 	bl	8012b10 <warningLedUpdate>
}
 801475a:	bf00      	nop
 801475c:	bd80      	pop	{r7, pc}
 801475e:	bf00      	nop
 8014760:	20008630 	.word	0x20008630
 8014764:	40020400 	.word	0x40020400
 8014768:	2000863c 	.word	0x2000863c
 801476c:	20008634 	.word	0x20008634

08014770 <mwDisarm>:

//
void mwDisarm(void)
{
 8014770:	b580      	push	{r7, lr}
 8014772:	af00      	add	r7, sp, #0
    if (ARMING_FLAG(ARMED)) 
 8014774:	4b08      	ldr	r3, [pc, #32]	; (8014798 <mwDisarm+0x28>)
 8014776:	681b      	ldr	r3, [r3, #0]
 8014778:	f003 0302 	and.w	r3, r3, #2
 801477c:	2b00      	cmp	r3, #0
 801477e:	d008      	beq.n	8014792 <mwDisarm+0x22>
	{
        DISABLE_ARMING_FLAG(ARMED);
 8014780:	4b05      	ldr	r3, [pc, #20]	; (8014798 <mwDisarm+0x28>)
 8014782:	681b      	ldr	r3, [r3, #0]
 8014784:	f023 0302 	bic.w	r3, r3, #2
 8014788:	4a03      	ldr	r2, [pc, #12]	; (8014798 <mwDisarm+0x28>)
 801478a:	6013      	str	r3, [r2, #0]
        beeper(BEEPER_DISARMING); 
 801478c:	2005      	movs	r0, #5
 801478e:	f7fd fc2b 	bl	8011fe8 <beeper>
    }
}
 8014792:	bf00      	nop
 8014794:	bd80      	pop	{r7, pc}
 8014796:	bf00      	nop
 8014798:	20008630 	.word	0x20008630

0801479c <mwArm>:

//
void mwArm(void)
{
 801479c:	b580      	push	{r7, lr}
 801479e:	af00      	add	r7, sp, #0
    updateArmingStatus();
 80147a0:	f7ff ff4c 	bl	801463c <updateArmingStatus>

    if (!isArmingDisabled()) 
 80147a4:	4b14      	ldr	r3, [pc, #80]	; (80147f8 <mwArm+0x5c>)
 80147a6:	681b      	ldr	r3, [r3, #0]
 80147a8:	f403 737e 	and.w	r3, r3, #1016	; 0x3f8
 80147ac:	2b00      	cmp	r3, #0
 80147ae:	d117      	bne.n	80147e0 <mwArm+0x44>
	{
        if (ARMING_FLAG(ARMED)) 
 80147b0:	4b11      	ldr	r3, [pc, #68]	; (80147f8 <mwArm+0x5c>)
 80147b2:	681b      	ldr	r3, [r3, #0]
 80147b4:	f003 0302 	and.w	r3, r3, #2
 80147b8:	2b00      	cmp	r3, #0
 80147ba:	d11b      	bne.n	80147f4 <mwArm+0x58>
		{
            return;
        }
		ENABLE_ARMING_FLAG(ARMED);
 80147bc:	4b0e      	ldr	r3, [pc, #56]	; (80147f8 <mwArm+0x5c>)
 80147be:	681b      	ldr	r3, [r3, #0]
 80147c0:	f043 0302 	orr.w	r3, r3, #2
 80147c4:	4a0c      	ldr	r2, [pc, #48]	; (80147f8 <mwArm+0x5c>)
 80147c6:	6013      	str	r3, [r2, #0]
		ENABLE_ARMING_FLAG(WAS_EVER_ARMED);
 80147c8:	4b0b      	ldr	r3, [pc, #44]	; (80147f8 <mwArm+0x5c>)
 80147ca:	681b      	ldr	r3, [r3, #0]
 80147cc:	f043 0304 	orr.w	r3, r3, #4
 80147d0:	4a09      	ldr	r2, [pc, #36]	; (80147f8 <mwArm+0x5c>)
 80147d2:	6013      	str	r3, [r2, #0]
		
		stateControlResetYawHolding();//
 80147d4:	f002 f9f2 	bl	8016bbc <stateControlResetYawHolding>
        beeper(BEEPER_ARMING);
 80147d8:	2006      	movs	r0, #6
 80147da:	f7fd fc05 	bl	8011fe8 <beeper>
        return;
 80147de:	e00a      	b.n	80147f6 <mwArm+0x5a>
    }

    if (!ARMING_FLAG(ARMED)) 
 80147e0:	4b05      	ldr	r3, [pc, #20]	; (80147f8 <mwArm+0x5c>)
 80147e2:	681b      	ldr	r3, [r3, #0]
 80147e4:	f003 0302 	and.w	r3, r3, #2
 80147e8:	2b00      	cmp	r3, #0
 80147ea:	d104      	bne.n	80147f6 <mwArm+0x5a>
	{
        beeperConfirmationBeeps(1);
 80147ec:	2001      	movs	r0, #1
 80147ee:	f7fd fc49 	bl	8012084 <beeperConfirmationBeeps>
 80147f2:	e000      	b.n	80147f6 <mwArm+0x5a>
            return;
 80147f4:	bf00      	nop
    }
}
 80147f6:	bd80      	pop	{r7, pc}
 80147f8:	20008630 	.word	0x20008630

080147fc <rxInit>:
uint16_t rcData[CH_NUM];//PPM
rcLinkState_t rcLinkState;
failsafeState_t  failsafeState;

void rxInit(void)
{
 80147fc:	b580      	push	{r7, lr}
 80147fe:	af00      	add	r7, sp, #0
	cppmInit();
 8014800:	f7fd fff2 	bl	80127e8 <cppmInit>
}
 8014804:	bf00      	nop
 8014806:	bd80      	pop	{r7, pc}

08014808 <ppmTask>:

void ppmTask(void *param)
{
 8014808:	b580      	push	{r7, lr}
 801480a:	b084      	sub	sp, #16
 801480c:	af00      	add	r7, sp, #0
 801480e:	6078      	str	r0, [r7, #4]
	uint16_t ppm;
	uint32_t currentTick;
	while(1)
	{
		currentTick = getSysTickCnt();
 8014810:	f7ed fe94 	bl	800253c <getSysTickCnt>
 8014814:	60f8      	str	r0, [r7, #12]
		
		if(cppmGetTimestamp(&ppm) == pdTRUE)//20msPPM
 8014816:	f107 030a 	add.w	r3, r7, #10
 801481a:	4618      	mov	r0, r3
 801481c:	f7fd fffe 	bl	801281c <cppmGetTimestamp>
 8014820:	4603      	mov	r3, r0
 8014822:	2b01      	cmp	r3, #1
 8014824:	d137      	bne.n	8014896 <ppmTask+0x8e>
		{
			if (cppmIsAvailible() && ppm < 2100)//PPM
 8014826:	f7fd ffed 	bl	8012804 <cppmIsAvailible>
 801482a:	4603      	mov	r3, r0
 801482c:	2b00      	cmp	r3, #0
 801482e:	d016      	beq.n	801485e <ppmTask+0x56>
 8014830:	897b      	ldrh	r3, [r7, #10]
 8014832:	f640 0233 	movw	r2, #2099	; 0x833
 8014836:	4293      	cmp	r3, r2
 8014838:	d811      	bhi.n	801485e <ppmTask+0x56>
			{
				if(currChannel < CH_NUM)
 801483a:	4b1c      	ldr	r3, [pc, #112]	; (80148ac <ppmTask+0xa4>)
 801483c:	781b      	ldrb	r3, [r3, #0]
 801483e:	2b0b      	cmp	r3, #11
 8014840:	d806      	bhi.n	8014850 <ppmTask+0x48>
				{
					rcData[currChannel] = ppm;
 8014842:	4b1a      	ldr	r3, [pc, #104]	; (80148ac <ppmTask+0xa4>)
 8014844:	781b      	ldrb	r3, [r3, #0]
 8014846:	461a      	mov	r2, r3
 8014848:	8979      	ldrh	r1, [r7, #10]
 801484a:	4b19      	ldr	r3, [pc, #100]	; (80148b0 <ppmTask+0xa8>)
 801484c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
				}
				currChannel++;
 8014850:	4b16      	ldr	r3, [pc, #88]	; (80148ac <ppmTask+0xa4>)
 8014852:	781b      	ldrb	r3, [r3, #0]
 8014854:	3301      	adds	r3, #1
 8014856:	b2da      	uxtb	r2, r3
 8014858:	4b14      	ldr	r3, [pc, #80]	; (80148ac <ppmTask+0xa4>)
 801485a:	701a      	strb	r2, [r3, #0]
 801485c:	e01b      	b.n	8014896 <ppmTask+0x8e>
			}
			else//
			{
				currChannel = 0;
 801485e:	4b13      	ldr	r3, [pc, #76]	; (80148ac <ppmTask+0xa4>)
 8014860:	2200      	movs	r2, #0
 8014862:	701a      	strb	r2, [r3, #0]
				rcLinkState.linkState = true;
 8014864:	4b13      	ldr	r3, [pc, #76]	; (80148b4 <ppmTask+0xac>)
 8014866:	2201      	movs	r2, #1
 8014868:	711a      	strb	r2, [r3, #4]
				if (rcData[THROTTLE] < 950 || rcData[THROTTLE] > 2100)//
 801486a:	4b11      	ldr	r3, [pc, #68]	; (80148b0 <ppmTask+0xa8>)
 801486c:	889b      	ldrh	r3, [r3, #4]
 801486e:	f240 32b5 	movw	r2, #949	; 0x3b5
 8014872:	4293      	cmp	r3, r2
 8014874:	d905      	bls.n	8014882 <ppmTask+0x7a>
 8014876:	4b0e      	ldr	r3, [pc, #56]	; (80148b0 <ppmTask+0xa8>)
 8014878:	889b      	ldrh	r3, [r3, #4]
 801487a:	f640 0234 	movw	r2, #2100	; 0x834
 801487e:	4293      	cmp	r3, r2
 8014880:	d903      	bls.n	801488a <ppmTask+0x82>
					rcLinkState.invalidPulse = true;
 8014882:	4b0c      	ldr	r3, [pc, #48]	; (80148b4 <ppmTask+0xac>)
 8014884:	2201      	movs	r2, #1
 8014886:	715a      	strb	r2, [r3, #5]
 8014888:	e002      	b.n	8014890 <ppmTask+0x88>
				else
					rcLinkState.invalidPulse = false;
 801488a:	4b0a      	ldr	r3, [pc, #40]	; (80148b4 <ppmTask+0xac>)
 801488c:	2200      	movs	r2, #0
 801488e:	715a      	strb	r2, [r3, #5]
				rcLinkState.realLinkTime = currentTick;
 8014890:	4a08      	ldr	r2, [pc, #32]	; (80148b4 <ppmTask+0xac>)
 8014892:	68fb      	ldr	r3, [r7, #12]
 8014894:	6013      	str	r3, [r2, #0]
			}
		}
		
		if (currentTick - rcLinkState.realLinkTime > 1000)//1S
 8014896:	4b07      	ldr	r3, [pc, #28]	; (80148b4 <ppmTask+0xac>)
 8014898:	681b      	ldr	r3, [r3, #0]
 801489a:	68fa      	ldr	r2, [r7, #12]
 801489c:	1ad3      	subs	r3, r2, r3
 801489e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80148a2:	d9b5      	bls.n	8014810 <ppmTask+0x8>
		{
			rcLinkState.linkState = false;
 80148a4:	4b03      	ldr	r3, [pc, #12]	; (80148b4 <ppmTask+0xac>)
 80148a6:	2200      	movs	r2, #0
 80148a8:	711a      	strb	r2, [r3, #4]
		currentTick = getSysTickCnt();
 80148aa:	e7b1      	b.n	8014810 <ppmTask+0x8>
 80148ac:	2000863d 	.word	0x2000863d
 80148b0:	20009284 	.word	0x20009284
 80148b4:	2000927c 	.word	0x2000927c

080148b8 <rxTask>:
		}	
	}
}

void rxTask(void *param)
{	
 80148b8:	b580      	push	{r7, lr}
 80148ba:	b086      	sub	sp, #24
 80148bc:	af00      	add	r7, sp, #0
 80148be:	6078      	str	r0, [r7, #4]
	u32 tick = 0;
 80148c0:	2300      	movs	r3, #0
 80148c2:	617b      	str	r3, [r7, #20]
	u32 lastWakeTime = getSysTickCnt();
 80148c4:	f7ed fe3a 	bl	800253c <getSysTickCnt>
 80148c8:	4603      	mov	r3, r0
 80148ca:	60bb      	str	r3, [r7, #8]
	uint32_t currentTick;
	
	while (1)
	{
		vTaskDelayUntil(&lastWakeTime, F2T(RATE_1000_HZ));//1KHz
 80148cc:	f107 0308 	add.w	r3, r7, #8
 80148d0:	2101      	movs	r1, #1
 80148d2:	4618      	mov	r0, r3
 80148d4:	f7f5 fc3c 	bl	800a150 <vTaskDelayUntil>
		
		if (RATE_DO_EXECUTE(RATE_50_HZ, tick))
 80148d8:	6979      	ldr	r1, [r7, #20]
 80148da:	4b28      	ldr	r3, [pc, #160]	; (801497c <rxTask+0xc4>)
 80148dc:	fba3 2301 	umull	r2, r3, r3, r1
 80148e0:	091a      	lsrs	r2, r3, #4
 80148e2:	4613      	mov	r3, r2
 80148e4:	009b      	lsls	r3, r3, #2
 80148e6:	4413      	add	r3, r2
 80148e8:	009b      	lsls	r3, r3, #2
 80148ea:	1aca      	subs	r2, r1, r3
 80148ec:	2a00      	cmp	r2, #0
 80148ee:	d141      	bne.n	8014974 <rxTask+0xbc>
		{
			currentTick = getSysTickCnt();
 80148f0:	f7ed fe24 	bl	800253c <getSysTickCnt>
 80148f4:	6138      	str	r0, [r7, #16]
			
			//
			if (rcLinkState.linkState == true)
 80148f6:	4b22      	ldr	r3, [pc, #136]	; (8014980 <rxTask+0xc8>)
 80148f8:	791b      	ldrb	r3, [r3, #4]
 80148fa:	2b00      	cmp	r3, #0
 80148fc:	d003      	beq.n	8014906 <rxTask+0x4e>
			{
				processRcStickPositions();
 80148fe:	f7ff fcc9 	bl	8014294 <processRcStickPositions>
				processRcAUXPositions();
 8014902:	f7ff fd55 	bl	80143b0 <processRcAUXPositions>
			}
			
			//
			if (ARMING_FLAG(ARMED))
 8014906:	4b1f      	ldr	r3, [pc, #124]	; (8014984 <rxTask+0xcc>)
 8014908:	681b      	ldr	r3, [r3, #0]
 801490a:	f003 0302 	and.w	r3, r3, #2
 801490e:	2b00      	cmp	r3, #0
 8014910:	d02d      	beq.n	801496e <rxTask+0xb6>
			{
				if (rcLinkState.linkState == false || rcLinkState.invalidPulse == true)//
 8014912:	4b1b      	ldr	r3, [pc, #108]	; (8014980 <rxTask+0xc8>)
 8014914:	791b      	ldrb	r3, [r3, #4]
 8014916:	f083 0301 	eor.w	r3, r3, #1
 801491a:	b2db      	uxtb	r3, r3
 801491c:	2b00      	cmp	r3, #0
 801491e:	d103      	bne.n	8014928 <rxTask+0x70>
 8014920:	4b17      	ldr	r3, [pc, #92]	; (8014980 <rxTask+0xc8>)
 8014922:	795b      	ldrb	r3, [r3, #5]
 8014924:	2b00      	cmp	r3, #0
 8014926:	d014      	beq.n	8014952 <rxTask+0x9a>
				{
					if (failsafeState.failsafeActive == false)
 8014928:	4b17      	ldr	r3, [pc, #92]	; (8014988 <rxTask+0xd0>)
 801492a:	785b      	ldrb	r3, [r3, #1]
 801492c:	f083 0301 	eor.w	r3, r3, #1
 8014930:	b2db      	uxtb	r3, r3
 8014932:	2b00      	cmp	r3, #0
 8014934:	d01e      	beq.n	8014974 <rxTask+0xbc>
					{
						if (currentTick > failsafeState.throttleLowPeriod )//5
 8014936:	4b14      	ldr	r3, [pc, #80]	; (8014988 <rxTask+0xd0>)
 8014938:	689b      	ldr	r3, [r3, #8]
 801493a:	693a      	ldr	r2, [r7, #16]
 801493c:	429a      	cmp	r2, r3
 801493e:	d902      	bls.n	8014946 <rxTask+0x8e>
						{
							mwDisarm();
 8014940:	f7ff ff16 	bl	8014770 <mwDisarm>
					if (failsafeState.failsafeActive == false)
 8014944:	e016      	b.n	8014974 <rxTask+0xbc>
						}
						else 
						{
							failsafeState.failsafeActive = true;
 8014946:	4b10      	ldr	r3, [pc, #64]	; (8014988 <rxTask+0xd0>)
 8014948:	2201      	movs	r2, #1
 801494a:	705a      	strb	r2, [r3, #1]
							commanderActiveFailsafe();//
 801494c:	f7ff fa02 	bl	8013d54 <commanderActiveFailsafe>
					if (failsafeState.failsafeActive == false)
 8014950:	e010      	b.n	8014974 <rxTask+0xbc>
						}
					}
				}
				else//
				{
					throttleStatus_e throttleStatus = calculateThrottleStatus();
 8014952:	f7ff fdf5 	bl	8014540 <calculateThrottleStatus>
 8014956:	4603      	mov	r3, r0
 8014958:	73fb      	strb	r3, [r7, #15]
					if (throttleStatus == THROTTLE_HIGH)
 801495a:	7bfb      	ldrb	r3, [r7, #15]
 801495c:	2b01      	cmp	r3, #1
 801495e:	d109      	bne.n	8014974 <rxTask+0xbc>
					{
						failsafeState.throttleLowPeriod = currentTick + 5000;//50005
 8014960:	693b      	ldr	r3, [r7, #16]
 8014962:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 8014966:	3308      	adds	r3, #8
 8014968:	4a07      	ldr	r2, [pc, #28]	; (8014988 <rxTask+0xd0>)
 801496a:	6093      	str	r3, [r2, #8]
 801496c:	e002      	b.n	8014974 <rxTask+0xbc>
					}
				}
			}
			else
			{
				failsafeState.throttleLowPeriod = 0;
 801496e:	4b06      	ldr	r3, [pc, #24]	; (8014988 <rxTask+0xd0>)
 8014970:	2200      	movs	r2, #0
 8014972:	609a      	str	r2, [r3, #8]
			}
			
		}
		tick++;
 8014974:	697b      	ldr	r3, [r7, #20]
 8014976:	3301      	adds	r3, #1
 8014978:	617b      	str	r3, [r7, #20]
		vTaskDelayUntil(&lastWakeTime, F2T(RATE_1000_HZ));//1KHz
 801497a:	e7a7      	b.n	80148cc <rxTask+0x14>
 801497c:	cccccccd 	.word	0xcccccccd
 8014980:	2000927c 	.word	0x2000927c
 8014984:	20008630 	.word	0x20008630
 8014988:	2000929c 	.word	0x2000929c

0801498c <imuComputeRotationMatrix>:
static float q0 = 1.0f, q1 = 0.0f, q2 = 0.0f, q3 = 0.0f;//
static float rMat[3][3];//
static float smallAngleCosZ;//

static void imuComputeRotationMatrix(void)
{
 801498c:	b480      	push	{r7}
 801498e:	b08b      	sub	sp, #44	; 0x2c
 8014990:	af00      	add	r7, sp, #0
    float q1q1 = q1 * q1;
 8014992:	4b6a      	ldr	r3, [pc, #424]	; (8014b3c <imuComputeRotationMatrix+0x1b0>)
 8014994:	ed93 7a00 	vldr	s14, [r3]
 8014998:	4b68      	ldr	r3, [pc, #416]	; (8014b3c <imuComputeRotationMatrix+0x1b0>)
 801499a:	edd3 7a00 	vldr	s15, [r3]
 801499e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80149a2:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    float q2q2 = q2 * q2;
 80149a6:	4b66      	ldr	r3, [pc, #408]	; (8014b40 <imuComputeRotationMatrix+0x1b4>)
 80149a8:	ed93 7a00 	vldr	s14, [r3]
 80149ac:	4b64      	ldr	r3, [pc, #400]	; (8014b40 <imuComputeRotationMatrix+0x1b4>)
 80149ae:	edd3 7a00 	vldr	s15, [r3]
 80149b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80149b6:	edc7 7a08 	vstr	s15, [r7, #32]
    float q3q3 = q3 * q3;
 80149ba:	4b62      	ldr	r3, [pc, #392]	; (8014b44 <imuComputeRotationMatrix+0x1b8>)
 80149bc:	ed93 7a00 	vldr	s14, [r3]
 80149c0:	4b60      	ldr	r3, [pc, #384]	; (8014b44 <imuComputeRotationMatrix+0x1b8>)
 80149c2:	edd3 7a00 	vldr	s15, [r3]
 80149c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80149ca:	edc7 7a07 	vstr	s15, [r7, #28]

    float q0q1 = q0 * q1;
 80149ce:	4b5e      	ldr	r3, [pc, #376]	; (8014b48 <imuComputeRotationMatrix+0x1bc>)
 80149d0:	ed93 7a00 	vldr	s14, [r3]
 80149d4:	4b59      	ldr	r3, [pc, #356]	; (8014b3c <imuComputeRotationMatrix+0x1b0>)
 80149d6:	edd3 7a00 	vldr	s15, [r3]
 80149da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80149de:	edc7 7a06 	vstr	s15, [r7, #24]
    float q0q2 = q0 * q2;
 80149e2:	4b59      	ldr	r3, [pc, #356]	; (8014b48 <imuComputeRotationMatrix+0x1bc>)
 80149e4:	ed93 7a00 	vldr	s14, [r3]
 80149e8:	4b55      	ldr	r3, [pc, #340]	; (8014b40 <imuComputeRotationMatrix+0x1b4>)
 80149ea:	edd3 7a00 	vldr	s15, [r3]
 80149ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80149f2:	edc7 7a05 	vstr	s15, [r7, #20]
    float q0q3 = q0 * q3;
 80149f6:	4b54      	ldr	r3, [pc, #336]	; (8014b48 <imuComputeRotationMatrix+0x1bc>)
 80149f8:	ed93 7a00 	vldr	s14, [r3]
 80149fc:	4b51      	ldr	r3, [pc, #324]	; (8014b44 <imuComputeRotationMatrix+0x1b8>)
 80149fe:	edd3 7a00 	vldr	s15, [r3]
 8014a02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8014a06:	edc7 7a04 	vstr	s15, [r7, #16]
    float q1q2 = q1 * q2;
 8014a0a:	4b4c      	ldr	r3, [pc, #304]	; (8014b3c <imuComputeRotationMatrix+0x1b0>)
 8014a0c:	ed93 7a00 	vldr	s14, [r3]
 8014a10:	4b4b      	ldr	r3, [pc, #300]	; (8014b40 <imuComputeRotationMatrix+0x1b4>)
 8014a12:	edd3 7a00 	vldr	s15, [r3]
 8014a16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8014a1a:	edc7 7a03 	vstr	s15, [r7, #12]
    float q1q3 = q1 * q3;
 8014a1e:	4b47      	ldr	r3, [pc, #284]	; (8014b3c <imuComputeRotationMatrix+0x1b0>)
 8014a20:	ed93 7a00 	vldr	s14, [r3]
 8014a24:	4b47      	ldr	r3, [pc, #284]	; (8014b44 <imuComputeRotationMatrix+0x1b8>)
 8014a26:	edd3 7a00 	vldr	s15, [r3]
 8014a2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8014a2e:	edc7 7a02 	vstr	s15, [r7, #8]
    float q2q3 = q2 * q3;
 8014a32:	4b43      	ldr	r3, [pc, #268]	; (8014b40 <imuComputeRotationMatrix+0x1b4>)
 8014a34:	ed93 7a00 	vldr	s14, [r3]
 8014a38:	4b42      	ldr	r3, [pc, #264]	; (8014b44 <imuComputeRotationMatrix+0x1b8>)
 8014a3a:	edd3 7a00 	vldr	s15, [r3]
 8014a3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8014a42:	edc7 7a01 	vstr	s15, [r7, #4]

    rMat[0][0] = 1.0f - 2.0f * q2q2 - 2.0f * q3q3;
 8014a46:	edd7 7a08 	vldr	s15, [r7, #32]
 8014a4a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8014a4e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8014a52:	ee37 7a67 	vsub.f32	s14, s14, s15
 8014a56:	edd7 7a07 	vldr	s15, [r7, #28]
 8014a5a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8014a5e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8014a62:	4b3a      	ldr	r3, [pc, #232]	; (8014b4c <imuComputeRotationMatrix+0x1c0>)
 8014a64:	edc3 7a00 	vstr	s15, [r3]
    rMat[0][1] = 2.0f * (q1q2 + -q0q3);
 8014a68:	ed97 7a03 	vldr	s14, [r7, #12]
 8014a6c:	edd7 7a04 	vldr	s15, [r7, #16]
 8014a70:	ee77 7a67 	vsub.f32	s15, s14, s15
 8014a74:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8014a78:	4b34      	ldr	r3, [pc, #208]	; (8014b4c <imuComputeRotationMatrix+0x1c0>)
 8014a7a:	edc3 7a01 	vstr	s15, [r3, #4]
    rMat[0][2] = 2.0f * (q1q3 - -q0q2);
 8014a7e:	ed97 7a02 	vldr	s14, [r7, #8]
 8014a82:	edd7 7a05 	vldr	s15, [r7, #20]
 8014a86:	ee77 7a27 	vadd.f32	s15, s14, s15
 8014a8a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8014a8e:	4b2f      	ldr	r3, [pc, #188]	; (8014b4c <imuComputeRotationMatrix+0x1c0>)
 8014a90:	edc3 7a02 	vstr	s15, [r3, #8]

    rMat[1][0] = 2.0f * (q1q2 - -q0q3);
 8014a94:	ed97 7a03 	vldr	s14, [r7, #12]
 8014a98:	edd7 7a04 	vldr	s15, [r7, #16]
 8014a9c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8014aa0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8014aa4:	4b29      	ldr	r3, [pc, #164]	; (8014b4c <imuComputeRotationMatrix+0x1c0>)
 8014aa6:	edc3 7a03 	vstr	s15, [r3, #12]
    rMat[1][1] = 1.0f - 2.0f * q1q1 - 2.0f * q3q3;
 8014aaa:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8014aae:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8014ab2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8014ab6:	ee37 7a67 	vsub.f32	s14, s14, s15
 8014aba:	edd7 7a07 	vldr	s15, [r7, #28]
 8014abe:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8014ac2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8014ac6:	4b21      	ldr	r3, [pc, #132]	; (8014b4c <imuComputeRotationMatrix+0x1c0>)
 8014ac8:	edc3 7a04 	vstr	s15, [r3, #16]
    rMat[1][2] = 2.0f * (q2q3 + -q0q1);
 8014acc:	ed97 7a01 	vldr	s14, [r7, #4]
 8014ad0:	edd7 7a06 	vldr	s15, [r7, #24]
 8014ad4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8014ad8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8014adc:	4b1b      	ldr	r3, [pc, #108]	; (8014b4c <imuComputeRotationMatrix+0x1c0>)
 8014ade:	edc3 7a05 	vstr	s15, [r3, #20]

    rMat[2][0] = 2.0f * (q1q3 + -q0q2);
 8014ae2:	ed97 7a02 	vldr	s14, [r7, #8]
 8014ae6:	edd7 7a05 	vldr	s15, [r7, #20]
 8014aea:	ee77 7a67 	vsub.f32	s15, s14, s15
 8014aee:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8014af2:	4b16      	ldr	r3, [pc, #88]	; (8014b4c <imuComputeRotationMatrix+0x1c0>)
 8014af4:	edc3 7a06 	vstr	s15, [r3, #24]
    rMat[2][1] = 2.0f * (q2q3 - -q0q1);
 8014af8:	ed97 7a01 	vldr	s14, [r7, #4]
 8014afc:	edd7 7a06 	vldr	s15, [r7, #24]
 8014b00:	ee77 7a27 	vadd.f32	s15, s14, s15
 8014b04:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8014b08:	4b10      	ldr	r3, [pc, #64]	; (8014b4c <imuComputeRotationMatrix+0x1c0>)
 8014b0a:	edc3 7a07 	vstr	s15, [r3, #28]
    rMat[2][2] = 1.0f - 2.0f * q1q1 - 2.0f * q2q2;
 8014b0e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8014b12:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8014b16:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8014b1a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8014b1e:	edd7 7a08 	vldr	s15, [r7, #32]
 8014b22:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8014b26:	ee77 7a67 	vsub.f32	s15, s14, s15
 8014b2a:	4b08      	ldr	r3, [pc, #32]	; (8014b4c <imuComputeRotationMatrix+0x1c0>)
 8014b2c:	edc3 7a08 	vstr	s15, [r3, #32]
}
 8014b30:	bf00      	nop
 8014b32:	372c      	adds	r7, #44	; 0x2c
 8014b34:	46bd      	mov	sp, r7
 8014b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014b3a:	4770      	bx	lr
 8014b3c:	20008640 	.word	0x20008640
 8014b40:	20008644 	.word	0x20008644
 8014b44:	20008648 	.word	0x20008648
 8014b48:	20000158 	.word	0x20000158
 8014b4c:	2000864c 	.word	0x2000864c

08014b50 <imuInit>:

void imuInit(void)
{
 8014b50:	b580      	push	{r7, lr}
 8014b52:	af00      	add	r7, sp, #0
	smallAngleCosZ = cos_approx(degreesToRadians(IMU_SMALL_ANGLE));//
 8014b54:	200f      	movs	r0, #15
 8014b56:	f7fa fd8d 	bl	800f674 <degreesToRadians>
 8014b5a:	eef0 7a40 	vmov.f32	s15, s0
 8014b5e:	eeb0 0a67 	vmov.f32	s0, s15
 8014b62:	f7fa fb57 	bl	800f214 <cos_approx>
 8014b66:	eef0 7a40 	vmov.f32	s15, s0
 8014b6a:	4b03      	ldr	r3, [pc, #12]	; (8014b78 <imuInit+0x28>)
 8014b6c:	edc3 7a00 	vstr	s15, [r3]
    imuComputeRotationMatrix();
 8014b70:	f7ff ff0c 	bl	801498c <imuComputeRotationMatrix>
}
 8014b74:	bf00      	nop
 8014b76:	bd80      	pop	{r7, pc}
 8014b78:	20008670 	.word	0x20008670

08014b7c <imuTransformVectorBodyToEarth>:

void imuTransformVectorBodyToEarth(Axis3f *v)
{
 8014b7c:	b480      	push	{r7}
 8014b7e:	b087      	sub	sp, #28
 8014b80:	af00      	add	r7, sp, #0
 8014b82:	6078      	str	r0, [r7, #4]
    const float x = rMat[0][0] * v->x + rMat[0][1] * v->y + rMat[0][2] * v->z;
 8014b84:	4b36      	ldr	r3, [pc, #216]	; (8014c60 <imuTransformVectorBodyToEarth+0xe4>)
 8014b86:	ed93 7a00 	vldr	s14, [r3]
 8014b8a:	687b      	ldr	r3, [r7, #4]
 8014b8c:	edd3 7a00 	vldr	s15, [r3]
 8014b90:	ee27 7a27 	vmul.f32	s14, s14, s15
 8014b94:	4b32      	ldr	r3, [pc, #200]	; (8014c60 <imuTransformVectorBodyToEarth+0xe4>)
 8014b96:	edd3 6a01 	vldr	s13, [r3, #4]
 8014b9a:	687b      	ldr	r3, [r7, #4]
 8014b9c:	edd3 7a01 	vldr	s15, [r3, #4]
 8014ba0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8014ba4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8014ba8:	4b2d      	ldr	r3, [pc, #180]	; (8014c60 <imuTransformVectorBodyToEarth+0xe4>)
 8014baa:	edd3 6a02 	vldr	s13, [r3, #8]
 8014bae:	687b      	ldr	r3, [r7, #4]
 8014bb0:	edd3 7a02 	vldr	s15, [r3, #8]
 8014bb4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8014bb8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8014bbc:	edc7 7a05 	vstr	s15, [r7, #20]
    const float y = rMat[1][0] * v->x + rMat[1][1] * v->y + rMat[1][2] * v->z;
 8014bc0:	4b27      	ldr	r3, [pc, #156]	; (8014c60 <imuTransformVectorBodyToEarth+0xe4>)
 8014bc2:	ed93 7a03 	vldr	s14, [r3, #12]
 8014bc6:	687b      	ldr	r3, [r7, #4]
 8014bc8:	edd3 7a00 	vldr	s15, [r3]
 8014bcc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8014bd0:	4b23      	ldr	r3, [pc, #140]	; (8014c60 <imuTransformVectorBodyToEarth+0xe4>)
 8014bd2:	edd3 6a04 	vldr	s13, [r3, #16]
 8014bd6:	687b      	ldr	r3, [r7, #4]
 8014bd8:	edd3 7a01 	vldr	s15, [r3, #4]
 8014bdc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8014be0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8014be4:	4b1e      	ldr	r3, [pc, #120]	; (8014c60 <imuTransformVectorBodyToEarth+0xe4>)
 8014be6:	edd3 6a05 	vldr	s13, [r3, #20]
 8014bea:	687b      	ldr	r3, [r7, #4]
 8014bec:	edd3 7a02 	vldr	s15, [r3, #8]
 8014bf0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8014bf4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8014bf8:	edc7 7a04 	vstr	s15, [r7, #16]
    const float z = rMat[2][0] * v->x + rMat[2][1] * v->y + rMat[2][2] * v->z;
 8014bfc:	4b18      	ldr	r3, [pc, #96]	; (8014c60 <imuTransformVectorBodyToEarth+0xe4>)
 8014bfe:	ed93 7a06 	vldr	s14, [r3, #24]
 8014c02:	687b      	ldr	r3, [r7, #4]
 8014c04:	edd3 7a00 	vldr	s15, [r3]
 8014c08:	ee27 7a27 	vmul.f32	s14, s14, s15
 8014c0c:	4b14      	ldr	r3, [pc, #80]	; (8014c60 <imuTransformVectorBodyToEarth+0xe4>)
 8014c0e:	edd3 6a07 	vldr	s13, [r3, #28]
 8014c12:	687b      	ldr	r3, [r7, #4]
 8014c14:	edd3 7a01 	vldr	s15, [r3, #4]
 8014c18:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8014c1c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8014c20:	4b0f      	ldr	r3, [pc, #60]	; (8014c60 <imuTransformVectorBodyToEarth+0xe4>)
 8014c22:	edd3 6a08 	vldr	s13, [r3, #32]
 8014c26:	687b      	ldr	r3, [r7, #4]
 8014c28:	edd3 7a02 	vldr	s15, [r3, #8]
 8014c2c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8014c30:	ee77 7a27 	vadd.f32	s15, s14, s15
 8014c34:	edc7 7a03 	vstr	s15, [r7, #12]

    v->x = x;
 8014c38:	687b      	ldr	r3, [r7, #4]
 8014c3a:	697a      	ldr	r2, [r7, #20]
 8014c3c:	601a      	str	r2, [r3, #0]
    v->y = -y;//
 8014c3e:	edd7 7a04 	vldr	s15, [r7, #16]
 8014c42:	eef1 7a67 	vneg.f32	s15, s15
 8014c46:	687b      	ldr	r3, [r7, #4]
 8014c48:	edc3 7a01 	vstr	s15, [r3, #4]
    v->z = z;
 8014c4c:	687b      	ldr	r3, [r7, #4]
 8014c4e:	68fa      	ldr	r2, [r7, #12]
 8014c50:	609a      	str	r2, [r3, #8]
}
 8014c52:	bf00      	nop
 8014c54:	371c      	adds	r7, #28
 8014c56:	46bd      	mov	sp, r7
 8014c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c5c:	4770      	bx	lr
 8014c5e:	bf00      	nop
 8014c60:	2000864c 	.word	0x2000864c

08014c64 <imuTransformVectorEarthToBody>:

void imuTransformVectorEarthToBody(Axis3f *v)
{
 8014c64:	b480      	push	{r7}
 8014c66:	b087      	sub	sp, #28
 8014c68:	af00      	add	r7, sp, #0
 8014c6a:	6078      	str	r0, [r7, #4]
    v->y = -v->y;
 8014c6c:	687b      	ldr	r3, [r7, #4]
 8014c6e:	edd3 7a01 	vldr	s15, [r3, #4]
 8014c72:	eef1 7a67 	vneg.f32	s15, s15
 8014c76:	687b      	ldr	r3, [r7, #4]
 8014c78:	edc3 7a01 	vstr	s15, [r3, #4]

    /* From earth frame to body frame */
    const float x = rMat[0][0] * v->x + rMat[1][0] * v->y + rMat[2][0] * v->z;
 8014c7c:	4b34      	ldr	r3, [pc, #208]	; (8014d50 <imuTransformVectorEarthToBody+0xec>)
 8014c7e:	ed93 7a00 	vldr	s14, [r3]
 8014c82:	687b      	ldr	r3, [r7, #4]
 8014c84:	edd3 7a00 	vldr	s15, [r3]
 8014c88:	ee27 7a27 	vmul.f32	s14, s14, s15
 8014c8c:	4b30      	ldr	r3, [pc, #192]	; (8014d50 <imuTransformVectorEarthToBody+0xec>)
 8014c8e:	edd3 6a03 	vldr	s13, [r3, #12]
 8014c92:	687b      	ldr	r3, [r7, #4]
 8014c94:	edd3 7a01 	vldr	s15, [r3, #4]
 8014c98:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8014c9c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8014ca0:	4b2b      	ldr	r3, [pc, #172]	; (8014d50 <imuTransformVectorEarthToBody+0xec>)
 8014ca2:	edd3 6a06 	vldr	s13, [r3, #24]
 8014ca6:	687b      	ldr	r3, [r7, #4]
 8014ca8:	edd3 7a02 	vldr	s15, [r3, #8]
 8014cac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8014cb0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8014cb4:	edc7 7a05 	vstr	s15, [r7, #20]
    const float y = rMat[0][1] * v->x + rMat[1][1] * v->y + rMat[2][1] * v->z;
 8014cb8:	4b25      	ldr	r3, [pc, #148]	; (8014d50 <imuTransformVectorEarthToBody+0xec>)
 8014cba:	ed93 7a01 	vldr	s14, [r3, #4]
 8014cbe:	687b      	ldr	r3, [r7, #4]
 8014cc0:	edd3 7a00 	vldr	s15, [r3]
 8014cc4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8014cc8:	4b21      	ldr	r3, [pc, #132]	; (8014d50 <imuTransformVectorEarthToBody+0xec>)
 8014cca:	edd3 6a04 	vldr	s13, [r3, #16]
 8014cce:	687b      	ldr	r3, [r7, #4]
 8014cd0:	edd3 7a01 	vldr	s15, [r3, #4]
 8014cd4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8014cd8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8014cdc:	4b1c      	ldr	r3, [pc, #112]	; (8014d50 <imuTransformVectorEarthToBody+0xec>)
 8014cde:	edd3 6a07 	vldr	s13, [r3, #28]
 8014ce2:	687b      	ldr	r3, [r7, #4]
 8014ce4:	edd3 7a02 	vldr	s15, [r3, #8]
 8014ce8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8014cec:	ee77 7a27 	vadd.f32	s15, s14, s15
 8014cf0:	edc7 7a04 	vstr	s15, [r7, #16]
    const float z = rMat[0][2] * v->x + rMat[1][2] * v->y + rMat[2][2] * v->z;
 8014cf4:	4b16      	ldr	r3, [pc, #88]	; (8014d50 <imuTransformVectorEarthToBody+0xec>)
 8014cf6:	ed93 7a02 	vldr	s14, [r3, #8]
 8014cfa:	687b      	ldr	r3, [r7, #4]
 8014cfc:	edd3 7a00 	vldr	s15, [r3]
 8014d00:	ee27 7a27 	vmul.f32	s14, s14, s15
 8014d04:	4b12      	ldr	r3, [pc, #72]	; (8014d50 <imuTransformVectorEarthToBody+0xec>)
 8014d06:	edd3 6a05 	vldr	s13, [r3, #20]
 8014d0a:	687b      	ldr	r3, [r7, #4]
 8014d0c:	edd3 7a01 	vldr	s15, [r3, #4]
 8014d10:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8014d14:	ee37 7a27 	vadd.f32	s14, s14, s15
 8014d18:	4b0d      	ldr	r3, [pc, #52]	; (8014d50 <imuTransformVectorEarthToBody+0xec>)
 8014d1a:	edd3 6a08 	vldr	s13, [r3, #32]
 8014d1e:	687b      	ldr	r3, [r7, #4]
 8014d20:	edd3 7a02 	vldr	s15, [r3, #8]
 8014d24:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8014d28:	ee77 7a27 	vadd.f32	s15, s14, s15
 8014d2c:	edc7 7a03 	vstr	s15, [r7, #12]

    v->x = x;
 8014d30:	687b      	ldr	r3, [r7, #4]
 8014d32:	697a      	ldr	r2, [r7, #20]
 8014d34:	601a      	str	r2, [r3, #0]
    v->y = y;
 8014d36:	687b      	ldr	r3, [r7, #4]
 8014d38:	693a      	ldr	r2, [r7, #16]
 8014d3a:	605a      	str	r2, [r3, #4]
    v->z = z;
 8014d3c:	687b      	ldr	r3, [r7, #4]
 8014d3e:	68fa      	ldr	r2, [r7, #12]
 8014d40:	609a      	str	r2, [r3, #8]
}
 8014d42:	bf00      	nop
 8014d44:	371c      	adds	r7, #28
 8014d46:	46bd      	mov	sp, r7
 8014d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d4c:	4770      	bx	lr
 8014d4e:	bf00      	nop
 8014d50:	2000864c 	.word	0x2000864c

08014d54 <invSqrt>:

static float invSqrt(float x)
{
 8014d54:	b580      	push	{r7, lr}
 8014d56:	b082      	sub	sp, #8
 8014d58:	af00      	add	r7, sp, #0
 8014d5a:	ed87 0a01 	vstr	s0, [r7, #4]
    return 1.0f / sqrtf(x);
 8014d5e:	ed97 0a01 	vldr	s0, [r7, #4]
 8014d62:	f006 fd9b 	bl	801b89c <sqrtf>
 8014d66:	eef0 7a40 	vmov.f32	s15, s0
 8014d6a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8014d6e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8014d72:	eef0 7a66 	vmov.f32	s15, s13
}
 8014d76:	eeb0 0a67 	vmov.f32	s0, s15
 8014d7a:	3708      	adds	r7, #8
 8014d7c:	46bd      	mov	sp, r7
 8014d7e:	bd80      	pop	{r7, pc}

08014d80 <imuMagFastPGainSaleFactor>:

//
static float imuMagFastPGainSaleFactor(void)
{
 8014d80:	b480      	push	{r7}
 8014d82:	af00      	add	r7, sp, #0
	//
	//100
	static u32 magFastPGainCount = 100;
	
	if (!ARMING_FLAG(ARMED) && (magFastPGainCount--))
 8014d84:	4b0c      	ldr	r3, [pc, #48]	; (8014db8 <imuMagFastPGainSaleFactor+0x38>)
 8014d86:	681b      	ldr	r3, [r3, #0]
 8014d88:	f003 0302 	and.w	r3, r3, #2
 8014d8c:	2b00      	cmp	r3, #0
 8014d8e:	d108      	bne.n	8014da2 <imuMagFastPGainSaleFactor+0x22>
 8014d90:	4b0a      	ldr	r3, [pc, #40]	; (8014dbc <imuMagFastPGainSaleFactor+0x3c>)
 8014d92:	681b      	ldr	r3, [r3, #0]
 8014d94:	1e5a      	subs	r2, r3, #1
 8014d96:	4909      	ldr	r1, [pc, #36]	; (8014dbc <imuMagFastPGainSaleFactor+0x3c>)
 8014d98:	600a      	str	r2, [r1, #0]
 8014d9a:	2b00      	cmp	r3, #0
 8014d9c:	d001      	beq.n	8014da2 <imuMagFastPGainSaleFactor+0x22>
		return 10.0f;
 8014d9e:	4b08      	ldr	r3, [pc, #32]	; (8014dc0 <imuMagFastPGainSaleFactor+0x40>)
 8014da0:	e001      	b.n	8014da6 <imuMagFastPGainSaleFactor+0x26>
	else
		return 1.0f;
 8014da2:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8014da6:	ee07 3a90 	vmov	s15, r3
}
 8014daa:	eeb0 0a67 	vmov.f32	s0, s15
 8014dae:	46bd      	mov	sp, r7
 8014db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014db4:	4770      	bx	lr
 8014db6:	bf00      	nop
 8014db8:	20008630 	.word	0x20008630
 8014dbc:	2000015c 	.word	0x2000015c
 8014dc0:	41200000 	.word	0x41200000

08014dc4 <imuMahonyAHRSupdate>:

static void imuMahonyAHRSupdate(float gx, float gy, float gz,
                                float ax, float ay, float az,
                                float mx, float my, float mz,
								bool useMag,float dt)
{
 8014dc4:	b580      	push	{r7, lr}
 8014dc6:	b09c      	sub	sp, #112	; 0x70
 8014dc8:	af00      	add	r7, sp, #0
 8014dca:	ed87 0a0b 	vstr	s0, [r7, #44]	; 0x2c
 8014dce:	edc7 0a0a 	vstr	s1, [r7, #40]	; 0x28
 8014dd2:	ed87 1a09 	vstr	s2, [r7, #36]	; 0x24
 8014dd6:	edc7 1a08 	vstr	s3, [r7, #32]
 8014dda:	ed87 2a07 	vstr	s4, [r7, #28]
 8014dde:	edc7 2a06 	vstr	s5, [r7, #24]
 8014de2:	ed87 3a05 	vstr	s6, [r7, #20]
 8014de6:	edc7 3a04 	vstr	s7, [r7, #16]
 8014dea:	ed87 4a03 	vstr	s8, [r7, #12]
 8014dee:	4603      	mov	r3, r0
 8014df0:	edc7 4a01 	vstr	s9, [r7, #4]
 8014df4:	72fb      	strb	r3, [r7, #11]
	static float integralAccX = 0.0f,  integralAccY = 0.0f, integralAccZ = 0.0f;    //
	static float integralMagX = 0.0f,  integralMagY = 0.0f, integralMagZ = 0.0f;    //
	float ex, ey, ez;

    //(rad/s)
    const float spin_rate_sq = sq(gx) + sq(gy) + sq(gz);
 8014df6:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8014dfa:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8014dfe:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8014e02:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8014e06:	ee37 7a27 	vadd.f32	s14, s14, s15
 8014e0a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8014e0e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8014e12:	ee77 7a27 	vadd.f32	s15, s14, s15
 8014e16:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60

    //Step 1: Yaw correction
    if (useMag) 
 8014e1a:	7afb      	ldrb	r3, [r7, #11]
 8014e1c:	2b00      	cmp	r3, #0
 8014e1e:	f000 80dc 	beq.w	8014fda <imuMahonyAHRSupdate+0x216>
	{
		const float magMagnitudeSq = mx * mx + my * my + mz * mz;
 8014e22:	edd7 7a05 	vldr	s15, [r7, #20]
 8014e26:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8014e2a:	edd7 7a04 	vldr	s15, [r7, #16]
 8014e2e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8014e32:	ee37 7a27 	vadd.f32	s14, s14, s15
 8014e36:	edd7 7a03 	vldr	s15, [r7, #12]
 8014e3a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8014e3e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8014e42:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
		float kpMag = DCM_KP_MAG * imuMagFastPGainSaleFactor();
 8014e46:	f7ff ff9b 	bl	8014d80 <imuMagFastPGainSaleFactor>
 8014e4a:	ed87 0a16 	vstr	s0, [r7, #88]	; 0x58
		
		if (magMagnitudeSq > 0.01f) 
 8014e4e:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8014e52:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8014f78 <imuMahonyAHRSupdate+0x1b4>
 8014e56:	eef4 7ac7 	vcmpe.f32	s15, s14
 8014e5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014e5e:	f340 808f 	ble.w	8014f80 <imuMahonyAHRSupdate+0x1bc>
		{
			//
			const float magRecipNorm = invSqrt(magMagnitudeSq);
 8014e62:	ed97 0a17 	vldr	s0, [r7, #92]	; 0x5c
 8014e66:	f7ff ff75 	bl	8014d54 <invSqrt>
 8014e6a:	ed87 0a15 	vstr	s0, [r7, #84]	; 0x54
			mx *= magRecipNorm;
 8014e6e:	ed97 7a05 	vldr	s14, [r7, #20]
 8014e72:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8014e76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8014e7a:	edc7 7a05 	vstr	s15, [r7, #20]
			my *= magRecipNorm;
 8014e7e:	ed97 7a04 	vldr	s14, [r7, #16]
 8014e82:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8014e86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8014e8a:	edc7 7a04 	vstr	s15, [r7, #16]
			mz *= magRecipNorm;
 8014e8e:	ed97 7a03 	vldr	s14, [r7, #12]
 8014e92:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8014e96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8014e9a:	edc7 7a03 	vstr	s15, [r7, #12]
		
			//X\Y
			const float hx = rMat[0][0] * mx + rMat[0][1] * my + rMat[0][2] * mz;
 8014e9e:	4b37      	ldr	r3, [pc, #220]	; (8014f7c <imuMahonyAHRSupdate+0x1b8>)
 8014ea0:	ed93 7a00 	vldr	s14, [r3]
 8014ea4:	edd7 7a05 	vldr	s15, [r7, #20]
 8014ea8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8014eac:	4b33      	ldr	r3, [pc, #204]	; (8014f7c <imuMahonyAHRSupdate+0x1b8>)
 8014eae:	edd3 6a01 	vldr	s13, [r3, #4]
 8014eb2:	edd7 7a04 	vldr	s15, [r7, #16]
 8014eb6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8014eba:	ee37 7a27 	vadd.f32	s14, s14, s15
 8014ebe:	4b2f      	ldr	r3, [pc, #188]	; (8014f7c <imuMahonyAHRSupdate+0x1b8>)
 8014ec0:	edd3 6a02 	vldr	s13, [r3, #8]
 8014ec4:	edd7 7a03 	vldr	s15, [r7, #12]
 8014ec8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8014ecc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8014ed0:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
			const float hy = rMat[1][0] * mx + rMat[1][1] * my + rMat[1][2] * mz;
 8014ed4:	4b29      	ldr	r3, [pc, #164]	; (8014f7c <imuMahonyAHRSupdate+0x1b8>)
 8014ed6:	ed93 7a03 	vldr	s14, [r3, #12]
 8014eda:	edd7 7a05 	vldr	s15, [r7, #20]
 8014ede:	ee27 7a27 	vmul.f32	s14, s14, s15
 8014ee2:	4b26      	ldr	r3, [pc, #152]	; (8014f7c <imuMahonyAHRSupdate+0x1b8>)
 8014ee4:	edd3 6a04 	vldr	s13, [r3, #16]
 8014ee8:	edd7 7a04 	vldr	s15, [r7, #16]
 8014eec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8014ef0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8014ef4:	4b21      	ldr	r3, [pc, #132]	; (8014f7c <imuMahonyAHRSupdate+0x1b8>)
 8014ef6:	edd3 6a05 	vldr	s13, [r3, #20]
 8014efa:	edd7 7a03 	vldr	s15, [r7, #12]
 8014efe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8014f02:	ee77 7a27 	vadd.f32	s15, s14, s15
 8014f06:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
			const float bx = sqrtf(hx * hx + hy * hy);
 8014f0a:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8014f0e:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8014f12:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8014f16:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8014f1a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8014f1e:	eeb0 0a67 	vmov.f32	s0, s15
 8014f22:	f006 fcbb 	bl	801b89c <sqrtf>
 8014f26:	ed87 0a12 	vstr	s0, [r7, #72]	; 0x48

			//
			const float ez_ef = -(hy * bx);
 8014f2a:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8014f2e:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8014f32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8014f36:	eef1 7a67 	vneg.f32	s15, s15
 8014f3a:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44

			//
			ex = rMat[2][0] * ez_ef;
 8014f3e:	4b0f      	ldr	r3, [pc, #60]	; (8014f7c <imuMahonyAHRSupdate+0x1b8>)
 8014f40:	edd3 7a06 	vldr	s15, [r3, #24]
 8014f44:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8014f48:	ee67 7a27 	vmul.f32	s15, s14, s15
 8014f4c:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c
			ey = rMat[2][1] * ez_ef;
 8014f50:	4b0a      	ldr	r3, [pc, #40]	; (8014f7c <imuMahonyAHRSupdate+0x1b8>)
 8014f52:	edd3 7a07 	vldr	s15, [r3, #28]
 8014f56:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8014f5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8014f5e:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68
			ez = rMat[2][2] * ez_ef;
 8014f62:	4b06      	ldr	r3, [pc, #24]	; (8014f7c <imuMahonyAHRSupdate+0x1b8>)
 8014f64:	edd3 7a08 	vldr	s15, [r3, #32]
 8014f68:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8014f6c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8014f70:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
 8014f74:	e00d      	b.n	8014f92 <imuMahonyAHRSupdate+0x1ce>
 8014f76:	bf00      	nop
 8014f78:	3c23d70a 	.word	0x3c23d70a
 8014f7c:	2000864c 	.word	0x2000864c
		}
		else 
		{
			ex = 0;
 8014f80:	f04f 0300 	mov.w	r3, #0
 8014f84:	66fb      	str	r3, [r7, #108]	; 0x6c
			ey = 0;
 8014f86:	f04f 0300 	mov.w	r3, #0
 8014f8a:	66bb      	str	r3, [r7, #104]	; 0x68
			ez = 0;
 8014f8c:	f04f 0300 	mov.w	r3, #0
 8014f90:	667b      	str	r3, [r7, #100]	; 0x64
				gz += integralMagZ;
			}
		}
		
		//
		gx += kpMag * ex;
 8014f92:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8014f96:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8014f9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8014f9e:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8014fa2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8014fa6:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
		gy += kpMag * ey;
 8014faa:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8014fae:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8014fb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8014fb6:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8014fba:	ee77 7a27 	vadd.f32	s15, s14, s15
 8014fbe:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
		gz += kpMag * ez;
 8014fc2:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8014fc6:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8014fca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8014fce:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8014fd2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8014fd6:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	}

	
    //Step 2: Roll and pitch correction
	if(!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f)))
 8014fda:	edd7 7a08 	vldr	s15, [r7, #32]
 8014fde:	eef5 7a40 	vcmp.f32	s15, #0.0
 8014fe2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014fe6:	d10e      	bne.n	8015006 <imuMahonyAHRSupdate+0x242>
 8014fe8:	edd7 7a07 	vldr	s15, [r7, #28]
 8014fec:	eef5 7a40 	vcmp.f32	s15, #0.0
 8014ff0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014ff4:	d107      	bne.n	8015006 <imuMahonyAHRSupdate+0x242>
 8014ff6:	edd7 7a06 	vldr	s15, [r7, #24]
 8014ffa:	eef5 7a40 	vcmp.f32	s15, #0.0
 8014ffe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015002:	f000 80e2 	beq.w	80151ca <imuMahonyAHRSupdate+0x406>
	{
		//
		const float accRecipNorm = invSqrt(ax * ax + ay * ay + az * az);
 8015006:	edd7 7a08 	vldr	s15, [r7, #32]
 801500a:	ee27 7aa7 	vmul.f32	s14, s15, s15
 801500e:	edd7 7a07 	vldr	s15, [r7, #28]
 8015012:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8015016:	ee37 7a27 	vadd.f32	s14, s14, s15
 801501a:	edd7 7a06 	vldr	s15, [r7, #24]
 801501e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8015022:	ee77 7a27 	vadd.f32	s15, s14, s15
 8015026:	eeb0 0a67 	vmov.f32	s0, s15
 801502a:	f7ff fe93 	bl	8014d54 <invSqrt>
 801502e:	ed87 0a10 	vstr	s0, [r7, #64]	; 0x40
		ax *= accRecipNorm;
 8015032:	ed97 7a08 	vldr	s14, [r7, #32]
 8015036:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 801503a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801503e:	edc7 7a08 	vstr	s15, [r7, #32]
		ay *= accRecipNorm;
 8015042:	ed97 7a07 	vldr	s14, [r7, #28]
 8015046:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 801504a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801504e:	edc7 7a07 	vstr	s15, [r7, #28]
		az *= accRecipNorm;
 8015052:	ed97 7a06 	vldr	s14, [r7, #24]
 8015056:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 801505a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801505e:	edc7 7a06 	vstr	s15, [r7, #24]

		//
		ex = (ay * rMat[2][2] - az * rMat[2][1]);
 8015062:	4bdc      	ldr	r3, [pc, #880]	; (80153d4 <imuMahonyAHRSupdate+0x610>)
 8015064:	ed93 7a08 	vldr	s14, [r3, #32]
 8015068:	edd7 7a07 	vldr	s15, [r7, #28]
 801506c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8015070:	4bd8      	ldr	r3, [pc, #864]	; (80153d4 <imuMahonyAHRSupdate+0x610>)
 8015072:	edd3 6a07 	vldr	s13, [r3, #28]
 8015076:	edd7 7a06 	vldr	s15, [r7, #24]
 801507a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 801507e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8015082:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c
		ey = (az * rMat[2][0] - ax * rMat[2][2]);
 8015086:	4bd3      	ldr	r3, [pc, #844]	; (80153d4 <imuMahonyAHRSupdate+0x610>)
 8015088:	ed93 7a06 	vldr	s14, [r3, #24]
 801508c:	edd7 7a06 	vldr	s15, [r7, #24]
 8015090:	ee27 7a27 	vmul.f32	s14, s14, s15
 8015094:	4bcf      	ldr	r3, [pc, #828]	; (80153d4 <imuMahonyAHRSupdate+0x610>)
 8015096:	edd3 6a08 	vldr	s13, [r3, #32]
 801509a:	edd7 7a08 	vldr	s15, [r7, #32]
 801509e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80150a2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80150a6:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68
		ez = (ax * rMat[2][1] - ay * rMat[2][0]);
 80150aa:	4bca      	ldr	r3, [pc, #808]	; (80153d4 <imuMahonyAHRSupdate+0x610>)
 80150ac:	ed93 7a07 	vldr	s14, [r3, #28]
 80150b0:	edd7 7a08 	vldr	s15, [r7, #32]
 80150b4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80150b8:	4bc6      	ldr	r3, [pc, #792]	; (80153d4 <imuMahonyAHRSupdate+0x610>)
 80150ba:	edd3 6a06 	vldr	s13, [r3, #24]
 80150be:	edd7 7a07 	vldr	s15, [r7, #28]
 80150c2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80150c6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80150ca:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64

		//
		if (DCM_KI_ACC > 0.0f) 
		{
			//
			if (spin_rate_sq < sq(DEGREES_TO_RADIANS(SPIN_RATE_LIMIT)))
 80150ce:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 80150d2:	ed9f 7ac1 	vldr	s14, [pc, #772]	; 80153d8 <imuMahonyAHRSupdate+0x614>
 80150d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80150da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80150de:	d550      	bpl.n	8015182 <imuMahonyAHRSupdate+0x3be>
			{
				integralAccX += DCM_KI_ACC * ex * dt;
 80150e0:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 80150e4:	ed9f 7abd 	vldr	s14, [pc, #756]	; 80153dc <imuMahonyAHRSupdate+0x618>
 80150e8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80150ec:	edd7 7a01 	vldr	s15, [r7, #4]
 80150f0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80150f4:	4bba      	ldr	r3, [pc, #744]	; (80153e0 <imuMahonyAHRSupdate+0x61c>)
 80150f6:	edd3 7a00 	vldr	s15, [r3]
 80150fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80150fe:	4bb8      	ldr	r3, [pc, #736]	; (80153e0 <imuMahonyAHRSupdate+0x61c>)
 8015100:	edc3 7a00 	vstr	s15, [r3]
				integralAccY += DCM_KI_ACC * ey * dt;
 8015104:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8015108:	ed9f 7ab4 	vldr	s14, [pc, #720]	; 80153dc <imuMahonyAHRSupdate+0x618>
 801510c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8015110:	edd7 7a01 	vldr	s15, [r7, #4]
 8015114:	ee27 7a27 	vmul.f32	s14, s14, s15
 8015118:	4bb2      	ldr	r3, [pc, #712]	; (80153e4 <imuMahonyAHRSupdate+0x620>)
 801511a:	edd3 7a00 	vldr	s15, [r3]
 801511e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8015122:	4bb0      	ldr	r3, [pc, #704]	; (80153e4 <imuMahonyAHRSupdate+0x620>)
 8015124:	edc3 7a00 	vstr	s15, [r3]
				integralAccZ += DCM_KI_ACC * ez * dt;
 8015128:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 801512c:	ed9f 7aab 	vldr	s14, [pc, #684]	; 80153dc <imuMahonyAHRSupdate+0x618>
 8015130:	ee27 7a87 	vmul.f32	s14, s15, s14
 8015134:	edd7 7a01 	vldr	s15, [r7, #4]
 8015138:	ee27 7a27 	vmul.f32	s14, s14, s15
 801513c:	4baa      	ldr	r3, [pc, #680]	; (80153e8 <imuMahonyAHRSupdate+0x624>)
 801513e:	edd3 7a00 	vldr	s15, [r3]
 8015142:	ee77 7a27 	vadd.f32	s15, s14, s15
 8015146:	4ba8      	ldr	r3, [pc, #672]	; (80153e8 <imuMahonyAHRSupdate+0x624>)
 8015148:	edc3 7a00 	vstr	s15, [r3]

				gx += integralAccX;
 801514c:	4ba4      	ldr	r3, [pc, #656]	; (80153e0 <imuMahonyAHRSupdate+0x61c>)
 801514e:	edd3 7a00 	vldr	s15, [r3]
 8015152:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8015156:	ee77 7a27 	vadd.f32	s15, s14, s15
 801515a:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
				gy += integralAccY;
 801515e:	4ba1      	ldr	r3, [pc, #644]	; (80153e4 <imuMahonyAHRSupdate+0x620>)
 8015160:	edd3 7a00 	vldr	s15, [r3]
 8015164:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8015168:	ee77 7a27 	vadd.f32	s15, s14, s15
 801516c:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
				gz += integralAccZ;
 8015170:	4b9d      	ldr	r3, [pc, #628]	; (80153e8 <imuMahonyAHRSupdate+0x624>)
 8015172:	edd3 7a00 	vldr	s15, [r3]
 8015176:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 801517a:	ee77 7a27 	vadd.f32	s15, s14, s15
 801517e:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
			}
		}

		//
		gx += DCM_KP_ACC * ex;
 8015182:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8015186:	ed9f 7a99 	vldr	s14, [pc, #612]	; 80153ec <imuMahonyAHRSupdate+0x628>
 801518a:	ee67 7a87 	vmul.f32	s15, s15, s14
 801518e:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8015192:	ee77 7a27 	vadd.f32	s15, s14, s15
 8015196:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
		gy += DCM_KP_ACC * ey;
 801519a:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 801519e:	ed9f 7a93 	vldr	s14, [pc, #588]	; 80153ec <imuMahonyAHRSupdate+0x628>
 80151a2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80151a6:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 80151aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80151ae:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
		gz += DCM_KP_ACC * ez;
 80151b2:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 80151b6:	ed9f 7a8d 	vldr	s14, [pc, #564]	; 80153ec <imuMahonyAHRSupdate+0x628>
 80151ba:	ee67 7a87 	vmul.f32	s15, s15, s14
 80151be:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80151c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80151c6:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	}
	
	//
    gx *= (0.5f * dt);
 80151ca:	edd7 7a01 	vldr	s15, [r7, #4]
 80151ce:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80151d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80151d6:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 80151da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80151de:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    gy *= (0.5f * dt);
 80151e2:	edd7 7a01 	vldr	s15, [r7, #4]
 80151e6:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80151ea:	ee67 7a87 	vmul.f32	s15, s15, s14
 80151ee:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 80151f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80151f6:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    gz *= (0.5f * dt);
 80151fa:	edd7 7a01 	vldr	s15, [r7, #4]
 80151fe:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8015202:	ee67 7a87 	vmul.f32	s15, s15, s14
 8015206:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 801520a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801520e:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

    const float qa = q0;
 8015212:	4b77      	ldr	r3, [pc, #476]	; (80153f0 <imuMahonyAHRSupdate+0x62c>)
 8015214:	681b      	ldr	r3, [r3, #0]
 8015216:	63fb      	str	r3, [r7, #60]	; 0x3c
    const float qb = q1;
 8015218:	4b76      	ldr	r3, [pc, #472]	; (80153f4 <imuMahonyAHRSupdate+0x630>)
 801521a:	681b      	ldr	r3, [r3, #0]
 801521c:	63bb      	str	r3, [r7, #56]	; 0x38
    const float qc = q2;
 801521e:	4b76      	ldr	r3, [pc, #472]	; (80153f8 <imuMahonyAHRSupdate+0x634>)
 8015220:	681b      	ldr	r3, [r3, #0]
 8015222:	637b      	str	r3, [r7, #52]	; 0x34
    q0 += (-qb * gx - qc * gy - q3 * gz);
 8015224:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8015228:	eeb1 7a67 	vneg.f32	s14, s15
 801522c:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8015230:	ee27 7a27 	vmul.f32	s14, s14, s15
 8015234:	edd7 6a0d 	vldr	s13, [r7, #52]	; 0x34
 8015238:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 801523c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8015240:	ee37 7a67 	vsub.f32	s14, s14, s15
 8015244:	4b6d      	ldr	r3, [pc, #436]	; (80153fc <imuMahonyAHRSupdate+0x638>)
 8015246:	edd3 6a00 	vldr	s13, [r3]
 801524a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 801524e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8015252:	ee37 7a67 	vsub.f32	s14, s14, s15
 8015256:	4b66      	ldr	r3, [pc, #408]	; (80153f0 <imuMahonyAHRSupdate+0x62c>)
 8015258:	edd3 7a00 	vldr	s15, [r3]
 801525c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8015260:	4b63      	ldr	r3, [pc, #396]	; (80153f0 <imuMahonyAHRSupdate+0x62c>)
 8015262:	edc3 7a00 	vstr	s15, [r3]
    q1 += (qa * gx + qc * gz - q3 * gy);
 8015266:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 801526a:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 801526e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8015272:	edd7 6a0d 	vldr	s13, [r7, #52]	; 0x34
 8015276:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 801527a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 801527e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8015282:	4b5e      	ldr	r3, [pc, #376]	; (80153fc <imuMahonyAHRSupdate+0x638>)
 8015284:	edd3 6a00 	vldr	s13, [r3]
 8015288:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 801528c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8015290:	ee37 7a67 	vsub.f32	s14, s14, s15
 8015294:	4b57      	ldr	r3, [pc, #348]	; (80153f4 <imuMahonyAHRSupdate+0x630>)
 8015296:	edd3 7a00 	vldr	s15, [r3]
 801529a:	ee77 7a27 	vadd.f32	s15, s14, s15
 801529e:	4b55      	ldr	r3, [pc, #340]	; (80153f4 <imuMahonyAHRSupdate+0x630>)
 80152a0:	edc3 7a00 	vstr	s15, [r3]
    q2 += (qa * gy - qb * gz + q3 * gx);
 80152a4:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 80152a8:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80152ac:	ee27 7a27 	vmul.f32	s14, s14, s15
 80152b0:	edd7 6a0e 	vldr	s13, [r7, #56]	; 0x38
 80152b4:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80152b8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80152bc:	ee37 7a67 	vsub.f32	s14, s14, s15
 80152c0:	4b4e      	ldr	r3, [pc, #312]	; (80153fc <imuMahonyAHRSupdate+0x638>)
 80152c2:	edd3 6a00 	vldr	s13, [r3]
 80152c6:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80152ca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80152ce:	ee37 7a27 	vadd.f32	s14, s14, s15
 80152d2:	4b49      	ldr	r3, [pc, #292]	; (80153f8 <imuMahonyAHRSupdate+0x634>)
 80152d4:	edd3 7a00 	vldr	s15, [r3]
 80152d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80152dc:	4b46      	ldr	r3, [pc, #280]	; (80153f8 <imuMahonyAHRSupdate+0x634>)
 80152de:	edc3 7a00 	vstr	s15, [r3]
    q3 += (qa * gz + qb * gy - qc * gx);
 80152e2:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 80152e6:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80152ea:	ee27 7a27 	vmul.f32	s14, s14, s15
 80152ee:	edd7 6a0e 	vldr	s13, [r7, #56]	; 0x38
 80152f2:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80152f6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80152fa:	ee37 7a27 	vadd.f32	s14, s14, s15
 80152fe:	edd7 6a0d 	vldr	s13, [r7, #52]	; 0x34
 8015302:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8015306:	ee66 7aa7 	vmul.f32	s15, s13, s15
 801530a:	ee37 7a67 	vsub.f32	s14, s14, s15
 801530e:	4b3b      	ldr	r3, [pc, #236]	; (80153fc <imuMahonyAHRSupdate+0x638>)
 8015310:	edd3 7a00 	vldr	s15, [r3]
 8015314:	ee77 7a27 	vadd.f32	s15, s14, s15
 8015318:	4b38      	ldr	r3, [pc, #224]	; (80153fc <imuMahonyAHRSupdate+0x638>)
 801531a:	edc3 7a00 	vstr	s15, [r3]

	//
    const float quatRecipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 801531e:	4b34      	ldr	r3, [pc, #208]	; (80153f0 <imuMahonyAHRSupdate+0x62c>)
 8015320:	ed93 7a00 	vldr	s14, [r3]
 8015324:	4b32      	ldr	r3, [pc, #200]	; (80153f0 <imuMahonyAHRSupdate+0x62c>)
 8015326:	edd3 7a00 	vldr	s15, [r3]
 801532a:	ee27 7a27 	vmul.f32	s14, s14, s15
 801532e:	4b31      	ldr	r3, [pc, #196]	; (80153f4 <imuMahonyAHRSupdate+0x630>)
 8015330:	edd3 6a00 	vldr	s13, [r3]
 8015334:	4b2f      	ldr	r3, [pc, #188]	; (80153f4 <imuMahonyAHRSupdate+0x630>)
 8015336:	edd3 7a00 	vldr	s15, [r3]
 801533a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 801533e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8015342:	4b2d      	ldr	r3, [pc, #180]	; (80153f8 <imuMahonyAHRSupdate+0x634>)
 8015344:	edd3 6a00 	vldr	s13, [r3]
 8015348:	4b2b      	ldr	r3, [pc, #172]	; (80153f8 <imuMahonyAHRSupdate+0x634>)
 801534a:	edd3 7a00 	vldr	s15, [r3]
 801534e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8015352:	ee37 7a27 	vadd.f32	s14, s14, s15
 8015356:	4b29      	ldr	r3, [pc, #164]	; (80153fc <imuMahonyAHRSupdate+0x638>)
 8015358:	edd3 6a00 	vldr	s13, [r3]
 801535c:	4b27      	ldr	r3, [pc, #156]	; (80153fc <imuMahonyAHRSupdate+0x638>)
 801535e:	edd3 7a00 	vldr	s15, [r3]
 8015362:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8015366:	ee77 7a27 	vadd.f32	s15, s14, s15
 801536a:	eeb0 0a67 	vmov.f32	s0, s15
 801536e:	f7ff fcf1 	bl	8014d54 <invSqrt>
 8015372:	ed87 0a0c 	vstr	s0, [r7, #48]	; 0x30
    q0 *= quatRecipNorm;
 8015376:	4b1e      	ldr	r3, [pc, #120]	; (80153f0 <imuMahonyAHRSupdate+0x62c>)
 8015378:	ed93 7a00 	vldr	s14, [r3]
 801537c:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8015380:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015384:	4b1a      	ldr	r3, [pc, #104]	; (80153f0 <imuMahonyAHRSupdate+0x62c>)
 8015386:	edc3 7a00 	vstr	s15, [r3]
    q1 *= quatRecipNorm;
 801538a:	4b1a      	ldr	r3, [pc, #104]	; (80153f4 <imuMahonyAHRSupdate+0x630>)
 801538c:	ed93 7a00 	vldr	s14, [r3]
 8015390:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8015394:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015398:	4b16      	ldr	r3, [pc, #88]	; (80153f4 <imuMahonyAHRSupdate+0x630>)
 801539a:	edc3 7a00 	vstr	s15, [r3]
    q2 *= quatRecipNorm;
 801539e:	4b16      	ldr	r3, [pc, #88]	; (80153f8 <imuMahonyAHRSupdate+0x634>)
 80153a0:	ed93 7a00 	vldr	s14, [r3]
 80153a4:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80153a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80153ac:	4b12      	ldr	r3, [pc, #72]	; (80153f8 <imuMahonyAHRSupdate+0x634>)
 80153ae:	edc3 7a00 	vstr	s15, [r3]
    q3 *= quatRecipNorm;
 80153b2:	4b12      	ldr	r3, [pc, #72]	; (80153fc <imuMahonyAHRSupdate+0x638>)
 80153b4:	ed93 7a00 	vldr	s14, [r3]
 80153b8:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80153bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80153c0:	4b0e      	ldr	r3, [pc, #56]	; (80153fc <imuMahonyAHRSupdate+0x638>)
 80153c2:	edc3 7a00 	vstr	s15, [r3]

    //
    imuComputeRotationMatrix();
 80153c6:	f7ff fae1 	bl	801498c <imuComputeRotationMatrix>
}
 80153ca:	bf00      	nop
 80153cc:	3770      	adds	r7, #112	; 0x70
 80153ce:	46bd      	mov	sp, r7
 80153d0:	bd80      	pop	{r7, pc}
 80153d2:	bf00      	nop
 80153d4:	2000864c 	.word	0x2000864c
 80153d8:	3df98ae6 	.word	0x3df98ae6
 80153dc:	3ba3d70a 	.word	0x3ba3d70a
 80153e0:	20008674 	.word	0x20008674
 80153e4:	20008678 	.word	0x20008678
 80153e8:	2000867c 	.word	0x2000867c
 80153ec:	3f19999a 	.word	0x3f19999a
 80153f0:	20000158 	.word	0x20000158
 80153f4:	20008640 	.word	0x20008640
 80153f8:	20008644 	.word	0x20008644
 80153fc:	20008648 	.word	0x20008648

08015400 <imuUpdateEulerAngles>:

float imuAttitudeYaw;//-180~180-180~180

//
static void imuUpdateEulerAngles(attitude_t *attitude)
{
 8015400:	b580      	push	{r7, lr}
 8015402:	b082      	sub	sp, #8
 8015404:	af00      	add	r7, sp, #0
 8015406:	6078      	str	r0, [r7, #4]
	attitude->roll = RADIANS_TO_DEGREES(atan2_approx(rMat[2][1], rMat[2][2]));
 8015408:	4b38      	ldr	r3, [pc, #224]	; (80154ec <imuUpdateEulerAngles+0xec>)
 801540a:	edd3 7a07 	vldr	s15, [r3, #28]
 801540e:	4b37      	ldr	r3, [pc, #220]	; (80154ec <imuUpdateEulerAngles+0xec>)
 8015410:	ed93 7a08 	vldr	s14, [r3, #32]
 8015414:	eef0 0a47 	vmov.f32	s1, s14
 8015418:	eeb0 0a67 	vmov.f32	s0, s15
 801541c:	f7f9 ff12 	bl	800f244 <atan2_approx>
 8015420:	eeb0 7a40 	vmov.f32	s14, s0
 8015424:	eddf 6a32 	vldr	s13, [pc, #200]	; 80154f0 <imuUpdateEulerAngles+0xf0>
 8015428:	eec7 7a26 	vdiv.f32	s15, s14, s13
 801542c:	687b      	ldr	r3, [r7, #4]
 801542e:	edc3 7a01 	vstr	s15, [r3, #4]
	attitude->pitch = RADIANS_TO_DEGREES((0.5f * M_PIf) - acos_approx(-rMat[2][0]));//arcsin = 0.5PI - arccos
 8015432:	4b2e      	ldr	r3, [pc, #184]	; (80154ec <imuUpdateEulerAngles+0xec>)
 8015434:	edd3 7a06 	vldr	s15, [r3, #24]
 8015438:	eef1 7a67 	vneg.f32	s15, s15
 801543c:	eeb0 0a67 	vmov.f32	s0, s15
 8015440:	f7f9 ffc2 	bl	800f3c8 <acos_approx>
 8015444:	eef0 7a40 	vmov.f32	s15, s0
 8015448:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 80154f4 <imuUpdateEulerAngles+0xf4>
 801544c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8015450:	eddf 6a27 	vldr	s13, [pc, #156]	; 80154f0 <imuUpdateEulerAngles+0xf0>
 8015454:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8015458:	687b      	ldr	r3, [r7, #4]
 801545a:	edc3 7a02 	vstr	s15, [r3, #8]
	attitude->yaw = RADIANS_TO_DEGREES(atan2_approx(rMat[1][0], rMat[0][0]));
 801545e:	4b23      	ldr	r3, [pc, #140]	; (80154ec <imuUpdateEulerAngles+0xec>)
 8015460:	edd3 7a03 	vldr	s15, [r3, #12]
 8015464:	4b21      	ldr	r3, [pc, #132]	; (80154ec <imuUpdateEulerAngles+0xec>)
 8015466:	ed93 7a00 	vldr	s14, [r3]
 801546a:	eef0 0a47 	vmov.f32	s1, s14
 801546e:	eeb0 0a67 	vmov.f32	s0, s15
 8015472:	f7f9 fee7 	bl	800f244 <atan2_approx>
 8015476:	eeb0 7a40 	vmov.f32	s14, s0
 801547a:	eddf 6a1d 	vldr	s13, [pc, #116]	; 80154f0 <imuUpdateEulerAngles+0xf0>
 801547e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8015482:	687b      	ldr	r3, [r7, #4]
 8015484:	edc3 7a03 	vstr	s15, [r3, #12]

	imuAttitudeYaw = attitude->yaw;
 8015488:	687b      	ldr	r3, [r7, #4]
 801548a:	68db      	ldr	r3, [r3, #12]
 801548c:	4a1a      	ldr	r2, [pc, #104]	; (80154f8 <imuUpdateEulerAngles+0xf8>)
 801548e:	6013      	str	r3, [r2, #0]

	if (attitude->yaw < 0.0f)//0~360
 8015490:	687b      	ldr	r3, [r7, #4]
 8015492:	edd3 7a03 	vldr	s15, [r3, #12]
 8015496:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 801549a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801549e:	d509      	bpl.n	80154b4 <imuUpdateEulerAngles+0xb4>
		attitude->yaw += 360.0f;
 80154a0:	687b      	ldr	r3, [r7, #4]
 80154a2:	edd3 7a03 	vldr	s15, [r3, #12]
 80154a6:	ed9f 7a15 	vldr	s14, [pc, #84]	; 80154fc <imuUpdateEulerAngles+0xfc>
 80154aa:	ee77 7a87 	vadd.f32	s15, s15, s14
 80154ae:	687b      	ldr	r3, [r7, #4]
 80154b0:	edc3 7a03 	vstr	s15, [r3, #12]

	//
	if (rMat[2][2] > smallAngleCosZ) 
 80154b4:	4b0d      	ldr	r3, [pc, #52]	; (80154ec <imuUpdateEulerAngles+0xec>)
 80154b6:	ed93 7a08 	vldr	s14, [r3, #32]
 80154ba:	4b11      	ldr	r3, [pc, #68]	; (8015500 <imuUpdateEulerAngles+0x100>)
 80154bc:	edd3 7a00 	vldr	s15, [r3]
 80154c0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80154c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80154c8:	dd06      	ble.n	80154d8 <imuUpdateEulerAngles+0xd8>
		ENABLE_STATE(SMALL_ANGLE);
 80154ca:	4b0e      	ldr	r3, [pc, #56]	; (8015504 <imuUpdateEulerAngles+0x104>)
 80154cc:	681b      	ldr	r3, [r3, #0]
 80154ce:	f043 0310 	orr.w	r3, r3, #16
 80154d2:	4a0c      	ldr	r2, [pc, #48]	; (8015504 <imuUpdateEulerAngles+0x104>)
 80154d4:	6013      	str	r3, [r2, #0]
	else 
		DISABLE_STATE(SMALL_ANGLE);
}
 80154d6:	e005      	b.n	80154e4 <imuUpdateEulerAngles+0xe4>
		DISABLE_STATE(SMALL_ANGLE);
 80154d8:	4b0a      	ldr	r3, [pc, #40]	; (8015504 <imuUpdateEulerAngles+0x104>)
 80154da:	681b      	ldr	r3, [r3, #0]
 80154dc:	f023 0310 	bic.w	r3, r3, #16
 80154e0:	4a08      	ldr	r2, [pc, #32]	; (8015504 <imuUpdateEulerAngles+0x104>)
 80154e2:	6013      	str	r3, [r2, #0]
}
 80154e4:	bf00      	nop
 80154e6:	3708      	adds	r7, #8
 80154e8:	46bd      	mov	sp, r7
 80154ea:	bd80      	pop	{r7, pc}
 80154ec:	2000864c 	.word	0x2000864c
 80154f0:	3c8efa35 	.word	0x3c8efa35
 80154f4:	3fc90fdb 	.word	0x3fc90fdb
 80154f8:	200092a8 	.word	0x200092a8
 80154fc:	43b40000 	.word	0x43b40000
 8015500:	20008670 	.word	0x20008670
 8015504:	20008634 	.word	0x20008634

08015508 <imuUpdateAttitude>:

void imuUpdateAttitude(const sensorData_t *sensorData, state_t *state, float dt)
{
 8015508:	b580      	push	{r7, lr}
 801550a:	b08e      	sub	sp, #56	; 0x38
 801550c:	af00      	add	r7, sp, #0
 801550e:	60f8      	str	r0, [r7, #12]
 8015510:	60b9      	str	r1, [r7, #8]
 8015512:	ed87 0a01 	vstr	s0, [r7, #4]
	bool useMag = compassIsHealthy();
 8015516:	f002 f95b 	bl	80177d0 <compassIsHealthy>
 801551a:	4603      	mov	r3, r0
 801551c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	
	Axis3f gyro = sensorData->gyro;
 8015520:	68fa      	ldr	r2, [r7, #12]
 8015522:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8015526:	320c      	adds	r2, #12
 8015528:	ca07      	ldmia	r2, {r0, r1, r2}
 801552a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	Axis3f acc  = sensorData->acc;
 801552e:	68fa      	ldr	r2, [r7, #12]
 8015530:	f107 031c 	add.w	r3, r7, #28
 8015534:	ca07      	ldmia	r2, {r0, r1, r2}
 8015536:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	Axis3f mag  = sensorData->mag;
 801553a:	68fa      	ldr	r2, [r7, #12]
 801553c:	f107 0310 	add.w	r3, r7, #16
 8015540:	3218      	adds	r2, #24
 8015542:	ca07      	ldmia	r2, {r0, r1, r2}
 8015544:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	
	//
	gyro.x = gyro.x * DEG2RAD;
 8015548:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 801554c:	ed9f 7a21 	vldr	s14, [pc, #132]	; 80155d4 <imuUpdateAttitude+0xcc>
 8015550:	ee67 7a87 	vmul.f32	s15, s15, s14
 8015554:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	gyro.y = gyro.y * DEG2RAD;
 8015558:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 801555c:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 80155d4 <imuUpdateAttitude+0xcc>
 8015560:	ee67 7a87 	vmul.f32	s15, s15, s14
 8015564:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	gyro.z = gyro.z * DEG2RAD;
 8015568:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 801556c:	ed9f 7a19 	vldr	s14, [pc, #100]	; 80155d4 <imuUpdateAttitude+0xcc>
 8015570:	ee67 7a87 	vmul.f32	s15, s15, s14
 8015574:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
	
	//
    imuMahonyAHRSupdate(gyro.x, gyro.y, gyro.z,
 8015578:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 801557c:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8015580:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 8015584:	ed97 6a07 	vldr	s12, [r7, #28]
 8015588:	edd7 5a08 	vldr	s11, [r7, #32]
 801558c:	ed97 5a09 	vldr	s10, [r7, #36]	; 0x24
 8015590:	ed97 3a04 	vldr	s6, [r7, #16]
 8015594:	edd7 3a05 	vldr	s7, [r7, #20]
 8015598:	ed97 4a06 	vldr	s8, [r7, #24]
 801559c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80155a0:	edd7 4a01 	vldr	s9, [r7, #4]
 80155a4:	4618      	mov	r0, r3
 80155a6:	eef0 2a45 	vmov.f32	s5, s10
 80155aa:	eeb0 2a65 	vmov.f32	s4, s11
 80155ae:	eef0 1a46 	vmov.f32	s3, s12
 80155b2:	eeb0 1a66 	vmov.f32	s2, s13
 80155b6:	eef0 0a47 	vmov.f32	s1, s14
 80155ba:	eeb0 0a67 	vmov.f32	s0, s15
 80155be:	f7ff fc01 	bl	8014dc4 <imuMahonyAHRSupdate>
                        acc.x, acc.y, acc.z,
                        mag.x, mag.y, mag.z,
						useMag,dt);
	
    //
    imuUpdateEulerAngles(&state->attitude);
 80155c2:	68bb      	ldr	r3, [r7, #8]
 80155c4:	4618      	mov	r0, r3
 80155c6:	f7ff ff1b 	bl	8015400 <imuUpdateEulerAngles>
}
 80155ca:	bf00      	nop
 80155cc:	3738      	adds	r7, #56	; 0x38
 80155ce:	46bd      	mov	sp, r7
 80155d0:	bd80      	pop	{r7, pc}
 80155d2:	bf00      	nop
 80155d4:	3c8efa35 	.word	0x3c8efa35

080155d8 <pidInit>:
#include "pid.h"
#include "maths.h"

void pidInit(PidObject* pid, float kp, float ki, float kd, float iLimit, float outputLimit, float dt, bool enableDFilter, float cutoffFreq)
{
 80155d8:	b580      	push	{r7, lr}
 80155da:	b08a      	sub	sp, #40	; 0x28
 80155dc:	af00      	add	r7, sp, #0
 80155de:	6278      	str	r0, [r7, #36]	; 0x24
 80155e0:	ed87 0a08 	vstr	s0, [r7, #32]
 80155e4:	edc7 0a07 	vstr	s1, [r7, #28]
 80155e8:	ed87 1a06 	vstr	s2, [r7, #24]
 80155ec:	edc7 1a05 	vstr	s3, [r7, #20]
 80155f0:	ed87 2a04 	vstr	s4, [r7, #16]
 80155f4:	edc7 2a03 	vstr	s5, [r7, #12]
 80155f8:	460b      	mov	r3, r1
 80155fa:	ed87 3a01 	vstr	s6, [r7, #4]
 80155fe:	72fb      	strb	r3, [r7, #11]
	pid->desired   = 0;
 8015600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015602:	f04f 0200 	mov.w	r2, #0
 8015606:	601a      	str	r2, [r3, #0]
	pid->error     = 0;
 8015608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801560a:	f04f 0200 	mov.w	r2, #0
 801560e:	605a      	str	r2, [r3, #4]
	pid->prevError = 0;	
 8015610:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015612:	f04f 0200 	mov.w	r2, #0
 8015616:	609a      	str	r2, [r3, #8]
	pid->integ     = 0;
 8015618:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801561a:	f04f 0200 	mov.w	r2, #0
 801561e:	60da      	str	r2, [r3, #12]
	pid->deriv     = 0;
 8015620:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015622:	f04f 0200 	mov.w	r2, #0
 8015626:	611a      	str	r2, [r3, #16]
	pid->kp 	   = kp;
 8015628:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801562a:	6a3a      	ldr	r2, [r7, #32]
 801562c:	615a      	str	r2, [r3, #20]
	pid->ki        = ki;
 801562e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015630:	69fa      	ldr	r2, [r7, #28]
 8015632:	619a      	str	r2, [r3, #24]
	pid->kd        = kd;
 8015634:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015636:	69ba      	ldr	r2, [r7, #24]
 8015638:	61da      	str	r2, [r3, #28]
	pid->outP      = 0;
 801563a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801563c:	f04f 0200 	mov.w	r2, #0
 8015640:	621a      	str	r2, [r3, #32]
	pid->outI      = 0;
 8015642:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015644:	f04f 0200 	mov.w	r2, #0
 8015648:	625a      	str	r2, [r3, #36]	; 0x24
	pid->outD      = 0;
 801564a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801564c:	f04f 0200 	mov.w	r2, #0
 8015650:	629a      	str	r2, [r3, #40]	; 0x28
	pid->iLimit    = iLimit;
 8015652:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015654:	697a      	ldr	r2, [r7, #20]
 8015656:	62da      	str	r2, [r3, #44]	; 0x2c
	pid->outputLimit = outputLimit;
 8015658:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801565a:	693a      	ldr	r2, [r7, #16]
 801565c:	631a      	str	r2, [r3, #48]	; 0x30
	pid->dt        = dt;
 801565e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015660:	68fa      	ldr	r2, [r7, #12]
 8015662:	635a      	str	r2, [r3, #52]	; 0x34
	pid->enableDFilter = enableDFilter;
 8015664:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015666:	7afa      	ldrb	r2, [r7, #11]
 8015668:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	if (pid->enableDFilter)
 801566c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801566e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8015672:	2b00      	cmp	r3, #0
 8015674:	d016      	beq.n	80156a4 <pidInit+0xcc>
	{
		biquadFilterInitLPF(&pid->dFilter, (1.0f/dt), cutoffFreq);
 8015676:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015678:	333c      	adds	r3, #60	; 0x3c
 801567a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 801567e:	ed97 7a03 	vldr	s14, [r7, #12]
 8015682:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8015686:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801568a:	ee17 2a90 	vmov	r2, s15
 801568e:	b291      	uxth	r1, r2
 8015690:	edd7 7a01 	vldr	s15, [r7, #4]
 8015694:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8015698:	ee17 2a90 	vmov	r2, s15
 801569c:	b292      	uxth	r2, r2
 801569e:	4618      	mov	r0, r3
 80156a0:	f7f9 fba8 	bl	800edf4 <biquadFilterInitLPF>
	}
}
 80156a4:	bf00      	nop
 80156a6:	3728      	adds	r7, #40	; 0x28
 80156a8:	46bd      	mov	sp, r7
 80156aa:	bd80      	pop	{r7, pc}

080156ac <pidUpdate>:

float pidUpdate(PidObject* pid, float error)//error = desired - measured 
{
 80156ac:	b580      	push	{r7, lr}
 80156ae:	b084      	sub	sp, #16
 80156b0:	af00      	add	r7, sp, #0
 80156b2:	6078      	str	r0, [r7, #4]
 80156b4:	ed87 0a00 	vstr	s0, [r7]
	float output = 0.0f;
 80156b8:	f04f 0300 	mov.w	r3, #0
 80156bc:	60fb      	str	r3, [r7, #12]
	
	pid->error = error;
 80156be:	687b      	ldr	r3, [r7, #4]
 80156c0:	683a      	ldr	r2, [r7, #0]
 80156c2:	605a      	str	r2, [r3, #4]

	pid->integ += pid->error * pid->dt;
 80156c4:	687b      	ldr	r3, [r7, #4]
 80156c6:	ed93 7a03 	vldr	s14, [r3, #12]
 80156ca:	687b      	ldr	r3, [r7, #4]
 80156cc:	edd3 6a01 	vldr	s13, [r3, #4]
 80156d0:	687b      	ldr	r3, [r7, #4]
 80156d2:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 80156d6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80156da:	ee77 7a27 	vadd.f32	s15, s14, s15
 80156de:	687b      	ldr	r3, [r7, #4]
 80156e0:	edc3 7a03 	vstr	s15, [r3, #12]
	
	//
	if (pid->iLimit != 0)
 80156e4:	687b      	ldr	r3, [r7, #4]
 80156e6:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 80156ea:	eef5 7a40 	vcmp.f32	s15, #0.0
 80156ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80156f2:	d017      	beq.n	8015724 <pidUpdate+0x78>
	{
		pid->integ = constrainf(pid->integ, -pid->iLimit, pid->iLimit);
 80156f4:	687b      	ldr	r3, [r7, #4]
 80156f6:	ed93 7a03 	vldr	s14, [r3, #12]
 80156fa:	687b      	ldr	r3, [r7, #4]
 80156fc:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8015700:	eef1 7a67 	vneg.f32	s15, s15
 8015704:	687b      	ldr	r3, [r7, #4]
 8015706:	edd3 6a0b 	vldr	s13, [r3, #44]	; 0x2c
 801570a:	eeb0 1a66 	vmov.f32	s2, s13
 801570e:	eef0 0a67 	vmov.f32	s1, s15
 8015712:	eeb0 0a47 	vmov.f32	s0, s14
 8015716:	f7f9 fee9 	bl	800f4ec <constrainf>
 801571a:	eef0 7a40 	vmov.f32	s15, s0
 801571e:	687b      	ldr	r3, [r7, #4]
 8015720:	edc3 7a03 	vstr	s15, [r3, #12]
	}
	
	pid->deriv = (pid->error - pid->prevError) / pid->dt;
 8015724:	687b      	ldr	r3, [r7, #4]
 8015726:	ed93 7a01 	vldr	s14, [r3, #4]
 801572a:	687b      	ldr	r3, [r7, #4]
 801572c:	edd3 7a02 	vldr	s15, [r3, #8]
 8015730:	ee77 6a67 	vsub.f32	s13, s14, s15
 8015734:	687b      	ldr	r3, [r7, #4]
 8015736:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 801573a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801573e:	687b      	ldr	r3, [r7, #4]
 8015740:	edc3 7a04 	vstr	s15, [r3, #16]
	if (pid->enableDFilter)
 8015744:	687b      	ldr	r3, [r7, #4]
 8015746:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801574a:	2b00      	cmp	r3, #0
 801574c:	d00f      	beq.n	801576e <pidUpdate+0xc2>
	{
		pid->deriv = biquadFilterApply(&pid->dFilter, pid->deriv);
 801574e:	687b      	ldr	r3, [r7, #4]
 8015750:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 8015754:	687b      	ldr	r3, [r7, #4]
 8015756:	edd3 7a04 	vldr	s15, [r3, #16]
 801575a:	eeb0 0a67 	vmov.f32	s0, s15
 801575e:	4610      	mov	r0, r2
 8015760:	f7f9 fc3e 	bl	800efe0 <biquadFilterApply>
 8015764:	eef0 7a40 	vmov.f32	s15, s0
 8015768:	687b      	ldr	r3, [r7, #4]
 801576a:	edc3 7a04 	vstr	s15, [r3, #16]
	}
	
	pid->outP = pid->kp * pid->error;
 801576e:	687b      	ldr	r3, [r7, #4]
 8015770:	ed93 7a05 	vldr	s14, [r3, #20]
 8015774:	687b      	ldr	r3, [r7, #4]
 8015776:	edd3 7a01 	vldr	s15, [r3, #4]
 801577a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801577e:	687b      	ldr	r3, [r7, #4]
 8015780:	edc3 7a08 	vstr	s15, [r3, #32]
	pid->outI = pid->ki * pid->integ;
 8015784:	687b      	ldr	r3, [r7, #4]
 8015786:	ed93 7a06 	vldr	s14, [r3, #24]
 801578a:	687b      	ldr	r3, [r7, #4]
 801578c:	edd3 7a03 	vldr	s15, [r3, #12]
 8015790:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015794:	687b      	ldr	r3, [r7, #4]
 8015796:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
	pid->outD = pid->kd * pid->deriv;
 801579a:	687b      	ldr	r3, [r7, #4]
 801579c:	ed93 7a07 	vldr	s14, [r3, #28]
 80157a0:	687b      	ldr	r3, [r7, #4]
 80157a2:	edd3 7a04 	vldr	s15, [r3, #16]
 80157a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80157aa:	687b      	ldr	r3, [r7, #4]
 80157ac:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28

	output = pid->outP + pid->outI + pid->outD;
 80157b0:	687b      	ldr	r3, [r7, #4]
 80157b2:	ed93 7a08 	vldr	s14, [r3, #32]
 80157b6:	687b      	ldr	r3, [r7, #4]
 80157b8:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80157bc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80157c0:	687b      	ldr	r3, [r7, #4]
 80157c2:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80157c6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80157ca:	edc7 7a03 	vstr	s15, [r7, #12]
	
	//
	if (pid->outputLimit != 0)
 80157ce:	687b      	ldr	r3, [r7, #4]
 80157d0:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 80157d4:	eef5 7a40 	vcmp.f32	s15, #0.0
 80157d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80157dc:	d011      	beq.n	8015802 <pidUpdate+0x156>
	{
		output = constrainf(output, -pid->outputLimit, pid->outputLimit);
 80157de:	687b      	ldr	r3, [r7, #4]
 80157e0:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 80157e4:	eef1 7a67 	vneg.f32	s15, s15
 80157e8:	687b      	ldr	r3, [r7, #4]
 80157ea:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 80157ee:	eeb0 1a47 	vmov.f32	s2, s14
 80157f2:	eef0 0a67 	vmov.f32	s1, s15
 80157f6:	ed97 0a03 	vldr	s0, [r7, #12]
 80157fa:	f7f9 fe77 	bl	800f4ec <constrainf>
 80157fe:	ed87 0a03 	vstr	s0, [r7, #12]
	}
	
	pid->prevError = pid->error;
 8015802:	687b      	ldr	r3, [r7, #4]
 8015804:	685a      	ldr	r2, [r3, #4]
 8015806:	687b      	ldr	r3, [r7, #4]
 8015808:	609a      	str	r2, [r3, #8]

	return output;
 801580a:	68fb      	ldr	r3, [r7, #12]
 801580c:	ee07 3a90 	vmov	s15, r3
}
 8015810:	eeb0 0a67 	vmov.f32	s0, s15
 8015814:	3710      	adds	r7, #16
 8015816:	46bd      	mov	sp, r7
 8015818:	bd80      	pop	{r7, pc}

0801581a <pidReset>:

void pidReset(PidObject* pid)
{
 801581a:	b480      	push	{r7}
 801581c:	b083      	sub	sp, #12
 801581e:	af00      	add	r7, sp, #0
 8015820:	6078      	str	r0, [r7, #4]
	pid->error     = 0;
 8015822:	687b      	ldr	r3, [r7, #4]
 8015824:	f04f 0200 	mov.w	r2, #0
 8015828:	605a      	str	r2, [r3, #4]
	pid->prevError = 0;
 801582a:	687b      	ldr	r3, [r7, #4]
 801582c:	f04f 0200 	mov.w	r2, #0
 8015830:	609a      	str	r2, [r3, #8]
	pid->integ     = 0;
 8015832:	687b      	ldr	r3, [r7, #4]
 8015834:	f04f 0200 	mov.w	r2, #0
 8015838:	60da      	str	r2, [r3, #12]
	pid->deriv     = 0;
 801583a:	687b      	ldr	r3, [r7, #4]
 801583c:	f04f 0200 	mov.w	r2, #0
 8015840:	611a      	str	r2, [r3, #16]
}
 8015842:	bf00      	nop
 8015844:	370c      	adds	r7, #12
 8015846:	46bd      	mov	sp, r7
 8015848:	f85d 7b04 	ldr.w	r7, [sp], #4
 801584c:	4770      	bx	lr

0801584e <pidResetIntegral>:

void pidResetIntegral(PidObject* pid)
{
 801584e:	b480      	push	{r7}
 8015850:	b083      	sub	sp, #12
 8015852:	af00      	add	r7, sp, #0
 8015854:	6078      	str	r0, [r7, #4]
	pid->integ     = 0;
 8015856:	687b      	ldr	r3, [r7, #4]
 8015858:	f04f 0200 	mov.w	r2, #0
 801585c:	60da      	str	r2, [r3, #12]
}
 801585e:	bf00      	nop
 8015860:	370c      	adds	r7, #12
 8015862:	46bd      	mov	sp, r7
 8015864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015868:	4770      	bx	lr

0801586a <pidSetIntegral>:

void pidSetIntegral(PidObject* pid, float integ)
{
 801586a:	b480      	push	{r7}
 801586c:	b083      	sub	sp, #12
 801586e:	af00      	add	r7, sp, #0
 8015870:	6078      	str	r0, [r7, #4]
 8015872:	ed87 0a00 	vstr	s0, [r7]
	pid->integ     = integ;
 8015876:	687b      	ldr	r3, [r7, #4]
 8015878:	683a      	ldr	r2, [r7, #0]
 801587a:	60da      	str	r2, [r3, #12]
}
 801587c:	bf00      	nop
 801587e:	370c      	adds	r7, #12
 8015880:	46bd      	mov	sp, r7
 8015882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015886:	4770      	bx	lr

08015888 <posAndVelocityPredict>:
posEstimator_t posEstimator;


//
static void posAndVelocityPredict(int axis, float dt, float acc)
{
 8015888:	b480      	push	{r7}
 801588a:	b085      	sub	sp, #20
 801588c:	af00      	add	r7, sp, #0
 801588e:	60f8      	str	r0, [r7, #12]
 8015890:	ed87 0a02 	vstr	s0, [r7, #8]
 8015894:	edc7 0a01 	vstr	s1, [r7, #4]
    posEstimator.est.pos.axis[axis] += posEstimator.est.vel.axis[axis] * dt + acc * dt * dt / 2.0f;
 8015898:	4a25      	ldr	r2, [pc, #148]	; (8015930 <posAndVelocityPredict+0xa8>)
 801589a:	68fb      	ldr	r3, [r7, #12]
 801589c:	3308      	adds	r3, #8
 801589e:	009b      	lsls	r3, r3, #2
 80158a0:	4413      	add	r3, r2
 80158a2:	3304      	adds	r3, #4
 80158a4:	ed93 7a00 	vldr	s14, [r3]
 80158a8:	4a21      	ldr	r2, [pc, #132]	; (8015930 <posAndVelocityPredict+0xa8>)
 80158aa:	68fb      	ldr	r3, [r7, #12]
 80158ac:	330a      	adds	r3, #10
 80158ae:	009b      	lsls	r3, r3, #2
 80158b0:	4413      	add	r3, r2
 80158b2:	3308      	adds	r3, #8
 80158b4:	edd3 6a00 	vldr	s13, [r3]
 80158b8:	edd7 7a02 	vldr	s15, [r7, #8]
 80158bc:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80158c0:	ed97 6a01 	vldr	s12, [r7, #4]
 80158c4:	edd7 7a02 	vldr	s15, [r7, #8]
 80158c8:	ee26 6a27 	vmul.f32	s12, s12, s15
 80158cc:	edd7 7a02 	vldr	s15, [r7, #8]
 80158d0:	ee26 6a27 	vmul.f32	s12, s12, s15
 80158d4:	eef0 5a00 	vmov.f32	s11, #0	; 0x40000000  2.0
 80158d8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80158dc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80158e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80158e4:	4a12      	ldr	r2, [pc, #72]	; (8015930 <posAndVelocityPredict+0xa8>)
 80158e6:	68fb      	ldr	r3, [r7, #12]
 80158e8:	3308      	adds	r3, #8
 80158ea:	009b      	lsls	r3, r3, #2
 80158ec:	4413      	add	r3, r2
 80158ee:	3304      	adds	r3, #4
 80158f0:	edc3 7a00 	vstr	s15, [r3]
    posEstimator.est.vel.axis[axis] += acc * dt;
 80158f4:	4a0e      	ldr	r2, [pc, #56]	; (8015930 <posAndVelocityPredict+0xa8>)
 80158f6:	68fb      	ldr	r3, [r7, #12]
 80158f8:	330a      	adds	r3, #10
 80158fa:	009b      	lsls	r3, r3, #2
 80158fc:	4413      	add	r3, r2
 80158fe:	3308      	adds	r3, #8
 8015900:	ed93 7a00 	vldr	s14, [r3]
 8015904:	edd7 6a01 	vldr	s13, [r7, #4]
 8015908:	edd7 7a02 	vldr	s15, [r7, #8]
 801590c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8015910:	ee77 7a27 	vadd.f32	s15, s14, s15
 8015914:	4a06      	ldr	r2, [pc, #24]	; (8015930 <posAndVelocityPredict+0xa8>)
 8015916:	68fb      	ldr	r3, [r7, #12]
 8015918:	330a      	adds	r3, #10
 801591a:	009b      	lsls	r3, r3, #2
 801591c:	4413      	add	r3, r2
 801591e:	3308      	adds	r3, #8
 8015920:	edc3 7a00 	vstr	s15, [r3]
}
 8015924:	bf00      	nop
 8015926:	3714      	adds	r7, #20
 8015928:	46bd      	mov	sp, r7
 801592a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801592e:	4770      	bx	lr
 8015930:	200092ac 	.word	0x200092ac

08015934 <posAndVelocityCorrect>:

//
static void posAndVelocityCorrect(int axis, float dt, float e, float w)
{
 8015934:	b480      	push	{r7}
 8015936:	b087      	sub	sp, #28
 8015938:	af00      	add	r7, sp, #0
 801593a:	60f8      	str	r0, [r7, #12]
 801593c:	ed87 0a02 	vstr	s0, [r7, #8]
 8015940:	edc7 0a01 	vstr	s1, [r7, #4]
 8015944:	ed87 1a00 	vstr	s2, [r7]
    float ewdt = e * w * dt;
 8015948:	ed97 7a01 	vldr	s14, [r7, #4]
 801594c:	edd7 7a00 	vldr	s15, [r7]
 8015950:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015954:	ed97 7a02 	vldr	s14, [r7, #8]
 8015958:	ee67 7a27 	vmul.f32	s15, s14, s15
 801595c:	edc7 7a05 	vstr	s15, [r7, #20]
    posEstimator.est.pos.axis[axis] += ewdt;
 8015960:	4a18      	ldr	r2, [pc, #96]	; (80159c4 <posAndVelocityCorrect+0x90>)
 8015962:	68fb      	ldr	r3, [r7, #12]
 8015964:	3308      	adds	r3, #8
 8015966:	009b      	lsls	r3, r3, #2
 8015968:	4413      	add	r3, r2
 801596a:	3304      	adds	r3, #4
 801596c:	ed93 7a00 	vldr	s14, [r3]
 8015970:	edd7 7a05 	vldr	s15, [r7, #20]
 8015974:	ee77 7a27 	vadd.f32	s15, s14, s15
 8015978:	4a12      	ldr	r2, [pc, #72]	; (80159c4 <posAndVelocityCorrect+0x90>)
 801597a:	68fb      	ldr	r3, [r7, #12]
 801597c:	3308      	adds	r3, #8
 801597e:	009b      	lsls	r3, r3, #2
 8015980:	4413      	add	r3, r2
 8015982:	3304      	adds	r3, #4
 8015984:	edc3 7a00 	vstr	s15, [r3]
    posEstimator.est.vel.axis[axis] += w * ewdt;
 8015988:	4a0e      	ldr	r2, [pc, #56]	; (80159c4 <posAndVelocityCorrect+0x90>)
 801598a:	68fb      	ldr	r3, [r7, #12]
 801598c:	330a      	adds	r3, #10
 801598e:	009b      	lsls	r3, r3, #2
 8015990:	4413      	add	r3, r2
 8015992:	3308      	adds	r3, #8
 8015994:	ed93 7a00 	vldr	s14, [r3]
 8015998:	edd7 6a00 	vldr	s13, [r7]
 801599c:	edd7 7a05 	vldr	s15, [r7, #20]
 80159a0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80159a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80159a8:	4a06      	ldr	r2, [pc, #24]	; (80159c4 <posAndVelocityCorrect+0x90>)
 80159aa:	68fb      	ldr	r3, [r7, #12]
 80159ac:	330a      	adds	r3, #10
 80159ae:	009b      	lsls	r3, r3, #2
 80159b0:	4413      	add	r3, r2
 80159b2:	3308      	adds	r3, #8
 80159b4:	edc3 7a00 	vstr	s15, [r3]
}
 80159b8:	bf00      	nop
 80159ba:	371c      	adds	r7, #28
 80159bc:	46bd      	mov	sp, r7
 80159be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80159c2:	4770      	bx	lr
 80159c4:	200092ac 	.word	0x200092ac

080159c8 <updateBaroTopic>:
    posEstimator.est.vel.axis[axis] += e * w * dt;
}

//
static void updateBaroTopic(float newBaroAlt)
{
 80159c8:	b580      	push	{r7, lr}
 80159ca:	b082      	sub	sp, #8
 80159cc:	af00      	add	r7, sp, #0
 80159ce:	ed87 0a01 	vstr	s0, [r7, #4]
	if (baroIsCalibrationComplete()) 
 80159d2:	f001 fda5 	bl	8017520 <baroIsCalibrationComplete>
 80159d6:	4603      	mov	r3, r0
 80159d8:	2b00      	cmp	r3, #0
 80159da:	d003      	beq.n	80159e4 <updateBaroTopic+0x1c>
	{
		posEstimator.baro.alt = newBaroAlt;
 80159dc:	4a05      	ldr	r2, [pc, #20]	; (80159f4 <updateBaroTopic+0x2c>)
 80159de:	687b      	ldr	r3, [r7, #4]
 80159e0:	6013      	str	r3, [r2, #0]
	}
	else
	{
		posEstimator.baro.alt = 0.0f;
	}
}
 80159e2:	e003      	b.n	80159ec <updateBaroTopic+0x24>
		posEstimator.baro.alt = 0.0f;
 80159e4:	4b03      	ldr	r3, [pc, #12]	; (80159f4 <updateBaroTopic+0x2c>)
 80159e6:	f04f 0200 	mov.w	r2, #0
 80159ea:	601a      	str	r2, [r3, #0]
}
 80159ec:	bf00      	nop
 80159ee:	3708      	adds	r7, #8
 80159f0:	46bd      	mov	sp, r7
 80159f2:	bd80      	pop	{r7, pc}
 80159f4:	200092ac 	.word	0x200092ac

080159f8 <updateIMUTopic>:

//NEU
//accBF
static void updateIMUTopic(const Axis3f accBF)
{
 80159f8:	b580      	push	{r7, lr}
 80159fa:	b08a      	sub	sp, #40	; 0x28
 80159fc:	af00      	add	r7, sp, #0
 80159fe:	eef0 6a40 	vmov.f32	s13, s0
 8015a02:	eeb0 7a60 	vmov.f32	s14, s1
 8015a06:	eef0 7a41 	vmov.f32	s15, s2
 8015a0a:	edc7 6a01 	vstr	s13, [r7, #4]
 8015a0e:	ed87 7a02 	vstr	s14, [r7, #8]
 8015a12:	edc7 7a03 	vstr	s15, [r7, #12]
    static float calibratedGravityCMSS = GRAVITY_CMSS;
    static u32 gravityCalibrationTimeout = 0;
	Axis3f accelCMSS;

	//cm/ss
	accelCMSS.x = accBF.x * GRAVITY_CMSS;
 8015a16:	edd7 7a01 	vldr	s15, [r7, #4]
 8015a1a:	ed9f 7a76 	vldr	s14, [pc, #472]	; 8015bf4 <updateIMUTopic+0x1fc>
 8015a1e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8015a22:	edc7 7a05 	vstr	s15, [r7, #20]
	accelCMSS.y = accBF.y * GRAVITY_CMSS;
 8015a26:	edd7 7a02 	vldr	s15, [r7, #8]
 8015a2a:	ed9f 7a72 	vldr	s14, [pc, #456]	; 8015bf4 <updateIMUTopic+0x1fc>
 8015a2e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8015a32:	edc7 7a06 	vstr	s15, [r7, #24]
	accelCMSS.z = accBF.z * GRAVITY_CMSS;
 8015a36:	edd7 7a03 	vldr	s15, [r7, #12]
 8015a3a:	ed9f 7a6e 	vldr	s14, [pc, #440]	; 8015bf4 <updateIMUTopic+0x1fc>
 8015a3e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8015a42:	edc7 7a07 	vstr	s15, [r7, #28]

	//
	accelCMSS.x -= posEstimator.imu.accelBias.x;
 8015a46:	ed97 7a05 	vldr	s14, [r7, #20]
 8015a4a:	4b6b      	ldr	r3, [pc, #428]	; (8015bf8 <updateIMUTopic+0x200>)
 8015a4c:	edd3 7a05 	vldr	s15, [r3, #20]
 8015a50:	ee77 7a67 	vsub.f32	s15, s14, s15
 8015a54:	edc7 7a05 	vstr	s15, [r7, #20]
	accelCMSS.y -= posEstimator.imu.accelBias.y;
 8015a58:	ed97 7a06 	vldr	s14, [r7, #24]
 8015a5c:	4b66      	ldr	r3, [pc, #408]	; (8015bf8 <updateIMUTopic+0x200>)
 8015a5e:	edd3 7a06 	vldr	s15, [r3, #24]
 8015a62:	ee77 7a67 	vsub.f32	s15, s14, s15
 8015a66:	edc7 7a06 	vstr	s15, [r7, #24]
	accelCMSS.z -= posEstimator.imu.accelBias.z;
 8015a6a:	ed97 7a07 	vldr	s14, [r7, #28]
 8015a6e:	4b62      	ldr	r3, [pc, #392]	; (8015bf8 <updateIMUTopic+0x200>)
 8015a70:	edd3 7a07 	vldr	s15, [r3, #28]
 8015a74:	ee77 7a67 	vsub.f32	s15, s14, s15
 8015a78:	edc7 7a07 	vstr	s15, [r7, #28]

	//NEU
	imuTransformVectorBodyToEarth(&accelCMSS);
 8015a7c:	f107 0314 	add.w	r3, r7, #20
 8015a80:	4618      	mov	r0, r3
 8015a82:	f7ff f87b 	bl	8014b7c <imuTransformVectorBodyToEarth>
	
	//
	if (!posEstimator.imu.gravityCalibrationComplete && STATE(SMALL_ANGLE)) 
 8015a86:	4b5c      	ldr	r3, [pc, #368]	; (8015bf8 <updateIMUTopic+0x200>)
 8015a88:	f893 3020 	ldrb.w	r3, [r3, #32]
 8015a8c:	f083 0301 	eor.w	r3, r3, #1
 8015a90:	b2db      	uxtb	r3, r3
 8015a92:	2b00      	cmp	r3, #0
 8015a94:	d052      	beq.n	8015b3c <updateIMUTopic+0x144>
 8015a96:	4b59      	ldr	r3, [pc, #356]	; (8015bfc <updateIMUTopic+0x204>)
 8015a98:	681b      	ldr	r3, [r3, #0]
 8015a9a:	f003 0310 	and.w	r3, r3, #16
 8015a9e:	2b00      	cmp	r3, #0
 8015aa0:	d04c      	beq.n	8015b3c <updateIMUTopic+0x144>
	{
		//
		const float gravityOffsetError = accelCMSS.z - calibratedGravityCMSS;
 8015aa2:	ed97 7a07 	vldr	s14, [r7, #28]
 8015aa6:	4b56      	ldr	r3, [pc, #344]	; (8015c00 <updateIMUTopic+0x208>)
 8015aa8:	edd3 7a00 	vldr	s15, [r3]
 8015aac:	ee77 7a67 	vsub.f32	s15, s14, s15
 8015ab0:	edc7 7a08 	vstr	s15, [r7, #32]
		calibratedGravityCMSS += gravityOffsetError * 0.0025f;
 8015ab4:	edd7 7a08 	vldr	s15, [r7, #32]
 8015ab8:	ed9f 7a52 	vldr	s14, [pc, #328]	; 8015c04 <updateIMUTopic+0x20c>
 8015abc:	ee27 7a87 	vmul.f32	s14, s15, s14
 8015ac0:	4b4f      	ldr	r3, [pc, #316]	; (8015c00 <updateIMUTopic+0x208>)
 8015ac2:	edd3 7a00 	vldr	s15, [r3]
 8015ac6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8015aca:	4b4d      	ldr	r3, [pc, #308]	; (8015c00 <updateIMUTopic+0x208>)
 8015acc:	edc3 7a00 	vstr	s15, [r3]

		if (ABS(gravityOffsetError) < 5)//5cm/ss
 8015ad0:	edd7 7a08 	vldr	s15, [r7, #32]
 8015ad4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8015ad8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015adc:	d50e      	bpl.n	8015afc <updateIMUTopic+0x104>
 8015ade:	edd7 7a08 	vldr	s15, [r7, #32]
 8015ae2:	eef1 7a67 	vneg.f32	s15, s15
 8015ae6:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8015aea:	eef4 7ac7 	vcmpe.f32	s15, s14
 8015aee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015af2:	bf4c      	ite	mi
 8015af4:	2301      	movmi	r3, #1
 8015af6:	2300      	movpl	r3, #0
 8015af8:	b2db      	uxtb	r3, r3
 8015afa:	e00b      	b.n	8015b14 <updateIMUTopic+0x11c>
 8015afc:	edd7 7a08 	vldr	s15, [r7, #32]
 8015b00:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8015b04:	eef4 7ac7 	vcmpe.f32	s15, s14
 8015b08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015b0c:	bf4c      	ite	mi
 8015b0e:	2301      	movmi	r3, #1
 8015b10:	2300      	movpl	r3, #0
 8015b12:	b2db      	uxtb	r3, r3
 8015b14:	2b00      	cmp	r3, #0
 8015b16:	d00c      	beq.n	8015b32 <updateIMUTopic+0x13a>
		{
			if ((getSysTickCnt() - gravityCalibrationTimeout) > 250) 
 8015b18:	f7ec fd10 	bl	800253c <getSysTickCnt>
 8015b1c:	4602      	mov	r2, r0
 8015b1e:	4b3a      	ldr	r3, [pc, #232]	; (8015c08 <updateIMUTopic+0x210>)
 8015b20:	681b      	ldr	r3, [r3, #0]
 8015b22:	1ad3      	subs	r3, r2, r3
 8015b24:	2bfa      	cmp	r3, #250	; 0xfa
 8015b26:	d909      	bls.n	8015b3c <updateIMUTopic+0x144>
			{
				posEstimator.imu.gravityCalibrationComplete = true;
 8015b28:	4b33      	ldr	r3, [pc, #204]	; (8015bf8 <updateIMUTopic+0x200>)
 8015b2a:	2201      	movs	r2, #1
 8015b2c:	f883 2020 	strb.w	r2, [r3, #32]
 8015b30:	e004      	b.n	8015b3c <updateIMUTopic+0x144>
			}
		}
		else 
		{
			gravityCalibrationTimeout = getSysTickCnt();
 8015b32:	f7ec fd03 	bl	800253c <getSysTickCnt>
 8015b36:	4603      	mov	r3, r0
 8015b38:	4a33      	ldr	r2, [pc, #204]	; (8015c08 <updateIMUTopic+0x210>)
 8015b3a:	6013      	str	r3, [r2, #0]
		}
	}
	
	//NEU
	if (posEstimator.imu.gravityCalibrationComplete) 
 8015b3c:	4b2e      	ldr	r3, [pc, #184]	; (8015bf8 <updateIMUTopic+0x200>)
 8015b3e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8015b42:	2b00      	cmp	r3, #0
 8015b44:	d046      	beq.n	8015bd4 <updateIMUTopic+0x1dc>
	{
		accelCMSS.z -= calibratedGravityCMSS;//
 8015b46:	ed97 7a07 	vldr	s14, [r7, #28]
 8015b4a:	4b2d      	ldr	r3, [pc, #180]	; (8015c00 <updateIMUTopic+0x208>)
 8015b4c:	edd3 7a00 	vldr	s15, [r3]
 8015b50:	ee77 7a67 	vsub.f32	s15, s14, s15
 8015b54:	edc7 7a07 	vstr	s15, [r7, #28]
		for (int axis = 0; axis < 3; axis++)
 8015b58:	2300      	movs	r3, #0
 8015b5a:	627b      	str	r3, [r7, #36]	; 0x24
 8015b5c:	e036      	b.n	8015bcc <updateIMUTopic+0x1d4>
		{
			applyDeadband(accelCMSS.axis[axis], 4);//4(cm/ss)
 8015b5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015b60:	009b      	lsls	r3, r3, #2
 8015b62:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8015b66:	4413      	add	r3, r2
 8015b68:	3b14      	subs	r3, #20
 8015b6a:	edd3 7a00 	vldr	s15, [r3]
 8015b6e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8015b72:	2104      	movs	r1, #4
 8015b74:	ee17 0a90 	vmov	r0, s15
 8015b78:	f7f9 fc7a 	bl	800f470 <applyDeadband>
			posEstimator.imu.accelNEU.axis[axis] += (accelCMSS.axis[axis] - posEstimator.imu.accelNEU.axis[axis]) * 0.3f;//
 8015b7c:	4a1e      	ldr	r2, [pc, #120]	; (8015bf8 <updateIMUTopic+0x200>)
 8015b7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015b80:	3302      	adds	r3, #2
 8015b82:	009b      	lsls	r3, r3, #2
 8015b84:	4413      	add	r3, r2
 8015b86:	ed93 7a00 	vldr	s14, [r3]
 8015b8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015b8c:	009b      	lsls	r3, r3, #2
 8015b8e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8015b92:	4413      	add	r3, r2
 8015b94:	3b14      	subs	r3, #20
 8015b96:	edd3 6a00 	vldr	s13, [r3]
 8015b9a:	4a17      	ldr	r2, [pc, #92]	; (8015bf8 <updateIMUTopic+0x200>)
 8015b9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015b9e:	3302      	adds	r3, #2
 8015ba0:	009b      	lsls	r3, r3, #2
 8015ba2:	4413      	add	r3, r2
 8015ba4:	edd3 7a00 	vldr	s15, [r3]
 8015ba8:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8015bac:	eddf 6a17 	vldr	s13, [pc, #92]	; 8015c0c <updateIMUTopic+0x214>
 8015bb0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8015bb4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8015bb8:	4a0f      	ldr	r2, [pc, #60]	; (8015bf8 <updateIMUTopic+0x200>)
 8015bba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015bbc:	3302      	adds	r3, #2
 8015bbe:	009b      	lsls	r3, r3, #2
 8015bc0:	4413      	add	r3, r2
 8015bc2:	edc3 7a00 	vstr	s15, [r3]
		for (int axis = 0; axis < 3; axis++)
 8015bc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015bc8:	3301      	adds	r3, #1
 8015bca:	627b      	str	r3, [r7, #36]	; 0x24
 8015bcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015bce:	2b02      	cmp	r3, #2
 8015bd0:	ddc5      	ble.n	8015b5e <updateIMUTopic+0x166>
	{
		posEstimator.imu.accelNEU.x = 0;
		posEstimator.imu.accelNEU.y = 0;
		posEstimator.imu.accelNEU.z = 0;
	}
}
 8015bd2:	e00b      	b.n	8015bec <updateIMUTopic+0x1f4>
		posEstimator.imu.accelNEU.x = 0;
 8015bd4:	4b08      	ldr	r3, [pc, #32]	; (8015bf8 <updateIMUTopic+0x200>)
 8015bd6:	f04f 0200 	mov.w	r2, #0
 8015bda:	609a      	str	r2, [r3, #8]
		posEstimator.imu.accelNEU.y = 0;
 8015bdc:	4b06      	ldr	r3, [pc, #24]	; (8015bf8 <updateIMUTopic+0x200>)
 8015bde:	f04f 0200 	mov.w	r2, #0
 8015be2:	60da      	str	r2, [r3, #12]
		posEstimator.imu.accelNEU.z = 0;
 8015be4:	4b04      	ldr	r3, [pc, #16]	; (8015bf8 <updateIMUTopic+0x200>)
 8015be6:	f04f 0200 	mov.w	r2, #0
 8015bea:	611a      	str	r2, [r3, #16]
}
 8015bec:	bf00      	nop
 8015bee:	3728      	adds	r7, #40	; 0x28
 8015bf0:	46bd      	mov	sp, r7
 8015bf2:	bd80      	pop	{r7, pc}
 8015bf4:	44752a8f 	.word	0x44752a8f
 8015bf8:	200092ac 	.word	0x200092ac
 8015bfc:	20008634 	.word	0x20008634
 8015c00:	20000160 	.word	0x20000160
 8015c04:	3b23d70a 	.word	0x3b23d70a
 8015c08:	20008680 	.word	0x20008680
 8015c0c:	3e99999a 	.word	0x3e99999a

08015c10 <updateEstimatedTopic>:

//
static void updateEstimatedTopic(float dt)
{
 8015c10:	b580      	push	{r7, lr}
 8015c12:	b088      	sub	sp, #32
 8015c14:	af00      	add	r7, sp, #0
 8015c16:	ed87 0a01 	vstr	s0, [r7, #4]
	//
	posAndVelocityPredict(Z, dt, posEstimator.imu.accelNEU.z);
 8015c1a:	4b57      	ldr	r3, [pc, #348]	; (8015d78 <updateEstimatedTopic+0x168>)
 8015c1c:	edd3 7a04 	vldr	s15, [r3, #16]
 8015c20:	eef0 0a67 	vmov.f32	s1, s15
 8015c24:	ed97 0a01 	vldr	s0, [r7, #4]
 8015c28:	2002      	movs	r0, #2
 8015c2a:	f7ff fe2d 	bl	8015888 <posAndVelocityPredict>
	posAndVelocityPredict(Y, dt, posEstimator.imu.accelNEU.y);
 8015c2e:	4b52      	ldr	r3, [pc, #328]	; (8015d78 <updateEstimatedTopic+0x168>)
 8015c30:	edd3 7a03 	vldr	s15, [r3, #12]
 8015c34:	eef0 0a67 	vmov.f32	s1, s15
 8015c38:	ed97 0a01 	vldr	s0, [r7, #4]
 8015c3c:	2001      	movs	r0, #1
 8015c3e:	f7ff fe23 	bl	8015888 <posAndVelocityPredict>
	posAndVelocityPredict(X, dt, posEstimator.imu.accelNEU.x);
 8015c42:	4b4d      	ldr	r3, [pc, #308]	; (8015d78 <updateEstimatedTopic+0x168>)
 8015c44:	edd3 7a02 	vldr	s15, [r3, #8]
 8015c48:	eef0 0a67 	vmov.f32	s1, s15
 8015c4c:	ed97 0a01 	vldr	s0, [r7, #4]
 8015c50:	2000      	movs	r0, #0
 8015c52:	f7ff fe19 	bl	8015888 <posAndVelocityPredict>
	
    //
    const bool updateAccBias = (W_ACC_BIAS > 0);
 8015c56:	2301      	movs	r3, #1
 8015c58:	77fb      	strb	r3, [r7, #31]
    Axis3f accelBiasCorr = { { 0, 0, 0} };
 8015c5a:	f04f 0300 	mov.w	r3, #0
 8015c5e:	60bb      	str	r3, [r7, #8]
 8015c60:	f04f 0300 	mov.w	r3, #0
 8015c64:	60fb      	str	r3, [r7, #12]
 8015c66:	f04f 0300 	mov.w	r3, #0
 8015c6a:	613b      	str	r3, [r7, #16]

	//Z
	const float baroResidual =   posEstimator.baro.alt - posEstimator.est.pos.z;
 8015c6c:	4b42      	ldr	r3, [pc, #264]	; (8015d78 <updateEstimatedTopic+0x168>)
 8015c6e:	ed93 7a00 	vldr	s14, [r3]
 8015c72:	4b41      	ldr	r3, [pc, #260]	; (8015d78 <updateEstimatedTopic+0x168>)
 8015c74:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8015c78:	ee77 7a67 	vsub.f32	s15, s14, s15
 8015c7c:	edc7 7a06 	vstr	s15, [r7, #24]
	posAndVelocityCorrect(Z, dt, baroResidual, W_Z_BARO_P);
 8015c80:	ed9f 1a3e 	vldr	s2, [pc, #248]	; 8015d7c <updateEstimatedTopic+0x16c>
 8015c84:	edd7 0a06 	vldr	s1, [r7, #24]
 8015c88:	ed97 0a01 	vldr	s0, [r7, #4]
 8015c8c:	2002      	movs	r0, #2
 8015c8e:	f7ff fe51 	bl	8015934 <posAndVelocityCorrect>
	if (updateAccBias) 
 8015c92:	7ffb      	ldrb	r3, [r7, #31]
 8015c94:	2b00      	cmp	r3, #0
 8015c96:	d00b      	beq.n	8015cb0 <updateEstimatedTopic+0xa0>
	{
		accelBiasCorr.z -= baroResidual * sq(W_Z_BARO_P);
 8015c98:	ed97 7a04 	vldr	s14, [r7, #16]
 8015c9c:	edd7 7a06 	vldr	s15, [r7, #24]
 8015ca0:	eddf 6a37 	vldr	s13, [pc, #220]	; 8015d80 <updateEstimatedTopic+0x170>
 8015ca4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8015ca8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8015cac:	edc7 7a04 	vstr	s15, [r7, #16]
	}
	
	//
    if (updateAccBias) 
 8015cb0:	7ffb      	ldrb	r3, [r7, #31]
 8015cb2:	2b00      	cmp	r3, #0
 8015cb4:	d05c      	beq.n	8015d70 <updateEstimatedTopic+0x160>
	{
        const float accelBiasCorrMagnitudeSq = sq(accelBiasCorr.x) + sq(accelBiasCorr.y) + sq(accelBiasCorr.z);
 8015cb6:	ed97 7a02 	vldr	s14, [r7, #8]
 8015cba:	edd7 7a02 	vldr	s15, [r7, #8]
 8015cbe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8015cc2:	edd7 6a03 	vldr	s13, [r7, #12]
 8015cc6:	edd7 7a03 	vldr	s15, [r7, #12]
 8015cca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8015cce:	ee37 7a27 	vadd.f32	s14, s14, s15
 8015cd2:	edd7 6a04 	vldr	s13, [r7, #16]
 8015cd6:	edd7 7a04 	vldr	s15, [r7, #16]
 8015cda:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8015cde:	ee77 7a27 	vadd.f32	s15, s14, s15
 8015ce2:	edc7 7a05 	vstr	s15, [r7, #20]
        if (accelBiasCorrMagnitudeSq < sq(GRAVITY_CMSS * 0.25f))//0.25G 
 8015ce6:	edd7 7a05 	vldr	s15, [r7, #20]
 8015cea:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8015d84 <updateEstimatedTopic+0x174>
 8015cee:	eef4 7ac7 	vcmpe.f32	s15, s14
 8015cf2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015cf6:	d400      	bmi.n	8015cfa <updateEstimatedTopic+0xea>
            posEstimator.imu.accelBias.x += accelBiasCorr.x * W_ACC_BIAS * dt;
            posEstimator.imu.accelBias.y += accelBiasCorr.y * W_ACC_BIAS * dt;
            posEstimator.imu.accelBias.z += accelBiasCorr.z * W_ACC_BIAS * dt;
        }
    }
}
 8015cf8:	e03a      	b.n	8015d70 <updateEstimatedTopic+0x160>
            imuTransformVectorEarthToBody(&accelBiasCorr);
 8015cfa:	f107 0308 	add.w	r3, r7, #8
 8015cfe:	4618      	mov	r0, r3
 8015d00:	f7fe ffb0 	bl	8014c64 <imuTransformVectorEarthToBody>
            posEstimator.imu.accelBias.x += accelBiasCorr.x * W_ACC_BIAS * dt;
 8015d04:	4b1c      	ldr	r3, [pc, #112]	; (8015d78 <updateEstimatedTopic+0x168>)
 8015d06:	ed93 7a05 	vldr	s14, [r3, #20]
 8015d0a:	edd7 7a02 	vldr	s15, [r7, #8]
 8015d0e:	eddf 6a1e 	vldr	s13, [pc, #120]	; 8015d88 <updateEstimatedTopic+0x178>
 8015d12:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8015d16:	edd7 7a01 	vldr	s15, [r7, #4]
 8015d1a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8015d1e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8015d22:	4b15      	ldr	r3, [pc, #84]	; (8015d78 <updateEstimatedTopic+0x168>)
 8015d24:	edc3 7a05 	vstr	s15, [r3, #20]
            posEstimator.imu.accelBias.y += accelBiasCorr.y * W_ACC_BIAS * dt;
 8015d28:	4b13      	ldr	r3, [pc, #76]	; (8015d78 <updateEstimatedTopic+0x168>)
 8015d2a:	ed93 7a06 	vldr	s14, [r3, #24]
 8015d2e:	edd7 7a03 	vldr	s15, [r7, #12]
 8015d32:	eddf 6a15 	vldr	s13, [pc, #84]	; 8015d88 <updateEstimatedTopic+0x178>
 8015d36:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8015d3a:	edd7 7a01 	vldr	s15, [r7, #4]
 8015d3e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8015d42:	ee77 7a27 	vadd.f32	s15, s14, s15
 8015d46:	4b0c      	ldr	r3, [pc, #48]	; (8015d78 <updateEstimatedTopic+0x168>)
 8015d48:	edc3 7a06 	vstr	s15, [r3, #24]
            posEstimator.imu.accelBias.z += accelBiasCorr.z * W_ACC_BIAS * dt;
 8015d4c:	4b0a      	ldr	r3, [pc, #40]	; (8015d78 <updateEstimatedTopic+0x168>)
 8015d4e:	ed93 7a07 	vldr	s14, [r3, #28]
 8015d52:	edd7 7a04 	vldr	s15, [r7, #16]
 8015d56:	eddf 6a0c 	vldr	s13, [pc, #48]	; 8015d88 <updateEstimatedTopic+0x178>
 8015d5a:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8015d5e:	edd7 7a01 	vldr	s15, [r7, #4]
 8015d62:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8015d66:	ee77 7a27 	vadd.f32	s15, s14, s15
 8015d6a:	4b03      	ldr	r3, [pc, #12]	; (8015d78 <updateEstimatedTopic+0x168>)
 8015d6c:	edc3 7a07 	vstr	s15, [r3, #28]
}
 8015d70:	bf00      	nop
 8015d72:	3720      	adds	r7, #32
 8015d74:	46bd      	mov	sp, r7
 8015d76:	bd80      	pop	{r7, pc}
 8015d78:	200092ac 	.word	0x200092ac
 8015d7c:	3e8f5c29 	.word	0x3e8f5c29
 8015d80:	3da0902e 	.word	0x3da0902e
 8015d84:	476aca7d 	.word	0x476aca7d
 8015d88:	3c23d70a 	.word	0x3c23d70a

08015d8c <initializePositionEstimator>:

//
static void initializePositionEstimator(void)
{
 8015d8c:	b480      	push	{r7}
 8015d8e:	b083      	sub	sp, #12
 8015d90:	af00      	add	r7, sp, #0
    posEstimator.imu.gravityCalibrationComplete = false;
 8015d92:	4b17      	ldr	r3, [pc, #92]	; (8015df0 <initializePositionEstimator+0x64>)
 8015d94:	2200      	movs	r2, #0
 8015d96:	f883 2020 	strb.w	r2, [r3, #32]
	
    for (int axis = 0; axis < 3; axis++) 
 8015d9a:	2300      	movs	r3, #0
 8015d9c:	607b      	str	r3, [r7, #4]
 8015d9e:	e01d      	b.n	8015ddc <initializePositionEstimator+0x50>
	{
        posEstimator.imu.accelBias.axis[axis] = 0;
 8015da0:	4a13      	ldr	r2, [pc, #76]	; (8015df0 <initializePositionEstimator+0x64>)
 8015da2:	687b      	ldr	r3, [r7, #4]
 8015da4:	3304      	adds	r3, #4
 8015da6:	009b      	lsls	r3, r3, #2
 8015da8:	4413      	add	r3, r2
 8015daa:	3304      	adds	r3, #4
 8015dac:	f04f 0200 	mov.w	r2, #0
 8015db0:	601a      	str	r2, [r3, #0]
        posEstimator.est.pos.axis[axis] = 0;
 8015db2:	4a0f      	ldr	r2, [pc, #60]	; (8015df0 <initializePositionEstimator+0x64>)
 8015db4:	687b      	ldr	r3, [r7, #4]
 8015db6:	3308      	adds	r3, #8
 8015db8:	009b      	lsls	r3, r3, #2
 8015dba:	4413      	add	r3, r2
 8015dbc:	3304      	adds	r3, #4
 8015dbe:	f04f 0200 	mov.w	r2, #0
 8015dc2:	601a      	str	r2, [r3, #0]
        posEstimator.est.vel.axis[axis] = 0;
 8015dc4:	4a0a      	ldr	r2, [pc, #40]	; (8015df0 <initializePositionEstimator+0x64>)
 8015dc6:	687b      	ldr	r3, [r7, #4]
 8015dc8:	330a      	adds	r3, #10
 8015dca:	009b      	lsls	r3, r3, #2
 8015dcc:	4413      	add	r3, r2
 8015dce:	3308      	adds	r3, #8
 8015dd0:	f04f 0200 	mov.w	r2, #0
 8015dd4:	601a      	str	r2, [r3, #0]
    for (int axis = 0; axis < 3; axis++) 
 8015dd6:	687b      	ldr	r3, [r7, #4]
 8015dd8:	3301      	adds	r3, #1
 8015dda:	607b      	str	r3, [r7, #4]
 8015ddc:	687b      	ldr	r3, [r7, #4]
 8015dde:	2b02      	cmp	r3, #2
 8015de0:	ddde      	ble.n	8015da0 <initializePositionEstimator+0x14>
    }
}
 8015de2:	bf00      	nop
 8015de4:	bf00      	nop
 8015de6:	370c      	adds	r7, #12
 8015de8:	46bd      	mov	sp, r7
 8015dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015dee:	4770      	bx	lr
 8015df0:	200092ac 	.word	0x200092ac

08015df4 <publishEstimatedTopic>:

//
static void publishEstimatedTopic(state_t *state)
{
 8015df4:	b580      	push	{r7, lr}
 8015df6:	b082      	sub	sp, #8
 8015df8:	af00      	add	r7, sp, #0
 8015dfa:	6078      	str	r0, [r7, #4]
	static u32 publishTime;
	
	//
	state->acc.x = posEstimator.imu.accelNEU.x;
 8015dfc:	4b20      	ldr	r3, [pc, #128]	; (8015e80 <publishEstimatedTopic+0x8c>)
 8015dfe:	689a      	ldr	r2, [r3, #8]
 8015e00:	687b      	ldr	r3, [r7, #4]
 8015e02:	635a      	str	r2, [r3, #52]	; 0x34
	state->acc.y = posEstimator.imu.accelNEU.y;
 8015e04:	4b1e      	ldr	r3, [pc, #120]	; (8015e80 <publishEstimatedTopic+0x8c>)
 8015e06:	68da      	ldr	r2, [r3, #12]
 8015e08:	687b      	ldr	r3, [r7, #4]
 8015e0a:	639a      	str	r2, [r3, #56]	; 0x38
	state->acc.z = posEstimator.imu.accelNEU.z;
 8015e0c:	4b1c      	ldr	r3, [pc, #112]	; (8015e80 <publishEstimatedTopic+0x8c>)
 8015e0e:	691a      	ldr	r2, [r3, #16]
 8015e10:	687b      	ldr	r3, [r7, #4]
 8015e12:	63da      	str	r2, [r3, #60]	; 0x3c
	
	//10ms->100Hz
	if ((getSysTickCnt() - publishTime) >= 10)
 8015e14:	f7ec fb92 	bl	800253c <getSysTickCnt>
 8015e18:	4602      	mov	r2, r0
 8015e1a:	4b1a      	ldr	r3, [pc, #104]	; (8015e84 <publishEstimatedTopic+0x90>)
 8015e1c:	681b      	ldr	r3, [r3, #0]
 8015e1e:	1ad3      	subs	r3, r2, r3
 8015e20:	2b09      	cmp	r3, #9
 8015e22:	d928      	bls.n	8015e76 <publishEstimatedTopic+0x82>
	{
		state->position.x = posEstimator.est.pos.x;
 8015e24:	4b16      	ldr	r3, [pc, #88]	; (8015e80 <publishEstimatedTopic+0x8c>)
 8015e26:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8015e28:	687b      	ldr	r3, [r7, #4]
 8015e2a:	615a      	str	r2, [r3, #20]
		state->position.y = posEstimator.est.pos.y;
 8015e2c:	4b14      	ldr	r3, [pc, #80]	; (8015e80 <publishEstimatedTopic+0x8c>)
 8015e2e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8015e30:	687b      	ldr	r3, [r7, #4]
 8015e32:	619a      	str	r2, [r3, #24]
		state->position.z = posEstimator.est.pos.z;
 8015e34:	4b12      	ldr	r3, [pc, #72]	; (8015e80 <publishEstimatedTopic+0x8c>)
 8015e36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015e38:	687b      	ldr	r3, [r7, #4]
 8015e3a:	61da      	str	r2, [r3, #28]
		
		state->velocity.x = posEstimator.est.vel.x;
 8015e3c:	4b10      	ldr	r3, [pc, #64]	; (8015e80 <publishEstimatedTopic+0x8c>)
 8015e3e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8015e40:	687b      	ldr	r3, [r7, #4]
 8015e42:	625a      	str	r2, [r3, #36]	; 0x24
		state->velocity.y = posEstimator.est.vel.y;
 8015e44:	4b0e      	ldr	r3, [pc, #56]	; (8015e80 <publishEstimatedTopic+0x8c>)
 8015e46:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8015e48:	687b      	ldr	r3, [r7, #4]
 8015e4a:	629a      	str	r2, [r3, #40]	; 0x28
		state->velocity.z = constrainf(posEstimator.est.vel.z, -150.0f, 150.0f);//Z150cm/s
 8015e4c:	4b0c      	ldr	r3, [pc, #48]	; (8015e80 <publishEstimatedTopic+0x8c>)
 8015e4e:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8015e52:	ed9f 1a0d 	vldr	s2, [pc, #52]	; 8015e88 <publishEstimatedTopic+0x94>
 8015e56:	eddf 0a0d 	vldr	s1, [pc, #52]	; 8015e8c <publishEstimatedTopic+0x98>
 8015e5a:	eeb0 0a67 	vmov.f32	s0, s15
 8015e5e:	f7f9 fb45 	bl	800f4ec <constrainf>
 8015e62:	eef0 7a40 	vmov.f32	s15, s0
 8015e66:	687b      	ldr	r3, [r7, #4]
 8015e68:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
		
		publishTime = getSysTickCnt();
 8015e6c:	f7ec fb66 	bl	800253c <getSysTickCnt>
 8015e70:	4603      	mov	r3, r0
 8015e72:	4a04      	ldr	r2, [pc, #16]	; (8015e84 <publishEstimatedTopic+0x90>)
 8015e74:	6013      	str	r3, [r2, #0]
	}
}
 8015e76:	bf00      	nop
 8015e78:	3708      	adds	r7, #8
 8015e7a:	46bd      	mov	sp, r7
 8015e7c:	bd80      	pop	{r7, pc}
 8015e7e:	bf00      	nop
 8015e80:	200092ac 	.word	0x200092ac
 8015e84:	20008684 	.word	0x20008684
 8015e88:	43160000 	.word	0x43160000
 8015e8c:	c3160000 	.word	0xc3160000

08015e90 <updatePositionEstimator>:

//
void updatePositionEstimator(const sensorData_t *sensorData, state_t *state, float dt)
{
 8015e90:	b580      	push	{r7, lr}
 8015e92:	b084      	sub	sp, #16
 8015e94:	af00      	add	r7, sp, #0
 8015e96:	60f8      	str	r0, [r7, #12]
 8015e98:	60b9      	str	r1, [r7, #8]
 8015e9a:	ed87 0a01 	vstr	s0, [r7, #4]
    static bool isInitialized = false;
	
	//
	if (!isInitialized) 
 8015e9e:	4b16      	ldr	r3, [pc, #88]	; (8015ef8 <updatePositionEstimator+0x68>)
 8015ea0:	781b      	ldrb	r3, [r3, #0]
 8015ea2:	f083 0301 	eor.w	r3, r3, #1
 8015ea6:	b2db      	uxtb	r3, r3
 8015ea8:	2b00      	cmp	r3, #0
 8015eaa:	d004      	beq.n	8015eb6 <updatePositionEstimator+0x26>
	{
		initializePositionEstimator();
 8015eac:	f7ff ff6e 	bl	8015d8c <initializePositionEstimator>
		isInitialized = true;
 8015eb0:	4b11      	ldr	r3, [pc, #68]	; (8015ef8 <updatePositionEstimator+0x68>)
 8015eb2:	2201      	movs	r2, #1
 8015eb4:	701a      	strb	r2, [r3, #0]
	}
	
	//
	updateBaroTopic(sensorData->baro.asl);
 8015eb6:	68fb      	ldr	r3, [r7, #12]
 8015eb8:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8015ebc:	eeb0 0a67 	vmov.f32	s0, s15
 8015ec0:	f7ff fd82 	bl	80159c8 <updateBaroTopic>
	
    //
    updateIMUTopic(sensorData->acc);
 8015ec4:	68fb      	ldr	r3, [r7, #12]
 8015ec6:	edd3 6a00 	vldr	s13, [r3]
 8015eca:	ed93 7a01 	vldr	s14, [r3, #4]
 8015ece:	edd3 7a02 	vldr	s15, [r3, #8]
 8015ed2:	eeb0 0a66 	vmov.f32	s0, s13
 8015ed6:	eef0 0a47 	vmov.f32	s1, s14
 8015eda:	eeb0 1a67 	vmov.f32	s2, s15
 8015ede:	f7ff fd8b 	bl	80159f8 <updateIMUTopic>
	
    //
    updateEstimatedTopic(dt);
 8015ee2:	ed97 0a01 	vldr	s0, [r7, #4]
 8015ee6:	f7ff fe93 	bl	8015c10 <updateEstimatedTopic>

    //
    publishEstimatedTopic(state);
 8015eea:	68b8      	ldr	r0, [r7, #8]
 8015eec:	f7ff ff82 	bl	8015df4 <publishEstimatedTopic>
}
 8015ef0:	bf00      	nop
 8015ef2:	3710      	adds	r7, #16
 8015ef4:	46bd      	mov	sp, r7
 8015ef6:	bd80      	pop	{r7, pc}
 8015ef8:	20008688 	.word	0x20008688

08015efc <posEstimatorIsCalibrationComplete>:

bool posEstimatorIsCalibrationComplete(void)
{
 8015efc:	b480      	push	{r7}
 8015efe:	af00      	add	r7, sp, #0
    return posEstimator.imu.gravityCalibrationComplete;
 8015f00:	4b03      	ldr	r3, [pc, #12]	; (8015f10 <posEstimatorIsCalibrationComplete+0x14>)
 8015f02:	f893 3020 	ldrb.w	r3, [r3, #32]
}
 8015f06:	4618      	mov	r0, r3
 8015f08:	46bd      	mov	sp, r7
 8015f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015f0e:	4770      	bx	lr
 8015f10:	200092ac 	.word	0x200092ac

08015f14 <posEstimatorReset>:

void posEstimatorReset(void)
{
 8015f14:	b480      	push	{r7}
 8015f16:	b083      	sub	sp, #12
 8015f18:	af00      	add	r7, sp, #0
	for (int axis = 0; axis < 3; axis++) 
 8015f1a:	2300      	movs	r3, #0
 8015f1c:	607b      	str	r3, [r7, #4]
 8015f1e:	e01d      	b.n	8015f5c <posEstimatorReset+0x48>
	{
		posEstimator.imu.accelBias.axis[axis] = 0;
 8015f20:	4a15      	ldr	r2, [pc, #84]	; (8015f78 <posEstimatorReset+0x64>)
 8015f22:	687b      	ldr	r3, [r7, #4]
 8015f24:	3304      	adds	r3, #4
 8015f26:	009b      	lsls	r3, r3, #2
 8015f28:	4413      	add	r3, r2
 8015f2a:	3304      	adds	r3, #4
 8015f2c:	f04f 0200 	mov.w	r2, #0
 8015f30:	601a      	str	r2, [r3, #0]
		posEstimator.est.pos.axis[axis] = 0;
 8015f32:	4a11      	ldr	r2, [pc, #68]	; (8015f78 <posEstimatorReset+0x64>)
 8015f34:	687b      	ldr	r3, [r7, #4]
 8015f36:	3308      	adds	r3, #8
 8015f38:	009b      	lsls	r3, r3, #2
 8015f3a:	4413      	add	r3, r2
 8015f3c:	3304      	adds	r3, #4
 8015f3e:	f04f 0200 	mov.w	r2, #0
 8015f42:	601a      	str	r2, [r3, #0]
		posEstimator.est.vel.axis[axis] = 0;
 8015f44:	4a0c      	ldr	r2, [pc, #48]	; (8015f78 <posEstimatorReset+0x64>)
 8015f46:	687b      	ldr	r3, [r7, #4]
 8015f48:	330a      	adds	r3, #10
 8015f4a:	009b      	lsls	r3, r3, #2
 8015f4c:	4413      	add	r3, r2
 8015f4e:	3308      	adds	r3, #8
 8015f50:	f04f 0200 	mov.w	r2, #0
 8015f54:	601a      	str	r2, [r3, #0]
	for (int axis = 0; axis < 3; axis++) 
 8015f56:	687b      	ldr	r3, [r7, #4]
 8015f58:	3301      	adds	r3, #1
 8015f5a:	607b      	str	r3, [r7, #4]
 8015f5c:	687b      	ldr	r3, [r7, #4]
 8015f5e:	2b02      	cmp	r3, #2
 8015f60:	ddde      	ble.n	8015f20 <posEstimatorReset+0xc>
	}
	posEstimator.est.pos.z = posEstimator.baro.alt;
 8015f62:	4b05      	ldr	r3, [pc, #20]	; (8015f78 <posEstimatorReset+0x64>)
 8015f64:	681b      	ldr	r3, [r3, #0]
 8015f66:	4a04      	ldr	r2, [pc, #16]	; (8015f78 <posEstimatorReset+0x64>)
 8015f68:	62d3      	str	r3, [r2, #44]	; 0x2c
}
 8015f6a:	bf00      	nop
 8015f6c:	370c      	adds	r7, #12
 8015f6e:	46bd      	mov	sp, r7
 8015f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015f74:	4770      	bx	lr
 8015f76:	bf00      	nop
 8015f78:	200092ac 	.word	0x200092ac

08015f7c <powerControlInit>:
#include "commander.h"

motorPWM_t motorPWM;

void powerControlInit(void)
{
 8015f7c:	b580      	push	{r7, lr}
 8015f7e:	af00      	add	r7, sp, #0
	motorsInit();
 8015f80:	f7fc fdf8 	bl	8012b74 <motorsInit>
}
 8015f84:	bf00      	nop
 8015f86:	bd80      	pop	{r7, pc}

08015f88 <powerControl>:

void powerControl(control_t *control)
{
 8015f88:	b580      	push	{r7, lr}
 8015f8a:	b082      	sub	sp, #8
 8015f8c:	af00      	add	r7, sp, #0
 8015f8e:	6078      	str	r0, [r7, #4]
	if(ARMING_FLAG(ARMED))//
 8015f90:	4b8f      	ldr	r3, [pc, #572]	; (80161d0 <powerControl+0x248>)
 8015f92:	681b      	ldr	r3, [r3, #0]
 8015f94:	f003 0302 	and.w	r3, r3, #2
 8015f98:	2b00      	cmp	r3, #0
 8015f9a:	f000 80a5 	beq.w	80160e8 <powerControl+0x160>
	{
		motorPWM.m1 = control->thrust - control->roll + control->pitch + control->yaw;
 8015f9e:	687b      	ldr	r3, [r7, #4]
 8015fa0:	ed93 7a03 	vldr	s14, [r3, #12]
 8015fa4:	687b      	ldr	r3, [r7, #4]
 8015fa6:	edd3 7a00 	vldr	s15, [r3]
 8015faa:	ee37 7a67 	vsub.f32	s14, s14, s15
 8015fae:	687b      	ldr	r3, [r7, #4]
 8015fb0:	edd3 7a01 	vldr	s15, [r3, #4]
 8015fb4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8015fb8:	687b      	ldr	r3, [r7, #4]
 8015fba:	edd3 7a02 	vldr	s15, [r3, #8]
 8015fbe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8015fc2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8015fc6:	ee17 3a90 	vmov	r3, s15
 8015fca:	b29a      	uxth	r2, r3
 8015fcc:	4b81      	ldr	r3, [pc, #516]	; (80161d4 <powerControl+0x24c>)
 8015fce:	801a      	strh	r2, [r3, #0]
		motorPWM.m2 = control->thrust - control->roll - control->pitch - control->yaw;
 8015fd0:	687b      	ldr	r3, [r7, #4]
 8015fd2:	ed93 7a03 	vldr	s14, [r3, #12]
 8015fd6:	687b      	ldr	r3, [r7, #4]
 8015fd8:	edd3 7a00 	vldr	s15, [r3]
 8015fdc:	ee37 7a67 	vsub.f32	s14, s14, s15
 8015fe0:	687b      	ldr	r3, [r7, #4]
 8015fe2:	edd3 7a01 	vldr	s15, [r3, #4]
 8015fe6:	ee37 7a67 	vsub.f32	s14, s14, s15
 8015fea:	687b      	ldr	r3, [r7, #4]
 8015fec:	edd3 7a02 	vldr	s15, [r3, #8]
 8015ff0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8015ff4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8015ff8:	ee17 3a90 	vmov	r3, s15
 8015ffc:	b29a      	uxth	r2, r3
 8015ffe:	4b75      	ldr	r3, [pc, #468]	; (80161d4 <powerControl+0x24c>)
 8016000:	805a      	strh	r2, [r3, #2]
		motorPWM.m3 = control->thrust + control->roll + control->pitch - control->yaw;
 8016002:	687b      	ldr	r3, [r7, #4]
 8016004:	ed93 7a03 	vldr	s14, [r3, #12]
 8016008:	687b      	ldr	r3, [r7, #4]
 801600a:	edd3 7a00 	vldr	s15, [r3]
 801600e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8016012:	687b      	ldr	r3, [r7, #4]
 8016014:	edd3 7a01 	vldr	s15, [r3, #4]
 8016018:	ee37 7a27 	vadd.f32	s14, s14, s15
 801601c:	687b      	ldr	r3, [r7, #4]
 801601e:	edd3 7a02 	vldr	s15, [r3, #8]
 8016022:	ee77 7a67 	vsub.f32	s15, s14, s15
 8016026:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801602a:	ee17 3a90 	vmov	r3, s15
 801602e:	b29a      	uxth	r2, r3
 8016030:	4b68      	ldr	r3, [pc, #416]	; (80161d4 <powerControl+0x24c>)
 8016032:	809a      	strh	r2, [r3, #4]
		motorPWM.m4 = control->thrust + control->roll - control->pitch + control->yaw;
 8016034:	687b      	ldr	r3, [r7, #4]
 8016036:	ed93 7a03 	vldr	s14, [r3, #12]
 801603a:	687b      	ldr	r3, [r7, #4]
 801603c:	edd3 7a00 	vldr	s15, [r3]
 8016040:	ee37 7a27 	vadd.f32	s14, s14, s15
 8016044:	687b      	ldr	r3, [r7, #4]
 8016046:	edd3 7a01 	vldr	s15, [r3, #4]
 801604a:	ee37 7a67 	vsub.f32	s14, s14, s15
 801604e:	687b      	ldr	r3, [r7, #4]
 8016050:	edd3 7a02 	vldr	s15, [r3, #8]
 8016054:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016058:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801605c:	ee17 3a90 	vmov	r3, s15
 8016060:	b29a      	uxth	r2, r3
 8016062:	4b5c      	ldr	r3, [pc, #368]	; (80161d4 <powerControl+0x24c>)
 8016064:	80da      	strh	r2, [r3, #6]
		
		motorPWM.m1 = constrain(motorPWM.m1, MINTHROTTLE, MAXTHROTTLE) - 1000;//10000-1000
 8016066:	4b5b      	ldr	r3, [pc, #364]	; (80161d4 <powerControl+0x24c>)
 8016068:	881b      	ldrh	r3, [r3, #0]
 801606a:	f240 723a 	movw	r2, #1850	; 0x73a
 801606e:	f240 414c 	movw	r1, #1100	; 0x44c
 8016072:	4618      	mov	r0, r3
 8016074:	f7f9 fa21 	bl	800f4ba <constrain>
 8016078:	4603      	mov	r3, r0
 801607a:	b29b      	uxth	r3, r3
 801607c:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8016080:	b29a      	uxth	r2, r3
 8016082:	4b54      	ldr	r3, [pc, #336]	; (80161d4 <powerControl+0x24c>)
 8016084:	801a      	strh	r2, [r3, #0]
		motorPWM.m2 = constrain(motorPWM.m2, MINTHROTTLE, MAXTHROTTLE) - 1000;
 8016086:	4b53      	ldr	r3, [pc, #332]	; (80161d4 <powerControl+0x24c>)
 8016088:	885b      	ldrh	r3, [r3, #2]
 801608a:	f240 723a 	movw	r2, #1850	; 0x73a
 801608e:	f240 414c 	movw	r1, #1100	; 0x44c
 8016092:	4618      	mov	r0, r3
 8016094:	f7f9 fa11 	bl	800f4ba <constrain>
 8016098:	4603      	mov	r3, r0
 801609a:	b29b      	uxth	r3, r3
 801609c:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 80160a0:	b29a      	uxth	r2, r3
 80160a2:	4b4c      	ldr	r3, [pc, #304]	; (80161d4 <powerControl+0x24c>)
 80160a4:	805a      	strh	r2, [r3, #2]
		motorPWM.m3 = constrain(motorPWM.m3, MINTHROTTLE, MAXTHROTTLE) - 1000;
 80160a6:	4b4b      	ldr	r3, [pc, #300]	; (80161d4 <powerControl+0x24c>)
 80160a8:	889b      	ldrh	r3, [r3, #4]
 80160aa:	f240 723a 	movw	r2, #1850	; 0x73a
 80160ae:	f240 414c 	movw	r1, #1100	; 0x44c
 80160b2:	4618      	mov	r0, r3
 80160b4:	f7f9 fa01 	bl	800f4ba <constrain>
 80160b8:	4603      	mov	r3, r0
 80160ba:	b29b      	uxth	r3, r3
 80160bc:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 80160c0:	b29a      	uxth	r2, r3
 80160c2:	4b44      	ldr	r3, [pc, #272]	; (80161d4 <powerControl+0x24c>)
 80160c4:	809a      	strh	r2, [r3, #4]
		motorPWM.m4 = constrain(motorPWM.m4, MINTHROTTLE, MAXTHROTTLE) - 1000;
 80160c6:	4b43      	ldr	r3, [pc, #268]	; (80161d4 <powerControl+0x24c>)
 80160c8:	88db      	ldrh	r3, [r3, #6]
 80160ca:	f240 723a 	movw	r2, #1850	; 0x73a
 80160ce:	f240 414c 	movw	r1, #1100	; 0x44c
 80160d2:	4618      	mov	r0, r3
 80160d4:	f7f9 f9f1 	bl	800f4ba <constrain>
 80160d8:	4603      	mov	r3, r0
 80160da:	b29b      	uxth	r3, r3
 80160dc:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 80160e0:	b29a      	uxth	r2, r3
 80160e2:	4b3c      	ldr	r3, [pc, #240]	; (80161d4 <powerControl+0x24c>)
 80160e4:	80da      	strh	r2, [r3, #6]
 80160e6:	e056      	b.n	8016196 <powerControl+0x20e>
	}
	else if (ARMING_FLAG(ARMING_DISABLED_PID_BYPASS))//PID
 80160e8:	4b39      	ldr	r3, [pc, #228]	; (80161d0 <powerControl+0x248>)
 80160ea:	681b      	ldr	r3, [r3, #0]
 80160ec:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80160f0:	2b00      	cmp	r3, #0
 80160f2:	d044      	beq.n	801617e <powerControl+0x1f6>
	{
		motorPWM.m1 = constrain(rcCommand[THROTTLE], RC_MIN, RC_MAX) - 1000;//10000-1000
 80160f4:	4b38      	ldr	r3, [pc, #224]	; (80161d8 <powerControl+0x250>)
 80160f6:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80160fa:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80160fe:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8016102:	4618      	mov	r0, r3
 8016104:	f7f9 f9d9 	bl	800f4ba <constrain>
 8016108:	4603      	mov	r3, r0
 801610a:	b29b      	uxth	r3, r3
 801610c:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8016110:	b29a      	uxth	r2, r3
 8016112:	4b30      	ldr	r3, [pc, #192]	; (80161d4 <powerControl+0x24c>)
 8016114:	801a      	strh	r2, [r3, #0]
		motorPWM.m2 = constrain(rcCommand[THROTTLE], RC_MIN, RC_MAX) - 1000;
 8016116:	4b30      	ldr	r3, [pc, #192]	; (80161d8 <powerControl+0x250>)
 8016118:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 801611c:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8016120:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8016124:	4618      	mov	r0, r3
 8016126:	f7f9 f9c8 	bl	800f4ba <constrain>
 801612a:	4603      	mov	r3, r0
 801612c:	b29b      	uxth	r3, r3
 801612e:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8016132:	b29a      	uxth	r2, r3
 8016134:	4b27      	ldr	r3, [pc, #156]	; (80161d4 <powerControl+0x24c>)
 8016136:	805a      	strh	r2, [r3, #2]
		motorPWM.m3 = constrain(rcCommand[THROTTLE], RC_MIN, RC_MAX) - 1000;
 8016138:	4b27      	ldr	r3, [pc, #156]	; (80161d8 <powerControl+0x250>)
 801613a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 801613e:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8016142:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8016146:	4618      	mov	r0, r3
 8016148:	f7f9 f9b7 	bl	800f4ba <constrain>
 801614c:	4603      	mov	r3, r0
 801614e:	b29b      	uxth	r3, r3
 8016150:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8016154:	b29a      	uxth	r2, r3
 8016156:	4b1f      	ldr	r3, [pc, #124]	; (80161d4 <powerControl+0x24c>)
 8016158:	809a      	strh	r2, [r3, #4]
		motorPWM.m4 = constrain(rcCommand[THROTTLE], RC_MIN, RC_MAX) - 1000;
 801615a:	4b1f      	ldr	r3, [pc, #124]	; (80161d8 <powerControl+0x250>)
 801615c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8016160:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8016164:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8016168:	4618      	mov	r0, r3
 801616a:	f7f9 f9a6 	bl	800f4ba <constrain>
 801616e:	4603      	mov	r3, r0
 8016170:	b29b      	uxth	r3, r3
 8016172:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8016176:	b29a      	uxth	r2, r3
 8016178:	4b16      	ldr	r3, [pc, #88]	; (80161d4 <powerControl+0x24c>)
 801617a:	80da      	strh	r2, [r3, #6]
 801617c:	e00b      	b.n	8016196 <powerControl+0x20e>
	}
	else
	{
		motorPWM.m1 = 0;
 801617e:	4b15      	ldr	r3, [pc, #84]	; (80161d4 <powerControl+0x24c>)
 8016180:	2200      	movs	r2, #0
 8016182:	801a      	strh	r2, [r3, #0]
		motorPWM.m2 = 0;
 8016184:	4b13      	ldr	r3, [pc, #76]	; (80161d4 <powerControl+0x24c>)
 8016186:	2200      	movs	r2, #0
 8016188:	805a      	strh	r2, [r3, #2]
		motorPWM.m3 = 0;
 801618a:	4b12      	ldr	r3, [pc, #72]	; (80161d4 <powerControl+0x24c>)
 801618c:	2200      	movs	r2, #0
 801618e:	809a      	strh	r2, [r3, #4]
		motorPWM.m4 = 0;
 8016190:	4b10      	ldr	r3, [pc, #64]	; (80161d4 <powerControl+0x24c>)
 8016192:	2200      	movs	r2, #0
 8016194:	80da      	strh	r2, [r3, #6]
	}
	
	motorsSetRatio(MOTOR_M1, motorPWM.m1);
 8016196:	4b0f      	ldr	r3, [pc, #60]	; (80161d4 <powerControl+0x24c>)
 8016198:	881b      	ldrh	r3, [r3, #0]
 801619a:	4619      	mov	r1, r3
 801619c:	2000      	movs	r0, #0
 801619e:	f7fc fcff 	bl	8012ba0 <motorsSetRatio>
	motorsSetRatio(MOTOR_M2, motorPWM.m2);
 80161a2:	4b0c      	ldr	r3, [pc, #48]	; (80161d4 <powerControl+0x24c>)
 80161a4:	885b      	ldrh	r3, [r3, #2]
 80161a6:	4619      	mov	r1, r3
 80161a8:	2001      	movs	r0, #1
 80161aa:	f7fc fcf9 	bl	8012ba0 <motorsSetRatio>
	motorsSetRatio(MOTOR_M3, motorPWM.m3);
 80161ae:	4b09      	ldr	r3, [pc, #36]	; (80161d4 <powerControl+0x24c>)
 80161b0:	889b      	ldrh	r3, [r3, #4]
 80161b2:	4619      	mov	r1, r3
 80161b4:	2002      	movs	r0, #2
 80161b6:	f7fc fcf3 	bl	8012ba0 <motorsSetRatio>
	motorsSetRatio(MOTOR_M4, motorPWM.m4);
 80161ba:	4b06      	ldr	r3, [pc, #24]	; (80161d4 <powerControl+0x24c>)
 80161bc:	88db      	ldrh	r3, [r3, #6]
 80161be:	4619      	mov	r1, r3
 80161c0:	2003      	movs	r0, #3
 80161c2:	f7fc fced 	bl	8012ba0 <motorsSetRatio>
}
 80161c6:	bf00      	nop
 80161c8:	3708      	adds	r7, #8
 80161ca:	46bd      	mov	sp, r7
 80161cc:	bd80      	pop	{r7, pc}
 80161ce:	bf00      	nop
 80161d0:	20008630 	.word	0x20008630
 80161d4:	200092f0 	.word	0x200092f0
 80161d8:	20009260 	.word	0x20009260

080161dc <sensorsReadGyro>:

extern I2C_HandleTypeDef hi2c1;

/**/
bool sensorsReadGyro(Axis3f *gyro)
{
 80161dc:	b580      	push	{r7, lr}
 80161de:	b082      	sub	sp, #8
 80161e0:	af00      	add	r7, sp, #0
 80161e2:	6078      	str	r0, [r7, #4]
	return (pdTRUE == xQueueReceive(gyroDataQueue, gyro, 0));
 80161e4:	4b08      	ldr	r3, [pc, #32]	; (8016208 <sensorsReadGyro+0x2c>)
 80161e6:	681b      	ldr	r3, [r3, #0]
 80161e8:	2200      	movs	r2, #0
 80161ea:	6879      	ldr	r1, [r7, #4]
 80161ec:	4618      	mov	r0, r3
 80161ee:	f7f3 fa65 	bl	80096bc <xQueueReceive>
 80161f2:	4603      	mov	r3, r0
 80161f4:	2b01      	cmp	r3, #1
 80161f6:	bf0c      	ite	eq
 80161f8:	2301      	moveq	r3, #1
 80161fa:	2300      	movne	r3, #0
 80161fc:	b2db      	uxtb	r3, r3
}
 80161fe:	4618      	mov	r0, r3
 8016200:	3708      	adds	r7, #8
 8016202:	46bd      	mov	sp, r7
 8016204:	bd80      	pop	{r7, pc}
 8016206:	bf00      	nop
 8016208:	20008694 	.word	0x20008694

0801620c <sensorsReadAcc>:
/**/
bool sensorsReadAcc(Axis3f *acc)
{
 801620c:	b580      	push	{r7, lr}
 801620e:	b082      	sub	sp, #8
 8016210:	af00      	add	r7, sp, #0
 8016212:	6078      	str	r0, [r7, #4]
	return (pdTRUE == xQueueReceive(accelerometerDataQueue, acc, 0));
 8016214:	4b08      	ldr	r3, [pc, #32]	; (8016238 <sensorsReadAcc+0x2c>)
 8016216:	681b      	ldr	r3, [r3, #0]
 8016218:	2200      	movs	r2, #0
 801621a:	6879      	ldr	r1, [r7, #4]
 801621c:	4618      	mov	r0, r3
 801621e:	f7f3 fa4d 	bl	80096bc <xQueueReceive>
 8016222:	4603      	mov	r3, r0
 8016224:	2b01      	cmp	r3, #1
 8016226:	bf0c      	ite	eq
 8016228:	2301      	moveq	r3, #1
 801622a:	2300      	movne	r3, #0
 801622c:	b2db      	uxtb	r3, r3
}
 801622e:	4618      	mov	r0, r3
 8016230:	3708      	adds	r7, #8
 8016232:	46bd      	mov	sp, r7
 8016234:	bd80      	pop	{r7, pc}
 8016236:	bf00      	nop
 8016238:	20008690 	.word	0x20008690

0801623c <sensorsReadMag>:
/**/
bool sensorsReadMag(Axis3f *mag)
{
 801623c:	b580      	push	{r7, lr}
 801623e:	b082      	sub	sp, #8
 8016240:	af00      	add	r7, sp, #0
 8016242:	6078      	str	r0, [r7, #4]
	return (pdTRUE == xQueueReceive(magnetometerDataQueue, mag, 0));
 8016244:	4b08      	ldr	r3, [pc, #32]	; (8016268 <sensorsReadMag+0x2c>)
 8016246:	681b      	ldr	r3, [r3, #0]
 8016248:	2200      	movs	r2, #0
 801624a:	6879      	ldr	r1, [r7, #4]
 801624c:	4618      	mov	r0, r3
 801624e:	f7f3 fa35 	bl	80096bc <xQueueReceive>
 8016252:	4603      	mov	r3, r0
 8016254:	2b01      	cmp	r3, #1
 8016256:	bf0c      	ite	eq
 8016258:	2301      	moveq	r3, #1
 801625a:	2300      	movne	r3, #0
 801625c:	b2db      	uxtb	r3, r3
}
 801625e:	4618      	mov	r0, r3
 8016260:	3708      	adds	r7, #8
 8016262:	46bd      	mov	sp, r7
 8016264:	bd80      	pop	{r7, pc}
 8016266:	bf00      	nop
 8016268:	20008698 	.word	0x20008698

0801626c <sensorsReadBaro>:
/**/
bool sensorsReadBaro(baro_t *baro)
{
 801626c:	b580      	push	{r7, lr}
 801626e:	b082      	sub	sp, #8
 8016270:	af00      	add	r7, sp, #0
 8016272:	6078      	str	r0, [r7, #4]
	return (pdTRUE == xQueueReceive(barometerDataQueue, baro, 0));
 8016274:	4b08      	ldr	r3, [pc, #32]	; (8016298 <sensorsReadBaro+0x2c>)
 8016276:	681b      	ldr	r3, [r3, #0]
 8016278:	2200      	movs	r2, #0
 801627a:	6879      	ldr	r1, [r7, #4]
 801627c:	4618      	mov	r0, r3
 801627e:	f7f3 fa1d 	bl	80096bc <xQueueReceive>
 8016282:	4603      	mov	r3, r0
 8016284:	2b01      	cmp	r3, #1
 8016286:	bf0c      	ite	eq
 8016288:	2301      	moveq	r3, #1
 801628a:	2300      	movne	r3, #0
 801628c:	b2db      	uxtb	r3, r3
}
 801628e:	4618      	mov	r0, r3
 8016290:	3708      	adds	r7, #8
 8016292:	46bd      	mov	sp, r7
 8016294:	bd80      	pop	{r7, pc}
 8016296:	bf00      	nop
 8016298:	2000869c 	.word	0x2000869c

0801629c <sensorsInit>:

/*  */
void sensorsInit(void)
{
 801629c:	b580      	push	{r7, lr}
 801629e:	af00      	add	r7, sp, #0
	if (isInit) return;
 80162a0:	4b28      	ldr	r3, [pc, #160]	; (8016344 <sensorsInit+0xa8>)
 80162a2:	781b      	ldrb	r3, [r3, #0]
 80162a4:	2b00      	cmp	r3, #0
 80162a6:	d14b      	bne.n	8016340 <sensorsInit+0xa4>
	
	initBoardAlignment();
 80162a8:	f001 fe38 	bl	8017f1c <initBoardAlignment>

	isMPUPresent = gyroInit(GYRO_UPDATE_RATE);
 80162ac:	ed9f 0a26 	vldr	s0, [pc, #152]	; 8016348 <sensorsInit+0xac>
 80162b0:	f001 fd18 	bl	8017ce4 <gyroInit>
 80162b4:	4603      	mov	r3, r0
 80162b6:	461a      	mov	r2, r3
 80162b8:	4b24      	ldr	r3, [pc, #144]	; (801634c <sensorsInit+0xb0>)
 80162ba:	701a      	strb	r2, [r3, #0]
	isMPUPresent &= accInit(ACC_UPDATE_RATE);
 80162bc:	ed9f 0a22 	vldr	s0, [pc, #136]	; 8016348 <sensorsInit+0xac>
 80162c0:	f000 fff4 	bl	80172ac <accInit>
 80162c4:	4603      	mov	r3, r0
 80162c6:	4619      	mov	r1, r3
 80162c8:	4b20      	ldr	r3, [pc, #128]	; (801634c <sensorsInit+0xb0>)
 80162ca:	781b      	ldrb	r3, [r3, #0]
 80162cc:	461a      	mov	r2, r3
 80162ce:	460b      	mov	r3, r1
 80162d0:	4013      	ands	r3, r2
 80162d2:	2b00      	cmp	r3, #0
 80162d4:	bf14      	ite	ne
 80162d6:	2301      	movne	r3, #1
 80162d8:	2300      	moveq	r3, #0
 80162da:	b2da      	uxtb	r2, r3
 80162dc:	4b1b      	ldr	r3, [pc, #108]	; (801634c <sensorsInit+0xb0>)
 80162de:	701a      	strb	r2, [r3, #0]
	isBaroPresent = baroInit();
 80162e0:	f001 f916 	bl	8017510 <baroInit>
 80162e4:	4603      	mov	r3, r0
 80162e6:	461a      	mov	r2, r3
 80162e8:	4b19      	ldr	r3, [pc, #100]	; (8016350 <sensorsInit+0xb4>)
 80162ea:	701a      	strb	r2, [r3, #0]
	isMagPresent  = qmc5883lInit();
 80162ec:	f7fc f9f0 	bl	80126d0 <qmc5883lInit>
 80162f0:	4603      	mov	r3, r0
 80162f2:	461a      	mov	r2, r3
 80162f4:	4b17      	ldr	r3, [pc, #92]	; (8016354 <sensorsInit+0xb8>)
 80162f6:	701a      	strb	r2, [r3, #0]
	
	/**/
	accelerometerDataQueue = xQueueCreate(1, sizeof(Axis3f));
 80162f8:	2200      	movs	r2, #0
 80162fa:	210c      	movs	r1, #12
 80162fc:	2001      	movs	r0, #1
 80162fe:	f7f2 ff27 	bl	8009150 <xQueueGenericCreate>
 8016302:	4603      	mov	r3, r0
 8016304:	4a14      	ldr	r2, [pc, #80]	; (8016358 <sensorsInit+0xbc>)
 8016306:	6013      	str	r3, [r2, #0]
	gyroDataQueue = xQueueCreate(1, sizeof(Axis3f));
 8016308:	2200      	movs	r2, #0
 801630a:	210c      	movs	r1, #12
 801630c:	2001      	movs	r0, #1
 801630e:	f7f2 ff1f 	bl	8009150 <xQueueGenericCreate>
 8016312:	4603      	mov	r3, r0
 8016314:	4a11      	ldr	r2, [pc, #68]	; (801635c <sensorsInit+0xc0>)
 8016316:	6013      	str	r3, [r2, #0]
	magnetometerDataQueue = xQueueCreate(1, sizeof(Axis3f));
 8016318:	2200      	movs	r2, #0
 801631a:	210c      	movs	r1, #12
 801631c:	2001      	movs	r0, #1
 801631e:	f7f2 ff17 	bl	8009150 <xQueueGenericCreate>
 8016322:	4603      	mov	r3, r0
 8016324:	4a0e      	ldr	r2, [pc, #56]	; (8016360 <sensorsInit+0xc4>)
 8016326:	6013      	str	r3, [r2, #0]
	barometerDataQueue = xQueueCreate(1, sizeof(baro_t));
 8016328:	2200      	movs	r2, #0
 801632a:	2110      	movs	r1, #16
 801632c:	2001      	movs	r0, #1
 801632e:	f7f2 ff0f 	bl	8009150 <xQueueGenericCreate>
 8016332:	4603      	mov	r3, r0
 8016334:	4a0b      	ldr	r2, [pc, #44]	; (8016364 <sensorsInit+0xc8>)
 8016336:	6013      	str	r3, [r2, #0]
	
	isInit = true;
 8016338:	4b02      	ldr	r3, [pc, #8]	; (8016344 <sensorsInit+0xa8>)
 801633a:	2201      	movs	r2, #1
 801633c:	701a      	strb	r2, [r3, #0]
 801633e:	e000      	b.n	8016342 <sensorsInit+0xa6>
	if (isInit) return;
 8016340:	bf00      	nop
}
 8016342:	bd80      	pop	{r7, pc}
 8016344:	20008689 	.word	0x20008689
 8016348:	43fa0000 	.word	0x43fa0000
 801634c:	2000868a 	.word	0x2000868a
 8016350:	2000868c 	.word	0x2000868c
 8016354:	2000868b 	.word	0x2000868b
 8016358:	20008690 	.word	0x20008690
 801635c:	20008694 	.word	0x20008694
 8016360:	20008698 	.word	0x20008698
 8016364:	2000869c 	.word	0x2000869c

08016368 <sensorsTask>:

/**/
void sensorsTask(void *param)
{	
 8016368:	b580      	push	{r7, lr}
 801636a:	b084      	sub	sp, #16
 801636c:	af00      	add	r7, sp, #0
 801636e:	6078      	str	r0, [r7, #4]
	u32 tick = 0;
 8016370:	2300      	movs	r3, #0
 8016372:	60fb      	str	r3, [r7, #12]
	u32 lastWakeTime = getSysTickCnt();
 8016374:	f7ec f8e2 	bl	800253c <getSysTickCnt>
 8016378:	4603      	mov	r3, r0
 801637a:	60bb      	str	r3, [r7, #8]
	sensorsInit();		//
 801637c:	f7ff ff8e 	bl	801629c <sensorsInit>
	
	while (1)
	{
		vTaskDelayUntil(&lastWakeTime, F2T(RATE_1000_HZ));//1KHz
 8016380:	f107 0308 	add.w	r3, r7, #8
 8016384:	2101      	movs	r1, #1
 8016386:	4618      	mov	r0, r3
 8016388:	f7f3 fee2 	bl	800a150 <vTaskDelayUntil>
		if (isMPUPresent && RATE_DO_EXECUTE(GYRO_UPDATE_RATE, tick))
 801638c:	4b34      	ldr	r3, [pc, #208]	; (8016460 <sensorsTask+0xf8>)
 801638e:	781b      	ldrb	r3, [r3, #0]
 8016390:	2b00      	cmp	r3, #0
 8016392:	d007      	beq.n	80163a4 <sensorsTask+0x3c>
 8016394:	68fb      	ldr	r3, [r7, #12]
 8016396:	f003 0301 	and.w	r3, r3, #1
 801639a:	2b00      	cmp	r3, #0
 801639c:	d102      	bne.n	80163a4 <sensorsTask+0x3c>
		{
			gyroUpdate(&sensors.gyro);
 801639e:	4831      	ldr	r0, [pc, #196]	; (8016464 <sensorsTask+0xfc>)
 80163a0:	f001 fcd6 	bl	8017d50 <gyroUpdate>
		}

		if (isMPUPresent && RATE_DO_EXECUTE(ACC_UPDATE_RATE, tick))
 80163a4:	4b2e      	ldr	r3, [pc, #184]	; (8016460 <sensorsTask+0xf8>)
 80163a6:	781b      	ldrb	r3, [r3, #0]
 80163a8:	2b00      	cmp	r3, #0
 80163aa:	d007      	beq.n	80163bc <sensorsTask+0x54>
 80163ac:	68fb      	ldr	r3, [r7, #12]
 80163ae:	f003 0301 	and.w	r3, r3, #1
 80163b2:	2b00      	cmp	r3, #0
 80163b4:	d102      	bne.n	80163bc <sensorsTask+0x54>
		{
			accUpdate(&sensors.acc);
 80163b6:	482c      	ldr	r0, [pc, #176]	; (8016468 <sensorsTask+0x100>)
 80163b8:	f000 ffdc 	bl	8017374 <accUpdate>
		}
		
		if (isMagPresent && RATE_DO_EXECUTE(MAG_UPDATE_RATE, tick))
 80163bc:	4b2b      	ldr	r3, [pc, #172]	; (801646c <sensorsTask+0x104>)
 80163be:	781b      	ldrb	r3, [r3, #0]
 80163c0:	2b00      	cmp	r3, #0
 80163c2:	d00d      	beq.n	80163e0 <sensorsTask+0x78>
 80163c4:	68fa      	ldr	r2, [r7, #12]
 80163c6:	4b2a      	ldr	r3, [pc, #168]	; (8016470 <sensorsTask+0x108>)
 80163c8:	fba3 1302 	umull	r1, r3, r3, r2
 80163cc:	095b      	lsrs	r3, r3, #5
 80163ce:	2164      	movs	r1, #100	; 0x64
 80163d0:	fb01 f303 	mul.w	r3, r1, r3
 80163d4:	1ad3      	subs	r3, r2, r3
 80163d6:	2b00      	cmp	r3, #0
 80163d8:	d102      	bne.n	80163e0 <sensorsTask+0x78>
		{
			compassUpdate(&sensors.mag);
 80163da:	4826      	ldr	r0, [pc, #152]	; (8016474 <sensorsTask+0x10c>)
 80163dc:	f001 fa3a 	bl	8017854 <compassUpdate>
		}
		
		if (isBaroPresent && RATE_DO_EXECUTE(BARO_UPDATE_RATE, tick))
 80163e0:	4b25      	ldr	r3, [pc, #148]	; (8016478 <sensorsTask+0x110>)
 80163e2:	781b      	ldrb	r3, [r3, #0]
 80163e4:	2b00      	cmp	r3, #0
 80163e6:	d00e      	beq.n	8016406 <sensorsTask+0x9e>
 80163e8:	68f9      	ldr	r1, [r7, #12]
 80163ea:	4b24      	ldr	r3, [pc, #144]	; (801647c <sensorsTask+0x114>)
 80163ec:	fba3 2301 	umull	r2, r3, r3, r1
 80163f0:	091a      	lsrs	r2, r3, #4
 80163f2:	4613      	mov	r3, r2
 80163f4:	009b      	lsls	r3, r3, #2
 80163f6:	4413      	add	r3, r2
 80163f8:	009b      	lsls	r3, r3, #2
 80163fa:	1aca      	subs	r2, r1, r3
 80163fc:	2a00      	cmp	r2, #0
 80163fe:	d102      	bne.n	8016406 <sensorsTask+0x9e>
		{
			baroUpdate(&sensors.baro);
 8016400:	481f      	ldr	r0, [pc, #124]	; (8016480 <sensorsTask+0x118>)
 8016402:	f001 f989 	bl	8017718 <baroUpdate>
		}
		
		vTaskSuspendAll();	/**/
 8016406:	f7f3 ffb7 	bl	800a378 <vTaskSuspendAll>
		xQueueOverwrite(accelerometerDataQueue, &sensors.acc);
 801640a:	4b1e      	ldr	r3, [pc, #120]	; (8016484 <sensorsTask+0x11c>)
 801640c:	6818      	ldr	r0, [r3, #0]
 801640e:	2302      	movs	r3, #2
 8016410:	2200      	movs	r2, #0
 8016412:	4915      	ldr	r1, [pc, #84]	; (8016468 <sensorsTask+0x100>)
 8016414:	f7f2 ff2c 	bl	8009270 <xQueueGenericSend>
		xQueueOverwrite(gyroDataQueue, &sensors.gyro);
 8016418:	4b1b      	ldr	r3, [pc, #108]	; (8016488 <sensorsTask+0x120>)
 801641a:	6818      	ldr	r0, [r3, #0]
 801641c:	2302      	movs	r3, #2
 801641e:	2200      	movs	r2, #0
 8016420:	4910      	ldr	r1, [pc, #64]	; (8016464 <sensorsTask+0xfc>)
 8016422:	f7f2 ff25 	bl	8009270 <xQueueGenericSend>
		if (isMagPresent)
 8016426:	4b11      	ldr	r3, [pc, #68]	; (801646c <sensorsTask+0x104>)
 8016428:	781b      	ldrb	r3, [r3, #0]
 801642a:	2b00      	cmp	r3, #0
 801642c:	d006      	beq.n	801643c <sensorsTask+0xd4>
		{
			xQueueOverwrite(magnetometerDataQueue, &sensors.mag);
 801642e:	4b17      	ldr	r3, [pc, #92]	; (801648c <sensorsTask+0x124>)
 8016430:	6818      	ldr	r0, [r3, #0]
 8016432:	2302      	movs	r3, #2
 8016434:	2200      	movs	r2, #0
 8016436:	490f      	ldr	r1, [pc, #60]	; (8016474 <sensorsTask+0x10c>)
 8016438:	f7f2 ff1a 	bl	8009270 <xQueueGenericSend>
		}
		if (isBaroPresent)
 801643c:	4b0e      	ldr	r3, [pc, #56]	; (8016478 <sensorsTask+0x110>)
 801643e:	781b      	ldrb	r3, [r3, #0]
 8016440:	2b00      	cmp	r3, #0
 8016442:	d006      	beq.n	8016452 <sensorsTask+0xea>
		{
			xQueueOverwrite(barometerDataQueue, &sensors.baro);
 8016444:	4b12      	ldr	r3, [pc, #72]	; (8016490 <sensorsTask+0x128>)
 8016446:	6818      	ldr	r0, [r3, #0]
 8016448:	2302      	movs	r3, #2
 801644a:	2200      	movs	r2, #0
 801644c:	490c      	ldr	r1, [pc, #48]	; (8016480 <sensorsTask+0x118>)
 801644e:	f7f2 ff0f 	bl	8009270 <xQueueGenericSend>
		}
		xTaskResumeAll();
 8016452:	f7f3 ff9f 	bl	800a394 <xTaskResumeAll>

		tick++;
 8016456:	68fb      	ldr	r3, [r7, #12]
 8016458:	3301      	adds	r3, #1
 801645a:	60fb      	str	r3, [r7, #12]
		vTaskDelayUntil(&lastWakeTime, F2T(RATE_1000_HZ));//1KHz
 801645c:	e790      	b.n	8016380 <sensorsTask+0x18>
 801645e:	bf00      	nop
 8016460:	2000868a 	.word	0x2000868a
 8016464:	20009304 	.word	0x20009304
 8016468:	200092f8 	.word	0x200092f8
 801646c:	2000868b 	.word	0x2000868b
 8016470:	51eb851f 	.word	0x51eb851f
 8016474:	20009310 	.word	0x20009310
 8016478:	2000868c 	.word	0x2000868c
 801647c:	cccccccd 	.word	0xcccccccd
 8016480:	2000931c 	.word	0x2000931c
 8016484:	20008690 	.word	0x20008690
 8016488:	20008694 	.word	0x20008694
 801648c:	20008698 	.word	0x20008698
 8016490:	2000869c 	.word	0x2000869c

08016494 <sensorsAcquire>:
	}	
}

/**/
void sensorsAcquire(sensorData_t *sensors, const u32 tick)
{
 8016494:	b580      	push	{r7, lr}
 8016496:	b082      	sub	sp, #8
 8016498:	af00      	add	r7, sp, #0
 801649a:	6078      	str	r0, [r7, #4]
 801649c:	6039      	str	r1, [r7, #0]
	sensorsReadGyro(&sensors->gyro);
 801649e:	687b      	ldr	r3, [r7, #4]
 80164a0:	330c      	adds	r3, #12
 80164a2:	4618      	mov	r0, r3
 80164a4:	f7ff fe9a 	bl	80161dc <sensorsReadGyro>
	sensorsReadAcc(&sensors->acc);
 80164a8:	687b      	ldr	r3, [r7, #4]
 80164aa:	4618      	mov	r0, r3
 80164ac:	f7ff feae 	bl	801620c <sensorsReadAcc>
	sensorsReadMag(&sensors->mag);
 80164b0:	687b      	ldr	r3, [r7, #4]
 80164b2:	3318      	adds	r3, #24
 80164b4:	4618      	mov	r0, r3
 80164b6:	f7ff fec1 	bl	801623c <sensorsReadMag>
	sensorsReadBaro(&sensors->baro);
 80164ba:	687b      	ldr	r3, [r7, #4]
 80164bc:	3324      	adds	r3, #36	; 0x24
 80164be:	4618      	mov	r0, r3
 80164c0:	f7ff fed4 	bl	801626c <sensorsReadBaro>
}
 80164c4:	bf00      	nop
 80164c6:	3708      	adds	r7, #8
 80164c8:	46bd      	mov	sp, r7
 80164ca:	bd80      	pop	{r7, pc}

080164cc <sensorsIsMagPresent>:

bool sensorsIsMagPresent(void)
{
 80164cc:	b480      	push	{r7}
 80164ce:	af00      	add	r7, sp, #0
	return isMagPresent;
 80164d0:	4b03      	ldr	r3, [pc, #12]	; (80164e0 <sensorsIsMagPresent+0x14>)
 80164d2:	781b      	ldrb	r3, [r3, #0]
}
 80164d4:	4618      	mov	r0, r3
 80164d6:	46bd      	mov	sp, r7
 80164d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80164dc:	4770      	bx	lr
 80164de:	bf00      	nop
 80164e0:	2000868b 	.word	0x2000868b

080164e4 <stabilizerInit>:
state_t 		state;		/**/
control_t 		control;	/**/


void stabilizerInit(void)
{
 80164e4:	b580      	push	{r7, lr}
 80164e6:	af00      	add	r7, sp, #0
	if(isInit) return;
 80164e8:	4b07      	ldr	r3, [pc, #28]	; (8016508 <stabilizerInit+0x24>)
 80164ea:	781b      	ldrb	r3, [r3, #0]
 80164ec:	2b00      	cmp	r3, #0
 80164ee:	d109      	bne.n	8016504 <stabilizerInit+0x20>
	
	stateControlInit();		/*PID*/
 80164f0:	f000 f9ea 	bl	80168c8 <stateControlInit>
	powerControlInit();		/**/
 80164f4:	f7ff fd42 	bl	8015f7c <powerControlInit>
	imuInit();				/**/
 80164f8:	f7fe fb2a 	bl	8014b50 <imuInit>
	isInit = true;
 80164fc:	4b02      	ldr	r3, [pc, #8]	; (8016508 <stabilizerInit+0x24>)
 80164fe:	2201      	movs	r2, #1
 8016500:	701a      	strb	r2, [r3, #0]
 8016502:	e000      	b.n	8016506 <stabilizerInit+0x22>
	if(isInit) return;
 8016504:	bf00      	nop
}
 8016506:	bd80      	pop	{r7, pc}
 8016508:	200086a0 	.word	0x200086a0

0801650c <stabilizerTask>:

void stabilizerTask(void* param)
{
 801650c:	b580      	push	{r7, lr}
 801650e:	b086      	sub	sp, #24
 8016510:	af02      	add	r7, sp, #8
 8016512:	6078      	str	r0, [r7, #4]
	u32 tick = 0;
 8016514:	2300      	movs	r3, #0
 8016516:	60fb      	str	r3, [r7, #12]
	u32 lastWakeTime = getSysTickCnt();
 8016518:	f7ec f810 	bl	800253c <getSysTickCnt>
 801651c:	4603      	mov	r3, r0
 801651e:	60bb      	str	r3, [r7, #8]
	
	//
	while(!gyroIsCalibrationComplete())
 8016520:	e005      	b.n	801652e <stabilizerTask+0x22>
	{
		vTaskDelayUntil(&lastWakeTime, M2T(1));
 8016522:	f107 0308 	add.w	r3, r7, #8
 8016526:	2101      	movs	r1, #1
 8016528:	4618      	mov	r0, r3
 801652a:	f7f3 fe11 	bl	800a150 <vTaskDelayUntil>
	while(!gyroIsCalibrationComplete())
 801652e:	f001 fb01 	bl	8017b34 <gyroIsCalibrationComplete>
 8016532:	4603      	mov	r3, r0
 8016534:	f083 0301 	eor.w	r3, r3, #1
 8016538:	b2db      	uxtb	r3, r3
 801653a:	2b00      	cmp	r3, #0
 801653c:	d1f1      	bne.n	8016522 <stabilizerTask+0x16>
	}
	
	while(1) 
	{
		//1KHz
		vTaskDelayUntil(&lastWakeTime, F2T(RATE_1000_HZ));	
 801653e:	f107 0308 	add.w	r3, r7, #8
 8016542:	2101      	movs	r1, #1
 8016544:	4618      	mov	r0, r3
 8016546:	f7f3 fe03 	bl	800a150 <vTaskDelayUntil>
		
		//
		if (RATE_DO_EXECUTE(MAIN_LOOP_RATE, tick))
 801654a:	68fb      	ldr	r3, [r7, #12]
 801654c:	f003 0301 	and.w	r3, r3, #1
 8016550:	2b00      	cmp	r3, #0
 8016552:	d103      	bne.n	801655c <stabilizerTask+0x50>
		{
			sensorsAcquire(&sensorData, tick);				
 8016554:	68f9      	ldr	r1, [r7, #12]
 8016556:	481c      	ldr	r0, [pc, #112]	; (80165c8 <stabilizerTask+0xbc>)
 8016558:	f7ff ff9c 	bl	8016494 <sensorsAcquire>
		}
		
		//
		if (RATE_DO_EXECUTE(ATTITUDE_ESTIMAT_RATE, tick))
 801655c:	68fb      	ldr	r3, [r7, #12]
 801655e:	f003 0301 	and.w	r3, r3, #1
 8016562:	2b00      	cmp	r3, #0
 8016564:	d105      	bne.n	8016572 <stabilizerTask+0x66>
		{
			imuUpdateAttitude(&sensorData, &state, ATTITUDE_ESTIMAT_DT);				
 8016566:	ed9f 0a19 	vldr	s0, [pc, #100]	; 80165cc <stabilizerTask+0xc0>
 801656a:	4919      	ldr	r1, [pc, #100]	; (80165d0 <stabilizerTask+0xc4>)
 801656c:	4816      	ldr	r0, [pc, #88]	; (80165c8 <stabilizerTask+0xbc>)
 801656e:	f7fe ffcb 	bl	8015508 <imuUpdateAttitude>
		}
		
		//
		if (RATE_DO_EXECUTE(POSITION_ESTIMAT_RATE, tick))
 8016572:	68fb      	ldr	r3, [r7, #12]
 8016574:	f003 0301 	and.w	r3, r3, #1
 8016578:	2b00      	cmp	r3, #0
 801657a:	d105      	bne.n	8016588 <stabilizerTask+0x7c>
		{  	
			updatePositionEstimator(&sensorData, &state, POSITION_ESTIMAT_DT);
 801657c:	ed9f 0a13 	vldr	s0, [pc, #76]	; 80165cc <stabilizerTask+0xc0>
 8016580:	4913      	ldr	r1, [pc, #76]	; (80165d0 <stabilizerTask+0xc4>)
 8016582:	4811      	ldr	r0, [pc, #68]	; (80165c8 <stabilizerTask+0xbc>)
 8016584:	f7ff fc84 	bl	8015e90 <updatePositionEstimator>
		}
		
		//
		if (RATE_DO_EXECUTE(MAIN_LOOP_RATE, tick))
 8016588:	68fb      	ldr	r3, [r7, #12]
 801658a:	f003 0301 	and.w	r3, r3, #1
 801658e:	2b00      	cmp	r3, #0
 8016590:	d105      	bne.n	801659e <stabilizerTask+0x92>
		{
			commanderGetSetpoint(&state, &setpoint);
 8016592:	4910      	ldr	r1, [pc, #64]	; (80165d4 <stabilizerTask+0xc8>)
 8016594:	480e      	ldr	r0, [pc, #56]	; (80165d0 <stabilizerTask+0xc4>)
 8016596:	f7fd f9df 	bl	8013958 <commanderGetSetpoint>
			updateArmingStatus();
 801659a:	f7fe f84f 	bl	801463c <updateArmingStatus>
		}
		
		//PID
		stateControl(&sensorData, &state, &setpoint, &control, tick);
 801659e:	68fb      	ldr	r3, [r7, #12]
 80165a0:	9300      	str	r3, [sp, #0]
 80165a2:	4b0d      	ldr	r3, [pc, #52]	; (80165d8 <stabilizerTask+0xcc>)
 80165a4:	4a0b      	ldr	r2, [pc, #44]	; (80165d4 <stabilizerTask+0xc8>)
 80165a6:	490a      	ldr	r1, [pc, #40]	; (80165d0 <stabilizerTask+0xc4>)
 80165a8:	4807      	ldr	r0, [pc, #28]	; (80165c8 <stabilizerTask+0xbc>)
 80165aa:	f000 f993 	bl	80168d4 <stateControl>
		
		//500Hz
		if (RATE_DO_EXECUTE(MAIN_LOOP_RATE, tick))
 80165ae:	68fb      	ldr	r3, [r7, #12]
 80165b0:	f003 0301 	and.w	r3, r3, #1
 80165b4:	2b00      	cmp	r3, #0
 80165b6:	d102      	bne.n	80165be <stabilizerTask+0xb2>
		{
			powerControl(&control);
 80165b8:	4807      	ldr	r0, [pc, #28]	; (80165d8 <stabilizerTask+0xcc>)
 80165ba:	f7ff fce5 	bl	8015f88 <powerControl>
		}
		
		tick++;
 80165be:	68fb      	ldr	r3, [r7, #12]
 80165c0:	3301      	adds	r3, #1
 80165c2:	60fb      	str	r3, [r7, #12]
		vTaskDelayUntil(&lastWakeTime, F2T(RATE_1000_HZ));	
 80165c4:	e7bb      	b.n	801653e <stabilizerTask+0x32>
 80165c6:	bf00      	nop
 80165c8:	200093c8 	.word	0x200093c8
 80165cc:	3b03126f 	.word	0x3b03126f
 80165d0:	20009388 	.word	0x20009388
 80165d4:	2000933c 	.word	0x2000933c
 80165d8:	2000932c 	.word	0x2000932c

080165dc <allPidInit>:
attitude_t rateDesired;

PidObject pid[PID_NUM];

static void allPidInit(void)
{
 80165dc:	b580      	push	{r7, lr}
 80165de:	b0a0      	sub	sp, #128	; 0x80
 80165e0:	af00      	add	r7, sp, #0
	//pid
	pidInit_t pidParam[PID_NUM];
	for (int i = 0; i < PID_NUM; i++)
 80165e2:	2300      	movs	r3, #0
 80165e4:	67fb      	str	r3, [r7, #124]	; 0x7c
 80165e6:	e04d      	b.n	8016684 <allPidInit+0xa8>
	{
		pidParam[i].kp = configParam.pid[i].kp / 100.0f;
 80165e8:	49a2      	ldr	r1, [pc, #648]	; (8016874 <allPidInit+0x298>)
 80165ea:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80165ec:	4613      	mov	r3, r2
 80165ee:	005b      	lsls	r3, r3, #1
 80165f0:	4413      	add	r3, r2
 80165f2:	009b      	lsls	r3, r3, #2
 80165f4:	440b      	add	r3, r1
 80165f6:	3304      	adds	r3, #4
 80165f8:	ed93 7a00 	vldr	s14, [r3]
 80165fc:	eddf 6a9e 	vldr	s13, [pc, #632]	; 8016878 <allPidInit+0x29c>
 8016600:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8016604:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8016606:	4613      	mov	r3, r2
 8016608:	005b      	lsls	r3, r3, #1
 801660a:	4413      	add	r3, r2
 801660c:	009b      	lsls	r3, r3, #2
 801660e:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8016612:	4413      	add	r3, r2
 8016614:	3b7c      	subs	r3, #124	; 0x7c
 8016616:	edc3 7a00 	vstr	s15, [r3]
		pidParam[i].ki = configParam.pid[i].ki / 100.0f;
 801661a:	4996      	ldr	r1, [pc, #600]	; (8016874 <allPidInit+0x298>)
 801661c:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 801661e:	4613      	mov	r3, r2
 8016620:	005b      	lsls	r3, r3, #1
 8016622:	4413      	add	r3, r2
 8016624:	009b      	lsls	r3, r3, #2
 8016626:	440b      	add	r3, r1
 8016628:	3308      	adds	r3, #8
 801662a:	ed93 7a00 	vldr	s14, [r3]
 801662e:	eddf 6a92 	vldr	s13, [pc, #584]	; 8016878 <allPidInit+0x29c>
 8016632:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8016636:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8016638:	4613      	mov	r3, r2
 801663a:	005b      	lsls	r3, r3, #1
 801663c:	4413      	add	r3, r2
 801663e:	009b      	lsls	r3, r3, #2
 8016640:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8016644:	4413      	add	r3, r2
 8016646:	3b78      	subs	r3, #120	; 0x78
 8016648:	edc3 7a00 	vstr	s15, [r3]
		pidParam[i].kd = configParam.pid[i].kd / 1000.0f;
 801664c:	4989      	ldr	r1, [pc, #548]	; (8016874 <allPidInit+0x298>)
 801664e:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8016650:	4613      	mov	r3, r2
 8016652:	005b      	lsls	r3, r3, #1
 8016654:	4413      	add	r3, r2
 8016656:	009b      	lsls	r3, r3, #2
 8016658:	440b      	add	r3, r1
 801665a:	330c      	adds	r3, #12
 801665c:	ed93 7a00 	vldr	s14, [r3]
 8016660:	eddf 6a86 	vldr	s13, [pc, #536]	; 801687c <allPidInit+0x2a0>
 8016664:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8016668:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 801666a:	4613      	mov	r3, r2
 801666c:	005b      	lsls	r3, r3, #1
 801666e:	4413      	add	r3, r2
 8016670:	009b      	lsls	r3, r3, #2
 8016672:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8016676:	4413      	add	r3, r2
 8016678:	3b74      	subs	r3, #116	; 0x74
 801667a:	edc3 7a00 	vstr	s15, [r3]
	for (int i = 0; i < PID_NUM; i++)
 801667e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8016680:	3301      	adds	r3, #1
 8016682:	67fb      	str	r3, [r7, #124]	; 0x7c
 8016684:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8016686:	2b09      	cmp	r3, #9
 8016688:	ddae      	ble.n	80165e8 <allPidInit+0xc>
	}
	
	//PIDroll\pitch\yaw
	pidInit(&pid[RATE_ROLL], pidParam[RATE_ROLL].kp, pidParam[RATE_ROLL].ki, pidParam[RATE_ROLL].kd, 
 801668a:	edd7 7a01 	vldr	s15, [r7, #4]
 801668e:	ed97 7a02 	vldr	s14, [r7, #8]
 8016692:	edd7 6a03 	vldr	s13, [r7, #12]
 8016696:	ed9f 3a7a 	vldr	s6, [pc, #488]	; 8016880 <allPidInit+0x2a4>
 801669a:	2101      	movs	r1, #1
 801669c:	eddf 2a79 	vldr	s5, [pc, #484]	; 8016884 <allPidInit+0x2a8>
 80166a0:	ed9f 2a79 	vldr	s4, [pc, #484]	; 8016888 <allPidInit+0x2ac>
 80166a4:	eddf 1a79 	vldr	s3, [pc, #484]	; 801688c <allPidInit+0x2b0>
 80166a8:	eeb0 1a66 	vmov.f32	s2, s13
 80166ac:	eef0 0a47 	vmov.f32	s1, s14
 80166b0:	eeb0 0a67 	vmov.f32	s0, s15
 80166b4:	4876      	ldr	r0, [pc, #472]	; (8016890 <allPidInit+0x2b4>)
 80166b6:	f7fe ff8f 	bl	80155d8 <pidInit>
		PID_RATE_ROLL_INTEGRATION_LIMIT, PID_RATE_ROLL_OUTPUT_LIMIT, RATE_PID_DT, true, PID_RATE_LPF_CUTOFF_FREQ);
	pidInit(&pid[RATE_PITCH], pidParam[RATE_PITCH].kp, pidParam[RATE_PITCH].ki, pidParam[RATE_PITCH].kd, 
 80166ba:	edd7 7a04 	vldr	s15, [r7, #16]
 80166be:	ed97 7a05 	vldr	s14, [r7, #20]
 80166c2:	edd7 6a06 	vldr	s13, [r7, #24]
 80166c6:	ed9f 3a6e 	vldr	s6, [pc, #440]	; 8016880 <allPidInit+0x2a4>
 80166ca:	2101      	movs	r1, #1
 80166cc:	eddf 2a6d 	vldr	s5, [pc, #436]	; 8016884 <allPidInit+0x2a8>
 80166d0:	ed9f 2a6d 	vldr	s4, [pc, #436]	; 8016888 <allPidInit+0x2ac>
 80166d4:	eddf 1a6d 	vldr	s3, [pc, #436]	; 801688c <allPidInit+0x2b0>
 80166d8:	eeb0 1a66 	vmov.f32	s2, s13
 80166dc:	eef0 0a47 	vmov.f32	s1, s14
 80166e0:	eeb0 0a67 	vmov.f32	s0, s15
 80166e4:	486b      	ldr	r0, [pc, #428]	; (8016894 <allPidInit+0x2b8>)
 80166e6:	f7fe ff77 	bl	80155d8 <pidInit>
		PID_RATE_PITCH_INTEGRATION_LIMIT, PID_RATE_PITCH_OUTPUT_LIMIT, RATE_PID_DT, true, PID_RATE_LPF_CUTOFF_FREQ);
	pidInit(&pid[RATE_YAW], pidParam[RATE_YAW].kp, pidParam[RATE_YAW].ki, pidParam[RATE_YAW].kd, 
 80166ea:	edd7 7a07 	vldr	s15, [r7, #28]
 80166ee:	ed97 7a08 	vldr	s14, [r7, #32]
 80166f2:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 80166f6:	ed9f 3a62 	vldr	s6, [pc, #392]	; 8016880 <allPidInit+0x2a4>
 80166fa:	2101      	movs	r1, #1
 80166fc:	eddf 2a61 	vldr	s5, [pc, #388]	; 8016884 <allPidInit+0x2a8>
 8016700:	ed9f 2a65 	vldr	s4, [pc, #404]	; 8016898 <allPidInit+0x2bc>
 8016704:	eddf 1a5c 	vldr	s3, [pc, #368]	; 8016878 <allPidInit+0x29c>
 8016708:	eeb0 1a66 	vmov.f32	s2, s13
 801670c:	eef0 0a47 	vmov.f32	s1, s14
 8016710:	eeb0 0a67 	vmov.f32	s0, s15
 8016714:	4861      	ldr	r0, [pc, #388]	; (801689c <allPidInit+0x2c0>)
 8016716:	f7fe ff5f 	bl	80155d8 <pidInit>
		PID_RATE_YAW_INTEGRATION_LIMIT, PID_RATE_YAW_OUTPUT_LIMIT, RATE_PID_DT, true, PID_RATE_LPF_CUTOFF_FREQ);
	
	//PIDroll\pitch\yaw
	pidInit(&pid[ANGLE_ROLL], pidParam[ANGLE_ROLL].kp, pidParam[ANGLE_ROLL].ki, pidParam[ANGLE_ROLL].kd, 
 801671a:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 801671e:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8016722:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 8016726:	ed9f 3a5e 	vldr	s6, [pc, #376]	; 80168a0 <allPidInit+0x2c4>
 801672a:	2100      	movs	r1, #0
 801672c:	eddf 2a55 	vldr	s5, [pc, #340]	; 8016884 <allPidInit+0x2a8>
 8016730:	ed9f 2a59 	vldr	s4, [pc, #356]	; 8016898 <allPidInit+0x2bc>
 8016734:	eddf 1a5a 	vldr	s3, [pc, #360]	; 80168a0 <allPidInit+0x2c4>
 8016738:	eeb0 1a66 	vmov.f32	s2, s13
 801673c:	eef0 0a47 	vmov.f32	s1, s14
 8016740:	eeb0 0a67 	vmov.f32	s0, s15
 8016744:	4857      	ldr	r0, [pc, #348]	; (80168a4 <allPidInit+0x2c8>)
 8016746:	f7fe ff47 	bl	80155d8 <pidInit>
		0, PID_ANGLE_ROLL_OUTPUT_LIMIT, ANGLE_PID_DT, false, 0);
	pidInit(&pid[ANGLE_PITCH], pidParam[ANGLE_PITCH].kp, pidParam[ANGLE_PITCH].ki, pidParam[ANGLE_PITCH].kd, 
 801674a:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 801674e:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8016752:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 8016756:	ed9f 3a52 	vldr	s6, [pc, #328]	; 80168a0 <allPidInit+0x2c4>
 801675a:	2100      	movs	r1, #0
 801675c:	eddf 2a49 	vldr	s5, [pc, #292]	; 8016884 <allPidInit+0x2a8>
 8016760:	ed9f 2a4d 	vldr	s4, [pc, #308]	; 8016898 <allPidInit+0x2bc>
 8016764:	eddf 1a4e 	vldr	s3, [pc, #312]	; 80168a0 <allPidInit+0x2c4>
 8016768:	eeb0 1a66 	vmov.f32	s2, s13
 801676c:	eef0 0a47 	vmov.f32	s1, s14
 8016770:	eeb0 0a67 	vmov.f32	s0, s15
 8016774:	484c      	ldr	r0, [pc, #304]	; (80168a8 <allPidInit+0x2cc>)
 8016776:	f7fe ff2f 	bl	80155d8 <pidInit>
		0, PID_ANGLE_PITCH_OUTPUT_LIMIT, ANGLE_PID_DT, false, 0);
	pidInit(&pid[ANGLE_YAW], pidParam[ANGLE_YAW].kp, pidParam[ANGLE_YAW].ki, pidParam[ANGLE_YAW].kd, 
 801677a:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 801677e:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8016782:	edd7 6a12 	vldr	s13, [r7, #72]	; 0x48
 8016786:	ed9f 3a46 	vldr	s6, [pc, #280]	; 80168a0 <allPidInit+0x2c4>
 801678a:	2100      	movs	r1, #0
 801678c:	eddf 2a3d 	vldr	s5, [pc, #244]	; 8016884 <allPidInit+0x2a8>
 8016790:	ed9f 2a46 	vldr	s4, [pc, #280]	; 80168ac <allPidInit+0x2d0>
 8016794:	eddf 1a42 	vldr	s3, [pc, #264]	; 80168a0 <allPidInit+0x2c4>
 8016798:	eeb0 1a66 	vmov.f32	s2, s13
 801679c:	eef0 0a47 	vmov.f32	s1, s14
 80167a0:	eeb0 0a67 	vmov.f32	s0, s15
 80167a4:	4842      	ldr	r0, [pc, #264]	; (80168b0 <allPidInit+0x2d4>)
 80167a6:	f7fe ff17 	bl	80155d8 <pidInit>
		0, PID_ANGLE_YAW_OUTPUT_LIMIT, ANGLE_PID_DT, false, 0);
	
	//ZPID
	pidInit(&pid[VELOCITY_Z], pidParam[VELOCITY_Z].kp, pidParam[VELOCITY_Z].ki, pidParam[VELOCITY_Z].kd,
 80167aa:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 80167ae:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 80167b2:	edd7 6a15 	vldr	s13, [r7, #84]	; 0x54
 80167b6:	eeb2 3a0e 	vmov.f32	s6, #46	; 0x41700000  15.0
 80167ba:	2101      	movs	r1, #1
 80167bc:	eddf 2a31 	vldr	s5, [pc, #196]	; 8016884 <allPidInit+0x2a8>
 80167c0:	ed9f 2a3c 	vldr	s4, [pc, #240]	; 80168b4 <allPidInit+0x2d8>
 80167c4:	eddf 1a30 	vldr	s3, [pc, #192]	; 8016888 <allPidInit+0x2ac>
 80167c8:	eeb0 1a66 	vmov.f32	s2, s13
 80167cc:	eef0 0a47 	vmov.f32	s1, s14
 80167d0:	eeb0 0a67 	vmov.f32	s0, s15
 80167d4:	4838      	ldr	r0, [pc, #224]	; (80168b8 <allPidInit+0x2dc>)
 80167d6:	f7fe feff 	bl	80155d8 <pidInit>
		PID_VZ_INTEGRATION_LIMIT, PID_VZ_OUTPUT_LIMIT, VELOCITY_PID_DT, true, PID_VZ_LPF_CUTOFF_FREQ);
	//ZPID
	pidInit(&pid[POSHOLD_Z], pidParam[POSHOLD_Z].kp, pidParam[POSHOLD_Z].ki, pidParam[POSHOLD_Z].kd, 
 80167da:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80167de:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 80167e2:	edd7 6a18 	vldr	s13, [r7, #96]	; 0x60
 80167e6:	ed9f 3a2e 	vldr	s6, [pc, #184]	; 80168a0 <allPidInit+0x2c4>
 80167ea:	2100      	movs	r1, #0
 80167ec:	eddf 2a25 	vldr	s5, [pc, #148]	; 8016884 <allPidInit+0x2a8>
 80167f0:	ed9f 2a2e 	vldr	s4, [pc, #184]	; 80168ac <allPidInit+0x2d0>
 80167f4:	eddf 1a2a 	vldr	s3, [pc, #168]	; 80168a0 <allPidInit+0x2c4>
 80167f8:	eeb0 1a66 	vmov.f32	s2, s13
 80167fc:	eef0 0a47 	vmov.f32	s1, s14
 8016800:	eeb0 0a67 	vmov.f32	s0, s15
 8016804:	482d      	ldr	r0, [pc, #180]	; (80168bc <allPidInit+0x2e0>)
 8016806:	f7fe fee7 	bl	80155d8 <pidInit>
		0, PID_POS_OUTPUT_LIMIT, POSITION_PID_DT, false, 0);
		
	//XYPID
	pidInit(&pid[VELOCITY_XY], pidParam[VELOCITY_XY].kp, pidParam[VELOCITY_XY].ki, pidParam[VELOCITY_XY].kd, 
 801680a:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 801680e:	ed97 7a1a 	vldr	s14, [r7, #104]	; 0x68
 8016812:	edd7 6a1b 	vldr	s13, [r7, #108]	; 0x6c
 8016816:	ed9f 3a22 	vldr	s6, [pc, #136]	; 80168a0 <allPidInit+0x2c4>
 801681a:	2100      	movs	r1, #0
 801681c:	eddf 2a19 	vldr	s5, [pc, #100]	; 8016884 <allPidInit+0x2a8>
 8016820:	eeb3 2a0e 	vmov.f32	s4, #62	; 0x41f00000  30.0
 8016824:	eddf 1a1c 	vldr	s3, [pc, #112]	; 8016898 <allPidInit+0x2bc>
 8016828:	eeb0 1a66 	vmov.f32	s2, s13
 801682c:	eef0 0a47 	vmov.f32	s1, s14
 8016830:	eeb0 0a67 	vmov.f32	s0, s15
 8016834:	4822      	ldr	r0, [pc, #136]	; (80168c0 <allPidInit+0x2e4>)
 8016836:	f7fe fecf 	bl	80155d8 <pidInit>
		PID_VXY_INTEGRATION_LIMIT, PID_VXY_OUTPUT_LIMIT, VELOCITY_PID_DT, false, 0);
	//XYPID 
	pidInit(&pid[POSHOLD_XY], pidParam[POSHOLD_XY].kp, pidParam[POSHOLD_XY].ki, pidParam[POSHOLD_XY].kd, 
 801683a:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 801683e:	ed97 7a1d 	vldr	s14, [r7, #116]	; 0x74
 8016842:	edd7 6a1e 	vldr	s13, [r7, #120]	; 0x78
 8016846:	ed9f 3a16 	vldr	s6, [pc, #88]	; 80168a0 <allPidInit+0x2c4>
 801684a:	2100      	movs	r1, #0
 801684c:	eddf 2a0d 	vldr	s5, [pc, #52]	; 8016884 <allPidInit+0x2a8>
 8016850:	ed9f 2a16 	vldr	s4, [pc, #88]	; 80168ac <allPidInit+0x2d0>
 8016854:	eddf 1a12 	vldr	s3, [pc, #72]	; 80168a0 <allPidInit+0x2c4>
 8016858:	eeb0 1a66 	vmov.f32	s2, s13
 801685c:	eef0 0a47 	vmov.f32	s1, s14
 8016860:	eeb0 0a67 	vmov.f32	s0, s15
 8016864:	4817      	ldr	r0, [pc, #92]	; (80168c4 <allPidInit+0x2e8>)
 8016866:	f7fe feb7 	bl	80155d8 <pidInit>
		0, PID_POS_OUTPUT_LIMIT, POSITION_PID_DT, false, 0);
}
 801686a:	bf00      	nop
 801686c:	3780      	adds	r7, #128	; 0x80
 801686e:	46bd      	mov	sp, r7
 8016870:	bd80      	pop	{r7, pc}
 8016872:	bf00      	nop
 8016874:	200090d4 	.word	0x200090d4
 8016878:	42c80000 	.word	0x42c80000
 801687c:	447a0000 	.word	0x447a0000
 8016880:	42a00000 	.word	0x42a00000
 8016884:	3b03126f 	.word	0x3b03126f
 8016888:	43fa0000 	.word	0x43fa0000
 801688c:	43480000 	.word	0x43480000
 8016890:	2000940c 	.word	0x2000940c
 8016894:	20009464 	.word	0x20009464
 8016898:	43960000 	.word	0x43960000
 801689c:	200094bc 	.word	0x200094bc
 80168a0:	00000000 	.word	0x00000000
 80168a4:	20009514 	.word	0x20009514
 80168a8:	2000956c 	.word	0x2000956c
 80168ac:	43160000 	.word	0x43160000
 80168b0:	200095c4 	.word	0x200095c4
 80168b4:	44480000 	.word	0x44480000
 80168b8:	2000961c 	.word	0x2000961c
 80168bc:	20009674 	.word	0x20009674
 80168c0:	200096cc 	.word	0x200096cc
 80168c4:	20009724 	.word	0x20009724

080168c8 <stateControlInit>:

void stateControlInit(void)
{
 80168c8:	b580      	push	{r7, lr}
 80168ca:	af00      	add	r7, sp, #0
	allPidInit();
 80168cc:	f7ff fe86 	bl	80165dc <allPidInit>
}
 80168d0:	bf00      	nop
 80168d2:	bd80      	pop	{r7, pc}

080168d4 <stateControl>:

//
void stateControl(const sensorData_t *sensorData, const state_t *state, setpoint_t *setpoint, control_t *control, const u32 tick)
{
 80168d4:	b580      	push	{r7, lr}
 80168d6:	b086      	sub	sp, #24
 80168d8:	af00      	add	r7, sp, #0
 80168da:	60f8      	str	r0, [r7, #12]
 80168dc:	60b9      	str	r1, [r7, #8]
 80168de:	607a      	str	r2, [r7, #4]
 80168e0:	603b      	str	r3, [r7, #0]
	//PID
	if (RATE_DO_EXECUTE(POSITION_PID_RATE, tick))
 80168e2:	6a3b      	ldr	r3, [r7, #32]
 80168e4:	f003 0301 	and.w	r3, r3, #1
 80168e8:	2b00      	cmp	r3, #0
 80168ea:	d116      	bne.n	801691a <stateControl+0x46>
	{
		//Z
		if (setpoint->mode.z == modeAbs)
 80168ec:	687b      	ldr	r3, [r7, #4]
 80168ee:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80168f2:	2b01      	cmp	r3, #1
 80168f4:	d111      	bne.n	801691a <stateControl+0x46>
		{
			setpoint->velocity.z = pidUpdate(&pid[POSHOLD_Z], setpoint->position.z - state->position.z);
 80168f6:	687b      	ldr	r3, [r7, #4]
 80168f8:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 80168fc:	68bb      	ldr	r3, [r7, #8]
 80168fe:	edd3 7a07 	vldr	s15, [r3, #28]
 8016902:	ee77 7a67 	vsub.f32	s15, s14, s15
 8016906:	eeb0 0a67 	vmov.f32	s0, s15
 801690a:	489c      	ldr	r0, [pc, #624]	; (8016b7c <stateControl+0x2a8>)
 801690c:	f7fe fece 	bl	80156ac <pidUpdate>
 8016910:	eef0 7a40 	vmov.f32	s15, s0
 8016914:	687b      	ldr	r3, [r7, #4]
 8016916:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
		}
		//XY
	}
	
	//PID
	if (RATE_DO_EXECUTE(VELOCITY_PID_RATE, tick))
 801691a:	6a3b      	ldr	r3, [r7, #32]
 801691c:	f003 0301 	and.w	r3, r3, #1
 8016920:	2b00      	cmp	r3, #0
 8016922:	d125      	bne.n	8016970 <stateControl+0x9c>
	{
		//Z
		if (setpoint->mode.z != modeDisable)
 8016924:	687b      	ldr	r3, [r7, #4]
 8016926:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801692a:	2b00      	cmp	r3, #0
 801692c:	d020      	beq.n	8016970 <stateControl+0x9c>
		{
			altThrustAdj = pidUpdate(&pid[VELOCITY_Z], setpoint->velocity.z - state->velocity.z);
 801692e:	687b      	ldr	r3, [r7, #4]
 8016930:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 8016934:	68bb      	ldr	r3, [r7, #8]
 8016936:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 801693a:	ee77 7a67 	vsub.f32	s15, s14, s15
 801693e:	eeb0 0a67 	vmov.f32	s0, s15
 8016942:	488f      	ldr	r0, [pc, #572]	; (8016b80 <stateControl+0x2ac>)
 8016944:	f7fe feb2 	bl	80156ac <pidUpdate>
 8016948:	eef0 7a40 	vmov.f32	s15, s0
 801694c:	4b8d      	ldr	r3, [pc, #564]	; (8016b84 <stateControl+0x2b0>)
 801694e:	edc3 7a00 	vstr	s15, [r3]
			
			altHoldThrust = altThrustAdj + commanderGetALtHoldThrottle();
 8016952:	f7fd f9f3 	bl	8013d3c <commanderGetALtHoldThrottle>
 8016956:	4603      	mov	r3, r0
 8016958:	ee07 3a90 	vmov	s15, r3
 801695c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8016960:	4b88      	ldr	r3, [pc, #544]	; (8016b84 <stateControl+0x2b0>)
 8016962:	edd3 7a00 	vldr	s15, [r3]
 8016966:	ee77 7a27 	vadd.f32	s15, s14, s15
 801696a:	4b87      	ldr	r3, [pc, #540]	; (8016b88 <stateControl+0x2b4>)
 801696c:	edc3 7a00 	vstr	s15, [r3]
		}
		//XY
	}
	
	//PID
	if (RATE_DO_EXECUTE(ANGLE_PID_RATE, tick))
 8016970:	6a3b      	ldr	r3, [r7, #32]
 8016972:	f003 0301 	and.w	r3, r3, #1
 8016976:	2b00      	cmp	r3, #0
 8016978:	f040 8089 	bne.w	8016a8e <stateControl+0x1ba>
	{
		if (setpoint->mode.x == modeDisable || setpoint->mode.y == modeDisable) 
 801697c:	687b      	ldr	r3, [r7, #4]
 801697e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8016982:	2b00      	cmp	r3, #0
 8016984:	d004      	beq.n	8016990 <stateControl+0xbc>
 8016986:	687b      	ldr	r3, [r7, #4]
 8016988:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 801698c:	2b00      	cmp	r3, #0
 801698e:	d107      	bne.n	80169a0 <stateControl+0xcc>
		{
			attitudeDesired.roll = setpoint->attitude.roll;
 8016990:	687b      	ldr	r3, [r7, #4]
 8016992:	685b      	ldr	r3, [r3, #4]
 8016994:	4a7d      	ldr	r2, [pc, #500]	; (8016b8c <stateControl+0x2b8>)
 8016996:	6053      	str	r3, [r2, #4]
			attitudeDesired.pitch = setpoint->attitude.pitch;
 8016998:	687b      	ldr	r3, [r7, #4]
 801699a:	689b      	ldr	r3, [r3, #8]
 801699c:	4a7b      	ldr	r2, [pc, #492]	; (8016b8c <stateControl+0x2b8>)
 801699e:	6093      	str	r3, [r2, #8]
		}
		rateDesired.roll = pidUpdate(&pid[ANGLE_ROLL], attitudeDesired.roll - state->attitude.roll);
 80169a0:	4b7a      	ldr	r3, [pc, #488]	; (8016b8c <stateControl+0x2b8>)
 80169a2:	ed93 7a01 	vldr	s14, [r3, #4]
 80169a6:	68bb      	ldr	r3, [r7, #8]
 80169a8:	edd3 7a01 	vldr	s15, [r3, #4]
 80169ac:	ee77 7a67 	vsub.f32	s15, s14, s15
 80169b0:	eeb0 0a67 	vmov.f32	s0, s15
 80169b4:	4876      	ldr	r0, [pc, #472]	; (8016b90 <stateControl+0x2bc>)
 80169b6:	f7fe fe79 	bl	80156ac <pidUpdate>
 80169ba:	eef0 7a40 	vmov.f32	s15, s0
 80169be:	4b75      	ldr	r3, [pc, #468]	; (8016b94 <stateControl+0x2c0>)
 80169c0:	edc3 7a01 	vstr	s15, [r3, #4]
		rateDesired.pitch = pidUpdate(&pid[ANGLE_PITCH], attitudeDesired.pitch - state->attitude.pitch);
 80169c4:	4b71      	ldr	r3, [pc, #452]	; (8016b8c <stateControl+0x2b8>)
 80169c6:	ed93 7a02 	vldr	s14, [r3, #8]
 80169ca:	68bb      	ldr	r3, [r7, #8]
 80169cc:	edd3 7a02 	vldr	s15, [r3, #8]
 80169d0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80169d4:	eeb0 0a67 	vmov.f32	s0, s15
 80169d8:	486f      	ldr	r0, [pc, #444]	; (8016b98 <stateControl+0x2c4>)
 80169da:	f7fe fe67 	bl	80156ac <pidUpdate>
 80169de:	eef0 7a40 	vmov.f32	s15, s0
 80169e2:	4b6c      	ldr	r3, [pc, #432]	; (8016b94 <stateControl+0x2c0>)
 80169e4:	edc3 7a02 	vstr	s15, [r3, #8]
		
		if (setpoint->attitudeRate.yaw == 0)//yaw
 80169e8:	687b      	ldr	r3, [r7, #4]
 80169ea:	edd3 7a07 	vldr	s15, [r3, #28]
 80169ee:	eef5 7a40 	vcmp.f32	s15, #0.0
 80169f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80169f6:	d142      	bne.n	8016a7e <stateControl+0x1aa>
		{
			if (attitudeDesired.yaw == 0)//yaw
 80169f8:	4b64      	ldr	r3, [pc, #400]	; (8016b8c <stateControl+0x2b8>)
 80169fa:	edd3 7a03 	vldr	s15, [r3, #12]
 80169fe:	eef5 7a40 	vcmp.f32	s15, #0.0
 8016a02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016a06:	d103      	bne.n	8016a10 <stateControl+0x13c>
			{
				attitudeDesired.yaw = state->attitude.yaw;//
 8016a08:	68bb      	ldr	r3, [r7, #8]
 8016a0a:	68db      	ldr	r3, [r3, #12]
 8016a0c:	4a5f      	ldr	r2, [pc, #380]	; (8016b8c <stateControl+0x2b8>)
 8016a0e:	60d3      	str	r3, [r2, #12]
			}
			float yawError = attitudeDesired.yaw - state->attitude.yaw;
 8016a10:	4b5e      	ldr	r3, [pc, #376]	; (8016b8c <stateControl+0x2b8>)
 8016a12:	ed93 7a03 	vldr	s14, [r3, #12]
 8016a16:	68bb      	ldr	r3, [r7, #8]
 8016a18:	edd3 7a03 	vldr	s15, [r3, #12]
 8016a1c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8016a20:	edc7 7a05 	vstr	s15, [r7, #20]
			if (yawError >= +180)
 8016a24:	edd7 7a05 	vldr	s15, [r7, #20]
 8016a28:	ed9f 7a5c 	vldr	s14, [pc, #368]	; 8016b9c <stateControl+0x2c8>
 8016a2c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8016a30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016a34:	db07      	blt.n	8016a46 <stateControl+0x172>
				yawError -= 360;
 8016a36:	edd7 7a05 	vldr	s15, [r7, #20]
 8016a3a:	ed9f 7a59 	vldr	s14, [pc, #356]	; 8016ba0 <stateControl+0x2cc>
 8016a3e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8016a42:	edc7 7a05 	vstr	s15, [r7, #20]
			if (yawError <= -180)
 8016a46:	edd7 7a05 	vldr	s15, [r7, #20]
 8016a4a:	ed9f 7a56 	vldr	s14, [pc, #344]	; 8016ba4 <stateControl+0x2d0>
 8016a4e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8016a52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016a56:	d807      	bhi.n	8016a68 <stateControl+0x194>
				yawError += 360;
 8016a58:	edd7 7a05 	vldr	s15, [r7, #20]
 8016a5c:	ed9f 7a50 	vldr	s14, [pc, #320]	; 8016ba0 <stateControl+0x2cc>
 8016a60:	ee77 7a87 	vadd.f32	s15, s15, s14
 8016a64:	edc7 7a05 	vstr	s15, [r7, #20]
			rateDesired.yaw = pidUpdate(&pid[ANGLE_YAW], yawError);
 8016a68:	ed97 0a05 	vldr	s0, [r7, #20]
 8016a6c:	484e      	ldr	r0, [pc, #312]	; (8016ba8 <stateControl+0x2d4>)
 8016a6e:	f7fe fe1d 	bl	80156ac <pidUpdate>
 8016a72:	eef0 7a40 	vmov.f32	s15, s0
 8016a76:	4b47      	ldr	r3, [pc, #284]	; (8016b94 <stateControl+0x2c0>)
 8016a78:	edc3 7a03 	vstr	s15, [r3, #12]
 8016a7c:	e007      	b.n	8016a8e <stateControl+0x1ba>
		} 
		else//
		{
			attitudeDesired.yaw = 0;
 8016a7e:	4b43      	ldr	r3, [pc, #268]	; (8016b8c <stateControl+0x2b8>)
 8016a80:	f04f 0200 	mov.w	r2, #0
 8016a84:	60da      	str	r2, [r3, #12]
			rateDesired.yaw = setpoint->attitudeRate.yaw;
 8016a86:	687b      	ldr	r3, [r7, #4]
 8016a88:	69db      	ldr	r3, [r3, #28]
 8016a8a:	4a42      	ldr	r2, [pc, #264]	; (8016b94 <stateControl+0x2c0>)
 8016a8c:	60d3      	str	r3, [r2, #12]
		}
	}
	
	//PID
	if (RATE_DO_EXECUTE(RATE_PID_RATE, tick))
 8016a8e:	6a3b      	ldr	r3, [r7, #32]
 8016a90:	f003 0301 	and.w	r3, r3, #1
 8016a94:	2b00      	cmp	r3, #0
 8016a96:	d15f      	bne.n	8016b58 <stateControl+0x284>
	{
		//
		if (setpoint->mode.roll == modeVelocity || setpoint->mode.pitch == modeVelocity)
 8016a98:	687b      	ldr	r3, [r7, #4]
 8016a9a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8016a9e:	2b02      	cmp	r3, #2
 8016aa0:	d004      	beq.n	8016aac <stateControl+0x1d8>
 8016aa2:	687b      	ldr	r3, [r7, #4]
 8016aa4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8016aa8:	2b02      	cmp	r3, #2
 8016aaa:	d10d      	bne.n	8016ac8 <stateControl+0x1f4>
		{
			rateDesired.roll = setpoint->attitudeRate.roll;
 8016aac:	687b      	ldr	r3, [r7, #4]
 8016aae:	695b      	ldr	r3, [r3, #20]
 8016ab0:	4a38      	ldr	r2, [pc, #224]	; (8016b94 <stateControl+0x2c0>)
 8016ab2:	6053      	str	r3, [r2, #4]
			rateDesired.pitch = setpoint->attitudeRate.pitch;
 8016ab4:	687b      	ldr	r3, [r7, #4]
 8016ab6:	699b      	ldr	r3, [r3, #24]
 8016ab8:	4a36      	ldr	r2, [pc, #216]	; (8016b94 <stateControl+0x2c0>)
 8016aba:	6093      	str	r3, [r2, #8]
			pidReset(&pid[ANGLE_ROLL]);
 8016abc:	4834      	ldr	r0, [pc, #208]	; (8016b90 <stateControl+0x2bc>)
 8016abe:	f7fe feac 	bl	801581a <pidReset>
			pidReset(&pid[ANGLE_PITCH]);
 8016ac2:	4835      	ldr	r0, [pc, #212]	; (8016b98 <stateControl+0x2c4>)
 8016ac4:	f7fe fea9 	bl	801581a <pidReset>
		}
		
		//MINCHECKPID
		if(rcCommand[THROTTLE] <= RC_COMMANDER_MINCHECK)
 8016ac8:	4b38      	ldr	r3, [pc, #224]	; (8016bac <stateControl+0x2d8>)
 8016aca:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8016ace:	f240 424c 	movw	r2, #1100	; 0x44c
 8016ad2:	4293      	cmp	r3, r2
 8016ad4:	dc0a      	bgt.n	8016aec <stateControl+0x218>
		{
			pidResetIntegral(&pid[RATE_ROLL]);
 8016ad6:	4836      	ldr	r0, [pc, #216]	; (8016bb0 <stateControl+0x2dc>)
 8016ad8:	f7fe feb9 	bl	801584e <pidResetIntegral>
			pidResetIntegral(&pid[RATE_PITCH]);
 8016adc:	4835      	ldr	r0, [pc, #212]	; (8016bb4 <stateControl+0x2e0>)
 8016ade:	f7fe feb6 	bl	801584e <pidResetIntegral>
			pidResetIntegral(&pid[RATE_YAW]);
 8016ae2:	4835      	ldr	r0, [pc, #212]	; (8016bb8 <stateControl+0x2e4>)
 8016ae4:	f7fe feb3 	bl	801584e <pidResetIntegral>
			stateControlResetYawHolding();//
 8016ae8:	f000 f868 	bl	8016bbc <stateControlResetYawHolding>
		}
		
		control->roll = pidUpdate(&pid[RATE_ROLL], rateDesired.roll - sensorData->gyro.x);
 8016aec:	4b29      	ldr	r3, [pc, #164]	; (8016b94 <stateControl+0x2c0>)
 8016aee:	ed93 7a01 	vldr	s14, [r3, #4]
 8016af2:	68fb      	ldr	r3, [r7, #12]
 8016af4:	edd3 7a03 	vldr	s15, [r3, #12]
 8016af8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8016afc:	eeb0 0a67 	vmov.f32	s0, s15
 8016b00:	482b      	ldr	r0, [pc, #172]	; (8016bb0 <stateControl+0x2dc>)
 8016b02:	f7fe fdd3 	bl	80156ac <pidUpdate>
 8016b06:	eef0 7a40 	vmov.f32	s15, s0
 8016b0a:	683b      	ldr	r3, [r7, #0]
 8016b0c:	edc3 7a00 	vstr	s15, [r3]
		control->pitch = pidUpdate(&pid[RATE_PITCH], rateDesired.pitch - sensorData->gyro.y);
 8016b10:	4b20      	ldr	r3, [pc, #128]	; (8016b94 <stateControl+0x2c0>)
 8016b12:	ed93 7a02 	vldr	s14, [r3, #8]
 8016b16:	68fb      	ldr	r3, [r7, #12]
 8016b18:	edd3 7a04 	vldr	s15, [r3, #16]
 8016b1c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8016b20:	eeb0 0a67 	vmov.f32	s0, s15
 8016b24:	4823      	ldr	r0, [pc, #140]	; (8016bb4 <stateControl+0x2e0>)
 8016b26:	f7fe fdc1 	bl	80156ac <pidUpdate>
 8016b2a:	eef0 7a40 	vmov.f32	s15, s0
 8016b2e:	683b      	ldr	r3, [r7, #0]
 8016b30:	edc3 7a01 	vstr	s15, [r3, #4]
		control->yaw = pidUpdate(&pid[RATE_YAW], rateDesired.yaw - sensorData->gyro.z);
 8016b34:	4b17      	ldr	r3, [pc, #92]	; (8016b94 <stateControl+0x2c0>)
 8016b36:	ed93 7a03 	vldr	s14, [r3, #12]
 8016b3a:	68fb      	ldr	r3, [r7, #12]
 8016b3c:	edd3 7a05 	vldr	s15, [r3, #20]
 8016b40:	ee77 7a67 	vsub.f32	s15, s14, s15
 8016b44:	eeb0 0a67 	vmov.f32	s0, s15
 8016b48:	481b      	ldr	r0, [pc, #108]	; (8016bb8 <stateControl+0x2e4>)
 8016b4a:	f7fe fdaf 	bl	80156ac <pidUpdate>
 8016b4e:	eef0 7a40 	vmov.f32	s15, s0
 8016b52:	683b      	ldr	r3, [r7, #0]
 8016b54:	edc3 7a02 	vstr	s15, [r3, #8]
	}
	
	//
	if (setpoint->mode.z == modeDisable)
 8016b58:	687b      	ldr	r3, [r7, #4]
 8016b5a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8016b5e:	2b00      	cmp	r3, #0
 8016b60:	d104      	bne.n	8016b6c <stateControl+0x298>
	{
		control->thrust = setpoint->thrust;
 8016b62:	687b      	ldr	r3, [r7, #4]
 8016b64:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8016b66:	683b      	ldr	r3, [r7, #0]
 8016b68:	60da      	str	r2, [r3, #12]
	}
	else
	{
		control->thrust = altHoldThrust;
	}
}
 8016b6a:	e003      	b.n	8016b74 <stateControl+0x2a0>
		control->thrust = altHoldThrust;
 8016b6c:	4b06      	ldr	r3, [pc, #24]	; (8016b88 <stateControl+0x2b4>)
 8016b6e:	681a      	ldr	r2, [r3, #0]
 8016b70:	683b      	ldr	r3, [r7, #0]
 8016b72:	60da      	str	r2, [r3, #12]
}
 8016b74:	bf00      	nop
 8016b76:	3718      	adds	r7, #24
 8016b78:	46bd      	mov	sp, r7
 8016b7a:	bd80      	pop	{r7, pc}
 8016b7c:	20009674 	.word	0x20009674
 8016b80:	2000961c 	.word	0x2000961c
 8016b84:	20009790 	.word	0x20009790
 8016b88:	2000977c 	.word	0x2000977c
 8016b8c:	20009780 	.word	0x20009780
 8016b90:	20009514 	.word	0x20009514
 8016b94:	200093fc 	.word	0x200093fc
 8016b98:	2000956c 	.word	0x2000956c
 8016b9c:	43340000 	.word	0x43340000
 8016ba0:	43b40000 	.word	0x43b40000
 8016ba4:	c3340000 	.word	0xc3340000
 8016ba8:	200095c4 	.word	0x200095c4
 8016bac:	20009260 	.word	0x20009260
 8016bb0:	2000940c 	.word	0x2000940c
 8016bb4:	20009464 	.word	0x20009464
 8016bb8:	200094bc 	.word	0x200094bc

08016bbc <stateControlResetYawHolding>:

//
void stateControlResetYawHolding(void)
{
 8016bbc:	b480      	push	{r7}
 8016bbe:	af00      	add	r7, sp, #0
	attitudeDesired.yaw = state.attitude.yaw;
 8016bc0:	4b04      	ldr	r3, [pc, #16]	; (8016bd4 <stateControlResetYawHolding+0x18>)
 8016bc2:	68db      	ldr	r3, [r3, #12]
 8016bc4:	4a04      	ldr	r2, [pc, #16]	; (8016bd8 <stateControlResetYawHolding+0x1c>)
 8016bc6:	60d3      	str	r3, [r2, #12]
}
 8016bc8:	bf00      	nop
 8016bca:	46bd      	mov	sp, r7
 8016bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016bd0:	4770      	bx	lr
 8016bd2:	bf00      	nop
 8016bd4:	20009388 	.word	0x20009388
 8016bd8:	20009780 	.word	0x20009780

08016bdc <stateControlSetVelocityZPIDIntegration>:

//ZPID
void stateControlSetVelocityZPIDIntegration(float integ)
{
 8016bdc:	b580      	push	{r7, lr}
 8016bde:	b082      	sub	sp, #8
 8016be0:	af00      	add	r7, sp, #0
 8016be2:	ed87 0a01 	vstr	s0, [r7, #4]
	pidSetIntegral(&pid[VELOCITY_Z], integ / pid[VELOCITY_Z].ki);
 8016be6:	4b08      	ldr	r3, [pc, #32]	; (8016c08 <stateControlSetVelocityZPIDIntegration+0x2c>)
 8016be8:	edd3 7a8a 	vldr	s15, [r3, #552]	; 0x228
 8016bec:	ed97 7a01 	vldr	s14, [r7, #4]
 8016bf0:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8016bf4:	eeb0 0a66 	vmov.f32	s0, s13
 8016bf8:	4804      	ldr	r0, [pc, #16]	; (8016c0c <stateControlSetVelocityZPIDIntegration+0x30>)
 8016bfa:	f7fe fe36 	bl	801586a <pidSetIntegral>
}
 8016bfe:	bf00      	nop
 8016c00:	3708      	adds	r7, #8
 8016c02:	46bd      	mov	sp, r7
 8016c04:	bd80      	pop	{r7, pc}
 8016c06:	bf00      	nop
 8016c08:	2000940c 	.word	0x2000940c
 8016c0c:	2000961c 	.word	0x2000961c

08016c10 <accSetCalibrationCycles>:
static accCalibration_t accCalibration;	//

biquadFilter_t accFilterLPF[XYZ_AXIS_COUNT];//

void accSetCalibrationCycles(uint16_t calibrationCyclesRequired)
{
 8016c10:	b480      	push	{r7}
 8016c12:	b083      	sub	sp, #12
 8016c14:	af00      	add	r7, sp, #0
 8016c16:	4603      	mov	r3, r0
 8016c18:	80fb      	strh	r3, [r7, #6]
    accCalibration.cycleCount = calibrationCyclesRequired;
 8016c1a:	4a05      	ldr	r2, [pc, #20]	; (8016c30 <accSetCalibrationCycles+0x20>)
 8016c1c:	88fb      	ldrh	r3, [r7, #6]
 8016c1e:	f8a2 3052 	strh.w	r3, [r2, #82]	; 0x52
}
 8016c22:	bf00      	nop
 8016c24:	370c      	adds	r7, #12
 8016c26:	46bd      	mov	sp, r7
 8016c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016c2c:	4770      	bx	lr
 8016c2e:	bf00      	nop
 8016c30:	200086a4 	.word	0x200086a4

08016c34 <accIsCalibrationComplete>:

bool accIsCalibrationComplete(void)
{
 8016c34:	b480      	push	{r7}
 8016c36:	af00      	add	r7, sp, #0
    return accCalibration.cycleCount == 0;
 8016c38:	4b06      	ldr	r3, [pc, #24]	; (8016c54 <accIsCalibrationComplete+0x20>)
 8016c3a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8016c3e:	2b00      	cmp	r3, #0
 8016c40:	bf0c      	ite	eq
 8016c42:	2301      	moveq	r3, #1
 8016c44:	2300      	movne	r3, #0
 8016c46:	b2db      	uxtb	r3, r3
}
 8016c48:	4618      	mov	r0, r3
 8016c4a:	46bd      	mov	sp, r7
 8016c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016c50:	4770      	bx	lr
 8016c52:	bf00      	nop
 8016c54:	200086a4 	.word	0x200086a4

08016c58 <isOnFinalAccelerationCalibrationCycle>:

static bool isOnFinalAccelerationCalibrationCycle(void)
{
 8016c58:	b480      	push	{r7}
 8016c5a:	af00      	add	r7, sp, #0
    return accCalibration.cycleCount == 1;
 8016c5c:	4b06      	ldr	r3, [pc, #24]	; (8016c78 <isOnFinalAccelerationCalibrationCycle+0x20>)
 8016c5e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8016c62:	2b01      	cmp	r3, #1
 8016c64:	bf0c      	ite	eq
 8016c66:	2301      	moveq	r3, #1
 8016c68:	2300      	movne	r3, #0
 8016c6a:	b2db      	uxtb	r3, r3
}
 8016c6c:	4618      	mov	r0, r3
 8016c6e:	46bd      	mov	sp, r7
 8016c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016c74:	4770      	bx	lr
 8016c76:	bf00      	nop
 8016c78:	200086a4 	.word	0x200086a4

08016c7c <isOnFirstAccelerationCalibrationCycle>:

static bool isOnFirstAccelerationCalibrationCycle(void)
{
 8016c7c:	b480      	push	{r7}
 8016c7e:	af00      	add	r7, sp, #0
    return accCalibration.cycleCount == CALIBRATING_ACC_CYCLES;
 8016c80:	4b06      	ldr	r3, [pc, #24]	; (8016c9c <isOnFirstAccelerationCalibrationCycle+0x20>)
 8016c82:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8016c86:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8016c8a:	bf0c      	ite	eq
 8016c8c:	2301      	moveq	r3, #1
 8016c8e:	2300      	movne	r3, #0
 8016c90:	b2db      	uxtb	r3, r3
}
 8016c92:	4618      	mov	r0, r3
 8016c94:	46bd      	mov	sp, r7
 8016c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016c9a:	4770      	bx	lr
 8016c9c:	200086a4 	.word	0x200086a4

08016ca0 <getPrimaryAxisIndex>:

//
static int getPrimaryAxisIndex(Axis3i16 accADCSample)
{
 8016ca0:	b480      	push	{r7}
 8016ca2:	b083      	sub	sp, #12
 8016ca4:	af00      	add	r7, sp, #0
 8016ca6:	463b      	mov	r3, r7
 8016ca8:	e883 0003 	stmia.w	r3, {r0, r1}
    // Tolerate up to atan(1 / 1.5) = 33 deg tilt (in worst case 66 deg separation between points)
    if ((ABS(accADCSample.z) / 1.5f) > ABS(accADCSample.x) && (ABS(accADCSample.z) / 1.5f) > ABS(accADCSample.y)) 
 8016cac:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8016cb0:	2b00      	cmp	r3, #0
 8016cb2:	da07      	bge.n	8016cc4 <getPrimaryAxisIndex+0x24>
 8016cb4:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8016cb8:	425b      	negs	r3, r3
 8016cba:	ee07 3a90 	vmov	s15, r3
 8016cbe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8016cc2:	e005      	b.n	8016cd0 <getPrimaryAxisIndex+0x30>
 8016cc4:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8016cc8:	ee07 3a90 	vmov	s15, r3
 8016ccc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8016cd0:	eef7 6a08 	vmov.f32	s13, #120	; 0x3fc00000  1.5
 8016cd4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8016cd8:	f9b7 3000 	ldrsh.w	r3, [r7]
 8016cdc:	2b00      	cmp	r3, #0
 8016cde:	da07      	bge.n	8016cf0 <getPrimaryAxisIndex+0x50>
 8016ce0:	f9b7 3000 	ldrsh.w	r3, [r7]
 8016ce4:	425b      	negs	r3, r3
 8016ce6:	ee07 3a90 	vmov	s15, r3
 8016cea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8016cee:	e005      	b.n	8016cfc <getPrimaryAxisIndex+0x5c>
 8016cf0:	f9b7 3000 	ldrsh.w	r3, [r7]
 8016cf4:	ee07 3a90 	vmov	s15, r3
 8016cf8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8016cfc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8016d00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016d04:	d534      	bpl.n	8016d70 <getPrimaryAxisIndex+0xd0>
 8016d06:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8016d0a:	2b00      	cmp	r3, #0
 8016d0c:	da07      	bge.n	8016d1e <getPrimaryAxisIndex+0x7e>
 8016d0e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8016d12:	425b      	negs	r3, r3
 8016d14:	ee07 3a90 	vmov	s15, r3
 8016d18:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8016d1c:	e005      	b.n	8016d2a <getPrimaryAxisIndex+0x8a>
 8016d1e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8016d22:	ee07 3a90 	vmov	s15, r3
 8016d26:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8016d2a:	eef7 6a08 	vmov.f32	s13, #120	; 0x3fc00000  1.5
 8016d2e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8016d32:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8016d36:	2b00      	cmp	r3, #0
 8016d38:	da07      	bge.n	8016d4a <getPrimaryAxisIndex+0xaa>
 8016d3a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8016d3e:	425b      	negs	r3, r3
 8016d40:	ee07 3a90 	vmov	s15, r3
 8016d44:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8016d48:	e005      	b.n	8016d56 <getPrimaryAxisIndex+0xb6>
 8016d4a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8016d4e:	ee07 3a90 	vmov	s15, r3
 8016d52:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8016d56:	eef4 7ac7 	vcmpe.f32	s15, s14
 8016d5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016d5e:	d507      	bpl.n	8016d70 <getPrimaryAxisIndex+0xd0>
	{
        //Z-axis
        return (accADCSample.z > 0) ? 0 : 1;
 8016d60:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8016d64:	2b00      	cmp	r3, #0
 8016d66:	bfd4      	ite	le
 8016d68:	2301      	movle	r3, #1
 8016d6a:	2300      	movgt	r3, #0
 8016d6c:	b2db      	uxtb	r3, r3
 8016d6e:	e0c5      	b.n	8016efc <getPrimaryAxisIndex+0x25c>
    }
    else if ((ABS(accADCSample.x) / 1.5f) > ABS(accADCSample.y) && (ABS(accADCSample.x) / 1.5f) > ABS(accADCSample.z)) 
 8016d70:	f9b7 3000 	ldrsh.w	r3, [r7]
 8016d74:	2b00      	cmp	r3, #0
 8016d76:	da07      	bge.n	8016d88 <getPrimaryAxisIndex+0xe8>
 8016d78:	f9b7 3000 	ldrsh.w	r3, [r7]
 8016d7c:	425b      	negs	r3, r3
 8016d7e:	ee07 3a90 	vmov	s15, r3
 8016d82:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8016d86:	e005      	b.n	8016d94 <getPrimaryAxisIndex+0xf4>
 8016d88:	f9b7 3000 	ldrsh.w	r3, [r7]
 8016d8c:	ee07 3a90 	vmov	s15, r3
 8016d90:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8016d94:	eef7 6a08 	vmov.f32	s13, #120	; 0x3fc00000  1.5
 8016d98:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8016d9c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8016da0:	2b00      	cmp	r3, #0
 8016da2:	da07      	bge.n	8016db4 <getPrimaryAxisIndex+0x114>
 8016da4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8016da8:	425b      	negs	r3, r3
 8016daa:	ee07 3a90 	vmov	s15, r3
 8016dae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8016db2:	e005      	b.n	8016dc0 <getPrimaryAxisIndex+0x120>
 8016db4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8016db8:	ee07 3a90 	vmov	s15, r3
 8016dbc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8016dc0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8016dc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016dc8:	d534      	bpl.n	8016e34 <getPrimaryAxisIndex+0x194>
 8016dca:	f9b7 3000 	ldrsh.w	r3, [r7]
 8016dce:	2b00      	cmp	r3, #0
 8016dd0:	da07      	bge.n	8016de2 <getPrimaryAxisIndex+0x142>
 8016dd2:	f9b7 3000 	ldrsh.w	r3, [r7]
 8016dd6:	425b      	negs	r3, r3
 8016dd8:	ee07 3a90 	vmov	s15, r3
 8016ddc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8016de0:	e005      	b.n	8016dee <getPrimaryAxisIndex+0x14e>
 8016de2:	f9b7 3000 	ldrsh.w	r3, [r7]
 8016de6:	ee07 3a90 	vmov	s15, r3
 8016dea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8016dee:	eef7 6a08 	vmov.f32	s13, #120	; 0x3fc00000  1.5
 8016df2:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8016df6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8016dfa:	2b00      	cmp	r3, #0
 8016dfc:	da07      	bge.n	8016e0e <getPrimaryAxisIndex+0x16e>
 8016dfe:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8016e02:	425b      	negs	r3, r3
 8016e04:	ee07 3a90 	vmov	s15, r3
 8016e08:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8016e0c:	e005      	b.n	8016e1a <getPrimaryAxisIndex+0x17a>
 8016e0e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8016e12:	ee07 3a90 	vmov	s15, r3
 8016e16:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8016e1a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8016e1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016e22:	d507      	bpl.n	8016e34 <getPrimaryAxisIndex+0x194>
	{
        //X-axis
        return (accADCSample.x > 0) ? 2 : 3;
 8016e24:	f9b7 3000 	ldrsh.w	r3, [r7]
 8016e28:	2b00      	cmp	r3, #0
 8016e2a:	dd01      	ble.n	8016e30 <getPrimaryAxisIndex+0x190>
 8016e2c:	2302      	movs	r3, #2
 8016e2e:	e065      	b.n	8016efc <getPrimaryAxisIndex+0x25c>
 8016e30:	2303      	movs	r3, #3
 8016e32:	e063      	b.n	8016efc <getPrimaryAxisIndex+0x25c>
    }
    else if ((ABS(accADCSample.y) / 1.5f) > ABS(accADCSample.x) && (ABS(accADCSample.y) / 1.5f) > ABS(accADCSample.z)) 
 8016e34:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8016e38:	2b00      	cmp	r3, #0
 8016e3a:	da07      	bge.n	8016e4c <getPrimaryAxisIndex+0x1ac>
 8016e3c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8016e40:	425b      	negs	r3, r3
 8016e42:	ee07 3a90 	vmov	s15, r3
 8016e46:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8016e4a:	e005      	b.n	8016e58 <getPrimaryAxisIndex+0x1b8>
 8016e4c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8016e50:	ee07 3a90 	vmov	s15, r3
 8016e54:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8016e58:	eef7 6a08 	vmov.f32	s13, #120	; 0x3fc00000  1.5
 8016e5c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8016e60:	f9b7 3000 	ldrsh.w	r3, [r7]
 8016e64:	2b00      	cmp	r3, #0
 8016e66:	da07      	bge.n	8016e78 <getPrimaryAxisIndex+0x1d8>
 8016e68:	f9b7 3000 	ldrsh.w	r3, [r7]
 8016e6c:	425b      	negs	r3, r3
 8016e6e:	ee07 3a90 	vmov	s15, r3
 8016e72:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8016e76:	e005      	b.n	8016e84 <getPrimaryAxisIndex+0x1e4>
 8016e78:	f9b7 3000 	ldrsh.w	r3, [r7]
 8016e7c:	ee07 3a90 	vmov	s15, r3
 8016e80:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8016e84:	eef4 7ac7 	vcmpe.f32	s15, s14
 8016e88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016e8c:	d534      	bpl.n	8016ef8 <getPrimaryAxisIndex+0x258>
 8016e8e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8016e92:	2b00      	cmp	r3, #0
 8016e94:	da07      	bge.n	8016ea6 <getPrimaryAxisIndex+0x206>
 8016e96:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8016e9a:	425b      	negs	r3, r3
 8016e9c:	ee07 3a90 	vmov	s15, r3
 8016ea0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8016ea4:	e005      	b.n	8016eb2 <getPrimaryAxisIndex+0x212>
 8016ea6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8016eaa:	ee07 3a90 	vmov	s15, r3
 8016eae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8016eb2:	eef7 6a08 	vmov.f32	s13, #120	; 0x3fc00000  1.5
 8016eb6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8016eba:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8016ebe:	2b00      	cmp	r3, #0
 8016ec0:	da07      	bge.n	8016ed2 <getPrimaryAxisIndex+0x232>
 8016ec2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8016ec6:	425b      	negs	r3, r3
 8016ec8:	ee07 3a90 	vmov	s15, r3
 8016ecc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8016ed0:	e005      	b.n	8016ede <getPrimaryAxisIndex+0x23e>
 8016ed2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8016ed6:	ee07 3a90 	vmov	s15, r3
 8016eda:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8016ede:	eef4 7ac7 	vcmpe.f32	s15, s14
 8016ee2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016ee6:	d507      	bpl.n	8016ef8 <getPrimaryAxisIndex+0x258>
	{
        //Y-axis
        return (accADCSample.y > 0) ? 4 : 5;
 8016ee8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8016eec:	2b00      	cmp	r3, #0
 8016eee:	dd01      	ble.n	8016ef4 <getPrimaryAxisIndex+0x254>
 8016ef0:	2304      	movs	r3, #4
 8016ef2:	e003      	b.n	8016efc <getPrimaryAxisIndex+0x25c>
 8016ef4:	2305      	movs	r3, #5
 8016ef6:	e001      	b.n	8016efc <getPrimaryAxisIndex+0x25c>
    }
    else
        return -1;
 8016ef8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8016efc:	4618      	mov	r0, r3
 8016efe:	370c      	adds	r7, #12
 8016f00:	46bd      	mov	sp, r7
 8016f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016f06:	4770      	bx	lr

08016f08 <performAcclerationCalibration>:

//
static void performAcclerationCalibration(Axis3i16 accADCSample)
{
 8016f08:	b580      	push	{r7, lr}
 8016f0a:	b0a2      	sub	sp, #136	; 0x88
 8016f0c:	af00      	add	r7, sp, #0
 8016f0e:	463b      	mov	r3, r7
 8016f10:	e883 0003 	stmia.w	r3, {r0, r1}
    int positionIndex = getPrimaryAxisIndex(accADCSample);
 8016f14:	463b      	mov	r3, r7
 8016f16:	e893 0003 	ldmia.w	r3, {r0, r1}
 8016f1a:	f7ff fec1 	bl	8016ca0 <getPrimaryAxisIndex>
 8016f1e:	6738      	str	r0, [r7, #112]	; 0x70

    if (positionIndex < 0) 
 8016f20:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8016f22:	2b00      	cmp	r3, #0
 8016f24:	f2c0 81b8 	blt.w	8017298 <performAcclerationCalibration+0x390>
	{
        return;
    }

    //
    if (positionIndex == 0 && isOnFirstAccelerationCalibrationCycle()) 
 8016f28:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8016f2a:	2b00      	cmp	r3, #0
 8016f2c:	d141      	bne.n	8016fb2 <performAcclerationCalibration+0xaa>
 8016f2e:	f7ff fea5 	bl	8016c7c <isOnFirstAccelerationCalibrationCycle>
 8016f32:	4603      	mov	r3, r0
 8016f34:	2b00      	cmp	r3, #0
 8016f36:	d03c      	beq.n	8016fb2 <performAcclerationCalibration+0xaa>
	{
        for (int axis = 0; axis < 6; axis++) 
 8016f38:	2300      	movs	r3, #0
 8016f3a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8016f3e:	e02b      	b.n	8016f98 <performAcclerationCalibration+0x90>
		{
            accCalibration.calibratedAxis[axis] = false;
 8016f40:	4ab8      	ldr	r2, [pc, #736]	; (8017224 <performAcclerationCalibration+0x31c>)
 8016f42:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8016f46:	4413      	add	r3, r2
 8016f48:	334c      	adds	r3, #76	; 0x4c
 8016f4a:	2200      	movs	r2, #0
 8016f4c:	701a      	strb	r2, [r3, #0]
            accCalibration.accSamples[axis][X] = 0;
 8016f4e:	49b5      	ldr	r1, [pc, #724]	; (8017224 <performAcclerationCalibration+0x31c>)
 8016f50:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8016f54:	4613      	mov	r3, r2
 8016f56:	005b      	lsls	r3, r3, #1
 8016f58:	4413      	add	r3, r2
 8016f5a:	009b      	lsls	r3, r3, #2
 8016f5c:	440b      	add	r3, r1
 8016f5e:	2200      	movs	r2, #0
 8016f60:	601a      	str	r2, [r3, #0]
            accCalibration.accSamples[axis][Y] = 0;
 8016f62:	49b0      	ldr	r1, [pc, #704]	; (8017224 <performAcclerationCalibration+0x31c>)
 8016f64:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8016f68:	4613      	mov	r3, r2
 8016f6a:	005b      	lsls	r3, r3, #1
 8016f6c:	4413      	add	r3, r2
 8016f6e:	009b      	lsls	r3, r3, #2
 8016f70:	440b      	add	r3, r1
 8016f72:	3304      	adds	r3, #4
 8016f74:	2200      	movs	r2, #0
 8016f76:	601a      	str	r2, [r3, #0]
            accCalibration.accSamples[axis][Z] = 0;
 8016f78:	49aa      	ldr	r1, [pc, #680]	; (8017224 <performAcclerationCalibration+0x31c>)
 8016f7a:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8016f7e:	4613      	mov	r3, r2
 8016f80:	005b      	lsls	r3, r3, #1
 8016f82:	4413      	add	r3, r2
 8016f84:	009b      	lsls	r3, r3, #2
 8016f86:	440b      	add	r3, r1
 8016f88:	3308      	adds	r3, #8
 8016f8a:	2200      	movs	r2, #0
 8016f8c:	601a      	str	r2, [r3, #0]
        for (int axis = 0; axis < 6; axis++) 
 8016f8e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8016f92:	3301      	adds	r3, #1
 8016f94:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8016f98:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8016f9c:	2b05      	cmp	r3, #5
 8016f9e:	ddcf      	ble.n	8016f40 <performAcclerationCalibration+0x38>
        }
        accCalibration.calibratedAxisCount = 0;
 8016fa0:	4ba0      	ldr	r3, [pc, #640]	; (8017224 <performAcclerationCalibration+0x31c>)
 8016fa2:	2200      	movs	r2, #0
 8016fa4:	649a      	str	r2, [r3, #72]	; 0x48
		DISABLE_STATE(ACCELEROMETER_CALIBRATED);
 8016fa6:	4ba0      	ldr	r3, [pc, #640]	; (8017228 <performAcclerationCalibration+0x320>)
 8016fa8:	681b      	ldr	r3, [r3, #0]
 8016faa:	f023 0302 	bic.w	r3, r3, #2
 8016fae:	4a9e      	ldr	r2, [pc, #632]	; (8017228 <performAcclerationCalibration+0x320>)
 8016fb0:	6013      	str	r3, [r2, #0]
    }
	
	//
    if (!accCalibration.calibratedAxis[positionIndex]) 
 8016fb2:	4a9c      	ldr	r2, [pc, #624]	; (8017224 <performAcclerationCalibration+0x31c>)
 8016fb4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8016fb6:	4413      	add	r3, r2
 8016fb8:	334c      	adds	r3, #76	; 0x4c
 8016fba:	781b      	ldrb	r3, [r3, #0]
 8016fbc:	f083 0301 	eor.w	r3, r3, #1
 8016fc0:	b2db      	uxtb	r3, r3
 8016fc2:	2b00      	cmp	r3, #0
 8016fc4:	f000 8093 	beq.w	80170ee <performAcclerationCalibration+0x1e6>
	{
        accCalibration.accSamples[positionIndex][X] += accADCSample.x;
 8016fc8:	4996      	ldr	r1, [pc, #600]	; (8017224 <performAcclerationCalibration+0x31c>)
 8016fca:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8016fcc:	4613      	mov	r3, r2
 8016fce:	005b      	lsls	r3, r3, #1
 8016fd0:	4413      	add	r3, r2
 8016fd2:	009b      	lsls	r3, r3, #2
 8016fd4:	440b      	add	r3, r1
 8016fd6:	681b      	ldr	r3, [r3, #0]
 8016fd8:	f9b7 2000 	ldrsh.w	r2, [r7]
 8016fdc:	1899      	adds	r1, r3, r2
 8016fde:	4891      	ldr	r0, [pc, #580]	; (8017224 <performAcclerationCalibration+0x31c>)
 8016fe0:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8016fe2:	4613      	mov	r3, r2
 8016fe4:	005b      	lsls	r3, r3, #1
 8016fe6:	4413      	add	r3, r2
 8016fe8:	009b      	lsls	r3, r3, #2
 8016fea:	4403      	add	r3, r0
 8016fec:	6019      	str	r1, [r3, #0]
        accCalibration.accSamples[positionIndex][Y] += accADCSample.y;
 8016fee:	498d      	ldr	r1, [pc, #564]	; (8017224 <performAcclerationCalibration+0x31c>)
 8016ff0:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8016ff2:	4613      	mov	r3, r2
 8016ff4:	005b      	lsls	r3, r3, #1
 8016ff6:	4413      	add	r3, r2
 8016ff8:	009b      	lsls	r3, r3, #2
 8016ffa:	440b      	add	r3, r1
 8016ffc:	3304      	adds	r3, #4
 8016ffe:	681b      	ldr	r3, [r3, #0]
 8017000:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8017004:	1899      	adds	r1, r3, r2
 8017006:	4887      	ldr	r0, [pc, #540]	; (8017224 <performAcclerationCalibration+0x31c>)
 8017008:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 801700a:	4613      	mov	r3, r2
 801700c:	005b      	lsls	r3, r3, #1
 801700e:	4413      	add	r3, r2
 8017010:	009b      	lsls	r3, r3, #2
 8017012:	4403      	add	r3, r0
 8017014:	3304      	adds	r3, #4
 8017016:	6019      	str	r1, [r3, #0]
        accCalibration.accSamples[positionIndex][Z] += accADCSample.z;
 8017018:	4982      	ldr	r1, [pc, #520]	; (8017224 <performAcclerationCalibration+0x31c>)
 801701a:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 801701c:	4613      	mov	r3, r2
 801701e:	005b      	lsls	r3, r3, #1
 8017020:	4413      	add	r3, r2
 8017022:	009b      	lsls	r3, r3, #2
 8017024:	440b      	add	r3, r1
 8017026:	3308      	adds	r3, #8
 8017028:	681b      	ldr	r3, [r3, #0]
 801702a:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 801702e:	1899      	adds	r1, r3, r2
 8017030:	487c      	ldr	r0, [pc, #496]	; (8017224 <performAcclerationCalibration+0x31c>)
 8017032:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8017034:	4613      	mov	r3, r2
 8017036:	005b      	lsls	r3, r3, #1
 8017038:	4413      	add	r3, r2
 801703a:	009b      	lsls	r3, r3, #2
 801703c:	4403      	add	r3, r0
 801703e:	3308      	adds	r3, #8
 8017040:	6019      	str	r1, [r3, #0]

        if (isOnFinalAccelerationCalibrationCycle()) 
 8017042:	f7ff fe09 	bl	8016c58 <isOnFinalAccelerationCalibrationCycle>
 8017046:	4603      	mov	r3, r0
 8017048:	2b00      	cmp	r3, #0
 801704a:	d050      	beq.n	80170ee <performAcclerationCalibration+0x1e6>
		{
            accCalibration.calibratedAxis[positionIndex] = true;
 801704c:	4a75      	ldr	r2, [pc, #468]	; (8017224 <performAcclerationCalibration+0x31c>)
 801704e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8017050:	4413      	add	r3, r2
 8017052:	334c      	adds	r3, #76	; 0x4c
 8017054:	2201      	movs	r2, #1
 8017056:	701a      	strb	r2, [r3, #0]
			
			accCalibration.accSamples[positionIndex][X] = accCalibration.accSamples[positionIndex][X] / CALIBRATING_ACC_CYCLES;
 8017058:	4972      	ldr	r1, [pc, #456]	; (8017224 <performAcclerationCalibration+0x31c>)
 801705a:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 801705c:	4613      	mov	r3, r2
 801705e:	005b      	lsls	r3, r3, #1
 8017060:	4413      	add	r3, r2
 8017062:	009b      	lsls	r3, r3, #2
 8017064:	440b      	add	r3, r1
 8017066:	681b      	ldr	r3, [r3, #0]
 8017068:	4a70      	ldr	r2, [pc, #448]	; (801722c <performAcclerationCalibration+0x324>)
 801706a:	fb82 1203 	smull	r1, r2, r2, r3
 801706e:	11d2      	asrs	r2, r2, #7
 8017070:	17db      	asrs	r3, r3, #31
 8017072:	1ad1      	subs	r1, r2, r3
 8017074:	486b      	ldr	r0, [pc, #428]	; (8017224 <performAcclerationCalibration+0x31c>)
 8017076:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8017078:	4613      	mov	r3, r2
 801707a:	005b      	lsls	r3, r3, #1
 801707c:	4413      	add	r3, r2
 801707e:	009b      	lsls	r3, r3, #2
 8017080:	4403      	add	r3, r0
 8017082:	6019      	str	r1, [r3, #0]
			accCalibration.accSamples[positionIndex][Y] = accCalibration.accSamples[positionIndex][Y] / CALIBRATING_ACC_CYCLES;
 8017084:	4967      	ldr	r1, [pc, #412]	; (8017224 <performAcclerationCalibration+0x31c>)
 8017086:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8017088:	4613      	mov	r3, r2
 801708a:	005b      	lsls	r3, r3, #1
 801708c:	4413      	add	r3, r2
 801708e:	009b      	lsls	r3, r3, #2
 8017090:	440b      	add	r3, r1
 8017092:	3304      	adds	r3, #4
 8017094:	681b      	ldr	r3, [r3, #0]
 8017096:	4a65      	ldr	r2, [pc, #404]	; (801722c <performAcclerationCalibration+0x324>)
 8017098:	fb82 1203 	smull	r1, r2, r2, r3
 801709c:	11d2      	asrs	r2, r2, #7
 801709e:	17db      	asrs	r3, r3, #31
 80170a0:	1ad1      	subs	r1, r2, r3
 80170a2:	4860      	ldr	r0, [pc, #384]	; (8017224 <performAcclerationCalibration+0x31c>)
 80170a4:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80170a6:	4613      	mov	r3, r2
 80170a8:	005b      	lsls	r3, r3, #1
 80170aa:	4413      	add	r3, r2
 80170ac:	009b      	lsls	r3, r3, #2
 80170ae:	4403      	add	r3, r0
 80170b0:	3304      	adds	r3, #4
 80170b2:	6019      	str	r1, [r3, #0]
			accCalibration.accSamples[positionIndex][Z] = accCalibration.accSamples[positionIndex][Z] / CALIBRATING_ACC_CYCLES;
 80170b4:	495b      	ldr	r1, [pc, #364]	; (8017224 <performAcclerationCalibration+0x31c>)
 80170b6:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80170b8:	4613      	mov	r3, r2
 80170ba:	005b      	lsls	r3, r3, #1
 80170bc:	4413      	add	r3, r2
 80170be:	009b      	lsls	r3, r3, #2
 80170c0:	440b      	add	r3, r1
 80170c2:	3308      	adds	r3, #8
 80170c4:	681b      	ldr	r3, [r3, #0]
 80170c6:	4a59      	ldr	r2, [pc, #356]	; (801722c <performAcclerationCalibration+0x324>)
 80170c8:	fb82 1203 	smull	r1, r2, r2, r3
 80170cc:	11d2      	asrs	r2, r2, #7
 80170ce:	17db      	asrs	r3, r3, #31
 80170d0:	1ad1      	subs	r1, r2, r3
 80170d2:	4854      	ldr	r0, [pc, #336]	; (8017224 <performAcclerationCalibration+0x31c>)
 80170d4:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80170d6:	4613      	mov	r3, r2
 80170d8:	005b      	lsls	r3, r3, #1
 80170da:	4413      	add	r3, r2
 80170dc:	009b      	lsls	r3, r3, #2
 80170de:	4403      	add	r3, r0
 80170e0:	3308      	adds	r3, #8
 80170e2:	6019      	str	r1, [r3, #0]
			
            accCalibration.calibratedAxisCount++;
 80170e4:	4b4f      	ldr	r3, [pc, #316]	; (8017224 <performAcclerationCalibration+0x31c>)
 80170e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80170e8:	3301      	adds	r3, #1
 80170ea:	4a4e      	ldr	r2, [pc, #312]	; (8017224 <performAcclerationCalibration+0x31c>)
 80170ec:	6493      	str	r3, [r2, #72]	; 0x48
            //beeperConfirmationBeeps(2);
        }
    }
	
	//
    if (accCalibration.calibratedAxisCount == 6) 
 80170ee:	4b4d      	ldr	r3, [pc, #308]	; (8017224 <performAcclerationCalibration+0x31c>)
 80170f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80170f2:	2b06      	cmp	r3, #6
 80170f4:	f040 80c7 	bne.w	8017286 <performAcclerationCalibration+0x37e>
	{
		sensorCalibrationState_t calState;
        float accTmp[3];

        //
		sensorCalibrationResetState(&calState);
 80170f8:	f107 0308 	add.w	r3, r7, #8
 80170fc:	4618      	mov	r0, r3
 80170fe:	f7f8 fbf9 	bl	800f8f4 <sensorCalibrationResetState>
		for (int axis = 0; axis < 6; axis++) 
 8017102:	2300      	movs	r3, #0
 8017104:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8017108:	e012      	b.n	8017130 <performAcclerationCalibration+0x228>
		{
			sensorCalibrationPushSampleForOffsetCalculation(&calState, accCalibration.accSamples[axis]);
 801710a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 801710e:	4613      	mov	r3, r2
 8017110:	005b      	lsls	r3, r3, #1
 8017112:	4413      	add	r3, r2
 8017114:	009b      	lsls	r3, r3, #2
 8017116:	4a43      	ldr	r2, [pc, #268]	; (8017224 <performAcclerationCalibration+0x31c>)
 8017118:	441a      	add	r2, r3
 801711a:	f107 0308 	add.w	r3, r7, #8
 801711e:	4611      	mov	r1, r2
 8017120:	4618      	mov	r0, r3
 8017122:	f7f8 fc16 	bl	800f952 <sensorCalibrationPushSampleForOffsetCalculation>
		for (int axis = 0; axis < 6; axis++) 
 8017126:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 801712a:	3301      	adds	r3, #1
 801712c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8017130:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8017134:	2b05      	cmp	r3, #5
 8017136:	dde8      	ble.n	801710a <performAcclerationCalibration+0x202>
		}
        sensorCalibrationSolveForOffset(&calState, accTmp);
 8017138:	f107 0264 	add.w	r2, r7, #100	; 0x64
 801713c:	f107 0308 	add.w	r3, r7, #8
 8017140:	4611      	mov	r1, r2
 8017142:	4618      	mov	r0, r3
 8017144:	f7f8 ffbe 	bl	80100c4 <sensorCalibrationSolveForOffset>
        for (int axis = 0; axis < 3; axis++) 
 8017148:	2300      	movs	r3, #0
 801714a:	67fb      	str	r3, [r7, #124]	; 0x7c
 801714c:	e017      	b.n	801717e <performAcclerationCalibration+0x276>
		{
            configParam.accBias.accZero[axis] = lrintf(accTmp[axis]);
 801714e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8017150:	009b      	lsls	r3, r3, #2
 8017152:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8017156:	4413      	add	r3, r2
 8017158:	3b24      	subs	r3, #36	; 0x24
 801715a:	edd3 7a00 	vldr	s15, [r3]
 801715e:	eeb0 0a67 	vmov.f32	s0, s15
 8017162:	f004 fa81 	bl	801b668 <lrintf>
 8017166:	4603      	mov	r3, r0
 8017168:	b219      	sxth	r1, r3
 801716a:	4a31      	ldr	r2, [pc, #196]	; (8017230 <performAcclerationCalibration+0x328>)
 801716c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 801716e:	333c      	adds	r3, #60	; 0x3c
 8017170:	005b      	lsls	r3, r3, #1
 8017172:	4413      	add	r3, r2
 8017174:	460a      	mov	r2, r1
 8017176:	809a      	strh	r2, [r3, #4]
        for (int axis = 0; axis < 3; axis++) 
 8017178:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 801717a:	3301      	adds	r3, #1
 801717c:	67fb      	str	r3, [r7, #124]	; 0x7c
 801717e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8017180:	2b02      	cmp	r3, #2
 8017182:	dde4      	ble.n	801714e <performAcclerationCalibration+0x246>
        }
		
        //
        sensorCalibrationResetState(&calState);
 8017184:	f107 0308 	add.w	r3, r7, #8
 8017188:	4618      	mov	r0, r3
 801718a:	f7f8 fbb3 	bl	800f8f4 <sensorCalibrationResetState>
        for (int axis = 0; axis < 6; axis++) 
 801718e:	2300      	movs	r3, #0
 8017190:	67bb      	str	r3, [r7, #120]	; 0x78
 8017192:	e038      	b.n	8017206 <performAcclerationCalibration+0x2fe>
		{
			int32_t accSample[3];
			
            accSample[X] = accCalibration.accSamples[axis][X] - configParam.accBias.accZero[X];
 8017194:	4923      	ldr	r1, [pc, #140]	; (8017224 <performAcclerationCalibration+0x31c>)
 8017196:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8017198:	4613      	mov	r3, r2
 801719a:	005b      	lsls	r3, r3, #1
 801719c:	4413      	add	r3, r2
 801719e:	009b      	lsls	r3, r3, #2
 80171a0:	440b      	add	r3, r1
 80171a2:	681b      	ldr	r3, [r3, #0]
 80171a4:	4a22      	ldr	r2, [pc, #136]	; (8017230 <performAcclerationCalibration+0x328>)
 80171a6:	f9b2 207c 	ldrsh.w	r2, [r2, #124]	; 0x7c
 80171aa:	1a9b      	subs	r3, r3, r2
 80171ac:	65bb      	str	r3, [r7, #88]	; 0x58
            accSample[Y] = accCalibration.accSamples[axis][Y] - configParam.accBias.accZero[Y];
 80171ae:	491d      	ldr	r1, [pc, #116]	; (8017224 <performAcclerationCalibration+0x31c>)
 80171b0:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80171b2:	4613      	mov	r3, r2
 80171b4:	005b      	lsls	r3, r3, #1
 80171b6:	4413      	add	r3, r2
 80171b8:	009b      	lsls	r3, r3, #2
 80171ba:	440b      	add	r3, r1
 80171bc:	3304      	adds	r3, #4
 80171be:	681b      	ldr	r3, [r3, #0]
 80171c0:	4a1b      	ldr	r2, [pc, #108]	; (8017230 <performAcclerationCalibration+0x328>)
 80171c2:	f9b2 207e 	ldrsh.w	r2, [r2, #126]	; 0x7e
 80171c6:	1a9b      	subs	r3, r3, r2
 80171c8:	65fb      	str	r3, [r7, #92]	; 0x5c
            accSample[Z] = accCalibration.accSamples[axis][Z] - configParam.accBias.accZero[Z];
 80171ca:	4916      	ldr	r1, [pc, #88]	; (8017224 <performAcclerationCalibration+0x31c>)
 80171cc:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80171ce:	4613      	mov	r3, r2
 80171d0:	005b      	lsls	r3, r3, #1
 80171d2:	4413      	add	r3, r2
 80171d4:	009b      	lsls	r3, r3, #2
 80171d6:	440b      	add	r3, r1
 80171d8:	3308      	adds	r3, #8
 80171da:	681b      	ldr	r3, [r3, #0]
 80171dc:	4a14      	ldr	r2, [pc, #80]	; (8017230 <performAcclerationCalibration+0x328>)
 80171de:	f9b2 2080 	ldrsh.w	r2, [r2, #128]	; 0x80
 80171e2:	1a9b      	subs	r3, r3, r2
 80171e4:	663b      	str	r3, [r7, #96]	; 0x60

            sensorCalibrationPushSampleForScaleCalculation(&calState, axis / 2, accSample, ACC_1G_ADC);
 80171e6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80171e8:	0fda      	lsrs	r2, r3, #31
 80171ea:	4413      	add	r3, r2
 80171ec:	105b      	asrs	r3, r3, #1
 80171ee:	4619      	mov	r1, r3
 80171f0:	f107 0258 	add.w	r2, r7, #88	; 0x58
 80171f4:	f107 0008 	add.w	r0, r7, #8
 80171f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80171fc:	f7f8 fd5e 	bl	800fcbc <sensorCalibrationPushSampleForScaleCalculation>
        for (int axis = 0; axis < 6; axis++) 
 8017200:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8017202:	3301      	adds	r3, #1
 8017204:	67bb      	str	r3, [r7, #120]	; 0x78
 8017206:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8017208:	2b05      	cmp	r3, #5
 801720a:	ddc3      	ble.n	8017194 <performAcclerationCalibration+0x28c>
        }
        sensorCalibrationSolveForScale(&calState, accTmp);
 801720c:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8017210:	f107 0308 	add.w	r3, r7, #8
 8017214:	4611      	mov	r1, r2
 8017216:	4618      	mov	r0, r3
 8017218:	f7f8 ff81 	bl	801011e <sensorCalibrationSolveForScale>
        for (int axis = 0; axis < 3; axis++) 
 801721c:	2300      	movs	r3, #0
 801721e:	677b      	str	r3, [r7, #116]	; 0x74
 8017220:	e026      	b.n	8017270 <performAcclerationCalibration+0x368>
 8017222:	bf00      	nop
 8017224:	200086a4 	.word	0x200086a4
 8017228:	20008634 	.word	0x20008634
 801722c:	51eb851f 	.word	0x51eb851f
 8017230:	200090d4 	.word	0x200090d4
 8017234:	45800000 	.word	0x45800000
		{
            configParam.accBias.accGain[axis] = lrintf(accTmp[axis] * 4096);
 8017238:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 801723a:	009b      	lsls	r3, r3, #2
 801723c:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8017240:	4413      	add	r3, r2
 8017242:	3b24      	subs	r3, #36	; 0x24
 8017244:	edd3 7a00 	vldr	s15, [r3]
 8017248:	ed1f 7a06 	vldr	s14, [pc, #-24]	; 8017234 <performAcclerationCalibration+0x32c>
 801724c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8017250:	eeb0 0a67 	vmov.f32	s0, s15
 8017254:	f004 fa08 	bl	801b668 <lrintf>
 8017258:	4603      	mov	r3, r0
 801725a:	b219      	sxth	r1, r3
 801725c:	4a10      	ldr	r2, [pc, #64]	; (80172a0 <performAcclerationCalibration+0x398>)
 801725e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8017260:	333c      	adds	r3, #60	; 0x3c
 8017262:	005b      	lsls	r3, r3, #1
 8017264:	4413      	add	r3, r2
 8017266:	460a      	mov	r2, r1
 8017268:	815a      	strh	r2, [r3, #10]
        for (int axis = 0; axis < 3; axis++) 
 801726a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 801726c:	3301      	adds	r3, #1
 801726e:	677b      	str	r3, [r7, #116]	; 0x74
 8017270:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8017272:	2b02      	cmp	r3, #2
 8017274:	dde0      	ble.n	8017238 <performAcclerationCalibration+0x330>
        }
		
		ENABLE_STATE(ACCELEROMETER_CALIBRATED);
 8017276:	4b0b      	ldr	r3, [pc, #44]	; (80172a4 <performAcclerationCalibration+0x39c>)
 8017278:	681b      	ldr	r3, [r3, #0]
 801727a:	f043 0302 	orr.w	r3, r3, #2
 801727e:	4a09      	ldr	r2, [pc, #36]	; (80172a4 <performAcclerationCalibration+0x39c>)
 8017280:	6013      	str	r3, [r2, #0]
		//
		saveConfigAndNotify();
 8017282:	f7fa fe2f 	bl	8011ee4 <saveConfigAndNotify>
    }

    accCalibration.cycleCount--;
 8017286:	4b08      	ldr	r3, [pc, #32]	; (80172a8 <performAcclerationCalibration+0x3a0>)
 8017288:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 801728c:	3b01      	subs	r3, #1
 801728e:	b29a      	uxth	r2, r3
 8017290:	4b05      	ldr	r3, [pc, #20]	; (80172a8 <performAcclerationCalibration+0x3a0>)
 8017292:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
 8017296:	e000      	b.n	801729a <performAcclerationCalibration+0x392>
        return;
 8017298:	bf00      	nop
}
 801729a:	3788      	adds	r7, #136	; 0x88
 801729c:	46bd      	mov	sp, r7
 801729e:	bd80      	pop	{r7, pc}
 80172a0:	200090d4 	.word	0x200090d4
 80172a4:	20008634 	.word	0x20008634
 80172a8:	200086a4 	.word	0x200086a4

080172ac <accInit>:

bool accInit(float accUpdateRate)
{
 80172ac:	b580      	push	{r7, lr}
 80172ae:	b084      	sub	sp, #16
 80172b0:	af00      	add	r7, sp, #0
 80172b2:	ed87 0a01 	vstr	s0, [r7, #4]
	if(mpu6000Init() == false)
 80172b6:	f7fb fdbb 	bl	8012e30 <mpu6000Init>
 80172ba:	4603      	mov	r3, r0
 80172bc:	f083 0301 	eor.w	r3, r3, #1
 80172c0:	b2db      	uxtb	r3, r3
 80172c2:	2b00      	cmp	r3, #0
 80172c4:	d001      	beq.n	80172ca <accInit+0x1e>
		return false;
 80172c6:	2300      	movs	r3, #0
 80172c8:	e049      	b.n	801735e <accInit+0xb2>
	
	//
	for (int axis = 0; axis < 3; axis++)
 80172ca:	2300      	movs	r3, #0
 80172cc:	60fb      	str	r3, [r7, #12]
 80172ce:	e014      	b.n	80172fa <accInit+0x4e>
	{
		biquadFilterInitLPF(&accFilterLPF[axis], accUpdateRate, ACCEL_LPF_CUTOFF_FREQ);
 80172d0:	68fa      	ldr	r2, [r7, #12]
 80172d2:	4613      	mov	r3, r2
 80172d4:	00db      	lsls	r3, r3, #3
 80172d6:	1a9b      	subs	r3, r3, r2
 80172d8:	009b      	lsls	r3, r3, #2
 80172da:	4a23      	ldr	r2, [pc, #140]	; (8017368 <accInit+0xbc>)
 80172dc:	4413      	add	r3, r2
 80172de:	edd7 7a01 	vldr	s15, [r7, #4]
 80172e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80172e6:	ee17 2a90 	vmov	r2, s15
 80172ea:	b291      	uxth	r1, r2
 80172ec:	220f      	movs	r2, #15
 80172ee:	4618      	mov	r0, r3
 80172f0:	f7f7 fd80 	bl	800edf4 <biquadFilterInitLPF>
	for (int axis = 0; axis < 3; axis++)
 80172f4:	68fb      	ldr	r3, [r7, #12]
 80172f6:	3301      	adds	r3, #1
 80172f8:	60fb      	str	r3, [r7, #12]
 80172fa:	68fb      	ldr	r3, [r7, #12]
 80172fc:	2b02      	cmp	r3, #2
 80172fe:	dde7      	ble.n	80172d0 <accInit+0x24>
	}

	//
	if ((configParam.accBias.accZero[X] == 0) && (configParam.accBias.accZero[Y] == 0) && (configParam.accBias.accZero[Z] == 0) &&
 8017300:	4b1a      	ldr	r3, [pc, #104]	; (801736c <accInit+0xc0>)
 8017302:	f9b3 307c 	ldrsh.w	r3, [r3, #124]	; 0x7c
 8017306:	2b00      	cmp	r3, #0
 8017308:	d122      	bne.n	8017350 <accInit+0xa4>
 801730a:	4b18      	ldr	r3, [pc, #96]	; (801736c <accInit+0xc0>)
 801730c:	f9b3 307e 	ldrsh.w	r3, [r3, #126]	; 0x7e
 8017310:	2b00      	cmp	r3, #0
 8017312:	d11d      	bne.n	8017350 <accInit+0xa4>
 8017314:	4b15      	ldr	r3, [pc, #84]	; (801736c <accInit+0xc0>)
 8017316:	f9b3 3080 	ldrsh.w	r3, [r3, #128]	; 0x80
 801731a:	2b00      	cmp	r3, #0
 801731c:	d118      	bne.n	8017350 <accInit+0xa4>
		(configParam.accBias.accGain[X] == 4096) && (configParam.accBias.accGain[Y] == 4096) && (configParam.accBias.accGain[Z] == 4096))
 801731e:	4b13      	ldr	r3, [pc, #76]	; (801736c <accInit+0xc0>)
 8017320:	f9b3 3082 	ldrsh.w	r3, [r3, #130]	; 0x82
	if ((configParam.accBias.accZero[X] == 0) && (configParam.accBias.accZero[Y] == 0) && (configParam.accBias.accZero[Z] == 0) &&
 8017324:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8017328:	d112      	bne.n	8017350 <accInit+0xa4>
		(configParam.accBias.accGain[X] == 4096) && (configParam.accBias.accGain[Y] == 4096) && (configParam.accBias.accGain[Z] == 4096))
 801732a:	4b10      	ldr	r3, [pc, #64]	; (801736c <accInit+0xc0>)
 801732c:	f9b3 3084 	ldrsh.w	r3, [r3, #132]	; 0x84
 8017330:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8017334:	d10c      	bne.n	8017350 <accInit+0xa4>
 8017336:	4b0d      	ldr	r3, [pc, #52]	; (801736c <accInit+0xc0>)
 8017338:	f9b3 3086 	ldrsh.w	r3, [r3, #134]	; 0x86
 801733c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8017340:	d106      	bne.n	8017350 <accInit+0xa4>
	{
		DISABLE_STATE(ACCELEROMETER_CALIBRATED);
 8017342:	4b0b      	ldr	r3, [pc, #44]	; (8017370 <accInit+0xc4>)
 8017344:	681b      	ldr	r3, [r3, #0]
 8017346:	f023 0302 	bic.w	r3, r3, #2
 801734a:	4a09      	ldr	r2, [pc, #36]	; (8017370 <accInit+0xc4>)
 801734c:	6013      	str	r3, [r2, #0]
 801734e:	e005      	b.n	801735c <accInit+0xb0>
	}
	else
	{
		ENABLE_STATE(ACCELEROMETER_CALIBRATED);
 8017350:	4b07      	ldr	r3, [pc, #28]	; (8017370 <accInit+0xc4>)
 8017352:	681b      	ldr	r3, [r3, #0]
 8017354:	f043 0302 	orr.w	r3, r3, #2
 8017358:	4a05      	ldr	r2, [pc, #20]	; (8017370 <accInit+0xc4>)
 801735a:	6013      	str	r3, [r2, #0]
	}
	
	return true;
 801735c:	2301      	movs	r3, #1
}
 801735e:	4618      	mov	r0, r3
 8017360:	3710      	adds	r7, #16
 8017362:	46bd      	mov	sp, r7
 8017364:	bd80      	pop	{r7, pc}
 8017366:	bf00      	nop
 8017368:	200097b0 	.word	0x200097b0
 801736c:	200090d4 	.word	0x200090d4
 8017370:	20008634 	.word	0x20008634

08017374 <accUpdate>:

void accUpdate(Axis3f *acc)
{
 8017374:	b580      	push	{r7, lr}
 8017376:	b084      	sub	sp, #16
 8017378:	af00      	add	r7, sp, #0
 801737a:	6078      	str	r0, [r7, #4]
	//
	if (!mpu6000AccRead(&accADCRaw))
 801737c:	485e      	ldr	r0, [pc, #376]	; (80174f8 <accUpdate+0x184>)
 801737e:	f7fb fe25 	bl	8012fcc <mpu6000AccRead>
 8017382:	4603      	mov	r3, r0
 8017384:	f083 0301 	eor.w	r3, r3, #1
 8017388:	b2db      	uxtb	r3, r3
 801738a:	2b00      	cmp	r3, #0
 801738c:	f040 80af 	bne.w	80174ee <accUpdate+0x17a>
	{
		return;
	}
	
	//
	applySensorAlignment(accADCRaw.axis, accADCRaw.axis, ACCEL_ALIGN);
 8017390:	2204      	movs	r2, #4
 8017392:	4959      	ldr	r1, [pc, #356]	; (80174f8 <accUpdate+0x184>)
 8017394:	4858      	ldr	r0, [pc, #352]	; (80174f8 <accUpdate+0x184>)
 8017396:	f000 ff63 	bl	8018260 <applySensorAlignment>
	
	//
	if (!accIsCalibrationComplete()) 
 801739a:	f7ff fc4b 	bl	8016c34 <accIsCalibrationComplete>
 801739e:	4603      	mov	r3, r0
 80173a0:	f083 0301 	eor.w	r3, r3, #1
 80173a4:	b2db      	uxtb	r3, r3
 80173a6:	2b00      	cmp	r3, #0
 80173a8:	d00c      	beq.n	80173c4 <accUpdate+0x50>
	{
		performAcclerationCalibration(accADCRaw);
 80173aa:	4b53      	ldr	r3, [pc, #332]	; (80174f8 <accUpdate+0x184>)
 80173ac:	681a      	ldr	r2, [r3, #0]
 80173ae:	2100      	movs	r1, #0
 80173b0:	4611      	mov	r1, r2
 80173b2:	889a      	ldrh	r2, [r3, #4]
 80173b4:	2300      	movs	r3, #0
 80173b6:	f362 030f 	bfi	r3, r2, #0, #16
 80173ba:	4608      	mov	r0, r1
 80173bc:	4619      	mov	r1, r3
 80173be:	f7ff fda3 	bl	8016f08 <performAcclerationCalibration>
		return;
 80173c2:	e095      	b.n	80174f0 <accUpdate+0x17c>
	}
	
	//accADC
	accADC.x = (accADCRaw.x - configParam.accBias.accZero[X]) * configParam.accBias.accGain[X] / 4096;
 80173c4:	4b4c      	ldr	r3, [pc, #304]	; (80174f8 <accUpdate+0x184>)
 80173c6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80173ca:	461a      	mov	r2, r3
 80173cc:	4b4b      	ldr	r3, [pc, #300]	; (80174fc <accUpdate+0x188>)
 80173ce:	f9b3 307c 	ldrsh.w	r3, [r3, #124]	; 0x7c
 80173d2:	1ad3      	subs	r3, r2, r3
 80173d4:	4a49      	ldr	r2, [pc, #292]	; (80174fc <accUpdate+0x188>)
 80173d6:	f9b2 2082 	ldrsh.w	r2, [r2, #130]	; 0x82
 80173da:	fb02 f303 	mul.w	r3, r2, r3
 80173de:	2b00      	cmp	r3, #0
 80173e0:	da01      	bge.n	80173e6 <accUpdate+0x72>
 80173e2:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 80173e6:	131b      	asrs	r3, r3, #12
 80173e8:	b21a      	sxth	r2, r3
 80173ea:	4b45      	ldr	r3, [pc, #276]	; (8017500 <accUpdate+0x18c>)
 80173ec:	801a      	strh	r2, [r3, #0]
	accADC.y = (accADCRaw.y - configParam.accBias.accZero[Y]) * configParam.accBias.accGain[X] / 4096;
 80173ee:	4b42      	ldr	r3, [pc, #264]	; (80174f8 <accUpdate+0x184>)
 80173f0:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80173f4:	461a      	mov	r2, r3
 80173f6:	4b41      	ldr	r3, [pc, #260]	; (80174fc <accUpdate+0x188>)
 80173f8:	f9b3 307e 	ldrsh.w	r3, [r3, #126]	; 0x7e
 80173fc:	1ad3      	subs	r3, r2, r3
 80173fe:	4a3f      	ldr	r2, [pc, #252]	; (80174fc <accUpdate+0x188>)
 8017400:	f9b2 2082 	ldrsh.w	r2, [r2, #130]	; 0x82
 8017404:	fb02 f303 	mul.w	r3, r2, r3
 8017408:	2b00      	cmp	r3, #0
 801740a:	da01      	bge.n	8017410 <accUpdate+0x9c>
 801740c:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8017410:	131b      	asrs	r3, r3, #12
 8017412:	b21a      	sxth	r2, r3
 8017414:	4b3a      	ldr	r3, [pc, #232]	; (8017500 <accUpdate+0x18c>)
 8017416:	805a      	strh	r2, [r3, #2]
	accADC.z = (accADCRaw.z - configParam.accBias.accZero[Z]) * configParam.accBias.accGain[X] / 4096;
 8017418:	4b37      	ldr	r3, [pc, #220]	; (80174f8 <accUpdate+0x184>)
 801741a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 801741e:	461a      	mov	r2, r3
 8017420:	4b36      	ldr	r3, [pc, #216]	; (80174fc <accUpdate+0x188>)
 8017422:	f9b3 3080 	ldrsh.w	r3, [r3, #128]	; 0x80
 8017426:	1ad3      	subs	r3, r2, r3
 8017428:	4a34      	ldr	r2, [pc, #208]	; (80174fc <accUpdate+0x188>)
 801742a:	f9b2 2082 	ldrsh.w	r2, [r2, #130]	; 0x82
 801742e:	fb02 f303 	mul.w	r3, r2, r3
 8017432:	2b00      	cmp	r3, #0
 8017434:	da01      	bge.n	801743a <accUpdate+0xc6>
 8017436:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 801743a:	131b      	asrs	r3, r3, #12
 801743c:	b21a      	sxth	r2, r3
 801743e:	4b30      	ldr	r3, [pc, #192]	; (8017500 <accUpdate+0x18c>)
 8017440:	809a      	strh	r2, [r3, #4]
	
	//
	applyBoardAlignment(accADC.axis);
 8017442:	482f      	ldr	r0, [pc, #188]	; (8017500 <accUpdate+0x18c>)
 8017444:	f000 fe68 	bl	8018118 <applyBoardAlignment>
	
	// g (9.8m/s^2)
	accf.x = (float)accADC.x / ACC_1G_ADC;
 8017448:	4b2d      	ldr	r3, [pc, #180]	; (8017500 <accUpdate+0x18c>)
 801744a:	f9b3 3000 	ldrsh.w	r3, [r3]
 801744e:	ee07 3a90 	vmov	s15, r3
 8017452:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8017456:	eddf 6a2b 	vldr	s13, [pc, #172]	; 8017504 <accUpdate+0x190>
 801745a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 801745e:	4b2a      	ldr	r3, [pc, #168]	; (8017508 <accUpdate+0x194>)
 8017460:	edc3 7a00 	vstr	s15, [r3]
	accf.y = (float)accADC.y / ACC_1G_ADC;
 8017464:	4b26      	ldr	r3, [pc, #152]	; (8017500 <accUpdate+0x18c>)
 8017466:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 801746a:	ee07 3a90 	vmov	s15, r3
 801746e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8017472:	eddf 6a24 	vldr	s13, [pc, #144]	; 8017504 <accUpdate+0x190>
 8017476:	eec7 7a26 	vdiv.f32	s15, s14, s13
 801747a:	4b23      	ldr	r3, [pc, #140]	; (8017508 <accUpdate+0x194>)
 801747c:	edc3 7a01 	vstr	s15, [r3, #4]
	accf.z = (float)accADC.z / ACC_1G_ADC;
 8017480:	4b1f      	ldr	r3, [pc, #124]	; (8017500 <accUpdate+0x18c>)
 8017482:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8017486:	ee07 3a90 	vmov	s15, r3
 801748a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 801748e:	eddf 6a1d 	vldr	s13, [pc, #116]	; 8017504 <accUpdate+0x190>
 8017492:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8017496:	4b1c      	ldr	r3, [pc, #112]	; (8017508 <accUpdate+0x194>)
 8017498:	edc3 7a02 	vstr	s15, [r3, #8]
	
	//
	for (int axis = 0; axis < 3; axis++) 
 801749c:	2300      	movs	r3, #0
 801749e:	60fb      	str	r3, [r7, #12]
 80174a0:	e01c      	b.n	80174dc <accUpdate+0x168>
	{
		accf.axis[axis] = biquadFilterApply(&accFilterLPF[axis], accf.axis[axis]);
 80174a2:	68fa      	ldr	r2, [r7, #12]
 80174a4:	4613      	mov	r3, r2
 80174a6:	00db      	lsls	r3, r3, #3
 80174a8:	1a9b      	subs	r3, r3, r2
 80174aa:	009b      	lsls	r3, r3, #2
 80174ac:	4a17      	ldr	r2, [pc, #92]	; (801750c <accUpdate+0x198>)
 80174ae:	441a      	add	r2, r3
 80174b0:	4915      	ldr	r1, [pc, #84]	; (8017508 <accUpdate+0x194>)
 80174b2:	68fb      	ldr	r3, [r7, #12]
 80174b4:	009b      	lsls	r3, r3, #2
 80174b6:	440b      	add	r3, r1
 80174b8:	edd3 7a00 	vldr	s15, [r3]
 80174bc:	eeb0 0a67 	vmov.f32	s0, s15
 80174c0:	4610      	mov	r0, r2
 80174c2:	f7f7 fd8d 	bl	800efe0 <biquadFilterApply>
 80174c6:	eef0 7a40 	vmov.f32	s15, s0
 80174ca:	4a0f      	ldr	r2, [pc, #60]	; (8017508 <accUpdate+0x194>)
 80174cc:	68fb      	ldr	r3, [r7, #12]
 80174ce:	009b      	lsls	r3, r3, #2
 80174d0:	4413      	add	r3, r2
 80174d2:	edc3 7a00 	vstr	s15, [r3]
	for (int axis = 0; axis < 3; axis++) 
 80174d6:	68fb      	ldr	r3, [r7, #12]
 80174d8:	3301      	adds	r3, #1
 80174da:	60fb      	str	r3, [r7, #12]
 80174dc:	68fb      	ldr	r3, [r7, #12]
 80174de:	2b02      	cmp	r3, #2
 80174e0:	dddf      	ble.n	80174a2 <accUpdate+0x12e>
	}
	
	*acc = accf;
 80174e2:	687b      	ldr	r3, [r7, #4]
 80174e4:	4a08      	ldr	r2, [pc, #32]	; (8017508 <accUpdate+0x194>)
 80174e6:	ca07      	ldmia	r2, {r0, r1, r2}
 80174e8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80174ec:	e000      	b.n	80174f0 <accUpdate+0x17c>
		return;
 80174ee:	bf00      	nop
}
 80174f0:	3710      	adds	r7, #16
 80174f2:	46bd      	mov	sp, r7
 80174f4:	bd80      	pop	{r7, pc}
 80174f6:	bf00      	nop
 80174f8:	200097a8 	.word	0x200097a8
 80174fc:	200090d4 	.word	0x200090d4
 8017500:	20009794 	.word	0x20009794
 8017504:	45800000 	.word	0x45800000
 8017508:	2000979c 	.word	0x2000979c
 801750c:	200097b0 	.word	0x200097b0

08017510 <baroInit>:
float baroAltitude = 0;
static float baroGroundAltitude = 0;
static float baroGroundPressure = 101325.0f; // 101325 pascal, 1 standard atmosphere

bool baroInit(void)
{
 8017510:	b580      	push	{r7, lr}
 8017512:	af00      	add	r7, sp, #0
	return bmp280Init();
 8017514:	f7fa fdfc 	bl	8012110 <bmp280Init>
 8017518:	4603      	mov	r3, r0
}
 801751a:	4618      	mov	r0, r3
 801751c:	bd80      	pop	{r7, pc}
	...

08017520 <baroIsCalibrationComplete>:

bool baroIsCalibrationComplete(void)
{
 8017520:	b480      	push	{r7}
 8017522:	af00      	add	r7, sp, #0
    return baroCalibrationFinished;
 8017524:	4b03      	ldr	r3, [pc, #12]	; (8017534 <baroIsCalibrationComplete+0x14>)
 8017526:	781b      	ldrb	r3, [r3, #0]
}
 8017528:	4618      	mov	r0, r3
 801752a:	46bd      	mov	sp, r7
 801752c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017530:	4770      	bx	lr
 8017532:	bf00      	nop
 8017534:	200086fc 	.word	0x200086fc

08017538 <pressureToAltitude>:
	baroCalibrationFinished = false;
}

//
static float pressureToAltitude(const float pressure)
{
 8017538:	b580      	push	{r7, lr}
 801753a:	b082      	sub	sp, #8
 801753c:	af00      	add	r7, sp, #0
 801753e:	ed87 0a01 	vstr	s0, [r7, #4]
    return (1.0f - powf(pressure / 101325.0f, 0.190295f)) * 4433000.0f;
 8017542:	edd7 7a01 	vldr	s15, [r7, #4]
 8017546:	eddf 6a0c 	vldr	s13, [pc, #48]	; 8017578 <pressureToAltitude+0x40>
 801754a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 801754e:	eddf 0a0b 	vldr	s1, [pc, #44]	; 801757c <pressureToAltitude+0x44>
 8017552:	eeb0 0a47 	vmov.f32	s0, s14
 8017556:	f004 f909 	bl	801b76c <powf>
 801755a:	eef0 7a40 	vmov.f32	s15, s0
 801755e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8017562:	ee77 7a67 	vsub.f32	s15, s14, s15
 8017566:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8017580 <pressureToAltitude+0x48>
 801756a:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 801756e:	eeb0 0a67 	vmov.f32	s0, s15
 8017572:	3708      	adds	r7, #8
 8017574:	46bd      	mov	sp, r7
 8017576:	bd80      	pop	{r7, pc}
 8017578:	47c5e680 	.word	0x47c5e680
 801757c:	3e42dcb1 	.word	0x3e42dcb1
 8017580:	4a8748d0 	.word	0x4a8748d0

08017584 <performBaroCalibrationCycle>:

//1
static void performBaroCalibrationCycle(float baroPressureSamp)
{
 8017584:	b580      	push	{r7, lr}
 8017586:	b084      	sub	sp, #16
 8017588:	af00      	add	r7, sp, #0
 801758a:	ed87 0a01 	vstr	s0, [r7, #4]
	//
    const float baroGroundPressureError = baroPressureSamp - baroGroundPressure;
 801758e:	4b29      	ldr	r3, [pc, #164]	; (8017634 <performBaroCalibrationCycle+0xb0>)
 8017590:	edd3 7a00 	vldr	s15, [r3]
 8017594:	ed97 7a01 	vldr	s14, [r7, #4]
 8017598:	ee77 7a67 	vsub.f32	s15, s14, s15
 801759c:	edc7 7a03 	vstr	s15, [r7, #12]
    baroGroundPressure += baroGroundPressureError * 0.15f;
 80175a0:	edd7 7a03 	vldr	s15, [r7, #12]
 80175a4:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8017638 <performBaroCalibrationCycle+0xb4>
 80175a8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80175ac:	4b21      	ldr	r3, [pc, #132]	; (8017634 <performBaroCalibrationCycle+0xb0>)
 80175ae:	edd3 7a00 	vldr	s15, [r3]
 80175b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80175b6:	4b1f      	ldr	r3, [pc, #124]	; (8017634 <performBaroCalibrationCycle+0xb0>)
 80175b8:	edc3 7a00 	vstr	s15, [r3]

    if (ABS(baroGroundPressureError) < (baroGroundPressure * 0.00005f))  // 0.005% calibration error (should give c. 10cm calibration error)
 80175bc:	edd7 7a03 	vldr	s15, [r7, #12]
 80175c0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80175c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80175c8:	d504      	bpl.n	80175d4 <performBaroCalibrationCycle+0x50>
 80175ca:	edd7 7a03 	vldr	s15, [r7, #12]
 80175ce:	eef1 7a67 	vneg.f32	s15, s15
 80175d2:	e001      	b.n	80175d8 <performBaroCalibrationCycle+0x54>
 80175d4:	edd7 7a03 	vldr	s15, [r7, #12]
 80175d8:	4b16      	ldr	r3, [pc, #88]	; (8017634 <performBaroCalibrationCycle+0xb0>)
 80175da:	ed93 7a00 	vldr	s14, [r3]
 80175de:	eddf 6a17 	vldr	s13, [pc, #92]	; 801763c <performBaroCalibrationCycle+0xb8>
 80175e2:	ee27 7a26 	vmul.f32	s14, s14, s13
 80175e6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80175ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80175ee:	d517      	bpl.n	8017620 <performBaroCalibrationCycle+0x9c>
	{   
        if ((getSysTickCnt() - baroCalibrationTimeout) > 250) 
 80175f0:	f7ea ffa4 	bl	800253c <getSysTickCnt>
 80175f4:	4602      	mov	r2, r0
 80175f6:	4b12      	ldr	r3, [pc, #72]	; (8017640 <performBaroCalibrationCycle+0xbc>)
 80175f8:	681b      	ldr	r3, [r3, #0]
 80175fa:	1ad3      	subs	r3, r2, r3
 80175fc:	2bfa      	cmp	r3, #250	; 0xfa
 80175fe:	d914      	bls.n	801762a <performBaroCalibrationCycle+0xa6>
		{
            baroGroundAltitude = pressureToAltitude(baroGroundPressure);
 8017600:	4b0c      	ldr	r3, [pc, #48]	; (8017634 <performBaroCalibrationCycle+0xb0>)
 8017602:	edd3 7a00 	vldr	s15, [r3]
 8017606:	eeb0 0a67 	vmov.f32	s0, s15
 801760a:	f7ff ff95 	bl	8017538 <pressureToAltitude>
 801760e:	eef0 7a40 	vmov.f32	s15, s0
 8017612:	4b0c      	ldr	r3, [pc, #48]	; (8017644 <performBaroCalibrationCycle+0xc0>)
 8017614:	edc3 7a00 	vstr	s15, [r3]
            baroCalibrationFinished = true;
 8017618:	4b0b      	ldr	r3, [pc, #44]	; (8017648 <performBaroCalibrationCycle+0xc4>)
 801761a:	2201      	movs	r2, #1
 801761c:	701a      	strb	r2, [r3, #0]
    }
    else 
	{
        baroCalibrationTimeout = getSysTickCnt();
    }
}
 801761e:	e004      	b.n	801762a <performBaroCalibrationCycle+0xa6>
        baroCalibrationTimeout = getSysTickCnt();
 8017620:	f7ea ff8c 	bl	800253c <getSysTickCnt>
 8017624:	4603      	mov	r3, r0
 8017626:	4a06      	ldr	r2, [pc, #24]	; (8017640 <performBaroCalibrationCycle+0xbc>)
 8017628:	6013      	str	r3, [r2, #0]
}
 801762a:	bf00      	nop
 801762c:	3710      	adds	r7, #16
 801762e:	46bd      	mov	sp, r7
 8017630:	bd80      	pop	{r7, pc}
 8017632:	bf00      	nop
 8017634:	20000164 	.word	0x20000164
 8017638:	3e19999a 	.word	0x3e19999a
 801763c:	3851b717 	.word	0x3851b717
 8017640:	200086f8 	.word	0x200086f8
 8017644:	20008704 	.word	0x20008704
 8017648:	200086fc 	.word	0x200086fc

0801764c <applyBarometerMedianFilter>:
So set glitch threshold at 1000 - this represents an altitude change of approximately 100m.
*/
#define PRESSURE_DELTA_GLITCH_THRESHOLD 1000

static int32_t applyBarometerMedianFilter(int32_t newPressureReading)
{
 801764c:	b580      	push	{r7, lr}
 801764e:	b086      	sub	sp, #24
 8017650:	af00      	add	r7, sp, #0
 8017652:	6078      	str	r0, [r7, #4]
    static int32_t barometerFilterSamples[PRESSURE_SAMPLES_MEDIAN];
    static int currentFilterSampleIndex = 0;
    static bool medianFilterReady = false;

    int nextSampleIndex = currentFilterSampleIndex + 1;
 8017654:	4b2d      	ldr	r3, [pc, #180]	; (801770c <applyBarometerMedianFilter+0xc0>)
 8017656:	681b      	ldr	r3, [r3, #0]
 8017658:	3301      	adds	r3, #1
 801765a:	617b      	str	r3, [r7, #20]
    if (nextSampleIndex == PRESSURE_SAMPLES_MEDIAN) 
 801765c:	697b      	ldr	r3, [r7, #20]
 801765e:	2b03      	cmp	r3, #3
 8017660:	d104      	bne.n	801766c <applyBarometerMedianFilter+0x20>
	{
        nextSampleIndex = 0;
 8017662:	2300      	movs	r3, #0
 8017664:	617b      	str	r3, [r7, #20]
        medianFilterReady = true;
 8017666:	4b2a      	ldr	r3, [pc, #168]	; (8017710 <applyBarometerMedianFilter+0xc4>)
 8017668:	2201      	movs	r2, #1
 801766a:	701a      	strb	r2, [r3, #0]
    }
    int previousSampleIndex = currentFilterSampleIndex - 1;
 801766c:	4b27      	ldr	r3, [pc, #156]	; (801770c <applyBarometerMedianFilter+0xc0>)
 801766e:	681b      	ldr	r3, [r3, #0]
 8017670:	3b01      	subs	r3, #1
 8017672:	613b      	str	r3, [r7, #16]
    if (previousSampleIndex < 0) 
 8017674:	693b      	ldr	r3, [r7, #16]
 8017676:	2b00      	cmp	r3, #0
 8017678:	da01      	bge.n	801767e <applyBarometerMedianFilter+0x32>
	{
        previousSampleIndex = PRESSURE_SAMPLES_MEDIAN - 1;
 801767a:	2302      	movs	r3, #2
 801767c:	613b      	str	r3, [r7, #16]
    }
    const int previousPressureReading = barometerFilterSamples[previousSampleIndex];
 801767e:	4a25      	ldr	r2, [pc, #148]	; (8017714 <applyBarometerMedianFilter+0xc8>)
 8017680:	693b      	ldr	r3, [r7, #16]
 8017682:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8017686:	60fb      	str	r3, [r7, #12]

    if (medianFilterReady) 
 8017688:	4b21      	ldr	r3, [pc, #132]	; (8017710 <applyBarometerMedianFilter+0xc4>)
 801768a:	781b      	ldrb	r3, [r3, #0]
 801768c:	2b00      	cmp	r3, #0
 801768e:	d02f      	beq.n	80176f0 <applyBarometerMedianFilter+0xa4>
	{
        if (ABS(previousPressureReading - newPressureReading) < PRESSURE_DELTA_GLITCH_THRESHOLD) 
 8017690:	68fa      	ldr	r2, [r7, #12]
 8017692:	687b      	ldr	r3, [r7, #4]
 8017694:	1ad3      	subs	r3, r2, r3
 8017696:	2b00      	cmp	r3, #0
 8017698:	da0b      	bge.n	80176b2 <applyBarometerMedianFilter+0x66>
 801769a:	68fb      	ldr	r3, [r7, #12]
 801769c:	425a      	negs	r2, r3
 801769e:	687b      	ldr	r3, [r7, #4]
 80176a0:	1ad3      	subs	r3, r2, r3
 80176a2:	f240 32e7 	movw	r2, #999	; 0x3e7
 80176a6:	4293      	cmp	r3, r2
 80176a8:	bfd4      	ite	le
 80176aa:	2301      	movle	r3, #1
 80176ac:	2300      	movgt	r3, #0
 80176ae:	b2db      	uxtb	r3, r3
 80176b0:	e009      	b.n	80176c6 <applyBarometerMedianFilter+0x7a>
 80176b2:	68fa      	ldr	r2, [r7, #12]
 80176b4:	687b      	ldr	r3, [r7, #4]
 80176b6:	1ad3      	subs	r3, r2, r3
 80176b8:	f240 32e7 	movw	r2, #999	; 0x3e7
 80176bc:	4293      	cmp	r3, r2
 80176be:	bfd4      	ite	le
 80176c0:	2301      	movle	r3, #1
 80176c2:	2300      	movgt	r3, #0
 80176c4:	b2db      	uxtb	r3, r3
 80176c6:	2b00      	cmp	r3, #0
 80176c8:	d00d      	beq.n	80176e6 <applyBarometerMedianFilter+0x9a>
		{
            barometerFilterSamples[currentFilterSampleIndex] = newPressureReading;
 80176ca:	4b10      	ldr	r3, [pc, #64]	; (801770c <applyBarometerMedianFilter+0xc0>)
 80176cc:	681b      	ldr	r3, [r3, #0]
 80176ce:	4911      	ldr	r1, [pc, #68]	; (8017714 <applyBarometerMedianFilter+0xc8>)
 80176d0:	687a      	ldr	r2, [r7, #4]
 80176d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            currentFilterSampleIndex = nextSampleIndex;
 80176d6:	4a0d      	ldr	r2, [pc, #52]	; (801770c <applyBarometerMedianFilter+0xc0>)
 80176d8:	697b      	ldr	r3, [r7, #20]
 80176da:	6013      	str	r3, [r2, #0]
            return quickMedianFilter3(barometerFilterSamples);
 80176dc:	480d      	ldr	r0, [pc, #52]	; (8017714 <applyBarometerMedianFilter+0xc8>)
 80176de:	f7f8 f8db 	bl	800f898 <quickMedianFilter3>
 80176e2:	4603      	mov	r3, r0
 80176e4:	e00e      	b.n	8017704 <applyBarometerMedianFilter+0xb8>
        } 
		else
		{
            // glitch threshold exceeded, so just return previous reading and don't add the glitched reading to the filter array
            return barometerFilterSamples[previousSampleIndex];
 80176e6:	4a0b      	ldr	r2, [pc, #44]	; (8017714 <applyBarometerMedianFilter+0xc8>)
 80176e8:	693b      	ldr	r3, [r7, #16]
 80176ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80176ee:	e009      	b.n	8017704 <applyBarometerMedianFilter+0xb8>
        }
    } 
	else 
	{
        barometerFilterSamples[currentFilterSampleIndex] = newPressureReading;
 80176f0:	4b06      	ldr	r3, [pc, #24]	; (801770c <applyBarometerMedianFilter+0xc0>)
 80176f2:	681b      	ldr	r3, [r3, #0]
 80176f4:	4907      	ldr	r1, [pc, #28]	; (8017714 <applyBarometerMedianFilter+0xc8>)
 80176f6:	687a      	ldr	r2, [r7, #4]
 80176f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        currentFilterSampleIndex = nextSampleIndex;
 80176fc:	4a03      	ldr	r2, [pc, #12]	; (801770c <applyBarometerMedianFilter+0xc0>)
 80176fe:	697b      	ldr	r3, [r7, #20]
 8017700:	6013      	str	r3, [r2, #0]
        return newPressureReading;
 8017702:	687b      	ldr	r3, [r7, #4]
    }
}
 8017704:	4618      	mov	r0, r3
 8017706:	3718      	adds	r7, #24
 8017708:	46bd      	mov	sp, r7
 801770a:	bd80      	pop	{r7, pc}
 801770c:	20008708 	.word	0x20008708
 8017710:	2000870c 	.word	0x2000870c
 8017714:	20008710 	.word	0x20008710

08017718 <baroUpdate>:


void baroUpdate(baro_t *baro)
{
 8017718:	b580      	push	{r7, lr}
 801771a:	b082      	sub	sp, #8
 801771c:	af00      	add	r7, sp, #0
 801771e:	6078      	str	r0, [r7, #4]
	//bmp280GetData(&baroPressure, &baroTemperature);
	bmp280GetDat();
 8017720:	f7fa ffa4 	bl	801266c <bmp280GetDat>
	//
	baroPressure = applyBarometerMedianFilter(baroPressure * 10) / 10.0f;
 8017724:	4b26      	ldr	r3, [pc, #152]	; (80177c0 <baroUpdate+0xa8>)
 8017726:	edd3 7a00 	vldr	s15, [r3]
 801772a:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 801772e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8017732:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8017736:	ee17 0a90 	vmov	r0, s15
 801773a:	f7ff ff87 	bl	801764c <applyBarometerMedianFilter>
 801773e:	ee07 0a90 	vmov	s15, r0
 8017742:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8017746:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 801774a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 801774e:	4b1c      	ldr	r3, [pc, #112]	; (80177c0 <baroUpdate+0xa8>)
 8017750:	edc3 7a00 	vstr	s15, [r3]

	baro->pressure = baroPressure;
 8017754:	4b1a      	ldr	r3, [pc, #104]	; (80177c0 <baroUpdate+0xa8>)
 8017756:	681a      	ldr	r2, [r3, #0]
 8017758:	687b      	ldr	r3, [r7, #4]
 801775a:	605a      	str	r2, [r3, #4]
	baro->temperature = baroTemperature;
 801775c:	4b19      	ldr	r3, [pc, #100]	; (80177c4 <baroUpdate+0xac>)
 801775e:	681a      	ldr	r2, [r3, #0]
 8017760:	687b      	ldr	r3, [r7, #4]
 8017762:	609a      	str	r2, [r3, #8]
	if (!baroIsCalibrationComplete())
 8017764:	f7ff fedc 	bl	8017520 <baroIsCalibrationComplete>
 8017768:	4603      	mov	r3, r0
 801776a:	f083 0301 	eor.w	r3, r3, #1
 801776e:	b2db      	uxtb	r3, r3
 8017770:	2b00      	cmp	r3, #0
 8017772:	d00b      	beq.n	801778c <baroUpdate+0x74>
	{
		performBaroCalibrationCycle(baroPressure);
 8017774:	4b12      	ldr	r3, [pc, #72]	; (80177c0 <baroUpdate+0xa8>)
 8017776:	edd3 7a00 	vldr	s15, [r3]
 801777a:	eeb0 0a67 	vmov.f32	s0, s15
 801777e:	f7ff ff01 	bl	8017584 <performBaroCalibrationCycle>
		baro->asl = 0.0f;
 8017782:	687b      	ldr	r3, [r7, #4]
 8017784:	f04f 0200 	mov.w	r2, #0
 8017788:	60da      	str	r2, [r3, #12]
 801778a:	e010      	b.n	80177ae <baroUpdate+0x96>
	}
	else
	{
		//
        baro->asl = pressureToAltitude(baroPressure) - baroGroundAltitude;
 801778c:	4b0c      	ldr	r3, [pc, #48]	; (80177c0 <baroUpdate+0xa8>)
 801778e:	edd3 7a00 	vldr	s15, [r3]
 8017792:	eeb0 0a67 	vmov.f32	s0, s15
 8017796:	f7ff fecf 	bl	8017538 <pressureToAltitude>
 801779a:	eeb0 7a40 	vmov.f32	s14, s0
 801779e:	4b0a      	ldr	r3, [pc, #40]	; (80177c8 <baroUpdate+0xb0>)
 80177a0:	edd3 7a00 	vldr	s15, [r3]
 80177a4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80177a8:	687b      	ldr	r3, [r7, #4]
 80177aa:	edc3 7a03 	vstr	s15, [r3, #12]
	}

	baroAltitude = baro->asl;
 80177ae:	687b      	ldr	r3, [r7, #4]
 80177b0:	68db      	ldr	r3, [r3, #12]
 80177b2:	4a06      	ldr	r2, [pc, #24]	; (80177cc <baroUpdate+0xb4>)
 80177b4:	6013      	str	r3, [r2, #0]
}
 80177b6:	bf00      	nop
 80177b8:	3708      	adds	r7, #8
 80177ba:	46bd      	mov	sp, r7
 80177bc:	bd80      	pop	{r7, pc}
 80177be:	bf00      	nop
 80177c0:	20009174 	.word	0x20009174
 80177c4:	20009170 	.word	0x20009170
 80177c8:	20008704 	.word	0x20008704
 80177cc:	20008700 	.word	0x20008700

080177d0 <compassIsHealthy>:
static uint32_t calStartTime = 0;
static Axis3i16 magPrev;
static sensorCalibrationState_t calState;

bool compassIsHealthy(void)
{
 80177d0:	b480      	push	{r7}
 80177d2:	af00      	add	r7, sp, #0
    return (magADC.x != 0) || (magADC.y != 0) || (magADC.z != 0);
 80177d4:	4b0c      	ldr	r3, [pc, #48]	; (8017808 <compassIsHealthy+0x38>)
 80177d6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80177da:	2b00      	cmp	r3, #0
 80177dc:	d109      	bne.n	80177f2 <compassIsHealthy+0x22>
 80177de:	4b0a      	ldr	r3, [pc, #40]	; (8017808 <compassIsHealthy+0x38>)
 80177e0:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80177e4:	2b00      	cmp	r3, #0
 80177e6:	d104      	bne.n	80177f2 <compassIsHealthy+0x22>
 80177e8:	4b07      	ldr	r3, [pc, #28]	; (8017808 <compassIsHealthy+0x38>)
 80177ea:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80177ee:	2b00      	cmp	r3, #0
 80177f0:	d001      	beq.n	80177f6 <compassIsHealthy+0x26>
 80177f2:	2301      	movs	r3, #1
 80177f4:	e000      	b.n	80177f8 <compassIsHealthy+0x28>
 80177f6:	2300      	movs	r3, #0
 80177f8:	f003 0301 	and.w	r3, r3, #1
 80177fc:	b2db      	uxtb	r3, r3
}
 80177fe:	4618      	mov	r0, r3
 8017800:	46bd      	mov	sp, r7
 8017802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017806:	4770      	bx	lr
 8017808:	2000980c 	.word	0x2000980c

0801780c <compassSetCalibrationStart>:
{
    return magUpdatedAtLeastOnce;
}

void compassSetCalibrationStart(void)
{
 801780c:	b580      	push	{r7, lr}
 801780e:	af00      	add	r7, sp, #0
	if (isInit)
 8017810:	4b0c      	ldr	r3, [pc, #48]	; (8017844 <compassSetCalibrationStart+0x38>)
 8017812:	781b      	ldrb	r3, [r3, #0]
 8017814:	2b00      	cmp	r3, #0
 8017816:	d013      	beq.n	8017840 <compassSetCalibrationStart+0x34>
	{
		calStartTime = getSysTickCnt();
 8017818:	f7ea fe90 	bl	800253c <getSysTickCnt>
 801781c:	4603      	mov	r3, r0
 801781e:	4a0a      	ldr	r2, [pc, #40]	; (8017848 <compassSetCalibrationStart+0x3c>)
 8017820:	6013      	str	r3, [r2, #0]

		magPrev.x = 0;
 8017822:	4b0a      	ldr	r3, [pc, #40]	; (801784c <compassSetCalibrationStart+0x40>)
 8017824:	2200      	movs	r2, #0
 8017826:	801a      	strh	r2, [r3, #0]
		magPrev.y = 0;
 8017828:	4b08      	ldr	r3, [pc, #32]	; (801784c <compassSetCalibrationStart+0x40>)
 801782a:	2200      	movs	r2, #0
 801782c:	805a      	strh	r2, [r3, #2]
		magPrev.z = 0;
 801782e:	4b07      	ldr	r3, [pc, #28]	; (801784c <compassSetCalibrationStart+0x40>)
 8017830:	2200      	movs	r2, #0
 8017832:	809a      	strh	r2, [r3, #4]

		beeper(BEEPER_ACTION_SUCCESS);
 8017834:	200c      	movs	r0, #12
 8017836:	f7fa fbd7 	bl	8011fe8 <beeper>
		sensorCalibrationResetState(&calState);
 801783a:	4805      	ldr	r0, [pc, #20]	; (8017850 <compassSetCalibrationStart+0x44>)
 801783c:	f7f8 f85a 	bl	800f8f4 <sensorCalibrationResetState>
	}
}
 8017840:	bf00      	nop
 8017842:	bd80      	pop	{r7, pc}
 8017844:	2000871c 	.word	0x2000871c
 8017848:	20008720 	.word	0x20008720
 801784c:	20008724 	.word	0x20008724
 8017850:	2000872c 	.word	0x2000872c

08017854 <compassUpdate>:

void compassUpdate(Axis3f *mag)
{
 8017854:	b580      	push	{r7, lr}
 8017856:	b08c      	sub	sp, #48	; 0x30
 8017858:	af00      	add	r7, sp, #0
 801785a:	6078      	str	r0, [r7, #4]
	//
	if(!qmc5883lRead(&magADCRaw))
 801785c:	48a2      	ldr	r0, [pc, #648]	; (8017ae8 <compassUpdate+0x294>)
 801785e:	f7fa ff83 	bl	8012768 <qmc5883lRead>
 8017862:	4603      	mov	r3, r0
 8017864:	f083 0301 	eor.w	r3, r3, #1
 8017868:	b2db      	uxtb	r3, r3
 801786a:	2b00      	cmp	r3, #0
 801786c:	d009      	beq.n	8017882 <compassUpdate+0x2e>
	{
		magADC.x = 0;
 801786e:	4b9f      	ldr	r3, [pc, #636]	; (8017aec <compassUpdate+0x298>)
 8017870:	2200      	movs	r2, #0
 8017872:	801a      	strh	r2, [r3, #0]
		magADC.y = 0;
 8017874:	4b9d      	ldr	r3, [pc, #628]	; (8017aec <compassUpdate+0x298>)
 8017876:	2200      	movs	r2, #0
 8017878:	805a      	strh	r2, [r3, #2]
		magADC.z = 0;
 801787a:	4b9c      	ldr	r3, [pc, #624]	; (8017aec <compassUpdate+0x298>)
 801787c:	2200      	movs	r2, #0
 801787e:	809a      	strh	r2, [r3, #4]
        return;
 8017880:	e12f      	b.n	8017ae2 <compassUpdate+0x28e>
	}
	
	//
	applySensorAlignment(magADC.axis, magADCRaw.axis, MAG_ALIGN);
 8017882:	2208      	movs	r2, #8
 8017884:	4998      	ldr	r1, [pc, #608]	; (8017ae8 <compassUpdate+0x294>)
 8017886:	4899      	ldr	r0, [pc, #612]	; (8017aec <compassUpdate+0x298>)
 8017888:	f000 fcea 	bl	8018260 <applySensorAlignment>
	
    //
    if (calStartTime > 0)
 801788c:	4b98      	ldr	r3, [pc, #608]	; (8017af0 <compassUpdate+0x29c>)
 801788e:	681b      	ldr	r3, [r3, #0]
 8017890:	2b00      	cmp	r3, #0
 8017892:	f000 80c2 	beq.w	8017a1a <compassUpdate+0x1c6>
	{
        if (getSysTickCnt() - calStartTime < MAG_CALIBRATION_TIME)
 8017896:	f7ea fe51 	bl	800253c <getSysTickCnt>
 801789a:	4602      	mov	r2, r0
 801789c:	4b94      	ldr	r3, [pc, #592]	; (8017af0 <compassUpdate+0x29c>)
 801789e:	681b      	ldr	r3, [r3, #0]
 80178a0:	1ad3      	subs	r3, r2, r3
 80178a2:	f247 522f 	movw	r2, #29999	; 0x752f
 80178a6:	4293      	cmp	r3, r2
 80178a8:	f200 8090 	bhi.w	80179cc <compassUpdate+0x178>
		{
			LED0_TOGGLE;
 80178ac:	f44f 7100 	mov.w	r1, #512	; 0x200
 80178b0:	4890      	ldr	r0, [pc, #576]	; (8017af4 <compassUpdate+0x2a0>)
 80178b2:	f7ec feea 	bl	800468a <HAL_GPIO_TogglePin>
			
            float diffMag = 0.0;
 80178b6:	f04f 0300 	mov.w	r3, #0
 80178ba:	62fb      	str	r3, [r7, #44]	; 0x2c
            float avgMag = 0.0;
 80178bc:	f04f 0300 	mov.w	r3, #0
 80178c0:	62bb      	str	r3, [r7, #40]	; 0x28
            for (int axis = 0; axis < 3; axis++) 
 80178c2:	2300      	movs	r3, #0
 80178c4:	627b      	str	r3, [r7, #36]	; 0x24
 80178c6:	e046      	b.n	8017956 <compassUpdate+0x102>
			{
                diffMag += (magADC.axis[axis] - magPrev.axis[axis]) * (magADC.axis[axis] - magPrev.axis[axis]);
 80178c8:	4a88      	ldr	r2, [pc, #544]	; (8017aec <compassUpdate+0x298>)
 80178ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80178cc:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80178d0:	4619      	mov	r1, r3
 80178d2:	4a89      	ldr	r2, [pc, #548]	; (8017af8 <compassUpdate+0x2a4>)
 80178d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80178d6:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80178da:	1acb      	subs	r3, r1, r3
 80178dc:	4983      	ldr	r1, [pc, #524]	; (8017aec <compassUpdate+0x298>)
 80178de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80178e0:	f931 2012 	ldrsh.w	r2, [r1, r2, lsl #1]
 80178e4:	4610      	mov	r0, r2
 80178e6:	4984      	ldr	r1, [pc, #528]	; (8017af8 <compassUpdate+0x2a4>)
 80178e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80178ea:	f931 2012 	ldrsh.w	r2, [r1, r2, lsl #1]
 80178ee:	1a82      	subs	r2, r0, r2
 80178f0:	fb02 f303 	mul.w	r3, r2, r3
 80178f4:	ee07 3a90 	vmov	s15, r3
 80178f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80178fc:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8017900:	ee77 7a27 	vadd.f32	s15, s14, s15
 8017904:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
                avgMag += (magADC.axis[axis] + magPrev.axis[axis]) * (magADC.axis[axis] + magPrev.axis[axis]) / 4.0f;
 8017908:	4a78      	ldr	r2, [pc, #480]	; (8017aec <compassUpdate+0x298>)
 801790a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801790c:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8017910:	4619      	mov	r1, r3
 8017912:	4a79      	ldr	r2, [pc, #484]	; (8017af8 <compassUpdate+0x2a4>)
 8017914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017916:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 801791a:	440b      	add	r3, r1
 801791c:	4973      	ldr	r1, [pc, #460]	; (8017aec <compassUpdate+0x298>)
 801791e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8017920:	f931 2012 	ldrsh.w	r2, [r1, r2, lsl #1]
 8017924:	4610      	mov	r0, r2
 8017926:	4974      	ldr	r1, [pc, #464]	; (8017af8 <compassUpdate+0x2a4>)
 8017928:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801792a:	f931 2012 	ldrsh.w	r2, [r1, r2, lsl #1]
 801792e:	4402      	add	r2, r0
 8017930:	fb02 f303 	mul.w	r3, r2, r3
 8017934:	ee07 3a90 	vmov	s15, r3
 8017938:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 801793c:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8017940:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8017944:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8017948:	ee77 7a27 	vadd.f32	s15, s14, s15
 801794c:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            for (int axis = 0; axis < 3; axis++) 
 8017950:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017952:	3301      	adds	r3, #1
 8017954:	627b      	str	r3, [r7, #36]	; 0x24
 8017956:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017958:	2b02      	cmp	r3, #2
 801795a:	ddb5      	ble.n	80178c8 <compassUpdate+0x74>
            }

            // sqrtf(diffMag / avgMag) is a rough approximation of tangent of angle between magADC and magPrev. tan(8 deg) = 0.14
            if ((avgMag > 0.01f) && ((diffMag / avgMag) > (0.14f * 0.14f))) 
 801795c:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8017960:	ed9f 7a66 	vldr	s14, [pc, #408]	; 8017afc <compassUpdate+0x2a8>
 8017964:	eef4 7ac7 	vcmpe.f32	s15, s14
 8017968:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801796c:	dd55      	ble.n	8017a1a <compassUpdate+0x1c6>
 801796e:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 8017972:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8017976:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801797a:	ed9f 7a61 	vldr	s14, [pc, #388]	; 8017b00 <compassUpdate+0x2ac>
 801797e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8017982:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017986:	dd48      	ble.n	8017a1a <compassUpdate+0x1c6>
			{
				int32_t magADCSample[3];
				magADCSample[0] = magADC.x;
 8017988:	4b58      	ldr	r3, [pc, #352]	; (8017aec <compassUpdate+0x298>)
 801798a:	f9b3 3000 	ldrsh.w	r3, [r3]
 801798e:	617b      	str	r3, [r7, #20]
				magADCSample[1] = magADC.y;
 8017990:	4b56      	ldr	r3, [pc, #344]	; (8017aec <compassUpdate+0x298>)
 8017992:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8017996:	61bb      	str	r3, [r7, #24]
				magADCSample[2] = magADC.z;
 8017998:	4b54      	ldr	r3, [pc, #336]	; (8017aec <compassUpdate+0x298>)
 801799a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 801799e:	61fb      	str	r3, [r7, #28]
				
                sensorCalibrationPushSampleForOffsetCalculation(&calState, magADCSample);
 80179a0:	f107 0314 	add.w	r3, r7, #20
 80179a4:	4619      	mov	r1, r3
 80179a6:	4857      	ldr	r0, [pc, #348]	; (8017b04 <compassUpdate+0x2b0>)
 80179a8:	f7f7 ffd3 	bl	800f952 <sensorCalibrationPushSampleForOffsetCalculation>
				
				magPrev.x = magADC.x;
 80179ac:	4b4f      	ldr	r3, [pc, #316]	; (8017aec <compassUpdate+0x298>)
 80179ae:	f9b3 2000 	ldrsh.w	r2, [r3]
 80179b2:	4b51      	ldr	r3, [pc, #324]	; (8017af8 <compassUpdate+0x2a4>)
 80179b4:	801a      	strh	r2, [r3, #0]
				magPrev.y = magADC.y;
 80179b6:	4b4d      	ldr	r3, [pc, #308]	; (8017aec <compassUpdate+0x298>)
 80179b8:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 80179bc:	4b4e      	ldr	r3, [pc, #312]	; (8017af8 <compassUpdate+0x2a4>)
 80179be:	805a      	strh	r2, [r3, #2]
				magPrev.z = magADC.z;
 80179c0:	4b4a      	ldr	r3, [pc, #296]	; (8017aec <compassUpdate+0x298>)
 80179c2:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 80179c6:	4b4c      	ldr	r3, [pc, #304]	; (8017af8 <compassUpdate+0x2a4>)
 80179c8:	809a      	strh	r2, [r3, #4]
 80179ca:	e026      	b.n	8017a1a <compassUpdate+0x1c6>
            }
        } 
		else 
		{
			calStartTime = 0;
 80179cc:	4b48      	ldr	r3, [pc, #288]	; (8017af0 <compassUpdate+0x29c>)
 80179ce:	2200      	movs	r2, #0
 80179d0:	601a      	str	r2, [r3, #0]
            float magZerof[3];
            sensorCalibrationSolveForOffset(&calState, magZerof);
 80179d2:	f107 0308 	add.w	r3, r7, #8
 80179d6:	4619      	mov	r1, r3
 80179d8:	484a      	ldr	r0, [pc, #296]	; (8017b04 <compassUpdate+0x2b0>)
 80179da:	f7f8 fb73 	bl	80100c4 <sensorCalibrationSolveForOffset>

            for (int axis = 0; axis < 3; axis++) 
 80179de:	2300      	movs	r3, #0
 80179e0:	623b      	str	r3, [r7, #32]
 80179e2:	e015      	b.n	8017a10 <compassUpdate+0x1bc>
			{
                configParam.magBias.magZero[axis] = lrintf(magZerof[axis]);
 80179e4:	6a3b      	ldr	r3, [r7, #32]
 80179e6:	009b      	lsls	r3, r3, #2
 80179e8:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80179ec:	4413      	add	r3, r2
 80179ee:	3b28      	subs	r3, #40	; 0x28
 80179f0:	edd3 7a00 	vldr	s15, [r3]
 80179f4:	eeb0 0a67 	vmov.f32	s0, s15
 80179f8:	f003 fe36 	bl	801b668 <lrintf>
 80179fc:	4603      	mov	r3, r0
 80179fe:	b219      	sxth	r1, r3
 8017a00:	4a41      	ldr	r2, [pc, #260]	; (8017b08 <compassUpdate+0x2b4>)
 8017a02:	6a3b      	ldr	r3, [r7, #32]
 8017a04:	3344      	adds	r3, #68	; 0x44
 8017a06:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
            for (int axis = 0; axis < 3; axis++) 
 8017a0a:	6a3b      	ldr	r3, [r7, #32]
 8017a0c:	3301      	adds	r3, #1
 8017a0e:	623b      	str	r3, [r7, #32]
 8017a10:	6a3b      	ldr	r3, [r7, #32]
 8017a12:	2b02      	cmp	r3, #2
 8017a14:	dde6      	ble.n	80179e4 <compassUpdate+0x190>
            }
            saveConfigAndNotify();
 8017a16:	f7fa fa65 	bl	8011ee4 <saveConfigAndNotify>
        }
    }
	
    applyBoardAlignment(magADC.axis);
 8017a1a:	4834      	ldr	r0, [pc, #208]	; (8017aec <compassUpdate+0x298>)
 8017a1c:	f000 fb7c 	bl	8018118 <applyBoardAlignment>
	
	magADC.x -= configParam.magBias.magZero[X];
 8017a20:	4b32      	ldr	r3, [pc, #200]	; (8017aec <compassUpdate+0x298>)
 8017a22:	f9b3 3000 	ldrsh.w	r3, [r3]
 8017a26:	b29a      	uxth	r2, r3
 8017a28:	4b37      	ldr	r3, [pc, #220]	; (8017b08 <compassUpdate+0x2b4>)
 8017a2a:	f9b3 3088 	ldrsh.w	r3, [r3, #136]	; 0x88
 8017a2e:	b29b      	uxth	r3, r3
 8017a30:	1ad3      	subs	r3, r2, r3
 8017a32:	b29b      	uxth	r3, r3
 8017a34:	b21a      	sxth	r2, r3
 8017a36:	4b2d      	ldr	r3, [pc, #180]	; (8017aec <compassUpdate+0x298>)
 8017a38:	801a      	strh	r2, [r3, #0]
	magADC.y -= configParam.magBias.magZero[Y];
 8017a3a:	4b2c      	ldr	r3, [pc, #176]	; (8017aec <compassUpdate+0x298>)
 8017a3c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8017a40:	b29a      	uxth	r2, r3
 8017a42:	4b31      	ldr	r3, [pc, #196]	; (8017b08 <compassUpdate+0x2b4>)
 8017a44:	f9b3 308a 	ldrsh.w	r3, [r3, #138]	; 0x8a
 8017a48:	b29b      	uxth	r3, r3
 8017a4a:	1ad3      	subs	r3, r2, r3
 8017a4c:	b29b      	uxth	r3, r3
 8017a4e:	b21a      	sxth	r2, r3
 8017a50:	4b26      	ldr	r3, [pc, #152]	; (8017aec <compassUpdate+0x298>)
 8017a52:	805a      	strh	r2, [r3, #2]
	magADC.z -= configParam.magBias.magZero[Z];
 8017a54:	4b25      	ldr	r3, [pc, #148]	; (8017aec <compassUpdate+0x298>)
 8017a56:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8017a5a:	b29a      	uxth	r2, r3
 8017a5c:	4b2a      	ldr	r3, [pc, #168]	; (8017b08 <compassUpdate+0x2b4>)
 8017a5e:	f9b3 308c 	ldrsh.w	r3, [r3, #140]	; 0x8c
 8017a62:	b29b      	uxth	r3, r3
 8017a64:	1ad3      	subs	r3, r2, r3
 8017a66:	b29b      	uxth	r3, r3
 8017a68:	b21a      	sxth	r2, r3
 8017a6a:	4b20      	ldr	r3, [pc, #128]	; (8017aec <compassUpdate+0x298>)
 8017a6c:	809a      	strh	r2, [r3, #4]
	
	mag->x = magADC.x;
 8017a6e:	4b1f      	ldr	r3, [pc, #124]	; (8017aec <compassUpdate+0x298>)
 8017a70:	f9b3 3000 	ldrsh.w	r3, [r3]
 8017a74:	ee07 3a90 	vmov	s15, r3
 8017a78:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8017a7c:	687b      	ldr	r3, [r7, #4]
 8017a7e:	edc3 7a00 	vstr	s15, [r3]
	mag->y = magADC.y;
 8017a82:	4b1a      	ldr	r3, [pc, #104]	; (8017aec <compassUpdate+0x298>)
 8017a84:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8017a88:	ee07 3a90 	vmov	s15, r3
 8017a8c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8017a90:	687b      	ldr	r3, [r7, #4]
 8017a92:	edc3 7a01 	vstr	s15, [r3, #4]
	mag->z = magADC.z;
 8017a96:	4b15      	ldr	r3, [pc, #84]	; (8017aec <compassUpdate+0x298>)
 8017a98:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8017a9c:	ee07 3a90 	vmov	s15, r3
 8017aa0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8017aa4:	687b      	ldr	r3, [r7, #4]
 8017aa6:	edc3 7a02 	vstr	s15, [r3, #8]
	
	if ((configParam.magBias.magZero[X] == 0) && (configParam.magBias.magZero[Y] == 0) && (configParam.magBias.magZero[Z] == 0)) 
 8017aaa:	4b17      	ldr	r3, [pc, #92]	; (8017b08 <compassUpdate+0x2b4>)
 8017aac:	f9b3 3088 	ldrsh.w	r3, [r3, #136]	; 0x88
 8017ab0:	2b00      	cmp	r3, #0
 8017ab2:	d110      	bne.n	8017ad6 <compassUpdate+0x282>
 8017ab4:	4b14      	ldr	r3, [pc, #80]	; (8017b08 <compassUpdate+0x2b4>)
 8017ab6:	f9b3 308a 	ldrsh.w	r3, [r3, #138]	; 0x8a
 8017aba:	2b00      	cmp	r3, #0
 8017abc:	d10b      	bne.n	8017ad6 <compassUpdate+0x282>
 8017abe:	4b12      	ldr	r3, [pc, #72]	; (8017b08 <compassUpdate+0x2b4>)
 8017ac0:	f9b3 308c 	ldrsh.w	r3, [r3, #140]	; 0x8c
 8017ac4:	2b00      	cmp	r3, #0
 8017ac6:	d106      	bne.n	8017ad6 <compassUpdate+0x282>
	{
		DISABLE_STATE(COMPASS_CALIBRATED);
 8017ac8:	4b10      	ldr	r3, [pc, #64]	; (8017b0c <compassUpdate+0x2b8>)
 8017aca:	681b      	ldr	r3, [r3, #0]
 8017acc:	f023 0304 	bic.w	r3, r3, #4
 8017ad0:	4a0e      	ldr	r2, [pc, #56]	; (8017b0c <compassUpdate+0x2b8>)
 8017ad2:	6013      	str	r3, [r2, #0]
 8017ad4:	e005      	b.n	8017ae2 <compassUpdate+0x28e>
	}
	else 
	{
		ENABLE_STATE(COMPASS_CALIBRATED);
 8017ad6:	4b0d      	ldr	r3, [pc, #52]	; (8017b0c <compassUpdate+0x2b8>)
 8017ad8:	681b      	ldr	r3, [r3, #0]
 8017ada:	f043 0304 	orr.w	r3, r3, #4
 8017ade:	4a0b      	ldr	r2, [pc, #44]	; (8017b0c <compassUpdate+0x2b8>)
 8017ae0:	6013      	str	r3, [r2, #0]
	}
}
 8017ae2:	3730      	adds	r7, #48	; 0x30
 8017ae4:	46bd      	mov	sp, r7
 8017ae6:	bd80      	pop	{r7, pc}
 8017ae8:	20009804 	.word	0x20009804
 8017aec:	2000980c 	.word	0x2000980c
 8017af0:	20008720 	.word	0x20008720
 8017af4:	40020400 	.word	0x40020400
 8017af8:	20008724 	.word	0x20008724
 8017afc:	3c23d70a 	.word	0x3c23d70a
 8017b00:	3ca0902e 	.word	0x3ca0902e
 8017b04:	2000872c 	.word	0x2000872c
 8017b08:	200090d4 	.word	0x200090d4
 8017b0c:	20008634 	.word	0x20008634

08017b10 <gyroSetCalibrationCycles>:
Axis3f gyrof;			///s

biquadFilter_t gyroFilterLPF[XYZ_AXIS_COUNT];//

void gyroSetCalibrationCycles(uint16_t calibrationCyclesRequired)
{
 8017b10:	b480      	push	{r7}
 8017b12:	b083      	sub	sp, #12
 8017b14:	af00      	add	r7, sp, #0
 8017b16:	4603      	mov	r3, r0
 8017b18:	80fb      	strh	r3, [r7, #6]
    gyroCalibration.cycleCount = calibrationCyclesRequired;
 8017b1a:	4a05      	ldr	r2, [pc, #20]	; (8017b30 <gyroSetCalibrationCycles+0x20>)
 8017b1c:	88fb      	ldrh	r3, [r7, #6]
 8017b1e:	f8a2 3050 	strh.w	r3, [r2, #80]	; 0x50
}
 8017b22:	bf00      	nop
 8017b24:	370c      	adds	r7, #12
 8017b26:	46bd      	mov	sp, r7
 8017b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017b2c:	4770      	bx	lr
 8017b2e:	bf00      	nop
 8017b30:	20000168 	.word	0x20000168

08017b34 <gyroIsCalibrationComplete>:

bool gyroIsCalibrationComplete(void)
{
 8017b34:	b480      	push	{r7}
 8017b36:	af00      	add	r7, sp, #0
    return gyroCalibration.cycleCount == 0;
 8017b38:	4b06      	ldr	r3, [pc, #24]	; (8017b54 <gyroIsCalibrationComplete+0x20>)
 8017b3a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8017b3e:	2b00      	cmp	r3, #0
 8017b40:	bf0c      	ite	eq
 8017b42:	2301      	moveq	r3, #1
 8017b44:	2300      	movne	r3, #0
 8017b46:	b2db      	uxtb	r3, r3
}
 8017b48:	4618      	mov	r0, r3
 8017b4a:	46bd      	mov	sp, r7
 8017b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017b50:	4770      	bx	lr
 8017b52:	bf00      	nop
 8017b54:	20000168 	.word	0x20000168

08017b58 <isOnFinalGyroCalibrationCycle>:

static bool isOnFinalGyroCalibrationCycle(void)
{
 8017b58:	b480      	push	{r7}
 8017b5a:	af00      	add	r7, sp, #0
    return gyroCalibration.cycleCount == 1;
 8017b5c:	4b06      	ldr	r3, [pc, #24]	; (8017b78 <isOnFinalGyroCalibrationCycle+0x20>)
 8017b5e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8017b62:	2b01      	cmp	r3, #1
 8017b64:	bf0c      	ite	eq
 8017b66:	2301      	moveq	r3, #1
 8017b68:	2300      	movne	r3, #0
 8017b6a:	b2db      	uxtb	r3, r3
}
 8017b6c:	4618      	mov	r0, r3
 8017b6e:	46bd      	mov	sp, r7
 8017b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017b74:	4770      	bx	lr
 8017b76:	bf00      	nop
 8017b78:	20000168 	.word	0x20000168

08017b7c <isOnFirstGyroCalibrationCycle>:

static bool isOnFirstGyroCalibrationCycle(void)
{
 8017b7c:	b480      	push	{r7}
 8017b7e:	af00      	add	r7, sp, #0
    return gyroCalibration.cycleCount == CALIBRATING_GYRO_CYCLES;
 8017b80:	4b06      	ldr	r3, [pc, #24]	; (8017b9c <isOnFirstGyroCalibrationCycle+0x20>)
 8017b82:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8017b86:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8017b8a:	bf0c      	ite	eq
 8017b8c:	2301      	moveq	r3, #1
 8017b8e:	2300      	movne	r3, #0
 8017b90:	b2db      	uxtb	r3, r3
}
 8017b92:	4618      	mov	r0, r3
 8017b94:	46bd      	mov	sp, r7
 8017b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017b9a:	4770      	bx	lr
 8017b9c:	20000168 	.word	0x20000168

08017ba0 <performGyroCalibration>:

void performGyroCalibration(Axis3i16 gyroADCSample)
{
 8017ba0:	b580      	push	{r7, lr}
 8017ba2:	b084      	sub	sp, #16
 8017ba4:	af00      	add	r7, sp, #0
 8017ba6:	463b      	mov	r3, r7
 8017ba8:	e883 0003 	stmia.w	r3, {r0, r1}
    for (int axis = 0; axis < 3; axis++) 
 8017bac:	2300      	movs	r3, #0
 8017bae:	60fb      	str	r3, [r7, #12]
 8017bb0:	e084      	b.n	8017cbc <performGyroCalibration+0x11c>
	{
        //
        if (isOnFirstGyroCalibrationCycle()) 
 8017bb2:	f7ff ffe3 	bl	8017b7c <isOnFirstGyroCalibrationCycle>
 8017bb6:	4603      	mov	r3, r0
 8017bb8:	2b00      	cmp	r3, #0
 8017bba:	d010      	beq.n	8017bde <performGyroCalibration+0x3e>
		{
            gyroCalibration.gyroSum.axis[axis] = 0;
 8017bbc:	4a47      	ldr	r2, [pc, #284]	; (8017cdc <performGyroCalibration+0x13c>)
 8017bbe:	68fb      	ldr	r3, [r7, #12]
 8017bc0:	2100      	movs	r1, #0
 8017bc2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            devClear(&gyroCalibration.var[axis]);
 8017bc6:	68fa      	ldr	r2, [r7, #12]
 8017bc8:	4613      	mov	r3, r2
 8017bca:	009b      	lsls	r3, r3, #2
 8017bcc:	4413      	add	r3, r2
 8017bce:	009b      	lsls	r3, r3, #2
 8017bd0:	3310      	adds	r3, #16
 8017bd2:	4a42      	ldr	r2, [pc, #264]	; (8017cdc <performGyroCalibration+0x13c>)
 8017bd4:	4413      	add	r3, r2
 8017bd6:	3304      	adds	r3, #4
 8017bd8:	4618      	mov	r0, r3
 8017bda:	f7f7 fcb0 	bl	800f53e <devClear>
        }

        //
        gyroCalibration.gyroSum.axis[axis] += gyroADCSample.axis[axis];
 8017bde:	4a3f      	ldr	r2, [pc, #252]	; (8017cdc <performGyroCalibration+0x13c>)
 8017be0:	68fb      	ldr	r3, [r7, #12]
 8017be2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8017be6:	68fb      	ldr	r3, [r7, #12]
 8017be8:	005b      	lsls	r3, r3, #1
 8017bea:	f107 0110 	add.w	r1, r7, #16
 8017bee:	440b      	add	r3, r1
 8017bf0:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 8017bf4:	441a      	add	r2, r3
 8017bf6:	4939      	ldr	r1, [pc, #228]	; (8017cdc <performGyroCalibration+0x13c>)
 8017bf8:	68fb      	ldr	r3, [r7, #12]
 8017bfa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        devPush(&gyroCalibration.var[axis], gyroADCSample.axis[axis]);
 8017bfe:	68fa      	ldr	r2, [r7, #12]
 8017c00:	4613      	mov	r3, r2
 8017c02:	009b      	lsls	r3, r3, #2
 8017c04:	4413      	add	r3, r2
 8017c06:	009b      	lsls	r3, r3, #2
 8017c08:	3310      	adds	r3, #16
 8017c0a:	4a34      	ldr	r2, [pc, #208]	; (8017cdc <performGyroCalibration+0x13c>)
 8017c0c:	4413      	add	r3, r2
 8017c0e:	1d1a      	adds	r2, r3, #4
 8017c10:	68fb      	ldr	r3, [r7, #12]
 8017c12:	005b      	lsls	r3, r3, #1
 8017c14:	f107 0110 	add.w	r1, r7, #16
 8017c18:	440b      	add	r3, r1
 8017c1a:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 8017c1e:	ee07 3a90 	vmov	s15, r3
 8017c22:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8017c26:	eeb0 0a67 	vmov.f32	s0, s15
 8017c2a:	4610      	mov	r0, r2
 8017c2c:	f7f7 fc94 	bl	800f558 <devPush>

        // 
        gyroCalibration.gyroZero.axis[axis] = 0;
 8017c30:	4a2a      	ldr	r2, [pc, #168]	; (8017cdc <performGyroCalibration+0x13c>)
 8017c32:	68fb      	ldr	r3, [r7, #12]
 8017c34:	3304      	adds	r3, #4
 8017c36:	005b      	lsls	r3, r3, #1
 8017c38:	4413      	add	r3, r2
 8017c3a:	2200      	movs	r2, #0
 8017c3c:	809a      	strh	r2, [r3, #4]

        if (isOnFinalGyroCalibrationCycle()) 
 8017c3e:	f7ff ff8b 	bl	8017b58 <isOnFinalGyroCalibrationCycle>
 8017c42:	4603      	mov	r3, r0
 8017c44:	2b00      	cmp	r3, #0
 8017c46:	d036      	beq.n	8017cb6 <performGyroCalibration+0x116>
		{
            const float stddev = devStandardDeviation(&gyroCalibration.var[axis]);
 8017c48:	68fa      	ldr	r2, [r7, #12]
 8017c4a:	4613      	mov	r3, r2
 8017c4c:	009b      	lsls	r3, r3, #2
 8017c4e:	4413      	add	r3, r2
 8017c50:	009b      	lsls	r3, r3, #2
 8017c52:	3310      	adds	r3, #16
 8017c54:	4a21      	ldr	r2, [pc, #132]	; (8017cdc <performGyroCalibration+0x13c>)
 8017c56:	4413      	add	r3, r2
 8017c58:	3304      	adds	r3, #4
 8017c5a:	4618      	mov	r0, r3
 8017c5c:	f7f7 fcf6 	bl	800f64c <devStandardDeviation>
 8017c60:	ed87 0a02 	vstr	s0, [r7, #8]
			
            //
			//
            if ((stddev > GYRO_CALIBRATION_THRESHOLD) || (stddev == 0)) 
 8017c64:	edd7 7a02 	vldr	s15, [r7, #8]
 8017c68:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8017c6c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8017c70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017c74:	dc06      	bgt.n	8017c84 <performGyroCalibration+0xe4>
 8017c76:	edd7 7a02 	vldr	s15, [r7, #8]
 8017c7a:	eef5 7a40 	vcmp.f32	s15, #0.0
 8017c7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017c82:	d104      	bne.n	8017c8e <performGyroCalibration+0xee>
			{
                gyroSetCalibrationCycles(CALIBRATING_GYRO_CYCLES);
 8017c84:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8017c88:	f7ff ff42 	bl	8017b10 <gyroSetCalibrationCycles>
                return;
 8017c8c:	e022      	b.n	8017cd4 <performGyroCalibration+0x134>
            }
			
            //
            gyroCalibration.gyroZero.axis[axis] = (gyroCalibration.gyroSum.axis[axis] + (CALIBRATING_GYRO_CYCLES / 2)) / CALIBRATING_GYRO_CYCLES;
 8017c8e:	4a13      	ldr	r2, [pc, #76]	; (8017cdc <performGyroCalibration+0x13c>)
 8017c90:	68fb      	ldr	r3, [r7, #12]
 8017c92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8017c96:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8017c9a:	4a11      	ldr	r2, [pc, #68]	; (8017ce0 <performGyroCalibration+0x140>)
 8017c9c:	fb82 1203 	smull	r1, r2, r2, r3
 8017ca0:	1192      	asrs	r2, r2, #6
 8017ca2:	17db      	asrs	r3, r3, #31
 8017ca4:	1ad3      	subs	r3, r2, r3
 8017ca6:	b219      	sxth	r1, r3
 8017ca8:	4a0c      	ldr	r2, [pc, #48]	; (8017cdc <performGyroCalibration+0x13c>)
 8017caa:	68fb      	ldr	r3, [r7, #12]
 8017cac:	3304      	adds	r3, #4
 8017cae:	005b      	lsls	r3, r3, #1
 8017cb0:	4413      	add	r3, r2
 8017cb2:	460a      	mov	r2, r1
 8017cb4:	809a      	strh	r2, [r3, #4]
    for (int axis = 0; axis < 3; axis++) 
 8017cb6:	68fb      	ldr	r3, [r7, #12]
 8017cb8:	3301      	adds	r3, #1
 8017cba:	60fb      	str	r3, [r7, #12]
 8017cbc:	68fb      	ldr	r3, [r7, #12]
 8017cbe:	2b02      	cmp	r3, #2
 8017cc0:	f77f af77 	ble.w	8017bb2 <performGyroCalibration+0x12>
        }
    }
	
    gyroCalibration.cycleCount--;
 8017cc4:	4b05      	ldr	r3, [pc, #20]	; (8017cdc <performGyroCalibration+0x13c>)
 8017cc6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8017cca:	3b01      	subs	r3, #1
 8017ccc:	b29a      	uxth	r2, r3
 8017cce:	4b03      	ldr	r3, [pc, #12]	; (8017cdc <performGyroCalibration+0x13c>)
 8017cd0:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
}
 8017cd4:	3710      	adds	r7, #16
 8017cd6:	46bd      	mov	sp, r7
 8017cd8:	bd80      	pop	{r7, pc}
 8017cda:	bf00      	nop
 8017cdc:	20000168 	.word	0x20000168
 8017ce0:	10624dd3 	.word	0x10624dd3

08017ce4 <gyroInit>:

bool gyroInit(float gyroUpdateRate)
{
 8017ce4:	b580      	push	{r7, lr}
 8017ce6:	b084      	sub	sp, #16
 8017ce8:	af00      	add	r7, sp, #0
 8017cea:	ed87 0a01 	vstr	s0, [r7, #4]
	if(mpu6000Init() == false)
 8017cee:	f7fb f89f 	bl	8012e30 <mpu6000Init>
 8017cf2:	4603      	mov	r3, r0
 8017cf4:	f083 0301 	eor.w	r3, r3, #1
 8017cf8:	b2db      	uxtb	r3, r3
 8017cfa:	2b00      	cmp	r3, #0
 8017cfc:	d001      	beq.n	8017d02 <gyroInit+0x1e>
		return false;
 8017cfe:	2300      	movs	r3, #0
 8017d00:	e01f      	b.n	8017d42 <gyroInit+0x5e>
	
	//
	gyroSetCalibrationCycles(CALIBRATING_GYRO_CYCLES);
 8017d02:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8017d06:	f7ff ff03 	bl	8017b10 <gyroSetCalibrationCycles>
	
	//
	for (int axis = 0; axis < 3; axis++)
 8017d0a:	2300      	movs	r3, #0
 8017d0c:	60fb      	str	r3, [r7, #12]
 8017d0e:	e014      	b.n	8017d3a <gyroInit+0x56>
	{
		biquadFilterInitLPF(&gyroFilterLPF[axis], gyroUpdateRate, GYRO_LPF_CUTOFF_FREQ);
 8017d10:	68fa      	ldr	r2, [r7, #12]
 8017d12:	4613      	mov	r3, r2
 8017d14:	00db      	lsls	r3, r3, #3
 8017d16:	1a9b      	subs	r3, r3, r2
 8017d18:	009b      	lsls	r3, r3, #2
 8017d1a:	4a0c      	ldr	r2, [pc, #48]	; (8017d4c <gyroInit+0x68>)
 8017d1c:	4413      	add	r3, r2
 8017d1e:	edd7 7a01 	vldr	s15, [r7, #4]
 8017d22:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8017d26:	ee17 2a90 	vmov	r2, s15
 8017d2a:	b291      	uxth	r1, r2
 8017d2c:	2250      	movs	r2, #80	; 0x50
 8017d2e:	4618      	mov	r0, r3
 8017d30:	f7f7 f860 	bl	800edf4 <biquadFilterInitLPF>
	for (int axis = 0; axis < 3; axis++)
 8017d34:	68fb      	ldr	r3, [r7, #12]
 8017d36:	3301      	adds	r3, #1
 8017d38:	60fb      	str	r3, [r7, #12]
 8017d3a:	68fb      	ldr	r3, [r7, #12]
 8017d3c:	2b02      	cmp	r3, #2
 8017d3e:	dde7      	ble.n	8017d10 <gyroInit+0x2c>
	}
	return true;
 8017d40:	2301      	movs	r3, #1
}
 8017d42:	4618      	mov	r0, r3
 8017d44:	3710      	adds	r7, #16
 8017d46:	46bd      	mov	sp, r7
 8017d48:	bd80      	pop	{r7, pc}
 8017d4a:	bf00      	nop
 8017d4c:	20009828 	.word	0x20009828

08017d50 <gyroUpdate>:


void gyroUpdate(Axis3f *gyro)
{
 8017d50:	b580      	push	{r7, lr}
 8017d52:	b084      	sub	sp, #16
 8017d54:	af00      	add	r7, sp, #0
 8017d56:	6078      	str	r0, [r7, #4]
	//
	if (!mpu6000GyroRead(&gyroADCRaw))
 8017d58:	485a      	ldr	r0, [pc, #360]	; (8017ec4 <gyroUpdate+0x174>)
 8017d5a:	f7fb f901 	bl	8012f60 <mpu6000GyroRead>
 8017d5e:	4603      	mov	r3, r0
 8017d60:	f083 0301 	eor.w	r3, r3, #1
 8017d64:	b2db      	uxtb	r3, r3
 8017d66:	2b00      	cmp	r3, #0
 8017d68:	f040 80a8 	bne.w	8017ebc <gyroUpdate+0x16c>
	{
		return;
	}
	
	//
	applySensorAlignment(gyroADCRaw.axis, gyroADCRaw.axis, GYRO_ALIGN);
 8017d6c:	2204      	movs	r2, #4
 8017d6e:	4955      	ldr	r1, [pc, #340]	; (8017ec4 <gyroUpdate+0x174>)
 8017d70:	4854      	ldr	r0, [pc, #336]	; (8017ec4 <gyroUpdate+0x174>)
 8017d72:	f000 fa75 	bl	8018260 <applySensorAlignment>
	
	//
	if (!gyroIsCalibrationComplete()) 
 8017d76:	f7ff fedd 	bl	8017b34 <gyroIsCalibrationComplete>
 8017d7a:	4603      	mov	r3, r0
 8017d7c:	f083 0301 	eor.w	r3, r3, #1
 8017d80:	b2db      	uxtb	r3, r3
 8017d82:	2b00      	cmp	r3, #0
 8017d84:	d01d      	beq.n	8017dc2 <gyroUpdate+0x72>
	{
		performGyroCalibration(gyroADCRaw);
 8017d86:	4b4f      	ldr	r3, [pc, #316]	; (8017ec4 <gyroUpdate+0x174>)
 8017d88:	681a      	ldr	r2, [r3, #0]
 8017d8a:	2100      	movs	r1, #0
 8017d8c:	4611      	mov	r1, r2
 8017d8e:	889a      	ldrh	r2, [r3, #4]
 8017d90:	2300      	movs	r3, #0
 8017d92:	f362 030f 	bfi	r3, r2, #0, #16
 8017d96:	4608      	mov	r0, r1
 8017d98:	4619      	mov	r1, r3
 8017d9a:	f7ff ff01 	bl	8017ba0 <performGyroCalibration>
		gyrof.x = 0.0f;
 8017d9e:	4b4a      	ldr	r3, [pc, #296]	; (8017ec8 <gyroUpdate+0x178>)
 8017da0:	f04f 0200 	mov.w	r2, #0
 8017da4:	601a      	str	r2, [r3, #0]
		gyrof.y = 0.0f;
 8017da6:	4b48      	ldr	r3, [pc, #288]	; (8017ec8 <gyroUpdate+0x178>)
 8017da8:	f04f 0200 	mov.w	r2, #0
 8017dac:	605a      	str	r2, [r3, #4]
		gyrof.z = 0.0f;
 8017dae:	4b46      	ldr	r3, [pc, #280]	; (8017ec8 <gyroUpdate+0x178>)
 8017db0:	f04f 0200 	mov.w	r2, #0
 8017db4:	609a      	str	r2, [r3, #8]
		*gyro = gyrof;
 8017db6:	687b      	ldr	r3, [r7, #4]
 8017db8:	4a43      	ldr	r2, [pc, #268]	; (8017ec8 <gyroUpdate+0x178>)
 8017dba:	ca07      	ldmia	r2, {r0, r1, r2}
 8017dbc:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		return;
 8017dc0:	e07d      	b.n	8017ebe <gyroUpdate+0x16e>
	}

	//gyroADC
	gyroADC.x = gyroADCRaw.x - gyroCalibration.gyroZero.x;
 8017dc2:	4b40      	ldr	r3, [pc, #256]	; (8017ec4 <gyroUpdate+0x174>)
 8017dc4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8017dc8:	b29a      	uxth	r2, r3
 8017dca:	4b40      	ldr	r3, [pc, #256]	; (8017ecc <gyroUpdate+0x17c>)
 8017dcc:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8017dd0:	b29b      	uxth	r3, r3
 8017dd2:	1ad3      	subs	r3, r2, r3
 8017dd4:	b29b      	uxth	r3, r3
 8017dd6:	b21a      	sxth	r2, r3
 8017dd8:	4b3d      	ldr	r3, [pc, #244]	; (8017ed0 <gyroUpdate+0x180>)
 8017dda:	801a      	strh	r2, [r3, #0]
	gyroADC.y = gyroADCRaw.y - gyroCalibration.gyroZero.y;
 8017ddc:	4b39      	ldr	r3, [pc, #228]	; (8017ec4 <gyroUpdate+0x174>)
 8017dde:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8017de2:	b29a      	uxth	r2, r3
 8017de4:	4b39      	ldr	r3, [pc, #228]	; (8017ecc <gyroUpdate+0x17c>)
 8017de6:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8017dea:	b29b      	uxth	r3, r3
 8017dec:	1ad3      	subs	r3, r2, r3
 8017dee:	b29b      	uxth	r3, r3
 8017df0:	b21a      	sxth	r2, r3
 8017df2:	4b37      	ldr	r3, [pc, #220]	; (8017ed0 <gyroUpdate+0x180>)
 8017df4:	805a      	strh	r2, [r3, #2]
	gyroADC.z = gyroADCRaw.z - gyroCalibration.gyroZero.z;
 8017df6:	4b33      	ldr	r3, [pc, #204]	; (8017ec4 <gyroUpdate+0x174>)
 8017df8:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8017dfc:	b29a      	uxth	r2, r3
 8017dfe:	4b33      	ldr	r3, [pc, #204]	; (8017ecc <gyroUpdate+0x17c>)
 8017e00:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8017e04:	b29b      	uxth	r3, r3
 8017e06:	1ad3      	subs	r3, r2, r3
 8017e08:	b29b      	uxth	r3, r3
 8017e0a:	b21a      	sxth	r2, r3
 8017e0c:	4b30      	ldr	r3, [pc, #192]	; (8017ed0 <gyroUpdate+0x180>)
 8017e0e:	809a      	strh	r2, [r3, #4]
	
	//
	applyBoardAlignment(gyroADC.axis);
 8017e10:	482f      	ldr	r0, [pc, #188]	; (8017ed0 <gyroUpdate+0x180>)
 8017e12:	f000 f981 	bl	8018118 <applyBoardAlignment>
	
	// /s 
	gyrof.x = (float)gyroADC.x / GYRO_SCALE;
 8017e16:	4b2e      	ldr	r3, [pc, #184]	; (8017ed0 <gyroUpdate+0x180>)
 8017e18:	f9b3 3000 	ldrsh.w	r3, [r3]
 8017e1c:	ee07 3a90 	vmov	s15, r3
 8017e20:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8017e24:	eddf 6a2b 	vldr	s13, [pc, #172]	; 8017ed4 <gyroUpdate+0x184>
 8017e28:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8017e2c:	4b26      	ldr	r3, [pc, #152]	; (8017ec8 <gyroUpdate+0x178>)
 8017e2e:	edc3 7a00 	vstr	s15, [r3]
	gyrof.y = (float)gyroADC.y / GYRO_SCALE;
 8017e32:	4b27      	ldr	r3, [pc, #156]	; (8017ed0 <gyroUpdate+0x180>)
 8017e34:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8017e38:	ee07 3a90 	vmov	s15, r3
 8017e3c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8017e40:	eddf 6a24 	vldr	s13, [pc, #144]	; 8017ed4 <gyroUpdate+0x184>
 8017e44:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8017e48:	4b1f      	ldr	r3, [pc, #124]	; (8017ec8 <gyroUpdate+0x178>)
 8017e4a:	edc3 7a01 	vstr	s15, [r3, #4]
	gyrof.z = (float)gyroADC.z / GYRO_SCALE;
 8017e4e:	4b20      	ldr	r3, [pc, #128]	; (8017ed0 <gyroUpdate+0x180>)
 8017e50:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8017e54:	ee07 3a90 	vmov	s15, r3
 8017e58:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8017e5c:	eddf 6a1d 	vldr	s13, [pc, #116]	; 8017ed4 <gyroUpdate+0x184>
 8017e60:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8017e64:	4b18      	ldr	r3, [pc, #96]	; (8017ec8 <gyroUpdate+0x178>)
 8017e66:	edc3 7a02 	vstr	s15, [r3, #8]
	
	//
	for (int axis = 0; axis < 3; axis++) 
 8017e6a:	2300      	movs	r3, #0
 8017e6c:	60fb      	str	r3, [r7, #12]
 8017e6e:	e01c      	b.n	8017eaa <gyroUpdate+0x15a>
	{
		gyrof.axis[axis] = biquadFilterApply(&gyroFilterLPF[axis], gyrof.axis[axis]);
 8017e70:	68fa      	ldr	r2, [r7, #12]
 8017e72:	4613      	mov	r3, r2
 8017e74:	00db      	lsls	r3, r3, #3
 8017e76:	1a9b      	subs	r3, r3, r2
 8017e78:	009b      	lsls	r3, r3, #2
 8017e7a:	4a17      	ldr	r2, [pc, #92]	; (8017ed8 <gyroUpdate+0x188>)
 8017e7c:	441a      	add	r2, r3
 8017e7e:	4912      	ldr	r1, [pc, #72]	; (8017ec8 <gyroUpdate+0x178>)
 8017e80:	68fb      	ldr	r3, [r7, #12]
 8017e82:	009b      	lsls	r3, r3, #2
 8017e84:	440b      	add	r3, r1
 8017e86:	edd3 7a00 	vldr	s15, [r3]
 8017e8a:	eeb0 0a67 	vmov.f32	s0, s15
 8017e8e:	4610      	mov	r0, r2
 8017e90:	f7f7 f8a6 	bl	800efe0 <biquadFilterApply>
 8017e94:	eef0 7a40 	vmov.f32	s15, s0
 8017e98:	4a0b      	ldr	r2, [pc, #44]	; (8017ec8 <gyroUpdate+0x178>)
 8017e9a:	68fb      	ldr	r3, [r7, #12]
 8017e9c:	009b      	lsls	r3, r3, #2
 8017e9e:	4413      	add	r3, r2
 8017ea0:	edc3 7a00 	vstr	s15, [r3]
	for (int axis = 0; axis < 3; axis++) 
 8017ea4:	68fb      	ldr	r3, [r7, #12]
 8017ea6:	3301      	adds	r3, #1
 8017ea8:	60fb      	str	r3, [r7, #12]
 8017eaa:	68fb      	ldr	r3, [r7, #12]
 8017eac:	2b02      	cmp	r3, #2
 8017eae:	dddf      	ble.n	8017e70 <gyroUpdate+0x120>
	}
	
	*gyro = gyrof;
 8017eb0:	687b      	ldr	r3, [r7, #4]
 8017eb2:	4a05      	ldr	r2, [pc, #20]	; (8017ec8 <gyroUpdate+0x178>)
 8017eb4:	ca07      	ldmia	r2, {r0, r1, r2}
 8017eb6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8017eba:	e000      	b.n	8017ebe <gyroUpdate+0x16e>
		return;
 8017ebc:	bf00      	nop
}
 8017ebe:	3710      	adds	r7, #16
 8017ec0:	46bd      	mov	sp, r7
 8017ec2:	bd80      	pop	{r7, pc}
 8017ec4:	2000987c 	.word	0x2000987c
 8017ec8:	20009814 	.word	0x20009814
 8017ecc:	20000168 	.word	0x20000168
 8017ed0:	20009820 	.word	0x20009820
 8017ed4:	41833333 	.word	0x41833333
 8017ed8:	20009828 	.word	0x20009828

08017edc <isBoardAlignmentStandard>:
static bool standardBoardAlignment = true;     
static float boardRotation[3][3];//


static bool isBoardAlignmentStandard(const boardAlignment_t *boardAlignment)
{
 8017edc:	b480      	push	{r7}
 8017ede:	b083      	sub	sp, #12
 8017ee0:	af00      	add	r7, sp, #0
 8017ee2:	6078      	str	r0, [r7, #4]
    return !boardAlignment->rollDeciDegrees && !boardAlignment->pitchDeciDegrees && !boardAlignment->yawDeciDegrees;
 8017ee4:	687b      	ldr	r3, [r7, #4]
 8017ee6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8017eea:	2b00      	cmp	r3, #0
 8017eec:	d10b      	bne.n	8017f06 <isBoardAlignmentStandard+0x2a>
 8017eee:	687b      	ldr	r3, [r7, #4]
 8017ef0:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8017ef4:	2b00      	cmp	r3, #0
 8017ef6:	d106      	bne.n	8017f06 <isBoardAlignmentStandard+0x2a>
 8017ef8:	687b      	ldr	r3, [r7, #4]
 8017efa:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8017efe:	2b00      	cmp	r3, #0
 8017f00:	d101      	bne.n	8017f06 <isBoardAlignmentStandard+0x2a>
 8017f02:	2301      	movs	r3, #1
 8017f04:	e000      	b.n	8017f08 <isBoardAlignmentStandard+0x2c>
 8017f06:	2300      	movs	r3, #0
 8017f08:	f003 0301 	and.w	r3, r3, #1
 8017f0c:	b2db      	uxtb	r3, r3
}
 8017f0e:	4618      	mov	r0, r3
 8017f10:	370c      	adds	r7, #12
 8017f12:	46bd      	mov	sp, r7
 8017f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017f18:	4770      	bx	lr
	...

08017f1c <initBoardAlignment>:

void initBoardAlignment(void)
{
 8017f1c:	b580      	push	{r7, lr}
 8017f1e:	b084      	sub	sp, #16
 8017f20:	af00      	add	r7, sp, #0
	if (isBoardAlignmentStandard(&configParam.boardAlign)) 
 8017f22:	4824      	ldr	r0, [pc, #144]	; (8017fb4 <initBoardAlignment+0x98>)
 8017f24:	f7ff ffda 	bl	8017edc <isBoardAlignmentStandard>
 8017f28:	4603      	mov	r3, r0
 8017f2a:	2b00      	cmp	r3, #0
 8017f2c:	d003      	beq.n	8017f36 <initBoardAlignment+0x1a>
	{
		standardBoardAlignment = true;
 8017f2e:	4b22      	ldr	r3, [pc, #136]	; (8017fb8 <initBoardAlignment+0x9c>)
 8017f30:	2201      	movs	r2, #1
 8017f32:	701a      	strb	r2, [r3, #0]
		rotationAngles.angles.pitch = DECIDEGREES_TO_RADIANS(configParam.boardAlign.pitchDeciDegrees);
		rotationAngles.angles.yaw   = DECIDEGREES_TO_RADIANS(configParam.boardAlign.yawDeciDegrees  );

		buildRotationMatrix(&rotationAngles, boardRotation);
	}
}
 8017f34:	e03a      	b.n	8017fac <initBoardAlignment+0x90>
		standardBoardAlignment = false;
 8017f36:	4b20      	ldr	r3, [pc, #128]	; (8017fb8 <initBoardAlignment+0x9c>)
 8017f38:	2200      	movs	r2, #0
 8017f3a:	701a      	strb	r2, [r3, #0]
		rotationAngles.angles.roll  = DECIDEGREES_TO_RADIANS(configParam.boardAlign.rollDeciDegrees );
 8017f3c:	4b1f      	ldr	r3, [pc, #124]	; (8017fbc <initBoardAlignment+0xa0>)
 8017f3e:	f9b3 308e 	ldrsh.w	r3, [r3, #142]	; 0x8e
 8017f42:	ee07 3a90 	vmov	s15, r3
 8017f46:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8017f4a:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8017f4e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8017f52:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8017fc0 <initBoardAlignment+0xa4>
 8017f56:	ee67 7a87 	vmul.f32	s15, s15, s14
 8017f5a:	edc7 7a01 	vstr	s15, [r7, #4]
		rotationAngles.angles.pitch = DECIDEGREES_TO_RADIANS(configParam.boardAlign.pitchDeciDegrees);
 8017f5e:	4b17      	ldr	r3, [pc, #92]	; (8017fbc <initBoardAlignment+0xa0>)
 8017f60:	f9b3 3090 	ldrsh.w	r3, [r3, #144]	; 0x90
 8017f64:	ee07 3a90 	vmov	s15, r3
 8017f68:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8017f6c:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8017f70:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8017f74:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8017fc0 <initBoardAlignment+0xa4>
 8017f78:	ee67 7a87 	vmul.f32	s15, s15, s14
 8017f7c:	edc7 7a02 	vstr	s15, [r7, #8]
		rotationAngles.angles.yaw   = DECIDEGREES_TO_RADIANS(configParam.boardAlign.yawDeciDegrees  );
 8017f80:	4b0e      	ldr	r3, [pc, #56]	; (8017fbc <initBoardAlignment+0xa0>)
 8017f82:	f9b3 3092 	ldrsh.w	r3, [r3, #146]	; 0x92
 8017f86:	ee07 3a90 	vmov	s15, r3
 8017f8a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8017f8e:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8017f92:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8017f96:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8017fc0 <initBoardAlignment+0xa4>
 8017f9a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8017f9e:	edc7 7a03 	vstr	s15, [r7, #12]
		buildRotationMatrix(&rotationAngles, boardRotation);
 8017fa2:	1d3b      	adds	r3, r7, #4
 8017fa4:	4907      	ldr	r1, [pc, #28]	; (8017fc4 <initBoardAlignment+0xa8>)
 8017fa6:	4618      	mov	r0, r3
 8017fa8:	f7f7 fbb2 	bl	800f710 <buildRotationMatrix>
}
 8017fac:	bf00      	nop
 8017fae:	3710      	adds	r7, #16
 8017fb0:	46bd      	mov	sp, r7
 8017fb2:	bd80      	pop	{r7, pc}
 8017fb4:	20009162 	.word	0x20009162
 8017fb8:	200001bc 	.word	0x200001bc
 8017fbc:	200090d4 	.word	0x200090d4
 8017fc0:	3c8efa35 	.word	0x3c8efa35
 8017fc4:	2000877c 	.word	0x2000877c

08017fc8 <updateBoardAlignment>:

void updateBoardAlignment(int16_t roll, int16_t pitch)
{
 8017fc8:	b580      	push	{r7, lr}
 8017fca:	b084      	sub	sp, #16
 8017fcc:	af00      	add	r7, sp, #0
 8017fce:	4603      	mov	r3, r0
 8017fd0:	460a      	mov	r2, r1
 8017fd2:	80fb      	strh	r3, [r7, #6]
 8017fd4:	4613      	mov	r3, r2
 8017fd6:	80bb      	strh	r3, [r7, #4]
    const float sinAlignYaw = sin_approx(DECIDEGREES_TO_RADIANS(configParam.boardAlign.yawDeciDegrees));
 8017fd8:	4b4d      	ldr	r3, [pc, #308]	; (8018110 <updateBoardAlignment+0x148>)
 8017fda:	f9b3 3092 	ldrsh.w	r3, [r3, #146]	; 0x92
 8017fde:	ee07 3a90 	vmov	s15, r3
 8017fe2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8017fe6:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8017fea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8017fee:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8018114 <updateBoardAlignment+0x14c>
 8017ff2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8017ff6:	eeb0 0a67 	vmov.f32	s0, s15
 8017ffa:	f7f7 f85f 	bl	800f0bc <sin_approx>
 8017ffe:	ed87 0a03 	vstr	s0, [r7, #12]
    const float cosAlignYaw = cos_approx(DECIDEGREES_TO_RADIANS(configParam.boardAlign.yawDeciDegrees));
 8018002:	4b43      	ldr	r3, [pc, #268]	; (8018110 <updateBoardAlignment+0x148>)
 8018004:	f9b3 3092 	ldrsh.w	r3, [r3, #146]	; 0x92
 8018008:	ee07 3a90 	vmov	s15, r3
 801800c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8018010:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8018014:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8018018:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 8018114 <updateBoardAlignment+0x14c>
 801801c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8018020:	eeb0 0a67 	vmov.f32	s0, s15
 8018024:	f7f7 f8f6 	bl	800f214 <cos_approx>
 8018028:	ed87 0a02 	vstr	s0, [r7, #8]
	
    configParam.boardAlign.rollDeciDegrees += -sinAlignYaw * pitch + cosAlignYaw * roll;
 801802c:	4b38      	ldr	r3, [pc, #224]	; (8018110 <updateBoardAlignment+0x148>)
 801802e:	f9b3 308e 	ldrsh.w	r3, [r3, #142]	; 0x8e
 8018032:	ee07 3a90 	vmov	s15, r3
 8018036:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 801803a:	edd7 7a03 	vldr	s15, [r7, #12]
 801803e:	eef1 6a67 	vneg.f32	s13, s15
 8018042:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8018046:	ee07 3a90 	vmov	s15, r3
 801804a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801804e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8018052:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8018056:	ee07 3a90 	vmov	s15, r3
 801805a:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 801805e:	edd7 7a02 	vldr	s15, [r7, #8]
 8018062:	ee66 7a27 	vmul.f32	s15, s12, s15
 8018066:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801806a:	ee77 7a27 	vadd.f32	s15, s14, s15
 801806e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8018072:	ee17 3a90 	vmov	r3, s15
 8018076:	b21a      	sxth	r2, r3
 8018078:	4b25      	ldr	r3, [pc, #148]	; (8018110 <updateBoardAlignment+0x148>)
 801807a:	f8a3 208e 	strh.w	r2, [r3, #142]	; 0x8e
	configParam.boardAlign.rollDeciDegrees = constrain(configParam.boardAlign.rollDeciDegrees, -30, 30);//-3~3
 801807e:	4b24      	ldr	r3, [pc, #144]	; (8018110 <updateBoardAlignment+0x148>)
 8018080:	f9b3 308e 	ldrsh.w	r3, [r3, #142]	; 0x8e
 8018084:	221e      	movs	r2, #30
 8018086:	f06f 011d 	mvn.w	r1, #29
 801808a:	4618      	mov	r0, r3
 801808c:	f7f7 fa15 	bl	800f4ba <constrain>
 8018090:	4603      	mov	r3, r0
 8018092:	b21a      	sxth	r2, r3
 8018094:	4b1e      	ldr	r3, [pc, #120]	; (8018110 <updateBoardAlignment+0x148>)
 8018096:	f8a3 208e 	strh.w	r2, [r3, #142]	; 0x8e
	
    configParam.boardAlign.pitchDeciDegrees += cosAlignYaw * pitch + sinAlignYaw * roll;
 801809a:	4b1d      	ldr	r3, [pc, #116]	; (8018110 <updateBoardAlignment+0x148>)
 801809c:	f9b3 3090 	ldrsh.w	r3, [r3, #144]	; 0x90
 80180a0:	ee07 3a90 	vmov	s15, r3
 80180a4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80180a8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80180ac:	ee07 3a90 	vmov	s15, r3
 80180b0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80180b4:	edd7 7a02 	vldr	s15, [r7, #8]
 80180b8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80180bc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80180c0:	ee07 3a90 	vmov	s15, r3
 80180c4:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 80180c8:	edd7 7a03 	vldr	s15, [r7, #12]
 80180cc:	ee66 7a27 	vmul.f32	s15, s12, s15
 80180d0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80180d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80180d8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80180dc:	ee17 3a90 	vmov	r3, s15
 80180e0:	b21a      	sxth	r2, r3
 80180e2:	4b0b      	ldr	r3, [pc, #44]	; (8018110 <updateBoardAlignment+0x148>)
 80180e4:	f8a3 2090 	strh.w	r2, [r3, #144]	; 0x90
	configParam.boardAlign.pitchDeciDegrees = constrain(configParam.boardAlign.pitchDeciDegrees, -30, 30);//-3~3
 80180e8:	4b09      	ldr	r3, [pc, #36]	; (8018110 <updateBoardAlignment+0x148>)
 80180ea:	f9b3 3090 	ldrsh.w	r3, [r3, #144]	; 0x90
 80180ee:	221e      	movs	r2, #30
 80180f0:	f06f 011d 	mvn.w	r1, #29
 80180f4:	4618      	mov	r0, r3
 80180f6:	f7f7 f9e0 	bl	800f4ba <constrain>
 80180fa:	4603      	mov	r3, r0
 80180fc:	b21a      	sxth	r2, r3
 80180fe:	4b04      	ldr	r3, [pc, #16]	; (8018110 <updateBoardAlignment+0x148>)
 8018100:	f8a3 2090 	strh.w	r2, [r3, #144]	; 0x90
	
    initBoardAlignment();
 8018104:	f7ff ff0a 	bl	8017f1c <initBoardAlignment>
}
 8018108:	bf00      	nop
 801810a:	3710      	adds	r7, #16
 801810c:	46bd      	mov	sp, r7
 801810e:	bd80      	pop	{r7, pc}
 8018110:	200090d4 	.word	0x200090d4
 8018114:	3c8efa35 	.word	0x3c8efa35

08018118 <applyBoardAlignment>:

void applyBoardAlignment(int16_t *vec)
{
 8018118:	b580      	push	{r7, lr}
 801811a:	b084      	sub	sp, #16
 801811c:	af00      	add	r7, sp, #0
 801811e:	6078      	str	r0, [r7, #4]
	if (standardBoardAlignment) 
 8018120:	4b4d      	ldr	r3, [pc, #308]	; (8018258 <applyBoardAlignment+0x140>)
 8018122:	781b      	ldrb	r3, [r3, #0]
 8018124:	2b00      	cmp	r3, #0
 8018126:	f040 8093 	bne.w	8018250 <applyBoardAlignment+0x138>
	{
		return;
	}

	int16_t x = vec[X];
 801812a:	687b      	ldr	r3, [r7, #4]
 801812c:	881b      	ldrh	r3, [r3, #0]
 801812e:	81fb      	strh	r3, [r7, #14]
	int16_t y = vec[Y];
 8018130:	687b      	ldr	r3, [r7, #4]
 8018132:	885b      	ldrh	r3, [r3, #2]
 8018134:	81bb      	strh	r3, [r7, #12]
	int16_t z = vec[Z];
 8018136:	687b      	ldr	r3, [r7, #4]
 8018138:	889b      	ldrh	r3, [r3, #4]
 801813a:	817b      	strh	r3, [r7, #10]

	vec[X] = lrintf(boardRotation[0][X] * x + boardRotation[1][X] * y + boardRotation[2][X] * z);
 801813c:	4b47      	ldr	r3, [pc, #284]	; (801825c <applyBoardAlignment+0x144>)
 801813e:	ed93 7a00 	vldr	s14, [r3]
 8018142:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8018146:	ee07 3a90 	vmov	s15, r3
 801814a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801814e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8018152:	4b42      	ldr	r3, [pc, #264]	; (801825c <applyBoardAlignment+0x144>)
 8018154:	edd3 6a03 	vldr	s13, [r3, #12]
 8018158:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 801815c:	ee07 3a90 	vmov	s15, r3
 8018160:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8018164:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8018168:	ee37 7a27 	vadd.f32	s14, s14, s15
 801816c:	4b3b      	ldr	r3, [pc, #236]	; (801825c <applyBoardAlignment+0x144>)
 801816e:	edd3 6a06 	vldr	s13, [r3, #24]
 8018172:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8018176:	ee07 3a90 	vmov	s15, r3
 801817a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801817e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8018182:	ee77 7a27 	vadd.f32	s15, s14, s15
 8018186:	eeb0 0a67 	vmov.f32	s0, s15
 801818a:	f003 fa6d 	bl	801b668 <lrintf>
 801818e:	4603      	mov	r3, r0
 8018190:	b21a      	sxth	r2, r3
 8018192:	687b      	ldr	r3, [r7, #4]
 8018194:	801a      	strh	r2, [r3, #0]
	vec[Y] = lrintf(boardRotation[0][Y] * x + boardRotation[1][Y] * y + boardRotation[2][Y] * z);
 8018196:	4b31      	ldr	r3, [pc, #196]	; (801825c <applyBoardAlignment+0x144>)
 8018198:	ed93 7a01 	vldr	s14, [r3, #4]
 801819c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80181a0:	ee07 3a90 	vmov	s15, r3
 80181a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80181a8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80181ac:	4b2b      	ldr	r3, [pc, #172]	; (801825c <applyBoardAlignment+0x144>)
 80181ae:	edd3 6a04 	vldr	s13, [r3, #16]
 80181b2:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80181b6:	ee07 3a90 	vmov	s15, r3
 80181ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80181be:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80181c2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80181c6:	4b25      	ldr	r3, [pc, #148]	; (801825c <applyBoardAlignment+0x144>)
 80181c8:	edd3 6a07 	vldr	s13, [r3, #28]
 80181cc:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80181d0:	ee07 3a90 	vmov	s15, r3
 80181d4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80181d8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80181dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80181e0:	eeb0 0a67 	vmov.f32	s0, s15
 80181e4:	f003 fa40 	bl	801b668 <lrintf>
 80181e8:	4602      	mov	r2, r0
 80181ea:	687b      	ldr	r3, [r7, #4]
 80181ec:	3302      	adds	r3, #2
 80181ee:	b212      	sxth	r2, r2
 80181f0:	801a      	strh	r2, [r3, #0]
	vec[Z] = lrintf(boardRotation[0][Z] * x + boardRotation[1][Z] * y + boardRotation[2][Z] * z);
 80181f2:	4b1a      	ldr	r3, [pc, #104]	; (801825c <applyBoardAlignment+0x144>)
 80181f4:	ed93 7a02 	vldr	s14, [r3, #8]
 80181f8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80181fc:	ee07 3a90 	vmov	s15, r3
 8018200:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8018204:	ee27 7a27 	vmul.f32	s14, s14, s15
 8018208:	4b14      	ldr	r3, [pc, #80]	; (801825c <applyBoardAlignment+0x144>)
 801820a:	edd3 6a05 	vldr	s13, [r3, #20]
 801820e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8018212:	ee07 3a90 	vmov	s15, r3
 8018216:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801821a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 801821e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8018222:	4b0e      	ldr	r3, [pc, #56]	; (801825c <applyBoardAlignment+0x144>)
 8018224:	edd3 6a08 	vldr	s13, [r3, #32]
 8018228:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 801822c:	ee07 3a90 	vmov	s15, r3
 8018230:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8018234:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8018238:	ee77 7a27 	vadd.f32	s15, s14, s15
 801823c:	eeb0 0a67 	vmov.f32	s0, s15
 8018240:	f003 fa12 	bl	801b668 <lrintf>
 8018244:	4602      	mov	r2, r0
 8018246:	687b      	ldr	r3, [r7, #4]
 8018248:	3304      	adds	r3, #4
 801824a:	b212      	sxth	r2, r2
 801824c:	801a      	strh	r2, [r3, #0]
 801824e:	e000      	b.n	8018252 <applyBoardAlignment+0x13a>
		return;
 8018250:	bf00      	nop
}
 8018252:	3710      	adds	r7, #16
 8018254:	46bd      	mov	sp, r7
 8018256:	bd80      	pop	{r7, pc}
 8018258:	200001bc 	.word	0x200001bc
 801825c:	2000877c 	.word	0x2000877c

08018260 <applySensorAlignment>:


void applySensorAlignment(int16_t * dest, int16_t * src, uint8_t rotation)
{
 8018260:	b480      	push	{r7}
 8018262:	b087      	sub	sp, #28
 8018264:	af00      	add	r7, sp, #0
 8018266:	60f8      	str	r0, [r7, #12]
 8018268:	60b9      	str	r1, [r7, #8]
 801826a:	4613      	mov	r3, r2
 801826c:	71fb      	strb	r3, [r7, #7]
    const int16_t x = src[X];
 801826e:	68bb      	ldr	r3, [r7, #8]
 8018270:	881b      	ldrh	r3, [r3, #0]
 8018272:	82fb      	strh	r3, [r7, #22]
    const int16_t y = src[Y];
 8018274:	68bb      	ldr	r3, [r7, #8]
 8018276:	885b      	ldrh	r3, [r3, #2]
 8018278:	82bb      	strh	r3, [r7, #20]
    const int16_t z = src[Z];
 801827a:	68bb      	ldr	r3, [r7, #8]
 801827c:	889b      	ldrh	r3, [r3, #4]
 801827e:	827b      	strh	r3, [r7, #18]

    switch (rotation) {
 8018280:	79fb      	ldrb	r3, [r7, #7]
 8018282:	3b02      	subs	r3, #2
 8018284:	2b06      	cmp	r3, #6
 8018286:	d811      	bhi.n	80182ac <applySensorAlignment+0x4c>
 8018288:	a201      	add	r2, pc, #4	; (adr r2, 8018290 <applySensorAlignment+0x30>)
 801828a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801828e:	bf00      	nop
 8018290:	080182c5 	.word	0x080182c5
 8018294:	080182e3 	.word	0x080182e3
 8018298:	08018307 	.word	0x08018307
 801829c:	08018325 	.word	0x08018325
 80182a0:	08018349 	.word	0x08018349
 80182a4:	08018367 	.word	0x08018367
 80182a8:	0801838b 	.word	0x0801838b
    default:
    case CW0_DEG:
        dest[X] = x;
 80182ac:	68fb      	ldr	r3, [r7, #12]
 80182ae:	8afa      	ldrh	r2, [r7, #22]
 80182b0:	801a      	strh	r2, [r3, #0]
        dest[Y] = y;
 80182b2:	68fb      	ldr	r3, [r7, #12]
 80182b4:	3302      	adds	r3, #2
 80182b6:	8aba      	ldrh	r2, [r7, #20]
 80182b8:	801a      	strh	r2, [r3, #0]
        dest[Z] = z;
 80182ba:	68fb      	ldr	r3, [r7, #12]
 80182bc:	3304      	adds	r3, #4
 80182be:	8a7a      	ldrh	r2, [r7, #18]
 80182c0:	801a      	strh	r2, [r3, #0]
        break;
 80182c2:	e077      	b.n	80183b4 <applySensorAlignment+0x154>
    case CW90_DEG:
        dest[X] = y;
 80182c4:	68fb      	ldr	r3, [r7, #12]
 80182c6:	8aba      	ldrh	r2, [r7, #20]
 80182c8:	801a      	strh	r2, [r3, #0]
        dest[Y] = -x;
 80182ca:	8afb      	ldrh	r3, [r7, #22]
 80182cc:	425b      	negs	r3, r3
 80182ce:	b29a      	uxth	r2, r3
 80182d0:	68fb      	ldr	r3, [r7, #12]
 80182d2:	3302      	adds	r3, #2
 80182d4:	b212      	sxth	r2, r2
 80182d6:	801a      	strh	r2, [r3, #0]
        dest[Z] = z;
 80182d8:	68fb      	ldr	r3, [r7, #12]
 80182da:	3304      	adds	r3, #4
 80182dc:	8a7a      	ldrh	r2, [r7, #18]
 80182de:	801a      	strh	r2, [r3, #0]
        break;
 80182e0:	e068      	b.n	80183b4 <applySensorAlignment+0x154>
    case CW180_DEG:
        dest[X] = -x;
 80182e2:	8afb      	ldrh	r3, [r7, #22]
 80182e4:	425b      	negs	r3, r3
 80182e6:	b29b      	uxth	r3, r3
 80182e8:	b21a      	sxth	r2, r3
 80182ea:	68fb      	ldr	r3, [r7, #12]
 80182ec:	801a      	strh	r2, [r3, #0]
        dest[Y] = -y;
 80182ee:	8abb      	ldrh	r3, [r7, #20]
 80182f0:	425b      	negs	r3, r3
 80182f2:	b29a      	uxth	r2, r3
 80182f4:	68fb      	ldr	r3, [r7, #12]
 80182f6:	3302      	adds	r3, #2
 80182f8:	b212      	sxth	r2, r2
 80182fa:	801a      	strh	r2, [r3, #0]
        dest[Z] = z;
 80182fc:	68fb      	ldr	r3, [r7, #12]
 80182fe:	3304      	adds	r3, #4
 8018300:	8a7a      	ldrh	r2, [r7, #18]
 8018302:	801a      	strh	r2, [r3, #0]
        break;
 8018304:	e056      	b.n	80183b4 <applySensorAlignment+0x154>
    case CW270_DEG:
        dest[X] = -y;
 8018306:	8abb      	ldrh	r3, [r7, #20]
 8018308:	425b      	negs	r3, r3
 801830a:	b29b      	uxth	r3, r3
 801830c:	b21a      	sxth	r2, r3
 801830e:	68fb      	ldr	r3, [r7, #12]
 8018310:	801a      	strh	r2, [r3, #0]
        dest[Y] = x;
 8018312:	68fb      	ldr	r3, [r7, #12]
 8018314:	3302      	adds	r3, #2
 8018316:	8afa      	ldrh	r2, [r7, #22]
 8018318:	801a      	strh	r2, [r3, #0]
        dest[Z] = z;
 801831a:	68fb      	ldr	r3, [r7, #12]
 801831c:	3304      	adds	r3, #4
 801831e:	8a7a      	ldrh	r2, [r7, #18]
 8018320:	801a      	strh	r2, [r3, #0]
        break;
 8018322:	e047      	b.n	80183b4 <applySensorAlignment+0x154>
    case CW0_DEG_FLIP:
        dest[X] = -x;
 8018324:	8afb      	ldrh	r3, [r7, #22]
 8018326:	425b      	negs	r3, r3
 8018328:	b29b      	uxth	r3, r3
 801832a:	b21a      	sxth	r2, r3
 801832c:	68fb      	ldr	r3, [r7, #12]
 801832e:	801a      	strh	r2, [r3, #0]
        dest[Y] = y;
 8018330:	68fb      	ldr	r3, [r7, #12]
 8018332:	3302      	adds	r3, #2
 8018334:	8aba      	ldrh	r2, [r7, #20]
 8018336:	801a      	strh	r2, [r3, #0]
        dest[Z] = -z;
 8018338:	8a7b      	ldrh	r3, [r7, #18]
 801833a:	425b      	negs	r3, r3
 801833c:	b29a      	uxth	r2, r3
 801833e:	68fb      	ldr	r3, [r7, #12]
 8018340:	3304      	adds	r3, #4
 8018342:	b212      	sxth	r2, r2
 8018344:	801a      	strh	r2, [r3, #0]
        break;
 8018346:	e035      	b.n	80183b4 <applySensorAlignment+0x154>
    case CW90_DEG_FLIP:
        dest[X] = y;
 8018348:	68fb      	ldr	r3, [r7, #12]
 801834a:	8aba      	ldrh	r2, [r7, #20]
 801834c:	801a      	strh	r2, [r3, #0]
        dest[Y] = x;
 801834e:	68fb      	ldr	r3, [r7, #12]
 8018350:	3302      	adds	r3, #2
 8018352:	8afa      	ldrh	r2, [r7, #22]
 8018354:	801a      	strh	r2, [r3, #0]
        dest[Z] = -z;
 8018356:	8a7b      	ldrh	r3, [r7, #18]
 8018358:	425b      	negs	r3, r3
 801835a:	b29a      	uxth	r2, r3
 801835c:	68fb      	ldr	r3, [r7, #12]
 801835e:	3304      	adds	r3, #4
 8018360:	b212      	sxth	r2, r2
 8018362:	801a      	strh	r2, [r3, #0]
        break;
 8018364:	e026      	b.n	80183b4 <applySensorAlignment+0x154>
    case CW180_DEG_FLIP:
        dest[X] = x;
 8018366:	68fb      	ldr	r3, [r7, #12]
 8018368:	8afa      	ldrh	r2, [r7, #22]
 801836a:	801a      	strh	r2, [r3, #0]
        dest[Y] = -y;
 801836c:	8abb      	ldrh	r3, [r7, #20]
 801836e:	425b      	negs	r3, r3
 8018370:	b29a      	uxth	r2, r3
 8018372:	68fb      	ldr	r3, [r7, #12]
 8018374:	3302      	adds	r3, #2
 8018376:	b212      	sxth	r2, r2
 8018378:	801a      	strh	r2, [r3, #0]
        dest[Z] = -z;
 801837a:	8a7b      	ldrh	r3, [r7, #18]
 801837c:	425b      	negs	r3, r3
 801837e:	b29a      	uxth	r2, r3
 8018380:	68fb      	ldr	r3, [r7, #12]
 8018382:	3304      	adds	r3, #4
 8018384:	b212      	sxth	r2, r2
 8018386:	801a      	strh	r2, [r3, #0]
        break;
 8018388:	e014      	b.n	80183b4 <applySensorAlignment+0x154>
    case CW270_DEG_FLIP:
        dest[X] = -y;
 801838a:	8abb      	ldrh	r3, [r7, #20]
 801838c:	425b      	negs	r3, r3
 801838e:	b29b      	uxth	r3, r3
 8018390:	b21a      	sxth	r2, r3
 8018392:	68fb      	ldr	r3, [r7, #12]
 8018394:	801a      	strh	r2, [r3, #0]
        dest[Y] = -x;
 8018396:	8afb      	ldrh	r3, [r7, #22]
 8018398:	425b      	negs	r3, r3
 801839a:	b29a      	uxth	r2, r3
 801839c:	68fb      	ldr	r3, [r7, #12]
 801839e:	3302      	adds	r3, #2
 80183a0:	b212      	sxth	r2, r2
 80183a2:	801a      	strh	r2, [r3, #0]
        dest[Z] = -z;
 80183a4:	8a7b      	ldrh	r3, [r7, #18]
 80183a6:	425b      	negs	r3, r3
 80183a8:	b29a      	uxth	r2, r3
 80183aa:	68fb      	ldr	r3, [r7, #12]
 80183ac:	3304      	adds	r3, #4
 80183ae:	b212      	sxth	r2, r2
 80183b0:	801a      	strh	r2, [r3, #0]
        break;
 80183b2:	bf00      	nop
    }
}
 80183b4:	bf00      	nop
 80183b6:	371c      	adds	r7, #28
 80183b8:	46bd      	mov	sp, r7
 80183ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80183be:	4770      	bx	lr

080183c0 <applyAndSaveBoardAlignmentDelta>:

void applyAndSaveBoardAlignmentDelta(int16_t roll, int16_t pitch)
{
 80183c0:	b580      	push	{r7, lr}
 80183c2:	b082      	sub	sp, #8
 80183c4:	af00      	add	r7, sp, #0
 80183c6:	4603      	mov	r3, r0
 80183c8:	460a      	mov	r2, r1
 80183ca:	80fb      	strh	r3, [r7, #6]
 80183cc:	4613      	mov	r3, r2
 80183ce:	80bb      	strh	r3, [r7, #4]
    updateBoardAlignment(roll, pitch);
 80183d0:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80183d4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80183d8:	4611      	mov	r1, r2
 80183da:	4618      	mov	r0, r3
 80183dc:	f7ff fdf4 	bl	8017fc8 <updateBoardAlignment>
    saveConfigAndNotify();
 80183e0:	f7f9 fd80 	bl	8011ee4 <saveConfigAndNotify>
}
 80183e4:	bf00      	nop
 80183e6:	3708      	adds	r7, #8
 80183e8:	46bd      	mov	sp, r7
 80183ea:	bd80      	pop	{r7, pc}

080183ec <USB_OTG_BSP_Init>:
#include "stm32f4xx.h"



void USB_OTG_BSP_Init(USB_OTG_CORE_HANDLE *pdev)
{
 80183ec:	b580      	push	{r7, lr}
 80183ee:	b08a      	sub	sp, #40	; 0x28
 80183f0:	af00      	add	r7, sp, #0
 80183f2:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct;

	__HAL_RCC_GPIOA_CLK_ENABLE();
 80183f4:	2300      	movs	r3, #0
 80183f6:	613b      	str	r3, [r7, #16]
 80183f8:	4b1e      	ldr	r3, [pc, #120]	; (8018474 <USB_OTG_BSP_Init+0x88>)
 80183fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80183fc:	4a1d      	ldr	r2, [pc, #116]	; (8018474 <USB_OTG_BSP_Init+0x88>)
 80183fe:	f043 0301 	orr.w	r3, r3, #1
 8018402:	6313      	str	r3, [r2, #48]	; 0x30
 8018404:	4b1b      	ldr	r3, [pc, #108]	; (8018474 <USB_OTG_BSP_Init+0x88>)
 8018406:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8018408:	f003 0301 	and.w	r3, r3, #1
 801840c:	613b      	str	r3, [r7, #16]
 801840e:	693b      	ldr	r3, [r7, #16]

	/* Configure SOF ID DM DP Pins */
	GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8018410:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8018414:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8018416:	2302      	movs	r3, #2
 8018418:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 801841a:	2300      	movs	r3, #0
 801841c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801841e:	2303      	movs	r3, #3
 8018420:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8018422:	230a      	movs	r3, #10
 8018424:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8018426:	f107 0314 	add.w	r3, r7, #20
 801842a:	4619      	mov	r1, r3
 801842c:	4812      	ldr	r0, [pc, #72]	; (8018478 <USB_OTG_BSP_Init+0x8c>)
 801842e:	f7eb fe7b 	bl	8004128 <HAL_GPIO_Init>

    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8018432:	4b10      	ldr	r3, [pc, #64]	; (8018474 <USB_OTG_BSP_Init+0x88>)
 8018434:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8018436:	4a0f      	ldr	r2, [pc, #60]	; (8018474 <USB_OTG_BSP_Init+0x88>)
 8018438:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801843c:	6353      	str	r3, [r2, #52]	; 0x34
 801843e:	2300      	movs	r3, #0
 8018440:	60fb      	str	r3, [r7, #12]
 8018442:	4b0c      	ldr	r3, [pc, #48]	; (8018474 <USB_OTG_BSP_Init+0x88>)
 8018444:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8018446:	4a0b      	ldr	r2, [pc, #44]	; (8018474 <USB_OTG_BSP_Init+0x88>)
 8018448:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 801844c:	6453      	str	r3, [r2, #68]	; 0x44
 801844e:	4b09      	ldr	r3, [pc, #36]	; (8018474 <USB_OTG_BSP_Init+0x88>)
 8018450:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8018452:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8018456:	60fb      	str	r3, [r7, #12]
 8018458:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 801845a:	2200      	movs	r2, #0
 801845c:	2100      	movs	r1, #0
 801845e:	2043      	movs	r0, #67	; 0x43
 8018460:	f7ea ff82 	bl	8003368 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8018464:	2043      	movs	r0, #67	; 0x43
 8018466:	f7ea ff9b 	bl	80033a0 <HAL_NVIC_EnableIRQ>
//	GPIO_PinAFConfig(GPIOA,GPIO_PinSource11,GPIO_AF_OTG1_FS) ;
//	GPIO_PinAFConfig(GPIOA,GPIO_PinSource12,GPIO_AF_OTG1_FS) ;

//	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
//	RCC_AHB2PeriphClockCmd(RCC_AHB2Periph_OTG_FS, ENABLE) ;
}
 801846a:	bf00      	nop
 801846c:	3728      	adds	r7, #40	; 0x28
 801846e:	46bd      	mov	sp, r7
 8018470:	bd80      	pop	{r7, pc}
 8018472:	bf00      	nop
 8018474:	40023800 	.word	0x40023800
 8018478:	40020000 	.word	0x40020000

0801847c <USB_OTG_BSP_EnableInterrupt>:
*         Enabele USB Global interrupt
* @param  None
* @retval None
*/
void USB_OTG_BSP_EnableInterrupt(USB_OTG_CORE_HANDLE *pdev)
{
 801847c:	b580      	push	{r7, lr}
 801847e:	b082      	sub	sp, #8
 8018480:	af00      	add	r7, sp, #0
 8018482:	6078      	str	r0, [r7, #4]
	//NVIC_InitTypeDef NVIC_InitStructure;

	HAL_NVIC_SetPriority(OTG_FS_IRQn, 7, 0);
 8018484:	2200      	movs	r2, #0
 8018486:	2107      	movs	r1, #7
 8018488:	2043      	movs	r0, #67	; 0x43
 801848a:	f7ea ff6d 	bl	8003368 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 801848e:	2043      	movs	r0, #67	; 0x43
 8018490:	f7ea ff86 	bl	80033a0 <HAL_NVIC_EnableIRQ>
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = NVIC_MID_PRI;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
#endif
}
 8018494:	bf00      	nop
 8018496:	3708      	adds	r7, #8
 8018498:	46bd      	mov	sp, r7
 801849a:	bd80      	pop	{r7, pc}

0801849c <USB_OTG_BSP_uDelay>:
*         This function provides delay time in micro sec
* @param  usec : Value of delay required in micro sec
* @retval None
*/
void USB_OTG_BSP_uDelay (const uint32_t usec)
{
 801849c:	b480      	push	{r7}
 801849e:	b085      	sub	sp, #20
 80184a0:	af00      	add	r7, sp, #0
 80184a2:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 80184a4:	2300      	movs	r3, #0
 80184a6:	60fb      	str	r3, [r7, #12]
  const uint32_t utime = (120 * usec / 7);
 80184a8:	687a      	ldr	r2, [r7, #4]
 80184aa:	4613      	mov	r3, r2
 80184ac:	011b      	lsls	r3, r3, #4
 80184ae:	1a9b      	subs	r3, r3, r2
 80184b0:	00db      	lsls	r3, r3, #3
 80184b2:	461a      	mov	r2, r3
 80184b4:	4b0a      	ldr	r3, [pc, #40]	; (80184e0 <USB_OTG_BSP_uDelay+0x44>)
 80184b6:	fba3 1302 	umull	r1, r3, r3, r2
 80184ba:	1ad2      	subs	r2, r2, r3
 80184bc:	0852      	lsrs	r2, r2, #1
 80184be:	4413      	add	r3, r2
 80184c0:	089b      	lsrs	r3, r3, #2
 80184c2:	60bb      	str	r3, [r7, #8]
  do
  {
    if ( ++count > utime )
 80184c4:	68fb      	ldr	r3, [r7, #12]
 80184c6:	3301      	adds	r3, #1
 80184c8:	60fb      	str	r3, [r7, #12]
 80184ca:	68fa      	ldr	r2, [r7, #12]
 80184cc:	68bb      	ldr	r3, [r7, #8]
 80184ce:	429a      	cmp	r2, r3
 80184d0:	d800      	bhi.n	80184d4 <USB_OTG_BSP_uDelay+0x38>
 80184d2:	e7f7      	b.n	80184c4 <USB_OTG_BSP_uDelay+0x28>
    {
      return ;
 80184d4:	bf00      	nop
    }
  }
  while (1);
}
 80184d6:	3714      	adds	r7, #20
 80184d8:	46bd      	mov	sp, r7
 80184da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80184de:	4770      	bx	lr
 80184e0:	24924925 	.word	0x24924925

080184e4 <USB_OTG_BSP_mDelay>:
*          This function provides delay time in milli sec
* @param  msec : Value of delay required in milli sec
* @retval None
*/
void USB_OTG_BSP_mDelay (const uint32_t msec)
{
 80184e4:	b580      	push	{r7, lr}
 80184e6:	b082      	sub	sp, #8
 80184e8:	af00      	add	r7, sp, #0
 80184ea:	6078      	str	r0, [r7, #4]
  USB_OTG_BSP_uDelay(msec * 1000);
 80184ec:	687b      	ldr	r3, [r7, #4]
 80184ee:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80184f2:	fb02 f303 	mul.w	r3, r2, r3
 80184f6:	4618      	mov	r0, r3
 80184f8:	f7ff ffd0 	bl	801849c <USB_OTG_BSP_uDelay>
}
 80184fc:	bf00      	nop
 80184fe:	3708      	adds	r7, #8
 8018500:	46bd      	mov	sp, r7
 8018502:	bd80      	pop	{r7, pc}

08018504 <VCP_Init>:
  VCP_DataTx,
  VCP_DataRx
};

static uint16_t VCP_Init(void)
{
 8018504:	b480      	push	{r7}
 8018506:	af00      	add	r7, sp, #0
  return USBD_OK;
 8018508:	2300      	movs	r3, #0
}
 801850a:	4618      	mov	r0, r3
 801850c:	46bd      	mov	sp, r7
 801850e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018512:	4770      	bx	lr

08018514 <VCP_DeInit>:

static uint16_t VCP_DeInit(void)
{
 8018514:	b480      	push	{r7}
 8018516:	af00      	add	r7, sp, #0
  return USBD_OK;
 8018518:	2300      	movs	r3, #0
}
 801851a:	4618      	mov	r0, r3
 801851c:	46bd      	mov	sp, r7
 801851e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018522:	4770      	bx	lr

08018524 <VCP_Ctrl>:
  * @param  Buf: Buffer containing command data (request parameters)
  * @param  Len: Number of data to be sent (in bytes)
  * @retval Result of the opeartion (USBD_OK in all cases)
  */
static uint16_t VCP_Ctrl (uint32_t Cmd, uint8_t* Buf, uint32_t Len)
{ 
 8018524:	b480      	push	{r7}
 8018526:	b085      	sub	sp, #20
 8018528:	af00      	add	r7, sp, #0
 801852a:	60f8      	str	r0, [r7, #12]
 801852c:	60b9      	str	r1, [r7, #8]
 801852e:	607a      	str	r2, [r7, #4]
 8018530:	68fb      	ldr	r3, [r7, #12]
 8018532:	2b23      	cmp	r3, #35	; 0x23
 8018534:	f200 8098 	bhi.w	8018668 <VCP_Ctrl+0x144>
 8018538:	a201      	add	r2, pc, #4	; (adr r2, 8018540 <VCP_Ctrl+0x1c>)
 801853a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801853e:	bf00      	nop
 8018540:	08018669 	.word	0x08018669
 8018544:	08018669 	.word	0x08018669
 8018548:	08018669 	.word	0x08018669
 801854c:	08018669 	.word	0x08018669
 8018550:	08018669 	.word	0x08018669
 8018554:	08018669 	.word	0x08018669
 8018558:	08018669 	.word	0x08018669
 801855c:	08018669 	.word	0x08018669
 8018560:	08018669 	.word	0x08018669
 8018564:	08018669 	.word	0x08018669
 8018568:	08018669 	.word	0x08018669
 801856c:	08018669 	.word	0x08018669
 8018570:	08018669 	.word	0x08018669
 8018574:	08018669 	.word	0x08018669
 8018578:	08018669 	.word	0x08018669
 801857c:	08018669 	.word	0x08018669
 8018580:	08018669 	.word	0x08018669
 8018584:	08018669 	.word	0x08018669
 8018588:	08018669 	.word	0x08018669
 801858c:	08018669 	.word	0x08018669
 8018590:	08018669 	.word	0x08018669
 8018594:	08018669 	.word	0x08018669
 8018598:	08018669 	.word	0x08018669
 801859c:	08018669 	.word	0x08018669
 80185a0:	08018669 	.word	0x08018669
 80185a4:	08018669 	.word	0x08018669
 80185a8:	08018669 	.word	0x08018669
 80185ac:	08018669 	.word	0x08018669
 80185b0:	08018669 	.word	0x08018669
 80185b4:	08018669 	.word	0x08018669
 80185b8:	08018669 	.word	0x08018669
 80185bc:	08018669 	.word	0x08018669
 80185c0:	080185d1 	.word	0x080185d1
 80185c4:	08018615 	.word	0x08018615
 80185c8:	08018669 	.word	0x08018669
 80185cc:	08018669 	.word	0x08018669
  case CLEAR_COMM_FEATURE:
    /* Not  needed for this driver */
    break;

  case SET_LINE_CODING:
    linecoding.bitrate = (uint32_t)(Buf[0] | (Buf[1] << 8) | (Buf[2] << 16) | (Buf[3] << 24));
 80185d0:	68bb      	ldr	r3, [r7, #8]
 80185d2:	781b      	ldrb	r3, [r3, #0]
 80185d4:	461a      	mov	r2, r3
 80185d6:	68bb      	ldr	r3, [r7, #8]
 80185d8:	3301      	adds	r3, #1
 80185da:	781b      	ldrb	r3, [r3, #0]
 80185dc:	021b      	lsls	r3, r3, #8
 80185de:	431a      	orrs	r2, r3
 80185e0:	68bb      	ldr	r3, [r7, #8]
 80185e2:	3302      	adds	r3, #2
 80185e4:	781b      	ldrb	r3, [r3, #0]
 80185e6:	041b      	lsls	r3, r3, #16
 80185e8:	431a      	orrs	r2, r3
 80185ea:	68bb      	ldr	r3, [r7, #8]
 80185ec:	3303      	adds	r3, #3
 80185ee:	781b      	ldrb	r3, [r3, #0]
 80185f0:	061b      	lsls	r3, r3, #24
 80185f2:	4313      	orrs	r3, r2
 80185f4:	461a      	mov	r2, r3
 80185f6:	4b20      	ldr	r3, [pc, #128]	; (8018678 <VCP_Ctrl+0x154>)
 80185f8:	601a      	str	r2, [r3, #0]
    linecoding.format = Buf[4];
 80185fa:	68bb      	ldr	r3, [r7, #8]
 80185fc:	791a      	ldrb	r2, [r3, #4]
 80185fe:	4b1e      	ldr	r3, [pc, #120]	; (8018678 <VCP_Ctrl+0x154>)
 8018600:	711a      	strb	r2, [r3, #4]
    linecoding.paritytype = Buf[5];
 8018602:	68bb      	ldr	r3, [r7, #8]
 8018604:	795a      	ldrb	r2, [r3, #5]
 8018606:	4b1c      	ldr	r3, [pc, #112]	; (8018678 <VCP_Ctrl+0x154>)
 8018608:	715a      	strb	r2, [r3, #5]
    linecoding.datatype = Buf[6];
 801860a:	68bb      	ldr	r3, [r7, #8]
 801860c:	799a      	ldrb	r2, [r3, #6]
 801860e:	4b1a      	ldr	r3, [pc, #104]	; (8018678 <VCP_Ctrl+0x154>)
 8018610:	719a      	strb	r2, [r3, #6]
    break;
 8018612:	e02a      	b.n	801866a <VCP_Ctrl+0x146>

  case GET_LINE_CODING:
    Buf[0] = (uint8_t)(linecoding.bitrate);
 8018614:	4b18      	ldr	r3, [pc, #96]	; (8018678 <VCP_Ctrl+0x154>)
 8018616:	681b      	ldr	r3, [r3, #0]
 8018618:	b2da      	uxtb	r2, r3
 801861a:	68bb      	ldr	r3, [r7, #8]
 801861c:	701a      	strb	r2, [r3, #0]
    Buf[1] = (uint8_t)(linecoding.bitrate >> 8);
 801861e:	4b16      	ldr	r3, [pc, #88]	; (8018678 <VCP_Ctrl+0x154>)
 8018620:	681b      	ldr	r3, [r3, #0]
 8018622:	0a1a      	lsrs	r2, r3, #8
 8018624:	68bb      	ldr	r3, [r7, #8]
 8018626:	3301      	adds	r3, #1
 8018628:	b2d2      	uxtb	r2, r2
 801862a:	701a      	strb	r2, [r3, #0]
    Buf[2] = (uint8_t)(linecoding.bitrate >> 16);
 801862c:	4b12      	ldr	r3, [pc, #72]	; (8018678 <VCP_Ctrl+0x154>)
 801862e:	681b      	ldr	r3, [r3, #0]
 8018630:	0c1a      	lsrs	r2, r3, #16
 8018632:	68bb      	ldr	r3, [r7, #8]
 8018634:	3302      	adds	r3, #2
 8018636:	b2d2      	uxtb	r2, r2
 8018638:	701a      	strb	r2, [r3, #0]
    Buf[3] = (uint8_t)(linecoding.bitrate >> 24);
 801863a:	4b0f      	ldr	r3, [pc, #60]	; (8018678 <VCP_Ctrl+0x154>)
 801863c:	681b      	ldr	r3, [r3, #0]
 801863e:	0e1a      	lsrs	r2, r3, #24
 8018640:	68bb      	ldr	r3, [r7, #8]
 8018642:	3303      	adds	r3, #3
 8018644:	b2d2      	uxtb	r2, r2
 8018646:	701a      	strb	r2, [r3, #0]
    Buf[4] = linecoding.format;
 8018648:	68bb      	ldr	r3, [r7, #8]
 801864a:	3304      	adds	r3, #4
 801864c:	4a0a      	ldr	r2, [pc, #40]	; (8018678 <VCP_Ctrl+0x154>)
 801864e:	7912      	ldrb	r2, [r2, #4]
 8018650:	701a      	strb	r2, [r3, #0]
    Buf[5] = linecoding.paritytype;
 8018652:	68bb      	ldr	r3, [r7, #8]
 8018654:	3305      	adds	r3, #5
 8018656:	4a08      	ldr	r2, [pc, #32]	; (8018678 <VCP_Ctrl+0x154>)
 8018658:	7952      	ldrb	r2, [r2, #5]
 801865a:	701a      	strb	r2, [r3, #0]
    Buf[6] = linecoding.datatype; 
 801865c:	68bb      	ldr	r3, [r7, #8]
 801865e:	3306      	adds	r3, #6
 8018660:	4a05      	ldr	r2, [pc, #20]	; (8018678 <VCP_Ctrl+0x154>)
 8018662:	7992      	ldrb	r2, [r2, #6]
 8018664:	701a      	strb	r2, [r3, #0]
    break;
 8018666:	e000      	b.n	801866a <VCP_Ctrl+0x146>
  case SEND_BREAK:
    /* Not  needed for this driver */
    break;    
    
  default:
    break;
 8018668:	bf00      	nop
  }

  return USBD_OK;
 801866a:	2300      	movs	r3, #0
}
 801866c:	4618      	mov	r0, r3
 801866e:	3714      	adds	r7, #20
 8018670:	46bd      	mov	sp, r7
 8018672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018676:	4770      	bx	lr
 8018678:	200001c0 	.word	0x200001c0

0801867c <VCP_DataTx>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval Result of the opeartion: USBD_OK if all operations are OK else VCP_FAIL
  */
static uint16_t VCP_DataTx (uint8_t data)
{
 801867c:	b480      	push	{r7}
 801867e:	b083      	sub	sp, #12
 8018680:	af00      	add	r7, sp, #0
 8018682:	4603      	mov	r3, r0
 8018684:	71fb      	strb	r3, [r7, #7]
  if (linecoding.datatype == 7)
 8018686:	4b15      	ldr	r3, [pc, #84]	; (80186dc <VCP_DataTx+0x60>)
 8018688:	799b      	ldrb	r3, [r3, #6]
 801868a:	2b07      	cmp	r3, #7
 801868c:	d108      	bne.n	80186a0 <VCP_DataTx+0x24>
  {
    APP_Rx_Buffer[APP_Rx_ptr_in] = data & 0x7F;
 801868e:	4b14      	ldr	r3, [pc, #80]	; (80186e0 <VCP_DataTx+0x64>)
 8018690:	681b      	ldr	r3, [r3, #0]
 8018692:	79fa      	ldrb	r2, [r7, #7]
 8018694:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8018698:	b2d1      	uxtb	r1, r2
 801869a:	4a12      	ldr	r2, [pc, #72]	; (80186e4 <VCP_DataTx+0x68>)
 801869c:	54d1      	strb	r1, [r2, r3]
 801869e:	e008      	b.n	80186b2 <VCP_DataTx+0x36>
  }
  else if (linecoding.datatype == 8)
 80186a0:	4b0e      	ldr	r3, [pc, #56]	; (80186dc <VCP_DataTx+0x60>)
 80186a2:	799b      	ldrb	r3, [r3, #6]
 80186a4:	2b08      	cmp	r3, #8
 80186a6:	d104      	bne.n	80186b2 <VCP_DataTx+0x36>
  {
    APP_Rx_Buffer[APP_Rx_ptr_in] = data;
 80186a8:	4b0d      	ldr	r3, [pc, #52]	; (80186e0 <VCP_DataTx+0x64>)
 80186aa:	681b      	ldr	r3, [r3, #0]
 80186ac:	490d      	ldr	r1, [pc, #52]	; (80186e4 <VCP_DataTx+0x68>)
 80186ae:	79fa      	ldrb	r2, [r7, #7]
 80186b0:	54ca      	strb	r2, [r1, r3]
  }
  
  APP_Rx_ptr_in++;
 80186b2:	4b0b      	ldr	r3, [pc, #44]	; (80186e0 <VCP_DataTx+0x64>)
 80186b4:	681b      	ldr	r3, [r3, #0]
 80186b6:	3301      	adds	r3, #1
 80186b8:	4a09      	ldr	r2, [pc, #36]	; (80186e0 <VCP_DataTx+0x64>)
 80186ba:	6013      	str	r3, [r2, #0]
  
  /* To avoid buffer overflow */
  if(APP_Rx_ptr_in == APP_RX_DATA_SIZE)
 80186bc:	4b08      	ldr	r3, [pc, #32]	; (80186e0 <VCP_DataTx+0x64>)
 80186be:	681b      	ldr	r3, [r3, #0]
 80186c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80186c4:	d102      	bne.n	80186cc <VCP_DataTx+0x50>
  {
    APP_Rx_ptr_in = 0;
 80186c6:	4b06      	ldr	r3, [pc, #24]	; (80186e0 <VCP_DataTx+0x64>)
 80186c8:	2200      	movs	r2, #0
 80186ca:	601a      	str	r2, [r3, #0]
  }  
  
  return USBD_OK;
 80186cc:	2300      	movs	r3, #0
}
 80186ce:	4618      	mov	r0, r3
 80186d0:	370c      	adds	r7, #12
 80186d2:	46bd      	mov	sp, r7
 80186d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80186d8:	4770      	bx	lr
 80186da:	bf00      	nop
 80186dc:	200001c0 	.word	0x200001c0
 80186e0:	20008514 	.word	0x20008514
 80186e4:	20008eb0 	.word	0x20008eb0

080186e8 <VCP_DataRx>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the opeartion: USBD_OK if all operations are OK else VCP_FAIL
  */
static uint16_t VCP_DataRx (uint8_t* Buf, uint32_t Len)
{
 80186e8:	b580      	push	{r7, lr}
 80186ea:	b086      	sub	sp, #24
 80186ec:	af00      	add	r7, sp, #0
 80186ee:	6078      	str	r0, [r7, #4]
 80186f0:	6039      	str	r1, [r7, #0]
//		usb_rx_ptr_in++;
//		if(usb_rx_ptr_in >= USB_RX_LEN)
//			usb_rx_ptr_in = 0;
//	  } 
//  }
	portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
 80186f2:	2300      	movs	r3, #0
 80186f4:	613b      	str	r3, [r7, #16]
	for(int i=0; i<Len; i++)
 80186f6:	2300      	movs	r3, #0
 80186f8:	617b      	str	r3, [r7, #20]
 80186fa:	e010      	b.n	801871e <VCP_DataRx+0x36>
	{
		uint8_t data = Buf[i];
 80186fc:	697b      	ldr	r3, [r7, #20]
 80186fe:	687a      	ldr	r2, [r7, #4]
 8018700:	4413      	add	r3, r2
 8018702:	781b      	ldrb	r3, [r3, #0]
 8018704:	73fb      	strb	r3, [r7, #15]
		xQueueSendFromISR(usbDataDelivery, &data, &xHigherPriorityTaskWoken);
 8018706:	4b0a      	ldr	r3, [pc, #40]	; (8018730 <VCP_DataRx+0x48>)
 8018708:	6818      	ldr	r0, [r3, #0]
 801870a:	f107 0210 	add.w	r2, r7, #16
 801870e:	f107 010f 	add.w	r1, r7, #15
 8018712:	2300      	movs	r3, #0
 8018714:	f7f0 feaa 	bl	800946c <xQueueGenericSendFromISR>
	for(int i=0; i<Len; i++)
 8018718:	697b      	ldr	r3, [r7, #20]
 801871a:	3301      	adds	r3, #1
 801871c:	617b      	str	r3, [r7, #20]
 801871e:	697b      	ldr	r3, [r7, #20]
 8018720:	683a      	ldr	r2, [r7, #0]
 8018722:	429a      	cmp	r2, r3
 8018724:	d8ea      	bhi.n	80186fc <VCP_DataRx+0x14>
	}
	return USBD_OK;
 8018726:	2300      	movs	r3, #0
}
 8018728:	4618      	mov	r0, r3
 801872a:	3718      	adds	r7, #24
 801872c:	46bd      	mov	sp, r7
 801872e:	bd80      	pop	{r7, pc}
 8018730:	200087a0 	.word	0x200087a0

08018734 <usbd_cdc_vcp_Init>:

void usbd_cdc_vcp_Init(void)
{
 8018734:	b580      	push	{r7, lr}
 8018736:	b082      	sub	sp, #8
 8018738:	af02      	add	r7, sp, #8
	// usb
	USBD_Init(&USB_OTG_dev,
 801873a:	4b09      	ldr	r3, [pc, #36]	; (8018760 <usbd_cdc_vcp_Init+0x2c>)
 801873c:	9300      	str	r3, [sp, #0]
 801873e:	4b09      	ldr	r3, [pc, #36]	; (8018764 <usbd_cdc_vcp_Init+0x30>)
 8018740:	4a09      	ldr	r2, [pc, #36]	; (8018768 <usbd_cdc_vcp_Init+0x34>)
 8018742:	2101      	movs	r1, #1
 8018744:	4809      	ldr	r0, [pc, #36]	; (801876c <usbd_cdc_vcp_Init+0x38>)
 8018746:	f7f5 fb69 	bl	800de1c <USBD_Init>
		USB_OTG_FS_CORE_ID,
		&USR_desc,
		&USBD_CDC_cb,
		&USR_cb);
	
	usbDataDelivery = xQueueCreate(128, sizeof(uint8_t));	/* 128*/
 801874a:	2200      	movs	r2, #0
 801874c:	2101      	movs	r1, #1
 801874e:	2080      	movs	r0, #128	; 0x80
 8018750:	f7f0 fcfe 	bl	8009150 <xQueueGenericCreate>
 8018754:	4603      	mov	r3, r0
 8018756:	4a06      	ldr	r2, [pc, #24]	; (8018770 <usbd_cdc_vcp_Init+0x3c>)
 8018758:	6013      	str	r3, [r2, #0]
}
 801875a:	bf00      	nop
 801875c:	46bd      	mov	sp, r7
 801875e:	bd80      	pop	{r7, pc}
 8018760:	2000022c 	.word	0x2000022c
 8018764:	20000058 	.word	0x20000058
 8018768:	200001dc 	.word	0x200001dc
 801876c:	20009884 	.word	0x20009884
 8018770:	200087a0 	.word	0x200087a0

08018774 <usbGetDataWithTimout>:

bool usbGetDataWithTimout(uint8_t *c)
{
 8018774:	b580      	push	{r7, lr}
 8018776:	b082      	sub	sp, #8
 8018778:	af00      	add	r7, sp, #0
 801877a:	6078      	str	r0, [r7, #4]
	if (xQueueReceive(usbDataDelivery, c, 1000) == pdTRUE)	/*usbDataDelivery(1024)*/
 801877c:	4b0a      	ldr	r3, [pc, #40]	; (80187a8 <usbGetDataWithTimout+0x34>)
 801877e:	681b      	ldr	r3, [r3, #0]
 8018780:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8018784:	6879      	ldr	r1, [r7, #4]
 8018786:	4618      	mov	r0, r3
 8018788:	f7f0 ff98 	bl	80096bc <xQueueReceive>
 801878c:	4603      	mov	r3, r0
 801878e:	2b01      	cmp	r3, #1
 8018790:	d101      	bne.n	8018796 <usbGetDataWithTimout+0x22>
	{
		return true;
 8018792:	2301      	movs	r3, #1
 8018794:	e003      	b.n	801879e <usbGetDataWithTimout+0x2a>
	}
	*c = 0;
 8018796:	687b      	ldr	r3, [r7, #4]
 8018798:	2200      	movs	r2, #0
 801879a:	701a      	strb	r2, [r3, #0]
	return false;
 801879c:	2300      	movs	r3, #0
}
 801879e:	4618      	mov	r0, r3
 80187a0:	3708      	adds	r7, #8
 80187a2:	46bd      	mov	sp, r7
 80187a4:	bd80      	pop	{r7, pc}
 80187a6:	bf00      	nop
 80187a8:	200087a0 	.word	0x200087a0

080187ac <usbsendData>:

void usbsendData(u8* data, u16 length)
{
 80187ac:	b580      	push	{r7, lr}
 80187ae:	b084      	sub	sp, #16
 80187b0:	af00      	add	r7, sp, #0
 80187b2:	6078      	str	r0, [r7, #4]
 80187b4:	460b      	mov	r3, r1
 80187b6:	807b      	strh	r3, [r7, #2]
	for(int i=0; i<length; i++)
 80187b8:	2300      	movs	r3, #0
 80187ba:	60fb      	str	r3, [r7, #12]
 80187bc:	e009      	b.n	80187d2 <usbsendData+0x26>
	{
		VCP_DataTx(data[i]);
 80187be:	68fb      	ldr	r3, [r7, #12]
 80187c0:	687a      	ldr	r2, [r7, #4]
 80187c2:	4413      	add	r3, r2
 80187c4:	781b      	ldrb	r3, [r3, #0]
 80187c6:	4618      	mov	r0, r3
 80187c8:	f7ff ff58 	bl	801867c <VCP_DataTx>
	for(int i=0; i<length; i++)
 80187cc:	68fb      	ldr	r3, [r7, #12]
 80187ce:	3301      	adds	r3, #1
 80187d0:	60fb      	str	r3, [r7, #12]
 80187d2:	887b      	ldrh	r3, [r7, #2]
 80187d4:	68fa      	ldr	r2, [r7, #12]
 80187d6:	429a      	cmp	r2, r3
 80187d8:	dbf1      	blt.n	80187be <usbsendData+0x12>
	}
}
 80187da:	bf00      	nop
 80187dc:	bf00      	nop
 80187de:	3710      	adds	r7, #16
 80187e0:	46bd      	mov	sp, r7
 80187e2:	bd80      	pop	{r7, pc}

080187e4 <USBD_USR_DeviceDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_USR_DeviceDescriptor( uint8_t speed , uint16_t *length)
{
 80187e4:	b480      	push	{r7}
 80187e6:	b083      	sub	sp, #12
 80187e8:	af00      	add	r7, sp, #0
 80187ea:	4603      	mov	r3, r0
 80187ec:	6039      	str	r1, [r7, #0]
 80187ee:	71fb      	strb	r3, [r7, #7]
  *length = sizeof(USBD_DeviceDesc);
 80187f0:	683b      	ldr	r3, [r7, #0]
 80187f2:	2212      	movs	r2, #18
 80187f4:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_DeviceDesc;
 80187f6:	4b03      	ldr	r3, [pc, #12]	; (8018804 <USBD_USR_DeviceDescriptor+0x20>)
}
 80187f8:	4618      	mov	r0, r3
 80187fa:	370c      	adds	r7, #12
 80187fc:	46bd      	mov	sp, r7
 80187fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018802:	4770      	bx	lr
 8018804:	200001f8 	.word	0x200001f8

08018808 <USBD_USR_LangIDStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_USR_LangIDStrDescriptor( uint8_t speed , uint16_t *length)
{
 8018808:	b480      	push	{r7}
 801880a:	b083      	sub	sp, #12
 801880c:	af00      	add	r7, sp, #0
 801880e:	4603      	mov	r3, r0
 8018810:	6039      	str	r1, [r7, #0]
 8018812:	71fb      	strb	r3, [r7, #7]
  *length =  sizeof(USBD_LangIDDesc);  
 8018814:	683b      	ldr	r3, [r7, #0]
 8018816:	2204      	movs	r2, #4
 8018818:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_LangIDDesc;
 801881a:	4b03      	ldr	r3, [pc, #12]	; (8018828 <USBD_USR_LangIDStrDescriptor+0x20>)
}
 801881c:	4618      	mov	r0, r3
 801881e:	370c      	adds	r7, #12
 8018820:	46bd      	mov	sp, r7
 8018822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018826:	4770      	bx	lr
 8018828:	2000020c 	.word	0x2000020c

0801882c <USBD_USR_ProductStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_USR_ProductStrDescriptor( uint8_t speed , uint16_t *length)
{
 801882c:	b580      	push	{r7, lr}
 801882e:	b082      	sub	sp, #8
 8018830:	af00      	add	r7, sp, #0
 8018832:	4603      	mov	r3, r0
 8018834:	6039      	str	r1, [r7, #0]
 8018836:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8018838:	79fb      	ldrb	r3, [r7, #7]
 801883a:	2b00      	cmp	r3, #0
 801883c:	d105      	bne.n	801884a <USBD_USR_ProductStrDescriptor+0x1e>
  {   
    USBD_GetString((uint8_t *)(uint8_t *)USBD_PRODUCT_HS_STRING, USBD_StrDesc, length);
 801883e:	683a      	ldr	r2, [r7, #0]
 8018840:	4907      	ldr	r1, [pc, #28]	; (8018860 <USBD_USR_ProductStrDescriptor+0x34>)
 8018842:	4808      	ldr	r0, [pc, #32]	; (8018864 <USBD_USR_ProductStrDescriptor+0x38>)
 8018844:	f7f6 f9f9 	bl	800ec3a <USBD_GetString>
 8018848:	e004      	b.n	8018854 <USBD_USR_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)(uint8_t *)USBD_PRODUCT_FS_STRING, USBD_StrDesc, length);    
 801884a:	683a      	ldr	r2, [r7, #0]
 801884c:	4904      	ldr	r1, [pc, #16]	; (8018860 <USBD_USR_ProductStrDescriptor+0x34>)
 801884e:	4806      	ldr	r0, [pc, #24]	; (8018868 <USBD_USR_ProductStrDescriptor+0x3c>)
 8018850:	f7f6 f9f3 	bl	800ec3a <USBD_GetString>
  }
  return USBD_StrDesc;
 8018854:	4b02      	ldr	r3, [pc, #8]	; (8018860 <USBD_USR_ProductStrDescriptor+0x34>)
}
 8018856:	4618      	mov	r0, r3
 8018858:	3708      	adds	r7, #8
 801885a:	46bd      	mov	sp, r7
 801885c:	bd80      	pop	{r7, pc}
 801885e:	bf00      	nop
 8018860:	20009f40 	.word	0x20009f40
 8018864:	0801cc1c 	.word	0x0801cc1c
 8018868:	0801cc40 	.word	0x0801cc40

0801886c <USBD_USR_ManufacturerStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_USR_ManufacturerStrDescriptor( uint8_t speed , uint16_t *length)
{
 801886c:	b580      	push	{r7, lr}
 801886e:	b082      	sub	sp, #8
 8018870:	af00      	add	r7, sp, #0
 8018872:	4603      	mov	r3, r0
 8018874:	6039      	str	r1, [r7, #0]
 8018876:	71fb      	strb	r3, [r7, #7]
  USBD_GetString((uint8_t *)(uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8018878:	683a      	ldr	r2, [r7, #0]
 801887a:	4904      	ldr	r1, [pc, #16]	; (801888c <USBD_USR_ManufacturerStrDescriptor+0x20>)
 801887c:	4804      	ldr	r0, [pc, #16]	; (8018890 <USBD_USR_ManufacturerStrDescriptor+0x24>)
 801887e:	f7f6 f9dc 	bl	800ec3a <USBD_GetString>
  return USBD_StrDesc;
 8018882:	4b02      	ldr	r3, [pc, #8]	; (801888c <USBD_USR_ManufacturerStrDescriptor+0x20>)
}
 8018884:	4618      	mov	r0, r3
 8018886:	3708      	adds	r7, #8
 8018888:	46bd      	mov	sp, r7
 801888a:	bd80      	pop	{r7, pc}
 801888c:	20009f40 	.word	0x20009f40
 8018890:	0801cc64 	.word	0x0801cc64

08018894 <USBD_USR_SerialStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_USR_SerialStrDescriptor( uint8_t speed , uint16_t *length)
{
 8018894:	b580      	push	{r7, lr}
 8018896:	b082      	sub	sp, #8
 8018898:	af00      	add	r7, sp, #0
 801889a:	4603      	mov	r3, r0
 801889c:	6039      	str	r1, [r7, #0]
 801889e:	71fb      	strb	r3, [r7, #7]
  *length = USB_SIZ_STRING_SERIAL;
 80188a0:	683b      	ldr	r3, [r7, #0]
 80188a2:	221a      	movs	r2, #26
 80188a4:	801a      	strh	r2, [r3, #0]
  
  /* Update the serial number string descriptor with the data from the unique ID*/
  Get_SerialNum();
 80188a6:	f000 f843 	bl	8018930 <Get_SerialNum>
  
  return (uint8_t*)USBD_StringSerial;
 80188aa:	4b02      	ldr	r3, [pc, #8]	; (80188b4 <USBD_USR_SerialStrDescriptor+0x20>)
}
 80188ac:	4618      	mov	r0, r3
 80188ae:	3708      	adds	r7, #8
 80188b0:	46bd      	mov	sp, r7
 80188b2:	bd80      	pop	{r7, pc}
 80188b4:	20000210 	.word	0x20000210

080188b8 <USBD_USR_ConfigStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_USR_ConfigStrDescriptor( uint8_t speed , uint16_t *length)
{
 80188b8:	b580      	push	{r7, lr}
 80188ba:	b082      	sub	sp, #8
 80188bc:	af00      	add	r7, sp, #0
 80188be:	4603      	mov	r3, r0
 80188c0:	6039      	str	r1, [r7, #0]
 80188c2:	71fb      	strb	r3, [r7, #7]
  if(speed  == USB_OTG_SPEED_HIGH)
 80188c4:	79fb      	ldrb	r3, [r7, #7]
 80188c6:	2b00      	cmp	r3, #0
 80188c8:	d105      	bne.n	80188d6 <USBD_USR_ConfigStrDescriptor+0x1e>
  {  
    USBD_GetString((uint8_t *)(uint8_t *)USBD_CONFIGURATION_HS_STRING, USBD_StrDesc, length);
 80188ca:	683a      	ldr	r2, [r7, #0]
 80188cc:	4907      	ldr	r1, [pc, #28]	; (80188ec <USBD_USR_ConfigStrDescriptor+0x34>)
 80188ce:	4808      	ldr	r0, [pc, #32]	; (80188f0 <USBD_USR_ConfigStrDescriptor+0x38>)
 80188d0:	f7f6 f9b3 	bl	800ec3a <USBD_GetString>
 80188d4:	e004      	b.n	80188e0 <USBD_USR_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)(uint8_t *)USBD_CONFIGURATION_FS_STRING, USBD_StrDesc, length); 
 80188d6:	683a      	ldr	r2, [r7, #0]
 80188d8:	4904      	ldr	r1, [pc, #16]	; (80188ec <USBD_USR_ConfigStrDescriptor+0x34>)
 80188da:	4805      	ldr	r0, [pc, #20]	; (80188f0 <USBD_USR_ConfigStrDescriptor+0x38>)
 80188dc:	f7f6 f9ad 	bl	800ec3a <USBD_GetString>
  }
  return USBD_StrDesc;  
 80188e0:	4b02      	ldr	r3, [pc, #8]	; (80188ec <USBD_USR_ConfigStrDescriptor+0x34>)
}
 80188e2:	4618      	mov	r0, r3
 80188e4:	3708      	adds	r7, #8
 80188e6:	46bd      	mov	sp, r7
 80188e8:	bd80      	pop	{r7, pc}
 80188ea:	bf00      	nop
 80188ec:	20009f40 	.word	0x20009f40
 80188f0:	0801cc78 	.word	0x0801cc78

080188f4 <USBD_USR_InterfaceStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_USR_InterfaceStrDescriptor( uint8_t speed , uint16_t *length)
{
 80188f4:	b580      	push	{r7, lr}
 80188f6:	b082      	sub	sp, #8
 80188f8:	af00      	add	r7, sp, #0
 80188fa:	4603      	mov	r3, r0
 80188fc:	6039      	str	r1, [r7, #0]
 80188fe:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8018900:	79fb      	ldrb	r3, [r7, #7]
 8018902:	2b00      	cmp	r3, #0
 8018904:	d105      	bne.n	8018912 <USBD_USR_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)(uint8_t *)USBD_INTERFACE_HS_STRING, USBD_StrDesc, length);
 8018906:	683a      	ldr	r2, [r7, #0]
 8018908:	4907      	ldr	r1, [pc, #28]	; (8018928 <USBD_USR_InterfaceStrDescriptor+0x34>)
 801890a:	4808      	ldr	r0, [pc, #32]	; (801892c <USBD_USR_InterfaceStrDescriptor+0x38>)
 801890c:	f7f6 f995 	bl	800ec3a <USBD_GetString>
 8018910:	e004      	b.n	801891c <USBD_USR_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)(uint8_t *)USBD_INTERFACE_FS_STRING, USBD_StrDesc, length);
 8018912:	683a      	ldr	r2, [r7, #0]
 8018914:	4904      	ldr	r1, [pc, #16]	; (8018928 <USBD_USR_InterfaceStrDescriptor+0x34>)
 8018916:	4805      	ldr	r0, [pc, #20]	; (801892c <USBD_USR_InterfaceStrDescriptor+0x38>)
 8018918:	f7f6 f98f 	bl	800ec3a <USBD_GetString>
  }
  return USBD_StrDesc;  
 801891c:	4b02      	ldr	r3, [pc, #8]	; (8018928 <USBD_USR_InterfaceStrDescriptor+0x34>)
}
 801891e:	4618      	mov	r0, r3
 8018920:	3708      	adds	r7, #8
 8018922:	46bd      	mov	sp, r7
 8018924:	bd80      	pop	{r7, pc}
 8018926:	bf00      	nop
 8018928:	20009f40 	.word	0x20009f40
 801892c:	0801cc84 	.word	0x0801cc84

08018930 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor 
  * @param  None 
  * @retval None
  */
static void Get_SerialNum(void)
{
 8018930:	b580      	push	{r7, lr}
 8018932:	b084      	sub	sp, #16
 8018934:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;
  
  deviceserial0 = *(uint32_t*)DEVICE_ID1;
 8018936:	4b0f      	ldr	r3, [pc, #60]	; (8018974 <Get_SerialNum+0x44>)
 8018938:	681b      	ldr	r3, [r3, #0]
 801893a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t*)DEVICE_ID2;
 801893c:	4b0e      	ldr	r3, [pc, #56]	; (8018978 <Get_SerialNum+0x48>)
 801893e:	681b      	ldr	r3, [r3, #0]
 8018940:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t*)DEVICE_ID3;
 8018942:	4b0e      	ldr	r3, [pc, #56]	; (801897c <Get_SerialNum+0x4c>)
 8018944:	681b      	ldr	r3, [r3, #0]
 8018946:	607b      	str	r3, [r7, #4]
  
  deviceserial0 += deviceserial2;
 8018948:	68fa      	ldr	r2, [r7, #12]
 801894a:	687b      	ldr	r3, [r7, #4]
 801894c:	4413      	add	r3, r2
 801894e:	60fb      	str	r3, [r7, #12]
  
  if (deviceserial0 != 0)
 8018950:	68fb      	ldr	r3, [r7, #12]
 8018952:	2b00      	cmp	r3, #0
 8018954:	d009      	beq.n	801896a <Get_SerialNum+0x3a>
  {
    IntToUnicode (deviceserial0, &USBD_StringSerial[2] ,8);
 8018956:	2208      	movs	r2, #8
 8018958:	4909      	ldr	r1, [pc, #36]	; (8018980 <Get_SerialNum+0x50>)
 801895a:	68f8      	ldr	r0, [r7, #12]
 801895c:	f000 f814 	bl	8018988 <IntToUnicode>
    IntToUnicode (deviceserial1, &USBD_StringSerial[18] ,4);
 8018960:	2204      	movs	r2, #4
 8018962:	4908      	ldr	r1, [pc, #32]	; (8018984 <Get_SerialNum+0x54>)
 8018964:	68b8      	ldr	r0, [r7, #8]
 8018966:	f000 f80f 	bl	8018988 <IntToUnicode>
  }
}
 801896a:	bf00      	nop
 801896c:	3710      	adds	r7, #16
 801896e:	46bd      	mov	sp, r7
 8018970:	bd80      	pop	{r7, pc}
 8018972:	bf00      	nop
 8018974:	1fff7a10 	.word	0x1fff7a10
 8018978:	1fff7a14 	.word	0x1fff7a14
 801897c:	1fff7a18 	.word	0x1fff7a18
 8018980:	20000212 	.word	0x20000212
 8018984:	20000222 	.word	0x20000222

08018988 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode (uint32_t value , uint8_t *pbuf , uint8_t len)
{
 8018988:	b480      	push	{r7}
 801898a:	b087      	sub	sp, #28
 801898c:	af00      	add	r7, sp, #0
 801898e:	60f8      	str	r0, [r7, #12]
 8018990:	60b9      	str	r1, [r7, #8]
 8018992:	4613      	mov	r3, r2
 8018994:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8018996:	2300      	movs	r3, #0
 8018998:	75fb      	strb	r3, [r7, #23]
  
  for( idx = 0 ; idx < len ; idx ++)
 801899a:	2300      	movs	r3, #0
 801899c:	75fb      	strb	r3, [r7, #23]
 801899e:	e027      	b.n	80189f0 <IntToUnicode+0x68>
  {
    if( ((value >> 28)) < 0xA )
 80189a0:	68fb      	ldr	r3, [r7, #12]
 80189a2:	0f1b      	lsrs	r3, r3, #28
 80189a4:	2b09      	cmp	r3, #9
 80189a6:	d80b      	bhi.n	80189c0 <IntToUnicode+0x38>
    {
      pbuf[ 2* idx] = (value >> 28) + '0';
 80189a8:	68fb      	ldr	r3, [r7, #12]
 80189aa:	0f1b      	lsrs	r3, r3, #28
 80189ac:	b2da      	uxtb	r2, r3
 80189ae:	7dfb      	ldrb	r3, [r7, #23]
 80189b0:	005b      	lsls	r3, r3, #1
 80189b2:	4619      	mov	r1, r3
 80189b4:	68bb      	ldr	r3, [r7, #8]
 80189b6:	440b      	add	r3, r1
 80189b8:	3230      	adds	r2, #48	; 0x30
 80189ba:	b2d2      	uxtb	r2, r2
 80189bc:	701a      	strb	r2, [r3, #0]
 80189be:	e00a      	b.n	80189d6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2* idx] = (value >> 28) + 'A' - 10; 
 80189c0:	68fb      	ldr	r3, [r7, #12]
 80189c2:	0f1b      	lsrs	r3, r3, #28
 80189c4:	b2da      	uxtb	r2, r3
 80189c6:	7dfb      	ldrb	r3, [r7, #23]
 80189c8:	005b      	lsls	r3, r3, #1
 80189ca:	4619      	mov	r1, r3
 80189cc:	68bb      	ldr	r3, [r7, #8]
 80189ce:	440b      	add	r3, r1
 80189d0:	3237      	adds	r2, #55	; 0x37
 80189d2:	b2d2      	uxtb	r2, r2
 80189d4:	701a      	strb	r2, [r3, #0]
    }
    
    value = value << 4;
 80189d6:	68fb      	ldr	r3, [r7, #12]
 80189d8:	011b      	lsls	r3, r3, #4
 80189da:	60fb      	str	r3, [r7, #12]
    
    pbuf[ 2* idx + 1] = 0;
 80189dc:	7dfb      	ldrb	r3, [r7, #23]
 80189de:	005b      	lsls	r3, r3, #1
 80189e0:	3301      	adds	r3, #1
 80189e2:	68ba      	ldr	r2, [r7, #8]
 80189e4:	4413      	add	r3, r2
 80189e6:	2200      	movs	r2, #0
 80189e8:	701a      	strb	r2, [r3, #0]
  for( idx = 0 ; idx < len ; idx ++)
 80189ea:	7dfb      	ldrb	r3, [r7, #23]
 80189ec:	3301      	adds	r3, #1
 80189ee:	75fb      	strb	r3, [r7, #23]
 80189f0:	7dfa      	ldrb	r2, [r7, #23]
 80189f2:	79fb      	ldrb	r3, [r7, #7]
 80189f4:	429a      	cmp	r2, r3
 80189f6:	d3d3      	bcc.n	80189a0 <IntToUnicode+0x18>
  }
}
 80189f8:	bf00      	nop
 80189fa:	bf00      	nop
 80189fc:	371c      	adds	r7, #28
 80189fe:	46bd      	mov	sp, r7
 8018a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018a04:	4770      	bx	lr
	...

08018a08 <OTG_FS_IRQHandler>:
extern USB_OTG_CORE_HANDLE  USB_OTG_dev;

//USB OTG 
//USB
void OTG_FS_IRQHandler(void)
{
 8018a08:	b580      	push	{r7, lr}
 8018a0a:	af00      	add	r7, sp, #0
  	USBD_OTG_ISR_Handler(&USB_OTG_dev);
 8018a0c:	4802      	ldr	r0, [pc, #8]	; (8018a18 <OTG_FS_IRQHandler+0x10>)
 8018a0e:	f7f4 fa4e 	bl	800ceae <USBD_OTG_ISR_Handler>
}  
 8018a12:	bf00      	nop
 8018a14:	bd80      	pop	{r7, pc}
 8018a16:	bf00      	nop
 8018a18:	20009884 	.word	0x20009884

08018a1c <USBD_USR_Init>:
  USBD_USR_DeviceConnected,
  USBD_USR_DeviceDisconnected,    
};
//USB Device 
void USBD_USR_Init(void)
{
 8018a1c:	b480      	push	{r7}
 8018a1e:	af00      	add	r7, sp, #0
	////printf("USBD_USR_Init\r\n");
} 
 8018a20:	bf00      	nop
 8018a22:	46bd      	mov	sp, r7
 8018a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018a28:	4770      	bx	lr

08018a2a <USBD_USR_DeviceReset>:
//USB Device 
//speed:USB,0,;1,;,.
void USBD_USR_DeviceReset (uint8_t speed)
{
 8018a2a:	b480      	push	{r7}
 8018a2c:	b083      	sub	sp, #12
 8018a2e:	af00      	add	r7, sp, #0
 8018a30:	4603      	mov	r3, r0
 8018a32:	71fb      	strb	r3, [r7, #7]
	switch (speed)
 8018a34:	79fb      	ldrb	r3, [r7, #7]
 8018a36:	2b00      	cmp	r3, #0
 8018a38:	d002      	beq.n	8018a40 <USBD_USR_DeviceReset+0x16>
 8018a3a:	2b01      	cmp	r3, #1
 8018a3c:	d002      	beq.n	8018a44 <USBD_USR_DeviceReset+0x1a>
		case USB_OTG_SPEED_FULL: 
			//printf("USB Device Library v1.1.0  [FS]\r\n");
			break;
		default:
			//printf("USB Device Library v1.1.0  [??]\r\n"); 
			break;
 8018a3e:	e002      	b.n	8018a46 <USBD_USR_DeviceReset+0x1c>
			break; 
 8018a40:	bf00      	nop
 8018a42:	e000      	b.n	8018a46 <USBD_USR_DeviceReset+0x1c>
			break;
 8018a44:	bf00      	nop
	}
}
 8018a46:	bf00      	nop
 8018a48:	370c      	adds	r7, #12
 8018a4a:	46bd      	mov	sp, r7
 8018a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018a50:	4770      	bx	lr
	...

08018a54 <USBD_USR_DeviceConfigured>:
//USB Device 
void USBD_USR_DeviceConfigured (void)
{
 8018a54:	b480      	push	{r7}
 8018a56:	af00      	add	r7, sp, #0
    bDeviceState=1;
 8018a58:	4b03      	ldr	r3, [pc, #12]	; (8018a68 <USBD_USR_DeviceConfigured+0x14>)
 8018a5a:	2201      	movs	r2, #1
 8018a5c:	701a      	strb	r2, [r3, #0]
	//printf("MSC Interface started.\r\n"); 
} 
 8018a5e:	bf00      	nop
 8018a60:	46bd      	mov	sp, r7
 8018a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018a66:	4770      	bx	lr
 8018a68:	200087a4 	.word	0x200087a4

08018a6c <USBD_USR_DeviceSuspended>:
//USB Device
void USBD_USR_DeviceSuspended(void)
{
 8018a6c:	b480      	push	{r7}
 8018a6e:	af00      	add	r7, sp, #0
    bDeviceState=0;
 8018a70:	4b03      	ldr	r3, [pc, #12]	; (8018a80 <USBD_USR_DeviceSuspended+0x14>)
 8018a72:	2200      	movs	r2, #0
 8018a74:	701a      	strb	r2, [r3, #0]
	//printf("Device In suspend mode.\r\n");
} 
 8018a76:	bf00      	nop
 8018a78:	46bd      	mov	sp, r7
 8018a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018a7e:	4770      	bx	lr
 8018a80:	200087a4 	.word	0x200087a4

08018a84 <USBD_USR_DeviceResumed>:
//USB Device
void USBD_USR_DeviceResumed(void)
{ 
 8018a84:	b480      	push	{r7}
 8018a86:	af00      	add	r7, sp, #0
	//printf("Device Resumed\r\n");
}
 8018a88:	bf00      	nop
 8018a8a:	46bd      	mov	sp, r7
 8018a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018a90:	4770      	bx	lr
	...

08018a94 <USBD_USR_DeviceConnected>:
//USB Device
void USBD_USR_DeviceConnected (void)
{
 8018a94:	b480      	push	{r7}
 8018a96:	af00      	add	r7, sp, #0
	bDeviceState=1;
 8018a98:	4b03      	ldr	r3, [pc, #12]	; (8018aa8 <USBD_USR_DeviceConnected+0x14>)
 8018a9a:	2201      	movs	r2, #1
 8018a9c:	701a      	strb	r2, [r3, #0]
	//printf("USB Device Connected.\r\n");
}
 8018a9e:	bf00      	nop
 8018aa0:	46bd      	mov	sp, r7
 8018aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018aa6:	4770      	bx	lr
 8018aa8:	200087a4 	.word	0x200087a4

08018aac <USBD_USR_DeviceDisconnected>:
//USB Device
void USBD_USR_DeviceDisconnected (void)
{
 8018aac:	b480      	push	{r7}
 8018aae:	af00      	add	r7, sp, #0
	bDeviceState=0;
 8018ab0:	4b03      	ldr	r3, [pc, #12]	; (8018ac0 <USBD_USR_DeviceDisconnected+0x14>)
 8018ab2:	2200      	movs	r2, #0
 8018ab4:	701a      	strb	r2, [r3, #0]
	//printf("USB Device Disconnected.\r\n");
} 
 8018ab6:	bf00      	nop
 8018ab8:	46bd      	mov	sp, r7
 8018aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018abe:	4770      	bx	lr
 8018ac0:	200087a4 	.word	0x200087a4

08018ac4 <__errno>:
 8018ac4:	4b01      	ldr	r3, [pc, #4]	; (8018acc <__errno+0x8>)
 8018ac6:	6818      	ldr	r0, [r3, #0]
 8018ac8:	4770      	bx	lr
 8018aca:	bf00      	nop
 8018acc:	20000248 	.word	0x20000248

08018ad0 <__libc_init_array>:
 8018ad0:	b570      	push	{r4, r5, r6, lr}
 8018ad2:	4d0d      	ldr	r5, [pc, #52]	; (8018b08 <__libc_init_array+0x38>)
 8018ad4:	4c0d      	ldr	r4, [pc, #52]	; (8018b0c <__libc_init_array+0x3c>)
 8018ad6:	1b64      	subs	r4, r4, r5
 8018ad8:	10a4      	asrs	r4, r4, #2
 8018ada:	2600      	movs	r6, #0
 8018adc:	42a6      	cmp	r6, r4
 8018ade:	d109      	bne.n	8018af4 <__libc_init_array+0x24>
 8018ae0:	4d0b      	ldr	r5, [pc, #44]	; (8018b10 <__libc_init_array+0x40>)
 8018ae2:	4c0c      	ldr	r4, [pc, #48]	; (8018b14 <__libc_init_array+0x44>)
 8018ae4:	f003 ff5c 	bl	801c9a0 <_init>
 8018ae8:	1b64      	subs	r4, r4, r5
 8018aea:	10a4      	asrs	r4, r4, #2
 8018aec:	2600      	movs	r6, #0
 8018aee:	42a6      	cmp	r6, r4
 8018af0:	d105      	bne.n	8018afe <__libc_init_array+0x2e>
 8018af2:	bd70      	pop	{r4, r5, r6, pc}
 8018af4:	f855 3b04 	ldr.w	r3, [r5], #4
 8018af8:	4798      	blx	r3
 8018afa:	3601      	adds	r6, #1
 8018afc:	e7ee      	b.n	8018adc <__libc_init_array+0xc>
 8018afe:	f855 3b04 	ldr.w	r3, [r5], #4
 8018b02:	4798      	blx	r3
 8018b04:	3601      	adds	r6, #1
 8018b06:	e7f2      	b.n	8018aee <__libc_init_array+0x1e>
 8018b08:	0801d5f4 	.word	0x0801d5f4
 8018b0c:	0801d5f4 	.word	0x0801d5f4
 8018b10:	0801d5f4 	.word	0x0801d5f4
 8018b14:	0801d5f8 	.word	0x0801d5f8

08018b18 <memcpy>:
 8018b18:	440a      	add	r2, r1
 8018b1a:	4291      	cmp	r1, r2
 8018b1c:	f100 33ff 	add.w	r3, r0, #4294967295
 8018b20:	d100      	bne.n	8018b24 <memcpy+0xc>
 8018b22:	4770      	bx	lr
 8018b24:	b510      	push	{r4, lr}
 8018b26:	f811 4b01 	ldrb.w	r4, [r1], #1
 8018b2a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8018b2e:	4291      	cmp	r1, r2
 8018b30:	d1f9      	bne.n	8018b26 <memcpy+0xe>
 8018b32:	bd10      	pop	{r4, pc}

08018b34 <memset>:
 8018b34:	4402      	add	r2, r0
 8018b36:	4603      	mov	r3, r0
 8018b38:	4293      	cmp	r3, r2
 8018b3a:	d100      	bne.n	8018b3e <memset+0xa>
 8018b3c:	4770      	bx	lr
 8018b3e:	f803 1b01 	strb.w	r1, [r3], #1
 8018b42:	e7f9      	b.n	8018b38 <memset+0x4>

08018b44 <__cvt>:
 8018b44:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8018b48:	ec55 4b10 	vmov	r4, r5, d0
 8018b4c:	2d00      	cmp	r5, #0
 8018b4e:	460e      	mov	r6, r1
 8018b50:	4619      	mov	r1, r3
 8018b52:	462b      	mov	r3, r5
 8018b54:	bfbb      	ittet	lt
 8018b56:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8018b5a:	461d      	movlt	r5, r3
 8018b5c:	2300      	movge	r3, #0
 8018b5e:	232d      	movlt	r3, #45	; 0x2d
 8018b60:	700b      	strb	r3, [r1, #0]
 8018b62:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8018b64:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8018b68:	4691      	mov	r9, r2
 8018b6a:	f023 0820 	bic.w	r8, r3, #32
 8018b6e:	bfbc      	itt	lt
 8018b70:	4622      	movlt	r2, r4
 8018b72:	4614      	movlt	r4, r2
 8018b74:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8018b78:	d005      	beq.n	8018b86 <__cvt+0x42>
 8018b7a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8018b7e:	d100      	bne.n	8018b82 <__cvt+0x3e>
 8018b80:	3601      	adds	r6, #1
 8018b82:	2102      	movs	r1, #2
 8018b84:	e000      	b.n	8018b88 <__cvt+0x44>
 8018b86:	2103      	movs	r1, #3
 8018b88:	ab03      	add	r3, sp, #12
 8018b8a:	9301      	str	r3, [sp, #4]
 8018b8c:	ab02      	add	r3, sp, #8
 8018b8e:	9300      	str	r3, [sp, #0]
 8018b90:	ec45 4b10 	vmov	d0, r4, r5
 8018b94:	4653      	mov	r3, sl
 8018b96:	4632      	mov	r2, r6
 8018b98:	f000 fe1a 	bl	80197d0 <_dtoa_r>
 8018b9c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8018ba0:	4607      	mov	r7, r0
 8018ba2:	d102      	bne.n	8018baa <__cvt+0x66>
 8018ba4:	f019 0f01 	tst.w	r9, #1
 8018ba8:	d022      	beq.n	8018bf0 <__cvt+0xac>
 8018baa:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8018bae:	eb07 0906 	add.w	r9, r7, r6
 8018bb2:	d110      	bne.n	8018bd6 <__cvt+0x92>
 8018bb4:	783b      	ldrb	r3, [r7, #0]
 8018bb6:	2b30      	cmp	r3, #48	; 0x30
 8018bb8:	d10a      	bne.n	8018bd0 <__cvt+0x8c>
 8018bba:	2200      	movs	r2, #0
 8018bbc:	2300      	movs	r3, #0
 8018bbe:	4620      	mov	r0, r4
 8018bc0:	4629      	mov	r1, r5
 8018bc2:	f7e7 ff81 	bl	8000ac8 <__aeabi_dcmpeq>
 8018bc6:	b918      	cbnz	r0, 8018bd0 <__cvt+0x8c>
 8018bc8:	f1c6 0601 	rsb	r6, r6, #1
 8018bcc:	f8ca 6000 	str.w	r6, [sl]
 8018bd0:	f8da 3000 	ldr.w	r3, [sl]
 8018bd4:	4499      	add	r9, r3
 8018bd6:	2200      	movs	r2, #0
 8018bd8:	2300      	movs	r3, #0
 8018bda:	4620      	mov	r0, r4
 8018bdc:	4629      	mov	r1, r5
 8018bde:	f7e7 ff73 	bl	8000ac8 <__aeabi_dcmpeq>
 8018be2:	b108      	cbz	r0, 8018be8 <__cvt+0xa4>
 8018be4:	f8cd 900c 	str.w	r9, [sp, #12]
 8018be8:	2230      	movs	r2, #48	; 0x30
 8018bea:	9b03      	ldr	r3, [sp, #12]
 8018bec:	454b      	cmp	r3, r9
 8018bee:	d307      	bcc.n	8018c00 <__cvt+0xbc>
 8018bf0:	9b03      	ldr	r3, [sp, #12]
 8018bf2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8018bf4:	1bdb      	subs	r3, r3, r7
 8018bf6:	4638      	mov	r0, r7
 8018bf8:	6013      	str	r3, [r2, #0]
 8018bfa:	b004      	add	sp, #16
 8018bfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018c00:	1c59      	adds	r1, r3, #1
 8018c02:	9103      	str	r1, [sp, #12]
 8018c04:	701a      	strb	r2, [r3, #0]
 8018c06:	e7f0      	b.n	8018bea <__cvt+0xa6>

08018c08 <__exponent>:
 8018c08:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8018c0a:	4603      	mov	r3, r0
 8018c0c:	2900      	cmp	r1, #0
 8018c0e:	bfb8      	it	lt
 8018c10:	4249      	neglt	r1, r1
 8018c12:	f803 2b02 	strb.w	r2, [r3], #2
 8018c16:	bfb4      	ite	lt
 8018c18:	222d      	movlt	r2, #45	; 0x2d
 8018c1a:	222b      	movge	r2, #43	; 0x2b
 8018c1c:	2909      	cmp	r1, #9
 8018c1e:	7042      	strb	r2, [r0, #1]
 8018c20:	dd2a      	ble.n	8018c78 <__exponent+0x70>
 8018c22:	f10d 0407 	add.w	r4, sp, #7
 8018c26:	46a4      	mov	ip, r4
 8018c28:	270a      	movs	r7, #10
 8018c2a:	46a6      	mov	lr, r4
 8018c2c:	460a      	mov	r2, r1
 8018c2e:	fb91 f6f7 	sdiv	r6, r1, r7
 8018c32:	fb07 1516 	mls	r5, r7, r6, r1
 8018c36:	3530      	adds	r5, #48	; 0x30
 8018c38:	2a63      	cmp	r2, #99	; 0x63
 8018c3a:	f104 34ff 	add.w	r4, r4, #4294967295
 8018c3e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8018c42:	4631      	mov	r1, r6
 8018c44:	dcf1      	bgt.n	8018c2a <__exponent+0x22>
 8018c46:	3130      	adds	r1, #48	; 0x30
 8018c48:	f1ae 0502 	sub.w	r5, lr, #2
 8018c4c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8018c50:	1c44      	adds	r4, r0, #1
 8018c52:	4629      	mov	r1, r5
 8018c54:	4561      	cmp	r1, ip
 8018c56:	d30a      	bcc.n	8018c6e <__exponent+0x66>
 8018c58:	f10d 0209 	add.w	r2, sp, #9
 8018c5c:	eba2 020e 	sub.w	r2, r2, lr
 8018c60:	4565      	cmp	r5, ip
 8018c62:	bf88      	it	hi
 8018c64:	2200      	movhi	r2, #0
 8018c66:	4413      	add	r3, r2
 8018c68:	1a18      	subs	r0, r3, r0
 8018c6a:	b003      	add	sp, #12
 8018c6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8018c6e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8018c72:	f804 2f01 	strb.w	r2, [r4, #1]!
 8018c76:	e7ed      	b.n	8018c54 <__exponent+0x4c>
 8018c78:	2330      	movs	r3, #48	; 0x30
 8018c7a:	3130      	adds	r1, #48	; 0x30
 8018c7c:	7083      	strb	r3, [r0, #2]
 8018c7e:	70c1      	strb	r1, [r0, #3]
 8018c80:	1d03      	adds	r3, r0, #4
 8018c82:	e7f1      	b.n	8018c68 <__exponent+0x60>

08018c84 <_printf_float>:
 8018c84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018c88:	ed2d 8b02 	vpush	{d8}
 8018c8c:	b08d      	sub	sp, #52	; 0x34
 8018c8e:	460c      	mov	r4, r1
 8018c90:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8018c94:	4616      	mov	r6, r2
 8018c96:	461f      	mov	r7, r3
 8018c98:	4605      	mov	r5, r0
 8018c9a:	f001 fd3d 	bl	801a718 <_localeconv_r>
 8018c9e:	f8d0 a000 	ldr.w	sl, [r0]
 8018ca2:	4650      	mov	r0, sl
 8018ca4:	f7e7 fa94 	bl	80001d0 <strlen>
 8018ca8:	2300      	movs	r3, #0
 8018caa:	930a      	str	r3, [sp, #40]	; 0x28
 8018cac:	6823      	ldr	r3, [r4, #0]
 8018cae:	9305      	str	r3, [sp, #20]
 8018cb0:	f8d8 3000 	ldr.w	r3, [r8]
 8018cb4:	f894 b018 	ldrb.w	fp, [r4, #24]
 8018cb8:	3307      	adds	r3, #7
 8018cba:	f023 0307 	bic.w	r3, r3, #7
 8018cbe:	f103 0208 	add.w	r2, r3, #8
 8018cc2:	f8c8 2000 	str.w	r2, [r8]
 8018cc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018cca:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8018cce:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8018cd2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8018cd6:	9307      	str	r3, [sp, #28]
 8018cd8:	f8cd 8018 	str.w	r8, [sp, #24]
 8018cdc:	ee08 0a10 	vmov	s16, r0
 8018ce0:	4b9f      	ldr	r3, [pc, #636]	; (8018f60 <_printf_float+0x2dc>)
 8018ce2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8018ce6:	f04f 32ff 	mov.w	r2, #4294967295
 8018cea:	f7e7 ff1f 	bl	8000b2c <__aeabi_dcmpun>
 8018cee:	bb88      	cbnz	r0, 8018d54 <_printf_float+0xd0>
 8018cf0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8018cf4:	4b9a      	ldr	r3, [pc, #616]	; (8018f60 <_printf_float+0x2dc>)
 8018cf6:	f04f 32ff 	mov.w	r2, #4294967295
 8018cfa:	f7e7 fef9 	bl	8000af0 <__aeabi_dcmple>
 8018cfe:	bb48      	cbnz	r0, 8018d54 <_printf_float+0xd0>
 8018d00:	2200      	movs	r2, #0
 8018d02:	2300      	movs	r3, #0
 8018d04:	4640      	mov	r0, r8
 8018d06:	4649      	mov	r1, r9
 8018d08:	f7e7 fee8 	bl	8000adc <__aeabi_dcmplt>
 8018d0c:	b110      	cbz	r0, 8018d14 <_printf_float+0x90>
 8018d0e:	232d      	movs	r3, #45	; 0x2d
 8018d10:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8018d14:	4b93      	ldr	r3, [pc, #588]	; (8018f64 <_printf_float+0x2e0>)
 8018d16:	4894      	ldr	r0, [pc, #592]	; (8018f68 <_printf_float+0x2e4>)
 8018d18:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8018d1c:	bf94      	ite	ls
 8018d1e:	4698      	movls	r8, r3
 8018d20:	4680      	movhi	r8, r0
 8018d22:	2303      	movs	r3, #3
 8018d24:	6123      	str	r3, [r4, #16]
 8018d26:	9b05      	ldr	r3, [sp, #20]
 8018d28:	f023 0204 	bic.w	r2, r3, #4
 8018d2c:	6022      	str	r2, [r4, #0]
 8018d2e:	f04f 0900 	mov.w	r9, #0
 8018d32:	9700      	str	r7, [sp, #0]
 8018d34:	4633      	mov	r3, r6
 8018d36:	aa0b      	add	r2, sp, #44	; 0x2c
 8018d38:	4621      	mov	r1, r4
 8018d3a:	4628      	mov	r0, r5
 8018d3c:	f000 f9d8 	bl	80190f0 <_printf_common>
 8018d40:	3001      	adds	r0, #1
 8018d42:	f040 8090 	bne.w	8018e66 <_printf_float+0x1e2>
 8018d46:	f04f 30ff 	mov.w	r0, #4294967295
 8018d4a:	b00d      	add	sp, #52	; 0x34
 8018d4c:	ecbd 8b02 	vpop	{d8}
 8018d50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018d54:	4642      	mov	r2, r8
 8018d56:	464b      	mov	r3, r9
 8018d58:	4640      	mov	r0, r8
 8018d5a:	4649      	mov	r1, r9
 8018d5c:	f7e7 fee6 	bl	8000b2c <__aeabi_dcmpun>
 8018d60:	b140      	cbz	r0, 8018d74 <_printf_float+0xf0>
 8018d62:	464b      	mov	r3, r9
 8018d64:	2b00      	cmp	r3, #0
 8018d66:	bfbc      	itt	lt
 8018d68:	232d      	movlt	r3, #45	; 0x2d
 8018d6a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8018d6e:	487f      	ldr	r0, [pc, #508]	; (8018f6c <_printf_float+0x2e8>)
 8018d70:	4b7f      	ldr	r3, [pc, #508]	; (8018f70 <_printf_float+0x2ec>)
 8018d72:	e7d1      	b.n	8018d18 <_printf_float+0x94>
 8018d74:	6863      	ldr	r3, [r4, #4]
 8018d76:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8018d7a:	9206      	str	r2, [sp, #24]
 8018d7c:	1c5a      	adds	r2, r3, #1
 8018d7e:	d13f      	bne.n	8018e00 <_printf_float+0x17c>
 8018d80:	2306      	movs	r3, #6
 8018d82:	6063      	str	r3, [r4, #4]
 8018d84:	9b05      	ldr	r3, [sp, #20]
 8018d86:	6861      	ldr	r1, [r4, #4]
 8018d88:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8018d8c:	2300      	movs	r3, #0
 8018d8e:	9303      	str	r3, [sp, #12]
 8018d90:	ab0a      	add	r3, sp, #40	; 0x28
 8018d92:	e9cd b301 	strd	fp, r3, [sp, #4]
 8018d96:	ab09      	add	r3, sp, #36	; 0x24
 8018d98:	ec49 8b10 	vmov	d0, r8, r9
 8018d9c:	9300      	str	r3, [sp, #0]
 8018d9e:	6022      	str	r2, [r4, #0]
 8018da0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8018da4:	4628      	mov	r0, r5
 8018da6:	f7ff fecd 	bl	8018b44 <__cvt>
 8018daa:	9b06      	ldr	r3, [sp, #24]
 8018dac:	9909      	ldr	r1, [sp, #36]	; 0x24
 8018dae:	2b47      	cmp	r3, #71	; 0x47
 8018db0:	4680      	mov	r8, r0
 8018db2:	d108      	bne.n	8018dc6 <_printf_float+0x142>
 8018db4:	1cc8      	adds	r0, r1, #3
 8018db6:	db02      	blt.n	8018dbe <_printf_float+0x13a>
 8018db8:	6863      	ldr	r3, [r4, #4]
 8018dba:	4299      	cmp	r1, r3
 8018dbc:	dd41      	ble.n	8018e42 <_printf_float+0x1be>
 8018dbe:	f1ab 0b02 	sub.w	fp, fp, #2
 8018dc2:	fa5f fb8b 	uxtb.w	fp, fp
 8018dc6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8018dca:	d820      	bhi.n	8018e0e <_printf_float+0x18a>
 8018dcc:	3901      	subs	r1, #1
 8018dce:	465a      	mov	r2, fp
 8018dd0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8018dd4:	9109      	str	r1, [sp, #36]	; 0x24
 8018dd6:	f7ff ff17 	bl	8018c08 <__exponent>
 8018dda:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8018ddc:	1813      	adds	r3, r2, r0
 8018dde:	2a01      	cmp	r2, #1
 8018de0:	4681      	mov	r9, r0
 8018de2:	6123      	str	r3, [r4, #16]
 8018de4:	dc02      	bgt.n	8018dec <_printf_float+0x168>
 8018de6:	6822      	ldr	r2, [r4, #0]
 8018de8:	07d2      	lsls	r2, r2, #31
 8018dea:	d501      	bpl.n	8018df0 <_printf_float+0x16c>
 8018dec:	3301      	adds	r3, #1
 8018dee:	6123      	str	r3, [r4, #16]
 8018df0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8018df4:	2b00      	cmp	r3, #0
 8018df6:	d09c      	beq.n	8018d32 <_printf_float+0xae>
 8018df8:	232d      	movs	r3, #45	; 0x2d
 8018dfa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8018dfe:	e798      	b.n	8018d32 <_printf_float+0xae>
 8018e00:	9a06      	ldr	r2, [sp, #24]
 8018e02:	2a47      	cmp	r2, #71	; 0x47
 8018e04:	d1be      	bne.n	8018d84 <_printf_float+0x100>
 8018e06:	2b00      	cmp	r3, #0
 8018e08:	d1bc      	bne.n	8018d84 <_printf_float+0x100>
 8018e0a:	2301      	movs	r3, #1
 8018e0c:	e7b9      	b.n	8018d82 <_printf_float+0xfe>
 8018e0e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8018e12:	d118      	bne.n	8018e46 <_printf_float+0x1c2>
 8018e14:	2900      	cmp	r1, #0
 8018e16:	6863      	ldr	r3, [r4, #4]
 8018e18:	dd0b      	ble.n	8018e32 <_printf_float+0x1ae>
 8018e1a:	6121      	str	r1, [r4, #16]
 8018e1c:	b913      	cbnz	r3, 8018e24 <_printf_float+0x1a0>
 8018e1e:	6822      	ldr	r2, [r4, #0]
 8018e20:	07d0      	lsls	r0, r2, #31
 8018e22:	d502      	bpl.n	8018e2a <_printf_float+0x1a6>
 8018e24:	3301      	adds	r3, #1
 8018e26:	440b      	add	r3, r1
 8018e28:	6123      	str	r3, [r4, #16]
 8018e2a:	65a1      	str	r1, [r4, #88]	; 0x58
 8018e2c:	f04f 0900 	mov.w	r9, #0
 8018e30:	e7de      	b.n	8018df0 <_printf_float+0x16c>
 8018e32:	b913      	cbnz	r3, 8018e3a <_printf_float+0x1b6>
 8018e34:	6822      	ldr	r2, [r4, #0]
 8018e36:	07d2      	lsls	r2, r2, #31
 8018e38:	d501      	bpl.n	8018e3e <_printf_float+0x1ba>
 8018e3a:	3302      	adds	r3, #2
 8018e3c:	e7f4      	b.n	8018e28 <_printf_float+0x1a4>
 8018e3e:	2301      	movs	r3, #1
 8018e40:	e7f2      	b.n	8018e28 <_printf_float+0x1a4>
 8018e42:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8018e46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8018e48:	4299      	cmp	r1, r3
 8018e4a:	db05      	blt.n	8018e58 <_printf_float+0x1d4>
 8018e4c:	6823      	ldr	r3, [r4, #0]
 8018e4e:	6121      	str	r1, [r4, #16]
 8018e50:	07d8      	lsls	r0, r3, #31
 8018e52:	d5ea      	bpl.n	8018e2a <_printf_float+0x1a6>
 8018e54:	1c4b      	adds	r3, r1, #1
 8018e56:	e7e7      	b.n	8018e28 <_printf_float+0x1a4>
 8018e58:	2900      	cmp	r1, #0
 8018e5a:	bfd4      	ite	le
 8018e5c:	f1c1 0202 	rsble	r2, r1, #2
 8018e60:	2201      	movgt	r2, #1
 8018e62:	4413      	add	r3, r2
 8018e64:	e7e0      	b.n	8018e28 <_printf_float+0x1a4>
 8018e66:	6823      	ldr	r3, [r4, #0]
 8018e68:	055a      	lsls	r2, r3, #21
 8018e6a:	d407      	bmi.n	8018e7c <_printf_float+0x1f8>
 8018e6c:	6923      	ldr	r3, [r4, #16]
 8018e6e:	4642      	mov	r2, r8
 8018e70:	4631      	mov	r1, r6
 8018e72:	4628      	mov	r0, r5
 8018e74:	47b8      	blx	r7
 8018e76:	3001      	adds	r0, #1
 8018e78:	d12c      	bne.n	8018ed4 <_printf_float+0x250>
 8018e7a:	e764      	b.n	8018d46 <_printf_float+0xc2>
 8018e7c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8018e80:	f240 80e0 	bls.w	8019044 <_printf_float+0x3c0>
 8018e84:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8018e88:	2200      	movs	r2, #0
 8018e8a:	2300      	movs	r3, #0
 8018e8c:	f7e7 fe1c 	bl	8000ac8 <__aeabi_dcmpeq>
 8018e90:	2800      	cmp	r0, #0
 8018e92:	d034      	beq.n	8018efe <_printf_float+0x27a>
 8018e94:	4a37      	ldr	r2, [pc, #220]	; (8018f74 <_printf_float+0x2f0>)
 8018e96:	2301      	movs	r3, #1
 8018e98:	4631      	mov	r1, r6
 8018e9a:	4628      	mov	r0, r5
 8018e9c:	47b8      	blx	r7
 8018e9e:	3001      	adds	r0, #1
 8018ea0:	f43f af51 	beq.w	8018d46 <_printf_float+0xc2>
 8018ea4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8018ea8:	429a      	cmp	r2, r3
 8018eaa:	db02      	blt.n	8018eb2 <_printf_float+0x22e>
 8018eac:	6823      	ldr	r3, [r4, #0]
 8018eae:	07d8      	lsls	r0, r3, #31
 8018eb0:	d510      	bpl.n	8018ed4 <_printf_float+0x250>
 8018eb2:	ee18 3a10 	vmov	r3, s16
 8018eb6:	4652      	mov	r2, sl
 8018eb8:	4631      	mov	r1, r6
 8018eba:	4628      	mov	r0, r5
 8018ebc:	47b8      	blx	r7
 8018ebe:	3001      	adds	r0, #1
 8018ec0:	f43f af41 	beq.w	8018d46 <_printf_float+0xc2>
 8018ec4:	f04f 0800 	mov.w	r8, #0
 8018ec8:	f104 091a 	add.w	r9, r4, #26
 8018ecc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8018ece:	3b01      	subs	r3, #1
 8018ed0:	4543      	cmp	r3, r8
 8018ed2:	dc09      	bgt.n	8018ee8 <_printf_float+0x264>
 8018ed4:	6823      	ldr	r3, [r4, #0]
 8018ed6:	079b      	lsls	r3, r3, #30
 8018ed8:	f100 8105 	bmi.w	80190e6 <_printf_float+0x462>
 8018edc:	68e0      	ldr	r0, [r4, #12]
 8018ede:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8018ee0:	4298      	cmp	r0, r3
 8018ee2:	bfb8      	it	lt
 8018ee4:	4618      	movlt	r0, r3
 8018ee6:	e730      	b.n	8018d4a <_printf_float+0xc6>
 8018ee8:	2301      	movs	r3, #1
 8018eea:	464a      	mov	r2, r9
 8018eec:	4631      	mov	r1, r6
 8018eee:	4628      	mov	r0, r5
 8018ef0:	47b8      	blx	r7
 8018ef2:	3001      	adds	r0, #1
 8018ef4:	f43f af27 	beq.w	8018d46 <_printf_float+0xc2>
 8018ef8:	f108 0801 	add.w	r8, r8, #1
 8018efc:	e7e6      	b.n	8018ecc <_printf_float+0x248>
 8018efe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018f00:	2b00      	cmp	r3, #0
 8018f02:	dc39      	bgt.n	8018f78 <_printf_float+0x2f4>
 8018f04:	4a1b      	ldr	r2, [pc, #108]	; (8018f74 <_printf_float+0x2f0>)
 8018f06:	2301      	movs	r3, #1
 8018f08:	4631      	mov	r1, r6
 8018f0a:	4628      	mov	r0, r5
 8018f0c:	47b8      	blx	r7
 8018f0e:	3001      	adds	r0, #1
 8018f10:	f43f af19 	beq.w	8018d46 <_printf_float+0xc2>
 8018f14:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8018f18:	4313      	orrs	r3, r2
 8018f1a:	d102      	bne.n	8018f22 <_printf_float+0x29e>
 8018f1c:	6823      	ldr	r3, [r4, #0]
 8018f1e:	07d9      	lsls	r1, r3, #31
 8018f20:	d5d8      	bpl.n	8018ed4 <_printf_float+0x250>
 8018f22:	ee18 3a10 	vmov	r3, s16
 8018f26:	4652      	mov	r2, sl
 8018f28:	4631      	mov	r1, r6
 8018f2a:	4628      	mov	r0, r5
 8018f2c:	47b8      	blx	r7
 8018f2e:	3001      	adds	r0, #1
 8018f30:	f43f af09 	beq.w	8018d46 <_printf_float+0xc2>
 8018f34:	f04f 0900 	mov.w	r9, #0
 8018f38:	f104 0a1a 	add.w	sl, r4, #26
 8018f3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018f3e:	425b      	negs	r3, r3
 8018f40:	454b      	cmp	r3, r9
 8018f42:	dc01      	bgt.n	8018f48 <_printf_float+0x2c4>
 8018f44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8018f46:	e792      	b.n	8018e6e <_printf_float+0x1ea>
 8018f48:	2301      	movs	r3, #1
 8018f4a:	4652      	mov	r2, sl
 8018f4c:	4631      	mov	r1, r6
 8018f4e:	4628      	mov	r0, r5
 8018f50:	47b8      	blx	r7
 8018f52:	3001      	adds	r0, #1
 8018f54:	f43f aef7 	beq.w	8018d46 <_printf_float+0xc2>
 8018f58:	f109 0901 	add.w	r9, r9, #1
 8018f5c:	e7ee      	b.n	8018f3c <_printf_float+0x2b8>
 8018f5e:	bf00      	nop
 8018f60:	7fefffff 	.word	0x7fefffff
 8018f64:	0801ce14 	.word	0x0801ce14
 8018f68:	0801ce18 	.word	0x0801ce18
 8018f6c:	0801ce20 	.word	0x0801ce20
 8018f70:	0801ce1c 	.word	0x0801ce1c
 8018f74:	0801ce24 	.word	0x0801ce24
 8018f78:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8018f7a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8018f7c:	429a      	cmp	r2, r3
 8018f7e:	bfa8      	it	ge
 8018f80:	461a      	movge	r2, r3
 8018f82:	2a00      	cmp	r2, #0
 8018f84:	4691      	mov	r9, r2
 8018f86:	dc37      	bgt.n	8018ff8 <_printf_float+0x374>
 8018f88:	f04f 0b00 	mov.w	fp, #0
 8018f8c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8018f90:	f104 021a 	add.w	r2, r4, #26
 8018f94:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8018f96:	9305      	str	r3, [sp, #20]
 8018f98:	eba3 0309 	sub.w	r3, r3, r9
 8018f9c:	455b      	cmp	r3, fp
 8018f9e:	dc33      	bgt.n	8019008 <_printf_float+0x384>
 8018fa0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8018fa4:	429a      	cmp	r2, r3
 8018fa6:	db3b      	blt.n	8019020 <_printf_float+0x39c>
 8018fa8:	6823      	ldr	r3, [r4, #0]
 8018faa:	07da      	lsls	r2, r3, #31
 8018fac:	d438      	bmi.n	8019020 <_printf_float+0x39c>
 8018fae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8018fb0:	9b05      	ldr	r3, [sp, #20]
 8018fb2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8018fb4:	1ad3      	subs	r3, r2, r3
 8018fb6:	eba2 0901 	sub.w	r9, r2, r1
 8018fba:	4599      	cmp	r9, r3
 8018fbc:	bfa8      	it	ge
 8018fbe:	4699      	movge	r9, r3
 8018fc0:	f1b9 0f00 	cmp.w	r9, #0
 8018fc4:	dc35      	bgt.n	8019032 <_printf_float+0x3ae>
 8018fc6:	f04f 0800 	mov.w	r8, #0
 8018fca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8018fce:	f104 0a1a 	add.w	sl, r4, #26
 8018fd2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8018fd6:	1a9b      	subs	r3, r3, r2
 8018fd8:	eba3 0309 	sub.w	r3, r3, r9
 8018fdc:	4543      	cmp	r3, r8
 8018fde:	f77f af79 	ble.w	8018ed4 <_printf_float+0x250>
 8018fe2:	2301      	movs	r3, #1
 8018fe4:	4652      	mov	r2, sl
 8018fe6:	4631      	mov	r1, r6
 8018fe8:	4628      	mov	r0, r5
 8018fea:	47b8      	blx	r7
 8018fec:	3001      	adds	r0, #1
 8018fee:	f43f aeaa 	beq.w	8018d46 <_printf_float+0xc2>
 8018ff2:	f108 0801 	add.w	r8, r8, #1
 8018ff6:	e7ec      	b.n	8018fd2 <_printf_float+0x34e>
 8018ff8:	4613      	mov	r3, r2
 8018ffa:	4631      	mov	r1, r6
 8018ffc:	4642      	mov	r2, r8
 8018ffe:	4628      	mov	r0, r5
 8019000:	47b8      	blx	r7
 8019002:	3001      	adds	r0, #1
 8019004:	d1c0      	bne.n	8018f88 <_printf_float+0x304>
 8019006:	e69e      	b.n	8018d46 <_printf_float+0xc2>
 8019008:	2301      	movs	r3, #1
 801900a:	4631      	mov	r1, r6
 801900c:	4628      	mov	r0, r5
 801900e:	9205      	str	r2, [sp, #20]
 8019010:	47b8      	blx	r7
 8019012:	3001      	adds	r0, #1
 8019014:	f43f ae97 	beq.w	8018d46 <_printf_float+0xc2>
 8019018:	9a05      	ldr	r2, [sp, #20]
 801901a:	f10b 0b01 	add.w	fp, fp, #1
 801901e:	e7b9      	b.n	8018f94 <_printf_float+0x310>
 8019020:	ee18 3a10 	vmov	r3, s16
 8019024:	4652      	mov	r2, sl
 8019026:	4631      	mov	r1, r6
 8019028:	4628      	mov	r0, r5
 801902a:	47b8      	blx	r7
 801902c:	3001      	adds	r0, #1
 801902e:	d1be      	bne.n	8018fae <_printf_float+0x32a>
 8019030:	e689      	b.n	8018d46 <_printf_float+0xc2>
 8019032:	9a05      	ldr	r2, [sp, #20]
 8019034:	464b      	mov	r3, r9
 8019036:	4442      	add	r2, r8
 8019038:	4631      	mov	r1, r6
 801903a:	4628      	mov	r0, r5
 801903c:	47b8      	blx	r7
 801903e:	3001      	adds	r0, #1
 8019040:	d1c1      	bne.n	8018fc6 <_printf_float+0x342>
 8019042:	e680      	b.n	8018d46 <_printf_float+0xc2>
 8019044:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8019046:	2a01      	cmp	r2, #1
 8019048:	dc01      	bgt.n	801904e <_printf_float+0x3ca>
 801904a:	07db      	lsls	r3, r3, #31
 801904c:	d538      	bpl.n	80190c0 <_printf_float+0x43c>
 801904e:	2301      	movs	r3, #1
 8019050:	4642      	mov	r2, r8
 8019052:	4631      	mov	r1, r6
 8019054:	4628      	mov	r0, r5
 8019056:	47b8      	blx	r7
 8019058:	3001      	adds	r0, #1
 801905a:	f43f ae74 	beq.w	8018d46 <_printf_float+0xc2>
 801905e:	ee18 3a10 	vmov	r3, s16
 8019062:	4652      	mov	r2, sl
 8019064:	4631      	mov	r1, r6
 8019066:	4628      	mov	r0, r5
 8019068:	47b8      	blx	r7
 801906a:	3001      	adds	r0, #1
 801906c:	f43f ae6b 	beq.w	8018d46 <_printf_float+0xc2>
 8019070:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8019074:	2200      	movs	r2, #0
 8019076:	2300      	movs	r3, #0
 8019078:	f7e7 fd26 	bl	8000ac8 <__aeabi_dcmpeq>
 801907c:	b9d8      	cbnz	r0, 80190b6 <_printf_float+0x432>
 801907e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8019080:	f108 0201 	add.w	r2, r8, #1
 8019084:	3b01      	subs	r3, #1
 8019086:	4631      	mov	r1, r6
 8019088:	4628      	mov	r0, r5
 801908a:	47b8      	blx	r7
 801908c:	3001      	adds	r0, #1
 801908e:	d10e      	bne.n	80190ae <_printf_float+0x42a>
 8019090:	e659      	b.n	8018d46 <_printf_float+0xc2>
 8019092:	2301      	movs	r3, #1
 8019094:	4652      	mov	r2, sl
 8019096:	4631      	mov	r1, r6
 8019098:	4628      	mov	r0, r5
 801909a:	47b8      	blx	r7
 801909c:	3001      	adds	r0, #1
 801909e:	f43f ae52 	beq.w	8018d46 <_printf_float+0xc2>
 80190a2:	f108 0801 	add.w	r8, r8, #1
 80190a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80190a8:	3b01      	subs	r3, #1
 80190aa:	4543      	cmp	r3, r8
 80190ac:	dcf1      	bgt.n	8019092 <_printf_float+0x40e>
 80190ae:	464b      	mov	r3, r9
 80190b0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80190b4:	e6dc      	b.n	8018e70 <_printf_float+0x1ec>
 80190b6:	f04f 0800 	mov.w	r8, #0
 80190ba:	f104 0a1a 	add.w	sl, r4, #26
 80190be:	e7f2      	b.n	80190a6 <_printf_float+0x422>
 80190c0:	2301      	movs	r3, #1
 80190c2:	4642      	mov	r2, r8
 80190c4:	e7df      	b.n	8019086 <_printf_float+0x402>
 80190c6:	2301      	movs	r3, #1
 80190c8:	464a      	mov	r2, r9
 80190ca:	4631      	mov	r1, r6
 80190cc:	4628      	mov	r0, r5
 80190ce:	47b8      	blx	r7
 80190d0:	3001      	adds	r0, #1
 80190d2:	f43f ae38 	beq.w	8018d46 <_printf_float+0xc2>
 80190d6:	f108 0801 	add.w	r8, r8, #1
 80190da:	68e3      	ldr	r3, [r4, #12]
 80190dc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80190de:	1a5b      	subs	r3, r3, r1
 80190e0:	4543      	cmp	r3, r8
 80190e2:	dcf0      	bgt.n	80190c6 <_printf_float+0x442>
 80190e4:	e6fa      	b.n	8018edc <_printf_float+0x258>
 80190e6:	f04f 0800 	mov.w	r8, #0
 80190ea:	f104 0919 	add.w	r9, r4, #25
 80190ee:	e7f4      	b.n	80190da <_printf_float+0x456>

080190f0 <_printf_common>:
 80190f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80190f4:	4616      	mov	r6, r2
 80190f6:	4699      	mov	r9, r3
 80190f8:	688a      	ldr	r2, [r1, #8]
 80190fa:	690b      	ldr	r3, [r1, #16]
 80190fc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8019100:	4293      	cmp	r3, r2
 8019102:	bfb8      	it	lt
 8019104:	4613      	movlt	r3, r2
 8019106:	6033      	str	r3, [r6, #0]
 8019108:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801910c:	4607      	mov	r7, r0
 801910e:	460c      	mov	r4, r1
 8019110:	b10a      	cbz	r2, 8019116 <_printf_common+0x26>
 8019112:	3301      	adds	r3, #1
 8019114:	6033      	str	r3, [r6, #0]
 8019116:	6823      	ldr	r3, [r4, #0]
 8019118:	0699      	lsls	r1, r3, #26
 801911a:	bf42      	ittt	mi
 801911c:	6833      	ldrmi	r3, [r6, #0]
 801911e:	3302      	addmi	r3, #2
 8019120:	6033      	strmi	r3, [r6, #0]
 8019122:	6825      	ldr	r5, [r4, #0]
 8019124:	f015 0506 	ands.w	r5, r5, #6
 8019128:	d106      	bne.n	8019138 <_printf_common+0x48>
 801912a:	f104 0a19 	add.w	sl, r4, #25
 801912e:	68e3      	ldr	r3, [r4, #12]
 8019130:	6832      	ldr	r2, [r6, #0]
 8019132:	1a9b      	subs	r3, r3, r2
 8019134:	42ab      	cmp	r3, r5
 8019136:	dc26      	bgt.n	8019186 <_printf_common+0x96>
 8019138:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 801913c:	1e13      	subs	r3, r2, #0
 801913e:	6822      	ldr	r2, [r4, #0]
 8019140:	bf18      	it	ne
 8019142:	2301      	movne	r3, #1
 8019144:	0692      	lsls	r2, r2, #26
 8019146:	d42b      	bmi.n	80191a0 <_printf_common+0xb0>
 8019148:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801914c:	4649      	mov	r1, r9
 801914e:	4638      	mov	r0, r7
 8019150:	47c0      	blx	r8
 8019152:	3001      	adds	r0, #1
 8019154:	d01e      	beq.n	8019194 <_printf_common+0xa4>
 8019156:	6823      	ldr	r3, [r4, #0]
 8019158:	68e5      	ldr	r5, [r4, #12]
 801915a:	6832      	ldr	r2, [r6, #0]
 801915c:	f003 0306 	and.w	r3, r3, #6
 8019160:	2b04      	cmp	r3, #4
 8019162:	bf08      	it	eq
 8019164:	1aad      	subeq	r5, r5, r2
 8019166:	68a3      	ldr	r3, [r4, #8]
 8019168:	6922      	ldr	r2, [r4, #16]
 801916a:	bf0c      	ite	eq
 801916c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8019170:	2500      	movne	r5, #0
 8019172:	4293      	cmp	r3, r2
 8019174:	bfc4      	itt	gt
 8019176:	1a9b      	subgt	r3, r3, r2
 8019178:	18ed      	addgt	r5, r5, r3
 801917a:	2600      	movs	r6, #0
 801917c:	341a      	adds	r4, #26
 801917e:	42b5      	cmp	r5, r6
 8019180:	d11a      	bne.n	80191b8 <_printf_common+0xc8>
 8019182:	2000      	movs	r0, #0
 8019184:	e008      	b.n	8019198 <_printf_common+0xa8>
 8019186:	2301      	movs	r3, #1
 8019188:	4652      	mov	r2, sl
 801918a:	4649      	mov	r1, r9
 801918c:	4638      	mov	r0, r7
 801918e:	47c0      	blx	r8
 8019190:	3001      	adds	r0, #1
 8019192:	d103      	bne.n	801919c <_printf_common+0xac>
 8019194:	f04f 30ff 	mov.w	r0, #4294967295
 8019198:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801919c:	3501      	adds	r5, #1
 801919e:	e7c6      	b.n	801912e <_printf_common+0x3e>
 80191a0:	18e1      	adds	r1, r4, r3
 80191a2:	1c5a      	adds	r2, r3, #1
 80191a4:	2030      	movs	r0, #48	; 0x30
 80191a6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80191aa:	4422      	add	r2, r4
 80191ac:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80191b0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80191b4:	3302      	adds	r3, #2
 80191b6:	e7c7      	b.n	8019148 <_printf_common+0x58>
 80191b8:	2301      	movs	r3, #1
 80191ba:	4622      	mov	r2, r4
 80191bc:	4649      	mov	r1, r9
 80191be:	4638      	mov	r0, r7
 80191c0:	47c0      	blx	r8
 80191c2:	3001      	adds	r0, #1
 80191c4:	d0e6      	beq.n	8019194 <_printf_common+0xa4>
 80191c6:	3601      	adds	r6, #1
 80191c8:	e7d9      	b.n	801917e <_printf_common+0x8e>
	...

080191cc <_printf_i>:
 80191cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80191d0:	460c      	mov	r4, r1
 80191d2:	4691      	mov	r9, r2
 80191d4:	7e27      	ldrb	r7, [r4, #24]
 80191d6:	990c      	ldr	r1, [sp, #48]	; 0x30
 80191d8:	2f78      	cmp	r7, #120	; 0x78
 80191da:	4680      	mov	r8, r0
 80191dc:	469a      	mov	sl, r3
 80191de:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80191e2:	d807      	bhi.n	80191f4 <_printf_i+0x28>
 80191e4:	2f62      	cmp	r7, #98	; 0x62
 80191e6:	d80a      	bhi.n	80191fe <_printf_i+0x32>
 80191e8:	2f00      	cmp	r7, #0
 80191ea:	f000 80d8 	beq.w	801939e <_printf_i+0x1d2>
 80191ee:	2f58      	cmp	r7, #88	; 0x58
 80191f0:	f000 80a3 	beq.w	801933a <_printf_i+0x16e>
 80191f4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80191f8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80191fc:	e03a      	b.n	8019274 <_printf_i+0xa8>
 80191fe:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8019202:	2b15      	cmp	r3, #21
 8019204:	d8f6      	bhi.n	80191f4 <_printf_i+0x28>
 8019206:	a001      	add	r0, pc, #4	; (adr r0, 801920c <_printf_i+0x40>)
 8019208:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 801920c:	08019265 	.word	0x08019265
 8019210:	08019279 	.word	0x08019279
 8019214:	080191f5 	.word	0x080191f5
 8019218:	080191f5 	.word	0x080191f5
 801921c:	080191f5 	.word	0x080191f5
 8019220:	080191f5 	.word	0x080191f5
 8019224:	08019279 	.word	0x08019279
 8019228:	080191f5 	.word	0x080191f5
 801922c:	080191f5 	.word	0x080191f5
 8019230:	080191f5 	.word	0x080191f5
 8019234:	080191f5 	.word	0x080191f5
 8019238:	08019385 	.word	0x08019385
 801923c:	080192a9 	.word	0x080192a9
 8019240:	08019367 	.word	0x08019367
 8019244:	080191f5 	.word	0x080191f5
 8019248:	080191f5 	.word	0x080191f5
 801924c:	080193a7 	.word	0x080193a7
 8019250:	080191f5 	.word	0x080191f5
 8019254:	080192a9 	.word	0x080192a9
 8019258:	080191f5 	.word	0x080191f5
 801925c:	080191f5 	.word	0x080191f5
 8019260:	0801936f 	.word	0x0801936f
 8019264:	680b      	ldr	r3, [r1, #0]
 8019266:	1d1a      	adds	r2, r3, #4
 8019268:	681b      	ldr	r3, [r3, #0]
 801926a:	600a      	str	r2, [r1, #0]
 801926c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8019270:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8019274:	2301      	movs	r3, #1
 8019276:	e0a3      	b.n	80193c0 <_printf_i+0x1f4>
 8019278:	6825      	ldr	r5, [r4, #0]
 801927a:	6808      	ldr	r0, [r1, #0]
 801927c:	062e      	lsls	r6, r5, #24
 801927e:	f100 0304 	add.w	r3, r0, #4
 8019282:	d50a      	bpl.n	801929a <_printf_i+0xce>
 8019284:	6805      	ldr	r5, [r0, #0]
 8019286:	600b      	str	r3, [r1, #0]
 8019288:	2d00      	cmp	r5, #0
 801928a:	da03      	bge.n	8019294 <_printf_i+0xc8>
 801928c:	232d      	movs	r3, #45	; 0x2d
 801928e:	426d      	negs	r5, r5
 8019290:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8019294:	485e      	ldr	r0, [pc, #376]	; (8019410 <_printf_i+0x244>)
 8019296:	230a      	movs	r3, #10
 8019298:	e019      	b.n	80192ce <_printf_i+0x102>
 801929a:	f015 0f40 	tst.w	r5, #64	; 0x40
 801929e:	6805      	ldr	r5, [r0, #0]
 80192a0:	600b      	str	r3, [r1, #0]
 80192a2:	bf18      	it	ne
 80192a4:	b22d      	sxthne	r5, r5
 80192a6:	e7ef      	b.n	8019288 <_printf_i+0xbc>
 80192a8:	680b      	ldr	r3, [r1, #0]
 80192aa:	6825      	ldr	r5, [r4, #0]
 80192ac:	1d18      	adds	r0, r3, #4
 80192ae:	6008      	str	r0, [r1, #0]
 80192b0:	0628      	lsls	r0, r5, #24
 80192b2:	d501      	bpl.n	80192b8 <_printf_i+0xec>
 80192b4:	681d      	ldr	r5, [r3, #0]
 80192b6:	e002      	b.n	80192be <_printf_i+0xf2>
 80192b8:	0669      	lsls	r1, r5, #25
 80192ba:	d5fb      	bpl.n	80192b4 <_printf_i+0xe8>
 80192bc:	881d      	ldrh	r5, [r3, #0]
 80192be:	4854      	ldr	r0, [pc, #336]	; (8019410 <_printf_i+0x244>)
 80192c0:	2f6f      	cmp	r7, #111	; 0x6f
 80192c2:	bf0c      	ite	eq
 80192c4:	2308      	moveq	r3, #8
 80192c6:	230a      	movne	r3, #10
 80192c8:	2100      	movs	r1, #0
 80192ca:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80192ce:	6866      	ldr	r6, [r4, #4]
 80192d0:	60a6      	str	r6, [r4, #8]
 80192d2:	2e00      	cmp	r6, #0
 80192d4:	bfa2      	ittt	ge
 80192d6:	6821      	ldrge	r1, [r4, #0]
 80192d8:	f021 0104 	bicge.w	r1, r1, #4
 80192dc:	6021      	strge	r1, [r4, #0]
 80192de:	b90d      	cbnz	r5, 80192e4 <_printf_i+0x118>
 80192e0:	2e00      	cmp	r6, #0
 80192e2:	d04d      	beq.n	8019380 <_printf_i+0x1b4>
 80192e4:	4616      	mov	r6, r2
 80192e6:	fbb5 f1f3 	udiv	r1, r5, r3
 80192ea:	fb03 5711 	mls	r7, r3, r1, r5
 80192ee:	5dc7      	ldrb	r7, [r0, r7]
 80192f0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80192f4:	462f      	mov	r7, r5
 80192f6:	42bb      	cmp	r3, r7
 80192f8:	460d      	mov	r5, r1
 80192fa:	d9f4      	bls.n	80192e6 <_printf_i+0x11a>
 80192fc:	2b08      	cmp	r3, #8
 80192fe:	d10b      	bne.n	8019318 <_printf_i+0x14c>
 8019300:	6823      	ldr	r3, [r4, #0]
 8019302:	07df      	lsls	r7, r3, #31
 8019304:	d508      	bpl.n	8019318 <_printf_i+0x14c>
 8019306:	6923      	ldr	r3, [r4, #16]
 8019308:	6861      	ldr	r1, [r4, #4]
 801930a:	4299      	cmp	r1, r3
 801930c:	bfde      	ittt	le
 801930e:	2330      	movle	r3, #48	; 0x30
 8019310:	f806 3c01 	strble.w	r3, [r6, #-1]
 8019314:	f106 36ff 	addle.w	r6, r6, #4294967295
 8019318:	1b92      	subs	r2, r2, r6
 801931a:	6122      	str	r2, [r4, #16]
 801931c:	f8cd a000 	str.w	sl, [sp]
 8019320:	464b      	mov	r3, r9
 8019322:	aa03      	add	r2, sp, #12
 8019324:	4621      	mov	r1, r4
 8019326:	4640      	mov	r0, r8
 8019328:	f7ff fee2 	bl	80190f0 <_printf_common>
 801932c:	3001      	adds	r0, #1
 801932e:	d14c      	bne.n	80193ca <_printf_i+0x1fe>
 8019330:	f04f 30ff 	mov.w	r0, #4294967295
 8019334:	b004      	add	sp, #16
 8019336:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801933a:	4835      	ldr	r0, [pc, #212]	; (8019410 <_printf_i+0x244>)
 801933c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8019340:	6823      	ldr	r3, [r4, #0]
 8019342:	680e      	ldr	r6, [r1, #0]
 8019344:	061f      	lsls	r7, r3, #24
 8019346:	f856 5b04 	ldr.w	r5, [r6], #4
 801934a:	600e      	str	r6, [r1, #0]
 801934c:	d514      	bpl.n	8019378 <_printf_i+0x1ac>
 801934e:	07d9      	lsls	r1, r3, #31
 8019350:	bf44      	itt	mi
 8019352:	f043 0320 	orrmi.w	r3, r3, #32
 8019356:	6023      	strmi	r3, [r4, #0]
 8019358:	b91d      	cbnz	r5, 8019362 <_printf_i+0x196>
 801935a:	6823      	ldr	r3, [r4, #0]
 801935c:	f023 0320 	bic.w	r3, r3, #32
 8019360:	6023      	str	r3, [r4, #0]
 8019362:	2310      	movs	r3, #16
 8019364:	e7b0      	b.n	80192c8 <_printf_i+0xfc>
 8019366:	6823      	ldr	r3, [r4, #0]
 8019368:	f043 0320 	orr.w	r3, r3, #32
 801936c:	6023      	str	r3, [r4, #0]
 801936e:	2378      	movs	r3, #120	; 0x78
 8019370:	4828      	ldr	r0, [pc, #160]	; (8019414 <_printf_i+0x248>)
 8019372:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8019376:	e7e3      	b.n	8019340 <_printf_i+0x174>
 8019378:	065e      	lsls	r6, r3, #25
 801937a:	bf48      	it	mi
 801937c:	b2ad      	uxthmi	r5, r5
 801937e:	e7e6      	b.n	801934e <_printf_i+0x182>
 8019380:	4616      	mov	r6, r2
 8019382:	e7bb      	b.n	80192fc <_printf_i+0x130>
 8019384:	680b      	ldr	r3, [r1, #0]
 8019386:	6826      	ldr	r6, [r4, #0]
 8019388:	6960      	ldr	r0, [r4, #20]
 801938a:	1d1d      	adds	r5, r3, #4
 801938c:	600d      	str	r5, [r1, #0]
 801938e:	0635      	lsls	r5, r6, #24
 8019390:	681b      	ldr	r3, [r3, #0]
 8019392:	d501      	bpl.n	8019398 <_printf_i+0x1cc>
 8019394:	6018      	str	r0, [r3, #0]
 8019396:	e002      	b.n	801939e <_printf_i+0x1d2>
 8019398:	0671      	lsls	r1, r6, #25
 801939a:	d5fb      	bpl.n	8019394 <_printf_i+0x1c8>
 801939c:	8018      	strh	r0, [r3, #0]
 801939e:	2300      	movs	r3, #0
 80193a0:	6123      	str	r3, [r4, #16]
 80193a2:	4616      	mov	r6, r2
 80193a4:	e7ba      	b.n	801931c <_printf_i+0x150>
 80193a6:	680b      	ldr	r3, [r1, #0]
 80193a8:	1d1a      	adds	r2, r3, #4
 80193aa:	600a      	str	r2, [r1, #0]
 80193ac:	681e      	ldr	r6, [r3, #0]
 80193ae:	6862      	ldr	r2, [r4, #4]
 80193b0:	2100      	movs	r1, #0
 80193b2:	4630      	mov	r0, r6
 80193b4:	f7e6 ff14 	bl	80001e0 <memchr>
 80193b8:	b108      	cbz	r0, 80193be <_printf_i+0x1f2>
 80193ba:	1b80      	subs	r0, r0, r6
 80193bc:	6060      	str	r0, [r4, #4]
 80193be:	6863      	ldr	r3, [r4, #4]
 80193c0:	6123      	str	r3, [r4, #16]
 80193c2:	2300      	movs	r3, #0
 80193c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80193c8:	e7a8      	b.n	801931c <_printf_i+0x150>
 80193ca:	6923      	ldr	r3, [r4, #16]
 80193cc:	4632      	mov	r2, r6
 80193ce:	4649      	mov	r1, r9
 80193d0:	4640      	mov	r0, r8
 80193d2:	47d0      	blx	sl
 80193d4:	3001      	adds	r0, #1
 80193d6:	d0ab      	beq.n	8019330 <_printf_i+0x164>
 80193d8:	6823      	ldr	r3, [r4, #0]
 80193da:	079b      	lsls	r3, r3, #30
 80193dc:	d413      	bmi.n	8019406 <_printf_i+0x23a>
 80193de:	68e0      	ldr	r0, [r4, #12]
 80193e0:	9b03      	ldr	r3, [sp, #12]
 80193e2:	4298      	cmp	r0, r3
 80193e4:	bfb8      	it	lt
 80193e6:	4618      	movlt	r0, r3
 80193e8:	e7a4      	b.n	8019334 <_printf_i+0x168>
 80193ea:	2301      	movs	r3, #1
 80193ec:	4632      	mov	r2, r6
 80193ee:	4649      	mov	r1, r9
 80193f0:	4640      	mov	r0, r8
 80193f2:	47d0      	blx	sl
 80193f4:	3001      	adds	r0, #1
 80193f6:	d09b      	beq.n	8019330 <_printf_i+0x164>
 80193f8:	3501      	adds	r5, #1
 80193fa:	68e3      	ldr	r3, [r4, #12]
 80193fc:	9903      	ldr	r1, [sp, #12]
 80193fe:	1a5b      	subs	r3, r3, r1
 8019400:	42ab      	cmp	r3, r5
 8019402:	dcf2      	bgt.n	80193ea <_printf_i+0x21e>
 8019404:	e7eb      	b.n	80193de <_printf_i+0x212>
 8019406:	2500      	movs	r5, #0
 8019408:	f104 0619 	add.w	r6, r4, #25
 801940c:	e7f5      	b.n	80193fa <_printf_i+0x22e>
 801940e:	bf00      	nop
 8019410:	0801ce26 	.word	0x0801ce26
 8019414:	0801ce37 	.word	0x0801ce37

08019418 <iprintf>:
 8019418:	b40f      	push	{r0, r1, r2, r3}
 801941a:	4b0a      	ldr	r3, [pc, #40]	; (8019444 <iprintf+0x2c>)
 801941c:	b513      	push	{r0, r1, r4, lr}
 801941e:	681c      	ldr	r4, [r3, #0]
 8019420:	b124      	cbz	r4, 801942c <iprintf+0x14>
 8019422:	69a3      	ldr	r3, [r4, #24]
 8019424:	b913      	cbnz	r3, 801942c <iprintf+0x14>
 8019426:	4620      	mov	r0, r4
 8019428:	f001 f8d8 	bl	801a5dc <__sinit>
 801942c:	ab05      	add	r3, sp, #20
 801942e:	9a04      	ldr	r2, [sp, #16]
 8019430:	68a1      	ldr	r1, [r4, #8]
 8019432:	9301      	str	r3, [sp, #4]
 8019434:	4620      	mov	r0, r4
 8019436:	f001 fe45 	bl	801b0c4 <_vfiprintf_r>
 801943a:	b002      	add	sp, #8
 801943c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019440:	b004      	add	sp, #16
 8019442:	4770      	bx	lr
 8019444:	20000248 	.word	0x20000248

08019448 <_puts_r>:
 8019448:	b570      	push	{r4, r5, r6, lr}
 801944a:	460e      	mov	r6, r1
 801944c:	4605      	mov	r5, r0
 801944e:	b118      	cbz	r0, 8019458 <_puts_r+0x10>
 8019450:	6983      	ldr	r3, [r0, #24]
 8019452:	b90b      	cbnz	r3, 8019458 <_puts_r+0x10>
 8019454:	f001 f8c2 	bl	801a5dc <__sinit>
 8019458:	69ab      	ldr	r3, [r5, #24]
 801945a:	68ac      	ldr	r4, [r5, #8]
 801945c:	b913      	cbnz	r3, 8019464 <_puts_r+0x1c>
 801945e:	4628      	mov	r0, r5
 8019460:	f001 f8bc 	bl	801a5dc <__sinit>
 8019464:	4b2c      	ldr	r3, [pc, #176]	; (8019518 <_puts_r+0xd0>)
 8019466:	429c      	cmp	r4, r3
 8019468:	d120      	bne.n	80194ac <_puts_r+0x64>
 801946a:	686c      	ldr	r4, [r5, #4]
 801946c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801946e:	07db      	lsls	r3, r3, #31
 8019470:	d405      	bmi.n	801947e <_puts_r+0x36>
 8019472:	89a3      	ldrh	r3, [r4, #12]
 8019474:	0598      	lsls	r0, r3, #22
 8019476:	d402      	bmi.n	801947e <_puts_r+0x36>
 8019478:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801947a:	f001 f952 	bl	801a722 <__retarget_lock_acquire_recursive>
 801947e:	89a3      	ldrh	r3, [r4, #12]
 8019480:	0719      	lsls	r1, r3, #28
 8019482:	d51d      	bpl.n	80194c0 <_puts_r+0x78>
 8019484:	6923      	ldr	r3, [r4, #16]
 8019486:	b1db      	cbz	r3, 80194c0 <_puts_r+0x78>
 8019488:	3e01      	subs	r6, #1
 801948a:	68a3      	ldr	r3, [r4, #8]
 801948c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8019490:	3b01      	subs	r3, #1
 8019492:	60a3      	str	r3, [r4, #8]
 8019494:	bb39      	cbnz	r1, 80194e6 <_puts_r+0x9e>
 8019496:	2b00      	cmp	r3, #0
 8019498:	da38      	bge.n	801950c <_puts_r+0xc4>
 801949a:	4622      	mov	r2, r4
 801949c:	210a      	movs	r1, #10
 801949e:	4628      	mov	r0, r5
 80194a0:	f000 f848 	bl	8019534 <__swbuf_r>
 80194a4:	3001      	adds	r0, #1
 80194a6:	d011      	beq.n	80194cc <_puts_r+0x84>
 80194a8:	250a      	movs	r5, #10
 80194aa:	e011      	b.n	80194d0 <_puts_r+0x88>
 80194ac:	4b1b      	ldr	r3, [pc, #108]	; (801951c <_puts_r+0xd4>)
 80194ae:	429c      	cmp	r4, r3
 80194b0:	d101      	bne.n	80194b6 <_puts_r+0x6e>
 80194b2:	68ac      	ldr	r4, [r5, #8]
 80194b4:	e7da      	b.n	801946c <_puts_r+0x24>
 80194b6:	4b1a      	ldr	r3, [pc, #104]	; (8019520 <_puts_r+0xd8>)
 80194b8:	429c      	cmp	r4, r3
 80194ba:	bf08      	it	eq
 80194bc:	68ec      	ldreq	r4, [r5, #12]
 80194be:	e7d5      	b.n	801946c <_puts_r+0x24>
 80194c0:	4621      	mov	r1, r4
 80194c2:	4628      	mov	r0, r5
 80194c4:	f000 f888 	bl	80195d8 <__swsetup_r>
 80194c8:	2800      	cmp	r0, #0
 80194ca:	d0dd      	beq.n	8019488 <_puts_r+0x40>
 80194cc:	f04f 35ff 	mov.w	r5, #4294967295
 80194d0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80194d2:	07da      	lsls	r2, r3, #31
 80194d4:	d405      	bmi.n	80194e2 <_puts_r+0x9a>
 80194d6:	89a3      	ldrh	r3, [r4, #12]
 80194d8:	059b      	lsls	r3, r3, #22
 80194da:	d402      	bmi.n	80194e2 <_puts_r+0x9a>
 80194dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80194de:	f001 f921 	bl	801a724 <__retarget_lock_release_recursive>
 80194e2:	4628      	mov	r0, r5
 80194e4:	bd70      	pop	{r4, r5, r6, pc}
 80194e6:	2b00      	cmp	r3, #0
 80194e8:	da04      	bge.n	80194f4 <_puts_r+0xac>
 80194ea:	69a2      	ldr	r2, [r4, #24]
 80194ec:	429a      	cmp	r2, r3
 80194ee:	dc06      	bgt.n	80194fe <_puts_r+0xb6>
 80194f0:	290a      	cmp	r1, #10
 80194f2:	d004      	beq.n	80194fe <_puts_r+0xb6>
 80194f4:	6823      	ldr	r3, [r4, #0]
 80194f6:	1c5a      	adds	r2, r3, #1
 80194f8:	6022      	str	r2, [r4, #0]
 80194fa:	7019      	strb	r1, [r3, #0]
 80194fc:	e7c5      	b.n	801948a <_puts_r+0x42>
 80194fe:	4622      	mov	r2, r4
 8019500:	4628      	mov	r0, r5
 8019502:	f000 f817 	bl	8019534 <__swbuf_r>
 8019506:	3001      	adds	r0, #1
 8019508:	d1bf      	bne.n	801948a <_puts_r+0x42>
 801950a:	e7df      	b.n	80194cc <_puts_r+0x84>
 801950c:	6823      	ldr	r3, [r4, #0]
 801950e:	250a      	movs	r5, #10
 8019510:	1c5a      	adds	r2, r3, #1
 8019512:	6022      	str	r2, [r4, #0]
 8019514:	701d      	strb	r5, [r3, #0]
 8019516:	e7db      	b.n	80194d0 <_puts_r+0x88>
 8019518:	0801cefc 	.word	0x0801cefc
 801951c:	0801cf1c 	.word	0x0801cf1c
 8019520:	0801cedc 	.word	0x0801cedc

08019524 <puts>:
 8019524:	4b02      	ldr	r3, [pc, #8]	; (8019530 <puts+0xc>)
 8019526:	4601      	mov	r1, r0
 8019528:	6818      	ldr	r0, [r3, #0]
 801952a:	f7ff bf8d 	b.w	8019448 <_puts_r>
 801952e:	bf00      	nop
 8019530:	20000248 	.word	0x20000248

08019534 <__swbuf_r>:
 8019534:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019536:	460e      	mov	r6, r1
 8019538:	4614      	mov	r4, r2
 801953a:	4605      	mov	r5, r0
 801953c:	b118      	cbz	r0, 8019546 <__swbuf_r+0x12>
 801953e:	6983      	ldr	r3, [r0, #24]
 8019540:	b90b      	cbnz	r3, 8019546 <__swbuf_r+0x12>
 8019542:	f001 f84b 	bl	801a5dc <__sinit>
 8019546:	4b21      	ldr	r3, [pc, #132]	; (80195cc <__swbuf_r+0x98>)
 8019548:	429c      	cmp	r4, r3
 801954a:	d12b      	bne.n	80195a4 <__swbuf_r+0x70>
 801954c:	686c      	ldr	r4, [r5, #4]
 801954e:	69a3      	ldr	r3, [r4, #24]
 8019550:	60a3      	str	r3, [r4, #8]
 8019552:	89a3      	ldrh	r3, [r4, #12]
 8019554:	071a      	lsls	r2, r3, #28
 8019556:	d52f      	bpl.n	80195b8 <__swbuf_r+0x84>
 8019558:	6923      	ldr	r3, [r4, #16]
 801955a:	b36b      	cbz	r3, 80195b8 <__swbuf_r+0x84>
 801955c:	6923      	ldr	r3, [r4, #16]
 801955e:	6820      	ldr	r0, [r4, #0]
 8019560:	1ac0      	subs	r0, r0, r3
 8019562:	6963      	ldr	r3, [r4, #20]
 8019564:	b2f6      	uxtb	r6, r6
 8019566:	4283      	cmp	r3, r0
 8019568:	4637      	mov	r7, r6
 801956a:	dc04      	bgt.n	8019576 <__swbuf_r+0x42>
 801956c:	4621      	mov	r1, r4
 801956e:	4628      	mov	r0, r5
 8019570:	f000 ffa0 	bl	801a4b4 <_fflush_r>
 8019574:	bb30      	cbnz	r0, 80195c4 <__swbuf_r+0x90>
 8019576:	68a3      	ldr	r3, [r4, #8]
 8019578:	3b01      	subs	r3, #1
 801957a:	60a3      	str	r3, [r4, #8]
 801957c:	6823      	ldr	r3, [r4, #0]
 801957e:	1c5a      	adds	r2, r3, #1
 8019580:	6022      	str	r2, [r4, #0]
 8019582:	701e      	strb	r6, [r3, #0]
 8019584:	6963      	ldr	r3, [r4, #20]
 8019586:	3001      	adds	r0, #1
 8019588:	4283      	cmp	r3, r0
 801958a:	d004      	beq.n	8019596 <__swbuf_r+0x62>
 801958c:	89a3      	ldrh	r3, [r4, #12]
 801958e:	07db      	lsls	r3, r3, #31
 8019590:	d506      	bpl.n	80195a0 <__swbuf_r+0x6c>
 8019592:	2e0a      	cmp	r6, #10
 8019594:	d104      	bne.n	80195a0 <__swbuf_r+0x6c>
 8019596:	4621      	mov	r1, r4
 8019598:	4628      	mov	r0, r5
 801959a:	f000 ff8b 	bl	801a4b4 <_fflush_r>
 801959e:	b988      	cbnz	r0, 80195c4 <__swbuf_r+0x90>
 80195a0:	4638      	mov	r0, r7
 80195a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80195a4:	4b0a      	ldr	r3, [pc, #40]	; (80195d0 <__swbuf_r+0x9c>)
 80195a6:	429c      	cmp	r4, r3
 80195a8:	d101      	bne.n	80195ae <__swbuf_r+0x7a>
 80195aa:	68ac      	ldr	r4, [r5, #8]
 80195ac:	e7cf      	b.n	801954e <__swbuf_r+0x1a>
 80195ae:	4b09      	ldr	r3, [pc, #36]	; (80195d4 <__swbuf_r+0xa0>)
 80195b0:	429c      	cmp	r4, r3
 80195b2:	bf08      	it	eq
 80195b4:	68ec      	ldreq	r4, [r5, #12]
 80195b6:	e7ca      	b.n	801954e <__swbuf_r+0x1a>
 80195b8:	4621      	mov	r1, r4
 80195ba:	4628      	mov	r0, r5
 80195bc:	f000 f80c 	bl	80195d8 <__swsetup_r>
 80195c0:	2800      	cmp	r0, #0
 80195c2:	d0cb      	beq.n	801955c <__swbuf_r+0x28>
 80195c4:	f04f 37ff 	mov.w	r7, #4294967295
 80195c8:	e7ea      	b.n	80195a0 <__swbuf_r+0x6c>
 80195ca:	bf00      	nop
 80195cc:	0801cefc 	.word	0x0801cefc
 80195d0:	0801cf1c 	.word	0x0801cf1c
 80195d4:	0801cedc 	.word	0x0801cedc

080195d8 <__swsetup_r>:
 80195d8:	4b32      	ldr	r3, [pc, #200]	; (80196a4 <__swsetup_r+0xcc>)
 80195da:	b570      	push	{r4, r5, r6, lr}
 80195dc:	681d      	ldr	r5, [r3, #0]
 80195de:	4606      	mov	r6, r0
 80195e0:	460c      	mov	r4, r1
 80195e2:	b125      	cbz	r5, 80195ee <__swsetup_r+0x16>
 80195e4:	69ab      	ldr	r3, [r5, #24]
 80195e6:	b913      	cbnz	r3, 80195ee <__swsetup_r+0x16>
 80195e8:	4628      	mov	r0, r5
 80195ea:	f000 fff7 	bl	801a5dc <__sinit>
 80195ee:	4b2e      	ldr	r3, [pc, #184]	; (80196a8 <__swsetup_r+0xd0>)
 80195f0:	429c      	cmp	r4, r3
 80195f2:	d10f      	bne.n	8019614 <__swsetup_r+0x3c>
 80195f4:	686c      	ldr	r4, [r5, #4]
 80195f6:	89a3      	ldrh	r3, [r4, #12]
 80195f8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80195fc:	0719      	lsls	r1, r3, #28
 80195fe:	d42c      	bmi.n	801965a <__swsetup_r+0x82>
 8019600:	06dd      	lsls	r5, r3, #27
 8019602:	d411      	bmi.n	8019628 <__swsetup_r+0x50>
 8019604:	2309      	movs	r3, #9
 8019606:	6033      	str	r3, [r6, #0]
 8019608:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801960c:	81a3      	strh	r3, [r4, #12]
 801960e:	f04f 30ff 	mov.w	r0, #4294967295
 8019612:	e03e      	b.n	8019692 <__swsetup_r+0xba>
 8019614:	4b25      	ldr	r3, [pc, #148]	; (80196ac <__swsetup_r+0xd4>)
 8019616:	429c      	cmp	r4, r3
 8019618:	d101      	bne.n	801961e <__swsetup_r+0x46>
 801961a:	68ac      	ldr	r4, [r5, #8]
 801961c:	e7eb      	b.n	80195f6 <__swsetup_r+0x1e>
 801961e:	4b24      	ldr	r3, [pc, #144]	; (80196b0 <__swsetup_r+0xd8>)
 8019620:	429c      	cmp	r4, r3
 8019622:	bf08      	it	eq
 8019624:	68ec      	ldreq	r4, [r5, #12]
 8019626:	e7e6      	b.n	80195f6 <__swsetup_r+0x1e>
 8019628:	0758      	lsls	r0, r3, #29
 801962a:	d512      	bpl.n	8019652 <__swsetup_r+0x7a>
 801962c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801962e:	b141      	cbz	r1, 8019642 <__swsetup_r+0x6a>
 8019630:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8019634:	4299      	cmp	r1, r3
 8019636:	d002      	beq.n	801963e <__swsetup_r+0x66>
 8019638:	4630      	mov	r0, r6
 801963a:	f001 fc6f 	bl	801af1c <_free_r>
 801963e:	2300      	movs	r3, #0
 8019640:	6363      	str	r3, [r4, #52]	; 0x34
 8019642:	89a3      	ldrh	r3, [r4, #12]
 8019644:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8019648:	81a3      	strh	r3, [r4, #12]
 801964a:	2300      	movs	r3, #0
 801964c:	6063      	str	r3, [r4, #4]
 801964e:	6923      	ldr	r3, [r4, #16]
 8019650:	6023      	str	r3, [r4, #0]
 8019652:	89a3      	ldrh	r3, [r4, #12]
 8019654:	f043 0308 	orr.w	r3, r3, #8
 8019658:	81a3      	strh	r3, [r4, #12]
 801965a:	6923      	ldr	r3, [r4, #16]
 801965c:	b94b      	cbnz	r3, 8019672 <__swsetup_r+0x9a>
 801965e:	89a3      	ldrh	r3, [r4, #12]
 8019660:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8019664:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8019668:	d003      	beq.n	8019672 <__swsetup_r+0x9a>
 801966a:	4621      	mov	r1, r4
 801966c:	4630      	mov	r0, r6
 801966e:	f001 f87f 	bl	801a770 <__smakebuf_r>
 8019672:	89a0      	ldrh	r0, [r4, #12]
 8019674:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8019678:	f010 0301 	ands.w	r3, r0, #1
 801967c:	d00a      	beq.n	8019694 <__swsetup_r+0xbc>
 801967e:	2300      	movs	r3, #0
 8019680:	60a3      	str	r3, [r4, #8]
 8019682:	6963      	ldr	r3, [r4, #20]
 8019684:	425b      	negs	r3, r3
 8019686:	61a3      	str	r3, [r4, #24]
 8019688:	6923      	ldr	r3, [r4, #16]
 801968a:	b943      	cbnz	r3, 801969e <__swsetup_r+0xc6>
 801968c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8019690:	d1ba      	bne.n	8019608 <__swsetup_r+0x30>
 8019692:	bd70      	pop	{r4, r5, r6, pc}
 8019694:	0781      	lsls	r1, r0, #30
 8019696:	bf58      	it	pl
 8019698:	6963      	ldrpl	r3, [r4, #20]
 801969a:	60a3      	str	r3, [r4, #8]
 801969c:	e7f4      	b.n	8019688 <__swsetup_r+0xb0>
 801969e:	2000      	movs	r0, #0
 80196a0:	e7f7      	b.n	8019692 <__swsetup_r+0xba>
 80196a2:	bf00      	nop
 80196a4:	20000248 	.word	0x20000248
 80196a8:	0801cefc 	.word	0x0801cefc
 80196ac:	0801cf1c 	.word	0x0801cf1c
 80196b0:	0801cedc 	.word	0x0801cedc

080196b4 <quorem>:
 80196b4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80196b8:	6903      	ldr	r3, [r0, #16]
 80196ba:	690c      	ldr	r4, [r1, #16]
 80196bc:	42a3      	cmp	r3, r4
 80196be:	4607      	mov	r7, r0
 80196c0:	f2c0 8081 	blt.w	80197c6 <quorem+0x112>
 80196c4:	3c01      	subs	r4, #1
 80196c6:	f101 0814 	add.w	r8, r1, #20
 80196ca:	f100 0514 	add.w	r5, r0, #20
 80196ce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80196d2:	9301      	str	r3, [sp, #4]
 80196d4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80196d8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80196dc:	3301      	adds	r3, #1
 80196de:	429a      	cmp	r2, r3
 80196e0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80196e4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80196e8:	fbb2 f6f3 	udiv	r6, r2, r3
 80196ec:	d331      	bcc.n	8019752 <quorem+0x9e>
 80196ee:	f04f 0e00 	mov.w	lr, #0
 80196f2:	4640      	mov	r0, r8
 80196f4:	46ac      	mov	ip, r5
 80196f6:	46f2      	mov	sl, lr
 80196f8:	f850 2b04 	ldr.w	r2, [r0], #4
 80196fc:	b293      	uxth	r3, r2
 80196fe:	fb06 e303 	mla	r3, r6, r3, lr
 8019702:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8019706:	b29b      	uxth	r3, r3
 8019708:	ebaa 0303 	sub.w	r3, sl, r3
 801970c:	0c12      	lsrs	r2, r2, #16
 801970e:	f8dc a000 	ldr.w	sl, [ip]
 8019712:	fb06 e202 	mla	r2, r6, r2, lr
 8019716:	fa13 f38a 	uxtah	r3, r3, sl
 801971a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 801971e:	fa1f fa82 	uxth.w	sl, r2
 8019722:	f8dc 2000 	ldr.w	r2, [ip]
 8019726:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 801972a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801972e:	b29b      	uxth	r3, r3
 8019730:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8019734:	4581      	cmp	r9, r0
 8019736:	f84c 3b04 	str.w	r3, [ip], #4
 801973a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 801973e:	d2db      	bcs.n	80196f8 <quorem+0x44>
 8019740:	f855 300b 	ldr.w	r3, [r5, fp]
 8019744:	b92b      	cbnz	r3, 8019752 <quorem+0x9e>
 8019746:	9b01      	ldr	r3, [sp, #4]
 8019748:	3b04      	subs	r3, #4
 801974a:	429d      	cmp	r5, r3
 801974c:	461a      	mov	r2, r3
 801974e:	d32e      	bcc.n	80197ae <quorem+0xfa>
 8019750:	613c      	str	r4, [r7, #16]
 8019752:	4638      	mov	r0, r7
 8019754:	f001 fad2 	bl	801acfc <__mcmp>
 8019758:	2800      	cmp	r0, #0
 801975a:	db24      	blt.n	80197a6 <quorem+0xf2>
 801975c:	3601      	adds	r6, #1
 801975e:	4628      	mov	r0, r5
 8019760:	f04f 0c00 	mov.w	ip, #0
 8019764:	f858 2b04 	ldr.w	r2, [r8], #4
 8019768:	f8d0 e000 	ldr.w	lr, [r0]
 801976c:	b293      	uxth	r3, r2
 801976e:	ebac 0303 	sub.w	r3, ip, r3
 8019772:	0c12      	lsrs	r2, r2, #16
 8019774:	fa13 f38e 	uxtah	r3, r3, lr
 8019778:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 801977c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8019780:	b29b      	uxth	r3, r3
 8019782:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8019786:	45c1      	cmp	r9, r8
 8019788:	f840 3b04 	str.w	r3, [r0], #4
 801978c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8019790:	d2e8      	bcs.n	8019764 <quorem+0xb0>
 8019792:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8019796:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801979a:	b922      	cbnz	r2, 80197a6 <quorem+0xf2>
 801979c:	3b04      	subs	r3, #4
 801979e:	429d      	cmp	r5, r3
 80197a0:	461a      	mov	r2, r3
 80197a2:	d30a      	bcc.n	80197ba <quorem+0x106>
 80197a4:	613c      	str	r4, [r7, #16]
 80197a6:	4630      	mov	r0, r6
 80197a8:	b003      	add	sp, #12
 80197aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80197ae:	6812      	ldr	r2, [r2, #0]
 80197b0:	3b04      	subs	r3, #4
 80197b2:	2a00      	cmp	r2, #0
 80197b4:	d1cc      	bne.n	8019750 <quorem+0x9c>
 80197b6:	3c01      	subs	r4, #1
 80197b8:	e7c7      	b.n	801974a <quorem+0x96>
 80197ba:	6812      	ldr	r2, [r2, #0]
 80197bc:	3b04      	subs	r3, #4
 80197be:	2a00      	cmp	r2, #0
 80197c0:	d1f0      	bne.n	80197a4 <quorem+0xf0>
 80197c2:	3c01      	subs	r4, #1
 80197c4:	e7eb      	b.n	801979e <quorem+0xea>
 80197c6:	2000      	movs	r0, #0
 80197c8:	e7ee      	b.n	80197a8 <quorem+0xf4>
 80197ca:	0000      	movs	r0, r0
 80197cc:	0000      	movs	r0, r0
	...

080197d0 <_dtoa_r>:
 80197d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80197d4:	ed2d 8b02 	vpush	{d8}
 80197d8:	ec57 6b10 	vmov	r6, r7, d0
 80197dc:	b095      	sub	sp, #84	; 0x54
 80197de:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80197e0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80197e4:	9105      	str	r1, [sp, #20]
 80197e6:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80197ea:	4604      	mov	r4, r0
 80197ec:	9209      	str	r2, [sp, #36]	; 0x24
 80197ee:	930f      	str	r3, [sp, #60]	; 0x3c
 80197f0:	b975      	cbnz	r5, 8019810 <_dtoa_r+0x40>
 80197f2:	2010      	movs	r0, #16
 80197f4:	f000 fffc 	bl	801a7f0 <malloc>
 80197f8:	4602      	mov	r2, r0
 80197fa:	6260      	str	r0, [r4, #36]	; 0x24
 80197fc:	b920      	cbnz	r0, 8019808 <_dtoa_r+0x38>
 80197fe:	4bb2      	ldr	r3, [pc, #712]	; (8019ac8 <_dtoa_r+0x2f8>)
 8019800:	21ea      	movs	r1, #234	; 0xea
 8019802:	48b2      	ldr	r0, [pc, #712]	; (8019acc <_dtoa_r+0x2fc>)
 8019804:	f001 fdf4 	bl	801b3f0 <__assert_func>
 8019808:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801980c:	6005      	str	r5, [r0, #0]
 801980e:	60c5      	str	r5, [r0, #12]
 8019810:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8019812:	6819      	ldr	r1, [r3, #0]
 8019814:	b151      	cbz	r1, 801982c <_dtoa_r+0x5c>
 8019816:	685a      	ldr	r2, [r3, #4]
 8019818:	604a      	str	r2, [r1, #4]
 801981a:	2301      	movs	r3, #1
 801981c:	4093      	lsls	r3, r2
 801981e:	608b      	str	r3, [r1, #8]
 8019820:	4620      	mov	r0, r4
 8019822:	f001 f82d 	bl	801a880 <_Bfree>
 8019826:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8019828:	2200      	movs	r2, #0
 801982a:	601a      	str	r2, [r3, #0]
 801982c:	1e3b      	subs	r3, r7, #0
 801982e:	bfb9      	ittee	lt
 8019830:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8019834:	9303      	strlt	r3, [sp, #12]
 8019836:	2300      	movge	r3, #0
 8019838:	f8c8 3000 	strge.w	r3, [r8]
 801983c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8019840:	4ba3      	ldr	r3, [pc, #652]	; (8019ad0 <_dtoa_r+0x300>)
 8019842:	bfbc      	itt	lt
 8019844:	2201      	movlt	r2, #1
 8019846:	f8c8 2000 	strlt.w	r2, [r8]
 801984a:	ea33 0309 	bics.w	r3, r3, r9
 801984e:	d11b      	bne.n	8019888 <_dtoa_r+0xb8>
 8019850:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8019852:	f242 730f 	movw	r3, #9999	; 0x270f
 8019856:	6013      	str	r3, [r2, #0]
 8019858:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801985c:	4333      	orrs	r3, r6
 801985e:	f000 857a 	beq.w	801a356 <_dtoa_r+0xb86>
 8019862:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8019864:	b963      	cbnz	r3, 8019880 <_dtoa_r+0xb0>
 8019866:	4b9b      	ldr	r3, [pc, #620]	; (8019ad4 <_dtoa_r+0x304>)
 8019868:	e024      	b.n	80198b4 <_dtoa_r+0xe4>
 801986a:	4b9b      	ldr	r3, [pc, #620]	; (8019ad8 <_dtoa_r+0x308>)
 801986c:	9300      	str	r3, [sp, #0]
 801986e:	3308      	adds	r3, #8
 8019870:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8019872:	6013      	str	r3, [r2, #0]
 8019874:	9800      	ldr	r0, [sp, #0]
 8019876:	b015      	add	sp, #84	; 0x54
 8019878:	ecbd 8b02 	vpop	{d8}
 801987c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019880:	4b94      	ldr	r3, [pc, #592]	; (8019ad4 <_dtoa_r+0x304>)
 8019882:	9300      	str	r3, [sp, #0]
 8019884:	3303      	adds	r3, #3
 8019886:	e7f3      	b.n	8019870 <_dtoa_r+0xa0>
 8019888:	ed9d 7b02 	vldr	d7, [sp, #8]
 801988c:	2200      	movs	r2, #0
 801988e:	ec51 0b17 	vmov	r0, r1, d7
 8019892:	2300      	movs	r3, #0
 8019894:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8019898:	f7e7 f916 	bl	8000ac8 <__aeabi_dcmpeq>
 801989c:	4680      	mov	r8, r0
 801989e:	b158      	cbz	r0, 80198b8 <_dtoa_r+0xe8>
 80198a0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80198a2:	2301      	movs	r3, #1
 80198a4:	6013      	str	r3, [r2, #0]
 80198a6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80198a8:	2b00      	cmp	r3, #0
 80198aa:	f000 8551 	beq.w	801a350 <_dtoa_r+0xb80>
 80198ae:	488b      	ldr	r0, [pc, #556]	; (8019adc <_dtoa_r+0x30c>)
 80198b0:	6018      	str	r0, [r3, #0]
 80198b2:	1e43      	subs	r3, r0, #1
 80198b4:	9300      	str	r3, [sp, #0]
 80198b6:	e7dd      	b.n	8019874 <_dtoa_r+0xa4>
 80198b8:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80198bc:	aa12      	add	r2, sp, #72	; 0x48
 80198be:	a913      	add	r1, sp, #76	; 0x4c
 80198c0:	4620      	mov	r0, r4
 80198c2:	f001 fabf 	bl	801ae44 <__d2b>
 80198c6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80198ca:	4683      	mov	fp, r0
 80198cc:	2d00      	cmp	r5, #0
 80198ce:	d07c      	beq.n	80199ca <_dtoa_r+0x1fa>
 80198d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80198d2:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 80198d6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80198da:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 80198de:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80198e2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80198e6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80198ea:	4b7d      	ldr	r3, [pc, #500]	; (8019ae0 <_dtoa_r+0x310>)
 80198ec:	2200      	movs	r2, #0
 80198ee:	4630      	mov	r0, r6
 80198f0:	4639      	mov	r1, r7
 80198f2:	f7e6 fcc9 	bl	8000288 <__aeabi_dsub>
 80198f6:	a36e      	add	r3, pc, #440	; (adr r3, 8019ab0 <_dtoa_r+0x2e0>)
 80198f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80198fc:	f7e6 fe7c 	bl	80005f8 <__aeabi_dmul>
 8019900:	a36d      	add	r3, pc, #436	; (adr r3, 8019ab8 <_dtoa_r+0x2e8>)
 8019902:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019906:	f7e6 fcc1 	bl	800028c <__adddf3>
 801990a:	4606      	mov	r6, r0
 801990c:	4628      	mov	r0, r5
 801990e:	460f      	mov	r7, r1
 8019910:	f7e6 fe08 	bl	8000524 <__aeabi_i2d>
 8019914:	a36a      	add	r3, pc, #424	; (adr r3, 8019ac0 <_dtoa_r+0x2f0>)
 8019916:	e9d3 2300 	ldrd	r2, r3, [r3]
 801991a:	f7e6 fe6d 	bl	80005f8 <__aeabi_dmul>
 801991e:	4602      	mov	r2, r0
 8019920:	460b      	mov	r3, r1
 8019922:	4630      	mov	r0, r6
 8019924:	4639      	mov	r1, r7
 8019926:	f7e6 fcb1 	bl	800028c <__adddf3>
 801992a:	4606      	mov	r6, r0
 801992c:	460f      	mov	r7, r1
 801992e:	f7e7 f913 	bl	8000b58 <__aeabi_d2iz>
 8019932:	2200      	movs	r2, #0
 8019934:	4682      	mov	sl, r0
 8019936:	2300      	movs	r3, #0
 8019938:	4630      	mov	r0, r6
 801993a:	4639      	mov	r1, r7
 801993c:	f7e7 f8ce 	bl	8000adc <__aeabi_dcmplt>
 8019940:	b148      	cbz	r0, 8019956 <_dtoa_r+0x186>
 8019942:	4650      	mov	r0, sl
 8019944:	f7e6 fdee 	bl	8000524 <__aeabi_i2d>
 8019948:	4632      	mov	r2, r6
 801994a:	463b      	mov	r3, r7
 801994c:	f7e7 f8bc 	bl	8000ac8 <__aeabi_dcmpeq>
 8019950:	b908      	cbnz	r0, 8019956 <_dtoa_r+0x186>
 8019952:	f10a 3aff 	add.w	sl, sl, #4294967295
 8019956:	f1ba 0f16 	cmp.w	sl, #22
 801995a:	d854      	bhi.n	8019a06 <_dtoa_r+0x236>
 801995c:	4b61      	ldr	r3, [pc, #388]	; (8019ae4 <_dtoa_r+0x314>)
 801995e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8019962:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019966:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801996a:	f7e7 f8b7 	bl	8000adc <__aeabi_dcmplt>
 801996e:	2800      	cmp	r0, #0
 8019970:	d04b      	beq.n	8019a0a <_dtoa_r+0x23a>
 8019972:	f10a 3aff 	add.w	sl, sl, #4294967295
 8019976:	2300      	movs	r3, #0
 8019978:	930e      	str	r3, [sp, #56]	; 0x38
 801997a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801997c:	1b5d      	subs	r5, r3, r5
 801997e:	1e6b      	subs	r3, r5, #1
 8019980:	9304      	str	r3, [sp, #16]
 8019982:	bf43      	ittte	mi
 8019984:	2300      	movmi	r3, #0
 8019986:	f1c5 0801 	rsbmi	r8, r5, #1
 801998a:	9304      	strmi	r3, [sp, #16]
 801998c:	f04f 0800 	movpl.w	r8, #0
 8019990:	f1ba 0f00 	cmp.w	sl, #0
 8019994:	db3b      	blt.n	8019a0e <_dtoa_r+0x23e>
 8019996:	9b04      	ldr	r3, [sp, #16]
 8019998:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 801999c:	4453      	add	r3, sl
 801999e:	9304      	str	r3, [sp, #16]
 80199a0:	2300      	movs	r3, #0
 80199a2:	9306      	str	r3, [sp, #24]
 80199a4:	9b05      	ldr	r3, [sp, #20]
 80199a6:	2b09      	cmp	r3, #9
 80199a8:	d869      	bhi.n	8019a7e <_dtoa_r+0x2ae>
 80199aa:	2b05      	cmp	r3, #5
 80199ac:	bfc4      	itt	gt
 80199ae:	3b04      	subgt	r3, #4
 80199b0:	9305      	strgt	r3, [sp, #20]
 80199b2:	9b05      	ldr	r3, [sp, #20]
 80199b4:	f1a3 0302 	sub.w	r3, r3, #2
 80199b8:	bfcc      	ite	gt
 80199ba:	2500      	movgt	r5, #0
 80199bc:	2501      	movle	r5, #1
 80199be:	2b03      	cmp	r3, #3
 80199c0:	d869      	bhi.n	8019a96 <_dtoa_r+0x2c6>
 80199c2:	e8df f003 	tbb	[pc, r3]
 80199c6:	4e2c      	.short	0x4e2c
 80199c8:	5a4c      	.short	0x5a4c
 80199ca:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 80199ce:	441d      	add	r5, r3
 80199d0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80199d4:	2b20      	cmp	r3, #32
 80199d6:	bfc1      	itttt	gt
 80199d8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80199dc:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80199e0:	fa09 f303 	lslgt.w	r3, r9, r3
 80199e4:	fa26 f000 	lsrgt.w	r0, r6, r0
 80199e8:	bfda      	itte	le
 80199ea:	f1c3 0320 	rsble	r3, r3, #32
 80199ee:	fa06 f003 	lslle.w	r0, r6, r3
 80199f2:	4318      	orrgt	r0, r3
 80199f4:	f7e6 fd86 	bl	8000504 <__aeabi_ui2d>
 80199f8:	2301      	movs	r3, #1
 80199fa:	4606      	mov	r6, r0
 80199fc:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8019a00:	3d01      	subs	r5, #1
 8019a02:	9310      	str	r3, [sp, #64]	; 0x40
 8019a04:	e771      	b.n	80198ea <_dtoa_r+0x11a>
 8019a06:	2301      	movs	r3, #1
 8019a08:	e7b6      	b.n	8019978 <_dtoa_r+0x1a8>
 8019a0a:	900e      	str	r0, [sp, #56]	; 0x38
 8019a0c:	e7b5      	b.n	801997a <_dtoa_r+0x1aa>
 8019a0e:	f1ca 0300 	rsb	r3, sl, #0
 8019a12:	9306      	str	r3, [sp, #24]
 8019a14:	2300      	movs	r3, #0
 8019a16:	eba8 080a 	sub.w	r8, r8, sl
 8019a1a:	930d      	str	r3, [sp, #52]	; 0x34
 8019a1c:	e7c2      	b.n	80199a4 <_dtoa_r+0x1d4>
 8019a1e:	2300      	movs	r3, #0
 8019a20:	9308      	str	r3, [sp, #32]
 8019a22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019a24:	2b00      	cmp	r3, #0
 8019a26:	dc39      	bgt.n	8019a9c <_dtoa_r+0x2cc>
 8019a28:	f04f 0901 	mov.w	r9, #1
 8019a2c:	f8cd 9004 	str.w	r9, [sp, #4]
 8019a30:	464b      	mov	r3, r9
 8019a32:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8019a36:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8019a38:	2200      	movs	r2, #0
 8019a3a:	6042      	str	r2, [r0, #4]
 8019a3c:	2204      	movs	r2, #4
 8019a3e:	f102 0614 	add.w	r6, r2, #20
 8019a42:	429e      	cmp	r6, r3
 8019a44:	6841      	ldr	r1, [r0, #4]
 8019a46:	d92f      	bls.n	8019aa8 <_dtoa_r+0x2d8>
 8019a48:	4620      	mov	r0, r4
 8019a4a:	f000 fed9 	bl	801a800 <_Balloc>
 8019a4e:	9000      	str	r0, [sp, #0]
 8019a50:	2800      	cmp	r0, #0
 8019a52:	d14b      	bne.n	8019aec <_dtoa_r+0x31c>
 8019a54:	4b24      	ldr	r3, [pc, #144]	; (8019ae8 <_dtoa_r+0x318>)
 8019a56:	4602      	mov	r2, r0
 8019a58:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8019a5c:	e6d1      	b.n	8019802 <_dtoa_r+0x32>
 8019a5e:	2301      	movs	r3, #1
 8019a60:	e7de      	b.n	8019a20 <_dtoa_r+0x250>
 8019a62:	2300      	movs	r3, #0
 8019a64:	9308      	str	r3, [sp, #32]
 8019a66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019a68:	eb0a 0903 	add.w	r9, sl, r3
 8019a6c:	f109 0301 	add.w	r3, r9, #1
 8019a70:	2b01      	cmp	r3, #1
 8019a72:	9301      	str	r3, [sp, #4]
 8019a74:	bfb8      	it	lt
 8019a76:	2301      	movlt	r3, #1
 8019a78:	e7dd      	b.n	8019a36 <_dtoa_r+0x266>
 8019a7a:	2301      	movs	r3, #1
 8019a7c:	e7f2      	b.n	8019a64 <_dtoa_r+0x294>
 8019a7e:	2501      	movs	r5, #1
 8019a80:	2300      	movs	r3, #0
 8019a82:	9305      	str	r3, [sp, #20]
 8019a84:	9508      	str	r5, [sp, #32]
 8019a86:	f04f 39ff 	mov.w	r9, #4294967295
 8019a8a:	2200      	movs	r2, #0
 8019a8c:	f8cd 9004 	str.w	r9, [sp, #4]
 8019a90:	2312      	movs	r3, #18
 8019a92:	9209      	str	r2, [sp, #36]	; 0x24
 8019a94:	e7cf      	b.n	8019a36 <_dtoa_r+0x266>
 8019a96:	2301      	movs	r3, #1
 8019a98:	9308      	str	r3, [sp, #32]
 8019a9a:	e7f4      	b.n	8019a86 <_dtoa_r+0x2b6>
 8019a9c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8019aa0:	f8cd 9004 	str.w	r9, [sp, #4]
 8019aa4:	464b      	mov	r3, r9
 8019aa6:	e7c6      	b.n	8019a36 <_dtoa_r+0x266>
 8019aa8:	3101      	adds	r1, #1
 8019aaa:	6041      	str	r1, [r0, #4]
 8019aac:	0052      	lsls	r2, r2, #1
 8019aae:	e7c6      	b.n	8019a3e <_dtoa_r+0x26e>
 8019ab0:	636f4361 	.word	0x636f4361
 8019ab4:	3fd287a7 	.word	0x3fd287a7
 8019ab8:	8b60c8b3 	.word	0x8b60c8b3
 8019abc:	3fc68a28 	.word	0x3fc68a28
 8019ac0:	509f79fb 	.word	0x509f79fb
 8019ac4:	3fd34413 	.word	0x3fd34413
 8019ac8:	0801ce55 	.word	0x0801ce55
 8019acc:	0801ce6c 	.word	0x0801ce6c
 8019ad0:	7ff00000 	.word	0x7ff00000
 8019ad4:	0801ce51 	.word	0x0801ce51
 8019ad8:	0801ce48 	.word	0x0801ce48
 8019adc:	0801ce25 	.word	0x0801ce25
 8019ae0:	3ff80000 	.word	0x3ff80000
 8019ae4:	0801cfc8 	.word	0x0801cfc8
 8019ae8:	0801cecb 	.word	0x0801cecb
 8019aec:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8019aee:	9a00      	ldr	r2, [sp, #0]
 8019af0:	601a      	str	r2, [r3, #0]
 8019af2:	9b01      	ldr	r3, [sp, #4]
 8019af4:	2b0e      	cmp	r3, #14
 8019af6:	f200 80ad 	bhi.w	8019c54 <_dtoa_r+0x484>
 8019afa:	2d00      	cmp	r5, #0
 8019afc:	f000 80aa 	beq.w	8019c54 <_dtoa_r+0x484>
 8019b00:	f1ba 0f00 	cmp.w	sl, #0
 8019b04:	dd36      	ble.n	8019b74 <_dtoa_r+0x3a4>
 8019b06:	4ac3      	ldr	r2, [pc, #780]	; (8019e14 <_dtoa_r+0x644>)
 8019b08:	f00a 030f 	and.w	r3, sl, #15
 8019b0c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8019b10:	ed93 7b00 	vldr	d7, [r3]
 8019b14:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8019b18:	ea4f 172a 	mov.w	r7, sl, asr #4
 8019b1c:	eeb0 8a47 	vmov.f32	s16, s14
 8019b20:	eef0 8a67 	vmov.f32	s17, s15
 8019b24:	d016      	beq.n	8019b54 <_dtoa_r+0x384>
 8019b26:	4bbc      	ldr	r3, [pc, #752]	; (8019e18 <_dtoa_r+0x648>)
 8019b28:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8019b2c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8019b30:	f7e6 fe8c 	bl	800084c <__aeabi_ddiv>
 8019b34:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8019b38:	f007 070f 	and.w	r7, r7, #15
 8019b3c:	2503      	movs	r5, #3
 8019b3e:	4eb6      	ldr	r6, [pc, #728]	; (8019e18 <_dtoa_r+0x648>)
 8019b40:	b957      	cbnz	r7, 8019b58 <_dtoa_r+0x388>
 8019b42:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8019b46:	ec53 2b18 	vmov	r2, r3, d8
 8019b4a:	f7e6 fe7f 	bl	800084c <__aeabi_ddiv>
 8019b4e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8019b52:	e029      	b.n	8019ba8 <_dtoa_r+0x3d8>
 8019b54:	2502      	movs	r5, #2
 8019b56:	e7f2      	b.n	8019b3e <_dtoa_r+0x36e>
 8019b58:	07f9      	lsls	r1, r7, #31
 8019b5a:	d508      	bpl.n	8019b6e <_dtoa_r+0x39e>
 8019b5c:	ec51 0b18 	vmov	r0, r1, d8
 8019b60:	e9d6 2300 	ldrd	r2, r3, [r6]
 8019b64:	f7e6 fd48 	bl	80005f8 <__aeabi_dmul>
 8019b68:	ec41 0b18 	vmov	d8, r0, r1
 8019b6c:	3501      	adds	r5, #1
 8019b6e:	107f      	asrs	r7, r7, #1
 8019b70:	3608      	adds	r6, #8
 8019b72:	e7e5      	b.n	8019b40 <_dtoa_r+0x370>
 8019b74:	f000 80a6 	beq.w	8019cc4 <_dtoa_r+0x4f4>
 8019b78:	f1ca 0600 	rsb	r6, sl, #0
 8019b7c:	4ba5      	ldr	r3, [pc, #660]	; (8019e14 <_dtoa_r+0x644>)
 8019b7e:	4fa6      	ldr	r7, [pc, #664]	; (8019e18 <_dtoa_r+0x648>)
 8019b80:	f006 020f 	and.w	r2, r6, #15
 8019b84:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8019b88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019b8c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8019b90:	f7e6 fd32 	bl	80005f8 <__aeabi_dmul>
 8019b94:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8019b98:	1136      	asrs	r6, r6, #4
 8019b9a:	2300      	movs	r3, #0
 8019b9c:	2502      	movs	r5, #2
 8019b9e:	2e00      	cmp	r6, #0
 8019ba0:	f040 8085 	bne.w	8019cae <_dtoa_r+0x4de>
 8019ba4:	2b00      	cmp	r3, #0
 8019ba6:	d1d2      	bne.n	8019b4e <_dtoa_r+0x37e>
 8019ba8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8019baa:	2b00      	cmp	r3, #0
 8019bac:	f000 808c 	beq.w	8019cc8 <_dtoa_r+0x4f8>
 8019bb0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8019bb4:	4b99      	ldr	r3, [pc, #612]	; (8019e1c <_dtoa_r+0x64c>)
 8019bb6:	2200      	movs	r2, #0
 8019bb8:	4630      	mov	r0, r6
 8019bba:	4639      	mov	r1, r7
 8019bbc:	f7e6 ff8e 	bl	8000adc <__aeabi_dcmplt>
 8019bc0:	2800      	cmp	r0, #0
 8019bc2:	f000 8081 	beq.w	8019cc8 <_dtoa_r+0x4f8>
 8019bc6:	9b01      	ldr	r3, [sp, #4]
 8019bc8:	2b00      	cmp	r3, #0
 8019bca:	d07d      	beq.n	8019cc8 <_dtoa_r+0x4f8>
 8019bcc:	f1b9 0f00 	cmp.w	r9, #0
 8019bd0:	dd3c      	ble.n	8019c4c <_dtoa_r+0x47c>
 8019bd2:	f10a 33ff 	add.w	r3, sl, #4294967295
 8019bd6:	9307      	str	r3, [sp, #28]
 8019bd8:	2200      	movs	r2, #0
 8019bda:	4b91      	ldr	r3, [pc, #580]	; (8019e20 <_dtoa_r+0x650>)
 8019bdc:	4630      	mov	r0, r6
 8019bde:	4639      	mov	r1, r7
 8019be0:	f7e6 fd0a 	bl	80005f8 <__aeabi_dmul>
 8019be4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8019be8:	3501      	adds	r5, #1
 8019bea:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8019bee:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8019bf2:	4628      	mov	r0, r5
 8019bf4:	f7e6 fc96 	bl	8000524 <__aeabi_i2d>
 8019bf8:	4632      	mov	r2, r6
 8019bfa:	463b      	mov	r3, r7
 8019bfc:	f7e6 fcfc 	bl	80005f8 <__aeabi_dmul>
 8019c00:	4b88      	ldr	r3, [pc, #544]	; (8019e24 <_dtoa_r+0x654>)
 8019c02:	2200      	movs	r2, #0
 8019c04:	f7e6 fb42 	bl	800028c <__adddf3>
 8019c08:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8019c0c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8019c10:	9303      	str	r3, [sp, #12]
 8019c12:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8019c14:	2b00      	cmp	r3, #0
 8019c16:	d15c      	bne.n	8019cd2 <_dtoa_r+0x502>
 8019c18:	4b83      	ldr	r3, [pc, #524]	; (8019e28 <_dtoa_r+0x658>)
 8019c1a:	2200      	movs	r2, #0
 8019c1c:	4630      	mov	r0, r6
 8019c1e:	4639      	mov	r1, r7
 8019c20:	f7e6 fb32 	bl	8000288 <__aeabi_dsub>
 8019c24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8019c28:	4606      	mov	r6, r0
 8019c2a:	460f      	mov	r7, r1
 8019c2c:	f7e6 ff74 	bl	8000b18 <__aeabi_dcmpgt>
 8019c30:	2800      	cmp	r0, #0
 8019c32:	f040 8296 	bne.w	801a162 <_dtoa_r+0x992>
 8019c36:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8019c3a:	4630      	mov	r0, r6
 8019c3c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8019c40:	4639      	mov	r1, r7
 8019c42:	f7e6 ff4b 	bl	8000adc <__aeabi_dcmplt>
 8019c46:	2800      	cmp	r0, #0
 8019c48:	f040 8288 	bne.w	801a15c <_dtoa_r+0x98c>
 8019c4c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8019c50:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8019c54:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8019c56:	2b00      	cmp	r3, #0
 8019c58:	f2c0 8158 	blt.w	8019f0c <_dtoa_r+0x73c>
 8019c5c:	f1ba 0f0e 	cmp.w	sl, #14
 8019c60:	f300 8154 	bgt.w	8019f0c <_dtoa_r+0x73c>
 8019c64:	4b6b      	ldr	r3, [pc, #428]	; (8019e14 <_dtoa_r+0x644>)
 8019c66:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8019c6a:	e9d3 8900 	ldrd	r8, r9, [r3]
 8019c6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019c70:	2b00      	cmp	r3, #0
 8019c72:	f280 80e3 	bge.w	8019e3c <_dtoa_r+0x66c>
 8019c76:	9b01      	ldr	r3, [sp, #4]
 8019c78:	2b00      	cmp	r3, #0
 8019c7a:	f300 80df 	bgt.w	8019e3c <_dtoa_r+0x66c>
 8019c7e:	f040 826d 	bne.w	801a15c <_dtoa_r+0x98c>
 8019c82:	4b69      	ldr	r3, [pc, #420]	; (8019e28 <_dtoa_r+0x658>)
 8019c84:	2200      	movs	r2, #0
 8019c86:	4640      	mov	r0, r8
 8019c88:	4649      	mov	r1, r9
 8019c8a:	f7e6 fcb5 	bl	80005f8 <__aeabi_dmul>
 8019c8e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8019c92:	f7e6 ff37 	bl	8000b04 <__aeabi_dcmpge>
 8019c96:	9e01      	ldr	r6, [sp, #4]
 8019c98:	4637      	mov	r7, r6
 8019c9a:	2800      	cmp	r0, #0
 8019c9c:	f040 8243 	bne.w	801a126 <_dtoa_r+0x956>
 8019ca0:	9d00      	ldr	r5, [sp, #0]
 8019ca2:	2331      	movs	r3, #49	; 0x31
 8019ca4:	f805 3b01 	strb.w	r3, [r5], #1
 8019ca8:	f10a 0a01 	add.w	sl, sl, #1
 8019cac:	e23f      	b.n	801a12e <_dtoa_r+0x95e>
 8019cae:	07f2      	lsls	r2, r6, #31
 8019cb0:	d505      	bpl.n	8019cbe <_dtoa_r+0x4ee>
 8019cb2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8019cb6:	f7e6 fc9f 	bl	80005f8 <__aeabi_dmul>
 8019cba:	3501      	adds	r5, #1
 8019cbc:	2301      	movs	r3, #1
 8019cbe:	1076      	asrs	r6, r6, #1
 8019cc0:	3708      	adds	r7, #8
 8019cc2:	e76c      	b.n	8019b9e <_dtoa_r+0x3ce>
 8019cc4:	2502      	movs	r5, #2
 8019cc6:	e76f      	b.n	8019ba8 <_dtoa_r+0x3d8>
 8019cc8:	9b01      	ldr	r3, [sp, #4]
 8019cca:	f8cd a01c 	str.w	sl, [sp, #28]
 8019cce:	930c      	str	r3, [sp, #48]	; 0x30
 8019cd0:	e78d      	b.n	8019bee <_dtoa_r+0x41e>
 8019cd2:	9900      	ldr	r1, [sp, #0]
 8019cd4:	980c      	ldr	r0, [sp, #48]	; 0x30
 8019cd6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8019cd8:	4b4e      	ldr	r3, [pc, #312]	; (8019e14 <_dtoa_r+0x644>)
 8019cda:	ed9d 7b02 	vldr	d7, [sp, #8]
 8019cde:	4401      	add	r1, r0
 8019ce0:	9102      	str	r1, [sp, #8]
 8019ce2:	9908      	ldr	r1, [sp, #32]
 8019ce4:	eeb0 8a47 	vmov.f32	s16, s14
 8019ce8:	eef0 8a67 	vmov.f32	s17, s15
 8019cec:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8019cf0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8019cf4:	2900      	cmp	r1, #0
 8019cf6:	d045      	beq.n	8019d84 <_dtoa_r+0x5b4>
 8019cf8:	494c      	ldr	r1, [pc, #304]	; (8019e2c <_dtoa_r+0x65c>)
 8019cfa:	2000      	movs	r0, #0
 8019cfc:	f7e6 fda6 	bl	800084c <__aeabi_ddiv>
 8019d00:	ec53 2b18 	vmov	r2, r3, d8
 8019d04:	f7e6 fac0 	bl	8000288 <__aeabi_dsub>
 8019d08:	9d00      	ldr	r5, [sp, #0]
 8019d0a:	ec41 0b18 	vmov	d8, r0, r1
 8019d0e:	4639      	mov	r1, r7
 8019d10:	4630      	mov	r0, r6
 8019d12:	f7e6 ff21 	bl	8000b58 <__aeabi_d2iz>
 8019d16:	900c      	str	r0, [sp, #48]	; 0x30
 8019d18:	f7e6 fc04 	bl	8000524 <__aeabi_i2d>
 8019d1c:	4602      	mov	r2, r0
 8019d1e:	460b      	mov	r3, r1
 8019d20:	4630      	mov	r0, r6
 8019d22:	4639      	mov	r1, r7
 8019d24:	f7e6 fab0 	bl	8000288 <__aeabi_dsub>
 8019d28:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8019d2a:	3330      	adds	r3, #48	; 0x30
 8019d2c:	f805 3b01 	strb.w	r3, [r5], #1
 8019d30:	ec53 2b18 	vmov	r2, r3, d8
 8019d34:	4606      	mov	r6, r0
 8019d36:	460f      	mov	r7, r1
 8019d38:	f7e6 fed0 	bl	8000adc <__aeabi_dcmplt>
 8019d3c:	2800      	cmp	r0, #0
 8019d3e:	d165      	bne.n	8019e0c <_dtoa_r+0x63c>
 8019d40:	4632      	mov	r2, r6
 8019d42:	463b      	mov	r3, r7
 8019d44:	4935      	ldr	r1, [pc, #212]	; (8019e1c <_dtoa_r+0x64c>)
 8019d46:	2000      	movs	r0, #0
 8019d48:	f7e6 fa9e 	bl	8000288 <__aeabi_dsub>
 8019d4c:	ec53 2b18 	vmov	r2, r3, d8
 8019d50:	f7e6 fec4 	bl	8000adc <__aeabi_dcmplt>
 8019d54:	2800      	cmp	r0, #0
 8019d56:	f040 80b9 	bne.w	8019ecc <_dtoa_r+0x6fc>
 8019d5a:	9b02      	ldr	r3, [sp, #8]
 8019d5c:	429d      	cmp	r5, r3
 8019d5e:	f43f af75 	beq.w	8019c4c <_dtoa_r+0x47c>
 8019d62:	4b2f      	ldr	r3, [pc, #188]	; (8019e20 <_dtoa_r+0x650>)
 8019d64:	ec51 0b18 	vmov	r0, r1, d8
 8019d68:	2200      	movs	r2, #0
 8019d6a:	f7e6 fc45 	bl	80005f8 <__aeabi_dmul>
 8019d6e:	4b2c      	ldr	r3, [pc, #176]	; (8019e20 <_dtoa_r+0x650>)
 8019d70:	ec41 0b18 	vmov	d8, r0, r1
 8019d74:	2200      	movs	r2, #0
 8019d76:	4630      	mov	r0, r6
 8019d78:	4639      	mov	r1, r7
 8019d7a:	f7e6 fc3d 	bl	80005f8 <__aeabi_dmul>
 8019d7e:	4606      	mov	r6, r0
 8019d80:	460f      	mov	r7, r1
 8019d82:	e7c4      	b.n	8019d0e <_dtoa_r+0x53e>
 8019d84:	ec51 0b17 	vmov	r0, r1, d7
 8019d88:	f7e6 fc36 	bl	80005f8 <__aeabi_dmul>
 8019d8c:	9b02      	ldr	r3, [sp, #8]
 8019d8e:	9d00      	ldr	r5, [sp, #0]
 8019d90:	930c      	str	r3, [sp, #48]	; 0x30
 8019d92:	ec41 0b18 	vmov	d8, r0, r1
 8019d96:	4639      	mov	r1, r7
 8019d98:	4630      	mov	r0, r6
 8019d9a:	f7e6 fedd 	bl	8000b58 <__aeabi_d2iz>
 8019d9e:	9011      	str	r0, [sp, #68]	; 0x44
 8019da0:	f7e6 fbc0 	bl	8000524 <__aeabi_i2d>
 8019da4:	4602      	mov	r2, r0
 8019da6:	460b      	mov	r3, r1
 8019da8:	4630      	mov	r0, r6
 8019daa:	4639      	mov	r1, r7
 8019dac:	f7e6 fa6c 	bl	8000288 <__aeabi_dsub>
 8019db0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8019db2:	3330      	adds	r3, #48	; 0x30
 8019db4:	f805 3b01 	strb.w	r3, [r5], #1
 8019db8:	9b02      	ldr	r3, [sp, #8]
 8019dba:	429d      	cmp	r5, r3
 8019dbc:	4606      	mov	r6, r0
 8019dbe:	460f      	mov	r7, r1
 8019dc0:	f04f 0200 	mov.w	r2, #0
 8019dc4:	d134      	bne.n	8019e30 <_dtoa_r+0x660>
 8019dc6:	4b19      	ldr	r3, [pc, #100]	; (8019e2c <_dtoa_r+0x65c>)
 8019dc8:	ec51 0b18 	vmov	r0, r1, d8
 8019dcc:	f7e6 fa5e 	bl	800028c <__adddf3>
 8019dd0:	4602      	mov	r2, r0
 8019dd2:	460b      	mov	r3, r1
 8019dd4:	4630      	mov	r0, r6
 8019dd6:	4639      	mov	r1, r7
 8019dd8:	f7e6 fe9e 	bl	8000b18 <__aeabi_dcmpgt>
 8019ddc:	2800      	cmp	r0, #0
 8019dde:	d175      	bne.n	8019ecc <_dtoa_r+0x6fc>
 8019de0:	ec53 2b18 	vmov	r2, r3, d8
 8019de4:	4911      	ldr	r1, [pc, #68]	; (8019e2c <_dtoa_r+0x65c>)
 8019de6:	2000      	movs	r0, #0
 8019de8:	f7e6 fa4e 	bl	8000288 <__aeabi_dsub>
 8019dec:	4602      	mov	r2, r0
 8019dee:	460b      	mov	r3, r1
 8019df0:	4630      	mov	r0, r6
 8019df2:	4639      	mov	r1, r7
 8019df4:	f7e6 fe72 	bl	8000adc <__aeabi_dcmplt>
 8019df8:	2800      	cmp	r0, #0
 8019dfa:	f43f af27 	beq.w	8019c4c <_dtoa_r+0x47c>
 8019dfe:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8019e00:	1e6b      	subs	r3, r5, #1
 8019e02:	930c      	str	r3, [sp, #48]	; 0x30
 8019e04:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8019e08:	2b30      	cmp	r3, #48	; 0x30
 8019e0a:	d0f8      	beq.n	8019dfe <_dtoa_r+0x62e>
 8019e0c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8019e10:	e04a      	b.n	8019ea8 <_dtoa_r+0x6d8>
 8019e12:	bf00      	nop
 8019e14:	0801cfc8 	.word	0x0801cfc8
 8019e18:	0801cfa0 	.word	0x0801cfa0
 8019e1c:	3ff00000 	.word	0x3ff00000
 8019e20:	40240000 	.word	0x40240000
 8019e24:	401c0000 	.word	0x401c0000
 8019e28:	40140000 	.word	0x40140000
 8019e2c:	3fe00000 	.word	0x3fe00000
 8019e30:	4baf      	ldr	r3, [pc, #700]	; (801a0f0 <_dtoa_r+0x920>)
 8019e32:	f7e6 fbe1 	bl	80005f8 <__aeabi_dmul>
 8019e36:	4606      	mov	r6, r0
 8019e38:	460f      	mov	r7, r1
 8019e3a:	e7ac      	b.n	8019d96 <_dtoa_r+0x5c6>
 8019e3c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8019e40:	9d00      	ldr	r5, [sp, #0]
 8019e42:	4642      	mov	r2, r8
 8019e44:	464b      	mov	r3, r9
 8019e46:	4630      	mov	r0, r6
 8019e48:	4639      	mov	r1, r7
 8019e4a:	f7e6 fcff 	bl	800084c <__aeabi_ddiv>
 8019e4e:	f7e6 fe83 	bl	8000b58 <__aeabi_d2iz>
 8019e52:	9002      	str	r0, [sp, #8]
 8019e54:	f7e6 fb66 	bl	8000524 <__aeabi_i2d>
 8019e58:	4642      	mov	r2, r8
 8019e5a:	464b      	mov	r3, r9
 8019e5c:	f7e6 fbcc 	bl	80005f8 <__aeabi_dmul>
 8019e60:	4602      	mov	r2, r0
 8019e62:	460b      	mov	r3, r1
 8019e64:	4630      	mov	r0, r6
 8019e66:	4639      	mov	r1, r7
 8019e68:	f7e6 fa0e 	bl	8000288 <__aeabi_dsub>
 8019e6c:	9e02      	ldr	r6, [sp, #8]
 8019e6e:	9f01      	ldr	r7, [sp, #4]
 8019e70:	3630      	adds	r6, #48	; 0x30
 8019e72:	f805 6b01 	strb.w	r6, [r5], #1
 8019e76:	9e00      	ldr	r6, [sp, #0]
 8019e78:	1bae      	subs	r6, r5, r6
 8019e7a:	42b7      	cmp	r7, r6
 8019e7c:	4602      	mov	r2, r0
 8019e7e:	460b      	mov	r3, r1
 8019e80:	d137      	bne.n	8019ef2 <_dtoa_r+0x722>
 8019e82:	f7e6 fa03 	bl	800028c <__adddf3>
 8019e86:	4642      	mov	r2, r8
 8019e88:	464b      	mov	r3, r9
 8019e8a:	4606      	mov	r6, r0
 8019e8c:	460f      	mov	r7, r1
 8019e8e:	f7e6 fe43 	bl	8000b18 <__aeabi_dcmpgt>
 8019e92:	b9c8      	cbnz	r0, 8019ec8 <_dtoa_r+0x6f8>
 8019e94:	4642      	mov	r2, r8
 8019e96:	464b      	mov	r3, r9
 8019e98:	4630      	mov	r0, r6
 8019e9a:	4639      	mov	r1, r7
 8019e9c:	f7e6 fe14 	bl	8000ac8 <__aeabi_dcmpeq>
 8019ea0:	b110      	cbz	r0, 8019ea8 <_dtoa_r+0x6d8>
 8019ea2:	9b02      	ldr	r3, [sp, #8]
 8019ea4:	07d9      	lsls	r1, r3, #31
 8019ea6:	d40f      	bmi.n	8019ec8 <_dtoa_r+0x6f8>
 8019ea8:	4620      	mov	r0, r4
 8019eaa:	4659      	mov	r1, fp
 8019eac:	f000 fce8 	bl	801a880 <_Bfree>
 8019eb0:	2300      	movs	r3, #0
 8019eb2:	702b      	strb	r3, [r5, #0]
 8019eb4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8019eb6:	f10a 0001 	add.w	r0, sl, #1
 8019eba:	6018      	str	r0, [r3, #0]
 8019ebc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8019ebe:	2b00      	cmp	r3, #0
 8019ec0:	f43f acd8 	beq.w	8019874 <_dtoa_r+0xa4>
 8019ec4:	601d      	str	r5, [r3, #0]
 8019ec6:	e4d5      	b.n	8019874 <_dtoa_r+0xa4>
 8019ec8:	f8cd a01c 	str.w	sl, [sp, #28]
 8019ecc:	462b      	mov	r3, r5
 8019ece:	461d      	mov	r5, r3
 8019ed0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8019ed4:	2a39      	cmp	r2, #57	; 0x39
 8019ed6:	d108      	bne.n	8019eea <_dtoa_r+0x71a>
 8019ed8:	9a00      	ldr	r2, [sp, #0]
 8019eda:	429a      	cmp	r2, r3
 8019edc:	d1f7      	bne.n	8019ece <_dtoa_r+0x6fe>
 8019ede:	9a07      	ldr	r2, [sp, #28]
 8019ee0:	9900      	ldr	r1, [sp, #0]
 8019ee2:	3201      	adds	r2, #1
 8019ee4:	9207      	str	r2, [sp, #28]
 8019ee6:	2230      	movs	r2, #48	; 0x30
 8019ee8:	700a      	strb	r2, [r1, #0]
 8019eea:	781a      	ldrb	r2, [r3, #0]
 8019eec:	3201      	adds	r2, #1
 8019eee:	701a      	strb	r2, [r3, #0]
 8019ef0:	e78c      	b.n	8019e0c <_dtoa_r+0x63c>
 8019ef2:	4b7f      	ldr	r3, [pc, #508]	; (801a0f0 <_dtoa_r+0x920>)
 8019ef4:	2200      	movs	r2, #0
 8019ef6:	f7e6 fb7f 	bl	80005f8 <__aeabi_dmul>
 8019efa:	2200      	movs	r2, #0
 8019efc:	2300      	movs	r3, #0
 8019efe:	4606      	mov	r6, r0
 8019f00:	460f      	mov	r7, r1
 8019f02:	f7e6 fde1 	bl	8000ac8 <__aeabi_dcmpeq>
 8019f06:	2800      	cmp	r0, #0
 8019f08:	d09b      	beq.n	8019e42 <_dtoa_r+0x672>
 8019f0a:	e7cd      	b.n	8019ea8 <_dtoa_r+0x6d8>
 8019f0c:	9a08      	ldr	r2, [sp, #32]
 8019f0e:	2a00      	cmp	r2, #0
 8019f10:	f000 80c4 	beq.w	801a09c <_dtoa_r+0x8cc>
 8019f14:	9a05      	ldr	r2, [sp, #20]
 8019f16:	2a01      	cmp	r2, #1
 8019f18:	f300 80a8 	bgt.w	801a06c <_dtoa_r+0x89c>
 8019f1c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8019f1e:	2a00      	cmp	r2, #0
 8019f20:	f000 80a0 	beq.w	801a064 <_dtoa_r+0x894>
 8019f24:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8019f28:	9e06      	ldr	r6, [sp, #24]
 8019f2a:	4645      	mov	r5, r8
 8019f2c:	9a04      	ldr	r2, [sp, #16]
 8019f2e:	2101      	movs	r1, #1
 8019f30:	441a      	add	r2, r3
 8019f32:	4620      	mov	r0, r4
 8019f34:	4498      	add	r8, r3
 8019f36:	9204      	str	r2, [sp, #16]
 8019f38:	f000 fd5e 	bl	801a9f8 <__i2b>
 8019f3c:	4607      	mov	r7, r0
 8019f3e:	2d00      	cmp	r5, #0
 8019f40:	dd0b      	ble.n	8019f5a <_dtoa_r+0x78a>
 8019f42:	9b04      	ldr	r3, [sp, #16]
 8019f44:	2b00      	cmp	r3, #0
 8019f46:	dd08      	ble.n	8019f5a <_dtoa_r+0x78a>
 8019f48:	42ab      	cmp	r3, r5
 8019f4a:	9a04      	ldr	r2, [sp, #16]
 8019f4c:	bfa8      	it	ge
 8019f4e:	462b      	movge	r3, r5
 8019f50:	eba8 0803 	sub.w	r8, r8, r3
 8019f54:	1aed      	subs	r5, r5, r3
 8019f56:	1ad3      	subs	r3, r2, r3
 8019f58:	9304      	str	r3, [sp, #16]
 8019f5a:	9b06      	ldr	r3, [sp, #24]
 8019f5c:	b1fb      	cbz	r3, 8019f9e <_dtoa_r+0x7ce>
 8019f5e:	9b08      	ldr	r3, [sp, #32]
 8019f60:	2b00      	cmp	r3, #0
 8019f62:	f000 809f 	beq.w	801a0a4 <_dtoa_r+0x8d4>
 8019f66:	2e00      	cmp	r6, #0
 8019f68:	dd11      	ble.n	8019f8e <_dtoa_r+0x7be>
 8019f6a:	4639      	mov	r1, r7
 8019f6c:	4632      	mov	r2, r6
 8019f6e:	4620      	mov	r0, r4
 8019f70:	f000 fdfe 	bl	801ab70 <__pow5mult>
 8019f74:	465a      	mov	r2, fp
 8019f76:	4601      	mov	r1, r0
 8019f78:	4607      	mov	r7, r0
 8019f7a:	4620      	mov	r0, r4
 8019f7c:	f000 fd52 	bl	801aa24 <__multiply>
 8019f80:	4659      	mov	r1, fp
 8019f82:	9007      	str	r0, [sp, #28]
 8019f84:	4620      	mov	r0, r4
 8019f86:	f000 fc7b 	bl	801a880 <_Bfree>
 8019f8a:	9b07      	ldr	r3, [sp, #28]
 8019f8c:	469b      	mov	fp, r3
 8019f8e:	9b06      	ldr	r3, [sp, #24]
 8019f90:	1b9a      	subs	r2, r3, r6
 8019f92:	d004      	beq.n	8019f9e <_dtoa_r+0x7ce>
 8019f94:	4659      	mov	r1, fp
 8019f96:	4620      	mov	r0, r4
 8019f98:	f000 fdea 	bl	801ab70 <__pow5mult>
 8019f9c:	4683      	mov	fp, r0
 8019f9e:	2101      	movs	r1, #1
 8019fa0:	4620      	mov	r0, r4
 8019fa2:	f000 fd29 	bl	801a9f8 <__i2b>
 8019fa6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8019fa8:	2b00      	cmp	r3, #0
 8019faa:	4606      	mov	r6, r0
 8019fac:	dd7c      	ble.n	801a0a8 <_dtoa_r+0x8d8>
 8019fae:	461a      	mov	r2, r3
 8019fb0:	4601      	mov	r1, r0
 8019fb2:	4620      	mov	r0, r4
 8019fb4:	f000 fddc 	bl	801ab70 <__pow5mult>
 8019fb8:	9b05      	ldr	r3, [sp, #20]
 8019fba:	2b01      	cmp	r3, #1
 8019fbc:	4606      	mov	r6, r0
 8019fbe:	dd76      	ble.n	801a0ae <_dtoa_r+0x8de>
 8019fc0:	2300      	movs	r3, #0
 8019fc2:	9306      	str	r3, [sp, #24]
 8019fc4:	6933      	ldr	r3, [r6, #16]
 8019fc6:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8019fca:	6918      	ldr	r0, [r3, #16]
 8019fcc:	f000 fcc4 	bl	801a958 <__hi0bits>
 8019fd0:	f1c0 0020 	rsb	r0, r0, #32
 8019fd4:	9b04      	ldr	r3, [sp, #16]
 8019fd6:	4418      	add	r0, r3
 8019fd8:	f010 001f 	ands.w	r0, r0, #31
 8019fdc:	f000 8086 	beq.w	801a0ec <_dtoa_r+0x91c>
 8019fe0:	f1c0 0320 	rsb	r3, r0, #32
 8019fe4:	2b04      	cmp	r3, #4
 8019fe6:	dd7f      	ble.n	801a0e8 <_dtoa_r+0x918>
 8019fe8:	f1c0 001c 	rsb	r0, r0, #28
 8019fec:	9b04      	ldr	r3, [sp, #16]
 8019fee:	4403      	add	r3, r0
 8019ff0:	4480      	add	r8, r0
 8019ff2:	4405      	add	r5, r0
 8019ff4:	9304      	str	r3, [sp, #16]
 8019ff6:	f1b8 0f00 	cmp.w	r8, #0
 8019ffa:	dd05      	ble.n	801a008 <_dtoa_r+0x838>
 8019ffc:	4659      	mov	r1, fp
 8019ffe:	4642      	mov	r2, r8
 801a000:	4620      	mov	r0, r4
 801a002:	f000 fe0f 	bl	801ac24 <__lshift>
 801a006:	4683      	mov	fp, r0
 801a008:	9b04      	ldr	r3, [sp, #16]
 801a00a:	2b00      	cmp	r3, #0
 801a00c:	dd05      	ble.n	801a01a <_dtoa_r+0x84a>
 801a00e:	4631      	mov	r1, r6
 801a010:	461a      	mov	r2, r3
 801a012:	4620      	mov	r0, r4
 801a014:	f000 fe06 	bl	801ac24 <__lshift>
 801a018:	4606      	mov	r6, r0
 801a01a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801a01c:	2b00      	cmp	r3, #0
 801a01e:	d069      	beq.n	801a0f4 <_dtoa_r+0x924>
 801a020:	4631      	mov	r1, r6
 801a022:	4658      	mov	r0, fp
 801a024:	f000 fe6a 	bl	801acfc <__mcmp>
 801a028:	2800      	cmp	r0, #0
 801a02a:	da63      	bge.n	801a0f4 <_dtoa_r+0x924>
 801a02c:	2300      	movs	r3, #0
 801a02e:	4659      	mov	r1, fp
 801a030:	220a      	movs	r2, #10
 801a032:	4620      	mov	r0, r4
 801a034:	f000 fc46 	bl	801a8c4 <__multadd>
 801a038:	9b08      	ldr	r3, [sp, #32]
 801a03a:	f10a 3aff 	add.w	sl, sl, #4294967295
 801a03e:	4683      	mov	fp, r0
 801a040:	2b00      	cmp	r3, #0
 801a042:	f000 818f 	beq.w	801a364 <_dtoa_r+0xb94>
 801a046:	4639      	mov	r1, r7
 801a048:	2300      	movs	r3, #0
 801a04a:	220a      	movs	r2, #10
 801a04c:	4620      	mov	r0, r4
 801a04e:	f000 fc39 	bl	801a8c4 <__multadd>
 801a052:	f1b9 0f00 	cmp.w	r9, #0
 801a056:	4607      	mov	r7, r0
 801a058:	f300 808e 	bgt.w	801a178 <_dtoa_r+0x9a8>
 801a05c:	9b05      	ldr	r3, [sp, #20]
 801a05e:	2b02      	cmp	r3, #2
 801a060:	dc50      	bgt.n	801a104 <_dtoa_r+0x934>
 801a062:	e089      	b.n	801a178 <_dtoa_r+0x9a8>
 801a064:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801a066:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801a06a:	e75d      	b.n	8019f28 <_dtoa_r+0x758>
 801a06c:	9b01      	ldr	r3, [sp, #4]
 801a06e:	1e5e      	subs	r6, r3, #1
 801a070:	9b06      	ldr	r3, [sp, #24]
 801a072:	42b3      	cmp	r3, r6
 801a074:	bfbf      	itttt	lt
 801a076:	9b06      	ldrlt	r3, [sp, #24]
 801a078:	9606      	strlt	r6, [sp, #24]
 801a07a:	1af2      	sublt	r2, r6, r3
 801a07c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 801a07e:	bfb6      	itet	lt
 801a080:	189b      	addlt	r3, r3, r2
 801a082:	1b9e      	subge	r6, r3, r6
 801a084:	930d      	strlt	r3, [sp, #52]	; 0x34
 801a086:	9b01      	ldr	r3, [sp, #4]
 801a088:	bfb8      	it	lt
 801a08a:	2600      	movlt	r6, #0
 801a08c:	2b00      	cmp	r3, #0
 801a08e:	bfb5      	itete	lt
 801a090:	eba8 0503 	sublt.w	r5, r8, r3
 801a094:	9b01      	ldrge	r3, [sp, #4]
 801a096:	2300      	movlt	r3, #0
 801a098:	4645      	movge	r5, r8
 801a09a:	e747      	b.n	8019f2c <_dtoa_r+0x75c>
 801a09c:	9e06      	ldr	r6, [sp, #24]
 801a09e:	9f08      	ldr	r7, [sp, #32]
 801a0a0:	4645      	mov	r5, r8
 801a0a2:	e74c      	b.n	8019f3e <_dtoa_r+0x76e>
 801a0a4:	9a06      	ldr	r2, [sp, #24]
 801a0a6:	e775      	b.n	8019f94 <_dtoa_r+0x7c4>
 801a0a8:	9b05      	ldr	r3, [sp, #20]
 801a0aa:	2b01      	cmp	r3, #1
 801a0ac:	dc18      	bgt.n	801a0e0 <_dtoa_r+0x910>
 801a0ae:	9b02      	ldr	r3, [sp, #8]
 801a0b0:	b9b3      	cbnz	r3, 801a0e0 <_dtoa_r+0x910>
 801a0b2:	9b03      	ldr	r3, [sp, #12]
 801a0b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801a0b8:	b9a3      	cbnz	r3, 801a0e4 <_dtoa_r+0x914>
 801a0ba:	9b03      	ldr	r3, [sp, #12]
 801a0bc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801a0c0:	0d1b      	lsrs	r3, r3, #20
 801a0c2:	051b      	lsls	r3, r3, #20
 801a0c4:	b12b      	cbz	r3, 801a0d2 <_dtoa_r+0x902>
 801a0c6:	9b04      	ldr	r3, [sp, #16]
 801a0c8:	3301      	adds	r3, #1
 801a0ca:	9304      	str	r3, [sp, #16]
 801a0cc:	f108 0801 	add.w	r8, r8, #1
 801a0d0:	2301      	movs	r3, #1
 801a0d2:	9306      	str	r3, [sp, #24]
 801a0d4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801a0d6:	2b00      	cmp	r3, #0
 801a0d8:	f47f af74 	bne.w	8019fc4 <_dtoa_r+0x7f4>
 801a0dc:	2001      	movs	r0, #1
 801a0de:	e779      	b.n	8019fd4 <_dtoa_r+0x804>
 801a0e0:	2300      	movs	r3, #0
 801a0e2:	e7f6      	b.n	801a0d2 <_dtoa_r+0x902>
 801a0e4:	9b02      	ldr	r3, [sp, #8]
 801a0e6:	e7f4      	b.n	801a0d2 <_dtoa_r+0x902>
 801a0e8:	d085      	beq.n	8019ff6 <_dtoa_r+0x826>
 801a0ea:	4618      	mov	r0, r3
 801a0ec:	301c      	adds	r0, #28
 801a0ee:	e77d      	b.n	8019fec <_dtoa_r+0x81c>
 801a0f0:	40240000 	.word	0x40240000
 801a0f4:	9b01      	ldr	r3, [sp, #4]
 801a0f6:	2b00      	cmp	r3, #0
 801a0f8:	dc38      	bgt.n	801a16c <_dtoa_r+0x99c>
 801a0fa:	9b05      	ldr	r3, [sp, #20]
 801a0fc:	2b02      	cmp	r3, #2
 801a0fe:	dd35      	ble.n	801a16c <_dtoa_r+0x99c>
 801a100:	f8dd 9004 	ldr.w	r9, [sp, #4]
 801a104:	f1b9 0f00 	cmp.w	r9, #0
 801a108:	d10d      	bne.n	801a126 <_dtoa_r+0x956>
 801a10a:	4631      	mov	r1, r6
 801a10c:	464b      	mov	r3, r9
 801a10e:	2205      	movs	r2, #5
 801a110:	4620      	mov	r0, r4
 801a112:	f000 fbd7 	bl	801a8c4 <__multadd>
 801a116:	4601      	mov	r1, r0
 801a118:	4606      	mov	r6, r0
 801a11a:	4658      	mov	r0, fp
 801a11c:	f000 fdee 	bl	801acfc <__mcmp>
 801a120:	2800      	cmp	r0, #0
 801a122:	f73f adbd 	bgt.w	8019ca0 <_dtoa_r+0x4d0>
 801a126:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a128:	9d00      	ldr	r5, [sp, #0]
 801a12a:	ea6f 0a03 	mvn.w	sl, r3
 801a12e:	f04f 0800 	mov.w	r8, #0
 801a132:	4631      	mov	r1, r6
 801a134:	4620      	mov	r0, r4
 801a136:	f000 fba3 	bl	801a880 <_Bfree>
 801a13a:	2f00      	cmp	r7, #0
 801a13c:	f43f aeb4 	beq.w	8019ea8 <_dtoa_r+0x6d8>
 801a140:	f1b8 0f00 	cmp.w	r8, #0
 801a144:	d005      	beq.n	801a152 <_dtoa_r+0x982>
 801a146:	45b8      	cmp	r8, r7
 801a148:	d003      	beq.n	801a152 <_dtoa_r+0x982>
 801a14a:	4641      	mov	r1, r8
 801a14c:	4620      	mov	r0, r4
 801a14e:	f000 fb97 	bl	801a880 <_Bfree>
 801a152:	4639      	mov	r1, r7
 801a154:	4620      	mov	r0, r4
 801a156:	f000 fb93 	bl	801a880 <_Bfree>
 801a15a:	e6a5      	b.n	8019ea8 <_dtoa_r+0x6d8>
 801a15c:	2600      	movs	r6, #0
 801a15e:	4637      	mov	r7, r6
 801a160:	e7e1      	b.n	801a126 <_dtoa_r+0x956>
 801a162:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 801a164:	f8dd a01c 	ldr.w	sl, [sp, #28]
 801a168:	4637      	mov	r7, r6
 801a16a:	e599      	b.n	8019ca0 <_dtoa_r+0x4d0>
 801a16c:	9b08      	ldr	r3, [sp, #32]
 801a16e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 801a172:	2b00      	cmp	r3, #0
 801a174:	f000 80fd 	beq.w	801a372 <_dtoa_r+0xba2>
 801a178:	2d00      	cmp	r5, #0
 801a17a:	dd05      	ble.n	801a188 <_dtoa_r+0x9b8>
 801a17c:	4639      	mov	r1, r7
 801a17e:	462a      	mov	r2, r5
 801a180:	4620      	mov	r0, r4
 801a182:	f000 fd4f 	bl	801ac24 <__lshift>
 801a186:	4607      	mov	r7, r0
 801a188:	9b06      	ldr	r3, [sp, #24]
 801a18a:	2b00      	cmp	r3, #0
 801a18c:	d05c      	beq.n	801a248 <_dtoa_r+0xa78>
 801a18e:	6879      	ldr	r1, [r7, #4]
 801a190:	4620      	mov	r0, r4
 801a192:	f000 fb35 	bl	801a800 <_Balloc>
 801a196:	4605      	mov	r5, r0
 801a198:	b928      	cbnz	r0, 801a1a6 <_dtoa_r+0x9d6>
 801a19a:	4b80      	ldr	r3, [pc, #512]	; (801a39c <_dtoa_r+0xbcc>)
 801a19c:	4602      	mov	r2, r0
 801a19e:	f240 21ea 	movw	r1, #746	; 0x2ea
 801a1a2:	f7ff bb2e 	b.w	8019802 <_dtoa_r+0x32>
 801a1a6:	693a      	ldr	r2, [r7, #16]
 801a1a8:	3202      	adds	r2, #2
 801a1aa:	0092      	lsls	r2, r2, #2
 801a1ac:	f107 010c 	add.w	r1, r7, #12
 801a1b0:	300c      	adds	r0, #12
 801a1b2:	f7fe fcb1 	bl	8018b18 <memcpy>
 801a1b6:	2201      	movs	r2, #1
 801a1b8:	4629      	mov	r1, r5
 801a1ba:	4620      	mov	r0, r4
 801a1bc:	f000 fd32 	bl	801ac24 <__lshift>
 801a1c0:	9b00      	ldr	r3, [sp, #0]
 801a1c2:	3301      	adds	r3, #1
 801a1c4:	9301      	str	r3, [sp, #4]
 801a1c6:	9b00      	ldr	r3, [sp, #0]
 801a1c8:	444b      	add	r3, r9
 801a1ca:	9307      	str	r3, [sp, #28]
 801a1cc:	9b02      	ldr	r3, [sp, #8]
 801a1ce:	f003 0301 	and.w	r3, r3, #1
 801a1d2:	46b8      	mov	r8, r7
 801a1d4:	9306      	str	r3, [sp, #24]
 801a1d6:	4607      	mov	r7, r0
 801a1d8:	9b01      	ldr	r3, [sp, #4]
 801a1da:	4631      	mov	r1, r6
 801a1dc:	3b01      	subs	r3, #1
 801a1de:	4658      	mov	r0, fp
 801a1e0:	9302      	str	r3, [sp, #8]
 801a1e2:	f7ff fa67 	bl	80196b4 <quorem>
 801a1e6:	4603      	mov	r3, r0
 801a1e8:	3330      	adds	r3, #48	; 0x30
 801a1ea:	9004      	str	r0, [sp, #16]
 801a1ec:	4641      	mov	r1, r8
 801a1ee:	4658      	mov	r0, fp
 801a1f0:	9308      	str	r3, [sp, #32]
 801a1f2:	f000 fd83 	bl	801acfc <__mcmp>
 801a1f6:	463a      	mov	r2, r7
 801a1f8:	4681      	mov	r9, r0
 801a1fa:	4631      	mov	r1, r6
 801a1fc:	4620      	mov	r0, r4
 801a1fe:	f000 fd99 	bl	801ad34 <__mdiff>
 801a202:	68c2      	ldr	r2, [r0, #12]
 801a204:	9b08      	ldr	r3, [sp, #32]
 801a206:	4605      	mov	r5, r0
 801a208:	bb02      	cbnz	r2, 801a24c <_dtoa_r+0xa7c>
 801a20a:	4601      	mov	r1, r0
 801a20c:	4658      	mov	r0, fp
 801a20e:	f000 fd75 	bl	801acfc <__mcmp>
 801a212:	9b08      	ldr	r3, [sp, #32]
 801a214:	4602      	mov	r2, r0
 801a216:	4629      	mov	r1, r5
 801a218:	4620      	mov	r0, r4
 801a21a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 801a21e:	f000 fb2f 	bl	801a880 <_Bfree>
 801a222:	9b05      	ldr	r3, [sp, #20]
 801a224:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801a226:	9d01      	ldr	r5, [sp, #4]
 801a228:	ea43 0102 	orr.w	r1, r3, r2
 801a22c:	9b06      	ldr	r3, [sp, #24]
 801a22e:	430b      	orrs	r3, r1
 801a230:	9b08      	ldr	r3, [sp, #32]
 801a232:	d10d      	bne.n	801a250 <_dtoa_r+0xa80>
 801a234:	2b39      	cmp	r3, #57	; 0x39
 801a236:	d029      	beq.n	801a28c <_dtoa_r+0xabc>
 801a238:	f1b9 0f00 	cmp.w	r9, #0
 801a23c:	dd01      	ble.n	801a242 <_dtoa_r+0xa72>
 801a23e:	9b04      	ldr	r3, [sp, #16]
 801a240:	3331      	adds	r3, #49	; 0x31
 801a242:	9a02      	ldr	r2, [sp, #8]
 801a244:	7013      	strb	r3, [r2, #0]
 801a246:	e774      	b.n	801a132 <_dtoa_r+0x962>
 801a248:	4638      	mov	r0, r7
 801a24a:	e7b9      	b.n	801a1c0 <_dtoa_r+0x9f0>
 801a24c:	2201      	movs	r2, #1
 801a24e:	e7e2      	b.n	801a216 <_dtoa_r+0xa46>
 801a250:	f1b9 0f00 	cmp.w	r9, #0
 801a254:	db06      	blt.n	801a264 <_dtoa_r+0xa94>
 801a256:	9905      	ldr	r1, [sp, #20]
 801a258:	ea41 0909 	orr.w	r9, r1, r9
 801a25c:	9906      	ldr	r1, [sp, #24]
 801a25e:	ea59 0101 	orrs.w	r1, r9, r1
 801a262:	d120      	bne.n	801a2a6 <_dtoa_r+0xad6>
 801a264:	2a00      	cmp	r2, #0
 801a266:	ddec      	ble.n	801a242 <_dtoa_r+0xa72>
 801a268:	4659      	mov	r1, fp
 801a26a:	2201      	movs	r2, #1
 801a26c:	4620      	mov	r0, r4
 801a26e:	9301      	str	r3, [sp, #4]
 801a270:	f000 fcd8 	bl	801ac24 <__lshift>
 801a274:	4631      	mov	r1, r6
 801a276:	4683      	mov	fp, r0
 801a278:	f000 fd40 	bl	801acfc <__mcmp>
 801a27c:	2800      	cmp	r0, #0
 801a27e:	9b01      	ldr	r3, [sp, #4]
 801a280:	dc02      	bgt.n	801a288 <_dtoa_r+0xab8>
 801a282:	d1de      	bne.n	801a242 <_dtoa_r+0xa72>
 801a284:	07da      	lsls	r2, r3, #31
 801a286:	d5dc      	bpl.n	801a242 <_dtoa_r+0xa72>
 801a288:	2b39      	cmp	r3, #57	; 0x39
 801a28a:	d1d8      	bne.n	801a23e <_dtoa_r+0xa6e>
 801a28c:	9a02      	ldr	r2, [sp, #8]
 801a28e:	2339      	movs	r3, #57	; 0x39
 801a290:	7013      	strb	r3, [r2, #0]
 801a292:	462b      	mov	r3, r5
 801a294:	461d      	mov	r5, r3
 801a296:	3b01      	subs	r3, #1
 801a298:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801a29c:	2a39      	cmp	r2, #57	; 0x39
 801a29e:	d050      	beq.n	801a342 <_dtoa_r+0xb72>
 801a2a0:	3201      	adds	r2, #1
 801a2a2:	701a      	strb	r2, [r3, #0]
 801a2a4:	e745      	b.n	801a132 <_dtoa_r+0x962>
 801a2a6:	2a00      	cmp	r2, #0
 801a2a8:	dd03      	ble.n	801a2b2 <_dtoa_r+0xae2>
 801a2aa:	2b39      	cmp	r3, #57	; 0x39
 801a2ac:	d0ee      	beq.n	801a28c <_dtoa_r+0xabc>
 801a2ae:	3301      	adds	r3, #1
 801a2b0:	e7c7      	b.n	801a242 <_dtoa_r+0xa72>
 801a2b2:	9a01      	ldr	r2, [sp, #4]
 801a2b4:	9907      	ldr	r1, [sp, #28]
 801a2b6:	f802 3c01 	strb.w	r3, [r2, #-1]
 801a2ba:	428a      	cmp	r2, r1
 801a2bc:	d02a      	beq.n	801a314 <_dtoa_r+0xb44>
 801a2be:	4659      	mov	r1, fp
 801a2c0:	2300      	movs	r3, #0
 801a2c2:	220a      	movs	r2, #10
 801a2c4:	4620      	mov	r0, r4
 801a2c6:	f000 fafd 	bl	801a8c4 <__multadd>
 801a2ca:	45b8      	cmp	r8, r7
 801a2cc:	4683      	mov	fp, r0
 801a2ce:	f04f 0300 	mov.w	r3, #0
 801a2d2:	f04f 020a 	mov.w	r2, #10
 801a2d6:	4641      	mov	r1, r8
 801a2d8:	4620      	mov	r0, r4
 801a2da:	d107      	bne.n	801a2ec <_dtoa_r+0xb1c>
 801a2dc:	f000 faf2 	bl	801a8c4 <__multadd>
 801a2e0:	4680      	mov	r8, r0
 801a2e2:	4607      	mov	r7, r0
 801a2e4:	9b01      	ldr	r3, [sp, #4]
 801a2e6:	3301      	adds	r3, #1
 801a2e8:	9301      	str	r3, [sp, #4]
 801a2ea:	e775      	b.n	801a1d8 <_dtoa_r+0xa08>
 801a2ec:	f000 faea 	bl	801a8c4 <__multadd>
 801a2f0:	4639      	mov	r1, r7
 801a2f2:	4680      	mov	r8, r0
 801a2f4:	2300      	movs	r3, #0
 801a2f6:	220a      	movs	r2, #10
 801a2f8:	4620      	mov	r0, r4
 801a2fa:	f000 fae3 	bl	801a8c4 <__multadd>
 801a2fe:	4607      	mov	r7, r0
 801a300:	e7f0      	b.n	801a2e4 <_dtoa_r+0xb14>
 801a302:	f1b9 0f00 	cmp.w	r9, #0
 801a306:	9a00      	ldr	r2, [sp, #0]
 801a308:	bfcc      	ite	gt
 801a30a:	464d      	movgt	r5, r9
 801a30c:	2501      	movle	r5, #1
 801a30e:	4415      	add	r5, r2
 801a310:	f04f 0800 	mov.w	r8, #0
 801a314:	4659      	mov	r1, fp
 801a316:	2201      	movs	r2, #1
 801a318:	4620      	mov	r0, r4
 801a31a:	9301      	str	r3, [sp, #4]
 801a31c:	f000 fc82 	bl	801ac24 <__lshift>
 801a320:	4631      	mov	r1, r6
 801a322:	4683      	mov	fp, r0
 801a324:	f000 fcea 	bl	801acfc <__mcmp>
 801a328:	2800      	cmp	r0, #0
 801a32a:	dcb2      	bgt.n	801a292 <_dtoa_r+0xac2>
 801a32c:	d102      	bne.n	801a334 <_dtoa_r+0xb64>
 801a32e:	9b01      	ldr	r3, [sp, #4]
 801a330:	07db      	lsls	r3, r3, #31
 801a332:	d4ae      	bmi.n	801a292 <_dtoa_r+0xac2>
 801a334:	462b      	mov	r3, r5
 801a336:	461d      	mov	r5, r3
 801a338:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801a33c:	2a30      	cmp	r2, #48	; 0x30
 801a33e:	d0fa      	beq.n	801a336 <_dtoa_r+0xb66>
 801a340:	e6f7      	b.n	801a132 <_dtoa_r+0x962>
 801a342:	9a00      	ldr	r2, [sp, #0]
 801a344:	429a      	cmp	r2, r3
 801a346:	d1a5      	bne.n	801a294 <_dtoa_r+0xac4>
 801a348:	f10a 0a01 	add.w	sl, sl, #1
 801a34c:	2331      	movs	r3, #49	; 0x31
 801a34e:	e779      	b.n	801a244 <_dtoa_r+0xa74>
 801a350:	4b13      	ldr	r3, [pc, #76]	; (801a3a0 <_dtoa_r+0xbd0>)
 801a352:	f7ff baaf 	b.w	80198b4 <_dtoa_r+0xe4>
 801a356:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801a358:	2b00      	cmp	r3, #0
 801a35a:	f47f aa86 	bne.w	801986a <_dtoa_r+0x9a>
 801a35e:	4b11      	ldr	r3, [pc, #68]	; (801a3a4 <_dtoa_r+0xbd4>)
 801a360:	f7ff baa8 	b.w	80198b4 <_dtoa_r+0xe4>
 801a364:	f1b9 0f00 	cmp.w	r9, #0
 801a368:	dc03      	bgt.n	801a372 <_dtoa_r+0xba2>
 801a36a:	9b05      	ldr	r3, [sp, #20]
 801a36c:	2b02      	cmp	r3, #2
 801a36e:	f73f aec9 	bgt.w	801a104 <_dtoa_r+0x934>
 801a372:	9d00      	ldr	r5, [sp, #0]
 801a374:	4631      	mov	r1, r6
 801a376:	4658      	mov	r0, fp
 801a378:	f7ff f99c 	bl	80196b4 <quorem>
 801a37c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 801a380:	f805 3b01 	strb.w	r3, [r5], #1
 801a384:	9a00      	ldr	r2, [sp, #0]
 801a386:	1aaa      	subs	r2, r5, r2
 801a388:	4591      	cmp	r9, r2
 801a38a:	ddba      	ble.n	801a302 <_dtoa_r+0xb32>
 801a38c:	4659      	mov	r1, fp
 801a38e:	2300      	movs	r3, #0
 801a390:	220a      	movs	r2, #10
 801a392:	4620      	mov	r0, r4
 801a394:	f000 fa96 	bl	801a8c4 <__multadd>
 801a398:	4683      	mov	fp, r0
 801a39a:	e7eb      	b.n	801a374 <_dtoa_r+0xba4>
 801a39c:	0801cecb 	.word	0x0801cecb
 801a3a0:	0801ce24 	.word	0x0801ce24
 801a3a4:	0801ce48 	.word	0x0801ce48

0801a3a8 <__sflush_r>:
 801a3a8:	898a      	ldrh	r2, [r1, #12]
 801a3aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a3ae:	4605      	mov	r5, r0
 801a3b0:	0710      	lsls	r0, r2, #28
 801a3b2:	460c      	mov	r4, r1
 801a3b4:	d458      	bmi.n	801a468 <__sflush_r+0xc0>
 801a3b6:	684b      	ldr	r3, [r1, #4]
 801a3b8:	2b00      	cmp	r3, #0
 801a3ba:	dc05      	bgt.n	801a3c8 <__sflush_r+0x20>
 801a3bc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801a3be:	2b00      	cmp	r3, #0
 801a3c0:	dc02      	bgt.n	801a3c8 <__sflush_r+0x20>
 801a3c2:	2000      	movs	r0, #0
 801a3c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a3c8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801a3ca:	2e00      	cmp	r6, #0
 801a3cc:	d0f9      	beq.n	801a3c2 <__sflush_r+0x1a>
 801a3ce:	2300      	movs	r3, #0
 801a3d0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801a3d4:	682f      	ldr	r7, [r5, #0]
 801a3d6:	602b      	str	r3, [r5, #0]
 801a3d8:	d032      	beq.n	801a440 <__sflush_r+0x98>
 801a3da:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801a3dc:	89a3      	ldrh	r3, [r4, #12]
 801a3de:	075a      	lsls	r2, r3, #29
 801a3e0:	d505      	bpl.n	801a3ee <__sflush_r+0x46>
 801a3e2:	6863      	ldr	r3, [r4, #4]
 801a3e4:	1ac0      	subs	r0, r0, r3
 801a3e6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801a3e8:	b10b      	cbz	r3, 801a3ee <__sflush_r+0x46>
 801a3ea:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801a3ec:	1ac0      	subs	r0, r0, r3
 801a3ee:	2300      	movs	r3, #0
 801a3f0:	4602      	mov	r2, r0
 801a3f2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801a3f4:	6a21      	ldr	r1, [r4, #32]
 801a3f6:	4628      	mov	r0, r5
 801a3f8:	47b0      	blx	r6
 801a3fa:	1c43      	adds	r3, r0, #1
 801a3fc:	89a3      	ldrh	r3, [r4, #12]
 801a3fe:	d106      	bne.n	801a40e <__sflush_r+0x66>
 801a400:	6829      	ldr	r1, [r5, #0]
 801a402:	291d      	cmp	r1, #29
 801a404:	d82c      	bhi.n	801a460 <__sflush_r+0xb8>
 801a406:	4a2a      	ldr	r2, [pc, #168]	; (801a4b0 <__sflush_r+0x108>)
 801a408:	40ca      	lsrs	r2, r1
 801a40a:	07d6      	lsls	r6, r2, #31
 801a40c:	d528      	bpl.n	801a460 <__sflush_r+0xb8>
 801a40e:	2200      	movs	r2, #0
 801a410:	6062      	str	r2, [r4, #4]
 801a412:	04d9      	lsls	r1, r3, #19
 801a414:	6922      	ldr	r2, [r4, #16]
 801a416:	6022      	str	r2, [r4, #0]
 801a418:	d504      	bpl.n	801a424 <__sflush_r+0x7c>
 801a41a:	1c42      	adds	r2, r0, #1
 801a41c:	d101      	bne.n	801a422 <__sflush_r+0x7a>
 801a41e:	682b      	ldr	r3, [r5, #0]
 801a420:	b903      	cbnz	r3, 801a424 <__sflush_r+0x7c>
 801a422:	6560      	str	r0, [r4, #84]	; 0x54
 801a424:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801a426:	602f      	str	r7, [r5, #0]
 801a428:	2900      	cmp	r1, #0
 801a42a:	d0ca      	beq.n	801a3c2 <__sflush_r+0x1a>
 801a42c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801a430:	4299      	cmp	r1, r3
 801a432:	d002      	beq.n	801a43a <__sflush_r+0x92>
 801a434:	4628      	mov	r0, r5
 801a436:	f000 fd71 	bl	801af1c <_free_r>
 801a43a:	2000      	movs	r0, #0
 801a43c:	6360      	str	r0, [r4, #52]	; 0x34
 801a43e:	e7c1      	b.n	801a3c4 <__sflush_r+0x1c>
 801a440:	6a21      	ldr	r1, [r4, #32]
 801a442:	2301      	movs	r3, #1
 801a444:	4628      	mov	r0, r5
 801a446:	47b0      	blx	r6
 801a448:	1c41      	adds	r1, r0, #1
 801a44a:	d1c7      	bne.n	801a3dc <__sflush_r+0x34>
 801a44c:	682b      	ldr	r3, [r5, #0]
 801a44e:	2b00      	cmp	r3, #0
 801a450:	d0c4      	beq.n	801a3dc <__sflush_r+0x34>
 801a452:	2b1d      	cmp	r3, #29
 801a454:	d001      	beq.n	801a45a <__sflush_r+0xb2>
 801a456:	2b16      	cmp	r3, #22
 801a458:	d101      	bne.n	801a45e <__sflush_r+0xb6>
 801a45a:	602f      	str	r7, [r5, #0]
 801a45c:	e7b1      	b.n	801a3c2 <__sflush_r+0x1a>
 801a45e:	89a3      	ldrh	r3, [r4, #12]
 801a460:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801a464:	81a3      	strh	r3, [r4, #12]
 801a466:	e7ad      	b.n	801a3c4 <__sflush_r+0x1c>
 801a468:	690f      	ldr	r7, [r1, #16]
 801a46a:	2f00      	cmp	r7, #0
 801a46c:	d0a9      	beq.n	801a3c2 <__sflush_r+0x1a>
 801a46e:	0793      	lsls	r3, r2, #30
 801a470:	680e      	ldr	r6, [r1, #0]
 801a472:	bf08      	it	eq
 801a474:	694b      	ldreq	r3, [r1, #20]
 801a476:	600f      	str	r7, [r1, #0]
 801a478:	bf18      	it	ne
 801a47a:	2300      	movne	r3, #0
 801a47c:	eba6 0807 	sub.w	r8, r6, r7
 801a480:	608b      	str	r3, [r1, #8]
 801a482:	f1b8 0f00 	cmp.w	r8, #0
 801a486:	dd9c      	ble.n	801a3c2 <__sflush_r+0x1a>
 801a488:	6a21      	ldr	r1, [r4, #32]
 801a48a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801a48c:	4643      	mov	r3, r8
 801a48e:	463a      	mov	r2, r7
 801a490:	4628      	mov	r0, r5
 801a492:	47b0      	blx	r6
 801a494:	2800      	cmp	r0, #0
 801a496:	dc06      	bgt.n	801a4a6 <__sflush_r+0xfe>
 801a498:	89a3      	ldrh	r3, [r4, #12]
 801a49a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801a49e:	81a3      	strh	r3, [r4, #12]
 801a4a0:	f04f 30ff 	mov.w	r0, #4294967295
 801a4a4:	e78e      	b.n	801a3c4 <__sflush_r+0x1c>
 801a4a6:	4407      	add	r7, r0
 801a4a8:	eba8 0800 	sub.w	r8, r8, r0
 801a4ac:	e7e9      	b.n	801a482 <__sflush_r+0xda>
 801a4ae:	bf00      	nop
 801a4b0:	20400001 	.word	0x20400001

0801a4b4 <_fflush_r>:
 801a4b4:	b538      	push	{r3, r4, r5, lr}
 801a4b6:	690b      	ldr	r3, [r1, #16]
 801a4b8:	4605      	mov	r5, r0
 801a4ba:	460c      	mov	r4, r1
 801a4bc:	b913      	cbnz	r3, 801a4c4 <_fflush_r+0x10>
 801a4be:	2500      	movs	r5, #0
 801a4c0:	4628      	mov	r0, r5
 801a4c2:	bd38      	pop	{r3, r4, r5, pc}
 801a4c4:	b118      	cbz	r0, 801a4ce <_fflush_r+0x1a>
 801a4c6:	6983      	ldr	r3, [r0, #24]
 801a4c8:	b90b      	cbnz	r3, 801a4ce <_fflush_r+0x1a>
 801a4ca:	f000 f887 	bl	801a5dc <__sinit>
 801a4ce:	4b14      	ldr	r3, [pc, #80]	; (801a520 <_fflush_r+0x6c>)
 801a4d0:	429c      	cmp	r4, r3
 801a4d2:	d11b      	bne.n	801a50c <_fflush_r+0x58>
 801a4d4:	686c      	ldr	r4, [r5, #4]
 801a4d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a4da:	2b00      	cmp	r3, #0
 801a4dc:	d0ef      	beq.n	801a4be <_fflush_r+0xa>
 801a4de:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801a4e0:	07d0      	lsls	r0, r2, #31
 801a4e2:	d404      	bmi.n	801a4ee <_fflush_r+0x3a>
 801a4e4:	0599      	lsls	r1, r3, #22
 801a4e6:	d402      	bmi.n	801a4ee <_fflush_r+0x3a>
 801a4e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801a4ea:	f000 f91a 	bl	801a722 <__retarget_lock_acquire_recursive>
 801a4ee:	4628      	mov	r0, r5
 801a4f0:	4621      	mov	r1, r4
 801a4f2:	f7ff ff59 	bl	801a3a8 <__sflush_r>
 801a4f6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801a4f8:	07da      	lsls	r2, r3, #31
 801a4fa:	4605      	mov	r5, r0
 801a4fc:	d4e0      	bmi.n	801a4c0 <_fflush_r+0xc>
 801a4fe:	89a3      	ldrh	r3, [r4, #12]
 801a500:	059b      	lsls	r3, r3, #22
 801a502:	d4dd      	bmi.n	801a4c0 <_fflush_r+0xc>
 801a504:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801a506:	f000 f90d 	bl	801a724 <__retarget_lock_release_recursive>
 801a50a:	e7d9      	b.n	801a4c0 <_fflush_r+0xc>
 801a50c:	4b05      	ldr	r3, [pc, #20]	; (801a524 <_fflush_r+0x70>)
 801a50e:	429c      	cmp	r4, r3
 801a510:	d101      	bne.n	801a516 <_fflush_r+0x62>
 801a512:	68ac      	ldr	r4, [r5, #8]
 801a514:	e7df      	b.n	801a4d6 <_fflush_r+0x22>
 801a516:	4b04      	ldr	r3, [pc, #16]	; (801a528 <_fflush_r+0x74>)
 801a518:	429c      	cmp	r4, r3
 801a51a:	bf08      	it	eq
 801a51c:	68ec      	ldreq	r4, [r5, #12]
 801a51e:	e7da      	b.n	801a4d6 <_fflush_r+0x22>
 801a520:	0801cefc 	.word	0x0801cefc
 801a524:	0801cf1c 	.word	0x0801cf1c
 801a528:	0801cedc 	.word	0x0801cedc

0801a52c <std>:
 801a52c:	2300      	movs	r3, #0
 801a52e:	b510      	push	{r4, lr}
 801a530:	4604      	mov	r4, r0
 801a532:	e9c0 3300 	strd	r3, r3, [r0]
 801a536:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801a53a:	6083      	str	r3, [r0, #8]
 801a53c:	8181      	strh	r1, [r0, #12]
 801a53e:	6643      	str	r3, [r0, #100]	; 0x64
 801a540:	81c2      	strh	r2, [r0, #14]
 801a542:	6183      	str	r3, [r0, #24]
 801a544:	4619      	mov	r1, r3
 801a546:	2208      	movs	r2, #8
 801a548:	305c      	adds	r0, #92	; 0x5c
 801a54a:	f7fe faf3 	bl	8018b34 <memset>
 801a54e:	4b05      	ldr	r3, [pc, #20]	; (801a564 <std+0x38>)
 801a550:	6263      	str	r3, [r4, #36]	; 0x24
 801a552:	4b05      	ldr	r3, [pc, #20]	; (801a568 <std+0x3c>)
 801a554:	62a3      	str	r3, [r4, #40]	; 0x28
 801a556:	4b05      	ldr	r3, [pc, #20]	; (801a56c <std+0x40>)
 801a558:	62e3      	str	r3, [r4, #44]	; 0x2c
 801a55a:	4b05      	ldr	r3, [pc, #20]	; (801a570 <std+0x44>)
 801a55c:	6224      	str	r4, [r4, #32]
 801a55e:	6323      	str	r3, [r4, #48]	; 0x30
 801a560:	bd10      	pop	{r4, pc}
 801a562:	bf00      	nop
 801a564:	0801b345 	.word	0x0801b345
 801a568:	0801b367 	.word	0x0801b367
 801a56c:	0801b39f 	.word	0x0801b39f
 801a570:	0801b3c3 	.word	0x0801b3c3

0801a574 <_cleanup_r>:
 801a574:	4901      	ldr	r1, [pc, #4]	; (801a57c <_cleanup_r+0x8>)
 801a576:	f000 b8af 	b.w	801a6d8 <_fwalk_reent>
 801a57a:	bf00      	nop
 801a57c:	0801a4b5 	.word	0x0801a4b5

0801a580 <__sfmoreglue>:
 801a580:	b570      	push	{r4, r5, r6, lr}
 801a582:	1e4a      	subs	r2, r1, #1
 801a584:	2568      	movs	r5, #104	; 0x68
 801a586:	4355      	muls	r5, r2
 801a588:	460e      	mov	r6, r1
 801a58a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801a58e:	f000 fd15 	bl	801afbc <_malloc_r>
 801a592:	4604      	mov	r4, r0
 801a594:	b140      	cbz	r0, 801a5a8 <__sfmoreglue+0x28>
 801a596:	2100      	movs	r1, #0
 801a598:	e9c0 1600 	strd	r1, r6, [r0]
 801a59c:	300c      	adds	r0, #12
 801a59e:	60a0      	str	r0, [r4, #8]
 801a5a0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801a5a4:	f7fe fac6 	bl	8018b34 <memset>
 801a5a8:	4620      	mov	r0, r4
 801a5aa:	bd70      	pop	{r4, r5, r6, pc}

0801a5ac <__sfp_lock_acquire>:
 801a5ac:	4801      	ldr	r0, [pc, #4]	; (801a5b4 <__sfp_lock_acquire+0x8>)
 801a5ae:	f000 b8b8 	b.w	801a722 <__retarget_lock_acquire_recursive>
 801a5b2:	bf00      	nop
 801a5b4:	2000a047 	.word	0x2000a047

0801a5b8 <__sfp_lock_release>:
 801a5b8:	4801      	ldr	r0, [pc, #4]	; (801a5c0 <__sfp_lock_release+0x8>)
 801a5ba:	f000 b8b3 	b.w	801a724 <__retarget_lock_release_recursive>
 801a5be:	bf00      	nop
 801a5c0:	2000a047 	.word	0x2000a047

0801a5c4 <__sinit_lock_acquire>:
 801a5c4:	4801      	ldr	r0, [pc, #4]	; (801a5cc <__sinit_lock_acquire+0x8>)
 801a5c6:	f000 b8ac 	b.w	801a722 <__retarget_lock_acquire_recursive>
 801a5ca:	bf00      	nop
 801a5cc:	2000a042 	.word	0x2000a042

0801a5d0 <__sinit_lock_release>:
 801a5d0:	4801      	ldr	r0, [pc, #4]	; (801a5d8 <__sinit_lock_release+0x8>)
 801a5d2:	f000 b8a7 	b.w	801a724 <__retarget_lock_release_recursive>
 801a5d6:	bf00      	nop
 801a5d8:	2000a042 	.word	0x2000a042

0801a5dc <__sinit>:
 801a5dc:	b510      	push	{r4, lr}
 801a5de:	4604      	mov	r4, r0
 801a5e0:	f7ff fff0 	bl	801a5c4 <__sinit_lock_acquire>
 801a5e4:	69a3      	ldr	r3, [r4, #24]
 801a5e6:	b11b      	cbz	r3, 801a5f0 <__sinit+0x14>
 801a5e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a5ec:	f7ff bff0 	b.w	801a5d0 <__sinit_lock_release>
 801a5f0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 801a5f4:	6523      	str	r3, [r4, #80]	; 0x50
 801a5f6:	4b13      	ldr	r3, [pc, #76]	; (801a644 <__sinit+0x68>)
 801a5f8:	4a13      	ldr	r2, [pc, #76]	; (801a648 <__sinit+0x6c>)
 801a5fa:	681b      	ldr	r3, [r3, #0]
 801a5fc:	62a2      	str	r2, [r4, #40]	; 0x28
 801a5fe:	42a3      	cmp	r3, r4
 801a600:	bf04      	itt	eq
 801a602:	2301      	moveq	r3, #1
 801a604:	61a3      	streq	r3, [r4, #24]
 801a606:	4620      	mov	r0, r4
 801a608:	f000 f820 	bl	801a64c <__sfp>
 801a60c:	6060      	str	r0, [r4, #4]
 801a60e:	4620      	mov	r0, r4
 801a610:	f000 f81c 	bl	801a64c <__sfp>
 801a614:	60a0      	str	r0, [r4, #8]
 801a616:	4620      	mov	r0, r4
 801a618:	f000 f818 	bl	801a64c <__sfp>
 801a61c:	2200      	movs	r2, #0
 801a61e:	60e0      	str	r0, [r4, #12]
 801a620:	2104      	movs	r1, #4
 801a622:	6860      	ldr	r0, [r4, #4]
 801a624:	f7ff ff82 	bl	801a52c <std>
 801a628:	68a0      	ldr	r0, [r4, #8]
 801a62a:	2201      	movs	r2, #1
 801a62c:	2109      	movs	r1, #9
 801a62e:	f7ff ff7d 	bl	801a52c <std>
 801a632:	68e0      	ldr	r0, [r4, #12]
 801a634:	2202      	movs	r2, #2
 801a636:	2112      	movs	r1, #18
 801a638:	f7ff ff78 	bl	801a52c <std>
 801a63c:	2301      	movs	r3, #1
 801a63e:	61a3      	str	r3, [r4, #24]
 801a640:	e7d2      	b.n	801a5e8 <__sinit+0xc>
 801a642:	bf00      	nop
 801a644:	0801ce10 	.word	0x0801ce10
 801a648:	0801a575 	.word	0x0801a575

0801a64c <__sfp>:
 801a64c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a64e:	4607      	mov	r7, r0
 801a650:	f7ff ffac 	bl	801a5ac <__sfp_lock_acquire>
 801a654:	4b1e      	ldr	r3, [pc, #120]	; (801a6d0 <__sfp+0x84>)
 801a656:	681e      	ldr	r6, [r3, #0]
 801a658:	69b3      	ldr	r3, [r6, #24]
 801a65a:	b913      	cbnz	r3, 801a662 <__sfp+0x16>
 801a65c:	4630      	mov	r0, r6
 801a65e:	f7ff ffbd 	bl	801a5dc <__sinit>
 801a662:	3648      	adds	r6, #72	; 0x48
 801a664:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801a668:	3b01      	subs	r3, #1
 801a66a:	d503      	bpl.n	801a674 <__sfp+0x28>
 801a66c:	6833      	ldr	r3, [r6, #0]
 801a66e:	b30b      	cbz	r3, 801a6b4 <__sfp+0x68>
 801a670:	6836      	ldr	r6, [r6, #0]
 801a672:	e7f7      	b.n	801a664 <__sfp+0x18>
 801a674:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801a678:	b9d5      	cbnz	r5, 801a6b0 <__sfp+0x64>
 801a67a:	4b16      	ldr	r3, [pc, #88]	; (801a6d4 <__sfp+0x88>)
 801a67c:	60e3      	str	r3, [r4, #12]
 801a67e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801a682:	6665      	str	r5, [r4, #100]	; 0x64
 801a684:	f000 f84c 	bl	801a720 <__retarget_lock_init_recursive>
 801a688:	f7ff ff96 	bl	801a5b8 <__sfp_lock_release>
 801a68c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 801a690:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801a694:	6025      	str	r5, [r4, #0]
 801a696:	61a5      	str	r5, [r4, #24]
 801a698:	2208      	movs	r2, #8
 801a69a:	4629      	mov	r1, r5
 801a69c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801a6a0:	f7fe fa48 	bl	8018b34 <memset>
 801a6a4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801a6a8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801a6ac:	4620      	mov	r0, r4
 801a6ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a6b0:	3468      	adds	r4, #104	; 0x68
 801a6b2:	e7d9      	b.n	801a668 <__sfp+0x1c>
 801a6b4:	2104      	movs	r1, #4
 801a6b6:	4638      	mov	r0, r7
 801a6b8:	f7ff ff62 	bl	801a580 <__sfmoreglue>
 801a6bc:	4604      	mov	r4, r0
 801a6be:	6030      	str	r0, [r6, #0]
 801a6c0:	2800      	cmp	r0, #0
 801a6c2:	d1d5      	bne.n	801a670 <__sfp+0x24>
 801a6c4:	f7ff ff78 	bl	801a5b8 <__sfp_lock_release>
 801a6c8:	230c      	movs	r3, #12
 801a6ca:	603b      	str	r3, [r7, #0]
 801a6cc:	e7ee      	b.n	801a6ac <__sfp+0x60>
 801a6ce:	bf00      	nop
 801a6d0:	0801ce10 	.word	0x0801ce10
 801a6d4:	ffff0001 	.word	0xffff0001

0801a6d8 <_fwalk_reent>:
 801a6d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a6dc:	4606      	mov	r6, r0
 801a6de:	4688      	mov	r8, r1
 801a6e0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801a6e4:	2700      	movs	r7, #0
 801a6e6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801a6ea:	f1b9 0901 	subs.w	r9, r9, #1
 801a6ee:	d505      	bpl.n	801a6fc <_fwalk_reent+0x24>
 801a6f0:	6824      	ldr	r4, [r4, #0]
 801a6f2:	2c00      	cmp	r4, #0
 801a6f4:	d1f7      	bne.n	801a6e6 <_fwalk_reent+0xe>
 801a6f6:	4638      	mov	r0, r7
 801a6f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a6fc:	89ab      	ldrh	r3, [r5, #12]
 801a6fe:	2b01      	cmp	r3, #1
 801a700:	d907      	bls.n	801a712 <_fwalk_reent+0x3a>
 801a702:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801a706:	3301      	adds	r3, #1
 801a708:	d003      	beq.n	801a712 <_fwalk_reent+0x3a>
 801a70a:	4629      	mov	r1, r5
 801a70c:	4630      	mov	r0, r6
 801a70e:	47c0      	blx	r8
 801a710:	4307      	orrs	r7, r0
 801a712:	3568      	adds	r5, #104	; 0x68
 801a714:	e7e9      	b.n	801a6ea <_fwalk_reent+0x12>
	...

0801a718 <_localeconv_r>:
 801a718:	4800      	ldr	r0, [pc, #0]	; (801a71c <_localeconv_r+0x4>)
 801a71a:	4770      	bx	lr
 801a71c:	2000039c 	.word	0x2000039c

0801a720 <__retarget_lock_init_recursive>:
 801a720:	4770      	bx	lr

0801a722 <__retarget_lock_acquire_recursive>:
 801a722:	4770      	bx	lr

0801a724 <__retarget_lock_release_recursive>:
 801a724:	4770      	bx	lr

0801a726 <__swhatbuf_r>:
 801a726:	b570      	push	{r4, r5, r6, lr}
 801a728:	460e      	mov	r6, r1
 801a72a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a72e:	2900      	cmp	r1, #0
 801a730:	b096      	sub	sp, #88	; 0x58
 801a732:	4614      	mov	r4, r2
 801a734:	461d      	mov	r5, r3
 801a736:	da07      	bge.n	801a748 <__swhatbuf_r+0x22>
 801a738:	2300      	movs	r3, #0
 801a73a:	602b      	str	r3, [r5, #0]
 801a73c:	89b3      	ldrh	r3, [r6, #12]
 801a73e:	061a      	lsls	r2, r3, #24
 801a740:	d410      	bmi.n	801a764 <__swhatbuf_r+0x3e>
 801a742:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801a746:	e00e      	b.n	801a766 <__swhatbuf_r+0x40>
 801a748:	466a      	mov	r2, sp
 801a74a:	f000 fe91 	bl	801b470 <_fstat_r>
 801a74e:	2800      	cmp	r0, #0
 801a750:	dbf2      	blt.n	801a738 <__swhatbuf_r+0x12>
 801a752:	9a01      	ldr	r2, [sp, #4]
 801a754:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801a758:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801a75c:	425a      	negs	r2, r3
 801a75e:	415a      	adcs	r2, r3
 801a760:	602a      	str	r2, [r5, #0]
 801a762:	e7ee      	b.n	801a742 <__swhatbuf_r+0x1c>
 801a764:	2340      	movs	r3, #64	; 0x40
 801a766:	2000      	movs	r0, #0
 801a768:	6023      	str	r3, [r4, #0]
 801a76a:	b016      	add	sp, #88	; 0x58
 801a76c:	bd70      	pop	{r4, r5, r6, pc}
	...

0801a770 <__smakebuf_r>:
 801a770:	898b      	ldrh	r3, [r1, #12]
 801a772:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801a774:	079d      	lsls	r5, r3, #30
 801a776:	4606      	mov	r6, r0
 801a778:	460c      	mov	r4, r1
 801a77a:	d507      	bpl.n	801a78c <__smakebuf_r+0x1c>
 801a77c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801a780:	6023      	str	r3, [r4, #0]
 801a782:	6123      	str	r3, [r4, #16]
 801a784:	2301      	movs	r3, #1
 801a786:	6163      	str	r3, [r4, #20]
 801a788:	b002      	add	sp, #8
 801a78a:	bd70      	pop	{r4, r5, r6, pc}
 801a78c:	ab01      	add	r3, sp, #4
 801a78e:	466a      	mov	r2, sp
 801a790:	f7ff ffc9 	bl	801a726 <__swhatbuf_r>
 801a794:	9900      	ldr	r1, [sp, #0]
 801a796:	4605      	mov	r5, r0
 801a798:	4630      	mov	r0, r6
 801a79a:	f000 fc0f 	bl	801afbc <_malloc_r>
 801a79e:	b948      	cbnz	r0, 801a7b4 <__smakebuf_r+0x44>
 801a7a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a7a4:	059a      	lsls	r2, r3, #22
 801a7a6:	d4ef      	bmi.n	801a788 <__smakebuf_r+0x18>
 801a7a8:	f023 0303 	bic.w	r3, r3, #3
 801a7ac:	f043 0302 	orr.w	r3, r3, #2
 801a7b0:	81a3      	strh	r3, [r4, #12]
 801a7b2:	e7e3      	b.n	801a77c <__smakebuf_r+0xc>
 801a7b4:	4b0d      	ldr	r3, [pc, #52]	; (801a7ec <__smakebuf_r+0x7c>)
 801a7b6:	62b3      	str	r3, [r6, #40]	; 0x28
 801a7b8:	89a3      	ldrh	r3, [r4, #12]
 801a7ba:	6020      	str	r0, [r4, #0]
 801a7bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801a7c0:	81a3      	strh	r3, [r4, #12]
 801a7c2:	9b00      	ldr	r3, [sp, #0]
 801a7c4:	6163      	str	r3, [r4, #20]
 801a7c6:	9b01      	ldr	r3, [sp, #4]
 801a7c8:	6120      	str	r0, [r4, #16]
 801a7ca:	b15b      	cbz	r3, 801a7e4 <__smakebuf_r+0x74>
 801a7cc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801a7d0:	4630      	mov	r0, r6
 801a7d2:	f000 fe5f 	bl	801b494 <_isatty_r>
 801a7d6:	b128      	cbz	r0, 801a7e4 <__smakebuf_r+0x74>
 801a7d8:	89a3      	ldrh	r3, [r4, #12]
 801a7da:	f023 0303 	bic.w	r3, r3, #3
 801a7de:	f043 0301 	orr.w	r3, r3, #1
 801a7e2:	81a3      	strh	r3, [r4, #12]
 801a7e4:	89a0      	ldrh	r0, [r4, #12]
 801a7e6:	4305      	orrs	r5, r0
 801a7e8:	81a5      	strh	r5, [r4, #12]
 801a7ea:	e7cd      	b.n	801a788 <__smakebuf_r+0x18>
 801a7ec:	0801a575 	.word	0x0801a575

0801a7f0 <malloc>:
 801a7f0:	4b02      	ldr	r3, [pc, #8]	; (801a7fc <malloc+0xc>)
 801a7f2:	4601      	mov	r1, r0
 801a7f4:	6818      	ldr	r0, [r3, #0]
 801a7f6:	f000 bbe1 	b.w	801afbc <_malloc_r>
 801a7fa:	bf00      	nop
 801a7fc:	20000248 	.word	0x20000248

0801a800 <_Balloc>:
 801a800:	b570      	push	{r4, r5, r6, lr}
 801a802:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801a804:	4604      	mov	r4, r0
 801a806:	460d      	mov	r5, r1
 801a808:	b976      	cbnz	r6, 801a828 <_Balloc+0x28>
 801a80a:	2010      	movs	r0, #16
 801a80c:	f7ff fff0 	bl	801a7f0 <malloc>
 801a810:	4602      	mov	r2, r0
 801a812:	6260      	str	r0, [r4, #36]	; 0x24
 801a814:	b920      	cbnz	r0, 801a820 <_Balloc+0x20>
 801a816:	4b18      	ldr	r3, [pc, #96]	; (801a878 <_Balloc+0x78>)
 801a818:	4818      	ldr	r0, [pc, #96]	; (801a87c <_Balloc+0x7c>)
 801a81a:	2166      	movs	r1, #102	; 0x66
 801a81c:	f000 fde8 	bl	801b3f0 <__assert_func>
 801a820:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801a824:	6006      	str	r6, [r0, #0]
 801a826:	60c6      	str	r6, [r0, #12]
 801a828:	6a66      	ldr	r6, [r4, #36]	; 0x24
 801a82a:	68f3      	ldr	r3, [r6, #12]
 801a82c:	b183      	cbz	r3, 801a850 <_Balloc+0x50>
 801a82e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801a830:	68db      	ldr	r3, [r3, #12]
 801a832:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801a836:	b9b8      	cbnz	r0, 801a868 <_Balloc+0x68>
 801a838:	2101      	movs	r1, #1
 801a83a:	fa01 f605 	lsl.w	r6, r1, r5
 801a83e:	1d72      	adds	r2, r6, #5
 801a840:	0092      	lsls	r2, r2, #2
 801a842:	4620      	mov	r0, r4
 801a844:	f000 fb5a 	bl	801aefc <_calloc_r>
 801a848:	b160      	cbz	r0, 801a864 <_Balloc+0x64>
 801a84a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801a84e:	e00e      	b.n	801a86e <_Balloc+0x6e>
 801a850:	2221      	movs	r2, #33	; 0x21
 801a852:	2104      	movs	r1, #4
 801a854:	4620      	mov	r0, r4
 801a856:	f000 fb51 	bl	801aefc <_calloc_r>
 801a85a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801a85c:	60f0      	str	r0, [r6, #12]
 801a85e:	68db      	ldr	r3, [r3, #12]
 801a860:	2b00      	cmp	r3, #0
 801a862:	d1e4      	bne.n	801a82e <_Balloc+0x2e>
 801a864:	2000      	movs	r0, #0
 801a866:	bd70      	pop	{r4, r5, r6, pc}
 801a868:	6802      	ldr	r2, [r0, #0]
 801a86a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801a86e:	2300      	movs	r3, #0
 801a870:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801a874:	e7f7      	b.n	801a866 <_Balloc+0x66>
 801a876:	bf00      	nop
 801a878:	0801ce55 	.word	0x0801ce55
 801a87c:	0801cf3c 	.word	0x0801cf3c

0801a880 <_Bfree>:
 801a880:	b570      	push	{r4, r5, r6, lr}
 801a882:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801a884:	4605      	mov	r5, r0
 801a886:	460c      	mov	r4, r1
 801a888:	b976      	cbnz	r6, 801a8a8 <_Bfree+0x28>
 801a88a:	2010      	movs	r0, #16
 801a88c:	f7ff ffb0 	bl	801a7f0 <malloc>
 801a890:	4602      	mov	r2, r0
 801a892:	6268      	str	r0, [r5, #36]	; 0x24
 801a894:	b920      	cbnz	r0, 801a8a0 <_Bfree+0x20>
 801a896:	4b09      	ldr	r3, [pc, #36]	; (801a8bc <_Bfree+0x3c>)
 801a898:	4809      	ldr	r0, [pc, #36]	; (801a8c0 <_Bfree+0x40>)
 801a89a:	218a      	movs	r1, #138	; 0x8a
 801a89c:	f000 fda8 	bl	801b3f0 <__assert_func>
 801a8a0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801a8a4:	6006      	str	r6, [r0, #0]
 801a8a6:	60c6      	str	r6, [r0, #12]
 801a8a8:	b13c      	cbz	r4, 801a8ba <_Bfree+0x3a>
 801a8aa:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 801a8ac:	6862      	ldr	r2, [r4, #4]
 801a8ae:	68db      	ldr	r3, [r3, #12]
 801a8b0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801a8b4:	6021      	str	r1, [r4, #0]
 801a8b6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801a8ba:	bd70      	pop	{r4, r5, r6, pc}
 801a8bc:	0801ce55 	.word	0x0801ce55
 801a8c0:	0801cf3c 	.word	0x0801cf3c

0801a8c4 <__multadd>:
 801a8c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a8c8:	690e      	ldr	r6, [r1, #16]
 801a8ca:	4607      	mov	r7, r0
 801a8cc:	4698      	mov	r8, r3
 801a8ce:	460c      	mov	r4, r1
 801a8d0:	f101 0014 	add.w	r0, r1, #20
 801a8d4:	2300      	movs	r3, #0
 801a8d6:	6805      	ldr	r5, [r0, #0]
 801a8d8:	b2a9      	uxth	r1, r5
 801a8da:	fb02 8101 	mla	r1, r2, r1, r8
 801a8de:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 801a8e2:	0c2d      	lsrs	r5, r5, #16
 801a8e4:	fb02 c505 	mla	r5, r2, r5, ip
 801a8e8:	b289      	uxth	r1, r1
 801a8ea:	3301      	adds	r3, #1
 801a8ec:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 801a8f0:	429e      	cmp	r6, r3
 801a8f2:	f840 1b04 	str.w	r1, [r0], #4
 801a8f6:	ea4f 4815 	mov.w	r8, r5, lsr #16
 801a8fa:	dcec      	bgt.n	801a8d6 <__multadd+0x12>
 801a8fc:	f1b8 0f00 	cmp.w	r8, #0
 801a900:	d022      	beq.n	801a948 <__multadd+0x84>
 801a902:	68a3      	ldr	r3, [r4, #8]
 801a904:	42b3      	cmp	r3, r6
 801a906:	dc19      	bgt.n	801a93c <__multadd+0x78>
 801a908:	6861      	ldr	r1, [r4, #4]
 801a90a:	4638      	mov	r0, r7
 801a90c:	3101      	adds	r1, #1
 801a90e:	f7ff ff77 	bl	801a800 <_Balloc>
 801a912:	4605      	mov	r5, r0
 801a914:	b928      	cbnz	r0, 801a922 <__multadd+0x5e>
 801a916:	4602      	mov	r2, r0
 801a918:	4b0d      	ldr	r3, [pc, #52]	; (801a950 <__multadd+0x8c>)
 801a91a:	480e      	ldr	r0, [pc, #56]	; (801a954 <__multadd+0x90>)
 801a91c:	21b5      	movs	r1, #181	; 0xb5
 801a91e:	f000 fd67 	bl	801b3f0 <__assert_func>
 801a922:	6922      	ldr	r2, [r4, #16]
 801a924:	3202      	adds	r2, #2
 801a926:	f104 010c 	add.w	r1, r4, #12
 801a92a:	0092      	lsls	r2, r2, #2
 801a92c:	300c      	adds	r0, #12
 801a92e:	f7fe f8f3 	bl	8018b18 <memcpy>
 801a932:	4621      	mov	r1, r4
 801a934:	4638      	mov	r0, r7
 801a936:	f7ff ffa3 	bl	801a880 <_Bfree>
 801a93a:	462c      	mov	r4, r5
 801a93c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 801a940:	3601      	adds	r6, #1
 801a942:	f8c3 8014 	str.w	r8, [r3, #20]
 801a946:	6126      	str	r6, [r4, #16]
 801a948:	4620      	mov	r0, r4
 801a94a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a94e:	bf00      	nop
 801a950:	0801cecb 	.word	0x0801cecb
 801a954:	0801cf3c 	.word	0x0801cf3c

0801a958 <__hi0bits>:
 801a958:	0c03      	lsrs	r3, r0, #16
 801a95a:	041b      	lsls	r3, r3, #16
 801a95c:	b9d3      	cbnz	r3, 801a994 <__hi0bits+0x3c>
 801a95e:	0400      	lsls	r0, r0, #16
 801a960:	2310      	movs	r3, #16
 801a962:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801a966:	bf04      	itt	eq
 801a968:	0200      	lsleq	r0, r0, #8
 801a96a:	3308      	addeq	r3, #8
 801a96c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 801a970:	bf04      	itt	eq
 801a972:	0100      	lsleq	r0, r0, #4
 801a974:	3304      	addeq	r3, #4
 801a976:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801a97a:	bf04      	itt	eq
 801a97c:	0080      	lsleq	r0, r0, #2
 801a97e:	3302      	addeq	r3, #2
 801a980:	2800      	cmp	r0, #0
 801a982:	db05      	blt.n	801a990 <__hi0bits+0x38>
 801a984:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 801a988:	f103 0301 	add.w	r3, r3, #1
 801a98c:	bf08      	it	eq
 801a98e:	2320      	moveq	r3, #32
 801a990:	4618      	mov	r0, r3
 801a992:	4770      	bx	lr
 801a994:	2300      	movs	r3, #0
 801a996:	e7e4      	b.n	801a962 <__hi0bits+0xa>

0801a998 <__lo0bits>:
 801a998:	6803      	ldr	r3, [r0, #0]
 801a99a:	f013 0207 	ands.w	r2, r3, #7
 801a99e:	4601      	mov	r1, r0
 801a9a0:	d00b      	beq.n	801a9ba <__lo0bits+0x22>
 801a9a2:	07da      	lsls	r2, r3, #31
 801a9a4:	d424      	bmi.n	801a9f0 <__lo0bits+0x58>
 801a9a6:	0798      	lsls	r0, r3, #30
 801a9a8:	bf49      	itett	mi
 801a9aa:	085b      	lsrmi	r3, r3, #1
 801a9ac:	089b      	lsrpl	r3, r3, #2
 801a9ae:	2001      	movmi	r0, #1
 801a9b0:	600b      	strmi	r3, [r1, #0]
 801a9b2:	bf5c      	itt	pl
 801a9b4:	600b      	strpl	r3, [r1, #0]
 801a9b6:	2002      	movpl	r0, #2
 801a9b8:	4770      	bx	lr
 801a9ba:	b298      	uxth	r0, r3
 801a9bc:	b9b0      	cbnz	r0, 801a9ec <__lo0bits+0x54>
 801a9be:	0c1b      	lsrs	r3, r3, #16
 801a9c0:	2010      	movs	r0, #16
 801a9c2:	f013 0fff 	tst.w	r3, #255	; 0xff
 801a9c6:	bf04      	itt	eq
 801a9c8:	0a1b      	lsreq	r3, r3, #8
 801a9ca:	3008      	addeq	r0, #8
 801a9cc:	071a      	lsls	r2, r3, #28
 801a9ce:	bf04      	itt	eq
 801a9d0:	091b      	lsreq	r3, r3, #4
 801a9d2:	3004      	addeq	r0, #4
 801a9d4:	079a      	lsls	r2, r3, #30
 801a9d6:	bf04      	itt	eq
 801a9d8:	089b      	lsreq	r3, r3, #2
 801a9da:	3002      	addeq	r0, #2
 801a9dc:	07da      	lsls	r2, r3, #31
 801a9de:	d403      	bmi.n	801a9e8 <__lo0bits+0x50>
 801a9e0:	085b      	lsrs	r3, r3, #1
 801a9e2:	f100 0001 	add.w	r0, r0, #1
 801a9e6:	d005      	beq.n	801a9f4 <__lo0bits+0x5c>
 801a9e8:	600b      	str	r3, [r1, #0]
 801a9ea:	4770      	bx	lr
 801a9ec:	4610      	mov	r0, r2
 801a9ee:	e7e8      	b.n	801a9c2 <__lo0bits+0x2a>
 801a9f0:	2000      	movs	r0, #0
 801a9f2:	4770      	bx	lr
 801a9f4:	2020      	movs	r0, #32
 801a9f6:	4770      	bx	lr

0801a9f8 <__i2b>:
 801a9f8:	b510      	push	{r4, lr}
 801a9fa:	460c      	mov	r4, r1
 801a9fc:	2101      	movs	r1, #1
 801a9fe:	f7ff feff 	bl	801a800 <_Balloc>
 801aa02:	4602      	mov	r2, r0
 801aa04:	b928      	cbnz	r0, 801aa12 <__i2b+0x1a>
 801aa06:	4b05      	ldr	r3, [pc, #20]	; (801aa1c <__i2b+0x24>)
 801aa08:	4805      	ldr	r0, [pc, #20]	; (801aa20 <__i2b+0x28>)
 801aa0a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 801aa0e:	f000 fcef 	bl	801b3f0 <__assert_func>
 801aa12:	2301      	movs	r3, #1
 801aa14:	6144      	str	r4, [r0, #20]
 801aa16:	6103      	str	r3, [r0, #16]
 801aa18:	bd10      	pop	{r4, pc}
 801aa1a:	bf00      	nop
 801aa1c:	0801cecb 	.word	0x0801cecb
 801aa20:	0801cf3c 	.word	0x0801cf3c

0801aa24 <__multiply>:
 801aa24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801aa28:	4614      	mov	r4, r2
 801aa2a:	690a      	ldr	r2, [r1, #16]
 801aa2c:	6923      	ldr	r3, [r4, #16]
 801aa2e:	429a      	cmp	r2, r3
 801aa30:	bfb8      	it	lt
 801aa32:	460b      	movlt	r3, r1
 801aa34:	460d      	mov	r5, r1
 801aa36:	bfbc      	itt	lt
 801aa38:	4625      	movlt	r5, r4
 801aa3a:	461c      	movlt	r4, r3
 801aa3c:	f8d5 a010 	ldr.w	sl, [r5, #16]
 801aa40:	f8d4 9010 	ldr.w	r9, [r4, #16]
 801aa44:	68ab      	ldr	r3, [r5, #8]
 801aa46:	6869      	ldr	r1, [r5, #4]
 801aa48:	eb0a 0709 	add.w	r7, sl, r9
 801aa4c:	42bb      	cmp	r3, r7
 801aa4e:	b085      	sub	sp, #20
 801aa50:	bfb8      	it	lt
 801aa52:	3101      	addlt	r1, #1
 801aa54:	f7ff fed4 	bl	801a800 <_Balloc>
 801aa58:	b930      	cbnz	r0, 801aa68 <__multiply+0x44>
 801aa5a:	4602      	mov	r2, r0
 801aa5c:	4b42      	ldr	r3, [pc, #264]	; (801ab68 <__multiply+0x144>)
 801aa5e:	4843      	ldr	r0, [pc, #268]	; (801ab6c <__multiply+0x148>)
 801aa60:	f240 115d 	movw	r1, #349	; 0x15d
 801aa64:	f000 fcc4 	bl	801b3f0 <__assert_func>
 801aa68:	f100 0614 	add.w	r6, r0, #20
 801aa6c:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 801aa70:	4633      	mov	r3, r6
 801aa72:	2200      	movs	r2, #0
 801aa74:	4543      	cmp	r3, r8
 801aa76:	d31e      	bcc.n	801aab6 <__multiply+0x92>
 801aa78:	f105 0c14 	add.w	ip, r5, #20
 801aa7c:	f104 0314 	add.w	r3, r4, #20
 801aa80:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 801aa84:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 801aa88:	9202      	str	r2, [sp, #8]
 801aa8a:	ebac 0205 	sub.w	r2, ip, r5
 801aa8e:	3a15      	subs	r2, #21
 801aa90:	f022 0203 	bic.w	r2, r2, #3
 801aa94:	3204      	adds	r2, #4
 801aa96:	f105 0115 	add.w	r1, r5, #21
 801aa9a:	458c      	cmp	ip, r1
 801aa9c:	bf38      	it	cc
 801aa9e:	2204      	movcc	r2, #4
 801aaa0:	9201      	str	r2, [sp, #4]
 801aaa2:	9a02      	ldr	r2, [sp, #8]
 801aaa4:	9303      	str	r3, [sp, #12]
 801aaa6:	429a      	cmp	r2, r3
 801aaa8:	d808      	bhi.n	801aabc <__multiply+0x98>
 801aaaa:	2f00      	cmp	r7, #0
 801aaac:	dc55      	bgt.n	801ab5a <__multiply+0x136>
 801aaae:	6107      	str	r7, [r0, #16]
 801aab0:	b005      	add	sp, #20
 801aab2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801aab6:	f843 2b04 	str.w	r2, [r3], #4
 801aaba:	e7db      	b.n	801aa74 <__multiply+0x50>
 801aabc:	f8b3 a000 	ldrh.w	sl, [r3]
 801aac0:	f1ba 0f00 	cmp.w	sl, #0
 801aac4:	d020      	beq.n	801ab08 <__multiply+0xe4>
 801aac6:	f105 0e14 	add.w	lr, r5, #20
 801aaca:	46b1      	mov	r9, r6
 801aacc:	2200      	movs	r2, #0
 801aace:	f85e 4b04 	ldr.w	r4, [lr], #4
 801aad2:	f8d9 b000 	ldr.w	fp, [r9]
 801aad6:	b2a1      	uxth	r1, r4
 801aad8:	fa1f fb8b 	uxth.w	fp, fp
 801aadc:	fb0a b101 	mla	r1, sl, r1, fp
 801aae0:	4411      	add	r1, r2
 801aae2:	f8d9 2000 	ldr.w	r2, [r9]
 801aae6:	0c24      	lsrs	r4, r4, #16
 801aae8:	0c12      	lsrs	r2, r2, #16
 801aaea:	fb0a 2404 	mla	r4, sl, r4, r2
 801aaee:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 801aaf2:	b289      	uxth	r1, r1
 801aaf4:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 801aaf8:	45f4      	cmp	ip, lr
 801aafa:	f849 1b04 	str.w	r1, [r9], #4
 801aafe:	ea4f 4214 	mov.w	r2, r4, lsr #16
 801ab02:	d8e4      	bhi.n	801aace <__multiply+0xaa>
 801ab04:	9901      	ldr	r1, [sp, #4]
 801ab06:	5072      	str	r2, [r6, r1]
 801ab08:	9a03      	ldr	r2, [sp, #12]
 801ab0a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801ab0e:	3304      	adds	r3, #4
 801ab10:	f1b9 0f00 	cmp.w	r9, #0
 801ab14:	d01f      	beq.n	801ab56 <__multiply+0x132>
 801ab16:	6834      	ldr	r4, [r6, #0]
 801ab18:	f105 0114 	add.w	r1, r5, #20
 801ab1c:	46b6      	mov	lr, r6
 801ab1e:	f04f 0a00 	mov.w	sl, #0
 801ab22:	880a      	ldrh	r2, [r1, #0]
 801ab24:	f8be b002 	ldrh.w	fp, [lr, #2]
 801ab28:	fb09 b202 	mla	r2, r9, r2, fp
 801ab2c:	4492      	add	sl, r2
 801ab2e:	b2a4      	uxth	r4, r4
 801ab30:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 801ab34:	f84e 4b04 	str.w	r4, [lr], #4
 801ab38:	f851 4b04 	ldr.w	r4, [r1], #4
 801ab3c:	f8be 2000 	ldrh.w	r2, [lr]
 801ab40:	0c24      	lsrs	r4, r4, #16
 801ab42:	fb09 2404 	mla	r4, r9, r4, r2
 801ab46:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 801ab4a:	458c      	cmp	ip, r1
 801ab4c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 801ab50:	d8e7      	bhi.n	801ab22 <__multiply+0xfe>
 801ab52:	9a01      	ldr	r2, [sp, #4]
 801ab54:	50b4      	str	r4, [r6, r2]
 801ab56:	3604      	adds	r6, #4
 801ab58:	e7a3      	b.n	801aaa2 <__multiply+0x7e>
 801ab5a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801ab5e:	2b00      	cmp	r3, #0
 801ab60:	d1a5      	bne.n	801aaae <__multiply+0x8a>
 801ab62:	3f01      	subs	r7, #1
 801ab64:	e7a1      	b.n	801aaaa <__multiply+0x86>
 801ab66:	bf00      	nop
 801ab68:	0801cecb 	.word	0x0801cecb
 801ab6c:	0801cf3c 	.word	0x0801cf3c

0801ab70 <__pow5mult>:
 801ab70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801ab74:	4615      	mov	r5, r2
 801ab76:	f012 0203 	ands.w	r2, r2, #3
 801ab7a:	4606      	mov	r6, r0
 801ab7c:	460f      	mov	r7, r1
 801ab7e:	d007      	beq.n	801ab90 <__pow5mult+0x20>
 801ab80:	4c25      	ldr	r4, [pc, #148]	; (801ac18 <__pow5mult+0xa8>)
 801ab82:	3a01      	subs	r2, #1
 801ab84:	2300      	movs	r3, #0
 801ab86:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801ab8a:	f7ff fe9b 	bl	801a8c4 <__multadd>
 801ab8e:	4607      	mov	r7, r0
 801ab90:	10ad      	asrs	r5, r5, #2
 801ab92:	d03d      	beq.n	801ac10 <__pow5mult+0xa0>
 801ab94:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801ab96:	b97c      	cbnz	r4, 801abb8 <__pow5mult+0x48>
 801ab98:	2010      	movs	r0, #16
 801ab9a:	f7ff fe29 	bl	801a7f0 <malloc>
 801ab9e:	4602      	mov	r2, r0
 801aba0:	6270      	str	r0, [r6, #36]	; 0x24
 801aba2:	b928      	cbnz	r0, 801abb0 <__pow5mult+0x40>
 801aba4:	4b1d      	ldr	r3, [pc, #116]	; (801ac1c <__pow5mult+0xac>)
 801aba6:	481e      	ldr	r0, [pc, #120]	; (801ac20 <__pow5mult+0xb0>)
 801aba8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 801abac:	f000 fc20 	bl	801b3f0 <__assert_func>
 801abb0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801abb4:	6004      	str	r4, [r0, #0]
 801abb6:	60c4      	str	r4, [r0, #12]
 801abb8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801abbc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801abc0:	b94c      	cbnz	r4, 801abd6 <__pow5mult+0x66>
 801abc2:	f240 2171 	movw	r1, #625	; 0x271
 801abc6:	4630      	mov	r0, r6
 801abc8:	f7ff ff16 	bl	801a9f8 <__i2b>
 801abcc:	2300      	movs	r3, #0
 801abce:	f8c8 0008 	str.w	r0, [r8, #8]
 801abd2:	4604      	mov	r4, r0
 801abd4:	6003      	str	r3, [r0, #0]
 801abd6:	f04f 0900 	mov.w	r9, #0
 801abda:	07eb      	lsls	r3, r5, #31
 801abdc:	d50a      	bpl.n	801abf4 <__pow5mult+0x84>
 801abde:	4639      	mov	r1, r7
 801abe0:	4622      	mov	r2, r4
 801abe2:	4630      	mov	r0, r6
 801abe4:	f7ff ff1e 	bl	801aa24 <__multiply>
 801abe8:	4639      	mov	r1, r7
 801abea:	4680      	mov	r8, r0
 801abec:	4630      	mov	r0, r6
 801abee:	f7ff fe47 	bl	801a880 <_Bfree>
 801abf2:	4647      	mov	r7, r8
 801abf4:	106d      	asrs	r5, r5, #1
 801abf6:	d00b      	beq.n	801ac10 <__pow5mult+0xa0>
 801abf8:	6820      	ldr	r0, [r4, #0]
 801abfa:	b938      	cbnz	r0, 801ac0c <__pow5mult+0x9c>
 801abfc:	4622      	mov	r2, r4
 801abfe:	4621      	mov	r1, r4
 801ac00:	4630      	mov	r0, r6
 801ac02:	f7ff ff0f 	bl	801aa24 <__multiply>
 801ac06:	6020      	str	r0, [r4, #0]
 801ac08:	f8c0 9000 	str.w	r9, [r0]
 801ac0c:	4604      	mov	r4, r0
 801ac0e:	e7e4      	b.n	801abda <__pow5mult+0x6a>
 801ac10:	4638      	mov	r0, r7
 801ac12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801ac16:	bf00      	nop
 801ac18:	0801d090 	.word	0x0801d090
 801ac1c:	0801ce55 	.word	0x0801ce55
 801ac20:	0801cf3c 	.word	0x0801cf3c

0801ac24 <__lshift>:
 801ac24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801ac28:	460c      	mov	r4, r1
 801ac2a:	6849      	ldr	r1, [r1, #4]
 801ac2c:	6923      	ldr	r3, [r4, #16]
 801ac2e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801ac32:	68a3      	ldr	r3, [r4, #8]
 801ac34:	4607      	mov	r7, r0
 801ac36:	4691      	mov	r9, r2
 801ac38:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801ac3c:	f108 0601 	add.w	r6, r8, #1
 801ac40:	42b3      	cmp	r3, r6
 801ac42:	db0b      	blt.n	801ac5c <__lshift+0x38>
 801ac44:	4638      	mov	r0, r7
 801ac46:	f7ff fddb 	bl	801a800 <_Balloc>
 801ac4a:	4605      	mov	r5, r0
 801ac4c:	b948      	cbnz	r0, 801ac62 <__lshift+0x3e>
 801ac4e:	4602      	mov	r2, r0
 801ac50:	4b28      	ldr	r3, [pc, #160]	; (801acf4 <__lshift+0xd0>)
 801ac52:	4829      	ldr	r0, [pc, #164]	; (801acf8 <__lshift+0xd4>)
 801ac54:	f240 11d9 	movw	r1, #473	; 0x1d9
 801ac58:	f000 fbca 	bl	801b3f0 <__assert_func>
 801ac5c:	3101      	adds	r1, #1
 801ac5e:	005b      	lsls	r3, r3, #1
 801ac60:	e7ee      	b.n	801ac40 <__lshift+0x1c>
 801ac62:	2300      	movs	r3, #0
 801ac64:	f100 0114 	add.w	r1, r0, #20
 801ac68:	f100 0210 	add.w	r2, r0, #16
 801ac6c:	4618      	mov	r0, r3
 801ac6e:	4553      	cmp	r3, sl
 801ac70:	db33      	blt.n	801acda <__lshift+0xb6>
 801ac72:	6920      	ldr	r0, [r4, #16]
 801ac74:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801ac78:	f104 0314 	add.w	r3, r4, #20
 801ac7c:	f019 091f 	ands.w	r9, r9, #31
 801ac80:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801ac84:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801ac88:	d02b      	beq.n	801ace2 <__lshift+0xbe>
 801ac8a:	f1c9 0e20 	rsb	lr, r9, #32
 801ac8e:	468a      	mov	sl, r1
 801ac90:	2200      	movs	r2, #0
 801ac92:	6818      	ldr	r0, [r3, #0]
 801ac94:	fa00 f009 	lsl.w	r0, r0, r9
 801ac98:	4302      	orrs	r2, r0
 801ac9a:	f84a 2b04 	str.w	r2, [sl], #4
 801ac9e:	f853 2b04 	ldr.w	r2, [r3], #4
 801aca2:	459c      	cmp	ip, r3
 801aca4:	fa22 f20e 	lsr.w	r2, r2, lr
 801aca8:	d8f3      	bhi.n	801ac92 <__lshift+0x6e>
 801acaa:	ebac 0304 	sub.w	r3, ip, r4
 801acae:	3b15      	subs	r3, #21
 801acb0:	f023 0303 	bic.w	r3, r3, #3
 801acb4:	3304      	adds	r3, #4
 801acb6:	f104 0015 	add.w	r0, r4, #21
 801acba:	4584      	cmp	ip, r0
 801acbc:	bf38      	it	cc
 801acbe:	2304      	movcc	r3, #4
 801acc0:	50ca      	str	r2, [r1, r3]
 801acc2:	b10a      	cbz	r2, 801acc8 <__lshift+0xa4>
 801acc4:	f108 0602 	add.w	r6, r8, #2
 801acc8:	3e01      	subs	r6, #1
 801acca:	4638      	mov	r0, r7
 801accc:	612e      	str	r6, [r5, #16]
 801acce:	4621      	mov	r1, r4
 801acd0:	f7ff fdd6 	bl	801a880 <_Bfree>
 801acd4:	4628      	mov	r0, r5
 801acd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801acda:	f842 0f04 	str.w	r0, [r2, #4]!
 801acde:	3301      	adds	r3, #1
 801ace0:	e7c5      	b.n	801ac6e <__lshift+0x4a>
 801ace2:	3904      	subs	r1, #4
 801ace4:	f853 2b04 	ldr.w	r2, [r3], #4
 801ace8:	f841 2f04 	str.w	r2, [r1, #4]!
 801acec:	459c      	cmp	ip, r3
 801acee:	d8f9      	bhi.n	801ace4 <__lshift+0xc0>
 801acf0:	e7ea      	b.n	801acc8 <__lshift+0xa4>
 801acf2:	bf00      	nop
 801acf4:	0801cecb 	.word	0x0801cecb
 801acf8:	0801cf3c 	.word	0x0801cf3c

0801acfc <__mcmp>:
 801acfc:	b530      	push	{r4, r5, lr}
 801acfe:	6902      	ldr	r2, [r0, #16]
 801ad00:	690c      	ldr	r4, [r1, #16]
 801ad02:	1b12      	subs	r2, r2, r4
 801ad04:	d10e      	bne.n	801ad24 <__mcmp+0x28>
 801ad06:	f100 0314 	add.w	r3, r0, #20
 801ad0a:	3114      	adds	r1, #20
 801ad0c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 801ad10:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 801ad14:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 801ad18:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 801ad1c:	42a5      	cmp	r5, r4
 801ad1e:	d003      	beq.n	801ad28 <__mcmp+0x2c>
 801ad20:	d305      	bcc.n	801ad2e <__mcmp+0x32>
 801ad22:	2201      	movs	r2, #1
 801ad24:	4610      	mov	r0, r2
 801ad26:	bd30      	pop	{r4, r5, pc}
 801ad28:	4283      	cmp	r3, r0
 801ad2a:	d3f3      	bcc.n	801ad14 <__mcmp+0x18>
 801ad2c:	e7fa      	b.n	801ad24 <__mcmp+0x28>
 801ad2e:	f04f 32ff 	mov.w	r2, #4294967295
 801ad32:	e7f7      	b.n	801ad24 <__mcmp+0x28>

0801ad34 <__mdiff>:
 801ad34:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ad38:	460c      	mov	r4, r1
 801ad3a:	4606      	mov	r6, r0
 801ad3c:	4611      	mov	r1, r2
 801ad3e:	4620      	mov	r0, r4
 801ad40:	4617      	mov	r7, r2
 801ad42:	f7ff ffdb 	bl	801acfc <__mcmp>
 801ad46:	1e05      	subs	r5, r0, #0
 801ad48:	d110      	bne.n	801ad6c <__mdiff+0x38>
 801ad4a:	4629      	mov	r1, r5
 801ad4c:	4630      	mov	r0, r6
 801ad4e:	f7ff fd57 	bl	801a800 <_Balloc>
 801ad52:	b930      	cbnz	r0, 801ad62 <__mdiff+0x2e>
 801ad54:	4b39      	ldr	r3, [pc, #228]	; (801ae3c <__mdiff+0x108>)
 801ad56:	4602      	mov	r2, r0
 801ad58:	f240 2132 	movw	r1, #562	; 0x232
 801ad5c:	4838      	ldr	r0, [pc, #224]	; (801ae40 <__mdiff+0x10c>)
 801ad5e:	f000 fb47 	bl	801b3f0 <__assert_func>
 801ad62:	2301      	movs	r3, #1
 801ad64:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801ad68:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ad6c:	bfa4      	itt	ge
 801ad6e:	463b      	movge	r3, r7
 801ad70:	4627      	movge	r7, r4
 801ad72:	4630      	mov	r0, r6
 801ad74:	6879      	ldr	r1, [r7, #4]
 801ad76:	bfa6      	itte	ge
 801ad78:	461c      	movge	r4, r3
 801ad7a:	2500      	movge	r5, #0
 801ad7c:	2501      	movlt	r5, #1
 801ad7e:	f7ff fd3f 	bl	801a800 <_Balloc>
 801ad82:	b920      	cbnz	r0, 801ad8e <__mdiff+0x5a>
 801ad84:	4b2d      	ldr	r3, [pc, #180]	; (801ae3c <__mdiff+0x108>)
 801ad86:	4602      	mov	r2, r0
 801ad88:	f44f 7110 	mov.w	r1, #576	; 0x240
 801ad8c:	e7e6      	b.n	801ad5c <__mdiff+0x28>
 801ad8e:	693e      	ldr	r6, [r7, #16]
 801ad90:	60c5      	str	r5, [r0, #12]
 801ad92:	6925      	ldr	r5, [r4, #16]
 801ad94:	f107 0114 	add.w	r1, r7, #20
 801ad98:	f104 0914 	add.w	r9, r4, #20
 801ad9c:	f100 0e14 	add.w	lr, r0, #20
 801ada0:	f107 0210 	add.w	r2, r7, #16
 801ada4:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 801ada8:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 801adac:	46f2      	mov	sl, lr
 801adae:	2700      	movs	r7, #0
 801adb0:	f859 3b04 	ldr.w	r3, [r9], #4
 801adb4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 801adb8:	fa1f f883 	uxth.w	r8, r3
 801adbc:	fa17 f78b 	uxtah	r7, r7, fp
 801adc0:	0c1b      	lsrs	r3, r3, #16
 801adc2:	eba7 0808 	sub.w	r8, r7, r8
 801adc6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801adca:	eb03 4328 	add.w	r3, r3, r8, asr #16
 801adce:	fa1f f888 	uxth.w	r8, r8
 801add2:	141f      	asrs	r7, r3, #16
 801add4:	454d      	cmp	r5, r9
 801add6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 801adda:	f84a 3b04 	str.w	r3, [sl], #4
 801adde:	d8e7      	bhi.n	801adb0 <__mdiff+0x7c>
 801ade0:	1b2b      	subs	r3, r5, r4
 801ade2:	3b15      	subs	r3, #21
 801ade4:	f023 0303 	bic.w	r3, r3, #3
 801ade8:	3304      	adds	r3, #4
 801adea:	3415      	adds	r4, #21
 801adec:	42a5      	cmp	r5, r4
 801adee:	bf38      	it	cc
 801adf0:	2304      	movcc	r3, #4
 801adf2:	4419      	add	r1, r3
 801adf4:	4473      	add	r3, lr
 801adf6:	469e      	mov	lr, r3
 801adf8:	460d      	mov	r5, r1
 801adfa:	4565      	cmp	r5, ip
 801adfc:	d30e      	bcc.n	801ae1c <__mdiff+0xe8>
 801adfe:	f10c 0203 	add.w	r2, ip, #3
 801ae02:	1a52      	subs	r2, r2, r1
 801ae04:	f022 0203 	bic.w	r2, r2, #3
 801ae08:	3903      	subs	r1, #3
 801ae0a:	458c      	cmp	ip, r1
 801ae0c:	bf38      	it	cc
 801ae0e:	2200      	movcc	r2, #0
 801ae10:	441a      	add	r2, r3
 801ae12:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 801ae16:	b17b      	cbz	r3, 801ae38 <__mdiff+0x104>
 801ae18:	6106      	str	r6, [r0, #16]
 801ae1a:	e7a5      	b.n	801ad68 <__mdiff+0x34>
 801ae1c:	f855 8b04 	ldr.w	r8, [r5], #4
 801ae20:	fa17 f488 	uxtah	r4, r7, r8
 801ae24:	1422      	asrs	r2, r4, #16
 801ae26:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 801ae2a:	b2a4      	uxth	r4, r4
 801ae2c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 801ae30:	f84e 4b04 	str.w	r4, [lr], #4
 801ae34:	1417      	asrs	r7, r2, #16
 801ae36:	e7e0      	b.n	801adfa <__mdiff+0xc6>
 801ae38:	3e01      	subs	r6, #1
 801ae3a:	e7ea      	b.n	801ae12 <__mdiff+0xde>
 801ae3c:	0801cecb 	.word	0x0801cecb
 801ae40:	0801cf3c 	.word	0x0801cf3c

0801ae44 <__d2b>:
 801ae44:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801ae48:	4689      	mov	r9, r1
 801ae4a:	2101      	movs	r1, #1
 801ae4c:	ec57 6b10 	vmov	r6, r7, d0
 801ae50:	4690      	mov	r8, r2
 801ae52:	f7ff fcd5 	bl	801a800 <_Balloc>
 801ae56:	4604      	mov	r4, r0
 801ae58:	b930      	cbnz	r0, 801ae68 <__d2b+0x24>
 801ae5a:	4602      	mov	r2, r0
 801ae5c:	4b25      	ldr	r3, [pc, #148]	; (801aef4 <__d2b+0xb0>)
 801ae5e:	4826      	ldr	r0, [pc, #152]	; (801aef8 <__d2b+0xb4>)
 801ae60:	f240 310a 	movw	r1, #778	; 0x30a
 801ae64:	f000 fac4 	bl	801b3f0 <__assert_func>
 801ae68:	f3c7 550a 	ubfx	r5, r7, #20, #11
 801ae6c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801ae70:	bb35      	cbnz	r5, 801aec0 <__d2b+0x7c>
 801ae72:	2e00      	cmp	r6, #0
 801ae74:	9301      	str	r3, [sp, #4]
 801ae76:	d028      	beq.n	801aeca <__d2b+0x86>
 801ae78:	4668      	mov	r0, sp
 801ae7a:	9600      	str	r6, [sp, #0]
 801ae7c:	f7ff fd8c 	bl	801a998 <__lo0bits>
 801ae80:	9900      	ldr	r1, [sp, #0]
 801ae82:	b300      	cbz	r0, 801aec6 <__d2b+0x82>
 801ae84:	9a01      	ldr	r2, [sp, #4]
 801ae86:	f1c0 0320 	rsb	r3, r0, #32
 801ae8a:	fa02 f303 	lsl.w	r3, r2, r3
 801ae8e:	430b      	orrs	r3, r1
 801ae90:	40c2      	lsrs	r2, r0
 801ae92:	6163      	str	r3, [r4, #20]
 801ae94:	9201      	str	r2, [sp, #4]
 801ae96:	9b01      	ldr	r3, [sp, #4]
 801ae98:	61a3      	str	r3, [r4, #24]
 801ae9a:	2b00      	cmp	r3, #0
 801ae9c:	bf14      	ite	ne
 801ae9e:	2202      	movne	r2, #2
 801aea0:	2201      	moveq	r2, #1
 801aea2:	6122      	str	r2, [r4, #16]
 801aea4:	b1d5      	cbz	r5, 801aedc <__d2b+0x98>
 801aea6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 801aeaa:	4405      	add	r5, r0
 801aeac:	f8c9 5000 	str.w	r5, [r9]
 801aeb0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801aeb4:	f8c8 0000 	str.w	r0, [r8]
 801aeb8:	4620      	mov	r0, r4
 801aeba:	b003      	add	sp, #12
 801aebc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801aec0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801aec4:	e7d5      	b.n	801ae72 <__d2b+0x2e>
 801aec6:	6161      	str	r1, [r4, #20]
 801aec8:	e7e5      	b.n	801ae96 <__d2b+0x52>
 801aeca:	a801      	add	r0, sp, #4
 801aecc:	f7ff fd64 	bl	801a998 <__lo0bits>
 801aed0:	9b01      	ldr	r3, [sp, #4]
 801aed2:	6163      	str	r3, [r4, #20]
 801aed4:	2201      	movs	r2, #1
 801aed6:	6122      	str	r2, [r4, #16]
 801aed8:	3020      	adds	r0, #32
 801aeda:	e7e3      	b.n	801aea4 <__d2b+0x60>
 801aedc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801aee0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801aee4:	f8c9 0000 	str.w	r0, [r9]
 801aee8:	6918      	ldr	r0, [r3, #16]
 801aeea:	f7ff fd35 	bl	801a958 <__hi0bits>
 801aeee:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801aef2:	e7df      	b.n	801aeb4 <__d2b+0x70>
 801aef4:	0801cecb 	.word	0x0801cecb
 801aef8:	0801cf3c 	.word	0x0801cf3c

0801aefc <_calloc_r>:
 801aefc:	b513      	push	{r0, r1, r4, lr}
 801aefe:	434a      	muls	r2, r1
 801af00:	4611      	mov	r1, r2
 801af02:	9201      	str	r2, [sp, #4]
 801af04:	f000 f85a 	bl	801afbc <_malloc_r>
 801af08:	4604      	mov	r4, r0
 801af0a:	b118      	cbz	r0, 801af14 <_calloc_r+0x18>
 801af0c:	9a01      	ldr	r2, [sp, #4]
 801af0e:	2100      	movs	r1, #0
 801af10:	f7fd fe10 	bl	8018b34 <memset>
 801af14:	4620      	mov	r0, r4
 801af16:	b002      	add	sp, #8
 801af18:	bd10      	pop	{r4, pc}
	...

0801af1c <_free_r>:
 801af1c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801af1e:	2900      	cmp	r1, #0
 801af20:	d048      	beq.n	801afb4 <_free_r+0x98>
 801af22:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801af26:	9001      	str	r0, [sp, #4]
 801af28:	2b00      	cmp	r3, #0
 801af2a:	f1a1 0404 	sub.w	r4, r1, #4
 801af2e:	bfb8      	it	lt
 801af30:	18e4      	addlt	r4, r4, r3
 801af32:	f000 fae3 	bl	801b4fc <__malloc_lock>
 801af36:	4a20      	ldr	r2, [pc, #128]	; (801afb8 <_free_r+0x9c>)
 801af38:	9801      	ldr	r0, [sp, #4]
 801af3a:	6813      	ldr	r3, [r2, #0]
 801af3c:	4615      	mov	r5, r2
 801af3e:	b933      	cbnz	r3, 801af4e <_free_r+0x32>
 801af40:	6063      	str	r3, [r4, #4]
 801af42:	6014      	str	r4, [r2, #0]
 801af44:	b003      	add	sp, #12
 801af46:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801af4a:	f000 badd 	b.w	801b508 <__malloc_unlock>
 801af4e:	42a3      	cmp	r3, r4
 801af50:	d90b      	bls.n	801af6a <_free_r+0x4e>
 801af52:	6821      	ldr	r1, [r4, #0]
 801af54:	1862      	adds	r2, r4, r1
 801af56:	4293      	cmp	r3, r2
 801af58:	bf04      	itt	eq
 801af5a:	681a      	ldreq	r2, [r3, #0]
 801af5c:	685b      	ldreq	r3, [r3, #4]
 801af5e:	6063      	str	r3, [r4, #4]
 801af60:	bf04      	itt	eq
 801af62:	1852      	addeq	r2, r2, r1
 801af64:	6022      	streq	r2, [r4, #0]
 801af66:	602c      	str	r4, [r5, #0]
 801af68:	e7ec      	b.n	801af44 <_free_r+0x28>
 801af6a:	461a      	mov	r2, r3
 801af6c:	685b      	ldr	r3, [r3, #4]
 801af6e:	b10b      	cbz	r3, 801af74 <_free_r+0x58>
 801af70:	42a3      	cmp	r3, r4
 801af72:	d9fa      	bls.n	801af6a <_free_r+0x4e>
 801af74:	6811      	ldr	r1, [r2, #0]
 801af76:	1855      	adds	r5, r2, r1
 801af78:	42a5      	cmp	r5, r4
 801af7a:	d10b      	bne.n	801af94 <_free_r+0x78>
 801af7c:	6824      	ldr	r4, [r4, #0]
 801af7e:	4421      	add	r1, r4
 801af80:	1854      	adds	r4, r2, r1
 801af82:	42a3      	cmp	r3, r4
 801af84:	6011      	str	r1, [r2, #0]
 801af86:	d1dd      	bne.n	801af44 <_free_r+0x28>
 801af88:	681c      	ldr	r4, [r3, #0]
 801af8a:	685b      	ldr	r3, [r3, #4]
 801af8c:	6053      	str	r3, [r2, #4]
 801af8e:	4421      	add	r1, r4
 801af90:	6011      	str	r1, [r2, #0]
 801af92:	e7d7      	b.n	801af44 <_free_r+0x28>
 801af94:	d902      	bls.n	801af9c <_free_r+0x80>
 801af96:	230c      	movs	r3, #12
 801af98:	6003      	str	r3, [r0, #0]
 801af9a:	e7d3      	b.n	801af44 <_free_r+0x28>
 801af9c:	6825      	ldr	r5, [r4, #0]
 801af9e:	1961      	adds	r1, r4, r5
 801afa0:	428b      	cmp	r3, r1
 801afa2:	bf04      	itt	eq
 801afa4:	6819      	ldreq	r1, [r3, #0]
 801afa6:	685b      	ldreq	r3, [r3, #4]
 801afa8:	6063      	str	r3, [r4, #4]
 801afaa:	bf04      	itt	eq
 801afac:	1949      	addeq	r1, r1, r5
 801afae:	6021      	streq	r1, [r4, #0]
 801afb0:	6054      	str	r4, [r2, #4]
 801afb2:	e7c7      	b.n	801af44 <_free_r+0x28>
 801afb4:	b003      	add	sp, #12
 801afb6:	bd30      	pop	{r4, r5, pc}
 801afb8:	200087a8 	.word	0x200087a8

0801afbc <_malloc_r>:
 801afbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801afbe:	1ccd      	adds	r5, r1, #3
 801afc0:	f025 0503 	bic.w	r5, r5, #3
 801afc4:	3508      	adds	r5, #8
 801afc6:	2d0c      	cmp	r5, #12
 801afc8:	bf38      	it	cc
 801afca:	250c      	movcc	r5, #12
 801afcc:	2d00      	cmp	r5, #0
 801afce:	4606      	mov	r6, r0
 801afd0:	db01      	blt.n	801afd6 <_malloc_r+0x1a>
 801afd2:	42a9      	cmp	r1, r5
 801afd4:	d903      	bls.n	801afde <_malloc_r+0x22>
 801afd6:	230c      	movs	r3, #12
 801afd8:	6033      	str	r3, [r6, #0]
 801afda:	2000      	movs	r0, #0
 801afdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801afde:	f000 fa8d 	bl	801b4fc <__malloc_lock>
 801afe2:	4921      	ldr	r1, [pc, #132]	; (801b068 <_malloc_r+0xac>)
 801afe4:	680a      	ldr	r2, [r1, #0]
 801afe6:	4614      	mov	r4, r2
 801afe8:	b99c      	cbnz	r4, 801b012 <_malloc_r+0x56>
 801afea:	4f20      	ldr	r7, [pc, #128]	; (801b06c <_malloc_r+0xb0>)
 801afec:	683b      	ldr	r3, [r7, #0]
 801afee:	b923      	cbnz	r3, 801affa <_malloc_r+0x3e>
 801aff0:	4621      	mov	r1, r4
 801aff2:	4630      	mov	r0, r6
 801aff4:	f000 f996 	bl	801b324 <_sbrk_r>
 801aff8:	6038      	str	r0, [r7, #0]
 801affa:	4629      	mov	r1, r5
 801affc:	4630      	mov	r0, r6
 801affe:	f000 f991 	bl	801b324 <_sbrk_r>
 801b002:	1c43      	adds	r3, r0, #1
 801b004:	d123      	bne.n	801b04e <_malloc_r+0x92>
 801b006:	230c      	movs	r3, #12
 801b008:	6033      	str	r3, [r6, #0]
 801b00a:	4630      	mov	r0, r6
 801b00c:	f000 fa7c 	bl	801b508 <__malloc_unlock>
 801b010:	e7e3      	b.n	801afda <_malloc_r+0x1e>
 801b012:	6823      	ldr	r3, [r4, #0]
 801b014:	1b5b      	subs	r3, r3, r5
 801b016:	d417      	bmi.n	801b048 <_malloc_r+0x8c>
 801b018:	2b0b      	cmp	r3, #11
 801b01a:	d903      	bls.n	801b024 <_malloc_r+0x68>
 801b01c:	6023      	str	r3, [r4, #0]
 801b01e:	441c      	add	r4, r3
 801b020:	6025      	str	r5, [r4, #0]
 801b022:	e004      	b.n	801b02e <_malloc_r+0x72>
 801b024:	6863      	ldr	r3, [r4, #4]
 801b026:	42a2      	cmp	r2, r4
 801b028:	bf0c      	ite	eq
 801b02a:	600b      	streq	r3, [r1, #0]
 801b02c:	6053      	strne	r3, [r2, #4]
 801b02e:	4630      	mov	r0, r6
 801b030:	f000 fa6a 	bl	801b508 <__malloc_unlock>
 801b034:	f104 000b 	add.w	r0, r4, #11
 801b038:	1d23      	adds	r3, r4, #4
 801b03a:	f020 0007 	bic.w	r0, r0, #7
 801b03e:	1ac2      	subs	r2, r0, r3
 801b040:	d0cc      	beq.n	801afdc <_malloc_r+0x20>
 801b042:	1a1b      	subs	r3, r3, r0
 801b044:	50a3      	str	r3, [r4, r2]
 801b046:	e7c9      	b.n	801afdc <_malloc_r+0x20>
 801b048:	4622      	mov	r2, r4
 801b04a:	6864      	ldr	r4, [r4, #4]
 801b04c:	e7cc      	b.n	801afe8 <_malloc_r+0x2c>
 801b04e:	1cc4      	adds	r4, r0, #3
 801b050:	f024 0403 	bic.w	r4, r4, #3
 801b054:	42a0      	cmp	r0, r4
 801b056:	d0e3      	beq.n	801b020 <_malloc_r+0x64>
 801b058:	1a21      	subs	r1, r4, r0
 801b05a:	4630      	mov	r0, r6
 801b05c:	f000 f962 	bl	801b324 <_sbrk_r>
 801b060:	3001      	adds	r0, #1
 801b062:	d1dd      	bne.n	801b020 <_malloc_r+0x64>
 801b064:	e7cf      	b.n	801b006 <_malloc_r+0x4a>
 801b066:	bf00      	nop
 801b068:	200087a8 	.word	0x200087a8
 801b06c:	200087ac 	.word	0x200087ac

0801b070 <__sfputc_r>:
 801b070:	6893      	ldr	r3, [r2, #8]
 801b072:	3b01      	subs	r3, #1
 801b074:	2b00      	cmp	r3, #0
 801b076:	b410      	push	{r4}
 801b078:	6093      	str	r3, [r2, #8]
 801b07a:	da08      	bge.n	801b08e <__sfputc_r+0x1e>
 801b07c:	6994      	ldr	r4, [r2, #24]
 801b07e:	42a3      	cmp	r3, r4
 801b080:	db01      	blt.n	801b086 <__sfputc_r+0x16>
 801b082:	290a      	cmp	r1, #10
 801b084:	d103      	bne.n	801b08e <__sfputc_r+0x1e>
 801b086:	f85d 4b04 	ldr.w	r4, [sp], #4
 801b08a:	f7fe ba53 	b.w	8019534 <__swbuf_r>
 801b08e:	6813      	ldr	r3, [r2, #0]
 801b090:	1c58      	adds	r0, r3, #1
 801b092:	6010      	str	r0, [r2, #0]
 801b094:	7019      	strb	r1, [r3, #0]
 801b096:	4608      	mov	r0, r1
 801b098:	f85d 4b04 	ldr.w	r4, [sp], #4
 801b09c:	4770      	bx	lr

0801b09e <__sfputs_r>:
 801b09e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b0a0:	4606      	mov	r6, r0
 801b0a2:	460f      	mov	r7, r1
 801b0a4:	4614      	mov	r4, r2
 801b0a6:	18d5      	adds	r5, r2, r3
 801b0a8:	42ac      	cmp	r4, r5
 801b0aa:	d101      	bne.n	801b0b0 <__sfputs_r+0x12>
 801b0ac:	2000      	movs	r0, #0
 801b0ae:	e007      	b.n	801b0c0 <__sfputs_r+0x22>
 801b0b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b0b4:	463a      	mov	r2, r7
 801b0b6:	4630      	mov	r0, r6
 801b0b8:	f7ff ffda 	bl	801b070 <__sfputc_r>
 801b0bc:	1c43      	adds	r3, r0, #1
 801b0be:	d1f3      	bne.n	801b0a8 <__sfputs_r+0xa>
 801b0c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801b0c4 <_vfiprintf_r>:
 801b0c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b0c8:	460d      	mov	r5, r1
 801b0ca:	b09d      	sub	sp, #116	; 0x74
 801b0cc:	4614      	mov	r4, r2
 801b0ce:	4698      	mov	r8, r3
 801b0d0:	4606      	mov	r6, r0
 801b0d2:	b118      	cbz	r0, 801b0dc <_vfiprintf_r+0x18>
 801b0d4:	6983      	ldr	r3, [r0, #24]
 801b0d6:	b90b      	cbnz	r3, 801b0dc <_vfiprintf_r+0x18>
 801b0d8:	f7ff fa80 	bl	801a5dc <__sinit>
 801b0dc:	4b89      	ldr	r3, [pc, #548]	; (801b304 <_vfiprintf_r+0x240>)
 801b0de:	429d      	cmp	r5, r3
 801b0e0:	d11b      	bne.n	801b11a <_vfiprintf_r+0x56>
 801b0e2:	6875      	ldr	r5, [r6, #4]
 801b0e4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801b0e6:	07d9      	lsls	r1, r3, #31
 801b0e8:	d405      	bmi.n	801b0f6 <_vfiprintf_r+0x32>
 801b0ea:	89ab      	ldrh	r3, [r5, #12]
 801b0ec:	059a      	lsls	r2, r3, #22
 801b0ee:	d402      	bmi.n	801b0f6 <_vfiprintf_r+0x32>
 801b0f0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801b0f2:	f7ff fb16 	bl	801a722 <__retarget_lock_acquire_recursive>
 801b0f6:	89ab      	ldrh	r3, [r5, #12]
 801b0f8:	071b      	lsls	r3, r3, #28
 801b0fa:	d501      	bpl.n	801b100 <_vfiprintf_r+0x3c>
 801b0fc:	692b      	ldr	r3, [r5, #16]
 801b0fe:	b9eb      	cbnz	r3, 801b13c <_vfiprintf_r+0x78>
 801b100:	4629      	mov	r1, r5
 801b102:	4630      	mov	r0, r6
 801b104:	f7fe fa68 	bl	80195d8 <__swsetup_r>
 801b108:	b1c0      	cbz	r0, 801b13c <_vfiprintf_r+0x78>
 801b10a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801b10c:	07dc      	lsls	r4, r3, #31
 801b10e:	d50e      	bpl.n	801b12e <_vfiprintf_r+0x6a>
 801b110:	f04f 30ff 	mov.w	r0, #4294967295
 801b114:	b01d      	add	sp, #116	; 0x74
 801b116:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b11a:	4b7b      	ldr	r3, [pc, #492]	; (801b308 <_vfiprintf_r+0x244>)
 801b11c:	429d      	cmp	r5, r3
 801b11e:	d101      	bne.n	801b124 <_vfiprintf_r+0x60>
 801b120:	68b5      	ldr	r5, [r6, #8]
 801b122:	e7df      	b.n	801b0e4 <_vfiprintf_r+0x20>
 801b124:	4b79      	ldr	r3, [pc, #484]	; (801b30c <_vfiprintf_r+0x248>)
 801b126:	429d      	cmp	r5, r3
 801b128:	bf08      	it	eq
 801b12a:	68f5      	ldreq	r5, [r6, #12]
 801b12c:	e7da      	b.n	801b0e4 <_vfiprintf_r+0x20>
 801b12e:	89ab      	ldrh	r3, [r5, #12]
 801b130:	0598      	lsls	r0, r3, #22
 801b132:	d4ed      	bmi.n	801b110 <_vfiprintf_r+0x4c>
 801b134:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801b136:	f7ff faf5 	bl	801a724 <__retarget_lock_release_recursive>
 801b13a:	e7e9      	b.n	801b110 <_vfiprintf_r+0x4c>
 801b13c:	2300      	movs	r3, #0
 801b13e:	9309      	str	r3, [sp, #36]	; 0x24
 801b140:	2320      	movs	r3, #32
 801b142:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801b146:	f8cd 800c 	str.w	r8, [sp, #12]
 801b14a:	2330      	movs	r3, #48	; 0x30
 801b14c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 801b310 <_vfiprintf_r+0x24c>
 801b150:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801b154:	f04f 0901 	mov.w	r9, #1
 801b158:	4623      	mov	r3, r4
 801b15a:	469a      	mov	sl, r3
 801b15c:	f813 2b01 	ldrb.w	r2, [r3], #1
 801b160:	b10a      	cbz	r2, 801b166 <_vfiprintf_r+0xa2>
 801b162:	2a25      	cmp	r2, #37	; 0x25
 801b164:	d1f9      	bne.n	801b15a <_vfiprintf_r+0x96>
 801b166:	ebba 0b04 	subs.w	fp, sl, r4
 801b16a:	d00b      	beq.n	801b184 <_vfiprintf_r+0xc0>
 801b16c:	465b      	mov	r3, fp
 801b16e:	4622      	mov	r2, r4
 801b170:	4629      	mov	r1, r5
 801b172:	4630      	mov	r0, r6
 801b174:	f7ff ff93 	bl	801b09e <__sfputs_r>
 801b178:	3001      	adds	r0, #1
 801b17a:	f000 80aa 	beq.w	801b2d2 <_vfiprintf_r+0x20e>
 801b17e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801b180:	445a      	add	r2, fp
 801b182:	9209      	str	r2, [sp, #36]	; 0x24
 801b184:	f89a 3000 	ldrb.w	r3, [sl]
 801b188:	2b00      	cmp	r3, #0
 801b18a:	f000 80a2 	beq.w	801b2d2 <_vfiprintf_r+0x20e>
 801b18e:	2300      	movs	r3, #0
 801b190:	f04f 32ff 	mov.w	r2, #4294967295
 801b194:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801b198:	f10a 0a01 	add.w	sl, sl, #1
 801b19c:	9304      	str	r3, [sp, #16]
 801b19e:	9307      	str	r3, [sp, #28]
 801b1a0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801b1a4:	931a      	str	r3, [sp, #104]	; 0x68
 801b1a6:	4654      	mov	r4, sl
 801b1a8:	2205      	movs	r2, #5
 801b1aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b1ae:	4858      	ldr	r0, [pc, #352]	; (801b310 <_vfiprintf_r+0x24c>)
 801b1b0:	f7e5 f816 	bl	80001e0 <memchr>
 801b1b4:	9a04      	ldr	r2, [sp, #16]
 801b1b6:	b9d8      	cbnz	r0, 801b1f0 <_vfiprintf_r+0x12c>
 801b1b8:	06d1      	lsls	r1, r2, #27
 801b1ba:	bf44      	itt	mi
 801b1bc:	2320      	movmi	r3, #32
 801b1be:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801b1c2:	0713      	lsls	r3, r2, #28
 801b1c4:	bf44      	itt	mi
 801b1c6:	232b      	movmi	r3, #43	; 0x2b
 801b1c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801b1cc:	f89a 3000 	ldrb.w	r3, [sl]
 801b1d0:	2b2a      	cmp	r3, #42	; 0x2a
 801b1d2:	d015      	beq.n	801b200 <_vfiprintf_r+0x13c>
 801b1d4:	9a07      	ldr	r2, [sp, #28]
 801b1d6:	4654      	mov	r4, sl
 801b1d8:	2000      	movs	r0, #0
 801b1da:	f04f 0c0a 	mov.w	ip, #10
 801b1de:	4621      	mov	r1, r4
 801b1e0:	f811 3b01 	ldrb.w	r3, [r1], #1
 801b1e4:	3b30      	subs	r3, #48	; 0x30
 801b1e6:	2b09      	cmp	r3, #9
 801b1e8:	d94e      	bls.n	801b288 <_vfiprintf_r+0x1c4>
 801b1ea:	b1b0      	cbz	r0, 801b21a <_vfiprintf_r+0x156>
 801b1ec:	9207      	str	r2, [sp, #28]
 801b1ee:	e014      	b.n	801b21a <_vfiprintf_r+0x156>
 801b1f0:	eba0 0308 	sub.w	r3, r0, r8
 801b1f4:	fa09 f303 	lsl.w	r3, r9, r3
 801b1f8:	4313      	orrs	r3, r2
 801b1fa:	9304      	str	r3, [sp, #16]
 801b1fc:	46a2      	mov	sl, r4
 801b1fe:	e7d2      	b.n	801b1a6 <_vfiprintf_r+0xe2>
 801b200:	9b03      	ldr	r3, [sp, #12]
 801b202:	1d19      	adds	r1, r3, #4
 801b204:	681b      	ldr	r3, [r3, #0]
 801b206:	9103      	str	r1, [sp, #12]
 801b208:	2b00      	cmp	r3, #0
 801b20a:	bfbb      	ittet	lt
 801b20c:	425b      	neglt	r3, r3
 801b20e:	f042 0202 	orrlt.w	r2, r2, #2
 801b212:	9307      	strge	r3, [sp, #28]
 801b214:	9307      	strlt	r3, [sp, #28]
 801b216:	bfb8      	it	lt
 801b218:	9204      	strlt	r2, [sp, #16]
 801b21a:	7823      	ldrb	r3, [r4, #0]
 801b21c:	2b2e      	cmp	r3, #46	; 0x2e
 801b21e:	d10c      	bne.n	801b23a <_vfiprintf_r+0x176>
 801b220:	7863      	ldrb	r3, [r4, #1]
 801b222:	2b2a      	cmp	r3, #42	; 0x2a
 801b224:	d135      	bne.n	801b292 <_vfiprintf_r+0x1ce>
 801b226:	9b03      	ldr	r3, [sp, #12]
 801b228:	1d1a      	adds	r2, r3, #4
 801b22a:	681b      	ldr	r3, [r3, #0]
 801b22c:	9203      	str	r2, [sp, #12]
 801b22e:	2b00      	cmp	r3, #0
 801b230:	bfb8      	it	lt
 801b232:	f04f 33ff 	movlt.w	r3, #4294967295
 801b236:	3402      	adds	r4, #2
 801b238:	9305      	str	r3, [sp, #20]
 801b23a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 801b320 <_vfiprintf_r+0x25c>
 801b23e:	7821      	ldrb	r1, [r4, #0]
 801b240:	2203      	movs	r2, #3
 801b242:	4650      	mov	r0, sl
 801b244:	f7e4 ffcc 	bl	80001e0 <memchr>
 801b248:	b140      	cbz	r0, 801b25c <_vfiprintf_r+0x198>
 801b24a:	2340      	movs	r3, #64	; 0x40
 801b24c:	eba0 000a 	sub.w	r0, r0, sl
 801b250:	fa03 f000 	lsl.w	r0, r3, r0
 801b254:	9b04      	ldr	r3, [sp, #16]
 801b256:	4303      	orrs	r3, r0
 801b258:	3401      	adds	r4, #1
 801b25a:	9304      	str	r3, [sp, #16]
 801b25c:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b260:	482c      	ldr	r0, [pc, #176]	; (801b314 <_vfiprintf_r+0x250>)
 801b262:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801b266:	2206      	movs	r2, #6
 801b268:	f7e4 ffba 	bl	80001e0 <memchr>
 801b26c:	2800      	cmp	r0, #0
 801b26e:	d03f      	beq.n	801b2f0 <_vfiprintf_r+0x22c>
 801b270:	4b29      	ldr	r3, [pc, #164]	; (801b318 <_vfiprintf_r+0x254>)
 801b272:	bb1b      	cbnz	r3, 801b2bc <_vfiprintf_r+0x1f8>
 801b274:	9b03      	ldr	r3, [sp, #12]
 801b276:	3307      	adds	r3, #7
 801b278:	f023 0307 	bic.w	r3, r3, #7
 801b27c:	3308      	adds	r3, #8
 801b27e:	9303      	str	r3, [sp, #12]
 801b280:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801b282:	443b      	add	r3, r7
 801b284:	9309      	str	r3, [sp, #36]	; 0x24
 801b286:	e767      	b.n	801b158 <_vfiprintf_r+0x94>
 801b288:	fb0c 3202 	mla	r2, ip, r2, r3
 801b28c:	460c      	mov	r4, r1
 801b28e:	2001      	movs	r0, #1
 801b290:	e7a5      	b.n	801b1de <_vfiprintf_r+0x11a>
 801b292:	2300      	movs	r3, #0
 801b294:	3401      	adds	r4, #1
 801b296:	9305      	str	r3, [sp, #20]
 801b298:	4619      	mov	r1, r3
 801b29a:	f04f 0c0a 	mov.w	ip, #10
 801b29e:	4620      	mov	r0, r4
 801b2a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 801b2a4:	3a30      	subs	r2, #48	; 0x30
 801b2a6:	2a09      	cmp	r2, #9
 801b2a8:	d903      	bls.n	801b2b2 <_vfiprintf_r+0x1ee>
 801b2aa:	2b00      	cmp	r3, #0
 801b2ac:	d0c5      	beq.n	801b23a <_vfiprintf_r+0x176>
 801b2ae:	9105      	str	r1, [sp, #20]
 801b2b0:	e7c3      	b.n	801b23a <_vfiprintf_r+0x176>
 801b2b2:	fb0c 2101 	mla	r1, ip, r1, r2
 801b2b6:	4604      	mov	r4, r0
 801b2b8:	2301      	movs	r3, #1
 801b2ba:	e7f0      	b.n	801b29e <_vfiprintf_r+0x1da>
 801b2bc:	ab03      	add	r3, sp, #12
 801b2be:	9300      	str	r3, [sp, #0]
 801b2c0:	462a      	mov	r2, r5
 801b2c2:	4b16      	ldr	r3, [pc, #88]	; (801b31c <_vfiprintf_r+0x258>)
 801b2c4:	a904      	add	r1, sp, #16
 801b2c6:	4630      	mov	r0, r6
 801b2c8:	f7fd fcdc 	bl	8018c84 <_printf_float>
 801b2cc:	4607      	mov	r7, r0
 801b2ce:	1c78      	adds	r0, r7, #1
 801b2d0:	d1d6      	bne.n	801b280 <_vfiprintf_r+0x1bc>
 801b2d2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801b2d4:	07d9      	lsls	r1, r3, #31
 801b2d6:	d405      	bmi.n	801b2e4 <_vfiprintf_r+0x220>
 801b2d8:	89ab      	ldrh	r3, [r5, #12]
 801b2da:	059a      	lsls	r2, r3, #22
 801b2dc:	d402      	bmi.n	801b2e4 <_vfiprintf_r+0x220>
 801b2de:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801b2e0:	f7ff fa20 	bl	801a724 <__retarget_lock_release_recursive>
 801b2e4:	89ab      	ldrh	r3, [r5, #12]
 801b2e6:	065b      	lsls	r3, r3, #25
 801b2e8:	f53f af12 	bmi.w	801b110 <_vfiprintf_r+0x4c>
 801b2ec:	9809      	ldr	r0, [sp, #36]	; 0x24
 801b2ee:	e711      	b.n	801b114 <_vfiprintf_r+0x50>
 801b2f0:	ab03      	add	r3, sp, #12
 801b2f2:	9300      	str	r3, [sp, #0]
 801b2f4:	462a      	mov	r2, r5
 801b2f6:	4b09      	ldr	r3, [pc, #36]	; (801b31c <_vfiprintf_r+0x258>)
 801b2f8:	a904      	add	r1, sp, #16
 801b2fa:	4630      	mov	r0, r6
 801b2fc:	f7fd ff66 	bl	80191cc <_printf_i>
 801b300:	e7e4      	b.n	801b2cc <_vfiprintf_r+0x208>
 801b302:	bf00      	nop
 801b304:	0801cefc 	.word	0x0801cefc
 801b308:	0801cf1c 	.word	0x0801cf1c
 801b30c:	0801cedc 	.word	0x0801cedc
 801b310:	0801d09c 	.word	0x0801d09c
 801b314:	0801d0a6 	.word	0x0801d0a6
 801b318:	08018c85 	.word	0x08018c85
 801b31c:	0801b09f 	.word	0x0801b09f
 801b320:	0801d0a2 	.word	0x0801d0a2

0801b324 <_sbrk_r>:
 801b324:	b538      	push	{r3, r4, r5, lr}
 801b326:	4d06      	ldr	r5, [pc, #24]	; (801b340 <_sbrk_r+0x1c>)
 801b328:	2300      	movs	r3, #0
 801b32a:	4604      	mov	r4, r0
 801b32c:	4608      	mov	r0, r1
 801b32e:	602b      	str	r3, [r5, #0]
 801b330:	f7e7 fa7e 	bl	8002830 <_sbrk>
 801b334:	1c43      	adds	r3, r0, #1
 801b336:	d102      	bne.n	801b33e <_sbrk_r+0x1a>
 801b338:	682b      	ldr	r3, [r5, #0]
 801b33a:	b103      	cbz	r3, 801b33e <_sbrk_r+0x1a>
 801b33c:	6023      	str	r3, [r4, #0]
 801b33e:	bd38      	pop	{r3, r4, r5, pc}
 801b340:	2000a048 	.word	0x2000a048

0801b344 <__sread>:
 801b344:	b510      	push	{r4, lr}
 801b346:	460c      	mov	r4, r1
 801b348:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b34c:	f000 f8e2 	bl	801b514 <_read_r>
 801b350:	2800      	cmp	r0, #0
 801b352:	bfab      	itete	ge
 801b354:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801b356:	89a3      	ldrhlt	r3, [r4, #12]
 801b358:	181b      	addge	r3, r3, r0
 801b35a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801b35e:	bfac      	ite	ge
 801b360:	6563      	strge	r3, [r4, #84]	; 0x54
 801b362:	81a3      	strhlt	r3, [r4, #12]
 801b364:	bd10      	pop	{r4, pc}

0801b366 <__swrite>:
 801b366:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b36a:	461f      	mov	r7, r3
 801b36c:	898b      	ldrh	r3, [r1, #12]
 801b36e:	05db      	lsls	r3, r3, #23
 801b370:	4605      	mov	r5, r0
 801b372:	460c      	mov	r4, r1
 801b374:	4616      	mov	r6, r2
 801b376:	d505      	bpl.n	801b384 <__swrite+0x1e>
 801b378:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b37c:	2302      	movs	r3, #2
 801b37e:	2200      	movs	r2, #0
 801b380:	f000 f898 	bl	801b4b4 <_lseek_r>
 801b384:	89a3      	ldrh	r3, [r4, #12]
 801b386:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801b38a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801b38e:	81a3      	strh	r3, [r4, #12]
 801b390:	4632      	mov	r2, r6
 801b392:	463b      	mov	r3, r7
 801b394:	4628      	mov	r0, r5
 801b396:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801b39a:	f000 b817 	b.w	801b3cc <_write_r>

0801b39e <__sseek>:
 801b39e:	b510      	push	{r4, lr}
 801b3a0:	460c      	mov	r4, r1
 801b3a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b3a6:	f000 f885 	bl	801b4b4 <_lseek_r>
 801b3aa:	1c43      	adds	r3, r0, #1
 801b3ac:	89a3      	ldrh	r3, [r4, #12]
 801b3ae:	bf15      	itete	ne
 801b3b0:	6560      	strne	r0, [r4, #84]	; 0x54
 801b3b2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801b3b6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801b3ba:	81a3      	strheq	r3, [r4, #12]
 801b3bc:	bf18      	it	ne
 801b3be:	81a3      	strhne	r3, [r4, #12]
 801b3c0:	bd10      	pop	{r4, pc}

0801b3c2 <__sclose>:
 801b3c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b3c6:	f000 b831 	b.w	801b42c <_close_r>
	...

0801b3cc <_write_r>:
 801b3cc:	b538      	push	{r3, r4, r5, lr}
 801b3ce:	4d07      	ldr	r5, [pc, #28]	; (801b3ec <_write_r+0x20>)
 801b3d0:	4604      	mov	r4, r0
 801b3d2:	4608      	mov	r0, r1
 801b3d4:	4611      	mov	r1, r2
 801b3d6:	2200      	movs	r2, #0
 801b3d8:	602a      	str	r2, [r5, #0]
 801b3da:	461a      	mov	r2, r3
 801b3dc:	f7e7 f9d7 	bl	800278e <_write>
 801b3e0:	1c43      	adds	r3, r0, #1
 801b3e2:	d102      	bne.n	801b3ea <_write_r+0x1e>
 801b3e4:	682b      	ldr	r3, [r5, #0]
 801b3e6:	b103      	cbz	r3, 801b3ea <_write_r+0x1e>
 801b3e8:	6023      	str	r3, [r4, #0]
 801b3ea:	bd38      	pop	{r3, r4, r5, pc}
 801b3ec:	2000a048 	.word	0x2000a048

0801b3f0 <__assert_func>:
 801b3f0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801b3f2:	4614      	mov	r4, r2
 801b3f4:	461a      	mov	r2, r3
 801b3f6:	4b09      	ldr	r3, [pc, #36]	; (801b41c <__assert_func+0x2c>)
 801b3f8:	681b      	ldr	r3, [r3, #0]
 801b3fa:	4605      	mov	r5, r0
 801b3fc:	68d8      	ldr	r0, [r3, #12]
 801b3fe:	b14c      	cbz	r4, 801b414 <__assert_func+0x24>
 801b400:	4b07      	ldr	r3, [pc, #28]	; (801b420 <__assert_func+0x30>)
 801b402:	9100      	str	r1, [sp, #0]
 801b404:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801b408:	4906      	ldr	r1, [pc, #24]	; (801b424 <__assert_func+0x34>)
 801b40a:	462b      	mov	r3, r5
 801b40c:	f000 f81e 	bl	801b44c <fiprintf>
 801b410:	f000 f89f 	bl	801b552 <abort>
 801b414:	4b04      	ldr	r3, [pc, #16]	; (801b428 <__assert_func+0x38>)
 801b416:	461c      	mov	r4, r3
 801b418:	e7f3      	b.n	801b402 <__assert_func+0x12>
 801b41a:	bf00      	nop
 801b41c:	20000248 	.word	0x20000248
 801b420:	0801d0ad 	.word	0x0801d0ad
 801b424:	0801d0ba 	.word	0x0801d0ba
 801b428:	0801d0e8 	.word	0x0801d0e8

0801b42c <_close_r>:
 801b42c:	b538      	push	{r3, r4, r5, lr}
 801b42e:	4d06      	ldr	r5, [pc, #24]	; (801b448 <_close_r+0x1c>)
 801b430:	2300      	movs	r3, #0
 801b432:	4604      	mov	r4, r0
 801b434:	4608      	mov	r0, r1
 801b436:	602b      	str	r3, [r5, #0]
 801b438:	f7e7 f9c5 	bl	80027c6 <_close>
 801b43c:	1c43      	adds	r3, r0, #1
 801b43e:	d102      	bne.n	801b446 <_close_r+0x1a>
 801b440:	682b      	ldr	r3, [r5, #0]
 801b442:	b103      	cbz	r3, 801b446 <_close_r+0x1a>
 801b444:	6023      	str	r3, [r4, #0]
 801b446:	bd38      	pop	{r3, r4, r5, pc}
 801b448:	2000a048 	.word	0x2000a048

0801b44c <fiprintf>:
 801b44c:	b40e      	push	{r1, r2, r3}
 801b44e:	b503      	push	{r0, r1, lr}
 801b450:	4601      	mov	r1, r0
 801b452:	ab03      	add	r3, sp, #12
 801b454:	4805      	ldr	r0, [pc, #20]	; (801b46c <fiprintf+0x20>)
 801b456:	f853 2b04 	ldr.w	r2, [r3], #4
 801b45a:	6800      	ldr	r0, [r0, #0]
 801b45c:	9301      	str	r3, [sp, #4]
 801b45e:	f7ff fe31 	bl	801b0c4 <_vfiprintf_r>
 801b462:	b002      	add	sp, #8
 801b464:	f85d eb04 	ldr.w	lr, [sp], #4
 801b468:	b003      	add	sp, #12
 801b46a:	4770      	bx	lr
 801b46c:	20000248 	.word	0x20000248

0801b470 <_fstat_r>:
 801b470:	b538      	push	{r3, r4, r5, lr}
 801b472:	4d07      	ldr	r5, [pc, #28]	; (801b490 <_fstat_r+0x20>)
 801b474:	2300      	movs	r3, #0
 801b476:	4604      	mov	r4, r0
 801b478:	4608      	mov	r0, r1
 801b47a:	4611      	mov	r1, r2
 801b47c:	602b      	str	r3, [r5, #0]
 801b47e:	f7e7 f9ae 	bl	80027de <_fstat>
 801b482:	1c43      	adds	r3, r0, #1
 801b484:	d102      	bne.n	801b48c <_fstat_r+0x1c>
 801b486:	682b      	ldr	r3, [r5, #0]
 801b488:	b103      	cbz	r3, 801b48c <_fstat_r+0x1c>
 801b48a:	6023      	str	r3, [r4, #0]
 801b48c:	bd38      	pop	{r3, r4, r5, pc}
 801b48e:	bf00      	nop
 801b490:	2000a048 	.word	0x2000a048

0801b494 <_isatty_r>:
 801b494:	b538      	push	{r3, r4, r5, lr}
 801b496:	4d06      	ldr	r5, [pc, #24]	; (801b4b0 <_isatty_r+0x1c>)
 801b498:	2300      	movs	r3, #0
 801b49a:	4604      	mov	r4, r0
 801b49c:	4608      	mov	r0, r1
 801b49e:	602b      	str	r3, [r5, #0]
 801b4a0:	f7e7 f9ad 	bl	80027fe <_isatty>
 801b4a4:	1c43      	adds	r3, r0, #1
 801b4a6:	d102      	bne.n	801b4ae <_isatty_r+0x1a>
 801b4a8:	682b      	ldr	r3, [r5, #0]
 801b4aa:	b103      	cbz	r3, 801b4ae <_isatty_r+0x1a>
 801b4ac:	6023      	str	r3, [r4, #0]
 801b4ae:	bd38      	pop	{r3, r4, r5, pc}
 801b4b0:	2000a048 	.word	0x2000a048

0801b4b4 <_lseek_r>:
 801b4b4:	b538      	push	{r3, r4, r5, lr}
 801b4b6:	4d07      	ldr	r5, [pc, #28]	; (801b4d4 <_lseek_r+0x20>)
 801b4b8:	4604      	mov	r4, r0
 801b4ba:	4608      	mov	r0, r1
 801b4bc:	4611      	mov	r1, r2
 801b4be:	2200      	movs	r2, #0
 801b4c0:	602a      	str	r2, [r5, #0]
 801b4c2:	461a      	mov	r2, r3
 801b4c4:	f7e7 f9a6 	bl	8002814 <_lseek>
 801b4c8:	1c43      	adds	r3, r0, #1
 801b4ca:	d102      	bne.n	801b4d2 <_lseek_r+0x1e>
 801b4cc:	682b      	ldr	r3, [r5, #0]
 801b4ce:	b103      	cbz	r3, 801b4d2 <_lseek_r+0x1e>
 801b4d0:	6023      	str	r3, [r4, #0]
 801b4d2:	bd38      	pop	{r3, r4, r5, pc}
 801b4d4:	2000a048 	.word	0x2000a048

0801b4d8 <__ascii_mbtowc>:
 801b4d8:	b082      	sub	sp, #8
 801b4da:	b901      	cbnz	r1, 801b4de <__ascii_mbtowc+0x6>
 801b4dc:	a901      	add	r1, sp, #4
 801b4de:	b142      	cbz	r2, 801b4f2 <__ascii_mbtowc+0x1a>
 801b4e0:	b14b      	cbz	r3, 801b4f6 <__ascii_mbtowc+0x1e>
 801b4e2:	7813      	ldrb	r3, [r2, #0]
 801b4e4:	600b      	str	r3, [r1, #0]
 801b4e6:	7812      	ldrb	r2, [r2, #0]
 801b4e8:	1e10      	subs	r0, r2, #0
 801b4ea:	bf18      	it	ne
 801b4ec:	2001      	movne	r0, #1
 801b4ee:	b002      	add	sp, #8
 801b4f0:	4770      	bx	lr
 801b4f2:	4610      	mov	r0, r2
 801b4f4:	e7fb      	b.n	801b4ee <__ascii_mbtowc+0x16>
 801b4f6:	f06f 0001 	mvn.w	r0, #1
 801b4fa:	e7f8      	b.n	801b4ee <__ascii_mbtowc+0x16>

0801b4fc <__malloc_lock>:
 801b4fc:	4801      	ldr	r0, [pc, #4]	; (801b504 <__malloc_lock+0x8>)
 801b4fe:	f7ff b910 	b.w	801a722 <__retarget_lock_acquire_recursive>
 801b502:	bf00      	nop
 801b504:	2000a043 	.word	0x2000a043

0801b508 <__malloc_unlock>:
 801b508:	4801      	ldr	r0, [pc, #4]	; (801b510 <__malloc_unlock+0x8>)
 801b50a:	f7ff b90b 	b.w	801a724 <__retarget_lock_release_recursive>
 801b50e:	bf00      	nop
 801b510:	2000a043 	.word	0x2000a043

0801b514 <_read_r>:
 801b514:	b538      	push	{r3, r4, r5, lr}
 801b516:	4d07      	ldr	r5, [pc, #28]	; (801b534 <_read_r+0x20>)
 801b518:	4604      	mov	r4, r0
 801b51a:	4608      	mov	r0, r1
 801b51c:	4611      	mov	r1, r2
 801b51e:	2200      	movs	r2, #0
 801b520:	602a      	str	r2, [r5, #0]
 801b522:	461a      	mov	r2, r3
 801b524:	f7e7 f916 	bl	8002754 <_read>
 801b528:	1c43      	adds	r3, r0, #1
 801b52a:	d102      	bne.n	801b532 <_read_r+0x1e>
 801b52c:	682b      	ldr	r3, [r5, #0]
 801b52e:	b103      	cbz	r3, 801b532 <_read_r+0x1e>
 801b530:	6023      	str	r3, [r4, #0]
 801b532:	bd38      	pop	{r3, r4, r5, pc}
 801b534:	2000a048 	.word	0x2000a048

0801b538 <__ascii_wctomb>:
 801b538:	b149      	cbz	r1, 801b54e <__ascii_wctomb+0x16>
 801b53a:	2aff      	cmp	r2, #255	; 0xff
 801b53c:	bf85      	ittet	hi
 801b53e:	238a      	movhi	r3, #138	; 0x8a
 801b540:	6003      	strhi	r3, [r0, #0]
 801b542:	700a      	strbls	r2, [r1, #0]
 801b544:	f04f 30ff 	movhi.w	r0, #4294967295
 801b548:	bf98      	it	ls
 801b54a:	2001      	movls	r0, #1
 801b54c:	4770      	bx	lr
 801b54e:	4608      	mov	r0, r1
 801b550:	4770      	bx	lr

0801b552 <abort>:
 801b552:	b508      	push	{r3, lr}
 801b554:	2006      	movs	r0, #6
 801b556:	f000 f82b 	bl	801b5b0 <raise>
 801b55a:	2001      	movs	r0, #1
 801b55c:	f7e7 f8f0 	bl	8002740 <_exit>

0801b560 <_raise_r>:
 801b560:	291f      	cmp	r1, #31
 801b562:	b538      	push	{r3, r4, r5, lr}
 801b564:	4604      	mov	r4, r0
 801b566:	460d      	mov	r5, r1
 801b568:	d904      	bls.n	801b574 <_raise_r+0x14>
 801b56a:	2316      	movs	r3, #22
 801b56c:	6003      	str	r3, [r0, #0]
 801b56e:	f04f 30ff 	mov.w	r0, #4294967295
 801b572:	bd38      	pop	{r3, r4, r5, pc}
 801b574:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801b576:	b112      	cbz	r2, 801b57e <_raise_r+0x1e>
 801b578:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801b57c:	b94b      	cbnz	r3, 801b592 <_raise_r+0x32>
 801b57e:	4620      	mov	r0, r4
 801b580:	f000 f830 	bl	801b5e4 <_getpid_r>
 801b584:	462a      	mov	r2, r5
 801b586:	4601      	mov	r1, r0
 801b588:	4620      	mov	r0, r4
 801b58a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801b58e:	f000 b817 	b.w	801b5c0 <_kill_r>
 801b592:	2b01      	cmp	r3, #1
 801b594:	d00a      	beq.n	801b5ac <_raise_r+0x4c>
 801b596:	1c59      	adds	r1, r3, #1
 801b598:	d103      	bne.n	801b5a2 <_raise_r+0x42>
 801b59a:	2316      	movs	r3, #22
 801b59c:	6003      	str	r3, [r0, #0]
 801b59e:	2001      	movs	r0, #1
 801b5a0:	e7e7      	b.n	801b572 <_raise_r+0x12>
 801b5a2:	2400      	movs	r4, #0
 801b5a4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801b5a8:	4628      	mov	r0, r5
 801b5aa:	4798      	blx	r3
 801b5ac:	2000      	movs	r0, #0
 801b5ae:	e7e0      	b.n	801b572 <_raise_r+0x12>

0801b5b0 <raise>:
 801b5b0:	4b02      	ldr	r3, [pc, #8]	; (801b5bc <raise+0xc>)
 801b5b2:	4601      	mov	r1, r0
 801b5b4:	6818      	ldr	r0, [r3, #0]
 801b5b6:	f7ff bfd3 	b.w	801b560 <_raise_r>
 801b5ba:	bf00      	nop
 801b5bc:	20000248 	.word	0x20000248

0801b5c0 <_kill_r>:
 801b5c0:	b538      	push	{r3, r4, r5, lr}
 801b5c2:	4d07      	ldr	r5, [pc, #28]	; (801b5e0 <_kill_r+0x20>)
 801b5c4:	2300      	movs	r3, #0
 801b5c6:	4604      	mov	r4, r0
 801b5c8:	4608      	mov	r0, r1
 801b5ca:	4611      	mov	r1, r2
 801b5cc:	602b      	str	r3, [r5, #0]
 801b5ce:	f7e7 f8a7 	bl	8002720 <_kill>
 801b5d2:	1c43      	adds	r3, r0, #1
 801b5d4:	d102      	bne.n	801b5dc <_kill_r+0x1c>
 801b5d6:	682b      	ldr	r3, [r5, #0]
 801b5d8:	b103      	cbz	r3, 801b5dc <_kill_r+0x1c>
 801b5da:	6023      	str	r3, [r4, #0]
 801b5dc:	bd38      	pop	{r3, r4, r5, pc}
 801b5de:	bf00      	nop
 801b5e0:	2000a048 	.word	0x2000a048

0801b5e4 <_getpid_r>:
 801b5e4:	f7e7 b894 	b.w	8002710 <_getpid>

0801b5e8 <cosf>:
 801b5e8:	ee10 3a10 	vmov	r3, s0
 801b5ec:	b507      	push	{r0, r1, r2, lr}
 801b5ee:	4a1c      	ldr	r2, [pc, #112]	; (801b660 <cosf+0x78>)
 801b5f0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801b5f4:	4293      	cmp	r3, r2
 801b5f6:	dc04      	bgt.n	801b602 <cosf+0x1a>
 801b5f8:	eddf 0a1a 	vldr	s1, [pc, #104]	; 801b664 <cosf+0x7c>
 801b5fc:	f000 fd74 	bl	801c0e8 <__kernel_cosf>
 801b600:	e004      	b.n	801b60c <cosf+0x24>
 801b602:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 801b606:	db04      	blt.n	801b612 <cosf+0x2a>
 801b608:	ee30 0a40 	vsub.f32	s0, s0, s0
 801b60c:	b003      	add	sp, #12
 801b60e:	f85d fb04 	ldr.w	pc, [sp], #4
 801b612:	4668      	mov	r0, sp
 801b614:	f000 fc28 	bl	801be68 <__ieee754_rem_pio2f>
 801b618:	f000 0003 	and.w	r0, r0, #3
 801b61c:	2801      	cmp	r0, #1
 801b61e:	d007      	beq.n	801b630 <cosf+0x48>
 801b620:	2802      	cmp	r0, #2
 801b622:	d00e      	beq.n	801b642 <cosf+0x5a>
 801b624:	b9a0      	cbnz	r0, 801b650 <cosf+0x68>
 801b626:	eddd 0a01 	vldr	s1, [sp, #4]
 801b62a:	ed9d 0a00 	vldr	s0, [sp]
 801b62e:	e7e5      	b.n	801b5fc <cosf+0x14>
 801b630:	eddd 0a01 	vldr	s1, [sp, #4]
 801b634:	ed9d 0a00 	vldr	s0, [sp]
 801b638:	f001 f840 	bl	801c6bc <__kernel_sinf>
 801b63c:	eeb1 0a40 	vneg.f32	s0, s0
 801b640:	e7e4      	b.n	801b60c <cosf+0x24>
 801b642:	eddd 0a01 	vldr	s1, [sp, #4]
 801b646:	ed9d 0a00 	vldr	s0, [sp]
 801b64a:	f000 fd4d 	bl	801c0e8 <__kernel_cosf>
 801b64e:	e7f5      	b.n	801b63c <cosf+0x54>
 801b650:	eddd 0a01 	vldr	s1, [sp, #4]
 801b654:	ed9d 0a00 	vldr	s0, [sp]
 801b658:	2001      	movs	r0, #1
 801b65a:	f001 f82f 	bl	801c6bc <__kernel_sinf>
 801b65e:	e7d5      	b.n	801b60c <cosf+0x24>
 801b660:	3f490fd8 	.word	0x3f490fd8
 801b664:	00000000 	.word	0x00000000

0801b668 <lrintf>:
 801b668:	ee10 3a10 	vmov	r3, s0
 801b66c:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 801b670:	f1a2 007f 	sub.w	r0, r2, #127	; 0x7f
 801b674:	281e      	cmp	r0, #30
 801b676:	b082      	sub	sp, #8
 801b678:	dc2e      	bgt.n	801b6d8 <lrintf+0x70>
 801b67a:	1c41      	adds	r1, r0, #1
 801b67c:	da02      	bge.n	801b684 <lrintf+0x1c>
 801b67e:	2000      	movs	r0, #0
 801b680:	b002      	add	sp, #8
 801b682:	4770      	bx	lr
 801b684:	2816      	cmp	r0, #22
 801b686:	ea4f 71d3 	mov.w	r1, r3, lsr #31
 801b68a:	dd09      	ble.n	801b6a0 <lrintf+0x38>
 801b68c:	f3c3 0016 	ubfx	r0, r3, #0, #23
 801b690:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 801b694:	3a96      	subs	r2, #150	; 0x96
 801b696:	4090      	lsls	r0, r2
 801b698:	2900      	cmp	r1, #0
 801b69a:	d0f1      	beq.n	801b680 <lrintf+0x18>
 801b69c:	4240      	negs	r0, r0
 801b69e:	e7ef      	b.n	801b680 <lrintf+0x18>
 801b6a0:	4b10      	ldr	r3, [pc, #64]	; (801b6e4 <lrintf+0x7c>)
 801b6a2:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 801b6a6:	ed93 7a00 	vldr	s14, [r3]
 801b6aa:	ee37 0a00 	vadd.f32	s0, s14, s0
 801b6ae:	ed8d 0a01 	vstr	s0, [sp, #4]
 801b6b2:	eddd 7a01 	vldr	s15, [sp, #4]
 801b6b6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801b6ba:	ee17 3a90 	vmov	r3, s15
 801b6be:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 801b6c2:	d0dc      	beq.n	801b67e <lrintf+0x16>
 801b6c4:	f3c3 0016 	ubfx	r0, r3, #0, #23
 801b6c8:	f3c3 53c7 	ubfx	r3, r3, #23, #8
 801b6cc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 801b6d0:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 801b6d4:	40d8      	lsrs	r0, r3
 801b6d6:	e7df      	b.n	801b698 <lrintf+0x30>
 801b6d8:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 801b6dc:	ee17 0a90 	vmov	r0, s15
 801b6e0:	e7ce      	b.n	801b680 <lrintf+0x18>
 801b6e2:	bf00      	nop
 801b6e4:	0801d1f4 	.word	0x0801d1f4

0801b6e8 <sinf>:
 801b6e8:	ee10 3a10 	vmov	r3, s0
 801b6ec:	b507      	push	{r0, r1, r2, lr}
 801b6ee:	4a1d      	ldr	r2, [pc, #116]	; (801b764 <sinf+0x7c>)
 801b6f0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801b6f4:	4293      	cmp	r3, r2
 801b6f6:	dc05      	bgt.n	801b704 <sinf+0x1c>
 801b6f8:	eddf 0a1b 	vldr	s1, [pc, #108]	; 801b768 <sinf+0x80>
 801b6fc:	2000      	movs	r0, #0
 801b6fe:	f000 ffdd 	bl	801c6bc <__kernel_sinf>
 801b702:	e004      	b.n	801b70e <sinf+0x26>
 801b704:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 801b708:	db04      	blt.n	801b714 <sinf+0x2c>
 801b70a:	ee30 0a40 	vsub.f32	s0, s0, s0
 801b70e:	b003      	add	sp, #12
 801b710:	f85d fb04 	ldr.w	pc, [sp], #4
 801b714:	4668      	mov	r0, sp
 801b716:	f000 fba7 	bl	801be68 <__ieee754_rem_pio2f>
 801b71a:	f000 0003 	and.w	r0, r0, #3
 801b71e:	2801      	cmp	r0, #1
 801b720:	d008      	beq.n	801b734 <sinf+0x4c>
 801b722:	2802      	cmp	r0, #2
 801b724:	d00d      	beq.n	801b742 <sinf+0x5a>
 801b726:	b9b0      	cbnz	r0, 801b756 <sinf+0x6e>
 801b728:	eddd 0a01 	vldr	s1, [sp, #4]
 801b72c:	ed9d 0a00 	vldr	s0, [sp]
 801b730:	2001      	movs	r0, #1
 801b732:	e7e4      	b.n	801b6fe <sinf+0x16>
 801b734:	eddd 0a01 	vldr	s1, [sp, #4]
 801b738:	ed9d 0a00 	vldr	s0, [sp]
 801b73c:	f000 fcd4 	bl	801c0e8 <__kernel_cosf>
 801b740:	e7e5      	b.n	801b70e <sinf+0x26>
 801b742:	eddd 0a01 	vldr	s1, [sp, #4]
 801b746:	ed9d 0a00 	vldr	s0, [sp]
 801b74a:	2001      	movs	r0, #1
 801b74c:	f000 ffb6 	bl	801c6bc <__kernel_sinf>
 801b750:	eeb1 0a40 	vneg.f32	s0, s0
 801b754:	e7db      	b.n	801b70e <sinf+0x26>
 801b756:	eddd 0a01 	vldr	s1, [sp, #4]
 801b75a:	ed9d 0a00 	vldr	s0, [sp]
 801b75e:	f000 fcc3 	bl	801c0e8 <__kernel_cosf>
 801b762:	e7f5      	b.n	801b750 <sinf+0x68>
 801b764:	3f490fd8 	.word	0x3f490fd8
 801b768:	00000000 	.word	0x00000000

0801b76c <powf>:
 801b76c:	b508      	push	{r3, lr}
 801b76e:	ed2d 8b04 	vpush	{d8-d9}
 801b772:	eeb0 9a40 	vmov.f32	s18, s0
 801b776:	eef0 8a60 	vmov.f32	s17, s1
 801b77a:	f000 f8b5 	bl	801b8e8 <__ieee754_powf>
 801b77e:	4b43      	ldr	r3, [pc, #268]	; (801b88c <powf+0x120>)
 801b780:	f993 3000 	ldrsb.w	r3, [r3]
 801b784:	3301      	adds	r3, #1
 801b786:	eeb0 8a40 	vmov.f32	s16, s0
 801b78a:	d012      	beq.n	801b7b2 <powf+0x46>
 801b78c:	eef4 8a68 	vcmp.f32	s17, s17
 801b790:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b794:	d60d      	bvs.n	801b7b2 <powf+0x46>
 801b796:	eeb4 9a49 	vcmp.f32	s18, s18
 801b79a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b79e:	d70d      	bvc.n	801b7bc <powf+0x50>
 801b7a0:	eef5 8a40 	vcmp.f32	s17, #0.0
 801b7a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b7a8:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 801b7ac:	bf08      	it	eq
 801b7ae:	eeb0 8a67 	vmoveq.f32	s16, s15
 801b7b2:	eeb0 0a48 	vmov.f32	s0, s16
 801b7b6:	ecbd 8b04 	vpop	{d8-d9}
 801b7ba:	bd08      	pop	{r3, pc}
 801b7bc:	eddf 9a34 	vldr	s19, [pc, #208]	; 801b890 <powf+0x124>
 801b7c0:	eeb4 9a69 	vcmp.f32	s18, s19
 801b7c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b7c8:	d116      	bne.n	801b7f8 <powf+0x8c>
 801b7ca:	eef4 8a69 	vcmp.f32	s17, s19
 801b7ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b7d2:	d057      	beq.n	801b884 <powf+0x118>
 801b7d4:	eeb0 0a68 	vmov.f32	s0, s17
 801b7d8:	f000 ffbf 	bl	801c75a <finitef>
 801b7dc:	2800      	cmp	r0, #0
 801b7de:	d0e8      	beq.n	801b7b2 <powf+0x46>
 801b7e0:	eef4 8ae9 	vcmpe.f32	s17, s19
 801b7e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b7e8:	d5e3      	bpl.n	801b7b2 <powf+0x46>
 801b7ea:	f7fd f96b 	bl	8018ac4 <__errno>
 801b7ee:	2321      	movs	r3, #33	; 0x21
 801b7f0:	6003      	str	r3, [r0, #0]
 801b7f2:	ed9f 8a28 	vldr	s16, [pc, #160]	; 801b894 <powf+0x128>
 801b7f6:	e7dc      	b.n	801b7b2 <powf+0x46>
 801b7f8:	f000 ffaf 	bl	801c75a <finitef>
 801b7fc:	bb50      	cbnz	r0, 801b854 <powf+0xe8>
 801b7fe:	eeb0 0a49 	vmov.f32	s0, s18
 801b802:	f000 ffaa 	bl	801c75a <finitef>
 801b806:	b328      	cbz	r0, 801b854 <powf+0xe8>
 801b808:	eeb0 0a68 	vmov.f32	s0, s17
 801b80c:	f000 ffa5 	bl	801c75a <finitef>
 801b810:	b300      	cbz	r0, 801b854 <powf+0xe8>
 801b812:	eeb4 8a48 	vcmp.f32	s16, s16
 801b816:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b81a:	d706      	bvc.n	801b82a <powf+0xbe>
 801b81c:	f7fd f952 	bl	8018ac4 <__errno>
 801b820:	2321      	movs	r3, #33	; 0x21
 801b822:	ee89 8aa9 	vdiv.f32	s16, s19, s19
 801b826:	6003      	str	r3, [r0, #0]
 801b828:	e7c3      	b.n	801b7b2 <powf+0x46>
 801b82a:	f7fd f94b 	bl	8018ac4 <__errno>
 801b82e:	eeb5 9ac0 	vcmpe.f32	s18, #0.0
 801b832:	2322      	movs	r3, #34	; 0x22
 801b834:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b838:	6003      	str	r3, [r0, #0]
 801b83a:	d508      	bpl.n	801b84e <powf+0xe2>
 801b83c:	eeb0 0a68 	vmov.f32	s0, s17
 801b840:	f000 ffe0 	bl	801c804 <rintf>
 801b844:	eeb4 0a68 	vcmp.f32	s0, s17
 801b848:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b84c:	d1d1      	bne.n	801b7f2 <powf+0x86>
 801b84e:	ed9f 8a12 	vldr	s16, [pc, #72]	; 801b898 <powf+0x12c>
 801b852:	e7ae      	b.n	801b7b2 <powf+0x46>
 801b854:	eeb5 8a40 	vcmp.f32	s16, #0.0
 801b858:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b85c:	d1a9      	bne.n	801b7b2 <powf+0x46>
 801b85e:	eeb0 0a49 	vmov.f32	s0, s18
 801b862:	f000 ff7a 	bl	801c75a <finitef>
 801b866:	2800      	cmp	r0, #0
 801b868:	d0a3      	beq.n	801b7b2 <powf+0x46>
 801b86a:	eeb0 0a68 	vmov.f32	s0, s17
 801b86e:	f000 ff74 	bl	801c75a <finitef>
 801b872:	2800      	cmp	r0, #0
 801b874:	d09d      	beq.n	801b7b2 <powf+0x46>
 801b876:	f7fd f925 	bl	8018ac4 <__errno>
 801b87a:	2322      	movs	r3, #34	; 0x22
 801b87c:	ed9f 8a04 	vldr	s16, [pc, #16]	; 801b890 <powf+0x124>
 801b880:	6003      	str	r3, [r0, #0]
 801b882:	e796      	b.n	801b7b2 <powf+0x46>
 801b884:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 801b888:	e793      	b.n	801b7b2 <powf+0x46>
 801b88a:	bf00      	nop
 801b88c:	20000418 	.word	0x20000418
 801b890:	00000000 	.word	0x00000000
 801b894:	ff800000 	.word	0xff800000
 801b898:	7f800000 	.word	0x7f800000

0801b89c <sqrtf>:
 801b89c:	b508      	push	{r3, lr}
 801b89e:	ed2d 8b02 	vpush	{d8}
 801b8a2:	eeb0 8a40 	vmov.f32	s16, s0
 801b8a6:	f000 fc1b 	bl	801c0e0 <__ieee754_sqrtf>
 801b8aa:	4b0d      	ldr	r3, [pc, #52]	; (801b8e0 <sqrtf+0x44>)
 801b8ac:	f993 3000 	ldrsb.w	r3, [r3]
 801b8b0:	3301      	adds	r3, #1
 801b8b2:	d011      	beq.n	801b8d8 <sqrtf+0x3c>
 801b8b4:	eeb4 8a48 	vcmp.f32	s16, s16
 801b8b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b8bc:	d60c      	bvs.n	801b8d8 <sqrtf+0x3c>
 801b8be:	eddf 8a09 	vldr	s17, [pc, #36]	; 801b8e4 <sqrtf+0x48>
 801b8c2:	eeb4 8ae8 	vcmpe.f32	s16, s17
 801b8c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b8ca:	d505      	bpl.n	801b8d8 <sqrtf+0x3c>
 801b8cc:	f7fd f8fa 	bl	8018ac4 <__errno>
 801b8d0:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 801b8d4:	2321      	movs	r3, #33	; 0x21
 801b8d6:	6003      	str	r3, [r0, #0]
 801b8d8:	ecbd 8b02 	vpop	{d8}
 801b8dc:	bd08      	pop	{r3, pc}
 801b8de:	bf00      	nop
 801b8e0:	20000418 	.word	0x20000418
 801b8e4:	00000000 	.word	0x00000000

0801b8e8 <__ieee754_powf>:
 801b8e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b8ec:	ee10 5a90 	vmov	r5, s1
 801b8f0:	f035 4700 	bics.w	r7, r5, #2147483648	; 0x80000000
 801b8f4:	ed2d 8b02 	vpush	{d8}
 801b8f8:	eeb0 8a40 	vmov.f32	s16, s0
 801b8fc:	eef0 8a60 	vmov.f32	s17, s1
 801b900:	f000 8291 	beq.w	801be26 <__ieee754_powf+0x53e>
 801b904:	ee10 8a10 	vmov	r8, s0
 801b908:	f028 4400 	bic.w	r4, r8, #2147483648	; 0x80000000
 801b90c:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 801b910:	dc06      	bgt.n	801b920 <__ieee754_powf+0x38>
 801b912:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 801b916:	dd0a      	ble.n	801b92e <__ieee754_powf+0x46>
 801b918:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 801b91c:	f000 8283 	beq.w	801be26 <__ieee754_powf+0x53e>
 801b920:	ecbd 8b02 	vpop	{d8}
 801b924:	48d8      	ldr	r0, [pc, #864]	; (801bc88 <__ieee754_powf+0x3a0>)
 801b926:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801b92a:	f000 bf65 	b.w	801c7f8 <nanf>
 801b92e:	f1b8 0f00 	cmp.w	r8, #0
 801b932:	da1f      	bge.n	801b974 <__ieee754_powf+0x8c>
 801b934:	f1b7 4f97 	cmp.w	r7, #1266679808	; 0x4b800000
 801b938:	da2e      	bge.n	801b998 <__ieee754_powf+0xb0>
 801b93a:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 801b93e:	f2c0 827b 	blt.w	801be38 <__ieee754_powf+0x550>
 801b942:	15fb      	asrs	r3, r7, #23
 801b944:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 801b948:	fa47 f603 	asr.w	r6, r7, r3
 801b94c:	fa06 f303 	lsl.w	r3, r6, r3
 801b950:	42bb      	cmp	r3, r7
 801b952:	f040 8271 	bne.w	801be38 <__ieee754_powf+0x550>
 801b956:	f006 0601 	and.w	r6, r6, #1
 801b95a:	f1c6 0602 	rsb	r6, r6, #2
 801b95e:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 801b962:	d120      	bne.n	801b9a6 <__ieee754_powf+0xbe>
 801b964:	2d00      	cmp	r5, #0
 801b966:	f280 8264 	bge.w	801be32 <__ieee754_powf+0x54a>
 801b96a:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 801b96e:	ee87 0a88 	vdiv.f32	s0, s15, s16
 801b972:	e00d      	b.n	801b990 <__ieee754_powf+0xa8>
 801b974:	2600      	movs	r6, #0
 801b976:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 801b97a:	d1f0      	bne.n	801b95e <__ieee754_powf+0x76>
 801b97c:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 801b980:	f000 8251 	beq.w	801be26 <__ieee754_powf+0x53e>
 801b984:	dd0a      	ble.n	801b99c <__ieee754_powf+0xb4>
 801b986:	2d00      	cmp	r5, #0
 801b988:	f280 8250 	bge.w	801be2c <__ieee754_powf+0x544>
 801b98c:	ed9f 0abf 	vldr	s0, [pc, #764]	; 801bc8c <__ieee754_powf+0x3a4>
 801b990:	ecbd 8b02 	vpop	{d8}
 801b994:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b998:	2602      	movs	r6, #2
 801b99a:	e7ec      	b.n	801b976 <__ieee754_powf+0x8e>
 801b99c:	2d00      	cmp	r5, #0
 801b99e:	daf5      	bge.n	801b98c <__ieee754_powf+0xa4>
 801b9a0:	eeb1 0a68 	vneg.f32	s0, s17
 801b9a4:	e7f4      	b.n	801b990 <__ieee754_powf+0xa8>
 801b9a6:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
 801b9aa:	d102      	bne.n	801b9b2 <__ieee754_powf+0xca>
 801b9ac:	ee28 0a08 	vmul.f32	s0, s16, s16
 801b9b0:	e7ee      	b.n	801b990 <__ieee754_powf+0xa8>
 801b9b2:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
 801b9b6:	eeb0 0a48 	vmov.f32	s0, s16
 801b9ba:	d108      	bne.n	801b9ce <__ieee754_powf+0xe6>
 801b9bc:	f1b8 0f00 	cmp.w	r8, #0
 801b9c0:	db05      	blt.n	801b9ce <__ieee754_powf+0xe6>
 801b9c2:	ecbd 8b02 	vpop	{d8}
 801b9c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801b9ca:	f000 bb89 	b.w	801c0e0 <__ieee754_sqrtf>
 801b9ce:	f000 febd 	bl	801c74c <fabsf>
 801b9d2:	b124      	cbz	r4, 801b9de <__ieee754_powf+0xf6>
 801b9d4:	f028 4340 	bic.w	r3, r8, #3221225472	; 0xc0000000
 801b9d8:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 801b9dc:	d117      	bne.n	801ba0e <__ieee754_powf+0x126>
 801b9de:	2d00      	cmp	r5, #0
 801b9e0:	bfbc      	itt	lt
 801b9e2:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 801b9e6:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 801b9ea:	f1b8 0f00 	cmp.w	r8, #0
 801b9ee:	dacf      	bge.n	801b990 <__ieee754_powf+0xa8>
 801b9f0:	f1a4 547e 	sub.w	r4, r4, #1065353216	; 0x3f800000
 801b9f4:	ea54 0306 	orrs.w	r3, r4, r6
 801b9f8:	d104      	bne.n	801ba04 <__ieee754_powf+0x11c>
 801b9fa:	ee70 7a40 	vsub.f32	s15, s0, s0
 801b9fe:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 801ba02:	e7c5      	b.n	801b990 <__ieee754_powf+0xa8>
 801ba04:	2e01      	cmp	r6, #1
 801ba06:	d1c3      	bne.n	801b990 <__ieee754_powf+0xa8>
 801ba08:	eeb1 0a40 	vneg.f32	s0, s0
 801ba0c:	e7c0      	b.n	801b990 <__ieee754_powf+0xa8>
 801ba0e:	ea4f 70d8 	mov.w	r0, r8, lsr #31
 801ba12:	3801      	subs	r0, #1
 801ba14:	ea56 0300 	orrs.w	r3, r6, r0
 801ba18:	d104      	bne.n	801ba24 <__ieee754_powf+0x13c>
 801ba1a:	ee38 8a48 	vsub.f32	s16, s16, s16
 801ba1e:	ee88 0a08 	vdiv.f32	s0, s16, s16
 801ba22:	e7b5      	b.n	801b990 <__ieee754_powf+0xa8>
 801ba24:	f1b7 4f9a 	cmp.w	r7, #1291845632	; 0x4d000000
 801ba28:	dd6b      	ble.n	801bb02 <__ieee754_powf+0x21a>
 801ba2a:	4b99      	ldr	r3, [pc, #612]	; (801bc90 <__ieee754_powf+0x3a8>)
 801ba2c:	429c      	cmp	r4, r3
 801ba2e:	dc06      	bgt.n	801ba3e <__ieee754_powf+0x156>
 801ba30:	2d00      	cmp	r5, #0
 801ba32:	daab      	bge.n	801b98c <__ieee754_powf+0xa4>
 801ba34:	ed9f 0a97 	vldr	s0, [pc, #604]	; 801bc94 <__ieee754_powf+0x3ac>
 801ba38:	ee20 0a00 	vmul.f32	s0, s0, s0
 801ba3c:	e7a8      	b.n	801b990 <__ieee754_powf+0xa8>
 801ba3e:	4b96      	ldr	r3, [pc, #600]	; (801bc98 <__ieee754_powf+0x3b0>)
 801ba40:	429c      	cmp	r4, r3
 801ba42:	dd02      	ble.n	801ba4a <__ieee754_powf+0x162>
 801ba44:	2d00      	cmp	r5, #0
 801ba46:	dcf5      	bgt.n	801ba34 <__ieee754_powf+0x14c>
 801ba48:	e7a0      	b.n	801b98c <__ieee754_powf+0xa4>
 801ba4a:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 801ba4e:	ee30 0a67 	vsub.f32	s0, s0, s15
 801ba52:	eddf 6a92 	vldr	s13, [pc, #584]	; 801bc9c <__ieee754_powf+0x3b4>
 801ba56:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 801ba5a:	eee0 6a67 	vfms.f32	s13, s0, s15
 801ba5e:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 801ba62:	eee6 7ac0 	vfms.f32	s15, s13, s0
 801ba66:	ee20 7a00 	vmul.f32	s14, s0, s0
 801ba6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801ba6e:	ed9f 7a8c 	vldr	s14, [pc, #560]	; 801bca0 <__ieee754_powf+0x3b8>
 801ba72:	ee67 7a67 	vnmul.f32	s15, s14, s15
 801ba76:	ed9f 7a8b 	vldr	s14, [pc, #556]	; 801bca4 <__ieee754_powf+0x3bc>
 801ba7a:	eee0 7a07 	vfma.f32	s15, s0, s14
 801ba7e:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 801bca8 <__ieee754_powf+0x3c0>
 801ba82:	eef0 6a67 	vmov.f32	s13, s15
 801ba86:	eee0 6a07 	vfma.f32	s13, s0, s14
 801ba8a:	ee16 3a90 	vmov	r3, s13
 801ba8e:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 801ba92:	f023 030f 	bic.w	r3, r3, #15
 801ba96:	ee00 3a90 	vmov	s1, r3
 801ba9a:	eee0 0a47 	vfms.f32	s1, s0, s14
 801ba9e:	ee77 7ae0 	vsub.f32	s15, s15, s1
 801baa2:	f425 657f 	bic.w	r5, r5, #4080	; 0xff0
 801baa6:	f025 050f 	bic.w	r5, r5, #15
 801baaa:	ee07 5a10 	vmov	s14, r5
 801baae:	ee67 0aa8 	vmul.f32	s1, s15, s17
 801bab2:	ee38 7ac7 	vsub.f32	s14, s17, s14
 801bab6:	ee07 3a90 	vmov	s15, r3
 801baba:	eee7 0a27 	vfma.f32	s1, s14, s15
 801babe:	3e01      	subs	r6, #1
 801bac0:	ea56 0200 	orrs.w	r2, r6, r0
 801bac4:	ee07 5a10 	vmov	s14, r5
 801bac8:	ee67 7a87 	vmul.f32	s15, s15, s14
 801bacc:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 801bad0:	ee30 7aa7 	vadd.f32	s14, s1, s15
 801bad4:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 801bad8:	ee17 4a10 	vmov	r4, s14
 801badc:	bf08      	it	eq
 801bade:	eeb0 8a40 	vmoveq.f32	s16, s0
 801bae2:	2c00      	cmp	r4, #0
 801bae4:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 801bae8:	f340 8184 	ble.w	801bdf4 <__ieee754_powf+0x50c>
 801baec:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 801baf0:	f340 80fc 	ble.w	801bcec <__ieee754_powf+0x404>
 801baf4:	eddf 7a67 	vldr	s15, [pc, #412]	; 801bc94 <__ieee754_powf+0x3ac>
 801baf8:	ee28 0a27 	vmul.f32	s0, s16, s15
 801bafc:	ee20 0a27 	vmul.f32	s0, s0, s15
 801bb00:	e746      	b.n	801b990 <__ieee754_powf+0xa8>
 801bb02:	f018 4fff 	tst.w	r8, #2139095040	; 0x7f800000
 801bb06:	bf01      	itttt	eq
 801bb08:	eddf 7a68 	vldreq	s15, [pc, #416]	; 801bcac <__ieee754_powf+0x3c4>
 801bb0c:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 801bb10:	f06f 0217 	mvneq.w	r2, #23
 801bb14:	ee17 4a90 	vmoveq	r4, s15
 801bb18:	ea4f 53e4 	mov.w	r3, r4, asr #23
 801bb1c:	bf18      	it	ne
 801bb1e:	2200      	movne	r2, #0
 801bb20:	3b7f      	subs	r3, #127	; 0x7f
 801bb22:	4413      	add	r3, r2
 801bb24:	4a62      	ldr	r2, [pc, #392]	; (801bcb0 <__ieee754_powf+0x3c8>)
 801bb26:	f3c4 0416 	ubfx	r4, r4, #0, #23
 801bb2a:	4294      	cmp	r4, r2
 801bb2c:	f044 517e 	orr.w	r1, r4, #1065353216	; 0x3f800000
 801bb30:	dd06      	ble.n	801bb40 <__ieee754_powf+0x258>
 801bb32:	4a60      	ldr	r2, [pc, #384]	; (801bcb4 <__ieee754_powf+0x3cc>)
 801bb34:	4294      	cmp	r4, r2
 801bb36:	f340 80a4 	ble.w	801bc82 <__ieee754_powf+0x39a>
 801bb3a:	3301      	adds	r3, #1
 801bb3c:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 801bb40:	2400      	movs	r4, #0
 801bb42:	4a5d      	ldr	r2, [pc, #372]	; (801bcb8 <__ieee754_powf+0x3d0>)
 801bb44:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 801bb48:	ee07 1a90 	vmov	s15, r1
 801bb4c:	ed92 7a00 	vldr	s14, [r2]
 801bb50:	4a5a      	ldr	r2, [pc, #360]	; (801bcbc <__ieee754_powf+0x3d4>)
 801bb52:	ee37 6a27 	vadd.f32	s12, s14, s15
 801bb56:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 801bb5a:	eec5 6a86 	vdiv.f32	s13, s11, s12
 801bb5e:	1049      	asrs	r1, r1, #1
 801bb60:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 801bb64:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 801bb68:	eb01 5144 	add.w	r1, r1, r4, lsl #21
 801bb6c:	ee37 5ac7 	vsub.f32	s10, s15, s14
 801bb70:	ee06 1a10 	vmov	s12, r1
 801bb74:	ee65 4a26 	vmul.f32	s9, s10, s13
 801bb78:	ee36 7a47 	vsub.f32	s14, s12, s14
 801bb7c:	ee14 7a90 	vmov	r7, s9
 801bb80:	4017      	ands	r7, r2
 801bb82:	ee05 7a90 	vmov	s11, r7
 801bb86:	eea5 5ac6 	vfms.f32	s10, s11, s12
 801bb8a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801bb8e:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 801bcc0 <__ieee754_powf+0x3d8>
 801bb92:	eea5 5ae7 	vfms.f32	s10, s11, s15
 801bb96:	ee64 7aa4 	vmul.f32	s15, s9, s9
 801bb9a:	ee25 6a26 	vmul.f32	s12, s10, s13
 801bb9e:	eddf 6a49 	vldr	s13, [pc, #292]	; 801bcc4 <__ieee754_powf+0x3dc>
 801bba2:	eea7 7aa6 	vfma.f32	s14, s15, s13
 801bba6:	eddf 6a48 	vldr	s13, [pc, #288]	; 801bcc8 <__ieee754_powf+0x3e0>
 801bbaa:	eee7 6a27 	vfma.f32	s13, s14, s15
 801bbae:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 801bc9c <__ieee754_powf+0x3b4>
 801bbb2:	eea6 7aa7 	vfma.f32	s14, s13, s15
 801bbb6:	eddf 6a45 	vldr	s13, [pc, #276]	; 801bccc <__ieee754_powf+0x3e4>
 801bbba:	eee7 6a27 	vfma.f32	s13, s14, s15
 801bbbe:	ed9f 7a44 	vldr	s14, [pc, #272]	; 801bcd0 <__ieee754_powf+0x3e8>
 801bbc2:	eea6 7aa7 	vfma.f32	s14, s13, s15
 801bbc6:	ee74 6aa5 	vadd.f32	s13, s9, s11
 801bbca:	ee27 5aa7 	vmul.f32	s10, s15, s15
 801bbce:	ee66 6a86 	vmul.f32	s13, s13, s12
 801bbd2:	eee5 6a07 	vfma.f32	s13, s10, s14
 801bbd6:	eeb0 5a08 	vmov.f32	s10, #8	; 0x40400000  3.0
 801bbda:	eef0 7a45 	vmov.f32	s15, s10
 801bbde:	eee5 7aa5 	vfma.f32	s15, s11, s11
 801bbe2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801bbe6:	ee17 1a90 	vmov	r1, s15
 801bbea:	4011      	ands	r1, r2
 801bbec:	ee07 1a90 	vmov	s15, r1
 801bbf0:	ee37 7ac5 	vsub.f32	s14, s15, s10
 801bbf4:	eea5 7ae5 	vfms.f32	s14, s11, s11
 801bbf8:	ee36 7ac7 	vsub.f32	s14, s13, s14
 801bbfc:	ee27 7a24 	vmul.f32	s14, s14, s9
 801bc00:	eea6 7a27 	vfma.f32	s14, s12, s15
 801bc04:	eeb0 6a47 	vmov.f32	s12, s14
 801bc08:	eea5 6aa7 	vfma.f32	s12, s11, s15
 801bc0c:	ee16 1a10 	vmov	r1, s12
 801bc10:	4011      	ands	r1, r2
 801bc12:	ee06 1a90 	vmov	s13, r1
 801bc16:	eee5 6ae7 	vfms.f32	s13, s11, s15
 801bc1a:	eddf 7a2e 	vldr	s15, [pc, #184]	; 801bcd4 <__ieee754_powf+0x3ec>
 801bc1e:	eddf 5a2e 	vldr	s11, [pc, #184]	; 801bcd8 <__ieee754_powf+0x3f0>
 801bc22:	ee37 7a66 	vsub.f32	s14, s14, s13
 801bc26:	ee06 1a10 	vmov	s12, r1
 801bc2a:	ee27 7a27 	vmul.f32	s14, s14, s15
 801bc2e:	eddf 7a2b 	vldr	s15, [pc, #172]	; 801bcdc <__ieee754_powf+0x3f4>
 801bc32:	492b      	ldr	r1, [pc, #172]	; (801bce0 <__ieee754_powf+0x3f8>)
 801bc34:	eea6 7a27 	vfma.f32	s14, s12, s15
 801bc38:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 801bc3c:	edd1 7a00 	vldr	s15, [r1]
 801bc40:	ee37 7a27 	vadd.f32	s14, s14, s15
 801bc44:	ee07 3a90 	vmov	s15, r3
 801bc48:	4b26      	ldr	r3, [pc, #152]	; (801bce4 <__ieee754_powf+0x3fc>)
 801bc4a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 801bc4e:	eef0 7a47 	vmov.f32	s15, s14
 801bc52:	eee6 7a25 	vfma.f32	s15, s12, s11
 801bc56:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801bc5a:	edd4 0a00 	vldr	s1, [r4]
 801bc5e:	ee77 7aa0 	vadd.f32	s15, s15, s1
 801bc62:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801bc66:	ee17 3a90 	vmov	r3, s15
 801bc6a:	4013      	ands	r3, r2
 801bc6c:	ee07 3a90 	vmov	s15, r3
 801bc70:	ee77 6ae6 	vsub.f32	s13, s15, s13
 801bc74:	ee76 6ae0 	vsub.f32	s13, s13, s1
 801bc78:	eee6 6a65 	vfms.f32	s13, s12, s11
 801bc7c:	ee77 7a66 	vsub.f32	s15, s14, s13
 801bc80:	e70f      	b.n	801baa2 <__ieee754_powf+0x1ba>
 801bc82:	2401      	movs	r4, #1
 801bc84:	e75d      	b.n	801bb42 <__ieee754_powf+0x25a>
 801bc86:	bf00      	nop
 801bc88:	0801d0e8 	.word	0x0801d0e8
 801bc8c:	00000000 	.word	0x00000000
 801bc90:	3f7ffff7 	.word	0x3f7ffff7
 801bc94:	7149f2ca 	.word	0x7149f2ca
 801bc98:	3f800007 	.word	0x3f800007
 801bc9c:	3eaaaaab 	.word	0x3eaaaaab
 801bca0:	3fb8aa3b 	.word	0x3fb8aa3b
 801bca4:	36eca570 	.word	0x36eca570
 801bca8:	3fb8aa00 	.word	0x3fb8aa00
 801bcac:	4b800000 	.word	0x4b800000
 801bcb0:	001cc471 	.word	0x001cc471
 801bcb4:	005db3d6 	.word	0x005db3d6
 801bcb8:	0801d1fc 	.word	0x0801d1fc
 801bcbc:	fffff000 	.word	0xfffff000
 801bcc0:	3e6c3255 	.word	0x3e6c3255
 801bcc4:	3e53f142 	.word	0x3e53f142
 801bcc8:	3e8ba305 	.word	0x3e8ba305
 801bccc:	3edb6db7 	.word	0x3edb6db7
 801bcd0:	3f19999a 	.word	0x3f19999a
 801bcd4:	3f76384f 	.word	0x3f76384f
 801bcd8:	3f763800 	.word	0x3f763800
 801bcdc:	369dc3a0 	.word	0x369dc3a0
 801bce0:	0801d20c 	.word	0x0801d20c
 801bce4:	0801d204 	.word	0x0801d204
 801bce8:	3338aa3c 	.word	0x3338aa3c
 801bcec:	f040 8092 	bne.w	801be14 <__ieee754_powf+0x52c>
 801bcf0:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 801bce8 <__ieee754_powf+0x400>
 801bcf4:	ee37 7a67 	vsub.f32	s14, s14, s15
 801bcf8:	ee70 6aa6 	vadd.f32	s13, s1, s13
 801bcfc:	eef4 6ac7 	vcmpe.f32	s13, s14
 801bd00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801bd04:	f73f aef6 	bgt.w	801baf4 <__ieee754_powf+0x20c>
 801bd08:	15db      	asrs	r3, r3, #23
 801bd0a:	f1a3 007e 	sub.w	r0, r3, #126	; 0x7e
 801bd0e:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 801bd12:	4103      	asrs	r3, r0
 801bd14:	4423      	add	r3, r4
 801bd16:	4949      	ldr	r1, [pc, #292]	; (801be3c <__ieee754_powf+0x554>)
 801bd18:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 801bd1c:	3a7f      	subs	r2, #127	; 0x7f
 801bd1e:	4111      	asrs	r1, r2
 801bd20:	ea23 0101 	bic.w	r1, r3, r1
 801bd24:	ee07 1a10 	vmov	s14, r1
 801bd28:	f3c3 0016 	ubfx	r0, r3, #0, #23
 801bd2c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 801bd30:	f1c2 0217 	rsb	r2, r2, #23
 801bd34:	4110      	asrs	r0, r2
 801bd36:	2c00      	cmp	r4, #0
 801bd38:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801bd3c:	bfb8      	it	lt
 801bd3e:	4240      	neglt	r0, r0
 801bd40:	ee37 7aa0 	vadd.f32	s14, s15, s1
 801bd44:	eddf 6a3e 	vldr	s13, [pc, #248]	; 801be40 <__ieee754_powf+0x558>
 801bd48:	ee17 3a10 	vmov	r3, s14
 801bd4c:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 801bd50:	f023 030f 	bic.w	r3, r3, #15
 801bd54:	ee07 3a10 	vmov	s14, r3
 801bd58:	ee77 7a67 	vsub.f32	s15, s14, s15
 801bd5c:	ee70 0ae7 	vsub.f32	s1, s1, s15
 801bd60:	eddf 7a38 	vldr	s15, [pc, #224]	; 801be44 <__ieee754_powf+0x55c>
 801bd64:	ee67 7a27 	vmul.f32	s15, s14, s15
 801bd68:	eee0 7aa6 	vfma.f32	s15, s1, s13
 801bd6c:	eddf 6a36 	vldr	s13, [pc, #216]	; 801be48 <__ieee754_powf+0x560>
 801bd70:	eeb0 0a67 	vmov.f32	s0, s15
 801bd74:	eea7 0a26 	vfma.f32	s0, s14, s13
 801bd78:	eeb0 6a40 	vmov.f32	s12, s0
 801bd7c:	eea7 6a66 	vfms.f32	s12, s14, s13
 801bd80:	ee20 7a00 	vmul.f32	s14, s0, s0
 801bd84:	ee77 7ac6 	vsub.f32	s15, s15, s12
 801bd88:	eddf 6a30 	vldr	s13, [pc, #192]	; 801be4c <__ieee754_powf+0x564>
 801bd8c:	ed9f 6a30 	vldr	s12, [pc, #192]	; 801be50 <__ieee754_powf+0x568>
 801bd90:	eea7 6a26 	vfma.f32	s12, s14, s13
 801bd94:	eddf 6a2f 	vldr	s13, [pc, #188]	; 801be54 <__ieee754_powf+0x56c>
 801bd98:	eee6 6a07 	vfma.f32	s13, s12, s14
 801bd9c:	ed9f 6a2e 	vldr	s12, [pc, #184]	; 801be58 <__ieee754_powf+0x570>
 801bda0:	eea6 6a87 	vfma.f32	s12, s13, s14
 801bda4:	eddf 6a2d 	vldr	s13, [pc, #180]	; 801be5c <__ieee754_powf+0x574>
 801bda8:	eee6 6a07 	vfma.f32	s13, s12, s14
 801bdac:	eeb0 6a40 	vmov.f32	s12, s0
 801bdb0:	eea6 6ac7 	vfms.f32	s12, s13, s14
 801bdb4:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 801bdb8:	eeb0 7a46 	vmov.f32	s14, s12
 801bdbc:	ee77 6a66 	vsub.f32	s13, s14, s13
 801bdc0:	ee20 6a06 	vmul.f32	s12, s0, s12
 801bdc4:	eee0 7a27 	vfma.f32	s15, s0, s15
 801bdc8:	ee86 7a26 	vdiv.f32	s14, s12, s13
 801bdcc:	ee77 7a67 	vsub.f32	s15, s14, s15
 801bdd0:	ee37 0ac0 	vsub.f32	s0, s15, s0
 801bdd4:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 801bdd8:	ee37 0ac0 	vsub.f32	s0, s15, s0
 801bddc:	ee10 3a10 	vmov	r3, s0
 801bde0:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 801bde4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 801bde8:	da1a      	bge.n	801be20 <__ieee754_powf+0x538>
 801bdea:	f000 fd67 	bl	801c8bc <scalbnf>
 801bdee:	ee20 0a08 	vmul.f32	s0, s0, s16
 801bdf2:	e5cd      	b.n	801b990 <__ieee754_powf+0xa8>
 801bdf4:	4a1a      	ldr	r2, [pc, #104]	; (801be60 <__ieee754_powf+0x578>)
 801bdf6:	4293      	cmp	r3, r2
 801bdf8:	dd02      	ble.n	801be00 <__ieee754_powf+0x518>
 801bdfa:	eddf 7a1a 	vldr	s15, [pc, #104]	; 801be64 <__ieee754_powf+0x57c>
 801bdfe:	e67b      	b.n	801baf8 <__ieee754_powf+0x210>
 801be00:	d108      	bne.n	801be14 <__ieee754_powf+0x52c>
 801be02:	ee37 7a67 	vsub.f32	s14, s14, s15
 801be06:	eeb4 7ae0 	vcmpe.f32	s14, s1
 801be0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801be0e:	f6ff af7b 	blt.w	801bd08 <__ieee754_powf+0x420>
 801be12:	e7f2      	b.n	801bdfa <__ieee754_powf+0x512>
 801be14:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 801be18:	f73f af76 	bgt.w	801bd08 <__ieee754_powf+0x420>
 801be1c:	2000      	movs	r0, #0
 801be1e:	e78f      	b.n	801bd40 <__ieee754_powf+0x458>
 801be20:	ee00 3a10 	vmov	s0, r3
 801be24:	e7e3      	b.n	801bdee <__ieee754_powf+0x506>
 801be26:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 801be2a:	e5b1      	b.n	801b990 <__ieee754_powf+0xa8>
 801be2c:	eeb0 0a68 	vmov.f32	s0, s17
 801be30:	e5ae      	b.n	801b990 <__ieee754_powf+0xa8>
 801be32:	eeb0 0a48 	vmov.f32	s0, s16
 801be36:	e5ab      	b.n	801b990 <__ieee754_powf+0xa8>
 801be38:	2600      	movs	r6, #0
 801be3a:	e590      	b.n	801b95e <__ieee754_powf+0x76>
 801be3c:	007fffff 	.word	0x007fffff
 801be40:	3f317218 	.word	0x3f317218
 801be44:	35bfbe8c 	.word	0x35bfbe8c
 801be48:	3f317200 	.word	0x3f317200
 801be4c:	3331bb4c 	.word	0x3331bb4c
 801be50:	b5ddea0e 	.word	0xb5ddea0e
 801be54:	388ab355 	.word	0x388ab355
 801be58:	bb360b61 	.word	0xbb360b61
 801be5c:	3e2aaaab 	.word	0x3e2aaaab
 801be60:	43160000 	.word	0x43160000
 801be64:	0da24260 	.word	0x0da24260

0801be68 <__ieee754_rem_pio2f>:
 801be68:	b5f0      	push	{r4, r5, r6, r7, lr}
 801be6a:	ee10 6a10 	vmov	r6, s0
 801be6e:	4b8e      	ldr	r3, [pc, #568]	; (801c0a8 <__ieee754_rem_pio2f+0x240>)
 801be70:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 801be74:	429d      	cmp	r5, r3
 801be76:	b087      	sub	sp, #28
 801be78:	eef0 7a40 	vmov.f32	s15, s0
 801be7c:	4604      	mov	r4, r0
 801be7e:	dc05      	bgt.n	801be8c <__ieee754_rem_pio2f+0x24>
 801be80:	2300      	movs	r3, #0
 801be82:	ed80 0a00 	vstr	s0, [r0]
 801be86:	6043      	str	r3, [r0, #4]
 801be88:	2000      	movs	r0, #0
 801be8a:	e01a      	b.n	801bec2 <__ieee754_rem_pio2f+0x5a>
 801be8c:	4b87      	ldr	r3, [pc, #540]	; (801c0ac <__ieee754_rem_pio2f+0x244>)
 801be8e:	429d      	cmp	r5, r3
 801be90:	dc46      	bgt.n	801bf20 <__ieee754_rem_pio2f+0xb8>
 801be92:	2e00      	cmp	r6, #0
 801be94:	ed9f 0a86 	vldr	s0, [pc, #536]	; 801c0b0 <__ieee754_rem_pio2f+0x248>
 801be98:	4b86      	ldr	r3, [pc, #536]	; (801c0b4 <__ieee754_rem_pio2f+0x24c>)
 801be9a:	f025 050f 	bic.w	r5, r5, #15
 801be9e:	dd1f      	ble.n	801bee0 <__ieee754_rem_pio2f+0x78>
 801bea0:	429d      	cmp	r5, r3
 801bea2:	ee77 7ac0 	vsub.f32	s15, s15, s0
 801bea6:	d00e      	beq.n	801bec6 <__ieee754_rem_pio2f+0x5e>
 801bea8:	ed9f 7a83 	vldr	s14, [pc, #524]	; 801c0b8 <__ieee754_rem_pio2f+0x250>
 801beac:	ee37 0ac7 	vsub.f32	s0, s15, s14
 801beb0:	ee77 7ac0 	vsub.f32	s15, s15, s0
 801beb4:	ed80 0a00 	vstr	s0, [r0]
 801beb8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801bebc:	2001      	movs	r0, #1
 801bebe:	edc4 7a01 	vstr	s15, [r4, #4]
 801bec2:	b007      	add	sp, #28
 801bec4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801bec6:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 801c0bc <__ieee754_rem_pio2f+0x254>
 801beca:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 801c0c0 <__ieee754_rem_pio2f+0x258>
 801bece:	ee77 7ac0 	vsub.f32	s15, s15, s0
 801bed2:	ee77 6ac7 	vsub.f32	s13, s15, s14
 801bed6:	ee77 7ae6 	vsub.f32	s15, s15, s13
 801beda:	edc0 6a00 	vstr	s13, [r0]
 801bede:	e7eb      	b.n	801beb8 <__ieee754_rem_pio2f+0x50>
 801bee0:	429d      	cmp	r5, r3
 801bee2:	ee77 7a80 	vadd.f32	s15, s15, s0
 801bee6:	d00e      	beq.n	801bf06 <__ieee754_rem_pio2f+0x9e>
 801bee8:	ed9f 7a73 	vldr	s14, [pc, #460]	; 801c0b8 <__ieee754_rem_pio2f+0x250>
 801beec:	ee37 0a87 	vadd.f32	s0, s15, s14
 801bef0:	ee77 7ac0 	vsub.f32	s15, s15, s0
 801bef4:	ed80 0a00 	vstr	s0, [r0]
 801bef8:	ee77 7a87 	vadd.f32	s15, s15, s14
 801befc:	f04f 30ff 	mov.w	r0, #4294967295
 801bf00:	edc4 7a01 	vstr	s15, [r4, #4]
 801bf04:	e7dd      	b.n	801bec2 <__ieee754_rem_pio2f+0x5a>
 801bf06:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 801c0bc <__ieee754_rem_pio2f+0x254>
 801bf0a:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 801c0c0 <__ieee754_rem_pio2f+0x258>
 801bf0e:	ee77 7a80 	vadd.f32	s15, s15, s0
 801bf12:	ee77 6a87 	vadd.f32	s13, s15, s14
 801bf16:	ee77 7ae6 	vsub.f32	s15, s15, s13
 801bf1a:	edc0 6a00 	vstr	s13, [r0]
 801bf1e:	e7eb      	b.n	801bef8 <__ieee754_rem_pio2f+0x90>
 801bf20:	4b68      	ldr	r3, [pc, #416]	; (801c0c4 <__ieee754_rem_pio2f+0x25c>)
 801bf22:	429d      	cmp	r5, r3
 801bf24:	dc72      	bgt.n	801c00c <__ieee754_rem_pio2f+0x1a4>
 801bf26:	f000 fc11 	bl	801c74c <fabsf>
 801bf2a:	ed9f 7a67 	vldr	s14, [pc, #412]	; 801c0c8 <__ieee754_rem_pio2f+0x260>
 801bf2e:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 801bf32:	eee0 7a07 	vfma.f32	s15, s0, s14
 801bf36:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801bf3a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 801bf3e:	ee17 0a90 	vmov	r0, s15
 801bf42:	eddf 7a5b 	vldr	s15, [pc, #364]	; 801c0b0 <__ieee754_rem_pio2f+0x248>
 801bf46:	eea7 0a67 	vfms.f32	s0, s14, s15
 801bf4a:	281f      	cmp	r0, #31
 801bf4c:	eddf 7a5a 	vldr	s15, [pc, #360]	; 801c0b8 <__ieee754_rem_pio2f+0x250>
 801bf50:	ee67 7a27 	vmul.f32	s15, s14, s15
 801bf54:	eeb1 6a47 	vneg.f32	s12, s14
 801bf58:	ee70 6a67 	vsub.f32	s13, s0, s15
 801bf5c:	ee16 2a90 	vmov	r2, s13
 801bf60:	dc1c      	bgt.n	801bf9c <__ieee754_rem_pio2f+0x134>
 801bf62:	495a      	ldr	r1, [pc, #360]	; (801c0cc <__ieee754_rem_pio2f+0x264>)
 801bf64:	1e47      	subs	r7, r0, #1
 801bf66:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 801bf6a:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 801bf6e:	428b      	cmp	r3, r1
 801bf70:	d014      	beq.n	801bf9c <__ieee754_rem_pio2f+0x134>
 801bf72:	6022      	str	r2, [r4, #0]
 801bf74:	ed94 7a00 	vldr	s14, [r4]
 801bf78:	ee30 0a47 	vsub.f32	s0, s0, s14
 801bf7c:	2e00      	cmp	r6, #0
 801bf7e:	ee30 0a67 	vsub.f32	s0, s0, s15
 801bf82:	ed84 0a01 	vstr	s0, [r4, #4]
 801bf86:	da9c      	bge.n	801bec2 <__ieee754_rem_pio2f+0x5a>
 801bf88:	eeb1 7a47 	vneg.f32	s14, s14
 801bf8c:	eeb1 0a40 	vneg.f32	s0, s0
 801bf90:	ed84 7a00 	vstr	s14, [r4]
 801bf94:	ed84 0a01 	vstr	s0, [r4, #4]
 801bf98:	4240      	negs	r0, r0
 801bf9a:	e792      	b.n	801bec2 <__ieee754_rem_pio2f+0x5a>
 801bf9c:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 801bfa0:	15eb      	asrs	r3, r5, #23
 801bfa2:	ebc1 55d5 	rsb	r5, r1, r5, lsr #23
 801bfa6:	2d08      	cmp	r5, #8
 801bfa8:	dde3      	ble.n	801bf72 <__ieee754_rem_pio2f+0x10a>
 801bfaa:	eddf 7a44 	vldr	s15, [pc, #272]	; 801c0bc <__ieee754_rem_pio2f+0x254>
 801bfae:	eef0 6a40 	vmov.f32	s13, s0
 801bfb2:	eee6 6a27 	vfma.f32	s13, s12, s15
 801bfb6:	ee30 0a66 	vsub.f32	s0, s0, s13
 801bfba:	eea6 0a27 	vfma.f32	s0, s12, s15
 801bfbe:	eddf 7a40 	vldr	s15, [pc, #256]	; 801c0c0 <__ieee754_rem_pio2f+0x258>
 801bfc2:	ee97 0a27 	vfnms.f32	s0, s14, s15
 801bfc6:	ee76 5ac0 	vsub.f32	s11, s13, s0
 801bfca:	eef0 7a40 	vmov.f32	s15, s0
 801bfce:	ee15 2a90 	vmov	r2, s11
 801bfd2:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 801bfd6:	1a5b      	subs	r3, r3, r1
 801bfd8:	2b19      	cmp	r3, #25
 801bfda:	dc04      	bgt.n	801bfe6 <__ieee754_rem_pio2f+0x17e>
 801bfdc:	edc4 5a00 	vstr	s11, [r4]
 801bfe0:	eeb0 0a66 	vmov.f32	s0, s13
 801bfe4:	e7c6      	b.n	801bf74 <__ieee754_rem_pio2f+0x10c>
 801bfe6:	eddf 5a3a 	vldr	s11, [pc, #232]	; 801c0d0 <__ieee754_rem_pio2f+0x268>
 801bfea:	eeb0 0a66 	vmov.f32	s0, s13
 801bfee:	eea6 0a25 	vfma.f32	s0, s12, s11
 801bff2:	ee76 7ac0 	vsub.f32	s15, s13, s0
 801bff6:	eddf 6a37 	vldr	s13, [pc, #220]	; 801c0d4 <__ieee754_rem_pio2f+0x26c>
 801bffa:	eee6 7a25 	vfma.f32	s15, s12, s11
 801bffe:	eed7 7a26 	vfnms.f32	s15, s14, s13
 801c002:	ee30 7a67 	vsub.f32	s14, s0, s15
 801c006:	ed84 7a00 	vstr	s14, [r4]
 801c00a:	e7b3      	b.n	801bf74 <__ieee754_rem_pio2f+0x10c>
 801c00c:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 801c010:	db06      	blt.n	801c020 <__ieee754_rem_pio2f+0x1b8>
 801c012:	ee70 7a40 	vsub.f32	s15, s0, s0
 801c016:	edc0 7a01 	vstr	s15, [r0, #4]
 801c01a:	edc0 7a00 	vstr	s15, [r0]
 801c01e:	e733      	b.n	801be88 <__ieee754_rem_pio2f+0x20>
 801c020:	15ea      	asrs	r2, r5, #23
 801c022:	3a86      	subs	r2, #134	; 0x86
 801c024:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 801c028:	ee07 3a90 	vmov	s15, r3
 801c02c:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 801c030:	eddf 6a29 	vldr	s13, [pc, #164]	; 801c0d8 <__ieee754_rem_pio2f+0x270>
 801c034:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 801c038:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801c03c:	ed8d 7a03 	vstr	s14, [sp, #12]
 801c040:	ee67 7aa6 	vmul.f32	s15, s15, s13
 801c044:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 801c048:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 801c04c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801c050:	ed8d 7a04 	vstr	s14, [sp, #16]
 801c054:	ee67 7aa6 	vmul.f32	s15, s15, s13
 801c058:	eef5 7a40 	vcmp.f32	s15, #0.0
 801c05c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c060:	edcd 7a05 	vstr	s15, [sp, #20]
 801c064:	d11e      	bne.n	801c0a4 <__ieee754_rem_pio2f+0x23c>
 801c066:	eeb5 7a40 	vcmp.f32	s14, #0.0
 801c06a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c06e:	bf14      	ite	ne
 801c070:	2302      	movne	r3, #2
 801c072:	2301      	moveq	r3, #1
 801c074:	4919      	ldr	r1, [pc, #100]	; (801c0dc <__ieee754_rem_pio2f+0x274>)
 801c076:	9101      	str	r1, [sp, #4]
 801c078:	2102      	movs	r1, #2
 801c07a:	9100      	str	r1, [sp, #0]
 801c07c:	a803      	add	r0, sp, #12
 801c07e:	4621      	mov	r1, r4
 801c080:	f000 f892 	bl	801c1a8 <__kernel_rem_pio2f>
 801c084:	2e00      	cmp	r6, #0
 801c086:	f6bf af1c 	bge.w	801bec2 <__ieee754_rem_pio2f+0x5a>
 801c08a:	edd4 7a00 	vldr	s15, [r4]
 801c08e:	eef1 7a67 	vneg.f32	s15, s15
 801c092:	edc4 7a00 	vstr	s15, [r4]
 801c096:	edd4 7a01 	vldr	s15, [r4, #4]
 801c09a:	eef1 7a67 	vneg.f32	s15, s15
 801c09e:	edc4 7a01 	vstr	s15, [r4, #4]
 801c0a2:	e779      	b.n	801bf98 <__ieee754_rem_pio2f+0x130>
 801c0a4:	2303      	movs	r3, #3
 801c0a6:	e7e5      	b.n	801c074 <__ieee754_rem_pio2f+0x20c>
 801c0a8:	3f490fd8 	.word	0x3f490fd8
 801c0ac:	4016cbe3 	.word	0x4016cbe3
 801c0b0:	3fc90f80 	.word	0x3fc90f80
 801c0b4:	3fc90fd0 	.word	0x3fc90fd0
 801c0b8:	37354443 	.word	0x37354443
 801c0bc:	37354400 	.word	0x37354400
 801c0c0:	2e85a308 	.word	0x2e85a308
 801c0c4:	43490f80 	.word	0x43490f80
 801c0c8:	3f22f984 	.word	0x3f22f984
 801c0cc:	0801d214 	.word	0x0801d214
 801c0d0:	2e85a300 	.word	0x2e85a300
 801c0d4:	248d3132 	.word	0x248d3132
 801c0d8:	43800000 	.word	0x43800000
 801c0dc:	0801d294 	.word	0x0801d294

0801c0e0 <__ieee754_sqrtf>:
 801c0e0:	eeb1 0ac0 	vsqrt.f32	s0, s0
 801c0e4:	4770      	bx	lr
	...

0801c0e8 <__kernel_cosf>:
 801c0e8:	ee10 3a10 	vmov	r3, s0
 801c0ec:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801c0f0:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 801c0f4:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 801c0f8:	da05      	bge.n	801c106 <__kernel_cosf+0x1e>
 801c0fa:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 801c0fe:	ee17 2a90 	vmov	r2, s15
 801c102:	2a00      	cmp	r2, #0
 801c104:	d03d      	beq.n	801c182 <__kernel_cosf+0x9a>
 801c106:	ee60 5a00 	vmul.f32	s11, s0, s0
 801c10a:	eddf 7a1f 	vldr	s15, [pc, #124]	; 801c188 <__kernel_cosf+0xa0>
 801c10e:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 801c18c <__kernel_cosf+0xa4>
 801c112:	eddf 6a1f 	vldr	s13, [pc, #124]	; 801c190 <__kernel_cosf+0xa8>
 801c116:	4a1f      	ldr	r2, [pc, #124]	; (801c194 <__kernel_cosf+0xac>)
 801c118:	eea5 7aa7 	vfma.f32	s14, s11, s15
 801c11c:	4293      	cmp	r3, r2
 801c11e:	eddf 7a1e 	vldr	s15, [pc, #120]	; 801c198 <__kernel_cosf+0xb0>
 801c122:	eee7 7a25 	vfma.f32	s15, s14, s11
 801c126:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 801c19c <__kernel_cosf+0xb4>
 801c12a:	eea7 7aa5 	vfma.f32	s14, s15, s11
 801c12e:	eddf 7a1c 	vldr	s15, [pc, #112]	; 801c1a0 <__kernel_cosf+0xb8>
 801c132:	eee7 7a25 	vfma.f32	s15, s14, s11
 801c136:	eeb0 7a66 	vmov.f32	s14, s13
 801c13a:	eea7 7aa5 	vfma.f32	s14, s15, s11
 801c13e:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 801c142:	ee65 7aa6 	vmul.f32	s15, s11, s13
 801c146:	ee67 6a25 	vmul.f32	s13, s14, s11
 801c14a:	ee20 7ac0 	vnmul.f32	s14, s1, s0
 801c14e:	eea5 7aa6 	vfma.f32	s14, s11, s13
 801c152:	dc04      	bgt.n	801c15e <__kernel_cosf+0x76>
 801c154:	ee37 7ac7 	vsub.f32	s14, s15, s14
 801c158:	ee36 0a47 	vsub.f32	s0, s12, s14
 801c15c:	4770      	bx	lr
 801c15e:	4a11      	ldr	r2, [pc, #68]	; (801c1a4 <__kernel_cosf+0xbc>)
 801c160:	4293      	cmp	r3, r2
 801c162:	bfda      	itte	le
 801c164:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 801c168:	ee06 3a90 	vmovle	s13, r3
 801c16c:	eef5 6a02 	vmovgt.f32	s13, #82	; 0x3e900000  0.2812500
 801c170:	ee77 7ae6 	vsub.f32	s15, s15, s13
 801c174:	ee36 0a66 	vsub.f32	s0, s12, s13
 801c178:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801c17c:	ee30 0a67 	vsub.f32	s0, s0, s15
 801c180:	4770      	bx	lr
 801c182:	eeb0 0a46 	vmov.f32	s0, s12
 801c186:	4770      	bx	lr
 801c188:	ad47d74e 	.word	0xad47d74e
 801c18c:	310f74f6 	.word	0x310f74f6
 801c190:	3d2aaaab 	.word	0x3d2aaaab
 801c194:	3e999999 	.word	0x3e999999
 801c198:	b493f27c 	.word	0xb493f27c
 801c19c:	37d00d01 	.word	0x37d00d01
 801c1a0:	bab60b61 	.word	0xbab60b61
 801c1a4:	3f480000 	.word	0x3f480000

0801c1a8 <__kernel_rem_pio2f>:
 801c1a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c1ac:	ed2d 8b04 	vpush	{d8-d9}
 801c1b0:	b0d7      	sub	sp, #348	; 0x15c
 801c1b2:	4616      	mov	r6, r2
 801c1b4:	4698      	mov	r8, r3
 801c1b6:	9a64      	ldr	r2, [sp, #400]	; 0x190
 801c1b8:	4bbb      	ldr	r3, [pc, #748]	; (801c4a8 <__kernel_rem_pio2f+0x300>)
 801c1ba:	9001      	str	r0, [sp, #4]
 801c1bc:	f853 7022 	ldr.w	r7, [r3, r2, lsl #2]
 801c1c0:	1d33      	adds	r3, r6, #4
 801c1c2:	460d      	mov	r5, r1
 801c1c4:	f108 39ff 	add.w	r9, r8, #4294967295
 801c1c8:	db29      	blt.n	801c21e <__kernel_rem_pio2f+0x76>
 801c1ca:	1ef1      	subs	r1, r6, #3
 801c1cc:	bf48      	it	mi
 801c1ce:	1d31      	addmi	r1, r6, #4
 801c1d0:	10c9      	asrs	r1, r1, #3
 801c1d2:	1c4c      	adds	r4, r1, #1
 801c1d4:	00e3      	lsls	r3, r4, #3
 801c1d6:	9302      	str	r3, [sp, #8]
 801c1d8:	9b65      	ldr	r3, [sp, #404]	; 0x194
 801c1da:	ed9f 7ab7 	vldr	s14, [pc, #732]	; 801c4b8 <__kernel_rem_pio2f+0x310>
 801c1de:	eba1 0009 	sub.w	r0, r1, r9
 801c1e2:	eb03 0e80 	add.w	lr, r3, r0, lsl #2
 801c1e6:	eba6 04c4 	sub.w	r4, r6, r4, lsl #3
 801c1ea:	eb07 0c09 	add.w	ip, r7, r9
 801c1ee:	f10d 0a68 	add.w	sl, sp, #104	; 0x68
 801c1f2:	2300      	movs	r3, #0
 801c1f4:	4563      	cmp	r3, ip
 801c1f6:	dd14      	ble.n	801c222 <__kernel_rem_pio2f+0x7a>
 801c1f8:	ab1a      	add	r3, sp, #104	; 0x68
 801c1fa:	eb03 0388 	add.w	r3, r3, r8, lsl #2
 801c1fe:	46cc      	mov	ip, r9
 801c200:	f50d 7a84 	add.w	sl, sp, #264	; 0x108
 801c204:	f1c8 0b01 	rsb	fp, r8, #1
 801c208:	eb0b 020c 	add.w	r2, fp, ip
 801c20c:	4297      	cmp	r7, r2
 801c20e:	db27      	blt.n	801c260 <__kernel_rem_pio2f+0xb8>
 801c210:	f8dd e004 	ldr.w	lr, [sp, #4]
 801c214:	eddf 7aa8 	vldr	s15, [pc, #672]	; 801c4b8 <__kernel_rem_pio2f+0x310>
 801c218:	4618      	mov	r0, r3
 801c21a:	2200      	movs	r2, #0
 801c21c:	e016      	b.n	801c24c <__kernel_rem_pio2f+0xa4>
 801c21e:	2100      	movs	r1, #0
 801c220:	e7d7      	b.n	801c1d2 <__kernel_rem_pio2f+0x2a>
 801c222:	42d8      	cmn	r0, r3
 801c224:	bf5d      	ittte	pl
 801c226:	f85e 2023 	ldrpl.w	r2, [lr, r3, lsl #2]
 801c22a:	ee07 2a90 	vmovpl	s15, r2
 801c22e:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 801c232:	eef0 7a47 	vmovmi.f32	s15, s14
 801c236:	ecea 7a01 	vstmia	sl!, {s15}
 801c23a:	3301      	adds	r3, #1
 801c23c:	e7da      	b.n	801c1f4 <__kernel_rem_pio2f+0x4c>
 801c23e:	ecfe 6a01 	vldmia	lr!, {s13}
 801c242:	ed90 7a00 	vldr	s14, [r0]
 801c246:	eee6 7a87 	vfma.f32	s15, s13, s14
 801c24a:	3201      	adds	r2, #1
 801c24c:	454a      	cmp	r2, r9
 801c24e:	f1a0 0004 	sub.w	r0, r0, #4
 801c252:	ddf4      	ble.n	801c23e <__kernel_rem_pio2f+0x96>
 801c254:	ecea 7a01 	vstmia	sl!, {s15}
 801c258:	3304      	adds	r3, #4
 801c25a:	f10c 0c01 	add.w	ip, ip, #1
 801c25e:	e7d3      	b.n	801c208 <__kernel_rem_pio2f+0x60>
 801c260:	ab06      	add	r3, sp, #24
 801c262:	eb03 0387 	add.w	r3, r3, r7, lsl #2
 801c266:	9304      	str	r3, [sp, #16]
 801c268:	9b65      	ldr	r3, [sp, #404]	; 0x194
 801c26a:	eddf 8a92 	vldr	s17, [pc, #584]	; 801c4b4 <__kernel_rem_pio2f+0x30c>
 801c26e:	ed9f 9a90 	vldr	s18, [pc, #576]	; 801c4b0 <__kernel_rem_pio2f+0x308>
 801c272:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 801c276:	9303      	str	r3, [sp, #12]
 801c278:	46ba      	mov	sl, r7
 801c27a:	ab56      	add	r3, sp, #344	; 0x158
 801c27c:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 801c280:	ed13 0a14 	vldr	s0, [r3, #-80]	; 0xffffffb0
 801c284:	ab06      	add	r3, sp, #24
 801c286:	4618      	mov	r0, r3
 801c288:	4652      	mov	r2, sl
 801c28a:	2a00      	cmp	r2, #0
 801c28c:	dc51      	bgt.n	801c332 <__kernel_rem_pio2f+0x18a>
 801c28e:	4620      	mov	r0, r4
 801c290:	9305      	str	r3, [sp, #20]
 801c292:	f000 fb13 	bl	801c8bc <scalbnf>
 801c296:	eeb0 8a40 	vmov.f32	s16, s0
 801c29a:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 801c29e:	ee28 0a00 	vmul.f32	s0, s16, s0
 801c2a2:	f000 fa67 	bl	801c774 <floorf>
 801c2a6:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 801c2aa:	eea0 8a67 	vfms.f32	s16, s0, s15
 801c2ae:	2c00      	cmp	r4, #0
 801c2b0:	9b05      	ldr	r3, [sp, #20]
 801c2b2:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 801c2b6:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 801c2ba:	edcd 7a00 	vstr	s15, [sp]
 801c2be:	ee38 8a40 	vsub.f32	s16, s16, s0
 801c2c2:	dd4b      	ble.n	801c35c <__kernel_rem_pio2f+0x1b4>
 801c2c4:	f10a 3cff 	add.w	ip, sl, #4294967295
 801c2c8:	aa06      	add	r2, sp, #24
 801c2ca:	f1c4 0e08 	rsb	lr, r4, #8
 801c2ce:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 801c2d2:	ee17 1a90 	vmov	r1, s15
 801c2d6:	fa42 f00e 	asr.w	r0, r2, lr
 801c2da:	4401      	add	r1, r0
 801c2dc:	9100      	str	r1, [sp, #0]
 801c2de:	fa00 f00e 	lsl.w	r0, r0, lr
 801c2e2:	a906      	add	r1, sp, #24
 801c2e4:	1a12      	subs	r2, r2, r0
 801c2e6:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 801c2ea:	f1c4 0007 	rsb	r0, r4, #7
 801c2ee:	fa42 fb00 	asr.w	fp, r2, r0
 801c2f2:	f1bb 0f00 	cmp.w	fp, #0
 801c2f6:	dd43      	ble.n	801c380 <__kernel_rem_pio2f+0x1d8>
 801c2f8:	9a00      	ldr	r2, [sp, #0]
 801c2fa:	f04f 0e00 	mov.w	lr, #0
 801c2fe:	3201      	adds	r2, #1
 801c300:	9200      	str	r2, [sp, #0]
 801c302:	4670      	mov	r0, lr
 801c304:	45f2      	cmp	sl, lr
 801c306:	dc6c      	bgt.n	801c3e2 <__kernel_rem_pio2f+0x23a>
 801c308:	2c00      	cmp	r4, #0
 801c30a:	dd04      	ble.n	801c316 <__kernel_rem_pio2f+0x16e>
 801c30c:	2c01      	cmp	r4, #1
 801c30e:	d079      	beq.n	801c404 <__kernel_rem_pio2f+0x25c>
 801c310:	2c02      	cmp	r4, #2
 801c312:	f000 8082 	beq.w	801c41a <__kernel_rem_pio2f+0x272>
 801c316:	f1bb 0f02 	cmp.w	fp, #2
 801c31a:	d131      	bne.n	801c380 <__kernel_rem_pio2f+0x1d8>
 801c31c:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 801c320:	ee30 8a48 	vsub.f32	s16, s0, s16
 801c324:	b360      	cbz	r0, 801c380 <__kernel_rem_pio2f+0x1d8>
 801c326:	4620      	mov	r0, r4
 801c328:	f000 fac8 	bl	801c8bc <scalbnf>
 801c32c:	ee38 8a40 	vsub.f32	s16, s16, s0
 801c330:	e026      	b.n	801c380 <__kernel_rem_pio2f+0x1d8>
 801c332:	ee60 7a28 	vmul.f32	s15, s0, s17
 801c336:	3a01      	subs	r2, #1
 801c338:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801c33c:	a942      	add	r1, sp, #264	; 0x108
 801c33e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801c342:	eb01 0c82 	add.w	ip, r1, r2, lsl #2
 801c346:	eea7 0ac9 	vfms.f32	s0, s15, s18
 801c34a:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 801c34e:	eca0 0a01 	vstmia	r0!, {s0}
 801c352:	ed9c 0a00 	vldr	s0, [ip]
 801c356:	ee37 0a80 	vadd.f32	s0, s15, s0
 801c35a:	e796      	b.n	801c28a <__kernel_rem_pio2f+0xe2>
 801c35c:	d107      	bne.n	801c36e <__kernel_rem_pio2f+0x1c6>
 801c35e:	f10a 32ff 	add.w	r2, sl, #4294967295
 801c362:	a906      	add	r1, sp, #24
 801c364:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 801c368:	ea4f 2b22 	mov.w	fp, r2, asr #8
 801c36c:	e7c1      	b.n	801c2f2 <__kernel_rem_pio2f+0x14a>
 801c36e:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 801c372:	eeb4 8ae7 	vcmpe.f32	s16, s15
 801c376:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c37a:	da2f      	bge.n	801c3dc <__kernel_rem_pio2f+0x234>
 801c37c:	f04f 0b00 	mov.w	fp, #0
 801c380:	eeb5 8a40 	vcmp.f32	s16, #0.0
 801c384:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c388:	f040 8098 	bne.w	801c4bc <__kernel_rem_pio2f+0x314>
 801c38c:	f10a 33ff 	add.w	r3, sl, #4294967295
 801c390:	469c      	mov	ip, r3
 801c392:	2200      	movs	r2, #0
 801c394:	45bc      	cmp	ip, r7
 801c396:	da48      	bge.n	801c42a <__kernel_rem_pio2f+0x282>
 801c398:	2a00      	cmp	r2, #0
 801c39a:	d05f      	beq.n	801c45c <__kernel_rem_pio2f+0x2b4>
 801c39c:	aa06      	add	r2, sp, #24
 801c39e:	3c08      	subs	r4, #8
 801c3a0:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 801c3a4:	2900      	cmp	r1, #0
 801c3a6:	d07d      	beq.n	801c4a4 <__kernel_rem_pio2f+0x2fc>
 801c3a8:	4620      	mov	r0, r4
 801c3aa:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 801c3ae:	9301      	str	r3, [sp, #4]
 801c3b0:	f000 fa84 	bl	801c8bc <scalbnf>
 801c3b4:	9b01      	ldr	r3, [sp, #4]
 801c3b6:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 801c4b4 <__kernel_rem_pio2f+0x30c>
 801c3ba:	4619      	mov	r1, r3
 801c3bc:	2900      	cmp	r1, #0
 801c3be:	f280 80af 	bge.w	801c520 <__kernel_rem_pio2f+0x378>
 801c3c2:	4618      	mov	r0, r3
 801c3c4:	2400      	movs	r4, #0
 801c3c6:	2800      	cmp	r0, #0
 801c3c8:	f2c0 80d0 	blt.w	801c56c <__kernel_rem_pio2f+0x3c4>
 801c3cc:	a942      	add	r1, sp, #264	; 0x108
 801c3ce:	eb01 0680 	add.w	r6, r1, r0, lsl #2
 801c3d2:	4a36      	ldr	r2, [pc, #216]	; (801c4ac <__kernel_rem_pio2f+0x304>)
 801c3d4:	eddf 7a38 	vldr	s15, [pc, #224]	; 801c4b8 <__kernel_rem_pio2f+0x310>
 801c3d8:	2100      	movs	r1, #0
 801c3da:	e0bb      	b.n	801c554 <__kernel_rem_pio2f+0x3ac>
 801c3dc:	f04f 0b02 	mov.w	fp, #2
 801c3e0:	e78a      	b.n	801c2f8 <__kernel_rem_pio2f+0x150>
 801c3e2:	681a      	ldr	r2, [r3, #0]
 801c3e4:	b948      	cbnz	r0, 801c3fa <__kernel_rem_pio2f+0x252>
 801c3e6:	b11a      	cbz	r2, 801c3f0 <__kernel_rem_pio2f+0x248>
 801c3e8:	f5c2 7280 	rsb	r2, r2, #256	; 0x100
 801c3ec:	601a      	str	r2, [r3, #0]
 801c3ee:	2201      	movs	r2, #1
 801c3f0:	f10e 0e01 	add.w	lr, lr, #1
 801c3f4:	3304      	adds	r3, #4
 801c3f6:	4610      	mov	r0, r2
 801c3f8:	e784      	b.n	801c304 <__kernel_rem_pio2f+0x15c>
 801c3fa:	f1c2 02ff 	rsb	r2, r2, #255	; 0xff
 801c3fe:	601a      	str	r2, [r3, #0]
 801c400:	4602      	mov	r2, r0
 801c402:	e7f5      	b.n	801c3f0 <__kernel_rem_pio2f+0x248>
 801c404:	f10a 3cff 	add.w	ip, sl, #4294967295
 801c408:	ab06      	add	r3, sp, #24
 801c40a:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 801c40e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801c412:	aa06      	add	r2, sp, #24
 801c414:	f842 302c 	str.w	r3, [r2, ip, lsl #2]
 801c418:	e77d      	b.n	801c316 <__kernel_rem_pio2f+0x16e>
 801c41a:	f10a 3cff 	add.w	ip, sl, #4294967295
 801c41e:	ab06      	add	r3, sp, #24
 801c420:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 801c424:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801c428:	e7f3      	b.n	801c412 <__kernel_rem_pio2f+0x26a>
 801c42a:	a906      	add	r1, sp, #24
 801c42c:	f851 002c 	ldr.w	r0, [r1, ip, lsl #2]
 801c430:	f10c 3cff 	add.w	ip, ip, #4294967295
 801c434:	4302      	orrs	r2, r0
 801c436:	e7ad      	b.n	801c394 <__kernel_rem_pio2f+0x1ec>
 801c438:	3001      	adds	r0, #1
 801c43a:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 801c43e:	2a00      	cmp	r2, #0
 801c440:	d0fa      	beq.n	801c438 <__kernel_rem_pio2f+0x290>
 801c442:	a91a      	add	r1, sp, #104	; 0x68
 801c444:	eb0a 0208 	add.w	r2, sl, r8
 801c448:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 801c44c:	f10a 0301 	add.w	r3, sl, #1
 801c450:	eb0a 0100 	add.w	r1, sl, r0
 801c454:	4299      	cmp	r1, r3
 801c456:	da04      	bge.n	801c462 <__kernel_rem_pio2f+0x2ba>
 801c458:	468a      	mov	sl, r1
 801c45a:	e70e      	b.n	801c27a <__kernel_rem_pio2f+0xd2>
 801c45c:	9b04      	ldr	r3, [sp, #16]
 801c45e:	2001      	movs	r0, #1
 801c460:	e7eb      	b.n	801c43a <__kernel_rem_pio2f+0x292>
 801c462:	9803      	ldr	r0, [sp, #12]
 801c464:	f8dd c004 	ldr.w	ip, [sp, #4]
 801c468:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 801c46c:	9000      	str	r0, [sp, #0]
 801c46e:	ee07 0a90 	vmov	s15, r0
 801c472:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801c476:	2000      	movs	r0, #0
 801c478:	ece2 7a01 	vstmia	r2!, {s15}
 801c47c:	eddf 7a0e 	vldr	s15, [pc, #56]	; 801c4b8 <__kernel_rem_pio2f+0x310>
 801c480:	4696      	mov	lr, r2
 801c482:	4548      	cmp	r0, r9
 801c484:	dd06      	ble.n	801c494 <__kernel_rem_pio2f+0x2ec>
 801c486:	a842      	add	r0, sp, #264	; 0x108
 801c488:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 801c48c:	edc0 7a00 	vstr	s15, [r0]
 801c490:	3301      	adds	r3, #1
 801c492:	e7df      	b.n	801c454 <__kernel_rem_pio2f+0x2ac>
 801c494:	ecfc 6a01 	vldmia	ip!, {s13}
 801c498:	ed3e 7a01 	vldmdb	lr!, {s14}
 801c49c:	3001      	adds	r0, #1
 801c49e:	eee6 7a87 	vfma.f32	s15, s13, s14
 801c4a2:	e7ee      	b.n	801c482 <__kernel_rem_pio2f+0x2da>
 801c4a4:	3b01      	subs	r3, #1
 801c4a6:	e779      	b.n	801c39c <__kernel_rem_pio2f+0x1f4>
 801c4a8:	0801d5d8 	.word	0x0801d5d8
 801c4ac:	0801d5ac 	.word	0x0801d5ac
 801c4b0:	43800000 	.word	0x43800000
 801c4b4:	3b800000 	.word	0x3b800000
 801c4b8:	00000000 	.word	0x00000000
 801c4bc:	9b02      	ldr	r3, [sp, #8]
 801c4be:	eeb0 0a48 	vmov.f32	s0, s16
 801c4c2:	1b98      	subs	r0, r3, r6
 801c4c4:	f000 f9fa 	bl	801c8bc <scalbnf>
 801c4c8:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 801c4b0 <__kernel_rem_pio2f+0x308>
 801c4cc:	eeb4 0ac7 	vcmpe.f32	s0, s14
 801c4d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c4d4:	db1b      	blt.n	801c50e <__kernel_rem_pio2f+0x366>
 801c4d6:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 801c4b4 <__kernel_rem_pio2f+0x30c>
 801c4da:	ee60 7a27 	vmul.f32	s15, s0, s15
 801c4de:	aa06      	add	r2, sp, #24
 801c4e0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801c4e4:	a906      	add	r1, sp, #24
 801c4e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801c4ea:	3408      	adds	r4, #8
 801c4ec:	eea7 0ac7 	vfms.f32	s0, s15, s14
 801c4f0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801c4f4:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 801c4f8:	ee10 3a10 	vmov	r3, s0
 801c4fc:	f842 302a 	str.w	r3, [r2, sl, lsl #2]
 801c500:	ee17 2a90 	vmov	r2, s15
 801c504:	f10a 0301 	add.w	r3, sl, #1
 801c508:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 801c50c:	e74c      	b.n	801c3a8 <__kernel_rem_pio2f+0x200>
 801c50e:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 801c512:	aa06      	add	r2, sp, #24
 801c514:	ee10 3a10 	vmov	r3, s0
 801c518:	f842 302a 	str.w	r3, [r2, sl, lsl #2]
 801c51c:	4653      	mov	r3, sl
 801c51e:	e743      	b.n	801c3a8 <__kernel_rem_pio2f+0x200>
 801c520:	aa42      	add	r2, sp, #264	; 0x108
 801c522:	eb02 0081 	add.w	r0, r2, r1, lsl #2
 801c526:	aa06      	add	r2, sp, #24
 801c528:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 801c52c:	9201      	str	r2, [sp, #4]
 801c52e:	ee07 2a90 	vmov	s15, r2
 801c532:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801c536:	3901      	subs	r1, #1
 801c538:	ee67 7a80 	vmul.f32	s15, s15, s0
 801c53c:	ee20 0a07 	vmul.f32	s0, s0, s14
 801c540:	edc0 7a00 	vstr	s15, [r0]
 801c544:	e73a      	b.n	801c3bc <__kernel_rem_pio2f+0x214>
 801c546:	ecf2 6a01 	vldmia	r2!, {s13}
 801c54a:	ecb6 7a01 	vldmia	r6!, {s14}
 801c54e:	eee6 7a87 	vfma.f32	s15, s13, s14
 801c552:	3101      	adds	r1, #1
 801c554:	42b9      	cmp	r1, r7
 801c556:	dc01      	bgt.n	801c55c <__kernel_rem_pio2f+0x3b4>
 801c558:	428c      	cmp	r4, r1
 801c55a:	daf4      	bge.n	801c546 <__kernel_rem_pio2f+0x39e>
 801c55c:	aa56      	add	r2, sp, #344	; 0x158
 801c55e:	eb02 0184 	add.w	r1, r2, r4, lsl #2
 801c562:	ed41 7a28 	vstr	s15, [r1, #-160]	; 0xffffff60
 801c566:	3801      	subs	r0, #1
 801c568:	3401      	adds	r4, #1
 801c56a:	e72c      	b.n	801c3c6 <__kernel_rem_pio2f+0x21e>
 801c56c:	9a64      	ldr	r2, [sp, #400]	; 0x190
 801c56e:	2a02      	cmp	r2, #2
 801c570:	dc0a      	bgt.n	801c588 <__kernel_rem_pio2f+0x3e0>
 801c572:	2a00      	cmp	r2, #0
 801c574:	dc61      	bgt.n	801c63a <__kernel_rem_pio2f+0x492>
 801c576:	d03c      	beq.n	801c5f2 <__kernel_rem_pio2f+0x44a>
 801c578:	9b00      	ldr	r3, [sp, #0]
 801c57a:	f003 0007 	and.w	r0, r3, #7
 801c57e:	b057      	add	sp, #348	; 0x15c
 801c580:	ecbd 8b04 	vpop	{d8-d9}
 801c584:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c588:	9a64      	ldr	r2, [sp, #400]	; 0x190
 801c58a:	2a03      	cmp	r2, #3
 801c58c:	d1f4      	bne.n	801c578 <__kernel_rem_pio2f+0x3d0>
 801c58e:	aa2e      	add	r2, sp, #184	; 0xb8
 801c590:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 801c594:	4608      	mov	r0, r1
 801c596:	461c      	mov	r4, r3
 801c598:	2c00      	cmp	r4, #0
 801c59a:	f1a0 0004 	sub.w	r0, r0, #4
 801c59e:	dc59      	bgt.n	801c654 <__kernel_rem_pio2f+0x4ac>
 801c5a0:	4618      	mov	r0, r3
 801c5a2:	2801      	cmp	r0, #1
 801c5a4:	f1a1 0104 	sub.w	r1, r1, #4
 801c5a8:	dc64      	bgt.n	801c674 <__kernel_rem_pio2f+0x4cc>
 801c5aa:	ed5f 7a3d 	vldr	s15, [pc, #-244]	; 801c4b8 <__kernel_rem_pio2f+0x310>
 801c5ae:	2b01      	cmp	r3, #1
 801c5b0:	dc70      	bgt.n	801c694 <__kernel_rem_pio2f+0x4ec>
 801c5b2:	eddd 6a2e 	vldr	s13, [sp, #184]	; 0xb8
 801c5b6:	ed9d 7a2f 	vldr	s14, [sp, #188]	; 0xbc
 801c5ba:	f1bb 0f00 	cmp.w	fp, #0
 801c5be:	d172      	bne.n	801c6a6 <__kernel_rem_pio2f+0x4fe>
 801c5c0:	edc5 6a00 	vstr	s13, [r5]
 801c5c4:	ed85 7a01 	vstr	s14, [r5, #4]
 801c5c8:	edc5 7a02 	vstr	s15, [r5, #8]
 801c5cc:	e7d4      	b.n	801c578 <__kernel_rem_pio2f+0x3d0>
 801c5ce:	aa2e      	add	r2, sp, #184	; 0xb8
 801c5d0:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 801c5d4:	ed91 7a00 	vldr	s14, [r1]
 801c5d8:	ee77 7a87 	vadd.f32	s15, s15, s14
 801c5dc:	3b01      	subs	r3, #1
 801c5de:	2b00      	cmp	r3, #0
 801c5e0:	daf5      	bge.n	801c5ce <__kernel_rem_pio2f+0x426>
 801c5e2:	f1bb 0f00 	cmp.w	fp, #0
 801c5e6:	d001      	beq.n	801c5ec <__kernel_rem_pio2f+0x444>
 801c5e8:	eef1 7a67 	vneg.f32	s15, s15
 801c5ec:	edc5 7a00 	vstr	s15, [r5]
 801c5f0:	e7c2      	b.n	801c578 <__kernel_rem_pio2f+0x3d0>
 801c5f2:	ed5f 7a4f 	vldr	s15, [pc, #-316]	; 801c4b8 <__kernel_rem_pio2f+0x310>
 801c5f6:	e7f2      	b.n	801c5de <__kernel_rem_pio2f+0x436>
 801c5f8:	aa2e      	add	r2, sp, #184	; 0xb8
 801c5fa:	eb02 0081 	add.w	r0, r2, r1, lsl #2
 801c5fe:	edd0 7a00 	vldr	s15, [r0]
 801c602:	ee37 7a27 	vadd.f32	s14, s14, s15
 801c606:	3901      	subs	r1, #1
 801c608:	2900      	cmp	r1, #0
 801c60a:	daf5      	bge.n	801c5f8 <__kernel_rem_pio2f+0x450>
 801c60c:	f1bb 0f00 	cmp.w	fp, #0
 801c610:	d017      	beq.n	801c642 <__kernel_rem_pio2f+0x49a>
 801c612:	eef1 7a47 	vneg.f32	s15, s14
 801c616:	edc5 7a00 	vstr	s15, [r5]
 801c61a:	eddd 7a2e 	vldr	s15, [sp, #184]	; 0xb8
 801c61e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801c622:	a82f      	add	r0, sp, #188	; 0xbc
 801c624:	2101      	movs	r1, #1
 801c626:	428b      	cmp	r3, r1
 801c628:	da0e      	bge.n	801c648 <__kernel_rem_pio2f+0x4a0>
 801c62a:	f1bb 0f00 	cmp.w	fp, #0
 801c62e:	d001      	beq.n	801c634 <__kernel_rem_pio2f+0x48c>
 801c630:	eef1 7a67 	vneg.f32	s15, s15
 801c634:	edc5 7a01 	vstr	s15, [r5, #4]
 801c638:	e79e      	b.n	801c578 <__kernel_rem_pio2f+0x3d0>
 801c63a:	ed1f 7a61 	vldr	s14, [pc, #-388]	; 801c4b8 <__kernel_rem_pio2f+0x310>
 801c63e:	4619      	mov	r1, r3
 801c640:	e7e2      	b.n	801c608 <__kernel_rem_pio2f+0x460>
 801c642:	eef0 7a47 	vmov.f32	s15, s14
 801c646:	e7e6      	b.n	801c616 <__kernel_rem_pio2f+0x46e>
 801c648:	ecb0 7a01 	vldmia	r0!, {s14}
 801c64c:	3101      	adds	r1, #1
 801c64e:	ee77 7a87 	vadd.f32	s15, s15, s14
 801c652:	e7e8      	b.n	801c626 <__kernel_rem_pio2f+0x47e>
 801c654:	edd0 7a00 	vldr	s15, [r0]
 801c658:	edd0 6a01 	vldr	s13, [r0, #4]
 801c65c:	ee37 7aa6 	vadd.f32	s14, s15, s13
 801c660:	3c01      	subs	r4, #1
 801c662:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801c666:	ed80 7a00 	vstr	s14, [r0]
 801c66a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801c66e:	edc0 7a01 	vstr	s15, [r0, #4]
 801c672:	e791      	b.n	801c598 <__kernel_rem_pio2f+0x3f0>
 801c674:	edd1 7a00 	vldr	s15, [r1]
 801c678:	edd1 6a01 	vldr	s13, [r1, #4]
 801c67c:	ee37 7aa6 	vadd.f32	s14, s15, s13
 801c680:	3801      	subs	r0, #1
 801c682:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801c686:	ed81 7a00 	vstr	s14, [r1]
 801c68a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801c68e:	edc1 7a01 	vstr	s15, [r1, #4]
 801c692:	e786      	b.n	801c5a2 <__kernel_rem_pio2f+0x3fa>
 801c694:	aa2e      	add	r2, sp, #184	; 0xb8
 801c696:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 801c69a:	ed91 7a00 	vldr	s14, [r1]
 801c69e:	3b01      	subs	r3, #1
 801c6a0:	ee77 7a87 	vadd.f32	s15, s15, s14
 801c6a4:	e783      	b.n	801c5ae <__kernel_rem_pio2f+0x406>
 801c6a6:	eef1 6a66 	vneg.f32	s13, s13
 801c6aa:	eeb1 7a47 	vneg.f32	s14, s14
 801c6ae:	edc5 6a00 	vstr	s13, [r5]
 801c6b2:	ed85 7a01 	vstr	s14, [r5, #4]
 801c6b6:	eef1 7a67 	vneg.f32	s15, s15
 801c6ba:	e785      	b.n	801c5c8 <__kernel_rem_pio2f+0x420>

0801c6bc <__kernel_sinf>:
 801c6bc:	ee10 3a10 	vmov	r3, s0
 801c6c0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801c6c4:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 801c6c8:	da04      	bge.n	801c6d4 <__kernel_sinf+0x18>
 801c6ca:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 801c6ce:	ee17 3a90 	vmov	r3, s15
 801c6d2:	b35b      	cbz	r3, 801c72c <__kernel_sinf+0x70>
 801c6d4:	ee20 7a00 	vmul.f32	s14, s0, s0
 801c6d8:	eddf 7a15 	vldr	s15, [pc, #84]	; 801c730 <__kernel_sinf+0x74>
 801c6dc:	ed9f 6a15 	vldr	s12, [pc, #84]	; 801c734 <__kernel_sinf+0x78>
 801c6e0:	eea7 6a27 	vfma.f32	s12, s14, s15
 801c6e4:	eddf 7a14 	vldr	s15, [pc, #80]	; 801c738 <__kernel_sinf+0x7c>
 801c6e8:	eee6 7a07 	vfma.f32	s15, s12, s14
 801c6ec:	ed9f 6a13 	vldr	s12, [pc, #76]	; 801c73c <__kernel_sinf+0x80>
 801c6f0:	eea7 6a87 	vfma.f32	s12, s15, s14
 801c6f4:	eddf 7a12 	vldr	s15, [pc, #72]	; 801c740 <__kernel_sinf+0x84>
 801c6f8:	ee60 6a07 	vmul.f32	s13, s0, s14
 801c6fc:	eee6 7a07 	vfma.f32	s15, s12, s14
 801c700:	b930      	cbnz	r0, 801c710 <__kernel_sinf+0x54>
 801c702:	ed9f 6a10 	vldr	s12, [pc, #64]	; 801c744 <__kernel_sinf+0x88>
 801c706:	eea7 6a27 	vfma.f32	s12, s14, s15
 801c70a:	eea6 0a26 	vfma.f32	s0, s12, s13
 801c70e:	4770      	bx	lr
 801c710:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 801c714:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 801c718:	eee0 7a86 	vfma.f32	s15, s1, s12
 801c71c:	eed7 0a87 	vfnms.f32	s1, s15, s14
 801c720:	eddf 7a09 	vldr	s15, [pc, #36]	; 801c748 <__kernel_sinf+0x8c>
 801c724:	eee6 0aa7 	vfma.f32	s1, s13, s15
 801c728:	ee30 0a60 	vsub.f32	s0, s0, s1
 801c72c:	4770      	bx	lr
 801c72e:	bf00      	nop
 801c730:	2f2ec9d3 	.word	0x2f2ec9d3
 801c734:	b2d72f34 	.word	0xb2d72f34
 801c738:	3638ef1b 	.word	0x3638ef1b
 801c73c:	b9500d01 	.word	0xb9500d01
 801c740:	3c088889 	.word	0x3c088889
 801c744:	be2aaaab 	.word	0xbe2aaaab
 801c748:	3e2aaaab 	.word	0x3e2aaaab

0801c74c <fabsf>:
 801c74c:	ee10 3a10 	vmov	r3, s0
 801c750:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801c754:	ee00 3a10 	vmov	s0, r3
 801c758:	4770      	bx	lr

0801c75a <finitef>:
 801c75a:	b082      	sub	sp, #8
 801c75c:	ed8d 0a01 	vstr	s0, [sp, #4]
 801c760:	9801      	ldr	r0, [sp, #4]
 801c762:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 801c766:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 801c76a:	bfac      	ite	ge
 801c76c:	2000      	movge	r0, #0
 801c76e:	2001      	movlt	r0, #1
 801c770:	b002      	add	sp, #8
 801c772:	4770      	bx	lr

0801c774 <floorf>:
 801c774:	ee10 3a10 	vmov	r3, s0
 801c778:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 801c77c:	3a7f      	subs	r2, #127	; 0x7f
 801c77e:	2a16      	cmp	r2, #22
 801c780:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 801c784:	dc2a      	bgt.n	801c7dc <floorf+0x68>
 801c786:	2a00      	cmp	r2, #0
 801c788:	da11      	bge.n	801c7ae <floorf+0x3a>
 801c78a:	eddf 7a18 	vldr	s15, [pc, #96]	; 801c7ec <floorf+0x78>
 801c78e:	ee30 0a27 	vadd.f32	s0, s0, s15
 801c792:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 801c796:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c79a:	dd05      	ble.n	801c7a8 <floorf+0x34>
 801c79c:	2b00      	cmp	r3, #0
 801c79e:	da23      	bge.n	801c7e8 <floorf+0x74>
 801c7a0:	4a13      	ldr	r2, [pc, #76]	; (801c7f0 <floorf+0x7c>)
 801c7a2:	2900      	cmp	r1, #0
 801c7a4:	bf18      	it	ne
 801c7a6:	4613      	movne	r3, r2
 801c7a8:	ee00 3a10 	vmov	s0, r3
 801c7ac:	4770      	bx	lr
 801c7ae:	4911      	ldr	r1, [pc, #68]	; (801c7f4 <floorf+0x80>)
 801c7b0:	4111      	asrs	r1, r2
 801c7b2:	420b      	tst	r3, r1
 801c7b4:	d0fa      	beq.n	801c7ac <floorf+0x38>
 801c7b6:	eddf 7a0d 	vldr	s15, [pc, #52]	; 801c7ec <floorf+0x78>
 801c7ba:	ee30 0a27 	vadd.f32	s0, s0, s15
 801c7be:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 801c7c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c7c6:	ddef      	ble.n	801c7a8 <floorf+0x34>
 801c7c8:	2b00      	cmp	r3, #0
 801c7ca:	bfbe      	ittt	lt
 801c7cc:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 801c7d0:	fa40 f202 	asrlt.w	r2, r0, r2
 801c7d4:	189b      	addlt	r3, r3, r2
 801c7d6:	ea23 0301 	bic.w	r3, r3, r1
 801c7da:	e7e5      	b.n	801c7a8 <floorf+0x34>
 801c7dc:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 801c7e0:	d3e4      	bcc.n	801c7ac <floorf+0x38>
 801c7e2:	ee30 0a00 	vadd.f32	s0, s0, s0
 801c7e6:	4770      	bx	lr
 801c7e8:	2300      	movs	r3, #0
 801c7ea:	e7dd      	b.n	801c7a8 <floorf+0x34>
 801c7ec:	7149f2ca 	.word	0x7149f2ca
 801c7f0:	bf800000 	.word	0xbf800000
 801c7f4:	007fffff 	.word	0x007fffff

0801c7f8 <nanf>:
 801c7f8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 801c800 <nanf+0x8>
 801c7fc:	4770      	bx	lr
 801c7fe:	bf00      	nop
 801c800:	7fc00000 	.word	0x7fc00000

0801c804 <rintf>:
 801c804:	ee10 2a10 	vmov	r2, s0
 801c808:	b513      	push	{r0, r1, r4, lr}
 801c80a:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 801c80e:	397f      	subs	r1, #127	; 0x7f
 801c810:	2916      	cmp	r1, #22
 801c812:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 801c816:	dc47      	bgt.n	801c8a8 <rintf+0xa4>
 801c818:	b32b      	cbz	r3, 801c866 <rintf+0x62>
 801c81a:	2900      	cmp	r1, #0
 801c81c:	ee10 3a10 	vmov	r3, s0
 801c820:	ea4f 70d2 	mov.w	r0, r2, lsr #31
 801c824:	da21      	bge.n	801c86a <rintf+0x66>
 801c826:	f3c2 0316 	ubfx	r3, r2, #0, #23
 801c82a:	425b      	negs	r3, r3
 801c82c:	4921      	ldr	r1, [pc, #132]	; (801c8b4 <rintf+0xb0>)
 801c82e:	0a5b      	lsrs	r3, r3, #9
 801c830:	0d12      	lsrs	r2, r2, #20
 801c832:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 801c836:	0512      	lsls	r2, r2, #20
 801c838:	4313      	orrs	r3, r2
 801c83a:	eb01 0180 	add.w	r1, r1, r0, lsl #2
 801c83e:	ee07 3a90 	vmov	s15, r3
 801c842:	edd1 6a00 	vldr	s13, [r1]
 801c846:	ee36 7aa7 	vadd.f32	s14, s13, s15
 801c84a:	ed8d 7a01 	vstr	s14, [sp, #4]
 801c84e:	eddd 7a01 	vldr	s15, [sp, #4]
 801c852:	ee77 7ae6 	vsub.f32	s15, s15, s13
 801c856:	ee17 3a90 	vmov	r3, s15
 801c85a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801c85e:	ea43 73c0 	orr.w	r3, r3, r0, lsl #31
 801c862:	ee00 3a10 	vmov	s0, r3
 801c866:	b002      	add	sp, #8
 801c868:	bd10      	pop	{r4, pc}
 801c86a:	4a13      	ldr	r2, [pc, #76]	; (801c8b8 <rintf+0xb4>)
 801c86c:	410a      	asrs	r2, r1
 801c86e:	4213      	tst	r3, r2
 801c870:	d0f9      	beq.n	801c866 <rintf+0x62>
 801c872:	0854      	lsrs	r4, r2, #1
 801c874:	ea13 0252 	ands.w	r2, r3, r2, lsr #1
 801c878:	d006      	beq.n	801c888 <rintf+0x84>
 801c87a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 801c87e:	ea23 0304 	bic.w	r3, r3, r4
 801c882:	fa42 f101 	asr.w	r1, r2, r1
 801c886:	430b      	orrs	r3, r1
 801c888:	4a0a      	ldr	r2, [pc, #40]	; (801c8b4 <rintf+0xb0>)
 801c88a:	eb02 0080 	add.w	r0, r2, r0, lsl #2
 801c88e:	ed90 7a00 	vldr	s14, [r0]
 801c892:	ee07 3a90 	vmov	s15, r3
 801c896:	ee77 7a27 	vadd.f32	s15, s14, s15
 801c89a:	edcd 7a01 	vstr	s15, [sp, #4]
 801c89e:	ed9d 0a01 	vldr	s0, [sp, #4]
 801c8a2:	ee30 0a47 	vsub.f32	s0, s0, s14
 801c8a6:	e7de      	b.n	801c866 <rintf+0x62>
 801c8a8:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 801c8ac:	d3db      	bcc.n	801c866 <rintf+0x62>
 801c8ae:	ee30 0a00 	vadd.f32	s0, s0, s0
 801c8b2:	e7d8      	b.n	801c866 <rintf+0x62>
 801c8b4:	0801d5e4 	.word	0x0801d5e4
 801c8b8:	007fffff 	.word	0x007fffff

0801c8bc <scalbnf>:
 801c8bc:	ee10 3a10 	vmov	r3, s0
 801c8c0:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 801c8c4:	d025      	beq.n	801c912 <scalbnf+0x56>
 801c8c6:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 801c8ca:	d302      	bcc.n	801c8d2 <scalbnf+0x16>
 801c8cc:	ee30 0a00 	vadd.f32	s0, s0, s0
 801c8d0:	4770      	bx	lr
 801c8d2:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 801c8d6:	d122      	bne.n	801c91e <scalbnf+0x62>
 801c8d8:	4b2a      	ldr	r3, [pc, #168]	; (801c984 <scalbnf+0xc8>)
 801c8da:	eddf 7a2b 	vldr	s15, [pc, #172]	; 801c988 <scalbnf+0xcc>
 801c8de:	4298      	cmp	r0, r3
 801c8e0:	ee20 0a27 	vmul.f32	s0, s0, s15
 801c8e4:	db16      	blt.n	801c914 <scalbnf+0x58>
 801c8e6:	ee10 3a10 	vmov	r3, s0
 801c8ea:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 801c8ee:	3a19      	subs	r2, #25
 801c8f0:	4402      	add	r2, r0
 801c8f2:	2afe      	cmp	r2, #254	; 0xfe
 801c8f4:	dd15      	ble.n	801c922 <scalbnf+0x66>
 801c8f6:	ee10 3a10 	vmov	r3, s0
 801c8fa:	eddf 7a24 	vldr	s15, [pc, #144]	; 801c98c <scalbnf+0xd0>
 801c8fe:	eddf 6a24 	vldr	s13, [pc, #144]	; 801c990 <scalbnf+0xd4>
 801c902:	2b00      	cmp	r3, #0
 801c904:	eeb0 7a67 	vmov.f32	s14, s15
 801c908:	bfb8      	it	lt
 801c90a:	eef0 7a66 	vmovlt.f32	s15, s13
 801c90e:	ee27 0a27 	vmul.f32	s0, s14, s15
 801c912:	4770      	bx	lr
 801c914:	eddf 7a1f 	vldr	s15, [pc, #124]	; 801c994 <scalbnf+0xd8>
 801c918:	ee20 0a27 	vmul.f32	s0, s0, s15
 801c91c:	4770      	bx	lr
 801c91e:	0dd2      	lsrs	r2, r2, #23
 801c920:	e7e6      	b.n	801c8f0 <scalbnf+0x34>
 801c922:	2a00      	cmp	r2, #0
 801c924:	dd06      	ble.n	801c934 <scalbnf+0x78>
 801c926:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801c92a:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 801c92e:	ee00 3a10 	vmov	s0, r3
 801c932:	4770      	bx	lr
 801c934:	f112 0f16 	cmn.w	r2, #22
 801c938:	da1a      	bge.n	801c970 <scalbnf+0xb4>
 801c93a:	f24c 3350 	movw	r3, #50000	; 0xc350
 801c93e:	4298      	cmp	r0, r3
 801c940:	ee10 3a10 	vmov	r3, s0
 801c944:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 801c948:	dd0a      	ble.n	801c960 <scalbnf+0xa4>
 801c94a:	ed9f 0a10 	vldr	s0, [pc, #64]	; 801c98c <scalbnf+0xd0>
 801c94e:	ed9f 7a10 	vldr	s14, [pc, #64]	; 801c990 <scalbnf+0xd4>
 801c952:	eef0 7a40 	vmov.f32	s15, s0
 801c956:	2b00      	cmp	r3, #0
 801c958:	bf18      	it	ne
 801c95a:	eeb0 0a47 	vmovne.f32	s0, s14
 801c95e:	e7db      	b.n	801c918 <scalbnf+0x5c>
 801c960:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 801c994 <scalbnf+0xd8>
 801c964:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 801c998 <scalbnf+0xdc>
 801c968:	eef0 7a40 	vmov.f32	s15, s0
 801c96c:	2b00      	cmp	r3, #0
 801c96e:	e7f3      	b.n	801c958 <scalbnf+0x9c>
 801c970:	3219      	adds	r2, #25
 801c972:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801c976:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 801c97a:	eddf 7a08 	vldr	s15, [pc, #32]	; 801c99c <scalbnf+0xe0>
 801c97e:	ee07 3a10 	vmov	s14, r3
 801c982:	e7c4      	b.n	801c90e <scalbnf+0x52>
 801c984:	ffff3cb0 	.word	0xffff3cb0
 801c988:	4c000000 	.word	0x4c000000
 801c98c:	7149f2ca 	.word	0x7149f2ca
 801c990:	f149f2ca 	.word	0xf149f2ca
 801c994:	0da24260 	.word	0x0da24260
 801c998:	8da24260 	.word	0x8da24260
 801c99c:	33000000 	.word	0x33000000

0801c9a0 <_init>:
 801c9a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c9a2:	bf00      	nop
 801c9a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801c9a6:	bc08      	pop	{r3}
 801c9a8:	469e      	mov	lr, r3
 801c9aa:	4770      	bx	lr

0801c9ac <_fini>:
 801c9ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c9ae:	bf00      	nop
 801c9b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801c9b2:	bc08      	pop	{r3}
 801c9b4:	469e      	mov	lr, r3
 801c9b6:	4770      	bx	lr
