
COMM_HW100_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08100000  08100000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003498  08100298  08100298  00001298  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08103730  08103730  00004730  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08103740  08103740  00004740  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  08103744  08103744  00004744  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000010  10000000  08103748  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000058  10000010  08103758  00005010  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  10000068  08103758  00005068  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  00005010  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000a72b  00000000  00000000  00005040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00001a85  00000000  00000000  0000f76b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 000008b0  00000000  00000000  000111f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 00000672  00000000  00000000  00011aa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0003c3ad  00000000  00000000  00012112  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0000b49c  00000000  00000000  0004e4bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    00194f20  00000000  00000000  0005995b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  001ee87b  2**0
                  CONTENTS, READONLY
 17 .debug_frame  0000245c  00000000  00000000  001ee8c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 00000070  00000000  00000000  001f0d1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08100298 <__do_global_dtors_aux>:
 8100298:	b510      	push	{r4, lr}
 810029a:	4c05      	ldr	r4, [pc, #20]	@ (81002b0 <__do_global_dtors_aux+0x18>)
 810029c:	7823      	ldrb	r3, [r4, #0]
 810029e:	b933      	cbnz	r3, 81002ae <__do_global_dtors_aux+0x16>
 81002a0:	4b04      	ldr	r3, [pc, #16]	@ (81002b4 <__do_global_dtors_aux+0x1c>)
 81002a2:	b113      	cbz	r3, 81002aa <__do_global_dtors_aux+0x12>
 81002a4:	4804      	ldr	r0, [pc, #16]	@ (81002b8 <__do_global_dtors_aux+0x20>)
 81002a6:	f3af 8000 	nop.w
 81002aa:	2301      	movs	r3, #1
 81002ac:	7023      	strb	r3, [r4, #0]
 81002ae:	bd10      	pop	{r4, pc}
 81002b0:	10000010 	.word	0x10000010
 81002b4:	00000000 	.word	0x00000000
 81002b8:	08103718 	.word	0x08103718

081002bc <frame_dummy>:
 81002bc:	b508      	push	{r3, lr}
 81002be:	4b03      	ldr	r3, [pc, #12]	@ (81002cc <frame_dummy+0x10>)
 81002c0:	b11b      	cbz	r3, 81002ca <frame_dummy+0xe>
 81002c2:	4903      	ldr	r1, [pc, #12]	@ (81002d0 <frame_dummy+0x14>)
 81002c4:	4803      	ldr	r0, [pc, #12]	@ (81002d4 <frame_dummy+0x18>)
 81002c6:	f3af 8000 	nop.w
 81002ca:	bd08      	pop	{r3, pc}
 81002cc:	00000000 	.word	0x00000000
 81002d0:	10000014 	.word	0x10000014
 81002d4:	08103718 	.word	0x08103718

081002d8 <__aeabi_drsub>:
 81002d8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 81002dc:	e002      	b.n	81002e4 <__adddf3>
 81002de:	bf00      	nop

081002e0 <__aeabi_dsub>:
 81002e0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

081002e4 <__adddf3>:
 81002e4:	b530      	push	{r4, r5, lr}
 81002e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 81002ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 81002ee:	ea94 0f05 	teq	r4, r5
 81002f2:	bf08      	it	eq
 81002f4:	ea90 0f02 	teqeq	r0, r2
 81002f8:	bf1f      	itttt	ne
 81002fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 81002fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8100302:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8100306:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 810030a:	f000 80e2 	beq.w	81004d2 <__adddf3+0x1ee>
 810030e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8100312:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8100316:	bfb8      	it	lt
 8100318:	426d      	neglt	r5, r5
 810031a:	dd0c      	ble.n	8100336 <__adddf3+0x52>
 810031c:	442c      	add	r4, r5
 810031e:	ea80 0202 	eor.w	r2, r0, r2
 8100322:	ea81 0303 	eor.w	r3, r1, r3
 8100326:	ea82 0000 	eor.w	r0, r2, r0
 810032a:	ea83 0101 	eor.w	r1, r3, r1
 810032e:	ea80 0202 	eor.w	r2, r0, r2
 8100332:	ea81 0303 	eor.w	r3, r1, r3
 8100336:	2d36      	cmp	r5, #54	@ 0x36
 8100338:	bf88      	it	hi
 810033a:	bd30      	pophi	{r4, r5, pc}
 810033c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8100340:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8100344:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8100348:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 810034c:	d002      	beq.n	8100354 <__adddf3+0x70>
 810034e:	4240      	negs	r0, r0
 8100350:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8100354:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8100358:	ea4f 3303 	mov.w	r3, r3, lsl #12
 810035c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8100360:	d002      	beq.n	8100368 <__adddf3+0x84>
 8100362:	4252      	negs	r2, r2
 8100364:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8100368:	ea94 0f05 	teq	r4, r5
 810036c:	f000 80a7 	beq.w	81004be <__adddf3+0x1da>
 8100370:	f1a4 0401 	sub.w	r4, r4, #1
 8100374:	f1d5 0e20 	rsbs	lr, r5, #32
 8100378:	db0d      	blt.n	8100396 <__adddf3+0xb2>
 810037a:	fa02 fc0e 	lsl.w	ip, r2, lr
 810037e:	fa22 f205 	lsr.w	r2, r2, r5
 8100382:	1880      	adds	r0, r0, r2
 8100384:	f141 0100 	adc.w	r1, r1, #0
 8100388:	fa03 f20e 	lsl.w	r2, r3, lr
 810038c:	1880      	adds	r0, r0, r2
 810038e:	fa43 f305 	asr.w	r3, r3, r5
 8100392:	4159      	adcs	r1, r3
 8100394:	e00e      	b.n	81003b4 <__adddf3+0xd0>
 8100396:	f1a5 0520 	sub.w	r5, r5, #32
 810039a:	f10e 0e20 	add.w	lr, lr, #32
 810039e:	2a01      	cmp	r2, #1
 81003a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 81003a4:	bf28      	it	cs
 81003a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 81003aa:	fa43 f305 	asr.w	r3, r3, r5
 81003ae:	18c0      	adds	r0, r0, r3
 81003b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 81003b4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 81003b8:	d507      	bpl.n	81003ca <__adddf3+0xe6>
 81003ba:	f04f 0e00 	mov.w	lr, #0
 81003be:	f1dc 0c00 	rsbs	ip, ip, #0
 81003c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 81003c6:	eb6e 0101 	sbc.w	r1, lr, r1
 81003ca:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 81003ce:	d31b      	bcc.n	8100408 <__adddf3+0x124>
 81003d0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 81003d4:	d30c      	bcc.n	81003f0 <__adddf3+0x10c>
 81003d6:	0849      	lsrs	r1, r1, #1
 81003d8:	ea5f 0030 	movs.w	r0, r0, rrx
 81003dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 81003e0:	f104 0401 	add.w	r4, r4, #1
 81003e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 81003e8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 81003ec:	f080 809a 	bcs.w	8100524 <__adddf3+0x240>
 81003f0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 81003f4:	bf08      	it	eq
 81003f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 81003fa:	f150 0000 	adcs.w	r0, r0, #0
 81003fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8100402:	ea41 0105 	orr.w	r1, r1, r5
 8100406:	bd30      	pop	{r4, r5, pc}
 8100408:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 810040c:	4140      	adcs	r0, r0
 810040e:	eb41 0101 	adc.w	r1, r1, r1
 8100412:	3c01      	subs	r4, #1
 8100414:	bf28      	it	cs
 8100416:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 810041a:	d2e9      	bcs.n	81003f0 <__adddf3+0x10c>
 810041c:	f091 0f00 	teq	r1, #0
 8100420:	bf04      	itt	eq
 8100422:	4601      	moveq	r1, r0
 8100424:	2000      	moveq	r0, #0
 8100426:	fab1 f381 	clz	r3, r1
 810042a:	bf08      	it	eq
 810042c:	3320      	addeq	r3, #32
 810042e:	f1a3 030b 	sub.w	r3, r3, #11
 8100432:	f1b3 0220 	subs.w	r2, r3, #32
 8100436:	da0c      	bge.n	8100452 <__adddf3+0x16e>
 8100438:	320c      	adds	r2, #12
 810043a:	dd08      	ble.n	810044e <__adddf3+0x16a>
 810043c:	f102 0c14 	add.w	ip, r2, #20
 8100440:	f1c2 020c 	rsb	r2, r2, #12
 8100444:	fa01 f00c 	lsl.w	r0, r1, ip
 8100448:	fa21 f102 	lsr.w	r1, r1, r2
 810044c:	e00c      	b.n	8100468 <__adddf3+0x184>
 810044e:	f102 0214 	add.w	r2, r2, #20
 8100452:	bfd8      	it	le
 8100454:	f1c2 0c20 	rsble	ip, r2, #32
 8100458:	fa01 f102 	lsl.w	r1, r1, r2
 810045c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8100460:	bfdc      	itt	le
 8100462:	ea41 010c 	orrle.w	r1, r1, ip
 8100466:	4090      	lslle	r0, r2
 8100468:	1ae4      	subs	r4, r4, r3
 810046a:	bfa2      	ittt	ge
 810046c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8100470:	4329      	orrge	r1, r5
 8100472:	bd30      	popge	{r4, r5, pc}
 8100474:	ea6f 0404 	mvn.w	r4, r4
 8100478:	3c1f      	subs	r4, #31
 810047a:	da1c      	bge.n	81004b6 <__adddf3+0x1d2>
 810047c:	340c      	adds	r4, #12
 810047e:	dc0e      	bgt.n	810049e <__adddf3+0x1ba>
 8100480:	f104 0414 	add.w	r4, r4, #20
 8100484:	f1c4 0220 	rsb	r2, r4, #32
 8100488:	fa20 f004 	lsr.w	r0, r0, r4
 810048c:	fa01 f302 	lsl.w	r3, r1, r2
 8100490:	ea40 0003 	orr.w	r0, r0, r3
 8100494:	fa21 f304 	lsr.w	r3, r1, r4
 8100498:	ea45 0103 	orr.w	r1, r5, r3
 810049c:	bd30      	pop	{r4, r5, pc}
 810049e:	f1c4 040c 	rsb	r4, r4, #12
 81004a2:	f1c4 0220 	rsb	r2, r4, #32
 81004a6:	fa20 f002 	lsr.w	r0, r0, r2
 81004aa:	fa01 f304 	lsl.w	r3, r1, r4
 81004ae:	ea40 0003 	orr.w	r0, r0, r3
 81004b2:	4629      	mov	r1, r5
 81004b4:	bd30      	pop	{r4, r5, pc}
 81004b6:	fa21 f004 	lsr.w	r0, r1, r4
 81004ba:	4629      	mov	r1, r5
 81004bc:	bd30      	pop	{r4, r5, pc}
 81004be:	f094 0f00 	teq	r4, #0
 81004c2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 81004c6:	bf06      	itte	eq
 81004c8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 81004cc:	3401      	addeq	r4, #1
 81004ce:	3d01      	subne	r5, #1
 81004d0:	e74e      	b.n	8100370 <__adddf3+0x8c>
 81004d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 81004d6:	bf18      	it	ne
 81004d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 81004dc:	d029      	beq.n	8100532 <__adddf3+0x24e>
 81004de:	ea94 0f05 	teq	r4, r5
 81004e2:	bf08      	it	eq
 81004e4:	ea90 0f02 	teqeq	r0, r2
 81004e8:	d005      	beq.n	81004f6 <__adddf3+0x212>
 81004ea:	ea54 0c00 	orrs.w	ip, r4, r0
 81004ee:	bf04      	itt	eq
 81004f0:	4619      	moveq	r1, r3
 81004f2:	4610      	moveq	r0, r2
 81004f4:	bd30      	pop	{r4, r5, pc}
 81004f6:	ea91 0f03 	teq	r1, r3
 81004fa:	bf1e      	ittt	ne
 81004fc:	2100      	movne	r1, #0
 81004fe:	2000      	movne	r0, #0
 8100500:	bd30      	popne	{r4, r5, pc}
 8100502:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8100506:	d105      	bne.n	8100514 <__adddf3+0x230>
 8100508:	0040      	lsls	r0, r0, #1
 810050a:	4149      	adcs	r1, r1
 810050c:	bf28      	it	cs
 810050e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8100512:	bd30      	pop	{r4, r5, pc}
 8100514:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8100518:	bf3c      	itt	cc
 810051a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 810051e:	bd30      	popcc	{r4, r5, pc}
 8100520:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8100524:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8100528:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 810052c:	f04f 0000 	mov.w	r0, #0
 8100530:	bd30      	pop	{r4, r5, pc}
 8100532:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8100536:	bf1a      	itte	ne
 8100538:	4619      	movne	r1, r3
 810053a:	4610      	movne	r0, r2
 810053c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8100540:	bf1c      	itt	ne
 8100542:	460b      	movne	r3, r1
 8100544:	4602      	movne	r2, r0
 8100546:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 810054a:	bf06      	itte	eq
 810054c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8100550:	ea91 0f03 	teqeq	r1, r3
 8100554:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8100558:	bd30      	pop	{r4, r5, pc}
 810055a:	bf00      	nop

0810055c <__aeabi_ui2d>:
 810055c:	f090 0f00 	teq	r0, #0
 8100560:	bf04      	itt	eq
 8100562:	2100      	moveq	r1, #0
 8100564:	4770      	bxeq	lr
 8100566:	b530      	push	{r4, r5, lr}
 8100568:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 810056c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8100570:	f04f 0500 	mov.w	r5, #0
 8100574:	f04f 0100 	mov.w	r1, #0
 8100578:	e750      	b.n	810041c <__adddf3+0x138>
 810057a:	bf00      	nop

0810057c <__aeabi_i2d>:
 810057c:	f090 0f00 	teq	r0, #0
 8100580:	bf04      	itt	eq
 8100582:	2100      	moveq	r1, #0
 8100584:	4770      	bxeq	lr
 8100586:	b530      	push	{r4, r5, lr}
 8100588:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 810058c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8100590:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8100594:	bf48      	it	mi
 8100596:	4240      	negmi	r0, r0
 8100598:	f04f 0100 	mov.w	r1, #0
 810059c:	e73e      	b.n	810041c <__adddf3+0x138>
 810059e:	bf00      	nop

081005a0 <__aeabi_f2d>:
 81005a0:	0042      	lsls	r2, r0, #1
 81005a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 81005a6:	ea4f 0131 	mov.w	r1, r1, rrx
 81005aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 81005ae:	bf1f      	itttt	ne
 81005b0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 81005b4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 81005b8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 81005bc:	4770      	bxne	lr
 81005be:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 81005c2:	bf08      	it	eq
 81005c4:	4770      	bxeq	lr
 81005c6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 81005ca:	bf04      	itt	eq
 81005cc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 81005d0:	4770      	bxeq	lr
 81005d2:	b530      	push	{r4, r5, lr}
 81005d4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 81005d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 81005dc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 81005e0:	e71c      	b.n	810041c <__adddf3+0x138>
 81005e2:	bf00      	nop

081005e4 <__aeabi_ul2d>:
 81005e4:	ea50 0201 	orrs.w	r2, r0, r1
 81005e8:	bf08      	it	eq
 81005ea:	4770      	bxeq	lr
 81005ec:	b530      	push	{r4, r5, lr}
 81005ee:	f04f 0500 	mov.w	r5, #0
 81005f2:	e00a      	b.n	810060a <__aeabi_l2d+0x16>

081005f4 <__aeabi_l2d>:
 81005f4:	ea50 0201 	orrs.w	r2, r0, r1
 81005f8:	bf08      	it	eq
 81005fa:	4770      	bxeq	lr
 81005fc:	b530      	push	{r4, r5, lr}
 81005fe:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8100602:	d502      	bpl.n	810060a <__aeabi_l2d+0x16>
 8100604:	4240      	negs	r0, r0
 8100606:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 810060a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 810060e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8100612:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8100616:	f43f aed8 	beq.w	81003ca <__adddf3+0xe6>
 810061a:	f04f 0203 	mov.w	r2, #3
 810061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8100622:	bf18      	it	ne
 8100624:	3203      	addne	r2, #3
 8100626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 810062a:	bf18      	it	ne
 810062c:	3203      	addne	r2, #3
 810062e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8100632:	f1c2 0320 	rsb	r3, r2, #32
 8100636:	fa00 fc03 	lsl.w	ip, r0, r3
 810063a:	fa20 f002 	lsr.w	r0, r0, r2
 810063e:	fa01 fe03 	lsl.w	lr, r1, r3
 8100642:	ea40 000e 	orr.w	r0, r0, lr
 8100646:	fa21 f102 	lsr.w	r1, r1, r2
 810064a:	4414      	add	r4, r2
 810064c:	e6bd      	b.n	81003ca <__adddf3+0xe6>
 810064e:	bf00      	nop

08100650 <__gedf2>:
 8100650:	f04f 3cff 	mov.w	ip, #4294967295
 8100654:	e006      	b.n	8100664 <__cmpdf2+0x4>
 8100656:	bf00      	nop

08100658 <__ledf2>:
 8100658:	f04f 0c01 	mov.w	ip, #1
 810065c:	e002      	b.n	8100664 <__cmpdf2+0x4>
 810065e:	bf00      	nop

08100660 <__cmpdf2>:
 8100660:	f04f 0c01 	mov.w	ip, #1
 8100664:	f84d cd04 	str.w	ip, [sp, #-4]!
 8100668:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 810066c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100670:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100674:	bf18      	it	ne
 8100676:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 810067a:	d01b      	beq.n	81006b4 <__cmpdf2+0x54>
 810067c:	b001      	add	sp, #4
 810067e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8100682:	bf0c      	ite	eq
 8100684:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8100688:	ea91 0f03 	teqne	r1, r3
 810068c:	bf02      	ittt	eq
 810068e:	ea90 0f02 	teqeq	r0, r2
 8100692:	2000      	moveq	r0, #0
 8100694:	4770      	bxeq	lr
 8100696:	f110 0f00 	cmn.w	r0, #0
 810069a:	ea91 0f03 	teq	r1, r3
 810069e:	bf58      	it	pl
 81006a0:	4299      	cmppl	r1, r3
 81006a2:	bf08      	it	eq
 81006a4:	4290      	cmpeq	r0, r2
 81006a6:	bf2c      	ite	cs
 81006a8:	17d8      	asrcs	r0, r3, #31
 81006aa:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 81006ae:	f040 0001 	orr.w	r0, r0, #1
 81006b2:	4770      	bx	lr
 81006b4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 81006b8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 81006bc:	d102      	bne.n	81006c4 <__cmpdf2+0x64>
 81006be:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 81006c2:	d107      	bne.n	81006d4 <__cmpdf2+0x74>
 81006c4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 81006c8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 81006cc:	d1d6      	bne.n	810067c <__cmpdf2+0x1c>
 81006ce:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 81006d2:	d0d3      	beq.n	810067c <__cmpdf2+0x1c>
 81006d4:	f85d 0b04 	ldr.w	r0, [sp], #4
 81006d8:	4770      	bx	lr
 81006da:	bf00      	nop

081006dc <__aeabi_cdrcmple>:
 81006dc:	4684      	mov	ip, r0
 81006de:	4610      	mov	r0, r2
 81006e0:	4662      	mov	r2, ip
 81006e2:	468c      	mov	ip, r1
 81006e4:	4619      	mov	r1, r3
 81006e6:	4663      	mov	r3, ip
 81006e8:	e000      	b.n	81006ec <__aeabi_cdcmpeq>
 81006ea:	bf00      	nop

081006ec <__aeabi_cdcmpeq>:
 81006ec:	b501      	push	{r0, lr}
 81006ee:	f7ff ffb7 	bl	8100660 <__cmpdf2>
 81006f2:	2800      	cmp	r0, #0
 81006f4:	bf48      	it	mi
 81006f6:	f110 0f00 	cmnmi.w	r0, #0
 81006fa:	bd01      	pop	{r0, pc}

081006fc <__aeabi_dcmpeq>:
 81006fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100700:	f7ff fff4 	bl	81006ec <__aeabi_cdcmpeq>
 8100704:	bf0c      	ite	eq
 8100706:	2001      	moveq	r0, #1
 8100708:	2000      	movne	r0, #0
 810070a:	f85d fb08 	ldr.w	pc, [sp], #8
 810070e:	bf00      	nop

08100710 <__aeabi_dcmplt>:
 8100710:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100714:	f7ff ffea 	bl	81006ec <__aeabi_cdcmpeq>
 8100718:	bf34      	ite	cc
 810071a:	2001      	movcc	r0, #1
 810071c:	2000      	movcs	r0, #0
 810071e:	f85d fb08 	ldr.w	pc, [sp], #8
 8100722:	bf00      	nop

08100724 <__aeabi_dcmple>:
 8100724:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100728:	f7ff ffe0 	bl	81006ec <__aeabi_cdcmpeq>
 810072c:	bf94      	ite	ls
 810072e:	2001      	movls	r0, #1
 8100730:	2000      	movhi	r0, #0
 8100732:	f85d fb08 	ldr.w	pc, [sp], #8
 8100736:	bf00      	nop

08100738 <__aeabi_dcmpge>:
 8100738:	f84d ed08 	str.w	lr, [sp, #-8]!
 810073c:	f7ff ffce 	bl	81006dc <__aeabi_cdrcmple>
 8100740:	bf94      	ite	ls
 8100742:	2001      	movls	r0, #1
 8100744:	2000      	movhi	r0, #0
 8100746:	f85d fb08 	ldr.w	pc, [sp], #8
 810074a:	bf00      	nop

0810074c <__aeabi_dcmpgt>:
 810074c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100750:	f7ff ffc4 	bl	81006dc <__aeabi_cdrcmple>
 8100754:	bf34      	ite	cc
 8100756:	2001      	movcc	r0, #1
 8100758:	2000      	movcs	r0, #0
 810075a:	f85d fb08 	ldr.w	pc, [sp], #8
 810075e:	bf00      	nop

08100760 <__aeabi_d2uiz>:
 8100760:	004a      	lsls	r2, r1, #1
 8100762:	d211      	bcs.n	8100788 <__aeabi_d2uiz+0x28>
 8100764:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8100768:	d211      	bcs.n	810078e <__aeabi_d2uiz+0x2e>
 810076a:	d50d      	bpl.n	8100788 <__aeabi_d2uiz+0x28>
 810076c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8100770:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8100774:	d40e      	bmi.n	8100794 <__aeabi_d2uiz+0x34>
 8100776:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 810077a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 810077e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8100782:	fa23 f002 	lsr.w	r0, r3, r2
 8100786:	4770      	bx	lr
 8100788:	f04f 0000 	mov.w	r0, #0
 810078c:	4770      	bx	lr
 810078e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8100792:	d102      	bne.n	810079a <__aeabi_d2uiz+0x3a>
 8100794:	f04f 30ff 	mov.w	r0, #4294967295
 8100798:	4770      	bx	lr
 810079a:	f04f 0000 	mov.w	r0, #0
 810079e:	4770      	bx	lr

081007a0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 81007a0:	b480      	push	{r7}
 81007a2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 81007a4:	4b09      	ldr	r3, [pc, #36]	@ (81007cc <SystemInit+0x2c>)
 81007a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 81007aa:	4a08      	ldr	r2, [pc, #32]	@ (81007cc <SystemInit+0x2c>)
 81007ac:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 81007b0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 81007b4:	4b05      	ldr	r3, [pc, #20]	@ (81007cc <SystemInit+0x2c>)
 81007b6:	691b      	ldr	r3, [r3, #16]
 81007b8:	4a04      	ldr	r2, [pc, #16]	@ (81007cc <SystemInit+0x2c>)
 81007ba:	f043 0310 	orr.w	r3, r3, #16
 81007be:	6113      	str	r3, [r2, #16]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 81007c0:	bf00      	nop
 81007c2:	46bd      	mov	sp, r7
 81007c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81007c8:	4770      	bx	lr
 81007ca:	bf00      	nop
 81007cc:	e000ed00 	.word	0xe000ed00

081007d0 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 81007d0:	b480      	push	{r7}
 81007d2:	af00      	add	r7, sp, #0
#if defined(USE_PWR_LDO_SUPPLY)
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
 81007d4:	4b0a      	ldr	r3, [pc, #40]	@ (8100800 <ExitRun0Mode+0x30>)
 81007d6:	68db      	ldr	r3, [r3, #12]
 81007d8:	f023 0306 	bic.w	r3, r3, #6
 81007dc:	4a08      	ldr	r2, [pc, #32]	@ (8100800 <ExitRun0Mode+0x30>)
 81007de:	f043 0302 	orr.w	r3, r3, #2
 81007e2:	60d3      	str	r3, [r2, #12]
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 81007e4:	bf00      	nop
 81007e6:	4b06      	ldr	r3, [pc, #24]	@ (8100800 <ExitRun0Mode+0x30>)
 81007e8:	685b      	ldr	r3, [r3, #4]
 81007ea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 81007ee:	2b00      	cmp	r3, #0
 81007f0:	d0f9      	beq.n	81007e6 <ExitRun0Mode+0x16>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 81007f2:	bf00      	nop
 81007f4:	bf00      	nop
 81007f6:	46bd      	mov	sp, r7
 81007f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81007fc:	4770      	bx	lr
 81007fe:	bf00      	nop
 8100800:	58024800 	.word	0x58024800

08100804 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8100804:	b480      	push	{r7}
 8100806:	b083      	sub	sp, #12
 8100808:	af00      	add	r7, sp, #0
 810080a:	6078      	str	r0, [r7, #4]
 810080c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 810080e:	687b      	ldr	r3, [r7, #4]
 8100810:	683a      	ldr	r2, [r7, #0]
 8100812:	619a      	str	r2, [r3, #24]
}
 8100814:	bf00      	nop
 8100816:	370c      	adds	r7, #12
 8100818:	46bd      	mov	sp, r7
 810081a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810081e:	4770      	bx	lr

08100820 <LL_AHB4_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB4_GRP1_EnableClock(uint32_t Periphs)
{
 8100820:	b480      	push	{r7}
 8100822:	b085      	sub	sp, #20
 8100824:	af00      	add	r7, sp, #0
 8100826:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB4ENR, Periphs);
 8100828:	4b0a      	ldr	r3, [pc, #40]	@ (8100854 <LL_AHB4_GRP1_EnableClock+0x34>)
 810082a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 810082e:	4909      	ldr	r1, [pc, #36]	@ (8100854 <LL_AHB4_GRP1_EnableClock+0x34>)
 8100830:	687b      	ldr	r3, [r7, #4]
 8100832:	4313      	orrs	r3, r2
 8100834:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB4ENR, Periphs);
 8100838:	4b06      	ldr	r3, [pc, #24]	@ (8100854 <LL_AHB4_GRP1_EnableClock+0x34>)
 810083a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 810083e:	687b      	ldr	r3, [r7, #4]
 8100840:	4013      	ands	r3, r2
 8100842:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8100844:	68fb      	ldr	r3, [r7, #12]
}
 8100846:	bf00      	nop
 8100848:	3714      	adds	r7, #20
 810084a:	46bd      	mov	sp, r7
 810084c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100850:	4770      	bx	lr
 8100852:	bf00      	nop
 8100854:	58024400 	.word	0x58024400

08100858 <FMC_init>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

HAL_StatusTypeDef FMC_init(void)
{
 8100858:	b580      	push	{r7, lr}
 810085a:	b088      	sub	sp, #32
 810085c:	af00      	add	r7, sp, #0
    HAL_StatusTypeDef status;

    /* Step 1 and Step 2 already done in HAL_SDRAM_Init() */

    /* Step 3: Configure a clock configuration enable command */
    command.CommandMode            = FMC_SDRAM_CMD_CLK_ENABLE;
 810085e:	2301      	movs	r3, #1
 8100860:	603b      	str	r3, [r7, #0]
    command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK2;
 8100862:	2308      	movs	r3, #8
 8100864:	607b      	str	r3, [r7, #4]
    command.AutoRefreshNumber      = 8;
 8100866:	2308      	movs	r3, #8
 8100868:	60bb      	str	r3, [r7, #8]
    command.ModeRegisterDefinition = 0;
 810086a:	2300      	movs	r3, #0
 810086c:	60fb      	str	r3, [r7, #12]
    status = HAL_SDRAM_SendCommand(&hsdram1, &command, 0xFFFF);
 810086e:	463b      	mov	r3, r7
 8100870:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8100874:	4619      	mov	r1, r3
 8100876:	4841      	ldr	r0, [pc, #260]	@ (810097c <FMC_init+0x124>)
 8100878:	f002 fc02 	bl	8103080 <HAL_SDRAM_SendCommand>
 810087c:	4603      	mov	r3, r0
 810087e:	76fb      	strb	r3, [r7, #27]
    if (status != HAL_OK) return status;
 8100880:	7efb      	ldrb	r3, [r7, #27]
 8100882:	2b00      	cmp	r3, #0
 8100884:	d001      	beq.n	810088a <FMC_init+0x32>
 8100886:	7efb      	ldrb	r3, [r7, #27]
 8100888:	e073      	b.n	8100972 <FMC_init+0x11a>

    HAL_Delay(1);
 810088a:	2001      	movs	r0, #1
 810088c:	f000 fbea 	bl	8101064 <HAL_Delay>

    /* Step 5: PALL (precharge all) */
    command.CommandMode = FMC_SDRAM_CMD_PALL;
 8100890:	2302      	movs	r3, #2
 8100892:	603b      	str	r3, [r7, #0]
    /* target already set */
    status = HAL_SDRAM_SendCommand(&hsdram1, &command, 0xFFFF);
 8100894:	463b      	mov	r3, r7
 8100896:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 810089a:	4619      	mov	r1, r3
 810089c:	4837      	ldr	r0, [pc, #220]	@ (810097c <FMC_init+0x124>)
 810089e:	f002 fbef 	bl	8103080 <HAL_SDRAM_SendCommand>
 81008a2:	4603      	mov	r3, r0
 81008a4:	76fb      	strb	r3, [r7, #27]
    if (status != HAL_OK) return status;
 81008a6:	7efb      	ldrb	r3, [r7, #27]
 81008a8:	2b00      	cmp	r3, #0
 81008aa:	d001      	beq.n	81008b0 <FMC_init+0x58>
 81008ac:	7efb      	ldrb	r3, [r7, #27]
 81008ae:	e060      	b.n	8100972 <FMC_init+0x11a>

    /* Step 6: Auto-refresh : MUST be >= 8 per JEDEC */
    command.CommandMode = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 81008b0:	2303      	movs	r3, #3
 81008b2:	603b      	str	r3, [r7, #0]
    command.AutoRefreshNumber = 8; /* <- important */
 81008b4:	2308      	movs	r3, #8
 81008b6:	60bb      	str	r3, [r7, #8]
    status = HAL_SDRAM_SendCommand(&hsdram1, &command, 0xFFFF);
 81008b8:	463b      	mov	r3, r7
 81008ba:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 81008be:	4619      	mov	r1, r3
 81008c0:	482e      	ldr	r0, [pc, #184]	@ (810097c <FMC_init+0x124>)
 81008c2:	f002 fbdd 	bl	8103080 <HAL_SDRAM_SendCommand>
 81008c6:	4603      	mov	r3, r0
 81008c8:	76fb      	strb	r3, [r7, #27]
    if (status != HAL_OK) return status;
 81008ca:	7efb      	ldrb	r3, [r7, #27]
 81008cc:	2b00      	cmp	r3, #0
 81008ce:	d001      	beq.n	81008d4 <FMC_init+0x7c>
 81008d0:	7efb      	ldrb	r3, [r7, #27]
 81008d2:	e04e      	b.n	8100972 <FMC_init+0x11a>

    /* Step 7: Load Mode register
       Example: burst length = 1, burst type = seq, CAS = 3, write burst = single
       mode_reg = 0x230 (same as you had)
    */
    command.CommandMode = FMC_SDRAM_CMD_LOAD_MODE;
 81008d4:	2304      	movs	r3, #4
 81008d6:	603b      	str	r3, [r7, #0]
    command.AutoRefreshNumber = 1;
 81008d8:	2301      	movs	r3, #1
 81008da:	60bb      	str	r3, [r7, #8]
    command.ModeRegisterDefinition = (uint32_t)0
 81008dc:	f44f 730c 	mov.w	r3, #560	@ 0x230
 81008e0:	60fb      	str	r3, [r7, #12]
                                     | (0 << 3)   /* burst type: sequential */
                                     | (3 << 4)   /* CAS = 3 */
                                     | (0 << 7)   /* operating mode = standard */
                                     | (1 << 9);  /* write burst = single */
    status = HAL_SDRAM_SendCommand(&hsdram1, &command, 0xFFFF);
 81008e2:	463b      	mov	r3, r7
 81008e4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 81008e8:	4619      	mov	r1, r3
 81008ea:	4824      	ldr	r0, [pc, #144]	@ (810097c <FMC_init+0x124>)
 81008ec:	f002 fbc8 	bl	8103080 <HAL_SDRAM_SendCommand>
 81008f0:	4603      	mov	r3, r0
 81008f2:	76fb      	strb	r3, [r7, #27]
    if (status != HAL_OK) return status;
 81008f4:	7efb      	ldrb	r3, [r7, #27]
 81008f6:	2b00      	cmp	r3, #0
 81008f8:	d001      	beq.n	81008fe <FMC_init+0xa6>
 81008fa:	7efb      	ldrb	r3, [r7, #27]
 81008fc:	e039      	b.n	8100972 <FMC_init+0x11a>

    /* Step 8: Program the refresh rate counter
       COUNT = (64ms/4096) * f_sdram - 20
       Compute f_sdram from HAL config: if SDClockPeriod = 2 => SDRAM freq = HCLK/2
    */
    uint32_t hclk_freq = HAL_RCC_GetHCLKFreq();
 81008fe:	f000 ffe3 	bl	81018c8 <HAL_RCC_GetHCLKFreq>
 8100902:	6178      	str	r0, [r7, #20]
    uint32_t sdram_freq = hclk_freq / ((hsdram1.Init.SDClockPeriod == FMC_SDRAM_CLOCK_PERIOD_2) ? 2U : 1U);
 8100904:	4b1d      	ldr	r3, [pc, #116]	@ (810097c <FMC_init+0x124>)
 8100906:	6a1b      	ldr	r3, [r3, #32]
 8100908:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 810090c:	d101      	bne.n	8100912 <FMC_init+0xba>
 810090e:	2302      	movs	r3, #2
 8100910:	e000      	b.n	8100914 <FMC_init+0xbc>
 8100912:	2301      	movs	r3, #1
 8100914:	697a      	ldr	r2, [r7, #20]
 8100916:	fbb2 f3f3 	udiv	r3, r2, r3
 810091a:	613b      	str	r3, [r7, #16]
    /* compute count (round up) */
    uint32_t count = (uint32_t)ceil(((0.064f / 4096.0f) * (float)sdram_freq) - 20.0f);
 810091c:	693b      	ldr	r3, [r7, #16]
 810091e:	ee07 3a90 	vmov	s15, r3
 8100922:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8100926:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8100980 <FMC_init+0x128>
 810092a:	ee67 7a87 	vmul.f32	s15, s15, s14
 810092e:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8100932:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8100936:	ee17 0a90 	vmov	r0, s15
 810093a:	f7ff fe31 	bl	81005a0 <__aeabi_f2d>
 810093e:	4602      	mov	r2, r0
 8100940:	460b      	mov	r3, r1
 8100942:	ec43 2b10 	vmov	d0, r2, r3
 8100946:	f002 fe6b 	bl	8103620 <ceil>
 810094a:	ec53 2b10 	vmov	r2, r3, d0
 810094e:	4610      	mov	r0, r2
 8100950:	4619      	mov	r1, r3
 8100952:	f7ff ff05 	bl	8100760 <__aeabi_d2uiz>
 8100956:	4603      	mov	r3, r0
 8100958:	61fb      	str	r3, [r7, #28]
    if (count == 0) count = 1; /* safety */
 810095a:	69fb      	ldr	r3, [r7, #28]
 810095c:	2b00      	cmp	r3, #0
 810095e:	d101      	bne.n	8100964 <FMC_init+0x10c>
 8100960:	2301      	movs	r3, #1
 8100962:	61fb      	str	r3, [r7, #28]
    status = HAL_SDRAM_ProgramRefreshRate(&hsdram1, count);
 8100964:	69f9      	ldr	r1, [r7, #28]
 8100966:	4805      	ldr	r0, [pc, #20]	@ (810097c <FMC_init+0x124>)
 8100968:	f002 fbbf 	bl	81030ea <HAL_SDRAM_ProgramRefreshRate>
 810096c:	4603      	mov	r3, r0
 810096e:	76fb      	strb	r3, [r7, #27]
    return status;
 8100970:	7efb      	ldrb	r3, [r7, #27]
}
 8100972:	4618      	mov	r0, r3
 8100974:	3720      	adds	r7, #32
 8100976:	46bd      	mov	sp, r7
 8100978:	bd80      	pop	{r7, pc}
 810097a:	bf00      	nop
 810097c:	1000002c 	.word	0x1000002c
 8100980:	3783126f 	.word	0x3783126f

08100984 <SDRAM_Clear>:

void SDRAM_Clear()
{
 8100984:	b480      	push	{r7}
 8100986:	b083      	sub	sp, #12
 8100988:	af00      	add	r7, sp, #0
	for(uint32_t count = 0; count < SDRAM_SIZE_WORDS; count++)
 810098a:	2300      	movs	r3, #0
 810098c:	607b      	str	r3, [r7, #4]
 810098e:	e008      	b.n	81009a2 <SDRAM_Clear+0x1e>
	{
		*(__IO uint16_t*)(SDRAM_BANK_ADDR + count * 2) = (uint16_t)0x00;
 8100990:	687b      	ldr	r3, [r7, #4]
 8100992:	f103 43d0 	add.w	r3, r3, #1744830464	@ 0x68000000
 8100996:	005b      	lsls	r3, r3, #1
 8100998:	2200      	movs	r2, #0
 810099a:	801a      	strh	r2, [r3, #0]
	for(uint32_t count = 0; count < SDRAM_SIZE_WORDS; count++)
 810099c:	687b      	ldr	r3, [r7, #4]
 810099e:	3301      	adds	r3, #1
 81009a0:	607b      	str	r3, [r7, #4]
 81009a2:	687b      	ldr	r3, [r7, #4]
 81009a4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 81009a8:	d3f2      	bcc.n	8100990 <SDRAM_Clear+0xc>
	}
}
 81009aa:	bf00      	nop
 81009ac:	bf00      	nop
 81009ae:	370c      	adds	r7, #12
 81009b0:	46bd      	mov	sp, r7
 81009b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81009b6:	4770      	bx	lr

081009b8 <SDRAM_WriteIncrement_bytes>:

void SDRAM_WriteIncrement_bytes()
{
 81009b8:	b480      	push	{r7}
 81009ba:	b083      	sub	sp, #12
 81009bc:	af00      	add	r7, sp, #0
	for (uint32_t count = 0; count < SDRAM_SIZE_BYTES; count++)
 81009be:	2300      	movs	r3, #0
 81009c0:	607b      	str	r3, [r7, #4]
 81009c2:	e008      	b.n	81009d6 <SDRAM_WriteIncrement_bytes+0x1e>
	{
		*(__IO uint8_t*)(SDRAM_BANK_ADDR + count) = (uint8_t)count;
 81009c4:	687b      	ldr	r3, [r7, #4]
 81009c6:	f103 4350 	add.w	r3, r3, #3489660928	@ 0xd0000000
 81009ca:	687a      	ldr	r2, [r7, #4]
 81009cc:	b2d2      	uxtb	r2, r2
 81009ce:	701a      	strb	r2, [r3, #0]
	for (uint32_t count = 0; count < SDRAM_SIZE_BYTES; count++)
 81009d0:	687b      	ldr	r3, [r7, #4]
 81009d2:	3301      	adds	r3, #1
 81009d4:	607b      	str	r3, [r7, #4]
 81009d6:	687b      	ldr	r3, [r7, #4]
 81009d8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 81009dc:	d3f2      	bcc.n	81009c4 <SDRAM_WriteIncrement_bytes+0xc>
	}
}
 81009de:	bf00      	nop
 81009e0:	bf00      	nop
 81009e2:	370c      	adds	r7, #12
 81009e4:	46bd      	mov	sp, r7
 81009e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81009ea:	4770      	bx	lr

081009ec <SDRAM_WriteIncrement_words>:

void SDRAM_WriteIncrement_words()
{
 81009ec:	b480      	push	{r7}
 81009ee:	b083      	sub	sp, #12
 81009f0:	af00      	add	r7, sp, #0
    for (uint32_t count = 0; count < 20; count++)
 81009f2:	2300      	movs	r3, #0
 81009f4:	607b      	str	r3, [r7, #4]
 81009f6:	e009      	b.n	8100a0c <SDRAM_WriteIncrement_words+0x20>
    {
        *(__IO uint16_t*)(SDRAM_BANK_ADDR + count * 2) = (uint16_t)count;
 81009f8:	687b      	ldr	r3, [r7, #4]
 81009fa:	f103 43d0 	add.w	r3, r3, #1744830464	@ 0x68000000
 81009fe:	005b      	lsls	r3, r3, #1
 8100a00:	687a      	ldr	r2, [r7, #4]
 8100a02:	b292      	uxth	r2, r2
 8100a04:	801a      	strh	r2, [r3, #0]
    for (uint32_t count = 0; count < 20; count++)
 8100a06:	687b      	ldr	r3, [r7, #4]
 8100a08:	3301      	adds	r3, #1
 8100a0a:	607b      	str	r3, [r7, #4]
 8100a0c:	687b      	ldr	r3, [r7, #4]
 8100a0e:	2b13      	cmp	r3, #19
 8100a10:	d9f2      	bls.n	81009f8 <SDRAM_WriteIncrement_words+0xc>
    }
}
 8100a12:	bf00      	nop
 8100a14:	bf00      	nop
 8100a16:	370c      	adds	r7, #12
 8100a18:	46bd      	mov	sp, r7
 8100a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100a1e:	4770      	bx	lr

08100a20 <SDRAM_WriteIncrement_dwords>:

void SDRAM_WriteIncrement_dwords()
{
 8100a20:	b480      	push	{r7}
 8100a22:	b083      	sub	sp, #12
 8100a24:	af00      	add	r7, sp, #0
    for (uint32_t count = 0; count < 20; count++)
 8100a26:	2300      	movs	r3, #0
 8100a28:	607b      	str	r3, [r7, #4]
 8100a2a:	e009      	b.n	8100a40 <SDRAM_WriteIncrement_dwords+0x20>
    {
        *(__IO uint32_t*)(SDRAM_BANK_ADDR + count * 4) = count;
 8100a2c:	687b      	ldr	r3, [r7, #4]
 8100a2e:	f103 5350 	add.w	r3, r3, #872415232	@ 0x34000000
 8100a32:	009b      	lsls	r3, r3, #2
 8100a34:	461a      	mov	r2, r3
 8100a36:	687b      	ldr	r3, [r7, #4]
 8100a38:	6013      	str	r3, [r2, #0]
    for (uint32_t count = 0; count < 20; count++)
 8100a3a:	687b      	ldr	r3, [r7, #4]
 8100a3c:	3301      	adds	r3, #1
 8100a3e:	607b      	str	r3, [r7, #4]
 8100a40:	687b      	ldr	r3, [r7, #4]
 8100a42:	2b13      	cmp	r3, #19
 8100a44:	d9f2      	bls.n	8100a2c <SDRAM_WriteIncrement_dwords+0xc>
    }
}
 8100a46:	bf00      	nop
 8100a48:	bf00      	nop
 8100a4a:	370c      	adds	r7, #12
 8100a4c:	46bd      	mov	sp, r7
 8100a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100a52:	4770      	bx	lr

08100a54 <FMC_Test>:
		ptr[i] = value;
	}
}

void FMC_Test(void)
{
 8100a54:	b580      	push	{r7, lr}
 8100a56:	b082      	sub	sp, #8
 8100a58:	af00      	add	r7, sp, #0
    uint32_t fmcTestStart;
    uint32_t fmcTestStop;

    fmcTestStart = HAL_GetTick();
 8100a5a:	f000 faf7 	bl	810104c <HAL_GetTick>
 8100a5e:	6078      	str	r0, [r7, #4]
    SDRAM_Clear(); // Xóa trước khi ghi
 8100a60:	f7ff ff90 	bl	8100984 <SDRAM_Clear>
    fmcTestStop = HAL_GetTick() - fmcTestStart;
 8100a64:	f000 faf2 	bl	810104c <HAL_GetTick>
 8100a68:	4602      	mov	r2, r0
 8100a6a:	687b      	ldr	r3, [r7, #4]
 8100a6c:	1ad3      	subs	r3, r2, r3
 8100a6e:	603b      	str	r3, [r7, #0]
    HAL_Delay(50);
 8100a70:	2032      	movs	r0, #50	@ 0x32
 8100a72:	f000 faf7 	bl	8101064 <HAL_Delay>

    fmcTestStart = HAL_GetTick();
 8100a76:	f000 fae9 	bl	810104c <HAL_GetTick>
 8100a7a:	6078      	str	r0, [r7, #4]
    SDRAM_WriteIncrement_bytes();
 8100a7c:	f7ff ff9c 	bl	81009b8 <SDRAM_WriteIncrement_bytes>
    fmcTestStop = HAL_GetTick() - fmcTestStart;
 8100a80:	f000 fae4 	bl	810104c <HAL_GetTick>
 8100a84:	4602      	mov	r2, r0
 8100a86:	687b      	ldr	r3, [r7, #4]
 8100a88:	1ad3      	subs	r3, r2, r3
 8100a8a:	603b      	str	r3, [r7, #0]
    HAL_Delay(50);
 8100a8c:	2032      	movs	r0, #50	@ 0x32
 8100a8e:	f000 fae9 	bl	8101064 <HAL_Delay>

    fmcTestStart = HAL_GetTick();
 8100a92:	f000 fadb 	bl	810104c <HAL_GetTick>
 8100a96:	6078      	str	r0, [r7, #4]
    SDRAM_Clear(); // Xóa trước khi ghi
 8100a98:	f7ff ff74 	bl	8100984 <SDRAM_Clear>
    fmcTestStop = HAL_GetTick() - fmcTestStart;
 8100a9c:	f000 fad6 	bl	810104c <HAL_GetTick>
 8100aa0:	4602      	mov	r2, r0
 8100aa2:	687b      	ldr	r3, [r7, #4]
 8100aa4:	1ad3      	subs	r3, r2, r3
 8100aa6:	603b      	str	r3, [r7, #0]
    HAL_Delay(50);
 8100aa8:	2032      	movs	r0, #50	@ 0x32
 8100aaa:	f000 fadb 	bl	8101064 <HAL_Delay>

    fmcTestStart = HAL_GetTick();
 8100aae:	f000 facd 	bl	810104c <HAL_GetTick>
 8100ab2:	6078      	str	r0, [r7, #4]
    SDRAM_WriteIncrement_words();
 8100ab4:	f7ff ff9a 	bl	81009ec <SDRAM_WriteIncrement_words>
    fmcTestStop = HAL_GetTick() - fmcTestStart;
 8100ab8:	f000 fac8 	bl	810104c <HAL_GetTick>
 8100abc:	4602      	mov	r2, r0
 8100abe:	687b      	ldr	r3, [r7, #4]
 8100ac0:	1ad3      	subs	r3, r2, r3
 8100ac2:	603b      	str	r3, [r7, #0]
    HAL_Delay(50);
 8100ac4:	2032      	movs	r0, #50	@ 0x32
 8100ac6:	f000 facd 	bl	8101064 <HAL_Delay>

    fmcTestStart = HAL_GetTick();
 8100aca:	f000 fabf 	bl	810104c <HAL_GetTick>
 8100ace:	6078      	str	r0, [r7, #4]
    SDRAM_Clear(); // Xóa trước khi ghi
 8100ad0:	f7ff ff58 	bl	8100984 <SDRAM_Clear>
    fmcTestStop = HAL_GetTick() - fmcTestStart;
 8100ad4:	f000 faba 	bl	810104c <HAL_GetTick>
 8100ad8:	4602      	mov	r2, r0
 8100ada:	687b      	ldr	r3, [r7, #4]
 8100adc:	1ad3      	subs	r3, r2, r3
 8100ade:	603b      	str	r3, [r7, #0]
    HAL_Delay(50);
 8100ae0:	2032      	movs	r0, #50	@ 0x32
 8100ae2:	f000 fabf 	bl	8101064 <HAL_Delay>

    fmcTestStart = HAL_GetTick();
 8100ae6:	f000 fab1 	bl	810104c <HAL_GetTick>
 8100aea:	6078      	str	r0, [r7, #4]
    SDRAM_WriteIncrement_dwords();
 8100aec:	f7ff ff98 	bl	8100a20 <SDRAM_WriteIncrement_dwords>
    fmcTestStop = HAL_GetTick() - fmcTestStart;
 8100af0:	f000 faac 	bl	810104c <HAL_GetTick>
 8100af4:	4602      	mov	r2, r0
 8100af6:	687b      	ldr	r3, [r7, #4]
 8100af8:	1ad3      	subs	r3, r2, r3
 8100afa:	603b      	str	r3, [r7, #0]
    HAL_Delay(50);
 8100afc:	2032      	movs	r0, #50	@ 0x32
 8100afe:	f000 fab1 	bl	8101064 <HAL_Delay>

    HAL_Delay(50);
 8100b02:	2032      	movs	r0, #50	@ 0x32
 8100b04:	f000 faae 	bl	8101064 <HAL_Delay>
}
 8100b08:	bf00      	nop
 8100b0a:	3708      	adds	r7, #8
 8100b0c:	46bd      	mov	sp, r7
 8100b0e:	bd80      	pop	{r7, pc}

08100b10 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8100b10:	b580      	push	{r7, lr}
 8100b12:	af00      	add	r7, sp, #0
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8100b14:	f000 f9f2 	bl	8100efc <HAL_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8100b18:	f000 f85e 	bl	8100bd8 <MX_GPIO_Init>
  MX_FMC_Init();
 8100b1c:	f000 f80a 	bl	8100b34 <MX_FMC_Init>
  /* USER CODE BEGIN 2 */
  FMC_init();
 8100b20:	f7ff fe9a 	bl	8100858 <FMC_init>
  HAL_Delay(10);
 8100b24:	200a      	movs	r0, #10
 8100b26:	f000 fa9d 	bl	8101064 <HAL_Delay>

  FMC_Test();
 8100b2a:	f7ff ff93 	bl	8100a54 <FMC_Test>
//  const uint8_t payload[] = {0xAA, 0xAA, 0xAA};
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8100b2e:	bf00      	nop
 8100b30:	e7fd      	b.n	8100b2e <main+0x1e>
	...

08100b34 <MX_FMC_Init>:
  }
}

/* FMC initialization function */
void MX_FMC_Init(void)
{
 8100b34:	b580      	push	{r7, lr}
 8100b36:	b088      	sub	sp, #32
 8100b38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8100b3a:	1d3b      	adds	r3, r7, #4
 8100b3c:	2200      	movs	r2, #0
 8100b3e:	601a      	str	r2, [r3, #0]
 8100b40:	605a      	str	r2, [r3, #4]
 8100b42:	609a      	str	r2, [r3, #8]
 8100b44:	60da      	str	r2, [r3, #12]
 8100b46:	611a      	str	r2, [r3, #16]
 8100b48:	615a      	str	r2, [r3, #20]
 8100b4a:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8100b4c:	4b20      	ldr	r3, [pc, #128]	@ (8100bd0 <MX_FMC_Init+0x9c>)
 8100b4e:	4a21      	ldr	r2, [pc, #132]	@ (8100bd4 <MX_FMC_Init+0xa0>)
 8100b50:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 8100b52:	4b1f      	ldr	r3, [pc, #124]	@ (8100bd0 <MX_FMC_Init+0x9c>)
 8100b54:	2201      	movs	r2, #1
 8100b56:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8100b58:	4b1d      	ldr	r3, [pc, #116]	@ (8100bd0 <MX_FMC_Init+0x9c>)
 8100b5a:	2200      	movs	r2, #0
 8100b5c:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8100b5e:	4b1c      	ldr	r3, [pc, #112]	@ (8100bd0 <MX_FMC_Init+0x9c>)
 8100b60:	2204      	movs	r2, #4
 8100b62:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_32;
 8100b64:	4b1a      	ldr	r3, [pc, #104]	@ (8100bd0 <MX_FMC_Init+0x9c>)
 8100b66:	2220      	movs	r2, #32
 8100b68:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8100b6a:	4b19      	ldr	r3, [pc, #100]	@ (8100bd0 <MX_FMC_Init+0x9c>)
 8100b6c:	2240      	movs	r2, #64	@ 0x40
 8100b6e:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8100b70:	4b17      	ldr	r3, [pc, #92]	@ (8100bd0 <MX_FMC_Init+0x9c>)
 8100b72:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8100b76:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8100b78:	4b15      	ldr	r3, [pc, #84]	@ (8100bd0 <MX_FMC_Init+0x9c>)
 8100b7a:	2200      	movs	r2, #0
 8100b7c:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8100b7e:	4b14      	ldr	r3, [pc, #80]	@ (8100bd0 <MX_FMC_Init+0x9c>)
 8100b80:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8100b84:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 8100b86:	4b12      	ldr	r3, [pc, #72]	@ (8100bd0 <MX_FMC_Init+0x9c>)
 8100b88:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8100b8c:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 8100b8e:	4b10      	ldr	r3, [pc, #64]	@ (8100bd0 <MX_FMC_Init+0x9c>)
 8100b90:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8100b94:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 8100b96:	2302      	movs	r3, #2
 8100b98:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8100b9a:	2307      	movs	r3, #7
 8100b9c:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 8100b9e:	2304      	movs	r3, #4
 8100ba0:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 8100ba2:	2307      	movs	r3, #7
 8100ba4:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 8100ba6:	2303      	movs	r3, #3
 8100ba8:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8100baa:	2302      	movs	r3, #2
 8100bac:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8100bae:	2302      	movs	r3, #2
 8100bb0:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8100bb2:	1d3b      	adds	r3, r7, #4
 8100bb4:	4619      	mov	r1, r3
 8100bb6:	4806      	ldr	r0, [pc, #24]	@ (8100bd0 <MX_FMC_Init+0x9c>)
 8100bb8:	f002 fa26 	bl	8103008 <HAL_SDRAM_Init>
 8100bbc:	4603      	mov	r3, r0
 8100bbe:	2b00      	cmp	r3, #0
 8100bc0:	d001      	beq.n	8100bc6 <MX_FMC_Init+0x92>
  {
    Error_Handler( );
 8100bc2:	f000 f841 	bl	8100c48 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8100bc6:	bf00      	nop
 8100bc8:	3720      	adds	r7, #32
 8100bca:	46bd      	mov	sp, r7
 8100bcc:	bd80      	pop	{r7, pc}
 8100bce:	bf00      	nop
 8100bd0:	1000002c 	.word	0x1000002c
 8100bd4:	52004140 	.word	0x52004140

08100bd8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8100bd8:	b580      	push	{r7, lr}
 8100bda:	b086      	sub	sp, #24
 8100bdc:	af00      	add	r7, sp, #0
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8100bde:	463b      	mov	r3, r7
 8100be0:	2200      	movs	r2, #0
 8100be2:	601a      	str	r2, [r3, #0]
 8100be4:	605a      	str	r2, [r3, #4]
 8100be6:	609a      	str	r2, [r3, #8]
 8100be8:	60da      	str	r2, [r3, #12]
 8100bea:	611a      	str	r2, [r3, #16]
 8100bec:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOI);
 8100bee:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8100bf2:	f7ff fe15 	bl	8100820 <LL_AHB4_GRP1_EnableClock>
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOD);
 8100bf6:	2008      	movs	r0, #8
 8100bf8:	f7ff fe12 	bl	8100820 <LL_AHB4_GRP1_EnableClock>
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOE);
 8100bfc:	2010      	movs	r0, #16
 8100bfe:	f7ff fe0f 	bl	8100820 <LL_AHB4_GRP1_EnableClock>
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOH);
 8100c02:	2080      	movs	r0, #128	@ 0x80
 8100c04:	f7ff fe0c 	bl	8100820 <LL_AHB4_GRP1_EnableClock>
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOG);
 8100c08:	2040      	movs	r0, #64	@ 0x40
 8100c0a:	f7ff fe09 	bl	8100820 <LL_AHB4_GRP1_EnableClock>
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOF);
 8100c0e:	2020      	movs	r0, #32
 8100c10:	f7ff fe06 	bl	8100820 <LL_AHB4_GRP1_EnableClock>

  /**/
  LL_GPIO_SetOutputPin(SRAM_CS_GPIO_Port, SRAM_CS_Pin);
 8100c14:	2110      	movs	r1, #16
 8100c16:	480b      	ldr	r0, [pc, #44]	@ (8100c44 <MX_GPIO_Init+0x6c>)
 8100c18:	f7ff fdf4 	bl	8100804 <LL_GPIO_SetOutputPin>

  /**/
  GPIO_InitStruct.Pin = SRAM_CS_Pin;
 8100c1c:	2310      	movs	r3, #16
 8100c1e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8100c20:	2301      	movs	r3, #1
 8100c22:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8100c24:	2300      	movs	r3, #0
 8100c26:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8100c28:	2300      	movs	r3, #0
 8100c2a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8100c2c:	2300      	movs	r3, #0
 8100c2e:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(SRAM_CS_GPIO_Port, &GPIO_InitStruct);
 8100c30:	463b      	mov	r3, r7
 8100c32:	4619      	mov	r1, r3
 8100c34:	4803      	ldr	r0, [pc, #12]	@ (8100c44 <MX_GPIO_Init+0x6c>)
 8100c36:	f002 fc59 	bl	81034ec <LL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8100c3a:	bf00      	nop
 8100c3c:	3718      	adds	r7, #24
 8100c3e:	46bd      	mov	sp, r7
 8100c40:	bd80      	pop	{r7, pc}
 8100c42:	bf00      	nop
 8100c44:	58020c00 	.word	0x58020c00

08100c48 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8100c48:	b480      	push	{r7}
 8100c4a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8100c4c:	b672      	cpsid	i
}
 8100c4e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8100c50:	bf00      	nop
 8100c52:	e7fd      	b.n	8100c50 <Error_Handler+0x8>

08100c54 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8100c54:	b480      	push	{r7}
 8100c56:	b083      	sub	sp, #12
 8100c58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8100c5a:	4b0a      	ldr	r3, [pc, #40]	@ (8100c84 <HAL_MspInit+0x30>)
 8100c5c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8100c60:	4a08      	ldr	r2, [pc, #32]	@ (8100c84 <HAL_MspInit+0x30>)
 8100c62:	f043 0302 	orr.w	r3, r3, #2
 8100c66:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8100c6a:	4b06      	ldr	r3, [pc, #24]	@ (8100c84 <HAL_MspInit+0x30>)
 8100c6c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8100c70:	f003 0302 	and.w	r3, r3, #2
 8100c74:	607b      	str	r3, [r7, #4]
 8100c76:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8100c78:	bf00      	nop
 8100c7a:	370c      	adds	r7, #12
 8100c7c:	46bd      	mov	sp, r7
 8100c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100c82:	4770      	bx	lr
 8100c84:	58024400 	.word	0x58024400

08100c88 <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8100c88:	b580      	push	{r7, lr}
 8100c8a:	b0b8      	sub	sp, #224	@ 0xe0
 8100c8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8100c8e:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8100c92:	2200      	movs	r2, #0
 8100c94:	601a      	str	r2, [r3, #0]
 8100c96:	605a      	str	r2, [r3, #4]
 8100c98:	609a      	str	r2, [r3, #8]
 8100c9a:	60da      	str	r2, [r3, #12]
 8100c9c:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8100c9e:	4b5c      	ldr	r3, [pc, #368]	@ (8100e10 <HAL_FMC_MspInit+0x188>)
 8100ca0:	681b      	ldr	r3, [r3, #0]
 8100ca2:	2b00      	cmp	r3, #0
 8100ca4:	f040 80b0 	bne.w	8100e08 <HAL_FMC_MspInit+0x180>
    return;
  }
  FMC_Initialized = 1;
 8100ca8:	4b59      	ldr	r3, [pc, #356]	@ (8100e10 <HAL_FMC_MspInit+0x188>)
 8100caa:	2201      	movs	r2, #1
 8100cac:	601a      	str	r2, [r3, #0]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8100cae:	f107 0308 	add.w	r3, r7, #8
 8100cb2:	22c0      	movs	r2, #192	@ 0xc0
 8100cb4:	2100      	movs	r1, #0
 8100cb6:	4618      	mov	r0, r3
 8100cb8:	f002 fc86 	bl	81035c8 <memset>

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FMC;
 8100cbc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8100cc0:	f04f 0300 	mov.w	r3, #0
 8100cc4:	e9c7 2302 	strd	r2, r3, [r7, #8]
    PeriphClkInitStruct.FmcClockSelection = RCC_FMCCLKSOURCE_D1HCLK;
 8100cc8:	2300      	movs	r3, #0
 8100cca:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8100ccc:	f107 0308 	add.w	r3, r7, #8
 8100cd0:	4618      	mov	r0, r3
 8100cd2:	f000 fe2b 	bl	810192c <HAL_RCCEx_PeriphCLKConfig>
 8100cd6:	4603      	mov	r3, r0
 8100cd8:	2b00      	cmp	r3, #0
 8100cda:	d001      	beq.n	8100ce0 <HAL_FMC_MspInit+0x58>
    {
      Error_Handler();
 8100cdc:	f7ff ffb4 	bl	8100c48 <Error_Handler>
    }

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8100ce0:	4b4c      	ldr	r3, [pc, #304]	@ (8100e14 <HAL_FMC_MspInit+0x18c>)
 8100ce2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8100ce6:	4a4b      	ldr	r2, [pc, #300]	@ (8100e14 <HAL_FMC_MspInit+0x18c>)
 8100ce8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8100cec:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 8100cf0:	4b48      	ldr	r3, [pc, #288]	@ (8100e14 <HAL_FMC_MspInit+0x18c>)
 8100cf2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8100cf6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8100cfa:	607b      	str	r3, [r7, #4]
 8100cfc:	687b      	ldr	r3, [r7, #4]
  PE7   ------> FMC_D4
  PE14   ------> FMC_D11
  PH7   ------> FMC_SDCKE1
  PD8   ------> FMC_D13
  */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_5|GPIO_PIN_4|GPIO_PIN_1
 8100cfe:	f240 63ff 	movw	r3, #1791	@ 0x6ff
 8100d02:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
                          |GPIO_PIN_0|GPIO_PIN_7|GPIO_PIN_2|GPIO_PIN_3
                          |GPIO_PIN_9|GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8100d06:	2302      	movs	r3, #2
 8100d08:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100d0c:	2300      	movs	r3, #0
 8100d0e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8100d12:	2303      	movs	r3, #3
 8100d14:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8100d18:	230c      	movs	r3, #12
 8100d1a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8100d1e:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8100d22:	4619      	mov	r1, r3
 8100d24:	483c      	ldr	r0, [pc, #240]	@ (8100e18 <HAL_FMC_MspInit+0x190>)
 8100d26:	f000 faa5 	bl	8101274 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_10|GPIO_PIN_9
 8100d2a:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8100d2e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15|GPIO_PIN_8
                          |GPIO_PIN_13|GPIO_PIN_7|GPIO_PIN_14;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8100d32:	2302      	movs	r3, #2
 8100d34:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100d38:	2300      	movs	r3, #0
 8100d3a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8100d3e:	2303      	movs	r3, #3
 8100d40:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8100d44:	230c      	movs	r3, #12
 8100d46:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8100d4a:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8100d4e:	4619      	mov	r1, r3
 8100d50:	4832      	ldr	r0, [pc, #200]	@ (8100e1c <HAL_FMC_MspInit+0x194>)
 8100d52:	f000 fa8f 	bl	8101274 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_14|GPIO_PIN_13|GPIO_PIN_5
 8100d56:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8100d5a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_9|GPIO_PIN_12
                          |GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8100d5e:	2302      	movs	r3, #2
 8100d60:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100d64:	2300      	movs	r3, #0
 8100d66:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8100d6a:	2303      	movs	r3, #3
 8100d6c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8100d70:	230c      	movs	r3, #12
 8100d72:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8100d76:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8100d7a:	4619      	mov	r1, r3
 8100d7c:	4828      	ldr	r0, [pc, #160]	@ (8100e20 <HAL_FMC_MspInit+0x198>)
 8100d7e:	f000 fa79 	bl	8101274 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_8|GPIO_PIN_5|GPIO_PIN_4
 8100d82:	f248 1333 	movw	r3, #33075	@ 0x8133
 8100d86:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
                          |GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8100d8a:	2302      	movs	r3, #2
 8100d8c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100d90:	2300      	movs	r3, #0
 8100d92:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8100d96:	2303      	movs	r3, #3
 8100d98:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8100d9c:	230c      	movs	r3, #12
 8100d9e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8100da2:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8100da6:	4619      	mov	r1, r3
 8100da8:	481e      	ldr	r0, [pc, #120]	@ (8100e24 <HAL_FMC_MspInit+0x19c>)
 8100daa:	f000 fa63 	bl	8101274 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_15|GPIO_PIN_14
 8100dae:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8100db2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
                          |GPIO_PIN_10|GPIO_PIN_9|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8100db6:	2302      	movs	r3, #2
 8100db8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100dbc:	2300      	movs	r3, #0
 8100dbe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8100dc2:	2303      	movs	r3, #3
 8100dc4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8100dc8:	230c      	movs	r3, #12
 8100dca:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8100dce:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8100dd2:	4619      	mov	r1, r3
 8100dd4:	4814      	ldr	r0, [pc, #80]	@ (8100e28 <HAL_FMC_MspInit+0x1a0>)
 8100dd6:	f000 fa4d 	bl	8101274 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_3
 8100dda:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8100dde:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
                          |GPIO_PIN_5|GPIO_PIN_4|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_12|GPIO_PIN_15|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8100de2:	2302      	movs	r3, #2
 8100de4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100de8:	2300      	movs	r3, #0
 8100dea:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8100dee:	2303      	movs	r3, #3
 8100df0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8100df4:	230c      	movs	r3, #12
 8100df6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8100dfa:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8100dfe:	4619      	mov	r1, r3
 8100e00:	480a      	ldr	r0, [pc, #40]	@ (8100e2c <HAL_FMC_MspInit+0x1a4>)
 8100e02:	f000 fa37 	bl	8101274 <HAL_GPIO_Init>
 8100e06:	e000      	b.n	8100e0a <HAL_FMC_MspInit+0x182>
    return;
 8100e08:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8100e0a:	37e0      	adds	r7, #224	@ 0xe0
 8100e0c:	46bd      	mov	sp, r7
 8100e0e:	bd80      	pop	{r7, pc}
 8100e10:	10000060 	.word	0x10000060
 8100e14:	58024400 	.word	0x58024400
 8100e18:	58022000 	.word	0x58022000
 8100e1c:	58021000 	.word	0x58021000
 8100e20:	58021c00 	.word	0x58021c00
 8100e24:	58021800 	.word	0x58021800
 8100e28:	58020c00 	.word	0x58020c00
 8100e2c:	58021400 	.word	0x58021400

08100e30 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8100e30:	b580      	push	{r7, lr}
 8100e32:	b082      	sub	sp, #8
 8100e34:	af00      	add	r7, sp, #0
 8100e36:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8100e38:	f7ff ff26 	bl	8100c88 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8100e3c:	bf00      	nop
 8100e3e:	3708      	adds	r7, #8
 8100e40:	46bd      	mov	sp, r7
 8100e42:	bd80      	pop	{r7, pc}

08100e44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8100e44:	b480      	push	{r7}
 8100e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8100e48:	bf00      	nop
 8100e4a:	e7fd      	b.n	8100e48 <NMI_Handler+0x4>

08100e4c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8100e4c:	b480      	push	{r7}
 8100e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8100e50:	bf00      	nop
 8100e52:	e7fd      	b.n	8100e50 <HardFault_Handler+0x4>

08100e54 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8100e54:	b480      	push	{r7}
 8100e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8100e58:	bf00      	nop
 8100e5a:	e7fd      	b.n	8100e58 <MemManage_Handler+0x4>

08100e5c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8100e5c:	b480      	push	{r7}
 8100e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8100e60:	bf00      	nop
 8100e62:	e7fd      	b.n	8100e60 <BusFault_Handler+0x4>

08100e64 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8100e64:	b480      	push	{r7}
 8100e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8100e68:	bf00      	nop
 8100e6a:	e7fd      	b.n	8100e68 <UsageFault_Handler+0x4>

08100e6c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8100e6c:	b480      	push	{r7}
 8100e6e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8100e70:	bf00      	nop
 8100e72:	46bd      	mov	sp, r7
 8100e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100e78:	4770      	bx	lr

08100e7a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8100e7a:	b480      	push	{r7}
 8100e7c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8100e7e:	bf00      	nop
 8100e80:	46bd      	mov	sp, r7
 8100e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100e86:	4770      	bx	lr

08100e88 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8100e88:	b480      	push	{r7}
 8100e8a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8100e8c:	bf00      	nop
 8100e8e:	46bd      	mov	sp, r7
 8100e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100e94:	4770      	bx	lr

08100e96 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8100e96:	b580      	push	{r7, lr}
 8100e98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8100e9a:	f000 f8c3 	bl	8101024 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8100e9e:	bf00      	nop
 8100ea0:	bd80      	pop	{r7, pc}
	...

08100ea4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8100ea4:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8100ee0 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8100ea8:	f7ff fc92 	bl	81007d0 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8100eac:	f7ff fc78 	bl	81007a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8100eb0:	480c      	ldr	r0, [pc, #48]	@ (8100ee4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8100eb2:	490d      	ldr	r1, [pc, #52]	@ (8100ee8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8100eb4:	4a0d      	ldr	r2, [pc, #52]	@ (8100eec <LoopFillZerobss+0x1a>)
  movs r3, #0
 8100eb6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8100eb8:	e002      	b.n	8100ec0 <LoopCopyDataInit>

08100eba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8100eba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8100ebc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8100ebe:	3304      	adds	r3, #4

08100ec0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8100ec0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8100ec2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8100ec4:	d3f9      	bcc.n	8100eba <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8100ec6:	4a0a      	ldr	r2, [pc, #40]	@ (8100ef0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8100ec8:	4c0a      	ldr	r4, [pc, #40]	@ (8100ef4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8100eca:	2300      	movs	r3, #0
  b LoopFillZerobss
 8100ecc:	e001      	b.n	8100ed2 <LoopFillZerobss>

08100ece <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8100ece:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8100ed0:	3204      	adds	r2, #4

08100ed2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8100ed2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8100ed4:	d3fb      	bcc.n	8100ece <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8100ed6:	f002 fb7f 	bl	81035d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8100eda:	f7ff fe19 	bl	8100b10 <main>
  bx  lr
 8100ede:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8100ee0:	10048000 	.word	0x10048000
  ldr r0, =_sdata
 8100ee4:	10000000 	.word	0x10000000
  ldr r1, =_edata
 8100ee8:	10000010 	.word	0x10000010
  ldr r2, =_sidata
 8100eec:	08103748 	.word	0x08103748
  ldr r2, =_sbss
 8100ef0:	10000010 	.word	0x10000010
  ldr r4, =_ebss
 8100ef4:	10000068 	.word	0x10000068

08100ef8 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8100ef8:	e7fe      	b.n	8100ef8 <ADC3_IRQHandler>
	...

08100efc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8100efc:	b580      	push	{r7, lr}
 8100efe:	b082      	sub	sp, #8
 8100f00:	af00      	add	r7, sp, #0

uint32_t common_system_clock;

#if defined(DUAL_CORE) && defined(CORE_CM4)
   /* Configure Cortex-M4 Instruction cache through ART accelerator */
   __HAL_RCC_ART_CLK_ENABLE();                   /* Enable the Cortex-M4 ART Clock */
 8100f02:	4b28      	ldr	r3, [pc, #160]	@ (8100fa4 <HAL_Init+0xa8>)
 8100f04:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8100f08:	4a26      	ldr	r2, [pc, #152]	@ (8100fa4 <HAL_Init+0xa8>)
 8100f0a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8100f0e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8100f12:	4b24      	ldr	r3, [pc, #144]	@ (8100fa4 <HAL_Init+0xa8>)
 8100f14:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8100f18:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8100f1c:	603b      	str	r3, [r7, #0]
 8100f1e:	683b      	ldr	r3, [r7, #0]
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
 8100f20:	4b21      	ldr	r3, [pc, #132]	@ (8100fa8 <HAL_Init+0xac>)
 8100f22:	681b      	ldr	r3, [r3, #0]
 8100f24:	f423 237f 	bic.w	r3, r3, #1044480	@ 0xff000
 8100f28:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8100f2c:	4a1e      	ldr	r2, [pc, #120]	@ (8100fa8 <HAL_Init+0xac>)
 8100f2e:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8100f32:	6013      	str	r3, [r2, #0]
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
 8100f34:	4b1c      	ldr	r3, [pc, #112]	@ (8100fa8 <HAL_Init+0xac>)
 8100f36:	681b      	ldr	r3, [r3, #0]
 8100f38:	4a1b      	ldr	r2, [pc, #108]	@ (8100fa8 <HAL_Init+0xac>)
 8100f3a:	f043 0301 	orr.w	r3, r3, #1
 8100f3e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8100f40:	2003      	movs	r0, #3
 8100f42:	f000 f965 	bl	8101210 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8100f46:	f000 fb45 	bl	81015d4 <HAL_RCC_GetSysClockFreq>
 8100f4a:	4602      	mov	r2, r0
 8100f4c:	4b15      	ldr	r3, [pc, #84]	@ (8100fa4 <HAL_Init+0xa8>)
 8100f4e:	699b      	ldr	r3, [r3, #24]
 8100f50:	0a1b      	lsrs	r3, r3, #8
 8100f52:	f003 030f 	and.w	r3, r3, #15
 8100f56:	4915      	ldr	r1, [pc, #84]	@ (8100fac <HAL_Init+0xb0>)
 8100f58:	5ccb      	ldrb	r3, [r1, r3]
 8100f5a:	f003 031f 	and.w	r3, r3, #31
 8100f5e:	fa22 f303 	lsr.w	r3, r2, r3
 8100f62:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8100f64:	4b0f      	ldr	r3, [pc, #60]	@ (8100fa4 <HAL_Init+0xa8>)
 8100f66:	699b      	ldr	r3, [r3, #24]
 8100f68:	f003 030f 	and.w	r3, r3, #15
 8100f6c:	4a0f      	ldr	r2, [pc, #60]	@ (8100fac <HAL_Init+0xb0>)
 8100f6e:	5cd3      	ldrb	r3, [r2, r3]
 8100f70:	f003 031f 	and.w	r3, r3, #31
 8100f74:	687a      	ldr	r2, [r7, #4]
 8100f76:	fa22 f303 	lsr.w	r3, r2, r3
 8100f7a:	4a0d      	ldr	r2, [pc, #52]	@ (8100fb0 <HAL_Init+0xb4>)
 8100f7c:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 8100f7e:	4b0c      	ldr	r3, [pc, #48]	@ (8100fb0 <HAL_Init+0xb4>)
 8100f80:	681b      	ldr	r3, [r3, #0]
 8100f82:	4a0c      	ldr	r2, [pc, #48]	@ (8100fb4 <HAL_Init+0xb8>)
 8100f84:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8100f86:	200f      	movs	r0, #15
 8100f88:	f000 f816 	bl	8100fb8 <HAL_InitTick>
 8100f8c:	4603      	mov	r3, r0
 8100f8e:	2b00      	cmp	r3, #0
 8100f90:	d001      	beq.n	8100f96 <HAL_Init+0x9a>
  {
    return HAL_ERROR;
 8100f92:	2301      	movs	r3, #1
 8100f94:	e002      	b.n	8100f9c <HAL_Init+0xa0>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8100f96:	f7ff fe5d 	bl	8100c54 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8100f9a:	2300      	movs	r3, #0
}
 8100f9c:	4618      	mov	r0, r3
 8100f9e:	3708      	adds	r7, #8
 8100fa0:	46bd      	mov	sp, r7
 8100fa2:	bd80      	pop	{r7, pc}
 8100fa4:	58024400 	.word	0x58024400
 8100fa8:	40024400 	.word	0x40024400
 8100fac:	08103730 	.word	0x08103730
 8100fb0:	10000004 	.word	0x10000004
 8100fb4:	10000000 	.word	0x10000000

08100fb8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8100fb8:	b580      	push	{r7, lr}
 8100fba:	b082      	sub	sp, #8
 8100fbc:	af00      	add	r7, sp, #0
 8100fbe:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8100fc0:	4b15      	ldr	r3, [pc, #84]	@ (8101018 <HAL_InitTick+0x60>)
 8100fc2:	781b      	ldrb	r3, [r3, #0]
 8100fc4:	2b00      	cmp	r3, #0
 8100fc6:	d101      	bne.n	8100fcc <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8100fc8:	2301      	movs	r3, #1
 8100fca:	e021      	b.n	8101010 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8100fcc:	4b13      	ldr	r3, [pc, #76]	@ (810101c <HAL_InitTick+0x64>)
 8100fce:	681a      	ldr	r2, [r3, #0]
 8100fd0:	4b11      	ldr	r3, [pc, #68]	@ (8101018 <HAL_InitTick+0x60>)
 8100fd2:	781b      	ldrb	r3, [r3, #0]
 8100fd4:	4619      	mov	r1, r3
 8100fd6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8100fda:	fbb3 f3f1 	udiv	r3, r3, r1
 8100fde:	fbb2 f3f3 	udiv	r3, r2, r3
 8100fe2:	4618      	mov	r0, r3
 8100fe4:	f000 f939 	bl	810125a <HAL_SYSTICK_Config>
 8100fe8:	4603      	mov	r3, r0
 8100fea:	2b00      	cmp	r3, #0
 8100fec:	d001      	beq.n	8100ff2 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8100fee:	2301      	movs	r3, #1
 8100ff0:	e00e      	b.n	8101010 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8100ff2:	687b      	ldr	r3, [r7, #4]
 8100ff4:	2b0f      	cmp	r3, #15
 8100ff6:	d80a      	bhi.n	810100e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8100ff8:	2200      	movs	r2, #0
 8100ffa:	6879      	ldr	r1, [r7, #4]
 8100ffc:	f04f 30ff 	mov.w	r0, #4294967295
 8101000:	f000 f911 	bl	8101226 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8101004:	4a06      	ldr	r2, [pc, #24]	@ (8101020 <HAL_InitTick+0x68>)
 8101006:	687b      	ldr	r3, [r7, #4]
 8101008:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 810100a:	2300      	movs	r3, #0
 810100c:	e000      	b.n	8101010 <HAL_InitTick+0x58>
    return HAL_ERROR;
 810100e:	2301      	movs	r3, #1
}
 8101010:	4618      	mov	r0, r3
 8101012:	3708      	adds	r7, #8
 8101014:	46bd      	mov	sp, r7
 8101016:	bd80      	pop	{r7, pc}
 8101018:	1000000c 	.word	0x1000000c
 810101c:	10000000 	.word	0x10000000
 8101020:	10000008 	.word	0x10000008

08101024 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8101024:	b480      	push	{r7}
 8101026:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8101028:	4b06      	ldr	r3, [pc, #24]	@ (8101044 <HAL_IncTick+0x20>)
 810102a:	781b      	ldrb	r3, [r3, #0]
 810102c:	461a      	mov	r2, r3
 810102e:	4b06      	ldr	r3, [pc, #24]	@ (8101048 <HAL_IncTick+0x24>)
 8101030:	681b      	ldr	r3, [r3, #0]
 8101032:	4413      	add	r3, r2
 8101034:	4a04      	ldr	r2, [pc, #16]	@ (8101048 <HAL_IncTick+0x24>)
 8101036:	6013      	str	r3, [r2, #0]
}
 8101038:	bf00      	nop
 810103a:	46bd      	mov	sp, r7
 810103c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101040:	4770      	bx	lr
 8101042:	bf00      	nop
 8101044:	1000000c 	.word	0x1000000c
 8101048:	10000064 	.word	0x10000064

0810104c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 810104c:	b480      	push	{r7}
 810104e:	af00      	add	r7, sp, #0
  return uwTick;
 8101050:	4b03      	ldr	r3, [pc, #12]	@ (8101060 <HAL_GetTick+0x14>)
 8101052:	681b      	ldr	r3, [r3, #0]
}
 8101054:	4618      	mov	r0, r3
 8101056:	46bd      	mov	sp, r7
 8101058:	f85d 7b04 	ldr.w	r7, [sp], #4
 810105c:	4770      	bx	lr
 810105e:	bf00      	nop
 8101060:	10000064 	.word	0x10000064

08101064 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8101064:	b580      	push	{r7, lr}
 8101066:	b084      	sub	sp, #16
 8101068:	af00      	add	r7, sp, #0
 810106a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 810106c:	f7ff ffee 	bl	810104c <HAL_GetTick>
 8101070:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8101072:	687b      	ldr	r3, [r7, #4]
 8101074:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8101076:	68fb      	ldr	r3, [r7, #12]
 8101078:	f1b3 3fff 	cmp.w	r3, #4294967295
 810107c:	d005      	beq.n	810108a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 810107e:	4b0a      	ldr	r3, [pc, #40]	@ (81010a8 <HAL_Delay+0x44>)
 8101080:	781b      	ldrb	r3, [r3, #0]
 8101082:	461a      	mov	r2, r3
 8101084:	68fb      	ldr	r3, [r7, #12]
 8101086:	4413      	add	r3, r2
 8101088:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 810108a:	bf00      	nop
 810108c:	f7ff ffde 	bl	810104c <HAL_GetTick>
 8101090:	4602      	mov	r2, r0
 8101092:	68bb      	ldr	r3, [r7, #8]
 8101094:	1ad3      	subs	r3, r2, r3
 8101096:	68fa      	ldr	r2, [r7, #12]
 8101098:	429a      	cmp	r2, r3
 810109a:	d8f7      	bhi.n	810108c <HAL_Delay+0x28>
  {
  }
}
 810109c:	bf00      	nop
 810109e:	bf00      	nop
 81010a0:	3710      	adds	r7, #16
 81010a2:	46bd      	mov	sp, r7
 81010a4:	bd80      	pop	{r7, pc}
 81010a6:	bf00      	nop
 81010a8:	1000000c 	.word	0x1000000c

081010ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 81010ac:	b480      	push	{r7}
 81010ae:	b085      	sub	sp, #20
 81010b0:	af00      	add	r7, sp, #0
 81010b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 81010b4:	687b      	ldr	r3, [r7, #4]
 81010b6:	f003 0307 	and.w	r3, r3, #7
 81010ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 81010bc:	4b0c      	ldr	r3, [pc, #48]	@ (81010f0 <__NVIC_SetPriorityGrouping+0x44>)
 81010be:	68db      	ldr	r3, [r3, #12]
 81010c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 81010c2:	68ba      	ldr	r2, [r7, #8]
 81010c4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 81010c8:	4013      	ands	r3, r2
 81010ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 81010cc:	68fb      	ldr	r3, [r7, #12]
 81010ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 81010d0:	68bb      	ldr	r3, [r7, #8]
 81010d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 81010d4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 81010d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 81010dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 81010de:	4a04      	ldr	r2, [pc, #16]	@ (81010f0 <__NVIC_SetPriorityGrouping+0x44>)
 81010e0:	68bb      	ldr	r3, [r7, #8]
 81010e2:	60d3      	str	r3, [r2, #12]
}
 81010e4:	bf00      	nop
 81010e6:	3714      	adds	r7, #20
 81010e8:	46bd      	mov	sp, r7
 81010ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 81010ee:	4770      	bx	lr
 81010f0:	e000ed00 	.word	0xe000ed00

081010f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 81010f4:	b480      	push	{r7}
 81010f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 81010f8:	4b04      	ldr	r3, [pc, #16]	@ (810110c <__NVIC_GetPriorityGrouping+0x18>)
 81010fa:	68db      	ldr	r3, [r3, #12]
 81010fc:	0a1b      	lsrs	r3, r3, #8
 81010fe:	f003 0307 	and.w	r3, r3, #7
}
 8101102:	4618      	mov	r0, r3
 8101104:	46bd      	mov	sp, r7
 8101106:	f85d 7b04 	ldr.w	r7, [sp], #4
 810110a:	4770      	bx	lr
 810110c:	e000ed00 	.word	0xe000ed00

08101110 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8101110:	b480      	push	{r7}
 8101112:	b083      	sub	sp, #12
 8101114:	af00      	add	r7, sp, #0
 8101116:	4603      	mov	r3, r0
 8101118:	6039      	str	r1, [r7, #0]
 810111a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 810111c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8101120:	2b00      	cmp	r3, #0
 8101122:	db0a      	blt.n	810113a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8101124:	683b      	ldr	r3, [r7, #0]
 8101126:	b2da      	uxtb	r2, r3
 8101128:	490c      	ldr	r1, [pc, #48]	@ (810115c <__NVIC_SetPriority+0x4c>)
 810112a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 810112e:	0112      	lsls	r2, r2, #4
 8101130:	b2d2      	uxtb	r2, r2
 8101132:	440b      	add	r3, r1
 8101134:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8101138:	e00a      	b.n	8101150 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 810113a:	683b      	ldr	r3, [r7, #0]
 810113c:	b2da      	uxtb	r2, r3
 810113e:	4908      	ldr	r1, [pc, #32]	@ (8101160 <__NVIC_SetPriority+0x50>)
 8101140:	88fb      	ldrh	r3, [r7, #6]
 8101142:	f003 030f 	and.w	r3, r3, #15
 8101146:	3b04      	subs	r3, #4
 8101148:	0112      	lsls	r2, r2, #4
 810114a:	b2d2      	uxtb	r2, r2
 810114c:	440b      	add	r3, r1
 810114e:	761a      	strb	r2, [r3, #24]
}
 8101150:	bf00      	nop
 8101152:	370c      	adds	r7, #12
 8101154:	46bd      	mov	sp, r7
 8101156:	f85d 7b04 	ldr.w	r7, [sp], #4
 810115a:	4770      	bx	lr
 810115c:	e000e100 	.word	0xe000e100
 8101160:	e000ed00 	.word	0xe000ed00

08101164 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8101164:	b480      	push	{r7}
 8101166:	b089      	sub	sp, #36	@ 0x24
 8101168:	af00      	add	r7, sp, #0
 810116a:	60f8      	str	r0, [r7, #12]
 810116c:	60b9      	str	r1, [r7, #8]
 810116e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8101170:	68fb      	ldr	r3, [r7, #12]
 8101172:	f003 0307 	and.w	r3, r3, #7
 8101176:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8101178:	69fb      	ldr	r3, [r7, #28]
 810117a:	f1c3 0307 	rsb	r3, r3, #7
 810117e:	2b04      	cmp	r3, #4
 8101180:	bf28      	it	cs
 8101182:	2304      	movcs	r3, #4
 8101184:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8101186:	69fb      	ldr	r3, [r7, #28]
 8101188:	3304      	adds	r3, #4
 810118a:	2b06      	cmp	r3, #6
 810118c:	d902      	bls.n	8101194 <NVIC_EncodePriority+0x30>
 810118e:	69fb      	ldr	r3, [r7, #28]
 8101190:	3b03      	subs	r3, #3
 8101192:	e000      	b.n	8101196 <NVIC_EncodePriority+0x32>
 8101194:	2300      	movs	r3, #0
 8101196:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8101198:	f04f 32ff 	mov.w	r2, #4294967295
 810119c:	69bb      	ldr	r3, [r7, #24]
 810119e:	fa02 f303 	lsl.w	r3, r2, r3
 81011a2:	43da      	mvns	r2, r3
 81011a4:	68bb      	ldr	r3, [r7, #8]
 81011a6:	401a      	ands	r2, r3
 81011a8:	697b      	ldr	r3, [r7, #20]
 81011aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 81011ac:	f04f 31ff 	mov.w	r1, #4294967295
 81011b0:	697b      	ldr	r3, [r7, #20]
 81011b2:	fa01 f303 	lsl.w	r3, r1, r3
 81011b6:	43d9      	mvns	r1, r3
 81011b8:	687b      	ldr	r3, [r7, #4]
 81011ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 81011bc:	4313      	orrs	r3, r2
         );
}
 81011be:	4618      	mov	r0, r3
 81011c0:	3724      	adds	r7, #36	@ 0x24
 81011c2:	46bd      	mov	sp, r7
 81011c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81011c8:	4770      	bx	lr
	...

081011cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 81011cc:	b580      	push	{r7, lr}
 81011ce:	b082      	sub	sp, #8
 81011d0:	af00      	add	r7, sp, #0
 81011d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 81011d4:	687b      	ldr	r3, [r7, #4]
 81011d6:	3b01      	subs	r3, #1
 81011d8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 81011dc:	d301      	bcc.n	81011e2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 81011de:	2301      	movs	r3, #1
 81011e0:	e00f      	b.n	8101202 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 81011e2:	4a0a      	ldr	r2, [pc, #40]	@ (810120c <SysTick_Config+0x40>)
 81011e4:	687b      	ldr	r3, [r7, #4]
 81011e6:	3b01      	subs	r3, #1
 81011e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 81011ea:	210f      	movs	r1, #15
 81011ec:	f04f 30ff 	mov.w	r0, #4294967295
 81011f0:	f7ff ff8e 	bl	8101110 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 81011f4:	4b05      	ldr	r3, [pc, #20]	@ (810120c <SysTick_Config+0x40>)
 81011f6:	2200      	movs	r2, #0
 81011f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 81011fa:	4b04      	ldr	r3, [pc, #16]	@ (810120c <SysTick_Config+0x40>)
 81011fc:	2207      	movs	r2, #7
 81011fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8101200:	2300      	movs	r3, #0
}
 8101202:	4618      	mov	r0, r3
 8101204:	3708      	adds	r7, #8
 8101206:	46bd      	mov	sp, r7
 8101208:	bd80      	pop	{r7, pc}
 810120a:	bf00      	nop
 810120c:	e000e010 	.word	0xe000e010

08101210 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8101210:	b580      	push	{r7, lr}
 8101212:	b082      	sub	sp, #8
 8101214:	af00      	add	r7, sp, #0
 8101216:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8101218:	6878      	ldr	r0, [r7, #4]
 810121a:	f7ff ff47 	bl	81010ac <__NVIC_SetPriorityGrouping>
}
 810121e:	bf00      	nop
 8101220:	3708      	adds	r7, #8
 8101222:	46bd      	mov	sp, r7
 8101224:	bd80      	pop	{r7, pc}

08101226 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8101226:	b580      	push	{r7, lr}
 8101228:	b086      	sub	sp, #24
 810122a:	af00      	add	r7, sp, #0
 810122c:	4603      	mov	r3, r0
 810122e:	60b9      	str	r1, [r7, #8]
 8101230:	607a      	str	r2, [r7, #4]
 8101232:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8101234:	f7ff ff5e 	bl	81010f4 <__NVIC_GetPriorityGrouping>
 8101238:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 810123a:	687a      	ldr	r2, [r7, #4]
 810123c:	68b9      	ldr	r1, [r7, #8]
 810123e:	6978      	ldr	r0, [r7, #20]
 8101240:	f7ff ff90 	bl	8101164 <NVIC_EncodePriority>
 8101244:	4602      	mov	r2, r0
 8101246:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 810124a:	4611      	mov	r1, r2
 810124c:	4618      	mov	r0, r3
 810124e:	f7ff ff5f 	bl	8101110 <__NVIC_SetPriority>
}
 8101252:	bf00      	nop
 8101254:	3718      	adds	r7, #24
 8101256:	46bd      	mov	sp, r7
 8101258:	bd80      	pop	{r7, pc}

0810125a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 810125a:	b580      	push	{r7, lr}
 810125c:	b082      	sub	sp, #8
 810125e:	af00      	add	r7, sp, #0
 8101260:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8101262:	6878      	ldr	r0, [r7, #4]
 8101264:	f7ff ffb2 	bl	81011cc <SysTick_Config>
 8101268:	4603      	mov	r3, r0
}
 810126a:	4618      	mov	r0, r3
 810126c:	3708      	adds	r7, #8
 810126e:	46bd      	mov	sp, r7
 8101270:	bd80      	pop	{r7, pc}
	...

08101274 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8101274:	b480      	push	{r7}
 8101276:	b089      	sub	sp, #36	@ 0x24
 8101278:	af00      	add	r7, sp, #0
 810127a:	6078      	str	r0, [r7, #4]
 810127c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 810127e:	2300      	movs	r3, #0
 8101280:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent;
  uint32_t temp;
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
 8101282:	4b89      	ldr	r3, [pc, #548]	@ (81014a8 <HAL_GPIO_Init+0x234>)
 8101284:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8101286:	e194      	b.n	81015b2 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8101288:	683b      	ldr	r3, [r7, #0]
 810128a:	681a      	ldr	r2, [r3, #0]
 810128c:	2101      	movs	r1, #1
 810128e:	69fb      	ldr	r3, [r7, #28]
 8101290:	fa01 f303 	lsl.w	r3, r1, r3
 8101294:	4013      	ands	r3, r2
 8101296:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8101298:	693b      	ldr	r3, [r7, #16]
 810129a:	2b00      	cmp	r3, #0
 810129c:	f000 8186 	beq.w	81015ac <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 81012a0:	683b      	ldr	r3, [r7, #0]
 81012a2:	685b      	ldr	r3, [r3, #4]
 81012a4:	f003 0303 	and.w	r3, r3, #3
 81012a8:	2b01      	cmp	r3, #1
 81012aa:	d005      	beq.n	81012b8 <HAL_GPIO_Init+0x44>
 81012ac:	683b      	ldr	r3, [r7, #0]
 81012ae:	685b      	ldr	r3, [r3, #4]
 81012b0:	f003 0303 	and.w	r3, r3, #3
 81012b4:	2b02      	cmp	r3, #2
 81012b6:	d130      	bne.n	810131a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 81012b8:	687b      	ldr	r3, [r7, #4]
 81012ba:	689b      	ldr	r3, [r3, #8]
 81012bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 81012be:	69fb      	ldr	r3, [r7, #28]
 81012c0:	005b      	lsls	r3, r3, #1
 81012c2:	2203      	movs	r2, #3
 81012c4:	fa02 f303 	lsl.w	r3, r2, r3
 81012c8:	43db      	mvns	r3, r3
 81012ca:	69ba      	ldr	r2, [r7, #24]
 81012cc:	4013      	ands	r3, r2
 81012ce:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 81012d0:	683b      	ldr	r3, [r7, #0]
 81012d2:	68da      	ldr	r2, [r3, #12]
 81012d4:	69fb      	ldr	r3, [r7, #28]
 81012d6:	005b      	lsls	r3, r3, #1
 81012d8:	fa02 f303 	lsl.w	r3, r2, r3
 81012dc:	69ba      	ldr	r2, [r7, #24]
 81012de:	4313      	orrs	r3, r2
 81012e0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 81012e2:	687b      	ldr	r3, [r7, #4]
 81012e4:	69ba      	ldr	r2, [r7, #24]
 81012e6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 81012e8:	687b      	ldr	r3, [r7, #4]
 81012ea:	685b      	ldr	r3, [r3, #4]
 81012ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 81012ee:	2201      	movs	r2, #1
 81012f0:	69fb      	ldr	r3, [r7, #28]
 81012f2:	fa02 f303 	lsl.w	r3, r2, r3
 81012f6:	43db      	mvns	r3, r3
 81012f8:	69ba      	ldr	r2, [r7, #24]
 81012fa:	4013      	ands	r3, r2
 81012fc:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 81012fe:	683b      	ldr	r3, [r7, #0]
 8101300:	685b      	ldr	r3, [r3, #4]
 8101302:	091b      	lsrs	r3, r3, #4
 8101304:	f003 0201 	and.w	r2, r3, #1
 8101308:	69fb      	ldr	r3, [r7, #28]
 810130a:	fa02 f303 	lsl.w	r3, r2, r3
 810130e:	69ba      	ldr	r2, [r7, #24]
 8101310:	4313      	orrs	r3, r2
 8101312:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8101314:	687b      	ldr	r3, [r7, #4]
 8101316:	69ba      	ldr	r2, [r7, #24]
 8101318:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 810131a:	683b      	ldr	r3, [r7, #0]
 810131c:	685b      	ldr	r3, [r3, #4]
 810131e:	f003 0303 	and.w	r3, r3, #3
 8101322:	2b03      	cmp	r3, #3
 8101324:	d017      	beq.n	8101356 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8101326:	687b      	ldr	r3, [r7, #4]
 8101328:	68db      	ldr	r3, [r3, #12]
 810132a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 810132c:	69fb      	ldr	r3, [r7, #28]
 810132e:	005b      	lsls	r3, r3, #1
 8101330:	2203      	movs	r2, #3
 8101332:	fa02 f303 	lsl.w	r3, r2, r3
 8101336:	43db      	mvns	r3, r3
 8101338:	69ba      	ldr	r2, [r7, #24]
 810133a:	4013      	ands	r3, r2
 810133c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 810133e:	683b      	ldr	r3, [r7, #0]
 8101340:	689a      	ldr	r2, [r3, #8]
 8101342:	69fb      	ldr	r3, [r7, #28]
 8101344:	005b      	lsls	r3, r3, #1
 8101346:	fa02 f303 	lsl.w	r3, r2, r3
 810134a:	69ba      	ldr	r2, [r7, #24]
 810134c:	4313      	orrs	r3, r2
 810134e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8101350:	687b      	ldr	r3, [r7, #4]
 8101352:	69ba      	ldr	r2, [r7, #24]
 8101354:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8101356:	683b      	ldr	r3, [r7, #0]
 8101358:	685b      	ldr	r3, [r3, #4]
 810135a:	f003 0303 	and.w	r3, r3, #3
 810135e:	2b02      	cmp	r3, #2
 8101360:	d123      	bne.n	81013aa <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8101362:	69fb      	ldr	r3, [r7, #28]
 8101364:	08da      	lsrs	r2, r3, #3
 8101366:	687b      	ldr	r3, [r7, #4]
 8101368:	3208      	adds	r2, #8
 810136a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 810136e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8101370:	69fb      	ldr	r3, [r7, #28]
 8101372:	f003 0307 	and.w	r3, r3, #7
 8101376:	009b      	lsls	r3, r3, #2
 8101378:	220f      	movs	r2, #15
 810137a:	fa02 f303 	lsl.w	r3, r2, r3
 810137e:	43db      	mvns	r3, r3
 8101380:	69ba      	ldr	r2, [r7, #24]
 8101382:	4013      	ands	r3, r2
 8101384:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8101386:	683b      	ldr	r3, [r7, #0]
 8101388:	691a      	ldr	r2, [r3, #16]
 810138a:	69fb      	ldr	r3, [r7, #28]
 810138c:	f003 0307 	and.w	r3, r3, #7
 8101390:	009b      	lsls	r3, r3, #2
 8101392:	fa02 f303 	lsl.w	r3, r2, r3
 8101396:	69ba      	ldr	r2, [r7, #24]
 8101398:	4313      	orrs	r3, r2
 810139a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 810139c:	69fb      	ldr	r3, [r7, #28]
 810139e:	08da      	lsrs	r2, r3, #3
 81013a0:	687b      	ldr	r3, [r7, #4]
 81013a2:	3208      	adds	r2, #8
 81013a4:	69b9      	ldr	r1, [r7, #24]
 81013a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 81013aa:	687b      	ldr	r3, [r7, #4]
 81013ac:	681b      	ldr	r3, [r3, #0]
 81013ae:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 81013b0:	69fb      	ldr	r3, [r7, #28]
 81013b2:	005b      	lsls	r3, r3, #1
 81013b4:	2203      	movs	r2, #3
 81013b6:	fa02 f303 	lsl.w	r3, r2, r3
 81013ba:	43db      	mvns	r3, r3
 81013bc:	69ba      	ldr	r2, [r7, #24]
 81013be:	4013      	ands	r3, r2
 81013c0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 81013c2:	683b      	ldr	r3, [r7, #0]
 81013c4:	685b      	ldr	r3, [r3, #4]
 81013c6:	f003 0203 	and.w	r2, r3, #3
 81013ca:	69fb      	ldr	r3, [r7, #28]
 81013cc:	005b      	lsls	r3, r3, #1
 81013ce:	fa02 f303 	lsl.w	r3, r2, r3
 81013d2:	69ba      	ldr	r2, [r7, #24]
 81013d4:	4313      	orrs	r3, r2
 81013d6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 81013d8:	687b      	ldr	r3, [r7, #4]
 81013da:	69ba      	ldr	r2, [r7, #24]
 81013dc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 81013de:	683b      	ldr	r3, [r7, #0]
 81013e0:	685b      	ldr	r3, [r3, #4]
 81013e2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 81013e6:	2b00      	cmp	r3, #0
 81013e8:	f000 80e0 	beq.w	81015ac <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 81013ec:	4b2f      	ldr	r3, [pc, #188]	@ (81014ac <HAL_GPIO_Init+0x238>)
 81013ee:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 81013f2:	4a2e      	ldr	r2, [pc, #184]	@ (81014ac <HAL_GPIO_Init+0x238>)
 81013f4:	f043 0302 	orr.w	r3, r3, #2
 81013f8:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 81013fc:	4b2b      	ldr	r3, [pc, #172]	@ (81014ac <HAL_GPIO_Init+0x238>)
 81013fe:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8101402:	f003 0302 	and.w	r3, r3, #2
 8101406:	60fb      	str	r3, [r7, #12]
 8101408:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 810140a:	4a29      	ldr	r2, [pc, #164]	@ (81014b0 <HAL_GPIO_Init+0x23c>)
 810140c:	69fb      	ldr	r3, [r7, #28]
 810140e:	089b      	lsrs	r3, r3, #2
 8101410:	3302      	adds	r3, #2
 8101412:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8101416:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8101418:	69fb      	ldr	r3, [r7, #28]
 810141a:	f003 0303 	and.w	r3, r3, #3
 810141e:	009b      	lsls	r3, r3, #2
 8101420:	220f      	movs	r2, #15
 8101422:	fa02 f303 	lsl.w	r3, r2, r3
 8101426:	43db      	mvns	r3, r3
 8101428:	69ba      	ldr	r2, [r7, #24]
 810142a:	4013      	ands	r3, r2
 810142c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 810142e:	687b      	ldr	r3, [r7, #4]
 8101430:	4a20      	ldr	r2, [pc, #128]	@ (81014b4 <HAL_GPIO_Init+0x240>)
 8101432:	4293      	cmp	r3, r2
 8101434:	d052      	beq.n	81014dc <HAL_GPIO_Init+0x268>
 8101436:	687b      	ldr	r3, [r7, #4]
 8101438:	4a1f      	ldr	r2, [pc, #124]	@ (81014b8 <HAL_GPIO_Init+0x244>)
 810143a:	4293      	cmp	r3, r2
 810143c:	d031      	beq.n	81014a2 <HAL_GPIO_Init+0x22e>
 810143e:	687b      	ldr	r3, [r7, #4]
 8101440:	4a1e      	ldr	r2, [pc, #120]	@ (81014bc <HAL_GPIO_Init+0x248>)
 8101442:	4293      	cmp	r3, r2
 8101444:	d02b      	beq.n	810149e <HAL_GPIO_Init+0x22a>
 8101446:	687b      	ldr	r3, [r7, #4]
 8101448:	4a1d      	ldr	r2, [pc, #116]	@ (81014c0 <HAL_GPIO_Init+0x24c>)
 810144a:	4293      	cmp	r3, r2
 810144c:	d025      	beq.n	810149a <HAL_GPIO_Init+0x226>
 810144e:	687b      	ldr	r3, [r7, #4]
 8101450:	4a1c      	ldr	r2, [pc, #112]	@ (81014c4 <HAL_GPIO_Init+0x250>)
 8101452:	4293      	cmp	r3, r2
 8101454:	d01f      	beq.n	8101496 <HAL_GPIO_Init+0x222>
 8101456:	687b      	ldr	r3, [r7, #4]
 8101458:	4a1b      	ldr	r2, [pc, #108]	@ (81014c8 <HAL_GPIO_Init+0x254>)
 810145a:	4293      	cmp	r3, r2
 810145c:	d019      	beq.n	8101492 <HAL_GPIO_Init+0x21e>
 810145e:	687b      	ldr	r3, [r7, #4]
 8101460:	4a1a      	ldr	r2, [pc, #104]	@ (81014cc <HAL_GPIO_Init+0x258>)
 8101462:	4293      	cmp	r3, r2
 8101464:	d013      	beq.n	810148e <HAL_GPIO_Init+0x21a>
 8101466:	687b      	ldr	r3, [r7, #4]
 8101468:	4a19      	ldr	r2, [pc, #100]	@ (81014d0 <HAL_GPIO_Init+0x25c>)
 810146a:	4293      	cmp	r3, r2
 810146c:	d00d      	beq.n	810148a <HAL_GPIO_Init+0x216>
 810146e:	687b      	ldr	r3, [r7, #4]
 8101470:	4a18      	ldr	r2, [pc, #96]	@ (81014d4 <HAL_GPIO_Init+0x260>)
 8101472:	4293      	cmp	r3, r2
 8101474:	d007      	beq.n	8101486 <HAL_GPIO_Init+0x212>
 8101476:	687b      	ldr	r3, [r7, #4]
 8101478:	4a17      	ldr	r2, [pc, #92]	@ (81014d8 <HAL_GPIO_Init+0x264>)
 810147a:	4293      	cmp	r3, r2
 810147c:	d101      	bne.n	8101482 <HAL_GPIO_Init+0x20e>
 810147e:	2309      	movs	r3, #9
 8101480:	e02d      	b.n	81014de <HAL_GPIO_Init+0x26a>
 8101482:	230a      	movs	r3, #10
 8101484:	e02b      	b.n	81014de <HAL_GPIO_Init+0x26a>
 8101486:	2308      	movs	r3, #8
 8101488:	e029      	b.n	81014de <HAL_GPIO_Init+0x26a>
 810148a:	2307      	movs	r3, #7
 810148c:	e027      	b.n	81014de <HAL_GPIO_Init+0x26a>
 810148e:	2306      	movs	r3, #6
 8101490:	e025      	b.n	81014de <HAL_GPIO_Init+0x26a>
 8101492:	2305      	movs	r3, #5
 8101494:	e023      	b.n	81014de <HAL_GPIO_Init+0x26a>
 8101496:	2304      	movs	r3, #4
 8101498:	e021      	b.n	81014de <HAL_GPIO_Init+0x26a>
 810149a:	2303      	movs	r3, #3
 810149c:	e01f      	b.n	81014de <HAL_GPIO_Init+0x26a>
 810149e:	2302      	movs	r3, #2
 81014a0:	e01d      	b.n	81014de <HAL_GPIO_Init+0x26a>
 81014a2:	2301      	movs	r3, #1
 81014a4:	e01b      	b.n	81014de <HAL_GPIO_Init+0x26a>
 81014a6:	bf00      	nop
 81014a8:	580000c0 	.word	0x580000c0
 81014ac:	58024400 	.word	0x58024400
 81014b0:	58000400 	.word	0x58000400
 81014b4:	58020000 	.word	0x58020000
 81014b8:	58020400 	.word	0x58020400
 81014bc:	58020800 	.word	0x58020800
 81014c0:	58020c00 	.word	0x58020c00
 81014c4:	58021000 	.word	0x58021000
 81014c8:	58021400 	.word	0x58021400
 81014cc:	58021800 	.word	0x58021800
 81014d0:	58021c00 	.word	0x58021c00
 81014d4:	58022000 	.word	0x58022000
 81014d8:	58022400 	.word	0x58022400
 81014dc:	2300      	movs	r3, #0
 81014de:	69fa      	ldr	r2, [r7, #28]
 81014e0:	f002 0203 	and.w	r2, r2, #3
 81014e4:	0092      	lsls	r2, r2, #2
 81014e6:	4093      	lsls	r3, r2
 81014e8:	69ba      	ldr	r2, [r7, #24]
 81014ea:	4313      	orrs	r3, r2
 81014ec:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 81014ee:	4938      	ldr	r1, [pc, #224]	@ (81015d0 <HAL_GPIO_Init+0x35c>)
 81014f0:	69fb      	ldr	r3, [r7, #28]
 81014f2:	089b      	lsrs	r3, r3, #2
 81014f4:	3302      	adds	r3, #2
 81014f6:	69ba      	ldr	r2, [r7, #24]
 81014f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 81014fc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8101500:	681b      	ldr	r3, [r3, #0]
 8101502:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8101504:	693b      	ldr	r3, [r7, #16]
 8101506:	43db      	mvns	r3, r3
 8101508:	69ba      	ldr	r2, [r7, #24]
 810150a:	4013      	ands	r3, r2
 810150c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 810150e:	683b      	ldr	r3, [r7, #0]
 8101510:	685b      	ldr	r3, [r3, #4]
 8101512:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8101516:	2b00      	cmp	r3, #0
 8101518:	d003      	beq.n	8101522 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 810151a:	69ba      	ldr	r2, [r7, #24]
 810151c:	693b      	ldr	r3, [r7, #16]
 810151e:	4313      	orrs	r3, r2
 8101520:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8101522:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8101526:	69bb      	ldr	r3, [r7, #24]
 8101528:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 810152a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 810152e:	685b      	ldr	r3, [r3, #4]
 8101530:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8101532:	693b      	ldr	r3, [r7, #16]
 8101534:	43db      	mvns	r3, r3
 8101536:	69ba      	ldr	r2, [r7, #24]
 8101538:	4013      	ands	r3, r2
 810153a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 810153c:	683b      	ldr	r3, [r7, #0]
 810153e:	685b      	ldr	r3, [r3, #4]
 8101540:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8101544:	2b00      	cmp	r3, #0
 8101546:	d003      	beq.n	8101550 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8101548:	69ba      	ldr	r2, [r7, #24]
 810154a:	693b      	ldr	r3, [r7, #16]
 810154c:	4313      	orrs	r3, r2
 810154e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8101550:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8101554:	69bb      	ldr	r3, [r7, #24]
 8101556:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8101558:	697b      	ldr	r3, [r7, #20]
 810155a:	685b      	ldr	r3, [r3, #4]
 810155c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 810155e:	693b      	ldr	r3, [r7, #16]
 8101560:	43db      	mvns	r3, r3
 8101562:	69ba      	ldr	r2, [r7, #24]
 8101564:	4013      	ands	r3, r2
 8101566:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8101568:	683b      	ldr	r3, [r7, #0]
 810156a:	685b      	ldr	r3, [r3, #4]
 810156c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8101570:	2b00      	cmp	r3, #0
 8101572:	d003      	beq.n	810157c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8101574:	69ba      	ldr	r2, [r7, #24]
 8101576:	693b      	ldr	r3, [r7, #16]
 8101578:	4313      	orrs	r3, r2
 810157a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 810157c:	697b      	ldr	r3, [r7, #20]
 810157e:	69ba      	ldr	r2, [r7, #24]
 8101580:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8101582:	697b      	ldr	r3, [r7, #20]
 8101584:	681b      	ldr	r3, [r3, #0]
 8101586:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8101588:	693b      	ldr	r3, [r7, #16]
 810158a:	43db      	mvns	r3, r3
 810158c:	69ba      	ldr	r2, [r7, #24]
 810158e:	4013      	ands	r3, r2
 8101590:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8101592:	683b      	ldr	r3, [r7, #0]
 8101594:	685b      	ldr	r3, [r3, #4]
 8101596:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 810159a:	2b00      	cmp	r3, #0
 810159c:	d003      	beq.n	81015a6 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 810159e:	69ba      	ldr	r2, [r7, #24]
 81015a0:	693b      	ldr	r3, [r7, #16]
 81015a2:	4313      	orrs	r3, r2
 81015a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 81015a6:	697b      	ldr	r3, [r7, #20]
 81015a8:	69ba      	ldr	r2, [r7, #24]
 81015aa:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 81015ac:	69fb      	ldr	r3, [r7, #28]
 81015ae:	3301      	adds	r3, #1
 81015b0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 81015b2:	683b      	ldr	r3, [r7, #0]
 81015b4:	681a      	ldr	r2, [r3, #0]
 81015b6:	69fb      	ldr	r3, [r7, #28]
 81015b8:	fa22 f303 	lsr.w	r3, r2, r3
 81015bc:	2b00      	cmp	r3, #0
 81015be:	f47f ae63 	bne.w	8101288 <HAL_GPIO_Init+0x14>
  }
}
 81015c2:	bf00      	nop
 81015c4:	bf00      	nop
 81015c6:	3724      	adds	r7, #36	@ 0x24
 81015c8:	46bd      	mov	sp, r7
 81015ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 81015ce:	4770      	bx	lr
 81015d0:	58000400 	.word	0x58000400

081015d4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 81015d4:	b480      	push	{r7}
 81015d6:	b089      	sub	sp, #36	@ 0x24
 81015d8:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 81015da:	4bb3      	ldr	r3, [pc, #716]	@ (81018a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81015dc:	691b      	ldr	r3, [r3, #16]
 81015de:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 81015e2:	2b18      	cmp	r3, #24
 81015e4:	f200 8155 	bhi.w	8101892 <HAL_RCC_GetSysClockFreq+0x2be>
 81015e8:	a201      	add	r2, pc, #4	@ (adr r2, 81015f0 <HAL_RCC_GetSysClockFreq+0x1c>)
 81015ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81015ee:	bf00      	nop
 81015f0:	08101655 	.word	0x08101655
 81015f4:	08101893 	.word	0x08101893
 81015f8:	08101893 	.word	0x08101893
 81015fc:	08101893 	.word	0x08101893
 8101600:	08101893 	.word	0x08101893
 8101604:	08101893 	.word	0x08101893
 8101608:	08101893 	.word	0x08101893
 810160c:	08101893 	.word	0x08101893
 8101610:	0810167b 	.word	0x0810167b
 8101614:	08101893 	.word	0x08101893
 8101618:	08101893 	.word	0x08101893
 810161c:	08101893 	.word	0x08101893
 8101620:	08101893 	.word	0x08101893
 8101624:	08101893 	.word	0x08101893
 8101628:	08101893 	.word	0x08101893
 810162c:	08101893 	.word	0x08101893
 8101630:	08101681 	.word	0x08101681
 8101634:	08101893 	.word	0x08101893
 8101638:	08101893 	.word	0x08101893
 810163c:	08101893 	.word	0x08101893
 8101640:	08101893 	.word	0x08101893
 8101644:	08101893 	.word	0x08101893
 8101648:	08101893 	.word	0x08101893
 810164c:	08101893 	.word	0x08101893
 8101650:	08101687 	.word	0x08101687
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8101654:	4b94      	ldr	r3, [pc, #592]	@ (81018a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101656:	681b      	ldr	r3, [r3, #0]
 8101658:	f003 0320 	and.w	r3, r3, #32
 810165c:	2b00      	cmp	r3, #0
 810165e:	d009      	beq.n	8101674 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8101660:	4b91      	ldr	r3, [pc, #580]	@ (81018a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101662:	681b      	ldr	r3, [r3, #0]
 8101664:	08db      	lsrs	r3, r3, #3
 8101666:	f003 0303 	and.w	r3, r3, #3
 810166a:	4a90      	ldr	r2, [pc, #576]	@ (81018ac <HAL_RCC_GetSysClockFreq+0x2d8>)
 810166c:	fa22 f303 	lsr.w	r3, r2, r3
 8101670:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8101672:	e111      	b.n	8101898 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8101674:	4b8d      	ldr	r3, [pc, #564]	@ (81018ac <HAL_RCC_GetSysClockFreq+0x2d8>)
 8101676:	61bb      	str	r3, [r7, #24]
      break;
 8101678:	e10e      	b.n	8101898 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 810167a:	4b8d      	ldr	r3, [pc, #564]	@ (81018b0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 810167c:	61bb      	str	r3, [r7, #24]
      break;
 810167e:	e10b      	b.n	8101898 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8101680:	4b8c      	ldr	r3, [pc, #560]	@ (81018b4 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8101682:	61bb      	str	r3, [r7, #24]
      break;
 8101684:	e108      	b.n	8101898 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8101686:	4b88      	ldr	r3, [pc, #544]	@ (81018a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101688:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810168a:	f003 0303 	and.w	r3, r3, #3
 810168e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8101690:	4b85      	ldr	r3, [pc, #532]	@ (81018a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101692:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8101694:	091b      	lsrs	r3, r3, #4
 8101696:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 810169a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 810169c:	4b82      	ldr	r3, [pc, #520]	@ (81018a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810169e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81016a0:	f003 0301 	and.w	r3, r3, #1
 81016a4:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 81016a6:	4b80      	ldr	r3, [pc, #512]	@ (81018a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81016a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 81016aa:	08db      	lsrs	r3, r3, #3
 81016ac:	f3c3 030c 	ubfx	r3, r3, #0, #13
 81016b0:	68fa      	ldr	r2, [r7, #12]
 81016b2:	fb02 f303 	mul.w	r3, r2, r3
 81016b6:	ee07 3a90 	vmov	s15, r3
 81016ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81016be:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 81016c2:	693b      	ldr	r3, [r7, #16]
 81016c4:	2b00      	cmp	r3, #0
 81016c6:	f000 80e1 	beq.w	810188c <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 81016ca:	697b      	ldr	r3, [r7, #20]
 81016cc:	2b02      	cmp	r3, #2
 81016ce:	f000 8083 	beq.w	81017d8 <HAL_RCC_GetSysClockFreq+0x204>
 81016d2:	697b      	ldr	r3, [r7, #20]
 81016d4:	2b02      	cmp	r3, #2
 81016d6:	f200 80a1 	bhi.w	810181c <HAL_RCC_GetSysClockFreq+0x248>
 81016da:	697b      	ldr	r3, [r7, #20]
 81016dc:	2b00      	cmp	r3, #0
 81016de:	d003      	beq.n	81016e8 <HAL_RCC_GetSysClockFreq+0x114>
 81016e0:	697b      	ldr	r3, [r7, #20]
 81016e2:	2b01      	cmp	r3, #1
 81016e4:	d056      	beq.n	8101794 <HAL_RCC_GetSysClockFreq+0x1c0>
 81016e6:	e099      	b.n	810181c <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81016e8:	4b6f      	ldr	r3, [pc, #444]	@ (81018a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81016ea:	681b      	ldr	r3, [r3, #0]
 81016ec:	f003 0320 	and.w	r3, r3, #32
 81016f0:	2b00      	cmp	r3, #0
 81016f2:	d02d      	beq.n	8101750 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 81016f4:	4b6c      	ldr	r3, [pc, #432]	@ (81018a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81016f6:	681b      	ldr	r3, [r3, #0]
 81016f8:	08db      	lsrs	r3, r3, #3
 81016fa:	f003 0303 	and.w	r3, r3, #3
 81016fe:	4a6b      	ldr	r2, [pc, #428]	@ (81018ac <HAL_RCC_GetSysClockFreq+0x2d8>)
 8101700:	fa22 f303 	lsr.w	r3, r2, r3
 8101704:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8101706:	687b      	ldr	r3, [r7, #4]
 8101708:	ee07 3a90 	vmov	s15, r3
 810170c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8101710:	693b      	ldr	r3, [r7, #16]
 8101712:	ee07 3a90 	vmov	s15, r3
 8101716:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810171a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810171e:	4b62      	ldr	r3, [pc, #392]	@ (81018a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101720:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8101722:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8101726:	ee07 3a90 	vmov	s15, r3
 810172a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810172e:	ed97 6a02 	vldr	s12, [r7, #8]
 8101732:	eddf 5a61 	vldr	s11, [pc, #388]	@ 81018b8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8101736:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810173a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810173e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8101742:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8101746:	ee67 7a27 	vmul.f32	s15, s14, s15
 810174a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 810174e:	e087      	b.n	8101860 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8101750:	693b      	ldr	r3, [r7, #16]
 8101752:	ee07 3a90 	vmov	s15, r3
 8101756:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810175a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 81018bc <HAL_RCC_GetSysClockFreq+0x2e8>
 810175e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8101762:	4b51      	ldr	r3, [pc, #324]	@ (81018a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101764:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8101766:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810176a:	ee07 3a90 	vmov	s15, r3
 810176e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8101772:	ed97 6a02 	vldr	s12, [r7, #8]
 8101776:	eddf 5a50 	vldr	s11, [pc, #320]	@ 81018b8 <HAL_RCC_GetSysClockFreq+0x2e4>
 810177a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810177e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8101782:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8101786:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810178a:	ee67 7a27 	vmul.f32	s15, s14, s15
 810178e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8101792:	e065      	b.n	8101860 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8101794:	693b      	ldr	r3, [r7, #16]
 8101796:	ee07 3a90 	vmov	s15, r3
 810179a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810179e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 81018c0 <HAL_RCC_GetSysClockFreq+0x2ec>
 81017a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81017a6:	4b40      	ldr	r3, [pc, #256]	@ (81018a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81017a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 81017aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81017ae:	ee07 3a90 	vmov	s15, r3
 81017b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81017b6:	ed97 6a02 	vldr	s12, [r7, #8]
 81017ba:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 81018b8 <HAL_RCC_GetSysClockFreq+0x2e4>
 81017be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81017c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81017c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 81017ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81017ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 81017d2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 81017d6:	e043      	b.n	8101860 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 81017d8:	693b      	ldr	r3, [r7, #16]
 81017da:	ee07 3a90 	vmov	s15, r3
 81017de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81017e2:	eddf 6a38 	vldr	s13, [pc, #224]	@ 81018c4 <HAL_RCC_GetSysClockFreq+0x2f0>
 81017e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81017ea:	4b2f      	ldr	r3, [pc, #188]	@ (81018a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81017ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 81017ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81017f2:	ee07 3a90 	vmov	s15, r3
 81017f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81017fa:	ed97 6a02 	vldr	s12, [r7, #8]
 81017fe:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 81018b8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8101802:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8101806:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810180a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 810180e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8101812:	ee67 7a27 	vmul.f32	s15, s14, s15
 8101816:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 810181a:	e021      	b.n	8101860 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 810181c:	693b      	ldr	r3, [r7, #16]
 810181e:	ee07 3a90 	vmov	s15, r3
 8101822:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8101826:	eddf 6a26 	vldr	s13, [pc, #152]	@ 81018c0 <HAL_RCC_GetSysClockFreq+0x2ec>
 810182a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810182e:	4b1e      	ldr	r3, [pc, #120]	@ (81018a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101830:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8101832:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8101836:	ee07 3a90 	vmov	s15, r3
 810183a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810183e:	ed97 6a02 	vldr	s12, [r7, #8]
 8101842:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 81018b8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8101846:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810184a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810184e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8101852:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8101856:	ee67 7a27 	vmul.f32	s15, s14, s15
 810185a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 810185e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8101860:	4b11      	ldr	r3, [pc, #68]	@ (81018a8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101862:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8101864:	0a5b      	lsrs	r3, r3, #9
 8101866:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 810186a:	3301      	adds	r3, #1
 810186c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 810186e:	683b      	ldr	r3, [r7, #0]
 8101870:	ee07 3a90 	vmov	s15, r3
 8101874:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8101878:	edd7 6a07 	vldr	s13, [r7, #28]
 810187c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8101880:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8101884:	ee17 3a90 	vmov	r3, s15
 8101888:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 810188a:	e005      	b.n	8101898 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 810188c:	2300      	movs	r3, #0
 810188e:	61bb      	str	r3, [r7, #24]
      break;
 8101890:	e002      	b.n	8101898 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8101892:	4b07      	ldr	r3, [pc, #28]	@ (81018b0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8101894:	61bb      	str	r3, [r7, #24]
      break;
 8101896:	bf00      	nop
  }

  return sysclockfreq;
 8101898:	69bb      	ldr	r3, [r7, #24]
}
 810189a:	4618      	mov	r0, r3
 810189c:	3724      	adds	r7, #36	@ 0x24
 810189e:	46bd      	mov	sp, r7
 81018a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81018a4:	4770      	bx	lr
 81018a6:	bf00      	nop
 81018a8:	58024400 	.word	0x58024400
 81018ac:	03d09000 	.word	0x03d09000
 81018b0:	003d0900 	.word	0x003d0900
 81018b4:	017d7840 	.word	0x017d7840
 81018b8:	46000000 	.word	0x46000000
 81018bc:	4c742400 	.word	0x4c742400
 81018c0:	4a742400 	.word	0x4a742400
 81018c4:	4bbebc20 	.word	0x4bbebc20

081018c8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 81018c8:	b580      	push	{r7, lr}
 81018ca:	b082      	sub	sp, #8
 81018cc:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 81018ce:	f7ff fe81 	bl	81015d4 <HAL_RCC_GetSysClockFreq>
 81018d2:	4602      	mov	r2, r0
 81018d4:	4b11      	ldr	r3, [pc, #68]	@ (810191c <HAL_RCC_GetHCLKFreq+0x54>)
 81018d6:	699b      	ldr	r3, [r3, #24]
 81018d8:	0a1b      	lsrs	r3, r3, #8
 81018da:	f003 030f 	and.w	r3, r3, #15
 81018de:	4910      	ldr	r1, [pc, #64]	@ (8101920 <HAL_RCC_GetHCLKFreq+0x58>)
 81018e0:	5ccb      	ldrb	r3, [r1, r3]
 81018e2:	f003 031f 	and.w	r3, r3, #31
 81018e6:	fa22 f303 	lsr.w	r3, r2, r3
 81018ea:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 81018ec:	4b0b      	ldr	r3, [pc, #44]	@ (810191c <HAL_RCC_GetHCLKFreq+0x54>)
 81018ee:	699b      	ldr	r3, [r3, #24]
 81018f0:	f003 030f 	and.w	r3, r3, #15
 81018f4:	4a0a      	ldr	r2, [pc, #40]	@ (8101920 <HAL_RCC_GetHCLKFreq+0x58>)
 81018f6:	5cd3      	ldrb	r3, [r2, r3]
 81018f8:	f003 031f 	and.w	r3, r3, #31
 81018fc:	687a      	ldr	r2, [r7, #4]
 81018fe:	fa22 f303 	lsr.w	r3, r2, r3
 8101902:	4a08      	ldr	r2, [pc, #32]	@ (8101924 <HAL_RCC_GetHCLKFreq+0x5c>)
 8101904:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 8101906:	4b07      	ldr	r3, [pc, #28]	@ (8101924 <HAL_RCC_GetHCLKFreq+0x5c>)
 8101908:	681b      	ldr	r3, [r3, #0]
 810190a:	4a07      	ldr	r2, [pc, #28]	@ (8101928 <HAL_RCC_GetHCLKFreq+0x60>)
 810190c:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 810190e:	4b05      	ldr	r3, [pc, #20]	@ (8101924 <HAL_RCC_GetHCLKFreq+0x5c>)
 8101910:	681b      	ldr	r3, [r3, #0]
}
 8101912:	4618      	mov	r0, r3
 8101914:	3708      	adds	r7, #8
 8101916:	46bd      	mov	sp, r7
 8101918:	bd80      	pop	{r7, pc}
 810191a:	bf00      	nop
 810191c:	58024400 	.word	0x58024400
 8101920:	08103730 	.word	0x08103730
 8101924:	10000004 	.word	0x10000004
 8101928:	10000000 	.word	0x10000000

0810192c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 810192c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8101930:	b0ca      	sub	sp, #296	@ 0x128
 8101932:	af00      	add	r7, sp, #0
 8101934:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8101938:	2300      	movs	r3, #0
 810193a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 810193e:	2300      	movs	r3, #0
 8101940:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8101944:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101948:	e9d3 2300 	ldrd	r2, r3, [r3]
 810194c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8101950:	2500      	movs	r5, #0
 8101952:	ea54 0305 	orrs.w	r3, r4, r5
 8101956:	d049      	beq.n	81019ec <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8101958:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810195c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 810195e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8101962:	d02f      	beq.n	81019c4 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8101964:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8101968:	d828      	bhi.n	81019bc <HAL_RCCEx_PeriphCLKConfig+0x90>
 810196a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 810196e:	d01a      	beq.n	81019a6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8101970:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8101974:	d822      	bhi.n	81019bc <HAL_RCCEx_PeriphCLKConfig+0x90>
 8101976:	2b00      	cmp	r3, #0
 8101978:	d003      	beq.n	8101982 <HAL_RCCEx_PeriphCLKConfig+0x56>
 810197a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 810197e:	d007      	beq.n	8101990 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8101980:	e01c      	b.n	81019bc <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8101982:	4bb8      	ldr	r3, [pc, #736]	@ (8101c64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101984:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8101986:	4ab7      	ldr	r2, [pc, #732]	@ (8101c64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101988:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 810198c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 810198e:	e01a      	b.n	81019c6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8101990:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101994:	3308      	adds	r3, #8
 8101996:	2102      	movs	r1, #2
 8101998:	4618      	mov	r0, r3
 810199a:	f001 f9d1 	bl	8102d40 <RCCEx_PLL2_Config>
 810199e:	4603      	mov	r3, r0
 81019a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 81019a4:	e00f      	b.n	81019c6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 81019a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81019aa:	3328      	adds	r3, #40	@ 0x28
 81019ac:	2102      	movs	r1, #2
 81019ae:	4618      	mov	r0, r3
 81019b0:	f001 fa78 	bl	8102ea4 <RCCEx_PLL3_Config>
 81019b4:	4603      	mov	r3, r0
 81019b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 81019ba:	e004      	b.n	81019c6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81019bc:	2301      	movs	r3, #1
 81019be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81019c2:	e000      	b.n	81019c6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 81019c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 81019c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81019ca:	2b00      	cmp	r3, #0
 81019cc:	d10a      	bne.n	81019e4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 81019ce:	4ba5      	ldr	r3, [pc, #660]	@ (8101c64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81019d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 81019d2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 81019d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81019da:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 81019dc:	4aa1      	ldr	r2, [pc, #644]	@ (8101c64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81019de:	430b      	orrs	r3, r1
 81019e0:	6513      	str	r3, [r2, #80]	@ 0x50
 81019e2:	e003      	b.n	81019ec <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81019e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81019e8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 81019ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81019f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 81019f4:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 81019f8:	f04f 0900 	mov.w	r9, #0
 81019fc:	ea58 0309 	orrs.w	r3, r8, r9
 8101a00:	d047      	beq.n	8101a92 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8101a02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101a06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8101a08:	2b04      	cmp	r3, #4
 8101a0a:	d82a      	bhi.n	8101a62 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8101a0c:	a201      	add	r2, pc, #4	@ (adr r2, 8101a14 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8101a0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8101a12:	bf00      	nop
 8101a14:	08101a29 	.word	0x08101a29
 8101a18:	08101a37 	.word	0x08101a37
 8101a1c:	08101a4d 	.word	0x08101a4d
 8101a20:	08101a6b 	.word	0x08101a6b
 8101a24:	08101a6b 	.word	0x08101a6b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8101a28:	4b8e      	ldr	r3, [pc, #568]	@ (8101c64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101a2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8101a2c:	4a8d      	ldr	r2, [pc, #564]	@ (8101c64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101a2e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8101a32:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8101a34:	e01a      	b.n	8101a6c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8101a36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101a3a:	3308      	adds	r3, #8
 8101a3c:	2100      	movs	r1, #0
 8101a3e:	4618      	mov	r0, r3
 8101a40:	f001 f97e 	bl	8102d40 <RCCEx_PLL2_Config>
 8101a44:	4603      	mov	r3, r0
 8101a46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8101a4a:	e00f      	b.n	8101a6c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8101a4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101a50:	3328      	adds	r3, #40	@ 0x28
 8101a52:	2100      	movs	r1, #0
 8101a54:	4618      	mov	r0, r3
 8101a56:	f001 fa25 	bl	8102ea4 <RCCEx_PLL3_Config>
 8101a5a:	4603      	mov	r3, r0
 8101a5c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8101a60:	e004      	b.n	8101a6c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8101a62:	2301      	movs	r3, #1
 8101a64:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8101a68:	e000      	b.n	8101a6c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8101a6a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8101a6c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8101a70:	2b00      	cmp	r3, #0
 8101a72:	d10a      	bne.n	8101a8a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8101a74:	4b7b      	ldr	r3, [pc, #492]	@ (8101c64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101a76:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8101a78:	f023 0107 	bic.w	r1, r3, #7
 8101a7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101a80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8101a82:	4a78      	ldr	r2, [pc, #480]	@ (8101c64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101a84:	430b      	orrs	r3, r1
 8101a86:	6513      	str	r3, [r2, #80]	@ 0x50
 8101a88:	e003      	b.n	8101a92 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8101a8a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8101a8e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8101a92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101a96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101a9a:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8101a9e:	f04f 0b00 	mov.w	fp, #0
 8101aa2:	ea5a 030b 	orrs.w	r3, sl, fp
 8101aa6:	d04c      	beq.n	8101b42 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8101aa8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101aac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8101aae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8101ab2:	d030      	beq.n	8101b16 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8101ab4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8101ab8:	d829      	bhi.n	8101b0e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8101aba:	2bc0      	cmp	r3, #192	@ 0xc0
 8101abc:	d02d      	beq.n	8101b1a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8101abe:	2bc0      	cmp	r3, #192	@ 0xc0
 8101ac0:	d825      	bhi.n	8101b0e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8101ac2:	2b80      	cmp	r3, #128	@ 0x80
 8101ac4:	d018      	beq.n	8101af8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8101ac6:	2b80      	cmp	r3, #128	@ 0x80
 8101ac8:	d821      	bhi.n	8101b0e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8101aca:	2b00      	cmp	r3, #0
 8101acc:	d002      	beq.n	8101ad4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8101ace:	2b40      	cmp	r3, #64	@ 0x40
 8101ad0:	d007      	beq.n	8101ae2 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8101ad2:	e01c      	b.n	8101b0e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8101ad4:	4b63      	ldr	r3, [pc, #396]	@ (8101c64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101ad6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8101ad8:	4a62      	ldr	r2, [pc, #392]	@ (8101c64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101ada:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8101ade:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8101ae0:	e01c      	b.n	8101b1c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8101ae2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101ae6:	3308      	adds	r3, #8
 8101ae8:	2100      	movs	r1, #0
 8101aea:	4618      	mov	r0, r3
 8101aec:	f001 f928 	bl	8102d40 <RCCEx_PLL2_Config>
 8101af0:	4603      	mov	r3, r0
 8101af2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8101af6:	e011      	b.n	8101b1c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8101af8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101afc:	3328      	adds	r3, #40	@ 0x28
 8101afe:	2100      	movs	r1, #0
 8101b00:	4618      	mov	r0, r3
 8101b02:	f001 f9cf 	bl	8102ea4 <RCCEx_PLL3_Config>
 8101b06:	4603      	mov	r3, r0
 8101b08:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8101b0c:	e006      	b.n	8101b1c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8101b0e:	2301      	movs	r3, #1
 8101b10:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8101b14:	e002      	b.n	8101b1c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8101b16:	bf00      	nop
 8101b18:	e000      	b.n	8101b1c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8101b1a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8101b1c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8101b20:	2b00      	cmp	r3, #0
 8101b22:	d10a      	bne.n	8101b3a <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8101b24:	4b4f      	ldr	r3, [pc, #316]	@ (8101c64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101b26:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8101b28:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8101b2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101b30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8101b32:	4a4c      	ldr	r2, [pc, #304]	@ (8101c64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101b34:	430b      	orrs	r3, r1
 8101b36:	6513      	str	r3, [r2, #80]	@ 0x50
 8101b38:	e003      	b.n	8101b42 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8101b3a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8101b3e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8101b42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101b46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101b4a:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8101b4e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8101b52:	2300      	movs	r3, #0
 8101b54:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8101b58:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8101b5c:	460b      	mov	r3, r1
 8101b5e:	4313      	orrs	r3, r2
 8101b60:	d053      	beq.n	8101c0a <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8101b62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101b66:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8101b6a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8101b6e:	d035      	beq.n	8101bdc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8101b70:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8101b74:	d82e      	bhi.n	8101bd4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8101b76:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8101b7a:	d031      	beq.n	8101be0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8101b7c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8101b80:	d828      	bhi.n	8101bd4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8101b82:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8101b86:	d01a      	beq.n	8101bbe <HAL_RCCEx_PeriphCLKConfig+0x292>
 8101b88:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8101b8c:	d822      	bhi.n	8101bd4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8101b8e:	2b00      	cmp	r3, #0
 8101b90:	d003      	beq.n	8101b9a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8101b92:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8101b96:	d007      	beq.n	8101ba8 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8101b98:	e01c      	b.n	8101bd4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8101b9a:	4b32      	ldr	r3, [pc, #200]	@ (8101c64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101b9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8101b9e:	4a31      	ldr	r2, [pc, #196]	@ (8101c64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101ba0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8101ba4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8101ba6:	e01c      	b.n	8101be2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8101ba8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101bac:	3308      	adds	r3, #8
 8101bae:	2100      	movs	r1, #0
 8101bb0:	4618      	mov	r0, r3
 8101bb2:	f001 f8c5 	bl	8102d40 <RCCEx_PLL2_Config>
 8101bb6:	4603      	mov	r3, r0
 8101bb8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8101bbc:	e011      	b.n	8101be2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8101bbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101bc2:	3328      	adds	r3, #40	@ 0x28
 8101bc4:	2100      	movs	r1, #0
 8101bc6:	4618      	mov	r0, r3
 8101bc8:	f001 f96c 	bl	8102ea4 <RCCEx_PLL3_Config>
 8101bcc:	4603      	mov	r3, r0
 8101bce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8101bd2:	e006      	b.n	8101be2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8101bd4:	2301      	movs	r3, #1
 8101bd6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8101bda:	e002      	b.n	8101be2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8101bdc:	bf00      	nop
 8101bde:	e000      	b.n	8101be2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8101be0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8101be2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8101be6:	2b00      	cmp	r3, #0
 8101be8:	d10b      	bne.n	8101c02 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8101bea:	4b1e      	ldr	r3, [pc, #120]	@ (8101c64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101bec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8101bee:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8101bf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101bf6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8101bfa:	4a1a      	ldr	r2, [pc, #104]	@ (8101c64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8101bfc:	430b      	orrs	r3, r1
 8101bfe:	6593      	str	r3, [r2, #88]	@ 0x58
 8101c00:	e003      	b.n	8101c0a <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8101c02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8101c06:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8101c0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101c0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101c12:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8101c16:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8101c1a:	2300      	movs	r3, #0
 8101c1c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8101c20:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8101c24:	460b      	mov	r3, r1
 8101c26:	4313      	orrs	r3, r2
 8101c28:	d056      	beq.n	8101cd8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8101c2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101c2e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8101c32:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8101c36:	d038      	beq.n	8101caa <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8101c38:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8101c3c:	d831      	bhi.n	8101ca2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8101c3e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8101c42:	d034      	beq.n	8101cae <HAL_RCCEx_PeriphCLKConfig+0x382>
 8101c44:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8101c48:	d82b      	bhi.n	8101ca2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8101c4a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8101c4e:	d01d      	beq.n	8101c8c <HAL_RCCEx_PeriphCLKConfig+0x360>
 8101c50:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8101c54:	d825      	bhi.n	8101ca2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8101c56:	2b00      	cmp	r3, #0
 8101c58:	d006      	beq.n	8101c68 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8101c5a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8101c5e:	d00a      	beq.n	8101c76 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8101c60:	e01f      	b.n	8101ca2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8101c62:	bf00      	nop
 8101c64:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8101c68:	4ba2      	ldr	r3, [pc, #648]	@ (8101ef4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8101c6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8101c6c:	4aa1      	ldr	r2, [pc, #644]	@ (8101ef4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8101c6e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8101c72:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8101c74:	e01c      	b.n	8101cb0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8101c76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101c7a:	3308      	adds	r3, #8
 8101c7c:	2100      	movs	r1, #0
 8101c7e:	4618      	mov	r0, r3
 8101c80:	f001 f85e 	bl	8102d40 <RCCEx_PLL2_Config>
 8101c84:	4603      	mov	r3, r0
 8101c86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8101c8a:	e011      	b.n	8101cb0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8101c8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101c90:	3328      	adds	r3, #40	@ 0x28
 8101c92:	2100      	movs	r1, #0
 8101c94:	4618      	mov	r0, r3
 8101c96:	f001 f905 	bl	8102ea4 <RCCEx_PLL3_Config>
 8101c9a:	4603      	mov	r3, r0
 8101c9c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8101ca0:	e006      	b.n	8101cb0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8101ca2:	2301      	movs	r3, #1
 8101ca4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8101ca8:	e002      	b.n	8101cb0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8101caa:	bf00      	nop
 8101cac:	e000      	b.n	8101cb0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8101cae:	bf00      	nop
    }

    if (ret == HAL_OK)
 8101cb0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8101cb4:	2b00      	cmp	r3, #0
 8101cb6:	d10b      	bne.n	8101cd0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8101cb8:	4b8e      	ldr	r3, [pc, #568]	@ (8101ef4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8101cba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8101cbc:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8101cc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101cc4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8101cc8:	4a8a      	ldr	r2, [pc, #552]	@ (8101ef4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8101cca:	430b      	orrs	r3, r1
 8101ccc:	6593      	str	r3, [r2, #88]	@ 0x58
 8101cce:	e003      	b.n	8101cd8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8101cd0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8101cd4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8101cd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101cdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101ce0:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8101ce4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8101ce8:	2300      	movs	r3, #0
 8101cea:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8101cee:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8101cf2:	460b      	mov	r3, r1
 8101cf4:	4313      	orrs	r3, r2
 8101cf6:	d03a      	beq.n	8101d6e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8101cf8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101cfc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8101cfe:	2b30      	cmp	r3, #48	@ 0x30
 8101d00:	d01f      	beq.n	8101d42 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8101d02:	2b30      	cmp	r3, #48	@ 0x30
 8101d04:	d819      	bhi.n	8101d3a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8101d06:	2b20      	cmp	r3, #32
 8101d08:	d00c      	beq.n	8101d24 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8101d0a:	2b20      	cmp	r3, #32
 8101d0c:	d815      	bhi.n	8101d3a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8101d0e:	2b00      	cmp	r3, #0
 8101d10:	d019      	beq.n	8101d46 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8101d12:	2b10      	cmp	r3, #16
 8101d14:	d111      	bne.n	8101d3a <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8101d16:	4b77      	ldr	r3, [pc, #476]	@ (8101ef4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8101d18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8101d1a:	4a76      	ldr	r2, [pc, #472]	@ (8101ef4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8101d1c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8101d20:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8101d22:	e011      	b.n	8101d48 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8101d24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101d28:	3308      	adds	r3, #8
 8101d2a:	2102      	movs	r1, #2
 8101d2c:	4618      	mov	r0, r3
 8101d2e:	f001 f807 	bl	8102d40 <RCCEx_PLL2_Config>
 8101d32:	4603      	mov	r3, r0
 8101d34:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8101d38:	e006      	b.n	8101d48 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8101d3a:	2301      	movs	r3, #1
 8101d3c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8101d40:	e002      	b.n	8101d48 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8101d42:	bf00      	nop
 8101d44:	e000      	b.n	8101d48 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8101d46:	bf00      	nop
    }

    if (ret == HAL_OK)
 8101d48:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8101d4c:	2b00      	cmp	r3, #0
 8101d4e:	d10a      	bne.n	8101d66 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8101d50:	4b68      	ldr	r3, [pc, #416]	@ (8101ef4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8101d52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8101d54:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8101d58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101d5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8101d5e:	4a65      	ldr	r2, [pc, #404]	@ (8101ef4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8101d60:	430b      	orrs	r3, r1
 8101d62:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8101d64:	e003      	b.n	8101d6e <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8101d66:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8101d6a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8101d6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101d72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101d76:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8101d7a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8101d7e:	2300      	movs	r3, #0
 8101d80:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8101d84:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8101d88:	460b      	mov	r3, r1
 8101d8a:	4313      	orrs	r3, r2
 8101d8c:	d051      	beq.n	8101e32 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8101d8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101d92:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8101d94:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8101d98:	d035      	beq.n	8101e06 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8101d9a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8101d9e:	d82e      	bhi.n	8101dfe <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8101da0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8101da4:	d031      	beq.n	8101e0a <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8101da6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8101daa:	d828      	bhi.n	8101dfe <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8101dac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8101db0:	d01a      	beq.n	8101de8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8101db2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8101db6:	d822      	bhi.n	8101dfe <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8101db8:	2b00      	cmp	r3, #0
 8101dba:	d003      	beq.n	8101dc4 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8101dbc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8101dc0:	d007      	beq.n	8101dd2 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8101dc2:	e01c      	b.n	8101dfe <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8101dc4:	4b4b      	ldr	r3, [pc, #300]	@ (8101ef4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8101dc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8101dc8:	4a4a      	ldr	r2, [pc, #296]	@ (8101ef4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8101dca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8101dce:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8101dd0:	e01c      	b.n	8101e0c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8101dd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101dd6:	3308      	adds	r3, #8
 8101dd8:	2100      	movs	r1, #0
 8101dda:	4618      	mov	r0, r3
 8101ddc:	f000 ffb0 	bl	8102d40 <RCCEx_PLL2_Config>
 8101de0:	4603      	mov	r3, r0
 8101de2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8101de6:	e011      	b.n	8101e0c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8101de8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101dec:	3328      	adds	r3, #40	@ 0x28
 8101dee:	2100      	movs	r1, #0
 8101df0:	4618      	mov	r0, r3
 8101df2:	f001 f857 	bl	8102ea4 <RCCEx_PLL3_Config>
 8101df6:	4603      	mov	r3, r0
 8101df8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8101dfc:	e006      	b.n	8101e0c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8101dfe:	2301      	movs	r3, #1
 8101e00:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8101e04:	e002      	b.n	8101e0c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8101e06:	bf00      	nop
 8101e08:	e000      	b.n	8101e0c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8101e0a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8101e0c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8101e10:	2b00      	cmp	r3, #0
 8101e12:	d10a      	bne.n	8101e2a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8101e14:	4b37      	ldr	r3, [pc, #220]	@ (8101ef4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8101e16:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8101e18:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8101e1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101e20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8101e22:	4a34      	ldr	r2, [pc, #208]	@ (8101ef4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8101e24:	430b      	orrs	r3, r1
 8101e26:	6513      	str	r3, [r2, #80]	@ 0x50
 8101e28:	e003      	b.n	8101e32 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8101e2a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8101e2e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8101e32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101e36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101e3a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8101e3e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8101e42:	2300      	movs	r3, #0
 8101e44:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8101e48:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8101e4c:	460b      	mov	r3, r1
 8101e4e:	4313      	orrs	r3, r2
 8101e50:	d056      	beq.n	8101f00 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8101e52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101e56:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8101e58:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8101e5c:	d033      	beq.n	8101ec6 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8101e5e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8101e62:	d82c      	bhi.n	8101ebe <HAL_RCCEx_PeriphCLKConfig+0x592>
 8101e64:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8101e68:	d02f      	beq.n	8101eca <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8101e6a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8101e6e:	d826      	bhi.n	8101ebe <HAL_RCCEx_PeriphCLKConfig+0x592>
 8101e70:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8101e74:	d02b      	beq.n	8101ece <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8101e76:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8101e7a:	d820      	bhi.n	8101ebe <HAL_RCCEx_PeriphCLKConfig+0x592>
 8101e7c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8101e80:	d012      	beq.n	8101ea8 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8101e82:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8101e86:	d81a      	bhi.n	8101ebe <HAL_RCCEx_PeriphCLKConfig+0x592>
 8101e88:	2b00      	cmp	r3, #0
 8101e8a:	d022      	beq.n	8101ed2 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8101e8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8101e90:	d115      	bne.n	8101ebe <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8101e92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101e96:	3308      	adds	r3, #8
 8101e98:	2101      	movs	r1, #1
 8101e9a:	4618      	mov	r0, r3
 8101e9c:	f000 ff50 	bl	8102d40 <RCCEx_PLL2_Config>
 8101ea0:	4603      	mov	r3, r0
 8101ea2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8101ea6:	e015      	b.n	8101ed4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8101ea8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101eac:	3328      	adds	r3, #40	@ 0x28
 8101eae:	2101      	movs	r1, #1
 8101eb0:	4618      	mov	r0, r3
 8101eb2:	f000 fff7 	bl	8102ea4 <RCCEx_PLL3_Config>
 8101eb6:	4603      	mov	r3, r0
 8101eb8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8101ebc:	e00a      	b.n	8101ed4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8101ebe:	2301      	movs	r3, #1
 8101ec0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8101ec4:	e006      	b.n	8101ed4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8101ec6:	bf00      	nop
 8101ec8:	e004      	b.n	8101ed4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8101eca:	bf00      	nop
 8101ecc:	e002      	b.n	8101ed4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8101ece:	bf00      	nop
 8101ed0:	e000      	b.n	8101ed4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8101ed2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8101ed4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8101ed8:	2b00      	cmp	r3, #0
 8101eda:	d10d      	bne.n	8101ef8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8101edc:	4b05      	ldr	r3, [pc, #20]	@ (8101ef4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8101ede:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8101ee0:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8101ee4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101ee8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8101eea:	4a02      	ldr	r2, [pc, #8]	@ (8101ef4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8101eec:	430b      	orrs	r3, r1
 8101eee:	6513      	str	r3, [r2, #80]	@ 0x50
 8101ef0:	e006      	b.n	8101f00 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8101ef2:	bf00      	nop
 8101ef4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8101ef8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8101efc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8101f00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101f04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101f08:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8101f0c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8101f10:	2300      	movs	r3, #0
 8101f12:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8101f16:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8101f1a:	460b      	mov	r3, r1
 8101f1c:	4313      	orrs	r3, r2
 8101f1e:	d055      	beq.n	8101fcc <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8101f20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101f24:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8101f28:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8101f2c:	d033      	beq.n	8101f96 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8101f2e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8101f32:	d82c      	bhi.n	8101f8e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8101f34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8101f38:	d02f      	beq.n	8101f9a <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8101f3a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8101f3e:	d826      	bhi.n	8101f8e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8101f40:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8101f44:	d02b      	beq.n	8101f9e <HAL_RCCEx_PeriphCLKConfig+0x672>
 8101f46:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8101f4a:	d820      	bhi.n	8101f8e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8101f4c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8101f50:	d012      	beq.n	8101f78 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8101f52:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8101f56:	d81a      	bhi.n	8101f8e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8101f58:	2b00      	cmp	r3, #0
 8101f5a:	d022      	beq.n	8101fa2 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8101f5c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8101f60:	d115      	bne.n	8101f8e <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8101f62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101f66:	3308      	adds	r3, #8
 8101f68:	2101      	movs	r1, #1
 8101f6a:	4618      	mov	r0, r3
 8101f6c:	f000 fee8 	bl	8102d40 <RCCEx_PLL2_Config>
 8101f70:	4603      	mov	r3, r0
 8101f72:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8101f76:	e015      	b.n	8101fa4 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8101f78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101f7c:	3328      	adds	r3, #40	@ 0x28
 8101f7e:	2101      	movs	r1, #1
 8101f80:	4618      	mov	r0, r3
 8101f82:	f000 ff8f 	bl	8102ea4 <RCCEx_PLL3_Config>
 8101f86:	4603      	mov	r3, r0
 8101f88:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8101f8c:	e00a      	b.n	8101fa4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8101f8e:	2301      	movs	r3, #1
 8101f90:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8101f94:	e006      	b.n	8101fa4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8101f96:	bf00      	nop
 8101f98:	e004      	b.n	8101fa4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8101f9a:	bf00      	nop
 8101f9c:	e002      	b.n	8101fa4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8101f9e:	bf00      	nop
 8101fa0:	e000      	b.n	8101fa4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8101fa2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8101fa4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8101fa8:	2b00      	cmp	r3, #0
 8101faa:	d10b      	bne.n	8101fc4 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8101fac:	4ba4      	ldr	r3, [pc, #656]	@ (8102240 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8101fae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8101fb0:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8101fb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101fb8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8101fbc:	4aa0      	ldr	r2, [pc, #640]	@ (8102240 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8101fbe:	430b      	orrs	r3, r1
 8101fc0:	6593      	str	r3, [r2, #88]	@ 0x58
 8101fc2:	e003      	b.n	8101fcc <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8101fc4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8101fc8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8101fcc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101fd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101fd4:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8101fd8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8101fdc:	2300      	movs	r3, #0
 8101fde:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8101fe2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8101fe6:	460b      	mov	r3, r1
 8101fe8:	4313      	orrs	r3, r2
 8101fea:	d037      	beq.n	810205c <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8101fec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8101ff0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8101ff2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8101ff6:	d00e      	beq.n	8102016 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8101ff8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8101ffc:	d816      	bhi.n	810202c <HAL_RCCEx_PeriphCLKConfig+0x700>
 8101ffe:	2b00      	cmp	r3, #0
 8102000:	d018      	beq.n	8102034 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8102002:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8102006:	d111      	bne.n	810202c <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102008:	4b8d      	ldr	r3, [pc, #564]	@ (8102240 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810200a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810200c:	4a8c      	ldr	r2, [pc, #560]	@ (8102240 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810200e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8102012:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8102014:	e00f      	b.n	8102036 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8102016:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810201a:	3308      	adds	r3, #8
 810201c:	2101      	movs	r1, #1
 810201e:	4618      	mov	r0, r3
 8102020:	f000 fe8e 	bl	8102d40 <RCCEx_PLL2_Config>
 8102024:	4603      	mov	r3, r0
 8102026:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 810202a:	e004      	b.n	8102036 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 810202c:	2301      	movs	r3, #1
 810202e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8102032:	e000      	b.n	8102036 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8102034:	bf00      	nop
    }

    if (ret == HAL_OK)
 8102036:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810203a:	2b00      	cmp	r3, #0
 810203c:	d10a      	bne.n	8102054 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 810203e:	4b80      	ldr	r3, [pc, #512]	@ (8102240 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102040:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8102042:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8102046:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810204a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 810204c:	4a7c      	ldr	r2, [pc, #496]	@ (8102240 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810204e:	430b      	orrs	r3, r1
 8102050:	6513      	str	r3, [r2, #80]	@ 0x50
 8102052:	e003      	b.n	810205c <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102054:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102058:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 810205c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102060:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102064:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8102068:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 810206c:	2300      	movs	r3, #0
 810206e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8102072:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8102076:	460b      	mov	r3, r1
 8102078:	4313      	orrs	r3, r2
 810207a:	d039      	beq.n	81020f0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 810207c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102080:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8102082:	2b03      	cmp	r3, #3
 8102084:	d81c      	bhi.n	81020c0 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8102086:	a201      	add	r2, pc, #4	@ (adr r2, 810208c <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8102088:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810208c:	081020c9 	.word	0x081020c9
 8102090:	0810209d 	.word	0x0810209d
 8102094:	081020ab 	.word	0x081020ab
 8102098:	081020c9 	.word	0x081020c9
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810209c:	4b68      	ldr	r3, [pc, #416]	@ (8102240 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810209e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81020a0:	4a67      	ldr	r2, [pc, #412]	@ (8102240 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81020a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 81020a6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 81020a8:	e00f      	b.n	81020ca <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 81020aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81020ae:	3308      	adds	r3, #8
 81020b0:	2102      	movs	r1, #2
 81020b2:	4618      	mov	r0, r3
 81020b4:	f000 fe44 	bl	8102d40 <RCCEx_PLL2_Config>
 81020b8:	4603      	mov	r3, r0
 81020ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 81020be:	e004      	b.n	81020ca <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 81020c0:	2301      	movs	r3, #1
 81020c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81020c6:	e000      	b.n	81020ca <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 81020c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 81020ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81020ce:	2b00      	cmp	r3, #0
 81020d0:	d10a      	bne.n	81020e8 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 81020d2:	4b5b      	ldr	r3, [pc, #364]	@ (8102240 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81020d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 81020d6:	f023 0103 	bic.w	r1, r3, #3
 81020da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81020de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 81020e0:	4a57      	ldr	r2, [pc, #348]	@ (8102240 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81020e2:	430b      	orrs	r3, r1
 81020e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 81020e6:	e003      	b.n	81020f0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81020e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81020ec:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 81020f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81020f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 81020f8:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 81020fc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8102100:	2300      	movs	r3, #0
 8102102:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8102106:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 810210a:	460b      	mov	r3, r1
 810210c:	4313      	orrs	r3, r2
 810210e:	f000 809f 	beq.w	8102250 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8102112:	4b4c      	ldr	r3, [pc, #304]	@ (8102244 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8102114:	681b      	ldr	r3, [r3, #0]
 8102116:	4a4b      	ldr	r2, [pc, #300]	@ (8102244 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8102118:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 810211c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 810211e:	f7fe ff95 	bl	810104c <HAL_GetTick>
 8102122:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8102126:	e00b      	b.n	8102140 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8102128:	f7fe ff90 	bl	810104c <HAL_GetTick>
 810212c:	4602      	mov	r2, r0
 810212e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8102132:	1ad3      	subs	r3, r2, r3
 8102134:	2b64      	cmp	r3, #100	@ 0x64
 8102136:	d903      	bls.n	8102140 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8102138:	2303      	movs	r3, #3
 810213a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 810213e:	e005      	b.n	810214c <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8102140:	4b40      	ldr	r3, [pc, #256]	@ (8102244 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8102142:	681b      	ldr	r3, [r3, #0]
 8102144:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8102148:	2b00      	cmp	r3, #0
 810214a:	d0ed      	beq.n	8102128 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 810214c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102150:	2b00      	cmp	r3, #0
 8102152:	d179      	bne.n	8102248 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8102154:	4b3a      	ldr	r3, [pc, #232]	@ (8102240 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102156:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8102158:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810215c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8102160:	4053      	eors	r3, r2
 8102162:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8102166:	2b00      	cmp	r3, #0
 8102168:	d015      	beq.n	8102196 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 810216a:	4b35      	ldr	r3, [pc, #212]	@ (8102240 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810216c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 810216e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8102172:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8102176:	4b32      	ldr	r3, [pc, #200]	@ (8102240 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102178:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 810217a:	4a31      	ldr	r2, [pc, #196]	@ (8102240 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810217c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8102180:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8102182:	4b2f      	ldr	r3, [pc, #188]	@ (8102240 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102184:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8102186:	4a2e      	ldr	r2, [pc, #184]	@ (8102240 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102188:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 810218c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 810218e:	4a2c      	ldr	r2, [pc, #176]	@ (8102240 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102190:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8102194:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8102196:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810219a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 810219e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 81021a2:	d118      	bne.n	81021d6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 81021a4:	f7fe ff52 	bl	810104c <HAL_GetTick>
 81021a8:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 81021ac:	e00d      	b.n	81021ca <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 81021ae:	f7fe ff4d 	bl	810104c <HAL_GetTick>
 81021b2:	4602      	mov	r2, r0
 81021b4:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 81021b8:	1ad2      	subs	r2, r2, r3
 81021ba:	f241 3388 	movw	r3, #5000	@ 0x1388
 81021be:	429a      	cmp	r2, r3
 81021c0:	d903      	bls.n	81021ca <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 81021c2:	2303      	movs	r3, #3
 81021c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 81021c8:	e005      	b.n	81021d6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 81021ca:	4b1d      	ldr	r3, [pc, #116]	@ (8102240 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81021cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 81021ce:	f003 0302 	and.w	r3, r3, #2
 81021d2:	2b00      	cmp	r3, #0
 81021d4:	d0eb      	beq.n	81021ae <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 81021d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81021da:	2b00      	cmp	r3, #0
 81021dc:	d12b      	bne.n	8102236 <HAL_RCCEx_PeriphCLKConfig+0x90a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 81021de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81021e2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 81021e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 81021ea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 81021ee:	d110      	bne.n	8102212 <HAL_RCCEx_PeriphCLKConfig+0x8e6>
 81021f0:	4b13      	ldr	r3, [pc, #76]	@ (8102240 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81021f2:	691b      	ldr	r3, [r3, #16]
 81021f4:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 81021f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81021fc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8102200:	091b      	lsrs	r3, r3, #4
 8102202:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8102206:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 810220a:	4a0d      	ldr	r2, [pc, #52]	@ (8102240 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810220c:	430b      	orrs	r3, r1
 810220e:	6113      	str	r3, [r2, #16]
 8102210:	e005      	b.n	810221e <HAL_RCCEx_PeriphCLKConfig+0x8f2>
 8102212:	4b0b      	ldr	r3, [pc, #44]	@ (8102240 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102214:	691b      	ldr	r3, [r3, #16]
 8102216:	4a0a      	ldr	r2, [pc, #40]	@ (8102240 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102218:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 810221c:	6113      	str	r3, [r2, #16]
 810221e:	4b08      	ldr	r3, [pc, #32]	@ (8102240 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102220:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8102222:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102226:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 810222a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 810222e:	4a04      	ldr	r2, [pc, #16]	@ (8102240 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8102230:	430b      	orrs	r3, r1
 8102232:	6713      	str	r3, [r2, #112]	@ 0x70
 8102234:	e00c      	b.n	8102250 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8102236:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810223a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 810223e:	e007      	b.n	8102250 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8102240:	58024400 	.word	0x58024400
 8102244:	58024800 	.word	0x58024800
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102248:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810224c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8102250:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102254:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102258:	f002 0301 	and.w	r3, r2, #1
 810225c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8102260:	2300      	movs	r3, #0
 8102262:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8102266:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 810226a:	460b      	mov	r3, r1
 810226c:	4313      	orrs	r3, r2
 810226e:	f000 8089 	beq.w	8102384 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8102272:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102276:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8102278:	2b28      	cmp	r3, #40	@ 0x28
 810227a:	d86b      	bhi.n	8102354 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 810227c:	a201      	add	r2, pc, #4	@ (adr r2, 8102284 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 810227e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8102282:	bf00      	nop
 8102284:	0810235d 	.word	0x0810235d
 8102288:	08102355 	.word	0x08102355
 810228c:	08102355 	.word	0x08102355
 8102290:	08102355 	.word	0x08102355
 8102294:	08102355 	.word	0x08102355
 8102298:	08102355 	.word	0x08102355
 810229c:	08102355 	.word	0x08102355
 81022a0:	08102355 	.word	0x08102355
 81022a4:	08102329 	.word	0x08102329
 81022a8:	08102355 	.word	0x08102355
 81022ac:	08102355 	.word	0x08102355
 81022b0:	08102355 	.word	0x08102355
 81022b4:	08102355 	.word	0x08102355
 81022b8:	08102355 	.word	0x08102355
 81022bc:	08102355 	.word	0x08102355
 81022c0:	08102355 	.word	0x08102355
 81022c4:	0810233f 	.word	0x0810233f
 81022c8:	08102355 	.word	0x08102355
 81022cc:	08102355 	.word	0x08102355
 81022d0:	08102355 	.word	0x08102355
 81022d4:	08102355 	.word	0x08102355
 81022d8:	08102355 	.word	0x08102355
 81022dc:	08102355 	.word	0x08102355
 81022e0:	08102355 	.word	0x08102355
 81022e4:	0810235d 	.word	0x0810235d
 81022e8:	08102355 	.word	0x08102355
 81022ec:	08102355 	.word	0x08102355
 81022f0:	08102355 	.word	0x08102355
 81022f4:	08102355 	.word	0x08102355
 81022f8:	08102355 	.word	0x08102355
 81022fc:	08102355 	.word	0x08102355
 8102300:	08102355 	.word	0x08102355
 8102304:	0810235d 	.word	0x0810235d
 8102308:	08102355 	.word	0x08102355
 810230c:	08102355 	.word	0x08102355
 8102310:	08102355 	.word	0x08102355
 8102314:	08102355 	.word	0x08102355
 8102318:	08102355 	.word	0x08102355
 810231c:	08102355 	.word	0x08102355
 8102320:	08102355 	.word	0x08102355
 8102324:	0810235d 	.word	0x0810235d
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8102328:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810232c:	3308      	adds	r3, #8
 810232e:	2101      	movs	r1, #1
 8102330:	4618      	mov	r0, r3
 8102332:	f000 fd05 	bl	8102d40 <RCCEx_PLL2_Config>
 8102336:	4603      	mov	r3, r0
 8102338:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 810233c:	e00f      	b.n	810235e <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 810233e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102342:	3328      	adds	r3, #40	@ 0x28
 8102344:	2101      	movs	r1, #1
 8102346:	4618      	mov	r0, r3
 8102348:	f000 fdac 	bl	8102ea4 <RCCEx_PLL3_Config>
 810234c:	4603      	mov	r3, r0
 810234e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8102352:	e004      	b.n	810235e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8102354:	2301      	movs	r3, #1
 8102356:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 810235a:	e000      	b.n	810235e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 810235c:	bf00      	nop
    }

    if (ret == HAL_OK)
 810235e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102362:	2b00      	cmp	r3, #0
 8102364:	d10a      	bne.n	810237c <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8102366:	4bbf      	ldr	r3, [pc, #764]	@ (8102664 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8102368:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810236a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 810236e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102372:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8102374:	4abb      	ldr	r2, [pc, #748]	@ (8102664 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8102376:	430b      	orrs	r3, r1
 8102378:	6553      	str	r3, [r2, #84]	@ 0x54
 810237a:	e003      	b.n	8102384 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810237c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102380:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8102384:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102388:	e9d3 2300 	ldrd	r2, r3, [r3]
 810238c:	f002 0302 	and.w	r3, r2, #2
 8102390:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8102394:	2300      	movs	r3, #0
 8102396:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 810239a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 810239e:	460b      	mov	r3, r1
 81023a0:	4313      	orrs	r3, r2
 81023a2:	d041      	beq.n	8102428 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 81023a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81023a8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 81023aa:	2b05      	cmp	r3, #5
 81023ac:	d824      	bhi.n	81023f8 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 81023ae:	a201      	add	r2, pc, #4	@ (adr r2, 81023b4 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 81023b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81023b4:	08102401 	.word	0x08102401
 81023b8:	081023cd 	.word	0x081023cd
 81023bc:	081023e3 	.word	0x081023e3
 81023c0:	08102401 	.word	0x08102401
 81023c4:	08102401 	.word	0x08102401
 81023c8:	08102401 	.word	0x08102401
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 81023cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81023d0:	3308      	adds	r3, #8
 81023d2:	2101      	movs	r1, #1
 81023d4:	4618      	mov	r0, r3
 81023d6:	f000 fcb3 	bl	8102d40 <RCCEx_PLL2_Config>
 81023da:	4603      	mov	r3, r0
 81023dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 81023e0:	e00f      	b.n	8102402 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 81023e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81023e6:	3328      	adds	r3, #40	@ 0x28
 81023e8:	2101      	movs	r1, #1
 81023ea:	4618      	mov	r0, r3
 81023ec:	f000 fd5a 	bl	8102ea4 <RCCEx_PLL3_Config>
 81023f0:	4603      	mov	r3, r0
 81023f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 81023f6:	e004      	b.n	8102402 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81023f8:	2301      	movs	r3, #1
 81023fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81023fe:	e000      	b.n	8102402 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8102400:	bf00      	nop
    }

    if (ret == HAL_OK)
 8102402:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102406:	2b00      	cmp	r3, #0
 8102408:	d10a      	bne.n	8102420 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 810240a:	4b96      	ldr	r3, [pc, #600]	@ (8102664 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 810240c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810240e:	f023 0107 	bic.w	r1, r3, #7
 8102412:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102416:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8102418:	4a92      	ldr	r2, [pc, #584]	@ (8102664 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 810241a:	430b      	orrs	r3, r1
 810241c:	6553      	str	r3, [r2, #84]	@ 0x54
 810241e:	e003      	b.n	8102428 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102420:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102424:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8102428:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810242c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102430:	f002 0304 	and.w	r3, r2, #4
 8102434:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8102438:	2300      	movs	r3, #0
 810243a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 810243e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8102442:	460b      	mov	r3, r1
 8102444:	4313      	orrs	r3, r2
 8102446:	d044      	beq.n	81024d2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8102448:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810244c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8102450:	2b05      	cmp	r3, #5
 8102452:	d825      	bhi.n	81024a0 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8102454:	a201      	add	r2, pc, #4	@ (adr r2, 810245c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8102456:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810245a:	bf00      	nop
 810245c:	081024a9 	.word	0x081024a9
 8102460:	08102475 	.word	0x08102475
 8102464:	0810248b 	.word	0x0810248b
 8102468:	081024a9 	.word	0x081024a9
 810246c:	081024a9 	.word	0x081024a9
 8102470:	081024a9 	.word	0x081024a9
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8102474:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102478:	3308      	adds	r3, #8
 810247a:	2101      	movs	r1, #1
 810247c:	4618      	mov	r0, r3
 810247e:	f000 fc5f 	bl	8102d40 <RCCEx_PLL2_Config>
 8102482:	4603      	mov	r3, r0
 8102484:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8102488:	e00f      	b.n	81024aa <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 810248a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810248e:	3328      	adds	r3, #40	@ 0x28
 8102490:	2101      	movs	r1, #1
 8102492:	4618      	mov	r0, r3
 8102494:	f000 fd06 	bl	8102ea4 <RCCEx_PLL3_Config>
 8102498:	4603      	mov	r3, r0
 810249a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 810249e:	e004      	b.n	81024aa <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81024a0:	2301      	movs	r3, #1
 81024a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81024a6:	e000      	b.n	81024aa <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 81024a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 81024aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81024ae:	2b00      	cmp	r3, #0
 81024b0:	d10b      	bne.n	81024ca <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 81024b2:	4b6c      	ldr	r3, [pc, #432]	@ (8102664 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 81024b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81024b6:	f023 0107 	bic.w	r1, r3, #7
 81024ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81024be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 81024c2:	4a68      	ldr	r2, [pc, #416]	@ (8102664 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 81024c4:	430b      	orrs	r3, r1
 81024c6:	6593      	str	r3, [r2, #88]	@ 0x58
 81024c8:	e003      	b.n	81024d2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81024ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81024ce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 81024d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81024d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 81024da:	f002 0320 	and.w	r3, r2, #32
 81024de:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 81024e2:	2300      	movs	r3, #0
 81024e4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 81024e8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 81024ec:	460b      	mov	r3, r1
 81024ee:	4313      	orrs	r3, r2
 81024f0:	d055      	beq.n	810259e <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 81024f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81024f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 81024fa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 81024fe:	d033      	beq.n	8102568 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8102500:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8102504:	d82c      	bhi.n	8102560 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8102506:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 810250a:	d02f      	beq.n	810256c <HAL_RCCEx_PeriphCLKConfig+0xc40>
 810250c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8102510:	d826      	bhi.n	8102560 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8102512:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8102516:	d02b      	beq.n	8102570 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8102518:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 810251c:	d820      	bhi.n	8102560 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 810251e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8102522:	d012      	beq.n	810254a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8102524:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8102528:	d81a      	bhi.n	8102560 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 810252a:	2b00      	cmp	r3, #0
 810252c:	d022      	beq.n	8102574 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 810252e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8102532:	d115      	bne.n	8102560 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8102534:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102538:	3308      	adds	r3, #8
 810253a:	2100      	movs	r1, #0
 810253c:	4618      	mov	r0, r3
 810253e:	f000 fbff 	bl	8102d40 <RCCEx_PLL2_Config>
 8102542:	4603      	mov	r3, r0
 8102544:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8102548:	e015      	b.n	8102576 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 810254a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810254e:	3328      	adds	r3, #40	@ 0x28
 8102550:	2102      	movs	r1, #2
 8102552:	4618      	mov	r0, r3
 8102554:	f000 fca6 	bl	8102ea4 <RCCEx_PLL3_Config>
 8102558:	4603      	mov	r3, r0
 810255a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 810255e:	e00a      	b.n	8102576 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8102560:	2301      	movs	r3, #1
 8102562:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8102566:	e006      	b.n	8102576 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8102568:	bf00      	nop
 810256a:	e004      	b.n	8102576 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 810256c:	bf00      	nop
 810256e:	e002      	b.n	8102576 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8102570:	bf00      	nop
 8102572:	e000      	b.n	8102576 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8102574:	bf00      	nop
    }

    if (ret == HAL_OK)
 8102576:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810257a:	2b00      	cmp	r3, #0
 810257c:	d10b      	bne.n	8102596 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 810257e:	4b39      	ldr	r3, [pc, #228]	@ (8102664 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8102580:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8102582:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8102586:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810258a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 810258e:	4a35      	ldr	r2, [pc, #212]	@ (8102664 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8102590:	430b      	orrs	r3, r1
 8102592:	6553      	str	r3, [r2, #84]	@ 0x54
 8102594:	e003      	b.n	810259e <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102596:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810259a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 810259e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81025a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 81025a6:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 81025aa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 81025ae:	2300      	movs	r3, #0
 81025b0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 81025b4:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 81025b8:	460b      	mov	r3, r1
 81025ba:	4313      	orrs	r3, r2
 81025bc:	d058      	beq.n	8102670 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 81025be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81025c2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 81025c6:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 81025ca:	d033      	beq.n	8102634 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 81025cc:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 81025d0:	d82c      	bhi.n	810262c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 81025d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 81025d6:	d02f      	beq.n	8102638 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 81025d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 81025dc:	d826      	bhi.n	810262c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 81025de:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 81025e2:	d02b      	beq.n	810263c <HAL_RCCEx_PeriphCLKConfig+0xd10>
 81025e4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 81025e8:	d820      	bhi.n	810262c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 81025ea:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 81025ee:	d012      	beq.n	8102616 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 81025f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 81025f4:	d81a      	bhi.n	810262c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 81025f6:	2b00      	cmp	r3, #0
 81025f8:	d022      	beq.n	8102640 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 81025fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 81025fe:	d115      	bne.n	810262c <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8102600:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102604:	3308      	adds	r3, #8
 8102606:	2100      	movs	r1, #0
 8102608:	4618      	mov	r0, r3
 810260a:	f000 fb99 	bl	8102d40 <RCCEx_PLL2_Config>
 810260e:	4603      	mov	r3, r0
 8102610:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8102614:	e015      	b.n	8102642 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8102616:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810261a:	3328      	adds	r3, #40	@ 0x28
 810261c:	2102      	movs	r1, #2
 810261e:	4618      	mov	r0, r3
 8102620:	f000 fc40 	bl	8102ea4 <RCCEx_PLL3_Config>
 8102624:	4603      	mov	r3, r0
 8102626:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 810262a:	e00a      	b.n	8102642 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 810262c:	2301      	movs	r3, #1
 810262e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8102632:	e006      	b.n	8102642 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8102634:	bf00      	nop
 8102636:	e004      	b.n	8102642 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8102638:	bf00      	nop
 810263a:	e002      	b.n	8102642 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 810263c:	bf00      	nop
 810263e:	e000      	b.n	8102642 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8102640:	bf00      	nop
    }

    if (ret == HAL_OK)
 8102642:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102646:	2b00      	cmp	r3, #0
 8102648:	d10e      	bne.n	8102668 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 810264a:	4b06      	ldr	r3, [pc, #24]	@ (8102664 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 810264c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 810264e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8102652:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102656:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 810265a:	4a02      	ldr	r2, [pc, #8]	@ (8102664 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 810265c:	430b      	orrs	r3, r1
 810265e:	6593      	str	r3, [r2, #88]	@ 0x58
 8102660:	e006      	b.n	8102670 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8102662:	bf00      	nop
 8102664:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102668:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810266c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8102670:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102674:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102678:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 810267c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8102680:	2300      	movs	r3, #0
 8102682:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8102686:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 810268a:	460b      	mov	r3, r1
 810268c:	4313      	orrs	r3, r2
 810268e:	d055      	beq.n	810273c <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8102690:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102694:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8102698:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 810269c:	d033      	beq.n	8102706 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 810269e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 81026a2:	d82c      	bhi.n	81026fe <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 81026a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 81026a8:	d02f      	beq.n	810270a <HAL_RCCEx_PeriphCLKConfig+0xdde>
 81026aa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 81026ae:	d826      	bhi.n	81026fe <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 81026b0:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 81026b4:	d02b      	beq.n	810270e <HAL_RCCEx_PeriphCLKConfig+0xde2>
 81026b6:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 81026ba:	d820      	bhi.n	81026fe <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 81026bc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 81026c0:	d012      	beq.n	81026e8 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 81026c2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 81026c6:	d81a      	bhi.n	81026fe <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 81026c8:	2b00      	cmp	r3, #0
 81026ca:	d022      	beq.n	8102712 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 81026cc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 81026d0:	d115      	bne.n	81026fe <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 81026d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81026d6:	3308      	adds	r3, #8
 81026d8:	2100      	movs	r1, #0
 81026da:	4618      	mov	r0, r3
 81026dc:	f000 fb30 	bl	8102d40 <RCCEx_PLL2_Config>
 81026e0:	4603      	mov	r3, r0
 81026e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 81026e6:	e015      	b.n	8102714 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 81026e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81026ec:	3328      	adds	r3, #40	@ 0x28
 81026ee:	2102      	movs	r1, #2
 81026f0:	4618      	mov	r0, r3
 81026f2:	f000 fbd7 	bl	8102ea4 <RCCEx_PLL3_Config>
 81026f6:	4603      	mov	r3, r0
 81026f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 81026fc:	e00a      	b.n	8102714 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81026fe:	2301      	movs	r3, #1
 8102700:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8102704:	e006      	b.n	8102714 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8102706:	bf00      	nop
 8102708:	e004      	b.n	8102714 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 810270a:	bf00      	nop
 810270c:	e002      	b.n	8102714 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 810270e:	bf00      	nop
 8102710:	e000      	b.n	8102714 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8102712:	bf00      	nop
    }

    if (ret == HAL_OK)
 8102714:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102718:	2b00      	cmp	r3, #0
 810271a:	d10b      	bne.n	8102734 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 810271c:	4ba1      	ldr	r3, [pc, #644]	@ (81029a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 810271e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8102720:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8102724:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102728:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 810272c:	4a9d      	ldr	r2, [pc, #628]	@ (81029a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 810272e:	430b      	orrs	r3, r1
 8102730:	6593      	str	r3, [r2, #88]	@ 0x58
 8102732:	e003      	b.n	810273c <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102734:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102738:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 810273c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102740:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102744:	f002 0308 	and.w	r3, r2, #8
 8102748:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 810274c:	2300      	movs	r3, #0
 810274e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8102752:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8102756:	460b      	mov	r3, r1
 8102758:	4313      	orrs	r3, r2
 810275a:	d01e      	beq.n	810279a <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 810275c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102760:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8102764:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8102768:	d10c      	bne.n	8102784 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 810276a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810276e:	3328      	adds	r3, #40	@ 0x28
 8102770:	2102      	movs	r1, #2
 8102772:	4618      	mov	r0, r3
 8102774:	f000 fb96 	bl	8102ea4 <RCCEx_PLL3_Config>
 8102778:	4603      	mov	r3, r0
 810277a:	2b00      	cmp	r3, #0
 810277c:	d002      	beq.n	8102784 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 810277e:	2301      	movs	r3, #1
 8102780:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8102784:	4b87      	ldr	r3, [pc, #540]	@ (81029a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8102786:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8102788:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 810278c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102790:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8102794:	4a83      	ldr	r2, [pc, #524]	@ (81029a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8102796:	430b      	orrs	r3, r1
 8102798:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 810279a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810279e:	e9d3 2300 	ldrd	r2, r3, [r3]
 81027a2:	f002 0310 	and.w	r3, r2, #16
 81027a6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 81027aa:	2300      	movs	r3, #0
 81027ac:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 81027b0:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 81027b4:	460b      	mov	r3, r1
 81027b6:	4313      	orrs	r3, r2
 81027b8:	d01e      	beq.n	81027f8 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 81027ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81027be:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 81027c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 81027c6:	d10c      	bne.n	81027e2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 81027c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81027cc:	3328      	adds	r3, #40	@ 0x28
 81027ce:	2102      	movs	r1, #2
 81027d0:	4618      	mov	r0, r3
 81027d2:	f000 fb67 	bl	8102ea4 <RCCEx_PLL3_Config>
 81027d6:	4603      	mov	r3, r0
 81027d8:	2b00      	cmp	r3, #0
 81027da:	d002      	beq.n	81027e2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 81027dc:	2301      	movs	r3, #1
 81027de:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 81027e2:	4b70      	ldr	r3, [pc, #448]	@ (81029a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81027e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81027e6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 81027ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81027ee:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 81027f2:	4a6c      	ldr	r2, [pc, #432]	@ (81029a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81027f4:	430b      	orrs	r3, r1
 81027f6:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 81027f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81027fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102800:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8102804:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8102808:	2300      	movs	r3, #0
 810280a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 810280e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8102812:	460b      	mov	r3, r1
 8102814:	4313      	orrs	r3, r2
 8102816:	d03e      	beq.n	8102896 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8102818:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810281c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8102820:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8102824:	d022      	beq.n	810286c <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8102826:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 810282a:	d81b      	bhi.n	8102864 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 810282c:	2b00      	cmp	r3, #0
 810282e:	d003      	beq.n	8102838 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8102830:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8102834:	d00b      	beq.n	810284e <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8102836:	e015      	b.n	8102864 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8102838:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810283c:	3308      	adds	r3, #8
 810283e:	2100      	movs	r1, #0
 8102840:	4618      	mov	r0, r3
 8102842:	f000 fa7d 	bl	8102d40 <RCCEx_PLL2_Config>
 8102846:	4603      	mov	r3, r0
 8102848:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 810284c:	e00f      	b.n	810286e <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 810284e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102852:	3328      	adds	r3, #40	@ 0x28
 8102854:	2102      	movs	r1, #2
 8102856:	4618      	mov	r0, r3
 8102858:	f000 fb24 	bl	8102ea4 <RCCEx_PLL3_Config>
 810285c:	4603      	mov	r3, r0
 810285e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8102862:	e004      	b.n	810286e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8102864:	2301      	movs	r3, #1
 8102866:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 810286a:	e000      	b.n	810286e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 810286c:	bf00      	nop
    }

    if (ret == HAL_OK)
 810286e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102872:	2b00      	cmp	r3, #0
 8102874:	d10b      	bne.n	810288e <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8102876:	4b4b      	ldr	r3, [pc, #300]	@ (81029a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8102878:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 810287a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 810287e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102882:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8102886:	4a47      	ldr	r2, [pc, #284]	@ (81029a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8102888:	430b      	orrs	r3, r1
 810288a:	6593      	str	r3, [r2, #88]	@ 0x58
 810288c:	e003      	b.n	8102896 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810288e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102892:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8102896:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810289a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810289e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 81028a2:	67bb      	str	r3, [r7, #120]	@ 0x78
 81028a4:	2300      	movs	r3, #0
 81028a6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 81028a8:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 81028ac:	460b      	mov	r3, r1
 81028ae:	4313      	orrs	r3, r2
 81028b0:	d03b      	beq.n	810292a <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 81028b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81028b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 81028ba:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 81028be:	d01f      	beq.n	8102900 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 81028c0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 81028c4:	d818      	bhi.n	81028f8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 81028c6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 81028ca:	d003      	beq.n	81028d4 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 81028cc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 81028d0:	d007      	beq.n	81028e2 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 81028d2:	e011      	b.n	81028f8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81028d4:	4b33      	ldr	r3, [pc, #204]	@ (81029a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81028d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81028d8:	4a32      	ldr	r2, [pc, #200]	@ (81029a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81028da:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 81028de:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 81028e0:	e00f      	b.n	8102902 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 81028e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81028e6:	3328      	adds	r3, #40	@ 0x28
 81028e8:	2101      	movs	r1, #1
 81028ea:	4618      	mov	r0, r3
 81028ec:	f000 fada 	bl	8102ea4 <RCCEx_PLL3_Config>
 81028f0:	4603      	mov	r3, r0
 81028f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 81028f6:	e004      	b.n	8102902 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81028f8:	2301      	movs	r3, #1
 81028fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81028fe:	e000      	b.n	8102902 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8102900:	bf00      	nop
    }

    if (ret == HAL_OK)
 8102902:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102906:	2b00      	cmp	r3, #0
 8102908:	d10b      	bne.n	8102922 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 810290a:	4b26      	ldr	r3, [pc, #152]	@ (81029a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 810290c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810290e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8102912:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102916:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 810291a:	4a22      	ldr	r2, [pc, #136]	@ (81029a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 810291c:	430b      	orrs	r3, r1
 810291e:	6553      	str	r3, [r2, #84]	@ 0x54
 8102920:	e003      	b.n	810292a <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102922:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102926:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 810292a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810292e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102932:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8102936:	673b      	str	r3, [r7, #112]	@ 0x70
 8102938:	2300      	movs	r3, #0
 810293a:	677b      	str	r3, [r7, #116]	@ 0x74
 810293c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8102940:	460b      	mov	r3, r1
 8102942:	4313      	orrs	r3, r2
 8102944:	d034      	beq.n	81029b0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8102946:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810294a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 810294c:	2b00      	cmp	r3, #0
 810294e:	d003      	beq.n	8102958 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8102950:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8102954:	d007      	beq.n	8102966 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8102956:	e011      	b.n	810297c <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102958:	4b12      	ldr	r3, [pc, #72]	@ (81029a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 810295a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810295c:	4a11      	ldr	r2, [pc, #68]	@ (81029a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 810295e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8102962:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8102964:	e00e      	b.n	8102984 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8102966:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810296a:	3308      	adds	r3, #8
 810296c:	2102      	movs	r1, #2
 810296e:	4618      	mov	r0, r3
 8102970:	f000 f9e6 	bl	8102d40 <RCCEx_PLL2_Config>
 8102974:	4603      	mov	r3, r0
 8102976:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 810297a:	e003      	b.n	8102984 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 810297c:	2301      	movs	r3, #1
 810297e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8102982:	bf00      	nop
    }

    if (ret == HAL_OK)
 8102984:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102988:	2b00      	cmp	r3, #0
 810298a:	d10d      	bne.n	81029a8 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 810298c:	4b05      	ldr	r3, [pc, #20]	@ (81029a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 810298e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8102990:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8102994:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102998:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 810299a:	4a02      	ldr	r2, [pc, #8]	@ (81029a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 810299c:	430b      	orrs	r3, r1
 810299e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 81029a0:	e006      	b.n	81029b0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 81029a2:	bf00      	nop
 81029a4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 81029a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81029ac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 81029b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81029b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 81029b8:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 81029bc:	66bb      	str	r3, [r7, #104]	@ 0x68
 81029be:	2300      	movs	r3, #0
 81029c0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 81029c2:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 81029c6:	460b      	mov	r3, r1
 81029c8:	4313      	orrs	r3, r2
 81029ca:	d00c      	beq.n	81029e6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 81029cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81029d0:	3328      	adds	r3, #40	@ 0x28
 81029d2:	2102      	movs	r1, #2
 81029d4:	4618      	mov	r0, r3
 81029d6:	f000 fa65 	bl	8102ea4 <RCCEx_PLL3_Config>
 81029da:	4603      	mov	r3, r0
 81029dc:	2b00      	cmp	r3, #0
 81029de:	d002      	beq.n	81029e6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 81029e0:	2301      	movs	r3, #1
 81029e2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 81029e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81029ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 81029ee:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 81029f2:	663b      	str	r3, [r7, #96]	@ 0x60
 81029f4:	2300      	movs	r3, #0
 81029f6:	667b      	str	r3, [r7, #100]	@ 0x64
 81029f8:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 81029fc:	460b      	mov	r3, r1
 81029fe:	4313      	orrs	r3, r2
 8102a00:	d038      	beq.n	8102a74 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8102a02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102a06:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8102a0a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8102a0e:	d018      	beq.n	8102a42 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8102a10:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8102a14:	d811      	bhi.n	8102a3a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8102a16:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8102a1a:	d014      	beq.n	8102a46 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8102a1c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8102a20:	d80b      	bhi.n	8102a3a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8102a22:	2b00      	cmp	r3, #0
 8102a24:	d011      	beq.n	8102a4a <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8102a26:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8102a2a:	d106      	bne.n	8102a3a <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102a2c:	4bc3      	ldr	r3, [pc, #780]	@ (8102d3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102a2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8102a30:	4ac2      	ldr	r2, [pc, #776]	@ (8102d3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102a32:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8102a36:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8102a38:	e008      	b.n	8102a4c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8102a3a:	2301      	movs	r3, #1
 8102a3c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8102a40:	e004      	b.n	8102a4c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8102a42:	bf00      	nop
 8102a44:	e002      	b.n	8102a4c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8102a46:	bf00      	nop
 8102a48:	e000      	b.n	8102a4c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8102a4a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8102a4c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102a50:	2b00      	cmp	r3, #0
 8102a52:	d10b      	bne.n	8102a6c <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8102a54:	4bb9      	ldr	r3, [pc, #740]	@ (8102d3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102a56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8102a58:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8102a5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102a60:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8102a64:	4ab5      	ldr	r2, [pc, #724]	@ (8102d3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102a66:	430b      	orrs	r3, r1
 8102a68:	6553      	str	r3, [r2, #84]	@ 0x54
 8102a6a:	e003      	b.n	8102a74 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102a6c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102a70:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8102a74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102a78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102a7c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8102a80:	65bb      	str	r3, [r7, #88]	@ 0x58
 8102a82:	2300      	movs	r3, #0
 8102a84:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8102a86:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8102a8a:	460b      	mov	r3, r1
 8102a8c:	4313      	orrs	r3, r2
 8102a8e:	d009      	beq.n	8102aa4 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8102a90:	4baa      	ldr	r3, [pc, #680]	@ (8102d3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102a92:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8102a94:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8102a98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102a9c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8102a9e:	4aa7      	ldr	r2, [pc, #668]	@ (8102d3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102aa0:	430b      	orrs	r3, r1
 8102aa2:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8102aa4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102aa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102aac:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8102ab0:	653b      	str	r3, [r7, #80]	@ 0x50
 8102ab2:	2300      	movs	r3, #0
 8102ab4:	657b      	str	r3, [r7, #84]	@ 0x54
 8102ab6:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8102aba:	460b      	mov	r3, r1
 8102abc:	4313      	orrs	r3, r2
 8102abe:	d00a      	beq.n	8102ad6 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8102ac0:	4b9e      	ldr	r3, [pc, #632]	@ (8102d3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102ac2:	691b      	ldr	r3, [r3, #16]
 8102ac4:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8102ac8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102acc:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8102ad0:	4a9a      	ldr	r2, [pc, #616]	@ (8102d3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102ad2:	430b      	orrs	r3, r1
 8102ad4:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8102ad6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102ada:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102ade:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8102ae2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8102ae4:	2300      	movs	r3, #0
 8102ae6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8102ae8:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8102aec:	460b      	mov	r3, r1
 8102aee:	4313      	orrs	r3, r2
 8102af0:	d009      	beq.n	8102b06 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8102af2:	4b92      	ldr	r3, [pc, #584]	@ (8102d3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102af4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8102af6:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8102afa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102afe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8102b00:	4a8e      	ldr	r2, [pc, #568]	@ (8102d3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102b02:	430b      	orrs	r3, r1
 8102b04:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8102b06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102b0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102b0e:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8102b12:	643b      	str	r3, [r7, #64]	@ 0x40
 8102b14:	2300      	movs	r3, #0
 8102b16:	647b      	str	r3, [r7, #68]	@ 0x44
 8102b18:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8102b1c:	460b      	mov	r3, r1
 8102b1e:	4313      	orrs	r3, r2
 8102b20:	d00e      	beq.n	8102b40 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8102b22:	4b86      	ldr	r3, [pc, #536]	@ (8102d3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102b24:	691b      	ldr	r3, [r3, #16]
 8102b26:	4a85      	ldr	r2, [pc, #532]	@ (8102d3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102b28:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8102b2c:	6113      	str	r3, [r2, #16]
 8102b2e:	4b83      	ldr	r3, [pc, #524]	@ (8102d3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102b30:	6919      	ldr	r1, [r3, #16]
 8102b32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102b36:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8102b3a:	4a80      	ldr	r2, [pc, #512]	@ (8102d3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102b3c:	430b      	orrs	r3, r1
 8102b3e:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8102b40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102b44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102b48:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8102b4c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8102b4e:	2300      	movs	r3, #0
 8102b50:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8102b52:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8102b56:	460b      	mov	r3, r1
 8102b58:	4313      	orrs	r3, r2
 8102b5a:	d009      	beq.n	8102b70 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8102b5c:	4b77      	ldr	r3, [pc, #476]	@ (8102d3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102b5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8102b60:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8102b64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102b68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8102b6a:	4a74      	ldr	r2, [pc, #464]	@ (8102d3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102b6c:	430b      	orrs	r3, r1
 8102b6e:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8102b70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102b74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102b78:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8102b7c:	633b      	str	r3, [r7, #48]	@ 0x30
 8102b7e:	2300      	movs	r3, #0
 8102b80:	637b      	str	r3, [r7, #52]	@ 0x34
 8102b82:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8102b86:	460b      	mov	r3, r1
 8102b88:	4313      	orrs	r3, r2
 8102b8a:	d00a      	beq.n	8102ba2 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8102b8c:	4b6b      	ldr	r3, [pc, #428]	@ (8102d3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102b8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8102b90:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8102b94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102b98:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8102b9c:	4a67      	ldr	r2, [pc, #412]	@ (8102d3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8102b9e:	430b      	orrs	r3, r1
 8102ba0:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8102ba2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102ba6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102baa:	2100      	movs	r1, #0
 8102bac:	62b9      	str	r1, [r7, #40]	@ 0x28
 8102bae:	f003 0301 	and.w	r3, r3, #1
 8102bb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8102bb4:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8102bb8:	460b      	mov	r3, r1
 8102bba:	4313      	orrs	r3, r2
 8102bbc:	d011      	beq.n	8102be2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8102bbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102bc2:	3308      	adds	r3, #8
 8102bc4:	2100      	movs	r1, #0
 8102bc6:	4618      	mov	r0, r3
 8102bc8:	f000 f8ba 	bl	8102d40 <RCCEx_PLL2_Config>
 8102bcc:	4603      	mov	r3, r0
 8102bce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8102bd2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102bd6:	2b00      	cmp	r3, #0
 8102bd8:	d003      	beq.n	8102be2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102bda:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102bde:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8102be2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102be6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102bea:	2100      	movs	r1, #0
 8102bec:	6239      	str	r1, [r7, #32]
 8102bee:	f003 0302 	and.w	r3, r3, #2
 8102bf2:	627b      	str	r3, [r7, #36]	@ 0x24
 8102bf4:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8102bf8:	460b      	mov	r3, r1
 8102bfa:	4313      	orrs	r3, r2
 8102bfc:	d011      	beq.n	8102c22 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8102bfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102c02:	3308      	adds	r3, #8
 8102c04:	2101      	movs	r1, #1
 8102c06:	4618      	mov	r0, r3
 8102c08:	f000 f89a 	bl	8102d40 <RCCEx_PLL2_Config>
 8102c0c:	4603      	mov	r3, r0
 8102c0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8102c12:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102c16:	2b00      	cmp	r3, #0
 8102c18:	d003      	beq.n	8102c22 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102c1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102c1e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8102c22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102c26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102c2a:	2100      	movs	r1, #0
 8102c2c:	61b9      	str	r1, [r7, #24]
 8102c2e:	f003 0304 	and.w	r3, r3, #4
 8102c32:	61fb      	str	r3, [r7, #28]
 8102c34:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8102c38:	460b      	mov	r3, r1
 8102c3a:	4313      	orrs	r3, r2
 8102c3c:	d011      	beq.n	8102c62 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8102c3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102c42:	3308      	adds	r3, #8
 8102c44:	2102      	movs	r1, #2
 8102c46:	4618      	mov	r0, r3
 8102c48:	f000 f87a 	bl	8102d40 <RCCEx_PLL2_Config>
 8102c4c:	4603      	mov	r3, r0
 8102c4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8102c52:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102c56:	2b00      	cmp	r3, #0
 8102c58:	d003      	beq.n	8102c62 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102c5a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102c5e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8102c62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102c66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102c6a:	2100      	movs	r1, #0
 8102c6c:	6139      	str	r1, [r7, #16]
 8102c6e:	f003 0308 	and.w	r3, r3, #8
 8102c72:	617b      	str	r3, [r7, #20]
 8102c74:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8102c78:	460b      	mov	r3, r1
 8102c7a:	4313      	orrs	r3, r2
 8102c7c:	d011      	beq.n	8102ca2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8102c7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102c82:	3328      	adds	r3, #40	@ 0x28
 8102c84:	2100      	movs	r1, #0
 8102c86:	4618      	mov	r0, r3
 8102c88:	f000 f90c 	bl	8102ea4 <RCCEx_PLL3_Config>
 8102c8c:	4603      	mov	r3, r0
 8102c8e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8102c92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102c96:	2b00      	cmp	r3, #0
 8102c98:	d003      	beq.n	8102ca2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102c9a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102c9e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8102ca2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102ca6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102caa:	2100      	movs	r1, #0
 8102cac:	60b9      	str	r1, [r7, #8]
 8102cae:	f003 0310 	and.w	r3, r3, #16
 8102cb2:	60fb      	str	r3, [r7, #12]
 8102cb4:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8102cb8:	460b      	mov	r3, r1
 8102cba:	4313      	orrs	r3, r2
 8102cbc:	d011      	beq.n	8102ce2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8102cbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102cc2:	3328      	adds	r3, #40	@ 0x28
 8102cc4:	2101      	movs	r1, #1
 8102cc6:	4618      	mov	r0, r3
 8102cc8:	f000 f8ec 	bl	8102ea4 <RCCEx_PLL3_Config>
 8102ccc:	4603      	mov	r3, r0
 8102cce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8102cd2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102cd6:	2b00      	cmp	r3, #0
 8102cd8:	d003      	beq.n	8102ce2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102cda:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102cde:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8102ce2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102ce6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8102cea:	2100      	movs	r1, #0
 8102cec:	6039      	str	r1, [r7, #0]
 8102cee:	f003 0320 	and.w	r3, r3, #32
 8102cf2:	607b      	str	r3, [r7, #4]
 8102cf4:	e9d7 1200 	ldrd	r1, r2, [r7]
 8102cf8:	460b      	mov	r3, r1
 8102cfa:	4313      	orrs	r3, r2
 8102cfc:	d011      	beq.n	8102d22 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8102cfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8102d02:	3328      	adds	r3, #40	@ 0x28
 8102d04:	2102      	movs	r1, #2
 8102d06:	4618      	mov	r0, r3
 8102d08:	f000 f8cc 	bl	8102ea4 <RCCEx_PLL3_Config>
 8102d0c:	4603      	mov	r3, r0
 8102d0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8102d12:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102d16:	2b00      	cmp	r3, #0
 8102d18:	d003      	beq.n	8102d22 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102d1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8102d1e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8102d22:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8102d26:	2b00      	cmp	r3, #0
 8102d28:	d101      	bne.n	8102d2e <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8102d2a:	2300      	movs	r3, #0
 8102d2c:	e000      	b.n	8102d30 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8102d2e:	2301      	movs	r3, #1
}
 8102d30:	4618      	mov	r0, r3
 8102d32:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8102d36:	46bd      	mov	sp, r7
 8102d38:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8102d3c:	58024400 	.word	0x58024400

08102d40 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8102d40:	b580      	push	{r7, lr}
 8102d42:	b084      	sub	sp, #16
 8102d44:	af00      	add	r7, sp, #0
 8102d46:	6078      	str	r0, [r7, #4]
 8102d48:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8102d4a:	2300      	movs	r3, #0
 8102d4c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8102d4e:	4b54      	ldr	r3, [pc, #336]	@ (8102ea0 <RCCEx_PLL2_Config+0x160>)
 8102d50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8102d52:	f003 0303 	and.w	r3, r3, #3
 8102d56:	2b03      	cmp	r3, #3
 8102d58:	d101      	bne.n	8102d5e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8102d5a:	2301      	movs	r3, #1
 8102d5c:	e09b      	b.n	8102e96 <RCCEx_PLL2_Config+0x156>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8102d5e:	4b50      	ldr	r3, [pc, #320]	@ (8102ea0 <RCCEx_PLL2_Config+0x160>)
 8102d60:	681b      	ldr	r3, [r3, #0]
 8102d62:	4a4f      	ldr	r2, [pc, #316]	@ (8102ea0 <RCCEx_PLL2_Config+0x160>)
 8102d64:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8102d68:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8102d6a:	f7fe f96f 	bl	810104c <HAL_GetTick>
 8102d6e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8102d70:	e008      	b.n	8102d84 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8102d72:	f7fe f96b 	bl	810104c <HAL_GetTick>
 8102d76:	4602      	mov	r2, r0
 8102d78:	68bb      	ldr	r3, [r7, #8]
 8102d7a:	1ad3      	subs	r3, r2, r3
 8102d7c:	2b02      	cmp	r3, #2
 8102d7e:	d901      	bls.n	8102d84 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8102d80:	2303      	movs	r3, #3
 8102d82:	e088      	b.n	8102e96 <RCCEx_PLL2_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8102d84:	4b46      	ldr	r3, [pc, #280]	@ (8102ea0 <RCCEx_PLL2_Config+0x160>)
 8102d86:	681b      	ldr	r3, [r3, #0]
 8102d88:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8102d8c:	2b00      	cmp	r3, #0
 8102d8e:	d1f0      	bne.n	8102d72 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8102d90:	4b43      	ldr	r3, [pc, #268]	@ (8102ea0 <RCCEx_PLL2_Config+0x160>)
 8102d92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8102d94:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8102d98:	687b      	ldr	r3, [r7, #4]
 8102d9a:	681b      	ldr	r3, [r3, #0]
 8102d9c:	031b      	lsls	r3, r3, #12
 8102d9e:	4940      	ldr	r1, [pc, #256]	@ (8102ea0 <RCCEx_PLL2_Config+0x160>)
 8102da0:	4313      	orrs	r3, r2
 8102da2:	628b      	str	r3, [r1, #40]	@ 0x28
 8102da4:	687b      	ldr	r3, [r7, #4]
 8102da6:	685b      	ldr	r3, [r3, #4]
 8102da8:	3b01      	subs	r3, #1
 8102daa:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8102dae:	687b      	ldr	r3, [r7, #4]
 8102db0:	689b      	ldr	r3, [r3, #8]
 8102db2:	3b01      	subs	r3, #1
 8102db4:	025b      	lsls	r3, r3, #9
 8102db6:	b29b      	uxth	r3, r3
 8102db8:	431a      	orrs	r2, r3
 8102dba:	687b      	ldr	r3, [r7, #4]
 8102dbc:	68db      	ldr	r3, [r3, #12]
 8102dbe:	3b01      	subs	r3, #1
 8102dc0:	041b      	lsls	r3, r3, #16
 8102dc2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8102dc6:	431a      	orrs	r2, r3
 8102dc8:	687b      	ldr	r3, [r7, #4]
 8102dca:	691b      	ldr	r3, [r3, #16]
 8102dcc:	3b01      	subs	r3, #1
 8102dce:	061b      	lsls	r3, r3, #24
 8102dd0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8102dd4:	4932      	ldr	r1, [pc, #200]	@ (8102ea0 <RCCEx_PLL2_Config+0x160>)
 8102dd6:	4313      	orrs	r3, r2
 8102dd8:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8102dda:	4b31      	ldr	r3, [pc, #196]	@ (8102ea0 <RCCEx_PLL2_Config+0x160>)
 8102ddc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8102dde:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8102de2:	687b      	ldr	r3, [r7, #4]
 8102de4:	695b      	ldr	r3, [r3, #20]
 8102de6:	492e      	ldr	r1, [pc, #184]	@ (8102ea0 <RCCEx_PLL2_Config+0x160>)
 8102de8:	4313      	orrs	r3, r2
 8102dea:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8102dec:	4b2c      	ldr	r3, [pc, #176]	@ (8102ea0 <RCCEx_PLL2_Config+0x160>)
 8102dee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8102df0:	f023 0220 	bic.w	r2, r3, #32
 8102df4:	687b      	ldr	r3, [r7, #4]
 8102df6:	699b      	ldr	r3, [r3, #24]
 8102df8:	4929      	ldr	r1, [pc, #164]	@ (8102ea0 <RCCEx_PLL2_Config+0x160>)
 8102dfa:	4313      	orrs	r3, r2
 8102dfc:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8102dfe:	4b28      	ldr	r3, [pc, #160]	@ (8102ea0 <RCCEx_PLL2_Config+0x160>)
 8102e00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8102e02:	4a27      	ldr	r2, [pc, #156]	@ (8102ea0 <RCCEx_PLL2_Config+0x160>)
 8102e04:	f023 0310 	bic.w	r3, r3, #16
 8102e08:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8102e0a:	4b25      	ldr	r3, [pc, #148]	@ (8102ea0 <RCCEx_PLL2_Config+0x160>)
 8102e0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8102e0e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8102e12:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8102e16:	687a      	ldr	r2, [r7, #4]
 8102e18:	69d2      	ldr	r2, [r2, #28]
 8102e1a:	00d2      	lsls	r2, r2, #3
 8102e1c:	4920      	ldr	r1, [pc, #128]	@ (8102ea0 <RCCEx_PLL2_Config+0x160>)
 8102e1e:	4313      	orrs	r3, r2
 8102e20:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8102e22:	4b1f      	ldr	r3, [pc, #124]	@ (8102ea0 <RCCEx_PLL2_Config+0x160>)
 8102e24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8102e26:	4a1e      	ldr	r2, [pc, #120]	@ (8102ea0 <RCCEx_PLL2_Config+0x160>)
 8102e28:	f043 0310 	orr.w	r3, r3, #16
 8102e2c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8102e2e:	683b      	ldr	r3, [r7, #0]
 8102e30:	2b00      	cmp	r3, #0
 8102e32:	d106      	bne.n	8102e42 <RCCEx_PLL2_Config+0x102>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8102e34:	4b1a      	ldr	r3, [pc, #104]	@ (8102ea0 <RCCEx_PLL2_Config+0x160>)
 8102e36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8102e38:	4a19      	ldr	r2, [pc, #100]	@ (8102ea0 <RCCEx_PLL2_Config+0x160>)
 8102e3a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8102e3e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8102e40:	e00f      	b.n	8102e62 <RCCEx_PLL2_Config+0x122>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8102e42:	683b      	ldr	r3, [r7, #0]
 8102e44:	2b01      	cmp	r3, #1
 8102e46:	d106      	bne.n	8102e56 <RCCEx_PLL2_Config+0x116>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8102e48:	4b15      	ldr	r3, [pc, #84]	@ (8102ea0 <RCCEx_PLL2_Config+0x160>)
 8102e4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8102e4c:	4a14      	ldr	r2, [pc, #80]	@ (8102ea0 <RCCEx_PLL2_Config+0x160>)
 8102e4e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8102e52:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8102e54:	e005      	b.n	8102e62 <RCCEx_PLL2_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8102e56:	4b12      	ldr	r3, [pc, #72]	@ (8102ea0 <RCCEx_PLL2_Config+0x160>)
 8102e58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8102e5a:	4a11      	ldr	r2, [pc, #68]	@ (8102ea0 <RCCEx_PLL2_Config+0x160>)
 8102e5c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8102e60:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8102e62:	4b0f      	ldr	r3, [pc, #60]	@ (8102ea0 <RCCEx_PLL2_Config+0x160>)
 8102e64:	681b      	ldr	r3, [r3, #0]
 8102e66:	4a0e      	ldr	r2, [pc, #56]	@ (8102ea0 <RCCEx_PLL2_Config+0x160>)
 8102e68:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8102e6c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8102e6e:	f7fe f8ed 	bl	810104c <HAL_GetTick>
 8102e72:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8102e74:	e008      	b.n	8102e88 <RCCEx_PLL2_Config+0x148>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8102e76:	f7fe f8e9 	bl	810104c <HAL_GetTick>
 8102e7a:	4602      	mov	r2, r0
 8102e7c:	68bb      	ldr	r3, [r7, #8]
 8102e7e:	1ad3      	subs	r3, r2, r3
 8102e80:	2b02      	cmp	r3, #2
 8102e82:	d901      	bls.n	8102e88 <RCCEx_PLL2_Config+0x148>
      {
        return HAL_TIMEOUT;
 8102e84:	2303      	movs	r3, #3
 8102e86:	e006      	b.n	8102e96 <RCCEx_PLL2_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8102e88:	4b05      	ldr	r3, [pc, #20]	@ (8102ea0 <RCCEx_PLL2_Config+0x160>)
 8102e8a:	681b      	ldr	r3, [r3, #0]
 8102e8c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8102e90:	2b00      	cmp	r3, #0
 8102e92:	d0f0      	beq.n	8102e76 <RCCEx_PLL2_Config+0x136>
    }

  }


  return status;
 8102e94:	7bfb      	ldrb	r3, [r7, #15]
}
 8102e96:	4618      	mov	r0, r3
 8102e98:	3710      	adds	r7, #16
 8102e9a:	46bd      	mov	sp, r7
 8102e9c:	bd80      	pop	{r7, pc}
 8102e9e:	bf00      	nop
 8102ea0:	58024400 	.word	0x58024400

08102ea4 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8102ea4:	b580      	push	{r7, lr}
 8102ea6:	b084      	sub	sp, #16
 8102ea8:	af00      	add	r7, sp, #0
 8102eaa:	6078      	str	r0, [r7, #4]
 8102eac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8102eae:	2300      	movs	r3, #0
 8102eb0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8102eb2:	4b54      	ldr	r3, [pc, #336]	@ (8103004 <RCCEx_PLL3_Config+0x160>)
 8102eb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8102eb6:	f003 0303 	and.w	r3, r3, #3
 8102eba:	2b03      	cmp	r3, #3
 8102ebc:	d101      	bne.n	8102ec2 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8102ebe:	2301      	movs	r3, #1
 8102ec0:	e09b      	b.n	8102ffa <RCCEx_PLL3_Config+0x156>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8102ec2:	4b50      	ldr	r3, [pc, #320]	@ (8103004 <RCCEx_PLL3_Config+0x160>)
 8102ec4:	681b      	ldr	r3, [r3, #0]
 8102ec6:	4a4f      	ldr	r2, [pc, #316]	@ (8103004 <RCCEx_PLL3_Config+0x160>)
 8102ec8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8102ecc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8102ece:	f7fe f8bd 	bl	810104c <HAL_GetTick>
 8102ed2:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8102ed4:	e008      	b.n	8102ee8 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8102ed6:	f7fe f8b9 	bl	810104c <HAL_GetTick>
 8102eda:	4602      	mov	r2, r0
 8102edc:	68bb      	ldr	r3, [r7, #8]
 8102ede:	1ad3      	subs	r3, r2, r3
 8102ee0:	2b02      	cmp	r3, #2
 8102ee2:	d901      	bls.n	8102ee8 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8102ee4:	2303      	movs	r3, #3
 8102ee6:	e088      	b.n	8102ffa <RCCEx_PLL3_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8102ee8:	4b46      	ldr	r3, [pc, #280]	@ (8103004 <RCCEx_PLL3_Config+0x160>)
 8102eea:	681b      	ldr	r3, [r3, #0]
 8102eec:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8102ef0:	2b00      	cmp	r3, #0
 8102ef2:	d1f0      	bne.n	8102ed6 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8102ef4:	4b43      	ldr	r3, [pc, #268]	@ (8103004 <RCCEx_PLL3_Config+0x160>)
 8102ef6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8102ef8:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8102efc:	687b      	ldr	r3, [r7, #4]
 8102efe:	681b      	ldr	r3, [r3, #0]
 8102f00:	051b      	lsls	r3, r3, #20
 8102f02:	4940      	ldr	r1, [pc, #256]	@ (8103004 <RCCEx_PLL3_Config+0x160>)
 8102f04:	4313      	orrs	r3, r2
 8102f06:	628b      	str	r3, [r1, #40]	@ 0x28
 8102f08:	687b      	ldr	r3, [r7, #4]
 8102f0a:	685b      	ldr	r3, [r3, #4]
 8102f0c:	3b01      	subs	r3, #1
 8102f0e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8102f12:	687b      	ldr	r3, [r7, #4]
 8102f14:	689b      	ldr	r3, [r3, #8]
 8102f16:	3b01      	subs	r3, #1
 8102f18:	025b      	lsls	r3, r3, #9
 8102f1a:	b29b      	uxth	r3, r3
 8102f1c:	431a      	orrs	r2, r3
 8102f1e:	687b      	ldr	r3, [r7, #4]
 8102f20:	68db      	ldr	r3, [r3, #12]
 8102f22:	3b01      	subs	r3, #1
 8102f24:	041b      	lsls	r3, r3, #16
 8102f26:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8102f2a:	431a      	orrs	r2, r3
 8102f2c:	687b      	ldr	r3, [r7, #4]
 8102f2e:	691b      	ldr	r3, [r3, #16]
 8102f30:	3b01      	subs	r3, #1
 8102f32:	061b      	lsls	r3, r3, #24
 8102f34:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8102f38:	4932      	ldr	r1, [pc, #200]	@ (8103004 <RCCEx_PLL3_Config+0x160>)
 8102f3a:	4313      	orrs	r3, r2
 8102f3c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8102f3e:	4b31      	ldr	r3, [pc, #196]	@ (8103004 <RCCEx_PLL3_Config+0x160>)
 8102f40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8102f42:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8102f46:	687b      	ldr	r3, [r7, #4]
 8102f48:	695b      	ldr	r3, [r3, #20]
 8102f4a:	492e      	ldr	r1, [pc, #184]	@ (8103004 <RCCEx_PLL3_Config+0x160>)
 8102f4c:	4313      	orrs	r3, r2
 8102f4e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8102f50:	4b2c      	ldr	r3, [pc, #176]	@ (8103004 <RCCEx_PLL3_Config+0x160>)
 8102f52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8102f54:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8102f58:	687b      	ldr	r3, [r7, #4]
 8102f5a:	699b      	ldr	r3, [r3, #24]
 8102f5c:	4929      	ldr	r1, [pc, #164]	@ (8103004 <RCCEx_PLL3_Config+0x160>)
 8102f5e:	4313      	orrs	r3, r2
 8102f60:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8102f62:	4b28      	ldr	r3, [pc, #160]	@ (8103004 <RCCEx_PLL3_Config+0x160>)
 8102f64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8102f66:	4a27      	ldr	r2, [pc, #156]	@ (8103004 <RCCEx_PLL3_Config+0x160>)
 8102f68:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8102f6c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8102f6e:	4b25      	ldr	r3, [pc, #148]	@ (8103004 <RCCEx_PLL3_Config+0x160>)
 8102f70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8102f72:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8102f76:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8102f7a:	687a      	ldr	r2, [r7, #4]
 8102f7c:	69d2      	ldr	r2, [r2, #28]
 8102f7e:	00d2      	lsls	r2, r2, #3
 8102f80:	4920      	ldr	r1, [pc, #128]	@ (8103004 <RCCEx_PLL3_Config+0x160>)
 8102f82:	4313      	orrs	r3, r2
 8102f84:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8102f86:	4b1f      	ldr	r3, [pc, #124]	@ (8103004 <RCCEx_PLL3_Config+0x160>)
 8102f88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8102f8a:	4a1e      	ldr	r2, [pc, #120]	@ (8103004 <RCCEx_PLL3_Config+0x160>)
 8102f8c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8102f90:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8102f92:	683b      	ldr	r3, [r7, #0]
 8102f94:	2b00      	cmp	r3, #0
 8102f96:	d106      	bne.n	8102fa6 <RCCEx_PLL3_Config+0x102>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8102f98:	4b1a      	ldr	r3, [pc, #104]	@ (8103004 <RCCEx_PLL3_Config+0x160>)
 8102f9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8102f9c:	4a19      	ldr	r2, [pc, #100]	@ (8103004 <RCCEx_PLL3_Config+0x160>)
 8102f9e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8102fa2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8102fa4:	e00f      	b.n	8102fc6 <RCCEx_PLL3_Config+0x122>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8102fa6:	683b      	ldr	r3, [r7, #0]
 8102fa8:	2b01      	cmp	r3, #1
 8102faa:	d106      	bne.n	8102fba <RCCEx_PLL3_Config+0x116>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8102fac:	4b15      	ldr	r3, [pc, #84]	@ (8103004 <RCCEx_PLL3_Config+0x160>)
 8102fae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8102fb0:	4a14      	ldr	r2, [pc, #80]	@ (8103004 <RCCEx_PLL3_Config+0x160>)
 8102fb2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8102fb6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8102fb8:	e005      	b.n	8102fc6 <RCCEx_PLL3_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8102fba:	4b12      	ldr	r3, [pc, #72]	@ (8103004 <RCCEx_PLL3_Config+0x160>)
 8102fbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8102fbe:	4a11      	ldr	r2, [pc, #68]	@ (8103004 <RCCEx_PLL3_Config+0x160>)
 8102fc0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8102fc4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8102fc6:	4b0f      	ldr	r3, [pc, #60]	@ (8103004 <RCCEx_PLL3_Config+0x160>)
 8102fc8:	681b      	ldr	r3, [r3, #0]
 8102fca:	4a0e      	ldr	r2, [pc, #56]	@ (8103004 <RCCEx_PLL3_Config+0x160>)
 8102fcc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8102fd0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8102fd2:	f7fe f83b 	bl	810104c <HAL_GetTick>
 8102fd6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8102fd8:	e008      	b.n	8102fec <RCCEx_PLL3_Config+0x148>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8102fda:	f7fe f837 	bl	810104c <HAL_GetTick>
 8102fde:	4602      	mov	r2, r0
 8102fe0:	68bb      	ldr	r3, [r7, #8]
 8102fe2:	1ad3      	subs	r3, r2, r3
 8102fe4:	2b02      	cmp	r3, #2
 8102fe6:	d901      	bls.n	8102fec <RCCEx_PLL3_Config+0x148>
      {
        return HAL_TIMEOUT;
 8102fe8:	2303      	movs	r3, #3
 8102fea:	e006      	b.n	8102ffa <RCCEx_PLL3_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8102fec:	4b05      	ldr	r3, [pc, #20]	@ (8103004 <RCCEx_PLL3_Config+0x160>)
 8102fee:	681b      	ldr	r3, [r3, #0]
 8102ff0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8102ff4:	2b00      	cmp	r3, #0
 8102ff6:	d0f0      	beq.n	8102fda <RCCEx_PLL3_Config+0x136>
    }

  }


  return status;
 8102ff8:	7bfb      	ldrb	r3, [r7, #15]
}
 8102ffa:	4618      	mov	r0, r3
 8102ffc:	3710      	adds	r7, #16
 8102ffe:	46bd      	mov	sp, r7
 8103000:	bd80      	pop	{r7, pc}
 8103002:	bf00      	nop
 8103004:	58024400 	.word	0x58024400

08103008 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 8103008:	b580      	push	{r7, lr}
 810300a:	b082      	sub	sp, #8
 810300c:	af00      	add	r7, sp, #0
 810300e:	6078      	str	r0, [r7, #4]
 8103010:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 8103012:	687b      	ldr	r3, [r7, #4]
 8103014:	2b00      	cmp	r3, #0
 8103016:	d101      	bne.n	810301c <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8103018:	2301      	movs	r3, #1
 810301a:	e02b      	b.n	8103074 <HAL_SDRAM_Init+0x6c>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 810301c:	687b      	ldr	r3, [r7, #4]
 810301e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8103022:	b2db      	uxtb	r3, r3
 8103024:	2b00      	cmp	r3, #0
 8103026:	d106      	bne.n	8103036 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8103028:	687b      	ldr	r3, [r7, #4]
 810302a:	2200      	movs	r2, #0
 810302c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8103030:	6878      	ldr	r0, [r7, #4]
 8103032:	f7fd fefd 	bl	8100e30 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8103036:	687b      	ldr	r3, [r7, #4]
 8103038:	2202      	movs	r2, #2
 810303a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 810303e:	687b      	ldr	r3, [r7, #4]
 8103040:	681a      	ldr	r2, [r3, #0]
 8103042:	687b      	ldr	r3, [r7, #4]
 8103044:	3304      	adds	r3, #4
 8103046:	4619      	mov	r1, r3
 8103048:	4610      	mov	r0, r2
 810304a:	f000 f876 	bl	810313a <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 810304e:	687b      	ldr	r3, [r7, #4]
 8103050:	6818      	ldr	r0, [r3, #0]
 8103052:	687b      	ldr	r3, [r7, #4]
 8103054:	685b      	ldr	r3, [r3, #4]
 8103056:	461a      	mov	r2, r3
 8103058:	6839      	ldr	r1, [r7, #0]
 810305a:	f000 f8cb 	bl	81031f4 <FMC_SDRAM_Timing_Init>

  /* Enable FMC Peripheral */
  __FMC_ENABLE();
 810305e:	4b07      	ldr	r3, [pc, #28]	@ (810307c <HAL_SDRAM_Init+0x74>)
 8103060:	681b      	ldr	r3, [r3, #0]
 8103062:	4a06      	ldr	r2, [pc, #24]	@ (810307c <HAL_SDRAM_Init+0x74>)
 8103064:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8103068:	6013      	str	r3, [r2, #0]
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 810306a:	687b      	ldr	r3, [r7, #4]
 810306c:	2201      	movs	r2, #1
 810306e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8103072:	2300      	movs	r3, #0
}
 8103074:	4618      	mov	r0, r3
 8103076:	3708      	adds	r7, #8
 8103078:	46bd      	mov	sp, r7
 810307a:	bd80      	pop	{r7, pc}
 810307c:	52004000 	.word	0x52004000

08103080 <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 8103080:	b580      	push	{r7, lr}
 8103082:	b086      	sub	sp, #24
 8103084:	af00      	add	r7, sp, #0
 8103086:	60f8      	str	r0, [r7, #12]
 8103088:	60b9      	str	r1, [r7, #8]
 810308a:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 810308c:	68fb      	ldr	r3, [r7, #12]
 810308e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8103092:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 8103094:	7dfb      	ldrb	r3, [r7, #23]
 8103096:	2b02      	cmp	r3, #2
 8103098:	d101      	bne.n	810309e <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 810309a:	2302      	movs	r3, #2
 810309c:	e021      	b.n	81030e2 <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 810309e:	7dfb      	ldrb	r3, [r7, #23]
 81030a0:	2b01      	cmp	r3, #1
 81030a2:	d002      	beq.n	81030aa <HAL_SDRAM_SendCommand+0x2a>
 81030a4:	7dfb      	ldrb	r3, [r7, #23]
 81030a6:	2b05      	cmp	r3, #5
 81030a8:	d118      	bne.n	81030dc <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 81030aa:	68fb      	ldr	r3, [r7, #12]
 81030ac:	2202      	movs	r2, #2
 81030ae:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 81030b2:	68fb      	ldr	r3, [r7, #12]
 81030b4:	681b      	ldr	r3, [r3, #0]
 81030b6:	687a      	ldr	r2, [r7, #4]
 81030b8:	68b9      	ldr	r1, [r7, #8]
 81030ba:	4618      	mov	r0, r3
 81030bc:	f000 f903 	bl	81032c6 <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 81030c0:	68bb      	ldr	r3, [r7, #8]
 81030c2:	681b      	ldr	r3, [r3, #0]
 81030c4:	2b02      	cmp	r3, #2
 81030c6:	d104      	bne.n	81030d2 <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 81030c8:	68fb      	ldr	r3, [r7, #12]
 81030ca:	2205      	movs	r2, #5
 81030cc:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 81030d0:	e006      	b.n	81030e0 <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 81030d2:	68fb      	ldr	r3, [r7, #12]
 81030d4:	2201      	movs	r2, #1
 81030d6:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 81030da:	e001      	b.n	81030e0 <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 81030dc:	2301      	movs	r3, #1
 81030de:	e000      	b.n	81030e2 <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 81030e0:	2300      	movs	r3, #0
}
 81030e2:	4618      	mov	r0, r3
 81030e4:	3718      	adds	r7, #24
 81030e6:	46bd      	mov	sp, r7
 81030e8:	bd80      	pop	{r7, pc}

081030ea <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 81030ea:	b580      	push	{r7, lr}
 81030ec:	b082      	sub	sp, #8
 81030ee:	af00      	add	r7, sp, #0
 81030f0:	6078      	str	r0, [r7, #4]
 81030f2:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 81030f4:	687b      	ldr	r3, [r7, #4]
 81030f6:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 81030fa:	b2db      	uxtb	r3, r3
 81030fc:	2b02      	cmp	r3, #2
 81030fe:	d101      	bne.n	8103104 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 8103100:	2302      	movs	r3, #2
 8103102:	e016      	b.n	8103132 <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 8103104:	687b      	ldr	r3, [r7, #4]
 8103106:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 810310a:	b2db      	uxtb	r3, r3
 810310c:	2b01      	cmp	r3, #1
 810310e:	d10f      	bne.n	8103130 <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8103110:	687b      	ldr	r3, [r7, #4]
 8103112:	2202      	movs	r2, #2
 8103114:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 8103118:	687b      	ldr	r3, [r7, #4]
 810311a:	681b      	ldr	r3, [r3, #0]
 810311c:	6839      	ldr	r1, [r7, #0]
 810311e:	4618      	mov	r0, r3
 8103120:	f000 f8f3 	bl	810330a <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 8103124:	687b      	ldr	r3, [r7, #4]
 8103126:	2201      	movs	r2, #1
 8103128:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 810312c:	2300      	movs	r3, #0
 810312e:	e000      	b.n	8103132 <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 8103130:	2301      	movs	r3, #1
}
 8103132:	4618      	mov	r0, r3
 8103134:	3708      	adds	r7, #8
 8103136:	46bd      	mov	sp, r7
 8103138:	bd80      	pop	{r7, pc}

0810313a <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, const FMC_SDRAM_InitTypeDef *Init)
{
 810313a:	b480      	push	{r7}
 810313c:	b083      	sub	sp, #12
 810313e:	af00      	add	r7, sp, #0
 8103140:	6078      	str	r0, [r7, #4]
 8103142:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 8103144:	683b      	ldr	r3, [r7, #0]
 8103146:	681b      	ldr	r3, [r3, #0]
 8103148:	2b00      	cmp	r3, #0
 810314a:	d123      	bne.n	8103194 <FMC_SDRAM_Init+0x5a>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 810314c:	687b      	ldr	r3, [r7, #4]
 810314e:	681b      	ldr	r3, [r3, #0]
 8103150:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8103154:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8103158:	683a      	ldr	r2, [r7, #0]
 810315a:	6851      	ldr	r1, [r2, #4]
 810315c:	683a      	ldr	r2, [r7, #0]
 810315e:	6892      	ldr	r2, [r2, #8]
 8103160:	4311      	orrs	r1, r2
 8103162:	683a      	ldr	r2, [r7, #0]
 8103164:	68d2      	ldr	r2, [r2, #12]
 8103166:	4311      	orrs	r1, r2
 8103168:	683a      	ldr	r2, [r7, #0]
 810316a:	6912      	ldr	r2, [r2, #16]
 810316c:	4311      	orrs	r1, r2
 810316e:	683a      	ldr	r2, [r7, #0]
 8103170:	6952      	ldr	r2, [r2, #20]
 8103172:	4311      	orrs	r1, r2
 8103174:	683a      	ldr	r2, [r7, #0]
 8103176:	6992      	ldr	r2, [r2, #24]
 8103178:	4311      	orrs	r1, r2
 810317a:	683a      	ldr	r2, [r7, #0]
 810317c:	69d2      	ldr	r2, [r2, #28]
 810317e:	4311      	orrs	r1, r2
 8103180:	683a      	ldr	r2, [r7, #0]
 8103182:	6a12      	ldr	r2, [r2, #32]
 8103184:	4311      	orrs	r1, r2
 8103186:	683a      	ldr	r2, [r7, #0]
 8103188:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 810318a:	430a      	orrs	r2, r1
 810318c:	431a      	orrs	r2, r3
 810318e:	687b      	ldr	r3, [r7, #4]
 8103190:	601a      	str	r2, [r3, #0]
 8103192:	e028      	b.n	81031e6 <FMC_SDRAM_Init+0xac>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8103194:	687b      	ldr	r3, [r7, #4]
 8103196:	681b      	ldr	r3, [r3, #0]
 8103198:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 810319c:	683b      	ldr	r3, [r7, #0]
 810319e:	69d9      	ldr	r1, [r3, #28]
 81031a0:	683b      	ldr	r3, [r7, #0]
 81031a2:	6a1b      	ldr	r3, [r3, #32]
 81031a4:	4319      	orrs	r1, r3
 81031a6:	683b      	ldr	r3, [r7, #0]
 81031a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 81031aa:	430b      	orrs	r3, r1
 81031ac:	431a      	orrs	r2, r3
 81031ae:	687b      	ldr	r3, [r7, #4]
 81031b0:	601a      	str	r2, [r3, #0]
               FMC_SDCRx_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 81031b2:	687b      	ldr	r3, [r7, #4]
 81031b4:	685b      	ldr	r3, [r3, #4]
 81031b6:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 81031ba:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 81031be:	683a      	ldr	r2, [r7, #0]
 81031c0:	6851      	ldr	r1, [r2, #4]
 81031c2:	683a      	ldr	r2, [r7, #0]
 81031c4:	6892      	ldr	r2, [r2, #8]
 81031c6:	4311      	orrs	r1, r2
 81031c8:	683a      	ldr	r2, [r7, #0]
 81031ca:	68d2      	ldr	r2, [r2, #12]
 81031cc:	4311      	orrs	r1, r2
 81031ce:	683a      	ldr	r2, [r7, #0]
 81031d0:	6912      	ldr	r2, [r2, #16]
 81031d2:	4311      	orrs	r1, r2
 81031d4:	683a      	ldr	r2, [r7, #0]
 81031d6:	6952      	ldr	r2, [r2, #20]
 81031d8:	4311      	orrs	r1, r2
 81031da:	683a      	ldr	r2, [r7, #0]
 81031dc:	6992      	ldr	r2, [r2, #24]
 81031de:	430a      	orrs	r2, r1
 81031e0:	431a      	orrs	r2, r3
 81031e2:	687b      	ldr	r3, [r7, #4]
 81031e4:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 81031e6:	2300      	movs	r3, #0
}
 81031e8:	4618      	mov	r0, r3
 81031ea:	370c      	adds	r7, #12
 81031ec:	46bd      	mov	sp, r7
 81031ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 81031f2:	4770      	bx	lr

081031f4 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 81031f4:	b480      	push	{r7}
 81031f6:	b085      	sub	sp, #20
 81031f8:	af00      	add	r7, sp, #0
 81031fa:	60f8      	str	r0, [r7, #12]
 81031fc:	60b9      	str	r1, [r7, #8]
 81031fe:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 8103200:	687b      	ldr	r3, [r7, #4]
 8103202:	2b00      	cmp	r3, #0
 8103204:	d128      	bne.n	8103258 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8103206:	68fb      	ldr	r3, [r7, #12]
 8103208:	689b      	ldr	r3, [r3, #8]
 810320a:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 810320e:	68bb      	ldr	r3, [r7, #8]
 8103210:	681b      	ldr	r3, [r3, #0]
 8103212:	1e59      	subs	r1, r3, #1
 8103214:	68bb      	ldr	r3, [r7, #8]
 8103216:	685b      	ldr	r3, [r3, #4]
 8103218:	3b01      	subs	r3, #1
 810321a:	011b      	lsls	r3, r3, #4
 810321c:	4319      	orrs	r1, r3
 810321e:	68bb      	ldr	r3, [r7, #8]
 8103220:	689b      	ldr	r3, [r3, #8]
 8103222:	3b01      	subs	r3, #1
 8103224:	021b      	lsls	r3, r3, #8
 8103226:	4319      	orrs	r1, r3
 8103228:	68bb      	ldr	r3, [r7, #8]
 810322a:	68db      	ldr	r3, [r3, #12]
 810322c:	3b01      	subs	r3, #1
 810322e:	031b      	lsls	r3, r3, #12
 8103230:	4319      	orrs	r1, r3
 8103232:	68bb      	ldr	r3, [r7, #8]
 8103234:	691b      	ldr	r3, [r3, #16]
 8103236:	3b01      	subs	r3, #1
 8103238:	041b      	lsls	r3, r3, #16
 810323a:	4319      	orrs	r1, r3
 810323c:	68bb      	ldr	r3, [r7, #8]
 810323e:	695b      	ldr	r3, [r3, #20]
 8103240:	3b01      	subs	r3, #1
 8103242:	051b      	lsls	r3, r3, #20
 8103244:	4319      	orrs	r1, r3
 8103246:	68bb      	ldr	r3, [r7, #8]
 8103248:	699b      	ldr	r3, [r3, #24]
 810324a:	3b01      	subs	r3, #1
 810324c:	061b      	lsls	r3, r3, #24
 810324e:	430b      	orrs	r3, r1
 8103250:	431a      	orrs	r2, r3
 8103252:	68fb      	ldr	r3, [r7, #12]
 8103254:	609a      	str	r2, [r3, #8]
 8103256:	e02f      	b.n	81032b8 <FMC_SDRAM_Timing_Init+0xc4>
                (((Timing->RPDelay) - 1U)              << FMC_SDTRx_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8103258:	68fb      	ldr	r3, [r7, #12]
 810325a:	689b      	ldr	r3, [r3, #8]
 810325c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8103260:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8103264:	68ba      	ldr	r2, [r7, #8]
 8103266:	68d2      	ldr	r2, [r2, #12]
 8103268:	3a01      	subs	r2, #1
 810326a:	0311      	lsls	r1, r2, #12
 810326c:	68ba      	ldr	r2, [r7, #8]
 810326e:	6952      	ldr	r2, [r2, #20]
 8103270:	3a01      	subs	r2, #1
 8103272:	0512      	lsls	r2, r2, #20
 8103274:	430a      	orrs	r2, r1
 8103276:	431a      	orrs	r2, r3
 8103278:	68fb      	ldr	r3, [r7, #12]
 810327a:	609a      	str	r2, [r3, #8]
               FMC_SDTRx_TRC |
               FMC_SDTRx_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTRx_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTRx_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 810327c:	68fb      	ldr	r3, [r7, #12]
 810327e:	68db      	ldr	r3, [r3, #12]
 8103280:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8103284:	68bb      	ldr	r3, [r7, #8]
 8103286:	681b      	ldr	r3, [r3, #0]
 8103288:	1e59      	subs	r1, r3, #1
 810328a:	68bb      	ldr	r3, [r7, #8]
 810328c:	685b      	ldr	r3, [r3, #4]
 810328e:	3b01      	subs	r3, #1
 8103290:	011b      	lsls	r3, r3, #4
 8103292:	4319      	orrs	r1, r3
 8103294:	68bb      	ldr	r3, [r7, #8]
 8103296:	689b      	ldr	r3, [r3, #8]
 8103298:	3b01      	subs	r3, #1
 810329a:	021b      	lsls	r3, r3, #8
 810329c:	4319      	orrs	r1, r3
 810329e:	68bb      	ldr	r3, [r7, #8]
 81032a0:	691b      	ldr	r3, [r3, #16]
 81032a2:	3b01      	subs	r3, #1
 81032a4:	041b      	lsls	r3, r3, #16
 81032a6:	4319      	orrs	r1, r3
 81032a8:	68bb      	ldr	r3, [r7, #8]
 81032aa:	699b      	ldr	r3, [r3, #24]
 81032ac:	3b01      	subs	r3, #1
 81032ae:	061b      	lsls	r3, r3, #24
 81032b0:	430b      	orrs	r3, r1
 81032b2:	431a      	orrs	r2, r3
 81032b4:	68fb      	ldr	r3, [r7, #12]
 81032b6:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTRx_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTRx_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }

  return HAL_OK;
 81032b8:	2300      	movs	r3, #0
}
 81032ba:	4618      	mov	r0, r3
 81032bc:	3714      	adds	r7, #20
 81032be:	46bd      	mov	sp, r7
 81032c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81032c4:	4770      	bx	lr

081032c6 <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 81032c6:	b480      	push	{r7}
 81032c8:	b085      	sub	sp, #20
 81032ca:	af00      	add	r7, sp, #0
 81032cc:	60f8      	str	r0, [r7, #12]
 81032ce:	60b9      	str	r1, [r7, #8]
 81032d0:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 81032d2:	68fb      	ldr	r3, [r7, #12]
 81032d4:	691b      	ldr	r3, [r3, #16]
 81032d6:	0d9b      	lsrs	r3, r3, #22
 81032d8:	059b      	lsls	r3, r3, #22
 81032da:	68ba      	ldr	r2, [r7, #8]
 81032dc:	6811      	ldr	r1, [r2, #0]
 81032de:	68ba      	ldr	r2, [r7, #8]
 81032e0:	6852      	ldr	r2, [r2, #4]
 81032e2:	4311      	orrs	r1, r2
 81032e4:	68ba      	ldr	r2, [r7, #8]
 81032e6:	6892      	ldr	r2, [r2, #8]
 81032e8:	3a01      	subs	r2, #1
 81032ea:	0152      	lsls	r2, r2, #5
 81032ec:	4311      	orrs	r1, r2
 81032ee:	68ba      	ldr	r2, [r7, #8]
 81032f0:	68d2      	ldr	r2, [r2, #12]
 81032f2:	0252      	lsls	r2, r2, #9
 81032f4:	430a      	orrs	r2, r1
 81032f6:	431a      	orrs	r2, r3
 81032f8:	68fb      	ldr	r3, [r7, #12]
 81032fa:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Timeout);
  return HAL_OK;
 81032fc:	2300      	movs	r3, #0
}
 81032fe:	4618      	mov	r0, r3
 8103300:	3714      	adds	r7, #20
 8103302:	46bd      	mov	sp, r7
 8103304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103308:	4770      	bx	lr

0810330a <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 810330a:	b480      	push	{r7}
 810330c:	b083      	sub	sp, #12
 810330e:	af00      	add	r7, sp, #0
 8103310:	6078      	str	r0, [r7, #4]
 8103312:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 8103314:	687b      	ldr	r3, [r7, #4]
 8103316:	695b      	ldr	r3, [r3, #20]
 8103318:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 810331c:	f023 033e 	bic.w	r3, r3, #62	@ 0x3e
 8103320:	683a      	ldr	r2, [r7, #0]
 8103322:	0052      	lsls	r2, r2, #1
 8103324:	431a      	orrs	r2, r3
 8103326:	687b      	ldr	r3, [r7, #4]
 8103328:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 810332a:	2300      	movs	r3, #0
}
 810332c:	4618      	mov	r0, r3
 810332e:	370c      	adds	r7, #12
 8103330:	46bd      	mov	sp, r7
 8103332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103336:	4770      	bx	lr

08103338 <LL_GPIO_SetPinMode>:
{
 8103338:	b480      	push	{r7}
 810333a:	b085      	sub	sp, #20
 810333c:	af00      	add	r7, sp, #0
 810333e:	60f8      	str	r0, [r7, #12]
 8103340:	60b9      	str	r1, [r7, #8]
 8103342:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 8103344:	68fb      	ldr	r3, [r7, #12]
 8103346:	6819      	ldr	r1, [r3, #0]
 8103348:	68bb      	ldr	r3, [r7, #8]
 810334a:	fb03 f203 	mul.w	r2, r3, r3
 810334e:	4613      	mov	r3, r2
 8103350:	005b      	lsls	r3, r3, #1
 8103352:	4413      	add	r3, r2
 8103354:	43db      	mvns	r3, r3
 8103356:	ea01 0203 	and.w	r2, r1, r3
 810335a:	68bb      	ldr	r3, [r7, #8]
 810335c:	fb03 f303 	mul.w	r3, r3, r3
 8103360:	6879      	ldr	r1, [r7, #4]
 8103362:	fb01 f303 	mul.w	r3, r1, r3
 8103366:	431a      	orrs	r2, r3
 8103368:	68fb      	ldr	r3, [r7, #12]
 810336a:	601a      	str	r2, [r3, #0]
}
 810336c:	bf00      	nop
 810336e:	3714      	adds	r7, #20
 8103370:	46bd      	mov	sp, r7
 8103372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103376:	4770      	bx	lr

08103378 <LL_GPIO_SetPinOutputType>:
{
 8103378:	b480      	push	{r7}
 810337a:	b085      	sub	sp, #20
 810337c:	af00      	add	r7, sp, #0
 810337e:	60f8      	str	r0, [r7, #12]
 8103380:	60b9      	str	r1, [r7, #8]
 8103382:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8103384:	68fb      	ldr	r3, [r7, #12]
 8103386:	685a      	ldr	r2, [r3, #4]
 8103388:	68bb      	ldr	r3, [r7, #8]
 810338a:	43db      	mvns	r3, r3
 810338c:	401a      	ands	r2, r3
 810338e:	68bb      	ldr	r3, [r7, #8]
 8103390:	6879      	ldr	r1, [r7, #4]
 8103392:	fb01 f303 	mul.w	r3, r1, r3
 8103396:	431a      	orrs	r2, r3
 8103398:	68fb      	ldr	r3, [r7, #12]
 810339a:	605a      	str	r2, [r3, #4]
}
 810339c:	bf00      	nop
 810339e:	3714      	adds	r7, #20
 81033a0:	46bd      	mov	sp, r7
 81033a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81033a6:	4770      	bx	lr

081033a8 <LL_GPIO_SetPinSpeed>:
{
 81033a8:	b480      	push	{r7}
 81033aa:	b085      	sub	sp, #20
 81033ac:	af00      	add	r7, sp, #0
 81033ae:	60f8      	str	r0, [r7, #12]
 81033b0:	60b9      	str	r1, [r7, #8]
 81033b2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 81033b4:	68fb      	ldr	r3, [r7, #12]
 81033b6:	6899      	ldr	r1, [r3, #8]
 81033b8:	68bb      	ldr	r3, [r7, #8]
 81033ba:	fb03 f203 	mul.w	r2, r3, r3
 81033be:	4613      	mov	r3, r2
 81033c0:	005b      	lsls	r3, r3, #1
 81033c2:	4413      	add	r3, r2
 81033c4:	43db      	mvns	r3, r3
 81033c6:	ea01 0203 	and.w	r2, r1, r3
 81033ca:	68bb      	ldr	r3, [r7, #8]
 81033cc:	fb03 f303 	mul.w	r3, r3, r3
 81033d0:	6879      	ldr	r1, [r7, #4]
 81033d2:	fb01 f303 	mul.w	r3, r1, r3
 81033d6:	431a      	orrs	r2, r3
 81033d8:	68fb      	ldr	r3, [r7, #12]
 81033da:	609a      	str	r2, [r3, #8]
}
 81033dc:	bf00      	nop
 81033de:	3714      	adds	r7, #20
 81033e0:	46bd      	mov	sp, r7
 81033e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81033e6:	4770      	bx	lr

081033e8 <LL_GPIO_SetPinPull>:
{
 81033e8:	b480      	push	{r7}
 81033ea:	b085      	sub	sp, #20
 81033ec:	af00      	add	r7, sp, #0
 81033ee:	60f8      	str	r0, [r7, #12]
 81033f0:	60b9      	str	r1, [r7, #8]
 81033f2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 81033f4:	68fb      	ldr	r3, [r7, #12]
 81033f6:	68d9      	ldr	r1, [r3, #12]
 81033f8:	68bb      	ldr	r3, [r7, #8]
 81033fa:	fb03 f203 	mul.w	r2, r3, r3
 81033fe:	4613      	mov	r3, r2
 8103400:	005b      	lsls	r3, r3, #1
 8103402:	4413      	add	r3, r2
 8103404:	43db      	mvns	r3, r3
 8103406:	ea01 0203 	and.w	r2, r1, r3
 810340a:	68bb      	ldr	r3, [r7, #8]
 810340c:	fb03 f303 	mul.w	r3, r3, r3
 8103410:	6879      	ldr	r1, [r7, #4]
 8103412:	fb01 f303 	mul.w	r3, r1, r3
 8103416:	431a      	orrs	r2, r3
 8103418:	68fb      	ldr	r3, [r7, #12]
 810341a:	60da      	str	r2, [r3, #12]
}
 810341c:	bf00      	nop
 810341e:	3714      	adds	r7, #20
 8103420:	46bd      	mov	sp, r7
 8103422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103426:	4770      	bx	lr

08103428 <LL_GPIO_SetAFPin_0_7>:
{
 8103428:	b480      	push	{r7}
 810342a:	b085      	sub	sp, #20
 810342c:	af00      	add	r7, sp, #0
 810342e:	60f8      	str	r0, [r7, #12]
 8103430:	60b9      	str	r1, [r7, #8]
 8103432:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 8103434:	68fb      	ldr	r3, [r7, #12]
 8103436:	6a19      	ldr	r1, [r3, #32]
 8103438:	68bb      	ldr	r3, [r7, #8]
 810343a:	fb03 f303 	mul.w	r3, r3, r3
 810343e:	68ba      	ldr	r2, [r7, #8]
 8103440:	fb02 f303 	mul.w	r3, r2, r3
 8103444:	68ba      	ldr	r2, [r7, #8]
 8103446:	fb03 f202 	mul.w	r2, r3, r2
 810344a:	4613      	mov	r3, r2
 810344c:	011b      	lsls	r3, r3, #4
 810344e:	1a9b      	subs	r3, r3, r2
 8103450:	43db      	mvns	r3, r3
 8103452:	ea01 0203 	and.w	r2, r1, r3
 8103456:	68bb      	ldr	r3, [r7, #8]
 8103458:	fb03 f303 	mul.w	r3, r3, r3
 810345c:	68b9      	ldr	r1, [r7, #8]
 810345e:	fb01 f303 	mul.w	r3, r1, r3
 8103462:	68b9      	ldr	r1, [r7, #8]
 8103464:	fb01 f303 	mul.w	r3, r1, r3
 8103468:	6879      	ldr	r1, [r7, #4]
 810346a:	fb01 f303 	mul.w	r3, r1, r3
 810346e:	431a      	orrs	r2, r3
 8103470:	68fb      	ldr	r3, [r7, #12]
 8103472:	621a      	str	r2, [r3, #32]
}
 8103474:	bf00      	nop
 8103476:	3714      	adds	r7, #20
 8103478:	46bd      	mov	sp, r7
 810347a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810347e:	4770      	bx	lr

08103480 <LL_GPIO_SetAFPin_8_15>:
{
 8103480:	b480      	push	{r7}
 8103482:	b085      	sub	sp, #20
 8103484:	af00      	add	r7, sp, #0
 8103486:	60f8      	str	r0, [r7, #12]
 8103488:	60b9      	str	r1, [r7, #8]
 810348a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 810348c:	68fb      	ldr	r3, [r7, #12]
 810348e:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8103490:	68bb      	ldr	r3, [r7, #8]
 8103492:	0a1b      	lsrs	r3, r3, #8
 8103494:	68ba      	ldr	r2, [r7, #8]
 8103496:	0a12      	lsrs	r2, r2, #8
 8103498:	fb02 f303 	mul.w	r3, r2, r3
 810349c:	68ba      	ldr	r2, [r7, #8]
 810349e:	0a12      	lsrs	r2, r2, #8
 81034a0:	fb02 f303 	mul.w	r3, r2, r3
 81034a4:	68ba      	ldr	r2, [r7, #8]
 81034a6:	0a12      	lsrs	r2, r2, #8
 81034a8:	fb03 f202 	mul.w	r2, r3, r2
 81034ac:	4613      	mov	r3, r2
 81034ae:	011b      	lsls	r3, r3, #4
 81034b0:	1a9b      	subs	r3, r3, r2
 81034b2:	43db      	mvns	r3, r3
 81034b4:	ea01 0203 	and.w	r2, r1, r3
 81034b8:	68bb      	ldr	r3, [r7, #8]
 81034ba:	0a1b      	lsrs	r3, r3, #8
 81034bc:	68b9      	ldr	r1, [r7, #8]
 81034be:	0a09      	lsrs	r1, r1, #8
 81034c0:	fb01 f303 	mul.w	r3, r1, r3
 81034c4:	68b9      	ldr	r1, [r7, #8]
 81034c6:	0a09      	lsrs	r1, r1, #8
 81034c8:	fb01 f303 	mul.w	r3, r1, r3
 81034cc:	68b9      	ldr	r1, [r7, #8]
 81034ce:	0a09      	lsrs	r1, r1, #8
 81034d0:	fb01 f303 	mul.w	r3, r1, r3
 81034d4:	6879      	ldr	r1, [r7, #4]
 81034d6:	fb01 f303 	mul.w	r3, r1, r3
 81034da:	431a      	orrs	r2, r3
 81034dc:	68fb      	ldr	r3, [r7, #12]
 81034de:	625a      	str	r2, [r3, #36]	@ 0x24
}
 81034e0:	bf00      	nop
 81034e2:	3714      	adds	r7, #20
 81034e4:	46bd      	mov	sp, r7
 81034e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81034ea:	4770      	bx	lr

081034ec <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 81034ec:	b580      	push	{r7, lr}
 81034ee:	b088      	sub	sp, #32
 81034f0:	af00      	add	r7, sp, #0
 81034f2:	6078      	str	r0, [r7, #4]
 81034f4:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 81034f6:	683b      	ldr	r3, [r7, #0]
 81034f8:	681b      	ldr	r3, [r3, #0]
 81034fa:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 81034fc:	693b      	ldr	r3, [r7, #16]
 81034fe:	fa93 f3a3 	rbit	r3, r3
 8103502:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8103504:	68fb      	ldr	r3, [r7, #12]
 8103506:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8103508:	697b      	ldr	r3, [r7, #20]
 810350a:	2b00      	cmp	r3, #0
 810350c:	d101      	bne.n	8103512 <LL_GPIO_Init+0x26>
  {
    return 32U;
 810350e:	2320      	movs	r3, #32
 8103510:	e003      	b.n	810351a <LL_GPIO_Init+0x2e>
  }
  return __builtin_clz(value);
 8103512:	697b      	ldr	r3, [r7, #20]
 8103514:	fab3 f383 	clz	r3, r3
 8103518:	b2db      	uxtb	r3, r3
 810351a:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 810351c:	e048      	b.n	81035b0 <LL_GPIO_Init+0xc4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 810351e:	683b      	ldr	r3, [r7, #0]
 8103520:	681a      	ldr	r2, [r3, #0]
 8103522:	2101      	movs	r1, #1
 8103524:	69fb      	ldr	r3, [r7, #28]
 8103526:	fa01 f303 	lsl.w	r3, r1, r3
 810352a:	4013      	ands	r3, r2
 810352c:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00000000U)
 810352e:	69bb      	ldr	r3, [r7, #24]
 8103530:	2b00      	cmp	r3, #0
 8103532:	d03a      	beq.n	81035aa <LL_GPIO_Init+0xbe>
    {

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8103534:	683b      	ldr	r3, [r7, #0]
 8103536:	685b      	ldr	r3, [r3, #4]
 8103538:	2b01      	cmp	r3, #1
 810353a:	d003      	beq.n	8103544 <LL_GPIO_Init+0x58>
 810353c:	683b      	ldr	r3, [r7, #0]
 810353e:	685b      	ldr	r3, [r3, #4]
 8103540:	2b02      	cmp	r3, #2
 8103542:	d10e      	bne.n	8103562 <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8103544:	683b      	ldr	r3, [r7, #0]
 8103546:	689b      	ldr	r3, [r3, #8]
 8103548:	461a      	mov	r2, r3
 810354a:	69b9      	ldr	r1, [r7, #24]
 810354c:	6878      	ldr	r0, [r7, #4]
 810354e:	f7ff ff2b 	bl	81033a8 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8103552:	683b      	ldr	r3, [r7, #0]
 8103554:	6819      	ldr	r1, [r3, #0]
 8103556:	683b      	ldr	r3, [r7, #0]
 8103558:	68db      	ldr	r3, [r3, #12]
 810355a:	461a      	mov	r2, r3
 810355c:	6878      	ldr	r0, [r7, #4]
 810355e:	f7ff ff0b 	bl	8103378 <LL_GPIO_SetPinOutputType>

      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8103562:	683b      	ldr	r3, [r7, #0]
 8103564:	691b      	ldr	r3, [r3, #16]
 8103566:	461a      	mov	r2, r3
 8103568:	69b9      	ldr	r1, [r7, #24]
 810356a:	6878      	ldr	r0, [r7, #4]
 810356c:	f7ff ff3c 	bl	81033e8 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8103570:	683b      	ldr	r3, [r7, #0]
 8103572:	685b      	ldr	r3, [r3, #4]
 8103574:	2b02      	cmp	r3, #2
 8103576:	d111      	bne.n	810359c <LL_GPIO_Init+0xb0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Alternate function configuration */
        if (currentpin < LL_GPIO_PIN_8)
 8103578:	69bb      	ldr	r3, [r7, #24]
 810357a:	2bff      	cmp	r3, #255	@ 0xff
 810357c:	d807      	bhi.n	810358e <LL_GPIO_Init+0xa2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 810357e:	683b      	ldr	r3, [r7, #0]
 8103580:	695b      	ldr	r3, [r3, #20]
 8103582:	461a      	mov	r2, r3
 8103584:	69b9      	ldr	r1, [r7, #24]
 8103586:	6878      	ldr	r0, [r7, #4]
 8103588:	f7ff ff4e 	bl	8103428 <LL_GPIO_SetAFPin_0_7>
 810358c:	e006      	b.n	810359c <LL_GPIO_Init+0xb0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 810358e:	683b      	ldr	r3, [r7, #0]
 8103590:	695b      	ldr	r3, [r3, #20]
 8103592:	461a      	mov	r2, r3
 8103594:	69b9      	ldr	r1, [r7, #24]
 8103596:	6878      	ldr	r0, [r7, #4]
 8103598:	f7ff ff72 	bl	8103480 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 810359c:	683b      	ldr	r3, [r7, #0]
 810359e:	685b      	ldr	r3, [r3, #4]
 81035a0:	461a      	mov	r2, r3
 81035a2:	69b9      	ldr	r1, [r7, #24]
 81035a4:	6878      	ldr	r0, [r7, #4]
 81035a6:	f7ff fec7 	bl	8103338 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 81035aa:	69fb      	ldr	r3, [r7, #28]
 81035ac:	3301      	adds	r3, #1
 81035ae:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 81035b0:	683b      	ldr	r3, [r7, #0]
 81035b2:	681a      	ldr	r2, [r3, #0]
 81035b4:	69fb      	ldr	r3, [r7, #28]
 81035b6:	fa22 f303 	lsr.w	r3, r2, r3
 81035ba:	2b00      	cmp	r3, #0
 81035bc:	d1af      	bne.n	810351e <LL_GPIO_Init+0x32>
  }

  return (SUCCESS);
 81035be:	2300      	movs	r3, #0
}
 81035c0:	4618      	mov	r0, r3
 81035c2:	3720      	adds	r7, #32
 81035c4:	46bd      	mov	sp, r7
 81035c6:	bd80      	pop	{r7, pc}

081035c8 <memset>:
 81035c8:	4402      	add	r2, r0
 81035ca:	4603      	mov	r3, r0
 81035cc:	4293      	cmp	r3, r2
 81035ce:	d100      	bne.n	81035d2 <memset+0xa>
 81035d0:	4770      	bx	lr
 81035d2:	f803 1b01 	strb.w	r1, [r3], #1
 81035d6:	e7f9      	b.n	81035cc <memset+0x4>

081035d8 <__libc_init_array>:
 81035d8:	b570      	push	{r4, r5, r6, lr}
 81035da:	4d0d      	ldr	r5, [pc, #52]	@ (8103610 <__libc_init_array+0x38>)
 81035dc:	4c0d      	ldr	r4, [pc, #52]	@ (8103614 <__libc_init_array+0x3c>)
 81035de:	1b64      	subs	r4, r4, r5
 81035e0:	10a4      	asrs	r4, r4, #2
 81035e2:	2600      	movs	r6, #0
 81035e4:	42a6      	cmp	r6, r4
 81035e6:	d109      	bne.n	81035fc <__libc_init_array+0x24>
 81035e8:	4d0b      	ldr	r5, [pc, #44]	@ (8103618 <__libc_init_array+0x40>)
 81035ea:	4c0c      	ldr	r4, [pc, #48]	@ (810361c <__libc_init_array+0x44>)
 81035ec:	f000 f894 	bl	8103718 <_init>
 81035f0:	1b64      	subs	r4, r4, r5
 81035f2:	10a4      	asrs	r4, r4, #2
 81035f4:	2600      	movs	r6, #0
 81035f6:	42a6      	cmp	r6, r4
 81035f8:	d105      	bne.n	8103606 <__libc_init_array+0x2e>
 81035fa:	bd70      	pop	{r4, r5, r6, pc}
 81035fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8103600:	4798      	blx	r3
 8103602:	3601      	adds	r6, #1
 8103604:	e7ee      	b.n	81035e4 <__libc_init_array+0xc>
 8103606:	f855 3b04 	ldr.w	r3, [r5], #4
 810360a:	4798      	blx	r3
 810360c:	3601      	adds	r6, #1
 810360e:	e7f2      	b.n	81035f6 <__libc_init_array+0x1e>
 8103610:	08103740 	.word	0x08103740
 8103614:	08103740 	.word	0x08103740
 8103618:	08103740 	.word	0x08103740
 810361c:	08103744 	.word	0x08103744

08103620 <ceil>:
 8103620:	ec51 0b10 	vmov	r0, r1, d0
 8103624:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8103628:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810362c:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8103630:	2e13      	cmp	r6, #19
 8103632:	460c      	mov	r4, r1
 8103634:	4605      	mov	r5, r0
 8103636:	4680      	mov	r8, r0
 8103638:	dc2e      	bgt.n	8103698 <ceil+0x78>
 810363a:	2e00      	cmp	r6, #0
 810363c:	da11      	bge.n	8103662 <ceil+0x42>
 810363e:	a332      	add	r3, pc, #200	@ (adr r3, 8103708 <ceil+0xe8>)
 8103640:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103644:	f7fc fe4e 	bl	81002e4 <__adddf3>
 8103648:	2200      	movs	r2, #0
 810364a:	2300      	movs	r3, #0
 810364c:	f7fd f87e 	bl	810074c <__aeabi_dcmpgt>
 8103650:	b120      	cbz	r0, 810365c <ceil+0x3c>
 8103652:	2c00      	cmp	r4, #0
 8103654:	db4f      	blt.n	81036f6 <ceil+0xd6>
 8103656:	4325      	orrs	r5, r4
 8103658:	d151      	bne.n	81036fe <ceil+0xde>
 810365a:	462c      	mov	r4, r5
 810365c:	4621      	mov	r1, r4
 810365e:	4628      	mov	r0, r5
 8103660:	e023      	b.n	81036aa <ceil+0x8a>
 8103662:	4f2b      	ldr	r7, [pc, #172]	@ (8103710 <ceil+0xf0>)
 8103664:	4137      	asrs	r7, r6
 8103666:	ea01 0307 	and.w	r3, r1, r7
 810366a:	4303      	orrs	r3, r0
 810366c:	d01d      	beq.n	81036aa <ceil+0x8a>
 810366e:	a326      	add	r3, pc, #152	@ (adr r3, 8103708 <ceil+0xe8>)
 8103670:	e9d3 2300 	ldrd	r2, r3, [r3]
 8103674:	f7fc fe36 	bl	81002e4 <__adddf3>
 8103678:	2200      	movs	r2, #0
 810367a:	2300      	movs	r3, #0
 810367c:	f7fd f866 	bl	810074c <__aeabi_dcmpgt>
 8103680:	2800      	cmp	r0, #0
 8103682:	d0eb      	beq.n	810365c <ceil+0x3c>
 8103684:	2c00      	cmp	r4, #0
 8103686:	bfc2      	ittt	gt
 8103688:	f44f 1380 	movgt.w	r3, #1048576	@ 0x100000
 810368c:	4133      	asrgt	r3, r6
 810368e:	18e4      	addgt	r4, r4, r3
 8103690:	ea24 0407 	bic.w	r4, r4, r7
 8103694:	2500      	movs	r5, #0
 8103696:	e7e1      	b.n	810365c <ceil+0x3c>
 8103698:	2e33      	cmp	r6, #51	@ 0x33
 810369a:	dd0a      	ble.n	81036b2 <ceil+0x92>
 810369c:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 81036a0:	d103      	bne.n	81036aa <ceil+0x8a>
 81036a2:	4602      	mov	r2, r0
 81036a4:	460b      	mov	r3, r1
 81036a6:	f7fc fe1d 	bl	81002e4 <__adddf3>
 81036aa:	ec41 0b10 	vmov	d0, r0, r1
 81036ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 81036b2:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 81036b6:	f04f 37ff 	mov.w	r7, #4294967295
 81036ba:	40df      	lsrs	r7, r3
 81036bc:	4238      	tst	r0, r7
 81036be:	d0f4      	beq.n	81036aa <ceil+0x8a>
 81036c0:	a311      	add	r3, pc, #68	@ (adr r3, 8103708 <ceil+0xe8>)
 81036c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 81036c6:	f7fc fe0d 	bl	81002e4 <__adddf3>
 81036ca:	2200      	movs	r2, #0
 81036cc:	2300      	movs	r3, #0
 81036ce:	f7fd f83d 	bl	810074c <__aeabi_dcmpgt>
 81036d2:	2800      	cmp	r0, #0
 81036d4:	d0c2      	beq.n	810365c <ceil+0x3c>
 81036d6:	2c00      	cmp	r4, #0
 81036d8:	dd0a      	ble.n	81036f0 <ceil+0xd0>
 81036da:	2e14      	cmp	r6, #20
 81036dc:	d101      	bne.n	81036e2 <ceil+0xc2>
 81036de:	3401      	adds	r4, #1
 81036e0:	e006      	b.n	81036f0 <ceil+0xd0>
 81036e2:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 81036e6:	2301      	movs	r3, #1
 81036e8:	40b3      	lsls	r3, r6
 81036ea:	441d      	add	r5, r3
 81036ec:	45a8      	cmp	r8, r5
 81036ee:	d8f6      	bhi.n	81036de <ceil+0xbe>
 81036f0:	ea25 0507 	bic.w	r5, r5, r7
 81036f4:	e7b2      	b.n	810365c <ceil+0x3c>
 81036f6:	2500      	movs	r5, #0
 81036f8:	f04f 4400 	mov.w	r4, #2147483648	@ 0x80000000
 81036fc:	e7ae      	b.n	810365c <ceil+0x3c>
 81036fe:	4c05      	ldr	r4, [pc, #20]	@ (8103714 <ceil+0xf4>)
 8103700:	2500      	movs	r5, #0
 8103702:	e7ab      	b.n	810365c <ceil+0x3c>
 8103704:	f3af 8000 	nop.w
 8103708:	8800759c 	.word	0x8800759c
 810370c:	7e37e43c 	.word	0x7e37e43c
 8103710:	000fffff 	.word	0x000fffff
 8103714:	3ff00000 	.word	0x3ff00000

08103718 <_init>:
 8103718:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810371a:	bf00      	nop
 810371c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810371e:	bc08      	pop	{r3}
 8103720:	469e      	mov	lr, r3
 8103722:	4770      	bx	lr

08103724 <_fini>:
 8103724:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8103726:	bf00      	nop
 8103728:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810372a:	bc08      	pop	{r3}
 810372c:	469e      	mov	lr, r3
 810372e:	4770      	bx	lr
