{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.38601",
   "Default View_TopLeft":"-427,256",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0
#  -string -flagsOSRD
preplace port port-id_clk -pg 1 -lvl 0 -x -350 -y 100 -defaultsOSRD
preplace port port-id_reset_rtl_0 -pg 1 -lvl 0 -x -350 -y 530 -defaultsOSRD
preplace port port-id_rx_0 -pg 1 -lvl 0 -x -350 -y 170 -defaultsOSRD
preplace port port-id_tx_0 -pg 1 -lvl 8 -x 3560 -y 370 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x -130 -y 60 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 6 -x 2410 -y 760 -defaultsOSRD
preplace inst BlockRam_0 -pg 1 -lvl 5 -x 1920 -y 1390 -defaultsOSRD
preplace inst CC_0 -pg 1 -lvl 7 -x 2900 -y 1460 -defaultsOSRD
preplace inst BRAMMUX_0 -pg 1 -lvl 6 -x 2410 -y 1380 -defaultsOSRD
preplace inst waveParser_0 -pg 1 -lvl 3 -x 630 -y 1520 -defaultsOSRD
preplace inst clk1Mhz_0 -pg 1 -lvl 4 -x 1420 -y 870 -defaultsOSRD
preplace inst dds_compiler_1 -pg 1 -lvl 2 -x 260 -y 1290 -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 6 -x 2410 -y 900 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 4 -x 1420 -y 410 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 5 -x 1920 -y 490 -defaultsOSRD
preplace inst microblaze_0_axi_periph -pg 1 -lvl 5 -x 1920 -y 280 -defaultsOSRD
preplace inst microblaze_0_axi_intc -pg 1 -lvl 6 -x 2410 -y 570 -defaultsOSRD
preplace inst microblaze_0_xlconcat -pg 1 -lvl 5 -x 1920 -y 660 -defaultsOSRD
preplace inst mdm_1 -pg 1 -lvl 1 -x -130 -y 460 -defaultsOSRD
preplace inst rst_clk_wiz_0_200M -pg 1 -lvl 2 -x 260 -y 550 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 6 -x 2410 -y 330 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 4 -x 1420 -y 630 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 4 -x 1420 -y 760 -defaultsOSRD
preplace netloc BRAMMUX_0_Ref0 1 6 1 2680J 1310n
preplace netloc BRAMMUX_0_Ref0Address 1 4 3 1750 1040 NJ 1040 2600
preplace netloc BRAMMUX_0_Ref1 1 6 1 2660J 1330n
preplace netloc BRAMMUX_0_Ref1Address 1 4 3 1720 1760 NJ 1760 2610
preplace netloc BRAMMUX_0_Ref2 1 6 1 2630J 1350n
preplace netloc BRAMMUX_0_Ref2Address 1 4 3 1740 1740 NJ 1740 2600
preplace netloc BRAMMUX_0_Ref3 1 6 1 2620J 1370n
preplace netloc BRAMMUX_0_Ref3Address 1 4 3 1710 1770 NJ 1770 2590
preplace netloc BlockRam_0_wave00 1 5 2 2090J 1200 2710J
preplace netloc BlockRam_0_wave0 1 5 2 2100J 1210 2700J
preplace netloc BlockRam_0_wave01 1 5 2 2110J 1190 2690J
preplace netloc BlockRam_0_wave1 1 5 2 2130J 1220 2670J
preplace netloc BlockRam_0_wave02 1 5 2 2180J 1240 2640J
preplace netloc BlockRam_0_wave2 1 5 2 2170J 1230 2650J
preplace netloc BlockRam_0_wave03 1 5 2 2090J 1580 2730J
preplace netloc BlockRam_0_wave3 1 5 2 2120J 1570 NJ
preplace netloc BlockRam_0_waveRef0 1 5 1 2120 1280n
preplace netloc BlockRam_0_waveRef1 1 5 1 2160 1320n
preplace netloc BlockRam_0_waveRef2 1 5 1 2190 1340n
preplace netloc BlockRam_0_waveRef3 1 5 1 2140 1360n
preplace netloc CC_0_wave00Address 1 4 4 1690 1790 NJ 1790 NJ 1790 3120
preplace netloc CC_0_wave01Address 1 4 4 1680 1800 NJ 1800 NJ 1800 3100
preplace netloc CC_0_wave02Address 1 4 4 1660 1820 NJ 1820 NJ 1820 3140
preplace netloc CC_0_wave03Address 1 4 4 1650 1830 NJ 1830 NJ 1830 3090
preplace netloc CC_0_wave0Address 1 4 4 1730 1750 2230J 1720 NJ 1720 3150
preplace netloc CC_0_wave1Address 1 4 4 1670 1810 NJ 1810 NJ 1810 3160
preplace netloc CC_0_wave2Address 1 4 4 1750 1730 NJ 1730 NJ 1730 3130
preplace netloc CC_0_wave3Address 1 4 4 1700 1780 NJ 1780 NJ 1780 3080
preplace netloc CC_0_waveRef0Address 1 5 3 2210 1160 NJ 1160 3150
preplace netloc CC_0_waveRef1Address 1 5 3 2220 1170 NJ 1170 3160
preplace netloc CC_0_waveRef2Address 1 5 3 2230 1180 NJ 1180 3170
preplace netloc CC_0_waveRef3Address 1 5 3 2190 1680 NJ 1680 3110
preplace netloc CC_0_xcorr 1 5 3 2200 1670 N 1670 3070
preplace netloc microblaze_0_Clk 1 1 6 80 800 NJ 800 1050 320 1670 730 2150 1150 2720
preplace netloc Net1 1 2 5 470 1130 N 1130 1650 1050 NJ 1050 2730J
preplace netloc clk_1 1 0 1 -330 60n
preplace netloc dds_compiler_0_m_axis_data_tdata 1 2 1 460 1290n
preplace netloc waveParser_0_buffer 1 3 2 800 1170 N
preplace netloc waveParser_0_buffer1 1 3 2 810 1190 N
preplace netloc waveParser_0_bufferRef 1 3 2 790 1150 N
preplace netloc waveParser_0_wave00Address 1 3 2 840 1250 N
preplace netloc waveParser_0_wave01Address 1 3 2 870 1310 N
preplace netloc waveParser_0_wave02Address 1 3 2 900 1370 N
preplace netloc waveParser_0_wave03Address 1 3 2 930 1430 N
preplace netloc waveParser_0_wave0Address 1 3 2 830 1230 N
preplace netloc waveParser_0_wave1Address 1 3 2 860 1290 N
preplace netloc waveParser_0_wave2Address 1 3 2 890 1350 N
preplace netloc waveParser_0_wave3Address 1 3 2 920 1410 N
preplace netloc waveParser_0_waveRef0Address 1 3 2 820 1210 N
preplace netloc waveParser_0_waveRef1Address 1 3 2 850 1270 N
preplace netloc waveParser_0_waveRef2Address 1 3 2 880 1330 N
preplace netloc waveParser_0_waveRef3Address 1 3 2 910 1390 N
preplace netloc microblaze_0_intr 1 5 1 2100 580n
preplace netloc rst_clk_wiz_0_200M_mb_reset 1 2 4 N 510 1060J 510 1650J 590 2110J
preplace netloc rst_clk_wiz_0_200M_bus_struct_reset 1 2 3 440 520 NJ 520 NJ
preplace netloc rst_clk_wiz_0_200M_peripheral_aresetn 1 2 4 440J 550 NJ 550 1750J 580 2090J
preplace netloc mdm_1_debug_sys_rst 1 1 1 -20 470n
preplace netloc reset_rtl_0_1 1 0 2 NJ 530 NJ
preplace netloc rx_0_1 1 0 7 -330J 140 NJ 140 NJ 140 NJ 140 NJ 140 NJ 140 2600J
preplace netloc axi_uartlite_0_tx 1 6 2 N 340 3150
preplace netloc microblaze_0_dlmb_1 1 4 1 1740 390n
preplace netloc microblaze_0_ilmb_1 1 4 1 1730 410n
preplace netloc microblaze_0_axi_dp 1 4 1 1650 200n
preplace netloc microblaze_0_interrupt 1 3 4 1190 540 1660 570 2100 460 2600
preplace netloc microblaze_0_intc_axi 1 5 1 2230 270n
preplace netloc microblaze_0_debug 1 1 3 90 400 NJ 400 NJ
preplace netloc microblaze_0_axi_periph_M01_AXI 1 5 1 2150 290n
levelinfo -pg 1 -350 -130 260 630 1420 1920 2410 2900 3560
pagesize -pg 1 -db -bbox -sgen -470 -550 4640 2150
"
}
{
   "da_axi4_cnt":"16",
   "da_board_cnt":"12",
   "da_bram_cntlr_cnt":"1",
   "da_clkrst_cnt":"16",
   "da_mb_cnt":"5"
}
