<stg><name>queryResult_per_hash_Pipeline_PROCESS_QUERIES</name>


<trans_list>

<trans id="670" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %num_writes = alloca i32 1

]]></Node>
<StgValue><ssdm name="num_writes"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %data_to_write_bv_val_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_to_write_bv_val_V"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %data_to_write_md_iidx_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_to_write_md_iidx_V"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %data_to_write_md_sidx_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_to_write_md_sidx_V"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %data_to_write_bv_val_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_to_write_bv_val_V_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %data_to_write_md_iidx_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_to_write_md_iidx_V_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %data_to_write_md_sidx_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_to_write_md_sidx_V_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %data_to_write_bv_val_V_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_to_write_bv_val_V_2"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %data_to_write_md_iidx_V_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_to_write_md_iidx_V_2"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %data_to_write_md_sidx_V_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_to_write_md_sidx_V_2"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %data_to_write_bv_val_V_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_to_write_bv_val_V_3"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:11 %data_to_write_md_iidx_V_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_to_write_md_iidx_V_3"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:12 %data_to_write_md_sidx_V_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_to_write_md_sidx_V_3"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:13 %data_to_write_bv_val_V_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_to_write_bv_val_V_4"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:14 %data_to_write_md_iidx_V_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_to_write_md_iidx_V_4"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:15 %data_to_write_md_sidx_V_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_to_write_md_sidx_V_4"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:16 %data_to_write_bv_val_V_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_to_write_bv_val_V_5"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:17 %data_to_write_md_iidx_V_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_to_write_md_iidx_V_5"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:18 %data_to_write_md_sidx_V_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_to_write_md_sidx_V_5"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:19 %data_to_write_bv_val_V_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_to_write_bv_val_V_6"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:20 %data_to_write_md_iidx_V_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_to_write_md_iidx_V_6"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:21 %data_to_write_md_sidx_V_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_to_write_md_sidx_V_6"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:22 %data_to_write_bv_val_V_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_to_write_bv_val_V_7"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:23 %data_to_write_md_iidx_V_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_to_write_md_iidx_V_7"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:24 %data_to_write_md_sidx_V_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_to_write_md_sidx_V_7"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:25 %data_to_write_bv_val_V_8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_to_write_bv_val_V_8"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:26 %data_to_write_md_iidx_V_8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_to_write_md_iidx_V_8"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:27 %data_to_write_md_sidx_V_8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_to_write_md_sidx_V_8"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:28 %data_to_write_bv_val_V_9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_to_write_bv_val_V_9"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:29 %data_to_write_md_iidx_V_9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_to_write_md_iidx_V_9"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:30 %data_to_write_md_sidx_V_9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_to_write_md_sidx_V_9"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:31 %data_to_write_bv_val_V_10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_to_write_bv_val_V_10"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:32 %data_to_write_md_iidx_V_10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_to_write_md_iidx_V_10"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:33 %data_to_write_md_sidx_V_10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_to_write_md_sidx_V_10"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:34 %data_to_write_bv_val_V_11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_to_write_bv_val_V_11"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:35 %data_to_write_md_iidx_V_11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_to_write_md_iidx_V_11"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:36 %data_to_write_md_sidx_V_11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_to_write_md_sidx_V_11"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:37 %data_to_write_bv_val_V_12 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_to_write_bv_val_V_12"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:38 %data_to_write_md_iidx_V_12 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_to_write_md_iidx_V_12"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:39 %data_to_write_md_sidx_V_12 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_to_write_md_sidx_V_12"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:40 %data_to_write_bv_val_V_13 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_to_write_bv_val_V_13"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:41 %data_to_write_md_iidx_V_13 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_to_write_md_iidx_V_13"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:42 %data_to_write_md_sidx_V_13 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_to_write_md_sidx_V_13"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:43 %data_to_write_bv_val_V_14 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_to_write_bv_val_V_14"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:44 %data_to_write_md_iidx_V_14 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_to_write_md_iidx_V_14"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:45 %data_to_write_md_sidx_V_14 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_to_write_md_sidx_V_14"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:46 %data_to_write_bv_val_V_15 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_to_write_bv_val_V_15"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:47 %data_to_write_md_iidx_V_15 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_to_write_md_iidx_V_15"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:48 %data_to_write_md_sidx_V_15 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_to_write_md_sidx_V_15"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:49 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %bv_buf_URAMS_V, i64 666, i64 31, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:50 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %bv_buf_URAMS_V_1, i64 666, i64 31, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:51 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %bv_buf_URAMS_V_2, i64 666, i64 31, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:52 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %bv_buf_URAMS_V_3, i64 666, i64 31, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:53 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %bv_buf_BRAMS_V, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:54 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %bv_buf_BRAMS_V_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:55 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %bv_buf_BRAMS_V_2, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:56 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %bv_buf_BRAMS_V_3, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="34" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:57 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i34 %query_bv_packed_stream_kp1_7, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="34" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:58 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i34 %query_bv_packed_stream_kp1_6, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="34" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:59 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i34 %query_bv_packed_stream_kp1_5, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="34" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:60 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i34 %query_bv_packed_stream_kp1_4, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="34" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:61 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i34 %query_bv_packed_stream_kp1_3, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="34" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:62 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i34 %query_bv_packed_stream_kp1_2, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="34" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:63 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i34 %query_bv_packed_stream_kp1_1, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="34" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:64 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i34 %query_bv_packed_stream_kp1_0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="34" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:65 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i34 %query_bv_packed_stream_kp0_7, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="34" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:66 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i34 %query_bv_packed_stream_kp0_6, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="34" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:67 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i34 %query_bv_packed_stream_kp0_5, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="34" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:68 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i34 %query_bv_packed_stream_kp0_4, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="34" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:69 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i34 %query_bv_packed_stream_kp0_3, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="34" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:70 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i34 %query_bv_packed_stream_kp0_2, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="34" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:71 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i34 %query_bv_packed_stream_kp0_1, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="34" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:72 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i34 %query_bv_packed_stream_kp0_0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:73 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %bv_lookup_stream_kp1_7, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:74 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %bv_lookup_stream_kp1_6, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:75 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %bv_lookup_stream_kp1_5, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:76 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %bv_lookup_stream_kp1_4, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:77 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %bv_lookup_stream_kp1_3, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:78 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %bv_lookup_stream_kp1_2, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:79 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %bv_lookup_stream_kp1_1, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:80 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %bv_lookup_stream_kp1_0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:81 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %bv_lookup_stream_kp0_7, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:82 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %bv_lookup_stream_kp0_6, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:83 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %bv_lookup_stream_kp0_5, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:84 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %bv_lookup_stream_kp0_4, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:85 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %bv_lookup_stream_kp0_3, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:86 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %bv_lookup_stream_kp0_2, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:87 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %bv_lookup_stream_kp0_1, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:88 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %bv_lookup_stream_kp0_0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:89 %store_ln0 = store i32 0, i32 %num_writes

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:90 %br_ln0 = br void %while.cond

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
while.cond:0 %empty = phi i1 %empty_28, void %for.inc502.3, i1 0, void %newFuncRoot

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
while.cond:1 %empty_13 = phi i1 %empty_29, void %for.inc502.3, i1 0, void %newFuncRoot

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
while.cond:2 %empty_14 = phi i1 %empty_32, void %for.inc502.3, i1 0, void %newFuncRoot

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
while.cond:3 %empty_15 = phi i1 %empty_33, void %for.inc502.3, i1 0, void %newFuncRoot

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
while.cond:4 %empty_16 = phi i1 %empty_36, void %for.inc502.3, i1 0, void %newFuncRoot

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
while.cond:5 %empty_17 = phi i1 %empty_37, void %for.inc502.3, i1 0, void %newFuncRoot

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
while.cond:6 %empty_18 = phi i1 %empty_40, void %for.inc502.3, i1 0, void %newFuncRoot

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
while.cond:7 %empty_19 = phi i1 %empty_41, void %for.inc502.3, i1 0, void %newFuncRoot

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
while.cond:8 %empty_20 = phi i1 %empty_44, void %for.inc502.3, i1 0, void %newFuncRoot

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
while.cond:9 %empty_21 = phi i1 %empty_45, void %for.inc502.3, i1 0, void %newFuncRoot

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
while.cond:10 %empty_22 = phi i1 %empty_48, void %for.inc502.3, i1 0, void %newFuncRoot

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
while.cond:11 %empty_23 = phi i1 %empty_49, void %for.inc502.3, i1 0, void %newFuncRoot

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
while.cond:12 %empty_24 = phi i1 %empty_52, void %for.inc502.3, i1 0, void %newFuncRoot

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
while.cond:13 %empty_25 = phi i1 %empty_53, void %for.inc502.3, i1 0, void %newFuncRoot

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
while.cond:14 %empty_26 = phi i1 %empty_56, void %for.inc502.3, i1 0, void %newFuncRoot

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
while.cond:15 %empty_27 = phi i1 %empty_57, void %for.inc502.3, i1 0, void %newFuncRoot

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
while.cond:16 %num_writes_17 = load i32 %num_writes

]]></Node>
<StgValue><ssdm name="num_writes_17"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.cond:17 %icmp_ln473 = icmp_slt  i32 %num_writes_17, i32 5120

]]></Node>
<StgValue><ssdm name="icmp_ln473"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.cond:18 %br_ln473 = br i1 %icmp_ln473, void %while.end.exitStub, void %for.body238

]]></Node>
<StgValue><ssdm name="br_ln473"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body238:0 %specpipeline_ln474 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln474"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body238:1 %specloopname_ln476 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln476"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
for.body238:2 %tmp = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i65P0A, i65 %bv_lookup_stream_kp0_0, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body238:3 %xor_ln901 = xor i1 %empty_27, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln901"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body238:4 %and_ln481 = and i1 %tmp, i1 %xor_ln901

]]></Node>
<StgValue><ssdm name="and_ln481"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body238:5 %br_ln481 = br i1 %and_ln481, void %if.end270, void %if.then247

]]></Node>
<StgValue><ssdm name="br_ln481"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln481" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="65" op_0_bw="65" op_1_bw="65" op_2_bw="0">
<![CDATA[
if.then247:0 %bv_lookup_stream_kp0_0_read = read i65 @_ssdm_op_Read.ap_fifo.volatile.i65P0A, i65 %bv_lookup_stream_kp0_0

]]></Node>
<StgValue><ssdm name="bv_lookup_stream_kp0_0_read"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln481" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="5" op_0_bw="65">
<![CDATA[
if.then247:1 %ret_V = trunc i65 %bv_lookup_stream_kp0_0_read

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln481" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="24" op_0_bw="24" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then247:2 %packed_hash_md_iidx_V = partselect i24 @_ssdm_op_PartSelect.i24.i65.i32.i32, i65 %bv_lookup_stream_kp0_0_read, i32 32, i32 55

]]></Node>
<StgValue><ssdm name="packed_hash_md_iidx_V"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln481" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="8" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then247:3 %packed_hash_md_sidx_V = partselect i8 @_ssdm_op_PartSelect.i8.i65.i32.i32, i65 %bv_lookup_stream_kp0_0_read, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="packed_hash_md_sidx_V"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln481" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
if.then247:4 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %bv_lookup_stream_kp0_0_read, i32 5

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln481" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="1">
<![CDATA[
if.then247:6 %zext_ln541 = zext i1 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln541"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln481" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then247:7 %bv_buf_BRAMS_V_addr = getelementptr i32 %bv_buf_BRAMS_V, i64 0, i64 %zext_ln541

]]></Node>
<StgValue><ssdm name="bv_buf_BRAMS_V_addr"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln481" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="1">
<![CDATA[
if.then247:8 %p_Val2_s = load i1 %bv_buf_BRAMS_V_addr

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln481" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then247:10 %store_ln505 = store i8 %packed_hash_md_sidx_V, i8 %data_to_write_md_sidx_V

]]></Node>
<StgValue><ssdm name="store_ln505"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln481" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.then247:11 %store_ln505 = store i24 %packed_hash_md_iidx_V, i24 %data_to_write_md_iidx_V

]]></Node>
<StgValue><ssdm name="store_ln505"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln481" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
if.then247:13 %br_ln505 = br void %if.end270

]]></Node>
<StgValue><ssdm name="br_ln505"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
if.end270:4 %tmp_5 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i65P0A, i65 %bv_lookup_stream_kp1_0, i32 1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end270:5 %xor_ln901_1 = xor i1 %empty_26, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln901_1"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end270:6 %and_ln507 = and i1 %tmp_5, i1 %xor_ln901_1

]]></Node>
<StgValue><ssdm name="and_ln507"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln507" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="65" op_0_bw="65" op_1_bw="65" op_2_bw="0">
<![CDATA[
if.then280:0 %bv_lookup_stream_kp1_0_read = read i65 @_ssdm_op_Read.ap_fifo.volatile.i65P0A, i65 %bv_lookup_stream_kp1_0

]]></Node>
<StgValue><ssdm name="bv_lookup_stream_kp1_0_read"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln507" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="5" op_0_bw="65">
<![CDATA[
if.then280:1 %ret_V_1 = trunc i65 %bv_lookup_stream_kp1_0_read

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln507" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="24" op_0_bw="24" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then280:2 %packed_hash_md_iidx_V_1 = partselect i24 @_ssdm_op_PartSelect.i24.i65.i32.i32, i65 %bv_lookup_stream_kp1_0_read, i32 32, i32 55

]]></Node>
<StgValue><ssdm name="packed_hash_md_iidx_V_1"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln507" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="8" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then280:3 %packed_hash_md_sidx_V_1 = partselect i8 @_ssdm_op_PartSelect.i8.i65.i32.i32, i65 %bv_lookup_stream_kp1_0_read, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="packed_hash_md_sidx_V_1"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln507" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
if.then280:4 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %bv_lookup_stream_kp1_0_read, i32 5

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln507" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="1">
<![CDATA[
if.then280:6 %zext_ln541_1 = zext i1 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln541_1"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln507" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then280:7 %bv_buf_BRAMS_V_addr_1 = getelementptr i32 %bv_buf_BRAMS_V, i64 0, i64 %zext_ln541_1

]]></Node>
<StgValue><ssdm name="bv_buf_BRAMS_V_addr_1"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln507" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="1">
<![CDATA[
if.then280:8 %p_Val2_1 = load i1 %bv_buf_BRAMS_V_addr_1

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln507" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then280:10 %store_ln531 = store i8 %packed_hash_md_sidx_V_1, i8 %data_to_write_md_sidx_V_1

]]></Node>
<StgValue><ssdm name="store_ln531"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln507" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.then280:11 %store_ln531 = store i24 %packed_hash_md_iidx_V_1, i24 %data_to_write_md_iidx_V_1

]]></Node>
<StgValue><ssdm name="store_ln531"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln507" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
if.then280:13 %br_ln531 = br void %if.end314

]]></Node>
<StgValue><ssdm name="br_ln531"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
for.inc358:2 %tmp_2 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i65P0A, i65 %bv_lookup_stream_kp0_1, i32 1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc358:3 %xor_ln901_2 = xor i1 %empty_25, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln901_2"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc358:4 %and_ln481_1 = and i1 %tmp_2, i1 %xor_ln901_2

]]></Node>
<StgValue><ssdm name="and_ln481_1"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="65" op_0_bw="65" op_1_bw="65" op_2_bw="0">
<![CDATA[
if.then247.1:0 %bv_lookup_stream_kp0_1_read = read i65 @_ssdm_op_Read.ap_fifo.volatile.i65P0A, i65 %bv_lookup_stream_kp0_1

]]></Node>
<StgValue><ssdm name="bv_lookup_stream_kp0_1_read"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="5" op_0_bw="65">
<![CDATA[
if.then247.1:1 %ret_V_2 = trunc i65 %bv_lookup_stream_kp0_1_read

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="24" op_0_bw="24" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then247.1:2 %packed_hash_md_iidx_V_2 = partselect i24 @_ssdm_op_PartSelect.i24.i65.i32.i32, i65 %bv_lookup_stream_kp0_1_read, i32 32, i32 55

]]></Node>
<StgValue><ssdm name="packed_hash_md_iidx_V_2"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="8" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then247.1:3 %packed_hash_md_sidx_V_2 = partselect i8 @_ssdm_op_PartSelect.i8.i65.i32.i32, i65 %bv_lookup_stream_kp0_1_read, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="packed_hash_md_sidx_V_2"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
if.then247.1:4 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %bv_lookup_stream_kp0_1_read, i32 5

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="1">
<![CDATA[
if.then247.1:6 %zext_ln541_2 = zext i1 %tmp_15

]]></Node>
<StgValue><ssdm name="zext_ln541_2"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then247.1:7 %bv_buf_BRAMS_V_1_addr = getelementptr i32 %bv_buf_BRAMS_V_1, i64 0, i64 %zext_ln541_2

]]></Node>
<StgValue><ssdm name="bv_buf_BRAMS_V_1_addr"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="1">
<![CDATA[
if.then247.1:8 %p_Val2_2 = load i1 %bv_buf_BRAMS_V_1_addr

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then247.1:10 %store_ln505 = store i8 %packed_hash_md_sidx_V_2, i8 %data_to_write_md_sidx_V_2

]]></Node>
<StgValue><ssdm name="store_ln505"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.then247.1:11 %store_ln505 = store i24 %packed_hash_md_iidx_V_2, i24 %data_to_write_md_iidx_V_2

]]></Node>
<StgValue><ssdm name="store_ln505"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0">
<![CDATA[
if.then247.1:13 %br_ln505 = br void %if.end270.1

]]></Node>
<StgValue><ssdm name="br_ln505"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
if.end270.1:4 %tmp_3 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i65P0A, i65 %bv_lookup_stream_kp1_1, i32 1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end270.1:5 %xor_ln901_3 = xor i1 %empty_24, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln901_3"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end270.1:6 %and_ln507_1 = and i1 %tmp_3, i1 %xor_ln901_3

]]></Node>
<StgValue><ssdm name="and_ln507_1"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln507_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="65" op_0_bw="65" op_1_bw="65" op_2_bw="0">
<![CDATA[
if.then280.1:0 %bv_lookup_stream_kp1_1_read = read i65 @_ssdm_op_Read.ap_fifo.volatile.i65P0A, i65 %bv_lookup_stream_kp1_1

]]></Node>
<StgValue><ssdm name="bv_lookup_stream_kp1_1_read"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln507_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="5" op_0_bw="65">
<![CDATA[
if.then280.1:1 %ret_V_3 = trunc i65 %bv_lookup_stream_kp1_1_read

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln507_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="24" op_0_bw="24" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then280.1:2 %packed_hash_md_iidx_V_3 = partselect i24 @_ssdm_op_PartSelect.i24.i65.i32.i32, i65 %bv_lookup_stream_kp1_1_read, i32 32, i32 55

]]></Node>
<StgValue><ssdm name="packed_hash_md_iidx_V_3"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln507_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="8" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then280.1:3 %packed_hash_md_sidx_V_3 = partselect i8 @_ssdm_op_PartSelect.i8.i65.i32.i32, i65 %bv_lookup_stream_kp1_1_read, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="packed_hash_md_sidx_V_3"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln507_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
if.then280.1:4 %tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %bv_lookup_stream_kp1_1_read, i32 5

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln507_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="1">
<![CDATA[
if.then280.1:6 %zext_ln541_3 = zext i1 %tmp_21

]]></Node>
<StgValue><ssdm name="zext_ln541_3"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln507_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then280.1:7 %bv_buf_BRAMS_V_1_addr_1 = getelementptr i32 %bv_buf_BRAMS_V_1, i64 0, i64 %zext_ln541_3

]]></Node>
<StgValue><ssdm name="bv_buf_BRAMS_V_1_addr_1"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln507_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="1">
<![CDATA[
if.then280.1:8 %p_Val2_3 = load i1 %bv_buf_BRAMS_V_1_addr_1

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln507_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then280.1:10 %store_ln531 = store i8 %packed_hash_md_sidx_V_3, i8 %data_to_write_md_sidx_V_3

]]></Node>
<StgValue><ssdm name="store_ln531"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln507_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.then280.1:11 %store_ln531 = store i24 %packed_hash_md_iidx_V_3, i24 %data_to_write_md_iidx_V_3

]]></Node>
<StgValue><ssdm name="store_ln531"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln507_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0">
<![CDATA[
if.then280.1:13 %br_ln531 = br void %if.end314.1

]]></Node>
<StgValue><ssdm name="br_ln531"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
for.inc358.1:2 %tmp_7 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i65P0A, i65 %bv_lookup_stream_kp0_2, i32 1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc358.1:3 %xor_ln901_4 = xor i1 %empty_23, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln901_4"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc358.1:4 %and_ln481_2 = and i1 %tmp_7, i1 %xor_ln901_4

]]></Node>
<StgValue><ssdm name="and_ln481_2"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln481_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="65" op_0_bw="65" op_1_bw="65" op_2_bw="0">
<![CDATA[
if.then247.2:0 %bv_lookup_stream_kp0_2_read = read i65 @_ssdm_op_Read.ap_fifo.volatile.i65P0A, i65 %bv_lookup_stream_kp0_2

]]></Node>
<StgValue><ssdm name="bv_lookup_stream_kp0_2_read"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln481_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="5" op_0_bw="65">
<![CDATA[
if.then247.2:1 %ret_V_4 = trunc i65 %bv_lookup_stream_kp0_2_read

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln481_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="24" op_0_bw="24" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then247.2:2 %packed_hash_md_iidx_V_4 = partselect i24 @_ssdm_op_PartSelect.i24.i65.i32.i32, i65 %bv_lookup_stream_kp0_2_read, i32 32, i32 55

]]></Node>
<StgValue><ssdm name="packed_hash_md_iidx_V_4"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln481_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="8" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then247.2:3 %packed_hash_md_sidx_V_4 = partselect i8 @_ssdm_op_PartSelect.i8.i65.i32.i32, i65 %bv_lookup_stream_kp0_2_read, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="packed_hash_md_sidx_V_4"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln481_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
if.then247.2:4 %tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %bv_lookup_stream_kp0_2_read, i32 5

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln481_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="1">
<![CDATA[
if.then247.2:6 %zext_ln541_4 = zext i1 %tmp_27

]]></Node>
<StgValue><ssdm name="zext_ln541_4"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln481_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then247.2:7 %bv_buf_BRAMS_V_2_addr = getelementptr i32 %bv_buf_BRAMS_V_2, i64 0, i64 %zext_ln541_4

]]></Node>
<StgValue><ssdm name="bv_buf_BRAMS_V_2_addr"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln481_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="1">
<![CDATA[
if.then247.2:8 %p_Val2_4 = load i1 %bv_buf_BRAMS_V_2_addr

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln481_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then247.2:10 %store_ln505 = store i8 %packed_hash_md_sidx_V_4, i8 %data_to_write_md_sidx_V_4

]]></Node>
<StgValue><ssdm name="store_ln505"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln481_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.then247.2:11 %store_ln505 = store i24 %packed_hash_md_iidx_V_4, i24 %data_to_write_md_iidx_V_4

]]></Node>
<StgValue><ssdm name="store_ln505"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln481_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0">
<![CDATA[
if.then247.2:13 %br_ln505 = br void %if.end270.2

]]></Node>
<StgValue><ssdm name="br_ln505"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
if.end270.2:4 %tmp_10 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i65P0A, i65 %bv_lookup_stream_kp1_2, i32 1

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end270.2:5 %xor_ln901_5 = xor i1 %empty_22, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln901_5"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end270.2:6 %and_ln507_2 = and i1 %tmp_10, i1 %xor_ln901_5

]]></Node>
<StgValue><ssdm name="and_ln507_2"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln507_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="65" op_0_bw="65" op_1_bw="65" op_2_bw="0">
<![CDATA[
if.then280.2:0 %bv_lookup_stream_kp1_2_read = read i65 @_ssdm_op_Read.ap_fifo.volatile.i65P0A, i65 %bv_lookup_stream_kp1_2

]]></Node>
<StgValue><ssdm name="bv_lookup_stream_kp1_2_read"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln507_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="5" op_0_bw="65">
<![CDATA[
if.then280.2:1 %ret_V_5 = trunc i65 %bv_lookup_stream_kp1_2_read

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln507_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="24" op_0_bw="24" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then280.2:2 %packed_hash_md_iidx_V_5 = partselect i24 @_ssdm_op_PartSelect.i24.i65.i32.i32, i65 %bv_lookup_stream_kp1_2_read, i32 32, i32 55

]]></Node>
<StgValue><ssdm name="packed_hash_md_iidx_V_5"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln507_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="8" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then280.2:3 %packed_hash_md_sidx_V_5 = partselect i8 @_ssdm_op_PartSelect.i8.i65.i32.i32, i65 %bv_lookup_stream_kp1_2_read, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="packed_hash_md_sidx_V_5"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln507_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
if.then280.2:4 %tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %bv_lookup_stream_kp1_2_read, i32 5

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln507_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="1">
<![CDATA[
if.then280.2:6 %zext_ln541_5 = zext i1 %tmp_33

]]></Node>
<StgValue><ssdm name="zext_ln541_5"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln507_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then280.2:7 %bv_buf_BRAMS_V_2_addr_1 = getelementptr i32 %bv_buf_BRAMS_V_2, i64 0, i64 %zext_ln541_5

]]></Node>
<StgValue><ssdm name="bv_buf_BRAMS_V_2_addr_1"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln507_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="1">
<![CDATA[
if.then280.2:8 %p_Val2_5 = load i1 %bv_buf_BRAMS_V_2_addr_1

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln507_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then280.2:10 %store_ln531 = store i8 %packed_hash_md_sidx_V_5, i8 %data_to_write_md_sidx_V_5

]]></Node>
<StgValue><ssdm name="store_ln531"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln507_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.then280.2:11 %store_ln531 = store i24 %packed_hash_md_iidx_V_5, i24 %data_to_write_md_iidx_V_5

]]></Node>
<StgValue><ssdm name="store_ln531"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln507_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0">
<![CDATA[
if.then280.2:13 %br_ln531 = br void %if.end314.2

]]></Node>
<StgValue><ssdm name="br_ln531"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
for.inc358.2:2 %tmp_13 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i65P0A, i65 %bv_lookup_stream_kp0_3, i32 1

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc358.2:3 %xor_ln901_6 = xor i1 %empty_21, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln901_6"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc358.2:4 %and_ln481_3 = and i1 %tmp_13, i1 %xor_ln901_6

]]></Node>
<StgValue><ssdm name="and_ln481_3"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln481_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="65" op_0_bw="65" op_1_bw="65" op_2_bw="0">
<![CDATA[
if.then247.3:0 %bv_lookup_stream_kp0_3_read = read i65 @_ssdm_op_Read.ap_fifo.volatile.i65P0A, i65 %bv_lookup_stream_kp0_3

]]></Node>
<StgValue><ssdm name="bv_lookup_stream_kp0_3_read"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln481_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="5" op_0_bw="65">
<![CDATA[
if.then247.3:1 %ret_V_6 = trunc i65 %bv_lookup_stream_kp0_3_read

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln481_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="24" op_0_bw="24" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then247.3:2 %packed_hash_md_iidx_V_6 = partselect i24 @_ssdm_op_PartSelect.i24.i65.i32.i32, i65 %bv_lookup_stream_kp0_3_read, i32 32, i32 55

]]></Node>
<StgValue><ssdm name="packed_hash_md_iidx_V_6"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln481_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="8" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then247.3:3 %packed_hash_md_sidx_V_6 = partselect i8 @_ssdm_op_PartSelect.i8.i65.i32.i32, i65 %bv_lookup_stream_kp0_3_read, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="packed_hash_md_sidx_V_6"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln481_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
if.then247.3:4 %tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %bv_lookup_stream_kp0_3_read, i32 5

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln481_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="1">
<![CDATA[
if.then247.3:6 %zext_ln541_6 = zext i1 %tmp_39

]]></Node>
<StgValue><ssdm name="zext_ln541_6"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln481_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then247.3:7 %bv_buf_BRAMS_V_3_addr = getelementptr i32 %bv_buf_BRAMS_V_3, i64 0, i64 %zext_ln541_6

]]></Node>
<StgValue><ssdm name="bv_buf_BRAMS_V_3_addr"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln481_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="1">
<![CDATA[
if.then247.3:8 %p_Val2_6 = load i1 %bv_buf_BRAMS_V_3_addr

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln481_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then247.3:10 %store_ln505 = store i8 %packed_hash_md_sidx_V_6, i8 %data_to_write_md_sidx_V_6

]]></Node>
<StgValue><ssdm name="store_ln505"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln481_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.then247.3:11 %store_ln505 = store i24 %packed_hash_md_iidx_V_6, i24 %data_to_write_md_iidx_V_6

]]></Node>
<StgValue><ssdm name="store_ln505"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln481_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0">
<![CDATA[
if.then247.3:13 %br_ln505 = br void %if.end270.3

]]></Node>
<StgValue><ssdm name="br_ln505"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
if.end270.3:4 %tmp_14 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i65P0A, i65 %bv_lookup_stream_kp1_3, i32 1

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end270.3:5 %xor_ln901_7 = xor i1 %empty_20, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln901_7"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end270.3:6 %and_ln507_3 = and i1 %tmp_14, i1 %xor_ln901_7

]]></Node>
<StgValue><ssdm name="and_ln507_3"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln507_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="65" op_0_bw="65" op_1_bw="65" op_2_bw="0">
<![CDATA[
if.then280.3:0 %bv_lookup_stream_kp1_3_read = read i65 @_ssdm_op_Read.ap_fifo.volatile.i65P0A, i65 %bv_lookup_stream_kp1_3

]]></Node>
<StgValue><ssdm name="bv_lookup_stream_kp1_3_read"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln507_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="5" op_0_bw="65">
<![CDATA[
if.then280.3:1 %ret_V_7 = trunc i65 %bv_lookup_stream_kp1_3_read

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln507_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="24" op_0_bw="24" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then280.3:2 %packed_hash_md_iidx_V_7 = partselect i24 @_ssdm_op_PartSelect.i24.i65.i32.i32, i65 %bv_lookup_stream_kp1_3_read, i32 32, i32 55

]]></Node>
<StgValue><ssdm name="packed_hash_md_iidx_V_7"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln507_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="8" op_0_bw="8" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then280.3:3 %packed_hash_md_sidx_V_7 = partselect i8 @_ssdm_op_PartSelect.i8.i65.i32.i32, i65 %bv_lookup_stream_kp1_3_read, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="packed_hash_md_sidx_V_7"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln507_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
if.then280.3:4 %tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %bv_lookup_stream_kp1_3_read, i32 5

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln507_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="1">
<![CDATA[
if.then280.3:6 %zext_ln541_7 = zext i1 %tmp_45

]]></Node>
<StgValue><ssdm name="zext_ln541_7"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln507_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then280.3:7 %bv_buf_BRAMS_V_3_addr_1 = getelementptr i32 %bv_buf_BRAMS_V_3, i64 0, i64 %zext_ln541_7

]]></Node>
<StgValue><ssdm name="bv_buf_BRAMS_V_3_addr_1"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln507_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="1">
<![CDATA[
if.then280.3:8 %p_Val2_7 = load i1 %bv_buf_BRAMS_V_3_addr_1

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln507_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then280.3:10 %store_ln531 = store i8 %packed_hash_md_sidx_V_7, i8 %data_to_write_md_sidx_V_7

]]></Node>
<StgValue><ssdm name="store_ln531"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln507_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.then280.3:11 %store_ln531 = store i24 %packed_hash_md_iidx_V_7, i24 %data_to_write_md_iidx_V_7

]]></Node>
<StgValue><ssdm name="store_ln531"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln507_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0">
<![CDATA[
if.then280.3:13 %br_ln531 = br void %if.end314.3

]]></Node>
<StgValue><ssdm name="br_ln531"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
for.body364:2 %tmp_18 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i65P0A, i65 %bv_lookup_stream_kp0_4, i32 1

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body364:3 %xor_ln901_8 = xor i1 %empty_19, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln901_8"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body364:4 %and_ln559 = and i1 %tmp_18, i1 %xor_ln901_8

]]></Node>
<StgValue><ssdm name="and_ln559"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln559" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="65" op_0_bw="65" op_1_bw="65" op_2_bw="0">
<![CDATA[
if.then374:0 %bv_lookup_stream_kp0_4_read = read i65 @_ssdm_op_Read.ap_fifo.volatile.i65P0A, i65 %bv_lookup_stream_kp0_4

]]></Node>
<StgValue><ssdm name="bv_lookup_stream_kp0_4_read"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln559" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="5" op_0_bw="65">
<![CDATA[
if.then374:1 %ret_V_8 = trunc i65 %bv_lookup_stream_kp0_4_read

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln559" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="24" op_0_bw="24" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then374:2 %packed_hash_md_iidx_V_8 = partselect i24 @_ssdm_op_PartSelect.i24.i65.i32.i32, i65 %bv_lookup_stream_kp0_4_read, i32 32, i32 55

]]></Node>
<StgValue><ssdm name="packed_hash_md_iidx_V_8"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln559" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="8" op_0_bw="8" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then374:3 %packed_hash_md_sidx_V_8 = partselect i8 @_ssdm_op_PartSelect.i8.i65.i32.i32, i65 %bv_lookup_stream_kp0_4_read, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="packed_hash_md_sidx_V_8"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln559" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
if.then374:4 %tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %bv_lookup_stream_kp0_4_read, i32 5

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln559" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="1">
<![CDATA[
if.then374:6 %zext_ln541_8 = zext i1 %tmp_48

]]></Node>
<StgValue><ssdm name="zext_ln541_8"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln559" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then374:7 %bv_buf_URAMS_V_addr = getelementptr i32 %bv_buf_URAMS_V, i64 0, i64 %zext_ln541_8

]]></Node>
<StgValue><ssdm name="bv_buf_URAMS_V_addr"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="2" lat="2">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln559" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="1">
<![CDATA[
if.then374:8 %p_Val2_8 = load i1 %bv_buf_URAMS_V_addr

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln559" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then374:10 %store_ln583 = store i8 %packed_hash_md_sidx_V_8, i8 %data_to_write_md_sidx_V_8

]]></Node>
<StgValue><ssdm name="store_ln583"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln559" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.then374:11 %store_ln583 = store i24 %packed_hash_md_iidx_V_8, i24 %data_to_write_md_iidx_V_8

]]></Node>
<StgValue><ssdm name="store_ln583"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln559" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0">
<![CDATA[
if.then374:13 %br_ln583 = br void %if.end409

]]></Node>
<StgValue><ssdm name="br_ln583"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
if.end409:4 %tmp_19 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i65P0A, i65 %bv_lookup_stream_kp1_4, i32 1

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end409:5 %xor_ln901_9 = xor i1 %empty_18, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln901_9"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end409:6 %and_ln585 = and i1 %tmp_19, i1 %xor_ln901_9

]]></Node>
<StgValue><ssdm name="and_ln585"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln585" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="65" op_0_bw="65" op_1_bw="65" op_2_bw="0">
<![CDATA[
if.then420:0 %bv_lookup_stream_kp1_4_read = read i65 @_ssdm_op_Read.ap_fifo.volatile.i65P0A, i65 %bv_lookup_stream_kp1_4

]]></Node>
<StgValue><ssdm name="bv_lookup_stream_kp1_4_read"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln585" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="5" op_0_bw="65">
<![CDATA[
if.then420:1 %ret_V_9 = trunc i65 %bv_lookup_stream_kp1_4_read

]]></Node>
<StgValue><ssdm name="ret_V_9"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln585" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="24" op_0_bw="24" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then420:2 %packed_hash_md_iidx_V_9 = partselect i24 @_ssdm_op_PartSelect.i24.i65.i32.i32, i65 %bv_lookup_stream_kp1_4_read, i32 32, i32 55

]]></Node>
<StgValue><ssdm name="packed_hash_md_iidx_V_9"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln585" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="8" op_0_bw="8" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then420:3 %packed_hash_md_sidx_V_9 = partselect i8 @_ssdm_op_PartSelect.i8.i65.i32.i32, i65 %bv_lookup_stream_kp1_4_read, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="packed_hash_md_sidx_V_9"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln585" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
if.then420:4 %tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %bv_lookup_stream_kp1_4_read, i32 5

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln585" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="1">
<![CDATA[
if.then420:6 %zext_ln541_9 = zext i1 %tmp_50

]]></Node>
<StgValue><ssdm name="zext_ln541_9"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln585" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then420:7 %bv_buf_URAMS_V_addr_1 = getelementptr i32 %bv_buf_URAMS_V, i64 0, i64 %zext_ln541_9

]]></Node>
<StgValue><ssdm name="bv_buf_URAMS_V_addr_1"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="2" lat="2">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln585" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="1">
<![CDATA[
if.then420:8 %p_Val2_9 = load i1 %bv_buf_URAMS_V_addr_1

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln585" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then420:10 %store_ln609 = store i8 %packed_hash_md_sidx_V_9, i8 %data_to_write_md_sidx_V_9

]]></Node>
<StgValue><ssdm name="store_ln609"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln585" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.then420:11 %store_ln609 = store i24 %packed_hash_md_iidx_V_9, i24 %data_to_write_md_iidx_V_9

]]></Node>
<StgValue><ssdm name="store_ln609"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln585" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0">
<![CDATA[
if.then420:13 %br_ln609 = br void %if.end455

]]></Node>
<StgValue><ssdm name="br_ln609"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
for.inc502:2 %tmp_23 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i65P0A, i65 %bv_lookup_stream_kp0_5, i32 1

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc502:3 %xor_ln901_10 = xor i1 %empty_17, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln901_10"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc502:4 %and_ln559_1 = and i1 %tmp_23, i1 %xor_ln901_10

]]></Node>
<StgValue><ssdm name="and_ln559_1"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln559_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="65" op_0_bw="65" op_1_bw="65" op_2_bw="0">
<![CDATA[
if.then374.1:0 %bv_lookup_stream_kp0_5_read = read i65 @_ssdm_op_Read.ap_fifo.volatile.i65P0A, i65 %bv_lookup_stream_kp0_5

]]></Node>
<StgValue><ssdm name="bv_lookup_stream_kp0_5_read"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln559_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="5" op_0_bw="65">
<![CDATA[
if.then374.1:1 %ret_V_10 = trunc i65 %bv_lookup_stream_kp0_5_read

]]></Node>
<StgValue><ssdm name="ret_V_10"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln559_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="24" op_0_bw="24" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then374.1:2 %packed_hash_md_iidx_V_10 = partselect i24 @_ssdm_op_PartSelect.i24.i65.i32.i32, i65 %bv_lookup_stream_kp0_5_read, i32 32, i32 55

]]></Node>
<StgValue><ssdm name="packed_hash_md_iidx_V_10"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln559_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="8" op_0_bw="8" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then374.1:3 %packed_hash_md_sidx_V_10 = partselect i8 @_ssdm_op_PartSelect.i8.i65.i32.i32, i65 %bv_lookup_stream_kp0_5_read, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="packed_hash_md_sidx_V_10"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln559_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
if.then374.1:4 %tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %bv_lookup_stream_kp0_5_read, i32 5

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln559_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="1">
<![CDATA[
if.then374.1:6 %zext_ln541_10 = zext i1 %tmp_52

]]></Node>
<StgValue><ssdm name="zext_ln541_10"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln559_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then374.1:7 %bv_buf_URAMS_V_1_addr = getelementptr i32 %bv_buf_URAMS_V_1, i64 0, i64 %zext_ln541_10

]]></Node>
<StgValue><ssdm name="bv_buf_URAMS_V_1_addr"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="2" lat="2">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln559_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="1">
<![CDATA[
if.then374.1:8 %p_Val2_10 = load i1 %bv_buf_URAMS_V_1_addr

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln559_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then374.1:10 %store_ln583 = store i8 %packed_hash_md_sidx_V_10, i8 %data_to_write_md_sidx_V_10

]]></Node>
<StgValue><ssdm name="store_ln583"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln559_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.then374.1:11 %store_ln583 = store i24 %packed_hash_md_iidx_V_10, i24 %data_to_write_md_iidx_V_10

]]></Node>
<StgValue><ssdm name="store_ln583"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln559_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="0">
<![CDATA[
if.then374.1:13 %br_ln583 = br void %if.end409.1

]]></Node>
<StgValue><ssdm name="br_ln583"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
if.end409.1:4 %tmp_24 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i65P0A, i65 %bv_lookup_stream_kp1_5, i32 1

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end409.1:5 %xor_ln901_11 = xor i1 %empty_16, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln901_11"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end409.1:6 %and_ln585_1 = and i1 %tmp_24, i1 %xor_ln901_11

]]></Node>
<StgValue><ssdm name="and_ln585_1"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln585_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="65" op_0_bw="65" op_1_bw="65" op_2_bw="0">
<![CDATA[
if.then420.1:0 %bv_lookup_stream_kp1_5_read = read i65 @_ssdm_op_Read.ap_fifo.volatile.i65P0A, i65 %bv_lookup_stream_kp1_5

]]></Node>
<StgValue><ssdm name="bv_lookup_stream_kp1_5_read"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln585_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="5" op_0_bw="65">
<![CDATA[
if.then420.1:1 %ret_V_11 = trunc i65 %bv_lookup_stream_kp1_5_read

]]></Node>
<StgValue><ssdm name="ret_V_11"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln585_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="24" op_0_bw="24" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then420.1:2 %packed_hash_md_iidx_V_11 = partselect i24 @_ssdm_op_PartSelect.i24.i65.i32.i32, i65 %bv_lookup_stream_kp1_5_read, i32 32, i32 55

]]></Node>
<StgValue><ssdm name="packed_hash_md_iidx_V_11"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln585_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="8" op_0_bw="8" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then420.1:3 %packed_hash_md_sidx_V_11 = partselect i8 @_ssdm_op_PartSelect.i8.i65.i32.i32, i65 %bv_lookup_stream_kp1_5_read, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="packed_hash_md_sidx_V_11"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln585_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
if.then420.1:4 %tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %bv_lookup_stream_kp1_5_read, i32 5

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln585_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="1">
<![CDATA[
if.then420.1:6 %zext_ln541_11 = zext i1 %tmp_54

]]></Node>
<StgValue><ssdm name="zext_ln541_11"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln585_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then420.1:7 %bv_buf_URAMS_V_1_addr_1 = getelementptr i32 %bv_buf_URAMS_V_1, i64 0, i64 %zext_ln541_11

]]></Node>
<StgValue><ssdm name="bv_buf_URAMS_V_1_addr_1"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="2" lat="2">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln585_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="1">
<![CDATA[
if.then420.1:8 %p_Val2_11 = load i1 %bv_buf_URAMS_V_1_addr_1

]]></Node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln585_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then420.1:10 %store_ln609 = store i8 %packed_hash_md_sidx_V_11, i8 %data_to_write_md_sidx_V_11

]]></Node>
<StgValue><ssdm name="store_ln609"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln585_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.then420.1:11 %store_ln609 = store i24 %packed_hash_md_iidx_V_11, i24 %data_to_write_md_iidx_V_11

]]></Node>
<StgValue><ssdm name="store_ln609"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln585_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="0">
<![CDATA[
if.then420.1:13 %br_ln609 = br void %if.end455.1

]]></Node>
<StgValue><ssdm name="br_ln609"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
for.inc502.1:2 %tmp_28 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i65P0A, i65 %bv_lookup_stream_kp0_6, i32 1

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc502.1:3 %xor_ln901_12 = xor i1 %empty_15, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln901_12"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc502.1:4 %and_ln559_2 = and i1 %tmp_28, i1 %xor_ln901_12

]]></Node>
<StgValue><ssdm name="and_ln559_2"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln559_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="65" op_0_bw="65" op_1_bw="65" op_2_bw="0">
<![CDATA[
if.then374.2:0 %bv_lookup_stream_kp0_6_read = read i65 @_ssdm_op_Read.ap_fifo.volatile.i65P0A, i65 %bv_lookup_stream_kp0_6

]]></Node>
<StgValue><ssdm name="bv_lookup_stream_kp0_6_read"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln559_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="5" op_0_bw="65">
<![CDATA[
if.then374.2:1 %ret_V_12 = trunc i65 %bv_lookup_stream_kp0_6_read

]]></Node>
<StgValue><ssdm name="ret_V_12"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln559_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="24" op_0_bw="24" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then374.2:2 %packed_hash_md_iidx_V_12 = partselect i24 @_ssdm_op_PartSelect.i24.i65.i32.i32, i65 %bv_lookup_stream_kp0_6_read, i32 32, i32 55

]]></Node>
<StgValue><ssdm name="packed_hash_md_iidx_V_12"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln559_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="8" op_0_bw="8" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then374.2:3 %packed_hash_md_sidx_V_12 = partselect i8 @_ssdm_op_PartSelect.i8.i65.i32.i32, i65 %bv_lookup_stream_kp0_6_read, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="packed_hash_md_sidx_V_12"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln559_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
if.then374.2:4 %tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %bv_lookup_stream_kp0_6_read, i32 5

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln559_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="64" op_0_bw="1">
<![CDATA[
if.then374.2:6 %zext_ln541_12 = zext i1 %tmp_56

]]></Node>
<StgValue><ssdm name="zext_ln541_12"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln559_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then374.2:7 %bv_buf_URAMS_V_2_addr = getelementptr i32 %bv_buf_URAMS_V_2, i64 0, i64 %zext_ln541_12

]]></Node>
<StgValue><ssdm name="bv_buf_URAMS_V_2_addr"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="2" lat="2">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln559_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="1">
<![CDATA[
if.then374.2:8 %p_Val2_12 = load i1 %bv_buf_URAMS_V_2_addr

]]></Node>
<StgValue><ssdm name="p_Val2_12"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln559_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then374.2:10 %store_ln583 = store i8 %packed_hash_md_sidx_V_12, i8 %data_to_write_md_sidx_V_12

]]></Node>
<StgValue><ssdm name="store_ln583"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln559_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.then374.2:11 %store_ln583 = store i24 %packed_hash_md_iidx_V_12, i24 %data_to_write_md_iidx_V_12

]]></Node>
<StgValue><ssdm name="store_ln583"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln559_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="0">
<![CDATA[
if.then374.2:13 %br_ln583 = br void %if.end409.2

]]></Node>
<StgValue><ssdm name="br_ln583"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
if.end409.2:4 %tmp_29 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i65P0A, i65 %bv_lookup_stream_kp1_6, i32 1

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end409.2:5 %xor_ln901_13 = xor i1 %empty_14, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln901_13"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end409.2:6 %and_ln585_2 = and i1 %tmp_29, i1 %xor_ln901_13

]]></Node>
<StgValue><ssdm name="and_ln585_2"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln585_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="65" op_0_bw="65" op_1_bw="65" op_2_bw="0">
<![CDATA[
if.then420.2:0 %bv_lookup_stream_kp1_6_read = read i65 @_ssdm_op_Read.ap_fifo.volatile.i65P0A, i65 %bv_lookup_stream_kp1_6

]]></Node>
<StgValue><ssdm name="bv_lookup_stream_kp1_6_read"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln585_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="5" op_0_bw="65">
<![CDATA[
if.then420.2:1 %ret_V_13 = trunc i65 %bv_lookup_stream_kp1_6_read

]]></Node>
<StgValue><ssdm name="ret_V_13"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln585_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="24" op_0_bw="24" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then420.2:2 %packed_hash_md_iidx_V_13 = partselect i24 @_ssdm_op_PartSelect.i24.i65.i32.i32, i65 %bv_lookup_stream_kp1_6_read, i32 32, i32 55

]]></Node>
<StgValue><ssdm name="packed_hash_md_iidx_V_13"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln585_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="8" op_0_bw="8" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then420.2:3 %packed_hash_md_sidx_V_13 = partselect i8 @_ssdm_op_PartSelect.i8.i65.i32.i32, i65 %bv_lookup_stream_kp1_6_read, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="packed_hash_md_sidx_V_13"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln585_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
if.then420.2:4 %tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %bv_lookup_stream_kp1_6_read, i32 5

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln585_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="64" op_0_bw="1">
<![CDATA[
if.then420.2:6 %zext_ln541_13 = zext i1 %tmp_58

]]></Node>
<StgValue><ssdm name="zext_ln541_13"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln585_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then420.2:7 %bv_buf_URAMS_V_2_addr_1 = getelementptr i32 %bv_buf_URAMS_V_2, i64 0, i64 %zext_ln541_13

]]></Node>
<StgValue><ssdm name="bv_buf_URAMS_V_2_addr_1"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="2" lat="2">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln585_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="1">
<![CDATA[
if.then420.2:8 %p_Val2_13 = load i1 %bv_buf_URAMS_V_2_addr_1

]]></Node>
<StgValue><ssdm name="p_Val2_13"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln585_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then420.2:10 %store_ln609 = store i8 %packed_hash_md_sidx_V_13, i8 %data_to_write_md_sidx_V_13

]]></Node>
<StgValue><ssdm name="store_ln609"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln585_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.then420.2:11 %store_ln609 = store i24 %packed_hash_md_iidx_V_13, i24 %data_to_write_md_iidx_V_13

]]></Node>
<StgValue><ssdm name="store_ln609"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln585_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="0">
<![CDATA[
if.then420.2:13 %br_ln609 = br void %if.end455.2

]]></Node>
<StgValue><ssdm name="br_ln609"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
for.inc502.2:2 %tmp_32 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i65P0A, i65 %bv_lookup_stream_kp0_7, i32 1

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc502.2:3 %xor_ln901_14 = xor i1 %empty_13, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln901_14"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc502.2:4 %and_ln559_3 = and i1 %tmp_32, i1 %xor_ln901_14

]]></Node>
<StgValue><ssdm name="and_ln559_3"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln559_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="65" op_0_bw="65" op_1_bw="65" op_2_bw="0">
<![CDATA[
if.then374.3:0 %bv_lookup_stream_kp0_7_read = read i65 @_ssdm_op_Read.ap_fifo.volatile.i65P0A, i65 %bv_lookup_stream_kp0_7

]]></Node>
<StgValue><ssdm name="bv_lookup_stream_kp0_7_read"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln559_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="5" op_0_bw="65">
<![CDATA[
if.then374.3:1 %ret_V_14 = trunc i65 %bv_lookup_stream_kp0_7_read

]]></Node>
<StgValue><ssdm name="ret_V_14"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln559_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="24" op_0_bw="24" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then374.3:2 %packed_hash_md_iidx_V_14 = partselect i24 @_ssdm_op_PartSelect.i24.i65.i32.i32, i65 %bv_lookup_stream_kp0_7_read, i32 32, i32 55

]]></Node>
<StgValue><ssdm name="packed_hash_md_iidx_V_14"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln559_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="8" op_0_bw="8" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then374.3:3 %packed_hash_md_sidx_V_14 = partselect i8 @_ssdm_op_PartSelect.i8.i65.i32.i32, i65 %bv_lookup_stream_kp0_7_read, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="packed_hash_md_sidx_V_14"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln559_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
if.then374.3:4 %tmp_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %bv_lookup_stream_kp0_7_read, i32 5

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln559_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="64" op_0_bw="1">
<![CDATA[
if.then374.3:6 %zext_ln541_14 = zext i1 %tmp_60

]]></Node>
<StgValue><ssdm name="zext_ln541_14"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln559_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then374.3:7 %bv_buf_URAMS_V_3_addr = getelementptr i32 %bv_buf_URAMS_V_3, i64 0, i64 %zext_ln541_14

]]></Node>
<StgValue><ssdm name="bv_buf_URAMS_V_3_addr"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="2" lat="2">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln559_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="1">
<![CDATA[
if.then374.3:8 %p_Val2_14 = load i1 %bv_buf_URAMS_V_3_addr

]]></Node>
<StgValue><ssdm name="p_Val2_14"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln559_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then374.3:10 %store_ln583 = store i8 %packed_hash_md_sidx_V_14, i8 %data_to_write_md_sidx_V_14

]]></Node>
<StgValue><ssdm name="store_ln583"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln559_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.then374.3:11 %store_ln583 = store i24 %packed_hash_md_iidx_V_14, i24 %data_to_write_md_iidx_V_14

]]></Node>
<StgValue><ssdm name="store_ln583"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln559_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="0">
<![CDATA[
if.then374.3:13 %br_ln583 = br void %if.end409.3

]]></Node>
<StgValue><ssdm name="br_ln583"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
if.end409.3:4 %tmp_34 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i65P0A, i65 %bv_lookup_stream_kp1_7, i32 1

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end409.3:5 %xor_ln901_15 = xor i1 %empty, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln901_15"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end409.3:6 %and_ln585_3 = and i1 %tmp_34, i1 %xor_ln901_15

]]></Node>
<StgValue><ssdm name="and_ln585_3"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln585_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="65" op_0_bw="65" op_1_bw="65" op_2_bw="0">
<![CDATA[
if.then420.3:0 %bv_lookup_stream_kp1_7_read = read i65 @_ssdm_op_Read.ap_fifo.volatile.i65P0A, i65 %bv_lookup_stream_kp1_7

]]></Node>
<StgValue><ssdm name="bv_lookup_stream_kp1_7_read"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln585_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="5" op_0_bw="65">
<![CDATA[
if.then420.3:1 %ret_V_15 = trunc i65 %bv_lookup_stream_kp1_7_read

]]></Node>
<StgValue><ssdm name="ret_V_15"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln585_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="24" op_0_bw="24" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then420.3:2 %packed_hash_md_iidx_V_15 = partselect i24 @_ssdm_op_PartSelect.i24.i65.i32.i32, i65 %bv_lookup_stream_kp1_7_read, i32 32, i32 55

]]></Node>
<StgValue><ssdm name="packed_hash_md_iidx_V_15"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln585_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="8" op_0_bw="8" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then420.3:3 %packed_hash_md_sidx_V_15 = partselect i8 @_ssdm_op_PartSelect.i8.i65.i32.i32, i65 %bv_lookup_stream_kp1_7_read, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="packed_hash_md_sidx_V_15"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln585_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
if.then420.3:4 %tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %bv_lookup_stream_kp1_7_read, i32 5

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln585_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="64" op_0_bw="1">
<![CDATA[
if.then420.3:6 %zext_ln541_15 = zext i1 %tmp_62

]]></Node>
<StgValue><ssdm name="zext_ln541_15"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln585_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then420.3:7 %bv_buf_URAMS_V_3_addr_1 = getelementptr i32 %bv_buf_URAMS_V_3, i64 0, i64 %zext_ln541_15

]]></Node>
<StgValue><ssdm name="bv_buf_URAMS_V_3_addr_1"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="2" lat="2">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln585_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="1">
<![CDATA[
if.then420.3:8 %p_Val2_15 = load i1 %bv_buf_URAMS_V_3_addr_1

]]></Node>
<StgValue><ssdm name="p_Val2_15"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln585_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then420.3:10 %store_ln609 = store i8 %packed_hash_md_sidx_V_15, i8 %data_to_write_md_sidx_V_15

]]></Node>
<StgValue><ssdm name="store_ln609"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln585_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.then420.3:11 %store_ln609 = store i24 %packed_hash_md_iidx_V_15, i24 %data_to_write_md_iidx_V_15

]]></Node>
<StgValue><ssdm name="store_ln609"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln585_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="0">
<![CDATA[
if.then420.3:13 %br_ln609 = br void %if.end455.3

]]></Node>
<StgValue><ssdm name="br_ln609"/></StgValue>
</operation>

<operation id="631" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="0">
<![CDATA[
while.end.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="342" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln481" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="5">
<![CDATA[
if.then247:5 %zext_ln1514 = zext i5 %ret_V

]]></Node>
<StgValue><ssdm name="zext_ln1514"/></StgValue>
</operation>

<operation id="343" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln481" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="1">
<![CDATA[
if.then247:8 %p_Val2_s = load i1 %bv_buf_BRAMS_V_addr

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="344" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln481" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then247:9 %cur_bv_val_V = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_s, i32 %zext_ln1514

]]></Node>
<StgValue><ssdm name="cur_bv_val_V"/></StgValue>
</operation>

<operation id="345" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln481" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then247:12 %store_ln505 = store i1 %cur_bv_val_V, i1 %data_to_write_bv_val_V

]]></Node>
<StgValue><ssdm name="store_ln505"/></StgValue>
</operation>

<operation id="346" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end270:0 %empty_59 = phi i1 1, void %if.then247, i1 %empty_27, void %for.body238

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="347" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
if.end270:1 %data_to_write_bv_val_V_load = load i1 %data_to_write_bv_val_V

]]></Node>
<StgValue><ssdm name="data_to_write_bv_val_V_load"/></StgValue>
</operation>

<operation id="348" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
if.end270:2 %data_to_write_md_iidx_V_load = load i24 %data_to_write_md_iidx_V

]]></Node>
<StgValue><ssdm name="data_to_write_md_iidx_V_load"/></StgValue>
</operation>

<operation id="349" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.end270:3 %data_to_write_md_sidx_V_load = load i8 %data_to_write_md_sidx_V

]]></Node>
<StgValue><ssdm name="data_to_write_md_sidx_V_load"/></StgValue>
</operation>

<operation id="350" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end270:7 %br_ln507 = br i1 %and_ln507, void %if.end314, void %if.then280

]]></Node>
<StgValue><ssdm name="br_ln507"/></StgValue>
</operation>

<operation id="351" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln507" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="5">
<![CDATA[
if.then280:5 %zext_ln1514_1 = zext i5 %ret_V_1

]]></Node>
<StgValue><ssdm name="zext_ln1514_1"/></StgValue>
</operation>

<operation id="352" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln507" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="1">
<![CDATA[
if.then280:8 %p_Val2_1 = load i1 %bv_buf_BRAMS_V_addr_1

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="353" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln507" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then280:9 %cur_bv_val_V_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_1, i32 %zext_ln1514_1

]]></Node>
<StgValue><ssdm name="cur_bv_val_V_1"/></StgValue>
</operation>

<operation id="354" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln507" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then280:12 %store_ln531 = store i1 %cur_bv_val_V_1, i1 %data_to_write_bv_val_V_1

]]></Node>
<StgValue><ssdm name="store_ln531"/></StgValue>
</operation>

<operation id="355" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end314:0 %empty_58 = phi i1 1, void %if.then280, i1 %empty_26, void %if.end270

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="356" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
if.end314:1 %data_to_write_bv_val_V_1_load = load i1 %data_to_write_bv_val_V_1

]]></Node>
<StgValue><ssdm name="data_to_write_bv_val_V_1_load"/></StgValue>
</operation>

<operation id="357" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
if.end314:2 %data_to_write_md_iidx_V_1_load = load i24 %data_to_write_md_iidx_V_1

]]></Node>
<StgValue><ssdm name="data_to_write_md_iidx_V_1_load"/></StgValue>
</operation>

<operation id="358" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.end314:3 %data_to_write_md_sidx_V_1_load = load i8 %data_to_write_md_sidx_V_1

]]></Node>
<StgValue><ssdm name="data_to_write_md_sidx_V_1_load"/></StgValue>
</operation>

<operation id="359" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end314:4 %br_ln535 = br i1 %empty_59, void %if.end335, void %land.lhs.true320

]]></Node>
<StgValue><ssdm name="br_ln535"/></StgValue>
</operation>

<operation id="360" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="34" op_0_bw="34" op_1_bw="1" op_2_bw="8" op_3_bw="24" op_4_bw="1">
<![CDATA[
land.lhs.true320:0 %p_s = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i1.i8.i24.i1, i1 0, i8 %data_to_write_md_sidx_V_load, i24 %data_to_write_md_iidx_V_load, i1 %data_to_write_bv_val_V_load

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="361" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="34">
<![CDATA[
land.lhs.true320:1 %tmp_9 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i34P0A, i34 %query_bv_packed_stream_kp0_0, i34 %p_s

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="362" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true320:2 %add_ln540 = add i32 %num_writes_17, i32 1

]]></Node>
<StgValue><ssdm name="add_ln540"/></StgValue>
</operation>

<operation id="363" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true320:3 %xor_ln535 = xor i1 %tmp_9, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln535"/></StgValue>
</operation>

<operation id="364" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
land.lhs.true320:4 %select_ln535 = select i1 %tmp_9, i32 %add_ln540, i32 %num_writes_17

]]></Node>
<StgValue><ssdm name="select_ln535"/></StgValue>
</operation>

<operation id="365" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true320:5 %br_ln535 = br void %if.end335

]]></Node>
<StgValue><ssdm name="br_ln535"/></StgValue>
</operation>

<operation id="366" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end335:0 %empty_57 = phi i1 %xor_ln535, void %land.lhs.true320, i1 0, void %if.end314

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="367" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end335:1 %num_writes_1 = phi i32 %select_ln535, void %land.lhs.true320, i32 %num_writes_17, void %if.end314

]]></Node>
<StgValue><ssdm name="num_writes_1"/></StgValue>
</operation>

<operation id="368" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end335:2 %br_ln544 = br i1 %empty_58, void %for.inc358, void %land.lhs.true342

]]></Node>
<StgValue><ssdm name="br_ln544"/></StgValue>
</operation>

<operation id="369" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="34" op_0_bw="34" op_1_bw="1" op_2_bw="8" op_3_bw="24" op_4_bw="1">
<![CDATA[
land.lhs.true342:0 %p_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i1.i8.i24.i1, i1 0, i8 %data_to_write_md_sidx_V_1_load, i24 %data_to_write_md_iidx_V_1_load, i1 %data_to_write_bv_val_V_1_load

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="370" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="34">
<![CDATA[
land.lhs.true342:1 %tmp_1 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i34P0A, i34 %query_bv_packed_stream_kp1_0, i34 %p_1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="371" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true342:2 %add_ln549 = add i32 %num_writes_1, i32 1

]]></Node>
<StgValue><ssdm name="add_ln549"/></StgValue>
</operation>

<operation id="372" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true342:3 %xor_ln544 = xor i1 %tmp_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln544"/></StgValue>
</operation>

<operation id="373" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
land.lhs.true342:4 %select_ln544 = select i1 %tmp_1, i32 %add_ln549, i32 %num_writes_1

]]></Node>
<StgValue><ssdm name="select_ln544"/></StgValue>
</operation>

<operation id="374" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true342:5 %br_ln544 = br void %for.inc358

]]></Node>
<StgValue><ssdm name="br_ln544"/></StgValue>
</operation>

<operation id="375" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc358:0 %empty_56 = phi i1 %xor_ln544, void %land.lhs.true342, i1 0, void %if.end335

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="376" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc358:1 %num_writes_2 = phi i32 %select_ln544, void %land.lhs.true342, i32 %num_writes_1, void %if.end335

]]></Node>
<StgValue><ssdm name="num_writes_2"/></StgValue>
</operation>

<operation id="377" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc358:5 %br_ln481 = br i1 %and_ln481_1, void %if.end270.1, void %if.then247.1

]]></Node>
<StgValue><ssdm name="br_ln481"/></StgValue>
</operation>

<operation id="378" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="5">
<![CDATA[
if.then247.1:5 %zext_ln1514_2 = zext i5 %ret_V_2

]]></Node>
<StgValue><ssdm name="zext_ln1514_2"/></StgValue>
</operation>

<operation id="379" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="1">
<![CDATA[
if.then247.1:8 %p_Val2_2 = load i1 %bv_buf_BRAMS_V_1_addr

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="380" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then247.1:9 %cur_bv_val_V_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_2, i32 %zext_ln1514_2

]]></Node>
<StgValue><ssdm name="cur_bv_val_V_2"/></StgValue>
</operation>

<operation id="381" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln481_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then247.1:12 %store_ln505 = store i1 %cur_bv_val_V_2, i1 %data_to_write_bv_val_V_2

]]></Node>
<StgValue><ssdm name="store_ln505"/></StgValue>
</operation>

<operation id="382" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end270.1:0 %empty_55 = phi i1 1, void %if.then247.1, i1 %empty_25, void %for.inc358

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="383" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
if.end270.1:1 %data_to_write_bv_val_V_2_load = load i1 %data_to_write_bv_val_V_2

]]></Node>
<StgValue><ssdm name="data_to_write_bv_val_V_2_load"/></StgValue>
</operation>

<operation id="384" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
if.end270.1:2 %data_to_write_md_iidx_V_2_load = load i24 %data_to_write_md_iidx_V_2

]]></Node>
<StgValue><ssdm name="data_to_write_md_iidx_V_2_load"/></StgValue>
</operation>

<operation id="385" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.end270.1:3 %data_to_write_md_sidx_V_2_load = load i8 %data_to_write_md_sidx_V_2

]]></Node>
<StgValue><ssdm name="data_to_write_md_sidx_V_2_load"/></StgValue>
</operation>

<operation id="386" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end270.1:7 %br_ln507 = br i1 %and_ln507_1, void %if.end314.1, void %if.then280.1

]]></Node>
<StgValue><ssdm name="br_ln507"/></StgValue>
</operation>

<operation id="387" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln507_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="5">
<![CDATA[
if.then280.1:5 %zext_ln1514_3 = zext i5 %ret_V_3

]]></Node>
<StgValue><ssdm name="zext_ln1514_3"/></StgValue>
</operation>

<operation id="388" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln507_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="1">
<![CDATA[
if.then280.1:8 %p_Val2_3 = load i1 %bv_buf_BRAMS_V_1_addr_1

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="389" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln507_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then280.1:9 %cur_bv_val_V_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_3, i32 %zext_ln1514_3

]]></Node>
<StgValue><ssdm name="cur_bv_val_V_3"/></StgValue>
</operation>

<operation id="390" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln507_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then280.1:12 %store_ln531 = store i1 %cur_bv_val_V_3, i1 %data_to_write_bv_val_V_3

]]></Node>
<StgValue><ssdm name="store_ln531"/></StgValue>
</operation>

<operation id="391" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end314.1:0 %empty_54 = phi i1 1, void %if.then280.1, i1 %empty_24, void %if.end270.1

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="392" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
if.end314.1:1 %data_to_write_bv_val_V_3_load = load i1 %data_to_write_bv_val_V_3

]]></Node>
<StgValue><ssdm name="data_to_write_bv_val_V_3_load"/></StgValue>
</operation>

<operation id="393" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
if.end314.1:2 %data_to_write_md_iidx_V_3_load = load i24 %data_to_write_md_iidx_V_3

]]></Node>
<StgValue><ssdm name="data_to_write_md_iidx_V_3_load"/></StgValue>
</operation>

<operation id="394" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.end314.1:3 %data_to_write_md_sidx_V_3_load = load i8 %data_to_write_md_sidx_V_3

]]></Node>
<StgValue><ssdm name="data_to_write_md_sidx_V_3_load"/></StgValue>
</operation>

<operation id="395" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end314.1:4 %br_ln535 = br i1 %empty_55, void %if.end335.1, void %land.lhs.true320.1

]]></Node>
<StgValue><ssdm name="br_ln535"/></StgValue>
</operation>

<operation id="396" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="34" op_0_bw="34" op_1_bw="1" op_2_bw="8" op_3_bw="24" op_4_bw="1">
<![CDATA[
land.lhs.true320.1:0 %p_2 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i1.i8.i24.i1, i1 0, i8 %data_to_write_md_sidx_V_2_load, i24 %data_to_write_md_iidx_V_2_load, i1 %data_to_write_bv_val_V_2_load

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="397" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="34">
<![CDATA[
land.lhs.true320.1:1 %tmp_6 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i34P0A, i34 %query_bv_packed_stream_kp0_1, i34 %p_2

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="398" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true320.1:2 %add_ln540_1 = add i32 %num_writes_2, i32 1

]]></Node>
<StgValue><ssdm name="add_ln540_1"/></StgValue>
</operation>

<operation id="399" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true320.1:3 %xor_ln535_1 = xor i1 %tmp_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln535_1"/></StgValue>
</operation>

<operation id="400" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
land.lhs.true320.1:4 %select_ln535_1 = select i1 %tmp_6, i32 %add_ln540_1, i32 %num_writes_2

]]></Node>
<StgValue><ssdm name="select_ln535_1"/></StgValue>
</operation>

<operation id="401" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true320.1:5 %br_ln535 = br void %if.end335.1

]]></Node>
<StgValue><ssdm name="br_ln535"/></StgValue>
</operation>

<operation id="402" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end335.1:0 %empty_53 = phi i1 %xor_ln535_1, void %land.lhs.true320.1, i1 0, void %if.end314.1

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="403" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end335.1:1 %num_writes_3 = phi i32 %select_ln535_1, void %land.lhs.true320.1, i32 %num_writes_2, void %if.end314.1

]]></Node>
<StgValue><ssdm name="num_writes_3"/></StgValue>
</operation>

<operation id="404" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end335.1:2 %br_ln544 = br i1 %empty_54, void %for.inc358.1, void %land.lhs.true342.1

]]></Node>
<StgValue><ssdm name="br_ln544"/></StgValue>
</operation>

<operation id="405" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="34" op_0_bw="34" op_1_bw="1" op_2_bw="8" op_3_bw="24" op_4_bw="1">
<![CDATA[
land.lhs.true342.1:0 %p_3 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i1.i8.i24.i1, i1 0, i8 %data_to_write_md_sidx_V_3_load, i24 %data_to_write_md_iidx_V_3_load, i1 %data_to_write_bv_val_V_3_load

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="406" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="34">
<![CDATA[
land.lhs.true342.1:1 %tmp_s = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i34P0A, i34 %query_bv_packed_stream_kp1_1, i34 %p_3

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="407" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true342.1:2 %add_ln549_1 = add i32 %num_writes_3, i32 1

]]></Node>
<StgValue><ssdm name="add_ln549_1"/></StgValue>
</operation>

<operation id="408" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true342.1:3 %xor_ln544_1 = xor i1 %tmp_s, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln544_1"/></StgValue>
</operation>

<operation id="409" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
land.lhs.true342.1:4 %select_ln544_1 = select i1 %tmp_s, i32 %add_ln549_1, i32 %num_writes_3

]]></Node>
<StgValue><ssdm name="select_ln544_1"/></StgValue>
</operation>

<operation id="410" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true342.1:5 %br_ln544 = br void %for.inc358.1

]]></Node>
<StgValue><ssdm name="br_ln544"/></StgValue>
</operation>

<operation id="411" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc358.1:0 %empty_52 = phi i1 %xor_ln544_1, void %land.lhs.true342.1, i1 0, void %if.end335.1

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="412" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc358.1:1 %num_writes_4 = phi i32 %select_ln544_1, void %land.lhs.true342.1, i32 %num_writes_3, void %if.end335.1

]]></Node>
<StgValue><ssdm name="num_writes_4"/></StgValue>
</operation>

<operation id="413" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc358.1:5 %br_ln481 = br i1 %and_ln481_2, void %if.end270.2, void %if.then247.2

]]></Node>
<StgValue><ssdm name="br_ln481"/></StgValue>
</operation>

<operation id="414" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln481_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="5">
<![CDATA[
if.then247.2:5 %zext_ln1514_4 = zext i5 %ret_V_4

]]></Node>
<StgValue><ssdm name="zext_ln1514_4"/></StgValue>
</operation>

<operation id="415" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln481_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="1">
<![CDATA[
if.then247.2:8 %p_Val2_4 = load i1 %bv_buf_BRAMS_V_2_addr

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="416" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln481_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then247.2:9 %cur_bv_val_V_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_4, i32 %zext_ln1514_4

]]></Node>
<StgValue><ssdm name="cur_bv_val_V_4"/></StgValue>
</operation>

<operation id="417" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln481_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then247.2:12 %store_ln505 = store i1 %cur_bv_val_V_4, i1 %data_to_write_bv_val_V_4

]]></Node>
<StgValue><ssdm name="store_ln505"/></StgValue>
</operation>

<operation id="418" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end270.2:0 %empty_51 = phi i1 1, void %if.then247.2, i1 %empty_23, void %for.inc358.1

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="419" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
if.end270.2:1 %data_to_write_bv_val_V_4_load = load i1 %data_to_write_bv_val_V_4

]]></Node>
<StgValue><ssdm name="data_to_write_bv_val_V_4_load"/></StgValue>
</operation>

<operation id="420" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
if.end270.2:2 %data_to_write_md_iidx_V_4_load = load i24 %data_to_write_md_iidx_V_4

]]></Node>
<StgValue><ssdm name="data_to_write_md_iidx_V_4_load"/></StgValue>
</operation>

<operation id="421" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.end270.2:3 %data_to_write_md_sidx_V_4_load = load i8 %data_to_write_md_sidx_V_4

]]></Node>
<StgValue><ssdm name="data_to_write_md_sidx_V_4_load"/></StgValue>
</operation>

<operation id="422" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end270.2:7 %br_ln507 = br i1 %and_ln507_2, void %if.end314.2, void %if.then280.2

]]></Node>
<StgValue><ssdm name="br_ln507"/></StgValue>
</operation>

<operation id="423" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln507_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="5">
<![CDATA[
if.then280.2:5 %zext_ln1514_5 = zext i5 %ret_V_5

]]></Node>
<StgValue><ssdm name="zext_ln1514_5"/></StgValue>
</operation>

<operation id="424" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln507_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="1">
<![CDATA[
if.then280.2:8 %p_Val2_5 = load i1 %bv_buf_BRAMS_V_2_addr_1

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="425" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln507_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then280.2:9 %cur_bv_val_V_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_5, i32 %zext_ln1514_5

]]></Node>
<StgValue><ssdm name="cur_bv_val_V_5"/></StgValue>
</operation>

<operation id="426" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln507_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then280.2:12 %store_ln531 = store i1 %cur_bv_val_V_5, i1 %data_to_write_bv_val_V_5

]]></Node>
<StgValue><ssdm name="store_ln531"/></StgValue>
</operation>

<operation id="427" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end314.2:0 %empty_50 = phi i1 1, void %if.then280.2, i1 %empty_22, void %if.end270.2

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="428" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
if.end314.2:1 %data_to_write_bv_val_V_5_load = load i1 %data_to_write_bv_val_V_5

]]></Node>
<StgValue><ssdm name="data_to_write_bv_val_V_5_load"/></StgValue>
</operation>

<operation id="429" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
if.end314.2:2 %data_to_write_md_iidx_V_5_load = load i24 %data_to_write_md_iidx_V_5

]]></Node>
<StgValue><ssdm name="data_to_write_md_iidx_V_5_load"/></StgValue>
</operation>

<operation id="430" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.end314.2:3 %data_to_write_md_sidx_V_5_load = load i8 %data_to_write_md_sidx_V_5

]]></Node>
<StgValue><ssdm name="data_to_write_md_sidx_V_5_load"/></StgValue>
</operation>

<operation id="431" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end314.2:4 %br_ln535 = br i1 %empty_51, void %if.end335.2, void %land.lhs.true320.2

]]></Node>
<StgValue><ssdm name="br_ln535"/></StgValue>
</operation>

<operation id="432" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="34" op_0_bw="34" op_1_bw="1" op_2_bw="8" op_3_bw="24" op_4_bw="1">
<![CDATA[
land.lhs.true320.2:0 %p_4 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i1.i8.i24.i1, i1 0, i8 %data_to_write_md_sidx_V_4_load, i24 %data_to_write_md_iidx_V_4_load, i1 %data_to_write_bv_val_V_4_load

]]></Node>
<StgValue><ssdm name="p_4"/></StgValue>
</operation>

<operation id="433" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="34">
<![CDATA[
land.lhs.true320.2:1 %tmp_11 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i34P0A, i34 %query_bv_packed_stream_kp0_2, i34 %p_4

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="434" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true320.2:2 %add_ln540_2 = add i32 %num_writes_4, i32 1

]]></Node>
<StgValue><ssdm name="add_ln540_2"/></StgValue>
</operation>

<operation id="435" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true320.2:3 %xor_ln535_2 = xor i1 %tmp_11, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln535_2"/></StgValue>
</operation>

<operation id="436" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
land.lhs.true320.2:4 %select_ln535_2 = select i1 %tmp_11, i32 %add_ln540_2, i32 %num_writes_4

]]></Node>
<StgValue><ssdm name="select_ln535_2"/></StgValue>
</operation>

<operation id="437" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true320.2:5 %br_ln535 = br void %if.end335.2

]]></Node>
<StgValue><ssdm name="br_ln535"/></StgValue>
</operation>

<operation id="438" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end335.2:0 %empty_49 = phi i1 %xor_ln535_2, void %land.lhs.true320.2, i1 0, void %if.end314.2

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="439" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end335.2:1 %num_writes_7 = phi i32 %select_ln535_2, void %land.lhs.true320.2, i32 %num_writes_4, void %if.end314.2

]]></Node>
<StgValue><ssdm name="num_writes_7"/></StgValue>
</operation>

<operation id="440" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end335.2:2 %br_ln544 = br i1 %empty_50, void %for.inc358.2, void %land.lhs.true342.2

]]></Node>
<StgValue><ssdm name="br_ln544"/></StgValue>
</operation>

<operation id="441" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="34" op_0_bw="34" op_1_bw="1" op_2_bw="8" op_3_bw="24" op_4_bw="1">
<![CDATA[
land.lhs.true342.2:0 %p_5 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i1.i8.i24.i1, i1 0, i8 %data_to_write_md_sidx_V_5_load, i24 %data_to_write_md_iidx_V_5_load, i1 %data_to_write_bv_val_V_5_load

]]></Node>
<StgValue><ssdm name="p_5"/></StgValue>
</operation>

<operation id="442" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="34">
<![CDATA[
land.lhs.true342.2:1 %tmp_12 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i34P0A, i34 %query_bv_packed_stream_kp1_2, i34 %p_5

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="443" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true342.2:2 %add_ln549_2 = add i32 %num_writes_7, i32 1

]]></Node>
<StgValue><ssdm name="add_ln549_2"/></StgValue>
</operation>

<operation id="444" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true342.2:3 %xor_ln544_2 = xor i1 %tmp_12, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln544_2"/></StgValue>
</operation>

<operation id="445" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
land.lhs.true342.2:4 %select_ln544_2 = select i1 %tmp_12, i32 %add_ln549_2, i32 %num_writes_7

]]></Node>
<StgValue><ssdm name="select_ln544_2"/></StgValue>
</operation>

<operation id="446" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true342.2:5 %br_ln544 = br void %for.inc358.2

]]></Node>
<StgValue><ssdm name="br_ln544"/></StgValue>
</operation>

<operation id="447" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc358.2:0 %empty_48 = phi i1 %xor_ln544_2, void %land.lhs.true342.2, i1 0, void %if.end335.2

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="448" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc358.2:1 %num_writes_8 = phi i32 %select_ln544_2, void %land.lhs.true342.2, i32 %num_writes_7, void %if.end335.2

]]></Node>
<StgValue><ssdm name="num_writes_8"/></StgValue>
</operation>

<operation id="449" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc358.2:5 %br_ln481 = br i1 %and_ln481_3, void %if.end270.3, void %if.then247.3

]]></Node>
<StgValue><ssdm name="br_ln481"/></StgValue>
</operation>

<operation id="450" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln481_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="5">
<![CDATA[
if.then247.3:5 %zext_ln1514_6 = zext i5 %ret_V_6

]]></Node>
<StgValue><ssdm name="zext_ln1514_6"/></StgValue>
</operation>

<operation id="451" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln481_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="1">
<![CDATA[
if.then247.3:8 %p_Val2_6 = load i1 %bv_buf_BRAMS_V_3_addr

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="452" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln481_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then247.3:9 %cur_bv_val_V_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_6, i32 %zext_ln1514_6

]]></Node>
<StgValue><ssdm name="cur_bv_val_V_6"/></StgValue>
</operation>

<operation id="453" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln481_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then247.3:12 %store_ln505 = store i1 %cur_bv_val_V_6, i1 %data_to_write_bv_val_V_6

]]></Node>
<StgValue><ssdm name="store_ln505"/></StgValue>
</operation>

<operation id="454" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end270.3:0 %empty_47 = phi i1 1, void %if.then247.3, i1 %empty_21, void %for.inc358.2

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="455" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
if.end270.3:1 %data_to_write_bv_val_V_6_load = load i1 %data_to_write_bv_val_V_6

]]></Node>
<StgValue><ssdm name="data_to_write_bv_val_V_6_load"/></StgValue>
</operation>

<operation id="456" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
if.end270.3:2 %data_to_write_md_iidx_V_6_load = load i24 %data_to_write_md_iidx_V_6

]]></Node>
<StgValue><ssdm name="data_to_write_md_iidx_V_6_load"/></StgValue>
</operation>

<operation id="457" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.end270.3:3 %data_to_write_md_sidx_V_6_load = load i8 %data_to_write_md_sidx_V_6

]]></Node>
<StgValue><ssdm name="data_to_write_md_sidx_V_6_load"/></StgValue>
</operation>

<operation id="458" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end270.3:7 %br_ln507 = br i1 %and_ln507_3, void %if.end314.3, void %if.then280.3

]]></Node>
<StgValue><ssdm name="br_ln507"/></StgValue>
</operation>

<operation id="459" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln507_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="5">
<![CDATA[
if.then280.3:5 %zext_ln1514_7 = zext i5 %ret_V_7

]]></Node>
<StgValue><ssdm name="zext_ln1514_7"/></StgValue>
</operation>

<operation id="460" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln507_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="1">
<![CDATA[
if.then280.3:8 %p_Val2_7 = load i1 %bv_buf_BRAMS_V_3_addr_1

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="461" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln507_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then280.3:9 %cur_bv_val_V_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_7, i32 %zext_ln1514_7

]]></Node>
<StgValue><ssdm name="cur_bv_val_V_7"/></StgValue>
</operation>

<operation id="462" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln507_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then280.3:12 %store_ln531 = store i1 %cur_bv_val_V_7, i1 %data_to_write_bv_val_V_7

]]></Node>
<StgValue><ssdm name="store_ln531"/></StgValue>
</operation>

<operation id="463" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end314.3:0 %empty_46 = phi i1 1, void %if.then280.3, i1 %empty_20, void %if.end270.3

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="464" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
if.end314.3:1 %data_to_write_bv_val_V_7_load = load i1 %data_to_write_bv_val_V_7

]]></Node>
<StgValue><ssdm name="data_to_write_bv_val_V_7_load"/></StgValue>
</operation>

<operation id="465" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
if.end314.3:2 %data_to_write_md_iidx_V_7_load = load i24 %data_to_write_md_iidx_V_7

]]></Node>
<StgValue><ssdm name="data_to_write_md_iidx_V_7_load"/></StgValue>
</operation>

<operation id="466" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.end314.3:3 %data_to_write_md_sidx_V_7_load = load i8 %data_to_write_md_sidx_V_7

]]></Node>
<StgValue><ssdm name="data_to_write_md_sidx_V_7_load"/></StgValue>
</operation>

<operation id="467" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end314.3:4 %br_ln535 = br i1 %empty_47, void %if.end335.3, void %land.lhs.true320.3

]]></Node>
<StgValue><ssdm name="br_ln535"/></StgValue>
</operation>

<operation id="468" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="34" op_0_bw="34" op_1_bw="1" op_2_bw="8" op_3_bw="24" op_4_bw="1">
<![CDATA[
land.lhs.true320.3:0 %p_6 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i1.i8.i24.i1, i1 0, i8 %data_to_write_md_sidx_V_6_load, i24 %data_to_write_md_iidx_V_6_load, i1 %data_to_write_bv_val_V_6_load

]]></Node>
<StgValue><ssdm name="p_6"/></StgValue>
</operation>

<operation id="469" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="34">
<![CDATA[
land.lhs.true320.3:1 %tmp_16 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i34P0A, i34 %query_bv_packed_stream_kp0_3, i34 %p_6

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="470" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true320.3:2 %add_ln540_3 = add i32 %num_writes_8, i32 1

]]></Node>
<StgValue><ssdm name="add_ln540_3"/></StgValue>
</operation>

<operation id="471" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true320.3:3 %xor_ln535_3 = xor i1 %tmp_16, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln535_3"/></StgValue>
</operation>

<operation id="472" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
land.lhs.true320.3:4 %select_ln535_3 = select i1 %tmp_16, i32 %add_ln540_3, i32 %num_writes_8

]]></Node>
<StgValue><ssdm name="select_ln535_3"/></StgValue>
</operation>

<operation id="473" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true320.3:5 %br_ln535 = br void %if.end335.3

]]></Node>
<StgValue><ssdm name="br_ln535"/></StgValue>
</operation>

<operation id="474" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end335.3:0 %empty_45 = phi i1 %xor_ln535_3, void %land.lhs.true320.3, i1 0, void %if.end314.3

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="475" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end335.3:1 %num_writes_9 = phi i32 %select_ln535_3, void %land.lhs.true320.3, i32 %num_writes_8, void %if.end314.3

]]></Node>
<StgValue><ssdm name="num_writes_9"/></StgValue>
</operation>

<operation id="476" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end335.3:2 %br_ln544 = br i1 %empty_46, void %for.body364, void %land.lhs.true342.3

]]></Node>
<StgValue><ssdm name="br_ln544"/></StgValue>
</operation>

<operation id="477" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="34" op_0_bw="34" op_1_bw="1" op_2_bw="8" op_3_bw="24" op_4_bw="1">
<![CDATA[
land.lhs.true342.3:0 %p_7 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i1.i8.i24.i1, i1 0, i8 %data_to_write_md_sidx_V_7_load, i24 %data_to_write_md_iidx_V_7_load, i1 %data_to_write_bv_val_V_7_load

]]></Node>
<StgValue><ssdm name="p_7"/></StgValue>
</operation>

<operation id="478" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="34">
<![CDATA[
land.lhs.true342.3:1 %tmp_17 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i34P0A, i34 %query_bv_packed_stream_kp1_3, i34 %p_7

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="479" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true342.3:2 %add_ln549_3 = add i32 %num_writes_9, i32 1

]]></Node>
<StgValue><ssdm name="add_ln549_3"/></StgValue>
</operation>

<operation id="480" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true342.3:3 %xor_ln544_3 = xor i1 %tmp_17, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln544_3"/></StgValue>
</operation>

<operation id="481" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
land.lhs.true342.3:4 %select_ln544_3 = select i1 %tmp_17, i32 %add_ln549_3, i32 %num_writes_9

]]></Node>
<StgValue><ssdm name="select_ln544_3"/></StgValue>
</operation>

<operation id="482" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true342.3:5 %br_ln544 = br void %for.body364

]]></Node>
<StgValue><ssdm name="br_ln544"/></StgValue>
</operation>

<operation id="483" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body364:0 %empty_44 = phi i1 %xor_ln544_3, void %land.lhs.true342.3, i1 0, void %if.end335.3

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="484" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body364:1 %num_writes_10 = phi i32 %select_ln544_3, void %land.lhs.true342.3, i32 %num_writes_9, void %if.end335.3

]]></Node>
<StgValue><ssdm name="num_writes_10"/></StgValue>
</operation>

<operation id="485" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body364:5 %br_ln559 = br i1 %and_ln559, void %if.end409, void %if.then374

]]></Node>
<StgValue><ssdm name="br_ln559"/></StgValue>
</operation>

<operation id="486" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln559" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="5">
<![CDATA[
if.then374:5 %zext_ln1514_8 = zext i5 %ret_V_8

]]></Node>
<StgValue><ssdm name="zext_ln1514_8"/></StgValue>
</operation>

<operation id="487" st_id="2" stage="1" lat="2">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln559" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="1">
<![CDATA[
if.then374:8 %p_Val2_8 = load i1 %bv_buf_URAMS_V_addr

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="488" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln559" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then374:9 %cur_bv_val_V_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_8, i32 %zext_ln1514_8

]]></Node>
<StgValue><ssdm name="cur_bv_val_V_8"/></StgValue>
</operation>

<operation id="489" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln559" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then374:12 %store_ln583 = store i1 %cur_bv_val_V_8, i1 %data_to_write_bv_val_V_8

]]></Node>
<StgValue><ssdm name="store_ln583"/></StgValue>
</operation>

<operation id="490" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end409:0 %empty_43 = phi i1 1, void %if.then374, i1 %empty_19, void %for.body364

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="491" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
if.end409:1 %data_to_write_bv_val_V_8_load = load i1 %data_to_write_bv_val_V_8

]]></Node>
<StgValue><ssdm name="data_to_write_bv_val_V_8_load"/></StgValue>
</operation>

<operation id="492" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
if.end409:2 %data_to_write_md_iidx_V_8_load = load i24 %data_to_write_md_iidx_V_8

]]></Node>
<StgValue><ssdm name="data_to_write_md_iidx_V_8_load"/></StgValue>
</operation>

<operation id="493" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.end409:3 %data_to_write_md_sidx_V_8_load = load i8 %data_to_write_md_sidx_V_8

]]></Node>
<StgValue><ssdm name="data_to_write_md_sidx_V_8_load"/></StgValue>
</operation>

<operation id="494" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end409:7 %br_ln585 = br i1 %and_ln585, void %if.end455, void %if.then420

]]></Node>
<StgValue><ssdm name="br_ln585"/></StgValue>
</operation>

<operation id="495" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln585" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="5">
<![CDATA[
if.then420:5 %zext_ln1514_9 = zext i5 %ret_V_9

]]></Node>
<StgValue><ssdm name="zext_ln1514_9"/></StgValue>
</operation>

<operation id="496" st_id="2" stage="1" lat="2">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln585" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="1">
<![CDATA[
if.then420:8 %p_Val2_9 = load i1 %bv_buf_URAMS_V_addr_1

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="497" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln585" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then420:9 %cur_bv_val_V_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_9, i32 %zext_ln1514_9

]]></Node>
<StgValue><ssdm name="cur_bv_val_V_9"/></StgValue>
</operation>

<operation id="498" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln585" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then420:12 %store_ln609 = store i1 %cur_bv_val_V_9, i1 %data_to_write_bv_val_V_9

]]></Node>
<StgValue><ssdm name="store_ln609"/></StgValue>
</operation>

<operation id="499" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end455:0 %empty_42 = phi i1 1, void %if.then420, i1 %empty_18, void %if.end409

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="500" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
if.end455:1 %data_to_write_bv_val_V_9_load = load i1 %data_to_write_bv_val_V_9

]]></Node>
<StgValue><ssdm name="data_to_write_bv_val_V_9_load"/></StgValue>
</operation>

<operation id="501" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
if.end455:2 %data_to_write_md_iidx_V_9_load = load i24 %data_to_write_md_iidx_V_9

]]></Node>
<StgValue><ssdm name="data_to_write_md_iidx_V_9_load"/></StgValue>
</operation>

<operation id="502" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.end455:3 %data_to_write_md_sidx_V_9_load = load i8 %data_to_write_md_sidx_V_9

]]></Node>
<StgValue><ssdm name="data_to_write_md_sidx_V_9_load"/></StgValue>
</operation>

<operation id="503" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end455:4 %br_ln613 = br i1 %empty_43, void %if.end478, void %land.lhs.true462

]]></Node>
<StgValue><ssdm name="br_ln613"/></StgValue>
</operation>

<operation id="504" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="34" op_0_bw="34" op_1_bw="1" op_2_bw="8" op_3_bw="24" op_4_bw="1">
<![CDATA[
land.lhs.true462:0 %p_8 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i1.i8.i24.i1, i1 0, i8 %data_to_write_md_sidx_V_8_load, i24 %data_to_write_md_iidx_V_8_load, i1 %data_to_write_bv_val_V_8_load

]]></Node>
<StgValue><ssdm name="p_8"/></StgValue>
</operation>

<operation id="505" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="34">
<![CDATA[
land.lhs.true462:1 %tmp_20 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i34P0A, i34 %query_bv_packed_stream_kp0_4, i34 %p_8

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="506" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true462:2 %add_ln618 = add i32 %num_writes_10, i32 1

]]></Node>
<StgValue><ssdm name="add_ln618"/></StgValue>
</operation>

<operation id="507" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true462:3 %xor_ln613 = xor i1 %tmp_20, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln613"/></StgValue>
</operation>

<operation id="508" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
land.lhs.true462:4 %select_ln613 = select i1 %tmp_20, i32 %add_ln618, i32 %num_writes_10

]]></Node>
<StgValue><ssdm name="select_ln613"/></StgValue>
</operation>

<operation id="509" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true462:5 %br_ln613 = br void %if.end478

]]></Node>
<StgValue><ssdm name="br_ln613"/></StgValue>
</operation>

<operation id="510" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end478:0 %empty_41 = phi i1 %xor_ln613, void %land.lhs.true462, i1 0, void %if.end455

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="511" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end478:1 %num_writes_5 = phi i32 %select_ln613, void %land.lhs.true462, i32 %num_writes_10, void %if.end455

]]></Node>
<StgValue><ssdm name="num_writes_5"/></StgValue>
</operation>

<operation id="512" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end478:2 %br_ln622 = br i1 %empty_42, void %for.inc502, void %land.lhs.true485

]]></Node>
<StgValue><ssdm name="br_ln622"/></StgValue>
</operation>

<operation id="513" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="34" op_0_bw="34" op_1_bw="1" op_2_bw="8" op_3_bw="24" op_4_bw="1">
<![CDATA[
land.lhs.true485:0 %p_9 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i1.i8.i24.i1, i1 0, i8 %data_to_write_md_sidx_V_9_load, i24 %data_to_write_md_iidx_V_9_load, i1 %data_to_write_bv_val_V_9_load

]]></Node>
<StgValue><ssdm name="p_9"/></StgValue>
</operation>

<operation id="514" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="34">
<![CDATA[
land.lhs.true485:1 %tmp_22 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i34P0A, i34 %query_bv_packed_stream_kp1_4, i34 %p_9

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="515" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true485:2 %add_ln627 = add i32 %num_writes_5, i32 1

]]></Node>
<StgValue><ssdm name="add_ln627"/></StgValue>
</operation>

<operation id="516" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true485:3 %xor_ln622 = xor i1 %tmp_22, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln622"/></StgValue>
</operation>

<operation id="517" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
land.lhs.true485:4 %select_ln622 = select i1 %tmp_22, i32 %add_ln627, i32 %num_writes_5

]]></Node>
<StgValue><ssdm name="select_ln622"/></StgValue>
</operation>

<operation id="518" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true485:5 %br_ln622 = br void %for.inc502

]]></Node>
<StgValue><ssdm name="br_ln622"/></StgValue>
</operation>

<operation id="519" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc502:0 %empty_40 = phi i1 %xor_ln622, void %land.lhs.true485, i1 0, void %if.end478

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="520" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc502:1 %num_writes_6 = phi i32 %select_ln622, void %land.lhs.true485, i32 %num_writes_5, void %if.end478

]]></Node>
<StgValue><ssdm name="num_writes_6"/></StgValue>
</operation>

<operation id="521" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc502:5 %br_ln559 = br i1 %and_ln559_1, void %if.end409.1, void %if.then374.1

]]></Node>
<StgValue><ssdm name="br_ln559"/></StgValue>
</operation>

<operation id="522" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln559_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="5">
<![CDATA[
if.then374.1:5 %zext_ln1514_10 = zext i5 %ret_V_10

]]></Node>
<StgValue><ssdm name="zext_ln1514_10"/></StgValue>
</operation>

<operation id="523" st_id="2" stage="1" lat="2">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln559_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="1">
<![CDATA[
if.then374.1:8 %p_Val2_10 = load i1 %bv_buf_URAMS_V_1_addr

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="524" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln559_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then374.1:9 %cur_bv_val_V_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_10, i32 %zext_ln1514_10

]]></Node>
<StgValue><ssdm name="cur_bv_val_V_10"/></StgValue>
</operation>

<operation id="525" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln559_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then374.1:12 %store_ln583 = store i1 %cur_bv_val_V_10, i1 %data_to_write_bv_val_V_10

]]></Node>
<StgValue><ssdm name="store_ln583"/></StgValue>
</operation>

<operation id="526" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end409.1:0 %empty_39 = phi i1 1, void %if.then374.1, i1 %empty_17, void %for.inc502

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="527" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
if.end409.1:1 %data_to_write_bv_val_V_10_load = load i1 %data_to_write_bv_val_V_10

]]></Node>
<StgValue><ssdm name="data_to_write_bv_val_V_10_load"/></StgValue>
</operation>

<operation id="528" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
if.end409.1:2 %data_to_write_md_iidx_V_10_load = load i24 %data_to_write_md_iidx_V_10

]]></Node>
<StgValue><ssdm name="data_to_write_md_iidx_V_10_load"/></StgValue>
</operation>

<operation id="529" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.end409.1:3 %data_to_write_md_sidx_V_10_load = load i8 %data_to_write_md_sidx_V_10

]]></Node>
<StgValue><ssdm name="data_to_write_md_sidx_V_10_load"/></StgValue>
</operation>

<operation id="530" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end409.1:7 %br_ln585 = br i1 %and_ln585_1, void %if.end455.1, void %if.then420.1

]]></Node>
<StgValue><ssdm name="br_ln585"/></StgValue>
</operation>

<operation id="531" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln585_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="5">
<![CDATA[
if.then420.1:5 %zext_ln1514_11 = zext i5 %ret_V_11

]]></Node>
<StgValue><ssdm name="zext_ln1514_11"/></StgValue>
</operation>

<operation id="532" st_id="2" stage="1" lat="2">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln585_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="1">
<![CDATA[
if.then420.1:8 %p_Val2_11 = load i1 %bv_buf_URAMS_V_1_addr_1

]]></Node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="533" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln585_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then420.1:9 %cur_bv_val_V_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_11, i32 %zext_ln1514_11

]]></Node>
<StgValue><ssdm name="cur_bv_val_V_11"/></StgValue>
</operation>

<operation id="534" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln585_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then420.1:12 %store_ln609 = store i1 %cur_bv_val_V_11, i1 %data_to_write_bv_val_V_11

]]></Node>
<StgValue><ssdm name="store_ln609"/></StgValue>
</operation>

<operation id="535" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end455.1:0 %empty_38 = phi i1 1, void %if.then420.1, i1 %empty_16, void %if.end409.1

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="536" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
if.end455.1:1 %data_to_write_bv_val_V_11_load = load i1 %data_to_write_bv_val_V_11

]]></Node>
<StgValue><ssdm name="data_to_write_bv_val_V_11_load"/></StgValue>
</operation>

<operation id="537" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
if.end455.1:2 %data_to_write_md_iidx_V_11_load = load i24 %data_to_write_md_iidx_V_11

]]></Node>
<StgValue><ssdm name="data_to_write_md_iidx_V_11_load"/></StgValue>
</operation>

<operation id="538" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.end455.1:3 %data_to_write_md_sidx_V_11_load = load i8 %data_to_write_md_sidx_V_11

]]></Node>
<StgValue><ssdm name="data_to_write_md_sidx_V_11_load"/></StgValue>
</operation>

<operation id="539" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end455.1:4 %br_ln613 = br i1 %empty_39, void %if.end478.1, void %land.lhs.true462.1

]]></Node>
<StgValue><ssdm name="br_ln613"/></StgValue>
</operation>

<operation id="540" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="34" op_0_bw="34" op_1_bw="1" op_2_bw="8" op_3_bw="24" op_4_bw="1">
<![CDATA[
land.lhs.true462.1:0 %p_10 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i1.i8.i24.i1, i1 0, i8 %data_to_write_md_sidx_V_10_load, i24 %data_to_write_md_iidx_V_10_load, i1 %data_to_write_bv_val_V_10_load

]]></Node>
<StgValue><ssdm name="p_10"/></StgValue>
</operation>

<operation id="541" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="34">
<![CDATA[
land.lhs.true462.1:1 %tmp_25 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i34P0A, i34 %query_bv_packed_stream_kp0_5, i34 %p_10

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="542" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true462.1:2 %add_ln618_1 = add i32 %num_writes_6, i32 1

]]></Node>
<StgValue><ssdm name="add_ln618_1"/></StgValue>
</operation>

<operation id="543" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true462.1:3 %xor_ln613_1 = xor i1 %tmp_25, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln613_1"/></StgValue>
</operation>

<operation id="544" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
land.lhs.true462.1:4 %select_ln613_1 = select i1 %tmp_25, i32 %add_ln618_1, i32 %num_writes_6

]]></Node>
<StgValue><ssdm name="select_ln613_1"/></StgValue>
</operation>

<operation id="545" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true462.1:5 %br_ln613 = br void %if.end478.1

]]></Node>
<StgValue><ssdm name="br_ln613"/></StgValue>
</operation>

<operation id="546" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end478.1:0 %empty_37 = phi i1 %xor_ln613_1, void %land.lhs.true462.1, i1 0, void %if.end455.1

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="547" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end478.1:1 %num_writes_11 = phi i32 %select_ln613_1, void %land.lhs.true462.1, i32 %num_writes_6, void %if.end455.1

]]></Node>
<StgValue><ssdm name="num_writes_11"/></StgValue>
</operation>

<operation id="548" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end478.1:2 %br_ln622 = br i1 %empty_38, void %for.inc502.1, void %land.lhs.true485.1

]]></Node>
<StgValue><ssdm name="br_ln622"/></StgValue>
</operation>

<operation id="549" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="34" op_0_bw="34" op_1_bw="1" op_2_bw="8" op_3_bw="24" op_4_bw="1">
<![CDATA[
land.lhs.true485.1:0 %p_11 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i1.i8.i24.i1, i1 0, i8 %data_to_write_md_sidx_V_11_load, i24 %data_to_write_md_iidx_V_11_load, i1 %data_to_write_bv_val_V_11_load

]]></Node>
<StgValue><ssdm name="p_11"/></StgValue>
</operation>

<operation id="550" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="34">
<![CDATA[
land.lhs.true485.1:1 %tmp_26 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i34P0A, i34 %query_bv_packed_stream_kp1_5, i34 %p_11

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="551" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true485.1:2 %add_ln627_1 = add i32 %num_writes_11, i32 1

]]></Node>
<StgValue><ssdm name="add_ln627_1"/></StgValue>
</operation>

<operation id="552" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true485.1:3 %xor_ln622_1 = xor i1 %tmp_26, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln622_1"/></StgValue>
</operation>

<operation id="553" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
land.lhs.true485.1:4 %select_ln622_1 = select i1 %tmp_26, i32 %add_ln627_1, i32 %num_writes_11

]]></Node>
<StgValue><ssdm name="select_ln622_1"/></StgValue>
</operation>

<operation id="554" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true485.1:5 %br_ln622 = br void %for.inc502.1

]]></Node>
<StgValue><ssdm name="br_ln622"/></StgValue>
</operation>

<operation id="555" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc502.1:0 %empty_36 = phi i1 %xor_ln622_1, void %land.lhs.true485.1, i1 0, void %if.end478.1

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="556" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc502.1:1 %num_writes_12 = phi i32 %select_ln622_1, void %land.lhs.true485.1, i32 %num_writes_11, void %if.end478.1

]]></Node>
<StgValue><ssdm name="num_writes_12"/></StgValue>
</operation>

<operation id="557" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc502.1:5 %br_ln559 = br i1 %and_ln559_2, void %if.end409.2, void %if.then374.2

]]></Node>
<StgValue><ssdm name="br_ln559"/></StgValue>
</operation>

<operation id="558" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln559_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="5">
<![CDATA[
if.then374.2:5 %zext_ln1514_12 = zext i5 %ret_V_12

]]></Node>
<StgValue><ssdm name="zext_ln1514_12"/></StgValue>
</operation>

<operation id="559" st_id="2" stage="1" lat="2">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln559_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="1">
<![CDATA[
if.then374.2:8 %p_Val2_12 = load i1 %bv_buf_URAMS_V_2_addr

]]></Node>
<StgValue><ssdm name="p_Val2_12"/></StgValue>
</operation>

<operation id="560" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln559_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then374.2:9 %cur_bv_val_V_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_12, i32 %zext_ln1514_12

]]></Node>
<StgValue><ssdm name="cur_bv_val_V_12"/></StgValue>
</operation>

<operation id="561" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln559_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then374.2:12 %store_ln583 = store i1 %cur_bv_val_V_12, i1 %data_to_write_bv_val_V_12

]]></Node>
<StgValue><ssdm name="store_ln583"/></StgValue>
</operation>

<operation id="562" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end409.2:0 %empty_35 = phi i1 1, void %if.then374.2, i1 %empty_15, void %for.inc502.1

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="563" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
if.end409.2:1 %data_to_write_bv_val_V_12_load = load i1 %data_to_write_bv_val_V_12

]]></Node>
<StgValue><ssdm name="data_to_write_bv_val_V_12_load"/></StgValue>
</operation>

<operation id="564" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
if.end409.2:2 %data_to_write_md_iidx_V_12_load = load i24 %data_to_write_md_iidx_V_12

]]></Node>
<StgValue><ssdm name="data_to_write_md_iidx_V_12_load"/></StgValue>
</operation>

<operation id="565" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.end409.2:3 %data_to_write_md_sidx_V_12_load = load i8 %data_to_write_md_sidx_V_12

]]></Node>
<StgValue><ssdm name="data_to_write_md_sidx_V_12_load"/></StgValue>
</operation>

<operation id="566" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end409.2:7 %br_ln585 = br i1 %and_ln585_2, void %if.end455.2, void %if.then420.2

]]></Node>
<StgValue><ssdm name="br_ln585"/></StgValue>
</operation>

<operation id="567" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln585_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="5">
<![CDATA[
if.then420.2:5 %zext_ln1514_13 = zext i5 %ret_V_13

]]></Node>
<StgValue><ssdm name="zext_ln1514_13"/></StgValue>
</operation>

<operation id="568" st_id="2" stage="1" lat="2">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln585_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="1">
<![CDATA[
if.then420.2:8 %p_Val2_13 = load i1 %bv_buf_URAMS_V_2_addr_1

]]></Node>
<StgValue><ssdm name="p_Val2_13"/></StgValue>
</operation>

<operation id="569" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln585_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then420.2:9 %cur_bv_val_V_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_13, i32 %zext_ln1514_13

]]></Node>
<StgValue><ssdm name="cur_bv_val_V_13"/></StgValue>
</operation>

<operation id="570" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln585_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then420.2:12 %store_ln609 = store i1 %cur_bv_val_V_13, i1 %data_to_write_bv_val_V_13

]]></Node>
<StgValue><ssdm name="store_ln609"/></StgValue>
</operation>

<operation id="571" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end455.2:0 %empty_34 = phi i1 1, void %if.then420.2, i1 %empty_14, void %if.end409.2

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="572" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
if.end455.2:1 %data_to_write_bv_val_V_13_load = load i1 %data_to_write_bv_val_V_13

]]></Node>
<StgValue><ssdm name="data_to_write_bv_val_V_13_load"/></StgValue>
</operation>

<operation id="573" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
if.end455.2:2 %data_to_write_md_iidx_V_13_load = load i24 %data_to_write_md_iidx_V_13

]]></Node>
<StgValue><ssdm name="data_to_write_md_iidx_V_13_load"/></StgValue>
</operation>

<operation id="574" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.end455.2:3 %data_to_write_md_sidx_V_13_load = load i8 %data_to_write_md_sidx_V_13

]]></Node>
<StgValue><ssdm name="data_to_write_md_sidx_V_13_load"/></StgValue>
</operation>

<operation id="575" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end455.2:4 %br_ln613 = br i1 %empty_35, void %if.end478.2, void %land.lhs.true462.2

]]></Node>
<StgValue><ssdm name="br_ln613"/></StgValue>
</operation>

<operation id="576" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="34" op_0_bw="34" op_1_bw="1" op_2_bw="8" op_3_bw="24" op_4_bw="1">
<![CDATA[
land.lhs.true462.2:0 %p_12 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i1.i8.i24.i1, i1 0, i8 %data_to_write_md_sidx_V_12_load, i24 %data_to_write_md_iidx_V_12_load, i1 %data_to_write_bv_val_V_12_load

]]></Node>
<StgValue><ssdm name="p_12"/></StgValue>
</operation>

<operation id="577" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="34">
<![CDATA[
land.lhs.true462.2:1 %tmp_30 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i34P0A, i34 %query_bv_packed_stream_kp0_6, i34 %p_12

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="578" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true462.2:2 %add_ln618_2 = add i32 %num_writes_12, i32 1

]]></Node>
<StgValue><ssdm name="add_ln618_2"/></StgValue>
</operation>

<operation id="579" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true462.2:3 %xor_ln613_2 = xor i1 %tmp_30, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln613_2"/></StgValue>
</operation>

<operation id="580" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
land.lhs.true462.2:4 %select_ln613_2 = select i1 %tmp_30, i32 %add_ln618_2, i32 %num_writes_12

]]></Node>
<StgValue><ssdm name="select_ln613_2"/></StgValue>
</operation>

<operation id="581" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true462.2:5 %br_ln613 = br void %if.end478.2

]]></Node>
<StgValue><ssdm name="br_ln613"/></StgValue>
</operation>

<operation id="582" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end478.2:0 %empty_33 = phi i1 %xor_ln613_2, void %land.lhs.true462.2, i1 0, void %if.end455.2

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="583" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end478.2:1 %num_writes_13 = phi i32 %select_ln613_2, void %land.lhs.true462.2, i32 %num_writes_12, void %if.end455.2

]]></Node>
<StgValue><ssdm name="num_writes_13"/></StgValue>
</operation>

<operation id="584" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end478.2:2 %br_ln622 = br i1 %empty_34, void %for.inc502.2, void %land.lhs.true485.2

]]></Node>
<StgValue><ssdm name="br_ln622"/></StgValue>
</operation>

<operation id="585" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="34" op_0_bw="34" op_1_bw="1" op_2_bw="8" op_3_bw="24" op_4_bw="1">
<![CDATA[
land.lhs.true485.2:0 %p_13 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i1.i8.i24.i1, i1 0, i8 %data_to_write_md_sidx_V_13_load, i24 %data_to_write_md_iidx_V_13_load, i1 %data_to_write_bv_val_V_13_load

]]></Node>
<StgValue><ssdm name="p_13"/></StgValue>
</operation>

<operation id="586" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="34">
<![CDATA[
land.lhs.true485.2:1 %tmp_31 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i34P0A, i34 %query_bv_packed_stream_kp1_6, i34 %p_13

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="587" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true485.2:2 %add_ln627_2 = add i32 %num_writes_13, i32 1

]]></Node>
<StgValue><ssdm name="add_ln627_2"/></StgValue>
</operation>

<operation id="588" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true485.2:3 %xor_ln622_2 = xor i1 %tmp_31, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln622_2"/></StgValue>
</operation>

<operation id="589" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
land.lhs.true485.2:4 %select_ln622_2 = select i1 %tmp_31, i32 %add_ln627_2, i32 %num_writes_13

]]></Node>
<StgValue><ssdm name="select_ln622_2"/></StgValue>
</operation>

<operation id="590" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true485.2:5 %br_ln622 = br void %for.inc502.2

]]></Node>
<StgValue><ssdm name="br_ln622"/></StgValue>
</operation>

<operation id="591" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc502.2:0 %empty_32 = phi i1 %xor_ln622_2, void %land.lhs.true485.2, i1 0, void %if.end478.2

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="592" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc502.2:1 %num_writes_14 = phi i32 %select_ln622_2, void %land.lhs.true485.2, i32 %num_writes_13, void %if.end478.2

]]></Node>
<StgValue><ssdm name="num_writes_14"/></StgValue>
</operation>

<operation id="593" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc502.2:5 %br_ln559 = br i1 %and_ln559_3, void %if.end409.3, void %if.then374.3

]]></Node>
<StgValue><ssdm name="br_ln559"/></StgValue>
</operation>

<operation id="594" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln559_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="5">
<![CDATA[
if.then374.3:5 %zext_ln1514_14 = zext i5 %ret_V_14

]]></Node>
<StgValue><ssdm name="zext_ln1514_14"/></StgValue>
</operation>

<operation id="595" st_id="2" stage="1" lat="2">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln559_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="1">
<![CDATA[
if.then374.3:8 %p_Val2_14 = load i1 %bv_buf_URAMS_V_3_addr

]]></Node>
<StgValue><ssdm name="p_Val2_14"/></StgValue>
</operation>

<operation id="596" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln559_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then374.3:9 %cur_bv_val_V_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_14, i32 %zext_ln1514_14

]]></Node>
<StgValue><ssdm name="cur_bv_val_V_14"/></StgValue>
</operation>

<operation id="597" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln559_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then374.3:12 %store_ln583 = store i1 %cur_bv_val_V_14, i1 %data_to_write_bv_val_V_14

]]></Node>
<StgValue><ssdm name="store_ln583"/></StgValue>
</operation>

<operation id="598" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end409.3:0 %empty_31 = phi i1 1, void %if.then374.3, i1 %empty_13, void %for.inc502.2

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="599" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
if.end409.3:1 %data_to_write_bv_val_V_14_load = load i1 %data_to_write_bv_val_V_14

]]></Node>
<StgValue><ssdm name="data_to_write_bv_val_V_14_load"/></StgValue>
</operation>

<operation id="600" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
if.end409.3:2 %data_to_write_md_iidx_V_14_load = load i24 %data_to_write_md_iidx_V_14

]]></Node>
<StgValue><ssdm name="data_to_write_md_iidx_V_14_load"/></StgValue>
</operation>

<operation id="601" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.end409.3:3 %data_to_write_md_sidx_V_14_load = load i8 %data_to_write_md_sidx_V_14

]]></Node>
<StgValue><ssdm name="data_to_write_md_sidx_V_14_load"/></StgValue>
</operation>

<operation id="602" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end409.3:7 %br_ln585 = br i1 %and_ln585_3, void %if.end455.3, void %if.then420.3

]]></Node>
<StgValue><ssdm name="br_ln585"/></StgValue>
</operation>

<operation id="603" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln585_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="5">
<![CDATA[
if.then420.3:5 %zext_ln1514_15 = zext i5 %ret_V_15

]]></Node>
<StgValue><ssdm name="zext_ln1514_15"/></StgValue>
</operation>

<operation id="604" st_id="2" stage="1" lat="2">
<core>RAM_T2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln585_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="1">
<![CDATA[
if.then420.3:8 %p_Val2_15 = load i1 %bv_buf_URAMS_V_3_addr_1

]]></Node>
<StgValue><ssdm name="p_Val2_15"/></StgValue>
</operation>

<operation id="605" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln585_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then420.3:9 %cur_bv_val_V_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_15, i32 %zext_ln1514_15

]]></Node>
<StgValue><ssdm name="cur_bv_val_V_15"/></StgValue>
</operation>

<operation id="606" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="and_ln585_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then420.3:12 %store_ln609 = store i1 %cur_bv_val_V_15, i1 %data_to_write_bv_val_V_15

]]></Node>
<StgValue><ssdm name="store_ln609"/></StgValue>
</operation>

<operation id="607" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end455.3:0 %empty_30 = phi i1 1, void %if.then420.3, i1 %empty, void %if.end409.3

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="608" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
if.end455.3:1 %data_to_write_bv_val_V_15_load = load i1 %data_to_write_bv_val_V_15

]]></Node>
<StgValue><ssdm name="data_to_write_bv_val_V_15_load"/></StgValue>
</operation>

<operation id="609" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
if.end455.3:2 %data_to_write_md_iidx_V_15_load = load i24 %data_to_write_md_iidx_V_15

]]></Node>
<StgValue><ssdm name="data_to_write_md_iidx_V_15_load"/></StgValue>
</operation>

<operation id="610" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.end455.3:3 %data_to_write_md_sidx_V_15_load = load i8 %data_to_write_md_sidx_V_15

]]></Node>
<StgValue><ssdm name="data_to_write_md_sidx_V_15_load"/></StgValue>
</operation>

<operation id="611" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end455.3:4 %br_ln613 = br i1 %empty_31, void %if.end478.3, void %land.lhs.true462.3

]]></Node>
<StgValue><ssdm name="br_ln613"/></StgValue>
</operation>

<operation id="612" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="34" op_0_bw="34" op_1_bw="1" op_2_bw="8" op_3_bw="24" op_4_bw="1">
<![CDATA[
land.lhs.true462.3:0 %p_14 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i1.i8.i24.i1, i1 0, i8 %data_to_write_md_sidx_V_14_load, i24 %data_to_write_md_iidx_V_14_load, i1 %data_to_write_bv_val_V_14_load

]]></Node>
<StgValue><ssdm name="p_14"/></StgValue>
</operation>

<operation id="613" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="34">
<![CDATA[
land.lhs.true462.3:1 %tmp_35 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i34P0A, i34 %query_bv_packed_stream_kp0_7, i34 %p_14

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="614" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true462.3:2 %add_ln618_3 = add i32 %num_writes_14, i32 1

]]></Node>
<StgValue><ssdm name="add_ln618_3"/></StgValue>
</operation>

<operation id="615" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true462.3:3 %xor_ln613_3 = xor i1 %tmp_35, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln613_3"/></StgValue>
</operation>

<operation id="616" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
land.lhs.true462.3:4 %select_ln613_3 = select i1 %tmp_35, i32 %add_ln618_3, i32 %num_writes_14

]]></Node>
<StgValue><ssdm name="select_ln613_3"/></StgValue>
</operation>

<operation id="617" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true462.3:5 %br_ln613 = br void %if.end478.3

]]></Node>
<StgValue><ssdm name="br_ln613"/></StgValue>
</operation>

<operation id="618" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end478.3:0 %empty_29 = phi i1 %xor_ln613_3, void %land.lhs.true462.3, i1 0, void %if.end455.3

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="619" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end478.3:1 %num_writes_15 = phi i32 %select_ln613_3, void %land.lhs.true462.3, i32 %num_writes_14, void %if.end455.3

]]></Node>
<StgValue><ssdm name="num_writes_15"/></StgValue>
</operation>

<operation id="620" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end478.3:2 %br_ln622 = br i1 %empty_30, void %for.inc502.3, void %land.lhs.true485.3

]]></Node>
<StgValue><ssdm name="br_ln622"/></StgValue>
</operation>

<operation id="621" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="34" op_0_bw="34" op_1_bw="1" op_2_bw="8" op_3_bw="24" op_4_bw="1">
<![CDATA[
land.lhs.true485.3:0 %p_0 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i1.i8.i24.i1, i1 0, i8 %data_to_write_md_sidx_V_15_load, i24 %data_to_write_md_iidx_V_15_load, i1 %data_to_write_bv_val_V_15_load

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="622" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="34">
<![CDATA[
land.lhs.true485.3:1 %tmp_36 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i34P0A, i34 %query_bv_packed_stream_kp1_7, i34 %p_0

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="623" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true485.3:2 %add_ln627_3 = add i32 %num_writes_15, i32 1

]]></Node>
<StgValue><ssdm name="add_ln627_3"/></StgValue>
</operation>

<operation id="624" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true485.3:3 %xor_ln622_3 = xor i1 %tmp_36, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln622_3"/></StgValue>
</operation>

<operation id="625" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
land.lhs.true485.3:4 %select_ln622_3 = select i1 %tmp_36, i32 %add_ln627_3, i32 %num_writes_15

]]></Node>
<StgValue><ssdm name="select_ln622_3"/></StgValue>
</operation>

<operation id="626" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
<literal name="empty_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true485.3:5 %br_ln622 = br void %for.inc502.3

]]></Node>
<StgValue><ssdm name="br_ln622"/></StgValue>
</operation>

<operation id="627" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc502.3:0 %empty_28 = phi i1 %xor_ln622_3, void %land.lhs.true485.3, i1 0, void %if.end478.3

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="628" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc502.3:1 %num_writes_16 = phi i32 %select_ln622_3, void %land.lhs.true485.3, i32 %num_writes_15, void %if.end478.3

]]></Node>
<StgValue><ssdm name="num_writes_16"/></StgValue>
</operation>

<operation id="629" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc502.3:2 %store_ln473 = store i32 %num_writes_16, i32 %num_writes

]]></Node>
<StgValue><ssdm name="store_ln473"/></StgValue>
</operation>

<operation id="630" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln473" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="0">
<![CDATA[
for.inc502.3:3 %br_ln473 = br void %while.cond

]]></Node>
<StgValue><ssdm name="br_ln473"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
