<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-bts-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-bts-defs.h</h1><a href="cvmx-bts-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2015  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-bts-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon bts.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision$&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_BTS_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_BTS_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BTS_CG_1PPS_CFG CVMX_BTS_CG_1PPS_CFG_FUNC()</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_BTS_CG_1PPS_CFG_FUNC(<span class="keywordtype">void</span>)
<a name="l00058"></a>00058 {
<a name="l00059"></a>00059     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00060"></a>00060         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BTS_CG_1PPS_CFG not supported on this chip\n&quot;</span>);
<a name="l00061"></a>00061     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B6000260ull);
<a name="l00062"></a>00062 }
<a name="l00063"></a>00063 <span class="preprocessor">#else</span>
<a name="l00064"></a><a class="code" href="cvmx-bts-defs_8h.html#accc34a1ef0994df3bf026eb3918c12eb">00064</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BTS_CG_1PPS_CFG (CVMX_ADD_IO_SEG(0x00011800B6000260ull))</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BTS_CG_CFG CVMX_BTS_CG_CFG_FUNC()</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_BTS_CG_CFG_FUNC(<span class="keywordtype">void</span>)
<a name="l00069"></a>00069 {
<a name="l00070"></a>00070     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00071"></a>00071         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BTS_CG_CFG not supported on this chip\n&quot;</span>);
<a name="l00072"></a>00072     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B6000408ull);
<a name="l00073"></a>00073 }
<a name="l00074"></a>00074 <span class="preprocessor">#else</span>
<a name="l00075"></a><a class="code" href="cvmx-bts-defs_8h.html#ac89bfbc0d3bc83da6a20ec286ecb6f51">00075</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BTS_CG_CFG (CVMX_ADD_IO_SEG(0x00011800B6000408ull))</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BTS_CG_CTL CVMX_BTS_CG_CTL_FUNC()</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_BTS_CG_CTL_FUNC(<span class="keywordtype">void</span>)
<a name="l00080"></a>00080 {
<a name="l00081"></a>00081     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00082"></a>00082         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BTS_CG_CTL not supported on this chip\n&quot;</span>);
<a name="l00083"></a>00083     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B6000400ull);
<a name="l00084"></a>00084 }
<a name="l00085"></a>00085 <span class="preprocessor">#else</span>
<a name="l00086"></a><a class="code" href="cvmx-bts-defs_8h.html#acc229f0daa393bc1008621df80ac4b56">00086</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BTS_CG_CTL (CVMX_ADD_IO_SEG(0x00011800B6000400ull))</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BTS_ECO CVMX_BTS_ECO_FUNC()</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_BTS_ECO_FUNC(<span class="keywordtype">void</span>)
<a name="l00091"></a>00091 {
<a name="l00092"></a>00092     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00093"></a>00093         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BTS_ECO not supported on this chip\n&quot;</span>);
<a name="l00094"></a>00094     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B6000090ull);
<a name="l00095"></a>00095 }
<a name="l00096"></a>00096 <span class="preprocessor">#else</span>
<a name="l00097"></a><a class="code" href="cvmx-bts-defs_8h.html#a3f9c751e6200c71442dd3af02b0e1951">00097</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BTS_ECO (CVMX_ADD_IO_SEG(0x00011800B6000090ull))</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BTS_EXT_REF0_DIV_CFG0 CVMX_BTS_EXT_REF0_DIV_CFG0_FUNC()</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_BTS_EXT_REF0_DIV_CFG0_FUNC(<span class="keywordtype">void</span>)
<a name="l00102"></a>00102 {
<a name="l00103"></a>00103     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00104"></a>00104         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BTS_EXT_REF0_DIV_CFG0 not supported on this chip\n&quot;</span>);
<a name="l00105"></a>00105     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B6000210ull);
<a name="l00106"></a>00106 }
<a name="l00107"></a>00107 <span class="preprocessor">#else</span>
<a name="l00108"></a><a class="code" href="cvmx-bts-defs_8h.html#a5b31863ac9e6695d4b87987b748acd59">00108</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BTS_EXT_REF0_DIV_CFG0 (CVMX_ADD_IO_SEG(0x00011800B6000210ull))</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BTS_EXT_REF0_DIV_CFG1 CVMX_BTS_EXT_REF0_DIV_CFG1_FUNC()</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_BTS_EXT_REF0_DIV_CFG1_FUNC(<span class="keywordtype">void</span>)
<a name="l00113"></a>00113 {
<a name="l00114"></a>00114     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00115"></a>00115         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BTS_EXT_REF0_DIV_CFG1 not supported on this chip\n&quot;</span>);
<a name="l00116"></a>00116     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B6000218ull);
<a name="l00117"></a>00117 }
<a name="l00118"></a>00118 <span class="preprocessor">#else</span>
<a name="l00119"></a><a class="code" href="cvmx-bts-defs_8h.html#a977c06cc9575dd15eaed6404fc42873a">00119</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BTS_EXT_REF0_DIV_CFG1 (CVMX_ADD_IO_SEG(0x00011800B6000218ull))</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BTS_EXT_REF1_DIV_CFG0 CVMX_BTS_EXT_REF1_DIV_CFG0_FUNC()</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_BTS_EXT_REF1_DIV_CFG0_FUNC(<span class="keywordtype">void</span>)
<a name="l00124"></a>00124 {
<a name="l00125"></a>00125     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00126"></a>00126         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BTS_EXT_REF1_DIV_CFG0 not supported on this chip\n&quot;</span>);
<a name="l00127"></a>00127     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B6000220ull);
<a name="l00128"></a>00128 }
<a name="l00129"></a>00129 <span class="preprocessor">#else</span>
<a name="l00130"></a><a class="code" href="cvmx-bts-defs_8h.html#a691a4c9eaa577020253f4cc808ac662a">00130</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BTS_EXT_REF1_DIV_CFG0 (CVMX_ADD_IO_SEG(0x00011800B6000220ull))</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BTS_EXT_REF1_DIV_CFG1 CVMX_BTS_EXT_REF1_DIV_CFG1_FUNC()</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_BTS_EXT_REF1_DIV_CFG1_FUNC(<span class="keywordtype">void</span>)
<a name="l00135"></a>00135 {
<a name="l00136"></a>00136     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00137"></a>00137         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BTS_EXT_REF1_DIV_CFG1 not supported on this chip\n&quot;</span>);
<a name="l00138"></a>00138     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B6000228ull);
<a name="l00139"></a>00139 }
<a name="l00140"></a>00140 <span class="preprocessor">#else</span>
<a name="l00141"></a><a class="code" href="cvmx-bts-defs_8h.html#a4c2fea749b40c8adf265d8e994b329c5">00141</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BTS_EXT_REF1_DIV_CFG1 (CVMX_ADD_IO_SEG(0x00011800B6000228ull))</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BTS_GLOBAL_CTL CVMX_BTS_GLOBAL_CTL_FUNC()</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_BTS_GLOBAL_CTL_FUNC(<span class="keywordtype">void</span>)
<a name="l00146"></a>00146 {
<a name="l00147"></a>00147     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00148"></a>00148         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BTS_GLOBAL_CTL not supported on this chip\n&quot;</span>);
<a name="l00149"></a>00149     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B6000010ull);
<a name="l00150"></a>00150 }
<a name="l00151"></a>00151 <span class="preprocessor">#else</span>
<a name="l00152"></a><a class="code" href="cvmx-bts-defs_8h.html#a4f9da98945545511c68f29175ef5c811">00152</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BTS_GLOBAL_CTL (CVMX_ADD_IO_SEG(0x00011800B6000010ull))</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BTS_GLOBAL_STATUS CVMX_BTS_GLOBAL_STATUS_FUNC()</span>
<a name="l00156"></a>00156 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_BTS_GLOBAL_STATUS_FUNC(<span class="keywordtype">void</span>)
<a name="l00157"></a>00157 {
<a name="l00158"></a>00158     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00159"></a>00159         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BTS_GLOBAL_STATUS not supported on this chip\n&quot;</span>);
<a name="l00160"></a>00160     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B6000018ull);
<a name="l00161"></a>00161 }
<a name="l00162"></a>00162 <span class="preprocessor">#else</span>
<a name="l00163"></a><a class="code" href="cvmx-bts-defs_8h.html#a2059c3f0d031472141aa6cb3040db42e">00163</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BTS_GLOBAL_STATUS (CVMX_ADD_IO_SEG(0x00011800B6000018ull))</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BTS_GPS_1PPS_CFG CVMX_BTS_GPS_1PPS_CFG_FUNC()</span>
<a name="l00167"></a>00167 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_BTS_GPS_1PPS_CFG_FUNC(<span class="keywordtype">void</span>)
<a name="l00168"></a>00168 {
<a name="l00169"></a>00169     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00170"></a>00170         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BTS_GPS_1PPS_CFG not supported on this chip\n&quot;</span>);
<a name="l00171"></a>00171     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B6000250ull);
<a name="l00172"></a>00172 }
<a name="l00173"></a>00173 <span class="preprocessor">#else</span>
<a name="l00174"></a><a class="code" href="cvmx-bts-defs_8h.html#a1e93b3f0e700dd5ad9a0cedca74fd92b">00174</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BTS_GPS_1PPS_CFG (CVMX_ADD_IO_SEG(0x00011800B6000250ull))</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00177"></a>00177 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BTS_GRFE_1PPS_CFG CVMX_BTS_GRFE_1PPS_CFG_FUNC()</span>
<a name="l00178"></a>00178 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_BTS_GRFE_1PPS_CFG_FUNC(<span class="keywordtype">void</span>)
<a name="l00179"></a>00179 {
<a name="l00180"></a>00180     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00181"></a>00181         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BTS_GRFE_1PPS_CFG not supported on this chip\n&quot;</span>);
<a name="l00182"></a>00182     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B6000128ull);
<a name="l00183"></a>00183 }
<a name="l00184"></a>00184 <span class="preprocessor">#else</span>
<a name="l00185"></a><a class="code" href="cvmx-bts-defs_8h.html#ab61f28d04d909b98f91990ac3448829b">00185</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BTS_GRFE_1PPS_CFG (CVMX_ADD_IO_SEG(0x00011800B6000128ull))</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00188"></a>00188 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BTS_GRFE_1PPS_EN CVMX_BTS_GRFE_1PPS_EN_FUNC()</span>
<a name="l00189"></a>00189 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_BTS_GRFE_1PPS_EN_FUNC(<span class="keywordtype">void</span>)
<a name="l00190"></a>00190 {
<a name="l00191"></a>00191     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00192"></a>00192         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BTS_GRFE_1PPS_EN not supported on this chip\n&quot;</span>);
<a name="l00193"></a>00193     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B6000120ull);
<a name="l00194"></a>00194 }
<a name="l00195"></a>00195 <span class="preprocessor">#else</span>
<a name="l00196"></a><a class="code" href="cvmx-bts-defs_8h.html#ac2cd89b6a118cf151fb41708011763b9">00196</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BTS_GRFE_1PPS_EN (CVMX_ADD_IO_SEG(0x00011800B6000120ull))</span>
<a name="l00197"></a>00197 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00198"></a>00198 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BTS_GRFE_CFG0 CVMX_BTS_GRFE_CFG0_FUNC()</span>
<a name="l00200"></a>00200 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_BTS_GRFE_CFG0_FUNC(<span class="keywordtype">void</span>)
<a name="l00201"></a>00201 {
<a name="l00202"></a>00202     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00203"></a>00203         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BTS_GRFE_CFG0 not supported on this chip\n&quot;</span>);
<a name="l00204"></a>00204     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B6000100ull);
<a name="l00205"></a>00205 }
<a name="l00206"></a>00206 <span class="preprocessor">#else</span>
<a name="l00207"></a><a class="code" href="cvmx-bts-defs_8h.html#a35a6e8b206b5743cf13a3cb0659f7ebc">00207</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BTS_GRFE_CFG0 (CVMX_ADD_IO_SEG(0x00011800B6000100ull))</span>
<a name="l00208"></a>00208 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00209"></a>00209 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00210"></a>00210 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BTS_GRFE_CFG1 CVMX_BTS_GRFE_CFG1_FUNC()</span>
<a name="l00211"></a>00211 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_BTS_GRFE_CFG1_FUNC(<span class="keywordtype">void</span>)
<a name="l00212"></a>00212 {
<a name="l00213"></a>00213     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00214"></a>00214         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BTS_GRFE_CFG1 not supported on this chip\n&quot;</span>);
<a name="l00215"></a>00215     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B6000108ull);
<a name="l00216"></a>00216 }
<a name="l00217"></a>00217 <span class="preprocessor">#else</span>
<a name="l00218"></a><a class="code" href="cvmx-bts-defs_8h.html#ada029207b65cf0a6e64e2fc3ee24f3f2">00218</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BTS_GRFE_CFG1 (CVMX_ADD_IO_SEG(0x00011800B6000108ull))</span>
<a name="l00219"></a>00219 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00220"></a>00220 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00221"></a>00221 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BTS_GRFE_CFG2 CVMX_BTS_GRFE_CFG2_FUNC()</span>
<a name="l00222"></a>00222 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_BTS_GRFE_CFG2_FUNC(<span class="keywordtype">void</span>)
<a name="l00223"></a>00223 {
<a name="l00224"></a>00224     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00225"></a>00225         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BTS_GRFE_CFG2 not supported on this chip\n&quot;</span>);
<a name="l00226"></a>00226     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B6000110ull);
<a name="l00227"></a>00227 }
<a name="l00228"></a>00228 <span class="preprocessor">#else</span>
<a name="l00229"></a><a class="code" href="cvmx-bts-defs_8h.html#a0c0a14ed93a63f32ea678eb84306364e">00229</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BTS_GRFE_CFG2 (CVMX_ADD_IO_SEG(0x00011800B6000110ull))</span>
<a name="l00230"></a>00230 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00231"></a>00231 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00232"></a>00232 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BTS_GRFE_CNTR CVMX_BTS_GRFE_CNTR_FUNC()</span>
<a name="l00233"></a>00233 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_BTS_GRFE_CNTR_FUNC(<span class="keywordtype">void</span>)
<a name="l00234"></a>00234 {
<a name="l00235"></a>00235     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00236"></a>00236         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BTS_GRFE_CNTR not supported on this chip\n&quot;</span>);
<a name="l00237"></a>00237     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B6000130ull);
<a name="l00238"></a>00238 }
<a name="l00239"></a>00239 <span class="preprocessor">#else</span>
<a name="l00240"></a><a class="code" href="cvmx-bts-defs_8h.html#a5d4d2fe020dda29506e371110dcbfdf1">00240</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BTS_GRFE_CNTR (CVMX_ADD_IO_SEG(0x00011800B6000130ull))</span>
<a name="l00241"></a>00241 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00242"></a>00242 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00243"></a>00243 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BTS_GRFE_STA CVMX_BTS_GRFE_STA_FUNC()</span>
<a name="l00244"></a>00244 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_BTS_GRFE_STA_FUNC(<span class="keywordtype">void</span>)
<a name="l00245"></a>00245 {
<a name="l00246"></a>00246     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00247"></a>00247         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BTS_GRFE_STA not supported on this chip\n&quot;</span>);
<a name="l00248"></a>00248     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B6000118ull);
<a name="l00249"></a>00249 }
<a name="l00250"></a>00250 <span class="preprocessor">#else</span>
<a name="l00251"></a><a class="code" href="cvmx-bts-defs_8h.html#a2426c2697ed88473b0d91456f33153be">00251</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BTS_GRFE_STA (CVMX_ADD_IO_SEG(0x00011800B6000118ull))</span>
<a name="l00252"></a>00252 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00253"></a>00253 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00254"></a>00254 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BTS_INT_SUM CVMX_BTS_INT_SUM_FUNC()</span>
<a name="l00255"></a>00255 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_BTS_INT_SUM_FUNC(<span class="keywordtype">void</span>)
<a name="l00256"></a>00256 {
<a name="l00257"></a>00257     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00258"></a>00258         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BTS_INT_SUM not supported on this chip\n&quot;</span>);
<a name="l00259"></a>00259     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B6000080ull);
<a name="l00260"></a>00260 }
<a name="l00261"></a>00261 <span class="preprocessor">#else</span>
<a name="l00262"></a><a class="code" href="cvmx-bts-defs_8h.html#ab801131063c9430a8ab6d1d7e340ff9b">00262</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BTS_INT_SUM (CVMX_ADD_IO_SEG(0x00011800B6000080ull))</span>
<a name="l00263"></a>00263 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00264"></a>00264 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00265"></a>00265 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BTS_NCB_CFG CVMX_BTS_NCB_CFG_FUNC()</span>
<a name="l00266"></a>00266 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_BTS_NCB_CFG_FUNC(<span class="keywordtype">void</span>)
<a name="l00267"></a>00267 {
<a name="l00268"></a>00268     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00269"></a>00269         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BTS_NCB_CFG not supported on this chip\n&quot;</span>);
<a name="l00270"></a>00270     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B6000020ull);
<a name="l00271"></a>00271 }
<a name="l00272"></a>00272 <span class="preprocessor">#else</span>
<a name="l00273"></a><a class="code" href="cvmx-bts-defs_8h.html#a94369ab60dc182e1c19c12fb59924937">00273</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BTS_NCB_CFG (CVMX_ADD_IO_SEG(0x00011800B6000020ull))</span>
<a name="l00274"></a>00274 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00275"></a>00275 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00276"></a>00276 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BTS_PD1PPS_DIV_CFG0 CVMX_BTS_PD1PPS_DIV_CFG0_FUNC()</span>
<a name="l00277"></a>00277 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_BTS_PD1PPS_DIV_CFG0_FUNC(<span class="keywordtype">void</span>)
<a name="l00278"></a>00278 {
<a name="l00279"></a>00279     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00280"></a>00280         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BTS_PD1PPS_DIV_CFG0 not supported on this chip\n&quot;</span>);
<a name="l00281"></a>00281     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B6000240ull);
<a name="l00282"></a>00282 }
<a name="l00283"></a>00283 <span class="preprocessor">#else</span>
<a name="l00284"></a><a class="code" href="cvmx-bts-defs_8h.html#abf57976503a29a964d95602c642447d8">00284</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BTS_PD1PPS_DIV_CFG0 (CVMX_ADD_IO_SEG(0x00011800B6000240ull))</span>
<a name="l00285"></a>00285 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00286"></a>00286 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00287"></a>00287 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BTS_PD1PPS_DIV_CFG1 CVMX_BTS_PD1PPS_DIV_CFG1_FUNC()</span>
<a name="l00288"></a>00288 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_BTS_PD1PPS_DIV_CFG1_FUNC(<span class="keywordtype">void</span>)
<a name="l00289"></a>00289 {
<a name="l00290"></a>00290     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00291"></a>00291         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BTS_PD1PPS_DIV_CFG1 not supported on this chip\n&quot;</span>);
<a name="l00292"></a>00292     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B6000248ull);
<a name="l00293"></a>00293 }
<a name="l00294"></a>00294 <span class="preprocessor">#else</span>
<a name="l00295"></a><a class="code" href="cvmx-bts-defs_8h.html#a9bc56c2237457e0058ef98172edfa85f">00295</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BTS_PD1PPS_DIV_CFG1 (CVMX_ADD_IO_SEG(0x00011800B6000248ull))</span>
<a name="l00296"></a>00296 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00297"></a>00297 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00298"></a>00298 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BTS_PD3072M_DIV_CFG0 CVMX_BTS_PD3072M_DIV_CFG0_FUNC()</span>
<a name="l00299"></a>00299 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_BTS_PD3072M_DIV_CFG0_FUNC(<span class="keywordtype">void</span>)
<a name="l00300"></a>00300 {
<a name="l00301"></a>00301     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00302"></a>00302         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BTS_PD3072M_DIV_CFG0 not supported on this chip\n&quot;</span>);
<a name="l00303"></a>00303     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B6000230ull);
<a name="l00304"></a>00304 }
<a name="l00305"></a>00305 <span class="preprocessor">#else</span>
<a name="l00306"></a><a class="code" href="cvmx-bts-defs_8h.html#ad1d4cad31bc6648f7c4557a384e7f043">00306</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BTS_PD3072M_DIV_CFG0 (CVMX_ADD_IO_SEG(0x00011800B6000230ull))</span>
<a name="l00307"></a>00307 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00308"></a>00308 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00309"></a>00309 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BTS_PD3072M_DIV_CFG1 CVMX_BTS_PD3072M_DIV_CFG1_FUNC()</span>
<a name="l00310"></a>00310 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_BTS_PD3072M_DIV_CFG1_FUNC(<span class="keywordtype">void</span>)
<a name="l00311"></a>00311 {
<a name="l00312"></a>00312     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00313"></a>00313         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BTS_PD3072M_DIV_CFG1 not supported on this chip\n&quot;</span>);
<a name="l00314"></a>00314     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B6000238ull);
<a name="l00315"></a>00315 }
<a name="l00316"></a>00316 <span class="preprocessor">#else</span>
<a name="l00317"></a><a class="code" href="cvmx-bts-defs_8h.html#af5a1f44675c3e56041b541d63bae94bf">00317</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BTS_PD3072M_DIV_CFG1 (CVMX_ADD_IO_SEG(0x00011800B6000238ull))</span>
<a name="l00318"></a>00318 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00319"></a>00319 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00320"></a>00320 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BTS_PD_HISTORY CVMX_BTS_PD_HISTORY_FUNC()</span>
<a name="l00321"></a>00321 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_BTS_PD_HISTORY_FUNC(<span class="keywordtype">void</span>)
<a name="l00322"></a>00322 {
<a name="l00323"></a>00323     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00324"></a>00324         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BTS_PD_HISTORY not supported on this chip\n&quot;</span>);
<a name="l00325"></a>00325     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B6000380ull);
<a name="l00326"></a>00326 }
<a name="l00327"></a>00327 <span class="preprocessor">#else</span>
<a name="l00328"></a><a class="code" href="cvmx-bts-defs_8h.html#ae8f8e61817c2e3df15329393e7152cd5">00328</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BTS_PD_HISTORY (CVMX_ADD_IO_SEG(0x00011800B6000380ull))</span>
<a name="l00329"></a>00329 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00330"></a>00330 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00331"></a>00331 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bts-defs_8h.html#a3c8c56b003f2233df3373fa4e2c3c238">CVMX_BTS_PD_SLICEX_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00332"></a>00332 {
<a name="l00333"></a>00333     <span class="keywordflow">if</span> (!(
<a name="l00334"></a>00334           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00335"></a>00335         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BTS_PD_SLICEX_CTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00336"></a>00336     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B6000300ull) + ((offset) &amp; 7) * 8;
<a name="l00337"></a>00337 }
<a name="l00338"></a>00338 <span class="preprocessor">#else</span>
<a name="l00339"></a><a class="code" href="cvmx-bts-defs_8h.html#a3c8c56b003f2233df3373fa4e2c3c238">00339</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BTS_PD_SLICEX_CTL(offset) (CVMX_ADD_IO_SEG(0x00011800B6000300ull) + ((offset) &amp; 7) * 8)</span>
<a name="l00340"></a>00340 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00341"></a>00341 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00342"></a>00342 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bts-defs_8h.html#a01fef4b68cd2d07f0e366349ddc760cb">CVMX_BTS_PD_SLICEX_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00343"></a>00343 {
<a name="l00344"></a>00344     <span class="keywordflow">if</span> (!(
<a name="l00345"></a>00345           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00346"></a>00346         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BTS_PD_SLICEX_STATUS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00347"></a>00347     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B6000340ull) + ((offset) &amp; 7) * 8;
<a name="l00348"></a>00348 }
<a name="l00349"></a>00349 <span class="preprocessor">#else</span>
<a name="l00350"></a><a class="code" href="cvmx-bts-defs_8h.html#a01fef4b68cd2d07f0e366349ddc760cb">00350</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BTS_PD_SLICEX_STATUS(offset) (CVMX_ADD_IO_SEG(0x00011800B6000340ull) + ((offset) &amp; 7) * 8)</span>
<a name="l00351"></a>00351 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00352"></a>00352 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00353"></a>00353 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BTS_PLL_CTL CVMX_BTS_PLL_CTL_FUNC()</span>
<a name="l00354"></a>00354 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_BTS_PLL_CTL_FUNC(<span class="keywordtype">void</span>)
<a name="l00355"></a>00355 {
<a name="l00356"></a>00356     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00357"></a>00357         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BTS_PLL_CTL not supported on this chip\n&quot;</span>);
<a name="l00358"></a>00358     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B6000000ull);
<a name="l00359"></a>00359 }
<a name="l00360"></a>00360 <span class="preprocessor">#else</span>
<a name="l00361"></a><a class="code" href="cvmx-bts-defs_8h.html#a9d97974c73edd7e43c063dff2a690d91">00361</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BTS_PLL_CTL (CVMX_ADD_IO_SEG(0x00011800B6000000ull))</span>
<a name="l00362"></a>00362 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00363"></a>00363 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00364"></a>00364 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BTS_PTP_1PPS_CFG CVMX_BTS_PTP_1PPS_CFG_FUNC()</span>
<a name="l00365"></a>00365 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_BTS_PTP_1PPS_CFG_FUNC(<span class="keywordtype">void</span>)
<a name="l00366"></a>00366 {
<a name="l00367"></a>00367     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00368"></a>00368         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BTS_PTP_1PPS_CFG not supported on this chip\n&quot;</span>);
<a name="l00369"></a>00369     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B6000258ull);
<a name="l00370"></a>00370 }
<a name="l00371"></a>00371 <span class="preprocessor">#else</span>
<a name="l00372"></a><a class="code" href="cvmx-bts-defs_8h.html#ae06379a3951986552ab72914b9a0f342">00372</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BTS_PTP_1PPS_CFG (CVMX_ADD_IO_SEG(0x00011800B6000258ull))</span>
<a name="l00373"></a>00373 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00374"></a>00374 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00375"></a>00375 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-bts-defs_8h.html#aa0f7b89df2e1b78a01e9e855f63b6e38">CVMX_BTS_PWMX_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00376"></a>00376 {
<a name="l00377"></a>00377     <span class="keywordflow">if</span> (!(
<a name="l00378"></a>00378           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00379"></a>00379         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BTS_PWMX_CTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00380"></a>00380     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B6000440ull) + ((offset) &amp; 1) * 8;
<a name="l00381"></a>00381 }
<a name="l00382"></a>00382 <span class="preprocessor">#else</span>
<a name="l00383"></a><a class="code" href="cvmx-bts-defs_8h.html#aa0f7b89df2e1b78a01e9e855f63b6e38">00383</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BTS_PWMX_CTL(offset) (CVMX_ADD_IO_SEG(0x00011800B6000440ull) + ((offset) &amp; 1) * 8)</span>
<a name="l00384"></a>00384 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00385"></a>00385 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00386"></a>00386 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BTS_SYNCE_25M_DIV_CFG0 CVMX_BTS_SYNCE_25M_DIV_CFG0_FUNC()</span>
<a name="l00387"></a>00387 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_BTS_SYNCE_25M_DIV_CFG0_FUNC(<span class="keywordtype">void</span>)
<a name="l00388"></a>00388 {
<a name="l00389"></a>00389     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00390"></a>00390         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BTS_SYNCE_25M_DIV_CFG0 not supported on this chip\n&quot;</span>);
<a name="l00391"></a>00391     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B6000200ull);
<a name="l00392"></a>00392 }
<a name="l00393"></a>00393 <span class="preprocessor">#else</span>
<a name="l00394"></a><a class="code" href="cvmx-bts-defs_8h.html#a695211ad7f3c616aef36d563392bd3d3">00394</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BTS_SYNCE_25M_DIV_CFG0 (CVMX_ADD_IO_SEG(0x00011800B6000200ull))</span>
<a name="l00395"></a>00395 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00396"></a>00396 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00397"></a>00397 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BTS_SYNCE_25M_DIV_CFG1 CVMX_BTS_SYNCE_25M_DIV_CFG1_FUNC()</span>
<a name="l00398"></a>00398 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_BTS_SYNCE_25M_DIV_CFG1_FUNC(<span class="keywordtype">void</span>)
<a name="l00399"></a>00399 {
<a name="l00400"></a>00400     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00401"></a>00401         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BTS_SYNCE_25M_DIV_CFG1 not supported on this chip\n&quot;</span>);
<a name="l00402"></a>00402     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B6000208ull);
<a name="l00403"></a>00403 }
<a name="l00404"></a>00404 <span class="preprocessor">#else</span>
<a name="l00405"></a><a class="code" href="cvmx-bts-defs_8h.html#ad016ffe7176b67355df42d2bb73b4ea7">00405</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BTS_SYNCE_25M_DIV_CFG1 (CVMX_ADD_IO_SEG(0x00011800B6000208ull))</span>
<a name="l00406"></a>00406 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00407"></a>00407 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00408"></a>00408 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BTS_TP_MUX_SEL CVMX_BTS_TP_MUX_SEL_FUNC()</span>
<a name="l00409"></a>00409 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_BTS_TP_MUX_SEL_FUNC(<span class="keywordtype">void</span>)
<a name="l00410"></a>00410 {
<a name="l00411"></a>00411     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00412"></a>00412         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_BTS_TP_MUX_SEL not supported on this chip\n&quot;</span>);
<a name="l00413"></a>00413     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B6000480ull);
<a name="l00414"></a>00414 }
<a name="l00415"></a>00415 <span class="preprocessor">#else</span>
<a name="l00416"></a><a class="code" href="cvmx-bts-defs_8h.html#a05fb1d760d64b1d55bb6a56ff07b0cc6">00416</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_BTS_TP_MUX_SEL (CVMX_ADD_IO_SEG(0x00011800B6000480ull))</span>
<a name="l00417"></a>00417 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00418"></a>00418 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00419"></a>00419 <span class="comment">/**</span>
<a name="l00420"></a>00420 <span class="comment"> * cvmx_bts_cg_1pps_cfg</span>
<a name="l00421"></a>00421 <span class="comment"> */</span>
<a name="l00422"></a><a class="code" href="unioncvmx__bts__cg__1pps__cfg.html">00422</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__cg__1pps__cfg.html" title="cvmx_bts_cg_1pps_cfg">cvmx_bts_cg_1pps_cfg</a> {
<a name="l00423"></a><a class="code" href="unioncvmx__bts__cg__1pps__cfg.html#a81dc285c11e41a8ed12f7ec0779fc3a7">00423</a>     uint64_t <a class="code" href="unioncvmx__bts__cg__1pps__cfg.html#a81dc285c11e41a8ed12f7ec0779fc3a7">u64</a>;
<a name="l00424"></a><a class="code" href="structcvmx__bts__cg__1pps__cfg_1_1cvmx__bts__cg__1pps__cfg__s.html">00424</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__cg__1pps__cfg_1_1cvmx__bts__cg__1pps__cfg__s.html">cvmx_bts_cg_1pps_cfg_s</a> {
<a name="l00425"></a>00425 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00426"></a>00426 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__cg__1pps__cfg_1_1cvmx__bts__cg__1pps__cfg__s.html#a79e32f85fb14f9dbd9be161997eadd97">reserved_1_63</a>                : 63;
<a name="l00427"></a>00427     uint64_t <a class="code" href="structcvmx__bts__cg__1pps__cfg_1_1cvmx__bts__cg__1pps__cfg__s.html#ab3d2052e90e120eeda242b02554e3fe1">reverse</a>                      : 1;  <span class="comment">/**&lt; Set to 1 to invert the polarity of the CG_1PPS signal. */</span>
<a name="l00428"></a>00428 <span class="preprocessor">#else</span>
<a name="l00429"></a><a class="code" href="structcvmx__bts__cg__1pps__cfg_1_1cvmx__bts__cg__1pps__cfg__s.html#ab3d2052e90e120eeda242b02554e3fe1">00429</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__cg__1pps__cfg_1_1cvmx__bts__cg__1pps__cfg__s.html#ab3d2052e90e120eeda242b02554e3fe1">reverse</a>                      : 1;
<a name="l00430"></a><a class="code" href="structcvmx__bts__cg__1pps__cfg_1_1cvmx__bts__cg__1pps__cfg__s.html#a79e32f85fb14f9dbd9be161997eadd97">00430</a>     uint64_t <a class="code" href="structcvmx__bts__cg__1pps__cfg_1_1cvmx__bts__cg__1pps__cfg__s.html#a79e32f85fb14f9dbd9be161997eadd97">reserved_1_63</a>                : 63;
<a name="l00431"></a>00431 <span class="preprocessor">#endif</span>
<a name="l00432"></a>00432 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bts__cg__1pps__cfg.html#ade4af319a294cfaf6628319f6d7d1f08">s</a>;
<a name="l00433"></a><a class="code" href="unioncvmx__bts__cg__1pps__cfg.html#a261f973739dd6c261728a4c55e9938a4">00433</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__cg__1pps__cfg_1_1cvmx__bts__cg__1pps__cfg__s.html">cvmx_bts_cg_1pps_cfg_s</a>         <a class="code" href="unioncvmx__bts__cg__1pps__cfg.html#a261f973739dd6c261728a4c55e9938a4">cnf75xx</a>;
<a name="l00434"></a>00434 };
<a name="l00435"></a><a class="code" href="cvmx-bts-defs_8h.html#a0bb70e0912fd064d95b2b9ad5c8ce27b">00435</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__cg__1pps__cfg.html" title="cvmx_bts_cg_1pps_cfg">cvmx_bts_cg_1pps_cfg</a> <a class="code" href="unioncvmx__bts__cg__1pps__cfg.html" title="cvmx_bts_cg_1pps_cfg">cvmx_bts_cg_1pps_cfg_t</a>;
<a name="l00436"></a>00436 <span class="comment"></span>
<a name="l00437"></a>00437 <span class="comment">/**</span>
<a name="l00438"></a>00438 <span class="comment"> * cvmx_bts_cg_cfg</span>
<a name="l00439"></a>00439 <span class="comment"> */</span>
<a name="l00440"></a><a class="code" href="unioncvmx__bts__cg__cfg.html">00440</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__cg__cfg.html" title="cvmx_bts_cg_cfg">cvmx_bts_cg_cfg</a> {
<a name="l00441"></a><a class="code" href="unioncvmx__bts__cg__cfg.html#a43898d4640ea3470dad295a82132967c">00441</a>     uint64_t <a class="code" href="unioncvmx__bts__cg__cfg.html#a43898d4640ea3470dad295a82132967c">u64</a>;
<a name="l00442"></a><a class="code" href="structcvmx__bts__cg__cfg_1_1cvmx__bts__cg__cfg__s.html">00442</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__cg__cfg_1_1cvmx__bts__cg__cfg__s.html">cvmx_bts_cg_cfg_s</a> {
<a name="l00443"></a>00443 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00444"></a>00444 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__cg__cfg_1_1cvmx__bts__cg__cfg__s.html#a1d5647a9682366947d60114a988d1573">reserved_44_63</a>               : 20;
<a name="l00445"></a>00445     uint64_t <a class="code" href="structcvmx__bts__cg__cfg_1_1cvmx__bts__cg__cfg__s.html#a9acec39563da5a0558dbed17a0aa39e6">cnt_max_125us</a>                : 12; <span class="comment">/**&lt; Maximum value for the 125 us counter used to time the BFN data signal.</span>
<a name="l00446"></a>00446 <span class="comment">                                                         Set to the number of cycles per 125 us minus 1. Default is 0xEFF</span>
<a name="l00447"></a>00447 <span class="comment">                                                         (3839) for a 30.72 MHz clock. */</span>
<a name="l00448"></a>00448     uint64_t <a class="code" href="structcvmx__bts__cg__cfg_1_1cvmx__bts__cg__cfg__s.html#a169a11bd311cca6ccf3542ba3af4fa2b">reserved_19_31</a>               : 13;
<a name="l00449"></a>00449     uint64_t <a class="code" href="structcvmx__bts__cg__cfg_1_1cvmx__bts__cg__cfg__s.html#a6a5c3cfe58815167d94a4774daef4a36">cnt_max_10ms</a>                 : 19; <span class="comment">/**&lt; Maximum value for the 10 ms counter used for the RFP signal. Set to</span>
<a name="l00450"></a>00450 <span class="comment">                                                         the number of cycles per 10 ms minus 1. Default is 0x4AFFFF (307199)</span>
<a name="l00451"></a>00451 <span class="comment">                                                         for a 30.72 MHz clock. */</span>
<a name="l00452"></a>00452 <span class="preprocessor">#else</span>
<a name="l00453"></a><a class="code" href="structcvmx__bts__cg__cfg_1_1cvmx__bts__cg__cfg__s.html#a6a5c3cfe58815167d94a4774daef4a36">00453</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__cg__cfg_1_1cvmx__bts__cg__cfg__s.html#a6a5c3cfe58815167d94a4774daef4a36">cnt_max_10ms</a>                 : 19;
<a name="l00454"></a><a class="code" href="structcvmx__bts__cg__cfg_1_1cvmx__bts__cg__cfg__s.html#a169a11bd311cca6ccf3542ba3af4fa2b">00454</a>     uint64_t <a class="code" href="structcvmx__bts__cg__cfg_1_1cvmx__bts__cg__cfg__s.html#a169a11bd311cca6ccf3542ba3af4fa2b">reserved_19_31</a>               : 13;
<a name="l00455"></a><a class="code" href="structcvmx__bts__cg__cfg_1_1cvmx__bts__cg__cfg__s.html#a9acec39563da5a0558dbed17a0aa39e6">00455</a>     uint64_t <a class="code" href="structcvmx__bts__cg__cfg_1_1cvmx__bts__cg__cfg__s.html#a9acec39563da5a0558dbed17a0aa39e6">cnt_max_125us</a>                : 12;
<a name="l00456"></a><a class="code" href="structcvmx__bts__cg__cfg_1_1cvmx__bts__cg__cfg__s.html#a1d5647a9682366947d60114a988d1573">00456</a>     uint64_t <a class="code" href="structcvmx__bts__cg__cfg_1_1cvmx__bts__cg__cfg__s.html#a1d5647a9682366947d60114a988d1573">reserved_44_63</a>               : 20;
<a name="l00457"></a>00457 <span class="preprocessor">#endif</span>
<a name="l00458"></a>00458 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bts__cg__cfg.html#a1ed2f7a6ad5738c60c08ee82608b309a">s</a>;
<a name="l00459"></a><a class="code" href="unioncvmx__bts__cg__cfg.html#a3580f622f164191556c8ca6a4111ef82">00459</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__cg__cfg_1_1cvmx__bts__cg__cfg__s.html">cvmx_bts_cg_cfg_s</a>              <a class="code" href="unioncvmx__bts__cg__cfg.html#a3580f622f164191556c8ca6a4111ef82">cnf75xx</a>;
<a name="l00460"></a>00460 };
<a name="l00461"></a><a class="code" href="cvmx-bts-defs_8h.html#a82edb3a92d722c56748650d14cd26168">00461</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__cg__cfg.html" title="cvmx_bts_cg_cfg">cvmx_bts_cg_cfg</a> <a class="code" href="unioncvmx__bts__cg__cfg.html" title="cvmx_bts_cg_cfg">cvmx_bts_cg_cfg_t</a>;
<a name="l00462"></a>00462 <span class="comment"></span>
<a name="l00463"></a>00463 <span class="comment">/**</span>
<a name="l00464"></a>00464 <span class="comment"> * cvmx_bts_cg_ctl</span>
<a name="l00465"></a>00465 <span class="comment"> *</span>
<a name="l00466"></a>00466 <span class="comment"> * This register controls the BFN and clocks produced by the clock generator.</span>
<a name="l00467"></a>00467 <span class="comment"> *</span>
<a name="l00468"></a>00468 <span class="comment"> */</span>
<a name="l00469"></a><a class="code" href="unioncvmx__bts__cg__ctl.html">00469</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__cg__ctl.html" title="cvmx_bts_cg_ctl">cvmx_bts_cg_ctl</a> {
<a name="l00470"></a><a class="code" href="unioncvmx__bts__cg__ctl.html#a3a6aa361d52b8c76e9c700bb00616a75">00470</a>     uint64_t <a class="code" href="unioncvmx__bts__cg__ctl.html#a3a6aa361d52b8c76e9c700bb00616a75">u64</a>;
<a name="l00471"></a><a class="code" href="structcvmx__bts__cg__ctl_1_1cvmx__bts__cg__ctl__s.html">00471</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__cg__ctl_1_1cvmx__bts__cg__ctl__s.html">cvmx_bts_cg_ctl_s</a> {
<a name="l00472"></a>00472 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00473"></a>00473 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__cg__ctl_1_1cvmx__bts__cg__ctl__s.html#a698fa556fd4e3de20a7222d8c9c7fa9b">sw_1pps_delay</a>                : 32; <span class="comment">/**&lt; Delay between PD_1PPS and CG_1PPS in 30.72MHz cycles. */</span>
<a name="l00474"></a>00474     uint64_t <a class="code" href="structcvmx__bts__cg__ctl_1_1cvmx__bts__cg__ctl__s.html#a838a31ea98d6e12926957419e7743219">reserved_28_31</a>               : 4;
<a name="l00475"></a>00475     uint64_t <a class="code" href="structcvmx__bts__cg__ctl_1_1cvmx__bts__cg__ctl__s.html#a9f5afa712dd3566eeacb713d494a87ed">sw_bfn</a>                       : 12; <span class="comment">/**&lt; BFN sequence start number. This value is only loaded by hardware when</span>
<a name="l00476"></a>00476 <span class="comment">                                                         SW_BFN_2MSB_VLD=1 or SW_BFN_10LSB_VLD=1. */</span>
<a name="l00477"></a>00477     uint64_t <a class="code" href="structcvmx__bts__cg__ctl_1_1cvmx__bts__cg__ctl__s.html#a62a797535b2e624767cd49bf7b4c6ee2">smcell</a>                       : 1;  <span class="comment">/**&lt; Small cell mode:</span>
<a name="l00478"></a>00478 <span class="comment">                                                         0 = Bypass clock generator and output RFP and BFN directly from</span>
<a name="l00479"></a>00479 <span class="comment">                                                         external pins (i.e., BPHY_RFP and BPHY_BFN).</span>
<a name="l00480"></a>00480 <span class="comment">                                                         1 = Output RFP and BFN produced by clock generator. */</span>
<a name="l00481"></a>00481     uint64_t <a class="code" href="structcvmx__bts__cg__ctl_1_1cvmx__bts__cg__ctl__s.html#a2db9e8eb2a11293b9c48ad7c95b5fb32">reserved_5_14</a>                : 10;
<a name="l00482"></a>00482     uint64_t <a class="code" href="structcvmx__bts__cg__ctl_1_1cvmx__bts__cg__ctl__s.html#a6a5e3e0c54275c44df5e1a7c036833ed">sw_bfn_2msb_vld</a>              : 1;  <span class="comment">/**&lt; Set by software to indicate SW_BFN bits [11:10] are valid. The BFN</span>
<a name="l00483"></a>00483 <span class="comment">                                                         value will be updated at the next SW_1PPS pulse. Hardware will</span>
<a name="l00484"></a>00484 <span class="comment">                                                         automatically clear this bit once the value has been updated. */</span>
<a name="l00485"></a>00485     uint64_t <a class="code" href="structcvmx__bts__cg__ctl_1_1cvmx__bts__cg__ctl__s.html#a27e20d8654b182ff7833a97d6cce4b98">reserved_1_3</a>                 : 3;
<a name="l00486"></a>00486     uint64_t <a class="code" href="structcvmx__bts__cg__ctl_1_1cvmx__bts__cg__ctl__s.html#ab0263d0346381322c12018c6c5b90719">sw_bfn_10lsb_vld</a>             : 1;  <span class="comment">/**&lt; Set by software to indicate SW_BFN bits [9:0] are valid. The BFN</span>
<a name="l00487"></a>00487 <span class="comment">                                                         value will be updated at the next SW_1PPS pulse. Hardware will</span>
<a name="l00488"></a>00488 <span class="comment">                                                         automatically clear this bit once the value has been updated. */</span>
<a name="l00489"></a>00489 <span class="preprocessor">#else</span>
<a name="l00490"></a><a class="code" href="structcvmx__bts__cg__ctl_1_1cvmx__bts__cg__ctl__s.html#ab0263d0346381322c12018c6c5b90719">00490</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__cg__ctl_1_1cvmx__bts__cg__ctl__s.html#ab0263d0346381322c12018c6c5b90719">sw_bfn_10lsb_vld</a>             : 1;
<a name="l00491"></a><a class="code" href="structcvmx__bts__cg__ctl_1_1cvmx__bts__cg__ctl__s.html#a27e20d8654b182ff7833a97d6cce4b98">00491</a>     uint64_t <a class="code" href="structcvmx__bts__cg__ctl_1_1cvmx__bts__cg__ctl__s.html#a27e20d8654b182ff7833a97d6cce4b98">reserved_1_3</a>                 : 3;
<a name="l00492"></a><a class="code" href="structcvmx__bts__cg__ctl_1_1cvmx__bts__cg__ctl__s.html#a6a5e3e0c54275c44df5e1a7c036833ed">00492</a>     uint64_t <a class="code" href="structcvmx__bts__cg__ctl_1_1cvmx__bts__cg__ctl__s.html#a6a5e3e0c54275c44df5e1a7c036833ed">sw_bfn_2msb_vld</a>              : 1;
<a name="l00493"></a><a class="code" href="structcvmx__bts__cg__ctl_1_1cvmx__bts__cg__ctl__s.html#a2db9e8eb2a11293b9c48ad7c95b5fb32">00493</a>     uint64_t <a class="code" href="structcvmx__bts__cg__ctl_1_1cvmx__bts__cg__ctl__s.html#a2db9e8eb2a11293b9c48ad7c95b5fb32">reserved_5_14</a>                : 10;
<a name="l00494"></a><a class="code" href="structcvmx__bts__cg__ctl_1_1cvmx__bts__cg__ctl__s.html#a62a797535b2e624767cd49bf7b4c6ee2">00494</a>     uint64_t <a class="code" href="structcvmx__bts__cg__ctl_1_1cvmx__bts__cg__ctl__s.html#a62a797535b2e624767cd49bf7b4c6ee2">smcell</a>                       : 1;
<a name="l00495"></a><a class="code" href="structcvmx__bts__cg__ctl_1_1cvmx__bts__cg__ctl__s.html#a9f5afa712dd3566eeacb713d494a87ed">00495</a>     uint64_t <a class="code" href="structcvmx__bts__cg__ctl_1_1cvmx__bts__cg__ctl__s.html#a9f5afa712dd3566eeacb713d494a87ed">sw_bfn</a>                       : 12;
<a name="l00496"></a><a class="code" href="structcvmx__bts__cg__ctl_1_1cvmx__bts__cg__ctl__s.html#a838a31ea98d6e12926957419e7743219">00496</a>     uint64_t <a class="code" href="structcvmx__bts__cg__ctl_1_1cvmx__bts__cg__ctl__s.html#a838a31ea98d6e12926957419e7743219">reserved_28_31</a>               : 4;
<a name="l00497"></a><a class="code" href="structcvmx__bts__cg__ctl_1_1cvmx__bts__cg__ctl__s.html#a698fa556fd4e3de20a7222d8c9c7fa9b">00497</a>     uint64_t <a class="code" href="structcvmx__bts__cg__ctl_1_1cvmx__bts__cg__ctl__s.html#a698fa556fd4e3de20a7222d8c9c7fa9b">sw_1pps_delay</a>                : 32;
<a name="l00498"></a>00498 <span class="preprocessor">#endif</span>
<a name="l00499"></a>00499 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bts__cg__ctl.html#a5fd28cbadc88571ee4fbe5e15744c2b2">s</a>;
<a name="l00500"></a><a class="code" href="unioncvmx__bts__cg__ctl.html#a8de1ea97b216537a86bd5193b95b9843">00500</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__cg__ctl_1_1cvmx__bts__cg__ctl__s.html">cvmx_bts_cg_ctl_s</a>              <a class="code" href="unioncvmx__bts__cg__ctl.html#a8de1ea97b216537a86bd5193b95b9843">cnf75xx</a>;
<a name="l00501"></a>00501 };
<a name="l00502"></a><a class="code" href="cvmx-bts-defs_8h.html#a5ed18fcde233ad4886801f34b1b06789">00502</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__cg__ctl.html" title="cvmx_bts_cg_ctl">cvmx_bts_cg_ctl</a> <a class="code" href="unioncvmx__bts__cg__ctl.html" title="cvmx_bts_cg_ctl">cvmx_bts_cg_ctl_t</a>;
<a name="l00503"></a>00503 <span class="comment"></span>
<a name="l00504"></a>00504 <span class="comment">/**</span>
<a name="l00505"></a>00505 <span class="comment"> * cvmx_bts_eco</span>
<a name="l00506"></a>00506 <span class="comment"> *</span>
<a name="l00507"></a>00507 <span class="comment"> * An ECO CSR.</span>
<a name="l00508"></a>00508 <span class="comment"> *</span>
<a name="l00509"></a>00509 <span class="comment"> */</span>
<a name="l00510"></a><a class="code" href="unioncvmx__bts__eco.html">00510</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__eco.html" title="cvmx_bts_eco">cvmx_bts_eco</a> {
<a name="l00511"></a><a class="code" href="unioncvmx__bts__eco.html#a340942af1280a359986cbfd5b5651971">00511</a>     uint64_t <a class="code" href="unioncvmx__bts__eco.html#a340942af1280a359986cbfd5b5651971">u64</a>;
<a name="l00512"></a><a class="code" href="structcvmx__bts__eco_1_1cvmx__bts__eco__s.html">00512</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__eco_1_1cvmx__bts__eco__s.html">cvmx_bts_eco_s</a> {
<a name="l00513"></a>00513 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00514"></a>00514 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__eco_1_1cvmx__bts__eco__s.html#a40b97103f7f73652641556ee3fa21222">eco_rw</a>                       : 64; <span class="comment">/**&lt; N/A */</span>
<a name="l00515"></a>00515 <span class="preprocessor">#else</span>
<a name="l00516"></a><a class="code" href="structcvmx__bts__eco_1_1cvmx__bts__eco__s.html#a40b97103f7f73652641556ee3fa21222">00516</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__eco_1_1cvmx__bts__eco__s.html#a40b97103f7f73652641556ee3fa21222">eco_rw</a>                       : 64;
<a name="l00517"></a>00517 <span class="preprocessor">#endif</span>
<a name="l00518"></a>00518 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bts__eco.html#abb9c4cd76a98d5975631f60261b4ca85">s</a>;
<a name="l00519"></a><a class="code" href="unioncvmx__bts__eco.html#a99503d58c2688c6d2c0d51af5de36399">00519</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__eco_1_1cvmx__bts__eco__s.html">cvmx_bts_eco_s</a>                 <a class="code" href="unioncvmx__bts__eco.html#a99503d58c2688c6d2c0d51af5de36399">cnf75xx</a>;
<a name="l00520"></a>00520 };
<a name="l00521"></a><a class="code" href="cvmx-bts-defs_8h.html#a2ea1b5ba3655421b7e8b1ecc59a58424">00521</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__eco.html" title="cvmx_bts_eco">cvmx_bts_eco</a> <a class="code" href="unioncvmx__bts__eco.html" title="cvmx_bts_eco">cvmx_bts_eco_t</a>;
<a name="l00522"></a>00522 <span class="comment"></span>
<a name="l00523"></a>00523 <span class="comment">/**</span>
<a name="l00524"></a>00524 <span class="comment"> * cvmx_bts_ext_ref0_div_cfg0</span>
<a name="l00525"></a>00525 <span class="comment"> *</span>
<a name="l00526"></a>00526 <span class="comment"> * This register configures the clock divider used to generate a 1PPS signal</span>
<a name="l00527"></a>00527 <span class="comment"> * from external reference clock 0 (i.e., EXTREF0_CLK).</span>
<a name="l00528"></a>00528 <span class="comment"> */</span>
<a name="l00529"></a><a class="code" href="unioncvmx__bts__ext__ref0__div__cfg0.html">00529</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__ext__ref0__div__cfg0.html" title="cvmx_bts_ext_ref0_div_cfg0">cvmx_bts_ext_ref0_div_cfg0</a> {
<a name="l00530"></a><a class="code" href="unioncvmx__bts__ext__ref0__div__cfg0.html#a34dcb08d2be80e2f49f03c90772b1d28">00530</a>     uint64_t <a class="code" href="unioncvmx__bts__ext__ref0__div__cfg0.html#a34dcb08d2be80e2f49f03c90772b1d28">u64</a>;
<a name="l00531"></a><a class="code" href="structcvmx__bts__ext__ref0__div__cfg0_1_1cvmx__bts__ext__ref0__div__cfg0__s.html">00531</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__ext__ref0__div__cfg0_1_1cvmx__bts__ext__ref0__div__cfg0__s.html">cvmx_bts_ext_ref0_div_cfg0_s</a> {
<a name="l00532"></a>00532 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00533"></a>00533 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__ext__ref0__div__cfg0_1_1cvmx__bts__ext__ref0__div__cfg0__s.html#af63cad6ab104014ead4416ff22f78039">reserved_4_63</a>                : 60;
<a name="l00534"></a>00534     uint64_t <a class="code" href="structcvmx__bts__ext__ref0__div__cfg0_1_1cvmx__bts__ext__ref0__div__cfg0__s.html#a79fee0ab0abf77a032600933797ce9e1">clkout_bypass</a>                : 1;  <span class="comment">/**&lt; Set to 1 to bypass the clock divider (clock out = EXTREF0_CLK). */</span>
<a name="l00535"></a>00535     uint64_t <a class="code" href="structcvmx__bts__ext__ref0__div__cfg0_1_1cvmx__bts__ext__ref0__div__cfg0__s.html#a48fb13cd918ab4ee8b2a2d07339cb3bc">clkout_inv</a>                   : 1;  <span class="comment">/**&lt; Set to 1 to inverse the clock output polarity. */</span>
<a name="l00536"></a>00536     uint64_t <a class="code" href="structcvmx__bts__ext__ref0__div__cfg0_1_1cvmx__bts__ext__ref0__div__cfg0__s.html#a365c20dccab79ab434ac043acbdff7f0">clkout_5050_duty</a>             : 1;  <span class="comment">/**&lt; Clock divider duty cycle:</span>
<a name="l00537"></a>00537 <span class="comment">                                                         0 = one cycle pulse (i.e., one cycle of external reference clock).</span>
<a name="l00538"></a>00538 <span class="comment">                                                         1 = 50/50 duty-cycle. */</span>
<a name="l00539"></a>00539     uint64_t <a class="code" href="structcvmx__bts__ext__ref0__div__cfg0_1_1cvmx__bts__ext__ref0__div__cfg0__s.html#a1b96d6024afc72b246f0a33a52de301c">divider_en</a>                   : 1;  <span class="comment">/**&lt; Set to 1 to enable the clock divider. The divider counter is reset to 0 when</span>
<a name="l00540"></a>00540 <span class="comment">                                                         [DIVIDER_EN] is set to 0 and the clock output is disabled. */</span>
<a name="l00541"></a>00541 <span class="preprocessor">#else</span>
<a name="l00542"></a><a class="code" href="structcvmx__bts__ext__ref0__div__cfg0_1_1cvmx__bts__ext__ref0__div__cfg0__s.html#a1b96d6024afc72b246f0a33a52de301c">00542</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__ext__ref0__div__cfg0_1_1cvmx__bts__ext__ref0__div__cfg0__s.html#a1b96d6024afc72b246f0a33a52de301c">divider_en</a>                   : 1;
<a name="l00543"></a><a class="code" href="structcvmx__bts__ext__ref0__div__cfg0_1_1cvmx__bts__ext__ref0__div__cfg0__s.html#a365c20dccab79ab434ac043acbdff7f0">00543</a>     uint64_t <a class="code" href="structcvmx__bts__ext__ref0__div__cfg0_1_1cvmx__bts__ext__ref0__div__cfg0__s.html#a365c20dccab79ab434ac043acbdff7f0">clkout_5050_duty</a>             : 1;
<a name="l00544"></a><a class="code" href="structcvmx__bts__ext__ref0__div__cfg0_1_1cvmx__bts__ext__ref0__div__cfg0__s.html#a48fb13cd918ab4ee8b2a2d07339cb3bc">00544</a>     uint64_t <a class="code" href="structcvmx__bts__ext__ref0__div__cfg0_1_1cvmx__bts__ext__ref0__div__cfg0__s.html#a48fb13cd918ab4ee8b2a2d07339cb3bc">clkout_inv</a>                   : 1;
<a name="l00545"></a><a class="code" href="structcvmx__bts__ext__ref0__div__cfg0_1_1cvmx__bts__ext__ref0__div__cfg0__s.html#a79fee0ab0abf77a032600933797ce9e1">00545</a>     uint64_t <a class="code" href="structcvmx__bts__ext__ref0__div__cfg0_1_1cvmx__bts__ext__ref0__div__cfg0__s.html#a79fee0ab0abf77a032600933797ce9e1">clkout_bypass</a>                : 1;
<a name="l00546"></a><a class="code" href="structcvmx__bts__ext__ref0__div__cfg0_1_1cvmx__bts__ext__ref0__div__cfg0__s.html#af63cad6ab104014ead4416ff22f78039">00546</a>     uint64_t <a class="code" href="structcvmx__bts__ext__ref0__div__cfg0_1_1cvmx__bts__ext__ref0__div__cfg0__s.html#af63cad6ab104014ead4416ff22f78039">reserved_4_63</a>                : 60;
<a name="l00547"></a>00547 <span class="preprocessor">#endif</span>
<a name="l00548"></a>00548 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bts__ext__ref0__div__cfg0.html#a3e2133b97881c55cee4f53f4bef102cd">s</a>;
<a name="l00549"></a><a class="code" href="unioncvmx__bts__ext__ref0__div__cfg0.html#a09671b16e309897d22d01f081212b253">00549</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__ext__ref0__div__cfg0_1_1cvmx__bts__ext__ref0__div__cfg0__s.html">cvmx_bts_ext_ref0_div_cfg0_s</a>   <a class="code" href="unioncvmx__bts__ext__ref0__div__cfg0.html#a09671b16e309897d22d01f081212b253">cnf75xx</a>;
<a name="l00550"></a>00550 };
<a name="l00551"></a><a class="code" href="cvmx-bts-defs_8h.html#adf49ea809888cd346a43b23288c8784c">00551</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__ext__ref0__div__cfg0.html" title="cvmx_bts_ext_ref0_div_cfg0">cvmx_bts_ext_ref0_div_cfg0</a> <a class="code" href="unioncvmx__bts__ext__ref0__div__cfg0.html" title="cvmx_bts_ext_ref0_div_cfg0">cvmx_bts_ext_ref0_div_cfg0_t</a>;
<a name="l00552"></a>00552 <span class="comment"></span>
<a name="l00553"></a>00553 <span class="comment">/**</span>
<a name="l00554"></a>00554 <span class="comment"> * cvmx_bts_ext_ref0_div_cfg1</span>
<a name="l00555"></a>00555 <span class="comment"> *</span>
<a name="l00556"></a>00556 <span class="comment"> * This register configures the clock divider used to generate a 1PPS signal</span>
<a name="l00557"></a>00557 <span class="comment"> * from external reference clock 0 (i.e., EXTREF0_CLK).</span>
<a name="l00558"></a>00558 <span class="comment"> */</span>
<a name="l00559"></a><a class="code" href="unioncvmx__bts__ext__ref0__div__cfg1.html">00559</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__ext__ref0__div__cfg1.html" title="cvmx_bts_ext_ref0_div_cfg1">cvmx_bts_ext_ref0_div_cfg1</a> {
<a name="l00560"></a><a class="code" href="unioncvmx__bts__ext__ref0__div__cfg1.html#a00e69cf5c8504b886fcc0ef46b02303b">00560</a>     uint64_t <a class="code" href="unioncvmx__bts__ext__ref0__div__cfg1.html#a00e69cf5c8504b886fcc0ef46b02303b">u64</a>;
<a name="l00561"></a><a class="code" href="structcvmx__bts__ext__ref0__div__cfg1_1_1cvmx__bts__ext__ref0__div__cfg1__s.html">00561</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__ext__ref0__div__cfg1_1_1cvmx__bts__ext__ref0__div__cfg1__s.html">cvmx_bts_ext_ref0_div_cfg1_s</a> {
<a name="l00562"></a>00562 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00563"></a>00563 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__ext__ref0__div__cfg1_1_1cvmx__bts__ext__ref0__div__cfg1__s.html#aef77ad675716562e0d1fc49b1a068182">divider_start_pos</a>            : 32; <span class="comment">/**&lt; Divider start position. When a new value is written to</span>
<a name="l00564"></a>00564 <span class="comment">                                                         [DIVIDER_START_POS], the counter will reset to 0 the next time the</span>
<a name="l00565"></a>00565 <span class="comment">                                                         counter value is equal to [DIVIDER_START_POS]. Subsequently, the counter</span>
<a name="l00566"></a>00566 <span class="comment">                                                         will reset to 0 when the counter is equal to [DIVIDER_TC].</span>
<a name="l00567"></a>00567 <span class="comment">                                                         Writing [DIVIDER_START_POS] effectively applies a positive phase shift</span>
<a name="l00568"></a>00568 <span class="comment">                                                         of [DIVIDER_START_POS]+1 cycles to the 1PPS signal.</span>
<a name="l00569"></a>00569 <span class="comment">                                                         Note that a phase shift is only applied when this value changes, thus</span>
<a name="l00570"></a>00570 <span class="comment">                                                         it might be necessary to write this field to zero before applying a</span>
<a name="l00571"></a>00571 <span class="comment">                                                         new phase shift. */</span>
<a name="l00572"></a>00572     uint64_t <a class="code" href="structcvmx__bts__ext__ref0__div__cfg1_1_1cvmx__bts__ext__ref0__div__cfg1__s.html#af1268459b486d78cb3d363cc119ebcf6">divider_tc</a>                   : 32; <span class="comment">/**&lt; Divider counter terminal count value.</span>
<a name="l00573"></a>00573 <span class="comment">                                                         When BTS_EXT_REF0_DIV_CFG0[CLKOUT_5050_DUTY]=0, this field should be</span>
<a name="l00574"></a>00574 <span class="comment">                                                         set to the clock frequency minus one.</span>
<a name="l00575"></a>00575 <span class="comment">                                                         When BTS_EXT_REF0_DIV_CFG0[CLKOUT_5050_DUTY]=1, this field should be</span>
<a name="l00576"></a>00576 <span class="comment">                                                         set to half the clock frequency minus one. */</span>
<a name="l00577"></a>00577 <span class="preprocessor">#else</span>
<a name="l00578"></a><a class="code" href="structcvmx__bts__ext__ref0__div__cfg1_1_1cvmx__bts__ext__ref0__div__cfg1__s.html#af1268459b486d78cb3d363cc119ebcf6">00578</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__ext__ref0__div__cfg1_1_1cvmx__bts__ext__ref0__div__cfg1__s.html#af1268459b486d78cb3d363cc119ebcf6">divider_tc</a>                   : 32;
<a name="l00579"></a><a class="code" href="structcvmx__bts__ext__ref0__div__cfg1_1_1cvmx__bts__ext__ref0__div__cfg1__s.html#aef77ad675716562e0d1fc49b1a068182">00579</a>     uint64_t <a class="code" href="structcvmx__bts__ext__ref0__div__cfg1_1_1cvmx__bts__ext__ref0__div__cfg1__s.html#aef77ad675716562e0d1fc49b1a068182">divider_start_pos</a>            : 32;
<a name="l00580"></a>00580 <span class="preprocessor">#endif</span>
<a name="l00581"></a>00581 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bts__ext__ref0__div__cfg1.html#a2e686b2ce1bfaf692cb84a0548ba6cc3">s</a>;
<a name="l00582"></a><a class="code" href="unioncvmx__bts__ext__ref0__div__cfg1.html#a051300feb63f3fd73b571cc89f15e926">00582</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__ext__ref0__div__cfg1_1_1cvmx__bts__ext__ref0__div__cfg1__s.html">cvmx_bts_ext_ref0_div_cfg1_s</a>   <a class="code" href="unioncvmx__bts__ext__ref0__div__cfg1.html#a051300feb63f3fd73b571cc89f15e926">cnf75xx</a>;
<a name="l00583"></a>00583 };
<a name="l00584"></a><a class="code" href="cvmx-bts-defs_8h.html#ad28a28a10c127da26de5f5e670883e16">00584</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__ext__ref0__div__cfg1.html" title="cvmx_bts_ext_ref0_div_cfg1">cvmx_bts_ext_ref0_div_cfg1</a> <a class="code" href="unioncvmx__bts__ext__ref0__div__cfg1.html" title="cvmx_bts_ext_ref0_div_cfg1">cvmx_bts_ext_ref0_div_cfg1_t</a>;
<a name="l00585"></a>00585 <span class="comment"></span>
<a name="l00586"></a>00586 <span class="comment">/**</span>
<a name="l00587"></a>00587 <span class="comment"> * cvmx_bts_ext_ref1_div_cfg0</span>
<a name="l00588"></a>00588 <span class="comment"> *</span>
<a name="l00589"></a>00589 <span class="comment"> * This register configures the clock divider used to generate a 1PPS signal</span>
<a name="l00590"></a>00590 <span class="comment"> * from external reference clock 1 (i.e., EXTREF1_CLK).</span>
<a name="l00591"></a>00591 <span class="comment"> */</span>
<a name="l00592"></a><a class="code" href="unioncvmx__bts__ext__ref1__div__cfg0.html">00592</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__ext__ref1__div__cfg0.html" title="cvmx_bts_ext_ref1_div_cfg0">cvmx_bts_ext_ref1_div_cfg0</a> {
<a name="l00593"></a><a class="code" href="unioncvmx__bts__ext__ref1__div__cfg0.html#a7ac41d199976277dbfbe55fdfa4230ff">00593</a>     uint64_t <a class="code" href="unioncvmx__bts__ext__ref1__div__cfg0.html#a7ac41d199976277dbfbe55fdfa4230ff">u64</a>;
<a name="l00594"></a><a class="code" href="structcvmx__bts__ext__ref1__div__cfg0_1_1cvmx__bts__ext__ref1__div__cfg0__s.html">00594</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__ext__ref1__div__cfg0_1_1cvmx__bts__ext__ref1__div__cfg0__s.html">cvmx_bts_ext_ref1_div_cfg0_s</a> {
<a name="l00595"></a>00595 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00596"></a>00596 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__ext__ref1__div__cfg0_1_1cvmx__bts__ext__ref1__div__cfg0__s.html#a8c9d32a5bff3d4f8743a2211bd86ae81">reserved_4_63</a>                : 60;
<a name="l00597"></a>00597     uint64_t <a class="code" href="structcvmx__bts__ext__ref1__div__cfg0_1_1cvmx__bts__ext__ref1__div__cfg0__s.html#a688f1820182bb3b00481732318550235">clkout_bypass</a>                : 1;  <span class="comment">/**&lt; Set to 1 to bypass the clock divider (clock out = EXTREF1_CLK). */</span>
<a name="l00598"></a>00598     uint64_t <a class="code" href="structcvmx__bts__ext__ref1__div__cfg0_1_1cvmx__bts__ext__ref1__div__cfg0__s.html#ac769df86deb8cc35941b362661fd1178">clkout_inv</a>                   : 1;  <span class="comment">/**&lt; Set to 1 to inverse the clock output polarity. */</span>
<a name="l00599"></a>00599     uint64_t <a class="code" href="structcvmx__bts__ext__ref1__div__cfg0_1_1cvmx__bts__ext__ref1__div__cfg0__s.html#a5e5669cc38cb001ee36f7bec65f0de38">clkout_5050_duty</a>             : 1;  <span class="comment">/**&lt; Clock divider duty cycle:</span>
<a name="l00600"></a>00600 <span class="comment">                                                         0 = one cycle pulse (i.e., one cycle of external reference clock).</span>
<a name="l00601"></a>00601 <span class="comment">                                                         1 = 50/50 duty-cycle. */</span>
<a name="l00602"></a>00602     uint64_t <a class="code" href="structcvmx__bts__ext__ref1__div__cfg0_1_1cvmx__bts__ext__ref1__div__cfg0__s.html#a3280f98868344eb45f0f162f3e9e2ac4">divider_en</a>                   : 1;  <span class="comment">/**&lt; Set to 1 to enable the clock divider. The divider counter is reset to 0 when</span>
<a name="l00603"></a>00603 <span class="comment">                                                         [DIVIDER_EN] is set to 0 and the clock output is disabled. */</span>
<a name="l00604"></a>00604 <span class="preprocessor">#else</span>
<a name="l00605"></a><a class="code" href="structcvmx__bts__ext__ref1__div__cfg0_1_1cvmx__bts__ext__ref1__div__cfg0__s.html#a3280f98868344eb45f0f162f3e9e2ac4">00605</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__ext__ref1__div__cfg0_1_1cvmx__bts__ext__ref1__div__cfg0__s.html#a3280f98868344eb45f0f162f3e9e2ac4">divider_en</a>                   : 1;
<a name="l00606"></a><a class="code" href="structcvmx__bts__ext__ref1__div__cfg0_1_1cvmx__bts__ext__ref1__div__cfg0__s.html#a5e5669cc38cb001ee36f7bec65f0de38">00606</a>     uint64_t <a class="code" href="structcvmx__bts__ext__ref1__div__cfg0_1_1cvmx__bts__ext__ref1__div__cfg0__s.html#a5e5669cc38cb001ee36f7bec65f0de38">clkout_5050_duty</a>             : 1;
<a name="l00607"></a><a class="code" href="structcvmx__bts__ext__ref1__div__cfg0_1_1cvmx__bts__ext__ref1__div__cfg0__s.html#ac769df86deb8cc35941b362661fd1178">00607</a>     uint64_t <a class="code" href="structcvmx__bts__ext__ref1__div__cfg0_1_1cvmx__bts__ext__ref1__div__cfg0__s.html#ac769df86deb8cc35941b362661fd1178">clkout_inv</a>                   : 1;
<a name="l00608"></a><a class="code" href="structcvmx__bts__ext__ref1__div__cfg0_1_1cvmx__bts__ext__ref1__div__cfg0__s.html#a688f1820182bb3b00481732318550235">00608</a>     uint64_t <a class="code" href="structcvmx__bts__ext__ref1__div__cfg0_1_1cvmx__bts__ext__ref1__div__cfg0__s.html#a688f1820182bb3b00481732318550235">clkout_bypass</a>                : 1;
<a name="l00609"></a><a class="code" href="structcvmx__bts__ext__ref1__div__cfg0_1_1cvmx__bts__ext__ref1__div__cfg0__s.html#a8c9d32a5bff3d4f8743a2211bd86ae81">00609</a>     uint64_t <a class="code" href="structcvmx__bts__ext__ref1__div__cfg0_1_1cvmx__bts__ext__ref1__div__cfg0__s.html#a8c9d32a5bff3d4f8743a2211bd86ae81">reserved_4_63</a>                : 60;
<a name="l00610"></a>00610 <span class="preprocessor">#endif</span>
<a name="l00611"></a>00611 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bts__ext__ref1__div__cfg0.html#af1f8de397ebf089866ce13868d7f9de8">s</a>;
<a name="l00612"></a><a class="code" href="unioncvmx__bts__ext__ref1__div__cfg0.html#a7dfc9f656278dd5a2dcca5c9f41337df">00612</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__ext__ref1__div__cfg0_1_1cvmx__bts__ext__ref1__div__cfg0__s.html">cvmx_bts_ext_ref1_div_cfg0_s</a>   <a class="code" href="unioncvmx__bts__ext__ref1__div__cfg0.html#a7dfc9f656278dd5a2dcca5c9f41337df">cnf75xx</a>;
<a name="l00613"></a>00613 };
<a name="l00614"></a><a class="code" href="cvmx-bts-defs_8h.html#af09b24f3deba51a96053f714e32a1829">00614</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__ext__ref1__div__cfg0.html" title="cvmx_bts_ext_ref1_div_cfg0">cvmx_bts_ext_ref1_div_cfg0</a> <a class="code" href="unioncvmx__bts__ext__ref1__div__cfg0.html" title="cvmx_bts_ext_ref1_div_cfg0">cvmx_bts_ext_ref1_div_cfg0_t</a>;
<a name="l00615"></a>00615 <span class="comment"></span>
<a name="l00616"></a>00616 <span class="comment">/**</span>
<a name="l00617"></a>00617 <span class="comment"> * cvmx_bts_ext_ref1_div_cfg1</span>
<a name="l00618"></a>00618 <span class="comment"> *</span>
<a name="l00619"></a>00619 <span class="comment"> * This register configures the clock divider used to generate a 1PPS signal</span>
<a name="l00620"></a>00620 <span class="comment"> * from external reference clock 1 (i.e., EXTREF1_CLK).</span>
<a name="l00621"></a>00621 <span class="comment"> */</span>
<a name="l00622"></a><a class="code" href="unioncvmx__bts__ext__ref1__div__cfg1.html">00622</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__ext__ref1__div__cfg1.html" title="cvmx_bts_ext_ref1_div_cfg1">cvmx_bts_ext_ref1_div_cfg1</a> {
<a name="l00623"></a><a class="code" href="unioncvmx__bts__ext__ref1__div__cfg1.html#aae69c958f9b9991fe87c15bfba88e64e">00623</a>     uint64_t <a class="code" href="unioncvmx__bts__ext__ref1__div__cfg1.html#aae69c958f9b9991fe87c15bfba88e64e">u64</a>;
<a name="l00624"></a><a class="code" href="structcvmx__bts__ext__ref1__div__cfg1_1_1cvmx__bts__ext__ref1__div__cfg1__s.html">00624</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__ext__ref1__div__cfg1_1_1cvmx__bts__ext__ref1__div__cfg1__s.html">cvmx_bts_ext_ref1_div_cfg1_s</a> {
<a name="l00625"></a>00625 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00626"></a>00626 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__ext__ref1__div__cfg1_1_1cvmx__bts__ext__ref1__div__cfg1__s.html#aee6f43ded406568aab8fa7236196fc49">divider_start_pos</a>            : 32; <span class="comment">/**&lt; Divider start position. When a new value is written to</span>
<a name="l00627"></a>00627 <span class="comment">                                                         [DIVIDER_START_POS], the counter will reset to 0 the next time the</span>
<a name="l00628"></a>00628 <span class="comment">                                                         counter value is equal to [DIVIDER_START_POS]. Subsequently, the counter</span>
<a name="l00629"></a>00629 <span class="comment">                                                         will reset to 0 when the counter is equal to [DIVIDER_TC].</span>
<a name="l00630"></a>00630 <span class="comment">                                                         Writing [DIVIDER_START_POS] effectively applies a positive phase shift</span>
<a name="l00631"></a>00631 <span class="comment">                                                         of [DIVIDER_START_POS]+1 cycles to the 1PPS signal.</span>
<a name="l00632"></a>00632 <span class="comment">                                                         Note that a phase shift is only applied when this value changes, thus</span>
<a name="l00633"></a>00633 <span class="comment">                                                         it might be necessary to write this field to zero before applying a</span>
<a name="l00634"></a>00634 <span class="comment">                                                         new phase shift. */</span>
<a name="l00635"></a>00635     uint64_t <a class="code" href="structcvmx__bts__ext__ref1__div__cfg1_1_1cvmx__bts__ext__ref1__div__cfg1__s.html#a1ebf82c375c0ca85355175f47bcd242b">divider_tc</a>                   : 32; <span class="comment">/**&lt; Divider counter terminal count value.</span>
<a name="l00636"></a>00636 <span class="comment">                                                         When BTS_EXT_REF1_DIV_CFG0[CLKOUT_5050_DUTY]=0, this field should be</span>
<a name="l00637"></a>00637 <span class="comment">                                                         set to the clock frequency minus one.</span>
<a name="l00638"></a>00638 <span class="comment">                                                         When BTS_EXT_REF1_DIV_CFG0[CLKOUT_5050_DUTY]=1, this field should be</span>
<a name="l00639"></a>00639 <span class="comment">                                                         set to half the clock minus one. */</span>
<a name="l00640"></a>00640 <span class="preprocessor">#else</span>
<a name="l00641"></a><a class="code" href="structcvmx__bts__ext__ref1__div__cfg1_1_1cvmx__bts__ext__ref1__div__cfg1__s.html#a1ebf82c375c0ca85355175f47bcd242b">00641</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__ext__ref1__div__cfg1_1_1cvmx__bts__ext__ref1__div__cfg1__s.html#a1ebf82c375c0ca85355175f47bcd242b">divider_tc</a>                   : 32;
<a name="l00642"></a><a class="code" href="structcvmx__bts__ext__ref1__div__cfg1_1_1cvmx__bts__ext__ref1__div__cfg1__s.html#aee6f43ded406568aab8fa7236196fc49">00642</a>     uint64_t <a class="code" href="structcvmx__bts__ext__ref1__div__cfg1_1_1cvmx__bts__ext__ref1__div__cfg1__s.html#aee6f43ded406568aab8fa7236196fc49">divider_start_pos</a>            : 32;
<a name="l00643"></a>00643 <span class="preprocessor">#endif</span>
<a name="l00644"></a>00644 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bts__ext__ref1__div__cfg1.html#a9a6c7d08d28bafca2851fee2558c442b">s</a>;
<a name="l00645"></a><a class="code" href="unioncvmx__bts__ext__ref1__div__cfg1.html#a6f97ecc77d3ea837d3bd6c0dfb59e2be">00645</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__ext__ref1__div__cfg1_1_1cvmx__bts__ext__ref1__div__cfg1__s.html">cvmx_bts_ext_ref1_div_cfg1_s</a>   <a class="code" href="unioncvmx__bts__ext__ref1__div__cfg1.html#a6f97ecc77d3ea837d3bd6c0dfb59e2be">cnf75xx</a>;
<a name="l00646"></a>00646 };
<a name="l00647"></a><a class="code" href="cvmx-bts-defs_8h.html#a69032a0bf453bd9feada712a1b17537d">00647</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__ext__ref1__div__cfg1.html" title="cvmx_bts_ext_ref1_div_cfg1">cvmx_bts_ext_ref1_div_cfg1</a> <a class="code" href="unioncvmx__bts__ext__ref1__div__cfg1.html" title="cvmx_bts_ext_ref1_div_cfg1">cvmx_bts_ext_ref1_div_cfg1_t</a>;
<a name="l00648"></a>00648 <span class="comment"></span>
<a name="l00649"></a>00649 <span class="comment">/**</span>
<a name="l00650"></a>00650 <span class="comment"> * cvmx_bts_global_ctl</span>
<a name="l00651"></a>00651 <span class="comment"> */</span>
<a name="l00652"></a><a class="code" href="unioncvmx__bts__global__ctl.html">00652</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__global__ctl.html" title="cvmx_bts_global_ctl">cvmx_bts_global_ctl</a> {
<a name="l00653"></a><a class="code" href="unioncvmx__bts__global__ctl.html#a2ccbbf90a80cb3dcf6302aa160300d20">00653</a>     uint64_t <a class="code" href="unioncvmx__bts__global__ctl.html#a2ccbbf90a80cb3dcf6302aa160300d20">u64</a>;
<a name="l00654"></a><a class="code" href="structcvmx__bts__global__ctl_1_1cvmx__bts__global__ctl__s.html">00654</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__global__ctl_1_1cvmx__bts__global__ctl__s.html">cvmx_bts_global_ctl_s</a> {
<a name="l00655"></a>00655 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00656"></a>00656 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__global__ctl_1_1cvmx__bts__global__ctl__s.html#aeb39b2901102b0c48a62cf73787b7255">reserved_6_63</a>                : 58;
<a name="l00657"></a>00657     uint64_t <a class="code" href="structcvmx__bts__global__ctl_1_1cvmx__bts__global__ctl__s.html#a83d2564926621c25389cab572c6b17e7">mon_6144_clk_en</a>              : 1;  <span class="comment">/**&lt; Set to 1 to enable 61.44 MHz clock divider and its output (491MHz/8).</span>
<a name="l00658"></a>00658 <span class="comment">                                                         The 61.44 MHz can be output to BPHY_TP2 by setting</span>
<a name="l00659"></a>00659 <span class="comment">                                                         BTS_TP_MUX_SEL[TP2_SEL] = 0x6. */</span>
<a name="l00660"></a>00660     uint64_t <a class="code" href="structcvmx__bts__global__ctl_1_1cvmx__bts__global__ctl__s.html#ab4b67c8ad6e6a955f1d038be2ffcf513">ptp_1pps_out_en</a>              : 1;  <span class="comment">/**&lt; Set to 1 to enable PTP 1 pps output to the PTP_1PPS_OUT external pin. */</span>
<a name="l00661"></a>00661     uint64_t <a class="code" href="structcvmx__bts__global__ctl_1_1cvmx__bts__global__ctl__s.html#aee5f4be2271d1bc0cb0f1bf050cbbb09">gnss_1pps_out_en</a>             : 1;  <span class="comment">/**&lt; Set to 1 to enable GNSS 1 pps output to the GNSS_1PPS_OUT external pin. */</span>
<a name="l00662"></a>00662     uint64_t <a class="code" href="structcvmx__bts__global__ctl_1_1cvmx__bts__global__ctl__s.html#af9c569b485c2fc0170aedebfd7e7ab5f">dac_clk_en</a>                   : 1;  <span class="comment">/**&lt; Set to 1 to enable DAC_CLK external pin output of the (30.72 MHz/14) clock</span>
<a name="l00663"></a>00663 <span class="comment">                                                         divider. */</span>
<a name="l00664"></a>00664     uint64_t <a class="code" href="structcvmx__bts__global__ctl_1_1cvmx__bts__global__ctl__s.html#ad072177f9f0ef9e4c13a1fc3ab1db690">grfe_en</a>                      : 1;  <span class="comment">/**&lt; Set to 1 to enable GRFE. The GNSS_CLK must be stable before setting</span>
<a name="l00665"></a>00665 <span class="comment">                                                         this bit. */</span>
<a name="l00666"></a>00666     uint64_t <a class="code" href="structcvmx__bts__global__ctl_1_1cvmx__bts__global__ctl__s.html#a70a46eb66af5a40726e3890989b30d1d">gnss_en</a>                      : 1;  <span class="comment">/**&lt; External GNSS receiver enable. This bit controls the value output on the</span>
<a name="l00667"></a>00667 <span class="comment">                                                         GNSS_EN signal. */</span>
<a name="l00668"></a>00668 <span class="preprocessor">#else</span>
<a name="l00669"></a><a class="code" href="structcvmx__bts__global__ctl_1_1cvmx__bts__global__ctl__s.html#a70a46eb66af5a40726e3890989b30d1d">00669</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__global__ctl_1_1cvmx__bts__global__ctl__s.html#a70a46eb66af5a40726e3890989b30d1d">gnss_en</a>                      : 1;
<a name="l00670"></a><a class="code" href="structcvmx__bts__global__ctl_1_1cvmx__bts__global__ctl__s.html#ad072177f9f0ef9e4c13a1fc3ab1db690">00670</a>     uint64_t <a class="code" href="structcvmx__bts__global__ctl_1_1cvmx__bts__global__ctl__s.html#ad072177f9f0ef9e4c13a1fc3ab1db690">grfe_en</a>                      : 1;
<a name="l00671"></a><a class="code" href="structcvmx__bts__global__ctl_1_1cvmx__bts__global__ctl__s.html#af9c569b485c2fc0170aedebfd7e7ab5f">00671</a>     uint64_t <a class="code" href="structcvmx__bts__global__ctl_1_1cvmx__bts__global__ctl__s.html#af9c569b485c2fc0170aedebfd7e7ab5f">dac_clk_en</a>                   : 1;
<a name="l00672"></a><a class="code" href="structcvmx__bts__global__ctl_1_1cvmx__bts__global__ctl__s.html#aee5f4be2271d1bc0cb0f1bf050cbbb09">00672</a>     uint64_t <a class="code" href="structcvmx__bts__global__ctl_1_1cvmx__bts__global__ctl__s.html#aee5f4be2271d1bc0cb0f1bf050cbbb09">gnss_1pps_out_en</a>             : 1;
<a name="l00673"></a><a class="code" href="structcvmx__bts__global__ctl_1_1cvmx__bts__global__ctl__s.html#ab4b67c8ad6e6a955f1d038be2ffcf513">00673</a>     uint64_t <a class="code" href="structcvmx__bts__global__ctl_1_1cvmx__bts__global__ctl__s.html#ab4b67c8ad6e6a955f1d038be2ffcf513">ptp_1pps_out_en</a>              : 1;
<a name="l00674"></a><a class="code" href="structcvmx__bts__global__ctl_1_1cvmx__bts__global__ctl__s.html#a83d2564926621c25389cab572c6b17e7">00674</a>     uint64_t <a class="code" href="structcvmx__bts__global__ctl_1_1cvmx__bts__global__ctl__s.html#a83d2564926621c25389cab572c6b17e7">mon_6144_clk_en</a>              : 1;
<a name="l00675"></a><a class="code" href="structcvmx__bts__global__ctl_1_1cvmx__bts__global__ctl__s.html#aeb39b2901102b0c48a62cf73787b7255">00675</a>     uint64_t <a class="code" href="structcvmx__bts__global__ctl_1_1cvmx__bts__global__ctl__s.html#aeb39b2901102b0c48a62cf73787b7255">reserved_6_63</a>                : 58;
<a name="l00676"></a>00676 <span class="preprocessor">#endif</span>
<a name="l00677"></a>00677 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bts__global__ctl.html#aade5ebf6e6780a37a51bb02ee0b03c92">s</a>;
<a name="l00678"></a><a class="code" href="unioncvmx__bts__global__ctl.html#ae0451c99952e5ae51d2471f8bb23887e">00678</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__global__ctl_1_1cvmx__bts__global__ctl__s.html">cvmx_bts_global_ctl_s</a>          <a class="code" href="unioncvmx__bts__global__ctl.html#ae0451c99952e5ae51d2471f8bb23887e">cnf75xx</a>;
<a name="l00679"></a>00679 };
<a name="l00680"></a><a class="code" href="cvmx-bts-defs_8h.html#a4bb397259ad14c998c706e6d36907954">00680</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__global__ctl.html" title="cvmx_bts_global_ctl">cvmx_bts_global_ctl</a> <a class="code" href="unioncvmx__bts__global__ctl.html" title="cvmx_bts_global_ctl">cvmx_bts_global_ctl_t</a>;
<a name="l00681"></a>00681 <span class="comment"></span>
<a name="l00682"></a>00682 <span class="comment">/**</span>
<a name="l00683"></a>00683 <span class="comment"> * cvmx_bts_global_status</span>
<a name="l00684"></a>00684 <span class="comment"> */</span>
<a name="l00685"></a><a class="code" href="unioncvmx__bts__global__status.html">00685</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__global__status.html" title="cvmx_bts_global_status">cvmx_bts_global_status</a> {
<a name="l00686"></a><a class="code" href="unioncvmx__bts__global__status.html#ab256fb9b7c21f390f75d86fea1d94bd2">00686</a>     uint64_t <a class="code" href="unioncvmx__bts__global__status.html#ab256fb9b7c21f390f75d86fea1d94bd2">u64</a>;
<a name="l00687"></a><a class="code" href="structcvmx__bts__global__status_1_1cvmx__bts__global__status__s.html">00687</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__global__status_1_1cvmx__bts__global__status__s.html">cvmx_bts_global_status_s</a> {
<a name="l00688"></a>00688 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00689"></a>00689 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__global__status_1_1cvmx__bts__global__status__s.html#a3489759ae5a990683fd564f989fff808">reserved_1_63</a>                : 63;
<a name="l00690"></a>00690     uint64_t <a class="code" href="structcvmx__bts__global__status_1_1cvmx__bts__global__status__s.html#aa9cf022bd726e78647aaefe5267fac1a">bts_pll_lock</a>                 : 1;  <span class="comment">/**&lt; BTS sets this to one when the BTS PLL is locked. */</span>
<a name="l00691"></a>00691 <span class="preprocessor">#else</span>
<a name="l00692"></a><a class="code" href="structcvmx__bts__global__status_1_1cvmx__bts__global__status__s.html#aa9cf022bd726e78647aaefe5267fac1a">00692</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__global__status_1_1cvmx__bts__global__status__s.html#aa9cf022bd726e78647aaefe5267fac1a">bts_pll_lock</a>                 : 1;
<a name="l00693"></a><a class="code" href="structcvmx__bts__global__status_1_1cvmx__bts__global__status__s.html#a3489759ae5a990683fd564f989fff808">00693</a>     uint64_t <a class="code" href="structcvmx__bts__global__status_1_1cvmx__bts__global__status__s.html#a3489759ae5a990683fd564f989fff808">reserved_1_63</a>                : 63;
<a name="l00694"></a>00694 <span class="preprocessor">#endif</span>
<a name="l00695"></a>00695 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bts__global__status.html#a12e043ca535090347774cd05f029fe25">s</a>;
<a name="l00696"></a><a class="code" href="unioncvmx__bts__global__status.html#a75b7897f33edf5e82493b7f9542703a9">00696</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__global__status_1_1cvmx__bts__global__status__s.html">cvmx_bts_global_status_s</a>       <a class="code" href="unioncvmx__bts__global__status.html#a75b7897f33edf5e82493b7f9542703a9">cnf75xx</a>;
<a name="l00697"></a>00697 };
<a name="l00698"></a><a class="code" href="cvmx-bts-defs_8h.html#a010d29e1d656e5cc0fa34df67efed614">00698</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__global__status.html" title="cvmx_bts_global_status">cvmx_bts_global_status</a> <a class="code" href="unioncvmx__bts__global__status.html" title="cvmx_bts_global_status">cvmx_bts_global_status_t</a>;
<a name="l00699"></a>00699 <span class="comment"></span>
<a name="l00700"></a>00700 <span class="comment">/**</span>
<a name="l00701"></a>00701 <span class="comment"> * cvmx_bts_gps_1pps_cfg</span>
<a name="l00702"></a>00702 <span class="comment"> */</span>
<a name="l00703"></a><a class="code" href="unioncvmx__bts__gps__1pps__cfg.html">00703</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__gps__1pps__cfg.html" title="cvmx_bts_gps_1pps_cfg">cvmx_bts_gps_1pps_cfg</a> {
<a name="l00704"></a><a class="code" href="unioncvmx__bts__gps__1pps__cfg.html#a677cf62689ec757629c0a24bf04835cf">00704</a>     uint64_t <a class="code" href="unioncvmx__bts__gps__1pps__cfg.html#a677cf62689ec757629c0a24bf04835cf">u64</a>;
<a name="l00705"></a><a class="code" href="structcvmx__bts__gps__1pps__cfg_1_1cvmx__bts__gps__1pps__cfg__s.html">00705</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__gps__1pps__cfg_1_1cvmx__bts__gps__1pps__cfg__s.html">cvmx_bts_gps_1pps_cfg_s</a> {
<a name="l00706"></a>00706 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00707"></a>00707 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__gps__1pps__cfg_1_1cvmx__bts__gps__1pps__cfg__s.html#aacc1b2e162e37b81c47627a4abb88e43">reserved_1_63</a>                : 63;
<a name="l00708"></a>00708     uint64_t <a class="code" href="structcvmx__bts__gps__1pps__cfg_1_1cvmx__bts__gps__1pps__cfg__s.html#a08ffbd64597e5447289d56af1dcbb985">reverse</a>                      : 1;  <span class="comment">/**&lt; Set to 1 to invert the polarity of the GNSS_1PPS signal. */</span>
<a name="l00709"></a>00709 <span class="preprocessor">#else</span>
<a name="l00710"></a><a class="code" href="structcvmx__bts__gps__1pps__cfg_1_1cvmx__bts__gps__1pps__cfg__s.html#a08ffbd64597e5447289d56af1dcbb985">00710</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__gps__1pps__cfg_1_1cvmx__bts__gps__1pps__cfg__s.html#a08ffbd64597e5447289d56af1dcbb985">reverse</a>                      : 1;
<a name="l00711"></a><a class="code" href="structcvmx__bts__gps__1pps__cfg_1_1cvmx__bts__gps__1pps__cfg__s.html#aacc1b2e162e37b81c47627a4abb88e43">00711</a>     uint64_t <a class="code" href="structcvmx__bts__gps__1pps__cfg_1_1cvmx__bts__gps__1pps__cfg__s.html#aacc1b2e162e37b81c47627a4abb88e43">reserved_1_63</a>                : 63;
<a name="l00712"></a>00712 <span class="preprocessor">#endif</span>
<a name="l00713"></a>00713 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bts__gps__1pps__cfg.html#a684158b0e59d6a46811c89c9cb89ffdc">s</a>;
<a name="l00714"></a><a class="code" href="unioncvmx__bts__gps__1pps__cfg.html#a02d260a0826d0930c3b8c063f4cf0d22">00714</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__gps__1pps__cfg_1_1cvmx__bts__gps__1pps__cfg__s.html">cvmx_bts_gps_1pps_cfg_s</a>        <a class="code" href="unioncvmx__bts__gps__1pps__cfg.html#a02d260a0826d0930c3b8c063f4cf0d22">cnf75xx</a>;
<a name="l00715"></a>00715 };
<a name="l00716"></a><a class="code" href="cvmx-bts-defs_8h.html#a8543f6be30637f8c24b1e2c428ea8cae">00716</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__gps__1pps__cfg.html" title="cvmx_bts_gps_1pps_cfg">cvmx_bts_gps_1pps_cfg</a> <a class="code" href="unioncvmx__bts__gps__1pps__cfg.html" title="cvmx_bts_gps_1pps_cfg">cvmx_bts_gps_1pps_cfg_t</a>;
<a name="l00717"></a>00717 <span class="comment"></span>
<a name="l00718"></a>00718 <span class="comment">/**</span>
<a name="l00719"></a>00719 <span class="comment"> * cvmx_bts_grfe_1pps_cfg</span>
<a name="l00720"></a>00720 <span class="comment"> *</span>
<a name="l00721"></a>00721 <span class="comment"> * This register configures the BTS GNSS_1PPS timer.</span>
<a name="l00722"></a>00722 <span class="comment"> *</span>
<a name="l00723"></a>00723 <span class="comment"> */</span>
<a name="l00724"></a><a class="code" href="unioncvmx__bts__grfe__1pps__cfg.html">00724</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__grfe__1pps__cfg.html" title="cvmx_bts_grfe_1pps_cfg">cvmx_bts_grfe_1pps_cfg</a> {
<a name="l00725"></a><a class="code" href="unioncvmx__bts__grfe__1pps__cfg.html#ac37c4859c9ed06a38c3afa51d450f368">00725</a>     uint64_t <a class="code" href="unioncvmx__bts__grfe__1pps__cfg.html#ac37c4859c9ed06a38c3afa51d450f368">u64</a>;
<a name="l00726"></a><a class="code" href="structcvmx__bts__grfe__1pps__cfg_1_1cvmx__bts__grfe__1pps__cfg__s.html">00726</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__grfe__1pps__cfg_1_1cvmx__bts__grfe__1pps__cfg__s.html">cvmx_bts_grfe_1pps_cfg_s</a> {
<a name="l00727"></a>00727 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00728"></a>00728 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__grfe__1pps__cfg_1_1cvmx__bts__grfe__1pps__cfg__s.html#aff28a4d6582f900ca1bb780fc6d32877">max_cnt</a>                      : 32; <span class="comment">/**&lt; The number of GNSS_CLK cycles per second. Typically this should be set</span>
<a name="l00729"></a>00729 <span class="comment">                                                         to 16368000 for a 16.368 MHz GNSS clock. */</span>
<a name="l00730"></a>00730     uint64_t <a class="code" href="structcvmx__bts__grfe__1pps__cfg_1_1cvmx__bts__grfe__1pps__cfg__s.html#a199c8b305eee3b326c170f3b1dc3bfde">reserved_16_31</a>               : 16;
<a name="l00731"></a>00731     uint64_t <a class="code" href="structcvmx__bts__grfe__1pps__cfg_1_1cvmx__bts__grfe__1pps__cfg__s.html#af80bf24daf6ce0797c7ade4adaa686f2">on_length</a>                    : 16; <span class="comment">/**&lt; Length of the 1PPS pulse in units of GNSS_CLK cycles. */</span>
<a name="l00732"></a>00732 <span class="preprocessor">#else</span>
<a name="l00733"></a><a class="code" href="structcvmx__bts__grfe__1pps__cfg_1_1cvmx__bts__grfe__1pps__cfg__s.html#af80bf24daf6ce0797c7ade4adaa686f2">00733</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__grfe__1pps__cfg_1_1cvmx__bts__grfe__1pps__cfg__s.html#af80bf24daf6ce0797c7ade4adaa686f2">on_length</a>                    : 16;
<a name="l00734"></a><a class="code" href="structcvmx__bts__grfe__1pps__cfg_1_1cvmx__bts__grfe__1pps__cfg__s.html#a199c8b305eee3b326c170f3b1dc3bfde">00734</a>     uint64_t <a class="code" href="structcvmx__bts__grfe__1pps__cfg_1_1cvmx__bts__grfe__1pps__cfg__s.html#a199c8b305eee3b326c170f3b1dc3bfde">reserved_16_31</a>               : 16;
<a name="l00735"></a><a class="code" href="structcvmx__bts__grfe__1pps__cfg_1_1cvmx__bts__grfe__1pps__cfg__s.html#aff28a4d6582f900ca1bb780fc6d32877">00735</a>     uint64_t <a class="code" href="structcvmx__bts__grfe__1pps__cfg_1_1cvmx__bts__grfe__1pps__cfg__s.html#aff28a4d6582f900ca1bb780fc6d32877">max_cnt</a>                      : 32;
<a name="l00736"></a>00736 <span class="preprocessor">#endif</span>
<a name="l00737"></a>00737 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bts__grfe__1pps__cfg.html#aa8309ac2e35284b357d70f991ad547d6">s</a>;
<a name="l00738"></a><a class="code" href="unioncvmx__bts__grfe__1pps__cfg.html#af4d541b4b1fe1c4574eb661fd0856651">00738</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__grfe__1pps__cfg_1_1cvmx__bts__grfe__1pps__cfg__s.html">cvmx_bts_grfe_1pps_cfg_s</a>       <a class="code" href="unioncvmx__bts__grfe__1pps__cfg.html#af4d541b4b1fe1c4574eb661fd0856651">cnf75xx</a>;
<a name="l00739"></a>00739 };
<a name="l00740"></a><a class="code" href="cvmx-bts-defs_8h.html#a4e529c47a155df4d7188ee3eed9897cd">00740</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__grfe__1pps__cfg.html" title="cvmx_bts_grfe_1pps_cfg">cvmx_bts_grfe_1pps_cfg</a> <a class="code" href="unioncvmx__bts__grfe__1pps__cfg.html" title="cvmx_bts_grfe_1pps_cfg">cvmx_bts_grfe_1pps_cfg_t</a>;
<a name="l00741"></a>00741 <span class="comment"></span>
<a name="l00742"></a>00742 <span class="comment">/**</span>
<a name="l00743"></a>00743 <span class="comment"> * cvmx_bts_grfe_1pps_en</span>
<a name="l00744"></a>00744 <span class="comment"> *</span>
<a name="l00745"></a>00745 <span class="comment"> * This register enables the GNSS_1PPS signal and specifies the frame and</span>
<a name="l00746"></a>00746 <span class="comment"> * sample number of the initial 1PPS pulse.</span>
<a name="l00747"></a>00747 <span class="comment"> */</span>
<a name="l00748"></a><a class="code" href="unioncvmx__bts__grfe__1pps__en.html">00748</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__grfe__1pps__en.html" title="cvmx_bts_grfe_1pps_en">cvmx_bts_grfe_1pps_en</a> {
<a name="l00749"></a><a class="code" href="unioncvmx__bts__grfe__1pps__en.html#a88672053ce9e839a8df19f4eb6c017ce">00749</a>     uint64_t <a class="code" href="unioncvmx__bts__grfe__1pps__en.html#a88672053ce9e839a8df19f4eb6c017ce">u64</a>;
<a name="l00750"></a><a class="code" href="structcvmx__bts__grfe__1pps__en_1_1cvmx__bts__grfe__1pps__en__s.html">00750</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__grfe__1pps__en_1_1cvmx__bts__grfe__1pps__en__s.html">cvmx_bts_grfe_1pps_en_s</a> {
<a name="l00751"></a>00751 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00752"></a>00752 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__grfe__1pps__en_1_1cvmx__bts__grfe__1pps__en__s.html#a91a7df7ff5f697595939789bbd28bbf6">en</a>                           : 1;  <span class="comment">/**&lt; Set to 1 to enable 1PPS. The first 1PPS pulse will be generated 2</span>
<a name="l00753"></a>00753 <span class="comment">                                                         GNSS_CLK cycles after receiving sample [START_SMPL_NUM] in frame</span>
<a name="l00754"></a>00754 <span class="comment">                                                         [START_FRM_NUM]. This bit must be cleared before writing the other</span>
<a name="l00755"></a>00755 <span class="comment">                                                         fields in this register. */</span>
<a name="l00756"></a>00756     uint64_t <a class="code" href="structcvmx__bts__grfe__1pps__en_1_1cvmx__bts__grfe__1pps__en__s.html#a00ceb156323925417e0dc7231f3d7b3e">reserved_40_62</a>               : 23;
<a name="l00757"></a>00757     uint64_t <a class="code" href="structcvmx__bts__grfe__1pps__en_1_1cvmx__bts__grfe__1pps__en__s.html#a34631816055788a0e756e92b11d52898">start_frm_num</a>                : 24; <span class="comment">/**&lt; Start frame number for 1PPS generation. The first pulse will be</span>
<a name="l00758"></a>00758 <span class="comment">                                                         generated 2 GNSS clock cycles after [START_FRM_NUM],[START_SMPL_NUM], and</span>
<a name="l00759"></a>00759 <span class="comment">                                                         in some cases this might require setting [START_FRM_NUM] to one less</span>
<a name="l00760"></a>00760 <span class="comment">                                                         than the actual frame number where the first 1PPS pulse will occur. */</span>
<a name="l00761"></a>00761     uint64_t <a class="code" href="structcvmx__bts__grfe__1pps__en_1_1cvmx__bts__grfe__1pps__en__s.html#aa98fb47467da5f69342b3aebe352a8a9">start_smpl_num</a>               : 16; <span class="comment">/**&lt; Start sample number for 1PPS generation. Note that the first 1PPS</span>
<a name="l00762"></a>00762 <span class="comment">                                                         pulse will actually be generated two GNSS clock cycles later (i.e.,</span>
<a name="l00763"></a>00763 <span class="comment">                                                         at [START_SMPL_NUM]+2). */</span>
<a name="l00764"></a>00764 <span class="preprocessor">#else</span>
<a name="l00765"></a><a class="code" href="structcvmx__bts__grfe__1pps__en_1_1cvmx__bts__grfe__1pps__en__s.html#aa98fb47467da5f69342b3aebe352a8a9">00765</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__grfe__1pps__en_1_1cvmx__bts__grfe__1pps__en__s.html#aa98fb47467da5f69342b3aebe352a8a9">start_smpl_num</a>               : 16;
<a name="l00766"></a><a class="code" href="structcvmx__bts__grfe__1pps__en_1_1cvmx__bts__grfe__1pps__en__s.html#a34631816055788a0e756e92b11d52898">00766</a>     uint64_t <a class="code" href="structcvmx__bts__grfe__1pps__en_1_1cvmx__bts__grfe__1pps__en__s.html#a34631816055788a0e756e92b11d52898">start_frm_num</a>                : 24;
<a name="l00767"></a><a class="code" href="structcvmx__bts__grfe__1pps__en_1_1cvmx__bts__grfe__1pps__en__s.html#a00ceb156323925417e0dc7231f3d7b3e">00767</a>     uint64_t <a class="code" href="structcvmx__bts__grfe__1pps__en_1_1cvmx__bts__grfe__1pps__en__s.html#a00ceb156323925417e0dc7231f3d7b3e">reserved_40_62</a>               : 23;
<a name="l00768"></a><a class="code" href="structcvmx__bts__grfe__1pps__en_1_1cvmx__bts__grfe__1pps__en__s.html#a91a7df7ff5f697595939789bbd28bbf6">00768</a>     uint64_t <a class="code" href="structcvmx__bts__grfe__1pps__en_1_1cvmx__bts__grfe__1pps__en__s.html#a91a7df7ff5f697595939789bbd28bbf6">en</a>                           : 1;
<a name="l00769"></a>00769 <span class="preprocessor">#endif</span>
<a name="l00770"></a>00770 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bts__grfe__1pps__en.html#a67d4ae1ee6e52314cd4e2c88497a8f2d">s</a>;
<a name="l00771"></a><a class="code" href="unioncvmx__bts__grfe__1pps__en.html#a588f729854e2b5b61f2550887838b95a">00771</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__grfe__1pps__en_1_1cvmx__bts__grfe__1pps__en__s.html">cvmx_bts_grfe_1pps_en_s</a>        <a class="code" href="unioncvmx__bts__grfe__1pps__en.html#a588f729854e2b5b61f2550887838b95a">cnf75xx</a>;
<a name="l00772"></a>00772 };
<a name="l00773"></a><a class="code" href="cvmx-bts-defs_8h.html#a86ecf6d133aa6ae6d9645e1eef6531a9">00773</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__grfe__1pps__en.html" title="cvmx_bts_grfe_1pps_en">cvmx_bts_grfe_1pps_en</a> <a class="code" href="unioncvmx__bts__grfe__1pps__en.html" title="cvmx_bts_grfe_1pps_en">cvmx_bts_grfe_1pps_en_t</a>;
<a name="l00774"></a>00774 <span class="comment"></span>
<a name="l00775"></a>00775 <span class="comment">/**</span>
<a name="l00776"></a>00776 <span class="comment"> * cvmx_bts_grfe_cfg0</span>
<a name="l00777"></a>00777 <span class="comment"> *</span>
<a name="l00778"></a>00778 <span class="comment"> * This register configures the RXIQ sampling and weight accumulator for the</span>
<a name="l00779"></a>00779 <span class="comment"> * BTS GRFE.</span>
<a name="l00780"></a>00780 <span class="comment"> */</span>
<a name="l00781"></a><a class="code" href="unioncvmx__bts__grfe__cfg0.html">00781</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__grfe__cfg0.html" title="cvmx_bts_grfe_cfg0">cvmx_bts_grfe_cfg0</a> {
<a name="l00782"></a><a class="code" href="unioncvmx__bts__grfe__cfg0.html#a6d40cb5d66e02adc1ab14e34305394dd">00782</a>     uint64_t <a class="code" href="unioncvmx__bts__grfe__cfg0.html#a6d40cb5d66e02adc1ab14e34305394dd">u64</a>;
<a name="l00783"></a><a class="code" href="structcvmx__bts__grfe__cfg0_1_1cvmx__bts__grfe__cfg0__s.html">00783</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__grfe__cfg0_1_1cvmx__bts__grfe__cfg0__s.html">cvmx_bts_grfe_cfg0_s</a> {
<a name="l00784"></a>00784 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00785"></a>00785 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__grfe__cfg0_1_1cvmx__bts__grfe__cfg0__s.html#a551ca0f21a62f1e7e25fa5fbc5ce02d3">on</a>                           : 1;  <span class="comment">/**&lt; Set to 1 to enable the GRFE. The BTS_GRFE_CFG0-2 registers must be</span>
<a name="l00786"></a>00786 <span class="comment">                                                         programmed before setting this bit. Similarly, this bit must be</span>
<a name="l00787"></a>00787 <span class="comment">                                                         cleared before changing any values in the BTS_GRFE_CFG0-2 registers. */</span>
<a name="l00788"></a>00788     uint64_t <a class="code" href="structcvmx__bts__grfe__cfg0_1_1cvmx__bts__grfe__cfg0__s.html#a7bde7572ea9325bdc6b214ca01568672">reserved_16_62</a>               : 47;
<a name="l00789"></a>00789     uint64_t <a class="code" href="structcvmx__bts__grfe__cfg0_1_1cvmx__bts__grfe__cfg0__s.html#ae8be4538435abecf514fbdb6dd34804d">rs</a>                           : 4;  <span class="comment">/**&lt; Right shift amount for the weighted accumulator. */</span>
<a name="l00790"></a>00790     uint64_t <a class="code" href="structcvmx__bts__grfe__cfg0_1_1cvmx__bts__grfe__cfg0__s.html#abe7ad6858ef253daa4ee50b6b0b1d0d7">reserved_10_11</a>               : 2;
<a name="l00791"></a>00791     uint64_t <a class="code" href="structcvmx__bts__grfe__cfg0_1_1cvmx__bts__grfe__cfg0__s.html#af1d4ceff7ddf38bb326a1f8529ea4366">ds_factor</a>                    : 2;  <span class="comment">/**&lt; Down-sampling factor.</span>
<a name="l00792"></a>00792 <span class="comment">                                                         0x0 = 1 sample down-sampling (i.e., no down-sampling).</span>
<a name="l00793"></a>00793 <span class="comment">                                                         0x1 = 2 sample down-sampling.</span>
<a name="l00794"></a>00794 <span class="comment">                                                         0x2 = 4 sample down-sampling.</span>
<a name="l00795"></a>00795 <span class="comment">                                                         0x3 = 8 sample down-sampling. */</span>
<a name="l00796"></a>00796     uint64_t <a class="code" href="structcvmx__bts__grfe__cfg0_1_1cvmx__bts__grfe__cfg0__s.html#aca78d4bfedab72c4f0cee6260ab4a062">reserved_7_7</a>                 : 1;
<a name="l00797"></a>00797     uint64_t <a class="code" href="structcvmx__bts__grfe__cfg0_1_1cvmx__bts__grfe__cfg0__s.html#a2e739c281d0e3abc4cc108d5a8369bcb">iq_mode</a>                      : 3;  <span class="comment">/**&lt; Format for incoming I/Q data from GNSS RF front-end:</span>
<a name="l00798"></a>00798 <span class="comment">                                                         0x0 = 1 bit signed 2&apos;s complement, complex value.</span>
<a name="l00799"></a>00799 <span class="comment">                                                         0x1 = 2 bit signed 2&apos;s complement, complex value.</span>
<a name="l00800"></a>00800 <span class="comment">                                                         0x2 = 3 bit signed 2&apos;s complement, real value only.</span>
<a name="l00801"></a>00801 <span class="comment">                                                         0x3 = 1 bit sign/magnitude, complex value.</span>
<a name="l00802"></a>00802 <span class="comment">                                                         0x4 = 2 bit sign/magnitude, complex value.</span>
<a name="l00803"></a>00803 <span class="comment">                                                         0x5 = 3 bit sign/magnitude, real value only.</span>
<a name="l00804"></a>00804 <span class="comment">                                                         0x6 = Reserved.</span>
<a name="l00805"></a>00805 <span class="comment">                                                         0x7 = Reserved. */</span>
<a name="l00806"></a>00806     uint64_t <a class="code" href="structcvmx__bts__grfe__cfg0_1_1cvmx__bts__grfe__cfg0__s.html#ab9ca8fb59a7fbad6ecd3831e9ac5fee8">reserved_1_3</a>                 : 3;
<a name="l00807"></a>00807     uint64_t <a class="code" href="structcvmx__bts__grfe__cfg0_1_1cvmx__bts__grfe__cfg0__s.html#ab7b967ef8e875ac592a5a3ffcd4482f6">dlatch_edge</a>                  : 1;  <span class="comment">/**&lt; Select whether I/Q values are sampled on rising or falling edge of</span>
<a name="l00808"></a>00808 <span class="comment">                                                         GNSS_CLK:</span>
<a name="l00809"></a>00809 <span class="comment">                                                         0 = Rising edge.</span>
<a name="l00810"></a>00810 <span class="comment">                                                         1 = Falling edge. */</span>
<a name="l00811"></a>00811 <span class="preprocessor">#else</span>
<a name="l00812"></a><a class="code" href="structcvmx__bts__grfe__cfg0_1_1cvmx__bts__grfe__cfg0__s.html#ab7b967ef8e875ac592a5a3ffcd4482f6">00812</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__grfe__cfg0_1_1cvmx__bts__grfe__cfg0__s.html#ab7b967ef8e875ac592a5a3ffcd4482f6">dlatch_edge</a>                  : 1;
<a name="l00813"></a><a class="code" href="structcvmx__bts__grfe__cfg0_1_1cvmx__bts__grfe__cfg0__s.html#ab9ca8fb59a7fbad6ecd3831e9ac5fee8">00813</a>     uint64_t <a class="code" href="structcvmx__bts__grfe__cfg0_1_1cvmx__bts__grfe__cfg0__s.html#ab9ca8fb59a7fbad6ecd3831e9ac5fee8">reserved_1_3</a>                 : 3;
<a name="l00814"></a><a class="code" href="structcvmx__bts__grfe__cfg0_1_1cvmx__bts__grfe__cfg0__s.html#a2e739c281d0e3abc4cc108d5a8369bcb">00814</a>     uint64_t <a class="code" href="structcvmx__bts__grfe__cfg0_1_1cvmx__bts__grfe__cfg0__s.html#a2e739c281d0e3abc4cc108d5a8369bcb">iq_mode</a>                      : 3;
<a name="l00815"></a><a class="code" href="structcvmx__bts__grfe__cfg0_1_1cvmx__bts__grfe__cfg0__s.html#aca78d4bfedab72c4f0cee6260ab4a062">00815</a>     uint64_t <a class="code" href="structcvmx__bts__grfe__cfg0_1_1cvmx__bts__grfe__cfg0__s.html#aca78d4bfedab72c4f0cee6260ab4a062">reserved_7_7</a>                 : 1;
<a name="l00816"></a><a class="code" href="structcvmx__bts__grfe__cfg0_1_1cvmx__bts__grfe__cfg0__s.html#af1d4ceff7ddf38bb326a1f8529ea4366">00816</a>     uint64_t <a class="code" href="structcvmx__bts__grfe__cfg0_1_1cvmx__bts__grfe__cfg0__s.html#af1d4ceff7ddf38bb326a1f8529ea4366">ds_factor</a>                    : 2;
<a name="l00817"></a><a class="code" href="structcvmx__bts__grfe__cfg0_1_1cvmx__bts__grfe__cfg0__s.html#abe7ad6858ef253daa4ee50b6b0b1d0d7">00817</a>     uint64_t <a class="code" href="structcvmx__bts__grfe__cfg0_1_1cvmx__bts__grfe__cfg0__s.html#abe7ad6858ef253daa4ee50b6b0b1d0d7">reserved_10_11</a>               : 2;
<a name="l00818"></a><a class="code" href="structcvmx__bts__grfe__cfg0_1_1cvmx__bts__grfe__cfg0__s.html#ae8be4538435abecf514fbdb6dd34804d">00818</a>     uint64_t <a class="code" href="structcvmx__bts__grfe__cfg0_1_1cvmx__bts__grfe__cfg0__s.html#ae8be4538435abecf514fbdb6dd34804d">rs</a>                           : 4;
<a name="l00819"></a><a class="code" href="structcvmx__bts__grfe__cfg0_1_1cvmx__bts__grfe__cfg0__s.html#a7bde7572ea9325bdc6b214ca01568672">00819</a>     uint64_t <a class="code" href="structcvmx__bts__grfe__cfg0_1_1cvmx__bts__grfe__cfg0__s.html#a7bde7572ea9325bdc6b214ca01568672">reserved_16_62</a>               : 47;
<a name="l00820"></a><a class="code" href="structcvmx__bts__grfe__cfg0_1_1cvmx__bts__grfe__cfg0__s.html#a551ca0f21a62f1e7e25fa5fbc5ce02d3">00820</a>     uint64_t <a class="code" href="structcvmx__bts__grfe__cfg0_1_1cvmx__bts__grfe__cfg0__s.html#a551ca0f21a62f1e7e25fa5fbc5ce02d3">on</a>                           : 1;
<a name="l00821"></a>00821 <span class="preprocessor">#endif</span>
<a name="l00822"></a>00822 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bts__grfe__cfg0.html#ab3942913628711e093144579ecbc28cb">s</a>;
<a name="l00823"></a><a class="code" href="unioncvmx__bts__grfe__cfg0.html#addc3b9c16ce4937da1cdd8c5bf963ea5">00823</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__grfe__cfg0_1_1cvmx__bts__grfe__cfg0__s.html">cvmx_bts_grfe_cfg0_s</a>           <a class="code" href="unioncvmx__bts__grfe__cfg0.html#addc3b9c16ce4937da1cdd8c5bf963ea5">cnf75xx</a>;
<a name="l00824"></a>00824 };
<a name="l00825"></a><a class="code" href="cvmx-bts-defs_8h.html#a83a9cdf9615917e3ffeb9b07565bc082">00825</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__grfe__cfg0.html" title="cvmx_bts_grfe_cfg0">cvmx_bts_grfe_cfg0</a> <a class="code" href="unioncvmx__bts__grfe__cfg0.html" title="cvmx_bts_grfe_cfg0">cvmx_bts_grfe_cfg0_t</a>;
<a name="l00826"></a>00826 <span class="comment"></span>
<a name="l00827"></a>00827 <span class="comment">/**</span>
<a name="l00828"></a>00828 <span class="comment"> * cvmx_bts_grfe_cfg1</span>
<a name="l00829"></a>00829 <span class="comment"> *</span>
<a name="l00830"></a>00830 <span class="comment"> * This register sets the weights used in the BTS GRFE weighted accumulator.</span>
<a name="l00831"></a>00831 <span class="comment"> *</span>
<a name="l00832"></a>00832 <span class="comment"> */</span>
<a name="l00833"></a><a class="code" href="unioncvmx__bts__grfe__cfg1.html">00833</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__grfe__cfg1.html" title="cvmx_bts_grfe_cfg1">cvmx_bts_grfe_cfg1</a> {
<a name="l00834"></a><a class="code" href="unioncvmx__bts__grfe__cfg1.html#ac2f7ead8e1ee83dd9a11487061a7048a">00834</a>     uint64_t <a class="code" href="unioncvmx__bts__grfe__cfg1.html#ac2f7ead8e1ee83dd9a11487061a7048a">u64</a>;
<a name="l00835"></a><a class="code" href="structcvmx__bts__grfe__cfg1_1_1cvmx__bts__grfe__cfg1__s.html">00835</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__grfe__cfg1_1_1cvmx__bts__grfe__cfg1__s.html">cvmx_bts_grfe_cfg1_s</a> {
<a name="l00836"></a>00836 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00837"></a>00837 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__grfe__cfg1_1_1cvmx__bts__grfe__cfg1__s.html#a650b8805ad96280ae065552f92583513">wht</a>                          : 64; <span class="comment">/**&lt; Weight table for the weighted accumulator. The table contains eight</span>
<a name="l00838"></a>00838 <span class="comment">                                                         signed, 8-bit weights. w(0) is stored in bits [7..0], w(1) is stored</span>
<a name="l00839"></a>00839 <span class="comment">                                                         in bits [15..8], etc. */</span>
<a name="l00840"></a>00840 <span class="preprocessor">#else</span>
<a name="l00841"></a><a class="code" href="structcvmx__bts__grfe__cfg1_1_1cvmx__bts__grfe__cfg1__s.html#a650b8805ad96280ae065552f92583513">00841</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__grfe__cfg1_1_1cvmx__bts__grfe__cfg1__s.html#a650b8805ad96280ae065552f92583513">wht</a>                          : 64;
<a name="l00842"></a>00842 <span class="preprocessor">#endif</span>
<a name="l00843"></a>00843 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bts__grfe__cfg1.html#aafce19560c5c5bd14a50460684cd148c">s</a>;
<a name="l00844"></a><a class="code" href="unioncvmx__bts__grfe__cfg1.html#a369ba087557296838983ca79c44486e8">00844</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__grfe__cfg1_1_1cvmx__bts__grfe__cfg1__s.html">cvmx_bts_grfe_cfg1_s</a>           <a class="code" href="unioncvmx__bts__grfe__cfg1.html#a369ba087557296838983ca79c44486e8">cnf75xx</a>;
<a name="l00845"></a>00845 };
<a name="l00846"></a><a class="code" href="cvmx-bts-defs_8h.html#a68bb018e169577c3e38fccbe548a541d">00846</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__grfe__cfg1.html" title="cvmx_bts_grfe_cfg1">cvmx_bts_grfe_cfg1</a> <a class="code" href="unioncvmx__bts__grfe__cfg1.html" title="cvmx_bts_grfe_cfg1">cvmx_bts_grfe_cfg1_t</a>;
<a name="l00847"></a>00847 <span class="comment"></span>
<a name="l00848"></a>00848 <span class="comment">/**</span>
<a name="l00849"></a>00849 <span class="comment"> * cvmx_bts_grfe_cfg2</span>
<a name="l00850"></a>00850 <span class="comment"> *</span>
<a name="l00851"></a>00851 <span class="comment"> * This register configures the output format for the BTS GRFE sample framer,</span>
<a name="l00852"></a>00852 <span class="comment"> * and the size and location of the circular buffer used to write the GNSS</span>
<a name="l00853"></a>00853 <span class="comment"> * samples.</span>
<a name="l00854"></a>00854 <span class="comment"> *</span>
<a name="l00855"></a>00855 <span class="comment"> * Frames are written to the circular buffer at increasing addresses starting</span>
<a name="l00856"></a>00856 <span class="comment"> * at [BASE_ADDR]. The number of frames that can be written in the buffer</span>
<a name="l00857"></a>00857 <span class="comment"> * before wrapping around to [BASE_ADDR] is specified via [SIZE_IN_FRM].</span>
<a name="l00858"></a>00858 <span class="comment"> *</span>
<a name="l00859"></a>00859 <span class="comment"> * Note that the size of each frame depends on [IQ_PACK_MODE] and</span>
<a name="l00860"></a>00860 <span class="comment"> * BTS_GRFE_CFG0[DS_FACTOR], as follows:</span>
<a name="l00861"></a>00861 <span class="comment"> *</span>
<a name="l00862"></a>00862 <span class="comment"> * _ For 8-bit samples, each frame is 32768/(2^DS_FACTOR) bytes.</span>
<a name="l00863"></a>00863 <span class="comment"> *</span>
<a name="l00864"></a>00864 <span class="comment"> * _ For 16-bit samples, each frame is 65536/(2^DS_FACTOR) bytes.</span>
<a name="l00865"></a>00865 <span class="comment"> */</span>
<a name="l00866"></a><a class="code" href="unioncvmx__bts__grfe__cfg2.html">00866</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__grfe__cfg2.html" title="cvmx_bts_grfe_cfg2">cvmx_bts_grfe_cfg2</a> {
<a name="l00867"></a><a class="code" href="unioncvmx__bts__grfe__cfg2.html#a138eaf5e5beacefdce1f165af2d248de">00867</a>     uint64_t <a class="code" href="unioncvmx__bts__grfe__cfg2.html#a138eaf5e5beacefdce1f165af2d248de">u64</a>;
<a name="l00868"></a><a class="code" href="structcvmx__bts__grfe__cfg2_1_1cvmx__bts__grfe__cfg2__s.html">00868</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__grfe__cfg2_1_1cvmx__bts__grfe__cfg2__s.html">cvmx_bts_grfe_cfg2_s</a> {
<a name="l00869"></a>00869 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00870"></a>00870 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__grfe__cfg2_1_1cvmx__bts__grfe__cfg2__s.html#afa60e4436bdff4ab01610d0d47e25cea">reserved_62_63</a>               : 2;
<a name="l00871"></a>00871     uint64_t <a class="code" href="structcvmx__bts__grfe__cfg2_1_1cvmx__bts__grfe__cfg2__s.html#a4d866d4d33d43c22fd8eeea096fa4fff">iq_pack_mode</a>                 : 2;  <span class="comment">/**&lt; I/Q packing mode of GPS frame in memory:</span>
<a name="l00872"></a>00872 <span class="comment">                                                         0x0 = 8 bit, little-endian.</span>
<a name="l00873"></a>00873 <span class="comment">                                                         0x1 = 16 bit, little-endian.</span>
<a name="l00874"></a>00874 <span class="comment">                                                         0x2 = 8 bit, big-endian.</span>
<a name="l00875"></a>00875 <span class="comment">                                                         0x3 = 16 bit, big-endian. */</span>
<a name="l00876"></a>00876     uint64_t <a class="code" href="structcvmx__bts__grfe__cfg2_1_1cvmx__bts__grfe__cfg2__s.html#aa62581913def2b84869ebada20fd989b">reserved_58_59</a>               : 2;
<a name="l00877"></a>00877     uint64_t <a class="code" href="structcvmx__bts__grfe__cfg2_1_1cvmx__bts__grfe__cfg2__s.html#abb7916256baa837c6f6959dbd2981fec">size_in_frm</a>                  : 10; <span class="comment">/**&lt; The size of the frame buffer in number of frames. */</span>
<a name="l00878"></a>00878     uint64_t <a class="code" href="structcvmx__bts__grfe__cfg2_1_1cvmx__bts__grfe__cfg2__s.html#ad44602d8ec1c55caecfd6bb7efd83686">int_threshold</a>                : 8;  <span class="comment">/**&lt; Interrupt coalescing threshold. The GRFE_FRMR_RDY interrupt is</span>
<a name="l00879"></a>00879 <span class="comment">                                                         triggered each time the GRFE framer has written INT_THRSESHOLD frames.</span>
<a name="l00880"></a>00880 <span class="comment">                                                         Setting to 0x0 disables the interrupt. */</span>
<a name="l00881"></a>00881     uint64_t <a class="code" href="structcvmx__bts__grfe__cfg2_1_1cvmx__bts__grfe__cfg2__s.html#a2252e0276a60fedeb7ddefe623dd2cc7">base_addr</a>                    : 33; <span class="comment">/**&lt; Bits[39:7] of the base address of frame buffer. The buffer must be</span>
<a name="l00882"></a>00882 <span class="comment">                                                         128-bit aligned (i.e, bits [6:0] are always 0). */</span>
<a name="l00883"></a>00883     uint64_t <a class="code" href="structcvmx__bts__grfe__cfg2_1_1cvmx__bts__grfe__cfg2__s.html#a61b628d37954e02cd782ed7edcca7f08">reserved_0_6</a>                 : 7;
<a name="l00884"></a>00884 <span class="preprocessor">#else</span>
<a name="l00885"></a><a class="code" href="structcvmx__bts__grfe__cfg2_1_1cvmx__bts__grfe__cfg2__s.html#a61b628d37954e02cd782ed7edcca7f08">00885</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__grfe__cfg2_1_1cvmx__bts__grfe__cfg2__s.html#a61b628d37954e02cd782ed7edcca7f08">reserved_0_6</a>                 : 7;
<a name="l00886"></a><a class="code" href="structcvmx__bts__grfe__cfg2_1_1cvmx__bts__grfe__cfg2__s.html#a2252e0276a60fedeb7ddefe623dd2cc7">00886</a>     uint64_t <a class="code" href="structcvmx__bts__grfe__cfg2_1_1cvmx__bts__grfe__cfg2__s.html#a2252e0276a60fedeb7ddefe623dd2cc7">base_addr</a>                    : 33;
<a name="l00887"></a><a class="code" href="structcvmx__bts__grfe__cfg2_1_1cvmx__bts__grfe__cfg2__s.html#ad44602d8ec1c55caecfd6bb7efd83686">00887</a>     uint64_t <a class="code" href="structcvmx__bts__grfe__cfg2_1_1cvmx__bts__grfe__cfg2__s.html#ad44602d8ec1c55caecfd6bb7efd83686">int_threshold</a>                : 8;
<a name="l00888"></a><a class="code" href="structcvmx__bts__grfe__cfg2_1_1cvmx__bts__grfe__cfg2__s.html#abb7916256baa837c6f6959dbd2981fec">00888</a>     uint64_t <a class="code" href="structcvmx__bts__grfe__cfg2_1_1cvmx__bts__grfe__cfg2__s.html#abb7916256baa837c6f6959dbd2981fec">size_in_frm</a>                  : 10;
<a name="l00889"></a><a class="code" href="structcvmx__bts__grfe__cfg2_1_1cvmx__bts__grfe__cfg2__s.html#aa62581913def2b84869ebada20fd989b">00889</a>     uint64_t <a class="code" href="structcvmx__bts__grfe__cfg2_1_1cvmx__bts__grfe__cfg2__s.html#aa62581913def2b84869ebada20fd989b">reserved_58_59</a>               : 2;
<a name="l00890"></a><a class="code" href="structcvmx__bts__grfe__cfg2_1_1cvmx__bts__grfe__cfg2__s.html#a4d866d4d33d43c22fd8eeea096fa4fff">00890</a>     uint64_t <a class="code" href="structcvmx__bts__grfe__cfg2_1_1cvmx__bts__grfe__cfg2__s.html#a4d866d4d33d43c22fd8eeea096fa4fff">iq_pack_mode</a>                 : 2;
<a name="l00891"></a><a class="code" href="structcvmx__bts__grfe__cfg2_1_1cvmx__bts__grfe__cfg2__s.html#afa60e4436bdff4ab01610d0d47e25cea">00891</a>     uint64_t <a class="code" href="structcvmx__bts__grfe__cfg2_1_1cvmx__bts__grfe__cfg2__s.html#afa60e4436bdff4ab01610d0d47e25cea">reserved_62_63</a>               : 2;
<a name="l00892"></a>00892 <span class="preprocessor">#endif</span>
<a name="l00893"></a>00893 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bts__grfe__cfg2.html#a5dedc99d0f7b7c5822a5c13badaadd85">s</a>;
<a name="l00894"></a><a class="code" href="unioncvmx__bts__grfe__cfg2.html#a4e7c6e2c805e054c40fd7f38a44d1011">00894</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__grfe__cfg2_1_1cvmx__bts__grfe__cfg2__s.html">cvmx_bts_grfe_cfg2_s</a>           <a class="code" href="unioncvmx__bts__grfe__cfg2.html#a4e7c6e2c805e054c40fd7f38a44d1011">cnf75xx</a>;
<a name="l00895"></a>00895 };
<a name="l00896"></a><a class="code" href="cvmx-bts-defs_8h.html#a74da070e23d8c84fda1dd625360fa79d">00896</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__grfe__cfg2.html" title="cvmx_bts_grfe_cfg2">cvmx_bts_grfe_cfg2</a> <a class="code" href="unioncvmx__bts__grfe__cfg2.html" title="cvmx_bts_grfe_cfg2">cvmx_bts_grfe_cfg2_t</a>;
<a name="l00897"></a>00897 <span class="comment"></span>
<a name="l00898"></a>00898 <span class="comment">/**</span>
<a name="l00899"></a>00899 <span class="comment"> * cvmx_bts_grfe_cntr</span>
<a name="l00900"></a>00900 <span class="comment"> */</span>
<a name="l00901"></a><a class="code" href="unioncvmx__bts__grfe__cntr.html">00901</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__grfe__cntr.html" title="cvmx_bts_grfe_cntr">cvmx_bts_grfe_cntr</a> {
<a name="l00902"></a><a class="code" href="unioncvmx__bts__grfe__cntr.html#a0798c40e7d505775dceca9998b76214f">00902</a>     uint64_t <a class="code" href="unioncvmx__bts__grfe__cntr.html#a0798c40e7d505775dceca9998b76214f">u64</a>;
<a name="l00903"></a><a class="code" href="structcvmx__bts__grfe__cntr_1_1cvmx__bts__grfe__cntr__s.html">00903</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__grfe__cntr_1_1cvmx__bts__grfe__cntr__s.html">cvmx_bts_grfe_cntr_s</a> {
<a name="l00904"></a>00904 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00905"></a>00905 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__grfe__cntr_1_1cvmx__bts__grfe__cntr__s.html#ae9394c9686c9c6ceedaf29dfb01b6763">en</a>                           : 1;  <span class="comment">/**&lt; Set to 1 to enable the frame and sample counters. */</span>
<a name="l00906"></a>00906     uint64_t <a class="code" href="structcvmx__bts__grfe__cntr_1_1cvmx__bts__grfe__cntr__s.html#aaf2a1b11536bc6378f6918b04ac37a8e">reserved_48_62</a>               : 15;
<a name="l00907"></a>00907     uint64_t <a class="code" href="structcvmx__bts__grfe__cntr_1_1cvmx__bts__grfe__cntr__s.html#a47c6ce70ffd87ecd18bf3d9263ed5f06">smpl_cntr_max</a>                : 16; <span class="comment">/**&lt; The sample counter runs from 0 to [SMPL_CNTR_MAX] every 1 ms. Typically this value</span>
<a name="l00908"></a>00908 <span class="comment">                                                         should be set to the number of cycles per millisecond minus 1. ([SMPL_CNTR_MAX] + 1) must</span>
<a name="l00909"></a>00909 <span class="comment">                                                         be</span>
<a name="l00910"></a>00910 <span class="comment">                                                         multiple of 8 to support GRFE down-sampling. Default value is 0x3FEF</span>
<a name="l00911"></a>00911 <span class="comment">                                                         (16367) for 16.386 MHz clock. */</span>
<a name="l00912"></a>00912     uint64_t <a class="code" href="structcvmx__bts__grfe__cntr_1_1cvmx__bts__grfe__cntr__s.html#aba698b8a4806f149f1755cf327ca2060">reserved_24_31</a>               : 8;
<a name="l00913"></a>00913     uint64_t <a class="code" href="structcvmx__bts__grfe__cntr_1_1cvmx__bts__grfe__cntr__s.html#a13e6dcc98017aeadf7b683683bc2488d">frm_num</a>                      : 24; <span class="comment">/**&lt; Current value of the frame counter. */</span>
<a name="l00914"></a>00914 <span class="preprocessor">#else</span>
<a name="l00915"></a><a class="code" href="structcvmx__bts__grfe__cntr_1_1cvmx__bts__grfe__cntr__s.html#a13e6dcc98017aeadf7b683683bc2488d">00915</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__grfe__cntr_1_1cvmx__bts__grfe__cntr__s.html#a13e6dcc98017aeadf7b683683bc2488d">frm_num</a>                      : 24;
<a name="l00916"></a><a class="code" href="structcvmx__bts__grfe__cntr_1_1cvmx__bts__grfe__cntr__s.html#aba698b8a4806f149f1755cf327ca2060">00916</a>     uint64_t <a class="code" href="structcvmx__bts__grfe__cntr_1_1cvmx__bts__grfe__cntr__s.html#aba698b8a4806f149f1755cf327ca2060">reserved_24_31</a>               : 8;
<a name="l00917"></a><a class="code" href="structcvmx__bts__grfe__cntr_1_1cvmx__bts__grfe__cntr__s.html#a47c6ce70ffd87ecd18bf3d9263ed5f06">00917</a>     uint64_t <a class="code" href="structcvmx__bts__grfe__cntr_1_1cvmx__bts__grfe__cntr__s.html#a47c6ce70ffd87ecd18bf3d9263ed5f06">smpl_cntr_max</a>                : 16;
<a name="l00918"></a><a class="code" href="structcvmx__bts__grfe__cntr_1_1cvmx__bts__grfe__cntr__s.html#aaf2a1b11536bc6378f6918b04ac37a8e">00918</a>     uint64_t <a class="code" href="structcvmx__bts__grfe__cntr_1_1cvmx__bts__grfe__cntr__s.html#aaf2a1b11536bc6378f6918b04ac37a8e">reserved_48_62</a>               : 15;
<a name="l00919"></a><a class="code" href="structcvmx__bts__grfe__cntr_1_1cvmx__bts__grfe__cntr__s.html#ae9394c9686c9c6ceedaf29dfb01b6763">00919</a>     uint64_t <a class="code" href="structcvmx__bts__grfe__cntr_1_1cvmx__bts__grfe__cntr__s.html#ae9394c9686c9c6ceedaf29dfb01b6763">en</a>                           : 1;
<a name="l00920"></a>00920 <span class="preprocessor">#endif</span>
<a name="l00921"></a>00921 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bts__grfe__cntr.html#ab800091ab69361d75dbf76b1129e3fb5">s</a>;
<a name="l00922"></a><a class="code" href="unioncvmx__bts__grfe__cntr.html#ad4db040701bf54792b30b3babb2b63d9">00922</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__grfe__cntr_1_1cvmx__bts__grfe__cntr__s.html">cvmx_bts_grfe_cntr_s</a>           <a class="code" href="unioncvmx__bts__grfe__cntr.html#ad4db040701bf54792b30b3babb2b63d9">cnf75xx</a>;
<a name="l00923"></a>00923 };
<a name="l00924"></a><a class="code" href="cvmx-bts-defs_8h.html#ae9f1a6ea0d3cd87fa072ac5bb8ce46f1">00924</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__grfe__cntr.html" title="cvmx_bts_grfe_cntr">cvmx_bts_grfe_cntr</a> <a class="code" href="unioncvmx__bts__grfe__cntr.html" title="cvmx_bts_grfe_cntr">cvmx_bts_grfe_cntr_t</a>;
<a name="l00925"></a>00925 <span class="comment"></span>
<a name="l00926"></a>00926 <span class="comment">/**</span>
<a name="l00927"></a>00927 <span class="comment"> * cvmx_bts_grfe_sta</span>
<a name="l00928"></a>00928 <span class="comment"> */</span>
<a name="l00929"></a><a class="code" href="unioncvmx__bts__grfe__sta.html">00929</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__grfe__sta.html" title="cvmx_bts_grfe_sta">cvmx_bts_grfe_sta</a> {
<a name="l00930"></a><a class="code" href="unioncvmx__bts__grfe__sta.html#a855852774c6fadd2e22292fe9360a7da">00930</a>     uint64_t <a class="code" href="unioncvmx__bts__grfe__sta.html#a855852774c6fadd2e22292fe9360a7da">u64</a>;
<a name="l00931"></a><a class="code" href="structcvmx__bts__grfe__sta_1_1cvmx__bts__grfe__sta__s.html">00931</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__grfe__sta_1_1cvmx__bts__grfe__sta__s.html">cvmx_bts_grfe_sta_s</a> {
<a name="l00932"></a>00932 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00933"></a>00933 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__grfe__sta_1_1cvmx__bts__grfe__sta__s.html#aa2f53518302d58687859880751849617">frames_stored</a>                : 24; <span class="comment">/**&lt; The number of frames which have been committed to memory. This number</span>
<a name="l00934"></a>00934 <span class="comment">                                                         resets to zero when it rolls over and when BTS_GRFE_CFG0[ON] is</span>
<a name="l00935"></a>00935 <span class="comment">                                                         cleared.</span>
<a name="l00936"></a>00936 <span class="comment">                                                         If BTS_GRFE_CFG2[SIZE_IN_FRM] is a power of two, then the address of</span>
<a name="l00937"></a>00937 <span class="comment">                                                         the last valid frame can be calculated as:</span>
<a name="l00938"></a>00938 <span class="comment">                                                         BASE_ADDR + FRM_SIZE_IN_BYTES*(([FRAMES_STORED]-1)%SIZE_IN_FRM)</span>
<a name="l00939"></a>00939 <span class="comment">                                                         If BTS_GRFE_CFG2[SIZE_IN_FRM] is NOT a power of two, then software</span>
<a name="l00940"></a>00940 <span class="comment">                                                         must count how many times [FRAMES_STORED] has rolled-over to zero. Then</span>
<a name="l00941"></a>00941 <span class="comment">                                                         software can calculate the address of the last valid frame as:</span>
<a name="l00942"></a>00942 <span class="comment">                                                         BASE_ADDR+FRM_SIZE_IN_BYTES*(([FRAMES_STORED]-1+ROLL_OVERS*((2^24)%SIZE_IN_FRM)%SIZE_IN_FR</span>
<a name="l00943"></a>00943 <span class="comment">                                                         M)</span>
<a name="l00944"></a>00944 <span class="comment">                                                         Note that under continuous operation, [FRAMES_STORED] will roll-over</span>
<a name="l00945"></a>00945 <span class="comment">                                                         approximately every 4.66 hours. */</span>
<a name="l00946"></a>00946     uint64_t <a class="code" href="structcvmx__bts__grfe__sta_1_1cvmx__bts__grfe__sta__s.html#ad208f500d8a1edad0d714b9144841ffb">target_addr</a>                  : 33; <span class="comment">/**&lt; Bits [39:7] of the address where the next GNSS frame will be written.</span>
<a name="l00947"></a>00947 <span class="comment">                                                         This value may be updated before the data from previous frames is</span>
<a name="l00948"></a>00948 <span class="comment">                                                         available in memory, so software should rely on the value in</span>
<a name="l00949"></a>00949 <span class="comment">                                                         [FRAMES_STORED] to ensure that it does not read memory before the writes</span>
<a name="l00950"></a>00950 <span class="comment">                                                         complete. This address resets to BTS_GRFE_CFG2[BASE_ADDR] when</span>
<a name="l00951"></a>00951 <span class="comment">                                                         BTS_GRFE_CFG0[ON] is toggled. */</span>
<a name="l00952"></a>00952     uint64_t <a class="code" href="structcvmx__bts__grfe__sta_1_1cvmx__bts__grfe__sta__s.html#a4104c648266abdbe5bc55ff61785c182">reserved_0_6</a>                 : 7;
<a name="l00953"></a>00953 <span class="preprocessor">#else</span>
<a name="l00954"></a><a class="code" href="structcvmx__bts__grfe__sta_1_1cvmx__bts__grfe__sta__s.html#a4104c648266abdbe5bc55ff61785c182">00954</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__grfe__sta_1_1cvmx__bts__grfe__sta__s.html#a4104c648266abdbe5bc55ff61785c182">reserved_0_6</a>                 : 7;
<a name="l00955"></a><a class="code" href="structcvmx__bts__grfe__sta_1_1cvmx__bts__grfe__sta__s.html#ad208f500d8a1edad0d714b9144841ffb">00955</a>     uint64_t <a class="code" href="structcvmx__bts__grfe__sta_1_1cvmx__bts__grfe__sta__s.html#ad208f500d8a1edad0d714b9144841ffb">target_addr</a>                  : 33;
<a name="l00956"></a><a class="code" href="structcvmx__bts__grfe__sta_1_1cvmx__bts__grfe__sta__s.html#aa2f53518302d58687859880751849617">00956</a>     uint64_t <a class="code" href="structcvmx__bts__grfe__sta_1_1cvmx__bts__grfe__sta__s.html#aa2f53518302d58687859880751849617">frames_stored</a>                : 24;
<a name="l00957"></a>00957 <span class="preprocessor">#endif</span>
<a name="l00958"></a>00958 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bts__grfe__sta.html#a4cacd59459cb40dc3d5f3036f39daf6b">s</a>;
<a name="l00959"></a><a class="code" href="unioncvmx__bts__grfe__sta.html#aa49b84d30964f8712d085fcf682530eb">00959</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__grfe__sta_1_1cvmx__bts__grfe__sta__s.html">cvmx_bts_grfe_sta_s</a>            <a class="code" href="unioncvmx__bts__grfe__sta.html#aa49b84d30964f8712d085fcf682530eb">cnf75xx</a>;
<a name="l00960"></a>00960 };
<a name="l00961"></a><a class="code" href="cvmx-bts-defs_8h.html#a7d83ed4413b87a80828d906a1061b1d9">00961</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__grfe__sta.html" title="cvmx_bts_grfe_sta">cvmx_bts_grfe_sta</a> <a class="code" href="unioncvmx__bts__grfe__sta.html" title="cvmx_bts_grfe_sta">cvmx_bts_grfe_sta_t</a>;
<a name="l00962"></a>00962 <span class="comment"></span>
<a name="l00963"></a>00963 <span class="comment">/**</span>
<a name="l00964"></a>00964 <span class="comment"> * cvmx_bts_int_sum</span>
<a name="l00965"></a>00965 <span class="comment"> *</span>
<a name="l00966"></a>00966 <span class="comment"> * This register contains the status for various BTS interrupts.</span>
<a name="l00967"></a>00967 <span class="comment"> *</span>
<a name="l00968"></a>00968 <span class="comment"> */</span>
<a name="l00969"></a><a class="code" href="unioncvmx__bts__int__sum.html">00969</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__int__sum.html" title="cvmx_bts_int_sum">cvmx_bts_int_sum</a> {
<a name="l00970"></a><a class="code" href="unioncvmx__bts__int__sum.html#a4131c699a2f3e7a7355ba1f8b2767d58">00970</a>     uint64_t <a class="code" href="unioncvmx__bts__int__sum.html#a4131c699a2f3e7a7355ba1f8b2767d58">u64</a>;
<a name="l00971"></a><a class="code" href="structcvmx__bts__int__sum_1_1cvmx__bts__int__sum__s.html">00971</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__int__sum_1_1cvmx__bts__int__sum__s.html">cvmx_bts_int_sum_s</a> {
<a name="l00972"></a>00972 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00973"></a>00973 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__int__sum_1_1cvmx__bts__int__sum__s.html#a2b9ee3c9b1ba1a4a0a9dade72732a8aa">reserved_8_63</a>                : 56;
<a name="l00974"></a>00974     uint64_t <a class="code" href="structcvmx__bts__int__sum_1_1cvmx__bts__int__sum__s.html#ac91b13690e2c7192e0583b5e8be3feaf">grfe_frmr_oflow</a>              : 1;  <span class="comment">/**&lt; Sample FIFO overflow inside GRFE framer. */</span>
<a name="l00975"></a>00975     uint64_t <a class="code" href="structcvmx__bts__int__sum_1_1cvmx__bts__int__sum__s.html#a4b90f8fe1affa912305ce13f60ecfeef">grfe_frmr_rdy</a>                : 1;  <span class="comment">/**&lt; GRFE frame buffer ready for software to process. */</span>
<a name="l00976"></a>00976     uint64_t <a class="code" href="structcvmx__bts__int__sum_1_1cvmx__bts__int__sum__s.html#af29c6aee5c317521666b8065b2e08e92">pdbank5_done</a>                 : 1;  <span class="comment">/**&lt; Phase difference measurement done on PD bank 5 */</span>
<a name="l00977"></a>00977     uint64_t <a class="code" href="structcvmx__bts__int__sum_1_1cvmx__bts__int__sum__s.html#a9268515f7c8224eb750b11d53866337f">pdbank4_done</a>                 : 1;  <span class="comment">/**&lt; Phase difference measurement done on PD bank 4 */</span>
<a name="l00978"></a>00978     uint64_t <a class="code" href="structcvmx__bts__int__sum_1_1cvmx__bts__int__sum__s.html#aff069e68e049a083d09898db104fb408">pdbank3_done</a>                 : 1;  <span class="comment">/**&lt; Phase difference measurement done on PD bank 3 */</span>
<a name="l00979"></a>00979     uint64_t <a class="code" href="structcvmx__bts__int__sum_1_1cvmx__bts__int__sum__s.html#a6cdcebe86faed92bf205807b594e0681">pdbank2_done</a>                 : 1;  <span class="comment">/**&lt; Phase difference measurement done on PD bank 2 */</span>
<a name="l00980"></a>00980     uint64_t <a class="code" href="structcvmx__bts__int__sum_1_1cvmx__bts__int__sum__s.html#a8524fdc5f7aa58438568ec73af76296a">pdbank1_done</a>                 : 1;  <span class="comment">/**&lt; Phase difference measurement done on PD bank 1 */</span>
<a name="l00981"></a>00981     uint64_t <a class="code" href="structcvmx__bts__int__sum_1_1cvmx__bts__int__sum__s.html#a16fe897b5d82c8a4b15d15a9b52d58fb">pdbank0_done</a>                 : 1;  <span class="comment">/**&lt; Phase difference measurement done on PD bank 0 */</span>
<a name="l00982"></a>00982 <span class="preprocessor">#else</span>
<a name="l00983"></a><a class="code" href="structcvmx__bts__int__sum_1_1cvmx__bts__int__sum__s.html#a16fe897b5d82c8a4b15d15a9b52d58fb">00983</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__int__sum_1_1cvmx__bts__int__sum__s.html#a16fe897b5d82c8a4b15d15a9b52d58fb">pdbank0_done</a>                 : 1;
<a name="l00984"></a><a class="code" href="structcvmx__bts__int__sum_1_1cvmx__bts__int__sum__s.html#a8524fdc5f7aa58438568ec73af76296a">00984</a>     uint64_t <a class="code" href="structcvmx__bts__int__sum_1_1cvmx__bts__int__sum__s.html#a8524fdc5f7aa58438568ec73af76296a">pdbank1_done</a>                 : 1;
<a name="l00985"></a><a class="code" href="structcvmx__bts__int__sum_1_1cvmx__bts__int__sum__s.html#a6cdcebe86faed92bf205807b594e0681">00985</a>     uint64_t <a class="code" href="structcvmx__bts__int__sum_1_1cvmx__bts__int__sum__s.html#a6cdcebe86faed92bf205807b594e0681">pdbank2_done</a>                 : 1;
<a name="l00986"></a><a class="code" href="structcvmx__bts__int__sum_1_1cvmx__bts__int__sum__s.html#aff069e68e049a083d09898db104fb408">00986</a>     uint64_t <a class="code" href="structcvmx__bts__int__sum_1_1cvmx__bts__int__sum__s.html#aff069e68e049a083d09898db104fb408">pdbank3_done</a>                 : 1;
<a name="l00987"></a><a class="code" href="structcvmx__bts__int__sum_1_1cvmx__bts__int__sum__s.html#a9268515f7c8224eb750b11d53866337f">00987</a>     uint64_t <a class="code" href="structcvmx__bts__int__sum_1_1cvmx__bts__int__sum__s.html#a9268515f7c8224eb750b11d53866337f">pdbank4_done</a>                 : 1;
<a name="l00988"></a><a class="code" href="structcvmx__bts__int__sum_1_1cvmx__bts__int__sum__s.html#af29c6aee5c317521666b8065b2e08e92">00988</a>     uint64_t <a class="code" href="structcvmx__bts__int__sum_1_1cvmx__bts__int__sum__s.html#af29c6aee5c317521666b8065b2e08e92">pdbank5_done</a>                 : 1;
<a name="l00989"></a><a class="code" href="structcvmx__bts__int__sum_1_1cvmx__bts__int__sum__s.html#a4b90f8fe1affa912305ce13f60ecfeef">00989</a>     uint64_t <a class="code" href="structcvmx__bts__int__sum_1_1cvmx__bts__int__sum__s.html#a4b90f8fe1affa912305ce13f60ecfeef">grfe_frmr_rdy</a>                : 1;
<a name="l00990"></a><a class="code" href="structcvmx__bts__int__sum_1_1cvmx__bts__int__sum__s.html#ac91b13690e2c7192e0583b5e8be3feaf">00990</a>     uint64_t <a class="code" href="structcvmx__bts__int__sum_1_1cvmx__bts__int__sum__s.html#ac91b13690e2c7192e0583b5e8be3feaf">grfe_frmr_oflow</a>              : 1;
<a name="l00991"></a><a class="code" href="structcvmx__bts__int__sum_1_1cvmx__bts__int__sum__s.html#a2b9ee3c9b1ba1a4a0a9dade72732a8aa">00991</a>     uint64_t <a class="code" href="structcvmx__bts__int__sum_1_1cvmx__bts__int__sum__s.html#a2b9ee3c9b1ba1a4a0a9dade72732a8aa">reserved_8_63</a>                : 56;
<a name="l00992"></a>00992 <span class="preprocessor">#endif</span>
<a name="l00993"></a>00993 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bts__int__sum.html#a551b622ce0642c090b58d4821e2e166e">s</a>;
<a name="l00994"></a><a class="code" href="unioncvmx__bts__int__sum.html#a16f140b1e7a7b85224bad098c2a1ba29">00994</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__int__sum_1_1cvmx__bts__int__sum__s.html">cvmx_bts_int_sum_s</a>             <a class="code" href="unioncvmx__bts__int__sum.html#a16f140b1e7a7b85224bad098c2a1ba29">cnf75xx</a>;
<a name="l00995"></a>00995 };
<a name="l00996"></a><a class="code" href="cvmx-bts-defs_8h.html#a7e227bae0b548cd7a1e46ece3160e4ec">00996</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__int__sum.html" title="cvmx_bts_int_sum">cvmx_bts_int_sum</a> <a class="code" href="unioncvmx__bts__int__sum.html" title="cvmx_bts_int_sum">cvmx_bts_int_sum_t</a>;
<a name="l00997"></a>00997 <span class="comment"></span>
<a name="l00998"></a>00998 <span class="comment">/**</span>
<a name="l00999"></a>00999 <span class="comment"> * cvmx_bts_ncb_cfg</span>
<a name="l01000"></a>01000 <span class="comment"> */</span>
<a name="l01001"></a><a class="code" href="unioncvmx__bts__ncb__cfg.html">01001</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__ncb__cfg.html" title="cvmx_bts_ncb_cfg">cvmx_bts_ncb_cfg</a> {
<a name="l01002"></a><a class="code" href="unioncvmx__bts__ncb__cfg.html#a460c940fb6c6f8264b908982f825c8ee">01002</a>     uint64_t <a class="code" href="unioncvmx__bts__ncb__cfg.html#a460c940fb6c6f8264b908982f825c8ee">u64</a>;
<a name="l01003"></a><a class="code" href="structcvmx__bts__ncb__cfg_1_1cvmx__bts__ncb__cfg__s.html">01003</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__ncb__cfg_1_1cvmx__bts__ncb__cfg__s.html">cvmx_bts_ncb_cfg_s</a> {
<a name="l01004"></a>01004 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01005"></a>01005 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__ncb__cfg_1_1cvmx__bts__ncb__cfg__s.html#aa4bb9af8d182e97012a121bb315356b1">reserved_2_63</a>                : 62;
<a name="l01006"></a>01006     uint64_t <a class="code" href="structcvmx__bts__ncb__cfg_1_1cvmx__bts__ncb__cfg__s.html#a049612e97a603756104948737c0295a4">cmd_type</a>                     : 2;  <span class="comment">/**&lt; Select the command type used when GRFE writes a frame of samples to</span>
<a name="l01007"></a>01007 <span class="comment">                                                         memory. The command types are enumerated with BTS_NCB_WR_CMD_E. */</span>
<a name="l01008"></a>01008 <span class="preprocessor">#else</span>
<a name="l01009"></a><a class="code" href="structcvmx__bts__ncb__cfg_1_1cvmx__bts__ncb__cfg__s.html#a049612e97a603756104948737c0295a4">01009</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__ncb__cfg_1_1cvmx__bts__ncb__cfg__s.html#a049612e97a603756104948737c0295a4">cmd_type</a>                     : 2;
<a name="l01010"></a><a class="code" href="structcvmx__bts__ncb__cfg_1_1cvmx__bts__ncb__cfg__s.html#aa4bb9af8d182e97012a121bb315356b1">01010</a>     uint64_t <a class="code" href="structcvmx__bts__ncb__cfg_1_1cvmx__bts__ncb__cfg__s.html#aa4bb9af8d182e97012a121bb315356b1">reserved_2_63</a>                : 62;
<a name="l01011"></a>01011 <span class="preprocessor">#endif</span>
<a name="l01012"></a>01012 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bts__ncb__cfg.html#a1a7bb4851199f226f80472386e42fc9f">s</a>;
<a name="l01013"></a><a class="code" href="unioncvmx__bts__ncb__cfg.html#a0672a282345251765a50ba7eb4fcf716">01013</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__ncb__cfg_1_1cvmx__bts__ncb__cfg__s.html">cvmx_bts_ncb_cfg_s</a>             <a class="code" href="unioncvmx__bts__ncb__cfg.html#a0672a282345251765a50ba7eb4fcf716">cnf75xx</a>;
<a name="l01014"></a>01014 };
<a name="l01015"></a><a class="code" href="cvmx-bts-defs_8h.html#a4093c09cbbb17d2bf6fd912634717912">01015</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__ncb__cfg.html" title="cvmx_bts_ncb_cfg">cvmx_bts_ncb_cfg</a> <a class="code" href="unioncvmx__bts__ncb__cfg.html" title="cvmx_bts_ncb_cfg">cvmx_bts_ncb_cfg_t</a>;
<a name="l01016"></a>01016 <span class="comment"></span>
<a name="l01017"></a>01017 <span class="comment">/**</span>
<a name="l01018"></a>01018 <span class="comment"> * cvmx_bts_pd1pps_div_cfg0</span>
<a name="l01019"></a>01019 <span class="comment"> *</span>
<a name="l01020"></a>01020 <span class="comment"> * This register configures the clock divider used to generate the PD_1PPS</span>
<a name="l01021"></a>01021 <span class="comment"> * signal derived from the 30.72 MHz clock (BPHY_BFN_CLK). This signal is</span>
<a name="l01022"></a>01022 <span class="comment"> * used by the clock generation block to control RFP timing.</span>
<a name="l01023"></a>01023 <span class="comment"> *</span>
<a name="l01024"></a>01024 <span class="comment"> * This register configures the clock divder used to generate the</span>
<a name="l01025"></a>01025 <span class="comment"> * PD_3072M_1PPS signal derived from the 30.72 MHz clock (BPHY_BFN_CLK).</span>
<a name="l01026"></a>01026 <span class="comment"> *</span>
<a name="l01027"></a>01027 <span class="comment"> * When [FREE_RUN]=1, the initial alignment depends on when [DIVIDER_EN] is written</span>
<a name="l01028"></a>01028 <span class="comment"> * to 1, and the value in BTS_PD1PPS_DIV_CFG1[DIVIDER_START_POS].</span>
<a name="l01029"></a>01029 <span class="comment"> *</span>
<a name="l01030"></a>01030 <span class="comment"> * When [FREE_RUN]=0, the initial alignment will be</span>
<a name="l01031"></a>01031 <span class="comment"> * BTS_PD1PPS_DIV_CFG1[DIVIDER_START_POS]+4 cycles after the reference clock</span>
<a name="l01032"></a>01032 <span class="comment"> * selected by [REF_IN_SEL] (where cycles are counted in the 30.72 MHz clock).</span>
<a name="l01033"></a>01033 <span class="comment"> *</span>
<a name="l01034"></a>01034 <span class="comment"> * In both cases, after the initial pulse, subsequent 1PPS pulses are</span>
<a name="l01035"></a>01035 <span class="comment"> * generated at a constant period.</span>
<a name="l01036"></a>01036 <span class="comment"> */</span>
<a name="l01037"></a><a class="code" href="unioncvmx__bts__pd1pps__div__cfg0.html">01037</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__pd1pps__div__cfg0.html" title="cvmx_bts_pd1pps_div_cfg0">cvmx_bts_pd1pps_div_cfg0</a> {
<a name="l01038"></a><a class="code" href="unioncvmx__bts__pd1pps__div__cfg0.html#ad29d19d95b814cba6fca065f039135f5">01038</a>     uint64_t <a class="code" href="unioncvmx__bts__pd1pps__div__cfg0.html#ad29d19d95b814cba6fca065f039135f5">u64</a>;
<a name="l01039"></a><a class="code" href="structcvmx__bts__pd1pps__div__cfg0_1_1cvmx__bts__pd1pps__div__cfg0__s.html">01039</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__pd1pps__div__cfg0_1_1cvmx__bts__pd1pps__div__cfg0__s.html">cvmx_bts_pd1pps_div_cfg0_s</a> {
<a name="l01040"></a>01040 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01041"></a>01041 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__pd1pps__div__cfg0_1_1cvmx__bts__pd1pps__div__cfg0__s.html#ababaac963e02dc1274571e0c7152cbb1">reserved_7_63</a>                : 57;
<a name="l01042"></a>01042     uint64_t <a class="code" href="structcvmx__bts__pd1pps__div__cfg0_1_1cvmx__bts__pd1pps__div__cfg0__s.html#af9ee8518a50a7ba7ae420cdfd2725ef7">ref_in_sel</a>                   : 3;  <span class="comment">/**&lt; Select the reference 1PPS source:</span>
<a name="l01043"></a>01043 <span class="comment">                                                         0x0 = GNSS_1PPS.</span>
<a name="l01044"></a>01044 <span class="comment">                                                         0x1 = PTP_1PPS.</span>
<a name="l01045"></a>01045 <span class="comment">                                                         0x2 = SYNCE25M_1PPS.</span>
<a name="l01046"></a>01046 <span class="comment">                                                         0x3 = EXT_REF0_1PPS.</span>
<a name="l01047"></a>01047 <span class="comment">                                                         0x4 = EXT_REF1_1PPS.</span>
<a name="l01048"></a>01048 <span class="comment">                                                         0x5 = PD_3072_1PPS.</span>
<a name="l01049"></a>01049 <span class="comment">                                                         0x6-0x7 = Reserved. */</span>
<a name="l01050"></a>01050     uint64_t <a class="code" href="structcvmx__bts__pd1pps__div__cfg0_1_1cvmx__bts__pd1pps__div__cfg0__s.html#a399c78d5fd0c79eee8aed5ba9edd488c">free_run</a>                     : 1;  <span class="comment">/**&lt; Set to 1 to enable free running mode. In free running mode, all input</span>
<a name="l01051"></a>01051 <span class="comment">                                                         1PPS references are ignored. The initial start position is set by</span>
<a name="l01052"></a>01052 <span class="comment">                                                         BTS_PD1PPS_DIV_CFG1[DIVIDER_START_POS]. */</span>
<a name="l01053"></a>01053     uint64_t <a class="code" href="structcvmx__bts__pd1pps__div__cfg0_1_1cvmx__bts__pd1pps__div__cfg0__s.html#a97ead10ae706ecc54e100af300fde665">reserved_2_2</a>                 : 1;
<a name="l01054"></a>01054     uint64_t <a class="code" href="structcvmx__bts__pd1pps__div__cfg0_1_1cvmx__bts__pd1pps__div__cfg0__s.html#a3b86743db54e3a1e5df3460400a0e1c6">clkout_5050_duty</a>             : 1;  <span class="comment">/**&lt; Clock divider duty cycle:</span>
<a name="l01055"></a>01055 <span class="comment">                                                         0 = one cycle pulse (i.e., one 30.72 MHz cycle).</span>
<a name="l01056"></a>01056 <span class="comment">                                                         1 = 50/50 duty-cycle. */</span>
<a name="l01057"></a>01057     uint64_t <a class="code" href="structcvmx__bts__pd1pps__div__cfg0_1_1cvmx__bts__pd1pps__div__cfg0__s.html#acc8b9aa2c095cb53cf0064d34651368b">divider_en</a>                   : 1;  <span class="comment">/**&lt; Set to 1 to enable the clock divider. The divider counter is reset to 0 when</span>
<a name="l01058"></a>01058 <span class="comment">                                                         [DIVIDER_EN] is set to 0. */</span>
<a name="l01059"></a>01059 <span class="preprocessor">#else</span>
<a name="l01060"></a><a class="code" href="structcvmx__bts__pd1pps__div__cfg0_1_1cvmx__bts__pd1pps__div__cfg0__s.html#acc8b9aa2c095cb53cf0064d34651368b">01060</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__pd1pps__div__cfg0_1_1cvmx__bts__pd1pps__div__cfg0__s.html#acc8b9aa2c095cb53cf0064d34651368b">divider_en</a>                   : 1;
<a name="l01061"></a><a class="code" href="structcvmx__bts__pd1pps__div__cfg0_1_1cvmx__bts__pd1pps__div__cfg0__s.html#a3b86743db54e3a1e5df3460400a0e1c6">01061</a>     uint64_t <a class="code" href="structcvmx__bts__pd1pps__div__cfg0_1_1cvmx__bts__pd1pps__div__cfg0__s.html#a3b86743db54e3a1e5df3460400a0e1c6">clkout_5050_duty</a>             : 1;
<a name="l01062"></a><a class="code" href="structcvmx__bts__pd1pps__div__cfg0_1_1cvmx__bts__pd1pps__div__cfg0__s.html#a97ead10ae706ecc54e100af300fde665">01062</a>     uint64_t <a class="code" href="structcvmx__bts__pd1pps__div__cfg0_1_1cvmx__bts__pd1pps__div__cfg0__s.html#a97ead10ae706ecc54e100af300fde665">reserved_2_2</a>                 : 1;
<a name="l01063"></a><a class="code" href="structcvmx__bts__pd1pps__div__cfg0_1_1cvmx__bts__pd1pps__div__cfg0__s.html#a399c78d5fd0c79eee8aed5ba9edd488c">01063</a>     uint64_t <a class="code" href="structcvmx__bts__pd1pps__div__cfg0_1_1cvmx__bts__pd1pps__div__cfg0__s.html#a399c78d5fd0c79eee8aed5ba9edd488c">free_run</a>                     : 1;
<a name="l01064"></a><a class="code" href="structcvmx__bts__pd1pps__div__cfg0_1_1cvmx__bts__pd1pps__div__cfg0__s.html#af9ee8518a50a7ba7ae420cdfd2725ef7">01064</a>     uint64_t <a class="code" href="structcvmx__bts__pd1pps__div__cfg0_1_1cvmx__bts__pd1pps__div__cfg0__s.html#af9ee8518a50a7ba7ae420cdfd2725ef7">ref_in_sel</a>                   : 3;
<a name="l01065"></a><a class="code" href="structcvmx__bts__pd1pps__div__cfg0_1_1cvmx__bts__pd1pps__div__cfg0__s.html#ababaac963e02dc1274571e0c7152cbb1">01065</a>     uint64_t <a class="code" href="structcvmx__bts__pd1pps__div__cfg0_1_1cvmx__bts__pd1pps__div__cfg0__s.html#ababaac963e02dc1274571e0c7152cbb1">reserved_7_63</a>                : 57;
<a name="l01066"></a>01066 <span class="preprocessor">#endif</span>
<a name="l01067"></a>01067 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bts__pd1pps__div__cfg0.html#a55d40fba11debd74fb9dc43b9a5b1394">s</a>;
<a name="l01068"></a><a class="code" href="unioncvmx__bts__pd1pps__div__cfg0.html#a005a028f5d8960aa986ecd187eb9b06a">01068</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__pd1pps__div__cfg0_1_1cvmx__bts__pd1pps__div__cfg0__s.html">cvmx_bts_pd1pps_div_cfg0_s</a>     <a class="code" href="unioncvmx__bts__pd1pps__div__cfg0.html#a005a028f5d8960aa986ecd187eb9b06a">cnf75xx</a>;
<a name="l01069"></a>01069 };
<a name="l01070"></a><a class="code" href="cvmx-bts-defs_8h.html#a26deaff77edbfd3a925767b75817097e">01070</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__pd1pps__div__cfg0.html" title="cvmx_bts_pd1pps_div_cfg0">cvmx_bts_pd1pps_div_cfg0</a> <a class="code" href="unioncvmx__bts__pd1pps__div__cfg0.html" title="cvmx_bts_pd1pps_div_cfg0">cvmx_bts_pd1pps_div_cfg0_t</a>;
<a name="l01071"></a>01071 <span class="comment"></span>
<a name="l01072"></a>01072 <span class="comment">/**</span>
<a name="l01073"></a>01073 <span class="comment"> * cvmx_bts_pd1pps_div_cfg1</span>
<a name="l01074"></a>01074 <span class="comment"> *</span>
<a name="l01075"></a>01075 <span class="comment"> * This register configures the clock divider used to generate the PD_1PPS</span>
<a name="l01076"></a>01076 <span class="comment"> * signal derived from the 30.72 MHz clock (BPHY_BFN_CLK). This signal is</span>
<a name="l01077"></a>01077 <span class="comment"> * used by the clock generation block to control RFP timing.</span>
<a name="l01078"></a>01078 <span class="comment"> *</span>
<a name="l01079"></a>01079 <span class="comment"> * When enabled, the divider counts from 0 to [DIVIDER_TC], and then resets</span>
<a name="l01080"></a>01080 <span class="comment"> * to 0. When it resets to zero, it either generates a single cycle pulse, or</span>
<a name="l01081"></a>01081 <span class="comment"> * flips the polarity of the output, depending on the setting of</span>
<a name="l01082"></a>01082 <span class="comment"> * BTS_PD1PPS_DIV_CFG0[CLKOUT_5050_DUTY].</span>
<a name="l01083"></a>01083 <span class="comment"> */</span>
<a name="l01084"></a><a class="code" href="unioncvmx__bts__pd1pps__div__cfg1.html">01084</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__pd1pps__div__cfg1.html" title="cvmx_bts_pd1pps_div_cfg1">cvmx_bts_pd1pps_div_cfg1</a> {
<a name="l01085"></a><a class="code" href="unioncvmx__bts__pd1pps__div__cfg1.html#a08e6f1da6c1bb73ee3c29971978a4dd6">01085</a>     uint64_t <a class="code" href="unioncvmx__bts__pd1pps__div__cfg1.html#a08e6f1da6c1bb73ee3c29971978a4dd6">u64</a>;
<a name="l01086"></a><a class="code" href="structcvmx__bts__pd1pps__div__cfg1_1_1cvmx__bts__pd1pps__div__cfg1__s.html">01086</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__pd1pps__div__cfg1_1_1cvmx__bts__pd1pps__div__cfg1__s.html">cvmx_bts_pd1pps_div_cfg1_s</a> {
<a name="l01087"></a>01087 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01088"></a>01088 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__pd1pps__div__cfg1_1_1cvmx__bts__pd1pps__div__cfg1__s.html#a173fdbdd7e6017c510c6f4f79a526d43">divider_start_pos</a>            : 32; <span class="comment">/**&lt; Divider start position. When a new value is written to</span>
<a name="l01089"></a>01089 <span class="comment">                                                         [DIVIDER_START_POS], the counter will reset to 0 the next time the</span>
<a name="l01090"></a>01090 <span class="comment">                                                         counter value is equal to [DIVIDER_START_POS]. Subsequently, the counter</span>
<a name="l01091"></a>01091 <span class="comment">                                                         will reset to 0 when the counter is equal to [DIVIDER_TC].</span>
<a name="l01092"></a>01092 <span class="comment">                                                         Writing [DIVIDER_START_POS] effectively applies a positive phase shift</span>
<a name="l01093"></a>01093 <span class="comment">                                                         of [DIVIDER_START_POS]+1 cycles to the 1PPS signal.</span>
<a name="l01094"></a>01094 <span class="comment">                                                         Note that a phase shift is only applied when this value changes, thus</span>
<a name="l01095"></a>01095 <span class="comment">                                                         it might be necessary to write this field to zero before applying a</span>
<a name="l01096"></a>01096 <span class="comment">                                                         new phase shift. */</span>
<a name="l01097"></a>01097     uint64_t <a class="code" href="structcvmx__bts__pd1pps__div__cfg1_1_1cvmx__bts__pd1pps__div__cfg1__s.html#a2cc4e0d8867c1bdc9e8ce275d746dfd9">divider_tc</a>                   : 32; <span class="comment">/**&lt; Divider counter terminal count value.</span>
<a name="l01098"></a>01098 <span class="comment">                                                         When BTS_PD1PPS_DIV_CFG0[CLKOUT_5050_DUTY]=0, this field should be</span>
<a name="l01099"></a>01099 <span class="comment">                                                         set to the clock frequency minus one, i.e., 0x1D4BFFF (307199999 for the 30.72</span>
<a name="l01100"></a>01100 <span class="comment">                                                         MHz clock.</span>
<a name="l01101"></a>01101 <span class="comment">                                                         When BTS_PD1PPS_DIV_CFG0[CLKOUT_5050_DUTY]=1, this field should be</span>
<a name="l01102"></a>01102 <span class="comment">                                                         set to half the clock frequency minus one, i.e., 0xEA5FFF (153599999 for the</span>
<a name="l01103"></a>01103 <span class="comment">                                                         30.72 MHz clock. */</span>
<a name="l01104"></a>01104 <span class="preprocessor">#else</span>
<a name="l01105"></a><a class="code" href="structcvmx__bts__pd1pps__div__cfg1_1_1cvmx__bts__pd1pps__div__cfg1__s.html#a2cc4e0d8867c1bdc9e8ce275d746dfd9">01105</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__pd1pps__div__cfg1_1_1cvmx__bts__pd1pps__div__cfg1__s.html#a2cc4e0d8867c1bdc9e8ce275d746dfd9">divider_tc</a>                   : 32;
<a name="l01106"></a><a class="code" href="structcvmx__bts__pd1pps__div__cfg1_1_1cvmx__bts__pd1pps__div__cfg1__s.html#a173fdbdd7e6017c510c6f4f79a526d43">01106</a>     uint64_t <a class="code" href="structcvmx__bts__pd1pps__div__cfg1_1_1cvmx__bts__pd1pps__div__cfg1__s.html#a173fdbdd7e6017c510c6f4f79a526d43">divider_start_pos</a>            : 32;
<a name="l01107"></a>01107 <span class="preprocessor">#endif</span>
<a name="l01108"></a>01108 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bts__pd1pps__div__cfg1.html#a3a9d66c47c9622f4a1a2fd695a603f50">s</a>;
<a name="l01109"></a><a class="code" href="unioncvmx__bts__pd1pps__div__cfg1.html#a182cd8b0fe2177013f3065a3d2068e23">01109</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__pd1pps__div__cfg1_1_1cvmx__bts__pd1pps__div__cfg1__s.html">cvmx_bts_pd1pps_div_cfg1_s</a>     <a class="code" href="unioncvmx__bts__pd1pps__div__cfg1.html#a182cd8b0fe2177013f3065a3d2068e23">cnf75xx</a>;
<a name="l01110"></a>01110 };
<a name="l01111"></a><a class="code" href="cvmx-bts-defs_8h.html#a308a623784c76e3037ff4169246c40b7">01111</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__pd1pps__div__cfg1.html" title="cvmx_bts_pd1pps_div_cfg1">cvmx_bts_pd1pps_div_cfg1</a> <a class="code" href="unioncvmx__bts__pd1pps__div__cfg1.html" title="cvmx_bts_pd1pps_div_cfg1">cvmx_bts_pd1pps_div_cfg1_t</a>;
<a name="l01112"></a>01112 <span class="comment"></span>
<a name="l01113"></a>01113 <span class="comment">/**</span>
<a name="l01114"></a>01114 <span class="comment"> * cvmx_bts_pd3072m_div_cfg0</span>
<a name="l01115"></a>01115 <span class="comment"> *</span>
<a name="l01116"></a>01116 <span class="comment"> * This register configures the clock divider used to generate the</span>
<a name="l01117"></a>01117 <span class="comment"> * PD_3072M_1PPS signal derived from the 30.72 MHz clock (BPHY_BFN_CLK).</span>
<a name="l01118"></a>01118 <span class="comment"> *</span>
<a name="l01119"></a>01119 <span class="comment"> * When [FREE_RUN]=1, the initial alignment depends on when [DIVIDER_EN] is written</span>
<a name="l01120"></a>01120 <span class="comment"> * to 1, and the value in BTS_PD3072M_DIV_CFG1[DIVIDER_START_POS].</span>
<a name="l01121"></a>01121 <span class="comment"> *</span>
<a name="l01122"></a>01122 <span class="comment"> * When [FREE_RUN]=0, the initial alignment will be</span>
<a name="l01123"></a>01123 <span class="comment"> * BTS_PD3072M_DIV_CFG1[DIVIDER_START_POS]+4 cycles after the reference clock</span>
<a name="l01124"></a>01124 <span class="comment"> * selected by [REF_IN_SEL] (where cycles are counted in the 30.72 MHz clock).</span>
<a name="l01125"></a>01125 <span class="comment"> *</span>
<a name="l01126"></a>01126 <span class="comment"> * In both cases, after the initial pulse, subsequent 1PPS pulses are</span>
<a name="l01127"></a>01127 <span class="comment"> * generated at a constant period.</span>
<a name="l01128"></a>01128 <span class="comment"> */</span>
<a name="l01129"></a><a class="code" href="unioncvmx__bts__pd3072m__div__cfg0.html">01129</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__pd3072m__div__cfg0.html" title="cvmx_bts_pd3072m_div_cfg0">cvmx_bts_pd3072m_div_cfg0</a> {
<a name="l01130"></a><a class="code" href="unioncvmx__bts__pd3072m__div__cfg0.html#ac2024cfd9e0622d016d34f9855cc1143">01130</a>     uint64_t <a class="code" href="unioncvmx__bts__pd3072m__div__cfg0.html#ac2024cfd9e0622d016d34f9855cc1143">u64</a>;
<a name="l01131"></a><a class="code" href="structcvmx__bts__pd3072m__div__cfg0_1_1cvmx__bts__pd3072m__div__cfg0__s.html">01131</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__pd3072m__div__cfg0_1_1cvmx__bts__pd3072m__div__cfg0__s.html">cvmx_bts_pd3072m_div_cfg0_s</a> {
<a name="l01132"></a>01132 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01133"></a>01133 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__pd3072m__div__cfg0_1_1cvmx__bts__pd3072m__div__cfg0__s.html#a0a16e19fa25b669391446ecdc15184db">reserved_7_63</a>                : 57;
<a name="l01134"></a>01134     uint64_t <a class="code" href="structcvmx__bts__pd3072m__div__cfg0_1_1cvmx__bts__pd3072m__div__cfg0__s.html#a91f7754267df820e3c099b71d19536b6">ref_in_sel</a>                   : 3;  <span class="comment">/**&lt; Select the reference 1PPS source:</span>
<a name="l01135"></a>01135 <span class="comment">                                                         0x0 = GNSS_1PPS.</span>
<a name="l01136"></a>01136 <span class="comment">                                                         0x1 = PTP_1PPS.</span>
<a name="l01137"></a>01137 <span class="comment">                                                         0x2 = SYNCE25M_1PPS.</span>
<a name="l01138"></a>01138 <span class="comment">                                                         0x3 = EXT_REF0_1PPS.</span>
<a name="l01139"></a>01139 <span class="comment">                                                         0x4 = EXT_REF1_1PPS.</span>
<a name="l01140"></a>01140 <span class="comment">                                                         0x5 = CG_1PPS.</span>
<a name="l01141"></a>01141 <span class="comment">                                                         0x6-0x7 = Reserved. */</span>
<a name="l01142"></a>01142     uint64_t <a class="code" href="structcvmx__bts__pd3072m__div__cfg0_1_1cvmx__bts__pd3072m__div__cfg0__s.html#a42e776c451e5cf922d5008cde22457b4">free_run</a>                     : 1;  <span class="comment">/**&lt; Set to 1 to enable free running mode. In free running mode, all input</span>
<a name="l01143"></a>01143 <span class="comment">                                                         1PPS references are ignored. The initial start position is set by</span>
<a name="l01144"></a>01144 <span class="comment">                                                         BTS_PD3072M_DIV_CFG1[DIVIDER_START_POS] and the timing of the write to</span>
<a name="l01145"></a>01145 <span class="comment">                                                         set [DIVIDER_EN]=1. */</span>
<a name="l01146"></a>01146     uint64_t <a class="code" href="structcvmx__bts__pd3072m__div__cfg0_1_1cvmx__bts__pd3072m__div__cfg0__s.html#a8e5204ae238fef73321a62da419cb619">clkout_inv</a>                   : 1;  <span class="comment">/**&lt; Set to 1 to inverse the output polarity for the PD3072_1PPS</span>
<a name="l01147"></a>01147 <span class="comment">                                                         signal. */</span>
<a name="l01148"></a>01148     uint64_t <a class="code" href="structcvmx__bts__pd3072m__div__cfg0_1_1cvmx__bts__pd3072m__div__cfg0__s.html#a48d0950e1a69946080b149b7cafe15a2">clkout_5050_duty</a>             : 1;  <span class="comment">/**&lt; Clock divider duty cycle:</span>
<a name="l01149"></a>01149 <span class="comment">                                                         0 = one cycle pulse (i.e., one 30.72 MHz cycle).</span>
<a name="l01150"></a>01150 <span class="comment">                                                         1 = 50/50 duty-cycle. */</span>
<a name="l01151"></a>01151     uint64_t <a class="code" href="structcvmx__bts__pd3072m__div__cfg0_1_1cvmx__bts__pd3072m__div__cfg0__s.html#a1467d34bac086596a5edcba408643747">divider_en</a>                   : 1;  <span class="comment">/**&lt; Set to 1 to enable the clock divider. The divider counter is reset to 0 when</span>
<a name="l01152"></a>01152 <span class="comment">                                                         [DIVIDER_EN] is set to 0 and the clock output is disabled. */</span>
<a name="l01153"></a>01153 <span class="preprocessor">#else</span>
<a name="l01154"></a><a class="code" href="structcvmx__bts__pd3072m__div__cfg0_1_1cvmx__bts__pd3072m__div__cfg0__s.html#a1467d34bac086596a5edcba408643747">01154</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__pd3072m__div__cfg0_1_1cvmx__bts__pd3072m__div__cfg0__s.html#a1467d34bac086596a5edcba408643747">divider_en</a>                   : 1;
<a name="l01155"></a><a class="code" href="structcvmx__bts__pd3072m__div__cfg0_1_1cvmx__bts__pd3072m__div__cfg0__s.html#a48d0950e1a69946080b149b7cafe15a2">01155</a>     uint64_t <a class="code" href="structcvmx__bts__pd3072m__div__cfg0_1_1cvmx__bts__pd3072m__div__cfg0__s.html#a48d0950e1a69946080b149b7cafe15a2">clkout_5050_duty</a>             : 1;
<a name="l01156"></a><a class="code" href="structcvmx__bts__pd3072m__div__cfg0_1_1cvmx__bts__pd3072m__div__cfg0__s.html#a8e5204ae238fef73321a62da419cb619">01156</a>     uint64_t <a class="code" href="structcvmx__bts__pd3072m__div__cfg0_1_1cvmx__bts__pd3072m__div__cfg0__s.html#a8e5204ae238fef73321a62da419cb619">clkout_inv</a>                   : 1;
<a name="l01157"></a><a class="code" href="structcvmx__bts__pd3072m__div__cfg0_1_1cvmx__bts__pd3072m__div__cfg0__s.html#a42e776c451e5cf922d5008cde22457b4">01157</a>     uint64_t <a class="code" href="structcvmx__bts__pd3072m__div__cfg0_1_1cvmx__bts__pd3072m__div__cfg0__s.html#a42e776c451e5cf922d5008cde22457b4">free_run</a>                     : 1;
<a name="l01158"></a><a class="code" href="structcvmx__bts__pd3072m__div__cfg0_1_1cvmx__bts__pd3072m__div__cfg0__s.html#a91f7754267df820e3c099b71d19536b6">01158</a>     uint64_t <a class="code" href="structcvmx__bts__pd3072m__div__cfg0_1_1cvmx__bts__pd3072m__div__cfg0__s.html#a91f7754267df820e3c099b71d19536b6">ref_in_sel</a>                   : 3;
<a name="l01159"></a><a class="code" href="structcvmx__bts__pd3072m__div__cfg0_1_1cvmx__bts__pd3072m__div__cfg0__s.html#a0a16e19fa25b669391446ecdc15184db">01159</a>     uint64_t <a class="code" href="structcvmx__bts__pd3072m__div__cfg0_1_1cvmx__bts__pd3072m__div__cfg0__s.html#a0a16e19fa25b669391446ecdc15184db">reserved_7_63</a>                : 57;
<a name="l01160"></a>01160 <span class="preprocessor">#endif</span>
<a name="l01161"></a>01161 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bts__pd3072m__div__cfg0.html#a22c6e1dc1acbdf1dfd0b25e377ae29b3">s</a>;
<a name="l01162"></a><a class="code" href="unioncvmx__bts__pd3072m__div__cfg0.html#a0bf05e88e5366bf672f06c4d1ac7bebb">01162</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__pd3072m__div__cfg0_1_1cvmx__bts__pd3072m__div__cfg0__s.html">cvmx_bts_pd3072m_div_cfg0_s</a>    <a class="code" href="unioncvmx__bts__pd3072m__div__cfg0.html#a0bf05e88e5366bf672f06c4d1ac7bebb">cnf75xx</a>;
<a name="l01163"></a>01163 };
<a name="l01164"></a><a class="code" href="cvmx-bts-defs_8h.html#a61bff89d24b61dd6c0056e0dfbba3a1c">01164</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__pd3072m__div__cfg0.html" title="cvmx_bts_pd3072m_div_cfg0">cvmx_bts_pd3072m_div_cfg0</a> <a class="code" href="unioncvmx__bts__pd3072m__div__cfg0.html" title="cvmx_bts_pd3072m_div_cfg0">cvmx_bts_pd3072m_div_cfg0_t</a>;
<a name="l01165"></a>01165 <span class="comment"></span>
<a name="l01166"></a>01166 <span class="comment">/**</span>
<a name="l01167"></a>01167 <span class="comment"> * cvmx_bts_pd3072m_div_cfg1</span>
<a name="l01168"></a>01168 <span class="comment"> *</span>
<a name="l01169"></a>01169 <span class="comment"> * This register configures the clock divder used to generate the PD3072_1PPS</span>
<a name="l01170"></a>01170 <span class="comment"> * signal derived from the 30.72 MHz clock (BPHY_BFN_CLK).</span>
<a name="l01171"></a>01171 <span class="comment"> *</span>
<a name="l01172"></a>01172 <span class="comment"> * When enabled, the divider counts from 0 to [DIVIDER_TC], and then resets</span>
<a name="l01173"></a>01173 <span class="comment"> * to 0. When it resets to zero, it either generates a single cycle pulse, or</span>
<a name="l01174"></a>01174 <span class="comment"> * flips the polarity of the output, depending on the setting of</span>
<a name="l01175"></a>01175 <span class="comment"> * BTS_PD3072M_DIV_CFG0[CLKOUT_5050_DUTY].</span>
<a name="l01176"></a>01176 <span class="comment"> */</span>
<a name="l01177"></a><a class="code" href="unioncvmx__bts__pd3072m__div__cfg1.html">01177</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__pd3072m__div__cfg1.html" title="cvmx_bts_pd3072m_div_cfg1">cvmx_bts_pd3072m_div_cfg1</a> {
<a name="l01178"></a><a class="code" href="unioncvmx__bts__pd3072m__div__cfg1.html#af59e5afde4a905967368995b32d8e663">01178</a>     uint64_t <a class="code" href="unioncvmx__bts__pd3072m__div__cfg1.html#af59e5afde4a905967368995b32d8e663">u64</a>;
<a name="l01179"></a><a class="code" href="structcvmx__bts__pd3072m__div__cfg1_1_1cvmx__bts__pd3072m__div__cfg1__s.html">01179</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__pd3072m__div__cfg1_1_1cvmx__bts__pd3072m__div__cfg1__s.html">cvmx_bts_pd3072m_div_cfg1_s</a> {
<a name="l01180"></a>01180 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01181"></a>01181 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__pd3072m__div__cfg1_1_1cvmx__bts__pd3072m__div__cfg1__s.html#a4ffd9e917cc1c802bed24da03c999d04">divider_start_pos</a>            : 32; <span class="comment">/**&lt; Divider start position. When a new value is written to</span>
<a name="l01182"></a>01182 <span class="comment">                                                         [DIVIDER_START_POS], the counter will reset to 0 the next time the</span>
<a name="l01183"></a>01183 <span class="comment">                                                         counter value is equal to [DIVIDER_START_POS]. Subsequently, the counter</span>
<a name="l01184"></a>01184 <span class="comment">                                                         will reset to 0 when the counter is equal to [DIVIDER_TC].</span>
<a name="l01185"></a>01185 <span class="comment">                                                         Writing [DIVIDER_START_POS] effectively applies a positive phase shift</span>
<a name="l01186"></a>01186 <span class="comment">                                                         of [DIVIDER_START_POS]+1 cycles to the 1PPS signal.</span>
<a name="l01187"></a>01187 <span class="comment">                                                         Note that a phase shift is only applied when this value changes, thus</span>
<a name="l01188"></a>01188 <span class="comment">                                                         it might be necessary to write this field to zero before applying a</span>
<a name="l01189"></a>01189 <span class="comment">                                                         new phase shift. */</span>
<a name="l01190"></a>01190     uint64_t <a class="code" href="structcvmx__bts__pd3072m__div__cfg1_1_1cvmx__bts__pd3072m__div__cfg1__s.html#adf8ad25b1a81683d7bd60454a923e9c9">divider_tc</a>                   : 32; <span class="comment">/**&lt; Divider counter terminal count value.</span>
<a name="l01191"></a>01191 <span class="comment">                                                         When BTS_PD3072M_DIV_CFG0[CLKOUT_5050_DUTY]=0, this field should be</span>
<a name="l01192"></a>01192 <span class="comment">                                                         set to the clock frequency minus one, i.e., 0x1D4BFFF (30719999) for the 30.72</span>
<a name="l01193"></a>01193 <span class="comment">                                                         MHz clock.</span>
<a name="l01194"></a>01194 <span class="comment">                                                         When BTS_PD3072M_DIV_CFG0[CLKOUT_5050_DUTY]=1, this field should be</span>
<a name="l01195"></a>01195 <span class="comment">                                                         set to half the clock frequency minus one, i.e., 0xEA5FFF (15359999) for the</span>
<a name="l01196"></a>01196 <span class="comment">                                                         30.72 MHz clock. */</span>
<a name="l01197"></a>01197 <span class="preprocessor">#else</span>
<a name="l01198"></a><a class="code" href="structcvmx__bts__pd3072m__div__cfg1_1_1cvmx__bts__pd3072m__div__cfg1__s.html#adf8ad25b1a81683d7bd60454a923e9c9">01198</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__pd3072m__div__cfg1_1_1cvmx__bts__pd3072m__div__cfg1__s.html#adf8ad25b1a81683d7bd60454a923e9c9">divider_tc</a>                   : 32;
<a name="l01199"></a><a class="code" href="structcvmx__bts__pd3072m__div__cfg1_1_1cvmx__bts__pd3072m__div__cfg1__s.html#a4ffd9e917cc1c802bed24da03c999d04">01199</a>     uint64_t <a class="code" href="structcvmx__bts__pd3072m__div__cfg1_1_1cvmx__bts__pd3072m__div__cfg1__s.html#a4ffd9e917cc1c802bed24da03c999d04">divider_start_pos</a>            : 32;
<a name="l01200"></a>01200 <span class="preprocessor">#endif</span>
<a name="l01201"></a>01201 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bts__pd3072m__div__cfg1.html#a1932a2d08400ff0982c58c0299a3adcf">s</a>;
<a name="l01202"></a><a class="code" href="unioncvmx__bts__pd3072m__div__cfg1.html#a1eb4e57f7792ee858f60caad21beebe1">01202</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__pd3072m__div__cfg1_1_1cvmx__bts__pd3072m__div__cfg1__s.html">cvmx_bts_pd3072m_div_cfg1_s</a>    <a class="code" href="unioncvmx__bts__pd3072m__div__cfg1.html#a1eb4e57f7792ee858f60caad21beebe1">cnf75xx</a>;
<a name="l01203"></a>01203 };
<a name="l01204"></a><a class="code" href="cvmx-bts-defs_8h.html#a03c80a96d87faa3e4a64b57a5a987002">01204</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__pd3072m__div__cfg1.html" title="cvmx_bts_pd3072m_div_cfg1">cvmx_bts_pd3072m_div_cfg1</a> <a class="code" href="unioncvmx__bts__pd3072m__div__cfg1.html" title="cvmx_bts_pd3072m_div_cfg1">cvmx_bts_pd3072m_div_cfg1_t</a>;
<a name="l01205"></a>01205 <span class="comment"></span>
<a name="l01206"></a>01206 <span class="comment">/**</span>
<a name="l01207"></a>01207 <span class="comment"> * cvmx_bts_pd_history</span>
<a name="l01208"></a>01208 <span class="comment"> *</span>
<a name="l01209"></a>01209 <span class="comment"> * This is a scratch register to facilitate saving the values used for PD</span>
<a name="l01210"></a>01210 <span class="comment"> * bank control registers.</span>
<a name="l01211"></a>01211 <span class="comment"> */</span>
<a name="l01212"></a><a class="code" href="unioncvmx__bts__pd__history.html">01212</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__pd__history.html" title="cvmx_bts_pd_history">cvmx_bts_pd_history</a> {
<a name="l01213"></a><a class="code" href="unioncvmx__bts__pd__history.html#a5470fe8870be046897a36aa4e89cbecb">01213</a>     uint64_t <a class="code" href="unioncvmx__bts__pd__history.html#a5470fe8870be046897a36aa4e89cbecb">u64</a>;
<a name="l01214"></a><a class="code" href="structcvmx__bts__pd__history_1_1cvmx__bts__pd__history__s.html">01214</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__pd__history_1_1cvmx__bts__pd__history__s.html">cvmx_bts_pd_history_s</a> {
<a name="l01215"></a>01215 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01216"></a>01216 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__pd__history_1_1cvmx__bts__pd__history__s.html#a3bc62bfa34f3bff00e037ce3505ee893">value</a>                        : 64; <span class="comment">/**&lt; Scratch data. */</span>
<a name="l01217"></a>01217 <span class="preprocessor">#else</span>
<a name="l01218"></a><a class="code" href="structcvmx__bts__pd__history_1_1cvmx__bts__pd__history__s.html#a3bc62bfa34f3bff00e037ce3505ee893">01218</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__pd__history_1_1cvmx__bts__pd__history__s.html#a3bc62bfa34f3bff00e037ce3505ee893">value</a>                        : 64;
<a name="l01219"></a>01219 <span class="preprocessor">#endif</span>
<a name="l01220"></a>01220 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bts__pd__history.html#aeb2a458c277337ae83c6155b2f2ecdf1">s</a>;
<a name="l01221"></a><a class="code" href="unioncvmx__bts__pd__history.html#a42600446b9d8e3e30160085b8276ccf0">01221</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__pd__history_1_1cvmx__bts__pd__history__s.html">cvmx_bts_pd_history_s</a>          <a class="code" href="unioncvmx__bts__pd__history.html#a42600446b9d8e3e30160085b8276ccf0">cnf75xx</a>;
<a name="l01222"></a>01222 };
<a name="l01223"></a><a class="code" href="cvmx-bts-defs_8h.html#a4bba7e0a7df5453e885385bb45af4d29">01223</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__pd__history.html" title="cvmx_bts_pd_history">cvmx_bts_pd_history</a> <a class="code" href="unioncvmx__bts__pd__history.html" title="cvmx_bts_pd_history">cvmx_bts_pd_history_t</a>;
<a name="l01224"></a>01224 <span class="comment"></span>
<a name="l01225"></a>01225 <span class="comment">/**</span>
<a name="l01226"></a>01226 <span class="comment"> * cvmx_bts_pd_slice#_ctl</span>
<a name="l01227"></a>01227 <span class="comment"> *</span>
<a name="l01228"></a>01228 <span class="comment"> * These registers control the operation of each PD bank.</span>
<a name="l01229"></a>01229 <span class="comment"> *</span>
<a name="l01230"></a>01230 <span class="comment"> * The PD bank must be disabled when changing any of these configuration</span>
<a name="l01231"></a>01231 <span class="comment"> * parameters (i.e., [ENABLE]=0). The PD bank should be enabled with a</span>
<a name="l01232"></a>01232 <span class="comment"> * separate register write after updating the other parameters (i.e., perform</span>
<a name="l01233"></a>01233 <span class="comment"> * one write to change the settings, and use a second write to enable the PD</span>
<a name="l01234"></a>01234 <span class="comment"> * bank).</span>
<a name="l01235"></a>01235 <span class="comment"> */</span>
<a name="l01236"></a><a class="code" href="unioncvmx__bts__pd__slicex__ctl.html">01236</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__pd__slicex__ctl.html" title="cvmx_bts_pd_slice::_ctl">cvmx_bts_pd_slicex_ctl</a> {
<a name="l01237"></a><a class="code" href="unioncvmx__bts__pd__slicex__ctl.html#a8ef861f6421fc772fa845a98bb14abe1">01237</a>     uint64_t <a class="code" href="unioncvmx__bts__pd__slicex__ctl.html#a8ef861f6421fc772fa845a98bb14abe1">u64</a>;
<a name="l01238"></a><a class="code" href="structcvmx__bts__pd__slicex__ctl_1_1cvmx__bts__pd__slicex__ctl__s.html">01238</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__pd__slicex__ctl_1_1cvmx__bts__pd__slicex__ctl__s.html">cvmx_bts_pd_slicex_ctl_s</a> {
<a name="l01239"></a>01239 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01240"></a>01240 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__pd__slicex__ctl_1_1cvmx__bts__pd__slicex__ctl__s.html#a6b28db8aa5b022c8ae7d5aee6754f7ab">reserved_9_63</a>                : 55;
<a name="l01241"></a>01241     uint64_t <a class="code" href="structcvmx__bts__pd__slicex__ctl_1_1cvmx__bts__pd__slicex__ctl__s.html#aa98a8242b7c15f8d03dde564f2d9f546">mea_clk_sel</a>                  : 2;  <span class="comment">/**&lt; Measurement clock select:</span>
<a name="l01242"></a>01242 <span class="comment">                                                         0x0 = 491 MHz clock, both edges.</span>
<a name="l01243"></a>01243 <span class="comment">                                                         0x1 = 491 MHz clock, rising edge only.</span>
<a name="l01244"></a>01244 <span class="comment">                                                         0x2, 0x3 = SCLK, rising edge only.</span>
<a name="l01245"></a>01245 <span class="comment">                                                         Refer to BTS_PLL_CTL for how to configure the 491 MHz clock. */</span>
<a name="l01246"></a>01246     uint64_t <a class="code" href="structcvmx__bts__pd__slicex__ctl_1_1cvmx__bts__pd__slicex__ctl__s.html#a46e030cfe1757fcd525ad471336c21fe">ref_in_sel</a>                   : 3;  <span class="comment">/**&lt; Reference 1pps source select.</span>
<a name="l01247"></a>01247 <span class="comment">                                                         0x0 = GNSS_1PPS.</span>
<a name="l01248"></a>01248 <span class="comment">                                                         0x1 = PTP_1PPS.</span>
<a name="l01249"></a>01249 <span class="comment">                                                         0x2 = SyncE 25 MHz 1PPS.</span>
<a name="l01250"></a>01250 <span class="comment">                                                         0x3 = External reference 0 1PPS.</span>
<a name="l01251"></a>01251 <span class="comment">                                                         0x4 = External reference 1 1PPS.</span>
<a name="l01252"></a>01252 <span class="comment">                                                         0x5 = PD_3072_1PPS.</span>
<a name="l01253"></a>01253 <span class="comment">                                                         0x6 = CG_1PPS.</span>
<a name="l01254"></a>01254 <span class="comment">                                                         0x7 = Reserved. */</span>
<a name="l01255"></a>01255     uint64_t <a class="code" href="structcvmx__bts__pd__slicex__ctl_1_1cvmx__bts__pd__slicex__ctl__s.html#a81938b6d24d01b8668afa09f6b692331">loop_in_sel</a>                  : 3;  <span class="comment">/**&lt; Loop 1pps source select.</span>
<a name="l01256"></a>01256 <span class="comment">                                                         0x0 = GNSS_1PPS.</span>
<a name="l01257"></a>01257 <span class="comment">                                                         0x1 = PTP_1PPS.</span>
<a name="l01258"></a>01258 <span class="comment">                                                         0x2 = SyncE 25 MHz 1PPS.</span>
<a name="l01259"></a>01259 <span class="comment">                                                         0x3 = External reference 0 1PPS.</span>
<a name="l01260"></a>01260 <span class="comment">                                                         0x4 = External reference 1 1PPS.</span>
<a name="l01261"></a>01261 <span class="comment">                                                         0x5 = PD_3072_1PPS.</span>
<a name="l01262"></a>01262 <span class="comment">                                                         0x6 = CG_1PPS.</span>
<a name="l01263"></a>01263 <span class="comment">                                                         0x7 = Reserved. */</span>
<a name="l01264"></a>01264     uint64_t <a class="code" href="structcvmx__bts__pd__slicex__ctl_1_1cvmx__bts__pd__slicex__ctl__s.html#a50adac654d01177f9b3142cb0ff4ad78">enable</a>                       : 1;  <span class="comment">/**&lt; Set to 1 to enable the PD bank. */</span>
<a name="l01265"></a>01265 <span class="preprocessor">#else</span>
<a name="l01266"></a><a class="code" href="structcvmx__bts__pd__slicex__ctl_1_1cvmx__bts__pd__slicex__ctl__s.html#a50adac654d01177f9b3142cb0ff4ad78">01266</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__pd__slicex__ctl_1_1cvmx__bts__pd__slicex__ctl__s.html#a50adac654d01177f9b3142cb0ff4ad78">enable</a>                       : 1;
<a name="l01267"></a><a class="code" href="structcvmx__bts__pd__slicex__ctl_1_1cvmx__bts__pd__slicex__ctl__s.html#a81938b6d24d01b8668afa09f6b692331">01267</a>     uint64_t <a class="code" href="structcvmx__bts__pd__slicex__ctl_1_1cvmx__bts__pd__slicex__ctl__s.html#a81938b6d24d01b8668afa09f6b692331">loop_in_sel</a>                  : 3;
<a name="l01268"></a><a class="code" href="structcvmx__bts__pd__slicex__ctl_1_1cvmx__bts__pd__slicex__ctl__s.html#a46e030cfe1757fcd525ad471336c21fe">01268</a>     uint64_t <a class="code" href="structcvmx__bts__pd__slicex__ctl_1_1cvmx__bts__pd__slicex__ctl__s.html#a46e030cfe1757fcd525ad471336c21fe">ref_in_sel</a>                   : 3;
<a name="l01269"></a><a class="code" href="structcvmx__bts__pd__slicex__ctl_1_1cvmx__bts__pd__slicex__ctl__s.html#aa98a8242b7c15f8d03dde564f2d9f546">01269</a>     uint64_t <a class="code" href="structcvmx__bts__pd__slicex__ctl_1_1cvmx__bts__pd__slicex__ctl__s.html#aa98a8242b7c15f8d03dde564f2d9f546">mea_clk_sel</a>                  : 2;
<a name="l01270"></a><a class="code" href="structcvmx__bts__pd__slicex__ctl_1_1cvmx__bts__pd__slicex__ctl__s.html#a6b28db8aa5b022c8ae7d5aee6754f7ab">01270</a>     uint64_t <a class="code" href="structcvmx__bts__pd__slicex__ctl_1_1cvmx__bts__pd__slicex__ctl__s.html#a6b28db8aa5b022c8ae7d5aee6754f7ab">reserved_9_63</a>                : 55;
<a name="l01271"></a>01271 <span class="preprocessor">#endif</span>
<a name="l01272"></a>01272 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bts__pd__slicex__ctl.html#a945590971591c9e70428781172a21606">s</a>;
<a name="l01273"></a><a class="code" href="unioncvmx__bts__pd__slicex__ctl.html#acc133a01dd8365cf6f81bb9a03ecf072">01273</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__pd__slicex__ctl_1_1cvmx__bts__pd__slicex__ctl__s.html">cvmx_bts_pd_slicex_ctl_s</a>       <a class="code" href="unioncvmx__bts__pd__slicex__ctl.html#acc133a01dd8365cf6f81bb9a03ecf072">cnf75xx</a>;
<a name="l01274"></a>01274 };
<a name="l01275"></a><a class="code" href="cvmx-bts-defs_8h.html#a64536a8d0cae0d158f2e6e34bb73b700">01275</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__pd__slicex__ctl.html" title="cvmx_bts_pd_slice::_ctl">cvmx_bts_pd_slicex_ctl</a> <a class="code" href="unioncvmx__bts__pd__slicex__ctl.html" title="cvmx_bts_pd_slice::_ctl">cvmx_bts_pd_slicex_ctl_t</a>;
<a name="l01276"></a>01276 <span class="comment"></span>
<a name="l01277"></a>01277 <span class="comment">/**</span>
<a name="l01278"></a>01278 <span class="comment"> * cvmx_bts_pd_slice#_status</span>
<a name="l01279"></a>01279 <span class="comment"> *</span>
<a name="l01280"></a>01280 <span class="comment"> * This register reports the calculated phase difference for each PD bank.</span>
<a name="l01281"></a>01281 <span class="comment"> *</span>
<a name="l01282"></a>01282 <span class="comment"> * BTS triggers a BTS_PDBANK(0..5)_DONE interrupt each time the PD bank</span>
<a name="l01283"></a>01283 <span class="comment"> * completes a measurement and updates this status register.</span>
<a name="l01284"></a>01284 <span class="comment"> */</span>
<a name="l01285"></a><a class="code" href="unioncvmx__bts__pd__slicex__status.html">01285</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__pd__slicex__status.html" title="cvmx_bts_pd_slice::_status">cvmx_bts_pd_slicex_status</a> {
<a name="l01286"></a><a class="code" href="unioncvmx__bts__pd__slicex__status.html#a34dbd71ad7b2f5bc338970cf584039ff">01286</a>     uint64_t <a class="code" href="unioncvmx__bts__pd__slicex__status.html#a34dbd71ad7b2f5bc338970cf584039ff">u64</a>;
<a name="l01287"></a><a class="code" href="structcvmx__bts__pd__slicex__status_1_1cvmx__bts__pd__slicex__status__s.html">01287</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__pd__slicex__status_1_1cvmx__bts__pd__slicex__status__s.html">cvmx_bts_pd_slicex_status_s</a> {
<a name="l01288"></a>01288 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01289"></a>01289 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__pd__slicex__status_1_1cvmx__bts__pd__slicex__status__s.html#a3fe6942477a1f4f56528d92e93f7c5a0">reserved_33_63</a>               : 31;
<a name="l01290"></a>01290     uint64_t <a class="code" href="structcvmx__bts__pd__slicex__status_1_1cvmx__bts__pd__slicex__status__s.html#a52c60625b1b0494429b45876dbbd3d39">pd_result</a>                    : 33; <span class="comment">/**&lt; The phase difference as a signed, two&apos;s complement value. A positive value indicates that</span>
<a name="l01291"></a>01291 <span class="comment">                                                         the REF clock is ahead of LOOP, and a negative value indicates that LOOP is ahead of REF.</span>
<a name="l01292"></a>01292 <span class="comment">                                                         The phase difference is measured based on the clock selected by</span>
<a name="l01293"></a>01293 <span class="comment">                                                         BTS_PD_SLICE(0..5)_CTL[MEA_CLK_SEL], and can represent either SCLK cycles, 491 MHz cycles,</span>
<a name="l01294"></a>01294 <span class="comment">                                                         or 982 MHz cycles (1.0183 ns). */</span>
<a name="l01295"></a>01295 <span class="preprocessor">#else</span>
<a name="l01296"></a><a class="code" href="structcvmx__bts__pd__slicex__status_1_1cvmx__bts__pd__slicex__status__s.html#a52c60625b1b0494429b45876dbbd3d39">01296</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__pd__slicex__status_1_1cvmx__bts__pd__slicex__status__s.html#a52c60625b1b0494429b45876dbbd3d39">pd_result</a>                    : 33;
<a name="l01297"></a><a class="code" href="structcvmx__bts__pd__slicex__status_1_1cvmx__bts__pd__slicex__status__s.html#a3fe6942477a1f4f56528d92e93f7c5a0">01297</a>     uint64_t <a class="code" href="structcvmx__bts__pd__slicex__status_1_1cvmx__bts__pd__slicex__status__s.html#a3fe6942477a1f4f56528d92e93f7c5a0">reserved_33_63</a>               : 31;
<a name="l01298"></a>01298 <span class="preprocessor">#endif</span>
<a name="l01299"></a>01299 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bts__pd__slicex__status.html#aa0e8ba410bf7563848e6dd877f088467">s</a>;
<a name="l01300"></a><a class="code" href="unioncvmx__bts__pd__slicex__status.html#a94a72f771b0b901f3736cd796615f642">01300</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__pd__slicex__status_1_1cvmx__bts__pd__slicex__status__s.html">cvmx_bts_pd_slicex_status_s</a>    <a class="code" href="unioncvmx__bts__pd__slicex__status.html#a94a72f771b0b901f3736cd796615f642">cnf75xx</a>;
<a name="l01301"></a>01301 };
<a name="l01302"></a><a class="code" href="cvmx-bts-defs_8h.html#af0f6eae1ad7325921078e07556ff989d">01302</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__pd__slicex__status.html" title="cvmx_bts_pd_slice::_status">cvmx_bts_pd_slicex_status</a> <a class="code" href="unioncvmx__bts__pd__slicex__status.html" title="cvmx_bts_pd_slice::_status">cvmx_bts_pd_slicex_status_t</a>;
<a name="l01303"></a>01303 <span class="comment"></span>
<a name="l01304"></a>01304 <span class="comment">/**</span>
<a name="l01305"></a>01305 <span class="comment"> * cvmx_bts_pll_ctl</span>
<a name="l01306"></a>01306 <span class="comment"> *</span>
<a name="l01307"></a>01307 <span class="comment"> * This register controls the sample clock frequency into PD Bank slices.</span>
<a name="l01308"></a>01308 <span class="comment"> * The following sequence is the PLL-bringup sequence:</span>
<a name="l01309"></a>01309 <span class="comment"> *   1. Write [RESET_N]=0 and [DIV_RESET]=1.</span>
<a name="l01310"></a>01310 <span class="comment"> *   2. Set [CLKF] and [PS_EN].</span>
<a name="l01311"></a>01311 <span class="comment"> *   3. Wait 128 reference-clock cycles.</span>
<a name="l01312"></a>01312 <span class="comment"> *   4. Write [RESET_N]=1.</span>
<a name="l01313"></a>01313 <span class="comment"> *   5. Wait 1152 reference-clock cycles.</span>
<a name="l01314"></a>01314 <span class="comment"> *   6. Write [DIV_RESET]=0.</span>
<a name="l01315"></a>01315 <span class="comment"> *   7. Wait 10 reference-clock cycles before using the PLL clock out.</span>
<a name="l01316"></a>01316 <span class="comment"> */</span>
<a name="l01317"></a><a class="code" href="unioncvmx__bts__pll__ctl.html">01317</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__pll__ctl.html" title="cvmx_bts_pll_ctl">cvmx_bts_pll_ctl</a> {
<a name="l01318"></a><a class="code" href="unioncvmx__bts__pll__ctl.html#aaadffc0d9ac41084214e62817d89eeb5">01318</a>     uint64_t <a class="code" href="unioncvmx__bts__pll__ctl.html#aaadffc0d9ac41084214e62817d89eeb5">u64</a>;
<a name="l01319"></a><a class="code" href="structcvmx__bts__pll__ctl_1_1cvmx__bts__pll__ctl__s.html">01319</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__pll__ctl_1_1cvmx__bts__pll__ctl__s.html">cvmx_bts_pll_ctl_s</a> {
<a name="l01320"></a>01320 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01321"></a>01321 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__pll__ctl_1_1cvmx__bts__pll__ctl__s.html#a60a0c56feeee27a3e0f1b0f8d3d8be24">reserved_27_63</a>               : 37;
<a name="l01322"></a>01322     uint64_t <a class="code" href="structcvmx__bts__pll__ctl_1_1cvmx__bts__pll__ctl__s.html#aa8188903e0ce8eeab348eb0fad4395a6">alt_ref_clk_sel</a>              : 2;  <span class="comment">/**&lt; Alternate reference clock select:</span>
<a name="l01323"></a>01323 <span class="comment">                                                         0x0 = DLM6 ref clock.</span>
<a name="l01324"></a>01324 <span class="comment">                                                         0x1 = DLM7 ref clock.</span>
<a name="l01325"></a>01325 <span class="comment">                                                         0x2 or 0x3 = DLM8 ref clock. */</span>
<a name="l01326"></a>01326     uint64_t <a class="code" href="structcvmx__bts__pll__ctl_1_1cvmx__bts__pll__ctl__s.html#a67ad8253e118c4f26983518dbc9c44c5">pll_bypass</a>                   : 1;  <span class="comment">/**&lt; Set to 1 to bypass PLL. In PLL bypass mode, the PLL clock out is BPHY_BFN_CLK (30.72 MHz). */</span>
<a name="l01327"></a>01327     uint64_t <a class="code" href="structcvmx__bts__pll__ctl_1_1cvmx__bts__pll__ctl__s.html#aa6c6e75a4096790c687ad298e84a11f1">ref_clk_sel</a>                  : 1;  <span class="comment">/**&lt; Reference clock select:</span>
<a name="l01328"></a>01328 <span class="comment">                                                         0 = 122.88MHz (alternate reference clock selected by ALT_REF_CLK_SEL).</span>
<a name="l01329"></a>01329 <span class="comment">                                                         1 = 30.72MHz (BPHY_BFN_CLK). */</span>
<a name="l01330"></a>01330     uint64_t <a class="code" href="structcvmx__bts__pll__ctl_1_1cvmx__bts__pll__ctl__s.html#aba236cbc9e1f1efe084ef0035265386f">div_reset</a>                    : 1;  <span class="comment">/**&lt; Postscalar divider reset. */</span>
<a name="l01331"></a>01331     uint64_t <a class="code" href="structcvmx__bts__pll__ctl_1_1cvmx__bts__pll__ctl__s.html#a30228ad83988885fed4d4355016a7d95">ps_en</a>                        : 4;  <span class="comment">/**&lt; PLL postscalar divide ratio. Determines the network clock speed.</span>
<a name="l01332"></a>01332 <span class="comment">                                                         0x0 = divide BTS PLL by 1.</span>
<a name="l01333"></a>01333 <span class="comment">                                                         0x1 = divide BTS PLL by 2.</span>
<a name="l01334"></a>01334 <span class="comment">                                                         0x2 = divide BTS PLL by 3.</span>
<a name="l01335"></a>01335 <span class="comment">                                                         0x3 = divide BTS PLL by 4.</span>
<a name="l01336"></a>01336 <span class="comment">                                                         0x4 = divide BTS PLL by 5.</span>
<a name="l01337"></a>01337 <span class="comment">                                                         0x5 = divide BTS PLL by 6.</span>
<a name="l01338"></a>01338 <span class="comment">                                                         0x6 = divide BTS PLL by 7.</span>
<a name="l01339"></a>01339 <span class="comment">                                                         0x7 = divide BTS PLL by 8.</span>
<a name="l01340"></a>01340 <span class="comment">                                                         0x8 = divide BTS PLL by 10.</span>
<a name="l01341"></a>01341 <span class="comment">                                                         0x9 = divide BTS PLL by 12.</span>
<a name="l01342"></a>01342 <span class="comment">                                                         0xA-0xF = Reserved.</span>
<a name="l01343"></a>01343 <span class="comment">                                                         PS_EN is not used when DIV_RESET = 1. See CLKF for supported settings. */</span>
<a name="l01344"></a>01344     uint64_t <a class="code" href="structcvmx__bts__pll__ctl_1_1cvmx__bts__pll__ctl__s.html#a18cec00fb1d542feb1b6d94f233331ca">reserved_8_17</a>                : 10;
<a name="l01345"></a>01345     uint64_t <a class="code" href="structcvmx__bts__pll__ctl_1_1cvmx__bts__pll__ctl__s.html#a2101698460ffd08f99539aba72faa0f7">reset_n</a>                      : 1;  <span class="comment">/**&lt; PLL reset. */</span>
<a name="l01346"></a>01346     uint64_t <a class="code" href="structcvmx__bts__pll__ctl_1_1cvmx__bts__pll__ctl__s.html#adf2d1d2dcda2027de7f51f042629ca79">clkf</a>                         : 7;  <span class="comment">/**&lt; PLL multiplier. PLL out frequency = PLL in clk(MHz) * ([CLKF]+1) / ([PS_EN]+1)</span>
<a name="l01347"></a>01347 <span class="comment">                                                         To generate a 491MHz clock from  a 30.72 MHz reference (i.e., when</span>
<a name="l01348"></a>01348 <span class="comment">                                                         REF_CLK_SEL=1), set CLKF to 0x7f and PS_EN to 0x7. This results in an</span>
<a name="l01349"></a>01349 <span class="comment">                                                         overall 16x multplier.</span>
<a name="l01350"></a>01350 <span class="comment">                                                         To generate 491MHz clock from a 122.88 MHz reference (i.e., when</span>
<a name="l01351"></a>01351 <span class="comment">                                                         REF_CLK_SEL=0), set CLKF to 0x1f and PS_EN to 0x7. This results in an</span>
<a name="l01352"></a>01352 <span class="comment">                                                         overall 4x multiplier.</span>
<a name="l01353"></a>01353 <span class="comment">                                                         Note that other settings are not supported and may result in undefined</span>
<a name="l01354"></a>01354 <span class="comment">                                                         behavior. */</span>
<a name="l01355"></a>01355 <span class="preprocessor">#else</span>
<a name="l01356"></a><a class="code" href="structcvmx__bts__pll__ctl_1_1cvmx__bts__pll__ctl__s.html#adf2d1d2dcda2027de7f51f042629ca79">01356</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__pll__ctl_1_1cvmx__bts__pll__ctl__s.html#adf2d1d2dcda2027de7f51f042629ca79">clkf</a>                         : 7;
<a name="l01357"></a><a class="code" href="structcvmx__bts__pll__ctl_1_1cvmx__bts__pll__ctl__s.html#a2101698460ffd08f99539aba72faa0f7">01357</a>     uint64_t <a class="code" href="structcvmx__bts__pll__ctl_1_1cvmx__bts__pll__ctl__s.html#a2101698460ffd08f99539aba72faa0f7">reset_n</a>                      : 1;
<a name="l01358"></a><a class="code" href="structcvmx__bts__pll__ctl_1_1cvmx__bts__pll__ctl__s.html#a18cec00fb1d542feb1b6d94f233331ca">01358</a>     uint64_t <a class="code" href="structcvmx__bts__pll__ctl_1_1cvmx__bts__pll__ctl__s.html#a18cec00fb1d542feb1b6d94f233331ca">reserved_8_17</a>                : 10;
<a name="l01359"></a><a class="code" href="structcvmx__bts__pll__ctl_1_1cvmx__bts__pll__ctl__s.html#a30228ad83988885fed4d4355016a7d95">01359</a>     uint64_t <a class="code" href="structcvmx__bts__pll__ctl_1_1cvmx__bts__pll__ctl__s.html#a30228ad83988885fed4d4355016a7d95">ps_en</a>                        : 4;
<a name="l01360"></a><a class="code" href="structcvmx__bts__pll__ctl_1_1cvmx__bts__pll__ctl__s.html#aba236cbc9e1f1efe084ef0035265386f">01360</a>     uint64_t <a class="code" href="structcvmx__bts__pll__ctl_1_1cvmx__bts__pll__ctl__s.html#aba236cbc9e1f1efe084ef0035265386f">div_reset</a>                    : 1;
<a name="l01361"></a><a class="code" href="structcvmx__bts__pll__ctl_1_1cvmx__bts__pll__ctl__s.html#aa6c6e75a4096790c687ad298e84a11f1">01361</a>     uint64_t <a class="code" href="structcvmx__bts__pll__ctl_1_1cvmx__bts__pll__ctl__s.html#aa6c6e75a4096790c687ad298e84a11f1">ref_clk_sel</a>                  : 1;
<a name="l01362"></a><a class="code" href="structcvmx__bts__pll__ctl_1_1cvmx__bts__pll__ctl__s.html#a67ad8253e118c4f26983518dbc9c44c5">01362</a>     uint64_t <a class="code" href="structcvmx__bts__pll__ctl_1_1cvmx__bts__pll__ctl__s.html#a67ad8253e118c4f26983518dbc9c44c5">pll_bypass</a>                   : 1;
<a name="l01363"></a><a class="code" href="structcvmx__bts__pll__ctl_1_1cvmx__bts__pll__ctl__s.html#aa8188903e0ce8eeab348eb0fad4395a6">01363</a>     uint64_t <a class="code" href="structcvmx__bts__pll__ctl_1_1cvmx__bts__pll__ctl__s.html#aa8188903e0ce8eeab348eb0fad4395a6">alt_ref_clk_sel</a>              : 2;
<a name="l01364"></a><a class="code" href="structcvmx__bts__pll__ctl_1_1cvmx__bts__pll__ctl__s.html#a60a0c56feeee27a3e0f1b0f8d3d8be24">01364</a>     uint64_t <a class="code" href="structcvmx__bts__pll__ctl_1_1cvmx__bts__pll__ctl__s.html#a60a0c56feeee27a3e0f1b0f8d3d8be24">reserved_27_63</a>               : 37;
<a name="l01365"></a>01365 <span class="preprocessor">#endif</span>
<a name="l01366"></a>01366 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bts__pll__ctl.html#a596ccbad1c3e7ab85ae2833c72c1beaf">s</a>;
<a name="l01367"></a><a class="code" href="unioncvmx__bts__pll__ctl.html#a27b5c7d0d0a5415006d333d7f78c9712">01367</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__pll__ctl_1_1cvmx__bts__pll__ctl__s.html">cvmx_bts_pll_ctl_s</a>             <a class="code" href="unioncvmx__bts__pll__ctl.html#a27b5c7d0d0a5415006d333d7f78c9712">cnf75xx</a>;
<a name="l01368"></a>01368 };
<a name="l01369"></a><a class="code" href="cvmx-bts-defs_8h.html#a4aec79d5f2c7662e93a0797c721cffca">01369</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__pll__ctl.html" title="cvmx_bts_pll_ctl">cvmx_bts_pll_ctl</a> <a class="code" href="unioncvmx__bts__pll__ctl.html" title="cvmx_bts_pll_ctl">cvmx_bts_pll_ctl_t</a>;
<a name="l01370"></a>01370 <span class="comment"></span>
<a name="l01371"></a>01371 <span class="comment">/**</span>
<a name="l01372"></a>01372 <span class="comment"> * cvmx_bts_ptp_1pps_cfg</span>
<a name="l01373"></a>01373 <span class="comment"> */</span>
<a name="l01374"></a><a class="code" href="unioncvmx__bts__ptp__1pps__cfg.html">01374</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__ptp__1pps__cfg.html" title="cvmx_bts_ptp_1pps_cfg">cvmx_bts_ptp_1pps_cfg</a> {
<a name="l01375"></a><a class="code" href="unioncvmx__bts__ptp__1pps__cfg.html#a4d666b6843bb03442e90e48e91355265">01375</a>     uint64_t <a class="code" href="unioncvmx__bts__ptp__1pps__cfg.html#a4d666b6843bb03442e90e48e91355265">u64</a>;
<a name="l01376"></a><a class="code" href="structcvmx__bts__ptp__1pps__cfg_1_1cvmx__bts__ptp__1pps__cfg__s.html">01376</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__ptp__1pps__cfg_1_1cvmx__bts__ptp__1pps__cfg__s.html">cvmx_bts_ptp_1pps_cfg_s</a> {
<a name="l01377"></a>01377 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01378"></a>01378 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__ptp__1pps__cfg_1_1cvmx__bts__ptp__1pps__cfg__s.html#ae52cf8119286e28c86a687b193f29aab">reserved_1_63</a>                : 63;
<a name="l01379"></a>01379     uint64_t <a class="code" href="structcvmx__bts__ptp__1pps__cfg_1_1cvmx__bts__ptp__1pps__cfg__s.html#ae607bcf89543492ed29114f698591d0e">reverse</a>                      : 1;  <span class="comment">/**&lt; Set to 1 to invert the polarity of the PTP_1PPS signal. */</span>
<a name="l01380"></a>01380 <span class="preprocessor">#else</span>
<a name="l01381"></a><a class="code" href="structcvmx__bts__ptp__1pps__cfg_1_1cvmx__bts__ptp__1pps__cfg__s.html#ae607bcf89543492ed29114f698591d0e">01381</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__ptp__1pps__cfg_1_1cvmx__bts__ptp__1pps__cfg__s.html#ae607bcf89543492ed29114f698591d0e">reverse</a>                      : 1;
<a name="l01382"></a><a class="code" href="structcvmx__bts__ptp__1pps__cfg_1_1cvmx__bts__ptp__1pps__cfg__s.html#ae52cf8119286e28c86a687b193f29aab">01382</a>     uint64_t <a class="code" href="structcvmx__bts__ptp__1pps__cfg_1_1cvmx__bts__ptp__1pps__cfg__s.html#ae52cf8119286e28c86a687b193f29aab">reserved_1_63</a>                : 63;
<a name="l01383"></a>01383 <span class="preprocessor">#endif</span>
<a name="l01384"></a>01384 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bts__ptp__1pps__cfg.html#acd7a27208d60aadb745e250ed729fb3f">s</a>;
<a name="l01385"></a><a class="code" href="unioncvmx__bts__ptp__1pps__cfg.html#ac5565beb31420d5801a9c4af70c841d9">01385</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__ptp__1pps__cfg_1_1cvmx__bts__ptp__1pps__cfg__s.html">cvmx_bts_ptp_1pps_cfg_s</a>        <a class="code" href="unioncvmx__bts__ptp__1pps__cfg.html#ac5565beb31420d5801a9c4af70c841d9">cnf75xx</a>;
<a name="l01386"></a>01386 };
<a name="l01387"></a><a class="code" href="cvmx-bts-defs_8h.html#aa23ad6634348204400c3dc3452e92522">01387</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__ptp__1pps__cfg.html" title="cvmx_bts_ptp_1pps_cfg">cvmx_bts_ptp_1pps_cfg</a> <a class="code" href="unioncvmx__bts__ptp__1pps__cfg.html" title="cvmx_bts_ptp_1pps_cfg">cvmx_bts_ptp_1pps_cfg_t</a>;
<a name="l01388"></a>01388 <span class="comment"></span>
<a name="l01389"></a>01389 <span class="comment">/**</span>
<a name="l01390"></a>01390 <span class="comment"> * cvmx_bts_pwm#_ctl</span>
<a name="l01391"></a>01391 <span class="comment"> */</span>
<a name="l01392"></a><a class="code" href="unioncvmx__bts__pwmx__ctl.html">01392</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__pwmx__ctl.html" title="cvmx_bts_pwm::_ctl">cvmx_bts_pwmx_ctl</a> {
<a name="l01393"></a><a class="code" href="unioncvmx__bts__pwmx__ctl.html#a9813a56c2bfc28ec6370afc91b3abf7c">01393</a>     uint64_t <a class="code" href="unioncvmx__bts__pwmx__ctl.html#a9813a56c2bfc28ec6370afc91b3abf7c">u64</a>;
<a name="l01394"></a><a class="code" href="structcvmx__bts__pwmx__ctl_1_1cvmx__bts__pwmx__ctl__s.html">01394</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__pwmx__ctl_1_1cvmx__bts__pwmx__ctl__s.html">cvmx_bts_pwmx_ctl_s</a> {
<a name="l01395"></a>01395 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01396"></a>01396 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__pwmx__ctl_1_1cvmx__bts__pwmx__ctl__s.html#a432ca35356df5109104271d0fe001dfb">reserved_56_63</a>               : 8;
<a name="l01397"></a>01397     uint64_t <a class="code" href="structcvmx__bts__pwmx__ctl_1_1cvmx__bts__pwmx__ctl__s.html#af6049dceccac5e57c6cf86cea106bd30">fall_pos</a>                     : 20; <span class="comment">/**&lt; Pulse low duration minus one, measured in ticks, as determined by</span>
<a name="l01398"></a>01398 <span class="comment">                                                         [TICK_SEL]. */</span>
<a name="l01399"></a>01399     uint64_t <a class="code" href="structcvmx__bts__pwmx__ctl_1_1cvmx__bts__pwmx__ctl__s.html#ac526349643fea9b9a5479869223b4b2e">reserved_28_35</a>               : 8;
<a name="l01400"></a>01400     uint64_t <a class="code" href="structcvmx__bts__pwmx__ctl_1_1cvmx__bts__pwmx__ctl__s.html#ae515a4f68e5464d76668d667079d5607">rise_pos</a>                     : 20; <span class="comment">/**&lt; Pulse high duration minus one, measured in ticks, as determined by</span>
<a name="l01401"></a>01401 <span class="comment">                                                         [TICK_SEL]. */</span>
<a name="l01402"></a>01402     uint64_t <a class="code" href="structcvmx__bts__pwmx__ctl_1_1cvmx__bts__pwmx__ctl__s.html#a3c5e79a8a4d4cf9558eb041deb0c7406">reserved_3_7</a>                 : 5;
<a name="l01403"></a>01403     uint64_t <a class="code" href="structcvmx__bts__pwmx__ctl_1_1cvmx__bts__pwmx__ctl__s.html#a9954f436e16dd0dbfa14cd617710279f">tick_sel</a>                     : 2;  <span class="comment">/**&lt; PWM tick clock select:</span>
<a name="l01404"></a>01404 <span class="comment">                                                         0x0 = SCLK / 4.</span>
<a name="l01405"></a>01405 <span class="comment">                                                         0x1 = SCLK / 8.</span>
<a name="l01406"></a>01406 <span class="comment">                                                         0x2 = SCLK / 16.</span>
<a name="l01407"></a>01407 <span class="comment">                                                         0x3 = SCLK / 32. */</span>
<a name="l01408"></a>01408     uint64_t <a class="code" href="structcvmx__bts__pwmx__ctl_1_1cvmx__bts__pwmx__ctl__s.html#ac22551a8eda89fb1c325e00f136353f7">enable</a>                       : 1;  <span class="comment">/**&lt; Set to 1 to enable PWM clock and output. */</span>
<a name="l01409"></a>01409 <span class="preprocessor">#else</span>
<a name="l01410"></a><a class="code" href="structcvmx__bts__pwmx__ctl_1_1cvmx__bts__pwmx__ctl__s.html#ac22551a8eda89fb1c325e00f136353f7">01410</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__pwmx__ctl_1_1cvmx__bts__pwmx__ctl__s.html#ac22551a8eda89fb1c325e00f136353f7">enable</a>                       : 1;
<a name="l01411"></a><a class="code" href="structcvmx__bts__pwmx__ctl_1_1cvmx__bts__pwmx__ctl__s.html#a9954f436e16dd0dbfa14cd617710279f">01411</a>     uint64_t <a class="code" href="structcvmx__bts__pwmx__ctl_1_1cvmx__bts__pwmx__ctl__s.html#a9954f436e16dd0dbfa14cd617710279f">tick_sel</a>                     : 2;
<a name="l01412"></a><a class="code" href="structcvmx__bts__pwmx__ctl_1_1cvmx__bts__pwmx__ctl__s.html#a3c5e79a8a4d4cf9558eb041deb0c7406">01412</a>     uint64_t <a class="code" href="structcvmx__bts__pwmx__ctl_1_1cvmx__bts__pwmx__ctl__s.html#a3c5e79a8a4d4cf9558eb041deb0c7406">reserved_3_7</a>                 : 5;
<a name="l01413"></a><a class="code" href="structcvmx__bts__pwmx__ctl_1_1cvmx__bts__pwmx__ctl__s.html#ae515a4f68e5464d76668d667079d5607">01413</a>     uint64_t <a class="code" href="structcvmx__bts__pwmx__ctl_1_1cvmx__bts__pwmx__ctl__s.html#ae515a4f68e5464d76668d667079d5607">rise_pos</a>                     : 20;
<a name="l01414"></a><a class="code" href="structcvmx__bts__pwmx__ctl_1_1cvmx__bts__pwmx__ctl__s.html#ac526349643fea9b9a5479869223b4b2e">01414</a>     uint64_t <a class="code" href="structcvmx__bts__pwmx__ctl_1_1cvmx__bts__pwmx__ctl__s.html#ac526349643fea9b9a5479869223b4b2e">reserved_28_35</a>               : 8;
<a name="l01415"></a><a class="code" href="structcvmx__bts__pwmx__ctl_1_1cvmx__bts__pwmx__ctl__s.html#af6049dceccac5e57c6cf86cea106bd30">01415</a>     uint64_t <a class="code" href="structcvmx__bts__pwmx__ctl_1_1cvmx__bts__pwmx__ctl__s.html#af6049dceccac5e57c6cf86cea106bd30">fall_pos</a>                     : 20;
<a name="l01416"></a><a class="code" href="structcvmx__bts__pwmx__ctl_1_1cvmx__bts__pwmx__ctl__s.html#a432ca35356df5109104271d0fe001dfb">01416</a>     uint64_t <a class="code" href="structcvmx__bts__pwmx__ctl_1_1cvmx__bts__pwmx__ctl__s.html#a432ca35356df5109104271d0fe001dfb">reserved_56_63</a>               : 8;
<a name="l01417"></a>01417 <span class="preprocessor">#endif</span>
<a name="l01418"></a>01418 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bts__pwmx__ctl.html#a5595d8cc94352368afc7403ff9893f8a">s</a>;
<a name="l01419"></a><a class="code" href="unioncvmx__bts__pwmx__ctl.html#a85848d0ad5b1c95fbf34899f7d4630c9">01419</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__pwmx__ctl_1_1cvmx__bts__pwmx__ctl__s.html">cvmx_bts_pwmx_ctl_s</a>            <a class="code" href="unioncvmx__bts__pwmx__ctl.html#a85848d0ad5b1c95fbf34899f7d4630c9">cnf75xx</a>;
<a name="l01420"></a>01420 };
<a name="l01421"></a><a class="code" href="cvmx-bts-defs_8h.html#a76b03633e24406d7ed15394fe801842b">01421</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__pwmx__ctl.html" title="cvmx_bts_pwm::_ctl">cvmx_bts_pwmx_ctl</a> <a class="code" href="unioncvmx__bts__pwmx__ctl.html" title="cvmx_bts_pwm::_ctl">cvmx_bts_pwmx_ctl_t</a>;
<a name="l01422"></a>01422 <span class="comment"></span>
<a name="l01423"></a>01423 <span class="comment">/**</span>
<a name="l01424"></a>01424 <span class="comment"> * cvmx_bts_synce_25m_div_cfg0</span>
<a name="l01425"></a>01425 <span class="comment"> *</span>
<a name="l01426"></a>01426 <span class="comment"> * This register configures the clock divider for the 25 MHz SyncE clock.</span>
<a name="l01427"></a>01427 <span class="comment"> *</span>
<a name="l01428"></a>01428 <span class="comment"> */</span>
<a name="l01429"></a><a class="code" href="unioncvmx__bts__synce__25m__div__cfg0.html">01429</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__synce__25m__div__cfg0.html" title="cvmx_bts_synce_25m_div_cfg0">cvmx_bts_synce_25m_div_cfg0</a> {
<a name="l01430"></a><a class="code" href="unioncvmx__bts__synce__25m__div__cfg0.html#af50651d95e3223cd944d3be737c8a86b">01430</a>     uint64_t <a class="code" href="unioncvmx__bts__synce__25m__div__cfg0.html#af50651d95e3223cd944d3be737c8a86b">u64</a>;
<a name="l01431"></a><a class="code" href="structcvmx__bts__synce__25m__div__cfg0_1_1cvmx__bts__synce__25m__div__cfg0__s.html">01431</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__synce__25m__div__cfg0_1_1cvmx__bts__synce__25m__div__cfg0__s.html">cvmx_bts_synce_25m_div_cfg0_s</a> {
<a name="l01432"></a>01432 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01433"></a>01433 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__synce__25m__div__cfg0_1_1cvmx__bts__synce__25m__div__cfg0__s.html#afd2634d22c54190f1d91a269c2359562">reserved_3_63</a>                : 61;
<a name="l01434"></a>01434     uint64_t <a class="code" href="structcvmx__bts__synce__25m__div__cfg0_1_1cvmx__bts__synce__25m__div__cfg0__s.html#a068a7e6730b44d68ec3993639bf6ea73">clkout_inv</a>                   : 1;  <span class="comment">/**&lt; Set to 1 to inverse the clock output polarity. */</span>
<a name="l01435"></a>01435     uint64_t <a class="code" href="structcvmx__bts__synce__25m__div__cfg0_1_1cvmx__bts__synce__25m__div__cfg0__s.html#a14b5f3cfddfa7dd694f159b7b9f8d0e5">clkout_5050_duty</a>             : 1;  <span class="comment">/**&lt; Clock divider duty cycle:</span>
<a name="l01436"></a>01436 <span class="comment">                                                         0 = one cycle pulse (i.e., one cycle of 25 MHz clock).</span>
<a name="l01437"></a>01437 <span class="comment">                                                         1 = 50/50 duty-cycle. */</span>
<a name="l01438"></a>01438     uint64_t <a class="code" href="structcvmx__bts__synce__25m__div__cfg0_1_1cvmx__bts__synce__25m__div__cfg0__s.html#ac7a85d020992265d647f5b453cc88972">divider_en</a>                   : 1;  <span class="comment">/**&lt; Set to 1 to enable the clock divider. The divider counter is reset to 0 when</span>
<a name="l01439"></a>01439 <span class="comment">                                                         [DIVIDER_EN] is set to 0 and the clock output is disabled. */</span>
<a name="l01440"></a>01440 <span class="preprocessor">#else</span>
<a name="l01441"></a><a class="code" href="structcvmx__bts__synce__25m__div__cfg0_1_1cvmx__bts__synce__25m__div__cfg0__s.html#ac7a85d020992265d647f5b453cc88972">01441</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__synce__25m__div__cfg0_1_1cvmx__bts__synce__25m__div__cfg0__s.html#ac7a85d020992265d647f5b453cc88972">divider_en</a>                   : 1;
<a name="l01442"></a><a class="code" href="structcvmx__bts__synce__25m__div__cfg0_1_1cvmx__bts__synce__25m__div__cfg0__s.html#a14b5f3cfddfa7dd694f159b7b9f8d0e5">01442</a>     uint64_t <a class="code" href="structcvmx__bts__synce__25m__div__cfg0_1_1cvmx__bts__synce__25m__div__cfg0__s.html#a14b5f3cfddfa7dd694f159b7b9f8d0e5">clkout_5050_duty</a>             : 1;
<a name="l01443"></a><a class="code" href="structcvmx__bts__synce__25m__div__cfg0_1_1cvmx__bts__synce__25m__div__cfg0__s.html#a068a7e6730b44d68ec3993639bf6ea73">01443</a>     uint64_t <a class="code" href="structcvmx__bts__synce__25m__div__cfg0_1_1cvmx__bts__synce__25m__div__cfg0__s.html#a068a7e6730b44d68ec3993639bf6ea73">clkout_inv</a>                   : 1;
<a name="l01444"></a><a class="code" href="structcvmx__bts__synce__25m__div__cfg0_1_1cvmx__bts__synce__25m__div__cfg0__s.html#afd2634d22c54190f1d91a269c2359562">01444</a>     uint64_t <a class="code" href="structcvmx__bts__synce__25m__div__cfg0_1_1cvmx__bts__synce__25m__div__cfg0__s.html#afd2634d22c54190f1d91a269c2359562">reserved_3_63</a>                : 61;
<a name="l01445"></a>01445 <span class="preprocessor">#endif</span>
<a name="l01446"></a>01446 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bts__synce__25m__div__cfg0.html#a3906e89b162c76f5ac84da6fb585b508">s</a>;
<a name="l01447"></a><a class="code" href="unioncvmx__bts__synce__25m__div__cfg0.html#a2f662e38099df1fb2b77c035f1ace485">01447</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__synce__25m__div__cfg0_1_1cvmx__bts__synce__25m__div__cfg0__s.html">cvmx_bts_synce_25m_div_cfg0_s</a>  <a class="code" href="unioncvmx__bts__synce__25m__div__cfg0.html#a2f662e38099df1fb2b77c035f1ace485">cnf75xx</a>;
<a name="l01448"></a>01448 };
<a name="l01449"></a><a class="code" href="cvmx-bts-defs_8h.html#a0a5d836c2b2536cdd8ded83f5aeb12ee">01449</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__synce__25m__div__cfg0.html" title="cvmx_bts_synce_25m_div_cfg0">cvmx_bts_synce_25m_div_cfg0</a> <a class="code" href="unioncvmx__bts__synce__25m__div__cfg0.html" title="cvmx_bts_synce_25m_div_cfg0">cvmx_bts_synce_25m_div_cfg0_t</a>;
<a name="l01450"></a>01450 <span class="comment"></span>
<a name="l01451"></a>01451 <span class="comment">/**</span>
<a name="l01452"></a>01452 <span class="comment"> * cvmx_bts_synce_25m_div_cfg1</span>
<a name="l01453"></a>01453 <span class="comment"> */</span>
<a name="l01454"></a><a class="code" href="unioncvmx__bts__synce__25m__div__cfg1.html">01454</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__synce__25m__div__cfg1.html" title="cvmx_bts_synce_25m_div_cfg1">cvmx_bts_synce_25m_div_cfg1</a> {
<a name="l01455"></a><a class="code" href="unioncvmx__bts__synce__25m__div__cfg1.html#a739660e8b9da0dafc6496122c0ab60c3">01455</a>     uint64_t <a class="code" href="unioncvmx__bts__synce__25m__div__cfg1.html#a739660e8b9da0dafc6496122c0ab60c3">u64</a>;
<a name="l01456"></a><a class="code" href="structcvmx__bts__synce__25m__div__cfg1_1_1cvmx__bts__synce__25m__div__cfg1__s.html">01456</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__synce__25m__div__cfg1_1_1cvmx__bts__synce__25m__div__cfg1__s.html">cvmx_bts_synce_25m_div_cfg1_s</a> {
<a name="l01457"></a>01457 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01458"></a>01458 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__synce__25m__div__cfg1_1_1cvmx__bts__synce__25m__div__cfg1__s.html#a4de995c9832790afd132641a4f2ad424">divider_start_pos</a>            : 32; <span class="comment">/**&lt; Divider start position. When a new value is written to</span>
<a name="l01459"></a>01459 <span class="comment">                                                         [DIVIDER_START_POS], the counter will reset to 0 the next time the</span>
<a name="l01460"></a>01460 <span class="comment">                                                         counter value is equal to [DIVIDER_START_POS]. Subsequently, the counter</span>
<a name="l01461"></a>01461 <span class="comment">                                                         will reset to 0 when the counter is equal to [DIVIDER_TC].</span>
<a name="l01462"></a>01462 <span class="comment">                                                         Writing [DIVIDER_START_POS] effectively applies a positive phase shift</span>
<a name="l01463"></a>01463 <span class="comment">                                                         of [DIVIDER_START_POS]+1 cycles to the 1PPS signal.</span>
<a name="l01464"></a>01464 <span class="comment">                                                         Note that a phase shift is only applied when this value changes, thus</span>
<a name="l01465"></a>01465 <span class="comment">                                                         it might be necessary to write this field to zero before applying a</span>
<a name="l01466"></a>01466 <span class="comment">                                                         new phase shift. */</span>
<a name="l01467"></a>01467     uint64_t <a class="code" href="structcvmx__bts__synce__25m__div__cfg1_1_1cvmx__bts__synce__25m__div__cfg1__s.html#ab10b4225ad3a3a21f7ac67e361cbc7e4">divider_tc</a>                   : 32; <span class="comment">/**&lt; Divider counter terminal count value.</span>
<a name="l01468"></a>01468 <span class="comment">                                                         When BTS_SYNCE_25M_DIV_CFG0[CLKOUT_5050_DUTY]=0, this field should be</span>
<a name="l01469"></a>01469 <span class="comment">                                                         set to the clock frequency minus one, i.e., 0x17D783F (24999999) for the 25</span>
<a name="l01470"></a>01470 <span class="comment">                                                         MHz clock.</span>
<a name="l01471"></a>01471 <span class="comment">                                                         When BTS_SYNCE_25M_DIV_CFG0[CLKOUT_5050_DUTY]=1, this field should be</span>
<a name="l01472"></a>01472 <span class="comment">                                                         set to half of the clock frequency minus one, i.e., 0xBEBC1F (12499999) for the 25</span>
<a name="l01473"></a>01473 <span class="comment">                                                         MHz clock. */</span>
<a name="l01474"></a>01474 <span class="preprocessor">#else</span>
<a name="l01475"></a><a class="code" href="structcvmx__bts__synce__25m__div__cfg1_1_1cvmx__bts__synce__25m__div__cfg1__s.html#ab10b4225ad3a3a21f7ac67e361cbc7e4">01475</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__synce__25m__div__cfg1_1_1cvmx__bts__synce__25m__div__cfg1__s.html#ab10b4225ad3a3a21f7ac67e361cbc7e4">divider_tc</a>                   : 32;
<a name="l01476"></a><a class="code" href="structcvmx__bts__synce__25m__div__cfg1_1_1cvmx__bts__synce__25m__div__cfg1__s.html#a4de995c9832790afd132641a4f2ad424">01476</a>     uint64_t <a class="code" href="structcvmx__bts__synce__25m__div__cfg1_1_1cvmx__bts__synce__25m__div__cfg1__s.html#a4de995c9832790afd132641a4f2ad424">divider_start_pos</a>            : 32;
<a name="l01477"></a>01477 <span class="preprocessor">#endif</span>
<a name="l01478"></a>01478 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bts__synce__25m__div__cfg1.html#a6a8d02dd755842da64f012155a1268c5">s</a>;
<a name="l01479"></a><a class="code" href="unioncvmx__bts__synce__25m__div__cfg1.html#a5f04bd4f003fbd316396f5a07d32e8a9">01479</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__synce__25m__div__cfg1_1_1cvmx__bts__synce__25m__div__cfg1__s.html">cvmx_bts_synce_25m_div_cfg1_s</a>  <a class="code" href="unioncvmx__bts__synce__25m__div__cfg1.html#a5f04bd4f003fbd316396f5a07d32e8a9">cnf75xx</a>;
<a name="l01480"></a>01480 };
<a name="l01481"></a><a class="code" href="cvmx-bts-defs_8h.html#ab6ce5c39e44e6241ea143a17a1e838a7">01481</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__synce__25m__div__cfg1.html" title="cvmx_bts_synce_25m_div_cfg1">cvmx_bts_synce_25m_div_cfg1</a> <a class="code" href="unioncvmx__bts__synce__25m__div__cfg1.html" title="cvmx_bts_synce_25m_div_cfg1">cvmx_bts_synce_25m_div_cfg1_t</a>;
<a name="l01482"></a>01482 <span class="comment"></span>
<a name="l01483"></a>01483 <span class="comment">/**</span>
<a name="l01484"></a>01484 <span class="comment"> * cvmx_bts_tp_mux_sel</span>
<a name="l01485"></a>01485 <span class="comment"> */</span>
<a name="l01486"></a><a class="code" href="unioncvmx__bts__tp__mux__sel.html">01486</a> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__tp__mux__sel.html" title="cvmx_bts_tp_mux_sel">cvmx_bts_tp_mux_sel</a> {
<a name="l01487"></a><a class="code" href="unioncvmx__bts__tp__mux__sel.html#a902cae2a1711ebe176212d5c738d955c">01487</a>     uint64_t <a class="code" href="unioncvmx__bts__tp__mux__sel.html#a902cae2a1711ebe176212d5c738d955c">u64</a>;
<a name="l01488"></a><a class="code" href="structcvmx__bts__tp__mux__sel_1_1cvmx__bts__tp__mux__sel__s.html">01488</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__tp__mux__sel_1_1cvmx__bts__tp__mux__sel__s.html">cvmx_bts_tp_mux_sel_s</a> {
<a name="l01489"></a>01489 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01490"></a>01490 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__tp__mux__sel_1_1cvmx__bts__tp__mux__sel__s.html#aae9c3a0884e303557b8b8c360adee6ac">reserved_16_63</a>               : 48;
<a name="l01491"></a>01491     uint64_t <a class="code" href="structcvmx__bts__tp__mux__sel_1_1cvmx__bts__tp__mux__sel__s.html#ac3f54f5188a0e71b41319b6d28a279ab">tp4_sel</a>                      : 4;  <span class="comment">/**&lt; Select the source for the BPHY_TP4 output signal:</span>
<a name="l01492"></a>01492 <span class="comment">                                                         0x0 = PD bank 0 PD positive done.</span>
<a name="l01493"></a>01493 <span class="comment">                                                         0x1 = PD bank 1 PD positive done.</span>
<a name="l01494"></a>01494 <span class="comment">                                                         0x2 = PD bank 2 PD positive done.</span>
<a name="l01495"></a>01495 <span class="comment">                                                         0x3 = PD bank 3 PD positive done.</span>
<a name="l01496"></a>01496 <span class="comment">                                                         0x4 = PD bank 4 PD positive done.</span>
<a name="l01497"></a>01497 <span class="comment">                                                         0x5 = PD bank 5 PD positive done.</span>
<a name="l01498"></a>01498 <span class="comment">                                                         0x6 = PD_1PPS.</span>
<a name="l01499"></a>01499 <span class="comment">                                                         0x7 = Reserved.</span>
<a name="l01500"></a>01500 <span class="comment">                                                         0x8 = PD bank 0 PD negative clear.</span>
<a name="l01501"></a>01501 <span class="comment">                                                         0x9 = PD bank 1 PD negative clear.</span>
<a name="l01502"></a>01502 <span class="comment">                                                         0xA = PD bank 2 PD negative clear.</span>
<a name="l01503"></a>01503 <span class="comment">                                                         0xB = PD bank 3 PD negative clear.</span>
<a name="l01504"></a>01504 <span class="comment">                                                         0xC = PD bank 4 PD negative clear.</span>
<a name="l01505"></a>01505 <span class="comment">                                                         0xD = PD bank 5 PD negative clear.</span>
<a name="l01506"></a>01506 <span class="comment">                                                         0xE-0xF = Reserved. */</span>
<a name="l01507"></a>01507     uint64_t <a class="code" href="structcvmx__bts__tp__mux__sel_1_1cvmx__bts__tp__mux__sel__s.html#ace610898faedfac97b8ccab67a550877">tp3_sel</a>                      : 4;  <span class="comment">/**&lt; Select the source for the BPHY_TP3 output signal:</span>
<a name="l01508"></a>01508 <span class="comment">                                                         0x0 = PD bank 0 PD positive clear.</span>
<a name="l01509"></a>01509 <span class="comment">                                                         0x1 = PD bank 1 PD positive clear.</span>
<a name="l01510"></a>01510 <span class="comment">                                                         0x2 = PD bank 2 PD positive clear.</span>
<a name="l01511"></a>01511 <span class="comment">                                                         0x3 = PD bank 3 PD positive clear.</span>
<a name="l01512"></a>01512 <span class="comment">                                                         0x4 = PD bank 4 PD positive clear.</span>
<a name="l01513"></a>01513 <span class="comment">                                                         0x5 = PD bank 5 PD positive clear.</span>
<a name="l01514"></a>01514 <span class="comment">                                                         0x6 = CG_1pps.</span>
<a name="l01515"></a>01515 <span class="comment">                                                         0x7 = Reserved.</span>
<a name="l01516"></a>01516 <span class="comment">                                                         0x8 = PD bank 0 PD negative done.</span>
<a name="l01517"></a>01517 <span class="comment">                                                         0x9 = PD bank 1 PD negative done.</span>
<a name="l01518"></a>01518 <span class="comment">                                                         0xA = PD bank 2 PD negative done.</span>
<a name="l01519"></a>01519 <span class="comment">                                                         0xB = PD bank 3 PD negative done.</span>
<a name="l01520"></a>01520 <span class="comment">                                                         0xC = PD bank 4 PD negative done.</span>
<a name="l01521"></a>01521 <span class="comment">                                                         0xD = PD bank 5 PD negative done.</span>
<a name="l01522"></a>01522 <span class="comment">                                                         0xE-0xF = Reserved. */</span>
<a name="l01523"></a>01523     uint64_t <a class="code" href="structcvmx__bts__tp__mux__sel_1_1cvmx__bts__tp__mux__sel__s.html#a34f84239d865acaba346ba1dc0d9f7b8">tp2_sel</a>                      : 4;  <span class="comment">/**&lt; Select the source for the BPHY_TP2 output signal:</span>
<a name="l01524"></a>01524 <span class="comment">                                                         0x0 = PD bank 0 LOOP_1pps.</span>
<a name="l01525"></a>01525 <span class="comment">                                                         0x1 = PD bank 1 LOOP_1pps.</span>
<a name="l01526"></a>01526 <span class="comment">                                                         0x2 = PD bank 2 LOOP_1pps.</span>
<a name="l01527"></a>01527 <span class="comment">                                                         0x3 = PD bank 3 LOOP_1pps.</span>
<a name="l01528"></a>01528 <span class="comment">                                                         0x4 = PD bank 4 LOOP_1pps.</span>
<a name="l01529"></a>01529 <span class="comment">                                                         0x5 = PD bank 5 LOOP_1pps.</span>
<a name="l01530"></a>01530 <span class="comment">                                                         0x6 = 491MHz/8.</span>
<a name="l01531"></a>01531 <span class="comment">                                                         0x7-0xF = Reserved. */</span>
<a name="l01532"></a>01532     uint64_t <a class="code" href="structcvmx__bts__tp__mux__sel_1_1cvmx__bts__tp__mux__sel__s.html#a0d020e7e854a9e823eb93f4bcea2d5b2">tp1_sel</a>                      : 4;  <span class="comment">/**&lt; Select the source for the BPHY_TP1 output signal:</span>
<a name="l01533"></a>01533 <span class="comment">                                                         0x0 = PD bank 0 REF_1pps.</span>
<a name="l01534"></a>01534 <span class="comment">                                                         0x1 = PD bank 1 REF_1pps.</span>
<a name="l01535"></a>01535 <span class="comment">                                                         0x2 = PD bank 2 REF_1pps.</span>
<a name="l01536"></a>01536 <span class="comment">                                                         0x3 = PD bank 3 REF_1pps.</span>
<a name="l01537"></a>01537 <span class="comment">                                                         0x4 = PD bank 4 REF_1pps.</span>
<a name="l01538"></a>01538 <span class="comment">                                                         0x5 = PD bank 5 REF_1pps.</span>
<a name="l01539"></a>01539 <span class="comment">                                                         0x6-0xF = Reserved. */</span>
<a name="l01540"></a>01540 <span class="preprocessor">#else</span>
<a name="l01541"></a><a class="code" href="structcvmx__bts__tp__mux__sel_1_1cvmx__bts__tp__mux__sel__s.html#a0d020e7e854a9e823eb93f4bcea2d5b2">01541</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__bts__tp__mux__sel_1_1cvmx__bts__tp__mux__sel__s.html#a0d020e7e854a9e823eb93f4bcea2d5b2">tp1_sel</a>                      : 4;
<a name="l01542"></a><a class="code" href="structcvmx__bts__tp__mux__sel_1_1cvmx__bts__tp__mux__sel__s.html#a34f84239d865acaba346ba1dc0d9f7b8">01542</a>     uint64_t <a class="code" href="structcvmx__bts__tp__mux__sel_1_1cvmx__bts__tp__mux__sel__s.html#a34f84239d865acaba346ba1dc0d9f7b8">tp2_sel</a>                      : 4;
<a name="l01543"></a><a class="code" href="structcvmx__bts__tp__mux__sel_1_1cvmx__bts__tp__mux__sel__s.html#ace610898faedfac97b8ccab67a550877">01543</a>     uint64_t <a class="code" href="structcvmx__bts__tp__mux__sel_1_1cvmx__bts__tp__mux__sel__s.html#ace610898faedfac97b8ccab67a550877">tp3_sel</a>                      : 4;
<a name="l01544"></a><a class="code" href="structcvmx__bts__tp__mux__sel_1_1cvmx__bts__tp__mux__sel__s.html#ac3f54f5188a0e71b41319b6d28a279ab">01544</a>     uint64_t <a class="code" href="structcvmx__bts__tp__mux__sel_1_1cvmx__bts__tp__mux__sel__s.html#ac3f54f5188a0e71b41319b6d28a279ab">tp4_sel</a>                      : 4;
<a name="l01545"></a><a class="code" href="structcvmx__bts__tp__mux__sel_1_1cvmx__bts__tp__mux__sel__s.html#aae9c3a0884e303557b8b8c360adee6ac">01545</a>     uint64_t <a class="code" href="structcvmx__bts__tp__mux__sel_1_1cvmx__bts__tp__mux__sel__s.html#aae9c3a0884e303557b8b8c360adee6ac">reserved_16_63</a>               : 48;
<a name="l01546"></a>01546 <span class="preprocessor">#endif</span>
<a name="l01547"></a>01547 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__bts__tp__mux__sel.html#abec42f887d7a0da6ef83e4c8be7d5048">s</a>;
<a name="l01548"></a><a class="code" href="unioncvmx__bts__tp__mux__sel.html#a9ea87e6508f8087d9b9962cf0ec6adb0">01548</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__bts__tp__mux__sel_1_1cvmx__bts__tp__mux__sel__s.html">cvmx_bts_tp_mux_sel_s</a>          <a class="code" href="unioncvmx__bts__tp__mux__sel.html#a9ea87e6508f8087d9b9962cf0ec6adb0">cnf75xx</a>;
<a name="l01549"></a>01549 };
<a name="l01550"></a><a class="code" href="cvmx-bts-defs_8h.html#ae33f27de924392375d15852ea45cee77">01550</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__bts__tp__mux__sel.html" title="cvmx_bts_tp_mux_sel">cvmx_bts_tp_mux_sel</a> <a class="code" href="unioncvmx__bts__tp__mux__sel.html" title="cvmx_bts_tp_mux_sel">cvmx_bts_tp_mux_sel_t</a>;
<a name="l01551"></a>01551 
<a name="l01552"></a>01552 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
