14:49:26 **** Build of configuration Debug for project example_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 56693 E:/FPGA/visit/myzynq/export/myzynq/myzynq.xpfm standalone_domain E:/FPGA/visit/example_system/Debug/system.bif
sdcard_gen --xpfm E:/FPGA/visit/myzynq/export/myzynq/myzynq.xpfm --sys_config myzynq --bif E:/FPGA/visit/example_system/Debug/system.bif --bitstream E:/FPGA/visit/example/_ide/bitstream/base_zynq_wrapper.bit --elf E:/FPGA/visit/example/Debug/example.elf,ps7_cortexa9_0
creating BOOT.BIN using E:/FPGA/visit/example/_ide/bitstream/base_zynq_wrapper.bit
Running F:/Xilinx/Vitis/2019.2/bin/bootgen  -image E:/FPGA/visit/example_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

14:49:58 Build Finished (took 31s.888ms)

