{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639200790906 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639200790907 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 10 23:33:10 2021 " "Processing started: Fri Dec 10 23:33:10 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639200790907 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639200790907 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PuenteElevadizo -c PuenteElevadizo " "Command: quartus_map --read_settings_files=on --write_settings_files=off PuenteElevadizo -c PuenteElevadizo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639200790907 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1639200791443 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1639200791443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Divisor-Behavioral " "Found design unit 1: Divisor-Behavioral" {  } { { "Divisor.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/Divisor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639200803033 ""} { "Info" "ISGN_ENTITY_NAME" "1 Divisor " "Found entity 1: Divisor" {  } { { "Divisor.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/Divisor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639200803033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639200803033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM-Behavioral " "Found design unit 1: PWM-Behavioral" {  } { { "PWM.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PWM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639200803042 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "PWM.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PWM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639200803042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639200803042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sonicos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sonicos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sonicos-behavioral " "Found design unit 1: sonicos-behavioral" {  } { { "sonicos.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/sonicos.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639200803046 ""} { "Info" "ISGN_ENTITY_NAME" "1 sonicos " "Found entity 1: sonicos" {  } { { "sonicos.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/sonicos.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639200803046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639200803046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "puenteelevadizo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file puenteelevadizo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PuenteElevadizo-behavioral " "Found design unit 1: PuenteElevadizo-behavioral" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639200803053 ""} { "Info" "ISGN_ENTITY_NAME" "1 PuenteElevadizo " "Found entity 1: PuenteElevadizo" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639200803053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639200803053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rgb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RGB-Behavioral " "Found design unit 1: RGB-Behavioral" {  } { { "RGB.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/RGB.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639200803058 ""} { "Info" "ISGN_ENTITY_NAME" "1 RGB " "Found entity 1: RGB" {  } { { "RGB.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/RGB.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639200803058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639200803058 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PuenteElevadizo " "Elaborating entity \"PuenteElevadizo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1639200803108 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "distanciaSalida PuenteElevadizo.vhd(50) " "VHDL Signal Declaration warning at PuenteElevadizo.vhd(50): used implicit default value for signal \"distanciaSalida\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1639200803110 "|PuenteElevadizo"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "inicio PuenteElevadizo.vhd(51) " "VHDL Signal Declaration warning at PuenteElevadizo.vhd(51): used explicit default value for signal \"inicio\" because signal was never assigned a value" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 51 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1639200803110 "|PuenteElevadizo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "senal PuenteElevadizo.vhd(65) " "VHDL Process Statement warning at PuenteElevadizo.vhd(65): inferring latch(es) for signal or variable \"senal\", which holds its previous value in one or more paths through the process" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 65 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1639200803110 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senal\[0\] PuenteElevadizo.vhd(65) " "Inferred latch for \"senal\[0\]\" at PuenteElevadizo.vhd(65)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639200803110 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senal\[1\] PuenteElevadizo.vhd(65) " "Inferred latch for \"senal\[1\]\" at PuenteElevadizo.vhd(65)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639200803110 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senal\[2\] PuenteElevadizo.vhd(65) " "Inferred latch for \"senal\[2\]\" at PuenteElevadizo.vhd(65)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639200803110 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senal\[3\] PuenteElevadizo.vhd(65) " "Inferred latch for \"senal\[3\]\" at PuenteElevadizo.vhd(65)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639200803110 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senal\[4\] PuenteElevadizo.vhd(65) " "Inferred latch for \"senal\[4\]\" at PuenteElevadizo.vhd(65)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639200803110 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senal\[5\] PuenteElevadizo.vhd(65) " "Inferred latch for \"senal\[5\]\" at PuenteElevadizo.vhd(65)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639200803110 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senal\[6\] PuenteElevadizo.vhd(65) " "Inferred latch for \"senal\[6\]\" at PuenteElevadizo.vhd(65)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639200803110 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senal\[7\] PuenteElevadizo.vhd(65) " "Inferred latch for \"senal\[7\]\" at PuenteElevadizo.vhd(65)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639200803110 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senal\[8\] PuenteElevadizo.vhd(65) " "Inferred latch for \"senal\[8\]\" at PuenteElevadizo.vhd(65)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639200803111 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senal\[9\] PuenteElevadizo.vhd(65) " "Inferred latch for \"senal\[9\]\" at PuenteElevadizo.vhd(65)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639200803111 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senal\[10\] PuenteElevadizo.vhd(65) " "Inferred latch for \"senal\[10\]\" at PuenteElevadizo.vhd(65)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639200803111 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senal\[11\] PuenteElevadizo.vhd(65) " "Inferred latch for \"senal\[11\]\" at PuenteElevadizo.vhd(65)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639200803111 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senal\[12\] PuenteElevadizo.vhd(65) " "Inferred latch for \"senal\[12\]\" at PuenteElevadizo.vhd(65)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639200803111 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senal\[13\] PuenteElevadizo.vhd(65) " "Inferred latch for \"senal\[13\]\" at PuenteElevadizo.vhd(65)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639200803111 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senal\[14\] PuenteElevadizo.vhd(65) " "Inferred latch for \"senal\[14\]\" at PuenteElevadizo.vhd(65)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639200803111 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senal\[15\] PuenteElevadizo.vhd(65) " "Inferred latch for \"senal\[15\]\" at PuenteElevadizo.vhd(65)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639200803111 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senal\[16\] PuenteElevadizo.vhd(65) " "Inferred latch for \"senal\[16\]\" at PuenteElevadizo.vhd(65)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639200803111 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senal\[17\] PuenteElevadizo.vhd(65) " "Inferred latch for \"senal\[17\]\" at PuenteElevadizo.vhd(65)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639200803111 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senal\[18\] PuenteElevadizo.vhd(65) " "Inferred latch for \"senal\[18\]\" at PuenteElevadizo.vhd(65)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639200803111 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senal\[19\] PuenteElevadizo.vhd(65) " "Inferred latch for \"senal\[19\]\" at PuenteElevadizo.vhd(65)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639200803111 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senal\[20\] PuenteElevadizo.vhd(65) " "Inferred latch for \"senal\[20\]\" at PuenteElevadizo.vhd(65)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639200803111 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senal\[21\] PuenteElevadizo.vhd(65) " "Inferred latch for \"senal\[21\]\" at PuenteElevadizo.vhd(65)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639200803111 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senal\[22\] PuenteElevadizo.vhd(65) " "Inferred latch for \"senal\[22\]\" at PuenteElevadizo.vhd(65)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639200803111 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senal\[23\] PuenteElevadizo.vhd(65) " "Inferred latch for \"senal\[23\]\" at PuenteElevadizo.vhd(65)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639200803111 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senal\[24\] PuenteElevadizo.vhd(65) " "Inferred latch for \"senal\[24\]\" at PuenteElevadizo.vhd(65)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639200803111 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senal\[25\] PuenteElevadizo.vhd(65) " "Inferred latch for \"senal\[25\]\" at PuenteElevadizo.vhd(65)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639200803111 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senal\[26\] PuenteElevadizo.vhd(65) " "Inferred latch for \"senal\[26\]\" at PuenteElevadizo.vhd(65)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639200803112 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senal\[27\] PuenteElevadizo.vhd(65) " "Inferred latch for \"senal\[27\]\" at PuenteElevadizo.vhd(65)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639200803112 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senal\[28\] PuenteElevadizo.vhd(65) " "Inferred latch for \"senal\[28\]\" at PuenteElevadizo.vhd(65)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639200803112 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senal\[29\] PuenteElevadizo.vhd(65) " "Inferred latch for \"senal\[29\]\" at PuenteElevadizo.vhd(65)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639200803112 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senal\[30\] PuenteElevadizo.vhd(65) " "Inferred latch for \"senal\[30\]\" at PuenteElevadizo.vhd(65)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639200803112 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senal\[31\] PuenteElevadizo.vhd(65) " "Inferred latch for \"senal\[31\]\" at PuenteElevadizo.vhd(65)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639200803112 "|PuenteElevadizo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sonicos sonicos:S1 " "Elaborating entity \"sonicos\" for hierarchy \"sonicos:S1\"" {  } { { "PuenteElevadizo.vhd" "S1" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639200803113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RGB RGB:L1 " "Elaborating entity \"RGB\" for hierarchy \"RGB:L1\"" {  } { { "PuenteElevadizo.vhd" "L1" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639200803117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divisor RGB:L1\|Divisor:D1 " "Elaborating entity \"Divisor\" for hierarchy \"RGB:L1\|Divisor:D1\"" {  } { { "RGB.vhd" "D1" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/RGB.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639200803119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM RGB:L1\|PWM:P1 " "Elaborating entity \"PWM\" for hierarchy \"RGB:L1\|PWM:P1\"" {  } { { "RGB.vhd" "P1" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/RGB.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639200803130 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led_red GND " "Pin \"led_red\" is stuck at GND" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639200804229 "|PuenteElevadizo|led_red"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_blue GND " "Pin \"led_blue\" is stuck at GND" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639200804229 "|PuenteElevadizo|led_blue"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1639200804229 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1639200804343 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1639200804734 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1639200805076 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639200805076 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "153 " "Implemented 153 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1639200805356 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1639200805356 ""} { "Info" "ICUT_CUT_TM_LCELLS" "145 " "Implemented 145 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1639200805356 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1639200805356 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639200805405 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 10 23:33:25 2021 " "Processing ended: Fri Dec 10 23:33:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639200805405 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639200805405 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639200805405 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639200805405 ""}
