
stm32f4xx_drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001a8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000a14  080001a8  080001a8  000101a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000000c  08000bbc  08000bbc  00010bbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000bc8  08000bc8  00010bd0  2**0
                  CONTENTS
  4 .ARM          00000000  08000bc8  08000bc8  00010bd0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000bc8  08000bd0  00010bd0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000bc8  08000bc8  00010bc8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000bcc  08000bcc  00010bcc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010bd0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00010bd0  2**0
                  CONTENTS
 10 .bss          0000001c  20000000  20000000  00020000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000001c  2000001c  00020000  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00010bd0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00001ab0  00000000  00000000  00010c00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000506  00000000  00000000  000126b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000150  00000000  00000000  00012bb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000118  00000000  00000000  00012d08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00002206  00000000  00000000  00012e20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000016fa  00000000  00000000  00015026  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00009459  00000000  00000000  00016720  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0001fb79  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000004a0  00000000  00000000  0001fbcc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a8 <__do_global_dtors_aux>:
 80001a8:	b510      	push	{r4, lr}
 80001aa:	4c05      	ldr	r4, [pc, #20]	; (80001c0 <__do_global_dtors_aux+0x18>)
 80001ac:	7823      	ldrb	r3, [r4, #0]
 80001ae:	b933      	cbnz	r3, 80001be <__do_global_dtors_aux+0x16>
 80001b0:	4b04      	ldr	r3, [pc, #16]	; (80001c4 <__do_global_dtors_aux+0x1c>)
 80001b2:	b113      	cbz	r3, 80001ba <__do_global_dtors_aux+0x12>
 80001b4:	4804      	ldr	r0, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x20>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	2301      	movs	r3, #1
 80001bc:	7023      	strb	r3, [r4, #0]
 80001be:	bd10      	pop	{r4, pc}
 80001c0:	20000000 	.word	0x20000000
 80001c4:	00000000 	.word	0x00000000
 80001c8:	08000ba4 	.word	0x08000ba4

080001cc <frame_dummy>:
 80001cc:	b508      	push	{r3, lr}
 80001ce:	4b03      	ldr	r3, [pc, #12]	; (80001dc <frame_dummy+0x10>)
 80001d0:	b11b      	cbz	r3, 80001da <frame_dummy+0xe>
 80001d2:	4903      	ldr	r1, [pc, #12]	; (80001e0 <frame_dummy+0x14>)
 80001d4:	4803      	ldr	r0, [pc, #12]	; (80001e4 <frame_dummy+0x18>)
 80001d6:	f3af 8000 	nop.w
 80001da:	bd08      	pop	{r3, pc}
 80001dc:	00000000 	.word	0x00000000
 80001e0:	20000004 	.word	0x20000004
 80001e4:	08000ba4 	.word	0x08000ba4

080001e8 <strlen>:
 80001e8:	4603      	mov	r3, r0
 80001ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ee:	2a00      	cmp	r2, #0
 80001f0:	d1fb      	bne.n	80001ea <strlen+0x2>
 80001f2:	1a18      	subs	r0, r3, r0
 80001f4:	3801      	subs	r0, #1
 80001f6:	4770      	bx	lr

080001f8 <SPI2_GPIOInits>:
 * PB12 --> SPI2_NSS
 * ALT function mode : 5
 */

void SPI2_GPIOInits(void)
{
 80001f8:	b580      	push	{r7, lr}
 80001fa:	b084      	sub	sp, #16
 80001fc:	af00      	add	r7, sp, #0
	GPIO_Handle_t SPIPins;

	SPIPins.pGPIOx = GPIOB;
 80001fe:	4b11      	ldr	r3, [pc, #68]	; (8000244 <SPI2_GPIOInits+0x4c>)
 8000200:	607b      	str	r3, [r7, #4]
	SPIPins.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 8000202:	2302      	movs	r3, #2
 8000204:	727b      	strb	r3, [r7, #9]
	SPIPins.GPIO_PinConfig.GPIO_PinAltFunMode = 5;
 8000206:	2305      	movs	r3, #5
 8000208:	737b      	strb	r3, [r7, #13]
	SPIPins.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 800020a:	2300      	movs	r3, #0
 800020c:	733b      	strb	r3, [r7, #12]
	SPIPins.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 800020e:	2300      	movs	r3, #0
 8000210:	72fb      	strb	r3, [r7, #11]
	SPIPins.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 8000212:	2302      	movs	r3, #2
 8000214:	72bb      	strb	r3, [r7, #10]

	// SCLK
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_13;
 8000216:	230d      	movs	r3, #13
 8000218:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 800021a:	1d3b      	adds	r3, r7, #4
 800021c:	4618      	mov	r0, r3
 800021e:	f000 faef 	bl	8000800 <GPIO_Init>

	// MOSI
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_15;
 8000222:	230f      	movs	r3, #15
 8000224:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 8000226:	1d3b      	adds	r3, r7, #4
 8000228:	4618      	mov	r0, r3
 800022a:	f000 fae9 	bl	8000800 <GPIO_Init>
	// MISO
	//SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_14;
	//GPIO_Init(&SPIPins);

	// NSS
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_12;
 800022e:	230c      	movs	r3, #12
 8000230:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 8000232:	1d3b      	adds	r3, r7, #4
 8000234:	4618      	mov	r0, r3
 8000236:	f000 fae3 	bl	8000800 <GPIO_Init>
}
 800023a:	bf00      	nop
 800023c:	3710      	adds	r7, #16
 800023e:	46bd      	mov	sp, r7
 8000240:	bd80      	pop	{r7, pc}
 8000242:	bf00      	nop
 8000244:	40020400 	.word	0x40020400

08000248 <SPI2_Inits>:

void SPI2_Inits()
{
 8000248:	b580      	push	{r7, lr}
 800024a:	b084      	sub	sp, #16
 800024c:	af00      	add	r7, sp, #0
	SPI_Handle_t SPI2Handle;

	SPI2Handle.pSPIx = SPI2;
 800024e:	4b0c      	ldr	r3, [pc, #48]	; (8000280 <SPI2_Inits+0x38>)
 8000250:	607b      	str	r3, [r7, #4]
	SPI2Handle.SPIConfig.SPI_BusConfig = SPI_BUS_CONFIG_FD;
 8000252:	2301      	movs	r3, #1
 8000254:	727b      	strb	r3, [r7, #9]
	SPI2Handle.SPIConfig.SPI_DeviceMode = SPI_DEVICE_MODE_MASTER;
 8000256:	2301      	movs	r3, #1
 8000258:	723b      	strb	r3, [r7, #8]
	SPI2Handle.SPIConfig.SPI_SclkSpeed = SPI_SCLK_SPEED_DIV8;	// generates sclk of 8 MHZ
 800025a:	2302      	movs	r3, #2
 800025c:	72bb      	strb	r3, [r7, #10]
	SPI2Handle.SPIConfig.SPI_DFF = SPI_DFF_8BITS;
 800025e:	2300      	movs	r3, #0
 8000260:	72fb      	strb	r3, [r7, #11]
	SPI2Handle.SPIConfig.SPI_CPOL = SPI_CPOL_LOW;
 8000262:	2300      	movs	r3, #0
 8000264:	733b      	strb	r3, [r7, #12]
	SPI2Handle.SPIConfig.SPI_CPHA = SPI_CPHA_LOW;
 8000266:	2300      	movs	r3, #0
 8000268:	737b      	strb	r3, [r7, #13]
	SPI2Handle.SPIConfig.SPI_SSM = SPI_SSM_DI;	// hardware slave management is enabled for NSS pin
 800026a:	2300      	movs	r3, #0
 800026c:	73bb      	strb	r3, [r7, #14]

	SPI_Init(&SPI2Handle);
 800026e:	1d3b      	adds	r3, r7, #4
 8000270:	4618      	mov	r0, r3
 8000272:	f000 f939 	bl	80004e8 <SPI_Init>
}
 8000276:	bf00      	nop
 8000278:	3710      	adds	r7, #16
 800027a:	46bd      	mov	sp, r7
 800027c:	bd80      	pop	{r7, pc}
 800027e:	bf00      	nop
 8000280:	40003800 	.word	0x40003800

08000284 <delay>:

void delay(void)
{
 8000284:	b480      	push	{r7}
 8000286:	b083      	sub	sp, #12
 8000288:	af00      	add	r7, sp, #0
	for(uint32_t i = 0; i < 500000/2; i++);
 800028a:	2300      	movs	r3, #0
 800028c:	607b      	str	r3, [r7, #4]
 800028e:	e002      	b.n	8000296 <delay+0x12>
 8000290:	687b      	ldr	r3, [r7, #4]
 8000292:	3301      	adds	r3, #1
 8000294:	607b      	str	r3, [r7, #4]
 8000296:	687b      	ldr	r3, [r7, #4]
 8000298:	4a04      	ldr	r2, [pc, #16]	; (80002ac <delay+0x28>)
 800029a:	4293      	cmp	r3, r2
 800029c:	d9f8      	bls.n	8000290 <delay+0xc>
}
 800029e:	bf00      	nop
 80002a0:	bf00      	nop
 80002a2:	370c      	adds	r7, #12
 80002a4:	46bd      	mov	sp, r7
 80002a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002aa:	4770      	bx	lr
 80002ac:	0003d08f 	.word	0x0003d08f

080002b0 <GPIO_ButtonInit>:

void GPIO_ButtonInit(void)
{
 80002b0:	b580      	push	{r7, lr}
 80002b2:	b084      	sub	sp, #16
 80002b4:	af00      	add	r7, sp, #0
	GPIO_Handle_t GPIOBtn;

	// this is btn gpio configuration
	GPIOBtn.pGPIOx = GPIOA;
 80002b6:	4b09      	ldr	r3, [pc, #36]	; (80002dc <GPIO_ButtonInit+0x2c>)
 80002b8:	607b      	str	r3, [r7, #4]
	GPIOBtn.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_0;
 80002ba:	2300      	movs	r3, #0
 80002bc:	723b      	strb	r3, [r7, #8]
	GPIOBtn.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_IN;
 80002be:	2300      	movs	r3, #0
 80002c0:	727b      	strb	r3, [r7, #9]
	GPIOBtn.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 80002c2:	2302      	movs	r3, #2
 80002c4:	72bb      	strb	r3, [r7, #10]
	GPIOBtn.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 80002c6:	2300      	movs	r3, #0
 80002c8:	72fb      	strb	r3, [r7, #11]

	GPIO_Init(&GPIOBtn);
 80002ca:	1d3b      	adds	r3, r7, #4
 80002cc:	4618      	mov	r0, r3
 80002ce:	f000 fa97 	bl	8000800 <GPIO_Init>
}
 80002d2:	bf00      	nop
 80002d4:	3710      	adds	r7, #16
 80002d6:	46bd      	mov	sp, r7
 80002d8:	bd80      	pop	{r7, pc}
 80002da:	bf00      	nop
 80002dc:	40020000 	.word	0x40020000

080002e0 <main>:

int main(void)
{
 80002e0:	b580      	push	{r7, lr}
 80002e2:	b084      	sub	sp, #16
 80002e4:	af00      	add	r7, sp, #0
	char user_data[] = "Hello world";
 80002e6:	4a20      	ldr	r2, [pc, #128]	; (8000368 <main+0x88>)
 80002e8:	1d3b      	adds	r3, r7, #4
 80002ea:	ca07      	ldmia	r2, {r0, r1, r2}
 80002ec:	e883 0007 	stmia.w	r3, {r0, r1, r2}

	GPIO_ButtonInit();
 80002f0:	f7ff ffde 	bl	80002b0 <GPIO_ButtonInit>

	// thus function is used to initialize the GPIO pins to behave as SPI2 pins
	SPI2_GPIOInits();
 80002f4:	f7ff ff80 	bl	80001f8 <SPI2_GPIOInits>

	// This function is used to initialize the SPI2 peripheral parameters
	SPI2_Inits();
 80002f8:	f7ff ffa6 	bl	8000248 <SPI2_Inits>
	 * making SSOE 1 does NSS output enable.
	 * The NSS pin is automatically managed by the hardware
	 * i.e when SPE = 1, NSS will be pulled to low
	 * and NSS pin will be high when SPE = 0
	 */
	SPI_SSOEConfig(SPI2, ENABLE);
 80002fc:	2101      	movs	r1, #1
 80002fe:	481b      	ldr	r0, [pc, #108]	; (800036c <main+0x8c>)
 8000300:	f000 f8d6 	bl	80004b0 <SPI_SSOEConfig>

	while(1)
	{
		while(!GPIO_ReadFromInputPin(GPIOA,  GPIO_PIN_NO_0));
 8000304:	bf00      	nop
 8000306:	2100      	movs	r1, #0
 8000308:	4819      	ldr	r0, [pc, #100]	; (8000370 <main+0x90>)
 800030a:	f000 fc11 	bl	8000b30 <GPIO_ReadFromInputPin>
 800030e:	4603      	mov	r3, r0
 8000310:	2b00      	cmp	r3, #0
 8000312:	d0f8      	beq.n	8000306 <main+0x26>
		delay();
 8000314:	f7ff ffb6 	bl	8000284 <delay>

		// enable the SPI2 peripheral
		SPI_PeripheralControl(SPI2, ENABLE);
 8000318:	2101      	movs	r1, #1
 800031a:	4814      	ldr	r0, [pc, #80]	; (800036c <main+0x8c>)
 800031c:	f000 f8ac 	bl	8000478 <SPI_PeripheralControl>

		// first send length information
		uint8_t dataLen = strlen(user_data);
 8000320:	1d3b      	adds	r3, r7, #4
 8000322:	4618      	mov	r0, r3
 8000324:	f7ff ff60 	bl	80001e8 <strlen>
 8000328:	4603      	mov	r3, r0
 800032a:	b2db      	uxtb	r3, r3
 800032c:	70fb      	strb	r3, [r7, #3]
		SPI_SendData(SPI2, &dataLen, 1);
 800032e:	1cfb      	adds	r3, r7, #3
 8000330:	2201      	movs	r2, #1
 8000332:	4619      	mov	r1, r3
 8000334:	480d      	ldr	r0, [pc, #52]	; (800036c <main+0x8c>)
 8000336:	f000 f946 	bl	80005c6 <SPI_SendData>

		// to send data
		SPI_SendData(SPI2, (uint8_t*)user_data, strlen(user_data));
 800033a:	1d3b      	adds	r3, r7, #4
 800033c:	4618      	mov	r0, r3
 800033e:	f7ff ff53 	bl	80001e8 <strlen>
 8000342:	4602      	mov	r2, r0
 8000344:	1d3b      	adds	r3, r7, #4
 8000346:	4619      	mov	r1, r3
 8000348:	4808      	ldr	r0, [pc, #32]	; (800036c <main+0x8c>)
 800034a:	f000 f93c 	bl	80005c6 <SPI_SendData>

		// lets confirm that is not busy
		while(SPI_GetFlagStatus(SPI2, SPI_BSY_FLAG) == SET);
 800034e:	bf00      	nop
 8000350:	2180      	movs	r1, #128	; 0x80
 8000352:	4806      	ldr	r0, [pc, #24]	; (800036c <main+0x8c>)
 8000354:	f000 f923 	bl	800059e <SPI_GetFlagStatus>
 8000358:	4603      	mov	r3, r0
 800035a:	2b01      	cmp	r3, #1
 800035c:	d0f8      	beq.n	8000350 <main+0x70>

		//Disable the SPI2 peripheral
		SPI_PeripheralControl(SPI2, DISABLE);
 800035e:	2100      	movs	r1, #0
 8000360:	4802      	ldr	r0, [pc, #8]	; (800036c <main+0x8c>)
 8000362:	f000 f889 	bl	8000478 <SPI_PeripheralControl>
	{
 8000366:	e7cd      	b.n	8000304 <main+0x24>
 8000368:	08000bbc 	.word	0x08000bbc
 800036c:	40003800 	.word	0x40003800
 8000370:	40020000 	.word	0x40020000

08000374 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000374:	480d      	ldr	r0, [pc, #52]	; (80003ac <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000376:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000378:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800037c:	480c      	ldr	r0, [pc, #48]	; (80003b0 <LoopForever+0x6>)
  ldr r1, =_edata
 800037e:	490d      	ldr	r1, [pc, #52]	; (80003b4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000380:	4a0d      	ldr	r2, [pc, #52]	; (80003b8 <LoopForever+0xe>)
  movs r3, #0
 8000382:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000384:	e002      	b.n	800038c <LoopCopyDataInit>

08000386 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000386:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000388:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800038a:	3304      	adds	r3, #4

0800038c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800038c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800038e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000390:	d3f9      	bcc.n	8000386 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000392:	4a0a      	ldr	r2, [pc, #40]	; (80003bc <LoopForever+0x12>)
  ldr r4, =_ebss
 8000394:	4c0a      	ldr	r4, [pc, #40]	; (80003c0 <LoopForever+0x16>)
  movs r3, #0
 8000396:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000398:	e001      	b.n	800039e <LoopFillZerobss>

0800039a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800039a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800039c:	3204      	adds	r2, #4

0800039e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800039e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80003a0:	d3fb      	bcc.n	800039a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80003a2:	f000 fbdb 	bl	8000b5c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80003a6:	f7ff ff9b 	bl	80002e0 <main>

080003aa <LoopForever>:

LoopForever:
    b LoopForever
 80003aa:	e7fe      	b.n	80003aa <LoopForever>
  ldr   r0, =_estack
 80003ac:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80003b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80003b4:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80003b8:	08000bd0 	.word	0x08000bd0
  ldr r2, =_sbss
 80003bc:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80003c0:	2000001c 	.word	0x2000001c

080003c4 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80003c4:	e7fe      	b.n	80003c4 <ADC_IRQHandler>
	...

080003c8 <SPI_PeripheralClockControl>:
 *
 *@Note					-
 *
 */
void SPI_PeripheralClockControl(SPI_RegDef_t *pSPIx, uint8_t EnorDi)
{
 80003c8:	b480      	push	{r7}
 80003ca:	b083      	sub	sp, #12
 80003cc:	af00      	add	r7, sp, #0
 80003ce:	6078      	str	r0, [r7, #4]
 80003d0:	460b      	mov	r3, r1
 80003d2:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 80003d4:	78fb      	ldrb	r3, [r7, #3]
 80003d6:	2b01      	cmp	r3, #1
 80003d8:	d120      	bne.n	800041c <SPI_PeripheralClockControl+0x54>
	{
		if(pSPIx == SPI1)
 80003da:	687b      	ldr	r3, [r7, #4]
 80003dc:	4a22      	ldr	r2, [pc, #136]	; (8000468 <SPI_PeripheralClockControl+0xa0>)
 80003de:	4293      	cmp	r3, r2
 80003e0:	d106      	bne.n	80003f0 <SPI_PeripheralClockControl+0x28>
		{
			SPI1_PCLK_EN();
 80003e2:	4b22      	ldr	r3, [pc, #136]	; (800046c <SPI_PeripheralClockControl+0xa4>)
 80003e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80003e6:	4a21      	ldr	r2, [pc, #132]	; (800046c <SPI_PeripheralClockControl+0xa4>)
 80003e8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80003ec:	6453      	str	r3, [r2, #68]	; 0x44
		else if(pSPIx == SPI3)
		{
			SPI3_PCLK_DI();
		}
	}
}
 80003ee:	e035      	b.n	800045c <SPI_PeripheralClockControl+0x94>
		else if(pSPIx == SPI2)
 80003f0:	687b      	ldr	r3, [r7, #4]
 80003f2:	4a1f      	ldr	r2, [pc, #124]	; (8000470 <SPI_PeripheralClockControl+0xa8>)
 80003f4:	4293      	cmp	r3, r2
 80003f6:	d106      	bne.n	8000406 <SPI_PeripheralClockControl+0x3e>
			SPI2_PCLK_EN();
 80003f8:	4b1c      	ldr	r3, [pc, #112]	; (800046c <SPI_PeripheralClockControl+0xa4>)
 80003fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80003fc:	4a1b      	ldr	r2, [pc, #108]	; (800046c <SPI_PeripheralClockControl+0xa4>)
 80003fe:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000402:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000404:	e02a      	b.n	800045c <SPI_PeripheralClockControl+0x94>
		else if(pSPIx == SPI3)
 8000406:	687b      	ldr	r3, [r7, #4]
 8000408:	4a1a      	ldr	r2, [pc, #104]	; (8000474 <SPI_PeripheralClockControl+0xac>)
 800040a:	4293      	cmp	r3, r2
 800040c:	d126      	bne.n	800045c <SPI_PeripheralClockControl+0x94>
			SPI3_PCLK_EN();
 800040e:	4b17      	ldr	r3, [pc, #92]	; (800046c <SPI_PeripheralClockControl+0xa4>)
 8000410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000412:	4a16      	ldr	r2, [pc, #88]	; (800046c <SPI_PeripheralClockControl+0xa4>)
 8000414:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000418:	6413      	str	r3, [r2, #64]	; 0x40
}
 800041a:	e01f      	b.n	800045c <SPI_PeripheralClockControl+0x94>
		if(pSPIx == SPI1)
 800041c:	687b      	ldr	r3, [r7, #4]
 800041e:	4a12      	ldr	r2, [pc, #72]	; (8000468 <SPI_PeripheralClockControl+0xa0>)
 8000420:	4293      	cmp	r3, r2
 8000422:	d106      	bne.n	8000432 <SPI_PeripheralClockControl+0x6a>
			SPI1_PCLK_DI();
 8000424:	4b11      	ldr	r3, [pc, #68]	; (800046c <SPI_PeripheralClockControl+0xa4>)
 8000426:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000428:	4a10      	ldr	r2, [pc, #64]	; (800046c <SPI_PeripheralClockControl+0xa4>)
 800042a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800042e:	6453      	str	r3, [r2, #68]	; 0x44
}
 8000430:	e014      	b.n	800045c <SPI_PeripheralClockControl+0x94>
		else if(pSPIx == SPI2)
 8000432:	687b      	ldr	r3, [r7, #4]
 8000434:	4a0e      	ldr	r2, [pc, #56]	; (8000470 <SPI_PeripheralClockControl+0xa8>)
 8000436:	4293      	cmp	r3, r2
 8000438:	d106      	bne.n	8000448 <SPI_PeripheralClockControl+0x80>
			SPI2_PCLK_DI();
 800043a:	4b0c      	ldr	r3, [pc, #48]	; (800046c <SPI_PeripheralClockControl+0xa4>)
 800043c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800043e:	4a0b      	ldr	r2, [pc, #44]	; (800046c <SPI_PeripheralClockControl+0xa4>)
 8000440:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000444:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000446:	e009      	b.n	800045c <SPI_PeripheralClockControl+0x94>
		else if(pSPIx == SPI3)
 8000448:	687b      	ldr	r3, [r7, #4]
 800044a:	4a0a      	ldr	r2, [pc, #40]	; (8000474 <SPI_PeripheralClockControl+0xac>)
 800044c:	4293      	cmp	r3, r2
 800044e:	d105      	bne.n	800045c <SPI_PeripheralClockControl+0x94>
			SPI3_PCLK_DI();
 8000450:	4b06      	ldr	r3, [pc, #24]	; (800046c <SPI_PeripheralClockControl+0xa4>)
 8000452:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000454:	4a05      	ldr	r2, [pc, #20]	; (800046c <SPI_PeripheralClockControl+0xa4>)
 8000456:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800045a:	6413      	str	r3, [r2, #64]	; 0x40
}
 800045c:	bf00      	nop
 800045e:	370c      	adds	r7, #12
 8000460:	46bd      	mov	sp, r7
 8000462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000466:	4770      	bx	lr
 8000468:	40013000 	.word	0x40013000
 800046c:	40023800 	.word	0x40023800
 8000470:	40003800 	.word	0x40003800
 8000474:	40003c00 	.word	0x40003c00

08000478 <SPI_PeripheralControl>:
 *
 *@Note					-
 *
 */
void SPI_PeripheralControl(SPI_RegDef_t *pSPIx, uint8_t EnorDi)
{
 8000478:	b480      	push	{r7}
 800047a:	b083      	sub	sp, #12
 800047c:	af00      	add	r7, sp, #0
 800047e:	6078      	str	r0, [r7, #4]
 8000480:	460b      	mov	r3, r1
 8000482:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 8000484:	78fb      	ldrb	r3, [r7, #3]
 8000486:	2b01      	cmp	r3, #1
 8000488:	d106      	bne.n	8000498 <SPI_PeripheralControl+0x20>
	{
		pSPIx->CR1 |= (1 << SPI_CR1_SPE);
 800048a:	687b      	ldr	r3, [r7, #4]
 800048c:	681b      	ldr	r3, [r3, #0]
 800048e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8000492:	687b      	ldr	r3, [r7, #4]
 8000494:	601a      	str	r2, [r3, #0]
	}
	else
	{
		pSPIx->CR1 &= ~(1 << SPI_CR1_SPE);
	}
}
 8000496:	e005      	b.n	80004a4 <SPI_PeripheralControl+0x2c>
		pSPIx->CR1 &= ~(1 << SPI_CR1_SPE);
 8000498:	687b      	ldr	r3, [r7, #4]
 800049a:	681b      	ldr	r3, [r3, #0]
 800049c:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	601a      	str	r2, [r3, #0]
}
 80004a4:	bf00      	nop
 80004a6:	370c      	adds	r7, #12
 80004a8:	46bd      	mov	sp, r7
 80004aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ae:	4770      	bx	lr

080004b0 <SPI_SSOEConfig>:
		pSPIx->CR1 &= ~(1 << SPI_CR1_SSI);
	}
}

void SPI_SSOEConfig(SPI_RegDef_t *pSPIx, uint8_t EnorDi)
{
 80004b0:	b480      	push	{r7}
 80004b2:	b083      	sub	sp, #12
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	6078      	str	r0, [r7, #4]
 80004b8:	460b      	mov	r3, r1
 80004ba:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 80004bc:	78fb      	ldrb	r3, [r7, #3]
 80004be:	2b01      	cmp	r3, #1
 80004c0:	d106      	bne.n	80004d0 <SPI_SSOEConfig+0x20>
	{
		pSPIx->CR2 |= (1 << SPI_CR2_SSOE);
 80004c2:	687b      	ldr	r3, [r7, #4]
 80004c4:	685b      	ldr	r3, [r3, #4]
 80004c6:	f043 0204 	orr.w	r2, r3, #4
 80004ca:	687b      	ldr	r3, [r7, #4]
 80004cc:	605a      	str	r2, [r3, #4]
	}
	else
	{
		pSPIx->CR2 &= ~(1 << SPI_CR2_SSOE);
	}
}
 80004ce:	e005      	b.n	80004dc <SPI_SSOEConfig+0x2c>
		pSPIx->CR2 &= ~(1 << SPI_CR2_SSOE);
 80004d0:	687b      	ldr	r3, [r7, #4]
 80004d2:	685b      	ldr	r3, [r3, #4]
 80004d4:	f023 0204 	bic.w	r2, r3, #4
 80004d8:	687b      	ldr	r3, [r7, #4]
 80004da:	605a      	str	r2, [r3, #4]
}
 80004dc:	bf00      	nop
 80004de:	370c      	adds	r7, #12
 80004e0:	46bd      	mov	sp, r7
 80004e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004e6:	4770      	bx	lr

080004e8 <SPI_Init>:
 *
 *@Note					-
 *
 */
void SPI_Init(SPI_Handle_t *pSPIHandle)
{
 80004e8:	b580      	push	{r7, lr}
 80004ea:	b084      	sub	sp, #16
 80004ec:	af00      	add	r7, sp, #0
 80004ee:	6078      	str	r0, [r7, #4]
	// peripheral clock enable
	SPI_PeripheralClockControl(pSPIHandle->pSPIx, ENABLE);
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	681b      	ldr	r3, [r3, #0]
 80004f4:	2101      	movs	r1, #1
 80004f6:	4618      	mov	r0, r3
 80004f8:	f7ff ff66 	bl	80003c8 <SPI_PeripheralClockControl>

	// first lets configure the SPI_CR1 register

	uint32_t tempreg = 0;
 80004fc:	2300      	movs	r3, #0
 80004fe:	60fb      	str	r3, [r7, #12]

	// 1. configure the device mode
	tempreg |= (pSPIHandle->SPIConfig.SPI_DeviceMode << SPI_CR1_MSTR);
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	791b      	ldrb	r3, [r3, #4]
 8000504:	009b      	lsls	r3, r3, #2
 8000506:	461a      	mov	r2, r3
 8000508:	68fb      	ldr	r3, [r7, #12]
 800050a:	4313      	orrs	r3, r2
 800050c:	60fb      	str	r3, [r7, #12]

	// 2. configure the bus config
	if(pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_FD)
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	795b      	ldrb	r3, [r3, #5]
 8000512:	2b01      	cmp	r3, #1
 8000514:	d104      	bne.n	8000520 <SPI_Init+0x38>
	{
		//bidi mode should be cleared
		tempreg &= ~(1 << SPI_CR1_BIDIMODE);
 8000516:	68fb      	ldr	r3, [r7, #12]
 8000518:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800051c:	60fb      	str	r3, [r7, #12]
 800051e:	e014      	b.n	800054a <SPI_Init+0x62>
	}
	else if(pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_HD)
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	795b      	ldrb	r3, [r3, #5]
 8000524:	2b02      	cmp	r3, #2
 8000526:	d104      	bne.n	8000532 <SPI_Init+0x4a>
	{
		//bidi mode should be set
		tempreg |= (1 << SPI_CR1_BIDIMODE);
 8000528:	68fb      	ldr	r3, [r7, #12]
 800052a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800052e:	60fb      	str	r3, [r7, #12]
 8000530:	e00b      	b.n	800054a <SPI_Init+0x62>
	}
	else if(pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_SIMPLEX_RXONLY)
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	795b      	ldrb	r3, [r3, #5]
 8000536:	2b03      	cmp	r3, #3
 8000538:	d107      	bne.n	800054a <SPI_Init+0x62>
	{
		//bidi mode should be cleared
		tempreg &= ~(1 << SPI_CR1_BIDIMODE);
 800053a:	68fb      	ldr	r3, [r7, #12]
 800053c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000540:	60fb      	str	r3, [r7, #12]
		//RXONLY bit must be set
		tempreg |= (1 << SPI_CR1_RXONLY);
 8000542:	68fb      	ldr	r3, [r7, #12]
 8000544:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000548:	60fb      	str	r3, [r7, #12]
	}

	// 3.configure the spi serial clock speed (baud rate)
	tempreg |= (pSPIHandle->SPIConfig.SPI_SclkSpeed << SPI_CR1_BR);
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	799b      	ldrb	r3, [r3, #6]
 800054e:	00db      	lsls	r3, r3, #3
 8000550:	461a      	mov	r2, r3
 8000552:	68fb      	ldr	r3, [r7, #12]
 8000554:	4313      	orrs	r3, r2
 8000556:	60fb      	str	r3, [r7, #12]

	// 4. configure the DFF
	tempreg |= (pSPIHandle->SPIConfig.SPI_DFF << SPI_CR1_DFF);
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	79db      	ldrb	r3, [r3, #7]
 800055c:	02db      	lsls	r3, r3, #11
 800055e:	461a      	mov	r2, r3
 8000560:	68fb      	ldr	r3, [r7, #12]
 8000562:	4313      	orrs	r3, r2
 8000564:	60fb      	str	r3, [r7, #12]

	// 5. configure the CPOL
	tempreg |= (pSPIHandle->SPIConfig.SPI_CPOL << SPI_CR1_CPOL);
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	7a1b      	ldrb	r3, [r3, #8]
 800056a:	005b      	lsls	r3, r3, #1
 800056c:	461a      	mov	r2, r3
 800056e:	68fb      	ldr	r3, [r7, #12]
 8000570:	4313      	orrs	r3, r2
 8000572:	60fb      	str	r3, [r7, #12]

	// 6. configure the CPHA
	tempreg |= (pSPIHandle->SPIConfig.SPI_CPHA << SPI_CR1_CPHA);
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	7a5b      	ldrb	r3, [r3, #9]
 8000578:	461a      	mov	r2, r3
 800057a:	68fb      	ldr	r3, [r7, #12]
 800057c:	4313      	orrs	r3, r2
 800057e:	60fb      	str	r3, [r7, #12]

	// 7. configure the SSM
	tempreg |= (pSPIHandle->SPIConfig.SPI_SSM << SPI_CR1_SSM);
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	7a9b      	ldrb	r3, [r3, #10]
 8000584:	025b      	lsls	r3, r3, #9
 8000586:	461a      	mov	r2, r3
 8000588:	68fb      	ldr	r3, [r7, #12]
 800058a:	4313      	orrs	r3, r2
 800058c:	60fb      	str	r3, [r7, #12]

	// storing the value in the register
	pSPIHandle->pSPIx->CR1 = tempreg;
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	681b      	ldr	r3, [r3, #0]
 8000592:	68fa      	ldr	r2, [r7, #12]
 8000594:	601a      	str	r2, [r3, #0]
}
 8000596:	bf00      	nop
 8000598:	3710      	adds	r7, #16
 800059a:	46bd      	mov	sp, r7
 800059c:	bd80      	pop	{r7, pc}

0800059e <SPI_GetFlagStatus>:
		SPI3_REG_RESET();
	}
}

uint8_t SPI_GetFlagStatus(SPI_RegDef_t *pSPIx, uint32_t FlagName)
{
 800059e:	b480      	push	{r7}
 80005a0:	b083      	sub	sp, #12
 80005a2:	af00      	add	r7, sp, #0
 80005a4:	6078      	str	r0, [r7, #4]
 80005a6:	6039      	str	r1, [r7, #0]
	if(pSPIx->SR & FlagName)
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	689a      	ldr	r2, [r3, #8]
 80005ac:	683b      	ldr	r3, [r7, #0]
 80005ae:	4013      	ands	r3, r2
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	d001      	beq.n	80005b8 <SPI_GetFlagStatus+0x1a>
		return FLAG_SET;
 80005b4:	2301      	movs	r3, #1
 80005b6:	e000      	b.n	80005ba <SPI_GetFlagStatus+0x1c>
	else
		return FLAG_RESET;
 80005b8:	2300      	movs	r3, #0
}
 80005ba:	4618      	mov	r0, r3
 80005bc:	370c      	adds	r7, #12
 80005be:	46bd      	mov	sp, r7
 80005c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c4:	4770      	bx	lr

080005c6 <SPI_SendData>:
 *
 *@Note					- this is a blocking call
 *
 */
void SPI_SendData(SPI_RegDef_t *pSPIx, uint8_t *pTxBuffer, uint32_t len)
{
 80005c6:	b580      	push	{r7, lr}
 80005c8:	b084      	sub	sp, #16
 80005ca:	af00      	add	r7, sp, #0
 80005cc:	60f8      	str	r0, [r7, #12]
 80005ce:	60b9      	str	r1, [r7, #8]
 80005d0:	607a      	str	r2, [r7, #4]
	while(len > 0)
 80005d2:	e024      	b.n	800061e <SPI_SendData+0x58>
	{
		// 1. wait until TXE is set
		while(SPI_GetFlagStatus(pSPIx, SPI_TXE_FLAG) == FLAG_RESET);
 80005d4:	bf00      	nop
 80005d6:	2102      	movs	r1, #2
 80005d8:	68f8      	ldr	r0, [r7, #12]
 80005da:	f7ff ffe0 	bl	800059e <SPI_GetFlagStatus>
 80005de:	4603      	mov	r3, r0
 80005e0:	2b00      	cmp	r3, #0
 80005e2:	d0f8      	beq.n	80005d6 <SPI_SendData+0x10>

		// 2. check the DFF bit in CR1
		if(pSPIx->CR1 & (1 << SPI_CR1_DFF))
 80005e4:	68fb      	ldr	r3, [r7, #12]
 80005e6:	681b      	ldr	r3, [r3, #0]
 80005e8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80005ec:	2b00      	cmp	r3, #0
 80005ee:	d00b      	beq.n	8000608 <SPI_SendData+0x42>
		{
			// 16 BIT DFF
			// 1. load the data in to the DR
			pSPIx->DR = *((uint16_t*)pTxBuffer);
 80005f0:	68bb      	ldr	r3, [r7, #8]
 80005f2:	881b      	ldrh	r3, [r3, #0]
 80005f4:	461a      	mov	r2, r3
 80005f6:	68fb      	ldr	r3, [r7, #12]
 80005f8:	60da      	str	r2, [r3, #12]
			(uint16_t*)pTxBuffer++;
 80005fa:	68bb      	ldr	r3, [r7, #8]
 80005fc:	3301      	adds	r3, #1
 80005fe:	60bb      	str	r3, [r7, #8]
			len -= 2;
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	3b02      	subs	r3, #2
 8000604:	607b      	str	r3, [r7, #4]
 8000606:	e00a      	b.n	800061e <SPI_SendData+0x58>
		}
		else
		{
			// 8 BIT DFF
			pSPIx->DR = *pTxBuffer;
 8000608:	68bb      	ldr	r3, [r7, #8]
 800060a:	781b      	ldrb	r3, [r3, #0]
 800060c:	461a      	mov	r2, r3
 800060e:	68fb      	ldr	r3, [r7, #12]
 8000610:	60da      	str	r2, [r3, #12]
			pTxBuffer++;
 8000612:	68bb      	ldr	r3, [r7, #8]
 8000614:	3301      	adds	r3, #1
 8000616:	60bb      	str	r3, [r7, #8]
			len--;
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	3b01      	subs	r3, #1
 800061c:	607b      	str	r3, [r7, #4]
	while(len > 0)
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	2b00      	cmp	r3, #0
 8000622:	d1d7      	bne.n	80005d4 <SPI_SendData+0xe>
		}
	}
}
 8000624:	bf00      	nop
 8000626:	bf00      	nop
 8000628:	3710      	adds	r7, #16
 800062a:	46bd      	mov	sp, r7
 800062c:	bd80      	pop	{r7, pc}
	...

08000630 <GPIO_PeripheralClockControl>:
 *
 *@Note					- none
 *
 */
void GPIO_PeripheralClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnorDi)
{
 8000630:	b480      	push	{r7}
 8000632:	b083      	sub	sp, #12
 8000634:	af00      	add	r7, sp, #0
 8000636:	6078      	str	r0, [r7, #4]
 8000638:	460b      	mov	r3, r1
 800063a:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 800063c:	78fb      	ldrb	r3, [r7, #3]
 800063e:	2b01      	cmp	r3, #1
 8000640:	d162      	bne.n	8000708 <GPIO_PeripheralClockControl+0xd8>
	{
		if(pGPIOx == GPIOA)
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	4a64      	ldr	r2, [pc, #400]	; (80007d8 <GPIO_PeripheralClockControl+0x1a8>)
 8000646:	4293      	cmp	r3, r2
 8000648:	d106      	bne.n	8000658 <GPIO_PeripheralClockControl+0x28>
		{
			GPIOA_PCLK_EN();
 800064a:	4b64      	ldr	r3, [pc, #400]	; (80007dc <GPIO_PeripheralClockControl+0x1ac>)
 800064c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800064e:	4a63      	ldr	r2, [pc, #396]	; (80007dc <GPIO_PeripheralClockControl+0x1ac>)
 8000650:	f043 0301 	orr.w	r3, r3, #1
 8000654:	6313      	str	r3, [r2, #48]	; 0x30
		else if(pGPIOx == GPIOI)
		{
			GPIOI_PCLK_DI();
		}
	}
}
 8000656:	e0b9      	b.n	80007cc <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOB)
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	4a61      	ldr	r2, [pc, #388]	; (80007e0 <GPIO_PeripheralClockControl+0x1b0>)
 800065c:	4293      	cmp	r3, r2
 800065e:	d106      	bne.n	800066e <GPIO_PeripheralClockControl+0x3e>
			GPIOB_PCLK_EN();
 8000660:	4b5e      	ldr	r3, [pc, #376]	; (80007dc <GPIO_PeripheralClockControl+0x1ac>)
 8000662:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000664:	4a5d      	ldr	r2, [pc, #372]	; (80007dc <GPIO_PeripheralClockControl+0x1ac>)
 8000666:	f043 0302 	orr.w	r3, r3, #2
 800066a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800066c:	e0ae      	b.n	80007cc <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOC)
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	4a5c      	ldr	r2, [pc, #368]	; (80007e4 <GPIO_PeripheralClockControl+0x1b4>)
 8000672:	4293      	cmp	r3, r2
 8000674:	d106      	bne.n	8000684 <GPIO_PeripheralClockControl+0x54>
			GPIOC_PCLK_EN();
 8000676:	4b59      	ldr	r3, [pc, #356]	; (80007dc <GPIO_PeripheralClockControl+0x1ac>)
 8000678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800067a:	4a58      	ldr	r2, [pc, #352]	; (80007dc <GPIO_PeripheralClockControl+0x1ac>)
 800067c:	f043 0304 	orr.w	r3, r3, #4
 8000680:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000682:	e0a3      	b.n	80007cc <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOD)
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	4a58      	ldr	r2, [pc, #352]	; (80007e8 <GPIO_PeripheralClockControl+0x1b8>)
 8000688:	4293      	cmp	r3, r2
 800068a:	d106      	bne.n	800069a <GPIO_PeripheralClockControl+0x6a>
			GPIOD_PCLK_EN();
 800068c:	4b53      	ldr	r3, [pc, #332]	; (80007dc <GPIO_PeripheralClockControl+0x1ac>)
 800068e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000690:	4a52      	ldr	r2, [pc, #328]	; (80007dc <GPIO_PeripheralClockControl+0x1ac>)
 8000692:	f043 0308 	orr.w	r3, r3, #8
 8000696:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000698:	e098      	b.n	80007cc <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOE)
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	4a53      	ldr	r2, [pc, #332]	; (80007ec <GPIO_PeripheralClockControl+0x1bc>)
 800069e:	4293      	cmp	r3, r2
 80006a0:	d106      	bne.n	80006b0 <GPIO_PeripheralClockControl+0x80>
			GPIOE_PCLK_EN();
 80006a2:	4b4e      	ldr	r3, [pc, #312]	; (80007dc <GPIO_PeripheralClockControl+0x1ac>)
 80006a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006a6:	4a4d      	ldr	r2, [pc, #308]	; (80007dc <GPIO_PeripheralClockControl+0x1ac>)
 80006a8:	f043 0310 	orr.w	r3, r3, #16
 80006ac:	6313      	str	r3, [r2, #48]	; 0x30
}
 80006ae:	e08d      	b.n	80007cc <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOF)
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	4a4f      	ldr	r2, [pc, #316]	; (80007f0 <GPIO_PeripheralClockControl+0x1c0>)
 80006b4:	4293      	cmp	r3, r2
 80006b6:	d106      	bne.n	80006c6 <GPIO_PeripheralClockControl+0x96>
			GPIOF_PCLK_EN();
 80006b8:	4b48      	ldr	r3, [pc, #288]	; (80007dc <GPIO_PeripheralClockControl+0x1ac>)
 80006ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006bc:	4a47      	ldr	r2, [pc, #284]	; (80007dc <GPIO_PeripheralClockControl+0x1ac>)
 80006be:	f043 0320 	orr.w	r3, r3, #32
 80006c2:	6313      	str	r3, [r2, #48]	; 0x30
}
 80006c4:	e082      	b.n	80007cc <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOG)
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	4a4a      	ldr	r2, [pc, #296]	; (80007f4 <GPIO_PeripheralClockControl+0x1c4>)
 80006ca:	4293      	cmp	r3, r2
 80006cc:	d106      	bne.n	80006dc <GPIO_PeripheralClockControl+0xac>
			GPIOG_PCLK_EN();
 80006ce:	4b43      	ldr	r3, [pc, #268]	; (80007dc <GPIO_PeripheralClockControl+0x1ac>)
 80006d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006d2:	4a42      	ldr	r2, [pc, #264]	; (80007dc <GPIO_PeripheralClockControl+0x1ac>)
 80006d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80006d8:	6313      	str	r3, [r2, #48]	; 0x30
}
 80006da:	e077      	b.n	80007cc <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOH)
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	4a46      	ldr	r2, [pc, #280]	; (80007f8 <GPIO_PeripheralClockControl+0x1c8>)
 80006e0:	4293      	cmp	r3, r2
 80006e2:	d106      	bne.n	80006f2 <GPIO_PeripheralClockControl+0xc2>
			GPIOH_PCLK_EN();
 80006e4:	4b3d      	ldr	r3, [pc, #244]	; (80007dc <GPIO_PeripheralClockControl+0x1ac>)
 80006e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006e8:	4a3c      	ldr	r2, [pc, #240]	; (80007dc <GPIO_PeripheralClockControl+0x1ac>)
 80006ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80006ee:	6313      	str	r3, [r2, #48]	; 0x30
}
 80006f0:	e06c      	b.n	80007cc <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOI)
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	4a41      	ldr	r2, [pc, #260]	; (80007fc <GPIO_PeripheralClockControl+0x1cc>)
 80006f6:	4293      	cmp	r3, r2
 80006f8:	d168      	bne.n	80007cc <GPIO_PeripheralClockControl+0x19c>
			GPIOI_PCLK_EN();
 80006fa:	4b38      	ldr	r3, [pc, #224]	; (80007dc <GPIO_PeripheralClockControl+0x1ac>)
 80006fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006fe:	4a37      	ldr	r2, [pc, #220]	; (80007dc <GPIO_PeripheralClockControl+0x1ac>)
 8000700:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000704:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000706:	e061      	b.n	80007cc <GPIO_PeripheralClockControl+0x19c>
		if(pGPIOx == GPIOA)
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	4a33      	ldr	r2, [pc, #204]	; (80007d8 <GPIO_PeripheralClockControl+0x1a8>)
 800070c:	4293      	cmp	r3, r2
 800070e:	d106      	bne.n	800071e <GPIO_PeripheralClockControl+0xee>
			GPIOA_PCLK_DI();
 8000710:	4b32      	ldr	r3, [pc, #200]	; (80007dc <GPIO_PeripheralClockControl+0x1ac>)
 8000712:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000714:	4a31      	ldr	r2, [pc, #196]	; (80007dc <GPIO_PeripheralClockControl+0x1ac>)
 8000716:	f023 0301 	bic.w	r3, r3, #1
 800071a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800071c:	e056      	b.n	80007cc <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOB)
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	4a2f      	ldr	r2, [pc, #188]	; (80007e0 <GPIO_PeripheralClockControl+0x1b0>)
 8000722:	4293      	cmp	r3, r2
 8000724:	d106      	bne.n	8000734 <GPIO_PeripheralClockControl+0x104>
			GPIOB_PCLK_DI();
 8000726:	4b2d      	ldr	r3, [pc, #180]	; (80007dc <GPIO_PeripheralClockControl+0x1ac>)
 8000728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800072a:	4a2c      	ldr	r2, [pc, #176]	; (80007dc <GPIO_PeripheralClockControl+0x1ac>)
 800072c:	f023 0302 	bic.w	r3, r3, #2
 8000730:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000732:	e04b      	b.n	80007cc <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOC)
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	4a2b      	ldr	r2, [pc, #172]	; (80007e4 <GPIO_PeripheralClockControl+0x1b4>)
 8000738:	4293      	cmp	r3, r2
 800073a:	d106      	bne.n	800074a <GPIO_PeripheralClockControl+0x11a>
			GPIOC_PCLK_DI();
 800073c:	4b27      	ldr	r3, [pc, #156]	; (80007dc <GPIO_PeripheralClockControl+0x1ac>)
 800073e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000740:	4a26      	ldr	r2, [pc, #152]	; (80007dc <GPIO_PeripheralClockControl+0x1ac>)
 8000742:	f023 0304 	bic.w	r3, r3, #4
 8000746:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000748:	e040      	b.n	80007cc <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOD)
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	4a26      	ldr	r2, [pc, #152]	; (80007e8 <GPIO_PeripheralClockControl+0x1b8>)
 800074e:	4293      	cmp	r3, r2
 8000750:	d106      	bne.n	8000760 <GPIO_PeripheralClockControl+0x130>
			GPIOD_PCLK_DI();
 8000752:	4b22      	ldr	r3, [pc, #136]	; (80007dc <GPIO_PeripheralClockControl+0x1ac>)
 8000754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000756:	4a21      	ldr	r2, [pc, #132]	; (80007dc <GPIO_PeripheralClockControl+0x1ac>)
 8000758:	f023 0308 	bic.w	r3, r3, #8
 800075c:	6313      	str	r3, [r2, #48]	; 0x30
}
 800075e:	e035      	b.n	80007cc <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOE)
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	4a22      	ldr	r2, [pc, #136]	; (80007ec <GPIO_PeripheralClockControl+0x1bc>)
 8000764:	4293      	cmp	r3, r2
 8000766:	d106      	bne.n	8000776 <GPIO_PeripheralClockControl+0x146>
			GPIOE_PCLK_DI();
 8000768:	4b1c      	ldr	r3, [pc, #112]	; (80007dc <GPIO_PeripheralClockControl+0x1ac>)
 800076a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800076c:	4a1b      	ldr	r2, [pc, #108]	; (80007dc <GPIO_PeripheralClockControl+0x1ac>)
 800076e:	f023 0310 	bic.w	r3, r3, #16
 8000772:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000774:	e02a      	b.n	80007cc <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOF)
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	4a1d      	ldr	r2, [pc, #116]	; (80007f0 <GPIO_PeripheralClockControl+0x1c0>)
 800077a:	4293      	cmp	r3, r2
 800077c:	d106      	bne.n	800078c <GPIO_PeripheralClockControl+0x15c>
			GPIOF_PCLK_DI();
 800077e:	4b17      	ldr	r3, [pc, #92]	; (80007dc <GPIO_PeripheralClockControl+0x1ac>)
 8000780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000782:	4a16      	ldr	r2, [pc, #88]	; (80007dc <GPIO_PeripheralClockControl+0x1ac>)
 8000784:	f023 0320 	bic.w	r3, r3, #32
 8000788:	6313      	str	r3, [r2, #48]	; 0x30
}
 800078a:	e01f      	b.n	80007cc <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOG)
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	4a19      	ldr	r2, [pc, #100]	; (80007f4 <GPIO_PeripheralClockControl+0x1c4>)
 8000790:	4293      	cmp	r3, r2
 8000792:	d106      	bne.n	80007a2 <GPIO_PeripheralClockControl+0x172>
			GPIOG_PCLK_DI();
 8000794:	4b11      	ldr	r3, [pc, #68]	; (80007dc <GPIO_PeripheralClockControl+0x1ac>)
 8000796:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000798:	4a10      	ldr	r2, [pc, #64]	; (80007dc <GPIO_PeripheralClockControl+0x1ac>)
 800079a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800079e:	6313      	str	r3, [r2, #48]	; 0x30
}
 80007a0:	e014      	b.n	80007cc <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOH)
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	4a14      	ldr	r2, [pc, #80]	; (80007f8 <GPIO_PeripheralClockControl+0x1c8>)
 80007a6:	4293      	cmp	r3, r2
 80007a8:	d106      	bne.n	80007b8 <GPIO_PeripheralClockControl+0x188>
			GPIOH_PCLK_DI();
 80007aa:	4b0c      	ldr	r3, [pc, #48]	; (80007dc <GPIO_PeripheralClockControl+0x1ac>)
 80007ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ae:	4a0b      	ldr	r2, [pc, #44]	; (80007dc <GPIO_PeripheralClockControl+0x1ac>)
 80007b0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80007b4:	6313      	str	r3, [r2, #48]	; 0x30
}
 80007b6:	e009      	b.n	80007cc <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOI)
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	4a10      	ldr	r2, [pc, #64]	; (80007fc <GPIO_PeripheralClockControl+0x1cc>)
 80007bc:	4293      	cmp	r3, r2
 80007be:	d105      	bne.n	80007cc <GPIO_PeripheralClockControl+0x19c>
			GPIOI_PCLK_DI();
 80007c0:	4b06      	ldr	r3, [pc, #24]	; (80007dc <GPIO_PeripheralClockControl+0x1ac>)
 80007c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007c4:	4a05      	ldr	r2, [pc, #20]	; (80007dc <GPIO_PeripheralClockControl+0x1ac>)
 80007c6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80007ca:	6313      	str	r3, [r2, #48]	; 0x30
}
 80007cc:	bf00      	nop
 80007ce:	370c      	adds	r7, #12
 80007d0:	46bd      	mov	sp, r7
 80007d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d6:	4770      	bx	lr
 80007d8:	40020000 	.word	0x40020000
 80007dc:	40023800 	.word	0x40023800
 80007e0:	40020400 	.word	0x40020400
 80007e4:	40020800 	.word	0x40020800
 80007e8:	40020c00 	.word	0x40020c00
 80007ec:	40021000 	.word	0x40021000
 80007f0:	40021400 	.word	0x40021400
 80007f4:	40021800 	.word	0x40021800
 80007f8:	40021c00 	.word	0x40021c00
 80007fc:	40022000 	.word	0x40022000

08000800 <GPIO_Init>:

/*
 * Init and De-init
 */
void GPIO_Init(GPIO_Handle_t *pGPIOHandle)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b086      	sub	sp, #24
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]
	uint32_t temp = 0; // temp register
 8000808:	2300      	movs	r3, #0
 800080a:	617b      	str	r3, [r7, #20]

	// enable the peripheral clock
	GPIO_PeripheralClockControl(pGPIOHandle->pGPIOx, ENABLE);
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	2101      	movs	r1, #1
 8000812:	4618      	mov	r0, r3
 8000814:	f7ff ff0c 	bl	8000630 <GPIO_PeripheralClockControl>

	// 1. configure the mode of gpio pin
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	795b      	ldrb	r3, [r3, #5]
 800081c:	2b03      	cmp	r3, #3
 800081e:	d820      	bhi.n	8000862 <GPIO_Init+0x62>
	{
		// the non interrupt mode
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	795b      	ldrb	r3, [r3, #5]
 8000824:	461a      	mov	r2, r3
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	791b      	ldrb	r3, [r3, #4]
 800082a:	005b      	lsls	r3, r3, #1
 800082c:	fa02 f303 	lsl.w	r3, r2, r3
 8000830:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->MODER &= ~(0x03 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); // clear
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	681b      	ldr	r3, [r3, #0]
 8000836:	681a      	ldr	r2, [r3, #0]
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	791b      	ldrb	r3, [r3, #4]
 800083c:	005b      	lsls	r3, r3, #1
 800083e:	2103      	movs	r1, #3
 8000840:	fa01 f303 	lsl.w	r3, r1, r3
 8000844:	43db      	mvns	r3, r3
 8000846:	4619      	mov	r1, r3
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	400a      	ands	r2, r1
 800084e:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp;	// setting
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	6819      	ldr	r1, [r3, #0]
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	681b      	ldr	r3, [r3, #0]
 800085a:	697a      	ldr	r2, [r7, #20]
 800085c:	430a      	orrs	r2, r1
 800085e:	601a      	str	r2, [r3, #0]
 8000860:	e0c1      	b.n	80009e6 <GPIO_Init+0x1e6>

	}
	else
	{
		// this part will code later (interrupt mode)
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT)
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	795b      	ldrb	r3, [r3, #5]
 8000866:	2b04      	cmp	r3, #4
 8000868:	d117      	bne.n	800089a <GPIO_Init+0x9a>
		{
			// 1. configure the FTSR
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800086a:	4b47      	ldr	r3, [pc, #284]	; (8000988 <GPIO_Init+0x188>)
 800086c:	68db      	ldr	r3, [r3, #12]
 800086e:	687a      	ldr	r2, [r7, #4]
 8000870:	7912      	ldrb	r2, [r2, #4]
 8000872:	4611      	mov	r1, r2
 8000874:	2201      	movs	r2, #1
 8000876:	408a      	lsls	r2, r1
 8000878:	4611      	mov	r1, r2
 800087a:	4a43      	ldr	r2, [pc, #268]	; (8000988 <GPIO_Init+0x188>)
 800087c:	430b      	orrs	r3, r1
 800087e:	60d3      	str	r3, [r2, #12]
			// Clear the corresponding RTSR bit
			EXTI->RTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000880:	4b41      	ldr	r3, [pc, #260]	; (8000988 <GPIO_Init+0x188>)
 8000882:	689b      	ldr	r3, [r3, #8]
 8000884:	687a      	ldr	r2, [r7, #4]
 8000886:	7912      	ldrb	r2, [r2, #4]
 8000888:	4611      	mov	r1, r2
 800088a:	2201      	movs	r2, #1
 800088c:	408a      	lsls	r2, r1
 800088e:	43d2      	mvns	r2, r2
 8000890:	4611      	mov	r1, r2
 8000892:	4a3d      	ldr	r2, [pc, #244]	; (8000988 <GPIO_Init+0x188>)
 8000894:	400b      	ands	r3, r1
 8000896:	6093      	str	r3, [r2, #8]
 8000898:	e035      	b.n	8000906 <GPIO_Init+0x106>
		}
		else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RT)
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	795b      	ldrb	r3, [r3, #5]
 800089e:	2b05      	cmp	r3, #5
 80008a0:	d117      	bne.n	80008d2 <GPIO_Init+0xd2>
		{
			// 1. configure the RTSR
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80008a2:	4b39      	ldr	r3, [pc, #228]	; (8000988 <GPIO_Init+0x188>)
 80008a4:	689b      	ldr	r3, [r3, #8]
 80008a6:	687a      	ldr	r2, [r7, #4]
 80008a8:	7912      	ldrb	r2, [r2, #4]
 80008aa:	4611      	mov	r1, r2
 80008ac:	2201      	movs	r2, #1
 80008ae:	408a      	lsls	r2, r1
 80008b0:	4611      	mov	r1, r2
 80008b2:	4a35      	ldr	r2, [pc, #212]	; (8000988 <GPIO_Init+0x188>)
 80008b4:	430b      	orrs	r3, r1
 80008b6:	6093      	str	r3, [r2, #8]
			// Clear the corresponding FTSR bit
			EXTI->FTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80008b8:	4b33      	ldr	r3, [pc, #204]	; (8000988 <GPIO_Init+0x188>)
 80008ba:	68db      	ldr	r3, [r3, #12]
 80008bc:	687a      	ldr	r2, [r7, #4]
 80008be:	7912      	ldrb	r2, [r2, #4]
 80008c0:	4611      	mov	r1, r2
 80008c2:	2201      	movs	r2, #1
 80008c4:	408a      	lsls	r2, r1
 80008c6:	43d2      	mvns	r2, r2
 80008c8:	4611      	mov	r1, r2
 80008ca:	4a2f      	ldr	r2, [pc, #188]	; (8000988 <GPIO_Init+0x188>)
 80008cc:	400b      	ands	r3, r1
 80008ce:	60d3      	str	r3, [r2, #12]
 80008d0:	e019      	b.n	8000906 <GPIO_Init+0x106>
		}
		else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RFT)
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	795b      	ldrb	r3, [r3, #5]
 80008d6:	2b06      	cmp	r3, #6
 80008d8:	d115      	bne.n	8000906 <GPIO_Init+0x106>
		{
			// 1. configure both FTSR and RTSR
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80008da:	4b2b      	ldr	r3, [pc, #172]	; (8000988 <GPIO_Init+0x188>)
 80008dc:	68db      	ldr	r3, [r3, #12]
 80008de:	687a      	ldr	r2, [r7, #4]
 80008e0:	7912      	ldrb	r2, [r2, #4]
 80008e2:	4611      	mov	r1, r2
 80008e4:	2201      	movs	r2, #1
 80008e6:	408a      	lsls	r2, r1
 80008e8:	4611      	mov	r1, r2
 80008ea:	4a27      	ldr	r2, [pc, #156]	; (8000988 <GPIO_Init+0x188>)
 80008ec:	430b      	orrs	r3, r1
 80008ee:	60d3      	str	r3, [r2, #12]
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80008f0:	4b25      	ldr	r3, [pc, #148]	; (8000988 <GPIO_Init+0x188>)
 80008f2:	689b      	ldr	r3, [r3, #8]
 80008f4:	687a      	ldr	r2, [r7, #4]
 80008f6:	7912      	ldrb	r2, [r2, #4]
 80008f8:	4611      	mov	r1, r2
 80008fa:	2201      	movs	r2, #1
 80008fc:	408a      	lsls	r2, r1
 80008fe:	4611      	mov	r1, r2
 8000900:	4a21      	ldr	r2, [pc, #132]	; (8000988 <GPIO_Init+0x188>)
 8000902:	430b      	orrs	r3, r1
 8000904:	6093      	str	r3, [r2, #8]
		}

		// 2. configure the GPIO port selection in SYSCFG_EXTICR
		uint8_t temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4;
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	791b      	ldrb	r3, [r3, #4]
 800090a:	089b      	lsrs	r3, r3, #2
 800090c:	74fb      	strb	r3, [r7, #19]
		uint8_t temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4;
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	791b      	ldrb	r3, [r3, #4]
 8000912:	f003 0303 	and.w	r3, r3, #3
 8000916:	74bb      	strb	r3, [r7, #18]
		uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	4a1b      	ldr	r2, [pc, #108]	; (800098c <GPIO_Init+0x18c>)
 800091e:	4293      	cmp	r3, r2
 8000920:	d044      	beq.n	80009ac <GPIO_Init+0x1ac>
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	681b      	ldr	r3, [r3, #0]
 8000926:	4a1a      	ldr	r2, [pc, #104]	; (8000990 <GPIO_Init+0x190>)
 8000928:	4293      	cmp	r3, r2
 800092a:	d02b      	beq.n	8000984 <GPIO_Init+0x184>
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	4a18      	ldr	r2, [pc, #96]	; (8000994 <GPIO_Init+0x194>)
 8000932:	4293      	cmp	r3, r2
 8000934:	d024      	beq.n	8000980 <GPIO_Init+0x180>
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	681b      	ldr	r3, [r3, #0]
 800093a:	4a17      	ldr	r2, [pc, #92]	; (8000998 <GPIO_Init+0x198>)
 800093c:	4293      	cmp	r3, r2
 800093e:	d01d      	beq.n	800097c <GPIO_Init+0x17c>
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	4a15      	ldr	r2, [pc, #84]	; (800099c <GPIO_Init+0x19c>)
 8000946:	4293      	cmp	r3, r2
 8000948:	d016      	beq.n	8000978 <GPIO_Init+0x178>
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	4a14      	ldr	r2, [pc, #80]	; (80009a0 <GPIO_Init+0x1a0>)
 8000950:	4293      	cmp	r3, r2
 8000952:	d00f      	beq.n	8000974 <GPIO_Init+0x174>
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	4a12      	ldr	r2, [pc, #72]	; (80009a4 <GPIO_Init+0x1a4>)
 800095a:	4293      	cmp	r3, r2
 800095c:	d008      	beq.n	8000970 <GPIO_Init+0x170>
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	4a11      	ldr	r2, [pc, #68]	; (80009a8 <GPIO_Init+0x1a8>)
 8000964:	4293      	cmp	r3, r2
 8000966:	d101      	bne.n	800096c <GPIO_Init+0x16c>
 8000968:	2307      	movs	r3, #7
 800096a:	e020      	b.n	80009ae <GPIO_Init+0x1ae>
 800096c:	2308      	movs	r3, #8
 800096e:	e01e      	b.n	80009ae <GPIO_Init+0x1ae>
 8000970:	2306      	movs	r3, #6
 8000972:	e01c      	b.n	80009ae <GPIO_Init+0x1ae>
 8000974:	2305      	movs	r3, #5
 8000976:	e01a      	b.n	80009ae <GPIO_Init+0x1ae>
 8000978:	2304      	movs	r3, #4
 800097a:	e018      	b.n	80009ae <GPIO_Init+0x1ae>
 800097c:	2303      	movs	r3, #3
 800097e:	e016      	b.n	80009ae <GPIO_Init+0x1ae>
 8000980:	2302      	movs	r3, #2
 8000982:	e014      	b.n	80009ae <GPIO_Init+0x1ae>
 8000984:	2301      	movs	r3, #1
 8000986:	e012      	b.n	80009ae <GPIO_Init+0x1ae>
 8000988:	40013c00 	.word	0x40013c00
 800098c:	40020000 	.word	0x40020000
 8000990:	40020400 	.word	0x40020400
 8000994:	40020800 	.word	0x40020800
 8000998:	40020c00 	.word	0x40020c00
 800099c:	40021000 	.word	0x40021000
 80009a0:	40021400 	.word	0x40021400
 80009a4:	40021800 	.word	0x40021800
 80009a8:	40021c00 	.word	0x40021c00
 80009ac:	2300      	movs	r3, #0
 80009ae:	747b      	strb	r3, [r7, #17]
		SYSCFG_PCLK_EN();
 80009b0:	4b5c      	ldr	r3, [pc, #368]	; (8000b24 <GPIO_Init+0x324>)
 80009b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009b4:	4a5b      	ldr	r2, [pc, #364]	; (8000b24 <GPIO_Init+0x324>)
 80009b6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80009ba:	6453      	str	r3, [r2, #68]	; 0x44
		SYS_CFG->EXTICR[temp1] = portcode << (temp2 * 4);
 80009bc:	7c7a      	ldrb	r2, [r7, #17]
 80009be:	7cbb      	ldrb	r3, [r7, #18]
 80009c0:	009b      	lsls	r3, r3, #2
 80009c2:	fa02 f103 	lsl.w	r1, r2, r3
 80009c6:	4a58      	ldr	r2, [pc, #352]	; (8000b28 <GPIO_Init+0x328>)
 80009c8:	7cfb      	ldrb	r3, [r7, #19]
 80009ca:	3302      	adds	r3, #2
 80009cc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]


		// 3. enable the exti interrupt delivery using IMR
		EXTI->IMR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80009d0:	4b56      	ldr	r3, [pc, #344]	; (8000b2c <GPIO_Init+0x32c>)
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	687a      	ldr	r2, [r7, #4]
 80009d6:	7912      	ldrb	r2, [r2, #4]
 80009d8:	4611      	mov	r1, r2
 80009da:	2201      	movs	r2, #1
 80009dc:	408a      	lsls	r2, r1
 80009de:	4611      	mov	r1, r2
 80009e0:	4a52      	ldr	r2, [pc, #328]	; (8000b2c <GPIO_Init+0x32c>)
 80009e2:	430b      	orrs	r3, r1
 80009e4:	6013      	str	r3, [r2, #0]
	}

	// 2. configure the speed
	temp = 0;
 80009e6:	2300      	movs	r3, #0
 80009e8:	617b      	str	r3, [r7, #20]
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	799b      	ldrb	r3, [r3, #6]
 80009ee:	461a      	mov	r2, r3
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	791b      	ldrb	r3, [r3, #4]
 80009f4:	005b      	lsls	r3, r3, #1
 80009f6:	fa02 f303 	lsl.w	r3, r2, r3
 80009fa:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDR &= ~(0x03 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); // clear
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	689a      	ldr	r2, [r3, #8]
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	791b      	ldrb	r3, [r3, #4]
 8000a06:	005b      	lsls	r3, r3, #1
 8000a08:	2103      	movs	r1, #3
 8000a0a:	fa01 f303 	lsl.w	r3, r1, r3
 8000a0e:	43db      	mvns	r3, r3
 8000a10:	4619      	mov	r1, r3
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	400a      	ands	r2, r1
 8000a18:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp;	// setting
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	681b      	ldr	r3, [r3, #0]
 8000a1e:	6899      	ldr	r1, [r3, #8]
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	697a      	ldr	r2, [r7, #20]
 8000a26:	430a      	orrs	r2, r1
 8000a28:	609a      	str	r2, [r3, #8]

	// 3. configure the pupd settings
	temp = 0;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	617b      	str	r3, [r7, #20]
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	79db      	ldrb	r3, [r3, #7]
 8000a32:	461a      	mov	r2, r3
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	791b      	ldrb	r3, [r3, #4]
 8000a38:	005b      	lsls	r3, r3, #1
 8000a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a3e:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &= ~(0x03 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); // clear
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	68da      	ldr	r2, [r3, #12]
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	791b      	ldrb	r3, [r3, #4]
 8000a4a:	005b      	lsls	r3, r3, #1
 8000a4c:	2103      	movs	r1, #3
 8000a4e:	fa01 f303 	lsl.w	r3, r1, r3
 8000a52:	43db      	mvns	r3, r3
 8000a54:	4619      	mov	r1, r3
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	400a      	ands	r2, r1
 8000a5c:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;	// setting
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	681b      	ldr	r3, [r3, #0]
 8000a62:	68d9      	ldr	r1, [r3, #12]
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	697a      	ldr	r2, [r7, #20]
 8000a6a:	430a      	orrs	r2, r1
 8000a6c:	60da      	str	r2, [r3, #12]


	// 4. configure the optype
	temp = 0;
 8000a6e:	2300      	movs	r3, #0
 8000a70:	617b      	str	r3, [r7, #20]
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType << (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	7a1b      	ldrb	r3, [r3, #8]
 8000a76:	461a      	mov	r2, r3
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	791b      	ldrb	r3, [r3, #4]
 8000a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8000a80:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER &= ~(0x01 << (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); // clear
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	681b      	ldr	r3, [r3, #0]
 8000a86:	685a      	ldr	r2, [r3, #4]
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	791b      	ldrb	r3, [r3, #4]
 8000a8c:	4619      	mov	r1, r3
 8000a8e:	2301      	movs	r3, #1
 8000a90:	408b      	lsls	r3, r1
 8000a92:	43db      	mvns	r3, r3
 8000a94:	4619      	mov	r1, r3
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	400a      	ands	r2, r1
 8000a9c:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp;	// setting
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	6859      	ldr	r1, [r3, #4]
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	697a      	ldr	r2, [r7, #20]
 8000aaa:	430a      	orrs	r2, r1
 8000aac:	605a      	str	r2, [r3, #4]

	// 5. configure the alt functionality
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN)
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	795b      	ldrb	r3, [r3, #5]
 8000ab2:	2b02      	cmp	r3, #2
 8000ab4:	d131      	bne.n	8000b1a <GPIO_Init+0x31a>
	{
		// configure the alt function register
		uint8_t temp1,temp2;
		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 8;
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	791b      	ldrb	r3, [r3, #4]
 8000aba:	08db      	lsrs	r3, r3, #3
 8000abc:	743b      	strb	r3, [r7, #16]
		temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 8;
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	791b      	ldrb	r3, [r3, #4]
 8000ac2:	f003 0307 	and.w	r3, r3, #7
 8000ac6:	73fb      	strb	r3, [r7, #15]
		pGPIOHandle->pGPIOx->AFR[temp1] &= ~(0xF << (4 * temp2)); // clearing
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	7c3a      	ldrb	r2, [r7, #16]
 8000ace:	3208      	adds	r2, #8
 8000ad0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000ad4:	7bfb      	ldrb	r3, [r7, #15]
 8000ad6:	009b      	lsls	r3, r3, #2
 8000ad8:	220f      	movs	r2, #15
 8000ada:	fa02 f303 	lsl.w	r3, r2, r3
 8000ade:	43db      	mvns	r3, r3
 8000ae0:	4618      	mov	r0, r3
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	7c3a      	ldrb	r2, [r7, #16]
 8000ae8:	4001      	ands	r1, r0
 8000aea:	3208      	adds	r2, #8
 8000aec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[temp1] |= pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * temp2); // setting
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	7c3a      	ldrb	r2, [r7, #16]
 8000af6:	3208      	adds	r2, #8
 8000af8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	7a5b      	ldrb	r3, [r3, #9]
 8000b00:	461a      	mov	r2, r3
 8000b02:	7bfb      	ldrb	r3, [r7, #15]
 8000b04:	009b      	lsls	r3, r3, #2
 8000b06:	fa02 f303 	lsl.w	r3, r2, r3
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	7c3a      	ldrb	r2, [r7, #16]
 8000b12:	4301      	orrs	r1, r0
 8000b14:	3208      	adds	r2, #8
 8000b16:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}

}
 8000b1a:	bf00      	nop
 8000b1c:	3718      	adds	r7, #24
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	40023800 	.word	0x40023800
 8000b28:	40013800 	.word	0x40013800
 8000b2c:	40013c00 	.word	0x40013c00

08000b30 <GPIO_ReadFromInputPin>:

/*
 * Data read and write
 */
uint8_t GPIO_ReadFromInputPin(GPIO_RegDef_t *pGPIOx, uint8_t PinNumber)
{
 8000b30:	b480      	push	{r7}
 8000b32:	b085      	sub	sp, #20
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	6078      	str	r0, [r7, #4]
 8000b38:	460b      	mov	r3, r1
 8000b3a:	70fb      	strb	r3, [r7, #3]
	uint8_t value;
	value = (uint8_t)((pGPIOx->IDR >> PinNumber) & 0x00000001);
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	691a      	ldr	r2, [r3, #16]
 8000b40:	78fb      	ldrb	r3, [r7, #3]
 8000b42:	fa22 f303 	lsr.w	r3, r2, r3
 8000b46:	b2db      	uxtb	r3, r3
 8000b48:	f003 0301 	and.w	r3, r3, #1
 8000b4c:	73fb      	strb	r3, [r7, #15]
	return value;
 8000b4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b50:	4618      	mov	r0, r3
 8000b52:	3714      	adds	r7, #20
 8000b54:	46bd      	mov	sp, r7
 8000b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5a:	4770      	bx	lr

08000b5c <__libc_init_array>:
 8000b5c:	b570      	push	{r4, r5, r6, lr}
 8000b5e:	4d0d      	ldr	r5, [pc, #52]	; (8000b94 <__libc_init_array+0x38>)
 8000b60:	4c0d      	ldr	r4, [pc, #52]	; (8000b98 <__libc_init_array+0x3c>)
 8000b62:	1b64      	subs	r4, r4, r5
 8000b64:	10a4      	asrs	r4, r4, #2
 8000b66:	2600      	movs	r6, #0
 8000b68:	42a6      	cmp	r6, r4
 8000b6a:	d109      	bne.n	8000b80 <__libc_init_array+0x24>
 8000b6c:	4d0b      	ldr	r5, [pc, #44]	; (8000b9c <__libc_init_array+0x40>)
 8000b6e:	4c0c      	ldr	r4, [pc, #48]	; (8000ba0 <__libc_init_array+0x44>)
 8000b70:	f000 f818 	bl	8000ba4 <_init>
 8000b74:	1b64      	subs	r4, r4, r5
 8000b76:	10a4      	asrs	r4, r4, #2
 8000b78:	2600      	movs	r6, #0
 8000b7a:	42a6      	cmp	r6, r4
 8000b7c:	d105      	bne.n	8000b8a <__libc_init_array+0x2e>
 8000b7e:	bd70      	pop	{r4, r5, r6, pc}
 8000b80:	f855 3b04 	ldr.w	r3, [r5], #4
 8000b84:	4798      	blx	r3
 8000b86:	3601      	adds	r6, #1
 8000b88:	e7ee      	b.n	8000b68 <__libc_init_array+0xc>
 8000b8a:	f855 3b04 	ldr.w	r3, [r5], #4
 8000b8e:	4798      	blx	r3
 8000b90:	3601      	adds	r6, #1
 8000b92:	e7f2      	b.n	8000b7a <__libc_init_array+0x1e>
 8000b94:	08000bc8 	.word	0x08000bc8
 8000b98:	08000bc8 	.word	0x08000bc8
 8000b9c:	08000bc8 	.word	0x08000bc8
 8000ba0:	08000bcc 	.word	0x08000bcc

08000ba4 <_init>:
 8000ba4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000ba6:	bf00      	nop
 8000ba8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000baa:	bc08      	pop	{r3}
 8000bac:	469e      	mov	lr, r3
 8000bae:	4770      	bx	lr

08000bb0 <_fini>:
 8000bb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000bb2:	bf00      	nop
 8000bb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000bb6:	bc08      	pop	{r3}
 8000bb8:	469e      	mov	lr, r3
 8000bba:	4770      	bx	lr
