
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v
# synth_design -part xc7z020clg484-3 -top viterbi_tx_rx -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top viterbi_tx_rx -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 137843 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1501.535 ; gain = 27.895 ; free physical = 255575 ; free virtual = 316883
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'viterbi_tx_rx' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:1043]
INFO: [Synth 8-6157] synthesizing module 'encoder' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:616]
INFO: [Synth 8-6155] done synthesizing module 'encoder' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:616]
INFO: [Synth 8-6157] synthesizing module 'decoder' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:53]
INFO: [Synth 8-6157] synthesizing module 'bmc000' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:1108]
INFO: [Synth 8-6155] done synthesizing module 'bmc000' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:1108]
INFO: [Synth 8-6157] synthesizing module 'bmc001' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:1132]
INFO: [Synth 8-6155] done synthesizing module 'bmc001' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:1132]
INFO: [Synth 8-6157] synthesizing module 'bmc010' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:1154]
INFO: [Synth 8-6155] done synthesizing module 'bmc010' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:1154]
INFO: [Synth 8-6157] synthesizing module 'bmc011' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:1177]
INFO: [Synth 8-6155] done synthesizing module 'bmc011' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:1177]
INFO: [Synth 8-6157] synthesizing module 'bmc100' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:1200]
INFO: [Synth 8-6155] done synthesizing module 'bmc100' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:1200]
INFO: [Synth 8-6157] synthesizing module 'bmc101' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:1222]
INFO: [Synth 8-6155] done synthesizing module 'bmc101' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:1222]
INFO: [Synth 8-6157] synthesizing module 'bmc110' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:1244]
INFO: [Synth 8-6155] done synthesizing module 'bmc110' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:1244]
INFO: [Synth 8-6157] synthesizing module 'bmc111' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:1266]
INFO: [Synth 8-6155] done synthesizing module 'bmc111' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:1266]
INFO: [Synth 8-6157] synthesizing module 'ACS' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ACS' (10#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:1]
INFO: [Synth 8-6157] synthesizing module 'mem' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:792]
INFO: [Synth 8-6155] done synthesizing module 'mem' (11#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:792]
INFO: [Synth 8-6157] synthesizing module 'tbu' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:819]
INFO: [Synth 8-6155] done synthesizing module 'tbu' (12#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:819]
INFO: [Synth 8-6157] synthesizing module 'mem_disp' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:767]
INFO: [Synth 8-6155] done synthesizing module 'mem_disp' (13#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:767]
INFO: [Synth 8-4471] merging register 'd_in_mem_B_reg[7:0]' into 'd_in_mem_A_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:317]
INFO: [Synth 8-4471] merging register 'd_in_mem_C_reg[7:0]' into 'd_in_mem_A_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:318]
INFO: [Synth 8-4471] merging register 'd_in_mem_D_reg[7:0]' into 'd_in_mem_A_reg[7:0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:319]
WARNING: [Synth 8-6014] Unused sequential element d_in_mem_B_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:317]
WARNING: [Synth 8-6014] Unused sequential element d_in_mem_C_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:318]
WARNING: [Synth 8-6014] Unused sequential element d_in_mem_D_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:319]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (14#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:53]
INFO: [Synth 8-6155] done synthesizing module 'viterbi_tx_rx' (15#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:1043]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 72.660 ; free physical = 255232 ; free virtual = 316541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 72.660 ; free physical = 255294 ; free virtual = 316604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.301 ; gain = 80.660 ; free physical = 255293 ; free virtual = 316602
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-802] inferred FSM for state register 'cstate_reg' in module 'encoder'
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'wr_en_reg' into 'selection_buf_reg' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:853]
INFO: [Synth 8-5546] ROM "mem_bank" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "addr_mem_A0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_mem_B0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_mem_C0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_mem_D0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enable_tbu_0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enable_tbu_1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              100
                 iSTATE4 |                              010 |                              110
                 iSTATE5 |                              011 |                              111
                 iSTATE6 |                              100 |                              011
                 iSTATE1 |                              101 |                              101
                 iSTATE3 |                              110 |                              010
                 iSTATE2 |                              111 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cstate_reg' using encoding 'sequential' in module 'encoder'
WARNING: [Synth 8-327] inferring latch for variable 'd_o_reg_reg' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:884]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1570.305 ; gain = 96.664 ; free physical = 255174 ; free virtual = 316483
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 16    
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               10 Bit    Registers := 9     
	                8 Bit    Registers := 19    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 19    
+---RAMs : 
	               8K Bit         RAMs := 4     
	             1024 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   3 Input     10 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 34    
	   4 Input      8 Bit        Muxes := 4     
	  17 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 3     
	   8 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 41    
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module viterbi_tx_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module encoder 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 1     
Module bmc000 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc001 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc010 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc011 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc100 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc101 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc110 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module bmc111 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module ACS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module mem 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module tbu 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module mem_disp 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module decoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 9     
	                8 Bit    Registers := 15    
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   3 Input     10 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'decoder1/selection_tbu_0_reg' into 'decoder1/mem_bank_buf_buf_buf_reg' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:461]
INFO: [Synth 8-4471] merging register 'decoder1/tbu_0/selection_buf_reg' into 'decoder1/mem_bank_buf_buf_buf_buf_reg' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:852]
INFO: [Synth 8-5544] ROM "decoder1/addr_mem_C0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decoder1/addr_mem_A0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decoder1/addr_mem_B0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decoder1/addr_mem_D0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "decoder1/mem_bank" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'decoder1/validity_reg[1]' (FDC) to 'decoder1/validity_reg[5]'
INFO: [Synth 8-3886] merging instance 'decoder1/validity_reg[3]' (FDC) to 'decoder1/validity_reg[7]'
INFO: [Synth 8-3886] merging instance 'decoder1/validity_reg[2]' (FDC) to 'decoder1/validity_reg[6]'
INFO: [Synth 8-3886] merging instance 'decoder1/validity_reg[5]' (FDC) to 'decoder1/validity_reg[7]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1735.953 ; gain = 262.312 ; free physical = 253838 ; free virtual = 315151
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|mem:        | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem:        | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem:        | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem:        | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem_disp:   | mem_reg    | 1 K x 1(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem_disp:   | mem_reg    | 1 K x 1(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_3/decoder1/trelis_mem_A/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_4/decoder1/trelis_mem_B/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_5/decoder1/trelis_mem_C/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_6/decoder1/trelis_mem_D/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_7/decoder1/disp_mem_0/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_8/decoder1/disp_mem_1/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1735.953 ; gain = 262.312 ; free physical = 253871 ; free virtual = 315185
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|mem:        | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem:        | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem:        | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem:        | mem_reg    | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem_disp:   | mem_reg    | 1 K x 1(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|mem_disp:   | mem_reg    | 1 K x 1(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance decoder1/trelis_mem_A/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance decoder1/trelis_mem_B/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance decoder1/trelis_mem_C/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance decoder1/trelis_mem_D/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance decoder1/disp_mem_0/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance decoder1/disp_mem_1/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1735.953 ; gain = 262.312 ; free physical = 253821 ; free virtual = 315136
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1735.953 ; gain = 262.312 ; free physical = 253722 ; free virtual = 315037
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin decoder1/wr_mem_counter[9] with 1st driver pin 'decoder1/wr_mem_counter_reg[9]__0/Q' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:285]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin decoder1/wr_mem_counter[9] with 2nd driver pin 'decoder1/wr_mem_counter_reg[9]/Q' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:297]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin decoder1/wr_mem_counter[8] with 1st driver pin 'decoder1/wr_mem_counter_reg[8]__0/Q' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:285]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin decoder1/wr_mem_counter[8] with 2nd driver pin 'decoder1/wr_mem_counter_reg[8]/Q' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:297]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin decoder1/wr_mem_counter[7] with 1st driver pin 'decoder1/wr_mem_counter_reg[7]__0/Q' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:285]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin decoder1/wr_mem_counter[7] with 2nd driver pin 'decoder1/wr_mem_counter_reg[7]/Q' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:297]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin decoder1/wr_mem_counter[6] with 1st driver pin 'decoder1/wr_mem_counter_reg[6]__0/Q' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:285]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin decoder1/wr_mem_counter[6] with 2nd driver pin 'decoder1/wr_mem_counter_reg[6]/Q' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:297]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin decoder1/wr_mem_counter[5] with 1st driver pin 'decoder1/wr_mem_counter_reg[5]__0/Q' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:285]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin decoder1/wr_mem_counter[5] with 2nd driver pin 'decoder1/wr_mem_counter_reg[5]/Q' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:297]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin decoder1/wr_mem_counter[4] with 1st driver pin 'decoder1/wr_mem_counter_reg[4]__0/Q' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:285]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin decoder1/wr_mem_counter[4] with 2nd driver pin 'decoder1/wr_mem_counter_reg[4]/Q' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:297]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin decoder1/wr_mem_counter[3] with 1st driver pin 'decoder1/wr_mem_counter_reg[3]__0/Q' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:285]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin decoder1/wr_mem_counter[3] with 2nd driver pin 'decoder1/wr_mem_counter_reg[3]/Q' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:297]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin decoder1/wr_mem_counter[2] with 1st driver pin 'decoder1/wr_mem_counter_reg[2]__0/Q' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:285]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin decoder1/wr_mem_counter[2] with 2nd driver pin 'decoder1/wr_mem_counter_reg[2]/Q' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:297]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin decoder1/wr_mem_counter[1] with 1st driver pin 'decoder1/wr_mem_counter_reg[1]__0/Q' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:285]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin decoder1/wr_mem_counter[1] with 2nd driver pin 'decoder1/wr_mem_counter_reg[1]/Q' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:297]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin decoder1/wr_mem_counter[0] with 1st driver pin 'decoder1/wr_mem_counter_reg[0]__0/Q' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:285]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin decoder1/wr_mem_counter[0] with 2nd driver pin 'decoder1/wr_mem_counter_reg[0]/Q' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder.v:297]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|       10|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1735.953 ; gain = 262.312 ; free physical = 253718 ; free virtual = 315033
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1735.953 ; gain = 262.312 ; free physical = 253711 ; free virtual = 315026
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1735.953 ; gain = 262.312 ; free physical = 253709 ; free virtual = 315024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1735.953 ; gain = 262.312 ; free physical = 253716 ; free virtual = 315031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1735.953 ; gain = 262.312 ; free physical = 253716 ; free virtual = 315031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     8|
|2     |LUT1     |     7|
|3     |LUT2     |    24|
|4     |LUT3     |    62|
|5     |LUT4     |   148|
|6     |LUT5     |    60|
|7     |LUT6     |   170|
|8     |MUXF7    |     3|
|9     |RAMB18E1 |     6|
|10    |FDCE     |   105|
|11    |FDPE     |    10|
|12    |FDRE     |   136|
|13    |FDSE     |    10|
|14    |LD       |     2|
+------+---------+------+

Report Instance Areas: 
+------+-----------------+-----------+------+
|      |Instance         |Module     |Cells |
+------+-----------------+-----------+------+
|1     |top              |           |   751|
|2     |  decoder1       |decoder    |   731|
|3     |    ACS000       |ACS        |     1|
|4     |    ACS001       |ACS_0      |     1|
|5     |    ACS010       |ACS_1      |     1|
|6     |    ACS011       |ACS_2      |     1|
|7     |    ACS100       |ACS_3      |     1|
|8     |    ACS101       |ACS_4      |     1|
|9     |    ACS110       |ACS_5      |     1|
|10    |    ACS111       |ACS_6      |     1|
|11    |    disp_mem_0   |mem_disp   |     1|
|12    |    disp_mem_1   |mem_disp_7 |     2|
|13    |    tbu_0        |tbu        |    18|
|14    |    tbu_1        |tbu_8      |    18|
|15    |    trelis_mem_A |mem        |     1|
|16    |    trelis_mem_B |mem_9      |     1|
|17    |    trelis_mem_C |mem_10     |     1|
|18    |    trelis_mem_D |mem_11     |     1|
|19    |  encoder1       |encoder    |     8|
+------+-----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1735.953 ; gain = 262.312 ; free physical = 253716 ; free virtual = 315031
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 20 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1735.953 ; gain = 262.312 ; free physical = 253721 ; free virtual = 315036
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1735.953 ; gain = 262.312 ; free physical = 253733 ; free virtual = 315048
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1851.109 ; gain = 0.000 ; free physical = 254457 ; free virtual = 315771
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
83 Infos, 4 Warnings, 20 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1851.109 ; gain = 377.566 ; free physical = 254504 ; free virtual = 315818
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2400.766 ; gain = 549.656 ; free physical = 252926 ; free virtual = 314241
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2400.766 ; gain = 0.000 ; free physical = 252925 ; free virtual = 314241
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2424.773 ; gain = 0.000 ; free physical = 252895 ; free virtual = 314211
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 10 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2534.055 ; gain = 0.004 ; free physical = 252074 ; free virtual = 313390
INFO: [Common 17-83] Releasing license: Implementation
5 Infos, 0 Warnings, 0 Critical Warnings and 11 Errors encountered.
opt_design failed
ERROR: [Common 17-39] 'opt_design' failed due to earlier errors.

    while executing
"opt_design"
    (file "/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/viterb_encoder_and_decoder/run_tcl.tcl" line 14)
INFO: [Common 17-206] Exiting Vivado at Tue Jan 11 22:06:16 2022...
