#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Sep 26 19:12:36 2019
# Process ID: 5779
# Current directory: /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_Labs_v2.0/MIPSfpga_Labs/Labs/Xilinx/Part1_Intro/Lab01_Vivado
# Command line: vivado
# Log file: /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_Labs_v2.0/MIPSfpga_Labs/Labs/Xilinx/Part1_Intro/Lab01_Vivado/vivado.log
# Journal file: /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_Labs_v2.0/MIPSfpga_Labs/Labs/Xilinx/Part1_Intro/Lab01_Vivado/vivado.jou
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Digilent/genesys2/H/1.1/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Digilent/sword/C.0/1.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0807_es2:part0:1.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0807_ES2/1.0/1.0/board.xml as part xczu7ev-fbvb900-1-e-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0807_es2_tebf0808:part0:2.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0807_ES2/2.0/2.0/board.xml as part xczu7ev-fbvb900-1-e-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_15eg_1e:part0:3.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_15EG_1E/3.0/3.0/board.xml as part xczu15eg-ffvc900-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_15eg_1e_tebf0808:part0:4.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_15EG_1E/4.0/4.0/board.xml as part xczu15eg-ffvc900-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_2es2:part0:1.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_2ES2/1.0/1.0/board.xml as part xczu9eg-ffvc900-2-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_2es2_tebf0808:part0:2.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_2ES2/2.0/2.0/board.xml as part xczu9eg-ffvc900-2-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_6eg_1e:part0:3.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_6EG_1E/3.0/3.0/board.xml as part xczu6eg-ffvc900-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_6eg_1e_tebf0808:part0:4.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_6EG_1E/4.0/4.0/board.xml as part xczu6eg-ffvc900-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_9eg_1e:part0:1.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_9EG_1E/1.0/1.0/board.xml as part xczu9eg-ffvc900-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_9eg_1e:part0:3.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_9EG_1E/3.0/3.0/board.xml as part xczu9eg-ffvc900-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_9eg_1e_tebf0808:part0:2.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_9EG_1E/2.0/2.0/board.xml as part xczu9eg-ffvc900-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_9eg_1e_tebf0808:part0:4.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_9EG_1E/4.0/4.0/board.xml as part xczu9eg-ffvc900-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_9eg_2i:part0:3.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_9EG_2I/3.0/3.0/board.xml as part xczu9eg-ffvc900-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_9eg_2i_tebf0808:part0:4.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_9EG_2I/4.0/4.0/board.xml as part xczu9eg-ffvc900-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_es2:part0:1.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_ES2/1.0/1.0/board.xml as part xczu9eg-ffvc900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_es2_tebf0808:part0:2.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_ES2/2.0/2.0/board.xml as part xczu9eg-ffvc900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:teb0911_9eg_1e:part0:1.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TEB0911_9EG_1E/1.0/1.0/board.xml as part xczu9eg-ffvb1156-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:tec0850_15eg_1e:part0:1.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TEC0850_15EG_1E/1.0/1.0/board.xml as part xczu15eg-ffvb1156-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au200:part0:1.2 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au200/1.2/1.2/board.xml as part xcu200-fsgd2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au250:part0:1.2 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au250/1.2/1.2/board.xml as part xcu250-figd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280:part0:1.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/production/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au50dd:part0:1.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au50/es/1.0/1.0/board.xml as part xcu50-fsvh2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/production/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Digilent/genesys2/H/1.1/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Digilent/sword/C.0/1.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0807_es2:part0:1.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0807_ES2/1.0/1.0/board.xml as part xczu7ev-fbvb900-1-e-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0807_es2_tebf0808:part0:2.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0807_ES2/2.0/2.0/board.xml as part xczu7ev-fbvb900-1-e-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_15eg_1e:part0:3.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_15EG_1E/3.0/3.0/board.xml as part xczu15eg-ffvc900-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_15eg_1e_tebf0808:part0:4.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_15EG_1E/4.0/4.0/board.xml as part xczu15eg-ffvc900-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_2es2:part0:1.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_2ES2/1.0/1.0/board.xml as part xczu9eg-ffvc900-2-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_2es2_tebf0808:part0:2.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_2ES2/2.0/2.0/board.xml as part xczu9eg-ffvc900-2-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_6eg_1e:part0:3.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_6EG_1E/3.0/3.0/board.xml as part xczu6eg-ffvc900-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_6eg_1e_tebf0808:part0:4.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_6EG_1E/4.0/4.0/board.xml as part xczu6eg-ffvc900-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_9eg_1e:part0:1.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_9EG_1E/1.0/1.0/board.xml as part xczu9eg-ffvc900-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_9eg_1e:part0:3.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_9EG_1E/3.0/3.0/board.xml as part xczu9eg-ffvc900-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_9eg_1e_tebf0808:part0:2.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_9EG_1E/2.0/2.0/board.xml as part xczu9eg-ffvc900-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_9eg_1e_tebf0808:part0:4.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_9EG_1E/4.0/4.0/board.xml as part xczu9eg-ffvc900-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_9eg_2i:part0:3.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_9EG_2I/3.0/3.0/board.xml as part xczu9eg-ffvc900-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_9eg_2i_tebf0808:part0:4.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_9EG_2I/4.0/4.0/board.xml as part xczu9eg-ffvc900-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_es2:part0:1.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_ES2/1.0/1.0/board.xml as part xczu9eg-ffvc900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_es2_tebf0808:part0:2.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_ES2/2.0/2.0/board.xml as part xczu9eg-ffvc900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:teb0911_9eg_1e:part0:1.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TEB0911_9EG_1E/1.0/1.0/board.xml as part xczu9eg-ffvb1156-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:tec0850_15eg_1e:part0:1.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TEC0850_15EG_1E/1.0/1.0/board.xml as part xczu15eg-ffvb1156-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au200:part0:1.2 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au200/1.2/1.2/board.xml as part xcu200-fsgd2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au250:part0:1.2 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au250/1.2/1.2/board.xml as part xcu250-figd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280:part0:1.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/production/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au50dd:part0:1.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au50/es/1.0/1.0/board.xml as part xcu50-fsvh2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/production/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Digilent/genesys2/H/1.1/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Digilent/sword/C.0/1.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0807_es2:part0:1.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0807_ES2/1.0/1.0/board.xml as part xczu7ev-fbvb900-1-e-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0807_es2_tebf0808:part0:2.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0807_ES2/2.0/2.0/board.xml as part xczu7ev-fbvb900-1-e-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_15eg_1e:part0:3.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_15EG_1E/3.0/3.0/board.xml as part xczu15eg-ffvc900-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_15eg_1e_tebf0808:part0:4.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_15EG_1E/4.0/4.0/board.xml as part xczu15eg-ffvc900-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_2es2:part0:1.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_2ES2/1.0/1.0/board.xml as part xczu9eg-ffvc900-2-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_2es2_tebf0808:part0:2.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_2ES2/2.0/2.0/board.xml as part xczu9eg-ffvc900-2-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_6eg_1e:part0:3.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_6EG_1E/3.0/3.0/board.xml as part xczu6eg-ffvc900-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_6eg_1e_tebf0808:part0:4.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_6EG_1E/4.0/4.0/board.xml as part xczu6eg-ffvc900-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_9eg_1e:part0:1.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_9EG_1E/1.0/1.0/board.xml as part xczu9eg-ffvc900-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_9eg_1e:part0:3.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_9EG_1E/3.0/3.0/board.xml as part xczu9eg-ffvc900-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_9eg_1e_tebf0808:part0:2.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_9EG_1E/2.0/2.0/board.xml as part xczu9eg-ffvc900-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_9eg_1e_tebf0808:part0:4.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_9EG_1E/4.0/4.0/board.xml as part xczu9eg-ffvc900-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_9eg_2i:part0:3.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_9EG_2I/3.0/3.0/board.xml as part xczu9eg-ffvc900-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_9eg_2i_tebf0808:part0:4.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_9EG_2I/4.0/4.0/board.xml as part xczu9eg-ffvc900-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_es2:part0:1.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_ES2/1.0/1.0/board.xml as part xczu9eg-ffvc900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_es2_tebf0808:part0:2.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_ES2/2.0/2.0/board.xml as part xczu9eg-ffvc900-1-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:teb0911_9eg_1e:part0:1.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TEB0911_9EG_1E/1.0/1.0/board.xml as part xczu9eg-ffvb1156-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:tec0850_15eg_1e:part0:1.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TEC0850_15EG_1E/1.0/1.0/board.xml as part xczu15eg-ffvb1156-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au200:part0:1.2 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au200/1.2/1.2/board.xml as part xcu200-fsgd2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au250:part0:1.2 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au250/1.2/1.2/board.xml as part xcu250-figd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280:part0:1.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/production/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au50dd:part0:1.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au50/es/1.0/1.0/board.xml as part xcu50-fsvh2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/production/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Digilent/genesys2/H/1.1/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Digilent/sword/C.0/1.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0807_es2:part0:1.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0807_ES2/1.0/1.0/board.xml as part xczu7ev-fbvb900-1-e-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0807_es2_tebf0808:part0:2.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0807_ES2/2.0/2.0/board.xml as part xczu7ev-fbvb900-1-e-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_15eg_1e:part0:3.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_15EG_1E/3.0/3.0/board.xml as part xczu15eg-ffvc900-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_15eg_1e_tebf0808:part0:4.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_15EG_1E/4.0/4.0/board.xml as part xczu15eg-ffvc900-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_2es2:part0:1.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_2ES2/1.0/1.0/board.xml as part xczu9eg-ffvc900-2-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_2es2_tebf0808:part0:2.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_2ES2/2.0/2.0/board.xml as part xczu9eg-ffvc900-2-i-es2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_6eg_1e:part0:3.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_6EG_1E/3.0/3.0/board.xml as part xczu6eg-ffvc900-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part trenz.biz:te0808_6eg_1e_tebf0808:part0:4.0 available at /home/manuel/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Trenz_Electronic/TE0808_6EG_1E/4.0/4.0/board.xml as part xczu6eg-ffvc900-1-e specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
create_project Project_1 /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_Labs_v2.0/MIPSfpga_Labs/Labs/Xilinx/Part1_Intro/Lab01_Vivado/Project_1 -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
set_property board_part digilentinc.com:nexys4_ddr:part0:1.1 [current_project]
add_files {/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/mfp_ahb_gpio.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/mfp_ahb.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/mfp_srec_parser.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/mfp_ejtag_reset.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/mfp_uart_receiver.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/mfp_ahb_withloader.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/mfp_sys.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/memories/mfp_ahb_p_ram.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/memories/mfp_ahb_b_ram.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/memories/ram_b1.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/memories/ram_b0.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/memories/ram_b3.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/mfp_srec_parser_to_ahb_lite_bridge.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/memories/ram_b2.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/memories/ram_p3.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/memories/ram_p2.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/memories/ram_p1.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/memories/ram_p0.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/mfp_ahb_const.vh /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_mpc.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/RAMB4K_S2.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_tap.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_mux8.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_const.vh /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_gate.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_mux4.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_clock_nogate.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_register_ngc.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_tlb_ctl.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_ibrk.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_mmu.vh /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_mux1hot_4.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_biu.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cpz_guest_stub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cpz_antitamper_stub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_mux1hot_8.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_bus32mux2.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_tck.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_icc_umips_stub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_bistctl.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/i_wsram_2k2way_xilinx.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cpz_root_stub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/RAMB4K_S16.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cpz_sps_stub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_dcc_mb_stub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cpz.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_cregister_s.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_tap_dasam.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_async_snd.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cache_mux.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_dcc_spstub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_udi_scanio_stub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_tlb.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ic_bistctl.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_glue.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_dcc_fb.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_icc_mb_stub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_gf_mux2.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cp2_stub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cpz_eicoffset_stub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_brk21.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_and2.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_cregister_ngc.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cpz_pc_top.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_icc_spmb_stub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_rf_rngc.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_edp_clz_16b.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_tap_pcsam.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/ram_dual_port.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cscramble_stub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_rf_stub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_tlb_jtlb16entries.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_mux1hot_5.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_tlb_dtlb.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_siu.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_mux1hot_9.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_mdl_add_simple.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_tlb_cpy.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_cregister_c.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_mpc_exc.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_tap_dasamstub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_tap_fdcstub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/tagram_2k2way_xilinx.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_alu_shft_32bit.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cdmm.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cscramble_tpl.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_register_c.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_core.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_alu_dsp_stub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_tlb_jtlb1entry.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cdmm_mpustub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_fpuclk1_nogate.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_mpc_ctl.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_dc_bistctl.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_dc.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_fifo_1r1w_stub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cop2_stub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_tlb_jtlb4entries.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_register_s.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cscramble_scanio_stub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cpz_pc.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_register.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_config.vh /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_tlb_utlbentry.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_mux2.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cpz_guest_srs1.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cpz_watch_stub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_icc_parity_stub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_cregister.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cdmmstub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_dbrk.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_mdl_ctl.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_udi_custom.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_mux1hot_6.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_clockandlatch.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_top.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_icc_spstub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ic.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_mux1hot_13.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/RAMB4K_S8.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_mdl.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_tripsync.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_async_rec.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_udi_stub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cache_cmp.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_siu_int_sync.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_mpc_dec.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_dspram_ext_stub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_dsp_const.vh /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cop1_stub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_area.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_tlb_jtlb16.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_tap_pcsamstub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_ucregister_wide.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_cregister_wide.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_mux16.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cpz_prid.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_mux1hot_24.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_pdttcb_stub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_tlb_itlb.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/d_wsram_2k2way_xilinx.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_spram_top.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_mmuc.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_dcc_spmb_stub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_latchn.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_edp_buf_misc_pro.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cdmm_ctl.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_cregister_wide_utlb.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_tlb_utlb.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_mux1hot_3.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_tlb_collector.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_tap_fdc.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/ram_reset_dual_port.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_dcc.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_rf_reg.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_mux1hot_10.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_clockxnorgate.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_edp.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ispram_ext_stub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_mdl_dp.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/dataram_2k2way_xilinx.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_icc.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_edp_buf_misc.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_edp_clz.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_dcc_parity_stub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_edp_add_simple.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_cregister_wide_tlb.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_edp_clz_4b.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_mux2.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cpz_srs1.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cp1_stub.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_clock_buf.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cpu.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/testbench/testbench_sw2led.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/testbench/testbench.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/testbench/testbench_boot.v /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/boards/nexys4_ddr/mfp_nexys4_ddr.v}
add_files -fileset constrs_1 -norecurse /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/boards/nexys4_ddr/mfp_nexys4_ddr.xdc
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0
set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50.000} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} CONFIG.MMCM_DIVCLK_DIVIDE {2} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {17} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {17} CONFIG.CLKOUT1_JITTER {203.457} CONFIG.CLKOUT1_PHASE_ERROR {155.540}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_Labs_v2.0/MIPSfpga_Labs/Labs/Xilinx/Part1_Intro/Lab01_Vivado/Project_1/Project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_Labs_v2.0/MIPSfpga_Labs/Labs/Xilinx/Part1_Intro/Lab01_Vivado/Project_1/Project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_Labs_v2.0/MIPSfpga_Labs/Labs/Xilinx/Part1_Intro/Lab01_Vivado/Project_1/Project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_Labs_v2.0/MIPSfpga_Labs/Labs/Xilinx/Part1_Intro/Lab01_Vivado/Project_1/Project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs -jobs 8 clk_wiz_0_synth_1
[Thu Sep 26 19:18:04 2019] Launched clk_wiz_0_synth_1...
Run output will be captured here: /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_Labs_v2.0/MIPSfpga_Labs/Labs/Xilinx/Part1_Intro/Lab01_Vivado/Project_1/Project_1.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_Labs_v2.0/MIPSfpga_Labs/Labs/Xilinx/Part1_Intro/Lab01_Vivado/Project_1/Project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_Labs_v2.0/MIPSfpga_Labs/Labs/Xilinx/Part1_Intro/Lab01_Vivado/Project_1/Project_1.ip_user_files/sim_scripts -ip_user_files_dir /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_Labs_v2.0/MIPSfpga_Labs/Labs/Xilinx/Part1_Intro/Lab01_Vivado/Project_1/Project_1.ip_user_files -ipstatic_source_dir /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_Labs_v2.0/MIPSfpga_Labs/Labs/Xilinx/Part1_Intro/Lab01_Vivado/Project_1/Project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_Labs_v2.0/MIPSfpga_Labs/Labs/Xilinx/Part1_Intro/Lab01_Vivado/Project_1/Project_1.cache/compile_simlib/modelsim} {questa=/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_Labs_v2.0/MIPSfpga_Labs/Labs/Xilinx/Part1_Intro/Lab01_Vivado/Project_1/Project_1.cache/compile_simlib/questa} {ies=/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_Labs_v2.0/MIPSfpga_Labs/Labs/Xilinx/Part1_Intro/Lab01_Vivado/Project_1/Project_1.cache/compile_simlib/ies} {xcelium=/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_Labs_v2.0/MIPSfpga_Labs/Labs/Xilinx/Part1_Intro/Lab01_Vivado/Project_1/Project_1.cache/compile_simlib/xcelium} {vcs=/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_Labs_v2.0/MIPSfpga_Labs/Labs/Xilinx/Part1_Intro/Lab01_Vivado/Project_1/Project_1.cache/compile_simlib/vcs} {riviera=/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_Labs_v2.0/MIPSfpga_Labs/Labs/Xilinx/Part1_Intro/Lab01_Vivado/Project_1/Project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
set_property top testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/memfiles/1_IncrementLEDs/ram_b1.txt /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/memfiles/1_IncrementLEDs/ram_b0.txt /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/memfiles/1_IncrementLEDs/ram_b2.txt /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/memfiles/1_IncrementLEDs/ram_b3.txt}
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_Labs_v2.0/MIPSfpga_Labs/Labs/Xilinx/Part1_Intro/Lab01_Vivado/Project_1/Project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_Labs_v2.0/MIPSfpga_Labs/Labs/Xilinx/Part1_Intro/Lab01_Vivado/Project_1/Project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_Labs_v2.0/MIPSfpga_Labs/Labs/Xilinx/Part1_Intro/Lab01_Vivado/Project_1/Project_1.sim/sim_1/behav/xsim/ram_b1.txt'
INFO: [SIM-utils-43] Exported '/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_Labs_v2.0/MIPSfpga_Labs/Labs/Xilinx/Part1_Intro/Lab01_Vivado/Project_1/Project_1.sim/sim_1/behav/xsim/ram_b0.txt'
INFO: [SIM-utils-43] Exported '/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_Labs_v2.0/MIPSfpga_Labs/Labs/Xilinx/Part1_Intro/Lab01_Vivado/Project_1/Project_1.sim/sim_1/behav/xsim/ram_b2.txt'
INFO: [SIM-utils-43] Exported '/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_Labs_v2.0/MIPSfpga_Labs/Labs/Xilinx/Part1_Intro/Lab01_Vivado/Project_1/Project_1.sim/sim_1/behav/xsim/ram_b3.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_Labs_v2.0/MIPSfpga_Labs/Labs/Xilinx/Part1_Intro/Lab01_Vivado/Project_1/Project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testbench_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/RAMB4K_S16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMB4K_S16
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/RAMB4K_S2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMB4K_S2
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/RAMB4K_S8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAMB4K_S8
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/d_wsram_2k2way_xilinx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_wsram_2k2way_xilinx
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/dataram_2k2way_xilinx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataram_2k2way_xilinx
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/i_wsram_2k2way_xilinx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i_wsram_2k2way_xilinx
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_alu_dsp_stub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_alu_dsp_stub
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_alu_shft_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_alu_shft_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_bistctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_bistctl
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_biu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_biu
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cache_cmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_cache_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cache_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_cache_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cdmm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_cdmm
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cdmm_ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_cdmm_ctl
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cdmm_mpustub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_cdmm_mpustub
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_clock_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_clock_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_clock_nogate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_clock_nogate
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_clockandlatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_clockandlatch
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_clockxnorgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_clockxnorgate
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cop1_stub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_cop1_stub
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cop2_stub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_cop2_stub
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cp1_stub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_cp1_stub
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cp2_stub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_cp2_stub
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cpz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_cpz
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cpz_antitamper_stub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_cpz_antitamper_stub
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cpz_eicoffset_stub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_cpz_eicoffset_stub
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cpz_guest_srs1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_cpz_guest_srs1
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cpz_guest_stub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_cpz_guest_stub
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cpz_pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_cpz_pc
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cpz_pc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_cpz_pc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cpz_prid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_cpz_prid
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cpz_root_stub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_cpz_root_stub
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cpz_sps_stub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_cpz_sps_stub
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cpz_srs1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_cpz_srs1
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cpz_watch_stub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_cpz_watch_stub
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cscramble_scanio_stub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_cscramble_scanio_stub
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cscramble_stub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_cscramble_stub
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_cscramble_tpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_cscramble_tpl
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_dc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_dc
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_dc_bistctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_dc_bistctl
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_dcc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_dcc
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_dcc_fb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_dcc_fb
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_dcc_mb_stub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_dcc_mb_stub
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_dcc_parity_stub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_dcc_parity_stub
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_dcc_spmb_stub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_dcc_spmb_stub
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_dcc_spstub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_dcc_spstub
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_dspram_ext_stub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_dspram_ext_stub
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_edp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_edp
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_edp_add_simple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_edp_add_simple
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_edp_buf_misc_pro.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_edp_buf_misc_pro
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_edp_clz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_edp_clz
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_edp_clz_16b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_edp_clz_16b
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_edp_clz_4b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_edp_clz_4b
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_ejt
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_and2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_ejt_and2
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_area.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_ejt_area
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_async_rec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_ejt_async_rec
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_async_snd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_ejt_async_snd
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_brk21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_ejt_brk21
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_bus32mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_ejt_bus32mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_dbrk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_ejt_dbrk
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_fifo_1r1w_stub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_ejt_fifo_1r1w_stub
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_ejt_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_ibrk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_ejt_ibrk
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_ejt_mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_pdttcb_stub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_ejt_pdttcb_stub
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_tap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_ejt_tap
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_tap_dasam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_ejt_tap_dasam
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_tap_fdc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_ejt_tap_fdc
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_tap_pcsam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_ejt_tap_pcsam
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_tck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_ejt_tck
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ejt_tripsync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_ejt_tripsync
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_fpuclk1_nogate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_fpuclk1_nogate
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_gf_mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_gf_mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_glue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_glue
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_ic
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ic_bistctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_ic_bistctl
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_icc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_icc
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_icc_mb_stub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_icc_mb_stub
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_icc_parity_stub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_icc_parity_stub
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_icc_spmb_stub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_icc_spmb_stub
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_icc_spstub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_icc_spstub
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_icc_umips_stub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_icc_umips_stub
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_ispram_ext_stub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_ispram_ext_stub
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_mdl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_mdl
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_mdl_add_simple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_mdl_add_simple
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_mdl_ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_mdl_ctl
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_mdl_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_mdl_dp
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_mmuc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_mmuc
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_mpc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_mpc
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_mpc_ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_mpc_ctl
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_mpc_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_mpc_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_mpc_exc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_mpc_exc
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_rf_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_rf_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_rf_rngc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_rf_rngc
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_rf_stub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_rf_stub
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_siu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_siu
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_siu_int_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_siu_int_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_spram_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_spram_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_tlb_collector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_tlb_collector
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_tlb_cpy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_tlb_cpy
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_tlb_ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_tlb_ctl
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_tlb_dtlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_tlb_dtlb
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_tlb_itlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_tlb_itlb
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_tlb_jtlb16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_tlb_jtlb16
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_tlb_jtlb16entries.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_tlb_jtlb16entries
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_tlb_jtlb1entry.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_tlb_jtlb1entry
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_tlb_jtlb4entries.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_tlb_jtlb4entries
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_tlb_utlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_tlb_utlb
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_tlb_utlbentry.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_tlb_utlbentry
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_udi_custom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_udi_custom
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/m14k_udi_scanio_stub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m14k_udi_scanio_stub
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/mfp_ahb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mfp_ahb
INFO: [VRFC 10-311] analyzing module ahb_decoder
INFO: [VRFC 10-311] analyzing module ahb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/memories/mfp_ahb_b_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mfp_ahb_b_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/mfp_ahb_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mfp_ahb_gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/memories/mfp_ahb_p_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mfp_ahb_p_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/mfp_ahb_withloader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mfp_ahb_withloader
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/mfp_ejtag_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mfp_ejtag_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/mfp_srec_parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mfp_srec_parser
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/mfp_srec_parser_to_ahb_lite_bridge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mfp_srec_parser_to_ahb_lite_bridge
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/mfp_sys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mfp_sys
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/mfp_uart_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mfp_uart_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_cregister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mvp_cregister
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_cregister_c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mvp_cregister_c
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_cregister_ngc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mvp_cregister_ngc
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_cregister_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mvp_cregister_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_cregister_wide.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mvp_cregister_wide
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_cregister_wide_tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mvp_cregister_wide_tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_cregister_wide_utlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mvp_cregister_wide_utlb
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_latchn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mvp_latchn
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_mux16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mvp_mux16
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_mux1hot_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mvp_mux1hot_10
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_mux1hot_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mvp_mux1hot_13
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_mux1hot_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mvp_mux1hot_24
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_mux1hot_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mvp_mux1hot_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_mux1hot_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mvp_mux1hot_4
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_mux1hot_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mvp_mux1hot_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_mux1hot_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mvp_mux1hot_6
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_mux1hot_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mvp_mux1hot_8
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_mux1hot_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mvp_mux1hot_9
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mvp_mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mvp_mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_mux8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mvp_mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mvp_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_register_c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mvp_register_c
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_register_ngc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mvp_register_ngc
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_register_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mvp_register_s
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/mvp_ucregister_wide.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mvp_ucregister_wide
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/memories/ram_b0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_b0
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/memories/ram_b1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_b1
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/memories/ram_b2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_b2
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/memories/ram_b3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_b3
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/memories/ram_p0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_p0
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/memories/ram_p1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_p1
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/memories/ram_p2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_p2
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/memories/ram_p3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_p3
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/core/tagram_2k2way_xilinx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tagram_2k2way_xilinx
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/testbench/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_Labs_v2.0/MIPSfpga_Labs/Labs/Xilinx/Part1_Intro/Lab01_Vivado/Project_1/Project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_Labs_v2.0/MIPSfpga_Labs/Labs/Xilinx/Part1_Intro/Lab01_Vivado/Project_1/Project_1.sim/sim_1/behav/xsim'
xelab -wto 04441b15e4db468699f068112d7843ee --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 04441b15e4db468699f068112d7843ee --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.m14k_clock_buf
Compiling module xil_defaultlib.m14k_clock_nogate
Compiling module xil_defaultlib.mvp_cregister(WIDTH=6)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=6)
Compiling module xil_defaultlib.mvp_cregister_wide(WIDTH=6)
Compiling module xil_defaultlib.mvp_cregister(WIDTH=4)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=4)
Compiling module xil_defaultlib.mvp_cregister_wide(WIDTH=4)
Compiling module xil_defaultlib.mvp_cregister
Compiling module xil_defaultlib.mvp_cregister(WIDTH=9)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=9)
Compiling module xil_defaultlib.mvp_cregister_wide(WIDTH=9)
Compiling module xil_defaultlib.mvp_cregister(WIDTH=32)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=32)
Compiling module xil_defaultlib.mvp_cregister_wide(WIDTH=32)
Compiling module xil_defaultlib.mvp_register
Compiling module xil_defaultlib.mvp_cregister(WIDTH=8)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=8)
Compiling module xil_defaultlib.mvp_cregister_wide(WIDTH=8)
Compiling module xil_defaultlib.mvp_mux2(WIDTH=32)
Compiling module xil_defaultlib.mvp_register(WIDTH=32)
Compiling module xil_defaultlib.m14k_cpz_antitamper_stub
Compiling module xil_defaultlib.mvp_mux8(WIDTH=32)
Compiling module xil_defaultlib.mvp_cregister(WIDTH=5)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=5)
Compiling module xil_defaultlib.mvp_cregister_wide(WIDTH=5)
Compiling module xil_defaultlib.mvp_cregister(WIDTH=10)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=10)
Compiling module xil_defaultlib.mvp_cregister_wide(WIDTH=10)
Compiling module xil_defaultlib.m14k_cpz_eicoffset_stub
Compiling module xil_defaultlib.m14k_edp_clz_4b
Compiling module xil_defaultlib.m14k_edp_clz_16b
Compiling module xil_defaultlib.m14k_cpz_srs1
Compiling module xil_defaultlib.mvp_register(WIDTH=26)
Compiling module xil_defaultlib.mvp_register_ngc(WIDTH=26)
Compiling module xil_defaultlib.mvp_ucregister_wide(WIDTH=26)
Compiling module xil_defaultlib.mvp_register(WIDTH=15)
Compiling module xil_defaultlib.mvp_register_ngc(WIDTH=15)
Compiling module xil_defaultlib.mvp_ucregister_wide(WIDTH=15)
Compiling module xil_defaultlib.mvp_cregister(WIDTH=38)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=38)
Compiling module xil_defaultlib.mvp_cregister_wide(WIDTH=38)
Compiling module xil_defaultlib.mvp_cregister(WIDTH=2)
Compiling module xil_defaultlib.mvp_cregister(WIDTH=17)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=17)
Compiling module xil_defaultlib.mvp_cregister_wide(WIDTH=17)
Compiling module xil_defaultlib.mvp_register(WIDTH=12)
Compiling module xil_defaultlib.mvp_register_ngc(WIDTH=12)
Compiling module xil_defaultlib.mvp_ucregister_wide(WIDTH=12)
Compiling module xil_defaultlib.mvp_mux4(WIDTH=32)
Compiling module xil_defaultlib.m14k_cpz_prid
Compiling module xil_defaultlib.mvp_cregister(WIDTH=18)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=18)
Compiling module xil_defaultlib.mvp_cregister_wide(WIDTH=18)
Compiling module xil_defaultlib.mvp_mux4(WIDTH=9)
Compiling module xil_defaultlib.mvp_register(WIDTH=28)
Compiling module xil_defaultlib.mvp_register_ngc(WIDTH=28)
Compiling module xil_defaultlib.mvp_ucregister_wide(WIDTH=28)
Compiling module xil_defaultlib.mvp_mux1hot_3(WIDTH=32)
Compiling module xil_defaultlib.mvp_register(WIDTH=5)
Compiling module xil_defaultlib.mvp_register_ngc(WIDTH=5)
Compiling module xil_defaultlib.mvp_ucregister_wide(WIDTH=5)
Compiling module xil_defaultlib.mvp_register(WIDTH=7)
Compiling module xil_defaultlib.mvp_register_ngc(WIDTH=7)
Compiling module xil_defaultlib.mvp_ucregister_wide(WIDTH=7)
Compiling module xil_defaultlib.mvp_mux1hot_24(WIDTH=32)
Compiling module xil_defaultlib.m14k_cpz_watch_stub
Compiling module xil_defaultlib.mvp_cregister(WIDTH=14)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=14)
Compiling module xil_defaultlib.mvp_cregister_wide(WIDTH=14)
Compiling module xil_defaultlib.m14k_cpz_sps_stub
Compiling module xil_defaultlib.mvp_cregister(WIDTH=28)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=28)
Compiling module xil_defaultlib.mvp_cregister_wide(WIDTH=28)
Compiling module xil_defaultlib.mvp_mux1hot_4(WIDTH=32)
Compiling module xil_defaultlib.mvp_cregister(WIDTH=11)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=11)
Compiling module xil_defaultlib.mvp_cregister_wide(WIDTH=11)
Compiling module xil_defaultlib.mvp_cregister(WIDTH=3)
Compiling module xil_defaultlib.mvp_mux4
Compiling module xil_defaultlib.mvp_register(WIDTH=256)
Compiling module xil_defaultlib.mvp_register_ngc(WIDTH=256)
Compiling module xil_defaultlib.mvp_ucregister_wide(WIDTH=256)
Compiling module xil_defaultlib.mvp_register(WIDTH=8)
Compiling module xil_defaultlib.mvp_register_ngc(WIDTH=8)
Compiling module xil_defaultlib.mvp_ucregister_wide(WIDTH=8)
Compiling module xil_defaultlib.m14k_cpz_pc
Compiling module xil_defaultlib.m14k_cpz_pc(NXT_COUNTER=1'b0)
Compiling module xil_defaultlib.mvp_cregister(WIDTH=21)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=21)
Compiling module xil_defaultlib.mvp_cregister_wide(WIDTH=21)
Compiling module xil_defaultlib.m14k_cpz_pc_top
Compiling module xil_defaultlib.m14k_cpz_root_stub
Compiling module xil_defaultlib.m14k_cpz_guest_srs1
Compiling module xil_defaultlib.m14k_cpz_guest_stub
Compiling module xil_defaultlib.m14k_cpz
Compiling module xil_defaultlib.m14k_cdmm_ctl
Compiling module xil_defaultlib.m14k_cdmm_mpustub
Compiling module xil_defaultlib.m14k_cdmm
Compiling module xil_defaultlib.m14k_cp2_stub
Compiling module xil_defaultlib.m14k_cp1_stub
Compiling module xil_defaultlib.mvp_mux2(WIDTH=16)
Compiling module xil_defaultlib.mvp_mux2(WIDTH=5)
Compiling module xil_defaultlib.mvp_mux2(WIDTH=11)
Compiling module xil_defaultlib.mvp_mux2(WIDTH=8)
Compiling module xil_defaultlib.mvp_mux4(WIDTH=8)
Compiling module xil_defaultlib.m14k_edp_add_simple
Compiling module xil_defaultlib.mvp_mux2(WIDTH=3)
Compiling module xil_defaultlib.mvp_mux1hot_10(WIDTH=32)
Compiling module xil_defaultlib.m14k_edp_clz
Compiling module xil_defaultlib.m14k_udi_scanio_stub
Compiling module xil_defaultlib.m14k_edp_buf_misc_pro
Compiling module xil_defaultlib.mvp_mux2(WIDTH=4)
Compiling module xil_defaultlib.mvp_mux2
Compiling module xil_defaultlib.m14k_alu_shft_32bit
Compiling module xil_defaultlib.m14k_alu_dsp_stub
Compiling module xil_defaultlib.m14k_edp
Compiling module xil_defaultlib.mvp_register(WIDTH=21)
Compiling module xil_defaultlib.mvp_register_ngc(WIDTH=21)
Compiling module xil_defaultlib.mvp_ucregister_wide(WIDTH=21)
Compiling module xil_defaultlib.m14k_mdl_ctl
Compiling module xil_defaultlib.m14k_mdl_add_simple
Compiling module xil_defaultlib.mvp_register_ngc(WIDTH=32)
Compiling module xil_defaultlib.mvp_ucregister_wide(WIDTH=32)
Compiling module xil_defaultlib.m14k_mdl_dp
Compiling module xil_defaultlib.m14k_mdl
Compiling module xil_defaultlib.m14k_mpc_dec
Compiling module xil_defaultlib.mvp_cregister(WIDTH=51)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=51)
Compiling module xil_defaultlib.mvp_cregister_wide(WIDTH=51)
Compiling module xil_defaultlib.mvp_cregister(WIDTH=47)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=47)
Compiling module xil_defaultlib.mvp_cregister_wide(WIDTH=47)
Compiling module xil_defaultlib.mvp_register(WIDTH=4)
Compiling module xil_defaultlib.mvp_register(WIDTH=3)
Compiling module xil_defaultlib.mvp_cregister(WIDTH=26)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=26)
Compiling module xil_defaultlib.mvp_cregister_wide(WIDTH=26)
Compiling module xil_defaultlib.mvp_cregister(WIDTH=20)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=20)
Compiling module xil_defaultlib.mvp_cregister_wide(WIDTH=20)
Compiling module xil_defaultlib.m14k_mpc_ctl
Compiling module xil_defaultlib.mvp_register(WIDTH=6)
Compiling module xil_defaultlib.mvp_register(WIDTH=2)
Compiling module xil_defaultlib.m14k_mpc_exc
Compiling module xil_defaultlib.m14k_mpc
Compiling module xil_defaultlib.m14k_rf_rngc
Compiling module xil_defaultlib.m14k_rf_stub
Compiling module xil_defaultlib.mvp_mux16(WIDTH=32)
Compiling module xil_defaultlib.m14k_rf_reg
Compiling module xil_defaultlib.mvp_cregister(WIDTH=45)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=45)
Compiling module xil_defaultlib.mvp_cregister_wide_tlb(WIDTH=45)
Compiling module xil_defaultlib.mvp_cregister(WIDTH=27)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=27)
Compiling module xil_defaultlib.mvp_cregister_wide_tlb(WIDTH=27)
Compiling module xil_defaultlib.m14k_tlb_jtlb1entry
Compiling module xil_defaultlib.m14k_tlb_jtlb4entries
Compiling module xil_defaultlib.m14k_tlb_jtlb16entries
Compiling module xil_defaultlib.m14k_tlb_jtlb16
Compiling module xil_defaultlib.mvp_register(WIDTH=10)
Compiling module xil_defaultlib.mvp_cregister(WIDTH=30)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=30)
Compiling module xil_defaultlib.mvp_cregister_wide(WIDTH=30)
Compiling module xil_defaultlib.mvp_mux1hot_8(WIDTH=32)
Compiling module xil_defaultlib.m14k_tlb_cpy
Compiling module xil_defaultlib.mvp_cregister(WIDTH=67)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=67)
Compiling module xil_defaultlib.mvp_cregister_wide_utlb(WIDTH=67...
Compiling module xil_defaultlib.m14k_tlb_utlbentry(AW=3)
Compiling module xil_defaultlib.m14k_tlb_utlb(AW=3)
Compiling module xil_defaultlib.m14k_tlb_itlb
Compiling module xil_defaultlib.m14k_tlb_utlbentry
Compiling module xil_defaultlib.m14k_tlb_utlb
Compiling module xil_defaultlib.m14k_tlb_dtlb
Compiling module xil_defaultlib.m14k_tlb_ctl
Compiling module xil_defaultlib.mvp_mux2(WIDTH=22)
Compiling module xil_defaultlib.mvp_register(WIDTH=24)
Compiling module xil_defaultlib.mvp_register_ngc(WIDTH=24)
Compiling module xil_defaultlib.mvp_ucregister_wide(WIDTH=24)
Compiling module xil_defaultlib.mvp_register(WIDTH=22)
Compiling module xil_defaultlib.mvp_register_ngc(WIDTH=22)
Compiling module xil_defaultlib.mvp_ucregister_wide(WIDTH=22)
Compiling module xil_defaultlib.mvp_register_ngc(WIDTH=3)
Compiling module xil_defaultlib.mvp_ucregister_wide(WIDTH=3)
Compiling module xil_defaultlib.m14k_mmuc
Compiling module xil_defaultlib.m14k_tlb_collector
Compiling module xil_defaultlib.m14k_tlb
Compiling module xil_defaultlib.mvp_cregister(WIDTH=19)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=19)
Compiling module xil_defaultlib.mvp_cregister_wide(WIDTH=19)
Compiling module xil_defaultlib.m14k_icc_spstub_default
Compiling module xil_defaultlib.mvp_register(WIDTH=48)
Compiling module xil_defaultlib.mvp_register_ngc(WIDTH=48)
Compiling module xil_defaultlib.mvp_ucregister_wide(WIDTH=48)
Compiling module xil_defaultlib.mvp_cregister(WIDTH=22)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=22)
Compiling module xil_defaultlib.mvp_cregister_wide(WIDTH=22)
Compiling module xil_defaultlib.mvp_cregister(WIDTH=16)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=16)
Compiling module xil_defaultlib.mvp_cregister_wide(WIDTH=16)
Compiling module xil_defaultlib.mvp_register(WIDTH=13)
Compiling module xil_defaultlib.mvp_register(WIDTH=18)
Compiling module xil_defaultlib.mvp_register_ngc(WIDTH=18)
Compiling module xil_defaultlib.mvp_ucregister_wide(WIDTH=18)
Compiling module xil_defaultlib.mvp_register_ngc(WIDTH=6)
Compiling module xil_defaultlib.mvp_ucregister_wide(WIDTH=6)
Compiling module xil_defaultlib.m14k_cache_cmp(WIDTH=22,ASSOC=2)
Compiling module xil_defaultlib.m14k_icc_umips_stub(WIDTH=3,MEMI...
Compiling module xil_defaultlib.m14k_icc_umips_stub(WIDTH=1,MEMI...
Compiling module xil_defaultlib.m14k_cache_mux(WIDTH=24,ASSOC=2)
Compiling module xil_defaultlib.m14k_cache_mux(WIDTH=48,ASSOC=2)
Compiling module xil_defaultlib.m14k_cache_mux(WIDTH=2,ASSOC=2)
Compiling module xil_defaultlib.m14k_icc_mb_stub_default
Compiling module xil_defaultlib.m14k_icc_spmb_stub_default
Compiling module xil_defaultlib.m14k_icc_parity_stub_default
Compiling module xil_defaultlib.m14k_icc_default
Compiling module xil_defaultlib.mvp_mux2(WIDTH=10)
Compiling module xil_defaultlib.mvp_mux2(WIDTH=18)
Compiling module xil_defaultlib.mvp_mux2(WIDTH=12)
Compiling module xil_defaultlib.mvp_mux2(WIDTH=24)
Compiling module xil_defaultlib.m14k_dcc_spstub_default
Compiling module xil_defaultlib.mvp_register(WIDTH=16)
Compiling module xil_defaultlib.mvp_cregister(WIDTH=13)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=13)
Compiling module xil_defaultlib.mvp_cregister_wide(WIDTH=13)
Compiling module xil_defaultlib.m14k_dcc_fb
Compiling module xil_defaultlib.mvp_register_ngc(WIDTH=4)
Compiling module xil_defaultlib.mvp_ucregister_wide(WIDTH=4)
Compiling module xil_defaultlib.m14k_cache_mux(WIDTH=32,ASSOC=2)
Compiling module xil_defaultlib.m14k_dcc_mb_stub_default
Compiling module xil_defaultlib.m14k_dcc_spmb_stub_default
Compiling module xil_defaultlib.m14k_dcc_parity_stub_default
Compiling module xil_defaultlib.m14k_dcc_default
Compiling module xil_defaultlib.mvp_latchn
Compiling module xil_defaultlib.m14k_clockandlatch
Compiling module xil_defaultlib.mvp_cregister(WIDTH=128)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=128)
Compiling module xil_defaultlib.mvp_cregister_wide(WIDTH=128)
Compiling module xil_defaultlib.mvp_mux2(WIDTH=128)
Compiling module xil_defaultlib.mvp_cregister(WIDTH=36)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=36)
Compiling module xil_defaultlib.mvp_cregister_wide(WIDTH=36)
Compiling module xil_defaultlib.m14k_biu
Compiling module xil_defaultlib.mvp_register(WIDTH=17)
Compiling module xil_defaultlib.m14k_siu_int_sync
Compiling module xil_defaultlib.mvp_register(WIDTH=27)
Compiling module xil_defaultlib.mvp_register_ngc(WIDTH=27)
Compiling module xil_defaultlib.mvp_ucregister_wide(WIDTH=27)
Compiling module xil_defaultlib.m14k_siu
Compiling module xil_defaultlib.m14k_clockxnorgate
Compiling module xil_defaultlib.mvp_register_s(WIDTH=4)
Compiling module xil_defaultlib.mvp_cregister(WIDTH=34)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=34)
Compiling module xil_defaultlib.mvp_cregister_wide(WIDTH=34)
Compiling module xil_defaultlib.mvp_mux2(WIDTH=34)
Compiling module xil_defaultlib.mvp_cregister_c(WIDTH=4)
Compiling module xil_defaultlib.mvp_cregister_s
Compiling module xil_defaultlib.mvp_cregister_c
Compiling module xil_defaultlib.m14k_ejt_mux2
Compiling module xil_defaultlib.mvp_register_c
Compiling module xil_defaultlib.m14k_ejt_and2
Compiling module xil_defaultlib.mvp_cregister(WIDTH=56)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=56)
Compiling module xil_defaultlib.mvp_cregister_wide(WIDTH=56)
Compiling module xil_defaultlib.m14k_ejt_async_rec(WIDTH=56,TRIP...
Compiling module xil_defaultlib.mvp_mux1hot_13(WIDTH=98)
Compiling module xil_defaultlib.mvp_mux1hot_9(WIDTH=98)
Compiling module xil_defaultlib.mvp_cregister(WIDTH=98)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=98)
Compiling module xil_defaultlib.mvp_cregister_wide(WIDTH=98)
Compiling module xil_defaultlib.mvp_cregister(WIDTH=44)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=44)
Compiling module xil_defaultlib.mvp_cregister_wide(WIDTH=44)
Compiling module xil_defaultlib.m14k_ejt_async_rec(WIDTH=36,TRIP...
Compiling module xil_defaultlib.m14k_ejt_async_snd(WIDTH=36,TRIP...
Compiling module xil_defaultlib.m14k_gf_mux2
Compiling module xil_defaultlib.m14k_ejt_bus32mux2
Compiling module xil_defaultlib.mvp_register_s
Compiling module xil_defaultlib.m14k_ejt_tck
Compiling module xil_defaultlib.m14k_ejt_async_snd(WIDTH=56)
Compiling module xil_defaultlib.m14k_ejt_tap_pcsam
Compiling module xil_defaultlib.m14k_ejt_tap_dasam
Compiling module xil_defaultlib.m14k_ejt_tripsync
Compiling module xil_defaultlib.m14k_ejt_fifo_1r1w_stub(M14K_FIF...
Compiling module xil_defaultlib.m14k_ejt_async_rec(WIDTH=36)
Compiling module xil_defaultlib.m14k_ejt_async_snd(WIDTH=36)
Compiling module xil_defaultlib.m14k_ejt_tap_fdc
Compiling module xil_defaultlib.m14k_ejt_tap
Compiling module xil_defaultlib.mvp_mux1hot_6(WIDTH=32)
Compiling module xil_defaultlib.mvp_cregister(WIDTH=23)
Compiling module xil_defaultlib.mvp_cregister_ngc(WIDTH=23)
Compiling module xil_defaultlib.mvp_cregister_wide(WIDTH=23)
Compiling module xil_defaultlib.m14k_ejt_area
Compiling module xil_defaultlib.m14k_ejt_gate
Compiling module xil_defaultlib.m14k_ejt_ibrk
Compiling module xil_defaultlib.m14k_ejt_ibrk(CHANNEL=1)
Compiling module xil_defaultlib.mvp_mux1hot_5(WIDTH=32)
Compiling module xil_defaultlib.m14k_ejt_dbrk
Compiling module xil_defaultlib.m14k_ejt_brk21
Compiling module xil_defaultlib.m14k_ejt_pdttcb_stub
Compiling module xil_defaultlib.m14k_ejt
Compiling module xil_defaultlib.m14k_glue
Compiling module xil_defaultlib.m14k_core
Compiling module xil_defaultlib.m14k_cscramble_stub_default
Compiling module xil_defaultlib.m14k_cscramble_scanio_stub
Compiling module xil_defaultlib.m14k_cscramble_tpl
Compiling module xil_defaultlib.m14k_ic_bistctl
Compiling module xil_defaultlib.RAMB4K_S16
Compiling module xil_defaultlib.tagram_2k2way_xilinx
Compiling module xil_defaultlib.RAMB4K_S8
Compiling module xil_defaultlib.dataram_2k2way_xilinx
Compiling module xil_defaultlib.RAMB4K_S2
Compiling module xil_defaultlib.i_wsram_2k2way_xilinx
Compiling module xil_defaultlib.m14k_ic_default
Compiling module xil_defaultlib.m14k_dc_bistctl
Compiling module xil_defaultlib.d_wsram_2k2way_xilinx
Compiling module xil_defaultlib.m14k_dc_default
Compiling module xil_defaultlib.m14k_bistctl
Compiling module xil_defaultlib.m14k_fpuclk1_nogate
Compiling module xil_defaultlib.m14k_cop1_stub
Compiling module xil_defaultlib.m14k_cpu
Compiling module xil_defaultlib.m14k_udi_custom
Compiling module xil_defaultlib.m14k_cop2_stub
Compiling module xil_defaultlib.m14k_dspram_ext_stub
Compiling module xil_defaultlib.m14k_ispram_ext_stub
Compiling module xil_defaultlib.m14k_spram_top
Compiling module xil_defaultlib.m14k_top
Compiling module xil_defaultlib.mfp_uart_receiver_default
Compiling module xil_defaultlib.mfp_srec_parser
Compiling module xil_defaultlib.mfp_srec_parser_to_ahb_lite_brid...
Compiling module xil_defaultlib.ram_b0(ADDR_WIDTH=8)
Compiling module xil_defaultlib.ram_b1(ADDR_WIDTH=8)
Compiling module xil_defaultlib.ram_b2(ADDR_WIDTH=8)
Compiling module xil_defaultlib.ram_b3(ADDR_WIDTH=8)
Compiling module xil_defaultlib.mfp_ahb_b_ram
Compiling module xil_defaultlib.ram_p0(ADDR_WIDTH=16)
Compiling module xil_defaultlib.ram_p1(ADDR_WIDTH=16)
Compiling module xil_defaultlib.ram_p2(ADDR_WIDTH=16)
Compiling module xil_defaultlib.ram_p3(ADDR_WIDTH=16)
Compiling module xil_defaultlib.mfp_ahb_p_ram
Compiling module xil_defaultlib.mfp_ahb_gpio
Compiling module xil_defaultlib.ahb_decoder
Compiling module xil_defaultlib.ahb_mux
Compiling module xil_defaultlib.mfp_ahb
Compiling module xil_defaultlib.mfp_ahb_withloader
Compiling module xil_defaultlib.mfp_ejtag_reset
Compiling module xil_defaultlib.mfp_sys
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_Labs_v2.0/MIPSfpga_Labs/Labs/Xilinx/Part1_Intro/Lab01_Vivado/Project_1/Project_1.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_Labs_v2.0/MIPSfpga_Labs/Labs/Xilinx/Part1_Intro/Lab01_Vivado/Project_1/Project_1.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Sep 26 19:25:36 2019. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Sep 26 19:25:36 2019...
run_program: Time (s): cpu = 00:00:32 ; elapsed = 00:00:12 . Memory (MB): peak = 7025.660 ; gain = 0.000 ; free physical = 57568 ; free virtual = 65175
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_Labs_v2.0/MIPSfpga_Labs/Labs/Xilinx/Part1_Intro/Lab01_Vivado/Project_1/Project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File ram_p0.txt referenced on /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/memories/ram_p0.v at line 19 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File ram_p1.txt referenced on /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/memories/ram_p1.v at line 19 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File ram_p2.txt referenced on /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/memories/ram_p2.v at line 19 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File ram_p3.txt referenced on /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/memories/ram_p3.v at line 19 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:38 ; elapsed = 00:00:18 . Memory (MB): peak = 7145.102 ; gain = 119.441 ; free physical = 57482 ; free virtual = 65110
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
$stop called at time : 2995 ns : File "/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/testbench/testbench.v" Line 62
run 200 ns
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testbench/sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b0}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 ns
WARNING: File ram_p0.txt referenced on /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/memories/ram_p0.v at line 19 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File ram_p1.txt referenced on /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/memories/ram_p1.v at line 19 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File ram_p2.txt referenced on /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/memories/ram_p2.v at line 19 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File ram_p3.txt referenced on /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/memories/ram_p3.v at line 19 cannot be opened for reading. Please ensure that this file is available in the current working directory.
run 200 ns
run 200 ns
run 200 ns
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testbench/sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b0}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testbench/sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b0}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 ns
WARNING: File ram_p0.txt referenced on /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/memories/ram_p0.v at line 19 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File ram_p1.txt referenced on /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/memories/ram_p1.v at line 19 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File ram_p2.txt referenced on /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/memories/ram_p2.v at line 19 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File ram_p3.txt referenced on /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_GSG_v2.0.0/MIPSfpga_GSG/rtl_up/system/memories/ram_p3.v at line 19 cannot be opened for reading. Please ensure that this file is available in the current working directory.
run 200 ns
run 200 ns
run 200 ns
run 200 ns
run 200 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Sep 26 19:32:33 2019] Launched synth_1...
Run output will be captured here: /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_Labs_v2.0/MIPSfpga_Labs/Labs/Xilinx/Part1_Intro/Lab01_Vivado/Project_1/Project_1.runs/synth_1/runme.log
[Thu Sep 26 19:32:34 2019] Launched impl_1...
Run output will be captured here: /media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_Labs_v2.0/MIPSfpga_Labs/Labs/Xilinx/Part1_Intro/Lab01_Vivado/Project_1/Project_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 526 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.93 . Memory (MB): peak = 7916.875 ; gain = 0.000 ; free physical = 56484 ; free virtual = 64237
Restored from archive | CPU: 0.950000 secs | Memory: 20.403053 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.94 . Memory (MB): peak = 7916.875 ; gain = 0.000 ; free physical = 56484 ; free virtual = 64237
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 7916.875 ; gain = 0.000 ; free physical = 56488 ; free virtual = 64242
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 3 instances

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 8059.703 ; gain = 872.574 ; free physical = 56392 ; free virtual = 64148
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:06:40
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6EEB2A
set_property PROGRAM.FILE {/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_Labs_v2.0/MIPSfpga_Labs/Labs/Xilinx/Part1_Intro/Lab01_Vivado/Project_1/Project_1.runs/impl_1/mfp_nexys4_ddr.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/media/manuel/ExtraDrive1/URL/Hardware_Arquitecturas/Labs/MIPSfpga_Labs_v2.0/MIPSfpga_Labs/Labs/Xilinx/Part1_Intro/Lab01_Vivado/Project_1/Project_1.runs/impl_1/mfp_nexys4_ddr.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
