// Seed: 1417248591
module module_0 ();
  assign id_1 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    output tri id_1,
    input wand void id_2,
    input supply1 id_3,
    input tri1 id_4
);
  wire id_6, id_7, id_8;
  module_0();
endmodule
module module_2 (
    output uwire void id_0,
    input tri1 id_1,
    output supply1 id_2,
    output wand id_3,
    input tri1 id_4,
    input wor id_5,
    input uwire id_6
);
  wire id_8;
  assign id_0 = 1;
  wand id_9;
  final id_8 = ~id_9;
  module_0();
endmodule
