
STM32F746ZGT6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000034c  080001c8  080001c8  000101c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08000514  08000514  00010514  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000524  08000524  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  08000524  08000524  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000524  08000524  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000524  08000524  00010524  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000528  08000528  00010528  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  0800052c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000004  08000530  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000020  08000530  00020020  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .debug_info   00000dce  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000002f9  00000000  00000000  00020e02  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000090  00000000  00000000  00021100  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000058  00000000  00000000  00021190  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b94e  00000000  00000000  000211e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00000fee  00000000  00000000  0003cb36  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009b23b  00000000  00000000  0003db24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d8d5f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000000e8  00000000  00000000  000d8db0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	; (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	; (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	20000004 	.word	0x20000004
 80001e4:	00000000 	.word	0x00000000
 80001e8:	080004fc 	.word	0x080004fc

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	; (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	; (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	; (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20000008 	.word	0x20000008
 8000204:	080004fc 	.word	0x080004fc

08000208 <main>:
#include <stdint.h>
#include "stm32f7xx.h"
#include "rcc.h"

int main(void)
{
 8000208:	b580      	push	{r7, lr}
 800020a:	b082      	sub	sp, #8
 800020c:	af00      	add	r7, sp, #0
	init_RCC();
 800020e:	f000 f823 	bl	8000258 <init_RCC>
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN; // Enable GPIOB port clock
 8000212:	4b0e      	ldr	r3, [pc, #56]	; (800024c <main+0x44>)
 8000214:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000216:	4a0d      	ldr	r2, [pc, #52]	; (800024c <main+0x44>)
 8000218:	f043 0302 	orr.w	r3, r3, #2
 800021c:	6313      	str	r3, [r2, #48]	; 0x30
    GPIOB->MODER |= 1 << GPIO_MODER_MODER0_Pos; // Enable General purpose output mode for PB0
 800021e:	4b0c      	ldr	r3, [pc, #48]	; (8000250 <main+0x48>)
 8000220:	681b      	ldr	r3, [r3, #0]
 8000222:	4a0b      	ldr	r2, [pc, #44]	; (8000250 <main+0x48>)
 8000224:	f043 0301 	orr.w	r3, r3, #1
 8000228:	6013      	str	r3, [r2, #0]

    /* Loop forever */
    for(;;)
    {
        for(int i = 0; i < 100000; i++);
 800022a:	2300      	movs	r3, #0
 800022c:	607b      	str	r3, [r7, #4]
 800022e:	e002      	b.n	8000236 <main+0x2e>
 8000230:	687b      	ldr	r3, [r7, #4]
 8000232:	3301      	adds	r3, #1
 8000234:	607b      	str	r3, [r7, #4]
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	4a06      	ldr	r2, [pc, #24]	; (8000254 <main+0x4c>)
 800023a:	4293      	cmp	r3, r2
 800023c:	ddf8      	ble.n	8000230 <main+0x28>
        /* Shift by a given mask PB0 change the values of PB0 by XOR operation
         * ODR0 = 0, therefore 0 ^ 1 = 1 and etc*/
        GPIOB->ODR ^= 1 << GPIO_ODR_OD0_Pos;
 800023e:	4b04      	ldr	r3, [pc, #16]	; (8000250 <main+0x48>)
 8000240:	695b      	ldr	r3, [r3, #20]
 8000242:	4a03      	ldr	r2, [pc, #12]	; (8000250 <main+0x48>)
 8000244:	f083 0301 	eor.w	r3, r3, #1
 8000248:	6153      	str	r3, [r2, #20]
        for(int i = 0; i < 100000; i++);
 800024a:	e7ee      	b.n	800022a <main+0x22>
 800024c:	40023800 	.word	0x40023800
 8000250:	40020400 	.word	0x40020400
 8000254:	0001869f 	.word	0x0001869f

08000258 <init_RCC>:
#include "stm32f7xx.h"

#include "rcc.h"

void init_RCC(void)
{
 8000258:	b580      	push	{r7, lr}
 800025a:	b082      	sub	sp, #8
 800025c:	af00      	add	r7, sp, #0
    // Reset Peripherals.
    RCC->AHB1RSTR = 0xFFFFFFFF; // Reset AHB1 Peripherals
 800025e:	4b35      	ldr	r3, [pc, #212]	; (8000334 <init_RCC+0xdc>)
 8000260:	f04f 32ff 	mov.w	r2, #4294967295
 8000264:	611a      	str	r2, [r3, #16]
    RCC->AHB1RSTR = 0x00000000; // Set AHB1 Peripherals
 8000266:	4b33      	ldr	r3, [pc, #204]	; (8000334 <init_RCC+0xdc>)
 8000268:	2200      	movs	r2, #0
 800026a:	611a      	str	r2, [r3, #16]

    RCC->AHB2RSTR = 0xFFFFFFFF; // Reset AHB2 Peripherals
 800026c:	4b31      	ldr	r3, [pc, #196]	; (8000334 <init_RCC+0xdc>)
 800026e:	f04f 32ff 	mov.w	r2, #4294967295
 8000272:	615a      	str	r2, [r3, #20]
    RCC->AHB2RSTR = 0x00000000; // Set AHB2 Peripherals
 8000274:	4b2f      	ldr	r3, [pc, #188]	; (8000334 <init_RCC+0xdc>)
 8000276:	2200      	movs	r2, #0
 8000278:	615a      	str	r2, [r3, #20]

    RCC->APB1RSTR = 0xFFFFFFFF; // Reset APB1 Peripherals
 800027a:	4b2e      	ldr	r3, [pc, #184]	; (8000334 <init_RCC+0xdc>)
 800027c:	f04f 32ff 	mov.w	r2, #4294967295
 8000280:	621a      	str	r2, [r3, #32]
    RCC->APB1RSTR = 0x00000000; // Set APB1 Peripherals
 8000282:	4b2c      	ldr	r3, [pc, #176]	; (8000334 <init_RCC+0xdc>)
 8000284:	2200      	movs	r2, #0
 8000286:	621a      	str	r2, [r3, #32]

    RCC->APB2RSTR = 0xFFFFFFFF; // Reset APB2 Peripherals
 8000288:	4b2a      	ldr	r3, [pc, #168]	; (8000334 <init_RCC+0xdc>)
 800028a:	f04f 32ff 	mov.w	r2, #4294967295
 800028e:	625a      	str	r2, [r3, #36]	; 0x24
    RCC->APB2RSTR = 0x00000000; // Set APB2 Peripherals
 8000290:	4b28      	ldr	r3, [pc, #160]	; (8000334 <init_RCC+0xdc>)
 8000292:	2200      	movs	r2, #0
 8000294:	625a      	str	r2, [r3, #36]	; 0x24
    RCC->CR |= RCC_CR_HSEON; // Enable HSE clock
    while(!(RCC->CR & RCC_CR_HSERDY)); // Waiting for the flag that the BYPAS is ready
*/

    // Enable the internal resonator HSI
    RCC->CR |= RCC_CR_HSION; // Enable HSI clock
 8000296:	4b27      	ldr	r3, [pc, #156]	; (8000334 <init_RCC+0xdc>)
 8000298:	681b      	ldr	r3, [r3, #0]
 800029a:	4a26      	ldr	r2, [pc, #152]	; (8000334 <init_RCC+0xdc>)
 800029c:	f043 0301 	orr.w	r3, r3, #1
 80002a0:	6013      	str	r3, [r2, #0]
    while(!(RCC->CR & RCC_CR_HSIRDY)); // Waiting for the flag that the HSI Clock is ready
 80002a2:	bf00      	nop
 80002a4:	4b23      	ldr	r3, [pc, #140]	; (8000334 <init_RCC+0xdc>)
 80002a6:	681b      	ldr	r3, [r3, #0]
 80002a8:	f003 0302 	and.w	r3, r3, #2
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d0f9      	beq.n	80002a4 <init_RCC+0x4c>

    // Reset PLL.
    RCC->CR &= ~RCC_CR_PLLON; // Reseting PLL
 80002b0:	4b20      	ldr	r3, [pc, #128]	; (8000334 <init_RCC+0xdc>)
 80002b2:	681b      	ldr	r3, [r3, #0]
 80002b4:	4a1f      	ldr	r2, [pc, #124]	; (8000334 <init_RCC+0xdc>)
 80002b6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80002ba:	6013      	str	r3, [r2, #0]
    while(RCC->CR & RCC_CR_PLLRDY); // Waiting for the flag PLLRDY that the PLL is unlocked
 80002bc:	bf00      	nop
 80002be:	4b1d      	ldr	r3, [pc, #116]	; (8000334 <init_RCC+0xdc>)
 80002c0:	681b      	ldr	r3, [r3, #0]
 80002c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80002c6:	2b00      	cmp	r3, #0
 80002c8:	d1f9      	bne.n	80002be <init_RCC+0x66>
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1 | RCC_CFGR_PPRE1_DIV4 | RCC_CFGR_PPRE2_DIV2;
*/

    // Setting up prescalers for peripheral clock buses.
    // 1: divide by 1(AHBCLK = 32 MHz), 2: divide by 1(APBCLK1 = 32 MHz), 3: divide by 1(APBCLK2 = 32 MHz)
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1 | RCC_CFGR_PPRE1_DIV1 | RCC_CFGR_PPRE2_DIV1;
 80002ca:	4b1a      	ldr	r3, [pc, #104]	; (8000334 <init_RCC+0xdc>)
 80002cc:	4a19      	ldr	r2, [pc, #100]	; (8000334 <init_RCC+0xdc>)
 80002ce:	689b      	ldr	r3, [r3, #8]
 80002d0:	6093      	str	r3, [r2, #8]

    // Setting up prescalers of PLL.
    uint32_t pllcfgr = 0;
 80002d2:	2300      	movs	r3, #0
 80002d4:	607b      	str	r3, [r7, #4]
    pllcfgr |= 432 << RCC_PLLCFGR_PLLN_Pos; // Multiply by 432 for PLL(shift by the given mask, in this case multiplication by N)
    pllcfgr |= 0 << RCC_PLLCFGR_PLLP_Pos; // Divide by 2 for PLL(shift by the given mask, in this case division by P), see Reference Manual
*/

    pllcfgr |= RCC_PLLCFGR_PLLSRC_HSI; // Internal resonator used for PLL
    pllcfgr |= 8 << RCC_PLLCFGR_PLLM_Pos; // Divide by 8 for PLL(shift by the given mask, in this case division by M)
 80002d6:	687b      	ldr	r3, [r7, #4]
 80002d8:	f043 0308 	orr.w	r3, r3, #8
 80002dc:	607b      	str	r3, [r7, #4]
    pllcfgr |= 64 << RCC_PLLCFGR_PLLN_Pos; // Multiply by 64 for PLL(shift by the given mask, in this case multiplication by N)
 80002de:	687b      	ldr	r3, [r7, #4]
 80002e0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80002e4:	607b      	str	r3, [r7, #4]
    pllcfgr |= 1 << RCC_PLLCFGR_PLLP_Pos; // Divide by 4 for PLL(shift by the given mask, in this case division by P), see Reference Manual
 80002e6:	687b      	ldr	r3, [r7, #4]
 80002e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80002ec:	607b      	str	r3, [r7, #4]


    /*We write to the PLL configuration register not directly, since the reset value is not equal to zero, this register is initially set
     * to 16 MHz [the initial value is not equal to zero (Reset value)], so we get an incomprehensible value if we directly write the divisor
     * values, for this we created a separate variable uint32_t pllcfgr to write the desired value to the PLL configuration register */
    RCC->PLLCFGR = pllcfgr; // Writing to the PLL Configuration Register
 80002ee:	4a11      	ldr	r2, [pc, #68]	; (8000334 <init_RCC+0xdc>)
 80002f0:	687b      	ldr	r3, [r7, #4]
 80002f2:	6053      	str	r3, [r2, #4]

    // Enable PLL.
    RCC->CR |= RCC_CR_PLLON; // Enable PLL
 80002f4:	4b0f      	ldr	r3, [pc, #60]	; (8000334 <init_RCC+0xdc>)
 80002f6:	681b      	ldr	r3, [r3, #0]
 80002f8:	4a0e      	ldr	r2, [pc, #56]	; (8000334 <init_RCC+0xdc>)
 80002fa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80002fe:	6013      	str	r3, [r2, #0]
    while(!(RCC->CR & RCC_CR_PLLRDY)); // Waiting for the flag PLLRDY that the PLL is locked
 8000300:	bf00      	nop
 8000302:	4b0c      	ldr	r3, [pc, #48]	; (8000334 <init_RCC+0xdc>)
 8000304:	681b      	ldr	r3, [r3, #0]
 8000306:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800030a:	2b00      	cmp	r3, #0
 800030c:	d0f9      	beq.n	8000302 <init_RCC+0xaa>

//    while(!(RCC->CR & RCC_CR_PLLRDY)); // Waiting for the flag PLLRDY that the PLL is locked
*/

    // Setting Latency on 1 for 32 MHz.
    FLASH->ACR |= (1 << FLASH_ACR_LATENCY_Pos); // Setting the timeout when reading from Flash
 800030e:	4b0a      	ldr	r3, [pc, #40]	; (8000338 <init_RCC+0xe0>)
 8000310:	681b      	ldr	r3, [r3, #0]
 8000312:	4a09      	ldr	r2, [pc, #36]	; (8000338 <init_RCC+0xe0>)
 8000314:	f043 0301 	orr.w	r3, r3, #1
 8000318:	6013      	str	r3, [r2, #0]

    // Selecting PLL as system clock.
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 800031a:	4b06      	ldr	r3, [pc, #24]	; (8000334 <init_RCC+0xdc>)
 800031c:	689b      	ldr	r3, [r3, #8]
 800031e:	4a05      	ldr	r2, [pc, #20]	; (8000334 <init_RCC+0xdc>)
 8000320:	f043 0302 	orr.w	r3, r3, #2
 8000324:	6093      	str	r3, [r2, #8]

    SystemCoreClockUpdate();
 8000326:	f000 f81b 	bl	8000360 <SystemCoreClockUpdate>
}
 800032a:	bf00      	nop
 800032c:	3708      	adds	r7, #8
 800032e:	46bd      	mov	sp, r7
 8000330:	bd80      	pop	{r7, pc}
 8000332:	bf00      	nop
 8000334:	40023800 	.word	0x40023800
 8000338:	40023c00 	.word	0x40023c00

0800033c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800033c:	b480      	push	{r7}
 800033e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000340:	4b06      	ldr	r3, [pc, #24]	; (800035c <SystemInit+0x20>)
 8000342:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000346:	4a05      	ldr	r2, [pc, #20]	; (800035c <SystemInit+0x20>)
 8000348:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800034c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000350:	bf00      	nop
 8000352:	46bd      	mov	sp, r7
 8000354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000358:	4770      	bx	lr
 800035a:	bf00      	nop
 800035c:	e000ed00 	.word	0xe000ed00

08000360 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000360:	b480      	push	{r7}
 8000362:	b087      	sub	sp, #28
 8000364:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8000366:	2300      	movs	r3, #0
 8000368:	613b      	str	r3, [r7, #16]
 800036a:	2300      	movs	r3, #0
 800036c:	617b      	str	r3, [r7, #20]
 800036e:	2302      	movs	r3, #2
 8000370:	60fb      	str	r3, [r7, #12]
 8000372:	2300      	movs	r3, #0
 8000374:	60bb      	str	r3, [r7, #8]
 8000376:	2302      	movs	r3, #2
 8000378:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 800037a:	4b34      	ldr	r3, [pc, #208]	; (800044c <SystemCoreClockUpdate+0xec>)
 800037c:	689b      	ldr	r3, [r3, #8]
 800037e:	f003 030c 	and.w	r3, r3, #12
 8000382:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8000384:	693b      	ldr	r3, [r7, #16]
 8000386:	2b08      	cmp	r3, #8
 8000388:	d011      	beq.n	80003ae <SystemCoreClockUpdate+0x4e>
 800038a:	693b      	ldr	r3, [r7, #16]
 800038c:	2b08      	cmp	r3, #8
 800038e:	d844      	bhi.n	800041a <SystemCoreClockUpdate+0xba>
 8000390:	693b      	ldr	r3, [r7, #16]
 8000392:	2b00      	cmp	r3, #0
 8000394:	d003      	beq.n	800039e <SystemCoreClockUpdate+0x3e>
 8000396:	693b      	ldr	r3, [r7, #16]
 8000398:	2b04      	cmp	r3, #4
 800039a:	d004      	beq.n	80003a6 <SystemCoreClockUpdate+0x46>
 800039c:	e03d      	b.n	800041a <SystemCoreClockUpdate+0xba>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 800039e:	4b2c      	ldr	r3, [pc, #176]	; (8000450 <SystemCoreClockUpdate+0xf0>)
 80003a0:	4a2c      	ldr	r2, [pc, #176]	; (8000454 <SystemCoreClockUpdate+0xf4>)
 80003a2:	601a      	str	r2, [r3, #0]
      break;
 80003a4:	e03d      	b.n	8000422 <SystemCoreClockUpdate+0xc2>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 80003a6:	4b2a      	ldr	r3, [pc, #168]	; (8000450 <SystemCoreClockUpdate+0xf0>)
 80003a8:	4a2b      	ldr	r2, [pc, #172]	; (8000458 <SystemCoreClockUpdate+0xf8>)
 80003aa:	601a      	str	r2, [r3, #0]
      break;
 80003ac:	e039      	b.n	8000422 <SystemCoreClockUpdate+0xc2>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 80003ae:	4b27      	ldr	r3, [pc, #156]	; (800044c <SystemCoreClockUpdate+0xec>)
 80003b0:	685b      	ldr	r3, [r3, #4]
 80003b2:	0d9b      	lsrs	r3, r3, #22
 80003b4:	f003 0301 	and.w	r3, r3, #1
 80003b8:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80003ba:	4b24      	ldr	r3, [pc, #144]	; (800044c <SystemCoreClockUpdate+0xec>)
 80003bc:	685b      	ldr	r3, [r3, #4]
 80003be:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80003c2:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 80003c4:	68bb      	ldr	r3, [r7, #8]
 80003c6:	2b00      	cmp	r3, #0
 80003c8:	d00c      	beq.n	80003e4 <SystemCoreClockUpdate+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80003ca:	4a23      	ldr	r2, [pc, #140]	; (8000458 <SystemCoreClockUpdate+0xf8>)
 80003cc:	687b      	ldr	r3, [r7, #4]
 80003ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80003d2:	4a1e      	ldr	r2, [pc, #120]	; (800044c <SystemCoreClockUpdate+0xec>)
 80003d4:	6852      	ldr	r2, [r2, #4]
 80003d6:	0992      	lsrs	r2, r2, #6
 80003d8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80003dc:	fb02 f303 	mul.w	r3, r2, r3
 80003e0:	617b      	str	r3, [r7, #20]
 80003e2:	e00b      	b.n	80003fc <SystemCoreClockUpdate+0x9c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 80003e4:	4a1b      	ldr	r2, [pc, #108]	; (8000454 <SystemCoreClockUpdate+0xf4>)
 80003e6:	687b      	ldr	r3, [r7, #4]
 80003e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80003ec:	4a17      	ldr	r2, [pc, #92]	; (800044c <SystemCoreClockUpdate+0xec>)
 80003ee:	6852      	ldr	r2, [r2, #4]
 80003f0:	0992      	lsrs	r2, r2, #6
 80003f2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80003f6:	fb02 f303 	mul.w	r3, r2, r3
 80003fa:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80003fc:	4b13      	ldr	r3, [pc, #76]	; (800044c <SystemCoreClockUpdate+0xec>)
 80003fe:	685b      	ldr	r3, [r3, #4]
 8000400:	0c1b      	lsrs	r3, r3, #16
 8000402:	f003 0303 	and.w	r3, r3, #3
 8000406:	3301      	adds	r3, #1
 8000408:	005b      	lsls	r3, r3, #1
 800040a:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 800040c:	697a      	ldr	r2, [r7, #20]
 800040e:	68fb      	ldr	r3, [r7, #12]
 8000410:	fbb2 f3f3 	udiv	r3, r2, r3
 8000414:	4a0e      	ldr	r2, [pc, #56]	; (8000450 <SystemCoreClockUpdate+0xf0>)
 8000416:	6013      	str	r3, [r2, #0]
      break;
 8000418:	e003      	b.n	8000422 <SystemCoreClockUpdate+0xc2>
    default:
      SystemCoreClock = HSI_VALUE;
 800041a:	4b0d      	ldr	r3, [pc, #52]	; (8000450 <SystemCoreClockUpdate+0xf0>)
 800041c:	4a0d      	ldr	r2, [pc, #52]	; (8000454 <SystemCoreClockUpdate+0xf4>)
 800041e:	601a      	str	r2, [r3, #0]
      break;
 8000420:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8000422:	4b0a      	ldr	r3, [pc, #40]	; (800044c <SystemCoreClockUpdate+0xec>)
 8000424:	689b      	ldr	r3, [r3, #8]
 8000426:	091b      	lsrs	r3, r3, #4
 8000428:	f003 030f 	and.w	r3, r3, #15
 800042c:	4a0b      	ldr	r2, [pc, #44]	; (800045c <SystemCoreClockUpdate+0xfc>)
 800042e:	5cd3      	ldrb	r3, [r2, r3]
 8000430:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8000432:	4b07      	ldr	r3, [pc, #28]	; (8000450 <SystemCoreClockUpdate+0xf0>)
 8000434:	681a      	ldr	r2, [r3, #0]
 8000436:	693b      	ldr	r3, [r7, #16]
 8000438:	fa22 f303 	lsr.w	r3, r2, r3
 800043c:	4a04      	ldr	r2, [pc, #16]	; (8000450 <SystemCoreClockUpdate+0xf0>)
 800043e:	6013      	str	r3, [r2, #0]
}
 8000440:	bf00      	nop
 8000442:	371c      	adds	r7, #28
 8000444:	46bd      	mov	sp, r7
 8000446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800044a:	4770      	bx	lr
 800044c:	40023800 	.word	0x40023800
 8000450:	20000000 	.word	0x20000000
 8000454:	00f42400 	.word	0x00f42400
 8000458:	017d7840 	.word	0x017d7840
 800045c:	08000514 	.word	0x08000514

08000460 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000460:	480d      	ldr	r0, [pc, #52]	; (8000498 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000462:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000464:	f7ff ff6a 	bl	800033c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000468:	480c      	ldr	r0, [pc, #48]	; (800049c <LoopForever+0x6>)
  ldr r1, =_edata
 800046a:	490d      	ldr	r1, [pc, #52]	; (80004a0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800046c:	4a0d      	ldr	r2, [pc, #52]	; (80004a4 <LoopForever+0xe>)
  movs r3, #0
 800046e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000470:	e002      	b.n	8000478 <LoopCopyDataInit>

08000472 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000472:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000474:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000476:	3304      	adds	r3, #4

08000478 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000478:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800047a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800047c:	d3f9      	bcc.n	8000472 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800047e:	4a0a      	ldr	r2, [pc, #40]	; (80004a8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000480:	4c0a      	ldr	r4, [pc, #40]	; (80004ac <LoopForever+0x16>)
  movs r3, #0
 8000482:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000484:	e001      	b.n	800048a <LoopFillZerobss>

08000486 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000486:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000488:	3204      	adds	r2, #4

0800048a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800048a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800048c:	d3fb      	bcc.n	8000486 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800048e:	f000 f811 	bl	80004b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000492:	f7ff feb9 	bl	8000208 <main>

08000496 <LoopForever>:

LoopForever:
  b LoopForever
 8000496:	e7fe      	b.n	8000496 <LoopForever>
  ldr   r0, =_estack
 8000498:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 800049c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80004a0:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 80004a4:	0800052c 	.word	0x0800052c
  ldr r2, =_sbss
 80004a8:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 80004ac:	20000020 	.word	0x20000020

080004b0 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80004b0:	e7fe      	b.n	80004b0 <ADC_IRQHandler>
	...

080004b4 <__libc_init_array>:
 80004b4:	b570      	push	{r4, r5, r6, lr}
 80004b6:	4d0d      	ldr	r5, [pc, #52]	; (80004ec <__libc_init_array+0x38>)
 80004b8:	4c0d      	ldr	r4, [pc, #52]	; (80004f0 <__libc_init_array+0x3c>)
 80004ba:	1b64      	subs	r4, r4, r5
 80004bc:	10a4      	asrs	r4, r4, #2
 80004be:	2600      	movs	r6, #0
 80004c0:	42a6      	cmp	r6, r4
 80004c2:	d109      	bne.n	80004d8 <__libc_init_array+0x24>
 80004c4:	4d0b      	ldr	r5, [pc, #44]	; (80004f4 <__libc_init_array+0x40>)
 80004c6:	4c0c      	ldr	r4, [pc, #48]	; (80004f8 <__libc_init_array+0x44>)
 80004c8:	f000 f818 	bl	80004fc <_init>
 80004cc:	1b64      	subs	r4, r4, r5
 80004ce:	10a4      	asrs	r4, r4, #2
 80004d0:	2600      	movs	r6, #0
 80004d2:	42a6      	cmp	r6, r4
 80004d4:	d105      	bne.n	80004e2 <__libc_init_array+0x2e>
 80004d6:	bd70      	pop	{r4, r5, r6, pc}
 80004d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80004dc:	4798      	blx	r3
 80004de:	3601      	adds	r6, #1
 80004e0:	e7ee      	b.n	80004c0 <__libc_init_array+0xc>
 80004e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80004e6:	4798      	blx	r3
 80004e8:	3601      	adds	r6, #1
 80004ea:	e7f2      	b.n	80004d2 <__libc_init_array+0x1e>
 80004ec:	08000524 	.word	0x08000524
 80004f0:	08000524 	.word	0x08000524
 80004f4:	08000524 	.word	0x08000524
 80004f8:	08000528 	.word	0x08000528

080004fc <_init>:
 80004fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004fe:	bf00      	nop
 8000500:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000502:	bc08      	pop	{r3}
 8000504:	469e      	mov	lr, r3
 8000506:	4770      	bx	lr

08000508 <_fini>:
 8000508:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800050a:	bf00      	nop
 800050c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800050e:	bc08      	pop	{r3}
 8000510:	469e      	mov	lr, r3
 8000512:	4770      	bx	lr
