# Analog VLSI Design Projects

This directory contains **analog CMOS VLSI design projects** focusing on  
**circuit-level analysis**, **performance optimization**, and **SPICE-based simulations**.

The projects demonstrate practical understanding of **analog building blocks**,  
**design trade-offs**, and **industry-relevant analog design methodologies**.

---

## Projects Included

### ðŸ”¹ Two-Stage CMOS Operational Amplifier
- **Technology:** 180 nm CMOS  
- **Focus Areas:** Gain, bandwidth, stability  
- **Documentation:** Academic poster with detailed design methodology  
- **Description:**  
  Designed and analyzed a two-stage CMOS operational amplifier emphasizing
  open-loop gain, frequency response, phase margin, and compensation techniques.

---

### ðŸ”¹ CMOS Inverter Leakage Power Optimization
- **Focus Areas:** Leakage power reduction in scaled CMOS  
- **Techniques Used:**  
  - Transistor stacking  
  - Self-biasing  
  - W/L optimization  
- **Analysis:**  
  Studied leakage versus delay trade-offs to achieve low-power operation
  while maintaining acceptable performance.

---

## Tools and Technologies
- **Cadence Virtuoso**
- **LTSpice**
- **SPICE-based circuit simulation**
- **CMOS device modeling**

---

## Learning Objectives
- Understand **analog CMOS circuit operation**
- Analyze **frequency response and stability**
- Apply **low-power design techniques**
- Gain hands-on experience with **industry-standard EDA tools**

---

## Note
Each project is organized in a dedicated subfolder containing:
- Design details  
- Simulation results  
- Key observations and learnings
