WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 1000000
Simulation Instructions: 1000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 1000003 cycles: 250152 cumulative IPC: 3.998 (Simulation time: 00 hr 00 min 04 sec)
Warmup complete CPU 0 instructions: 1000003 cycles: 250152 cumulative IPC: 3.998 (Simulation time: 00 hr 00 min 04 sec)
Simulation finished CPU 0 instructions: 1000002 cycles: 978601 cumulative IPC: 1.022 (Simulation time: 00 hr 00 min 13 sec)
Simulation complete CPU 0 instructions: 1000002 cycles: 978601 cumulative IPC: 1.022 (Simulation time: 00 hr 00 min 13 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/xalancbmk_748B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.022 instructions: 1000002 cycles: 978601
CPU 0 Branch Prediction Accuracy: 92.04% MPKI: 20.17 Average ROB Occupancy at Mispredict: 23.41
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.004
BRANCH_INDIRECT: 0.678
BRANCH_CONDITIONAL: 14.1
BRANCH_DIRECT_CALL: 0.17
BRANCH_INDIRECT_CALL: 0.927
BRANCH_RETURN: 4.34

LLC TOTAL        ACCESS:       5659 HIT:       2308 MISS:       3351
LLC LOAD         ACCESS:        815 HIT:         32 MISS:        783
LLC RFO          ACCESS:       2128 HIT:          0 MISS:       2128
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       2264 HIT:       2264 MISS:          0
LLC TRANSLATION  ACCESS:        452 HIT:         12 MISS:        440
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 212 cycles
cpu0_DTLB TOTAL        ACCESS:     299832 HIT:     284769 MISS:      15063
cpu0_DTLB LOAD         ACCESS:     299832 HIT:     284769 MISS:      15063
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 19.87 cycles
cpu0_ITLB TOTAL        ACCESS:      94111 HIT:      89958 MISS:       4153
cpu0_ITLB LOAD         ACCESS:      94111 HIT:      89958 MISS:       4153
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 3.092 cycles
cpu0_L1D TOTAL        ACCESS:     380251 HIT:     359023 MISS:      21228
cpu0_L1D LOAD         ACCESS:     216702 HIT:     206533 MISS:      10169
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     162828 HIT:     152454 MISS:      10374
cpu0_L1D TRANSLATION  ACCESS:        721 HIT:         36 MISS:        685
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 38.1 cycles
cpu0_L1I TOTAL        ACCESS:     102793 HIT:     100370 MISS:       2423
cpu0_L1I LOAD         ACCESS:     102793 HIT:     100370 MISS:       2423
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 7.527 cycles
cpu0_L2C TOTAL        ACCESS:      13459 HIT:      10055 MISS:       3404
cpu0_L2C LOAD         ACCESS:       7381 HIT:       6566 MISS:        815
cpu0_L2C RFO          ACCESS:       2261 HIT:        133 MISS:       2128
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       3133 HIT:       3124 MISS:          9
cpu0_L2C TRANSLATION  ACCESS:        684 HIT:        232 MISS:        452
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 229.6 cycles
cpu0_STLB TOTAL        ACCESS:      10954 HIT:      10511 MISS:        443
cpu0_STLB LOAD         ACCESS:      10954 HIT:      10511 MISS:        443
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 555.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1289
  ROW_BUFFER_MISS:       2060
 AVG DBUS CONGESTED CYCLE: 3.9
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
