============================================================
   Tang Dynasty, V5.6.69102
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.6910.2/bin/td.exe
   Built at =   20:14:16 Feb 16 2023
   Run by =     shaka
   Run Date =   Sat Mar  4 18:34:27 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Core/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../Core/pll.v(84)
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'clk_uart', assumed default net type 'wire' in ../../../Src/top.v(34)
HDL-1007 : undeclared symbol 'uart_data', assumed default net type 'wire' in ../../../Src/top.v(48)
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(49)
HDL-1007 : undeclared symbol 'fifo_out', assumed default net type 'wire' in ../../../Src/top.v(59)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(60)
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../Src/top.v(61)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(69)
HDL-1007 : undeclared symbol 'data', assumed default net type 'wire' in ../../../Src/top.v(75)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(76)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../../../Src/top.v(89)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(91)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(106)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'data_in', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(115)
HDL-1007 : undeclared symbol 'data_out', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(116)
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(120)
HDL-1007 : undeclared symbol 'wrusedw', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(121)
RUN-1001 : Project manager successfully analyzed 8 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 27 trigger nets, 27 data nets.
KIT-1004 : Chipwatcher code = 0001110000110010
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.6910.2/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=5,BUS_DIN_NUM=27,BUS_CTRL_NUM=74,BUS_WIDTH='{32'sb010,32'sb01000,32'sb01000,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb010,32'sb01010,32'sb010010,32'sb011010},BUS_CTRL_POS='{32'sb0,32'sb01000,32'sb011100,32'sb0110000,32'sb01000100}) in C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=96) in C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=96) in C:/Anlogic/TD5.6.6910.2/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.6910.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=5,BUS_DIN_NUM=27,BUS_CTRL_NUM=74,BUS_WIDTH='{32'sb010,32'sb01000,32'sb01000,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb010,32'sb01010,32'sb010010,32'sb011010},BUS_CTRL_POS='{32'sb0,32'sb01000,32'sb011100,32'sb0110000,32'sb01000100}) in C:/Anlogic/TD5.6.6910.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=5,BUS_DIN_NUM=27,BUS_CTRL_NUM=74,BUS_WIDTH='{32'sb010,32'sb01000,32'sb01000,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb010,32'sb01010,32'sb010010,32'sb011010},BUS_CTRL_POS='{32'sb0,32'sb01000,32'sb011100,32'sb0110000,32'sb01000100}) in C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=5,BUS_DIN_NUM=27,BUS_CTRL_NUM=74,BUS_WIDTH='{32'sb010,32'sb01000,32'sb01000,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb010,32'sb01010,32'sb010010,32'sb011010},BUS_CTRL_POS='{32'sb0,32'sb01000,32'sb011100,32'sb0110000,32'sb01000100})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=96)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=96)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=5,BUS_DIN_NUM=27,BUS_CTRL_NUM=74,BUS_WIDTH='{32'sb010,32'sb01000,32'sb01000,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb010,32'sb01010,32'sb010010,32'sb011010},BUS_CTRL_POS='{32'sb0,32'sb01000,32'sb011100,32'sb0110000,32'sb01000100})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=5,BUS_DIN_NUM=27,BUS_CTRL_NUM=74,BUS_WIDTH='{32'sb010,32'sb01000,32'sb01000,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb010,32'sb01010,32'sb010010,32'sb011010},BUS_CTRL_POS='{32'sb0,32'sb01000,32'sb011100,32'sb0110000,32'sb01000100})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 1843/25 useful/useless nets, 1003/11 useful/useless insts
SYN-1016 : Merged 28 instances.
SYN-1032 : 1588/2 useful/useless nets, 1367/2 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 1572/16 useful/useless nets, 1355/12 useful/useless insts
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 4 mux instances.
SYN-1015 : Optimize round 1, 353 better
SYN-1014 : Optimize round 2
SYN-1032 : 1294/60 useful/useless nets, 1077/64 useful/useless insts
SYN-1015 : Optimize round 2, 128 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 19 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1330/221 useful/useless nets, 1136/32 useful/useless insts
SYN-1016 : Merged 33 instances.
SYN-2571 : Optimize after map_dsp, round 1, 286 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 27 instances.
SYN-2501 : Optimize round 1, 55 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 18 macro adder
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 16 instances.
SYN-1032 : 1718/5 useful/useless nets, 1524/4 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 193 (3.66), #lev = 6 (1.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 200 (3.64), #lev = 5 (1.96)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 459 instances into 200 LUTs, name keeping = 71%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 316 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 112 adder to BLE ...
SYN-4008 : Packed 112 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.175954s wall, 0.890625s user + 0.078125s system = 0.968750s CPU (82.4%)

RUN-1004 : used memory is 146 MB, reserved memory is 110 MB, peak memory is 149 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net data_in[7]_dup_3 is useless
SYN-4036 : The kept net data_in[6]_dup_3 is useless
SYN-4036 : The kept net data_in[5]_dup_3 is useless
SYN-4036 : The kept net data_in[4]_dup_3 is useless
SYN-4036 : The kept net data_in[3]_dup_3 is useless
SYN-4036 : The kept net data_in[2]_dup_3 is useless
SYN-4036 : The kept net data_in[1]_dup_3 is useless
SYN-4036 : The kept net data_in[0]_dup_3 is useless
SYN-4036 : The kept net key1_dup_3 is useless
SYN-4036 : The kept net key2_dup_3 is useless
SYN-5055 WARNING: The kept net type/uart_data[0] will be merged to another kept net rx/uart_data[0]
SYN-5055 WARNING: The kept net type/valid will be merged to another kept net rx/valid
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 1241/2 useful/useless nets, 1035/2 useful/useless insts
SYN-4016 : Net rx/clk driven by BUFG (25 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (212 clock/control pins, 0 other pins).
SYN-4019 : Net clk_dup_3 is refclk of pll pll_list/pll_inst.
SYN-4020 : Net clk_dup_3 is fbclk of pll pll_list/pll_inst.
SYN-4024 : Net "adc_clk_dup_3" drives clk pins.
SYN-4025 : Tag rtl::Net adc_clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net rx/clk as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc_clk_dup_3 to drive 12 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 1036 instances
RUN-0007 : 394 luts, 457 seqs, 84 mslices, 51 lslices, 19 pads, 24 brams, 0 dsps
RUN-1001 : There are total 1242 nets
RUN-6004 WARNING: There are 10 nets with only 1 pin.
RUN-1001 : 673 nets have 2 pins
RUN-1001 : 444 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 34 nets have [11 - 20] pins
RUN-1001 : 25 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      7      
RUN-1001 :   No   |  No   |  Yes  |     203     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     247     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    4    |   7   |     6      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 15
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1034 instances, 394 luts, 457 seqs, 135 slices, 22 macros(135 instances: 84 mslices 51 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 266812
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1034.
PHY-3001 : End clustering;  0.000019s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 171997, overlap = 54
PHY-3002 : Step(2): len = 116554, overlap = 54
PHY-3002 : Step(3): len = 86669.6, overlap = 54
PHY-3002 : Step(4): len = 64338.3, overlap = 54
PHY-3002 : Step(5): len = 51980.8, overlap = 54
PHY-3002 : Step(6): len = 44080.1, overlap = 54
PHY-3002 : Step(7): len = 36650.4, overlap = 54
PHY-3002 : Step(8): len = 31566.9, overlap = 54
PHY-3002 : Step(9): len = 30525.3, overlap = 54
PHY-3002 : Step(10): len = 29632.5, overlap = 54
PHY-3002 : Step(11): len = 27685, overlap = 54
PHY-3002 : Step(12): len = 25680.1, overlap = 54
PHY-3002 : Step(13): len = 24513.6, overlap = 54
PHY-3002 : Step(14): len = 22909.1, overlap = 54
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.3975e-06
PHY-3002 : Step(15): len = 22463.4, overlap = 45
PHY-3002 : Step(16): len = 22597.5, overlap = 45
PHY-3002 : Step(17): len = 22505.6, overlap = 45
PHY-3002 : Step(18): len = 21514.4, overlap = 45
PHY-3002 : Step(19): len = 21517.9, overlap = 45.2812
PHY-3002 : Step(20): len = 21473.4, overlap = 45.2812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.795e-06
PHY-3002 : Step(21): len = 21564.7, overlap = 49.5938
PHY-3002 : Step(22): len = 21566.8, overlap = 49.5938
PHY-3002 : Step(23): len = 21688.2, overlap = 49.5938
PHY-3002 : Step(24): len = 21960.8, overlap = 49.5938
PHY-3002 : Step(25): len = 21978.1, overlap = 49.5938
PHY-3002 : Step(26): len = 21899.5, overlap = 49.5938
PHY-3002 : Step(27): len = 21671.2, overlap = 49.5938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.59e-06
PHY-3002 : Step(28): len = 21730.5, overlap = 49.5938
PHY-3002 : Step(29): len = 21722.4, overlap = 49.7188
PHY-3002 : Step(30): len = 21712.5, overlap = 49.7188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.118e-05
PHY-3002 : Step(31): len = 21973.3, overlap = 45.4688
PHY-3002 : Step(32): len = 21977.9, overlap = 45.4688
PHY-3002 : Step(33): len = 21970, overlap = 45.4688
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.236e-05
PHY-3002 : Step(34): len = 21996.5, overlap = 45.4688
PHY-3002 : Step(35): len = 21996.5, overlap = 45.4688
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.472e-05
PHY-3002 : Step(36): len = 22015.1, overlap = 45.4688
PHY-3002 : Step(37): len = 22015.1, overlap = 45.4688
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 8.94401e-05
PHY-3002 : Step(38): len = 22019.8, overlap = 45.4688
PHY-3002 : Step(39): len = 22019.7, overlap = 45.4688
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00017888
PHY-3002 : Step(40): len = 22012, overlap = 45.4688
PHY-3002 : Step(41): len = 22012, overlap = 45.4688
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014221s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(42): len = 27680.1, overlap = 10.3438
PHY-3002 : Step(43): len = 27841.3, overlap = 10.2188
PHY-3002 : Step(44): len = 27303.3, overlap = 13.4375
PHY-3002 : Step(45): len = 26914, overlap = 15.4375
PHY-3002 : Step(46): len = 26946.5, overlap = 13.0312
PHY-3002 : Step(47): len = 27246.9, overlap = 14.75
PHY-3002 : Step(48): len = 27100.2, overlap = 20
PHY-3002 : Step(49): len = 26928.9, overlap = 18.2812
PHY-3002 : Step(50): len = 26557.8, overlap = 15.9062
PHY-3002 : Step(51): len = 26041.9, overlap = 15.8125
PHY-3002 : Step(52): len = 25651.2, overlap = 14.9375
PHY-3002 : Step(53): len = 25669.5, overlap = 14.75
PHY-3002 : Step(54): len = 25524, overlap = 16.2812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.34494e-05
PHY-3002 : Step(55): len = 25649.6, overlap = 18.3125
PHY-3002 : Step(56): len = 25966.4, overlap = 18.5312
PHY-3002 : Step(57): len = 26019.8, overlap = 18.5625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000166899
PHY-3002 : Step(58): len = 24971.7, overlap = 17.3438
PHY-3002 : Step(59): len = 25134.4, overlap = 16.75
PHY-3002 : Step(60): len = 25201.2, overlap = 16.6562
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.33907e-05
PHY-3002 : Step(61): len = 26028.9, overlap = 40.875
PHY-3002 : Step(62): len = 26517.2, overlap = 38.9062
PHY-3002 : Step(63): len = 27135.8, overlap = 30.1875
PHY-3002 : Step(64): len = 26804.5, overlap = 29.4062
PHY-3002 : Step(65): len = 25973.8, overlap = 29
PHY-3002 : Step(66): len = 26052.4, overlap = 28.4062
PHY-3002 : Step(67): len = 26053.3, overlap = 28.4062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.67814e-05
PHY-3002 : Step(68): len = 25731.3, overlap = 28.625
PHY-3002 : Step(69): len = 25731.3, overlap = 28.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.35629e-05
PHY-3002 : Step(70): len = 25929.1, overlap = 27.5938
PHY-3002 : Step(71): len = 26003.1, overlap = 27.5625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000107126
PHY-3002 : Step(72): len = 25878.5, overlap = 26.625
PHY-3002 : Step(73): len = 25950.4, overlap = 26.5938
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000214252
PHY-3002 : Step(74): len = 26139.9, overlap = 25.3125
PHY-3002 : Step(75): len = 26216.9, overlap = 25.0938
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000428503
PHY-3002 : Step(76): len = 26554.6, overlap = 21.9375
PHY-3002 : Step(77): len = 26608.6, overlap = 21.9375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 59.31 peak overflow 3.59
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1242.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 35448, over cnt = 157(0%), over = 517, worst = 22
PHY-1001 : End global iterations;  0.112246s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (13.9%)

PHY-1001 : Congestion index: top1 = 28.75, top5 = 16.86, top10 = 10.52, top15 = 7.31.
PHY-1001 : End incremental global routing;  0.176857s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (8.8%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5527, tnet num: 1240, tinst num: 1034, tnode num: 7366, tedge num: 9266.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.173673s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (63.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.373927s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (33.4%)

OPT-1001 : Current memory(MB): used = 198, reserve = 162, peak = 198.
OPT-1001 : End physical optimization;  0.390098s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (32.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 394 LUT to BLE ...
SYN-4008 : Packed 394 LUT and 158 SEQ to BLE.
SYN-4003 : Packing 299 remaining SEQ's ...
SYN-4005 : Packed 172 SEQ with LUT/SLICE
SYN-4006 : 90 single LUT's are left
SYN-4006 : 127 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 521/802 primitive instances ...
PHY-3001 : End packing;  0.043059s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (36.3%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 482 instances
RUN-1001 : 216 mslices, 216 lslices, 19 pads, 24 brams, 0 dsps
RUN-1001 : There are total 1085 nets
RUN-6004 WARNING: There are 10 nets with only 1 pin.
RUN-1001 : 486 nets have 2 pins
RUN-1001 : 471 nets have [3 - 5] pins
RUN-1001 : 51 nets have [6 - 10] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 24 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 480 instances, 432 slices, 22 macros(135 instances: 84 mslices 51 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : After packing: Len = 27684.4, Over = 32.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.58327e-05
PHY-3002 : Step(78): len = 26833.5, overlap = 34
PHY-3002 : Step(79): len = 26815.5, overlap = 34.5
PHY-3002 : Step(80): len = 26719.4, overlap = 37.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.16654e-05
PHY-3002 : Step(81): len = 26445, overlap = 36.75
PHY-3002 : Step(82): len = 26615, overlap = 36.5
PHY-3002 : Step(83): len = 26821, overlap = 37
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.33308e-05
PHY-3002 : Step(84): len = 27178.4, overlap = 36.5
PHY-3002 : Step(85): len = 27385.5, overlap = 35.25
PHY-3002 : Step(86): len = 27739.6, overlap = 35
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.130202s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Trial Legalized: Len = 40456.1
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00386805
PHY-3002 : Step(87): len = 37929.1, overlap = 2.75
PHY-3002 : Step(88): len = 35860, overlap = 6
PHY-3002 : Step(89): len = 34988.5, overlap = 5.75
PHY-3002 : Step(90): len = 33967.2, overlap = 7.5
PHY-3002 : Step(91): len = 33738.8, overlap = 8.75
PHY-3002 : Step(92): len = 32767.3, overlap = 11.75
PHY-3002 : Step(93): len = 32234.3, overlap = 13.25
PHY-3002 : Step(94): len = 31927.5, overlap = 12.75
PHY-3002 : Step(95): len = 31497.5, overlap = 13.75
PHY-3002 : Step(96): len = 31462.7, overlap = 14
PHY-3002 : Step(97): len = 31196.4, overlap = 15.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0077361
PHY-3002 : Step(98): len = 31166.6, overlap = 15
PHY-3002 : Step(99): len = 31100.2, overlap = 14.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0154722
PHY-3002 : Step(100): len = 31081.4, overlap = 14.75
PHY-3002 : Step(101): len = 31014.8, overlap = 15.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005025s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 35116, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.006611s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 8 instances has been re-located, deltaX = 3, deltaY = 5, maxDist = 1.
PHY-3001 : Final: Len = 35234, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 43/1085.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 46376, over cnt = 151(0%), over = 241, worst = 5
PHY-1002 : len = 47160, over cnt = 76(0%), over = 96, worst = 4
PHY-1002 : len = 48144, over cnt = 18(0%), over = 18, worst = 1
PHY-1002 : len = 48360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.223532s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (55.9%)

PHY-1001 : Congestion index: top1 = 27.65, top5 = 19.49, top10 = 13.85, top15 = 10.08.
PHY-1001 : End incremental global routing;  0.289686s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (59.3%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4812, tnet num: 1083, tinst num: 480, tnode num: 6187, tedge num: 8331.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.195916s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (103.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.507892s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (76.9%)

OPT-1001 : Current memory(MB): used = 202, reserve = 166, peak = 202.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001663s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 910/1085.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 48360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007683s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (203.4%)

PHY-1001 : Congestion index: top1 = 27.65, top5 = 19.49, top10 = 13.85, top15 = 10.08.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001798s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (869.2%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 27.241379
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.594152s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (78.9%)

RUN-1003 : finish command "place" in  4.806948s wall, 1.187500s user + 0.453125s system = 1.640625s CPU (34.1%)

RUN-1004 : used memory is 185 MB, reserved memory is 150 MB, peak memory is 204 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 482 instances
RUN-1001 : 216 mslices, 216 lslices, 19 pads, 24 brams, 0 dsps
RUN-1001 : There are total 1085 nets
RUN-6004 WARNING: There are 10 nets with only 1 pin.
RUN-1001 : 486 nets have 2 pins
RUN-1001 : 471 nets have [3 - 5] pins
RUN-1001 : 51 nets have [6 - 10] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 24 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4812, tnet num: 1083, tinst num: 480, tnode num: 6187, tedge num: 8331.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 216 mslices, 216 lslices, 19 pads, 24 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1083 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 644 clock pins, and constraint 1375 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 45672, over cnt = 141(0%), over = 231, worst = 5
PHY-1002 : len = 46672, over cnt = 68(0%), over = 90, worst = 4
PHY-1002 : len = 47680, over cnt = 12(0%), over = 13, worst = 2
PHY-1002 : len = 47904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.209437s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (29.8%)

PHY-1001 : Congestion index: top1 = 27.67, top5 = 19.47, top10 = 13.79, top15 = 10.00.
PHY-1001 : End global routing;  0.276211s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (45.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 231, reserve = 196, peak = 244.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net adc_clk_syn_6 will be merged with clock adc_clk_dup_3
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[5]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[4]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[3]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[2]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[1]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[0]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net key2_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net rx/clk will be merged with clock pll_list/clk0_buf
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 496, reserve = 465, peak = 496.
PHY-1001 : End build detailed router design. 4.072631s wall, 3.437500s user + 0.015625s system = 3.453125s CPU (84.8%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 26224, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 2.028231s wall, 1.937500s user + 0.000000s system = 1.937500s CPU (95.5%)

PHY-1001 : Current memory(MB): used = 528, reserve = 498, peak = 528.
PHY-1001 : End phase 1; 2.039716s wall, 1.953125s user + 0.000000s system = 1.953125s CPU (95.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 86% nets.
PHY-1022 : len = 203128, over cnt = 43(0%), over = 43, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 529, reserve = 499, peak = 529.
PHY-1001 : End initial routed; 4.015028s wall, 2.828125s user + 0.046875s system = 2.875000s CPU (71.6%)

PHY-1001 : Current memory(MB): used = 529, reserve = 499, peak = 529.
PHY-1001 : End phase 2; 4.015087s wall, 2.828125s user + 0.046875s system = 2.875000s CPU (71.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 202464, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.133843s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (46.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 202432, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.033583s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (46.5%)

PHY-1001 : Commit to database.....
PHY-1001 : 9 feed throughs used by 9 nets
PHY-1001 : End commit to database; 0.168595s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (101.9%)

PHY-1001 : Current memory(MB): used = 542, reserve = 512, peak = 542.
PHY-1001 : End phase 3; 0.480878s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (68.2%)

PHY-1003 : Routed, final wirelength = 202432
PHY-1001 : Current memory(MB): used = 542, reserve = 512, peak = 542.
PHY-1001 : End export database. 0.015599s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (100.2%)

PHY-1001 : End detail routing;  10.884956s wall, 8.796875s user + 0.062500s system = 8.859375s CPU (81.4%)

RUN-1003 : finish command "route" in  11.590517s wall, 9.140625s user + 0.109375s system = 9.250000s CPU (79.8%)

RUN-1004 : used memory is 474 MB, reserved memory is 443 MB, peak memory is 543 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        19
  #input                   14
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      680   out of  19600    3.47%
#reg                      485   out of  19600    2.47%
#le                       807
  #lut only               322   out of    807   39.90%
  #reg only               127   out of    807   15.74%
  #lut&reg                358   out of    807   44.36%
#dsp                        0   out of     29    0.00%
#bram                      24   out of     64   37.50%
  #bram9k                  24
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       19   out of     66   28.79%
  #ireg                     1
  #oreg                     2
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                       Fanout
#1        clk_dup_3            GCLK               io                 clk_syn_4.di                 174
#2        config_inst_syn_9    GCLK               config             config_inst.jtck             120
#3        pll_list/clk0_buf    GCLK               pll                pll_list/pll_inst.clkc0      20
#4        adc_clk_dup_3        GCLK               lslice             type/adc_clk_reg_syn_8.q0    9


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      NONE    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      NONE    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      NONE    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      NONE    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      NONE    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      NONE    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      NONE    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      NONE    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
     key1         INPUT        P50        LVCMOS25          N/A          PULLUP      NONE    
     key2         INPUT        P19        LVCMOS25          N/A           N/A        NONE    
   reset_n        INPUT        P55        LVCMOS25          N/A          PULLUP      NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      IREG    
   adc_clk       OUTPUT        P87        LVCMOS25           8            NONE       NONE    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        NONE    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       OREG    
    start        OUTPUT        P59        LVCMOS25           8            NONE       NONE    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       OREG    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |807    |545     |135     |488     |24      |0       |
|  adc                               |adc_ctrl       |28     |22      |6       |16      |0       |0       |
|  fifo_list                         |fifo_ctrl      |48     |24      |16      |33      |0       |0       |
|    fifo_list                       |fifo           |46     |22      |16      |31      |0       |0       |
|  pll_list                          |pll            |0      |0       |0       |0       |0       |0       |
|  rx                                |uart_rx        |51     |44      |6       |26      |0       |0       |
|  tx                                |uart_tx        |58     |40      |8       |37      |0       |0       |
|  type                              |type_choice    |128    |120     |8       |57      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |491    |292     |91      |315     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |491    |292     |91      |315     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |198    |100     |0       |198     |0       |0       |
|        reg_inst                    |register       |196    |98      |0       |196     |0       |0       |
|        tap_inst                    |tap            |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger        |293    |192     |91      |117     |0       |0       |
|        bus_inst                    |bus_top        |88     |50      |30      |30      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |34     |17      |10      |10      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det        |27     |17      |10      |9       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det        |25     |14      |10      |9       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |116    |87      |29      |61      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       467   
    #2          2       331   
    #3          3       112   
    #4          4        28   
    #5        5-10       68   
    #6        11-50      38   
    #7       51-100      5    
    #8       101-500     1    
  Average     3.19            

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
PRG-1000 : <!-- HMAC is: 40c9047af6c60b8681e7bd8c3a1ad8946a1d4edd384cda8aef5d685a0a84c04c -->
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 480
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1085, pip num: 12351
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 9
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1269 valid insts, and 32020 bits set as '1'.
BIT-1004 : the usercode register value: 00000000010111010001110000110010
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  2.507818s wall, 10.156250s user + 0.093750s system = 10.250000s CPU (408.7%)

RUN-1004 : used memory is 497 MB, reserved memory is 467 MB, peak memory is 676 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230304_183427.log"
