m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/Deprecated/P13_VGA_Camera/simulation
Ecamera_interface
Z0 w1746347154
Z1 DPx4 ieee 9 math_real 0 22 gNk<PdFJ<XNPcfef`f?Z81
Z2 DPx4 work 3 pkg 0 22 zCPXbN^_knJ6I@I]aRCXN0
Z3 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z4 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z5 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 4527
Z6 dL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/simulation
Z7 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/src/lib/camera_interface.vhd
Z8 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/src/lib/camera_interface.vhd
l0
Z9 L12 1
VQ9`oazPC`8^H?Z[kZahzc2
!s100 o@zdK[m2>1L>PDSoB_3[g1
Z10 OV;C;2020.1;71
32
Z11 !s110 1746352188
!i10b 1
Z12 !s108 1746352187.000000
Z13 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/src/lib/camera_interface.vhd|
Z14 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/src/lib/camera_interface.vhd|
!i113 1
Z15 o-work work -2002 -explicit
Z16 tExplicit 1 CvgOpt 0
Acamera_interface_rtl
Z17 DEx4 work 13 clock_divider 0 22 LF;:Jdc]4?Y5E=SRHa=M`3
R1
R2
R3
R4
R5
Z18 DEx4 work 16 camera_interface 0 22 Q9`oazPC`8^H?Z[kZahzc2
!i122 4527
l51
L29 134
Ve2h4i;kh4VWgk7oRJia_92
!s100 LESS^Dbc[AjHLXnOOam0i1
R10
32
R11
!i10b 1
R12
R13
R14
!i113 1
R15
R16
Ecamera_interface_tb
Z19 w1746351912
R1
R2
Z20 DPx4 work 7 pack_tb 0 22 <ESKV55BgFD^4KnVWfi323
R3
R4
R5
!i122 4537
R6
Z21 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/simulation/testbench/camera_interface_tb.vhd
Z22 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/simulation/testbench/camera_interface_tb.vhd
l0
L8 1
V4RHe;=AF8hCFjAD<bIdWC2
!s100 `]RVPU@TSVSG3PN4_eBNS2
R10
32
Z23 !s110 1746352194
!i10b 1
Z24 !s108 1746352194.000000
Z25 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/simulation/testbench/camera_interface_tb.vhd|
Z26 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/simulation/testbench/camera_interface_tb.vhd|
!i113 1
R15
R16
Acamera_interface_behav
R18
R1
R2
R20
R3
R4
R5
DEx4 work 19 camera_interface_tb 0 22 4RHe;=AF8hCFjAD<bIdWC2
!i122 4537
l26
L11 95
VW==hXhgEk50?;Zn1VadcE0
!s100 WGGmmj_DNO[1`i1iI:TB_0
R10
32
R23
!i10b 1
R24
R25
R26
!i113 1
R15
R16
Eclock_divider
Z27 w1738352032
R1
R2
R3
R4
R5
!i122 4524
R6
Z28 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/src/lib/clock_divider.vhd
Z29 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/src/lib/clock_divider.vhd
l0
R9
VLF;:Jdc]4?Y5E=SRHa=M`3
!s100 @[MV<^RMLD08AR]7jb2[H2
R10
32
Z30 !s110 1746352186
!i10b 1
Z31 !s108 1746352186.000000
Z32 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/src/lib/clock_divider.vhd|
Z33 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/src/lib/clock_divider.vhd|
!i113 1
R15
R16
Aclock_divider_rtl
R1
R2
R3
R4
R5
R17
!i122 4524
l29
L20 37
V7`AJbPREOh`A<F`9UREzh3
!s100 NEPKh5Yo<oYGdmd2Nl:i73
R10
32
R30
!i10b 1
R31
R32
R33
!i113 1
R15
R16
Eclock_divider_tb
Z34 w1738346666
R1
R2
R20
R3
R4
R5
!i122 4535
R6
Z35 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/simulation/testbench/clock_divider_tb.vhd
Z36 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/simulation/testbench/clock_divider_tb.vhd
l0
L8 1
V:mVHlVj]72]M90SCiY@c?1
!s100 b4C1dlLU:4@[^4X[YZQ`l0
R10
32
Z37 !s110 1746352193
!i10b 1
Z38 !s108 1746352193.000000
Z39 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/simulation/testbench/clock_divider_tb.vhd|
Z40 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/simulation/testbench/clock_divider_tb.vhd|
!i113 1
R15
R16
Aclock_divider_behav
R17
R1
R2
R20
R3
R4
R5
DEx4 work 16 clock_divider_tb 0 22 :mVHlVj]72]M90SCiY@c?1
!i122 4535
l16
L11 42
VH8A6DgP@LOI:ZRkfgEW]l1
!s100 W1f6Xm:AfV5ZBF1b_JBk;0
R10
32
R37
!i10b 1
R38
R39
R40
!i113 1
R15
R16
Efifo_control
Z41 w1745920348
R1
R2
R3
R4
R5
!i122 4529
R6
Z42 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/src/lib/fifo/fifo_control.vhd
Z43 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/src/lib/fifo/fifo_control.vhd
l0
Z44 L14 1
VlfoDN`gFoM@V5eJT4@;_j2
!s100 RK9khmSojm[4m2BQFJ6Xc0
R10
32
Z45 !s110 1746352189
!i10b 1
Z46 !s108 1746352188.000000
Z47 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/src/lib/fifo/fifo_control.vhd|
Z48 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/src/lib/fifo/fifo_control.vhd|
!i113 1
R15
R16
Afifo_control_rtl
R1
R2
R3
R4
R5
Z49 DEx4 work 12 fifo_control 0 22 lfoDN`gFoM@V5eJT4@;_j2
!i122 4529
l42
L31 51
VSlNBXbKSYHFL1Al3IY8Xd3
!s100 DHD0M^K:J0T>kFlz34bTQ0
R10
32
R45
!i10b 1
R46
R47
R48
!i113 1
R15
R16
Efifo_control_tb
Z50 w1739108254
R1
R2
R20
Z51 DPx4 ieee 16 std_logic_textio 0 22 ^l:n6VFdg74Q?CKDhjD]D3
R3
R4
R5
!i122 4539
R6
Z52 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/simulation/testbench/fifo_control_tb.vhd
Z53 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/simulation/testbench/fifo_control_tb.vhd
l0
Z54 L10 1
VV3JnE3ETXQGjno=XJ@]eB2
!s100 zf?c6ROHOaka2Ug2X=_Tz3
R10
32
Z55 !s110 1746352195
!i10b 1
Z56 !s108 1746352195.000000
Z57 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/simulation/testbench/fifo_control_tb.vhd|
Z58 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/simulation/testbench/fifo_control_tb.vhd|
!i113 1
R15
R16
Afifo_control_behav
R49
R1
R2
R20
R51
R3
R4
R5
DEx4 work 15 fifo_control_tb 0 22 V3JnE3ETXQGjno=XJ@]eB2
!i122 4539
l26
L13 103
VE<ak34CIQG]zJL<PMQAl:0
!s100 o26E?2@LB@P=CNliTHzh`1
R10
32
R55
!i10b 1
R56
R57
R58
!i113 1
R15
R16
Efifo_main
Z59 w1745828180
R1
R2
R3
R4
R5
!i122 4531
R6
Z60 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/src/lib/fifo/fifo_main.vhd
Z61 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/src/lib/fifo/fifo_main.vhd
l0
R9
VOc?dDl@=@_U;7ja3@@@AY1
!s100 11n@LIdYQLUmON<RX2;@P1
R10
32
Z62 !s110 1746352190
!i10b 1
Z63 !s108 1746352190.000000
Z64 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/src/lib/fifo/fifo_main.vhd|
Z65 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/src/lib/fifo/fifo_main.vhd|
!i113 1
R15
R16
Afifo_main_rtl
Z66 DEx4 work 8 fifo_ram 0 22 g;VOzzV>zL]D;6<JK=X0<2
R49
R1
R2
R3
R4
R5
Z67 DEx4 work 9 fifo_main 0 22 Oc?dDl@=@_U;7ja3@@@AY1
!i122 4531
l35
L27 54
VCO1G:GL38M1lk<HdT;Lho2
!s100 Z_]N;=6]9cS^mT^9AUH7Z1
R10
32
R62
!i10b 1
R63
R64
R65
!i113 1
R15
R16
Efifo_ram
Z68 w1734482990
R1
R2
R3
R4
R5
!i122 4530
R6
Z69 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/src/lib/fifo/fifo_ram.vhd
Z70 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/src/lib/fifo/fifo_ram.vhd
l0
R44
Vg;VOzzV>zL]D;6<JK=X0<2
!s100 aCGHIX@OIP]56gk_jVHo92
R10
32
R62
!i10b 1
Z71 !s108 1746352189.000000
Z72 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/src/lib/fifo/fifo_ram.vhd|
Z73 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/src/lib/fifo/fifo_ram.vhd|
!i113 1
R15
R16
Afifo_ram_rtl
R1
R2
R3
R4
R5
R66
!i122 4530
l31
L26 16
VT7IiZl`U9A;[[X0DLA1DA1
!s100 B6L;=Hh>hg3?cN[NiS=Gn2
R10
32
R62
!i10b 1
R71
R72
R73
!i113 1
R15
R16
Eframe_capture_main_tb
Z74 w1746350217
R20
R1
R2
R51
R3
R4
R5
!i122 4540
R6
Z75 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/simulation/testbench/frame_capture_main_tb.vhd
Z76 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/simulation/testbench/frame_capture_main_tb.vhd
l0
R54
VZ?]l_>RDZhfP@Q6RfWDAJ2
!s100 Ej3K`h=kiBUlhXN2cEhP12
R10
32
Z77 !s110 1746352196
!i10b 1
R56
Z78 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/simulation/testbench/frame_capture_main_tb.vhd|
Z79 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/simulation/testbench/frame_capture_main_tb.vhd|
!i113 1
R15
R16
Aframe_capture_main_behav
Z80 DEx4 work 8 vga_main 0 22 XB4ooVF4I;SnX[CPi94[53
Z81 DEx4 work 11 sdram_model 0 22 k?XHM1l9M?H>XQ?71ccDR0
R67
R18
R20
R1
R2
R51
R3
R4
R5
DEx4 work 21 frame_capture_main_tb 0 22 Z?]l_>RDZhfP@Q6RfWDAJ2
!i122 4540
l59
L13 243
V]8kVU2@:?dS3Hh`^QPdJO2
!s100 VMVE0MNDXV;:dg12C49LY2
R10
32
R77
!i10b 1
R56
R78
R79
!i113 1
R15
R16
Egrayscale_circuit
Z82 w1741382138
R1
R2
R3
R4
R5
!i122 4532
R6
Z83 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/src/lib/grayscale_circuit.vhd
Z84 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/src/lib/grayscale_circuit.vhd
l0
R44
VAK<Rh7dBT>[PN]FeDP]ZD2
!s100 `RJmDI@PhK3eJe^7FAC@F0
R10
32
Z85 !s110 1746352191
!i10b 1
R63
Z86 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/src/lib/grayscale_circuit.vhd|
Z87 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/src/lib/grayscale_circuit.vhd|
!i113 1
R15
R16
Agrayscale_circuit_rtl
R1
R2
R3
R4
R5
Z88 DEx4 work 17 grayscale_circuit 0 22 AK<Rh7dBT>[PN]FeDP]ZD2
!i122 4532
l25
L19 20
VN[RF0ZM<4Tf8SYTQ6Z@mA0
!s100 :@MHPT1k=1aQRc[ng3zAf1
R10
32
R85
!i10b 1
R63
R86
R87
!i113 1
R15
R16
Egrayscale_circuit_tb
Z89 w1739974899
R1
R2
R3
R4
R5
!i122 4541
R6
Z90 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/simulation/testbench/grayscale_circuit_tb.vhd
Z91 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/simulation/testbench/grayscale_circuit_tb.vhd
l0
L7 1
Vi2Q5ma;ABaFVIN4LMOion2
!s100 bQf70553UloDSdAFQ]8kE0
R10
32
Z92 !s110 1746352197
!i10b 1
Z93 !s108 1746352196.000000
Z94 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/simulation/testbench/grayscale_circuit_tb.vhd|
Z95 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/simulation/testbench/grayscale_circuit_tb.vhd|
!i113 1
R15
R16
Agrayscale_circuit_behav
R88
R1
R2
R3
R4
R5
Z96 DEx4 work 20 grayscale_circuit_tb 0 22 i2Q5ma;ABaFVIN4LMOion2
!i122 4541
l14
Z97 L10 25
Z98 V6Mc5eFmgcKZ1Q2==fZMK92
Z99 !s100 hcX=ocaRaaK5SXnTljll20
R10
32
R92
!i10b 1
R93
R94
R95
!i113 1
R15
R16
Ppack_tb
R1
R2
R3
R4
R5
!i122 4533
w1745780442
R6
8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/simulation/testbench/pack_tb_header.vhd
FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/simulation/testbench/pack_tb_header.vhd
l0
L7 1
V<ESKV55BgFD^4KnVWfi323
!s100 Q>4UJh19`c1f[jH9bO[0m0
R10
32
b1
R85
!i10b 1
Z100 !s108 1746352191.000000
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/simulation/testbench/pack_tb_header.vhd|
!s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/simulation/testbench/pack_tb_header.vhd|
!i113 1
R15
R16
Bbody
R20
R1
R2
R3
R4
R5
!i122 4534
w1711660441
8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/simulation/testbench/pack_tb_body.vhd
FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/simulation/testbench/pack_tb_body.vhd
l0
L7 1
V1QAI50iOLbXM=b_z2HmYB0
!s100 H7TLlMmRZ>YoVAkdkhfb10
R10
32
Z101 !s110 1746352192
!i10b 1
R100
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/simulation/testbench/pack_tb_body.vhd|
!s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/simulation/testbench/pack_tb_body.vhd|
!i113 1
R15
R16
Ppkg
R1
R3
R4
R5
!i122 4523
Z102 w1746136134
R6
Z103 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/src/lib/pkg.vhd
Z104 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/src/lib/pkg.vhd
l0
L9 1
VzCPXbN^_knJ6I@I]aRCXN0
!s100 ;Xz0AWh_YHIg3Z3iRQD?E2
R10
32
b1
R30
!i10b 1
Z105 !s108 1746352185.000000
Z106 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/src/lib/pkg.vhd|
Z107 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/src/lib/pkg.vhd|
!i113 1
R15
R16
Bbody
R2
R1
R3
R4
R5
!i122 4523
l0
L36 1
VaQT7@;HJYNaOKHWC^MHd?3
!s100 >:bbi?6Bi3PZb;J]]N6PJ1
R10
32
R30
!i10b 1
R105
R106
R107
!i113 1
R15
R16
Esdram_controller
Z108 w1746348239
R2
R1
R3
R4
R5
!i122 4528
R6
Z109 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/src/lib/sdram_controller.vhd
Z110 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/src/lib/sdram_controller.vhd
l0
L11 1
VLE^a>zJPC;;i@bEceJVe<2
!s100 <eMe1ONe77=IV38ZZ>?7?3
R10
32
R11
!i10b 1
R46
Z111 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/src/lib/sdram_controller.vhd|
Z112 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/src/lib/sdram_controller.vhd|
!i113 1
R15
R16
Asdram_controller_rtl
R2
R1
R3
R4
R5
Z113 DEx4 work 16 sdram_controller 0 22 LE^a>zJPC;;i@bEceJVe<2
!i122 4528
l130
L51 362
V`29Fc?G2MVh^Q2cPcJDjD2
!s100 ISJ]Z1nlm;NGhiBBdB2jU3
R10
32
R11
!i10b 1
R46
R111
R112
!i113 1
R15
R16
Esdram_controller_tb
Z114 w1746302251
R20
R1
R2
R3
R4
R5
!i122 4538
R6
Z115 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/simulation/testbench/sdram_controller_tb.vhd
Z116 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/simulation/testbench/sdram_controller_tb.vhd
l0
L8 1
VTfcfBHI_h:IDIa[B`SOVa1
!s100 >KjX6R?VgG>ecc223QEdi2
R10
32
R55
!i10b 1
R24
Z117 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/simulation/testbench/sdram_controller_tb.vhd|
Z118 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/simulation/testbench/sdram_controller_tb.vhd|
!i113 1
R15
R16
Asdram_controller_behav
R81
R20
R1
R2
R3
R4
R5
DEx4 work 19 sdram_controller_tb 0 22 TfcfBHI_h:IDIa[B`SOVa1
!i122 4538
l24
L11 87
VL^lzFOT4OhlM>_`J?_Kg91
!s100 UF21@Aeb@nGVl^[;mNHV90
R10
32
R55
!i10b 1
R24
R117
R118
!i113 1
R15
R16
Esdram_model
Z119 w1746266738
R20
R1
R2
R3
R4
R5
!i122 4534
R6
Z120 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/simulation/testbench/sdram_behavioural_model/sdram_model.vhd
Z121 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/simulation/testbench/sdram_behavioural_model/sdram_model.vhd
l0
L8 1
Vk?XHM1l9M?H>XQ?71ccDR0
!s100 el]FSgC2Bd_OSn:]X:L?z3
R10
32
R101
!i10b 1
Z122 !s108 1746352192.000000
Z123 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/simulation/testbench/sdram_behavioural_model/sdram_model.vhd|
Z124 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/simulation/testbench/sdram_behavioural_model/sdram_model.vhd|
!i113 1
R15
R16
Asdram_model_behav
R113
R20
R1
R2
R3
R4
R5
R81
!i122 4534
l38
L28 117
V:YM4iMoi^:PGodVGRVVJ70
!s100 7_iO?cblNe>:79J<R3nkm2
R10
32
R101
!i10b 1
R122
R123
R124
!i113 1
R15
R16
Evga_main
Z125 w1746341425
R1
R2
R3
R4
R5
!i122 4526
R6
Z126 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/src/lib/vga/vga_main.vhd
Z127 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/src/lib/vga/vga_main.vhd
l0
L9 1
VXB4ooVF4I;SnX[CPi94[53
!s100 ^EI_kF7;B7=RTiUE>^bPf3
R10
32
Z128 !s110 1746352187
!i10b 1
R12
Z129 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/src/lib/vga/vga_main.vhd|
Z130 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/src/lib/vga/vga_main.vhd|
!i113 1
R15
R16
Avga_main_rtl
Z131 DEx4 work 8 vga_sync 0 22 ^9WG:C:cLXz70RNNX?cWN0
R1
R2
R3
R4
R5
R80
!i122 4526
l38
L22 95
VFgCj@:M50gDgaQ`@Qe;QC3
!s100 ]I_PhE7kXc3A;ImnmeSD_2
R10
32
R128
!i10b 1
R12
R129
R130
!i113 1
R15
R16
Evga_main_tb
Z132 w1738355622
R1
R2
R20
R3
R4
R5
!i122 4536
R6
Z133 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/simulation/testbench/vga_main_tb.vhd
Z134 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/simulation/testbench/vga_main_tb.vhd
l0
L8 1
VWVF7P_h`YXZ>?PCdOhJag0
!s100 cLhYG]Y:8Jc_S:EQzllSF0
R10
32
R23
!i10b 1
R38
Z135 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/simulation/testbench/vga_main_tb.vhd|
Z136 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/simulation/testbench/vga_main_tb.vhd|
!i113 1
R15
R16
Avga_main_behav
R80
R1
R2
R20
R3
R4
R5
DEx4 work 11 vga_main_tb 0 22 WVF7P_h`YXZ>?PCdOhJag0
!i122 4536
l20
L11 49
V7Q8:=hd02DdSLzOl>:1ej0
!s100 oN6OQ]B^D`KXkAnRhm;L01
R10
32
R23
!i10b 1
R38
R135
R136
!i113 1
R15
R16
Evga_sync
Z137 w1738334865
R1
R2
R3
R4
R5
!i122 4525
R6
Z138 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/src/lib/vga/vga_sync.vhd
Z139 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/src/lib/vga/vga_sync.vhd
l0
L13 1
V^9WG:C:cLXz70RNNX?cWN0
!s100 X2PO6=oD`E>]aio^mPO^?1
R10
32
R128
!i10b 1
R31
Z140 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/src/lib/vga/vga_sync.vhd|
Z141 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P14_Camera_VGA/src/lib/vga/vga_sync.vhd|
!i113 1
R15
R16
Avga_sync_rtl
R17
R1
R2
R3
R4
R5
R131
!i122 4525
l55
L26 110
V4_eZcP5o9QM9LVLX9`4k?3
!s100 n27Mbn^Y:6:=^VdVaH7RD3
R10
32
R128
!i10b 1
R31
R140
R141
!i113 1
R15
R16
