--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml sakura_g_aes128.twx sakura_g_aes128.ncd -o
sakura_g_aes128.twr sakura_g_aes128.pcf

Design file:              sakura_g_aes128.ncd
Physical constraint file: sakura_g_aes128.pcf
Device,package,speed:     xc6slx75,csg484,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_OSC = PERIOD TIMEGRP "CLK_OSC_GRP" 41.667 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2982339 paths analyzed, 1675 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  33.754ns.
--------------------------------------------------------------------------------

Paths for end point dut/s2_12 (SLICE_X51Y60.D3), 37856 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dut/PRH1_2_reg_1 (FF)
  Destination:          dut/s2_12 (FF)
  Requirement:          41.667ns
  Data Path Delay:      33.434ns (Levels of Logic = 29)
  Clock Path Skew:      -0.285ns (0.866 - 1.151)
  Source Clock:         clock_BUFG rising at 0.000ns
  Destination Clock:    clock_BUFG rising at 41.667ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dut/PRH1_2_reg_1 to dut/s2_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y28.BQ      Tcko                  0.430   dut/PRH1_2_reg<3>
                                                       dut/PRH1_2_reg_1
    DSP48_X2Y8.B1        net (fanout=1)        0.968   dut/PRH1_2_reg<1>
    DSP48_X2Y8.M13       Tdspdo_B_M            4.938   dut/S_1_2_dut/Mmult_P
                                                       dut/S_1_2_dut/Mmult_P
    SLICE_X63Y32.A5      net (fanout=3)        1.098   dut/S1_2<13>
    SLICE_X63Y32.A       Tilo                  0.259   dut/red3/add1/carry<0>
                                                       dut/red3/add1/u1/o_carry21
    SLICE_X62Y33.C5      net (fanout=2)        0.416   dut/red3/add1/carry<0>
    SLICE_X62Y33.C       Tilo                  0.235   dut/red3/add1/carry<1>
                                                       dut/red3/add1/generate_N_bit_Adder[1].u2/o_carry21
    SLICE_X61Y34.C5      net (fanout=2)        0.443   dut/red3/add1/carry<1>
    SLICE_X61Y34.C       Tilo                  0.259   dut/red3/add1/carry<2>
                                                       dut/red3/add1/generate_N_bit_Adder[2].u2/o_carry21
    SLICE_X57Y34.A6      net (fanout=2)        0.670   dut/red3/add1/carry<2>
    SLICE_X57Y34.A       Tilo                  0.259   dut/red3/add1/carry<3>
                                                       dut/red3/add1/generate_N_bit_Adder[3].u2/o_carry21
    SLICE_X56Y33.A5      net (fanout=2)        0.437   dut/red3/add1/carry<3>
    SLICE_X56Y33.A       Tilo                  0.254   dut/red3/add1/carry<4>
                                                       dut/red3/add1/generate_N_bit_Adder[4].u2/o_carry21
    SLICE_X56Y32.B4      net (fanout=2)        0.493   dut/red3/add1/carry<4>
    SLICE_X56Y32.B       Tilo                  0.254   dut/red3/add1/carry<5>
                                                       dut/red3/add1/generate_N_bit_Adder[5].u2/o_carry21
    SLICE_X59Y31.A5      net (fanout=2)        0.472   dut/red3/add1/carry<5>
    SLICE_X59Y31.A       Tilo                  0.259   dut/red3/add1/generate_N_bit_Adder[6].u2/i_bit1_n
                                                       dut/red3/add1/generate_N_bit_Adder[6].u2/o_carry21
    SLICE_X59Y30.A4      net (fanout=1)        0.482   dut/red3/add1/carry<6>
    SLICE_X59Y30.AMUX    Tilo                  0.337   dut/red3/x<7>
                                                       dut/red3/add1/generate_N_bit_Adder[7].u2/o_carry21
    SLICE_X61Y30.D5      net (fanout=1)        0.519   dut/red3/add1/carry<7>
    SLICE_X61Y30.DMUX    Tilo                  0.337   dut/red3/x<8>
                                                       dut/red3/add1/generate_N_bit_Adder[8].u2/o_carry21
    SLICE_X60Y31.D4      net (fanout=1)        0.491   dut/red3/add1/carry<8>
    SLICE_X60Y31.DMUX    Tilo                  0.326   dut/red3/x<9>
                                                       dut/red3/add1/generate_N_bit_Adder[9].u2/o_carry21
    SLICE_X60Y33.D4      net (fanout=1)        0.548   dut/red3/add1/carry<9>
    SLICE_X60Y33.DMUX    Tilo                  0.326   dut/red3/x<10>
                                                       dut/red3/add1/generate_N_bit_Adder[10].u2/o_carry21
    SLICE_X59Y36.B1      net (fanout=1)        1.036   dut/red3/add1/carry<10>
    SLICE_X59Y36.BMUX    Tilo                  0.337   dut/red3/x<11>
                                                       dut/red3/add1/generate_N_bit_Adder[11].u2/o_carry21
    SLICE_X59Y39.A3      net (fanout=1)        0.782   dut/red3/add1/carry<11>
    SLICE_X59Y39.AMUX    Tilo                  0.337   dut/red3/x<12>
                                                       dut/red3/add1/generate_N_bit_Adder[12].u2/o_carry21
    SLICE_X60Y43.C5      net (fanout=2)        0.751   dut/red3/x<13>
    SLICE_X60Y43.CMUX    Tilo                  0.326   dut/red3/y<0>
                                                       dut/red3/add2/u1/o_carry21
    SLICE_X61Y44.B1      net (fanout=1)        0.729   dut/red3/add2/carry<0>
    SLICE_X61Y44.BMUX    Tilo                  0.337   dut/red3/y<1>
                                                       dut/red3/add2/generate_N_bit_Adder[1].u2/o_carry21
    SLICE_X60Y45.A3      net (fanout=1)        0.540   dut/red3/add2/carry<1>
    SLICE_X60Y45.AMUX    Tilo                  0.326   dut/red3/y<2>
                                                       dut/red3/add2/generate_N_bit_Adder[2].u2/o_carry21
    SLICE_X60Y44.D5      net (fanout=1)        0.447   dut/red3/add2/carry<2>
    SLICE_X60Y44.DMUX    Tilo                  0.326   dut/red3/y<3>
                                                       dut/red3/add2/generate_N_bit_Adder[3].u2/o_carry21
    SLICE_X58Y42.A5      net (fanout=1)        0.711   dut/red3/add2/carry<3>
    SLICE_X58Y42.AMUX    Tilo                  0.298   dut/red3/y_n<4>
                                                       dut/red3/add2/generate_N_bit_Adder[4].u2/o_carry21
    SLICE_X56Y41.A4      net (fanout=1)        0.569   dut/red3/add2/carry<4>
    SLICE_X56Y41.AMUX    Tilo                  0.326   dut/red3/y_n<5>
                                                       dut/red3/add2/generate_N_bit_Adder[5].u2/o_carry21
    SLICE_X54Y39.A4      net (fanout=1)        0.802   dut/red3/add2/carry<5>
    SLICE_X54Y39.AMUX    Tilo                  0.298   dut/red3/y<6>
                                                       dut/red3/add2/generate_N_bit_Adder[6].u2/o_carry21
    SLICE_X55Y39.D1      net (fanout=1)        0.555   dut/red3/add2/carry<6>
    SLICE_X55Y39.DMUX    Tilo                  0.337   dut/red3/y<7>
                                                       dut/red3/add2/generate_N_bit_Adder[7].u2/o_carry21
    SLICE_X57Y40.A5      net (fanout=2)        0.738   dut/red3/add2/carry<7>
    SLICE_X57Y40.A       Tilo                  0.259   dut/red3/add2/carry<8>
                                                       dut/red3/add2/generate_N_bit_Adder[8].u2/o_carry21
    SLICE_X58Y43.A4      net (fanout=2)        0.896   dut/red3/add2/carry<8>
    SLICE_X58Y43.A       Tilo                  0.235   dut/red3/add2/carry<9>
                                                       dut/red3/add2/generate_N_bit_Adder[9].u2/o_carry21
    SLICE_X59Y45.A6      net (fanout=2)        0.364   dut/red3/add2/carry<9>
    SLICE_X59Y45.A       Tilo                  0.259   dut/red3/add2/carry<10>
                                                       dut/red3/add2/generate_N_bit_Adder[10].u2/o_carry21
    SLICE_X59Y46.D3      net (fanout=2)        0.581   dut/red3/add2/carry<10>
    SLICE_X59Y46.D       Tilo                  0.259   dut/red3/add2/carry<11>
                                                       dut/red3/add2/generate_N_bit_Adder[11].u2/o_carry21
    SLICE_X58Y46.A2      net (fanout=2)        0.708   dut/red3/add2/carry<11>
    SLICE_X58Y46.A       Tilo                  0.235   dut/red3/y<13>
                                                       dut/red3/add2/generate_N_bit_Adder[12].u2/o_sum1
    SLICE_X51Y56.A3      net (fanout=26)       1.870   dut/red3/y<12>
    SLICE_X51Y56.A       Tilo                  0.259   dut/S1_2_red<11>
                                                       dut/red3/Mmux_reducted41
    SLICE_X51Y60.D3      net (fanout=2)        0.827   dut/S1_2_red<12>
    SLICE_X51Y60.CLK     Tas                   0.264   dut/s2<7>
                                                       dut/S1_2_red<12>_rt
                                                       dut/s2_12
    -------------------------------------------------  ---------------------------
    Total                                     33.434ns (13.491ns logic, 19.943ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dut/PRH1_2_reg_3 (FF)
  Destination:          dut/s2_12 (FF)
  Requirement:          41.667ns
  Data Path Delay:      33.382ns (Levels of Logic = 29)
  Clock Path Skew:      -0.285ns (0.866 - 1.151)
  Source Clock:         clock_BUFG rising at 0.000ns
  Destination Clock:    clock_BUFG rising at 41.667ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dut/PRH1_2_reg_3 to dut/s2_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y28.DQ      Tcko                  0.430   dut/PRH1_2_reg<3>
                                                       dut/PRH1_2_reg_3
    DSP48_X2Y8.B3        net (fanout=1)        0.916   dut/PRH1_2_reg<3>
    DSP48_X2Y8.M13       Tdspdo_B_M            4.938   dut/S_1_2_dut/Mmult_P
                                                       dut/S_1_2_dut/Mmult_P
    SLICE_X63Y32.A5      net (fanout=3)        1.098   dut/S1_2<13>
    SLICE_X63Y32.A       Tilo                  0.259   dut/red3/add1/carry<0>
                                                       dut/red3/add1/u1/o_carry21
    SLICE_X62Y33.C5      net (fanout=2)        0.416   dut/red3/add1/carry<0>
    SLICE_X62Y33.C       Tilo                  0.235   dut/red3/add1/carry<1>
                                                       dut/red3/add1/generate_N_bit_Adder[1].u2/o_carry21
    SLICE_X61Y34.C5      net (fanout=2)        0.443   dut/red3/add1/carry<1>
    SLICE_X61Y34.C       Tilo                  0.259   dut/red3/add1/carry<2>
                                                       dut/red3/add1/generate_N_bit_Adder[2].u2/o_carry21
    SLICE_X57Y34.A6      net (fanout=2)        0.670   dut/red3/add1/carry<2>
    SLICE_X57Y34.A       Tilo                  0.259   dut/red3/add1/carry<3>
                                                       dut/red3/add1/generate_N_bit_Adder[3].u2/o_carry21
    SLICE_X56Y33.A5      net (fanout=2)        0.437   dut/red3/add1/carry<3>
    SLICE_X56Y33.A       Tilo                  0.254   dut/red3/add1/carry<4>
                                                       dut/red3/add1/generate_N_bit_Adder[4].u2/o_carry21
    SLICE_X56Y32.B4      net (fanout=2)        0.493   dut/red3/add1/carry<4>
    SLICE_X56Y32.B       Tilo                  0.254   dut/red3/add1/carry<5>
                                                       dut/red3/add1/generate_N_bit_Adder[5].u2/o_carry21
    SLICE_X59Y31.A5      net (fanout=2)        0.472   dut/red3/add1/carry<5>
    SLICE_X59Y31.A       Tilo                  0.259   dut/red3/add1/generate_N_bit_Adder[6].u2/i_bit1_n
                                                       dut/red3/add1/generate_N_bit_Adder[6].u2/o_carry21
    SLICE_X59Y30.A4      net (fanout=1)        0.482   dut/red3/add1/carry<6>
    SLICE_X59Y30.AMUX    Tilo                  0.337   dut/red3/x<7>
                                                       dut/red3/add1/generate_N_bit_Adder[7].u2/o_carry21
    SLICE_X61Y30.D5      net (fanout=1)        0.519   dut/red3/add1/carry<7>
    SLICE_X61Y30.DMUX    Tilo                  0.337   dut/red3/x<8>
                                                       dut/red3/add1/generate_N_bit_Adder[8].u2/o_carry21
    SLICE_X60Y31.D4      net (fanout=1)        0.491   dut/red3/add1/carry<8>
    SLICE_X60Y31.DMUX    Tilo                  0.326   dut/red3/x<9>
                                                       dut/red3/add1/generate_N_bit_Adder[9].u2/o_carry21
    SLICE_X60Y33.D4      net (fanout=1)        0.548   dut/red3/add1/carry<9>
    SLICE_X60Y33.DMUX    Tilo                  0.326   dut/red3/x<10>
                                                       dut/red3/add1/generate_N_bit_Adder[10].u2/o_carry21
    SLICE_X59Y36.B1      net (fanout=1)        1.036   dut/red3/add1/carry<10>
    SLICE_X59Y36.BMUX    Tilo                  0.337   dut/red3/x<11>
                                                       dut/red3/add1/generate_N_bit_Adder[11].u2/o_carry21
    SLICE_X59Y39.A3      net (fanout=1)        0.782   dut/red3/add1/carry<11>
    SLICE_X59Y39.AMUX    Tilo                  0.337   dut/red3/x<12>
                                                       dut/red3/add1/generate_N_bit_Adder[12].u2/o_carry21
    SLICE_X60Y43.C5      net (fanout=2)        0.751   dut/red3/x<13>
    SLICE_X60Y43.CMUX    Tilo                  0.326   dut/red3/y<0>
                                                       dut/red3/add2/u1/o_carry21
    SLICE_X61Y44.B1      net (fanout=1)        0.729   dut/red3/add2/carry<0>
    SLICE_X61Y44.BMUX    Tilo                  0.337   dut/red3/y<1>
                                                       dut/red3/add2/generate_N_bit_Adder[1].u2/o_carry21
    SLICE_X60Y45.A3      net (fanout=1)        0.540   dut/red3/add2/carry<1>
    SLICE_X60Y45.AMUX    Tilo                  0.326   dut/red3/y<2>
                                                       dut/red3/add2/generate_N_bit_Adder[2].u2/o_carry21
    SLICE_X60Y44.D5      net (fanout=1)        0.447   dut/red3/add2/carry<2>
    SLICE_X60Y44.DMUX    Tilo                  0.326   dut/red3/y<3>
                                                       dut/red3/add2/generate_N_bit_Adder[3].u2/o_carry21
    SLICE_X58Y42.A5      net (fanout=1)        0.711   dut/red3/add2/carry<3>
    SLICE_X58Y42.AMUX    Tilo                  0.298   dut/red3/y_n<4>
                                                       dut/red3/add2/generate_N_bit_Adder[4].u2/o_carry21
    SLICE_X56Y41.A4      net (fanout=1)        0.569   dut/red3/add2/carry<4>
    SLICE_X56Y41.AMUX    Tilo                  0.326   dut/red3/y_n<5>
                                                       dut/red3/add2/generate_N_bit_Adder[5].u2/o_carry21
    SLICE_X54Y39.A4      net (fanout=1)        0.802   dut/red3/add2/carry<5>
    SLICE_X54Y39.AMUX    Tilo                  0.298   dut/red3/y<6>
                                                       dut/red3/add2/generate_N_bit_Adder[6].u2/o_carry21
    SLICE_X55Y39.D1      net (fanout=1)        0.555   dut/red3/add2/carry<6>
    SLICE_X55Y39.DMUX    Tilo                  0.337   dut/red3/y<7>
                                                       dut/red3/add2/generate_N_bit_Adder[7].u2/o_carry21
    SLICE_X57Y40.A5      net (fanout=2)        0.738   dut/red3/add2/carry<7>
    SLICE_X57Y40.A       Tilo                  0.259   dut/red3/add2/carry<8>
                                                       dut/red3/add2/generate_N_bit_Adder[8].u2/o_carry21
    SLICE_X58Y43.A4      net (fanout=2)        0.896   dut/red3/add2/carry<8>
    SLICE_X58Y43.A       Tilo                  0.235   dut/red3/add2/carry<9>
                                                       dut/red3/add2/generate_N_bit_Adder[9].u2/o_carry21
    SLICE_X59Y45.A6      net (fanout=2)        0.364   dut/red3/add2/carry<9>
    SLICE_X59Y45.A       Tilo                  0.259   dut/red3/add2/carry<10>
                                                       dut/red3/add2/generate_N_bit_Adder[10].u2/o_carry21
    SLICE_X59Y46.D3      net (fanout=2)        0.581   dut/red3/add2/carry<10>
    SLICE_X59Y46.D       Tilo                  0.259   dut/red3/add2/carry<11>
                                                       dut/red3/add2/generate_N_bit_Adder[11].u2/o_carry21
    SLICE_X58Y46.A2      net (fanout=2)        0.708   dut/red3/add2/carry<11>
    SLICE_X58Y46.A       Tilo                  0.235   dut/red3/y<13>
                                                       dut/red3/add2/generate_N_bit_Adder[12].u2/o_sum1
    SLICE_X51Y56.A3      net (fanout=26)       1.870   dut/red3/y<12>
    SLICE_X51Y56.A       Tilo                  0.259   dut/S1_2_red<11>
                                                       dut/red3/Mmux_reducted41
    SLICE_X51Y60.D3      net (fanout=2)        0.827   dut/S1_2_red<12>
    SLICE_X51Y60.CLK     Tas                   0.264   dut/s2<7>
                                                       dut/S1_2_red<12>_rt
                                                       dut/s2_12
    -------------------------------------------------  ---------------------------
    Total                                     33.382ns (13.491ns logic, 19.891ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dut/PRH1_2_reg_2 (FF)
  Destination:          dut/s2_12 (FF)
  Requirement:          41.667ns
  Data Path Delay:      33.311ns (Levels of Logic = 29)
  Clock Path Skew:      -0.285ns (0.866 - 1.151)
  Source Clock:         clock_BUFG rising at 0.000ns
  Destination Clock:    clock_BUFG rising at 41.667ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dut/PRH1_2_reg_2 to dut/s2_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y28.CQ      Tcko                  0.430   dut/PRH1_2_reg<3>
                                                       dut/PRH1_2_reg_2
    DSP48_X2Y8.B2        net (fanout=1)        0.845   dut/PRH1_2_reg<2>
    DSP48_X2Y8.M13       Tdspdo_B_M            4.938   dut/S_1_2_dut/Mmult_P
                                                       dut/S_1_2_dut/Mmult_P
    SLICE_X63Y32.A5      net (fanout=3)        1.098   dut/S1_2<13>
    SLICE_X63Y32.A       Tilo                  0.259   dut/red3/add1/carry<0>
                                                       dut/red3/add1/u1/o_carry21
    SLICE_X62Y33.C5      net (fanout=2)        0.416   dut/red3/add1/carry<0>
    SLICE_X62Y33.C       Tilo                  0.235   dut/red3/add1/carry<1>
                                                       dut/red3/add1/generate_N_bit_Adder[1].u2/o_carry21
    SLICE_X61Y34.C5      net (fanout=2)        0.443   dut/red3/add1/carry<1>
    SLICE_X61Y34.C       Tilo                  0.259   dut/red3/add1/carry<2>
                                                       dut/red3/add1/generate_N_bit_Adder[2].u2/o_carry21
    SLICE_X57Y34.A6      net (fanout=2)        0.670   dut/red3/add1/carry<2>
    SLICE_X57Y34.A       Tilo                  0.259   dut/red3/add1/carry<3>
                                                       dut/red3/add1/generate_N_bit_Adder[3].u2/o_carry21
    SLICE_X56Y33.A5      net (fanout=2)        0.437   dut/red3/add1/carry<3>
    SLICE_X56Y33.A       Tilo                  0.254   dut/red3/add1/carry<4>
                                                       dut/red3/add1/generate_N_bit_Adder[4].u2/o_carry21
    SLICE_X56Y32.B4      net (fanout=2)        0.493   dut/red3/add1/carry<4>
    SLICE_X56Y32.B       Tilo                  0.254   dut/red3/add1/carry<5>
                                                       dut/red3/add1/generate_N_bit_Adder[5].u2/o_carry21
    SLICE_X59Y31.A5      net (fanout=2)        0.472   dut/red3/add1/carry<5>
    SLICE_X59Y31.A       Tilo                  0.259   dut/red3/add1/generate_N_bit_Adder[6].u2/i_bit1_n
                                                       dut/red3/add1/generate_N_bit_Adder[6].u2/o_carry21
    SLICE_X59Y30.A4      net (fanout=1)        0.482   dut/red3/add1/carry<6>
    SLICE_X59Y30.AMUX    Tilo                  0.337   dut/red3/x<7>
                                                       dut/red3/add1/generate_N_bit_Adder[7].u2/o_carry21
    SLICE_X61Y30.D5      net (fanout=1)        0.519   dut/red3/add1/carry<7>
    SLICE_X61Y30.DMUX    Tilo                  0.337   dut/red3/x<8>
                                                       dut/red3/add1/generate_N_bit_Adder[8].u2/o_carry21
    SLICE_X60Y31.D4      net (fanout=1)        0.491   dut/red3/add1/carry<8>
    SLICE_X60Y31.DMUX    Tilo                  0.326   dut/red3/x<9>
                                                       dut/red3/add1/generate_N_bit_Adder[9].u2/o_carry21
    SLICE_X60Y33.D4      net (fanout=1)        0.548   dut/red3/add1/carry<9>
    SLICE_X60Y33.DMUX    Tilo                  0.326   dut/red3/x<10>
                                                       dut/red3/add1/generate_N_bit_Adder[10].u2/o_carry21
    SLICE_X59Y36.B1      net (fanout=1)        1.036   dut/red3/add1/carry<10>
    SLICE_X59Y36.BMUX    Tilo                  0.337   dut/red3/x<11>
                                                       dut/red3/add1/generate_N_bit_Adder[11].u2/o_carry21
    SLICE_X59Y39.A3      net (fanout=1)        0.782   dut/red3/add1/carry<11>
    SLICE_X59Y39.AMUX    Tilo                  0.337   dut/red3/x<12>
                                                       dut/red3/add1/generate_N_bit_Adder[12].u2/o_carry21
    SLICE_X60Y43.C5      net (fanout=2)        0.751   dut/red3/x<13>
    SLICE_X60Y43.CMUX    Tilo                  0.326   dut/red3/y<0>
                                                       dut/red3/add2/u1/o_carry21
    SLICE_X61Y44.B1      net (fanout=1)        0.729   dut/red3/add2/carry<0>
    SLICE_X61Y44.BMUX    Tilo                  0.337   dut/red3/y<1>
                                                       dut/red3/add2/generate_N_bit_Adder[1].u2/o_carry21
    SLICE_X60Y45.A3      net (fanout=1)        0.540   dut/red3/add2/carry<1>
    SLICE_X60Y45.AMUX    Tilo                  0.326   dut/red3/y<2>
                                                       dut/red3/add2/generate_N_bit_Adder[2].u2/o_carry21
    SLICE_X60Y44.D5      net (fanout=1)        0.447   dut/red3/add2/carry<2>
    SLICE_X60Y44.DMUX    Tilo                  0.326   dut/red3/y<3>
                                                       dut/red3/add2/generate_N_bit_Adder[3].u2/o_carry21
    SLICE_X58Y42.A5      net (fanout=1)        0.711   dut/red3/add2/carry<3>
    SLICE_X58Y42.AMUX    Tilo                  0.298   dut/red3/y_n<4>
                                                       dut/red3/add2/generate_N_bit_Adder[4].u2/o_carry21
    SLICE_X56Y41.A4      net (fanout=1)        0.569   dut/red3/add2/carry<4>
    SLICE_X56Y41.AMUX    Tilo                  0.326   dut/red3/y_n<5>
                                                       dut/red3/add2/generate_N_bit_Adder[5].u2/o_carry21
    SLICE_X54Y39.A4      net (fanout=1)        0.802   dut/red3/add2/carry<5>
    SLICE_X54Y39.AMUX    Tilo                  0.298   dut/red3/y<6>
                                                       dut/red3/add2/generate_N_bit_Adder[6].u2/o_carry21
    SLICE_X55Y39.D1      net (fanout=1)        0.555   dut/red3/add2/carry<6>
    SLICE_X55Y39.DMUX    Tilo                  0.337   dut/red3/y<7>
                                                       dut/red3/add2/generate_N_bit_Adder[7].u2/o_carry21
    SLICE_X57Y40.A5      net (fanout=2)        0.738   dut/red3/add2/carry<7>
    SLICE_X57Y40.A       Tilo                  0.259   dut/red3/add2/carry<8>
                                                       dut/red3/add2/generate_N_bit_Adder[8].u2/o_carry21
    SLICE_X58Y43.A4      net (fanout=2)        0.896   dut/red3/add2/carry<8>
    SLICE_X58Y43.A       Tilo                  0.235   dut/red3/add2/carry<9>
                                                       dut/red3/add2/generate_N_bit_Adder[9].u2/o_carry21
    SLICE_X59Y45.A6      net (fanout=2)        0.364   dut/red3/add2/carry<9>
    SLICE_X59Y45.A       Tilo                  0.259   dut/red3/add2/carry<10>
                                                       dut/red3/add2/generate_N_bit_Adder[10].u2/o_carry21
    SLICE_X59Y46.D3      net (fanout=2)        0.581   dut/red3/add2/carry<10>
    SLICE_X59Y46.D       Tilo                  0.259   dut/red3/add2/carry<11>
                                                       dut/red3/add2/generate_N_bit_Adder[11].u2/o_carry21
    SLICE_X58Y46.A2      net (fanout=2)        0.708   dut/red3/add2/carry<11>
    SLICE_X58Y46.A       Tilo                  0.235   dut/red3/y<13>
                                                       dut/red3/add2/generate_N_bit_Adder[12].u2/o_sum1
    SLICE_X51Y56.A3      net (fanout=26)       1.870   dut/red3/y<12>
    SLICE_X51Y56.A       Tilo                  0.259   dut/S1_2_red<11>
                                                       dut/red3/Mmux_reducted41
    SLICE_X51Y60.D3      net (fanout=2)        0.827   dut/S1_2_red<12>
    SLICE_X51Y60.CLK     Tas                   0.264   dut/s2<7>
                                                       dut/S1_2_red<12>_rt
                                                       dut/s2_12
    -------------------------------------------------  ---------------------------
    Total                                     33.311ns (13.491ns logic, 19.820ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Paths for end point dut/s1_12 (SLICE_X50Y60.D3), 37856 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dut/PRH1_2_reg_1 (FF)
  Destination:          dut/s1_12 (FF)
  Requirement:          41.667ns
  Data Path Delay:      33.342ns (Levels of Logic = 29)
  Clock Path Skew:      -0.285ns (0.866 - 1.151)
  Source Clock:         clock_BUFG rising at 0.000ns
  Destination Clock:    clock_BUFG rising at 41.667ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dut/PRH1_2_reg_1 to dut/s1_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y28.BQ      Tcko                  0.430   dut/PRH1_2_reg<3>
                                                       dut/PRH1_2_reg_1
    DSP48_X2Y8.B1        net (fanout=1)        0.968   dut/PRH1_2_reg<1>
    DSP48_X2Y8.M13       Tdspdo_B_M            4.938   dut/S_1_2_dut/Mmult_P
                                                       dut/S_1_2_dut/Mmult_P
    SLICE_X63Y32.A5      net (fanout=3)        1.098   dut/S1_2<13>
    SLICE_X63Y32.A       Tilo                  0.259   dut/red3/add1/carry<0>
                                                       dut/red3/add1/u1/o_carry21
    SLICE_X62Y33.C5      net (fanout=2)        0.416   dut/red3/add1/carry<0>
    SLICE_X62Y33.C       Tilo                  0.235   dut/red3/add1/carry<1>
                                                       dut/red3/add1/generate_N_bit_Adder[1].u2/o_carry21
    SLICE_X61Y34.C5      net (fanout=2)        0.443   dut/red3/add1/carry<1>
    SLICE_X61Y34.C       Tilo                  0.259   dut/red3/add1/carry<2>
                                                       dut/red3/add1/generate_N_bit_Adder[2].u2/o_carry21
    SLICE_X57Y34.A6      net (fanout=2)        0.670   dut/red3/add1/carry<2>
    SLICE_X57Y34.A       Tilo                  0.259   dut/red3/add1/carry<3>
                                                       dut/red3/add1/generate_N_bit_Adder[3].u2/o_carry21
    SLICE_X56Y33.A5      net (fanout=2)        0.437   dut/red3/add1/carry<3>
    SLICE_X56Y33.A       Tilo                  0.254   dut/red3/add1/carry<4>
                                                       dut/red3/add1/generate_N_bit_Adder[4].u2/o_carry21
    SLICE_X56Y32.B4      net (fanout=2)        0.493   dut/red3/add1/carry<4>
    SLICE_X56Y32.B       Tilo                  0.254   dut/red3/add1/carry<5>
                                                       dut/red3/add1/generate_N_bit_Adder[5].u2/o_carry21
    SLICE_X59Y31.A5      net (fanout=2)        0.472   dut/red3/add1/carry<5>
    SLICE_X59Y31.A       Tilo                  0.259   dut/red3/add1/generate_N_bit_Adder[6].u2/i_bit1_n
                                                       dut/red3/add1/generate_N_bit_Adder[6].u2/o_carry21
    SLICE_X59Y30.A4      net (fanout=1)        0.482   dut/red3/add1/carry<6>
    SLICE_X59Y30.AMUX    Tilo                  0.337   dut/red3/x<7>
                                                       dut/red3/add1/generate_N_bit_Adder[7].u2/o_carry21
    SLICE_X61Y30.D5      net (fanout=1)        0.519   dut/red3/add1/carry<7>
    SLICE_X61Y30.DMUX    Tilo                  0.337   dut/red3/x<8>
                                                       dut/red3/add1/generate_N_bit_Adder[8].u2/o_carry21
    SLICE_X60Y31.D4      net (fanout=1)        0.491   dut/red3/add1/carry<8>
    SLICE_X60Y31.DMUX    Tilo                  0.326   dut/red3/x<9>
                                                       dut/red3/add1/generate_N_bit_Adder[9].u2/o_carry21
    SLICE_X60Y33.D4      net (fanout=1)        0.548   dut/red3/add1/carry<9>
    SLICE_X60Y33.DMUX    Tilo                  0.326   dut/red3/x<10>
                                                       dut/red3/add1/generate_N_bit_Adder[10].u2/o_carry21
    SLICE_X59Y36.B1      net (fanout=1)        1.036   dut/red3/add1/carry<10>
    SLICE_X59Y36.BMUX    Tilo                  0.337   dut/red3/x<11>
                                                       dut/red3/add1/generate_N_bit_Adder[11].u2/o_carry21
    SLICE_X59Y39.A3      net (fanout=1)        0.782   dut/red3/add1/carry<11>
    SLICE_X59Y39.AMUX    Tilo                  0.337   dut/red3/x<12>
                                                       dut/red3/add1/generate_N_bit_Adder[12].u2/o_carry21
    SLICE_X60Y43.C5      net (fanout=2)        0.751   dut/red3/x<13>
    SLICE_X60Y43.CMUX    Tilo                  0.326   dut/red3/y<0>
                                                       dut/red3/add2/u1/o_carry21
    SLICE_X61Y44.B1      net (fanout=1)        0.729   dut/red3/add2/carry<0>
    SLICE_X61Y44.BMUX    Tilo                  0.337   dut/red3/y<1>
                                                       dut/red3/add2/generate_N_bit_Adder[1].u2/o_carry21
    SLICE_X60Y45.A3      net (fanout=1)        0.540   dut/red3/add2/carry<1>
    SLICE_X60Y45.AMUX    Tilo                  0.326   dut/red3/y<2>
                                                       dut/red3/add2/generate_N_bit_Adder[2].u2/o_carry21
    SLICE_X60Y44.D5      net (fanout=1)        0.447   dut/red3/add2/carry<2>
    SLICE_X60Y44.DMUX    Tilo                  0.326   dut/red3/y<3>
                                                       dut/red3/add2/generate_N_bit_Adder[3].u2/o_carry21
    SLICE_X58Y42.A5      net (fanout=1)        0.711   dut/red3/add2/carry<3>
    SLICE_X58Y42.AMUX    Tilo                  0.298   dut/red3/y_n<4>
                                                       dut/red3/add2/generate_N_bit_Adder[4].u2/o_carry21
    SLICE_X56Y41.A4      net (fanout=1)        0.569   dut/red3/add2/carry<4>
    SLICE_X56Y41.AMUX    Tilo                  0.326   dut/red3/y_n<5>
                                                       dut/red3/add2/generate_N_bit_Adder[5].u2/o_carry21
    SLICE_X54Y39.A4      net (fanout=1)        0.802   dut/red3/add2/carry<5>
    SLICE_X54Y39.AMUX    Tilo                  0.298   dut/red3/y<6>
                                                       dut/red3/add2/generate_N_bit_Adder[6].u2/o_carry21
    SLICE_X55Y39.D1      net (fanout=1)        0.555   dut/red3/add2/carry<6>
    SLICE_X55Y39.DMUX    Tilo                  0.337   dut/red3/y<7>
                                                       dut/red3/add2/generate_N_bit_Adder[7].u2/o_carry21
    SLICE_X57Y40.A5      net (fanout=2)        0.738   dut/red3/add2/carry<7>
    SLICE_X57Y40.A       Tilo                  0.259   dut/red3/add2/carry<8>
                                                       dut/red3/add2/generate_N_bit_Adder[8].u2/o_carry21
    SLICE_X58Y43.A4      net (fanout=2)        0.896   dut/red3/add2/carry<8>
    SLICE_X58Y43.A       Tilo                  0.235   dut/red3/add2/carry<9>
                                                       dut/red3/add2/generate_N_bit_Adder[9].u2/o_carry21
    SLICE_X59Y45.A6      net (fanout=2)        0.364   dut/red3/add2/carry<9>
    SLICE_X59Y45.A       Tilo                  0.259   dut/red3/add2/carry<10>
                                                       dut/red3/add2/generate_N_bit_Adder[10].u2/o_carry21
    SLICE_X59Y46.D3      net (fanout=2)        0.581   dut/red3/add2/carry<10>
    SLICE_X59Y46.D       Tilo                  0.259   dut/red3/add2/carry<11>
                                                       dut/red3/add2/generate_N_bit_Adder[11].u2/o_carry21
    SLICE_X58Y46.A2      net (fanout=2)        0.708   dut/red3/add2/carry<11>
    SLICE_X58Y46.A       Tilo                  0.235   dut/red3/y<13>
                                                       dut/red3/add2/generate_N_bit_Adder[12].u2/o_sum1
    SLICE_X51Y56.A3      net (fanout=26)       1.870   dut/red3/y<12>
    SLICE_X51Y56.A       Tilo                  0.259   dut/S1_2_red<11>
                                                       dut/red3/Mmux_reducted41
    SLICE_X50Y60.D3      net (fanout=2)        0.778   dut/S1_2_red<12>
    SLICE_X50Y60.CLK     Tas                   0.221   dut/s1<7>
                                                       dut/S1_2_red<12>_rt
                                                       dut/s1_12
    -------------------------------------------------  ---------------------------
    Total                                     33.342ns (13.448ns logic, 19.894ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dut/PRH1_2_reg_3 (FF)
  Destination:          dut/s1_12 (FF)
  Requirement:          41.667ns
  Data Path Delay:      33.290ns (Levels of Logic = 29)
  Clock Path Skew:      -0.285ns (0.866 - 1.151)
  Source Clock:         clock_BUFG rising at 0.000ns
  Destination Clock:    clock_BUFG rising at 41.667ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dut/PRH1_2_reg_3 to dut/s1_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y28.DQ      Tcko                  0.430   dut/PRH1_2_reg<3>
                                                       dut/PRH1_2_reg_3
    DSP48_X2Y8.B3        net (fanout=1)        0.916   dut/PRH1_2_reg<3>
    DSP48_X2Y8.M13       Tdspdo_B_M            4.938   dut/S_1_2_dut/Mmult_P
                                                       dut/S_1_2_dut/Mmult_P
    SLICE_X63Y32.A5      net (fanout=3)        1.098   dut/S1_2<13>
    SLICE_X63Y32.A       Tilo                  0.259   dut/red3/add1/carry<0>
                                                       dut/red3/add1/u1/o_carry21
    SLICE_X62Y33.C5      net (fanout=2)        0.416   dut/red3/add1/carry<0>
    SLICE_X62Y33.C       Tilo                  0.235   dut/red3/add1/carry<1>
                                                       dut/red3/add1/generate_N_bit_Adder[1].u2/o_carry21
    SLICE_X61Y34.C5      net (fanout=2)        0.443   dut/red3/add1/carry<1>
    SLICE_X61Y34.C       Tilo                  0.259   dut/red3/add1/carry<2>
                                                       dut/red3/add1/generate_N_bit_Adder[2].u2/o_carry21
    SLICE_X57Y34.A6      net (fanout=2)        0.670   dut/red3/add1/carry<2>
    SLICE_X57Y34.A       Tilo                  0.259   dut/red3/add1/carry<3>
                                                       dut/red3/add1/generate_N_bit_Adder[3].u2/o_carry21
    SLICE_X56Y33.A5      net (fanout=2)        0.437   dut/red3/add1/carry<3>
    SLICE_X56Y33.A       Tilo                  0.254   dut/red3/add1/carry<4>
                                                       dut/red3/add1/generate_N_bit_Adder[4].u2/o_carry21
    SLICE_X56Y32.B4      net (fanout=2)        0.493   dut/red3/add1/carry<4>
    SLICE_X56Y32.B       Tilo                  0.254   dut/red3/add1/carry<5>
                                                       dut/red3/add1/generate_N_bit_Adder[5].u2/o_carry21
    SLICE_X59Y31.A5      net (fanout=2)        0.472   dut/red3/add1/carry<5>
    SLICE_X59Y31.A       Tilo                  0.259   dut/red3/add1/generate_N_bit_Adder[6].u2/i_bit1_n
                                                       dut/red3/add1/generate_N_bit_Adder[6].u2/o_carry21
    SLICE_X59Y30.A4      net (fanout=1)        0.482   dut/red3/add1/carry<6>
    SLICE_X59Y30.AMUX    Tilo                  0.337   dut/red3/x<7>
                                                       dut/red3/add1/generate_N_bit_Adder[7].u2/o_carry21
    SLICE_X61Y30.D5      net (fanout=1)        0.519   dut/red3/add1/carry<7>
    SLICE_X61Y30.DMUX    Tilo                  0.337   dut/red3/x<8>
                                                       dut/red3/add1/generate_N_bit_Adder[8].u2/o_carry21
    SLICE_X60Y31.D4      net (fanout=1)        0.491   dut/red3/add1/carry<8>
    SLICE_X60Y31.DMUX    Tilo                  0.326   dut/red3/x<9>
                                                       dut/red3/add1/generate_N_bit_Adder[9].u2/o_carry21
    SLICE_X60Y33.D4      net (fanout=1)        0.548   dut/red3/add1/carry<9>
    SLICE_X60Y33.DMUX    Tilo                  0.326   dut/red3/x<10>
                                                       dut/red3/add1/generate_N_bit_Adder[10].u2/o_carry21
    SLICE_X59Y36.B1      net (fanout=1)        1.036   dut/red3/add1/carry<10>
    SLICE_X59Y36.BMUX    Tilo                  0.337   dut/red3/x<11>
                                                       dut/red3/add1/generate_N_bit_Adder[11].u2/o_carry21
    SLICE_X59Y39.A3      net (fanout=1)        0.782   dut/red3/add1/carry<11>
    SLICE_X59Y39.AMUX    Tilo                  0.337   dut/red3/x<12>
                                                       dut/red3/add1/generate_N_bit_Adder[12].u2/o_carry21
    SLICE_X60Y43.C5      net (fanout=2)        0.751   dut/red3/x<13>
    SLICE_X60Y43.CMUX    Tilo                  0.326   dut/red3/y<0>
                                                       dut/red3/add2/u1/o_carry21
    SLICE_X61Y44.B1      net (fanout=1)        0.729   dut/red3/add2/carry<0>
    SLICE_X61Y44.BMUX    Tilo                  0.337   dut/red3/y<1>
                                                       dut/red3/add2/generate_N_bit_Adder[1].u2/o_carry21
    SLICE_X60Y45.A3      net (fanout=1)        0.540   dut/red3/add2/carry<1>
    SLICE_X60Y45.AMUX    Tilo                  0.326   dut/red3/y<2>
                                                       dut/red3/add2/generate_N_bit_Adder[2].u2/o_carry21
    SLICE_X60Y44.D5      net (fanout=1)        0.447   dut/red3/add2/carry<2>
    SLICE_X60Y44.DMUX    Tilo                  0.326   dut/red3/y<3>
                                                       dut/red3/add2/generate_N_bit_Adder[3].u2/o_carry21
    SLICE_X58Y42.A5      net (fanout=1)        0.711   dut/red3/add2/carry<3>
    SLICE_X58Y42.AMUX    Tilo                  0.298   dut/red3/y_n<4>
                                                       dut/red3/add2/generate_N_bit_Adder[4].u2/o_carry21
    SLICE_X56Y41.A4      net (fanout=1)        0.569   dut/red3/add2/carry<4>
    SLICE_X56Y41.AMUX    Tilo                  0.326   dut/red3/y_n<5>
                                                       dut/red3/add2/generate_N_bit_Adder[5].u2/o_carry21
    SLICE_X54Y39.A4      net (fanout=1)        0.802   dut/red3/add2/carry<5>
    SLICE_X54Y39.AMUX    Tilo                  0.298   dut/red3/y<6>
                                                       dut/red3/add2/generate_N_bit_Adder[6].u2/o_carry21
    SLICE_X55Y39.D1      net (fanout=1)        0.555   dut/red3/add2/carry<6>
    SLICE_X55Y39.DMUX    Tilo                  0.337   dut/red3/y<7>
                                                       dut/red3/add2/generate_N_bit_Adder[7].u2/o_carry21
    SLICE_X57Y40.A5      net (fanout=2)        0.738   dut/red3/add2/carry<7>
    SLICE_X57Y40.A       Tilo                  0.259   dut/red3/add2/carry<8>
                                                       dut/red3/add2/generate_N_bit_Adder[8].u2/o_carry21
    SLICE_X58Y43.A4      net (fanout=2)        0.896   dut/red3/add2/carry<8>
    SLICE_X58Y43.A       Tilo                  0.235   dut/red3/add2/carry<9>
                                                       dut/red3/add2/generate_N_bit_Adder[9].u2/o_carry21
    SLICE_X59Y45.A6      net (fanout=2)        0.364   dut/red3/add2/carry<9>
    SLICE_X59Y45.A       Tilo                  0.259   dut/red3/add2/carry<10>
                                                       dut/red3/add2/generate_N_bit_Adder[10].u2/o_carry21
    SLICE_X59Y46.D3      net (fanout=2)        0.581   dut/red3/add2/carry<10>
    SLICE_X59Y46.D       Tilo                  0.259   dut/red3/add2/carry<11>
                                                       dut/red3/add2/generate_N_bit_Adder[11].u2/o_carry21
    SLICE_X58Y46.A2      net (fanout=2)        0.708   dut/red3/add2/carry<11>
    SLICE_X58Y46.A       Tilo                  0.235   dut/red3/y<13>
                                                       dut/red3/add2/generate_N_bit_Adder[12].u2/o_sum1
    SLICE_X51Y56.A3      net (fanout=26)       1.870   dut/red3/y<12>
    SLICE_X51Y56.A       Tilo                  0.259   dut/S1_2_red<11>
                                                       dut/red3/Mmux_reducted41
    SLICE_X50Y60.D3      net (fanout=2)        0.778   dut/S1_2_red<12>
    SLICE_X50Y60.CLK     Tas                   0.221   dut/s1<7>
                                                       dut/S1_2_red<12>_rt
                                                       dut/s1_12
    -------------------------------------------------  ---------------------------
    Total                                     33.290ns (13.448ns logic, 19.842ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dut/PRH1_2_reg_2 (FF)
  Destination:          dut/s1_12 (FF)
  Requirement:          41.667ns
  Data Path Delay:      33.219ns (Levels of Logic = 29)
  Clock Path Skew:      -0.285ns (0.866 - 1.151)
  Source Clock:         clock_BUFG rising at 0.000ns
  Destination Clock:    clock_BUFG rising at 41.667ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dut/PRH1_2_reg_2 to dut/s1_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y28.CQ      Tcko                  0.430   dut/PRH1_2_reg<3>
                                                       dut/PRH1_2_reg_2
    DSP48_X2Y8.B2        net (fanout=1)        0.845   dut/PRH1_2_reg<2>
    DSP48_X2Y8.M13       Tdspdo_B_M            4.938   dut/S_1_2_dut/Mmult_P
                                                       dut/S_1_2_dut/Mmult_P
    SLICE_X63Y32.A5      net (fanout=3)        1.098   dut/S1_2<13>
    SLICE_X63Y32.A       Tilo                  0.259   dut/red3/add1/carry<0>
                                                       dut/red3/add1/u1/o_carry21
    SLICE_X62Y33.C5      net (fanout=2)        0.416   dut/red3/add1/carry<0>
    SLICE_X62Y33.C       Tilo                  0.235   dut/red3/add1/carry<1>
                                                       dut/red3/add1/generate_N_bit_Adder[1].u2/o_carry21
    SLICE_X61Y34.C5      net (fanout=2)        0.443   dut/red3/add1/carry<1>
    SLICE_X61Y34.C       Tilo                  0.259   dut/red3/add1/carry<2>
                                                       dut/red3/add1/generate_N_bit_Adder[2].u2/o_carry21
    SLICE_X57Y34.A6      net (fanout=2)        0.670   dut/red3/add1/carry<2>
    SLICE_X57Y34.A       Tilo                  0.259   dut/red3/add1/carry<3>
                                                       dut/red3/add1/generate_N_bit_Adder[3].u2/o_carry21
    SLICE_X56Y33.A5      net (fanout=2)        0.437   dut/red3/add1/carry<3>
    SLICE_X56Y33.A       Tilo                  0.254   dut/red3/add1/carry<4>
                                                       dut/red3/add1/generate_N_bit_Adder[4].u2/o_carry21
    SLICE_X56Y32.B4      net (fanout=2)        0.493   dut/red3/add1/carry<4>
    SLICE_X56Y32.B       Tilo                  0.254   dut/red3/add1/carry<5>
                                                       dut/red3/add1/generate_N_bit_Adder[5].u2/o_carry21
    SLICE_X59Y31.A5      net (fanout=2)        0.472   dut/red3/add1/carry<5>
    SLICE_X59Y31.A       Tilo                  0.259   dut/red3/add1/generate_N_bit_Adder[6].u2/i_bit1_n
                                                       dut/red3/add1/generate_N_bit_Adder[6].u2/o_carry21
    SLICE_X59Y30.A4      net (fanout=1)        0.482   dut/red3/add1/carry<6>
    SLICE_X59Y30.AMUX    Tilo                  0.337   dut/red3/x<7>
                                                       dut/red3/add1/generate_N_bit_Adder[7].u2/o_carry21
    SLICE_X61Y30.D5      net (fanout=1)        0.519   dut/red3/add1/carry<7>
    SLICE_X61Y30.DMUX    Tilo                  0.337   dut/red3/x<8>
                                                       dut/red3/add1/generate_N_bit_Adder[8].u2/o_carry21
    SLICE_X60Y31.D4      net (fanout=1)        0.491   dut/red3/add1/carry<8>
    SLICE_X60Y31.DMUX    Tilo                  0.326   dut/red3/x<9>
                                                       dut/red3/add1/generate_N_bit_Adder[9].u2/o_carry21
    SLICE_X60Y33.D4      net (fanout=1)        0.548   dut/red3/add1/carry<9>
    SLICE_X60Y33.DMUX    Tilo                  0.326   dut/red3/x<10>
                                                       dut/red3/add1/generate_N_bit_Adder[10].u2/o_carry21
    SLICE_X59Y36.B1      net (fanout=1)        1.036   dut/red3/add1/carry<10>
    SLICE_X59Y36.BMUX    Tilo                  0.337   dut/red3/x<11>
                                                       dut/red3/add1/generate_N_bit_Adder[11].u2/o_carry21
    SLICE_X59Y39.A3      net (fanout=1)        0.782   dut/red3/add1/carry<11>
    SLICE_X59Y39.AMUX    Tilo                  0.337   dut/red3/x<12>
                                                       dut/red3/add1/generate_N_bit_Adder[12].u2/o_carry21
    SLICE_X60Y43.C5      net (fanout=2)        0.751   dut/red3/x<13>
    SLICE_X60Y43.CMUX    Tilo                  0.326   dut/red3/y<0>
                                                       dut/red3/add2/u1/o_carry21
    SLICE_X61Y44.B1      net (fanout=1)        0.729   dut/red3/add2/carry<0>
    SLICE_X61Y44.BMUX    Tilo                  0.337   dut/red3/y<1>
                                                       dut/red3/add2/generate_N_bit_Adder[1].u2/o_carry21
    SLICE_X60Y45.A3      net (fanout=1)        0.540   dut/red3/add2/carry<1>
    SLICE_X60Y45.AMUX    Tilo                  0.326   dut/red3/y<2>
                                                       dut/red3/add2/generate_N_bit_Adder[2].u2/o_carry21
    SLICE_X60Y44.D5      net (fanout=1)        0.447   dut/red3/add2/carry<2>
    SLICE_X60Y44.DMUX    Tilo                  0.326   dut/red3/y<3>
                                                       dut/red3/add2/generate_N_bit_Adder[3].u2/o_carry21
    SLICE_X58Y42.A5      net (fanout=1)        0.711   dut/red3/add2/carry<3>
    SLICE_X58Y42.AMUX    Tilo                  0.298   dut/red3/y_n<4>
                                                       dut/red3/add2/generate_N_bit_Adder[4].u2/o_carry21
    SLICE_X56Y41.A4      net (fanout=1)        0.569   dut/red3/add2/carry<4>
    SLICE_X56Y41.AMUX    Tilo                  0.326   dut/red3/y_n<5>
                                                       dut/red3/add2/generate_N_bit_Adder[5].u2/o_carry21
    SLICE_X54Y39.A4      net (fanout=1)        0.802   dut/red3/add2/carry<5>
    SLICE_X54Y39.AMUX    Tilo                  0.298   dut/red3/y<6>
                                                       dut/red3/add2/generate_N_bit_Adder[6].u2/o_carry21
    SLICE_X55Y39.D1      net (fanout=1)        0.555   dut/red3/add2/carry<6>
    SLICE_X55Y39.DMUX    Tilo                  0.337   dut/red3/y<7>
                                                       dut/red3/add2/generate_N_bit_Adder[7].u2/o_carry21
    SLICE_X57Y40.A5      net (fanout=2)        0.738   dut/red3/add2/carry<7>
    SLICE_X57Y40.A       Tilo                  0.259   dut/red3/add2/carry<8>
                                                       dut/red3/add2/generate_N_bit_Adder[8].u2/o_carry21
    SLICE_X58Y43.A4      net (fanout=2)        0.896   dut/red3/add2/carry<8>
    SLICE_X58Y43.A       Tilo                  0.235   dut/red3/add2/carry<9>
                                                       dut/red3/add2/generate_N_bit_Adder[9].u2/o_carry21
    SLICE_X59Y45.A6      net (fanout=2)        0.364   dut/red3/add2/carry<9>
    SLICE_X59Y45.A       Tilo                  0.259   dut/red3/add2/carry<10>
                                                       dut/red3/add2/generate_N_bit_Adder[10].u2/o_carry21
    SLICE_X59Y46.D3      net (fanout=2)        0.581   dut/red3/add2/carry<10>
    SLICE_X59Y46.D       Tilo                  0.259   dut/red3/add2/carry<11>
                                                       dut/red3/add2/generate_N_bit_Adder[11].u2/o_carry21
    SLICE_X58Y46.A2      net (fanout=2)        0.708   dut/red3/add2/carry<11>
    SLICE_X58Y46.A       Tilo                  0.235   dut/red3/y<13>
                                                       dut/red3/add2/generate_N_bit_Adder[12].u2/o_sum1
    SLICE_X51Y56.A3      net (fanout=26)       1.870   dut/red3/y<12>
    SLICE_X51Y56.A       Tilo                  0.259   dut/S1_2_red<11>
                                                       dut/red3/Mmux_reducted41
    SLICE_X50Y60.D3      net (fanout=2)        0.778   dut/S1_2_red<12>
    SLICE_X50Y60.CLK     Tas                   0.221   dut/s1<7>
                                                       dut/S1_2_red<12>_rt
                                                       dut/s1_12
    -------------------------------------------------  ---------------------------
    Total                                     33.219ns (13.448ns logic, 19.771ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Paths for end point dut/s1_10 (SLICE_X50Y61.CX), 37856 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dut/PRH1_2_reg_1 (FF)
  Destination:          dut/s1_10 (FF)
  Requirement:          41.667ns
  Data Path Delay:      33.336ns (Levels of Logic = 28)
  Clock Path Skew:      -0.285ns (0.866 - 1.151)
  Source Clock:         clock_BUFG rising at 0.000ns
  Destination Clock:    clock_BUFG rising at 41.667ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dut/PRH1_2_reg_1 to dut/s1_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y28.BQ      Tcko                  0.430   dut/PRH1_2_reg<3>
                                                       dut/PRH1_2_reg_1
    DSP48_X2Y8.B1        net (fanout=1)        0.968   dut/PRH1_2_reg<1>
    DSP48_X2Y8.M13       Tdspdo_B_M            4.938   dut/S_1_2_dut/Mmult_P
                                                       dut/S_1_2_dut/Mmult_P
    SLICE_X63Y32.A5      net (fanout=3)        1.098   dut/S1_2<13>
    SLICE_X63Y32.A       Tilo                  0.259   dut/red3/add1/carry<0>
                                                       dut/red3/add1/u1/o_carry21
    SLICE_X62Y33.C5      net (fanout=2)        0.416   dut/red3/add1/carry<0>
    SLICE_X62Y33.C       Tilo                  0.235   dut/red3/add1/carry<1>
                                                       dut/red3/add1/generate_N_bit_Adder[1].u2/o_carry21
    SLICE_X61Y34.C5      net (fanout=2)        0.443   dut/red3/add1/carry<1>
    SLICE_X61Y34.C       Tilo                  0.259   dut/red3/add1/carry<2>
                                                       dut/red3/add1/generate_N_bit_Adder[2].u2/o_carry21
    SLICE_X57Y34.A6      net (fanout=2)        0.670   dut/red3/add1/carry<2>
    SLICE_X57Y34.A       Tilo                  0.259   dut/red3/add1/carry<3>
                                                       dut/red3/add1/generate_N_bit_Adder[3].u2/o_carry21
    SLICE_X56Y33.A5      net (fanout=2)        0.437   dut/red3/add1/carry<3>
    SLICE_X56Y33.A       Tilo                  0.254   dut/red3/add1/carry<4>
                                                       dut/red3/add1/generate_N_bit_Adder[4].u2/o_carry21
    SLICE_X56Y32.B4      net (fanout=2)        0.493   dut/red3/add1/carry<4>
    SLICE_X56Y32.B       Tilo                  0.254   dut/red3/add1/carry<5>
                                                       dut/red3/add1/generate_N_bit_Adder[5].u2/o_carry21
    SLICE_X59Y31.A5      net (fanout=2)        0.472   dut/red3/add1/carry<5>
    SLICE_X59Y31.A       Tilo                  0.259   dut/red3/add1/generate_N_bit_Adder[6].u2/i_bit1_n
                                                       dut/red3/add1/generate_N_bit_Adder[6].u2/o_carry21
    SLICE_X59Y30.A4      net (fanout=1)        0.482   dut/red3/add1/carry<6>
    SLICE_X59Y30.AMUX    Tilo                  0.337   dut/red3/x<7>
                                                       dut/red3/add1/generate_N_bit_Adder[7].u2/o_carry21
    SLICE_X61Y30.D5      net (fanout=1)        0.519   dut/red3/add1/carry<7>
    SLICE_X61Y30.DMUX    Tilo                  0.337   dut/red3/x<8>
                                                       dut/red3/add1/generate_N_bit_Adder[8].u2/o_carry21
    SLICE_X60Y31.D4      net (fanout=1)        0.491   dut/red3/add1/carry<8>
    SLICE_X60Y31.DMUX    Tilo                  0.326   dut/red3/x<9>
                                                       dut/red3/add1/generate_N_bit_Adder[9].u2/o_carry21
    SLICE_X60Y33.D4      net (fanout=1)        0.548   dut/red3/add1/carry<9>
    SLICE_X60Y33.DMUX    Tilo                  0.326   dut/red3/x<10>
                                                       dut/red3/add1/generate_N_bit_Adder[10].u2/o_carry21
    SLICE_X59Y36.B1      net (fanout=1)        1.036   dut/red3/add1/carry<10>
    SLICE_X59Y36.BMUX    Tilo                  0.337   dut/red3/x<11>
                                                       dut/red3/add1/generate_N_bit_Adder[11].u2/o_carry21
    SLICE_X59Y39.A3      net (fanout=1)        0.782   dut/red3/add1/carry<11>
    SLICE_X59Y39.AMUX    Tilo                  0.337   dut/red3/x<12>
                                                       dut/red3/add1/generate_N_bit_Adder[12].u2/o_carry21
    SLICE_X60Y43.C5      net (fanout=2)        0.751   dut/red3/x<13>
    SLICE_X60Y43.CMUX    Tilo                  0.326   dut/red3/y<0>
                                                       dut/red3/add2/u1/o_carry21
    SLICE_X61Y44.B1      net (fanout=1)        0.729   dut/red3/add2/carry<0>
    SLICE_X61Y44.BMUX    Tilo                  0.337   dut/red3/y<1>
                                                       dut/red3/add2/generate_N_bit_Adder[1].u2/o_carry21
    SLICE_X60Y45.A3      net (fanout=1)        0.540   dut/red3/add2/carry<1>
    SLICE_X60Y45.AMUX    Tilo                  0.326   dut/red3/y<2>
                                                       dut/red3/add2/generate_N_bit_Adder[2].u2/o_carry21
    SLICE_X60Y44.D5      net (fanout=1)        0.447   dut/red3/add2/carry<2>
    SLICE_X60Y44.DMUX    Tilo                  0.326   dut/red3/y<3>
                                                       dut/red3/add2/generate_N_bit_Adder[3].u2/o_carry21
    SLICE_X58Y42.A5      net (fanout=1)        0.711   dut/red3/add2/carry<3>
    SLICE_X58Y42.AMUX    Tilo                  0.298   dut/red3/y_n<4>
                                                       dut/red3/add2/generate_N_bit_Adder[4].u2/o_carry21
    SLICE_X56Y41.A4      net (fanout=1)        0.569   dut/red3/add2/carry<4>
    SLICE_X56Y41.AMUX    Tilo                  0.326   dut/red3/y_n<5>
                                                       dut/red3/add2/generate_N_bit_Adder[5].u2/o_carry21
    SLICE_X54Y39.A4      net (fanout=1)        0.802   dut/red3/add2/carry<5>
    SLICE_X54Y39.AMUX    Tilo                  0.298   dut/red3/y<6>
                                                       dut/red3/add2/generate_N_bit_Adder[6].u2/o_carry21
    SLICE_X55Y39.D1      net (fanout=1)        0.555   dut/red3/add2/carry<6>
    SLICE_X55Y39.DMUX    Tilo                  0.337   dut/red3/y<7>
                                                       dut/red3/add2/generate_N_bit_Adder[7].u2/o_carry21
    SLICE_X57Y40.A5      net (fanout=2)        0.738   dut/red3/add2/carry<7>
    SLICE_X57Y40.A       Tilo                  0.259   dut/red3/add2/carry<8>
                                                       dut/red3/add2/generate_N_bit_Adder[8].u2/o_carry21
    SLICE_X58Y43.A4      net (fanout=2)        0.896   dut/red3/add2/carry<8>
    SLICE_X58Y43.A       Tilo                  0.235   dut/red3/add2/carry<9>
                                                       dut/red3/add2/generate_N_bit_Adder[9].u2/o_carry21
    SLICE_X59Y45.A6      net (fanout=2)        0.364   dut/red3/add2/carry<9>
    SLICE_X59Y45.A       Tilo                  0.259   dut/red3/add2/carry<10>
                                                       dut/red3/add2/generate_N_bit_Adder[10].u2/o_carry21
    SLICE_X59Y46.D3      net (fanout=2)        0.581   dut/red3/add2/carry<10>
    SLICE_X59Y46.D       Tilo                  0.259   dut/red3/add2/carry<11>
                                                       dut/red3/add2/generate_N_bit_Adder[11].u2/o_carry21
    SLICE_X58Y46.A2      net (fanout=2)        0.708   dut/red3/add2/carry<11>
    SLICE_X58Y46.A       Tilo                  0.235   dut/red3/y<13>
                                                       dut/red3/add2/generate_N_bit_Adder[12].u2/o_sum1
    SLICE_X51Y56.B4      net (fanout=26)       1.863   dut/red3/y<12>
    SLICE_X51Y56.B       Tilo                  0.259   dut/S1_2_red<11>
                                                       dut/red3/Mmux_reducted21
    SLICE_X50Y61.CX      net (fanout=2)        0.886   dut/S1_2_red<10>
    SLICE_X50Y61.CLK     Tdick                 0.114   dut/s1<11>
                                                       dut/s1_10
    -------------------------------------------------  ---------------------------
    Total                                     33.336ns (13.341ns logic, 19.995ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dut/PRH1_2_reg_3 (FF)
  Destination:          dut/s1_10 (FF)
  Requirement:          41.667ns
  Data Path Delay:      33.284ns (Levels of Logic = 28)
  Clock Path Skew:      -0.285ns (0.866 - 1.151)
  Source Clock:         clock_BUFG rising at 0.000ns
  Destination Clock:    clock_BUFG rising at 41.667ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dut/PRH1_2_reg_3 to dut/s1_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y28.DQ      Tcko                  0.430   dut/PRH1_2_reg<3>
                                                       dut/PRH1_2_reg_3
    DSP48_X2Y8.B3        net (fanout=1)        0.916   dut/PRH1_2_reg<3>
    DSP48_X2Y8.M13       Tdspdo_B_M            4.938   dut/S_1_2_dut/Mmult_P
                                                       dut/S_1_2_dut/Mmult_P
    SLICE_X63Y32.A5      net (fanout=3)        1.098   dut/S1_2<13>
    SLICE_X63Y32.A       Tilo                  0.259   dut/red3/add1/carry<0>
                                                       dut/red3/add1/u1/o_carry21
    SLICE_X62Y33.C5      net (fanout=2)        0.416   dut/red3/add1/carry<0>
    SLICE_X62Y33.C       Tilo                  0.235   dut/red3/add1/carry<1>
                                                       dut/red3/add1/generate_N_bit_Adder[1].u2/o_carry21
    SLICE_X61Y34.C5      net (fanout=2)        0.443   dut/red3/add1/carry<1>
    SLICE_X61Y34.C       Tilo                  0.259   dut/red3/add1/carry<2>
                                                       dut/red3/add1/generate_N_bit_Adder[2].u2/o_carry21
    SLICE_X57Y34.A6      net (fanout=2)        0.670   dut/red3/add1/carry<2>
    SLICE_X57Y34.A       Tilo                  0.259   dut/red3/add1/carry<3>
                                                       dut/red3/add1/generate_N_bit_Adder[3].u2/o_carry21
    SLICE_X56Y33.A5      net (fanout=2)        0.437   dut/red3/add1/carry<3>
    SLICE_X56Y33.A       Tilo                  0.254   dut/red3/add1/carry<4>
                                                       dut/red3/add1/generate_N_bit_Adder[4].u2/o_carry21
    SLICE_X56Y32.B4      net (fanout=2)        0.493   dut/red3/add1/carry<4>
    SLICE_X56Y32.B       Tilo                  0.254   dut/red3/add1/carry<5>
                                                       dut/red3/add1/generate_N_bit_Adder[5].u2/o_carry21
    SLICE_X59Y31.A5      net (fanout=2)        0.472   dut/red3/add1/carry<5>
    SLICE_X59Y31.A       Tilo                  0.259   dut/red3/add1/generate_N_bit_Adder[6].u2/i_bit1_n
                                                       dut/red3/add1/generate_N_bit_Adder[6].u2/o_carry21
    SLICE_X59Y30.A4      net (fanout=1)        0.482   dut/red3/add1/carry<6>
    SLICE_X59Y30.AMUX    Tilo                  0.337   dut/red3/x<7>
                                                       dut/red3/add1/generate_N_bit_Adder[7].u2/o_carry21
    SLICE_X61Y30.D5      net (fanout=1)        0.519   dut/red3/add1/carry<7>
    SLICE_X61Y30.DMUX    Tilo                  0.337   dut/red3/x<8>
                                                       dut/red3/add1/generate_N_bit_Adder[8].u2/o_carry21
    SLICE_X60Y31.D4      net (fanout=1)        0.491   dut/red3/add1/carry<8>
    SLICE_X60Y31.DMUX    Tilo                  0.326   dut/red3/x<9>
                                                       dut/red3/add1/generate_N_bit_Adder[9].u2/o_carry21
    SLICE_X60Y33.D4      net (fanout=1)        0.548   dut/red3/add1/carry<9>
    SLICE_X60Y33.DMUX    Tilo                  0.326   dut/red3/x<10>
                                                       dut/red3/add1/generate_N_bit_Adder[10].u2/o_carry21
    SLICE_X59Y36.B1      net (fanout=1)        1.036   dut/red3/add1/carry<10>
    SLICE_X59Y36.BMUX    Tilo                  0.337   dut/red3/x<11>
                                                       dut/red3/add1/generate_N_bit_Adder[11].u2/o_carry21
    SLICE_X59Y39.A3      net (fanout=1)        0.782   dut/red3/add1/carry<11>
    SLICE_X59Y39.AMUX    Tilo                  0.337   dut/red3/x<12>
                                                       dut/red3/add1/generate_N_bit_Adder[12].u2/o_carry21
    SLICE_X60Y43.C5      net (fanout=2)        0.751   dut/red3/x<13>
    SLICE_X60Y43.CMUX    Tilo                  0.326   dut/red3/y<0>
                                                       dut/red3/add2/u1/o_carry21
    SLICE_X61Y44.B1      net (fanout=1)        0.729   dut/red3/add2/carry<0>
    SLICE_X61Y44.BMUX    Tilo                  0.337   dut/red3/y<1>
                                                       dut/red3/add2/generate_N_bit_Adder[1].u2/o_carry21
    SLICE_X60Y45.A3      net (fanout=1)        0.540   dut/red3/add2/carry<1>
    SLICE_X60Y45.AMUX    Tilo                  0.326   dut/red3/y<2>
                                                       dut/red3/add2/generate_N_bit_Adder[2].u2/o_carry21
    SLICE_X60Y44.D5      net (fanout=1)        0.447   dut/red3/add2/carry<2>
    SLICE_X60Y44.DMUX    Tilo                  0.326   dut/red3/y<3>
                                                       dut/red3/add2/generate_N_bit_Adder[3].u2/o_carry21
    SLICE_X58Y42.A5      net (fanout=1)        0.711   dut/red3/add2/carry<3>
    SLICE_X58Y42.AMUX    Tilo                  0.298   dut/red3/y_n<4>
                                                       dut/red3/add2/generate_N_bit_Adder[4].u2/o_carry21
    SLICE_X56Y41.A4      net (fanout=1)        0.569   dut/red3/add2/carry<4>
    SLICE_X56Y41.AMUX    Tilo                  0.326   dut/red3/y_n<5>
                                                       dut/red3/add2/generate_N_bit_Adder[5].u2/o_carry21
    SLICE_X54Y39.A4      net (fanout=1)        0.802   dut/red3/add2/carry<5>
    SLICE_X54Y39.AMUX    Tilo                  0.298   dut/red3/y<6>
                                                       dut/red3/add2/generate_N_bit_Adder[6].u2/o_carry21
    SLICE_X55Y39.D1      net (fanout=1)        0.555   dut/red3/add2/carry<6>
    SLICE_X55Y39.DMUX    Tilo                  0.337   dut/red3/y<7>
                                                       dut/red3/add2/generate_N_bit_Adder[7].u2/o_carry21
    SLICE_X57Y40.A5      net (fanout=2)        0.738   dut/red3/add2/carry<7>
    SLICE_X57Y40.A       Tilo                  0.259   dut/red3/add2/carry<8>
                                                       dut/red3/add2/generate_N_bit_Adder[8].u2/o_carry21
    SLICE_X58Y43.A4      net (fanout=2)        0.896   dut/red3/add2/carry<8>
    SLICE_X58Y43.A       Tilo                  0.235   dut/red3/add2/carry<9>
                                                       dut/red3/add2/generate_N_bit_Adder[9].u2/o_carry21
    SLICE_X59Y45.A6      net (fanout=2)        0.364   dut/red3/add2/carry<9>
    SLICE_X59Y45.A       Tilo                  0.259   dut/red3/add2/carry<10>
                                                       dut/red3/add2/generate_N_bit_Adder[10].u2/o_carry21
    SLICE_X59Y46.D3      net (fanout=2)        0.581   dut/red3/add2/carry<10>
    SLICE_X59Y46.D       Tilo                  0.259   dut/red3/add2/carry<11>
                                                       dut/red3/add2/generate_N_bit_Adder[11].u2/o_carry21
    SLICE_X58Y46.A2      net (fanout=2)        0.708   dut/red3/add2/carry<11>
    SLICE_X58Y46.A       Tilo                  0.235   dut/red3/y<13>
                                                       dut/red3/add2/generate_N_bit_Adder[12].u2/o_sum1
    SLICE_X51Y56.B4      net (fanout=26)       1.863   dut/red3/y<12>
    SLICE_X51Y56.B       Tilo                  0.259   dut/S1_2_red<11>
                                                       dut/red3/Mmux_reducted21
    SLICE_X50Y61.CX      net (fanout=2)        0.886   dut/S1_2_red<10>
    SLICE_X50Y61.CLK     Tdick                 0.114   dut/s1<11>
                                                       dut/s1_10
    -------------------------------------------------  ---------------------------
    Total                                     33.284ns (13.341ns logic, 19.943ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dut/PRH1_2_reg_2 (FF)
  Destination:          dut/s1_10 (FF)
  Requirement:          41.667ns
  Data Path Delay:      33.213ns (Levels of Logic = 28)
  Clock Path Skew:      -0.285ns (0.866 - 1.151)
  Source Clock:         clock_BUFG rising at 0.000ns
  Destination Clock:    clock_BUFG rising at 41.667ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dut/PRH1_2_reg_2 to dut/s1_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y28.CQ      Tcko                  0.430   dut/PRH1_2_reg<3>
                                                       dut/PRH1_2_reg_2
    DSP48_X2Y8.B2        net (fanout=1)        0.845   dut/PRH1_2_reg<2>
    DSP48_X2Y8.M13       Tdspdo_B_M            4.938   dut/S_1_2_dut/Mmult_P
                                                       dut/S_1_2_dut/Mmult_P
    SLICE_X63Y32.A5      net (fanout=3)        1.098   dut/S1_2<13>
    SLICE_X63Y32.A       Tilo                  0.259   dut/red3/add1/carry<0>
                                                       dut/red3/add1/u1/o_carry21
    SLICE_X62Y33.C5      net (fanout=2)        0.416   dut/red3/add1/carry<0>
    SLICE_X62Y33.C       Tilo                  0.235   dut/red3/add1/carry<1>
                                                       dut/red3/add1/generate_N_bit_Adder[1].u2/o_carry21
    SLICE_X61Y34.C5      net (fanout=2)        0.443   dut/red3/add1/carry<1>
    SLICE_X61Y34.C       Tilo                  0.259   dut/red3/add1/carry<2>
                                                       dut/red3/add1/generate_N_bit_Adder[2].u2/o_carry21
    SLICE_X57Y34.A6      net (fanout=2)        0.670   dut/red3/add1/carry<2>
    SLICE_X57Y34.A       Tilo                  0.259   dut/red3/add1/carry<3>
                                                       dut/red3/add1/generate_N_bit_Adder[3].u2/o_carry21
    SLICE_X56Y33.A5      net (fanout=2)        0.437   dut/red3/add1/carry<3>
    SLICE_X56Y33.A       Tilo                  0.254   dut/red3/add1/carry<4>
                                                       dut/red3/add1/generate_N_bit_Adder[4].u2/o_carry21
    SLICE_X56Y32.B4      net (fanout=2)        0.493   dut/red3/add1/carry<4>
    SLICE_X56Y32.B       Tilo                  0.254   dut/red3/add1/carry<5>
                                                       dut/red3/add1/generate_N_bit_Adder[5].u2/o_carry21
    SLICE_X59Y31.A5      net (fanout=2)        0.472   dut/red3/add1/carry<5>
    SLICE_X59Y31.A       Tilo                  0.259   dut/red3/add1/generate_N_bit_Adder[6].u2/i_bit1_n
                                                       dut/red3/add1/generate_N_bit_Adder[6].u2/o_carry21
    SLICE_X59Y30.A4      net (fanout=1)        0.482   dut/red3/add1/carry<6>
    SLICE_X59Y30.AMUX    Tilo                  0.337   dut/red3/x<7>
                                                       dut/red3/add1/generate_N_bit_Adder[7].u2/o_carry21
    SLICE_X61Y30.D5      net (fanout=1)        0.519   dut/red3/add1/carry<7>
    SLICE_X61Y30.DMUX    Tilo                  0.337   dut/red3/x<8>
                                                       dut/red3/add1/generate_N_bit_Adder[8].u2/o_carry21
    SLICE_X60Y31.D4      net (fanout=1)        0.491   dut/red3/add1/carry<8>
    SLICE_X60Y31.DMUX    Tilo                  0.326   dut/red3/x<9>
                                                       dut/red3/add1/generate_N_bit_Adder[9].u2/o_carry21
    SLICE_X60Y33.D4      net (fanout=1)        0.548   dut/red3/add1/carry<9>
    SLICE_X60Y33.DMUX    Tilo                  0.326   dut/red3/x<10>
                                                       dut/red3/add1/generate_N_bit_Adder[10].u2/o_carry21
    SLICE_X59Y36.B1      net (fanout=1)        1.036   dut/red3/add1/carry<10>
    SLICE_X59Y36.BMUX    Tilo                  0.337   dut/red3/x<11>
                                                       dut/red3/add1/generate_N_bit_Adder[11].u2/o_carry21
    SLICE_X59Y39.A3      net (fanout=1)        0.782   dut/red3/add1/carry<11>
    SLICE_X59Y39.AMUX    Tilo                  0.337   dut/red3/x<12>
                                                       dut/red3/add1/generate_N_bit_Adder[12].u2/o_carry21
    SLICE_X60Y43.C5      net (fanout=2)        0.751   dut/red3/x<13>
    SLICE_X60Y43.CMUX    Tilo                  0.326   dut/red3/y<0>
                                                       dut/red3/add2/u1/o_carry21
    SLICE_X61Y44.B1      net (fanout=1)        0.729   dut/red3/add2/carry<0>
    SLICE_X61Y44.BMUX    Tilo                  0.337   dut/red3/y<1>
                                                       dut/red3/add2/generate_N_bit_Adder[1].u2/o_carry21
    SLICE_X60Y45.A3      net (fanout=1)        0.540   dut/red3/add2/carry<1>
    SLICE_X60Y45.AMUX    Tilo                  0.326   dut/red3/y<2>
                                                       dut/red3/add2/generate_N_bit_Adder[2].u2/o_carry21
    SLICE_X60Y44.D5      net (fanout=1)        0.447   dut/red3/add2/carry<2>
    SLICE_X60Y44.DMUX    Tilo                  0.326   dut/red3/y<3>
                                                       dut/red3/add2/generate_N_bit_Adder[3].u2/o_carry21
    SLICE_X58Y42.A5      net (fanout=1)        0.711   dut/red3/add2/carry<3>
    SLICE_X58Y42.AMUX    Tilo                  0.298   dut/red3/y_n<4>
                                                       dut/red3/add2/generate_N_bit_Adder[4].u2/o_carry21
    SLICE_X56Y41.A4      net (fanout=1)        0.569   dut/red3/add2/carry<4>
    SLICE_X56Y41.AMUX    Tilo                  0.326   dut/red3/y_n<5>
                                                       dut/red3/add2/generate_N_bit_Adder[5].u2/o_carry21
    SLICE_X54Y39.A4      net (fanout=1)        0.802   dut/red3/add2/carry<5>
    SLICE_X54Y39.AMUX    Tilo                  0.298   dut/red3/y<6>
                                                       dut/red3/add2/generate_N_bit_Adder[6].u2/o_carry21
    SLICE_X55Y39.D1      net (fanout=1)        0.555   dut/red3/add2/carry<6>
    SLICE_X55Y39.DMUX    Tilo                  0.337   dut/red3/y<7>
                                                       dut/red3/add2/generate_N_bit_Adder[7].u2/o_carry21
    SLICE_X57Y40.A5      net (fanout=2)        0.738   dut/red3/add2/carry<7>
    SLICE_X57Y40.A       Tilo                  0.259   dut/red3/add2/carry<8>
                                                       dut/red3/add2/generate_N_bit_Adder[8].u2/o_carry21
    SLICE_X58Y43.A4      net (fanout=2)        0.896   dut/red3/add2/carry<8>
    SLICE_X58Y43.A       Tilo                  0.235   dut/red3/add2/carry<9>
                                                       dut/red3/add2/generate_N_bit_Adder[9].u2/o_carry21
    SLICE_X59Y45.A6      net (fanout=2)        0.364   dut/red3/add2/carry<9>
    SLICE_X59Y45.A       Tilo                  0.259   dut/red3/add2/carry<10>
                                                       dut/red3/add2/generate_N_bit_Adder[10].u2/o_carry21
    SLICE_X59Y46.D3      net (fanout=2)        0.581   dut/red3/add2/carry<10>
    SLICE_X59Y46.D       Tilo                  0.259   dut/red3/add2/carry<11>
                                                       dut/red3/add2/generate_N_bit_Adder[11].u2/o_carry21
    SLICE_X58Y46.A2      net (fanout=2)        0.708   dut/red3/add2/carry<11>
    SLICE_X58Y46.A       Tilo                  0.235   dut/red3/y<13>
                                                       dut/red3/add2/generate_N_bit_Adder[12].u2/o_sum1
    SLICE_X51Y56.B4      net (fanout=26)       1.863   dut/red3/y<12>
    SLICE_X51Y56.B       Tilo                  0.259   dut/S1_2_red<11>
                                                       dut/red3/Mmux_reducted21
    SLICE_X50Y61.CX      net (fanout=2)        0.886   dut/S1_2_red<10>
    SLICE_X50Y61.CLK     Tdick                 0.114   dut/s1<11>
                                                       dut/s1_10
    -------------------------------------------------  ---------------------------
    Total                                     33.213ns (13.341ns logic, 19.872ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_OSC = PERIOD TIMEGRP "CLK_OSC_GRP" 41.667 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point dut2/random_number1_60 (SLICE_X61Y62.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.396ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dut2/random_number1_39 (FF)
  Destination:          dut2/random_number1_60 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.638ns (Levels of Logic = 1)
  Clock Path Skew:      0.242ns (0.704 - 0.462)
  Source Clock:         clock_BUFG rising at 41.667ns
  Destination Clock:    clock_BUFG rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dut2/random_number1_39 to dut2/random_number1_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y61.BQ      Tcko                  0.198   dut2/random_number1<51>
                                                       dut2/random_number1_39
    SLICE_X61Y62.D4      net (fanout=4)        0.225   dut2/random_number1<39>
    SLICE_X61Y62.CLK     Tah         (-Th)    -0.215   dut2/random_number1<60>
                                                       dut2/Mmux_state_new_random_number1[63]_wide_mux_3_OUT571
                                                       dut2/random_number1_60
    -------------------------------------------------  ---------------------------
    Total                                      0.638ns (0.413ns logic, 0.225ns route)
                                                       (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------

Paths for end point dut/P1_2_12 (SLICE_X30Y44.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host_if/din_reg_108 (FF)
  Destination:          dut/P1_2_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.045 - 0.043)
  Source Clock:         clock_BUFG rising at 41.667ns
  Destination Clock:    clock_BUFG rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host_if/din_reg_108 to dut/P1_2_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y44.AQ      Tcko                  0.198   host_if/din_reg_108
                                                       host_if/din_reg_108
    SLICE_X30Y44.B6      net (fanout=1)        0.018   host_if/din_reg_108
    SLICE_X30Y44.CLK     Tah         (-Th)    -0.197   dut/P1_2<12>
                                                       dut/Mmux_state[2]_P1_2[12]_wide_mux_8_OUT41
                                                       dut/P1_2_12
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.395ns logic, 0.018ns route)
                                                       (95.6% logic, 4.4% route)

--------------------------------------------------------------------------------

Paths for end point dut2/random_number1_42 (SLICE_X64Y62.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dut2/random_number1_21 (FF)
  Destination:          dut2/random_number1_42 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.654ns (Levels of Logic = 1)
  Clock Path Skew:      0.243ns (0.707 - 0.464)
  Source Clock:         clock_BUFG rising at 41.667ns
  Destination Clock:    clock_BUFG rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dut2/random_number1_21 to dut2/random_number1_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y61.BQ      Tcko                  0.198   dut2/random_number1<17>
                                                       dut2/random_number1_21
    SLICE_X64Y62.D4      net (fanout=7)        0.259   dut2/random_number1<21>
    SLICE_X64Y62.CLK     Tah         (-Th)    -0.197   dut2/random_number1<42>
                                                       dut2/Mmux_state_new_random_number1[63]_wide_mux_3_OUT371
                                                       dut2/random_number1_42
    -------------------------------------------------  ---------------------------
    Total                                      0.654ns (0.395ns logic, 0.259ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_OSC = PERIOD TIMEGRP "CLK_OSC_GRP" 41.667 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 39.001ns (period - min period limit)
  Period: 41.667ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clock_BUFG/I0
  Logical resource: clock_BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clock
--------------------------------------------------------------------------------
Slack: 41.187ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.667ns
  High pulse: 20.833ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: dut/PR1_2_reg<3>/SR
  Logical resource: dut/PR1_2_reg_0/SR
  Location pin: SLICE_X22Y42.SR
  Clock network: dut/rst_n_inv
--------------------------------------------------------------------------------
Slack: 41.187ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.667ns
  High pulse: 20.833ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: dut/PR1_2_reg<3>/SR
  Logical resource: dut/PR1_2_reg_1/SR
  Location pin: SLICE_X22Y42.SR
  Clock network: dut/rst_n_inv
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock lbus_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
lbus_clk       |   33.754|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2982339 paths, 0 nets, and 2858 connections

Design statistics:
   Minimum period:  33.754ns{1}   (Maximum frequency:  29.626MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Sep 19 19:37:16 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4682 MB



