Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon May 29 18:12:48 2023
| Host         : LiweX-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.032        0.000                      0                14025        0.024        0.000                      0                14025        3.000        0.000                       0                  4845  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
i_clk                     {0.000 5.000}      10.000          100.000         
  clk_out64MHz_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0      {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out64MHz_clk_wiz_0        1.032        0.000                      0                14025        0.024        0.000                      0                14025        8.750        0.000                       0                  4841  
  clkfbout_clk_wiz_0                                                                                                                                                        7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock              
----------              ----------              --------              
(none)                                                                  
(none)                  clk_out64MHz_clk_wiz_0                          
(none)                  clkfbout_clk_wiz_0                              
(none)                                          clk_out64MHz_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk
  To Clock:  i_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out64MHz_clk_wiz_0
  To Clock:  clk_out64MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.032ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.032ns  (required time - arrival time)
  Source:                 MIPS/MEM/memoria/o_data_reg_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPS/if_id_latch_inst/data_reg_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out64MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out64MHz_clk_wiz_0 rise@20.000ns - clk_out64MHz_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.320ns  (logic 2.815ns (33.833%)  route 5.505ns (66.167%))
  Logic Levels:           10  (CARRY4=3 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 18.647 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.729ns = ( 9.271 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out64MHz_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     5.645 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     7.364    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.460 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        1.811     9.271    MIPS/MEM/memoria/clk_out64MHz
    SLICE_X34Y40         FDRE                                         r  MIPS/MEM/memoria/o_data_reg_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.524     9.795 r  MIPS/MEM/memoria/o_data_reg_reg[7]/Q
                         net (fo=3, routed)           0.725    10.520    MIPS/ex_mem_latch/dato_de_memoria_a_signador[7]
    SLICE_X30Y38         LUT5 (Prop_lut5_I0_O)        0.116    10.636 r  MIPS/ex_mem_latch/data_reg[17]_i_2__0/O
                         net (fo=8, routed)           0.533    11.169    MIPS/ex_mem_latch/data_reg[17]_i_2__0_n_0
    SLICE_X29Y38         LUT5 (Prop_lut5_I0_O)        0.328    11.497 r  MIPS/ex_mem_latch/data_reg[11]_i_1__0/O
                         net (fo=3, routed)           0.790    12.287    MIPS/id_ex_latch/D[9]
    SLICE_X26Y31         LUT6 (Prop_lut6_I5_O)        0.124    12.411 r  MIPS/id_ex_latch/data_reg[9]_i_5__0/O
                         net (fo=1, routed)           0.000    12.411    MIPS/id_ex_latch/data_reg[9]_i_5__0_n_0
    SLICE_X26Y31         MUXF7 (Prop_muxf7_I1_O)      0.245    12.656 r  MIPS/id_ex_latch/data_reg_reg[9]_i_2/O
                         net (fo=3, routed)           1.049    13.705    MIPS/id_ex_latch/o_dato_ra_para_condicion[9]
    SLICE_X29Y34         LUT6 (Prop_lut6_I2_O)        0.298    14.003 r  MIPS/id_ex_latch/data_reg[31]_i_34/O
                         net (fo=1, routed)           0.000    14.003    MIPS/id_ex_latch/data_reg[31]_i_34_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.404 r  MIPS/id_ex_latch/data_reg_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000    14.404    MIPS/id_ex_latch/data_reg_reg[31]_i_29_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.518 r  MIPS/id_ex_latch/data_reg_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.518    MIPS/id_ex_latch/data_reg_reg[31]_i_22_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.746 r  MIPS/id_ex_latch/data_reg_reg[31]_i_16/CO[2]
                         net (fo=1, routed)           0.644    15.390    MIPS/if_id_latch_inst/CO[0]
    SLICE_X29Y27         LUT6 (Prop_lut6_I1_O)        0.313    15.703 r  MIPS/if_id_latch_inst/data_reg[31]_i_9__0/O
                         net (fo=52, routed)          1.000    16.703    suod1/enable_mux_pc_immediate
    SLICE_X36Y25         LUT5 (Prop_lut5_I2_O)        0.124    16.827 r  suod1/data_reg[31]_i_1__2/O
                         net (fo=37, routed)          0.764    17.591    MIPS/if_id_latch_inst/i_reset00_out
    SLICE_X34Y25         FDRE                                         r  MIPS/if_id_latch_inst/data_reg_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        1.668    18.647    MIPS/if_id_latch_inst/clk_out64MHz
    SLICE_X34Y25         FDRE                                         r  MIPS/if_id_latch_inst/data_reg_reg[15]/C
                         clock pessimism              0.584    19.231    
                         clock uncertainty           -0.084    19.148    
    SLICE_X34Y25         FDRE (Setup_fdre_C_R)       -0.524    18.624    MIPS/if_id_latch_inst/data_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         18.624    
                         arrival time                         -17.591    
  -------------------------------------------------------------------
                         slack                                  1.032    

Slack (MET) :             1.032ns  (required time - arrival time)
  Source:                 MIPS/MEM/memoria/o_data_reg_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPS/if_id_latch_inst/data_reg_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out64MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out64MHz_clk_wiz_0 rise@20.000ns - clk_out64MHz_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.320ns  (logic 2.815ns (33.833%)  route 5.505ns (66.167%))
  Logic Levels:           10  (CARRY4=3 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 18.647 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.729ns = ( 9.271 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out64MHz_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     5.645 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     7.364    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.460 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        1.811     9.271    MIPS/MEM/memoria/clk_out64MHz
    SLICE_X34Y40         FDRE                                         r  MIPS/MEM/memoria/o_data_reg_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.524     9.795 r  MIPS/MEM/memoria/o_data_reg_reg[7]/Q
                         net (fo=3, routed)           0.725    10.520    MIPS/ex_mem_latch/dato_de_memoria_a_signador[7]
    SLICE_X30Y38         LUT5 (Prop_lut5_I0_O)        0.116    10.636 r  MIPS/ex_mem_latch/data_reg[17]_i_2__0/O
                         net (fo=8, routed)           0.533    11.169    MIPS/ex_mem_latch/data_reg[17]_i_2__0_n_0
    SLICE_X29Y38         LUT5 (Prop_lut5_I0_O)        0.328    11.497 r  MIPS/ex_mem_latch/data_reg[11]_i_1__0/O
                         net (fo=3, routed)           0.790    12.287    MIPS/id_ex_latch/D[9]
    SLICE_X26Y31         LUT6 (Prop_lut6_I5_O)        0.124    12.411 r  MIPS/id_ex_latch/data_reg[9]_i_5__0/O
                         net (fo=1, routed)           0.000    12.411    MIPS/id_ex_latch/data_reg[9]_i_5__0_n_0
    SLICE_X26Y31         MUXF7 (Prop_muxf7_I1_O)      0.245    12.656 r  MIPS/id_ex_latch/data_reg_reg[9]_i_2/O
                         net (fo=3, routed)           1.049    13.705    MIPS/id_ex_latch/o_dato_ra_para_condicion[9]
    SLICE_X29Y34         LUT6 (Prop_lut6_I2_O)        0.298    14.003 r  MIPS/id_ex_latch/data_reg[31]_i_34/O
                         net (fo=1, routed)           0.000    14.003    MIPS/id_ex_latch/data_reg[31]_i_34_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.404 r  MIPS/id_ex_latch/data_reg_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000    14.404    MIPS/id_ex_latch/data_reg_reg[31]_i_29_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.518 r  MIPS/id_ex_latch/data_reg_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.518    MIPS/id_ex_latch/data_reg_reg[31]_i_22_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.746 r  MIPS/id_ex_latch/data_reg_reg[31]_i_16/CO[2]
                         net (fo=1, routed)           0.644    15.390    MIPS/if_id_latch_inst/CO[0]
    SLICE_X29Y27         LUT6 (Prop_lut6_I1_O)        0.313    15.703 r  MIPS/if_id_latch_inst/data_reg[31]_i_9__0/O
                         net (fo=52, routed)          1.000    16.703    suod1/enable_mux_pc_immediate
    SLICE_X36Y25         LUT5 (Prop_lut5_I2_O)        0.124    16.827 r  suod1/data_reg[31]_i_1__2/O
                         net (fo=37, routed)          0.764    17.591    MIPS/if_id_latch_inst/i_reset00_out
    SLICE_X34Y25         FDRE                                         r  MIPS/if_id_latch_inst/data_reg_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        1.668    18.647    MIPS/if_id_latch_inst/clk_out64MHz
    SLICE_X34Y25         FDRE                                         r  MIPS/if_id_latch_inst/data_reg_reg[31]/C
                         clock pessimism              0.584    19.231    
                         clock uncertainty           -0.084    19.148    
    SLICE_X34Y25         FDRE (Setup_fdre_C_R)       -0.524    18.624    MIPS/if_id_latch_inst/data_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         18.624    
                         arrival time                         -17.591    
  -------------------------------------------------------------------
                         slack                                  1.032    

Slack (MET) :             1.032ns  (required time - arrival time)
  Source:                 MIPS/MEM/memoria/o_data_reg_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPS/if_id_latch_inst/data_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out64MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out64MHz_clk_wiz_0 rise@20.000ns - clk_out64MHz_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.320ns  (logic 2.815ns (33.833%)  route 5.505ns (66.167%))
  Logic Levels:           10  (CARRY4=3 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 18.647 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.729ns = ( 9.271 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out64MHz_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     5.645 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     7.364    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.460 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        1.811     9.271    MIPS/MEM/memoria/clk_out64MHz
    SLICE_X34Y40         FDRE                                         r  MIPS/MEM/memoria/o_data_reg_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.524     9.795 r  MIPS/MEM/memoria/o_data_reg_reg[7]/Q
                         net (fo=3, routed)           0.725    10.520    MIPS/ex_mem_latch/dato_de_memoria_a_signador[7]
    SLICE_X30Y38         LUT5 (Prop_lut5_I0_O)        0.116    10.636 r  MIPS/ex_mem_latch/data_reg[17]_i_2__0/O
                         net (fo=8, routed)           0.533    11.169    MIPS/ex_mem_latch/data_reg[17]_i_2__0_n_0
    SLICE_X29Y38         LUT5 (Prop_lut5_I0_O)        0.328    11.497 r  MIPS/ex_mem_latch/data_reg[11]_i_1__0/O
                         net (fo=3, routed)           0.790    12.287    MIPS/id_ex_latch/D[9]
    SLICE_X26Y31         LUT6 (Prop_lut6_I5_O)        0.124    12.411 r  MIPS/id_ex_latch/data_reg[9]_i_5__0/O
                         net (fo=1, routed)           0.000    12.411    MIPS/id_ex_latch/data_reg[9]_i_5__0_n_0
    SLICE_X26Y31         MUXF7 (Prop_muxf7_I1_O)      0.245    12.656 r  MIPS/id_ex_latch/data_reg_reg[9]_i_2/O
                         net (fo=3, routed)           1.049    13.705    MIPS/id_ex_latch/o_dato_ra_para_condicion[9]
    SLICE_X29Y34         LUT6 (Prop_lut6_I2_O)        0.298    14.003 r  MIPS/id_ex_latch/data_reg[31]_i_34/O
                         net (fo=1, routed)           0.000    14.003    MIPS/id_ex_latch/data_reg[31]_i_34_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.404 r  MIPS/id_ex_latch/data_reg_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000    14.404    MIPS/id_ex_latch/data_reg_reg[31]_i_29_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.518 r  MIPS/id_ex_latch/data_reg_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.518    MIPS/id_ex_latch/data_reg_reg[31]_i_22_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.746 r  MIPS/id_ex_latch/data_reg_reg[31]_i_16/CO[2]
                         net (fo=1, routed)           0.644    15.390    MIPS/if_id_latch_inst/CO[0]
    SLICE_X29Y27         LUT6 (Prop_lut6_I1_O)        0.313    15.703 r  MIPS/if_id_latch_inst/data_reg[31]_i_9__0/O
                         net (fo=52, routed)          1.000    16.703    suod1/enable_mux_pc_immediate
    SLICE_X36Y25         LUT5 (Prop_lut5_I2_O)        0.124    16.827 r  suod1/data_reg[31]_i_1__2/O
                         net (fo=37, routed)          0.764    17.591    MIPS/if_id_latch_inst/i_reset00_out
    SLICE_X34Y25         FDRE                                         r  MIPS/if_id_latch_inst/data_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        1.668    18.647    MIPS/if_id_latch_inst/clk_out64MHz
    SLICE_X34Y25         FDRE                                         r  MIPS/if_id_latch_inst/data_reg_reg[5]/C
                         clock pessimism              0.584    19.231    
                         clock uncertainty           -0.084    19.148    
    SLICE_X34Y25         FDRE (Setup_fdre_C_R)       -0.524    18.624    MIPS/if_id_latch_inst/data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         18.624    
                         arrival time                         -17.591    
  -------------------------------------------------------------------
                         slack                                  1.032    

Slack (MET) :             1.048ns  (required time - arrival time)
  Source:                 MIPS/MEM/memoria/o_data_reg_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPS/if_id_latch_inst/data_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out64MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out64MHz_clk_wiz_0 rise@20.000ns - clk_out64MHz_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.286ns  (logic 2.815ns (33.972%)  route 5.471ns (66.028%))
  Logic Levels:           10  (CARRY4=3 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 18.645 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.729ns = ( 9.271 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out64MHz_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     5.645 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     7.364    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.460 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        1.811     9.271    MIPS/MEM/memoria/clk_out64MHz
    SLICE_X34Y40         FDRE                                         r  MIPS/MEM/memoria/o_data_reg_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.524     9.795 r  MIPS/MEM/memoria/o_data_reg_reg[7]/Q
                         net (fo=3, routed)           0.725    10.520    MIPS/ex_mem_latch/dato_de_memoria_a_signador[7]
    SLICE_X30Y38         LUT5 (Prop_lut5_I0_O)        0.116    10.636 r  MIPS/ex_mem_latch/data_reg[17]_i_2__0/O
                         net (fo=8, routed)           0.533    11.169    MIPS/ex_mem_latch/data_reg[17]_i_2__0_n_0
    SLICE_X29Y38         LUT5 (Prop_lut5_I0_O)        0.328    11.497 r  MIPS/ex_mem_latch/data_reg[11]_i_1__0/O
                         net (fo=3, routed)           0.790    12.287    MIPS/id_ex_latch/D[9]
    SLICE_X26Y31         LUT6 (Prop_lut6_I5_O)        0.124    12.411 r  MIPS/id_ex_latch/data_reg[9]_i_5__0/O
                         net (fo=1, routed)           0.000    12.411    MIPS/id_ex_latch/data_reg[9]_i_5__0_n_0
    SLICE_X26Y31         MUXF7 (Prop_muxf7_I1_O)      0.245    12.656 r  MIPS/id_ex_latch/data_reg_reg[9]_i_2/O
                         net (fo=3, routed)           1.049    13.705    MIPS/id_ex_latch/o_dato_ra_para_condicion[9]
    SLICE_X29Y34         LUT6 (Prop_lut6_I2_O)        0.298    14.003 r  MIPS/id_ex_latch/data_reg[31]_i_34/O
                         net (fo=1, routed)           0.000    14.003    MIPS/id_ex_latch/data_reg[31]_i_34_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.404 r  MIPS/id_ex_latch/data_reg_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000    14.404    MIPS/id_ex_latch/data_reg_reg[31]_i_29_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.518 r  MIPS/id_ex_latch/data_reg_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.518    MIPS/id_ex_latch/data_reg_reg[31]_i_22_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.746 r  MIPS/id_ex_latch/data_reg_reg[31]_i_16/CO[2]
                         net (fo=1, routed)           0.644    15.390    MIPS/if_id_latch_inst/CO[0]
    SLICE_X29Y27         LUT6 (Prop_lut6_I1_O)        0.313    15.703 r  MIPS/if_id_latch_inst/data_reg[31]_i_9__0/O
                         net (fo=52, routed)          1.000    16.703    suod1/enable_mux_pc_immediate
    SLICE_X36Y25         LUT5 (Prop_lut5_I2_O)        0.124    16.827 r  suod1/data_reg[31]_i_1__2/O
                         net (fo=37, routed)          0.730    17.558    MIPS/if_id_latch_inst/i_reset00_out
    SLICE_X38Y25         FDRE                                         r  MIPS/if_id_latch_inst/data_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        1.666    18.645    MIPS/if_id_latch_inst/clk_out64MHz
    SLICE_X38Y25         FDRE                                         r  MIPS/if_id_latch_inst/data_reg_reg[0]/C
                         clock pessimism              0.568    19.213    
                         clock uncertainty           -0.084    19.130    
    SLICE_X38Y25         FDRE (Setup_fdre_C_R)       -0.524    18.606    MIPS/if_id_latch_inst/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         18.606    
                         arrival time                         -17.558    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.048ns  (required time - arrival time)
  Source:                 MIPS/MEM/memoria/o_data_reg_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPS/if_id_latch_inst/data_reg_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out64MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out64MHz_clk_wiz_0 rise@20.000ns - clk_out64MHz_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.286ns  (logic 2.815ns (33.972%)  route 5.471ns (66.028%))
  Logic Levels:           10  (CARRY4=3 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 18.645 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.729ns = ( 9.271 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out64MHz_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     5.645 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     7.364    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.460 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        1.811     9.271    MIPS/MEM/memoria/clk_out64MHz
    SLICE_X34Y40         FDRE                                         r  MIPS/MEM/memoria/o_data_reg_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.524     9.795 r  MIPS/MEM/memoria/o_data_reg_reg[7]/Q
                         net (fo=3, routed)           0.725    10.520    MIPS/ex_mem_latch/dato_de_memoria_a_signador[7]
    SLICE_X30Y38         LUT5 (Prop_lut5_I0_O)        0.116    10.636 r  MIPS/ex_mem_latch/data_reg[17]_i_2__0/O
                         net (fo=8, routed)           0.533    11.169    MIPS/ex_mem_latch/data_reg[17]_i_2__0_n_0
    SLICE_X29Y38         LUT5 (Prop_lut5_I0_O)        0.328    11.497 r  MIPS/ex_mem_latch/data_reg[11]_i_1__0/O
                         net (fo=3, routed)           0.790    12.287    MIPS/id_ex_latch/D[9]
    SLICE_X26Y31         LUT6 (Prop_lut6_I5_O)        0.124    12.411 r  MIPS/id_ex_latch/data_reg[9]_i_5__0/O
                         net (fo=1, routed)           0.000    12.411    MIPS/id_ex_latch/data_reg[9]_i_5__0_n_0
    SLICE_X26Y31         MUXF7 (Prop_muxf7_I1_O)      0.245    12.656 r  MIPS/id_ex_latch/data_reg_reg[9]_i_2/O
                         net (fo=3, routed)           1.049    13.705    MIPS/id_ex_latch/o_dato_ra_para_condicion[9]
    SLICE_X29Y34         LUT6 (Prop_lut6_I2_O)        0.298    14.003 r  MIPS/id_ex_latch/data_reg[31]_i_34/O
                         net (fo=1, routed)           0.000    14.003    MIPS/id_ex_latch/data_reg[31]_i_34_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.404 r  MIPS/id_ex_latch/data_reg_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000    14.404    MIPS/id_ex_latch/data_reg_reg[31]_i_29_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.518 r  MIPS/id_ex_latch/data_reg_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.518    MIPS/id_ex_latch/data_reg_reg[31]_i_22_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.746 r  MIPS/id_ex_latch/data_reg_reg[31]_i_16/CO[2]
                         net (fo=1, routed)           0.644    15.390    MIPS/if_id_latch_inst/CO[0]
    SLICE_X29Y27         LUT6 (Prop_lut6_I1_O)        0.313    15.703 r  MIPS/if_id_latch_inst/data_reg[31]_i_9__0/O
                         net (fo=52, routed)          1.000    16.703    suod1/enable_mux_pc_immediate
    SLICE_X36Y25         LUT5 (Prop_lut5_I2_O)        0.124    16.827 r  suod1/data_reg[31]_i_1__2/O
                         net (fo=37, routed)          0.730    17.558    MIPS/if_id_latch_inst/i_reset00_out
    SLICE_X38Y25         FDRE                                         r  MIPS/if_id_latch_inst/data_reg_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        1.666    18.645    MIPS/if_id_latch_inst/clk_out64MHz
    SLICE_X38Y25         FDRE                                         r  MIPS/if_id_latch_inst/data_reg_reg[19]/C
                         clock pessimism              0.568    19.213    
                         clock uncertainty           -0.084    19.130    
    SLICE_X38Y25         FDRE (Setup_fdre_C_R)       -0.524    18.606    MIPS/if_id_latch_inst/data_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         18.606    
                         arrival time                         -17.558    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.048ns  (required time - arrival time)
  Source:                 MIPS/MEM/memoria/o_data_reg_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPS/if_id_latch_inst/data_reg_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out64MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out64MHz_clk_wiz_0 rise@20.000ns - clk_out64MHz_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.286ns  (logic 2.815ns (33.972%)  route 5.471ns (66.028%))
  Logic Levels:           10  (CARRY4=3 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 18.645 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.729ns = ( 9.271 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out64MHz_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     5.645 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     7.364    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.460 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        1.811     9.271    MIPS/MEM/memoria/clk_out64MHz
    SLICE_X34Y40         FDRE                                         r  MIPS/MEM/memoria/o_data_reg_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.524     9.795 r  MIPS/MEM/memoria/o_data_reg_reg[7]/Q
                         net (fo=3, routed)           0.725    10.520    MIPS/ex_mem_latch/dato_de_memoria_a_signador[7]
    SLICE_X30Y38         LUT5 (Prop_lut5_I0_O)        0.116    10.636 r  MIPS/ex_mem_latch/data_reg[17]_i_2__0/O
                         net (fo=8, routed)           0.533    11.169    MIPS/ex_mem_latch/data_reg[17]_i_2__0_n_0
    SLICE_X29Y38         LUT5 (Prop_lut5_I0_O)        0.328    11.497 r  MIPS/ex_mem_latch/data_reg[11]_i_1__0/O
                         net (fo=3, routed)           0.790    12.287    MIPS/id_ex_latch/D[9]
    SLICE_X26Y31         LUT6 (Prop_lut6_I5_O)        0.124    12.411 r  MIPS/id_ex_latch/data_reg[9]_i_5__0/O
                         net (fo=1, routed)           0.000    12.411    MIPS/id_ex_latch/data_reg[9]_i_5__0_n_0
    SLICE_X26Y31         MUXF7 (Prop_muxf7_I1_O)      0.245    12.656 r  MIPS/id_ex_latch/data_reg_reg[9]_i_2/O
                         net (fo=3, routed)           1.049    13.705    MIPS/id_ex_latch/o_dato_ra_para_condicion[9]
    SLICE_X29Y34         LUT6 (Prop_lut6_I2_O)        0.298    14.003 r  MIPS/id_ex_latch/data_reg[31]_i_34/O
                         net (fo=1, routed)           0.000    14.003    MIPS/id_ex_latch/data_reg[31]_i_34_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.404 r  MIPS/id_ex_latch/data_reg_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000    14.404    MIPS/id_ex_latch/data_reg_reg[31]_i_29_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.518 r  MIPS/id_ex_latch/data_reg_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.518    MIPS/id_ex_latch/data_reg_reg[31]_i_22_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.746 r  MIPS/id_ex_latch/data_reg_reg[31]_i_16/CO[2]
                         net (fo=1, routed)           0.644    15.390    MIPS/if_id_latch_inst/CO[0]
    SLICE_X29Y27         LUT6 (Prop_lut6_I1_O)        0.313    15.703 r  MIPS/if_id_latch_inst/data_reg[31]_i_9__0/O
                         net (fo=52, routed)          1.000    16.703    suod1/enable_mux_pc_immediate
    SLICE_X36Y25         LUT5 (Prop_lut5_I2_O)        0.124    16.827 r  suod1/data_reg[31]_i_1__2/O
                         net (fo=37, routed)          0.730    17.558    MIPS/if_id_latch_inst/i_reset00_out
    SLICE_X38Y25         FDRE                                         r  MIPS/if_id_latch_inst/data_reg_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        1.666    18.645    MIPS/if_id_latch_inst/clk_out64MHz
    SLICE_X38Y25         FDRE                                         r  MIPS/if_id_latch_inst/data_reg_reg[20]/C
                         clock pessimism              0.568    19.213    
                         clock uncertainty           -0.084    19.130    
    SLICE_X38Y25         FDRE (Setup_fdre_C_R)       -0.524    18.606    MIPS/if_id_latch_inst/data_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         18.606    
                         arrival time                         -17.558    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.048ns  (required time - arrival time)
  Source:                 MIPS/MEM/memoria/o_data_reg_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPS/if_id_latch_inst/data_reg_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out64MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out64MHz_clk_wiz_0 rise@20.000ns - clk_out64MHz_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.286ns  (logic 2.815ns (33.972%)  route 5.471ns (66.028%))
  Logic Levels:           10  (CARRY4=3 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 18.645 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.729ns = ( 9.271 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out64MHz_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     5.645 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     7.364    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.460 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        1.811     9.271    MIPS/MEM/memoria/clk_out64MHz
    SLICE_X34Y40         FDRE                                         r  MIPS/MEM/memoria/o_data_reg_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.524     9.795 r  MIPS/MEM/memoria/o_data_reg_reg[7]/Q
                         net (fo=3, routed)           0.725    10.520    MIPS/ex_mem_latch/dato_de_memoria_a_signador[7]
    SLICE_X30Y38         LUT5 (Prop_lut5_I0_O)        0.116    10.636 r  MIPS/ex_mem_latch/data_reg[17]_i_2__0/O
                         net (fo=8, routed)           0.533    11.169    MIPS/ex_mem_latch/data_reg[17]_i_2__0_n_0
    SLICE_X29Y38         LUT5 (Prop_lut5_I0_O)        0.328    11.497 r  MIPS/ex_mem_latch/data_reg[11]_i_1__0/O
                         net (fo=3, routed)           0.790    12.287    MIPS/id_ex_latch/D[9]
    SLICE_X26Y31         LUT6 (Prop_lut6_I5_O)        0.124    12.411 r  MIPS/id_ex_latch/data_reg[9]_i_5__0/O
                         net (fo=1, routed)           0.000    12.411    MIPS/id_ex_latch/data_reg[9]_i_5__0_n_0
    SLICE_X26Y31         MUXF7 (Prop_muxf7_I1_O)      0.245    12.656 r  MIPS/id_ex_latch/data_reg_reg[9]_i_2/O
                         net (fo=3, routed)           1.049    13.705    MIPS/id_ex_latch/o_dato_ra_para_condicion[9]
    SLICE_X29Y34         LUT6 (Prop_lut6_I2_O)        0.298    14.003 r  MIPS/id_ex_latch/data_reg[31]_i_34/O
                         net (fo=1, routed)           0.000    14.003    MIPS/id_ex_latch/data_reg[31]_i_34_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.404 r  MIPS/id_ex_latch/data_reg_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000    14.404    MIPS/id_ex_latch/data_reg_reg[31]_i_29_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.518 r  MIPS/id_ex_latch/data_reg_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.518    MIPS/id_ex_latch/data_reg_reg[31]_i_22_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.746 r  MIPS/id_ex_latch/data_reg_reg[31]_i_16/CO[2]
                         net (fo=1, routed)           0.644    15.390    MIPS/if_id_latch_inst/CO[0]
    SLICE_X29Y27         LUT6 (Prop_lut6_I1_O)        0.313    15.703 r  MIPS/if_id_latch_inst/data_reg[31]_i_9__0/O
                         net (fo=52, routed)          1.000    16.703    suod1/enable_mux_pc_immediate
    SLICE_X36Y25         LUT5 (Prop_lut5_I2_O)        0.124    16.827 r  suod1/data_reg[31]_i_1__2/O
                         net (fo=37, routed)          0.730    17.558    MIPS/if_id_latch_inst/i_reset00_out
    SLICE_X38Y25         FDRE                                         r  MIPS/if_id_latch_inst/data_reg_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        1.666    18.645    MIPS/if_id_latch_inst/clk_out64MHz
    SLICE_X38Y25         FDRE                                         r  MIPS/if_id_latch_inst/data_reg_reg[24]/C
                         clock pessimism              0.568    19.213    
                         clock uncertainty           -0.084    19.130    
    SLICE_X38Y25         FDRE (Setup_fdre_C_R)       -0.524    18.606    MIPS/if_id_latch_inst/data_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         18.606    
                         arrival time                         -17.558    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.048ns  (required time - arrival time)
  Source:                 MIPS/MEM/memoria/o_data_reg_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPS/if_id_latch_inst/data_reg_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out64MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out64MHz_clk_wiz_0 rise@20.000ns - clk_out64MHz_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.286ns  (logic 2.815ns (33.972%)  route 5.471ns (66.028%))
  Logic Levels:           10  (CARRY4=3 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 18.645 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.729ns = ( 9.271 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out64MHz_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     5.645 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     7.364    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.460 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        1.811     9.271    MIPS/MEM/memoria/clk_out64MHz
    SLICE_X34Y40         FDRE                                         r  MIPS/MEM/memoria/o_data_reg_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.524     9.795 r  MIPS/MEM/memoria/o_data_reg_reg[7]/Q
                         net (fo=3, routed)           0.725    10.520    MIPS/ex_mem_latch/dato_de_memoria_a_signador[7]
    SLICE_X30Y38         LUT5 (Prop_lut5_I0_O)        0.116    10.636 r  MIPS/ex_mem_latch/data_reg[17]_i_2__0/O
                         net (fo=8, routed)           0.533    11.169    MIPS/ex_mem_latch/data_reg[17]_i_2__0_n_0
    SLICE_X29Y38         LUT5 (Prop_lut5_I0_O)        0.328    11.497 r  MIPS/ex_mem_latch/data_reg[11]_i_1__0/O
                         net (fo=3, routed)           0.790    12.287    MIPS/id_ex_latch/D[9]
    SLICE_X26Y31         LUT6 (Prop_lut6_I5_O)        0.124    12.411 r  MIPS/id_ex_latch/data_reg[9]_i_5__0/O
                         net (fo=1, routed)           0.000    12.411    MIPS/id_ex_latch/data_reg[9]_i_5__0_n_0
    SLICE_X26Y31         MUXF7 (Prop_muxf7_I1_O)      0.245    12.656 r  MIPS/id_ex_latch/data_reg_reg[9]_i_2/O
                         net (fo=3, routed)           1.049    13.705    MIPS/id_ex_latch/o_dato_ra_para_condicion[9]
    SLICE_X29Y34         LUT6 (Prop_lut6_I2_O)        0.298    14.003 r  MIPS/id_ex_latch/data_reg[31]_i_34/O
                         net (fo=1, routed)           0.000    14.003    MIPS/id_ex_latch/data_reg[31]_i_34_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.404 r  MIPS/id_ex_latch/data_reg_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000    14.404    MIPS/id_ex_latch/data_reg_reg[31]_i_29_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.518 r  MIPS/id_ex_latch/data_reg_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.518    MIPS/id_ex_latch/data_reg_reg[31]_i_22_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.746 r  MIPS/id_ex_latch/data_reg_reg[31]_i_16/CO[2]
                         net (fo=1, routed)           0.644    15.390    MIPS/if_id_latch_inst/CO[0]
    SLICE_X29Y27         LUT6 (Prop_lut6_I1_O)        0.313    15.703 r  MIPS/if_id_latch_inst/data_reg[31]_i_9__0/O
                         net (fo=52, routed)          1.000    16.703    suod1/enable_mux_pc_immediate
    SLICE_X36Y25         LUT5 (Prop_lut5_I2_O)        0.124    16.827 r  suod1/data_reg[31]_i_1__2/O
                         net (fo=37, routed)          0.730    17.558    MIPS/if_id_latch_inst/i_reset00_out
    SLICE_X38Y25         FDRE                                         r  MIPS/if_id_latch_inst/data_reg_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        1.666    18.645    MIPS/if_id_latch_inst/clk_out64MHz
    SLICE_X38Y25         FDRE                                         r  MIPS/if_id_latch_inst/data_reg_reg[27]/C
                         clock pessimism              0.568    19.213    
                         clock uncertainty           -0.084    19.130    
    SLICE_X38Y25         FDRE (Setup_fdre_C_R)       -0.524    18.606    MIPS/if_id_latch_inst/data_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         18.606    
                         arrival time                         -17.558    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.048ns  (required time - arrival time)
  Source:                 MIPS/MEM/memoria/o_data_reg_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPS/if_id_latch_inst/data_reg_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out64MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out64MHz_clk_wiz_0 rise@20.000ns - clk_out64MHz_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.286ns  (logic 2.815ns (33.972%)  route 5.471ns (66.028%))
  Logic Levels:           10  (CARRY4=3 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 18.645 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.729ns = ( 9.271 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out64MHz_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     5.645 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     7.364    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.460 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        1.811     9.271    MIPS/MEM/memoria/clk_out64MHz
    SLICE_X34Y40         FDRE                                         r  MIPS/MEM/memoria/o_data_reg_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.524     9.795 r  MIPS/MEM/memoria/o_data_reg_reg[7]/Q
                         net (fo=3, routed)           0.725    10.520    MIPS/ex_mem_latch/dato_de_memoria_a_signador[7]
    SLICE_X30Y38         LUT5 (Prop_lut5_I0_O)        0.116    10.636 r  MIPS/ex_mem_latch/data_reg[17]_i_2__0/O
                         net (fo=8, routed)           0.533    11.169    MIPS/ex_mem_latch/data_reg[17]_i_2__0_n_0
    SLICE_X29Y38         LUT5 (Prop_lut5_I0_O)        0.328    11.497 r  MIPS/ex_mem_latch/data_reg[11]_i_1__0/O
                         net (fo=3, routed)           0.790    12.287    MIPS/id_ex_latch/D[9]
    SLICE_X26Y31         LUT6 (Prop_lut6_I5_O)        0.124    12.411 r  MIPS/id_ex_latch/data_reg[9]_i_5__0/O
                         net (fo=1, routed)           0.000    12.411    MIPS/id_ex_latch/data_reg[9]_i_5__0_n_0
    SLICE_X26Y31         MUXF7 (Prop_muxf7_I1_O)      0.245    12.656 r  MIPS/id_ex_latch/data_reg_reg[9]_i_2/O
                         net (fo=3, routed)           1.049    13.705    MIPS/id_ex_latch/o_dato_ra_para_condicion[9]
    SLICE_X29Y34         LUT6 (Prop_lut6_I2_O)        0.298    14.003 r  MIPS/id_ex_latch/data_reg[31]_i_34/O
                         net (fo=1, routed)           0.000    14.003    MIPS/id_ex_latch/data_reg[31]_i_34_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.404 r  MIPS/id_ex_latch/data_reg_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000    14.404    MIPS/id_ex_latch/data_reg_reg[31]_i_29_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.518 r  MIPS/id_ex_latch/data_reg_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.518    MIPS/id_ex_latch/data_reg_reg[31]_i_22_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.746 r  MIPS/id_ex_latch/data_reg_reg[31]_i_16/CO[2]
                         net (fo=1, routed)           0.644    15.390    MIPS/if_id_latch_inst/CO[0]
    SLICE_X29Y27         LUT6 (Prop_lut6_I1_O)        0.313    15.703 r  MIPS/if_id_latch_inst/data_reg[31]_i_9__0/O
                         net (fo=52, routed)          1.000    16.703    suod1/enable_mux_pc_immediate
    SLICE_X36Y25         LUT5 (Prop_lut5_I2_O)        0.124    16.827 r  suod1/data_reg[31]_i_1__2/O
                         net (fo=37, routed)          0.730    17.558    MIPS/if_id_latch_inst/i_reset00_out
    SLICE_X38Y25         FDRE                                         r  MIPS/if_id_latch_inst/data_reg_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        1.666    18.645    MIPS/if_id_latch_inst/clk_out64MHz
    SLICE_X38Y25         FDRE                                         r  MIPS/if_id_latch_inst/data_reg_reg[28]/C
                         clock pessimism              0.568    19.213    
                         clock uncertainty           -0.084    19.130    
    SLICE_X38Y25         FDRE (Setup_fdre_C_R)       -0.524    18.606    MIPS/if_id_latch_inst/data_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         18.606    
                         arrival time                         -17.558    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.048ns  (required time - arrival time)
  Source:                 MIPS/MEM/memoria/o_data_reg_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MIPS/if_id_latch_inst/data_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out64MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out64MHz_clk_wiz_0 rise@20.000ns - clk_out64MHz_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.286ns  (logic 2.815ns (33.972%)  route 5.471ns (66.028%))
  Logic Levels:           10  (CARRY4=3 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 18.645 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.729ns = ( 9.271 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out64MHz_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     5.645 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     7.364    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     7.460 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        1.811     9.271    MIPS/MEM/memoria/clk_out64MHz
    SLICE_X34Y40         FDRE                                         r  MIPS/MEM/memoria/o_data_reg_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.524     9.795 r  MIPS/MEM/memoria/o_data_reg_reg[7]/Q
                         net (fo=3, routed)           0.725    10.520    MIPS/ex_mem_latch/dato_de_memoria_a_signador[7]
    SLICE_X30Y38         LUT5 (Prop_lut5_I0_O)        0.116    10.636 r  MIPS/ex_mem_latch/data_reg[17]_i_2__0/O
                         net (fo=8, routed)           0.533    11.169    MIPS/ex_mem_latch/data_reg[17]_i_2__0_n_0
    SLICE_X29Y38         LUT5 (Prop_lut5_I0_O)        0.328    11.497 r  MIPS/ex_mem_latch/data_reg[11]_i_1__0/O
                         net (fo=3, routed)           0.790    12.287    MIPS/id_ex_latch/D[9]
    SLICE_X26Y31         LUT6 (Prop_lut6_I5_O)        0.124    12.411 r  MIPS/id_ex_latch/data_reg[9]_i_5__0/O
                         net (fo=1, routed)           0.000    12.411    MIPS/id_ex_latch/data_reg[9]_i_5__0_n_0
    SLICE_X26Y31         MUXF7 (Prop_muxf7_I1_O)      0.245    12.656 r  MIPS/id_ex_latch/data_reg_reg[9]_i_2/O
                         net (fo=3, routed)           1.049    13.705    MIPS/id_ex_latch/o_dato_ra_para_condicion[9]
    SLICE_X29Y34         LUT6 (Prop_lut6_I2_O)        0.298    14.003 r  MIPS/id_ex_latch/data_reg[31]_i_34/O
                         net (fo=1, routed)           0.000    14.003    MIPS/id_ex_latch/data_reg[31]_i_34_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.404 r  MIPS/id_ex_latch/data_reg_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000    14.404    MIPS/id_ex_latch/data_reg_reg[31]_i_29_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.518 r  MIPS/id_ex_latch/data_reg_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.518    MIPS/id_ex_latch/data_reg_reg[31]_i_22_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.746 r  MIPS/id_ex_latch/data_reg_reg[31]_i_16/CO[2]
                         net (fo=1, routed)           0.644    15.390    MIPS/if_id_latch_inst/CO[0]
    SLICE_X29Y27         LUT6 (Prop_lut6_I1_O)        0.313    15.703 r  MIPS/if_id_latch_inst/data_reg[31]_i_9__0/O
                         net (fo=52, routed)          1.000    16.703    suod1/enable_mux_pc_immediate
    SLICE_X36Y25         LUT5 (Prop_lut5_I2_O)        0.124    16.827 r  suod1/data_reg[31]_i_1__2/O
                         net (fo=37, routed)          0.730    17.558    MIPS/if_id_latch_inst/i_reset00_out
    SLICE_X38Y25         FDRE                                         r  MIPS/if_id_latch_inst/data_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        1.666    18.645    MIPS/if_id_latch_inst/clk_out64MHz
    SLICE_X38Y25         FDRE                                         r  MIPS/if_id_latch_inst/data_reg_reg[3]/C
                         clock pessimism              0.568    19.213    
                         clock uncertainty           -0.084    19.130    
    SLICE_X38Y25         FDRE (Setup_fdre_C_R)       -0.524    18.606    MIPS/if_id_latch_inst/data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         18.606    
                         arrival time                         -17.558    
  -------------------------------------------------------------------
                         slack                                  1.048    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 separadorDeBytes/byte_data_enviada_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uartSuod/fifo_tx_unit/array_reg_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out64MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out64MHz_clk_wiz_0 rise@0.000ns - clk_out64MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.723%)  route 0.290ns (67.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        0.628    -0.536    separadorDeBytes/clk_out64MHz
    SLICE_X44Y32         FDRE                                         r  separadorDeBytes/byte_data_enviada_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  separadorDeBytes/byte_data_enviada_reg_reg[0]/Q
                         net (fo=1, routed)           0.290    -0.105    uartSuod/fifo_tx_unit/array_reg_reg_0_15_0_5/DIA0
    SLICE_X56Y32         RAMD32                                       r  uartSuod/fifo_tx_unit/array_reg_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        0.897    -0.776    uartSuod/fifo_tx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X56Y32         RAMD32                                       r  uartSuod/fifo_tx_unit/array_reg_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.501    -0.276    
    SLICE_X56Y32         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.129    uartSuod/fifo_tx_unit/array_reg_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 uartSuod/fifo_rx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out64MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out64MHz_clk_wiz_0 rise@0.000ns - clk_out64MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        0.628    -0.536    uartSuod/fifo_rx_unit/clk_out64MHz
    SLICE_X15Y25         FDRE                                         r  uartSuod/fifo_rx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  uartSuod/fifo_rx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.217    -0.178    uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/ADDRD0
    SLICE_X14Y25         RAMD32                                       r  uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        0.900    -0.773    uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X14Y25         RAMD32                                       r  uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.251    -0.523    
    SLICE_X14Y25         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.213    uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 uartSuod/fifo_rx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out64MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out64MHz_clk_wiz_0 rise@0.000ns - clk_out64MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        0.628    -0.536    uartSuod/fifo_rx_unit/clk_out64MHz
    SLICE_X15Y25         FDRE                                         r  uartSuod/fifo_rx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  uartSuod/fifo_rx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.217    -0.178    uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/ADDRD0
    SLICE_X14Y25         RAMD32                                       r  uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        0.900    -0.773    uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X14Y25         RAMD32                                       r  uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.251    -0.523    
    SLICE_X14Y25         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.213    uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 uartSuod/fifo_rx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out64MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out64MHz_clk_wiz_0 rise@0.000ns - clk_out64MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        0.628    -0.536    uartSuod/fifo_rx_unit/clk_out64MHz
    SLICE_X15Y25         FDRE                                         r  uartSuod/fifo_rx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  uartSuod/fifo_rx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.217    -0.178    uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/ADDRD0
    SLICE_X14Y25         RAMD32                                       r  uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        0.900    -0.773    uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X14Y25         RAMD32                                       r  uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB/CLK
                         clock pessimism              0.251    -0.523    
    SLICE_X14Y25         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.213    uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 uartSuod/fifo_rx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out64MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out64MHz_clk_wiz_0 rise@0.000ns - clk_out64MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        0.628    -0.536    uartSuod/fifo_rx_unit/clk_out64MHz
    SLICE_X15Y25         FDRE                                         r  uartSuod/fifo_rx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  uartSuod/fifo_rx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.217    -0.178    uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/ADDRD0
    SLICE_X14Y25         RAMD32                                       r  uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        0.900    -0.773    uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X14Y25         RAMD32                                       r  uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.251    -0.523    
    SLICE_X14Y25         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.213    uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 uartSuod/fifo_rx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out64MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out64MHz_clk_wiz_0 rise@0.000ns - clk_out64MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        0.628    -0.536    uartSuod/fifo_rx_unit/clk_out64MHz
    SLICE_X15Y25         FDRE                                         r  uartSuod/fifo_rx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  uartSuod/fifo_rx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.217    -0.178    uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/ADDRD0
    SLICE_X14Y25         RAMD32                                       r  uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        0.900    -0.773    uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X14Y25         RAMD32                                       r  uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.251    -0.523    
    SLICE_X14Y25         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.213    uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 uartSuod/fifo_rx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out64MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out64MHz_clk_wiz_0 rise@0.000ns - clk_out64MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        0.628    -0.536    uartSuod/fifo_rx_unit/clk_out64MHz
    SLICE_X15Y25         FDRE                                         r  uartSuod/fifo_rx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  uartSuod/fifo_rx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.217    -0.178    uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/ADDRD0
    SLICE_X14Y25         RAMD32                                       r  uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        0.900    -0.773    uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X14Y25         RAMD32                                       r  uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism              0.251    -0.523    
    SLICE_X14Y25         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.213    uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 uartSuod/fifo_rx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out64MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out64MHz_clk_wiz_0 rise@0.000ns - clk_out64MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        0.628    -0.536    uartSuod/fifo_rx_unit/clk_out64MHz
    SLICE_X15Y25         FDRE                                         r  uartSuod/fifo_rx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  uartSuod/fifo_rx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.217    -0.178    uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/ADDRD0
    SLICE_X14Y25         RAMS32                                       r  uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        0.900    -0.773    uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X14Y25         RAMS32                                       r  uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/RAMD/CLK
                         clock pessimism              0.251    -0.523    
    SLICE_X14Y25         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.213    uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 uartSuod/fifo_rx_unit/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out64MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out64MHz_clk_wiz_0 rise@0.000ns - clk_out64MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        0.628    -0.536    uartSuod/fifo_rx_unit/clk_out64MHz
    SLICE_X15Y25         FDRE                                         r  uartSuod/fifo_rx_unit/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  uartSuod/fifo_rx_unit/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.217    -0.178    uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/ADDRD0
    SLICE_X14Y25         RAMS32                                       r  uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        0.900    -0.773    uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X14Y25         RAMS32                                       r  uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism              0.251    -0.523    
    SLICE_X14Y25         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.213    uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 separadorDeBytes/byte_data_enviada_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uartSuod/fifo_tx_unit/array_reg_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out64MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out64MHz_clk_wiz_0 rise@0.000ns - clk_out64MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.995%)  route 0.300ns (68.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        0.629    -0.535    separadorDeBytes/clk_out64MHz
    SLICE_X39Y33         FDRE                                         r  separadorDeBytes/byte_data_enviada_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  separadorDeBytes/byte_data_enviada_reg_reg[4]/Q
                         net (fo=1, routed)           0.300    -0.094    uartSuod/fifo_tx_unit/array_reg_reg_0_15_0_5/DIC0
    SLICE_X56Y32         RAMD32                                       r  uartSuod/fifo_tx_unit/array_reg_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        0.897    -0.776    uartSuod/fifo_tx_unit/array_reg_reg_0_15_0_5/WCLK
    SLICE_X56Y32         RAMD32                                       r  uartSuod/fifo_tx_unit/array_reg_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.501    -0.276    
    SLICE_X56Y32         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.132    uartSuod/fifo_tx_unit/array_reg_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out64MHz_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X25Y31     MIPS/ID/registros/reg_a_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X21Y29     MIPS/ID/registros/reg_a_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X12Y33     MIPS/ID/registros/reg_a_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X19Y35     MIPS/ID/registros/reg_a_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X16Y36     MIPS/ID/registros/reg_a_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X11Y37     MIPS/ID/registros/reg_a_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X12Y39     MIPS/ID/registros/reg_a_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X21Y42     MIPS/ID/registros/reg_a_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y25     uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y25     uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y25     uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y25     uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y25     uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y25     uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y25     uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y25     uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y25     uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y25     uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y25     uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y25     uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y25     uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y25     uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y25     uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y25     uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y25     uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y25     uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y25     uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y25     uartSuod/fifo_rx_unit/array_reg_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_test
                            (input port)
  Destination:            o_test
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.991ns  (logic 5.009ns (71.646%)  route 1.982ns (28.354%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  i_test (IN)
                         net (fo=0)                   0.000     0.000    i_test
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  i_test_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.470    o_test_OBUF
    M16                  OBUF (Prop_obuf_I_O)         3.521     6.991 r  o_test_OBUF_inst/O
                         net (fo=0)                   0.000     6.991    o_test
    M16                                                               r  o_test (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_test
                            (input port)
  Destination:            o_test
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.865ns  (logic 1.478ns (79.236%)  route 0.387ns (20.764%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  i_test (IN)
                         net (fo=0)                   0.000     0.000    i_test
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  i_test_IBUF_inst/O
                         net (fo=1, routed)           0.387     0.643    o_test_OBUF
    M16                  OBUF (Prop_obuf_I_O)         1.222     1.865 r  o_test_OBUF_inst/O
                         net (fo=0)                   0.000     1.865    o_test
    M16                                                               r  o_test (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out64MHz_clk_wiz_0
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MIPS/IF/mem_inst/reg_write_ptr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_programa_terminado
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.389ns  (logic 5.544ns (38.533%)  route 8.845ns (61.467%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        1.809    -0.731    MIPS/IF/mem_inst/clk_out64MHz
    SLICE_X40Y11         FDRE                                         r  MIPS/IF/mem_inst/reg_write_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.275 r  MIPS/IF/mem_inst/reg_write_ptr_reg[4]/Q
                         net (fo=127, routed)         3.379     3.105    MIPS/IF/mem_inst/reg_write_ptr_reg[4]
    SLICE_X31Y20         LUT4 (Prop_lut4_I3_O)        0.150     3.255 r  MIPS/IF/mem_inst/o_programa_terminado_OBUF_inst_i_14/O
                         net (fo=2, routed)           0.563     3.817    MIPS/IF/mem_inst/o_programa_terminado_OBUF_inst_i_14_n_0
    SLICE_X28Y20         LUT5 (Prop_lut5_I2_O)        0.326     4.143 r  MIPS/IF/mem_inst/o_programa_terminado_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.000     4.143    MIPS/IF/mem_inst/o_programa_terminado_OBUF_inst_i_10_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.544 r  MIPS/IF/mem_inst/o_programa_terminado_OBUF_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.544    MIPS/IF/mem_inst/o_programa_terminado_OBUF_inst_i_4_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.815 r  MIPS/IF/mem_inst/o_programa_terminado_OBUF_inst_i_2/CO[0]
                         net (fo=1, routed)           0.622     5.438    MIPS/IF/pc_unit/CO[0]
    SLICE_X28Y26         LUT6 (Prop_lut6_I0_O)        0.373     5.811 r  MIPS/IF/pc_unit/o_programa_terminado_OBUF_inst_i_1/O
                         net (fo=3, routed)           4.280    10.091    o_programa_terminado_OBUF
    R12                  OBUF (Prop_obuf_I_O)         3.567    13.658 r  o_programa_terminado_OBUF_inst/O
                         net (fo=0)                   0.000    13.658    o_programa_terminado
    R12                                                               r  o_programa_terminado (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartSuod/uart_tx_unit/tx_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_Tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.575ns  (logic 4.073ns (42.542%)  route 5.501ns (57.458%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        1.792    -0.748    uartSuod/uart_tx_unit/clk_out64MHz
    SLICE_X58Y31         FDSE                                         r  uartSuod/uart_tx_unit/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y31         FDSE (Prop_fdse_C_Q)         0.518    -0.230 r  uartSuod/uart_tx_unit/tx_reg_reg/Q
                         net (fo=1, routed)           5.501     5.272    o_Tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555     8.827 r  o_Tx_OBUF_inst/O
                         net (fo=0)                   0.000     8.827    o_Tx
    D4                                                                r  o_Tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 suod1/led_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.853ns  (logic 4.009ns (45.279%)  route 4.844ns (54.721%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        1.799    -0.741    suod1/clk_out64MHz
    SLICE_X40Y29         FDRE                                         r  suod1/led_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.285 r  suod1/led_reg_reg[2]/Q
                         net (fo=1, routed)           4.844     4.560    o_leds_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     8.112 r  o_leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.112    o_leds[2]
    J13                                                               r  o_leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 suod1/led_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.638ns  (logic 3.976ns (46.035%)  route 4.661ns (53.965%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        1.799    -0.741    suod1/clk_out64MHz
    SLICE_X37Y28         FDRE                                         r  suod1/led_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.285 r  suod1/led_reg_reg[0]/Q
                         net (fo=1, routed)           4.661     4.377    o_leds_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520     7.897 r  o_leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.897    o_leds[0]
    H17                                                               r  o_leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 suod1/programa_cargado_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_programa_no_cargado
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.583ns  (logic 4.104ns (47.810%)  route 4.480ns (52.190%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        1.804    -0.736    suod1/clk_out64MHz
    SLICE_X21Y28         FDRE                                         r  suod1/programa_cargado_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.280 f  suod1/programa_cargado_reg_reg/Q
                         net (fo=13, routed)          0.715     0.435    suod1/o_programa_cargado_OBUF
    SLICE_X20Y27         LUT1 (Prop_lut1_I0_O)        0.124     0.559 r  suod1/o_programa_no_cargado_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.765     4.324    o_programa_no_cargado_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.524     7.848 r  o_programa_no_cargado_OBUF_inst/O
                         net (fo=0)                   0.000     7.848    o_programa_no_cargado
    N16                                                               r  o_programa_no_cargado (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 suod1/led_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.451ns  (logic 3.991ns (47.229%)  route 4.460ns (52.771%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        1.801    -0.739    suod1/clk_out64MHz
    SLICE_X37Y30         FDRE                                         r  suod1/led_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  suod1/led_reg_reg[1]/Q
                         net (fo=1, routed)           4.460     4.177    o_leds_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535     7.712 r  o_leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.712    o_leds[1]
    K15                                                               r  o_leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 suod1/led_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.404ns  (logic 4.007ns (47.673%)  route 4.398ns (52.327%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        1.795    -0.745    suod1/clk_out64MHz
    SLICE_X41Y27         FDRE                                         r  suod1/led_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.289 r  suod1/led_reg_reg[3]/Q
                         net (fo=1, routed)           4.398     4.109    o_leds_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551     7.659 r  o_leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.659    o_leds[3]
    N14                                                               r  o_leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 suod1/led_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_leds[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.316ns  (logic 4.008ns (48.191%)  route 4.309ns (51.809%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        1.795    -0.745    suod1/clk_out64MHz
    SLICE_X41Y27         FDRE                                         r  suod1/led_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.289 r  suod1/led_reg_reg[4]/Q
                         net (fo=1, routed)           4.309     4.020    o_leds_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552     7.572 r  o_leds_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.572    o_leds[4]
    R18                                                               r  o_leds[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 suod1/programa_cargado_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_programa_cargado
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.136ns  (logic 3.997ns (49.126%)  route 4.139ns (50.874%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        1.804    -0.736    suod1/clk_out64MHz
    SLICE_X21Y28         FDRE                                         r  suod1/programa_cargado_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  suod1/programa_cargado_reg_reg/Q
                         net (fo=13, routed)          4.139     3.860    o_programa_cargado_OBUF
    R11                  OBUF (Prop_obuf_I_O)         3.541     7.401 r  o_programa_cargado_OBUF_inst/O
                         net (fo=0)                   0.000     7.401    o_programa_cargado
    R11                                                               r  o_programa_cargado (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 suod1/led_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_leds[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.023ns  (logic 4.004ns (49.900%)  route 4.020ns (50.100%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        1.798    -0.742    suod1/clk_out64MHz
    SLICE_X43Y30         FDRE                                         r  suod1/led_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.286 r  suod1/led_reg_reg[8]/Q
                         net (fo=1, routed)           4.020     3.734    o_leds_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         3.548     7.281 r  o_leds_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.281    o_leds[8]
    V16                                                               r  o_leds[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 suod1/led_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_leds[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.393ns  (logic 1.410ns (58.933%)  route 0.983ns (41.067%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        0.636    -0.528    suod1/clk_out64MHz
    SLICE_X31Y38         FDRE                                         r  suod1/led_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  suod1/led_reg_reg[15]/Q
                         net (fo=1, routed)           0.983     0.596    o_leds_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.269     1.866 r  o_leds_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.866    o_leds[15]
    V11                                                               r  o_leds[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 suod1/led_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_leds[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.448ns  (logic 1.412ns (57.667%)  route 1.036ns (42.333%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        0.636    -0.528    suod1/clk_out64MHz
    SLICE_X31Y38         FDRE                                         r  suod1/led_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  suod1/led_reg_reg[14]/Q
                         net (fo=1, routed)           1.036     0.650    o_leds_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     1.921 r  o_leds_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.921    o_leds[14]
    V12                                                               r  o_leds[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 suod1/led_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_leds[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.471ns  (logic 1.396ns (56.490%)  route 1.075ns (43.510%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        0.631    -0.533    suod1/clk_out64MHz
    SLICE_X36Y32         FDRE                                         r  suod1/led_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  suod1/led_reg_reg[13]/Q
                         net (fo=1, routed)           1.075     0.683    o_leds_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     1.938 r  o_leds_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.938    o_leds[13]
    V14                                                               r  o_leds[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 suod1/led_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_leds[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.550ns  (logic 1.417ns (55.573%)  route 1.133ns (44.427%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        0.626    -0.538    suod1/clk_out64MHz
    SLICE_X38Y30         FDRE                                         r  suod1/led_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  suod1/led_reg_reg[10]/Q
                         net (fo=1, routed)           1.133     0.759    o_leds_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     2.012 r  o_leds_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.012    o_leds[10]
    U14                                                               r  o_leds[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 suod1/led_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.570ns  (logic 1.397ns (54.349%)  route 1.173ns (45.651%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        0.632    -0.532    suod1/clk_out64MHz
    SLICE_X32Y32         FDRE                                         r  suod1/led_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  suod1/led_reg_reg[7]/Q
                         net (fo=1, routed)           1.173     0.783    o_leds_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     2.039 r  o_leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.039    o_leds[7]
    U16                                                               r  o_leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 suod1/led_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_leds[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.580ns  (logic 1.393ns (54.003%)  route 1.187ns (45.997%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        0.632    -0.532    suod1/clk_out64MHz
    SLICE_X32Y32         FDRE                                         r  suod1/led_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  suod1/led_reg_reg[12]/Q
                         net (fo=1, routed)           1.187     0.796    o_leds_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     2.049 r  o_leds_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.049    o_leds[12]
    V15                                                               r  o_leds[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 suod1/led_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.605ns  (logic 1.397ns (53.614%)  route 1.208ns (46.386%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        0.632    -0.532    suod1/clk_out64MHz
    SLICE_X32Y32         FDRE                                         r  suod1/led_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  suod1/led_reg_reg[6]/Q
                         net (fo=1, routed)           1.208     0.818    o_leds_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     2.073 r  o_leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.073    o_leds[6]
    U17                                                               r  o_leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 suod1/led_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.647ns  (logic 1.393ns (52.650%)  route 1.253ns (47.350%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        0.624    -0.540    suod1/clk_out64MHz
    SLICE_X43Y27         FDRE                                         r  suod1/led_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  suod1/led_reg_reg[5]/Q
                         net (fo=1, routed)           1.253     0.855    o_leds_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     2.107 r  o_leds_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.107    o_leds[5]
    V17                                                               r  o_leds[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 suod1/led_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_leds[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.660ns  (logic 1.373ns (51.617%)  route 1.287ns (48.383%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        0.631    -0.533    suod1/clk_out64MHz
    SLICE_X36Y32         FDRE                                         r  suod1/led_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  suod1/led_reg_reg[11]/Q
                         net (fo=1, routed)           1.287     0.895    o_leds_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     2.128 r  o_leds_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.128    o_leds[11]
    T16                                                               r  o_leds[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 suod1/led_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_leds[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.692ns  (logic 1.396ns (51.855%)  route 1.296ns (48.145%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        0.631    -0.533    suod1/clk_out64MHz
    SLICE_X36Y32         FDRE                                         r  suod1/led_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  suod1/led_reg_reg[9]/Q
                         net (fo=1, routed)           1.296     0.904    o_leds_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.255     2.159 r  o_leds_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.159    o_leds[9]
    T15                                                               r  o_leds[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out64MHz_clk_wiz_0

Max Delay          4653 Endpoints
Min Delay          4653 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            MIPS/IF/mem_inst/mem_instrucciones_reg[17][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.183ns  (logic 1.629ns (8.069%)  route 18.554ns (91.931%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  i_reset_IBUF_inst/O
                         net (fo=160, routed)         5.516     6.993    suod1/i_reset_IBUF
    SLICE_X37Y26         LUT2 (Prop_lut2_I1_O)        0.152     7.145 r  suod1/mem_instrucciones[255][7]_i_1/O
                         net (fo=2056, routed)       13.038    20.183    MIPS/IF/mem_inst/SR[0]
    SLICE_X6Y3           FDRE                                         r  MIPS/IF/mem_inst/mem_instrucciones_reg[17][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        1.770    -1.251    MIPS/IF/mem_inst/clk_out64MHz
    SLICE_X6Y3           FDRE                                         r  MIPS/IF/mem_inst/mem_instrucciones_reg[17][6]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            MIPS/IF/mem_inst/mem_instrucciones_reg[24][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.183ns  (logic 1.629ns (8.069%)  route 18.554ns (91.931%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  i_reset_IBUF_inst/O
                         net (fo=160, routed)         5.516     6.993    suod1/i_reset_IBUF
    SLICE_X37Y26         LUT2 (Prop_lut2_I1_O)        0.152     7.145 r  suod1/mem_instrucciones[255][7]_i_1/O
                         net (fo=2056, routed)       13.038    20.183    MIPS/IF/mem_inst/SR[0]
    SLICE_X7Y3           FDRE                                         r  MIPS/IF/mem_inst/mem_instrucciones_reg[24][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        1.770    -1.251    MIPS/IF/mem_inst/clk_out64MHz
    SLICE_X7Y3           FDRE                                         r  MIPS/IF/mem_inst/mem_instrucciones_reg[24][2]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            MIPS/IF/mem_inst/mem_instrucciones_reg[24][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.183ns  (logic 1.629ns (8.069%)  route 18.554ns (91.931%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  i_reset_IBUF_inst/O
                         net (fo=160, routed)         5.516     6.993    suod1/i_reset_IBUF
    SLICE_X37Y26         LUT2 (Prop_lut2_I1_O)        0.152     7.145 r  suod1/mem_instrucciones[255][7]_i_1/O
                         net (fo=2056, routed)       13.038    20.183    MIPS/IF/mem_inst/SR[0]
    SLICE_X7Y3           FDRE                                         r  MIPS/IF/mem_inst/mem_instrucciones_reg[24][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        1.770    -1.251    MIPS/IF/mem_inst/clk_out64MHz
    SLICE_X7Y3           FDRE                                         r  MIPS/IF/mem_inst/mem_instrucciones_reg[24][6]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            MIPS/IF/mem_inst/mem_instrucciones_reg[19][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.028ns  (logic 1.629ns (8.132%)  route 18.399ns (91.868%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  i_reset_IBUF_inst/O
                         net (fo=160, routed)         5.516     6.993    suod1/i_reset_IBUF
    SLICE_X37Y26         LUT2 (Prop_lut2_I1_O)        0.152     7.145 r  suod1/mem_instrucciones[255][7]_i_1/O
                         net (fo=2056, routed)       12.883    20.028    MIPS/IF/mem_inst/SR[0]
    SLICE_X6Y4           FDRE                                         r  MIPS/IF/mem_inst/mem_instrucciones_reg[19][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        1.770    -1.251    MIPS/IF/mem_inst/clk_out64MHz
    SLICE_X6Y4           FDRE                                         r  MIPS/IF/mem_inst/mem_instrucciones_reg[19][6]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            MIPS/IF/mem_inst/mem_instrucciones_reg[28][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.028ns  (logic 1.629ns (8.132%)  route 18.399ns (91.868%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  i_reset_IBUF_inst/O
                         net (fo=160, routed)         5.516     6.993    suod1/i_reset_IBUF
    SLICE_X37Y26         LUT2 (Prop_lut2_I1_O)        0.152     7.145 r  suod1/mem_instrucciones[255][7]_i_1/O
                         net (fo=2056, routed)       12.883    20.028    MIPS/IF/mem_inst/SR[0]
    SLICE_X7Y4           FDRE                                         r  MIPS/IF/mem_inst/mem_instrucciones_reg[28][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        1.770    -1.251    MIPS/IF/mem_inst/clk_out64MHz
    SLICE_X7Y4           FDRE                                         r  MIPS/IF/mem_inst/mem_instrucciones_reg[28][6]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            MIPS/IF/mem_inst/mem_instrucciones_reg[22][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.881ns  (logic 1.629ns (8.192%)  route 18.253ns (91.808%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  i_reset_IBUF_inst/O
                         net (fo=160, routed)         5.516     6.993    suod1/i_reset_IBUF
    SLICE_X37Y26         LUT2 (Prop_lut2_I1_O)        0.152     7.145 r  suod1/mem_instrucciones[255][7]_i_1/O
                         net (fo=2056, routed)       12.737    19.881    MIPS/IF/mem_inst/SR[0]
    SLICE_X6Y5           FDRE                                         r  MIPS/IF/mem_inst/mem_instrucciones_reg[22][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        1.770    -1.251    MIPS/IF/mem_inst/clk_out64MHz
    SLICE_X6Y5           FDRE                                         r  MIPS/IF/mem_inst/mem_instrucciones_reg[22][6]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            MIPS/IF/mem_inst/mem_instrucciones_reg[29][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.881ns  (logic 1.629ns (8.192%)  route 18.253ns (91.808%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  i_reset_IBUF_inst/O
                         net (fo=160, routed)         5.516     6.993    suod1/i_reset_IBUF
    SLICE_X37Y26         LUT2 (Prop_lut2_I1_O)        0.152     7.145 r  suod1/mem_instrucciones[255][7]_i_1/O
                         net (fo=2056, routed)       12.737    19.881    MIPS/IF/mem_inst/SR[0]
    SLICE_X7Y5           FDRE                                         r  MIPS/IF/mem_inst/mem_instrucciones_reg[29][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        1.770    -1.251    MIPS/IF/mem_inst/clk_out64MHz
    SLICE_X7Y5           FDRE                                         r  MIPS/IF/mem_inst/mem_instrucciones_reg[29][6]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            MIPS/IF/mem_inst/mem_instrucciones_reg[25][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.853ns  (logic 1.629ns (8.203%)  route 18.225ns (91.797%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  i_reset_IBUF_inst/O
                         net (fo=160, routed)         5.516     6.993    suod1/i_reset_IBUF
    SLICE_X37Y26         LUT2 (Prop_lut2_I1_O)        0.152     7.145 r  suod1/mem_instrucciones[255][7]_i_1/O
                         net (fo=2056, routed)       12.709    19.853    MIPS/IF/mem_inst/SR[0]
    SLICE_X4Y4           FDRE                                         r  MIPS/IF/mem_inst/mem_instrucciones_reg[25][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        1.770    -1.251    MIPS/IF/mem_inst/clk_out64MHz
    SLICE_X4Y4           FDRE                                         r  MIPS/IF/mem_inst/mem_instrucciones_reg[25][6]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            MIPS/IF/mem_inst/mem_instrucciones_reg[27][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.849ns  (logic 1.629ns (8.205%)  route 18.220ns (91.795%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  i_reset_IBUF_inst/O
                         net (fo=160, routed)         5.516     6.993    suod1/i_reset_IBUF
    SLICE_X37Y26         LUT2 (Prop_lut2_I1_O)        0.152     7.145 r  suod1/mem_instrucciones[255][7]_i_1/O
                         net (fo=2056, routed)       12.704    19.849    MIPS/IF/mem_inst/SR[0]
    SLICE_X5Y4           FDRE                                         r  MIPS/IF/mem_inst/mem_instrucciones_reg[27][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        1.770    -1.251    MIPS/IF/mem_inst/clk_out64MHz
    SLICE_X5Y4           FDRE                                         r  MIPS/IF/mem_inst/mem_instrucciones_reg[27][6]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            MIPS/IF/mem_inst/mem_instrucciones_reg[21][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.803ns  (logic 1.629ns (8.224%)  route 18.174ns (91.776%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  i_reset_IBUF_inst/O
                         net (fo=160, routed)         5.516     6.993    suod1/i_reset_IBUF
    SLICE_X37Y26         LUT2 (Prop_lut2_I1_O)        0.152     7.145 r  suod1/mem_instrucciones[255][7]_i_1/O
                         net (fo=2056, routed)       12.658    19.803    MIPS/IF/mem_inst/SR[0]
    SLICE_X8Y3           FDRE                                         r  MIPS/IF/mem_inst/mem_instrucciones_reg[21][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        1.692    -1.329    MIPS/IF/mem_inst/clk_out64MHz
    SLICE_X8Y3           FDRE                                         r  MIPS/IF/mem_inst/mem_instrucciones_reg[21][4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            uartSuod/baud_gen_unit/r_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.580ns  (logic 0.244ns (15.474%)  route 1.335ns (84.526%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.743ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  i_reset_IBUF_inst/O
                         net (fo=160, routed)         1.335     1.580    uartSuod/baud_gen_unit/SR[0]
    SLICE_X7Y24          FDRE                                         r  uartSuod/baud_gen_unit/r_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        0.930    -0.743    uartSuod/baud_gen_unit/clk_out64MHz
    SLICE_X7Y24          FDRE                                         r  uartSuod/baud_gen_unit/r_reg_reg[0]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            uartSuod/baud_gen_unit/r_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.580ns  (logic 0.244ns (15.474%)  route 1.335ns (84.526%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.743ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  i_reset_IBUF_inst/O
                         net (fo=160, routed)         1.335     1.580    uartSuod/baud_gen_unit/SR[0]
    SLICE_X6Y24          FDRE                                         r  uartSuod/baud_gen_unit/r_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        0.930    -0.743    uartSuod/baud_gen_unit/clk_out64MHz
    SLICE_X6Y24          FDRE                                         r  uartSuod/baud_gen_unit/r_reg_reg[1]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            uartSuod/baud_gen_unit/r_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.580ns  (logic 0.244ns (15.474%)  route 1.335ns (84.526%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.743ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  i_reset_IBUF_inst/O
                         net (fo=160, routed)         1.335     1.580    uartSuod/baud_gen_unit/SR[0]
    SLICE_X6Y24          FDRE                                         r  uartSuod/baud_gen_unit/r_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        0.930    -0.743    uartSuod/baud_gen_unit/clk_out64MHz
    SLICE_X6Y24          FDRE                                         r  uartSuod/baud_gen_unit/r_reg_reg[2]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            uartSuod/baud_gen_unit/r_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.580ns  (logic 0.244ns (15.474%)  route 1.335ns (84.526%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.743ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  i_reset_IBUF_inst/O
                         net (fo=160, routed)         1.335     1.580    uartSuod/baud_gen_unit/SR[0]
    SLICE_X6Y24          FDRE                                         r  uartSuod/baud_gen_unit/r_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        0.930    -0.743    uartSuod/baud_gen_unit/clk_out64MHz
    SLICE_X6Y24          FDRE                                         r  uartSuod/baud_gen_unit/r_reg_reg[6]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            uartSuod/baud_gen_unit/r_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.580ns  (logic 0.244ns (15.474%)  route 1.335ns (84.526%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.743ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  i_reset_IBUF_inst/O
                         net (fo=160, routed)         1.335     1.580    uartSuod/baud_gen_unit/SR[0]
    SLICE_X6Y24          FDRE                                         r  uartSuod/baud_gen_unit/r_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        0.930    -0.743    uartSuod/baud_gen_unit/clk_out64MHz
    SLICE_X6Y24          FDRE                                         r  uartSuod/baud_gen_unit/r_reg_reg[7]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            uartSuod/baud_gen_unit/r_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.580ns  (logic 0.244ns (15.474%)  route 1.335ns (84.526%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.743ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  i_reset_IBUF_inst/O
                         net (fo=160, routed)         1.335     1.580    uartSuod/baud_gen_unit/SR[0]
    SLICE_X6Y24          FDRE                                         r  uartSuod/baud_gen_unit/r_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        0.930    -0.743    uartSuod/baud_gen_unit/clk_out64MHz
    SLICE_X6Y24          FDRE                                         r  uartSuod/baud_gen_unit/r_reg_reg[8]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            uartSuod/baud_gen_unit/r_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.636ns  (logic 0.244ns (14.941%)  route 1.392ns (85.059%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  i_reset_IBUF_inst/O
                         net (fo=160, routed)         1.392     1.636    uartSuod/baud_gen_unit/SR[0]
    SLICE_X6Y23          FDRE                                         r  uartSuod/baud_gen_unit/r_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        0.931    -0.742    uartSuod/baud_gen_unit/clk_out64MHz
    SLICE_X6Y23          FDRE                                         r  uartSuod/baud_gen_unit/r_reg_reg[3]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            uartSuod/baud_gen_unit/r_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.636ns  (logic 0.244ns (14.941%)  route 1.392ns (85.059%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  i_reset_IBUF_inst/O
                         net (fo=160, routed)         1.392     1.636    uartSuod/baud_gen_unit/SR[0]
    SLICE_X6Y23          FDRE                                         r  uartSuod/baud_gen_unit/r_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        0.931    -0.742    uartSuod/baud_gen_unit/clk_out64MHz
    SLICE_X6Y23          FDRE                                         r  uartSuod/baud_gen_unit/r_reg_reg[4]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            uartSuod/baud_gen_unit/r_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.636ns  (logic 0.244ns (14.941%)  route 1.392ns (85.059%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  i_reset_IBUF_inst/O
                         net (fo=160, routed)         1.392     1.636    uartSuod/baud_gen_unit/SR[0]
    SLICE_X6Y23          FDRE                                         r  uartSuod/baud_gen_unit/r_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        0.931    -0.742    uartSuod/baud_gen_unit/clk_out64MHz
    SLICE_X6Y23          FDRE                                         r  uartSuod/baud_gen_unit/r_reg_reg[5]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            uartSuod/uart_rx_unit/FSM_sequential_state_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out64MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.921ns  (logic 0.244ns (12.724%)  route 1.677ns (87.276%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.772ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  i_reset_IBUF_inst/O
                         net (fo=160, routed)         1.677     1.921    uartSuod/uart_rx_unit/SR[0]
    SLICE_X11Y23         FDRE                                         r  uartSuod/uart_rx_unit/FSM_sequential_state_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out64MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out64MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=4839, routed)        0.901    -0.772    uartSuod/uart_rx_unit/clk_out64MHz
    SLICE_X11Y23         FDRE                                         r  uartSuod/uart_rx_unit/FSM_sequential_state_reg_reg[0]/C





