verilog work "../rtl/opencores_simple_spi/fifo4.v"
