strict digraph "" {
	node [label="\N"];
	"703:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa020e2aa10>",
		fillcolor=firebrick,
		label="703:NS
send_data_r <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa020e2aa10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_699:AL"	 [def_var="['send_data_r']",
		label="Leaf_699:AL"];
	"703:NS" -> "Leaf_699:AL"	 [cond="[]",
		lineno=None];
	"701:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fa020e2ab50>",
		fillcolor=springgreen,
		label="701:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"701:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa020e2af10>",
		fillcolor=firebrick,
		label="701:NS
send_data_r <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa020e2af10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"701:IF" -> "701:NS"	 [cond="['rst']",
		label="(!rst)",
		lineno=701];
	"703:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fa020e2ab90>",
		fillcolor=springgreen,
		label="703:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"701:IF" -> "703:IF"	 [cond="['rst']",
		label="!((!rst))",
		lineno=701];
	"701:NS" -> "Leaf_699:AL"	 [cond="[]",
		lineno=None];
	"705:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa020e2ac10>",
		fillcolor=firebrick,
		label="705:NS
send_data_r <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa020e2ac10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"705:NS" -> "Leaf_699:AL"	 [cond="[]",
		lineno=None];
	"703:IF" -> "703:NS"	 [cond="['rd_first']",
		label=rd_first,
		lineno=703];
	"705:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fa020e2abd0>",
		fillcolor=springgreen,
		label="705:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"703:IF" -> "705:IF"	 [cond="['rd_first']",
		label="!(rd_first)",
		lineno=703];
	"705:IF" -> "705:NS"	 [cond="['sizd_c', 'rd_next', 'sizd_is_zero_d']",
		label="((sizd_c == 14'h1) && rd_next || sizd_is_zero_d)",
		lineno=705];
	"699:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fa020e31110>",
		clk_sens=True,
		fillcolor=gold,
		label="699:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst', 'rd_next', 'sizd_is_zero_d', 'sizd_c', 'rd_first']"];
	"699:AL" -> "701:IF"	 [cond="[]",
		lineno=None];
}
