{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 09 10:17:39 2019 " "Info: Processing started: Tue Jul 09 10:17:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off test -c test --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off test -c test --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "time1.v" "" { Text "C:/Users/27687/Desktop/test/time1.v" 2 -1 0 } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "FI " "Info: Assuming node \"FI\" is an undefined clock" {  } { { "time1.v" "" { Text "C:/Users/27687/Desktop/test/time1.v" 2 -1 0 } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FI" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SI " "Info: Assuming node \"SI\" is an undefined clock" {  } { { "time1.v" "" { Text "C:/Users/27687/Desktop/test/time1.v" 2 -1 0 } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SI" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "counter60:comb_11\|Cout " "Info: Detected ripple clock \"counter60:comb_11\|Cout\" as buffer" {  } { { "counter60.v" "" { Text "C:/Users/27687/Desktop/test/counter60.v" 3 -1 0 } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter60:comb_11\|Cout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CF1 " "Info: Detected gated clock \"CF1\" as buffer" {  } { { "time1.v" "" { Text "C:/Users/27687/Desktop/test/time1.v" 11 -1 0 } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CF1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CNT_002:comb_4\|Cout " "Info: Detected ripple clock \"CNT_002:comb_4\|Cout\" as buffer" {  } { { "CNT_002.v" "" { Text "C:/Users/27687/Desktop/test/CNT_002.v" 3 -1 0 } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CNT_002:comb_4\|Cout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CNT_003:comb_5\|Cout " "Info: Detected ripple clock \"CNT_003:comb_5\|Cout\" as buffer" {  } { { "CNT_003.v" "" { Text "C:/Users/27687/Desktop/test/CNT_003.v" 3 -1 0 } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CNT_003:comb_5\|Cout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter60:comb_6\|Cout " "Info: Detected ripple clock \"counter60:comb_6\|Cout\" as buffer" {  } { { "counter60.v" "" { Text "C:/Users/27687/Desktop/test/counter60.v" 3 -1 0 } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter60:comb_6\|Cout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Cs1 " "Info: Detected gated clock \"Cs1\" as buffer" {  } { { "time1.v" "" { Text "C:/Users/27687/Desktop/test/time1.v" 11 -1 0 } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Cs1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register counter24:comb_16\|Q\[0\] register counter24:comb_16\|Q\[7\] 84.62 MHz 11.818 ns Internal " "Info: Clock \"clk\" has Internal fmax of 84.62 MHz between source register \"counter24:comb_16\|Q\[0\]\" and destination register \"counter24:comb_16\|Q\[7\]\" (period= 11.818 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.454 ns + Longest register register " "Info: + Longest register to register delay is 3.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter24:comb_16\|Q\[0\] 1 REG LCFF_X3_Y4_N25 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y4_N25; Fanout = 10; REG Node = 'counter24:comb_16\|Q\[0\]'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter24:comb_16|Q[0] } "NODE_NAME" } } { "counter24.v" "" { Text "C:/Users/27687/Desktop/test/counter24.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(0.706 ns) 1.463 ns counter24:comb_16\|Add0~1 2 COMB LCCOMB_X2_Y4_N14 2 " "Info: 2: + IC(0.757 ns) + CELL(0.706 ns) = 1.463 ns; Loc. = LCCOMB_X2_Y4_N14; Fanout = 2; COMB Node = 'counter24:comb_16\|Add0~1'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.463 ns" { counter24:comb_16|Q[0] counter24:comb_16|Add0~1 } "NODE_NAME" } } { "counter24.v" "" { Text "C:/Users/27687/Desktop/test/counter24.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.549 ns counter24:comb_16\|Add0~4 3 COMB LCCOMB_X2_Y4_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.549 ns; Loc. = LCCOMB_X2_Y4_N16; Fanout = 2; COMB Node = 'counter24:comb_16\|Add0~4'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter24:comb_16|Add0~1 counter24:comb_16|Add0~4 } "NODE_NAME" } } { "counter24.v" "" { Text "C:/Users/27687/Desktop/test/counter24.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.635 ns counter24:comb_16\|Add0~7 4 COMB LCCOMB_X2_Y4_N18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.635 ns; Loc. = LCCOMB_X2_Y4_N18; Fanout = 2; COMB Node = 'counter24:comb_16\|Add0~7'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter24:comb_16|Add0~4 counter24:comb_16|Add0~7 } "NODE_NAME" } } { "counter24.v" "" { Text "C:/Users/27687/Desktop/test/counter24.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.721 ns counter24:comb_16\|Add0~10 5 COMB LCCOMB_X2_Y4_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.721 ns; Loc. = LCCOMB_X2_Y4_N20; Fanout = 2; COMB Node = 'counter24:comb_16\|Add0~10'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter24:comb_16|Add0~7 counter24:comb_16|Add0~10 } "NODE_NAME" } } { "counter24.v" "" { Text "C:/Users/27687/Desktop/test/counter24.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.807 ns counter24:comb_16\|Add0~13 6 COMB LCCOMB_X2_Y4_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.807 ns; Loc. = LCCOMB_X2_Y4_N22; Fanout = 2; COMB Node = 'counter24:comb_16\|Add0~13'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter24:comb_16|Add0~10 counter24:comb_16|Add0~13 } "NODE_NAME" } } { "counter24.v" "" { Text "C:/Users/27687/Desktop/test/counter24.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.893 ns counter24:comb_16\|Add0~15 7 COMB LCCOMB_X2_Y4_N24 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.893 ns; Loc. = LCCOMB_X2_Y4_N24; Fanout = 2; COMB Node = 'counter24:comb_16\|Add0~15'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter24:comb_16|Add0~13 counter24:comb_16|Add0~15 } "NODE_NAME" } } { "counter24.v" "" { Text "C:/Users/27687/Desktop/test/counter24.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.979 ns counter24:comb_16\|Add0~17 8 COMB LCCOMB_X2_Y4_N26 1 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 1.979 ns; Loc. = LCCOMB_X2_Y4_N26; Fanout = 1; COMB Node = 'counter24:comb_16\|Add0~17'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter24:comb_16|Add0~15 counter24:comb_16|Add0~17 } "NODE_NAME" } } { "counter24.v" "" { Text "C:/Users/27687/Desktop/test/counter24.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.485 ns counter24:comb_16\|Add0~19 9 COMB LCCOMB_X2_Y4_N28 1 " "Info: 9: + IC(0.000 ns) + CELL(0.506 ns) = 2.485 ns; Loc. = LCCOMB_X2_Y4_N28; Fanout = 1; COMB Node = 'counter24:comb_16\|Add0~19'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { counter24:comb_16|Add0~17 counter24:comb_16|Add0~19 } "NODE_NAME" } } { "counter24.v" "" { Text "C:/Users/27687/Desktop/test/counter24.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.206 ns) 3.346 ns counter24:comb_16\|Add0~21 10 COMB LCCOMB_X3_Y4_N22 1 " "Info: 10: + IC(0.655 ns) + CELL(0.206 ns) = 3.346 ns; Loc. = LCCOMB_X3_Y4_N22; Fanout = 1; COMB Node = 'counter24:comb_16\|Add0~21'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.861 ns" { counter24:comb_16|Add0~19 counter24:comb_16|Add0~21 } "NODE_NAME" } } { "counter24.v" "" { Text "C:/Users/27687/Desktop/test/counter24.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.454 ns counter24:comb_16\|Q\[7\] 11 REG LCFF_X3_Y4_N23 9 " "Info: 11: + IC(0.000 ns) + CELL(0.108 ns) = 3.454 ns; Loc. = LCFF_X3_Y4_N23; Fanout = 9; REG Node = 'counter24:comb_16\|Q\[7\]'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter24:comb_16|Add0~21 counter24:comb_16|Q[7] } "NODE_NAME" } } { "counter24.v" "" { Text "C:/Users/27687/Desktop/test/counter24.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.042 ns ( 59.12 % ) " "Info: Total cell delay = 2.042 ns ( 59.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.412 ns ( 40.88 % ) " "Info: Total interconnect delay = 1.412 ns ( 40.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "3.454 ns" { counter24:comb_16|Q[0] counter24:comb_16|Add0~1 counter24:comb_16|Add0~4 counter24:comb_16|Add0~7 counter24:comb_16|Add0~10 counter24:comb_16|Add0~13 counter24:comb_16|Add0~15 counter24:comb_16|Add0~17 counter24:comb_16|Add0~19 counter24:comb_16|Add0~21 counter24:comb_16|Q[7] } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "3.454 ns" { counter24:comb_16|Q[0] {} counter24:comb_16|Add0~1 {} counter24:comb_16|Add0~4 {} counter24:comb_16|Add0~7 {} counter24:comb_16|Add0~10 {} counter24:comb_16|Add0~13 {} counter24:comb_16|Add0~15 {} counter24:comb_16|Add0~17 {} counter24:comb_16|Add0~19 {} counter24:comb_16|Add0~21 {} counter24:comb_16|Q[7] {} } { 0.000ns 0.757ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.655ns 0.000ns } { 0.000ns 0.706ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-8.100 ns - Smallest " "Info: - Smallest clock skew is -8.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.329 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 8.329 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "time1.v" "" { Text "C:/Users/27687/Desktop/test/time1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.071 ns) + CELL(0.970 ns) 4.141 ns CNT_003:comb_5\|Cout 2 REG LCFF_X24_Y12_N15 3 " "Info: 2: + IC(2.071 ns) + CELL(0.970 ns) = 4.141 ns; Loc. = LCFF_X24_Y12_N15; Fanout = 3; REG Node = 'CNT_003:comb_5\|Cout'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "3.041 ns" { clk CNT_003:comb_5|Cout } "NODE_NAME" } } { "CNT_003.v" "" { Text "C:/Users/27687/Desktop/test/CNT_003.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.370 ns) 4.959 ns CF1 3 COMB LCCOMB_X24_Y12_N10 1 " "Info: 3: + IC(0.448 ns) + CELL(0.370 ns) = 4.959 ns; Loc. = LCCOMB_X24_Y12_N10; Fanout = 1; COMB Node = 'CF1'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { CNT_003:comb_5|Cout CF1 } "NODE_NAME" } } { "time1.v" "" { Text "C:/Users/27687/Desktop/test/time1.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.873 ns) + CELL(0.000 ns) 6.832 ns CF1~clkctrl 4 COMB CLKCTRL_G4 9 " "Info: 4: + IC(1.873 ns) + CELL(0.000 ns) = 6.832 ns; Loc. = CLKCTRL_G4; Fanout = 9; COMB Node = 'CF1~clkctrl'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.873 ns" { CF1 CF1~clkctrl } "NODE_NAME" } } { "time1.v" "" { Text "C:/Users/27687/Desktop/test/time1.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.666 ns) 8.329 ns counter24:comb_16\|Q\[7\] 5 REG LCFF_X3_Y4_N23 9 " "Info: 5: + IC(0.831 ns) + CELL(0.666 ns) = 8.329 ns; Loc. = LCFF_X3_Y4_N23; Fanout = 9; REG Node = 'counter24:comb_16\|Q\[7\]'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { CF1~clkctrl counter24:comb_16|Q[7] } "NODE_NAME" } } { "counter24.v" "" { Text "C:/Users/27687/Desktop/test/counter24.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.106 ns ( 37.29 % ) " "Info: Total cell delay = 3.106 ns ( 37.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.223 ns ( 62.71 % ) " "Info: Total interconnect delay = 5.223 ns ( 62.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "8.329 ns" { clk CNT_003:comb_5|Cout CF1 CF1~clkctrl counter24:comb_16|Q[7] } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "8.329 ns" { clk {} clk~combout {} CNT_003:comb_5|Cout {} CF1 {} CF1~clkctrl {} counter24:comb_16|Q[7] {} } { 0.000ns 0.000ns 2.071ns 0.448ns 1.873ns 0.831ns } { 0.000ns 1.100ns 0.970ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 16.429 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 16.429 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "time1.v" "" { Text "C:/Users/27687/Desktop/test/time1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.071 ns) + CELL(0.970 ns) 4.141 ns CNT_002:comb_4\|Cout 2 REG LCFF_X24_Y12_N29 4 " "Info: 2: + IC(2.071 ns) + CELL(0.970 ns) = 4.141 ns; Loc. = LCFF_X24_Y12_N29; Fanout = 4; REG Node = 'CNT_002:comb_4\|Cout'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "3.041 ns" { clk CNT_002:comb_4|Cout } "NODE_NAME" } } { "CNT_002.v" "" { Text "C:/Users/27687/Desktop/test/CNT_002.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.060 ns) + CELL(0.970 ns) 6.171 ns counter60:comb_6\|Cout 3 REG LCFF_X22_Y12_N7 1 " "Info: 3: + IC(1.060 ns) + CELL(0.970 ns) = 6.171 ns; Loc. = LCFF_X22_Y12_N7; Fanout = 1; REG Node = 'counter60:comb_6\|Cout'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.030 ns" { CNT_002:comb_4|Cout counter60:comb_6|Cout } "NODE_NAME" } } { "counter60.v" "" { Text "C:/Users/27687/Desktop/test/counter60.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.319 ns) 7.534 ns Cs1 4 COMB LCCOMB_X25_Y12_N0 2 " "Info: 4: + IC(1.044 ns) + CELL(0.319 ns) = 7.534 ns; Loc. = LCCOMB_X25_Y12_N0; Fanout = 2; COMB Node = 'Cs1'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { counter60:comb_6|Cout Cs1 } "NODE_NAME" } } { "time1.v" "" { Text "C:/Users/27687/Desktop/test/time1.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.083 ns) + CELL(0.970 ns) 10.587 ns counter60:comb_11\|Cout 5 REG LCFF_X12_Y13_N17 1 " "Info: 5: + IC(2.083 ns) + CELL(0.970 ns) = 10.587 ns; Loc. = LCFF_X12_Y13_N17; Fanout = 1; REG Node = 'counter60:comb_11\|Cout'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "3.053 ns" { Cs1 counter60:comb_11|Cout } "NODE_NAME" } } { "counter60.v" "" { Text "C:/Users/27687/Desktop/test/counter60.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.848 ns) + CELL(0.624 ns) 13.059 ns CF1 6 COMB LCCOMB_X24_Y12_N10 1 " "Info: 6: + IC(1.848 ns) + CELL(0.624 ns) = 13.059 ns; Loc. = LCCOMB_X24_Y12_N10; Fanout = 1; COMB Node = 'CF1'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { counter60:comb_11|Cout CF1 } "NODE_NAME" } } { "time1.v" "" { Text "C:/Users/27687/Desktop/test/time1.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.873 ns) + CELL(0.000 ns) 14.932 ns CF1~clkctrl 7 COMB CLKCTRL_G4 9 " "Info: 7: + IC(1.873 ns) + CELL(0.000 ns) = 14.932 ns; Loc. = CLKCTRL_G4; Fanout = 9; COMB Node = 'CF1~clkctrl'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.873 ns" { CF1 CF1~clkctrl } "NODE_NAME" } } { "time1.v" "" { Text "C:/Users/27687/Desktop/test/time1.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.666 ns) 16.429 ns counter24:comb_16\|Q\[0\] 8 REG LCFF_X3_Y4_N25 10 " "Info: 8: + IC(0.831 ns) + CELL(0.666 ns) = 16.429 ns; Loc. = LCFF_X3_Y4_N25; Fanout = 10; REG Node = 'counter24:comb_16\|Q\[0\]'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { CF1~clkctrl counter24:comb_16|Q[0] } "NODE_NAME" } } { "counter24.v" "" { Text "C:/Users/27687/Desktop/test/counter24.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.619 ns ( 34.20 % ) " "Info: Total cell delay = 5.619 ns ( 34.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.810 ns ( 65.80 % ) " "Info: Total interconnect delay = 10.810 ns ( 65.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "16.429 ns" { clk CNT_002:comb_4|Cout counter60:comb_6|Cout Cs1 counter60:comb_11|Cout CF1 CF1~clkctrl counter24:comb_16|Q[0] } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "16.429 ns" { clk {} clk~combout {} CNT_002:comb_4|Cout {} counter60:comb_6|Cout {} Cs1 {} counter60:comb_11|Cout {} CF1 {} CF1~clkctrl {} counter24:comb_16|Q[0] {} } { 0.000ns 0.000ns 2.071ns 1.060ns 1.044ns 2.083ns 1.848ns 1.873ns 0.831ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.319ns 0.970ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "8.329 ns" { clk CNT_003:comb_5|Cout CF1 CF1~clkctrl counter24:comb_16|Q[7] } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "8.329 ns" { clk {} clk~combout {} CNT_003:comb_5|Cout {} CF1 {} CF1~clkctrl {} counter24:comb_16|Q[7] {} } { 0.000ns 0.000ns 2.071ns 0.448ns 1.873ns 0.831ns } { 0.000ns 1.100ns 0.970ns 0.370ns 0.000ns 0.666ns } "" } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "16.429 ns" { clk CNT_002:comb_4|Cout counter60:comb_6|Cout Cs1 counter60:comb_11|Cout CF1 CF1~clkctrl counter24:comb_16|Q[0] } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "16.429 ns" { clk {} clk~combout {} CNT_002:comb_4|Cout {} counter60:comb_6|Cout {} Cs1 {} counter60:comb_11|Cout {} CF1 {} CF1~clkctrl {} counter24:comb_16|Q[0] {} } { 0.000ns 0.000ns 2.071ns 1.060ns 1.044ns 2.083ns 1.848ns 1.873ns 0.831ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.319ns 0.970ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter24.v" "" { Text "C:/Users/27687/Desktop/test/counter24.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter24.v" "" { Text "C:/Users/27687/Desktop/test/counter24.v" 9 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "3.454 ns" { counter24:comb_16|Q[0] counter24:comb_16|Add0~1 counter24:comb_16|Add0~4 counter24:comb_16|Add0~7 counter24:comb_16|Add0~10 counter24:comb_16|Add0~13 counter24:comb_16|Add0~15 counter24:comb_16|Add0~17 counter24:comb_16|Add0~19 counter24:comb_16|Add0~21 counter24:comb_16|Q[7] } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "3.454 ns" { counter24:comb_16|Q[0] {} counter24:comb_16|Add0~1 {} counter24:comb_16|Add0~4 {} counter24:comb_16|Add0~7 {} counter24:comb_16|Add0~10 {} counter24:comb_16|Add0~13 {} counter24:comb_16|Add0~15 {} counter24:comb_16|Add0~17 {} counter24:comb_16|Add0~19 {} counter24:comb_16|Add0~21 {} counter24:comb_16|Q[7] {} } { 0.000ns 0.757ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.655ns 0.000ns } { 0.000ns 0.706ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.108ns } "" } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "8.329 ns" { clk CNT_003:comb_5|Cout CF1 CF1~clkctrl counter24:comb_16|Q[7] } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "8.329 ns" { clk {} clk~combout {} CNT_003:comb_5|Cout {} CF1 {} CF1~clkctrl {} counter24:comb_16|Q[7] {} } { 0.000ns 0.000ns 2.071ns 0.448ns 1.873ns 0.831ns } { 0.000ns 1.100ns 0.970ns 0.370ns 0.000ns 0.666ns } "" } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "16.429 ns" { clk CNT_002:comb_4|Cout counter60:comb_6|Cout Cs1 counter60:comb_11|Cout CF1 CF1~clkctrl counter24:comb_16|Q[0] } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "16.429 ns" { clk {} clk~combout {} CNT_002:comb_4|Cout {} counter60:comb_6|Cout {} Cs1 {} counter60:comb_11|Cout {} CF1 {} CF1~clkctrl {} counter24:comb_16|Q[0] {} } { 0.000ns 0.000ns 2.071ns 1.060ns 1.044ns 2.083ns 1.848ns 1.873ns 0.831ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.319ns 0.970ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "FI register counter60:comb_11\|Q\[0\] register counter60:comb_11\|Cout 246.61 MHz 4.055 ns Internal " "Info: Clock \"FI\" has Internal fmax of 246.61 MHz between source register \"counter60:comb_11\|Q\[0\]\" and destination register \"counter60:comb_11\|Cout\" (period= 4.055 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.144 ns + Longest register register " "Info: + Longest register to register delay is 3.144 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter60:comb_11\|Q\[0\] 1 REG LCFF_X13_Y13_N21 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y13_N21; Fanout = 10; REG Node = 'counter60:comb_11\|Q\[0\]'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter60:comb_11|Q[0] } "NODE_NAME" } } { "counter60.v" "" { Text "C:/Users/27687/Desktop/test/counter60.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.370 ns) 0.832 ns counter60:comb_11\|Equal0~0 2 COMB LCCOMB_X13_Y13_N30 1 " "Info: 2: + IC(0.462 ns) + CELL(0.370 ns) = 0.832 ns; Loc. = LCCOMB_X13_Y13_N30; Fanout = 1; COMB Node = 'counter60:comb_11\|Equal0~0'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.832 ns" { counter60:comb_11|Q[0] counter60:comb_11|Equal0~0 } "NODE_NAME" } } { "counter60.v" "" { Text "C:/Users/27687/Desktop/test/counter60.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.631 ns) + CELL(0.206 ns) 1.669 ns counter60:comb_11\|Equal0~1 3 COMB LCCOMB_X12_Y13_N0 5 " "Info: 3: + IC(0.631 ns) + CELL(0.206 ns) = 1.669 ns; Loc. = LCCOMB_X12_Y13_N0; Fanout = 5; COMB Node = 'counter60:comb_11\|Equal0~1'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { counter60:comb_11|Equal0~0 counter60:comb_11|Equal0~1 } "NODE_NAME" } } { "counter60.v" "" { Text "C:/Users/27687/Desktop/test/counter60.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.206 ns) 2.303 ns counter60:comb_11\|Equal0~2 4 COMB LCCOMB_X12_Y13_N24 9 " "Info: 4: + IC(0.428 ns) + CELL(0.206 ns) = 2.303 ns; Loc. = LCCOMB_X12_Y13_N24; Fanout = 9; COMB Node = 'counter60:comb_11\|Equal0~2'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { counter60:comb_11|Equal0~1 counter60:comb_11|Equal0~2 } "NODE_NAME" } } { "counter60.v" "" { Text "C:/Users/27687/Desktop/test/counter60.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.460 ns) 3.144 ns counter60:comb_11\|Cout 5 REG LCFF_X12_Y13_N17 1 " "Info: 5: + IC(0.381 ns) + CELL(0.460 ns) = 3.144 ns; Loc. = LCFF_X12_Y13_N17; Fanout = 1; REG Node = 'counter60:comb_11\|Cout'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.841 ns" { counter60:comb_11|Equal0~2 counter60:comb_11|Cout } "NODE_NAME" } } { "counter60.v" "" { Text "C:/Users/27687/Desktop/test/counter60.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.242 ns ( 39.50 % ) " "Info: Total cell delay = 1.242 ns ( 39.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.902 ns ( 60.50 % ) " "Info: Total interconnect delay = 1.902 ns ( 60.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "3.144 ns" { counter60:comb_11|Q[0] counter60:comb_11|Equal0~0 counter60:comb_11|Equal0~1 counter60:comb_11|Equal0~2 counter60:comb_11|Cout } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "3.144 ns" { counter60:comb_11|Q[0] {} counter60:comb_11|Equal0~0 {} counter60:comb_11|Equal0~1 {} counter60:comb_11|Equal0~2 {} counter60:comb_11|Cout {} } { 0.000ns 0.462ns 0.631ns 0.428ns 0.381ns } { 0.000ns 0.370ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.647 ns - Smallest " "Info: - Smallest clock skew is -0.647 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FI destination 5.705 ns + Shortest register " "Info: + Shortest clock path from clock \"FI\" to destination register is 5.705 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns FI 1 CLK PIN_114 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_114; Fanout = 1; CLK Node = 'FI'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FI } "NODE_NAME" } } { "time1.v" "" { Text "C:/Users/27687/Desktop/test/time1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.388 ns) + CELL(0.624 ns) 2.956 ns Cs1 2 COMB LCCOMB_X25_Y12_N0 2 " "Info: 2: + IC(1.388 ns) + CELL(0.624 ns) = 2.956 ns; Loc. = LCCOMB_X25_Y12_N0; Fanout = 2; COMB Node = 'Cs1'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.012 ns" { FI Cs1 } "NODE_NAME" } } { "time1.v" "" { Text "C:/Users/27687/Desktop/test/time1.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.083 ns) + CELL(0.666 ns) 5.705 ns counter60:comb_11\|Cout 3 REG LCFF_X12_Y13_N17 1 " "Info: 3: + IC(2.083 ns) + CELL(0.666 ns) = 5.705 ns; Loc. = LCFF_X12_Y13_N17; Fanout = 1; REG Node = 'counter60:comb_11\|Cout'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { Cs1 counter60:comb_11|Cout } "NODE_NAME" } } { "counter60.v" "" { Text "C:/Users/27687/Desktop/test/counter60.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.234 ns ( 39.16 % ) " "Info: Total cell delay = 2.234 ns ( 39.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.471 ns ( 60.84 % ) " "Info: Total interconnect delay = 3.471 ns ( 60.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "5.705 ns" { FI Cs1 counter60:comb_11|Cout } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "5.705 ns" { FI {} FI~combout {} Cs1 {} counter60:comb_11|Cout {} } { 0.000ns 0.000ns 1.388ns 2.083ns } { 0.000ns 0.944ns 0.624ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FI source 6.352 ns - Longest register " "Info: - Longest clock path from clock \"FI\" to source register is 6.352 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns FI 1 CLK PIN_114 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_114; Fanout = 1; CLK Node = 'FI'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FI } "NODE_NAME" } } { "time1.v" "" { Text "C:/Users/27687/Desktop/test/time1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.388 ns) + CELL(0.624 ns) 2.956 ns Cs1 2 COMB LCCOMB_X25_Y12_N0 2 " "Info: 2: + IC(1.388 ns) + CELL(0.624 ns) = 2.956 ns; Loc. = LCCOMB_X25_Y12_N0; Fanout = 2; COMB Node = 'Cs1'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.012 ns" { FI Cs1 } "NODE_NAME" } } { "time1.v" "" { Text "C:/Users/27687/Desktop/test/time1.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.868 ns) + CELL(0.000 ns) 4.824 ns Cs1~clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(1.868 ns) + CELL(0.000 ns) = 4.824 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'Cs1~clkctrl'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.868 ns" { Cs1 Cs1~clkctrl } "NODE_NAME" } } { "time1.v" "" { Text "C:/Users/27687/Desktop/test/time1.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.862 ns) + CELL(0.666 ns) 6.352 ns counter60:comb_11\|Q\[0\] 4 REG LCFF_X13_Y13_N21 10 " "Info: 4: + IC(0.862 ns) + CELL(0.666 ns) = 6.352 ns; Loc. = LCFF_X13_Y13_N21; Fanout = 10; REG Node = 'counter60:comb_11\|Q\[0\]'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { Cs1~clkctrl counter60:comb_11|Q[0] } "NODE_NAME" } } { "counter60.v" "" { Text "C:/Users/27687/Desktop/test/counter60.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.234 ns ( 35.17 % ) " "Info: Total cell delay = 2.234 ns ( 35.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.118 ns ( 64.83 % ) " "Info: Total interconnect delay = 4.118 ns ( 64.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "6.352 ns" { FI Cs1 Cs1~clkctrl counter60:comb_11|Q[0] } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "6.352 ns" { FI {} FI~combout {} Cs1 {} Cs1~clkctrl {} counter60:comb_11|Q[0] {} } { 0.000ns 0.000ns 1.388ns 1.868ns 0.862ns } { 0.000ns 0.944ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "5.705 ns" { FI Cs1 counter60:comb_11|Cout } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "5.705 ns" { FI {} FI~combout {} Cs1 {} counter60:comb_11|Cout {} } { 0.000ns 0.000ns 1.388ns 2.083ns } { 0.000ns 0.944ns 0.624ns 0.666ns } "" } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "6.352 ns" { FI Cs1 Cs1~clkctrl counter60:comb_11|Q[0] } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "6.352 ns" { FI {} FI~combout {} Cs1 {} Cs1~clkctrl {} counter60:comb_11|Q[0] {} } { 0.000ns 0.000ns 1.388ns 1.868ns 0.862ns } { 0.000ns 0.944ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter60.v" "" { Text "C:/Users/27687/Desktop/test/counter60.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter60.v" "" { Text "C:/Users/27687/Desktop/test/counter60.v" 3 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "3.144 ns" { counter60:comb_11|Q[0] counter60:comb_11|Equal0~0 counter60:comb_11|Equal0~1 counter60:comb_11|Equal0~2 counter60:comb_11|Cout } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "3.144 ns" { counter60:comb_11|Q[0] {} counter60:comb_11|Equal0~0 {} counter60:comb_11|Equal0~1 {} counter60:comb_11|Equal0~2 {} counter60:comb_11|Cout {} } { 0.000ns 0.462ns 0.631ns 0.428ns 0.381ns } { 0.000ns 0.370ns 0.206ns 0.206ns 0.460ns } "" } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "5.705 ns" { FI Cs1 counter60:comb_11|Cout } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "5.705 ns" { FI {} FI~combout {} Cs1 {} counter60:comb_11|Cout {} } { 0.000ns 0.000ns 1.388ns 2.083ns } { 0.000ns 0.944ns 0.624ns 0.666ns } "" } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "6.352 ns" { FI Cs1 Cs1~clkctrl counter60:comb_11|Q[0] } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "6.352 ns" { FI {} FI~combout {} Cs1 {} Cs1~clkctrl {} counter60:comb_11|Q[0] {} } { 0.000ns 0.000ns 1.388ns 1.868ns 0.862ns } { 0.000ns 0.944ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SI register counter24:comb_16\|Q\[0\] register counter24:comb_16\|Q\[7\] 268.96 MHz 3.718 ns Internal " "Info: Clock \"SI\" has Internal fmax of 268.96 MHz between source register \"counter24:comb_16\|Q\[0\]\" and destination register \"counter24:comb_16\|Q\[7\]\" (period= 3.718 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.454 ns + Longest register register " "Info: + Longest register to register delay is 3.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter24:comb_16\|Q\[0\] 1 REG LCFF_X3_Y4_N25 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y4_N25; Fanout = 10; REG Node = 'counter24:comb_16\|Q\[0\]'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter24:comb_16|Q[0] } "NODE_NAME" } } { "counter24.v" "" { Text "C:/Users/27687/Desktop/test/counter24.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(0.706 ns) 1.463 ns counter24:comb_16\|Add0~1 2 COMB LCCOMB_X2_Y4_N14 2 " "Info: 2: + IC(0.757 ns) + CELL(0.706 ns) = 1.463 ns; Loc. = LCCOMB_X2_Y4_N14; Fanout = 2; COMB Node = 'counter24:comb_16\|Add0~1'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.463 ns" { counter24:comb_16|Q[0] counter24:comb_16|Add0~1 } "NODE_NAME" } } { "counter24.v" "" { Text "C:/Users/27687/Desktop/test/counter24.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.549 ns counter24:comb_16\|Add0~4 3 COMB LCCOMB_X2_Y4_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.549 ns; Loc. = LCCOMB_X2_Y4_N16; Fanout = 2; COMB Node = 'counter24:comb_16\|Add0~4'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter24:comb_16|Add0~1 counter24:comb_16|Add0~4 } "NODE_NAME" } } { "counter24.v" "" { Text "C:/Users/27687/Desktop/test/counter24.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.635 ns counter24:comb_16\|Add0~7 4 COMB LCCOMB_X2_Y4_N18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.635 ns; Loc. = LCCOMB_X2_Y4_N18; Fanout = 2; COMB Node = 'counter24:comb_16\|Add0~7'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter24:comb_16|Add0~4 counter24:comb_16|Add0~7 } "NODE_NAME" } } { "counter24.v" "" { Text "C:/Users/27687/Desktop/test/counter24.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.721 ns counter24:comb_16\|Add0~10 5 COMB LCCOMB_X2_Y4_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.721 ns; Loc. = LCCOMB_X2_Y4_N20; Fanout = 2; COMB Node = 'counter24:comb_16\|Add0~10'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter24:comb_16|Add0~7 counter24:comb_16|Add0~10 } "NODE_NAME" } } { "counter24.v" "" { Text "C:/Users/27687/Desktop/test/counter24.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.807 ns counter24:comb_16\|Add0~13 6 COMB LCCOMB_X2_Y4_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.807 ns; Loc. = LCCOMB_X2_Y4_N22; Fanout = 2; COMB Node = 'counter24:comb_16\|Add0~13'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter24:comb_16|Add0~10 counter24:comb_16|Add0~13 } "NODE_NAME" } } { "counter24.v" "" { Text "C:/Users/27687/Desktop/test/counter24.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.893 ns counter24:comb_16\|Add0~15 7 COMB LCCOMB_X2_Y4_N24 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.893 ns; Loc. = LCCOMB_X2_Y4_N24; Fanout = 2; COMB Node = 'counter24:comb_16\|Add0~15'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter24:comb_16|Add0~13 counter24:comb_16|Add0~15 } "NODE_NAME" } } { "counter24.v" "" { Text "C:/Users/27687/Desktop/test/counter24.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.979 ns counter24:comb_16\|Add0~17 8 COMB LCCOMB_X2_Y4_N26 1 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 1.979 ns; Loc. = LCCOMB_X2_Y4_N26; Fanout = 1; COMB Node = 'counter24:comb_16\|Add0~17'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { counter24:comb_16|Add0~15 counter24:comb_16|Add0~17 } "NODE_NAME" } } { "counter24.v" "" { Text "C:/Users/27687/Desktop/test/counter24.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.485 ns counter24:comb_16\|Add0~19 9 COMB LCCOMB_X2_Y4_N28 1 " "Info: 9: + IC(0.000 ns) + CELL(0.506 ns) = 2.485 ns; Loc. = LCCOMB_X2_Y4_N28; Fanout = 1; COMB Node = 'counter24:comb_16\|Add0~19'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { counter24:comb_16|Add0~17 counter24:comb_16|Add0~19 } "NODE_NAME" } } { "counter24.v" "" { Text "C:/Users/27687/Desktop/test/counter24.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.206 ns) 3.346 ns counter24:comb_16\|Add0~21 10 COMB LCCOMB_X3_Y4_N22 1 " "Info: 10: + IC(0.655 ns) + CELL(0.206 ns) = 3.346 ns; Loc. = LCCOMB_X3_Y4_N22; Fanout = 1; COMB Node = 'counter24:comb_16\|Add0~21'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.861 ns" { counter24:comb_16|Add0~19 counter24:comb_16|Add0~21 } "NODE_NAME" } } { "counter24.v" "" { Text "C:/Users/27687/Desktop/test/counter24.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.454 ns counter24:comb_16\|Q\[7\] 11 REG LCFF_X3_Y4_N23 9 " "Info: 11: + IC(0.000 ns) + CELL(0.108 ns) = 3.454 ns; Loc. = LCFF_X3_Y4_N23; Fanout = 9; REG Node = 'counter24:comb_16\|Q\[7\]'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter24:comb_16|Add0~21 counter24:comb_16|Q[7] } "NODE_NAME" } } { "counter24.v" "" { Text "C:/Users/27687/Desktop/test/counter24.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.042 ns ( 59.12 % ) " "Info: Total cell delay = 2.042 ns ( 59.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.412 ns ( 40.88 % ) " "Info: Total interconnect delay = 1.412 ns ( 40.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "3.454 ns" { counter24:comb_16|Q[0] counter24:comb_16|Add0~1 counter24:comb_16|Add0~4 counter24:comb_16|Add0~7 counter24:comb_16|Add0~10 counter24:comb_16|Add0~13 counter24:comb_16|Add0~15 counter24:comb_16|Add0~17 counter24:comb_16|Add0~19 counter24:comb_16|Add0~21 counter24:comb_16|Q[7] } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "3.454 ns" { counter24:comb_16|Q[0] {} counter24:comb_16|Add0~1 {} counter24:comb_16|Add0~4 {} counter24:comb_16|Add0~7 {} counter24:comb_16|Add0~10 {} counter24:comb_16|Add0~13 {} counter24:comb_16|Add0~15 {} counter24:comb_16|Add0~17 {} counter24:comb_16|Add0~19 {} counter24:comb_16|Add0~21 {} counter24:comb_16|Q[7] {} } { 0.000ns 0.757ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.655ns 0.000ns } { 0.000ns 0.706ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SI destination 5.888 ns + Shortest register " "Info: + Shortest clock path from clock \"SI\" to destination register is 5.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns SI 1 CLK PIN_115 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_115; Fanout = 1; CLK Node = 'SI'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SI } "NODE_NAME" } } { "time1.v" "" { Text "C:/Users/27687/Desktop/test/time1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.206 ns) 2.518 ns CF1 2 COMB LCCOMB_X24_Y12_N10 1 " "Info: 2: + IC(1.368 ns) + CELL(0.206 ns) = 2.518 ns; Loc. = LCCOMB_X24_Y12_N10; Fanout = 1; COMB Node = 'CF1'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { SI CF1 } "NODE_NAME" } } { "time1.v" "" { Text "C:/Users/27687/Desktop/test/time1.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.873 ns) + CELL(0.000 ns) 4.391 ns CF1~clkctrl 3 COMB CLKCTRL_G4 9 " "Info: 3: + IC(1.873 ns) + CELL(0.000 ns) = 4.391 ns; Loc. = CLKCTRL_G4; Fanout = 9; COMB Node = 'CF1~clkctrl'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.873 ns" { CF1 CF1~clkctrl } "NODE_NAME" } } { "time1.v" "" { Text "C:/Users/27687/Desktop/test/time1.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.666 ns) 5.888 ns counter24:comb_16\|Q\[7\] 4 REG LCFF_X3_Y4_N23 9 " "Info: 4: + IC(0.831 ns) + CELL(0.666 ns) = 5.888 ns; Loc. = LCFF_X3_Y4_N23; Fanout = 9; REG Node = 'counter24:comb_16\|Q\[7\]'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { CF1~clkctrl counter24:comb_16|Q[7] } "NODE_NAME" } } { "counter24.v" "" { Text "C:/Users/27687/Desktop/test/counter24.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 30.84 % ) " "Info: Total cell delay = 1.816 ns ( 30.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.072 ns ( 69.16 % ) " "Info: Total interconnect delay = 4.072 ns ( 69.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "5.888 ns" { SI CF1 CF1~clkctrl counter24:comb_16|Q[7] } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "5.888 ns" { SI {} SI~combout {} CF1 {} CF1~clkctrl {} counter24:comb_16|Q[7] {} } { 0.000ns 0.000ns 1.368ns 1.873ns 0.831ns } { 0.000ns 0.944ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SI source 5.888 ns - Longest register " "Info: - Longest clock path from clock \"SI\" to source register is 5.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns SI 1 CLK PIN_115 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_115; Fanout = 1; CLK Node = 'SI'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SI } "NODE_NAME" } } { "time1.v" "" { Text "C:/Users/27687/Desktop/test/time1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.206 ns) 2.518 ns CF1 2 COMB LCCOMB_X24_Y12_N10 1 " "Info: 2: + IC(1.368 ns) + CELL(0.206 ns) = 2.518 ns; Loc. = LCCOMB_X24_Y12_N10; Fanout = 1; COMB Node = 'CF1'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { SI CF1 } "NODE_NAME" } } { "time1.v" "" { Text "C:/Users/27687/Desktop/test/time1.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.873 ns) + CELL(0.000 ns) 4.391 ns CF1~clkctrl 3 COMB CLKCTRL_G4 9 " "Info: 3: + IC(1.873 ns) + CELL(0.000 ns) = 4.391 ns; Loc. = CLKCTRL_G4; Fanout = 9; COMB Node = 'CF1~clkctrl'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.873 ns" { CF1 CF1~clkctrl } "NODE_NAME" } } { "time1.v" "" { Text "C:/Users/27687/Desktop/test/time1.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.666 ns) 5.888 ns counter24:comb_16\|Q\[0\] 4 REG LCFF_X3_Y4_N25 10 " "Info: 4: + IC(0.831 ns) + CELL(0.666 ns) = 5.888 ns; Loc. = LCFF_X3_Y4_N25; Fanout = 10; REG Node = 'counter24:comb_16\|Q\[0\]'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { CF1~clkctrl counter24:comb_16|Q[0] } "NODE_NAME" } } { "counter24.v" "" { Text "C:/Users/27687/Desktop/test/counter24.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 30.84 % ) " "Info: Total cell delay = 1.816 ns ( 30.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.072 ns ( 69.16 % ) " "Info: Total interconnect delay = 4.072 ns ( 69.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "5.888 ns" { SI CF1 CF1~clkctrl counter24:comb_16|Q[0] } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "5.888 ns" { SI {} SI~combout {} CF1 {} CF1~clkctrl {} counter24:comb_16|Q[0] {} } { 0.000ns 0.000ns 1.368ns 1.873ns 0.831ns } { 0.000ns 0.944ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "5.888 ns" { SI CF1 CF1~clkctrl counter24:comb_16|Q[7] } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "5.888 ns" { SI {} SI~combout {} CF1 {} CF1~clkctrl {} counter24:comb_16|Q[7] {} } { 0.000ns 0.000ns 1.368ns 1.873ns 0.831ns } { 0.000ns 0.944ns 0.206ns 0.000ns 0.666ns } "" } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "5.888 ns" { SI CF1 CF1~clkctrl counter24:comb_16|Q[0] } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "5.888 ns" { SI {} SI~combout {} CF1 {} CF1~clkctrl {} counter24:comb_16|Q[0] {} } { 0.000ns 0.000ns 1.368ns 1.873ns 0.831ns } { 0.000ns 0.944ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter24.v" "" { Text "C:/Users/27687/Desktop/test/counter24.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter24.v" "" { Text "C:/Users/27687/Desktop/test/counter24.v" 9 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "3.454 ns" { counter24:comb_16|Q[0] counter24:comb_16|Add0~1 counter24:comb_16|Add0~4 counter24:comb_16|Add0~7 counter24:comb_16|Add0~10 counter24:comb_16|Add0~13 counter24:comb_16|Add0~15 counter24:comb_16|Add0~17 counter24:comb_16|Add0~19 counter24:comb_16|Add0~21 counter24:comb_16|Q[7] } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "3.454 ns" { counter24:comb_16|Q[0] {} counter24:comb_16|Add0~1 {} counter24:comb_16|Add0~4 {} counter24:comb_16|Add0~7 {} counter24:comb_16|Add0~10 {} counter24:comb_16|Add0~13 {} counter24:comb_16|Add0~15 {} counter24:comb_16|Add0~17 {} counter24:comb_16|Add0~19 {} counter24:comb_16|Add0~21 {} counter24:comb_16|Q[7] {} } { 0.000ns 0.757ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.655ns 0.000ns } { 0.000ns 0.706ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.108ns } "" } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "5.888 ns" { SI CF1 CF1~clkctrl counter24:comb_16|Q[7] } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "5.888 ns" { SI {} SI~combout {} CF1 {} CF1~clkctrl {} counter24:comb_16|Q[7] {} } { 0.000ns 0.000ns 1.368ns 1.873ns 0.831ns } { 0.000ns 0.944ns 0.206ns 0.000ns 0.666ns } "" } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "5.888 ns" { SI CF1 CF1~clkctrl counter24:comb_16|Q[0] } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "5.888 ns" { SI {} SI~combout {} CF1 {} CF1~clkctrl {} counter24:comb_16|Q[0] {} } { 0.000ns 0.000ns 1.368ns 1.873ns 0.831ns } { 0.000ns 0.944ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 102 " "Warning: Circuit may not operate. Detected 102 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "counter24:comb_16\|Q\[4\] counter24:comb_16\|Q\[4\] clk 7.601 ns " "Info: Found hold time violation between source  pin or register \"counter24:comb_16\|Q\[4\]\" and destination pin or register \"counter24:comb_16\|Q\[4\]\" for clock \"clk\" (Hold time is 7.601 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "8.100 ns + Largest " "Info: + Largest clock skew is 8.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 16.429 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 16.429 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "time1.v" "" { Text "C:/Users/27687/Desktop/test/time1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.071 ns) + CELL(0.970 ns) 4.141 ns CNT_002:comb_4\|Cout 2 REG LCFF_X24_Y12_N29 4 " "Info: 2: + IC(2.071 ns) + CELL(0.970 ns) = 4.141 ns; Loc. = LCFF_X24_Y12_N29; Fanout = 4; REG Node = 'CNT_002:comb_4\|Cout'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "3.041 ns" { clk CNT_002:comb_4|Cout } "NODE_NAME" } } { "CNT_002.v" "" { Text "C:/Users/27687/Desktop/test/CNT_002.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.060 ns) + CELL(0.970 ns) 6.171 ns counter60:comb_6\|Cout 3 REG LCFF_X22_Y12_N7 1 " "Info: 3: + IC(1.060 ns) + CELL(0.970 ns) = 6.171 ns; Loc. = LCFF_X22_Y12_N7; Fanout = 1; REG Node = 'counter60:comb_6\|Cout'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.030 ns" { CNT_002:comb_4|Cout counter60:comb_6|Cout } "NODE_NAME" } } { "counter60.v" "" { Text "C:/Users/27687/Desktop/test/counter60.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.319 ns) 7.534 ns Cs1 4 COMB LCCOMB_X25_Y12_N0 2 " "Info: 4: + IC(1.044 ns) + CELL(0.319 ns) = 7.534 ns; Loc. = LCCOMB_X25_Y12_N0; Fanout = 2; COMB Node = 'Cs1'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { counter60:comb_6|Cout Cs1 } "NODE_NAME" } } { "time1.v" "" { Text "C:/Users/27687/Desktop/test/time1.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.083 ns) + CELL(0.970 ns) 10.587 ns counter60:comb_11\|Cout 5 REG LCFF_X12_Y13_N17 1 " "Info: 5: + IC(2.083 ns) + CELL(0.970 ns) = 10.587 ns; Loc. = LCFF_X12_Y13_N17; Fanout = 1; REG Node = 'counter60:comb_11\|Cout'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "3.053 ns" { Cs1 counter60:comb_11|Cout } "NODE_NAME" } } { "counter60.v" "" { Text "C:/Users/27687/Desktop/test/counter60.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.848 ns) + CELL(0.624 ns) 13.059 ns CF1 6 COMB LCCOMB_X24_Y12_N10 1 " "Info: 6: + IC(1.848 ns) + CELL(0.624 ns) = 13.059 ns; Loc. = LCCOMB_X24_Y12_N10; Fanout = 1; COMB Node = 'CF1'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { counter60:comb_11|Cout CF1 } "NODE_NAME" } } { "time1.v" "" { Text "C:/Users/27687/Desktop/test/time1.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.873 ns) + CELL(0.000 ns) 14.932 ns CF1~clkctrl 7 COMB CLKCTRL_G4 9 " "Info: 7: + IC(1.873 ns) + CELL(0.000 ns) = 14.932 ns; Loc. = CLKCTRL_G4; Fanout = 9; COMB Node = 'CF1~clkctrl'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.873 ns" { CF1 CF1~clkctrl } "NODE_NAME" } } { "time1.v" "" { Text "C:/Users/27687/Desktop/test/time1.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.666 ns) 16.429 ns counter24:comb_16\|Q\[4\] 8 REG LCFF_X2_Y4_N1 12 " "Info: 8: + IC(0.831 ns) + CELL(0.666 ns) = 16.429 ns; Loc. = LCFF_X2_Y4_N1; Fanout = 12; REG Node = 'counter24:comb_16\|Q\[4\]'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { CF1~clkctrl counter24:comb_16|Q[4] } "NODE_NAME" } } { "counter24.v" "" { Text "C:/Users/27687/Desktop/test/counter24.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.619 ns ( 34.20 % ) " "Info: Total cell delay = 5.619 ns ( 34.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.810 ns ( 65.80 % ) " "Info: Total interconnect delay = 10.810 ns ( 65.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "16.429 ns" { clk CNT_002:comb_4|Cout counter60:comb_6|Cout Cs1 counter60:comb_11|Cout CF1 CF1~clkctrl counter24:comb_16|Q[4] } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "16.429 ns" { clk {} clk~combout {} CNT_002:comb_4|Cout {} counter60:comb_6|Cout {} Cs1 {} counter60:comb_11|Cout {} CF1 {} CF1~clkctrl {} counter24:comb_16|Q[4] {} } { 0.000ns 0.000ns 2.071ns 1.060ns 1.044ns 2.083ns 1.848ns 1.873ns 0.831ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.319ns 0.970ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.329 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 8.329 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "time1.v" "" { Text "C:/Users/27687/Desktop/test/time1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.071 ns) + CELL(0.970 ns) 4.141 ns CNT_003:comb_5\|Cout 2 REG LCFF_X24_Y12_N15 3 " "Info: 2: + IC(2.071 ns) + CELL(0.970 ns) = 4.141 ns; Loc. = LCFF_X24_Y12_N15; Fanout = 3; REG Node = 'CNT_003:comb_5\|Cout'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "3.041 ns" { clk CNT_003:comb_5|Cout } "NODE_NAME" } } { "CNT_003.v" "" { Text "C:/Users/27687/Desktop/test/CNT_003.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.370 ns) 4.959 ns CF1 3 COMB LCCOMB_X24_Y12_N10 1 " "Info: 3: + IC(0.448 ns) + CELL(0.370 ns) = 4.959 ns; Loc. = LCCOMB_X24_Y12_N10; Fanout = 1; COMB Node = 'CF1'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.818 ns" { CNT_003:comb_5|Cout CF1 } "NODE_NAME" } } { "time1.v" "" { Text "C:/Users/27687/Desktop/test/time1.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.873 ns) + CELL(0.000 ns) 6.832 ns CF1~clkctrl 4 COMB CLKCTRL_G4 9 " "Info: 4: + IC(1.873 ns) + CELL(0.000 ns) = 6.832 ns; Loc. = CLKCTRL_G4; Fanout = 9; COMB Node = 'CF1~clkctrl'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.873 ns" { CF1 CF1~clkctrl } "NODE_NAME" } } { "time1.v" "" { Text "C:/Users/27687/Desktop/test/time1.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.666 ns) 8.329 ns counter24:comb_16\|Q\[4\] 5 REG LCFF_X2_Y4_N1 12 " "Info: 5: + IC(0.831 ns) + CELL(0.666 ns) = 8.329 ns; Loc. = LCFF_X2_Y4_N1; Fanout = 12; REG Node = 'counter24:comb_16\|Q\[4\]'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { CF1~clkctrl counter24:comb_16|Q[4] } "NODE_NAME" } } { "counter24.v" "" { Text "C:/Users/27687/Desktop/test/counter24.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.106 ns ( 37.29 % ) " "Info: Total cell delay = 3.106 ns ( 37.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.223 ns ( 62.71 % ) " "Info: Total interconnect delay = 5.223 ns ( 62.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "8.329 ns" { clk CNT_003:comb_5|Cout CF1 CF1~clkctrl counter24:comb_16|Q[4] } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "8.329 ns" { clk {} clk~combout {} CNT_003:comb_5|Cout {} CF1 {} CF1~clkctrl {} counter24:comb_16|Q[4] {} } { 0.000ns 0.000ns 2.071ns 0.448ns 1.873ns 0.831ns } { 0.000ns 1.100ns 0.970ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "16.429 ns" { clk CNT_002:comb_4|Cout counter60:comb_6|Cout Cs1 counter60:comb_11|Cout CF1 CF1~clkctrl counter24:comb_16|Q[4] } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "16.429 ns" { clk {} clk~combout {} CNT_002:comb_4|Cout {} counter60:comb_6|Cout {} Cs1 {} counter60:comb_11|Cout {} CF1 {} CF1~clkctrl {} counter24:comb_16|Q[4] {} } { 0.000ns 0.000ns 2.071ns 1.060ns 1.044ns 2.083ns 1.848ns 1.873ns 0.831ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.319ns 0.970ns 0.624ns 0.000ns 0.666ns } "" } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "8.329 ns" { clk CNT_003:comb_5|Cout CF1 CF1~clkctrl counter24:comb_16|Q[4] } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "8.329 ns" { clk {} clk~combout {} CNT_003:comb_5|Cout {} CF1 {} CF1~clkctrl {} counter24:comb_16|Q[4] {} } { 0.000ns 0.000ns 2.071ns 0.448ns 1.873ns 0.831ns } { 0.000ns 1.100ns 0.970ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "counter24.v" "" { Text "C:/Users/27687/Desktop/test/counter24.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns - Shortest register register " "Info: - Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter24:comb_16\|Q\[4\] 1 REG LCFF_X2_Y4_N1 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y4_N1; Fanout = 12; REG Node = 'counter24:comb_16\|Q\[4\]'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter24:comb_16|Q[4] } "NODE_NAME" } } { "counter24.v" "" { Text "C:/Users/27687/Desktop/test/counter24.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns counter24:comb_16\|Q~24 2 COMB LCCOMB_X2_Y4_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X2_Y4_N0; Fanout = 1; COMB Node = 'counter24:comb_16\|Q~24'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { counter24:comb_16|Q[4] counter24:comb_16|Q~24 } "NODE_NAME" } } { "counter24.v" "" { Text "C:/Users/27687/Desktop/test/counter24.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns counter24:comb_16\|Q\[4\] 3 REG LCFF_X2_Y4_N1 12 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X2_Y4_N1; Fanout = 12; REG Node = 'counter24:comb_16\|Q\[4\]'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter24:comb_16|Q~24 counter24:comb_16|Q[4] } "NODE_NAME" } } { "counter24.v" "" { Text "C:/Users/27687/Desktop/test/counter24.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { counter24:comb_16|Q[4] counter24:comb_16|Q~24 counter24:comb_16|Q[4] } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { counter24:comb_16|Q[4] {} counter24:comb_16|Q~24 {} counter24:comb_16|Q[4] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "counter24.v" "" { Text "C:/Users/27687/Desktop/test/counter24.v" 9 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "16.429 ns" { clk CNT_002:comb_4|Cout counter60:comb_6|Cout Cs1 counter60:comb_11|Cout CF1 CF1~clkctrl counter24:comb_16|Q[4] } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "16.429 ns" { clk {} clk~combout {} CNT_002:comb_4|Cout {} counter60:comb_6|Cout {} Cs1 {} counter60:comb_11|Cout {} CF1 {} CF1~clkctrl {} counter24:comb_16|Q[4] {} } { 0.000ns 0.000ns 2.071ns 1.060ns 1.044ns 2.083ns 1.848ns 1.873ns 0.831ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.319ns 0.970ns 0.624ns 0.000ns 0.666ns } "" } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "8.329 ns" { clk CNT_003:comb_5|Cout CF1 CF1~clkctrl counter24:comb_16|Q[4] } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "8.329 ns" { clk {} clk~combout {} CNT_003:comb_5|Cout {} CF1 {} CF1~clkctrl {} counter24:comb_16|Q[4] {} } { 0.000ns 0.000ns 2.071ns 0.448ns 1.873ns 0.831ns } { 0.000ns 1.100ns 0.970ns 0.370ns 0.000ns 0.666ns } "" } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { counter24:comb_16|Q[4] counter24:comb_16|Q~24 counter24:comb_16|Q[4] } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { counter24:comb_16|Q[4] {} counter24:comb_16|Q~24 {} counter24:comb_16|Q[4] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "counter24:comb_16\|Cout EN SI 2.125 ns register " "Info: tsu for register \"counter24:comb_16\|Cout\" (data pin = \"EN\", clock pin = \"SI\") is 2.125 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.053 ns + Longest pin register " "Info: + Longest pin to register delay is 8.053 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns EN 1 PIN PIN_91 69 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 69; PIN Node = 'EN'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN } "NODE_NAME" } } { "time1.v" "" { Text "C:/Users/27687/Desktop/test/time1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.197 ns) + CELL(0.615 ns) 3.922 ns counter24:comb_16\|Cout~1 2 COMB LCCOMB_X22_Y12_N18 3 " "Info: 2: + IC(2.197 ns) + CELL(0.615 ns) = 3.922 ns; Loc. = LCCOMB_X22_Y12_N18; Fanout = 3; COMB Node = 'counter24:comb_16\|Cout~1'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.812 ns" { EN counter24:comb_16|Cout~1 } "NODE_NAME" } } { "counter24.v" "" { Text "C:/Users/27687/Desktop/test/counter24.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.276 ns) + CELL(0.855 ns) 8.053 ns counter24:comb_16\|Cout 3 REG LCFF_X3_Y4_N5 1 " "Info: 3: + IC(3.276 ns) + CELL(0.855 ns) = 8.053 ns; Loc. = LCFF_X3_Y4_N5; Fanout = 1; REG Node = 'counter24:comb_16\|Cout'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "4.131 ns" { counter24:comb_16|Cout~1 counter24:comb_16|Cout } "NODE_NAME" } } { "counter24.v" "" { Text "C:/Users/27687/Desktop/test/counter24.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.580 ns ( 32.04 % ) " "Info: Total cell delay = 2.580 ns ( 32.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.473 ns ( 67.96 % ) " "Info: Total interconnect delay = 5.473 ns ( 67.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "8.053 ns" { EN counter24:comb_16|Cout~1 counter24:comb_16|Cout } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "8.053 ns" { EN {} EN~combout {} counter24:comb_16|Cout~1 {} counter24:comb_16|Cout {} } { 0.000ns 0.000ns 2.197ns 3.276ns } { 0.000ns 1.110ns 0.615ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter24.v" "" { Text "C:/Users/27687/Desktop/test/counter24.v" 3 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SI destination 5.888 ns - Shortest register " "Info: - Shortest clock path from clock \"SI\" to destination register is 5.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns SI 1 CLK PIN_115 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_115; Fanout = 1; CLK Node = 'SI'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SI } "NODE_NAME" } } { "time1.v" "" { Text "C:/Users/27687/Desktop/test/time1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.206 ns) 2.518 ns CF1 2 COMB LCCOMB_X24_Y12_N10 1 " "Info: 2: + IC(1.368 ns) + CELL(0.206 ns) = 2.518 ns; Loc. = LCCOMB_X24_Y12_N10; Fanout = 1; COMB Node = 'CF1'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { SI CF1 } "NODE_NAME" } } { "time1.v" "" { Text "C:/Users/27687/Desktop/test/time1.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.873 ns) + CELL(0.000 ns) 4.391 ns CF1~clkctrl 3 COMB CLKCTRL_G4 9 " "Info: 3: + IC(1.873 ns) + CELL(0.000 ns) = 4.391 ns; Loc. = CLKCTRL_G4; Fanout = 9; COMB Node = 'CF1~clkctrl'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.873 ns" { CF1 CF1~clkctrl } "NODE_NAME" } } { "time1.v" "" { Text "C:/Users/27687/Desktop/test/time1.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.666 ns) 5.888 ns counter24:comb_16\|Cout 4 REG LCFF_X3_Y4_N5 1 " "Info: 4: + IC(0.831 ns) + CELL(0.666 ns) = 5.888 ns; Loc. = LCFF_X3_Y4_N5; Fanout = 1; REG Node = 'counter24:comb_16\|Cout'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { CF1~clkctrl counter24:comb_16|Cout } "NODE_NAME" } } { "counter24.v" "" { Text "C:/Users/27687/Desktop/test/counter24.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 30.84 % ) " "Info: Total cell delay = 1.816 ns ( 30.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.072 ns ( 69.16 % ) " "Info: Total interconnect delay = 4.072 ns ( 69.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "5.888 ns" { SI CF1 CF1~clkctrl counter24:comb_16|Cout } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "5.888 ns" { SI {} SI~combout {} CF1 {} CF1~clkctrl {} counter24:comb_16|Cout {} } { 0.000ns 0.000ns 1.368ns 1.873ns 0.831ns } { 0.000ns 0.944ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "8.053 ns" { EN counter24:comb_16|Cout~1 counter24:comb_16|Cout } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "8.053 ns" { EN {} EN~combout {} counter24:comb_16|Cout~1 {} counter24:comb_16|Cout {} } { 0.000ns 0.000ns 2.197ns 3.276ns } { 0.000ns 1.110ns 0.615ns 0.855ns } "" } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "5.888 ns" { SI CF1 CF1~clkctrl counter24:comb_16|Cout } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "5.888 ns" { SI {} SI~combout {} CF1 {} CF1~clkctrl {} counter24:comb_16|Cout {} } { 0.000ns 0.000ns 1.368ns 1.873ns 0.831ns } { 0.000ns 0.944ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk q32\[6\] counter24:comb_16\|Q\[5\] 23.119 ns register " "Info: tco from clock \"clk\" to destination pin \"q32\[6\]\" through register \"counter24:comb_16\|Q\[5\]\" is 23.119 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 16.429 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 16.429 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "time1.v" "" { Text "C:/Users/27687/Desktop/test/time1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.071 ns) + CELL(0.970 ns) 4.141 ns CNT_002:comb_4\|Cout 2 REG LCFF_X24_Y12_N29 4 " "Info: 2: + IC(2.071 ns) + CELL(0.970 ns) = 4.141 ns; Loc. = LCFF_X24_Y12_N29; Fanout = 4; REG Node = 'CNT_002:comb_4\|Cout'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "3.041 ns" { clk CNT_002:comb_4|Cout } "NODE_NAME" } } { "CNT_002.v" "" { Text "C:/Users/27687/Desktop/test/CNT_002.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.060 ns) + CELL(0.970 ns) 6.171 ns counter60:comb_6\|Cout 3 REG LCFF_X22_Y12_N7 1 " "Info: 3: + IC(1.060 ns) + CELL(0.970 ns) = 6.171 ns; Loc. = LCFF_X22_Y12_N7; Fanout = 1; REG Node = 'counter60:comb_6\|Cout'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.030 ns" { CNT_002:comb_4|Cout counter60:comb_6|Cout } "NODE_NAME" } } { "counter60.v" "" { Text "C:/Users/27687/Desktop/test/counter60.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.319 ns) 7.534 ns Cs1 4 COMB LCCOMB_X25_Y12_N0 2 " "Info: 4: + IC(1.044 ns) + CELL(0.319 ns) = 7.534 ns; Loc. = LCCOMB_X25_Y12_N0; Fanout = 2; COMB Node = 'Cs1'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { counter60:comb_6|Cout Cs1 } "NODE_NAME" } } { "time1.v" "" { Text "C:/Users/27687/Desktop/test/time1.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.083 ns) + CELL(0.970 ns) 10.587 ns counter60:comb_11\|Cout 5 REG LCFF_X12_Y13_N17 1 " "Info: 5: + IC(2.083 ns) + CELL(0.970 ns) = 10.587 ns; Loc. = LCFF_X12_Y13_N17; Fanout = 1; REG Node = 'counter60:comb_11\|Cout'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "3.053 ns" { Cs1 counter60:comb_11|Cout } "NODE_NAME" } } { "counter60.v" "" { Text "C:/Users/27687/Desktop/test/counter60.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.848 ns) + CELL(0.624 ns) 13.059 ns CF1 6 COMB LCCOMB_X24_Y12_N10 1 " "Info: 6: + IC(1.848 ns) + CELL(0.624 ns) = 13.059 ns; Loc. = LCCOMB_X24_Y12_N10; Fanout = 1; COMB Node = 'CF1'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { counter60:comb_11|Cout CF1 } "NODE_NAME" } } { "time1.v" "" { Text "C:/Users/27687/Desktop/test/time1.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.873 ns) + CELL(0.000 ns) 14.932 ns CF1~clkctrl 7 COMB CLKCTRL_G4 9 " "Info: 7: + IC(1.873 ns) + CELL(0.000 ns) = 14.932 ns; Loc. = CLKCTRL_G4; Fanout = 9; COMB Node = 'CF1~clkctrl'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.873 ns" { CF1 CF1~clkctrl } "NODE_NAME" } } { "time1.v" "" { Text "C:/Users/27687/Desktop/test/time1.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.666 ns) 16.429 ns counter24:comb_16\|Q\[5\] 8 REG LCFF_X2_Y4_N7 11 " "Info: 8: + IC(0.831 ns) + CELL(0.666 ns) = 16.429 ns; Loc. = LCFF_X2_Y4_N7; Fanout = 11; REG Node = 'counter24:comb_16\|Q\[5\]'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { CF1~clkctrl counter24:comb_16|Q[5] } "NODE_NAME" } } { "counter24.v" "" { Text "C:/Users/27687/Desktop/test/counter24.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.619 ns ( 34.20 % ) " "Info: Total cell delay = 5.619 ns ( 34.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.810 ns ( 65.80 % ) " "Info: Total interconnect delay = 10.810 ns ( 65.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "16.429 ns" { clk CNT_002:comb_4|Cout counter60:comb_6|Cout Cs1 counter60:comb_11|Cout CF1 CF1~clkctrl counter24:comb_16|Q[5] } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "16.429 ns" { clk {} clk~combout {} CNT_002:comb_4|Cout {} counter60:comb_6|Cout {} Cs1 {} counter60:comb_11|Cout {} CF1 {} CF1~clkctrl {} counter24:comb_16|Q[5] {} } { 0.000ns 0.000ns 2.071ns 1.060ns 1.044ns 2.083ns 1.848ns 1.873ns 0.831ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.319ns 0.970ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter24.v" "" { Text "C:/Users/27687/Desktop/test/counter24.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.386 ns + Longest register pin " "Info: + Longest register to pin delay is 6.386 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter24:comb_16\|Q\[5\] 1 REG LCFF_X2_Y4_N7 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y4_N7; Fanout = 11; REG Node = 'counter24:comb_16\|Q\[5\]'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter24:comb_16|Q[5] } "NODE_NAME" } } { "counter24.v" "" { Text "C:/Users/27687/Desktop/test/counter24.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(0.647 ns) 1.768 ns yima:comb_17\|WideOr7~0 2 COMB LCCOMB_X2_Y4_N8 1 " "Info: 2: + IC(1.121 ns) + CELL(0.647 ns) = 1.768 ns; Loc. = LCCOMB_X2_Y4_N8; Fanout = 1; COMB Node = 'yima:comb_17\|WideOr7~0'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.768 ns" { counter24:comb_16|Q[5] yima:comb_17|WideOr7~0 } "NODE_NAME" } } { "yima.v" "" { Text "C:/Users/27687/Desktop/test/yima.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.388 ns) + CELL(3.230 ns) 6.386 ns q32\[6\] 3 PIN PIN_31 0 " "Info: 3: + IC(1.388 ns) + CELL(3.230 ns) = 6.386 ns; Loc. = PIN_31; Fanout = 0; PIN Node = 'q32\[6\]'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "4.618 ns" { yima:comb_17|WideOr7~0 q32[6] } "NODE_NAME" } } { "time1.v" "" { Text "C:/Users/27687/Desktop/test/time1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.877 ns ( 60.71 % ) " "Info: Total cell delay = 3.877 ns ( 60.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.509 ns ( 39.29 % ) " "Info: Total interconnect delay = 2.509 ns ( 39.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "6.386 ns" { counter24:comb_16|Q[5] yima:comb_17|WideOr7~0 q32[6] } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "6.386 ns" { counter24:comb_16|Q[5] {} yima:comb_17|WideOr7~0 {} q32[6] {} } { 0.000ns 1.121ns 1.388ns } { 0.000ns 0.647ns 3.230ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "16.429 ns" { clk CNT_002:comb_4|Cout counter60:comb_6|Cout Cs1 counter60:comb_11|Cout CF1 CF1~clkctrl counter24:comb_16|Q[5] } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "16.429 ns" { clk {} clk~combout {} CNT_002:comb_4|Cout {} counter60:comb_6|Cout {} Cs1 {} counter60:comb_11|Cout {} CF1 {} CF1~clkctrl {} counter24:comb_16|Q[5] {} } { 0.000ns 0.000ns 2.071ns 1.060ns 1.044ns 2.083ns 1.848ns 1.873ns 0.831ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.319ns 0.970ns 0.624ns 0.000ns 0.666ns } "" } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "6.386 ns" { counter24:comb_16|Q[5] yima:comb_17|WideOr7~0 q32[6] } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "6.386 ns" { counter24:comb_16|Q[5] {} yima:comb_17|WideOr7~0 {} q32[6] {} } { 0.000ns 1.121ns 1.388ns } { 0.000ns 0.647ns 3.230ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "counter24:comb_16\|Q\[0\] EN clk 12.823 ns register " "Info: th for register \"counter24:comb_16\|Q\[0\]\" (data pin = \"EN\", clock pin = \"clk\") is 12.823 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 16.429 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 16.429 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "time1.v" "" { Text "C:/Users/27687/Desktop/test/time1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.071 ns) + CELL(0.970 ns) 4.141 ns CNT_002:comb_4\|Cout 2 REG LCFF_X24_Y12_N29 4 " "Info: 2: + IC(2.071 ns) + CELL(0.970 ns) = 4.141 ns; Loc. = LCFF_X24_Y12_N29; Fanout = 4; REG Node = 'CNT_002:comb_4\|Cout'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "3.041 ns" { clk CNT_002:comb_4|Cout } "NODE_NAME" } } { "CNT_002.v" "" { Text "C:/Users/27687/Desktop/test/CNT_002.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.060 ns) + CELL(0.970 ns) 6.171 ns counter60:comb_6\|Cout 3 REG LCFF_X22_Y12_N7 1 " "Info: 3: + IC(1.060 ns) + CELL(0.970 ns) = 6.171 ns; Loc. = LCFF_X22_Y12_N7; Fanout = 1; REG Node = 'counter60:comb_6\|Cout'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.030 ns" { CNT_002:comb_4|Cout counter60:comb_6|Cout } "NODE_NAME" } } { "counter60.v" "" { Text "C:/Users/27687/Desktop/test/counter60.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.319 ns) 7.534 ns Cs1 4 COMB LCCOMB_X25_Y12_N0 2 " "Info: 4: + IC(1.044 ns) + CELL(0.319 ns) = 7.534 ns; Loc. = LCCOMB_X25_Y12_N0; Fanout = 2; COMB Node = 'Cs1'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { counter60:comb_6|Cout Cs1 } "NODE_NAME" } } { "time1.v" "" { Text "C:/Users/27687/Desktop/test/time1.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.083 ns) + CELL(0.970 ns) 10.587 ns counter60:comb_11\|Cout 5 REG LCFF_X12_Y13_N17 1 " "Info: 5: + IC(2.083 ns) + CELL(0.970 ns) = 10.587 ns; Loc. = LCFF_X12_Y13_N17; Fanout = 1; REG Node = 'counter60:comb_11\|Cout'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "3.053 ns" { Cs1 counter60:comb_11|Cout } "NODE_NAME" } } { "counter60.v" "" { Text "C:/Users/27687/Desktop/test/counter60.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.848 ns) + CELL(0.624 ns) 13.059 ns CF1 6 COMB LCCOMB_X24_Y12_N10 1 " "Info: 6: + IC(1.848 ns) + CELL(0.624 ns) = 13.059 ns; Loc. = LCCOMB_X24_Y12_N10; Fanout = 1; COMB Node = 'CF1'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { counter60:comb_11|Cout CF1 } "NODE_NAME" } } { "time1.v" "" { Text "C:/Users/27687/Desktop/test/time1.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.873 ns) + CELL(0.000 ns) 14.932 ns CF1~clkctrl 7 COMB CLKCTRL_G4 9 " "Info: 7: + IC(1.873 ns) + CELL(0.000 ns) = 14.932 ns; Loc. = CLKCTRL_G4; Fanout = 9; COMB Node = 'CF1~clkctrl'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.873 ns" { CF1 CF1~clkctrl } "NODE_NAME" } } { "time1.v" "" { Text "C:/Users/27687/Desktop/test/time1.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.666 ns) 16.429 ns counter24:comb_16\|Q\[0\] 8 REG LCFF_X3_Y4_N25 10 " "Info: 8: + IC(0.831 ns) + CELL(0.666 ns) = 16.429 ns; Loc. = LCFF_X3_Y4_N25; Fanout = 10; REG Node = 'counter24:comb_16\|Q\[0\]'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { CF1~clkctrl counter24:comb_16|Q[0] } "NODE_NAME" } } { "counter24.v" "" { Text "C:/Users/27687/Desktop/test/counter24.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.619 ns ( 34.20 % ) " "Info: Total cell delay = 5.619 ns ( 34.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.810 ns ( 65.80 % ) " "Info: Total interconnect delay = 10.810 ns ( 65.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "16.429 ns" { clk CNT_002:comb_4|Cout counter60:comb_6|Cout Cs1 counter60:comb_11|Cout CF1 CF1~clkctrl counter24:comb_16|Q[0] } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "16.429 ns" { clk {} clk~combout {} CNT_002:comb_4|Cout {} counter60:comb_6|Cout {} Cs1 {} counter60:comb_11|Cout {} CF1 {} CF1~clkctrl {} counter24:comb_16|Q[0] {} } { 0.000ns 0.000ns 2.071ns 1.060ns 1.044ns 2.083ns 1.848ns 1.873ns 0.831ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.319ns 0.970ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "counter24.v" "" { Text "C:/Users/27687/Desktop/test/counter24.v" 9 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.912 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.912 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns EN 1 PIN PIN_91 69 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 69; PIN Node = 'EN'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN } "NODE_NAME" } } { "time1.v" "" { Text "C:/Users/27687/Desktop/test/time1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.947 ns) + CELL(0.855 ns) 3.912 ns counter24:comb_16\|Q\[0\] 2 REG LCFF_X3_Y4_N25 10 " "Info: 2: + IC(1.947 ns) + CELL(0.855 ns) = 3.912 ns; Loc. = LCFF_X3_Y4_N25; Fanout = 10; REG Node = 'counter24:comb_16\|Q\[0\]'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.802 ns" { EN counter24:comb_16|Q[0] } "NODE_NAME" } } { "counter24.v" "" { Text "C:/Users/27687/Desktop/test/counter24.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.965 ns ( 50.23 % ) " "Info: Total cell delay = 1.965 ns ( 50.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.947 ns ( 49.77 % ) " "Info: Total interconnect delay = 1.947 ns ( 49.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "3.912 ns" { EN counter24:comb_16|Q[0] } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "3.912 ns" { EN {} EN~combout {} counter24:comb_16|Q[0] {} } { 0.000ns 0.000ns 1.947ns } { 0.000ns 1.110ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "16.429 ns" { clk CNT_002:comb_4|Cout counter60:comb_6|Cout Cs1 counter60:comb_11|Cout CF1 CF1~clkctrl counter24:comb_16|Q[0] } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "16.429 ns" { clk {} clk~combout {} CNT_002:comb_4|Cout {} counter60:comb_6|Cout {} Cs1 {} counter60:comb_11|Cout {} CF1 {} CF1~clkctrl {} counter24:comb_16|Q[0] {} } { 0.000ns 0.000ns 2.071ns 1.060ns 1.044ns 2.083ns 1.848ns 1.873ns 0.831ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.319ns 0.970ns 0.624ns 0.000ns 0.666ns } "" } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "3.912 ns" { EN counter24:comb_16|Q[0] } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "3.912 ns" { EN {} EN~combout {} counter24:comb_16|Q[0] {} } { 0.000ns 0.000ns 1.947ns } { 0.000ns 1.110ns 0.855ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "199 " "Info: Peak virtual memory: 199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 09 10:17:39 2019 " "Info: Processing ended: Tue Jul 09 10:17:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
