{"sha": "ff10afd391eb5e62b6d9108d4e784be926365cff", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZmYxMGFmZDM5MWViNWU2MmI2ZDkxMDhkNGU3ODRiZTkyNjM2NWNmZg==", "commit": {"author": {"name": "Jim Wilson", "email": "jim.wilson@linaro.org", "date": "2015-05-18T03:14:54Z"}, "committer": {"name": "Jim Wilson", "email": "wilson@gcc.gnu.org", "date": "2015-05-18T03:14:54Z"}, "message": "invoke.texi (ARM Options, mtune): Add generic-armv7-a, cortex-a17, and cortex-a17.cortex-a7.\n\ngcc/\n\t* doc/invoke.texi (ARM Options, mtune): Add generic-armv7-a,\n\tcortex-a17, and cortex-a17.cortex-a7.\n\nFrom-SVN: r223281", "tree": {"sha": "313ead1a609b42bb75cbdd8718f35a8d3b9f29ee", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/313ead1a609b42bb75cbdd8718f35a8d3b9f29ee"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/ff10afd391eb5e62b6d9108d4e784be926365cff", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/ff10afd391eb5e62b6d9108d4e784be926365cff", "html_url": "https://github.com/Rust-GCC/gccrs/commit/ff10afd391eb5e62b6d9108d4e784be926365cff", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/ff10afd391eb5e62b6d9108d4e784be926365cff/comments", "author": null, "committer": null, "parents": [{"sha": "9371b12f50c2e005040673cc0fac814bd25ff110", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/9371b12f50c2e005040673cc0fac814bd25ff110", "html_url": "https://github.com/Rust-GCC/gccrs/commit/9371b12f50c2e005040673cc0fac814bd25ff110"}], "stats": {"total": 15, "additions": 10, "deletions": 5}, "files": [{"sha": "c5bd0c8d6c955f0d6439d99d3bc186771f9b19be", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/ff10afd391eb5e62b6d9108d4e784be926365cff/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/ff10afd391eb5e62b6d9108d4e784be926365cff/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=ff10afd391eb5e62b6d9108d4e784be926365cff", "patch": "@@ -1,3 +1,8 @@\n+2015-05-17  Jim Wilson  <jim.wilson@linaro.org>\n+\n+\t* doc/invoke.texi (ARM Options, mtune): Add generic-armv7-a,\n+\tcortex-a17, and cortex-a17.cortex-a7.\n+\n 2015-05-17  Oleg Endo  <olegendo@gcc.gnu.org>\n \n \tPR target/54236"}, {"sha": "2dfaacbc9a6e322d9a78df2ac60cd1ed4bad7386", "filename": "gcc/doc/invoke.texi", "status": "modified", "additions": 5, "deletions": 5, "changes": 10, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/ff10afd391eb5e62b6d9108d4e784be926365cff/gcc%2Fdoc%2Finvoke.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/ff10afd391eb5e62b6d9108d4e784be926365cff/gcc%2Fdoc%2Finvoke.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Finvoke.texi?ref=ff10afd391eb5e62b6d9108d4e784be926365cff", "patch": "@@ -13319,9 +13319,9 @@ Permissible names are: @samp{arm2}, @samp{arm250},\n @samp{arm10e}, @samp{arm1020e}, @samp{arm1022e},\n @samp{arm1136j-s}, @samp{arm1136jf-s}, @samp{mpcore}, @samp{mpcorenovfp},\n @samp{arm1156t2-s}, @samp{arm1156t2f-s}, @samp{arm1176jz-s}, @samp{arm1176jzf-s},\n-@samp{cortex-a5}, @samp{cortex-a7}, @samp{cortex-a8}, @samp{cortex-a9},\n-@samp{cortex-a12}, @samp{cortex-a15}, @samp{cortex-a53},\n-@samp{cortex-a57}, @samp{cortex-a72},\n+@samp{generic-armv7-a}, @samp{cortex-a5}, @samp{cortex-a7}, @samp{cortex-a8},\n+@samp{cortex-a9}, @samp{cortex-a12}, @samp{cortex-a15}, @samp{cortex-a17},\n+@samp{cortex-a53}, @samp{cortex-a57}, @samp{cortex-a72},\n @samp{cortex-r4},\n @samp{cortex-r4f}, @samp{cortex-r5}, @samp{cortex-r7}, @samp{cortex-m7},\n @samp{cortex-m4},\n@@ -13341,8 +13341,8 @@ Permissible names are: @samp{arm2}, @samp{arm250},\n \n Additionally, this option can specify that GCC should tune the performance\n of the code for a big.LITTLE system.  Permissible names are:\n-@samp{cortex-a15.cortex-a7}, @samp{cortex-a57.cortex-a53},\n-@samp{cortex-a72.cortex-a53}.\n+@samp{cortex-a15.cortex-a7}, @samp{cortex-a17.cortex-a7},\n+@samp{cortex-a57.cortex-a53}, @samp{cortex-a72.cortex-a53}.\n \n @option{-mtune=generic-@var{arch}} specifies that GCC should tune the\n performance for a blend of processors within architecture @var{arch}."}]}