# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../block_compile.ip_user_files/bd/design_1/ip/design_1_axi_vdma_0_0/sim/design_1_axi_vdma_0_0.vhd" \
"../../../../block_compile.ip_user_files/bd/design_1/ip/design_1_rst_ps7_0_50M_0/sim/design_1_rst_ps7_0_50M_0.vhd" \
"../../../../block_compile.ip_user_files/bd/design_1/ip/design_1_v_tc_1_0/sim/design_1_v_tc_1_0.vhd" \
"../../../../block_compile.srcs/sources_1/bd/design_1/ipshared/20df/src/ClockGen.vhd" \
"../../../../block_compile.srcs/sources_1/bd/design_1/ipshared/20df/src/SyncAsync.vhd" \
"../../../../block_compile.srcs/sources_1/bd/design_1/ipshared/20df/src/SyncAsyncReset.vhd" \
"../../../../block_compile.srcs/sources_1/bd/design_1/ipshared/20df/src/DVI_Constants.vhd" \
"../../../../block_compile.srcs/sources_1/bd/design_1/ipshared/20df/src/OutputSERDES.vhd" \
"../../../../block_compile.srcs/sources_1/bd/design_1/ipshared/20df/src/TMDS_Encoder.vhd" \
"../../../../block_compile.srcs/sources_1/bd/design_1/ipshared/20df/src/rgb2dvi.vhd" \
"../../../../block_compile.ip_user_files/bd/design_1/ip/design_1_rgb2dvi_0_1/sim/design_1_rgb2dvi_0_1.vhd" \
"../../../../block_compile.ip_user_files/bd/design_1/ip/design_1_ila_0_0/sim/design_1_ila_0_0.vhd" \
"../../../../block_compile.srcs/sources_1/bd/design_1/ipshared/9097/src/axi_dynclk_S00_AXI.vhd" \
"../../../../block_compile.srcs/sources_1/bd/design_1/ipshared/9097/src/axi_dynclk.vhd" \
"../../../../block_compile.ip_user_files/bd/design_1/ip/design_1_axi_dynclk_0_0/sim/design_1_axi_dynclk_0_0.vhd" \
"../../../../block_compile.ip_user_files/bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd" \
"../../../../block_compile.ip_user_files/bd/design_1/ip/design_1_ila_3_0/sim/design_1_ila_3_0.vhd" \
"../../../../block_compile.ip_user_files/bd/design_1/ip/design_1_ila_4_0/sim/design_1_ila_4_0.vhd" \
"../../../../block_compile.ip_user_files/bd/design_1/sim/design_1.vhd" \
"../../../../block_compile.srcs/sources_1/bd/design_1/ipshared/f0a4/hdl/vhdl/fifo_w8_d1_A.vhd" \
"../../../../block_compile.srcs/sources_1/bd/design_1/ipshared/f0a4/hdl/vhdl/log_generic_doublbkb.vhd" \
"../../../../block_compile.srcs/sources_1/bd/design_1/ipshared/f0a4/hdl/vhdl/log_generic_doublcud.vhd" \
"../../../../block_compile.srcs/sources_1/bd/design_1/ipshared/f0a4/hdl/vhdl/log_generic_doubldEe.vhd" \
"../../../../block_compile.srcs/sources_1/bd/design_1/ipshared/f0a4/hdl/vhdl/log_generic_double_s.vhd" \
"../../../../block_compile.srcs/sources_1/bd/design_1/ipshared/f0a4/hdl/vhdl/log_generic_doubleOg.vhd" \
"../../../../block_compile.srcs/sources_1/bd/design_1/ipshared/f0a4/hdl/vhdl/log_generic_doublfYi.vhd" \
"../../../../block_compile.srcs/sources_1/bd/design_1/ipshared/f0a4/hdl/vhdl/log_generic_doublg8j.vhd" \
"../../../../block_compile.srcs/sources_1/bd/design_1/ipshared/f0a4/hdl/vhdl/log_generic_doublhbi.vhd" \
"../../../../block_compile.srcs/sources_1/bd/design_1/ipshared/f0a4/hdl/vhdl/log_generic_doublibs.vhd" \
"../../../../block_compile.srcs/sources_1/bd/design_1/ipshared/f0a4/hdl/vhdl/log_generic_doubljbC.vhd" \
"../../../../block_compile.srcs/sources_1/bd/design_1/ipshared/f0a4/hdl/vhdl/mandel_brot_dadd_udo.vhd" \
"../../../../block_compile.srcs/sources_1/bd/design_1/ipshared/f0a4/hdl/vhdl/mandel_brot_dadddtde.vhd" \
"../../../../block_compile.srcs/sources_1/bd/design_1/ipshared/f0a4/hdl/vhdl/mandel_brot_dcmp_xdS.vhd" \
"../../../../block_compile.srcs/sources_1/bd/design_1/ipshared/f0a4/hdl/vhdl/mandel_brot_ddiv_wdI.vhd" \
"../../../../block_compile.srcs/sources_1/bd/design_1/ipshared/f0a4/hdl/vhdl/mandel_brot_dmul_vdy.vhd" \
"../../../../block_compile.srcs/sources_1/bd/design_1/ipshared/f0a4/hdl/vhdl/mandel_brot_dsqrtzec.vhd" \
"../../../../block_compile.srcs/sources_1/bd/design_1/ipshared/f0a4/hdl/vhdl/mandel_brot_mul_4lbW.vhd" \
"../../../../block_compile.srcs/sources_1/bd/design_1/ipshared/f0a4/hdl/vhdl/mandel_brot_mul_6kbM.vhd" \
"../../../../block_compile.srcs/sources_1/bd/design_1/ipshared/f0a4/hdl/vhdl/mandel_brot_mul_6mb6.vhd" \
"../../../../block_compile.srcs/sources_1/bd/design_1/ipshared/f0a4/hdl/vhdl/mandel_brot_mul_6ncg.vhd" \
"../../../../block_compile.srcs/sources_1/bd/design_1/ipshared/f0a4/hdl/vhdl/mandel_brot_mul_6ocq.vhd" \
"../../../../block_compile.srcs/sources_1/bd/design_1/ipshared/f0a4/hdl/vhdl/mandel_brot_mul_6pcA.vhd" \
"../../../../block_compile.srcs/sources_1/bd/design_1/ipshared/f0a4/hdl/vhdl/mandel_brot_mul_6qcK.vhd" \
"../../../../block_compile.srcs/sources_1/bd/design_1/ipshared/f0a4/hdl/vhdl/mandel_brot_mul_6rcU.vhd" \
"../../../../block_compile.srcs/sources_1/bd/design_1/ipshared/f0a4/hdl/vhdl/mandel_brot_mul_6sc4.vhd" \
"../../../../block_compile.srcs/sources_1/bd/design_1/ipshared/f0a4/hdl/vhdl/mandel_brot_sitodyd2.vhd" \
"../../../../block_compile.srcs/sources_1/bd/design_1/ipshared/f0a4/hdl/vhdl/Mat2AXIvideo.vhd" \
"../../../../block_compile.srcs/sources_1/bd/design_1/ipshared/f0a4/hdl/vhdl/mandel_brot.vhd" \
"../../../../block_compile.srcs/sources_1/bd/design_1/ipshared/f0a4/hdl/ip/mandel_brot_ap_dadddsub_3_full_dsp_64.vhd" \
"../../../../block_compile.srcs/sources_1/bd/design_1/ipshared/f0a4/hdl/ip/mandel_brot_ap_dadd_3_full_dsp_64.vhd" \
"../../../../block_compile.srcs/sources_1/bd/design_1/ipshared/f0a4/hdl/ip/mandel_brot_ap_dcmp_0_no_dsp_64.vhd" \
"../../../../block_compile.srcs/sources_1/bd/design_1/ipshared/f0a4/hdl/ip/mandel_brot_ap_ddiv_29_no_dsp_64.vhd" \
"../../../../block_compile.srcs/sources_1/bd/design_1/ipshared/f0a4/hdl/ip/mandel_brot_ap_dmul_4_max_dsp_64.vhd" \
"../../../../block_compile.srcs/sources_1/bd/design_1/ipshared/f0a4/hdl/ip/mandel_brot_ap_dsqrt_29_no_dsp_64.vhd" \
"../../../../block_compile.srcs/sources_1/bd/design_1/ipshared/f0a4/hdl/ip/mandel_brot_ap_sitodp_4_no_dsp_32.vhd" \
"../../../../block_compile.ip_user_files/bd/design_1/ip/design_1_mandel_brot_0_1/sim/design_1_mandel_brot_0_1.vhd" \
"../../../../block_compile.ip_user_files/bd/design_1/ip/design_1_ila_1_1/sim/design_1_ila_1_1.vhd" \
"../../../../block_compile.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" \

# Do not sort compile order
nosort
