ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckjjSZa.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"arm_cfft_f32.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "DSP/Source/TransformFunctions/arm_cfft_f32.c"
  20              		.section	.text.arm_cfft_radix8by2_f32,"ax",%progbits
  21              		.align	1
  22              		.global	arm_cfft_radix8by2_f32
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	arm_cfft_radix8by2_f32:
  28              	.LVL0:
  29              	.LFB139:
   1:DSP/Source/TransformFunctions/arm_cfft_f32.c **** /* ----------------------------------------------------------------------
   2:DSP/Source/TransformFunctions/arm_cfft_f32.c ****  * Project:      CMSIS DSP Library
   3:DSP/Source/TransformFunctions/arm_cfft_f32.c ****  * Title:        arm_cfft_f32.c
   4:DSP/Source/TransformFunctions/arm_cfft_f32.c ****  * Description:  Combined Radix Decimation in Frequency CFFT Floating point processing function
   5:DSP/Source/TransformFunctions/arm_cfft_f32.c ****  *
   6:DSP/Source/TransformFunctions/arm_cfft_f32.c ****  * $Date:        27. January 2017
   7:DSP/Source/TransformFunctions/arm_cfft_f32.c ****  * $Revision:    V.1.5.1
   8:DSP/Source/TransformFunctions/arm_cfft_f32.c ****  *
   9:DSP/Source/TransformFunctions/arm_cfft_f32.c ****  * Target Processor: Cortex-M cores
  10:DSP/Source/TransformFunctions/arm_cfft_f32.c ****  * -------------------------------------------------------------------- */
  11:DSP/Source/TransformFunctions/arm_cfft_f32.c **** /*
  12:DSP/Source/TransformFunctions/arm_cfft_f32.c ****  * Copyright (C) 2010-2017 ARM Limited or its affiliates. All rights reserved.
  13:DSP/Source/TransformFunctions/arm_cfft_f32.c ****  *
  14:DSP/Source/TransformFunctions/arm_cfft_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:DSP/Source/TransformFunctions/arm_cfft_f32.c ****  *
  16:DSP/Source/TransformFunctions/arm_cfft_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:DSP/Source/TransformFunctions/arm_cfft_f32.c ****  * not use this file except in compliance with the License.
  18:DSP/Source/TransformFunctions/arm_cfft_f32.c ****  * You may obtain a copy of the License at
  19:DSP/Source/TransformFunctions/arm_cfft_f32.c ****  *
  20:DSP/Source/TransformFunctions/arm_cfft_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:DSP/Source/TransformFunctions/arm_cfft_f32.c ****  *
  22:DSP/Source/TransformFunctions/arm_cfft_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:DSP/Source/TransformFunctions/arm_cfft_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:DSP/Source/TransformFunctions/arm_cfft_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:DSP/Source/TransformFunctions/arm_cfft_f32.c ****  * See the License for the specific language governing permissions and
  26:DSP/Source/TransformFunctions/arm_cfft_f32.c ****  * limitations under the License.
  27:DSP/Source/TransformFunctions/arm_cfft_f32.c ****  */
  28:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
  29:DSP/Source/TransformFunctions/arm_cfft_f32.c **** #include "arm_math.h"
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckjjSZa.s 			page 2


  30:DSP/Source/TransformFunctions/arm_cfft_f32.c **** #include "arm_common_tables.h"
  31:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
  32:DSP/Source/TransformFunctions/arm_cfft_f32.c **** extern void arm_radix8_butterfly_f32(
  33:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     float32_t * pSrc,
  34:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     uint16_t fftLen,
  35:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     const float32_t * pCoef,
  36:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     uint16_t twidCoefModifier);
  37:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
  38:DSP/Source/TransformFunctions/arm_cfft_f32.c **** extern void arm_bitreversal_32(
  39:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     uint32_t * pSrc,
  40:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     const uint16_t bitRevLen,
  41:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     const uint16_t * pBitRevTable);
  42:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
  43:DSP/Source/TransformFunctions/arm_cfft_f32.c **** /**
  44:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * @ingroup groupTransforms
  45:DSP/Source/TransformFunctions/arm_cfft_f32.c **** */
  46:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
  47:DSP/Source/TransformFunctions/arm_cfft_f32.c **** /**
  48:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * @defgroup ComplexFFT Complex FFT Functions
  49:DSP/Source/TransformFunctions/arm_cfft_f32.c **** *
  50:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * \par
  51:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * The Fast Fourier Transform (FFT) is an efficient algorithm for computing the
  52:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * Discrete Fourier Transform (DFT).  The FFT can be orders of magnitude faster
  53:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * than the DFT, especially for long lengths.
  54:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * The algorithms described in this section
  55:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * operate on complex data.  A separate set of functions is devoted to handling
  56:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * of real sequences.
  57:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * \par
  58:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * There are separate algorithms for handling floating-point, Q15, and Q31 data
  59:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * types.  The algorithms available for each data type are described next.
  60:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * \par
  61:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * The FFT functions operate in-place.  That is, the array holding the input data
  62:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * will also be used to hold the corresponding result.  The input data is complex
  63:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * and contains <code>2*fftLen</code> interleaved values as shown below.
  64:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * <pre> {real[0], imag[0], real[1], imag[1],..} </pre>
  65:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * The FFT result will be contained in the same array and the frequency domain
  66:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * values will have the same interleaving.
  67:DSP/Source/TransformFunctions/arm_cfft_f32.c **** *
  68:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * \par Floating-point
  69:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * The floating-point complex FFT uses a mixed-radix algorithm.  Multiple radix-8
  70:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * stages are performed along with a single radix-2 or radix-4 stage, as needed.
  71:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * The algorithm supports lengths of [16, 32, 64, ..., 4096] and each length uses
  72:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * a different twiddle factor table.
  73:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * \par
  74:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * The function uses the standard FFT definition and output values may grow by a
  75:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * factor of <code>fftLen</code> when computing the forward transform.  The
  76:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * inverse transform includes a scale of <code>1/fftLen</code> as part of the
  77:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * calculation and this matches the textbook definition of the inverse FFT.
  78:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * \par
  79:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * Pre-initialized data structures containing twiddle factors and bit reversal
  80:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * tables are provided and defined in <code>arm_const_structs.h</code>.  Include
  81:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * this header in your function and then pass one of the constant structures as
  82:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * an argument to arm_cfft_f32.  For example:
  83:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * \par
  84:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * <code>arm_cfft_f32(arm_cfft_sR_f32_len64, pSrc, 1, 1)</code>
  85:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * \par
  86:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * computes a 64-point inverse complex FFT including bit reversal.
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckjjSZa.s 			page 3


  87:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * The data structures are treated as constant data and not modified during the
  88:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * calculation.  The same data structure can be reused for multiple transforms
  89:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * including mixing forward and inverse transforms.
  90:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * \par
  91:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * Earlier releases of the library provided separate radix-2 and radix-4
  92:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * algorithms that operated on floating-point data.  These functions are still
  93:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * provided but are deprecated.  The older functions are slower and less general
  94:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * than the new functions.
  95:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * \par
  96:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * An example of initialization of the constants for the arm_cfft_f32 function follows:
  97:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * \code
  98:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * const static arm_cfft_instance_f32 *S;
  99:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * ...
 100:DSP/Source/TransformFunctions/arm_cfft_f32.c **** *   switch (length) {
 101:DSP/Source/TransformFunctions/arm_cfft_f32.c **** *     case 16:
 102:DSP/Source/TransformFunctions/arm_cfft_f32.c **** *       S = &arm_cfft_sR_f32_len16;
 103:DSP/Source/TransformFunctions/arm_cfft_f32.c **** *       break;
 104:DSP/Source/TransformFunctions/arm_cfft_f32.c **** *     case 32:
 105:DSP/Source/TransformFunctions/arm_cfft_f32.c **** *       S = &arm_cfft_sR_f32_len32;
 106:DSP/Source/TransformFunctions/arm_cfft_f32.c **** *       break;
 107:DSP/Source/TransformFunctions/arm_cfft_f32.c **** *     case 64:
 108:DSP/Source/TransformFunctions/arm_cfft_f32.c **** *       S = &arm_cfft_sR_f32_len64;
 109:DSP/Source/TransformFunctions/arm_cfft_f32.c **** *       break;
 110:DSP/Source/TransformFunctions/arm_cfft_f32.c **** *     case 128:
 111:DSP/Source/TransformFunctions/arm_cfft_f32.c **** *       S = &arm_cfft_sR_f32_len128;
 112:DSP/Source/TransformFunctions/arm_cfft_f32.c **** *       break;
 113:DSP/Source/TransformFunctions/arm_cfft_f32.c **** *     case 256:
 114:DSP/Source/TransformFunctions/arm_cfft_f32.c **** *       S = &arm_cfft_sR_f32_len256;
 115:DSP/Source/TransformFunctions/arm_cfft_f32.c **** *       break;
 116:DSP/Source/TransformFunctions/arm_cfft_f32.c **** *     case 512:
 117:DSP/Source/TransformFunctions/arm_cfft_f32.c **** *       S = &arm_cfft_sR_f32_len512;
 118:DSP/Source/TransformFunctions/arm_cfft_f32.c **** *       break;
 119:DSP/Source/TransformFunctions/arm_cfft_f32.c **** *     case 1024:
 120:DSP/Source/TransformFunctions/arm_cfft_f32.c **** *       S = &arm_cfft_sR_f32_len1024;
 121:DSP/Source/TransformFunctions/arm_cfft_f32.c **** *       break;
 122:DSP/Source/TransformFunctions/arm_cfft_f32.c **** *     case 2048:
 123:DSP/Source/TransformFunctions/arm_cfft_f32.c **** *       S = &arm_cfft_sR_f32_len2048;
 124:DSP/Source/TransformFunctions/arm_cfft_f32.c **** *       break;
 125:DSP/Source/TransformFunctions/arm_cfft_f32.c **** *     case 4096:
 126:DSP/Source/TransformFunctions/arm_cfft_f32.c **** *       S = &arm_cfft_sR_f32_len4096;
 127:DSP/Source/TransformFunctions/arm_cfft_f32.c **** *       break;
 128:DSP/Source/TransformFunctions/arm_cfft_f32.c **** *   }
 129:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * \endcode
 130:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * \par Q15 and Q31
 131:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * The floating-point complex FFT uses a mixed-radix algorithm.  Multiple radix-4
 132:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * stages are performed along with a single radix-2 stage, as needed.
 133:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * The algorithm supports lengths of [16, 32, 64, ..., 4096] and each length uses
 134:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * a different twiddle factor table.
 135:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * \par
 136:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * The function uses the standard FFT definition and output values may grow by a
 137:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * factor of <code>fftLen</code> when computing the forward transform.  The
 138:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * inverse transform includes a scale of <code>1/fftLen</code> as part of the
 139:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * calculation and this matches the textbook definition of the inverse FFT.
 140:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * \par
 141:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * Pre-initialized data structures containing twiddle factors and bit reversal
 142:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * tables are provided and defined in <code>arm_const_structs.h</code>.  Include
 143:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * this header in your function and then pass one of the constant structures as
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckjjSZa.s 			page 4


 144:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * an argument to arm_cfft_q31.  For example:
 145:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * \par
 146:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * <code>arm_cfft_q31(arm_cfft_sR_q31_len64, pSrc, 1, 1)</code>
 147:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * \par
 148:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * computes a 64-point inverse complex FFT including bit reversal.
 149:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * The data structures are treated as constant data and not modified during the
 150:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * calculation.  The same data structure can be reused for multiple transforms
 151:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * including mixing forward and inverse transforms.
 152:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * \par
 153:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * Earlier releases of the library provided separate radix-2 and radix-4
 154:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * algorithms that operated on floating-point data.  These functions are still
 155:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * provided but are deprecated.  The older functions are slower and less general
 156:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * than the new functions.
 157:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * \par
 158:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * An example of initialization of the constants for the arm_cfft_q31 function follows:
 159:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * \code
 160:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * const static arm_cfft_instance_q31 *S;
 161:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * ...
 162:DSP/Source/TransformFunctions/arm_cfft_f32.c **** *   switch (length) {
 163:DSP/Source/TransformFunctions/arm_cfft_f32.c **** *     case 16:
 164:DSP/Source/TransformFunctions/arm_cfft_f32.c **** *       S = &arm_cfft_sR_q31_len16;
 165:DSP/Source/TransformFunctions/arm_cfft_f32.c **** *       break;
 166:DSP/Source/TransformFunctions/arm_cfft_f32.c **** *     case 32:
 167:DSP/Source/TransformFunctions/arm_cfft_f32.c **** *       S = &arm_cfft_sR_q31_len32;
 168:DSP/Source/TransformFunctions/arm_cfft_f32.c **** *       break;
 169:DSP/Source/TransformFunctions/arm_cfft_f32.c **** *     case 64:
 170:DSP/Source/TransformFunctions/arm_cfft_f32.c **** *       S = &arm_cfft_sR_q31_len64;
 171:DSP/Source/TransformFunctions/arm_cfft_f32.c **** *       break;
 172:DSP/Source/TransformFunctions/arm_cfft_f32.c **** *     case 128:
 173:DSP/Source/TransformFunctions/arm_cfft_f32.c **** *       S = &arm_cfft_sR_q31_len128;
 174:DSP/Source/TransformFunctions/arm_cfft_f32.c **** *       break;
 175:DSP/Source/TransformFunctions/arm_cfft_f32.c **** *     case 256:
 176:DSP/Source/TransformFunctions/arm_cfft_f32.c **** *       S = &arm_cfft_sR_q31_len256;
 177:DSP/Source/TransformFunctions/arm_cfft_f32.c **** *       break;
 178:DSP/Source/TransformFunctions/arm_cfft_f32.c **** *     case 512:
 179:DSP/Source/TransformFunctions/arm_cfft_f32.c **** *       S = &arm_cfft_sR_q31_len512;
 180:DSP/Source/TransformFunctions/arm_cfft_f32.c **** *       break;
 181:DSP/Source/TransformFunctions/arm_cfft_f32.c **** *     case 1024:
 182:DSP/Source/TransformFunctions/arm_cfft_f32.c **** *       S = &arm_cfft_sR_q31_len1024;
 183:DSP/Source/TransformFunctions/arm_cfft_f32.c **** *       break;
 184:DSP/Source/TransformFunctions/arm_cfft_f32.c **** *     case 2048:
 185:DSP/Source/TransformFunctions/arm_cfft_f32.c **** *       S = &arm_cfft_sR_q31_len2048;
 186:DSP/Source/TransformFunctions/arm_cfft_f32.c **** *       break;
 187:DSP/Source/TransformFunctions/arm_cfft_f32.c **** *     case 4096:
 188:DSP/Source/TransformFunctions/arm_cfft_f32.c **** *       S = &arm_cfft_sR_q31_len4096;
 189:DSP/Source/TransformFunctions/arm_cfft_f32.c **** *       break;
 190:DSP/Source/TransformFunctions/arm_cfft_f32.c **** *   }
 191:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * \endcode
 192:DSP/Source/TransformFunctions/arm_cfft_f32.c **** *
 193:DSP/Source/TransformFunctions/arm_cfft_f32.c **** */
 194:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 195:DSP/Source/TransformFunctions/arm_cfft_f32.c **** void arm_cfft_radix8by2_f32( arm_cfft_instance_f32 * S, float32_t * p1)
 196:DSP/Source/TransformFunctions/arm_cfft_f32.c **** {
  30              		.loc 1 196 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 64
  33              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckjjSZa.s 			page 5


  34              		.loc 1 196 1 is_stmt 0 view .LVU1
  35 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 24
  38              		.cfi_offset 4, -24
  39              		.cfi_offset 5, -20
  40              		.cfi_offset 6, -16
  41              		.cfi_offset 7, -12
  42              		.cfi_offset 8, -8
  43              		.cfi_offset 14, -4
  44 0004 2DED028B 		vpush.64	{d8}
  45              	.LCFI1:
  46              		.cfi_def_cfa_offset 32
  47              		.cfi_offset 80, -32
  48              		.cfi_offset 81, -28
  49 0008 90B0     		sub	sp, sp, #64
  50              	.LCFI2:
  51              		.cfi_def_cfa_offset 96
  52 000a 0646     		mov	r6, r0
  53 000c 0846     		mov	r0, r1
  54              	.LVL1:
 197:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     uint32_t    L  = S->fftLen;
  55              		.loc 1 197 5 is_stmt 1 view .LVU2
  56              		.loc 1 197 23 is_stmt 0 view .LVU3
  57 000e 3588     		ldrh	r5, [r6]
  58              	.LVL2:
 198:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     float32_t * pCol1, * pCol2, * pMid1, * pMid2;
  59              		.loc 1 198 5 is_stmt 1 view .LVU4
 199:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     float32_t * p2 = p1 + L;
  60              		.loc 1 199 5 view .LVU5
  61              		.loc 1 199 17 is_stmt 0 view .LVU6
  62 0010 01EB8507 		add	r7, r1, r5, lsl #2
  63              	.LVL3:
 200:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     const float32_t * tw = (float32_t *) S->pTwiddle;
  64              		.loc 1 200 5 is_stmt 1 view .LVU7
  65              		.loc 1 200 23 is_stmt 0 view .LVU8
  66 0014 7468     		ldr	r4, [r6, #4]
  67              	.LVL4:
 201:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     float32_t t1[4], t2[4], t3[4], t4[4], twR, twI;
  68              		.loc 1 201 5 is_stmt 1 view .LVU9
 202:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     float32_t m0, m1, m2, m3;
  69              		.loc 1 202 5 view .LVU10
 203:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     uint32_t l;
  70              		.loc 1 203 5 view .LVU11
 204:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 205:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     pCol1 = p1;
  71              		.loc 1 205 5 view .LVU12
 206:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     pCol2 = p2;
  72              		.loc 1 206 5 view .LVU13
 207:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 208:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     //    Define new length
 209:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     L >>= 1;
  73              		.loc 1 209 5 view .LVU14
  74              		.loc 1 209 7 is_stmt 0 view .LVU15
  75 0016 4FEA5508 		lsr	r8, r5, #1
  76              	.LVL5:
 210:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     //    Initialize mid pointers
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckjjSZa.s 			page 6


 211:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     pMid1 = p1 + L;
  77              		.loc 1 211 5 is_stmt 1 view .LVU16
  78              		.loc 1 211 11 is_stmt 0 view .LVU17
  79 001a 01EB880E 		add	lr, r1, r8, lsl #2
  80              	.LVL6:
 212:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     pMid2 = p2 + L;
  81              		.loc 1 212 5 is_stmt 1 view .LVU18
  82              		.loc 1 212 11 is_stmt 0 view .LVU19
  83 001e 07EB880C 		add	ip, r7, r8, lsl #2
  84              	.LVL7:
 213:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 214:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     // do two dot Fourier transform
 215:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     for ( l = L >> 2; l > 0; l-- )
  85              		.loc 1 215 5 is_stmt 1 view .LVU20
  86              		.loc 1 215 13 is_stmt 0 view .LVU21
  87 0022 ED08     		lsrs	r5, r5, #3
  88              	.LVL8:
 199:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     const float32_t * tw = (float32_t *) S->pTwiddle;
  89              		.loc 1 199 17 view .LVU22
  90 0024 3A46     		mov	r2, r7
  91              		.loc 1 215 5 view .LVU23
  92 0026 0B46     		mov	r3, r1
  93 0028 CFE0     		b	.L2
  94              	.LVL9:
  95              	.L3:
 216:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     {
 217:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         t1[0] = p1[0];
  96              		.loc 1 217 9 is_stmt 1 view .LVU24
  97              		.loc 1 217 19 is_stmt 0 view .LVU25
  98 002a 93ED005A 		vldr.32	s10, [r3]
  99              		.loc 1 217 15 view .LVU26
 100 002e 8DED0C5A 		vstr.32	s10, [sp, #48]
 218:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         t1[1] = p1[1];
 101              		.loc 1 218 9 is_stmt 1 view .LVU27
 102              		.loc 1 218 15 is_stmt 0 view .LVU28
 103 0032 93ED016A 		vldr.32	s12, [r3, #4]
 104 0036 8DED0D6A 		vstr.32	s12, [sp, #52]
 219:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         t1[2] = p1[2];
 105              		.loc 1 219 9 is_stmt 1 view .LVU29
 106              		.loc 1 219 15 is_stmt 0 view .LVU30
 107 003a 93ED023A 		vldr.32	s6, [r3, #8]
 108 003e 8DED0E3A 		vstr.32	s6, [sp, #56]
 220:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         t1[3] = p1[3];
 109              		.loc 1 220 9 is_stmt 1 view .LVU31
 110              		.loc 1 220 15 is_stmt 0 view .LVU32
 111 0042 93ED037A 		vldr.32	s14, [r3, #12]
 112 0046 8DED0F7A 		vstr.32	s14, [sp, #60]
 221:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 222:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         t2[0] = p2[0];
 113              		.loc 1 222 9 is_stmt 1 view .LVU33
 114              		.loc 1 222 19 is_stmt 0 view .LVU34
 115 004a 92ED000A 		vldr.32	s0, [r2]
 116              		.loc 1 222 15 view .LVU35
 117 004e 8DED080A 		vstr.32	s0, [sp, #32]
 223:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         t2[1] = p2[1];
 118              		.loc 1 223 9 is_stmt 1 view .LVU36
 119              		.loc 1 223 15 is_stmt 0 view .LVU37
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckjjSZa.s 			page 7


 120 0052 D2ED010A 		vldr.32	s1, [r2, #4]
 121 0056 CDED090A 		vstr.32	s1, [sp, #36]
 224:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         t2[2] = p2[2];
 122              		.loc 1 224 9 is_stmt 1 view .LVU38
 123              		.loc 1 224 15 is_stmt 0 view .LVU39
 124 005a 92ED021A 		vldr.32	s2, [r2, #8]
 125 005e 8DED0A1A 		vstr.32	s2, [sp, #40]
 225:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         t2[3] = p2[3];
 126              		.loc 1 225 9 is_stmt 1 view .LVU40
 127              		.loc 1 225 15 is_stmt 0 view .LVU41
 128 0062 D2ED031A 		vldr.32	s3, [r2, #12]
 129 0066 CDED0B1A 		vstr.32	s3, [sp, #44]
 226:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 227:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         t3[0] = pMid1[0];
 130              		.loc 1 227 9 is_stmt 1 view .LVU42
 131              		.loc 1 227 22 is_stmt 0 view .LVU43
 132 006a 9EED002A 		vldr.32	s4, [lr]
 133              		.loc 1 227 15 view .LVU44
 134 006e 8DED042A 		vstr.32	s4, [sp, #16]
 228:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         t3[1] = pMid1[1];
 135              		.loc 1 228 9 is_stmt 1 view .LVU45
 136              		.loc 1 228 15 is_stmt 0 view .LVU46
 137 0072 DEED012A 		vldr.32	s5, [lr, #4]
 138 0076 CDED052A 		vstr.32	s5, [sp, #20]
 229:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         t3[2] = pMid1[2];
 139              		.loc 1 229 9 is_stmt 1 view .LVU47
 140              		.loc 1 229 15 is_stmt 0 view .LVU48
 141 007a 9EED024A 		vldr.32	s8, [lr, #8]
 142 007e 8DED064A 		vstr.32	s8, [sp, #24]
 230:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         t3[3] = pMid1[3];
 143              		.loc 1 230 9 is_stmt 1 view .LVU49
 144              		.loc 1 230 15 is_stmt 0 view .LVU50
 145 0082 DEED034A 		vldr.32	s9, [lr, #12]
 146 0086 CDED074A 		vstr.32	s9, [sp, #28]
 231:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 232:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         t4[0] = pMid2[0];
 147              		.loc 1 232 9 is_stmt 1 view .LVU51
 148              		.loc 1 232 22 is_stmt 0 view .LVU52
 149 008a DCED005A 		vldr.32	s11, [ip]
 150              		.loc 1 232 15 view .LVU53
 151 008e CDED005A 		vstr.32	s11, [sp]
 233:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         t4[1] = pMid2[1];
 152              		.loc 1 233 9 is_stmt 1 view .LVU54
 153              		.loc 1 233 15 is_stmt 0 view .LVU55
 154 0092 DCED016A 		vldr.32	s13, [ip, #4]
 155 0096 CDED016A 		vstr.32	s13, [sp, #4]
 234:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         t4[2] = pMid2[2];
 156              		.loc 1 234 9 is_stmt 1 view .LVU56
 157              		.loc 1 234 15 is_stmt 0 view .LVU57
 158 009a DCED023A 		vldr.32	s7, [ip, #8]
 159 009e CDED023A 		vstr.32	s7, [sp, #8]
 235:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         t4[3] = pMid2[3];
 160              		.loc 1 235 9 is_stmt 1 view .LVU58
 161              		.loc 1 235 15 is_stmt 0 view .LVU59
 162 00a2 DCED037A 		vldr.32	s15, [ip, #12]
 163 00a6 CDED037A 		vstr.32	s15, [sp, #12]
 236:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckjjSZa.s 			page 8


 237:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         *p1++ = t1[0] + t2[0];
 164              		.loc 1 237 9 is_stmt 1 view .LVU60
 165              	.LVL10:
 166              		.loc 1 237 23 is_stmt 0 view .LVU61
 167 00aa 35EE008A 		vadd.f32	s16, s10, s0
 168              		.loc 1 237 15 view .LVU62
 169 00ae 83ED008A 		vstr.32	s16, [r3]
 238:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         *p1++ = t1[1] + t2[1];
 170              		.loc 1 238 9 is_stmt 1 view .LVU63
 171              	.LVL11:
 172              		.loc 1 238 23 is_stmt 0 view .LVU64
 173 00b2 36EE208A 		vadd.f32	s16, s12, s1
 174              		.loc 1 238 15 view .LVU65
 175 00b6 83ED018A 		vstr.32	s16, [r3, #4]
 239:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         *p1++ = t1[2] + t2[2];
 176              		.loc 1 239 9 is_stmt 1 view .LVU66
 177              	.LVL12:
 178              		.loc 1 239 23 is_stmt 0 view .LVU67
 179 00ba 33EE018A 		vadd.f32	s16, s6, s2
 180              		.loc 1 239 15 view .LVU68
 181 00be 83ED028A 		vstr.32	s16, [r3, #8]
 240:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         *p1++ = t1[3] + t2[3];    // col 1
 182              		.loc 1 240 9 is_stmt 1 view .LVU69
 183              	.LVL13:
 184              		.loc 1 240 23 is_stmt 0 view .LVU70
 185 00c2 37EE218A 		vadd.f32	s16, s14, s3
 186              		.loc 1 240 15 view .LVU71
 187 00c6 83ED038A 		vstr.32	s16, [r3, #12]
 241:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 242:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         t2[0] = t1[0] - t2[0];
 188              		.loc 1 242 9 is_stmt 1 view .LVU72
 189              		.loc 1 242 23 is_stmt 0 view .LVU73
 190 00ca 35EE405A 		vsub.f32	s10, s10, s0
 191              		.loc 1 242 15 view .LVU74
 192 00ce 8DED085A 		vstr.32	s10, [sp, #32]
 243:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         t2[1] = t1[1] - t2[1];
 193              		.loc 1 243 9 is_stmt 1 view .LVU75
 194              		.loc 1 243 23 is_stmt 0 view .LVU76
 195 00d2 36EE606A 		vsub.f32	s12, s12, s1
 196              		.loc 1 243 15 view .LVU77
 197 00d6 8DED096A 		vstr.32	s12, [sp, #36]
 244:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         t2[2] = t1[2] - t2[2];
 198              		.loc 1 244 9 is_stmt 1 view .LVU78
 199              		.loc 1 244 23 is_stmt 0 view .LVU79
 200 00da 33EE413A 		vsub.f32	s6, s6, s2
 201              		.loc 1 244 15 view .LVU80
 202 00de 8DED0A3A 		vstr.32	s6, [sp, #40]
 245:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         t2[3] = t1[3] - t2[3];    // for col 2
 203              		.loc 1 245 9 is_stmt 1 view .LVU81
 204              		.loc 1 245 23 is_stmt 0 view .LVU82
 205 00e2 37EE617A 		vsub.f32	s14, s14, s3
 206              		.loc 1 245 15 view .LVU83
 207 00e6 8DED0B7A 		vstr.32	s14, [sp, #44]
 246:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 247:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         *pMid1++ = t3[0] + t4[0];
 208              		.loc 1 247 9 is_stmt 1 view .LVU84
 209              	.LVL14:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckjjSZa.s 			page 9


 210              		.loc 1 247 26 is_stmt 0 view .LVU85
 211 00ea 72EE251A 		vadd.f32	s3, s4, s11
 212              		.loc 1 247 18 view .LVU86
 213 00ee CEED001A 		vstr.32	s3, [lr]
 248:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         *pMid1++ = t3[1] + t4[1];
 214              		.loc 1 248 9 is_stmt 1 view .LVU87
 215              	.LVL15:
 216              		.loc 1 248 26 is_stmt 0 view .LVU88
 217 00f2 72EEA61A 		vadd.f32	s3, s5, s13
 218              		.loc 1 248 18 view .LVU89
 219 00f6 CEED011A 		vstr.32	s3, [lr, #4]
 249:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         *pMid1++ = t3[2] + t4[2];
 220              		.loc 1 249 9 is_stmt 1 view .LVU90
 221              	.LVL16:
 222              		.loc 1 249 26 is_stmt 0 view .LVU91
 223 00fa 74EE231A 		vadd.f32	s3, s8, s7
 224              		.loc 1 249 18 view .LVU92
 225 00fe CEED021A 		vstr.32	s3, [lr, #8]
 250:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         *pMid1++ = t3[3] + t4[3]; // col 1
 226              		.loc 1 250 9 is_stmt 1 view .LVU93
 227              	.LVL17:
 228              		.loc 1 250 26 is_stmt 0 view .LVU94
 229 0102 74EEA71A 		vadd.f32	s3, s9, s15
 230              		.loc 1 250 18 view .LVU95
 231 0106 CEED031A 		vstr.32	s3, [lr, #12]
 251:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 252:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         t4[0] = t4[0] - t3[0];
 232              		.loc 1 252 9 is_stmt 1 view .LVU96
 233              		.loc 1 252 23 is_stmt 0 view .LVU97
 234 010a 75EEC25A 		vsub.f32	s11, s11, s4
 235              		.loc 1 252 15 view .LVU98
 236 010e CDED005A 		vstr.32	s11, [sp]
 253:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         t4[1] = t4[1] - t3[1];
 237              		.loc 1 253 9 is_stmt 1 view .LVU99
 238              		.loc 1 253 23 is_stmt 0 view .LVU100
 239 0112 76EEE26A 		vsub.f32	s13, s13, s5
 240              		.loc 1 253 15 view .LVU101
 241 0116 CDED016A 		vstr.32	s13, [sp, #4]
 254:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         t4[2] = t4[2] - t3[2];
 242              		.loc 1 254 9 is_stmt 1 view .LVU102
 243              		.loc 1 254 23 is_stmt 0 view .LVU103
 244 011a 73EEC42A 		vsub.f32	s5, s7, s8
 245              		.loc 1 254 15 view .LVU104
 246 011e CDED022A 		vstr.32	s5, [sp, #8]
 255:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         t4[3] = t4[3] - t3[3];    // for col 2
 247              		.loc 1 255 9 is_stmt 1 view .LVU105
 248              		.loc 1 255 23 is_stmt 0 view .LVU106
 249 0122 77EEE47A 		vsub.f32	s15, s15, s9
 250              		.loc 1 255 15 view .LVU107
 251 0126 CDED037A 		vstr.32	s15, [sp, #12]
 256:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 257:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         twR = *tw++;
 252              		.loc 1 257 9 is_stmt 1 view .LVU108
 253              	.LVL18:
 254              		.loc 1 257 13 is_stmt 0 view .LVU109
 255 012a D4ED004A 		vldr.32	s9, [r4]
 256              	.LVL19:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckjjSZa.s 			page 10


 258:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         twI = *tw++;
 257              		.loc 1 258 9 is_stmt 1 view .LVU110
 258              		.loc 1 258 13 is_stmt 0 view .LVU111
 259 012e 94ED014A 		vldr.32	s8, [r4, #4]
 260              	.LVL20:
 259:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 260:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         // multiply by twiddle factors
 261:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         m0 = t2[0] * twR;
 261              		.loc 1 261 9 is_stmt 1 view .LVU112
 262              		.loc 1 261 12 is_stmt 0 view .LVU113
 263 0132 65EE243A 		vmul.f32	s7, s10, s9
 264              	.LVL21:
 262:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         m1 = t2[1] * twI;
 265              		.loc 1 262 9 is_stmt 1 view .LVU114
 266              		.loc 1 262 12 is_stmt 0 view .LVU115
 267 0136 26EE042A 		vmul.f32	s4, s12, s8
 268              	.LVL22:
 263:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         m2 = t2[1] * twR;
 269              		.loc 1 263 9 is_stmt 1 view .LVU116
 270              		.loc 1 263 12 is_stmt 0 view .LVU117
 271 013a 26EE246A 		vmul.f32	s12, s12, s9
 272              	.LVL23:
 264:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         m3 = t2[0] * twI;
 273              		.loc 1 264 9 is_stmt 1 view .LVU118
 274              		.loc 1 264 12 is_stmt 0 view .LVU119
 275 013e 25EE045A 		vmul.f32	s10, s10, s8
 276              	.LVL24:
 265:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 266:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         // R  =  R  *  Tr - I * Ti
 267:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         *p2++ = m0 + m1;
 277              		.loc 1 267 9 is_stmt 1 view .LVU120
 278              		.loc 1 267 20 is_stmt 0 view .LVU121
 279 0142 73EE823A 		vadd.f32	s7, s7, s4
 280              	.LVL25:
 281              		.loc 1 267 15 view .LVU122
 282 0146 C2ED003A 		vstr.32	s7, [r2]
 268:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         // I  =  I  *  Tr + R * Ti
 269:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         *p2++ = m2 - m3;
 283              		.loc 1 269 9 is_stmt 1 view .LVU123
 284              	.LVL26:
 285              		.loc 1 269 20 is_stmt 0 view .LVU124
 286 014a 36EE456A 		vsub.f32	s12, s12, s10
 287              	.LVL27:
 288              		.loc 1 269 15 view .LVU125
 289 014e 82ED016A 		vstr.32	s12, [r2, #4]
 270:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 271:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         // use vertical symmetry
 272:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         //  0.9988 - 0.0491i <==> -0.0491 - 0.9988i
 273:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         m0 = t4[0] * twI;
 290              		.loc 1 273 9 is_stmt 1 view .LVU126
 291              		.loc 1 273 12 is_stmt 0 view .LVU127
 292 0152 25EE846A 		vmul.f32	s12, s11, s8
 293              	.LVL28:
 274:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         m1 = t4[1] * twR;
 294              		.loc 1 274 9 is_stmt 1 view .LVU128
 295              		.loc 1 274 12 is_stmt 0 view .LVU129
 296 0156 26EEA45A 		vmul.f32	s10, s13, s9
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckjjSZa.s 			page 11


 297              	.LVL29:
 275:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         m2 = t4[1] * twI;
 298              		.loc 1 275 9 is_stmt 1 view .LVU130
 299              		.loc 1 275 12 is_stmt 0 view .LVU131
 300 015a 66EE846A 		vmul.f32	s13, s13, s8
 301              	.LVL30:
 276:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         m3 = t4[0] * twR;
 302              		.loc 1 276 9 is_stmt 1 view .LVU132
 303              		.loc 1 276 12 is_stmt 0 view .LVU133
 304 015e 65EEA45A 		vmul.f32	s11, s11, s9
 305              	.LVL31:
 277:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 278:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         *pMid2++ = m0 - m1;
 306              		.loc 1 278 9 is_stmt 1 view .LVU134
 307              		.loc 1 278 23 is_stmt 0 view .LVU135
 308 0162 36EE456A 		vsub.f32	s12, s12, s10
 309              	.LVL32:
 310              		.loc 1 278 18 view .LVU136
 311 0166 8CED006A 		vstr.32	s12, [ip]
 279:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         *pMid2++ = m2 + m3;
 312              		.loc 1 279 9 is_stmt 1 view .LVU137
 313              	.LVL33:
 314              		.loc 1 279 23 is_stmt 0 view .LVU138
 315 016a 76EEA56A 		vadd.f32	s13, s13, s11
 316              	.LVL34:
 317              		.loc 1 279 18 view .LVU139
 318 016e CCED016A 		vstr.32	s13, [ip, #4]
 280:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 281:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         twR = *tw++;
 319              		.loc 1 281 9 is_stmt 1 view .LVU140
 320              	.LVL35:
 321              		.loc 1 281 13 is_stmt 0 view .LVU141
 322 0172 94ED026A 		vldr.32	s12, [r4, #8]
 323              	.LVL36:
 282:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         twI = *tw++;
 324              		.loc 1 282 9 is_stmt 1 view .LVU142
 325              		.loc 1 282 13 is_stmt 0 view .LVU143
 326 0176 D4ED035A 		vldr.32	s11, [r4, #12]
 327              	.LVL37:
 283:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 284:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         m0 = t2[2] * twR;
 328              		.loc 1 284 9 is_stmt 1 view .LVU144
 329              		.loc 1 284 12 is_stmt 0 view .LVU145
 330 017a 23EE065A 		vmul.f32	s10, s6, s12
 331              	.LVL38:
 285:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         m1 = t2[3] * twI;
 332              		.loc 1 285 9 is_stmt 1 view .LVU146
 333              		.loc 1 285 12 is_stmt 0 view .LVU147
 334 017e 67EE254A 		vmul.f32	s9, s14, s11
 335              	.LVL39:
 286:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         m2 = t2[3] * twR;
 336              		.loc 1 286 9 is_stmt 1 view .LVU148
 337              		.loc 1 286 12 is_stmt 0 view .LVU149
 338 0182 27EE067A 		vmul.f32	s14, s14, s12
 339              	.LVL40:
 287:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         m3 = t2[2] * twI;
 340              		.loc 1 287 9 is_stmt 1 view .LVU150
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckjjSZa.s 			page 12


 341              		.loc 1 287 12 is_stmt 0 view .LVU151
 342 0186 63EE256A 		vmul.f32	s13, s6, s11
 343              	.LVL41:
 288:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 289:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         *p2++ = m0 + m1;
 344              		.loc 1 289 9 is_stmt 1 view .LVU152
 345              		.loc 1 289 20 is_stmt 0 view .LVU153
 346 018a 35EE245A 		vadd.f32	s10, s10, s9
 347              	.LVL42:
 348              		.loc 1 289 15 view .LVU154
 349 018e 82ED025A 		vstr.32	s10, [r2, #8]
 290:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         *p2++ = m2 - m3;
 350              		.loc 1 290 9 is_stmt 1 view .LVU155
 351              	.LVL43:
 352              		.loc 1 290 20 is_stmt 0 view .LVU156
 353 0192 37EE667A 		vsub.f32	s14, s14, s13
 354              	.LVL44:
 355              		.loc 1 290 15 view .LVU157
 356 0196 82ED037A 		vstr.32	s14, [r2, #12]
 291:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 292:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         m0 = t4[2] * twI;
 357              		.loc 1 292 9 is_stmt 1 view .LVU158
 358              		.loc 1 292 12 is_stmt 0 view .LVU159
 359 019a 62EEA56A 		vmul.f32	s13, s5, s11
 360              	.LVL45:
 293:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         m1 = t4[3] * twR;
 361              		.loc 1 293 9 is_stmt 1 view .LVU160
 362              		.loc 1 293 12 is_stmt 0 view .LVU161
 363 019e 27EE865A 		vmul.f32	s10, s15, s12
 364              	.LVL46:
 294:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         m2 = t4[3] * twI;
 365              		.loc 1 294 9 is_stmt 1 view .LVU162
 366              		.loc 1 294 12 is_stmt 0 view .LVU163
 367 01a2 67EEA57A 		vmul.f32	s15, s15, s11
 368              	.LVL47:
 295:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         m3 = t4[2] * twR;
 369              		.loc 1 295 9 is_stmt 1 view .LVU164
 370              		.loc 1 295 12 is_stmt 0 view .LVU165
 371 01a6 22EE867A 		vmul.f32	s14, s5, s12
 372              	.LVL48:
 296:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 297:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         *pMid2++ = m0 - m1;
 373              		.loc 1 297 9 is_stmt 1 view .LVU166
 374              		.loc 1 297 23 is_stmt 0 view .LVU167
 375 01aa 76EEC56A 		vsub.f32	s13, s13, s10
 376              	.LVL49:
 377              		.loc 1 297 18 view .LVU168
 378 01ae CCED026A 		vstr.32	s13, [ip, #8]
 298:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         *pMid2++ = m2 + m3;
 379              		.loc 1 298 9 is_stmt 1 view .LVU169
 380              	.LVL50:
 381              		.loc 1 298 23 is_stmt 0 view .LVU170
 382 01b2 77EE877A 		vadd.f32	s15, s15, s14
 383              	.LVL51:
 384              		.loc 1 298 18 view .LVU171
 385 01b6 CCED037A 		vstr.32	s15, [ip, #12]
 215:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     {
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckjjSZa.s 			page 13


 386              		.loc 1 215 31 is_stmt 1 discriminator 3 view .LVU172
 387 01ba 013D     		subs	r5, r5, #1
 388              	.LVL52:
 282:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 389              		.loc 1 282 18 is_stmt 0 view .LVU173
 390 01bc 1034     		adds	r4, r4, #16
 391              	.LVL53:
 290:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 392              		.loc 1 290 12 view .LVU174
 393 01be 1032     		adds	r2, r2, #16
 394              	.LVL54:
 395              		.loc 1 298 15 view .LVU175
 396 01c0 0CF1100C 		add	ip, ip, #16
 397              	.LVL55:
 250:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 398              		.loc 1 250 15 view .LVU176
 399 01c4 0EF1100E 		add	lr, lr, #16
 400              	.LVL56:
 240:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 401              		.loc 1 240 12 view .LVU177
 402 01c8 1033     		adds	r3, r3, #16
 403              	.LVL57:
 404              	.L2:
 215:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     {
 405              		.loc 1 215 25 is_stmt 1 discriminator 1 view .LVU178
 406 01ca 002D     		cmp	r5, #0
 407 01cc 7FF42DAF 		bne	.L3
 299:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     }
 300:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 301:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     // first col
 302:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     arm_radix8_butterfly_f32( pCol1, L, (float32_t *) S->pTwiddle, 2U);
 408              		.loc 1 302 5 view .LVU179
 409 01d0 1FFA88F8 		uxth	r8, r8
 410              	.LVL58:
 411              		.loc 1 302 5 is_stmt 0 view .LVU180
 412 01d4 0223     		movs	r3, #2
 413              	.LVL59:
 414              		.loc 1 302 5 view .LVU181
 415 01d6 7268     		ldr	r2, [r6, #4]
 416              	.LVL60:
 417              		.loc 1 302 5 view .LVU182
 418 01d8 4146     		mov	r1, r8
 419 01da FFF7FEFF 		bl	arm_radix8_butterfly_f32
 420              	.LVL61:
 303:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     // second col
 304:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     arm_radix8_butterfly_f32( pCol2, L, (float32_t *) S->pTwiddle, 2U);
 421              		.loc 1 304 5 is_stmt 1 view .LVU183
 422 01de 0223     		movs	r3, #2
 423 01e0 7268     		ldr	r2, [r6, #4]
 424 01e2 4146     		mov	r1, r8
 425 01e4 3846     		mov	r0, r7
 426 01e6 FFF7FEFF 		bl	arm_radix8_butterfly_f32
 427              	.LVL62:
 305:DSP/Source/TransformFunctions/arm_cfft_f32.c **** }
 428              		.loc 1 305 1 is_stmt 0 view .LVU184
 429 01ea 10B0     		add	sp, sp, #64
 430              	.LCFI3:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckjjSZa.s 			page 14


 431              		.cfi_def_cfa_offset 32
 432              		@ sp needed
 433 01ec BDEC028B 		vldm	sp!, {d8}
 434              	.LCFI4:
 435              		.cfi_restore 80
 436              		.cfi_restore 81
 437              		.cfi_def_cfa_offset 24
 438 01f0 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 439              		.loc 1 305 1 view .LVU185
 440              		.cfi_endproc
 441              	.LFE139:
 443              		.section	.text.arm_cfft_radix8by4_f32,"ax",%progbits
 444              		.align	1
 445              		.global	arm_cfft_radix8by4_f32
 446              		.syntax unified
 447              		.thumb
 448              		.thumb_func
 450              	arm_cfft_radix8by4_f32:
 451              	.LVL63:
 452              	.LFB140:
 306:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 307:DSP/Source/TransformFunctions/arm_cfft_f32.c **** void arm_cfft_radix8by4_f32( arm_cfft_instance_f32 * S, float32_t * p1)
 308:DSP/Source/TransformFunctions/arm_cfft_f32.c **** {
 453              		.loc 1 308 1 is_stmt 1 view -0
 454              		.cfi_startproc
 455              		@ args = 0, pretend = 0, frame = 80
 456              		@ frame_needed = 0, uses_anonymous_args = 0
 457              		.loc 1 308 1 is_stmt 0 view .LVU187
 458 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 459              	.LCFI5:
 460              		.cfi_def_cfa_offset 36
 461              		.cfi_offset 4, -36
 462              		.cfi_offset 5, -32
 463              		.cfi_offset 6, -28
 464              		.cfi_offset 7, -24
 465              		.cfi_offset 8, -20
 466              		.cfi_offset 9, -16
 467              		.cfi_offset 10, -12
 468              		.cfi_offset 11, -8
 469              		.cfi_offset 14, -4
 470 0004 2DED048B 		vpush.64	{d8, d9}
 471              	.LCFI6:
 472              		.cfi_def_cfa_offset 52
 473              		.cfi_offset 80, -52
 474              		.cfi_offset 81, -48
 475              		.cfi_offset 82, -44
 476              		.cfi_offset 83, -40
 477 0008 95B0     		sub	sp, sp, #84
 478              	.LCFI7:
 479              		.cfi_def_cfa_offset 136
 480 000a 0490     		str	r0, [sp, #16]
 481 000c 0A46     		mov	r2, r1
 482 000e 0591     		str	r1, [sp, #20]
 309:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     uint32_t    L  = S->fftLen >> 1;
 483              		.loc 1 309 5 is_stmt 1 view .LVU188
 484              		.loc 1 309 23 is_stmt 0 view .LVU189
 485 0010 0388     		ldrh	r3, [r0]
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckjjSZa.s 			page 15


 486              		.loc 1 309 32 view .LVU190
 487 0012 5B08     		lsrs	r3, r3, #1
 488              	.LVL64:
 310:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     float32_t * pCol1, *pCol2, *pCol3, *pCol4, *pEnd1, *pEnd2, *pEnd3, *pEnd4;
 489              		.loc 1 310 5 is_stmt 1 view .LVU191
 311:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     const float32_t *tw2, *tw3, *tw4;
 490              		.loc 1 311 5 view .LVU192
 312:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     float32_t * p2 = p1 + L;
 491              		.loc 1 312 5 view .LVU193
 492              		.loc 1 312 17 is_stmt 0 view .LVU194
 493 0014 01EB8306 		add	r6, r1, r3, lsl #2
 494              	.LVL65:
 313:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     float32_t * p3 = p2 + L;
 495              		.loc 1 313 5 is_stmt 1 view .LVU195
 496              		.loc 1 313 17 is_stmt 0 view .LVU196
 497 0018 01EBC301 		add	r1, r1, r3, lsl #3
 498              	.LVL66:
 499              		.loc 1 313 17 view .LVU197
 500 001c 0C46     		mov	r4, r1
 501 001e 0291     		str	r1, [sp, #8]
 502              	.LVL67:
 314:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     float32_t * p4 = p3 + L;
 503              		.loc 1 314 5 is_stmt 1 view .LVU198
 504              		.loc 1 314 17 is_stmt 0 view .LVU199
 505 0020 01EB8305 		add	r5, r1, r3, lsl #2
 506              	.LVL68:
 315:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     float32_t t2[4], t3[4], t4[4], twR, twI;
 507              		.loc 1 315 5 is_stmt 1 view .LVU200
 316:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     float32_t p1ap3_0, p1sp3_0, p1ap3_1, p1sp3_1;
 508              		.loc 1 316 5 view .LVU201
 317:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     float32_t m0, m1, m2, m3;
 509              		.loc 1 317 5 view .LVU202
 318:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     uint32_t l, twMod2, twMod3, twMod4;
 510              		.loc 1 318 5 view .LVU203
 319:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 320:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     pCol1 = p1;         // points to real values by default
 511              		.loc 1 320 5 view .LVU204
 321:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     pCol2 = p2;
 512              		.loc 1 321 5 view .LVU205
 322:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     pCol3 = p3;
 513              		.loc 1 322 5 view .LVU206
 323:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     pCol4 = p4;
 514              		.loc 1 323 5 view .LVU207
 324:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     pEnd1 = p2 - 1;     // points to imaginary values by default
 515              		.loc 1 324 5 view .LVU208
 516              		.loc 1 324 11 is_stmt 0 view .LVU209
 517 0024 311F     		subs	r1, r6, #4
 518              	.LVL69:
 519              		.loc 1 324 11 view .LVU210
 520 0026 0191     		str	r1, [sp, #4]
 521              	.LVL70:
 325:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     pEnd2 = p3 - 1;
 522              		.loc 1 325 5 is_stmt 1 view .LVU211
 326:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     pEnd3 = p4 - 1;
 523              		.loc 1 326 5 view .LVU212
 524              		.loc 1 326 11 is_stmt 0 view .LVU213
 525 0028 A5F1040C 		sub	ip, r5, #4
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckjjSZa.s 			page 16


 526              	.LVL71:
 327:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     pEnd4 = pEnd3 + L;
 527              		.loc 1 327 5 is_stmt 1 view .LVU214
 528              		.loc 1 327 11 is_stmt 0 view .LVU215
 529 002c 0CEB8301 		add	r1, ip, r3, lsl #2
 530              	.LVL72:
 328:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 329:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     tw2 = tw3 = tw4 = (float32_t *) S->pTwiddle;
 531              		.loc 1 329 5 is_stmt 1 view .LVU216
 532              		.loc 1 329 21 is_stmt 0 view .LVU217
 533 0030 D0F804E0 		ldr	lr, [r0, #4]
 534              	.LVL73:
 330:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 331:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     L >>= 1;
 535              		.loc 1 331 5 is_stmt 1 view .LVU218
 536              		.loc 1 331 7 is_stmt 0 view .LVU219
 537 0034 5B08     		lsrs	r3, r3, #1
 538              	.LVL74:
 539              		.loc 1 331 7 view .LVU220
 540 0036 1F46     		mov	r7, r3
 541 0038 0393     		str	r3, [sp, #12]
 542              	.LVL75:
 332:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 333:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     // do four dot Fourier transform
 334:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 335:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     twMod2 = 2;
 543              		.loc 1 335 5 is_stmt 1 view .LVU221
 336:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     twMod3 = 4;
 544              		.loc 1 336 5 view .LVU222
 337:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     twMod4 = 6;
 545              		.loc 1 337 5 view .LVU223
 338:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 339:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     // TOP
 340:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     p1ap3_0 = p1[0] + p3[0];
 546              		.loc 1 340 5 view .LVU224
 547              		.loc 1 340 17 is_stmt 0 view .LVU225
 548 003a 92ED007A 		vldr.32	s14, [r2]
 549              		.loc 1 340 25 view .LVU226
 550 003e A4F10408 		sub	r8, r4, #4
 551              	.LVL76:
 552              		.loc 1 340 25 view .LVU227
 553 0042 D4ED007A 		vldr.32	s15, [r4]
 554              		.loc 1 340 13 view .LVU228
 555 0046 37EE272A 		vadd.f32	s4, s14, s15
 556              	.LVL77:
 341:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     p1sp3_0 = p1[0] - p3[0];
 557              		.loc 1 341 5 is_stmt 1 view .LVU229
 558              		.loc 1 341 13 is_stmt 0 view .LVU230
 559 004a 37EE677A 		vsub.f32	s14, s14, s15
 560              	.LVL78:
 342:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     p1ap3_1 = p1[1] + p3[1];
 561              		.loc 1 342 5 is_stmt 1 view .LVU231
 562              		.loc 1 342 17 is_stmt 0 view .LVU232
 563 004e D2ED017A 		vldr.32	s15, [r2, #4]
 564              		.loc 1 342 25 view .LVU233
 565 0052 2046     		mov	r0, r4
 566              	.LVL79:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckjjSZa.s 			page 17


 567              		.loc 1 342 25 view .LVU234
 568 0054 D4ED016A 		vldr.32	s13, [r4, #4]
 569              		.loc 1 342 13 view .LVU235
 570 0058 77EEA62A 		vadd.f32	s5, s15, s13
 571              	.LVL80:
 343:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     p1sp3_1 = p1[1] - p3[1];
 572              		.loc 1 343 5 is_stmt 1 view .LVU236
 573              		.loc 1 343 13 is_stmt 0 view .LVU237
 574 005c 77EEE67A 		vsub.f32	s15, s15, s13
 575              	.LVL81:
 344:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 345:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     // col 2
 346:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     t2[0] = p1sp3_0 + p2[1] - p4[1];
 576              		.loc 1 346 5 is_stmt 1 view .LVU238
 577              		.loc 1 346 25 is_stmt 0 view .LVU239
 578 0060 96ED013A 		vldr.32	s6, [r6, #4]
 579              		.loc 1 346 21 view .LVU240
 580 0064 73EE073A 		vadd.f32	s7, s6, s14
 581              		.loc 1 346 33 view .LVU241
 582 0068 D5ED016A 		vldr.32	s13, [r5, #4]
 583              		.loc 1 346 29 view .LVU242
 584 006c 73EEE63A 		vsub.f32	s7, s7, s13
 585              		.loc 1 346 11 view .LVU243
 586 0070 CDED103A 		vstr.32	s7, [sp, #64]
 347:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     t2[1] = p1sp3_1 - p2[0] + p4[0];
 587              		.loc 1 347 5 is_stmt 1 view .LVU244
 588              		.loc 1 347 25 is_stmt 0 view .LVU245
 589 0074 D6ED005A 		vldr.32	s11, [r6]
 590              		.loc 1 347 21 view .LVU246
 591 0078 37EEE54A 		vsub.f32	s8, s15, s11
 592              		.loc 1 347 33 view .LVU247
 593 007c 95ED006A 		vldr.32	s12, [r5]
 594              		.loc 1 347 29 view .LVU248
 595 0080 34EE064A 		vadd.f32	s8, s8, s12
 596              		.loc 1 347 11 view .LVU249
 597 0084 8DED114A 		vstr.32	s8, [sp, #68]
 348:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     // col 3
 349:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     t3[0] = p1ap3_0 - p2[0] - p4[0];
 598              		.loc 1 349 5 is_stmt 1 view .LVU250
 599              		.loc 1 349 21 is_stmt 0 view .LVU251
 600 0088 72EE654A 		vsub.f32	s9, s4, s11
 601              		.loc 1 349 29 view .LVU252
 602 008c 74EEC64A 		vsub.f32	s9, s9, s12
 603              		.loc 1 349 11 view .LVU253
 604 0090 CDED0C4A 		vstr.32	s9, [sp, #48]
 350:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     t3[1] = p1ap3_1 - p2[1] - p4[1];
 605              		.loc 1 350 5 is_stmt 1 view .LVU254
 606              		.loc 1 350 21 is_stmt 0 view .LVU255
 607 0094 32EEC35A 		vsub.f32	s10, s5, s6
 608              		.loc 1 350 29 view .LVU256
 609 0098 35EE665A 		vsub.f32	s10, s10, s13
 610              		.loc 1 350 11 view .LVU257
 611 009c 8DED0D5A 		vstr.32	s10, [sp, #52]
 351:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     // col 4
 352:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     t4[0] = p1sp3_0 - p2[1] + p4[1];
 612              		.loc 1 352 5 is_stmt 1 view .LVU258
 613              		.loc 1 352 21 is_stmt 0 view .LVU259
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckjjSZa.s 			page 18


 614 00a0 37EE437A 		vsub.f32	s14, s14, s6
 615              	.LVL82:
 616              		.loc 1 352 29 view .LVU260
 617 00a4 76EE876A 		vadd.f32	s13, s13, s14
 618              		.loc 1 352 11 view .LVU261
 619 00a8 CDED086A 		vstr.32	s13, [sp, #32]
 353:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     t4[1] = p1sp3_1 + p2[0] - p4[0];
 620              		.loc 1 353 5 is_stmt 1 view .LVU262
 621              		.loc 1 353 21 is_stmt 0 view .LVU263
 622 00ac 75EEA77A 		vadd.f32	s15, s11, s15
 623              	.LVL83:
 624              		.loc 1 353 29 view .LVU264
 625 00b0 77EEC67A 		vsub.f32	s15, s15, s12
 626              		.loc 1 353 11 view .LVU265
 627 00b4 CDED097A 		vstr.32	s15, [sp, #36]
 354:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     // col 1
 355:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     *p1++ = p1ap3_0 + p2[0] + p4[0];
 628              		.loc 1 355 5 is_stmt 1 view .LVU266
 629              		.loc 1 355 21 is_stmt 0 view .LVU267
 630 00b8 75EE825A 		vadd.f32	s11, s11, s4
 631              	.LVL84:
 632              		.loc 1 355 29 view .LVU268
 633 00bc 36EE256A 		vadd.f32	s12, s12, s11
 634              		.loc 1 355 11 view .LVU269
 635 00c0 02F10809 		add	r9, r2, #8
 636 00c4 82ED006A 		vstr.32	s12, [r2]
 637              	.LVL85:
 356:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     *p1++ = p1ap3_1 + p2[1] + p4[1];
 638              		.loc 1 356 5 is_stmt 1 view .LVU270
 639              		.loc 1 356 25 is_stmt 0 view .LVU271
 640 00c8 96ED017A 		vldr.32	s14, [r6, #4]
 641              		.loc 1 356 21 view .LVU272
 642 00cc 37EE227A 		vadd.f32	s14, s14, s5
 643              		.loc 1 356 33 view .LVU273
 644 00d0 95ED016A 		vldr.32	s12, [r5, #4]
 645              	.LVL86:
 646              		.loc 1 356 29 view .LVU274
 647 00d4 37EE067A 		vadd.f32	s14, s14, s12
 648              		.loc 1 356 11 view .LVU275
 649 00d8 82ED017A 		vstr.32	s14, [r2, #4]
 357:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 358:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     // Twiddle factors are ones
 359:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     *p2++ = t2[0];
 650              		.loc 1 359 5 is_stmt 1 view .LVU276
 651              	.LVL87:
 652              		.loc 1 359 11 is_stmt 0 view .LVU277
 653 00dc 3246     		mov	r2, r6
 654              	.LVL88:
 655              		.loc 1 359 11 view .LVU278
 656 00de 0832     		adds	r2, r2, #8
 657 00e0 C6ED003A 		vstr.32	s7, [r6]
 360:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     *p2++ = t2[1];
 658              		.loc 1 360 5 is_stmt 1 view .LVU279
 659              	.LVL89:
 660              		.loc 1 360 11 is_stmt 0 view .LVU280
 661 00e4 86ED014A 		vstr.32	s8, [r6, #4]
 361:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     *p3++ = t3[0];
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckjjSZa.s 			page 19


 662              		.loc 1 361 5 is_stmt 1 view .LVU281
 663              	.LVL90:
 664              		.loc 1 361 11 is_stmt 0 view .LVU282
 665 00e8 0830     		adds	r0, r0, #8
 666 00ea C4ED004A 		vstr.32	s9, [r4]
 362:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     *p3++ = t3[1];
 667              		.loc 1 362 5 is_stmt 1 view .LVU283
 668              	.LVL91:
 669              		.loc 1 362 11 is_stmt 0 view .LVU284
 670 00ee 84ED015A 		vstr.32	s10, [r4, #4]
 363:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     *p4++ = t4[0];
 671              		.loc 1 363 5 is_stmt 1 view .LVU285
 672              	.LVL92:
 673              		.loc 1 363 11 is_stmt 0 view .LVU286
 674 00f2 2B46     		mov	r3, r5
 675              	.LVL93:
 676              		.loc 1 363 11 view .LVU287
 677 00f4 0833     		adds	r3, r3, #8
 678 00f6 C5ED006A 		vstr.32	s13, [r5]
 364:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     *p4++ = t4[1];
 679              		.loc 1 364 5 is_stmt 1 view .LVU288
 680              	.LVL94:
 681              		.loc 1 364 11 is_stmt 0 view .LVU289
 682 00fa C5ED017A 		vstr.32	s15, [r5, #4]
 365:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 366:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     tw2 += twMod2;
 683              		.loc 1 366 5 is_stmt 1 view .LVU290
 684              		.loc 1 366 9 is_stmt 0 view .LVU291
 685 00fe 0EF1080A 		add	r10, lr, #8
 686              	.LVL95:
 367:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     tw3 += twMod3;
 687              		.loc 1 367 5 is_stmt 1 view .LVU292
 688              		.loc 1 367 9 is_stmt 0 view .LVU293
 689 0102 0EF11004 		add	r4, lr, #16
 690              	.LVL96:
 368:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     tw4 += twMod4;
 691              		.loc 1 368 5 is_stmt 1 view .LVU294
 692              		.loc 1 368 9 is_stmt 0 view .LVU295
 693 0106 0EF1180E 		add	lr, lr, #24
 694              	.LVL97:
 369:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 370:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     for (l = (L - 2) >> 1; l > 0; l-- )
 695              		.loc 1 370 5 is_stmt 1 view .LVU296
 696              		.loc 1 370 17 is_stmt 0 view .LVU297
 697 010a A7F1020B 		sub	fp, r7, #2
 698              		.loc 1 370 12 view .LVU298
 699 010e 4FEA5B0B 		lsr	fp, fp, #1
 700              	.LVL98:
 701              		.loc 1 370 12 view .LVU299
 702 0112 019F     		ldr	r7, [sp, #4]
 703              	.LVL99:
 704              		.loc 1 370 12 view .LVU300
 705 0114 0696     		str	r6, [sp, #24]
 706 0116 0795     		str	r5, [sp, #28]
 707              		.loc 1 370 5 view .LVU301
 708 0118 23E1     		b	.L6
 709              	.LVL100:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckjjSZa.s 			page 20


 710              	.L7:
 371:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     {
 372:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         // TOP
 373:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         p1ap3_0 = p1[0] + p3[0];
 711              		.loc 1 373 9 is_stmt 1 view .LVU302
 712              		.loc 1 373 21 is_stmt 0 view .LVU303
 713 011a 99ED007A 		vldr.32	s14, [r9]
 714              		.loc 1 373 29 view .LVU304
 715 011e D0ED007A 		vldr.32	s15, [r0]
 716              		.loc 1 373 17 view .LVU305
 717 0122 77EE273A 		vadd.f32	s7, s14, s15
 718              	.LVL101:
 374:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         p1sp3_0 = p1[0] - p3[0];
 719              		.loc 1 374 9 is_stmt 1 view .LVU306
 720              		.loc 1 374 17 is_stmt 0 view .LVU307
 721 0126 37EE677A 		vsub.f32	s14, s14, s15
 722              	.LVL102:
 375:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         p1ap3_1 = p1[1] + p3[1];
 723              		.loc 1 375 9 is_stmt 1 view .LVU308
 724              		.loc 1 375 21 is_stmt 0 view .LVU309
 725 012a D9ED017A 		vldr.32	s15, [r9, #4]
 726              		.loc 1 375 29 view .LVU310
 727 012e D0ED016A 		vldr.32	s13, [r0, #4]
 728              		.loc 1 375 17 view .LVU311
 729 0132 37EEA64A 		vadd.f32	s8, s15, s13
 730              	.LVL103:
 376:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         p1sp3_1 = p1[1] - p3[1];
 731              		.loc 1 376 9 is_stmt 1 view .LVU312
 732              		.loc 1 376 17 is_stmt 0 view .LVU313
 733 0136 77EEE67A 		vsub.f32	s15, s15, s13
 734              	.LVL104:
 377:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         // col 2
 378:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         t2[0] = p1sp3_0 + p2[1] - p4[1];
 735              		.loc 1 378 9 is_stmt 1 view .LVU314
 736              		.loc 1 378 29 is_stmt 0 view .LVU315
 737 013a D2ED014A 		vldr.32	s9, [r2, #4]
 738              		.loc 1 378 25 view .LVU316
 739 013e 34EE872A 		vadd.f32	s4, s9, s14
 740              		.loc 1 378 37 view .LVU317
 741 0142 93ED013A 		vldr.32	s6, [r3, #4]
 742              		.loc 1 378 33 view .LVU318
 743 0146 32EE432A 		vsub.f32	s4, s4, s6
 744              		.loc 1 378 15 view .LVU319
 745 014a 8DED102A 		vstr.32	s4, [sp, #64]
 379:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         t2[1] = p1sp3_1 - p2[0] + p4[0];
 746              		.loc 1 379 9 is_stmt 1 view .LVU320
 747              		.loc 1 379 29 is_stmt 0 view .LVU321
 748 014e 92ED006A 		vldr.32	s12, [r2]
 749              		.loc 1 379 25 view .LVU322
 750 0152 77EEC65A 		vsub.f32	s11, s15, s12
 751              		.loc 1 379 37 view .LVU323
 752 0156 D3ED006A 		vldr.32	s13, [r3]
 753              		.loc 1 379 33 view .LVU324
 754 015a 75EEA65A 		vadd.f32	s11, s11, s13
 755              		.loc 1 379 15 view .LVU325
 756 015e CDED115A 		vstr.32	s11, [sp, #68]
 380:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         // col 3
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckjjSZa.s 			page 21


 381:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         t3[0] = p1ap3_0 - p2[0] - p4[0];
 757              		.loc 1 381 9 is_stmt 1 view .LVU326
 758              		.loc 1 381 25 is_stmt 0 view .LVU327
 759 0162 73EEC62A 		vsub.f32	s5, s7, s12
 760              		.loc 1 381 33 view .LVU328
 761 0166 72EEE62A 		vsub.f32	s5, s5, s13
 762              		.loc 1 381 15 view .LVU329
 763 016a CDED0C2A 		vstr.32	s5, [sp, #48]
 382:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         t3[1] = p1ap3_1 - p2[1] - p4[1];
 764              		.loc 1 382 9 is_stmt 1 view .LVU330
 765              		.loc 1 382 25 is_stmt 0 view .LVU331
 766 016e 34EE645A 		vsub.f32	s10, s8, s9
 767              		.loc 1 382 33 view .LVU332
 768 0172 35EE435A 		vsub.f32	s10, s10, s6
 769              		.loc 1 382 15 view .LVU333
 770 0176 8DED0D5A 		vstr.32	s10, [sp, #52]
 383:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         // col 4
 384:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         t4[0] = p1sp3_0 - p2[1] + p4[1];
 771              		.loc 1 384 9 is_stmt 1 view .LVU334
 772              		.loc 1 384 25 is_stmt 0 view .LVU335
 773 017a 37EE647A 		vsub.f32	s14, s14, s9
 774              	.LVL105:
 775              		.loc 1 384 33 view .LVU336
 776 017e 33EE073A 		vadd.f32	s6, s6, s14
 777              		.loc 1 384 15 view .LVU337
 778 0182 8DED083A 		vstr.32	s6, [sp, #32]
 385:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         t4[1] = p1sp3_1 + p2[0] - p4[0];
 779              		.loc 1 385 9 is_stmt 1 view .LVU338
 780              		.loc 1 385 25 is_stmt 0 view .LVU339
 781 0186 76EE277A 		vadd.f32	s15, s12, s15
 782              	.LVL106:
 783              		.loc 1 385 33 view .LVU340
 784 018a 77EEE67A 		vsub.f32	s15, s15, s13
 785              		.loc 1 385 15 view .LVU341
 786 018e CDED097A 		vstr.32	s15, [sp, #36]
 386:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         // col 1 - top
 387:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         *p1++ = p1ap3_0 + p2[0] + p4[0];
 787              		.loc 1 387 9 is_stmt 1 view .LVU342
 788              		.loc 1 387 25 is_stmt 0 view .LVU343
 789 0192 36EE236A 		vadd.f32	s12, s12, s7
 790              	.LVL107:
 791              		.loc 1 387 33 view .LVU344
 792 0196 76EE866A 		vadd.f32	s13, s13, s12
 793              		.loc 1 387 15 view .LVU345
 794 019a 4D46     		mov	r5, r9
 795 019c 0835     		adds	r5, r5, #8
 796 019e C9ED006A 		vstr.32	s13, [r9]
 797              	.LVL108:
 798              		.loc 1 387 15 view .LVU346
 799 01a2 0195     		str	r5, [sp, #4]
 388:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         *p1++ = p1ap3_1 + p2[1] + p4[1];
 800              		.loc 1 388 9 is_stmt 1 view .LVU347
 801              		.loc 1 388 29 is_stmt 0 view .LVU348
 802 01a4 92ED017A 		vldr.32	s14, [r2, #4]
 803              		.loc 1 388 25 view .LVU349
 804 01a8 37EE047A 		vadd.f32	s14, s14, s8
 805              		.loc 1 388 37 view .LVU350
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckjjSZa.s 			page 22


 806 01ac D3ED016A 		vldr.32	s13, [r3, #4]
 807              	.LVL109:
 808              		.loc 1 388 33 view .LVU351
 809 01b0 37EE267A 		vadd.f32	s14, s14, s13
 810              		.loc 1 388 15 view .LVU352
 811 01b4 89ED017A 		vstr.32	s14, [r9, #4]
 389:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 390:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         // BOTTOM
 391:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         p1ap3_1 = pEnd1[-1] + pEnd3[-1];
 812              		.loc 1 391 9 is_stmt 1 view .LVU353
 813              		.loc 1 391 24 is_stmt 0 view .LVU354
 814 01b8 17ED010A 		vldr.32	s0, [r7, #-4]
 815              		.loc 1 391 36 view .LVU355
 816 01bc 1CED017A 		vldr.32	s14, [ip, #-4]
 817              		.loc 1 391 17 view .LVU356
 818 01c0 70EE078A 		vadd.f32	s17, s0, s14
 819              	.LVL110:
 392:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         p1sp3_1 = pEnd1[-1] - pEnd3[-1];
 820              		.loc 1 392 9 is_stmt 1 view .LVU357
 821              		.loc 1 392 17 is_stmt 0 view .LVU358
 822 01c4 30EE470A 		vsub.f32	s0, s0, s14
 823              	.LVL111:
 393:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         p1ap3_0 = pEnd1[0] + pEnd3[0];
 824              		.loc 1 393 9 is_stmt 1 view .LVU359
 825              		.loc 1 393 24 is_stmt 0 view .LVU360
 826 01c8 D7ED000A 		vldr.32	s1, [r7]
 827              		.loc 1 393 35 view .LVU361
 828 01cc 9CED007A 		vldr.32	s14, [ip]
 829              		.loc 1 393 17 view .LVU362
 830 01d0 30EE879A 		vadd.f32	s18, s1, s14
 831              	.LVL112:
 394:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         p1sp3_0 = pEnd1[0] - pEnd3[0];
 832              		.loc 1 394 9 is_stmt 1 view .LVU363
 833              		.loc 1 394 17 is_stmt 0 view .LVU364
 834 01d4 70EEC70A 		vsub.f32	s1, s1, s14
 835              	.LVL113:
 395:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         // col 2
 396:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         t2[2] = pEnd2[0]  - pEnd4[0] + p1sp3_1;
 836              		.loc 1 396 9 is_stmt 1 view .LVU365
 837              		.loc 1 396 22 is_stmt 0 view .LVU366
 838 01d8 98ED001A 		vldr.32	s2, [r8]
 839              		.loc 1 396 34 view .LVU367
 840 01dc D1ED001A 		vldr.32	s3, [r1]
 841              		.loc 1 396 27 view .LVU368
 842 01e0 71EE616A 		vsub.f32	s13, s2, s3
 843              		.loc 1 396 38 view .LVU369
 844 01e4 36EE804A 		vadd.f32	s8, s13, s0
 845              		.loc 1 396 15 view .LVU370
 846 01e8 8DED124A 		vstr.32	s8, [sp, #72]
 397:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         t2[3] = pEnd1[0] - pEnd3[0] - pEnd2[-1] + pEnd4[-1];
 847              		.loc 1 397 9 is_stmt 1 view .LVU371
 848              		.loc 1 397 44 is_stmt 0 view .LVU372
 849 01ec 18ED018A 		vldr.32	s16, [r8, #-4]
 850              		.loc 1 397 37 view .LVU373
 851 01f0 70EEC83A 		vsub.f32	s7, s1, s16
 852              		.loc 1 397 56 view .LVU374
 853 01f4 11ED017A 		vldr.32	s14, [r1, #-4]
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckjjSZa.s 			page 23


 854              		.loc 1 397 49 view .LVU375
 855 01f8 73EE873A 		vadd.f32	s7, s7, s14
 856              		.loc 1 397 15 view .LVU376
 857 01fc CDED133A 		vstr.32	s7, [sp, #76]
 398:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         // col 3
 399:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         t3[2] = p1ap3_1 - pEnd2[-1] - pEnd4[-1];
 858              		.loc 1 399 9 is_stmt 1 view .LVU377
 859              		.loc 1 399 25 is_stmt 0 view .LVU378
 860 0200 78EEC84A 		vsub.f32	s9, s17, s16
 861              		.loc 1 399 37 view .LVU379
 862 0204 74EEC74A 		vsub.f32	s9, s9, s14
 863              		.loc 1 399 15 view .LVU380
 864 0208 CDED0E4A 		vstr.32	s9, [sp, #56]
 400:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         t3[3] = p1ap3_0 - pEnd2[0]  - pEnd4[0];
 865              		.loc 1 400 9 is_stmt 1 view .LVU381
 866              		.loc 1 400 25 is_stmt 0 view .LVU382
 867 020c 39EE416A 		vsub.f32	s12, s18, s2
 868              		.loc 1 400 37 view .LVU383
 869 0210 36EE616A 		vsub.f32	s12, s12, s3
 870              		.loc 1 400 15 view .LVU384
 871 0214 8DED0F6A 		vstr.32	s12, [sp, #60]
 401:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         // col 4
 402:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         t4[2] = pEnd2[0]  - pEnd4[0]  - p1sp3_1;
 872              		.loc 1 402 9 is_stmt 1 view .LVU385
 873              		.loc 1 402 39 is_stmt 0 view .LVU386
 874 0218 76EEC06A 		vsub.f32	s13, s13, s0
 875              		.loc 1 402 15 view .LVU387
 876 021c CDED0A6A 		vstr.32	s13, [sp, #40]
 403:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         t4[3] = pEnd4[-1] - pEnd2[-1] - p1sp3_0;
 877              		.loc 1 403 9 is_stmt 1 view .LVU388
 878              		.loc 1 403 27 is_stmt 0 view .LVU389
 879 0220 37EE487A 		vsub.f32	s14, s14, s16
 880              		.loc 1 403 39 view .LVU390
 881 0224 37EE607A 		vsub.f32	s14, s14, s1
 882              		.loc 1 403 15 view .LVU391
 883 0228 8DED0B7A 		vstr.32	s14, [sp, #44]
 404:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         // col 1 - Bottom
 405:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         *pEnd1-- = p1ap3_0 + pEnd2[0] + pEnd4[0];
 884              		.loc 1 405 9 is_stmt 1 view .LVU392
 885              		.loc 1 405 28 is_stmt 0 view .LVU393
 886 022c 31EE091A 		vadd.f32	s2, s2, s18
 887              	.LVL114:
 888              		.loc 1 405 39 view .LVU394
 889 0230 71EE811A 		vadd.f32	s3, s3, s2
 890              		.loc 1 405 18 view .LVU395
 891 0234 A7F10805 		sub	r5, r7, #8
 892              	.LVL115:
 893              		.loc 1 405 18 view .LVU396
 894 0238 C7ED001A 		vstr.32	s3, [r7]
 406:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         *pEnd1-- = p1ap3_1 + pEnd2[-1] + pEnd4[-1];
 895              		.loc 1 406 9 is_stmt 1 view .LVU397
 896              		.loc 1 406 35 is_stmt 0 view .LVU398
 897 023c 58ED011A 		vldr.32	s3, [r8, #-4]
 898              		.loc 1 406 28 view .LVU399
 899 0240 71EEA81A 		vadd.f32	s3, s3, s17
 900              		.loc 1 406 47 view .LVU400
 901 0244 11ED011A 		vldr.32	s2, [r1, #-4]
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckjjSZa.s 			page 24


 902              	.LVL116:
 903              		.loc 1 406 40 view .LVU401
 904 0248 71EE811A 		vadd.f32	s3, s3, s2
 905              		.loc 1 406 18 view .LVU402
 906 024c 47ED011A 		vstr.32	s3, [r7, #-4]
 407:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 408:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         // COL 2
 409:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         // read twiddle factors
 410:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         twR = *tw2++;
 907              		.loc 1 410 9 is_stmt 1 view .LVU403
 908              	.LVL117:
 909              		.loc 1 410 13 is_stmt 0 view .LVU404
 910 0250 0AF10809 		add	r9, r10, #8
 911 0254 DAED001A 		vldr.32	s3, [r10]
 912              	.LVL118:
 411:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         twI = *tw2++;
 913              		.loc 1 411 9 is_stmt 1 view .LVU405
 914              		.loc 1 411 13 is_stmt 0 view .LVU406
 915 0258 9AED011A 		vldr.32	s2, [r10, #4]
 916              	.LVL119:
 412:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         // multiply by twiddle factors
 413:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         //  let    Z1 = a + i(b),   Z2 = c + i(d)
 414:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         //   =>  Z1 * Z2  =  (a*c - b*d) + i(b*c + a*d)
 415:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 416:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         // Top
 417:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         m0 = t2[0] * twR;
 917              		.loc 1 417 9 is_stmt 1 view .LVU407
 918              		.loc 1 417 12 is_stmt 0 view .LVU408
 919 025c 62EE210A 		vmul.f32	s1, s4, s3
 920              	.LVL120:
 418:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         m1 = t2[1] * twI;
 921              		.loc 1 418 9 is_stmt 1 view .LVU409
 922              		.loc 1 418 12 is_stmt 0 view .LVU410
 923 0260 25EE810A 		vmul.f32	s0, s11, s2
 924              	.LVL121:
 419:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         m2 = t2[1] * twR;
 925              		.loc 1 419 9 is_stmt 1 view .LVU411
 926              		.loc 1 419 12 is_stmt 0 view .LVU412
 927 0264 65EEA15A 		vmul.f32	s11, s11, s3
 928              	.LVL122:
 420:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         m3 = t2[0] * twI;
 929              		.loc 1 420 9 is_stmt 1 view .LVU413
 930              		.loc 1 420 12 is_stmt 0 view .LVU414
 931 0268 22EE012A 		vmul.f32	s4, s4, s2
 932              	.LVL123:
 421:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 422:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         *p2++ = m0 + m1;
 933              		.loc 1 422 9 is_stmt 1 view .LVU415
 934              		.loc 1 422 20 is_stmt 0 view .LVU416
 935 026c 70EE800A 		vadd.f32	s1, s1, s0
 936              	.LVL124:
 937              		.loc 1 422 15 view .LVU417
 938 0270 02F1080A 		add	r10, r2, #8
 939 0274 C2ED000A 		vstr.32	s1, [r2]
 423:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         *p2++ = m2 - m3;
 940              		.loc 1 423 9 is_stmt 1 view .LVU418
 941              	.LVL125:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckjjSZa.s 			page 25


 942              		.loc 1 423 20 is_stmt 0 view .LVU419
 943 0278 75EEC25A 		vsub.f32	s11, s11, s4
 944              	.LVL126:
 945              		.loc 1 423 15 view .LVU420
 946 027c C2ED015A 		vstr.32	s11, [r2, #4]
 424:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         // use vertical symmetry col 2
 425:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         // 0.9997 - 0.0245i  <==>  0.0245 - 0.9997i
 426:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         // Bottom
 427:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         m0 = t2[3] * twI;
 947              		.loc 1 427 9 is_stmt 1 view .LVU421
 948              		.loc 1 427 12 is_stmt 0 view .LVU422
 949 0280 63EE815A 		vmul.f32	s11, s7, s2
 950              	.LVL127:
 428:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         m1 = t2[2] * twR;
 951              		.loc 1 428 9 is_stmt 1 view .LVU423
 952              		.loc 1 428 12 is_stmt 0 view .LVU424
 953 0284 24EE212A 		vmul.f32	s4, s8, s3
 954              	.LVL128:
 429:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         m2 = t2[2] * twI;
 955              		.loc 1 429 9 is_stmt 1 view .LVU425
 956              		.loc 1 429 12 is_stmt 0 view .LVU426
 957 0288 24EE014A 		vmul.f32	s8, s8, s2
 958              	.LVL129:
 430:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         m3 = t2[3] * twR;
 959              		.loc 1 430 9 is_stmt 1 view .LVU427
 960              		.loc 1 430 12 is_stmt 0 view .LVU428
 961 028c 63EEA13A 		vmul.f32	s7, s7, s3
 962              	.LVL130:
 431:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 432:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         *pEnd2-- = m0 - m1;
 963              		.loc 1 432 9 is_stmt 1 view .LVU429
 964              		.loc 1 432 23 is_stmt 0 view .LVU430
 965 0290 75EEC25A 		vsub.f32	s11, s11, s4
 966              	.LVL131:
 967              		.loc 1 432 18 view .LVU431
 968 0294 A8F10806 		sub	r6, r8, #8
 969 0298 C8ED005A 		vstr.32	s11, [r8]
 433:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         *pEnd2-- = m2 + m3;
 970              		.loc 1 433 9 is_stmt 1 view .LVU432
 971              	.LVL132:
 972              		.loc 1 433 23 is_stmt 0 view .LVU433
 973 029c 34EE234A 		vadd.f32	s8, s8, s7
 974              	.LVL133:
 975              		.loc 1 433 18 view .LVU434
 976 02a0 08ED014A 		vstr.32	s8, [r8, #-4]
 434:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 435:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         // COL 3
 436:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         twR = tw3[0];
 977              		.loc 1 436 9 is_stmt 1 view .LVU435
 978              		.loc 1 436 13 is_stmt 0 view .LVU436
 979 02a4 94ED004A 		vldr.32	s8, [r4]
 980              	.LVL134:
 437:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         twI = tw3[1];
 981              		.loc 1 437 9 is_stmt 1 view .LVU437
 982              		.loc 1 437 13 is_stmt 0 view .LVU438
 983 02a8 D4ED015A 		vldr.32	s11, [r4, #4]
 984              	.LVL135:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckjjSZa.s 			page 26


 438:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         tw3 += twMod3;
 985              		.loc 1 438 9 is_stmt 1 view .LVU439
 986              		.loc 1 438 13 is_stmt 0 view .LVU440
 987 02ac 1034     		adds	r4, r4, #16
 988              	.LVL136:
 439:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         // Top
 440:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         m0 = t3[0] * twR;
 989              		.loc 1 440 9 is_stmt 1 view .LVU441
 990              		.loc 1 440 12 is_stmt 0 view .LVU442
 991 02ae 62EE843A 		vmul.f32	s7, s5, s8
 992              	.LVL137:
 441:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         m1 = t3[1] * twI;
 993              		.loc 1 441 9 is_stmt 1 view .LVU443
 994              		.loc 1 441 12 is_stmt 0 view .LVU444
 995 02b2 25EE252A 		vmul.f32	s4, s10, s11
 996              	.LVL138:
 442:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         m2 = t3[1] * twR;
 997              		.loc 1 442 9 is_stmt 1 view .LVU445
 998              		.loc 1 442 12 is_stmt 0 view .LVU446
 999 02b6 25EE045A 		vmul.f32	s10, s10, s8
 1000              	.LVL139:
 443:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         m3 = t3[0] * twI;
 1001              		.loc 1 443 9 is_stmt 1 view .LVU447
 1002              		.loc 1 443 12 is_stmt 0 view .LVU448
 1003 02ba 62EEA52A 		vmul.f32	s5, s5, s11
 1004              	.LVL140:
 444:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 445:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         *p3++ = m0 + m1;
 1005              		.loc 1 445 9 is_stmt 1 view .LVU449
 1006              		.loc 1 445 20 is_stmt 0 view .LVU450
 1007 02be 73EE823A 		vadd.f32	s7, s7, s4
 1008              	.LVL141:
 1009              		.loc 1 445 15 view .LVU451
 1010 02c2 0246     		mov	r2, r0
 1011 02c4 0832     		adds	r2, r2, #8
 1012 02c6 C0ED003A 		vstr.32	s7, [r0]
 446:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         *p3++ = m2 - m3;
 1013              		.loc 1 446 9 is_stmt 1 view .LVU452
 1014              	.LVL142:
 1015              		.loc 1 446 20 is_stmt 0 view .LVU453
 1016 02ca 35EE625A 		vsub.f32	s10, s10, s5
 1017              	.LVL143:
 1018              		.loc 1 446 15 view .LVU454
 1019 02ce 80ED015A 		vstr.32	s10, [r0, #4]
 447:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         // use vertical symmetry col 3
 448:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         // 0.9988 - 0.0491i  <==>  -0.9988 - 0.0491i
 449:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         // Bottom
 450:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         m0 = -t3[3] * twR;
 1020              		.loc 1 450 9 is_stmt 1 view .LVU455
 1021              		.loc 1 450 12 is_stmt 0 view .LVU456
 1022 02d2 26EE445A 		vnmul.f32	s10, s12, s8
 1023              	.LVL144:
 451:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         m1 = t3[2] * twI;
 1024              		.loc 1 451 9 is_stmt 1 view .LVU457
 1025              		.loc 1 451 12 is_stmt 0 view .LVU458
 1026 02d6 64EEA53A 		vmul.f32	s7, s9, s11
 1027              	.LVL145:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckjjSZa.s 			page 27


 452:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         m2 = t3[2] * twR;
 1028              		.loc 1 452 9 is_stmt 1 view .LVU459
 1029              		.loc 1 452 12 is_stmt 0 view .LVU460
 1030 02da 64EE844A 		vmul.f32	s9, s9, s8
 1031              	.LVL146:
 453:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         m3 = t3[3] * twI;
 1032              		.loc 1 453 9 is_stmt 1 view .LVU461
 1033              		.loc 1 453 12 is_stmt 0 view .LVU462
 1034 02de 26EE256A 		vmul.f32	s12, s12, s11
 1035              	.LVL147:
 454:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 455:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         *pEnd3-- = m0 - m1;
 1036              		.loc 1 455 9 is_stmt 1 view .LVU463
 1037              		.loc 1 455 23 is_stmt 0 view .LVU464
 1038 02e2 75EE635A 		vsub.f32	s11, s10, s7
 1039              	.LVL148:
 1040              		.loc 1 455 18 view .LVU465
 1041 02e6 ACF10807 		sub	r7, ip, #8
 1042 02ea CCED005A 		vstr.32	s11, [ip]
 456:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         *pEnd3-- = m3 - m2;
 1043              		.loc 1 456 9 is_stmt 1 view .LVU466
 1044              	.LVL149:
 1045              		.loc 1 456 23 is_stmt 0 view .LVU467
 1046 02ee 36EE646A 		vsub.f32	s12, s12, s9
 1047              	.LVL150:
 1048              		.loc 1 456 18 view .LVU468
 1049 02f2 0CED016A 		vstr.32	s12, [ip, #-4]
 457:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 458:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         // COL 4
 459:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         twR = tw4[0];
 1050              		.loc 1 459 9 is_stmt 1 view .LVU469
 1051              		.loc 1 459 13 is_stmt 0 view .LVU470
 1052 02f6 9EED006A 		vldr.32	s12, [lr]
 1053              	.LVL151:
 460:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         twI = tw4[1];
 1054              		.loc 1 460 9 is_stmt 1 view .LVU471
 1055              		.loc 1 460 13 is_stmt 0 view .LVU472
 1056 02fa DEED015A 		vldr.32	s11, [lr, #4]
 1057              	.LVL152:
 461:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         tw4 += twMod4;
 1058              		.loc 1 461 9 is_stmt 1 view .LVU473
 1059              		.loc 1 461 13 is_stmt 0 view .LVU474
 1060 02fe 0EF1180E 		add	lr, lr, #24
 1061              	.LVL153:
 462:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         // Top
 463:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         m0 = t4[0] * twR;
 1062              		.loc 1 463 9 is_stmt 1 view .LVU475
 1063              		.loc 1 463 12 is_stmt 0 view .LVU476
 1064 0302 23EE065A 		vmul.f32	s10, s6, s12
 1065              	.LVL154:
 464:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         m1 = t4[1] * twI;
 1066              		.loc 1 464 9 is_stmt 1 view .LVU477
 1067              		.loc 1 464 12 is_stmt 0 view .LVU478
 1068 0306 67EEA54A 		vmul.f32	s9, s15, s11
 1069              	.LVL155:
 465:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         m2 = t4[1] * twR;
 1070              		.loc 1 465 9 is_stmt 1 view .LVU479
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckjjSZa.s 			page 28


 1071              		.loc 1 465 12 is_stmt 0 view .LVU480
 1072 030a 67EE867A 		vmul.f32	s15, s15, s12
 1073              	.LVL156:
 466:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         m3 = t4[0] * twI;
 1074              		.loc 1 466 9 is_stmt 1 view .LVU481
 1075              		.loc 1 466 12 is_stmt 0 view .LVU482
 1076 030e 23EE253A 		vmul.f32	s6, s6, s11
 1077              	.LVL157:
 467:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 468:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         *p4++ = m0 + m1;
 1078              		.loc 1 468 9 is_stmt 1 view .LVU483
 1079              		.loc 1 468 20 is_stmt 0 view .LVU484
 1080 0312 35EE245A 		vadd.f32	s10, s10, s9
 1081              	.LVL158:
 1082              		.loc 1 468 15 view .LVU485
 1083 0316 1846     		mov	r0, r3
 1084 0318 0830     		adds	r0, r0, #8
 1085 031a 83ED005A 		vstr.32	s10, [r3]
 469:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         *p4++ = m2 - m3;
 1086              		.loc 1 469 9 is_stmt 1 view .LVU486
 1087              	.LVL159:
 1088              		.loc 1 469 20 is_stmt 0 view .LVU487
 1089 031e 77EEC37A 		vsub.f32	s15, s15, s6
 1090              	.LVL160:
 1091              		.loc 1 469 15 view .LVU488
 1092 0322 C3ED017A 		vstr.32	s15, [r3, #4]
 470:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         // use vertical symmetry col 4
 471:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         // 0.9973 - 0.0736i  <==>  -0.0736 + 0.9973i
 472:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         // Bottom
 473:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         m0 = t4[3] * twI;
 1093              		.loc 1 473 9 is_stmt 1 view .LVU489
 1094              		.loc 1 473 12 is_stmt 0 view .LVU490
 1095 0326 67EE257A 		vmul.f32	s15, s14, s11
 1096              	.LVL161:
 474:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         m1 = t4[2] * twR;
 1097              		.loc 1 474 9 is_stmt 1 view .LVU491
 1098              		.loc 1 474 12 is_stmt 0 view .LVU492
 1099 032a 26EE865A 		vmul.f32	s10, s13, s12
 1100              	.LVL162:
 475:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         m2 = t4[2] * twI;
 1101              		.loc 1 475 9 is_stmt 1 view .LVU493
 1102              		.loc 1 475 12 is_stmt 0 view .LVU494
 1103 032e 66EEA56A 		vmul.f32	s13, s13, s11
 1104              	.LVL163:
 476:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         m3 = t4[3] * twR;
 1105              		.loc 1 476 9 is_stmt 1 view .LVU495
 1106              		.loc 1 476 12 is_stmt 0 view .LVU496
 1107 0332 27EE067A 		vmul.f32	s14, s14, s12
 1108              	.LVL164:
 477:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 478:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         *pEnd4-- = m0 - m1;
 1109              		.loc 1 478 9 is_stmt 1 view .LVU497
 1110              		.loc 1 478 23 is_stmt 0 view .LVU498
 1111 0336 77EEC57A 		vsub.f32	s15, s15, s10
 1112              	.LVL165:
 1113              		.loc 1 478 18 view .LVU499
 1114 033a A1F1080C 		sub	ip, r1, #8
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckjjSZa.s 			page 29


 1115 033e C1ED007A 		vstr.32	s15, [r1]
 479:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         *pEnd4-- = m2 + m3;
 1116              		.loc 1 479 9 is_stmt 1 view .LVU500
 1117              	.LVL166:
 1118              		.loc 1 479 23 is_stmt 0 view .LVU501
 1119 0342 76EE876A 		vadd.f32	s13, s13, s14
 1120              	.LVL167:
 1121              		.loc 1 479 18 view .LVU502
 1122 0346 41ED016A 		vstr.32	s13, [r1, #-4]
 370:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     {
 1123              		.loc 1 370 36 is_stmt 1 discriminator 3 view .LVU503
 1124 034a 0BF1FF3B 		add	fp, fp, #-1
 1125              	.LVL168:
 469:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         // use vertical symmetry col 4
 1126              		.loc 1 469 12 is_stmt 0 view .LVU504
 1127 034e 0346     		mov	r3, r0
 446:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         // use vertical symmetry col 3
 1128              		.loc 1 446 12 view .LVU505
 1129 0350 1046     		mov	r0, r2
 1130              	.LVL169:
 423:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         // use vertical symmetry col 2
 1131              		.loc 1 423 12 view .LVU506
 1132 0352 5246     		mov	r2, r10
 1133              	.LVL170:
 411:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         // multiply by twiddle factors
 1134              		.loc 1 411 19 view .LVU507
 1135 0354 CA46     		mov	r10, r9
 1136              	.LVL171:
 1137              		.loc 1 479 15 view .LVU508
 1138 0356 6146     		mov	r1, ip
 456:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 1139              		.loc 1 456 15 view .LVU509
 1140 0358 BC46     		mov	ip, r7
 1141              	.LVL172:
 433:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 1142              		.loc 1 433 15 view .LVU510
 1143 035a B046     		mov	r8, r6
 406:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 1144              		.loc 1 406 15 view .LVU511
 1145 035c 2F46     		mov	r7, r5
 1146              	.LVL173:
 388:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 1147              		.loc 1 388 12 view .LVU512
 1148 035e DDF80490 		ldr	r9, [sp, #4]
 1149              	.LVL174:
 1150              	.L6:
 370:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     {
 1151              		.loc 1 370 30 is_stmt 1 discriminator 1 view .LVU513
 1152 0362 BBF1000F 		cmp	fp, #0
 1153 0366 7FF4D8AE 		bne	.L7
 480:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     }
 481:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 482:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     //MIDDLE
 483:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     // Twiddle factors are
 484:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     //  1.0000  0.7071-0.7071i  -1.0000i  -0.7071-0.7071i
 485:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     p1ap3_0 = p1[0] + p3[0];
 1154              		.loc 1 485 17 is_stmt 0 view .LVU514
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckjjSZa.s 			page 30


 1155 036a 069E     		ldr	r6, [sp, #24]
 1156 036c 079D     		ldr	r5, [sp, #28]
 1157              		.loc 1 485 5 is_stmt 1 view .LVU515
 1158              		.loc 1 485 17 is_stmt 0 view .LVU516
 1159 036e D9ED004A 		vldr.32	s9, [r9]
 1160              		.loc 1 485 25 view .LVU517
 1161 0372 D0ED007A 		vldr.32	s15, [r0]
 1162              		.loc 1 485 13 view .LVU518
 1163 0376 34EEA72A 		vadd.f32	s4, s9, s15
 1164              	.LVL175:
 486:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     p1sp3_0 = p1[0] - p3[0];
 1165              		.loc 1 486 5 is_stmt 1 view .LVU519
 1166              		.loc 1 486 13 is_stmt 0 view .LVU520
 1167 037a 74EEE74A 		vsub.f32	s9, s9, s15
 1168              	.LVL176:
 487:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     p1ap3_1 = p1[1] + p3[1];
 1169              		.loc 1 487 5 is_stmt 1 view .LVU521
 1170              		.loc 1 487 17 is_stmt 0 view .LVU522
 1171 037e D9ED017A 		vldr.32	s15, [r9, #4]
 1172              		.loc 1 487 25 view .LVU523
 1173 0382 90ED017A 		vldr.32	s14, [r0, #4]
 1174              		.loc 1 487 13 view .LVU524
 1175 0386 77EE872A 		vadd.f32	s5, s15, s14
 1176              	.LVL177:
 488:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     p1sp3_1 = p1[1] - p3[1];
 1177              		.loc 1 488 5 is_stmt 1 view .LVU525
 1178              		.loc 1 488 13 is_stmt 0 view .LVU526
 1179 038a 77EEC77A 		vsub.f32	s15, s15, s14
 1180              	.LVL178:
 489:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 490:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     // col 2
 491:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     t2[0] = p1sp3_0 + p2[1] - p4[1];
 1181              		.loc 1 491 5 is_stmt 1 view .LVU527
 1182              		.loc 1 491 25 is_stmt 0 view .LVU528
 1183 038e 92ED013A 		vldr.32	s6, [r2, #4]
 1184              		.loc 1 491 21 view .LVU529
 1185 0392 73EE245A 		vadd.f32	s11, s6, s9
 1186              		.loc 1 491 33 view .LVU530
 1187 0396 93ED015A 		vldr.32	s10, [r3, #4]
 1188              		.loc 1 491 29 view .LVU531
 1189 039a 75EEC55A 		vsub.f32	s11, s11, s10
 1190              		.loc 1 491 11 view .LVU532
 1191 039e CDED105A 		vstr.32	s11, [sp, #64]
 492:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     t2[1] = p1sp3_1 - p2[0] + p4[0];
 1192              		.loc 1 492 5 is_stmt 1 view .LVU533
 1193              		.loc 1 492 25 is_stmt 0 view .LVU534
 1194 03a2 D2ED003A 		vldr.32	s7, [r2]
 1195              		.loc 1 492 21 view .LVU535
 1196 03a6 77EEE36A 		vsub.f32	s13, s15, s7
 1197              		.loc 1 492 33 view .LVU536
 1198 03aa 93ED004A 		vldr.32	s8, [r3]
 1199              		.loc 1 492 29 view .LVU537
 1200 03ae 76EE846A 		vadd.f32	s13, s13, s8
 1201              		.loc 1 492 11 view .LVU538
 1202 03b2 CDED116A 		vstr.32	s13, [sp, #68]
 493:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     // col 3
 494:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     t3[0] = p1ap3_0 - p2[0] - p4[0];
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckjjSZa.s 			page 31


 1203              		.loc 1 494 5 is_stmt 1 view .LVU539
 1204              		.loc 1 494 21 is_stmt 0 view .LVU540
 1205 03b6 32EE636A 		vsub.f32	s12, s4, s7
 1206              		.loc 1 494 29 view .LVU541
 1207 03ba 36EE446A 		vsub.f32	s12, s12, s8
 1208              		.loc 1 494 11 view .LVU542
 1209 03be 8DED0C6A 		vstr.32	s12, [sp, #48]
 495:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     t3[1] = p1ap3_1 - p2[1] - p4[1];
 1210              		.loc 1 495 5 is_stmt 1 view .LVU543
 1211              		.loc 1 495 21 is_stmt 0 view .LVU544
 1212 03c2 32EEC37A 		vsub.f32	s14, s5, s6
 1213              		.loc 1 495 29 view .LVU545
 1214 03c6 37EE457A 		vsub.f32	s14, s14, s10
 1215              		.loc 1 495 11 view .LVU546
 1216 03ca 8DED0D7A 		vstr.32	s14, [sp, #52]
 496:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     // col 4
 497:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     t4[0] = p1sp3_0 - p2[1] + p4[1];
 1217              		.loc 1 497 5 is_stmt 1 view .LVU547
 1218              		.loc 1 497 21 is_stmt 0 view .LVU548
 1219 03ce 74EEC34A 		vsub.f32	s9, s9, s6
 1220              	.LVL179:
 1221              		.loc 1 497 29 view .LVU549
 1222 03d2 35EE245A 		vadd.f32	s10, s10, s9
 1223              		.loc 1 497 11 view .LVU550
 1224 03d6 8DED085A 		vstr.32	s10, [sp, #32]
 498:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     t4[1] = p1sp3_1 + p2[0] - p4[0];
 1225              		.loc 1 498 5 is_stmt 1 view .LVU551
 1226              		.loc 1 498 21 is_stmt 0 view .LVU552
 1227 03da 73EEA77A 		vadd.f32	s15, s7, s15
 1228              	.LVL180:
 1229              		.loc 1 498 29 view .LVU553
 1230 03de 77EEC47A 		vsub.f32	s15, s15, s8
 1231              		.loc 1 498 11 view .LVU554
 1232 03e2 CDED097A 		vstr.32	s15, [sp, #36]
 499:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     // col 1 - Top
 500:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     *p1++ = p1ap3_0 + p2[0] + p4[0];
 1233              		.loc 1 500 5 is_stmt 1 view .LVU555
 1234              		.loc 1 500 21 is_stmt 0 view .LVU556
 1235 03e6 73EE823A 		vadd.f32	s7, s7, s4
 1236              	.LVL181:
 1237              		.loc 1 500 29 view .LVU557
 1238 03ea 34EE234A 		vadd.f32	s8, s8, s7
 1239              		.loc 1 500 11 view .LVU558
 1240 03ee 89ED004A 		vstr.32	s8, [r9]
 1241              	.LVL182:
 501:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     *p1++ = p1ap3_1 + p2[1] + p4[1];
 1242              		.loc 1 501 5 is_stmt 1 view .LVU559
 1243              		.loc 1 501 25 is_stmt 0 view .LVU560
 1244 03f2 D2ED014A 		vldr.32	s9, [r2, #4]
 1245              		.loc 1 501 21 view .LVU561
 1246 03f6 74EEA24A 		vadd.f32	s9, s9, s5
 1247              		.loc 1 501 33 view .LVU562
 1248 03fa 93ED014A 		vldr.32	s8, [r3, #4]
 1249              	.LVL183:
 1250              		.loc 1 501 29 view .LVU563
 1251 03fe 74EE844A 		vadd.f32	s9, s9, s8
 1252              		.loc 1 501 11 view .LVU564
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckjjSZa.s 			page 32


 1253 0402 C9ED014A 		vstr.32	s9, [r9, #4]
 502:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 503:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     // COL 2
 504:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     twR = tw2[0];
 1254              		.loc 1 504 5 is_stmt 1 view .LVU565
 1255              		.loc 1 504 9 is_stmt 0 view .LVU566
 1256 0406 DAED003A 		vldr.32	s7, [r10]
 1257              	.LVL184:
 505:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     twI = tw2[1];
 1258              		.loc 1 505 5 is_stmt 1 view .LVU567
 1259              		.loc 1 505 9 is_stmt 0 view .LVU568
 1260 040a 9AED014A 		vldr.32	s8, [r10, #4]
 1261              	.LVL185:
 506:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 507:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     m0 = t2[0] * twR;
 1262              		.loc 1 507 5 is_stmt 1 view .LVU569
 1263              		.loc 1 507 8 is_stmt 0 view .LVU570
 1264 040e 65EEA34A 		vmul.f32	s9, s11, s7
 1265              	.LVL186:
 508:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     m1 = t2[1] * twI;
 1266              		.loc 1 508 5 is_stmt 1 view .LVU571
 1267              		.loc 1 508 8 is_stmt 0 view .LVU572
 1268 0412 26EE843A 		vmul.f32	s6, s13, s8
 1269              	.LVL187:
 509:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     m2 = t2[1] * twR;
 1270              		.loc 1 509 5 is_stmt 1 view .LVU573
 1271              		.loc 1 509 8 is_stmt 0 view .LVU574
 1272 0416 66EEA36A 		vmul.f32	s13, s13, s7
 1273              	.LVL188:
 510:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     m3 = t2[0] * twI;
 1274              		.loc 1 510 5 is_stmt 1 view .LVU575
 1275              		.loc 1 510 8 is_stmt 0 view .LVU576
 1276 041a 65EE845A 		vmul.f32	s11, s11, s8
 1277              	.LVL189:
 511:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 512:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     *p2++ = m0 + m1;
 1278              		.loc 1 512 5 is_stmt 1 view .LVU577
 1279              		.loc 1 512 16 is_stmt 0 view .LVU578
 1280 041e 74EE834A 		vadd.f32	s9, s9, s6
 1281              	.LVL190:
 1282              		.loc 1 512 11 view .LVU579
 1283 0422 C2ED004A 		vstr.32	s9, [r2]
 513:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     *p2++ = m2 - m3;
 1284              		.loc 1 513 5 is_stmt 1 view .LVU580
 1285              	.LVL191:
 1286              		.loc 1 513 16 is_stmt 0 view .LVU581
 1287 0426 76EEE56A 		vsub.f32	s13, s13, s11
 1288              	.LVL192:
 1289              		.loc 1 513 11 view .LVU582
 1290 042a C2ED016A 		vstr.32	s13, [r2, #4]
 514:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     // COL 3
 515:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     twR = tw3[0];
 1291              		.loc 1 515 5 is_stmt 1 view .LVU583
 1292              		.loc 1 515 9 is_stmt 0 view .LVU584
 1293 042e D4ED004A 		vldr.32	s9, [r4]
 1294              	.LVL193:
 516:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     twI = tw3[1];
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckjjSZa.s 			page 33


 1295              		.loc 1 516 5 is_stmt 1 view .LVU585
 1296              		.loc 1 516 9 is_stmt 0 view .LVU586
 1297 0432 D4ED015A 		vldr.32	s11, [r4, #4]
 1298              	.LVL194:
 517:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 518:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     m0 = t3[0] * twR;
 1299              		.loc 1 518 5 is_stmt 1 view .LVU587
 1300              		.loc 1 518 8 is_stmt 0 view .LVU588
 1301 0436 66EE246A 		vmul.f32	s13, s12, s9
 1302              	.LVL195:
 519:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     m1 = t3[1] * twI;
 1303              		.loc 1 519 5 is_stmt 1 view .LVU589
 1304              		.loc 1 519 8 is_stmt 0 view .LVU590
 1305 043a 27EE254A 		vmul.f32	s8, s14, s11
 1306              	.LVL196:
 520:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     m2 = t3[1] * twR;
 1307              		.loc 1 520 5 is_stmt 1 view .LVU591
 1308              		.loc 1 520 8 is_stmt 0 view .LVU592
 1309 043e 27EE247A 		vmul.f32	s14, s14, s9
 1310              	.LVL197:
 521:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     m3 = t3[0] * twI;
 1311              		.loc 1 521 5 is_stmt 1 view .LVU593
 1312              		.loc 1 521 8 is_stmt 0 view .LVU594
 1313 0442 26EE256A 		vmul.f32	s12, s12, s11
 1314              	.LVL198:
 522:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 523:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     *p3++ = m0 + m1;
 1315              		.loc 1 523 5 is_stmt 1 view .LVU595
 1316              		.loc 1 523 16 is_stmt 0 view .LVU596
 1317 0446 76EE846A 		vadd.f32	s13, s13, s8
 1318              	.LVL199:
 1319              		.loc 1 523 11 view .LVU597
 1320 044a C0ED006A 		vstr.32	s13, [r0]
 524:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     *p3++ = m2 - m3;
 1321              		.loc 1 524 5 is_stmt 1 view .LVU598
 1322              	.LVL200:
 1323              		.loc 1 524 16 is_stmt 0 view .LVU599
 1324 044e 37EE467A 		vsub.f32	s14, s14, s12
 1325              	.LVL201:
 1326              		.loc 1 524 11 view .LVU600
 1327 0452 80ED017A 		vstr.32	s14, [r0, #4]
 525:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     // COL 4
 526:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     twR = tw4[0];
 1328              		.loc 1 526 5 is_stmt 1 view .LVU601
 1329              		.loc 1 526 9 is_stmt 0 view .LVU602
 1330 0456 9EED006A 		vldr.32	s12, [lr]
 1331              	.LVL202:
 527:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     twI = tw4[1];
 1332              		.loc 1 527 5 is_stmt 1 view .LVU603
 1333              		.loc 1 527 9 is_stmt 0 view .LVU604
 1334 045a DEED016A 		vldr.32	s13, [lr, #4]
 1335              	.LVL203:
 528:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 529:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     m0 = t4[0] * twR;
 1336              		.loc 1 529 5 is_stmt 1 view .LVU605
 1337              		.loc 1 529 8 is_stmt 0 view .LVU606
 1338 045e 25EE067A 		vmul.f32	s14, s10, s12
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckjjSZa.s 			page 34


 1339              	.LVL204:
 530:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     m1 = t4[1] * twI;
 1340              		.loc 1 530 5 is_stmt 1 view .LVU607
 1341              		.loc 1 530 8 is_stmt 0 view .LVU608
 1342 0462 67EEA65A 		vmul.f32	s11, s15, s13
 1343              	.LVL205:
 531:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     m2 = t4[1] * twR;
 1344              		.loc 1 531 5 is_stmt 1 view .LVU609
 1345              		.loc 1 531 8 is_stmt 0 view .LVU610
 1346 0466 67EE867A 		vmul.f32	s15, s15, s12
 1347              	.LVL206:
 532:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     m3 = t4[0] * twI;
 1348              		.loc 1 532 5 is_stmt 1 view .LVU611
 1349              		.loc 1 532 8 is_stmt 0 view .LVU612
 1350 046a 25EE265A 		vmul.f32	s10, s10, s13
 1351              	.LVL207:
 533:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 534:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     *p4++ = m0 + m1;
 1352              		.loc 1 534 5 is_stmt 1 view .LVU613
 1353              		.loc 1 534 16 is_stmt 0 view .LVU614
 1354 046e 37EE257A 		vadd.f32	s14, s14, s11
 1355              	.LVL208:
 1356              		.loc 1 534 11 view .LVU615
 1357 0472 83ED007A 		vstr.32	s14, [r3]
 535:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     *p4++ = m2 - m3;
 1358              		.loc 1 535 5 is_stmt 1 view .LVU616
 1359              	.LVL209:
 1360              		.loc 1 535 16 is_stmt 0 view .LVU617
 1361 0476 77EEC57A 		vsub.f32	s15, s15, s10
 1362              	.LVL210:
 1363              		.loc 1 535 11 view .LVU618
 1364 047a C3ED017A 		vstr.32	s15, [r3, #4]
 536:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 537:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     // first col
 538:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     arm_radix8_butterfly_f32( pCol1, L, (float32_t *) S->pTwiddle, 4U);
 1365              		.loc 1 538 5 is_stmt 1 view .LVU619
 1366 047e BDF80C40 		ldrh	r4, [sp, #12]
 1367              	.LVL211:
 1368              		.loc 1 538 5 is_stmt 0 view .LVU620
 1369 0482 0423     		movs	r3, #4
 1370              	.LVL212:
 1371              		.loc 1 538 5 view .LVU621
 1372 0484 049F     		ldr	r7, [sp, #16]
 1373              	.LVL213:
 1374              		.loc 1 538 5 view .LVU622
 1375 0486 7A68     		ldr	r2, [r7, #4]
 1376              	.LVL214:
 1377              		.loc 1 538 5 view .LVU623
 1378 0488 2146     		mov	r1, r4
 1379              	.LVL215:
 1380              		.loc 1 538 5 view .LVU624
 1381 048a 0598     		ldr	r0, [sp, #20]
 1382              	.LVL216:
 1383              		.loc 1 538 5 view .LVU625
 1384 048c FFF7FEFF 		bl	arm_radix8_butterfly_f32
 1385              	.LVL217:
 539:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     // second col
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckjjSZa.s 			page 35


 540:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     arm_radix8_butterfly_f32( pCol2, L, (float32_t *) S->pTwiddle, 4U);
 1386              		.loc 1 540 5 is_stmt 1 view .LVU626
 1387 0490 0423     		movs	r3, #4
 1388 0492 7A68     		ldr	r2, [r7, #4]
 1389 0494 2146     		mov	r1, r4
 1390 0496 3046     		mov	r0, r6
 1391 0498 FFF7FEFF 		bl	arm_radix8_butterfly_f32
 1392              	.LVL218:
 541:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     // third col
 542:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     arm_radix8_butterfly_f32( pCol3, L, (float32_t *) S->pTwiddle, 4U);
 1393              		.loc 1 542 5 view .LVU627
 1394 049c 0423     		movs	r3, #4
 1395 049e 7A68     		ldr	r2, [r7, #4]
 1396 04a0 2146     		mov	r1, r4
 1397 04a2 0298     		ldr	r0, [sp, #8]
 1398 04a4 FFF7FEFF 		bl	arm_radix8_butterfly_f32
 1399              	.LVL219:
 543:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     // fourth col
 544:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     arm_radix8_butterfly_f32( pCol4, L, (float32_t *) S->pTwiddle, 4U);
 1400              		.loc 1 544 5 view .LVU628
 1401 04a8 0423     		movs	r3, #4
 1402 04aa 7A68     		ldr	r2, [r7, #4]
 1403 04ac 2146     		mov	r1, r4
 1404 04ae 2846     		mov	r0, r5
 1405 04b0 FFF7FEFF 		bl	arm_radix8_butterfly_f32
 1406              	.LVL220:
 545:DSP/Source/TransformFunctions/arm_cfft_f32.c **** }
 1407              		.loc 1 545 1 is_stmt 0 view .LVU629
 1408 04b4 15B0     		add	sp, sp, #84
 1409              	.LCFI8:
 1410              		.cfi_def_cfa_offset 52
 1411              		@ sp needed
 1412 04b6 BDEC048B 		vldm	sp!, {d8-d9}
 1413              	.LCFI9:
 1414              		.cfi_restore 82
 1415              		.cfi_restore 83
 1416              		.cfi_restore 80
 1417              		.cfi_restore 81
 1418              		.cfi_def_cfa_offset 36
 1419 04ba BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 1420              		.loc 1 545 1 view .LVU630
 1421              		.cfi_endproc
 1422              	.LFE140:
 1424              		.section	.text.arm_cfft_f32,"ax",%progbits
 1425              		.align	1
 1426              		.global	arm_cfft_f32
 1427              		.syntax unified
 1428              		.thumb
 1429              		.thumb_func
 1431              	arm_cfft_f32:
 1432              	.LVL221:
 1433              	.LFB141:
 546:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 547:DSP/Source/TransformFunctions/arm_cfft_f32.c **** /**
 548:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * @addtogroup ComplexFFT
 549:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * @{
 550:DSP/Source/TransformFunctions/arm_cfft_f32.c **** */
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckjjSZa.s 			page 36


 551:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 552:DSP/Source/TransformFunctions/arm_cfft_f32.c **** /**
 553:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * @details
 554:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * @brief       Processing function for the floating-point complex FFT.
 555:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * @param[in]      *S    points to an instance of the floating-point CFFT structure.
 556:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * @param[in, out] *p1   points to the complex data buffer of size <code>2*fftLen</code>. Processing
 557:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * @param[in]     ifftFlag       flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) tran
 558:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * @param[in]     bitReverseFlag flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0)
 559:DSP/Source/TransformFunctions/arm_cfft_f32.c **** * @return none.
 560:DSP/Source/TransformFunctions/arm_cfft_f32.c **** */
 561:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 562:DSP/Source/TransformFunctions/arm_cfft_f32.c **** void arm_cfft_f32(
 563:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     const arm_cfft_instance_f32 * S,
 564:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     float32_t * p1,
 565:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     uint8_t ifftFlag,
 566:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     uint8_t bitReverseFlag)
 567:DSP/Source/TransformFunctions/arm_cfft_f32.c **** {
 1434              		.loc 1 567 1 is_stmt 1 view -0
 1435              		.cfi_startproc
 1436              		@ args = 0, pretend = 0, frame = 0
 1437              		@ frame_needed = 0, uses_anonymous_args = 0
 1438              		.loc 1 567 1 is_stmt 0 view .LVU632
 1439 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 1440              	.LCFI10:
 1441              		.cfi_def_cfa_offset 24
 1442              		.cfi_offset 4, -24
 1443              		.cfi_offset 5, -20
 1444              		.cfi_offset 6, -16
 1445              		.cfi_offset 7, -12
 1446              		.cfi_offset 8, -8
 1447              		.cfi_offset 14, -4
 1448 0004 0646     		mov	r6, r0
 1449 0006 0C46     		mov	r4, r1
 1450 0008 1746     		mov	r7, r2
 1451 000a 9846     		mov	r8, r3
 568:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     uint32_t  L = S->fftLen, l;
 1452              		.loc 1 568 5 is_stmt 1 view .LVU633
 1453              		.loc 1 568 20 is_stmt 0 view .LVU634
 1454 000c 0588     		ldrh	r5, [r0]
 1455              	.LVL222:
 569:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     float32_t invL, * pSrc;
 1456              		.loc 1 569 5 is_stmt 1 view .LVU635
 570:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 571:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     if (ifftFlag == 1U)
 1457              		.loc 1 571 5 view .LVU636
 1458              		.loc 1 571 8 is_stmt 0 view .LVU637
 1459 000e 012A     		cmp	r2, #1
 1460 0010 0FD0     		beq	.L25
 1461              	.LVL223:
 1462              	.L10:
 572:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     {
 573:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         /*  Conjugate input data  */
 574:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         pSrc = p1 + 1;
 575:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         for(l=0; l<L; l++)
 576:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         {
 577:DSP/Source/TransformFunctions/arm_cfft_f32.c ****             *pSrc = -*pSrc;
 578:DSP/Source/TransformFunctions/arm_cfft_f32.c ****             pSrc += 2;
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckjjSZa.s 			page 37


 579:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         }
 580:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     }
 581:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 582:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     switch (L)
 1463              		.loc 1 582 5 is_stmt 1 view .LVU638
 1464 0012 B5F5807F 		cmp	r5, #256
 1465 0016 07D0     		beq	.L13
 1466 0018 29D8     		bhi	.L14
 1467 001a 402D     		cmp	r5, #64
 1468 001c 35D0     		beq	.L15
 1469 001e 19D8     		bhi	.L16
 1470 0020 102D     		cmp	r5, #16
 1471 0022 19D0     		beq	.L17
 1472 0024 202D     		cmp	r5, #32
 1473 0026 1BD1     		bne	.L18
 1474              	.L13:
 583:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     {
 584:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     case 16:
 585:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     case 128:
 586:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     case 1024:
 587:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         arm_cfft_radix8by2_f32  ( (arm_cfft_instance_f32 *) S, p1);
 588:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         break;
 589:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     case 32:
 590:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     case 256:
 591:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     case 2048:
 592:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         arm_cfft_radix8by4_f32  ( (arm_cfft_instance_f32 *) S, p1);
 1475              		.loc 1 592 9 view .LVU639
 1476 0028 2146     		mov	r1, r4
 1477 002a 3046     		mov	r0, r6
 1478              	.LVL224:
 1479              		.loc 1 592 9 is_stmt 0 view .LVU640
 1480 002c FFF7FEFF 		bl	arm_cfft_radix8by4_f32
 1481              	.LVL225:
 593:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         break;
 1482              		.loc 1 593 9 is_stmt 1 view .LVU641
 1483 0030 16E0     		b	.L18
 1484              	.LVL226:
 1485              	.L25:
 574:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         for(l=0; l<L; l++)
 1486              		.loc 1 574 9 view .LVU642
 574:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         for(l=0; l<L; l++)
 1487              		.loc 1 574 14 is_stmt 0 view .LVU643
 1488 0032 01F1040C 		add	ip, r1, #4
 1489              	.LVL227:
 575:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         {
 1490              		.loc 1 575 9 is_stmt 1 view .LVU644
 575:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         {
 1491              		.loc 1 575 14 is_stmt 0 view .LVU645
 1492 0036 0021     		movs	r1, #0
 1493              	.LVL228:
 575:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         {
 1494              		.loc 1 575 9 view .LVU646
 1495 0038 09E0     		b	.L11
 1496              	.LVL229:
 1497              	.L12:
 577:DSP/Source/TransformFunctions/arm_cfft_f32.c ****             pSrc += 2;
 1498              		.loc 1 577 13 is_stmt 1 view .LVU647
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckjjSZa.s 			page 38


 577:DSP/Source/TransformFunctions/arm_cfft_f32.c ****             pSrc += 2;
 1499              		.loc 1 577 22 is_stmt 0 view .LVU648
 1500 003a DCED007A 		vldr.32	s15, [ip]
 577:DSP/Source/TransformFunctions/arm_cfft_f32.c ****             pSrc += 2;
 1501              		.loc 1 577 21 view .LVU649
 1502 003e F1EE677A 		vneg.f32	s15, s15
 577:DSP/Source/TransformFunctions/arm_cfft_f32.c ****             pSrc += 2;
 1503              		.loc 1 577 19 view .LVU650
 1504 0042 6346     		mov	r3, ip
 1505 0044 0CF1080C 		add	ip, ip, #8
 1506              	.LVL230:
 577:DSP/Source/TransformFunctions/arm_cfft_f32.c ****             pSrc += 2;
 1507              		.loc 1 577 19 view .LVU651
 1508 0048 C3ED007A 		vstr.32	s15, [r3]
 578:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         }
 1509              		.loc 1 578 13 is_stmt 1 view .LVU652
 1510              	.LVL231:
 575:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         {
 1511              		.loc 1 575 24 discriminator 3 view .LVU653
 1512 004c 0131     		adds	r1, r1, #1
 1513              	.LVL232:
 1514              	.L11:
 575:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         {
 1515              		.loc 1 575 19 discriminator 1 view .LVU654
 1516 004e A942     		cmp	r1, r5
 1517 0050 F3D3     		bcc	.L12
 575:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         {
 1518              		.loc 1 575 19 is_stmt 0 discriminator 1 view .LVU655
 1519 0052 DEE7     		b	.L10
 1520              	.LVL233:
 1521              	.L16:
 582:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     {
 1522              		.loc 1 582 5 view .LVU656
 1523 0054 802D     		cmp	r5, #128
 1524 0056 03D1     		bne	.L18
 1525              	.L17:
 587:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         break;
 1526              		.loc 1 587 9 is_stmt 1 view .LVU657
 1527 0058 2146     		mov	r1, r4
 1528 005a 3046     		mov	r0, r6
 1529              	.LVL234:
 587:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         break;
 1530              		.loc 1 587 9 is_stmt 0 view .LVU658
 1531 005c FFF7FEFF 		bl	arm_cfft_radix8by2_f32
 1532              	.LVL235:
 588:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     case 32:
 1533              		.loc 1 588 9 is_stmt 1 view .LVU659
 1534              	.L18:
 594:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     case 64:
 595:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     case 512:
 596:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     case 4096:
 597:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         arm_radix8_butterfly_f32( p1, L, (float32_t *) S->pTwiddle, 1);
 598:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         break;
 599:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     }
 600:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 601:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     if ( bitReverseFlag )
 1535              		.loc 1 601 5 view .LVU660
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckjjSZa.s 			page 39


 1536              		.loc 1 601 8 is_stmt 0 view .LVU661
 1537 0060 B8F1000F 		cmp	r8, #0
 1538 0064 18D1     		bne	.L26
 1539              	.L20:
 602:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         arm_bitreversal_32((uint32_t*)p1,S->bitRevLength,S->pBitRevTable);
 603:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 604:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     if (ifftFlag == 1U)
 1540              		.loc 1 604 5 is_stmt 1 view .LVU662
 1541              		.loc 1 604 8 is_stmt 0 view .LVU663
 1542 0066 012F     		cmp	r7, #1
 1543 0068 1CD0     		beq	.L27
 1544              	.LVL236:
 1545              	.L9:
 605:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     {
 606:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         invL = 1.0f/(float32_t)L;
 607:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         /*  Conjugate and scale output data */
 608:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         pSrc = p1;
 609:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         for(l=0; l<L; l++)
 610:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         {
 611:DSP/Source/TransformFunctions/arm_cfft_f32.c ****             *pSrc++ *=   invL ;
 612:DSP/Source/TransformFunctions/arm_cfft_f32.c ****             *pSrc  = -(*pSrc) * invL;
 613:DSP/Source/TransformFunctions/arm_cfft_f32.c ****             pSrc++;
 614:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         }
 615:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     }
 616:DSP/Source/TransformFunctions/arm_cfft_f32.c **** }
 1546              		.loc 1 616 1 view .LVU664
 1547 006a BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 1548              	.LVL237:
 1549              	.L14:
 582:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     {
 1550              		.loc 1 582 5 view .LVU665
 1551 006e B5F5006F 		cmp	r5, #2048
 1552 0072 D9D0     		beq	.L13
 1553 0074 06D8     		bhi	.L19
 1554 0076 B5F5007F 		cmp	r5, #512
 1555 007a 06D0     		beq	.L15
 1556 007c B5F5806F 		cmp	r5, #1024
 1557 0080 EAD0     		beq	.L17
 1558 0082 EDE7     		b	.L18
 1559              	.L19:
 1560 0084 B5F5805F 		cmp	r5, #4096
 1561 0088 EAD1     		bne	.L18
 1562              	.L15:
 597:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         break;
 1563              		.loc 1 597 9 is_stmt 1 view .LVU666
 1564 008a 0123     		movs	r3, #1
 1565 008c 7268     		ldr	r2, [r6, #4]
 1566              	.LVL238:
 597:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         break;
 1567              		.loc 1 597 9 is_stmt 0 view .LVU667
 1568 008e 2946     		mov	r1, r5
 1569 0090 2046     		mov	r0, r4
 1570              	.LVL239:
 597:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         break;
 1571              		.loc 1 597 9 view .LVU668
 1572 0092 FFF7FEFF 		bl	arm_radix8_butterfly_f32
 1573              	.LVL240:
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckjjSZa.s 			page 40


 598:DSP/Source/TransformFunctions/arm_cfft_f32.c ****     }
 1574              		.loc 1 598 9 is_stmt 1 view .LVU669
 1575 0096 E3E7     		b	.L18
 1576              	.L26:
 602:DSP/Source/TransformFunctions/arm_cfft_f32.c **** 
 1577              		.loc 1 602 9 view .LVU670
 1578 0098 B268     		ldr	r2, [r6, #8]
 1579 009a B189     		ldrh	r1, [r6, #12]
 1580 009c 2046     		mov	r0, r4
 1581 009e FFF7FEFF 		bl	arm_bitreversal_32
 1582              	.LVL241:
 1583 00a2 E0E7     		b	.L20
 1584              	.L27:
 606:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         /*  Conjugate and scale output data */
 1585              		.loc 1 606 9 view .LVU671
 606:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         /*  Conjugate and scale output data */
 1586              		.loc 1 606 21 is_stmt 0 view .LVU672
 1587 00a4 07EE905A 		vmov	s15, r5	@ int
 1588 00a8 F8EE677A 		vcvt.f32.u32	s15, s15
 606:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         /*  Conjugate and scale output data */
 1589              		.loc 1 606 14 view .LVU673
 1590 00ac F7EE006A 		vmov.f32	s13, #1.0e+0
 1591 00b0 86EEA77A 		vdiv.f32	s14, s13, s15
 1592              	.LVL242:
 608:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         for(l=0; l<L; l++)
 1593              		.loc 1 608 9 is_stmt 1 view .LVU674
 609:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         {
 1594              		.loc 1 609 9 view .LVU675
 609:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         {
 1595              		.loc 1 609 14 is_stmt 0 view .LVU676
 1596 00b4 0023     		movs	r3, #0
 609:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         {
 1597              		.loc 1 609 9 view .LVU677
 1598 00b6 0DE0     		b	.L22
 1599              	.LVL243:
 1600              	.L23:
 611:DSP/Source/TransformFunctions/arm_cfft_f32.c ****             *pSrc  = -(*pSrc) * invL;
 1601              		.loc 1 611 13 is_stmt 1 view .LVU678
 611:DSP/Source/TransformFunctions/arm_cfft_f32.c ****             *pSrc  = -(*pSrc) * invL;
 1602              		.loc 1 611 13 is_stmt 0 view .LVU679
 1603 00b8 D4ED007A 		vldr.32	s15, [r4]
 611:DSP/Source/TransformFunctions/arm_cfft_f32.c ****             *pSrc  = -(*pSrc) * invL;
 1604              		.loc 1 611 21 view .LVU680
 1605 00bc 67EE877A 		vmul.f32	s15, s15, s14
 1606 00c0 C4ED007A 		vstr.32	s15, [r4]
 612:DSP/Source/TransformFunctions/arm_cfft_f32.c ****             pSrc++;
 1607              		.loc 1 612 13 is_stmt 1 view .LVU681
 612:DSP/Source/TransformFunctions/arm_cfft_f32.c ****             pSrc++;
 1608              		.loc 1 612 24 is_stmt 0 view .LVU682
 1609 00c4 D4ED017A 		vldr.32	s15, [r4, #4]
 612:DSP/Source/TransformFunctions/arm_cfft_f32.c ****             pSrc++;
 1610              		.loc 1 612 31 view .LVU683
 1611 00c8 67EEC77A 		vnmul.f32	s15, s15, s14
 612:DSP/Source/TransformFunctions/arm_cfft_f32.c ****             pSrc++;
 1612              		.loc 1 612 20 view .LVU684
 1613 00cc C4ED017A 		vstr.32	s15, [r4, #4]
 613:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         }
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckjjSZa.s 			page 41


 1614              		.loc 1 613 13 is_stmt 1 view .LVU685
 613:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         }
 1615              		.loc 1 613 17 is_stmt 0 view .LVU686
 1616 00d0 0834     		adds	r4, r4, #8
 1617              	.LVL244:
 609:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         {
 1618              		.loc 1 609 24 is_stmt 1 discriminator 3 view .LVU687
 1619 00d2 0133     		adds	r3, r3, #1
 1620              	.LVL245:
 1621              	.L22:
 609:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         {
 1622              		.loc 1 609 19 discriminator 1 view .LVU688
 1623 00d4 AB42     		cmp	r3, r5
 1624 00d6 EFD3     		bcc	.L23
 609:DSP/Source/TransformFunctions/arm_cfft_f32.c ****         {
 1625              		.loc 1 609 19 is_stmt 0 discriminator 1 view .LVU689
 1626 00d8 C7E7     		b	.L9
 1627              		.cfi_endproc
 1628              	.LFE141:
 1630              		.text
 1631              	.Letext0:
 1632              		.file 2 "/Users/luban/.local/xPacks/arm-none-eabi-gcc/xpack-arm-none-eabi-gcc-13.2.1-1.1/arm-none-
 1633              		.file 3 "/Users/luban/.local/xPacks/arm-none-eabi-gcc/xpack-arm-none-eabi-gcc-13.2.1-1.1/arm-none-
 1634              		.file 4 "DSP/Inc/arm_math.h"
ARM GAS  /var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckjjSZa.s 			page 42


DEFINED SYMBOLS
                            *ABS*:00000000 arm_cfft_f32.c
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckjjSZa.s:21     .text.arm_cfft_radix8by2_f32:00000000 $t
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckjjSZa.s:27     .text.arm_cfft_radix8by2_f32:00000000 arm_cfft_radix8by2_f32
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckjjSZa.s:444    .text.arm_cfft_radix8by4_f32:00000000 $t
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckjjSZa.s:450    .text.arm_cfft_radix8by4_f32:00000000 arm_cfft_radix8by4_f32
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckjjSZa.s:1425   .text.arm_cfft_f32:00000000 $t
/var/folders/ck/g3dcd5x55xs4107jgdl0snvr0000gn/T//cckjjSZa.s:1431   .text.arm_cfft_f32:00000000 arm_cfft_f32

UNDEFINED SYMBOLS
arm_radix8_butterfly_f32
arm_bitreversal_32
