
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version U-2022.12-SP7 for linux64 - Oct 10, 2023 

                    Copyright (c) 1988 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
Current time:       Sat Nov 16 22:03:02 2024
Hostname:           cadpc14
CPU Model:          11th Gen Intel(R) Core(TM) i9-11900 @ 2.50GHz
CPU Details:        Cores = 16 : Sockets = 1 : Cache Size = 16384 KB : Freq = 3.70 GHz
OS:                 Linux 4.18.0-553.27.1.el8_10.x86_64
RAM:                 62 GB (Free  36 GB)
Swap:                31 GB (Free  31 GB)
Work Filesystem:    /homes mounted to auto.homes
Tmp Filesystem:     /tmp mounted to tmpfs
Work Disk:          18974 GB (Free 6859 GB)
Tmp Disk:            31 GB (Free  31 GB)

CPU Load: 61%, Ram Free: 36 GB, Swap Free: 31 GB, Work Disk Free: 6859 GB, Tmp Disk Free: 31 GB
#########################################
# TCL script for Design Compiler        #
# MS 2015                               #
#########################################
#########################################
# READ Design and Library               #
#########################################
set top_level alu
alu
source -verbose "./common_script/common.tcl"
. /tools4/syn2007.12/libraries/syn/
dw_foundation.sldb
* /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db dw_foundation.sldb
/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
read_verilog "../rtl/$top_level.v"
Loading db file '/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'
Loading db file '/tools/synopsys/syn/U-2022.12-SP7/libraries/syn/dw_foundation.sldb'
Loading db file '/tools/synopsys/syn/U-2022.12-SP7/libraries/syn/gtech.db'
Loading db file '/tools/synopsys/syn/U-2022.12-SP7/libraries/syn/standard.sldb'
  Loading link library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'
  Loading link library 'gtech'
Loading verilog file '/homes/user/stud/fall23/ns3683/4823/ald-labs/rtl/alu.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall23/ns3683/4823/ald-labs/rtl/alu.v

Statistics for case statements in always block at line 34 in file
	'/homes/user/stud/fall23/ns3683/4823/ald-labs/rtl/alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            38            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine alu line 16 in file
		'/homes/user/stud/fall23/ns3683/4823/ald-labs/rtl/alu.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    mult_out_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine alu line 25 in file
		'/homes/user/stud/fall23/ns3683/4823/ald-labs/rtl/alu.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     add_out_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine alu line 34 in file
		'/homes/user/stud/fall23/ns3683/4823/ald-labs/rtl/alu.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     result_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall23/ns3683/4823/ald-labs/rtl/alu.db:alu'
Loaded 1 design.
Current design is 'alu'.
alu
set set_fix_multiple_port_nets "true"
true
list_designs
alu (*)
1
if { [check_error -v] == 1 } { exit 1 }
#########################################
# Design Constraints                    #
#########################################
current_design $top_level
Current design is 'alu'.
{alu}
link

  Linking design 'alu'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  alu                         /homes/user/stud/fall23/ns3683/4823/ald-labs/rtl/alu.db
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library) /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library) /tools/synopsys/syn/U-2022.12-SP7/libraries/syn/dw_foundation.sldb

1
check_design
 
****************************************
check_design summary:
Version:     U-2022.12-SP7
Date:        Sat Nov 16 22:03:03 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               1
    Cells do not drive (LINT-1)                                     1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'B_4' does not drive any nets. (LINT-1)
1
source -verbose "./timing.tcl"
2.00
0
0.010
0.05
0.05
0.005
1
1
1
1
1
1
Warning: Design rule attributes from the driving cell will be set on the port 'clk'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'rst'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'op_sel[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'op_sel[0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a[15]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a[14]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a[13]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a[12]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a[11]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a[10]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a[9]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a[8]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a[7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a[6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a[5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a[4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'a[0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b[15]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b[14]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b[13]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b[12]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b[11]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b[10]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b[9]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b[8]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b[7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b[6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b[5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b[4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'b[0]'. (UID-401)
1
1
1
1
1
1
set_max_capacitance 0.005 [all_inputs]
1
set_max_fanout 4 $top_level
1
set_max_fanout 4 [all_inputs]
1
set_max_area 0 
1
set_fix_multiple_port_nets -all -buffer_constants
1
#########################################
# Compile                               #
#########################################
check_design
 
****************************************
check_design summary:
Version:     U-2022.12-SP7
Date:        Sat Nov 16 22:03:03 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               1
    Cells do not drive (LINT-1)                                     1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'B_4' does not drive any nets. (LINT-1)
1
#uniquify
current_design $top_level
Current design is 'alu'.
{alu}
link

  Linking design 'alu'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  alu                         /homes/user/stud/fall23/ns3683/4823/ald-labs/rtl/alu.db
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  dw_foundation.sldb (library)
                              /tools/synopsys/syn/U-2022.12-SP7/libraries/syn/dw_foundation.sldb

1
compile_ultra
Information: Performing leakage power optimization. (PWR-850)
CPU Load: 61%, Ram Free: 36 GB, Swap Free: 31 GB, Work Disk Free: 6859 GB, Tmp Disk Free: 31 GB
Analyzing: "/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db"
Library analysis succeeded.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | U-2022.12-DWBB_202212.5 |     *     |
| Licensed DW Building Blocks        | U-2022.12-DWBB_202212.5 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler WLM                                                               |
| Command Line | compile_ultra                                                                     |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 108                                    |
| Number of User Hierarchies                              | 0                                      |
| Sequential Cell Count                                   | 96                                     |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 5                                      |
| Number of Dont Touch Nets                               | 1                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
----------------------------------------------------------------------------------------------------
| Variables                                               | Value                                  |
----------------------------------------------------------------------------------------------------
| set_fix_multiple_port_nets                              | -all -buffer_constants                 |
====================================================================================================
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'alu'

Loaded alib file './alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
CPU Load: 63%, Ram Free: 36 GB, Swap Free: 31 GB, Work Disk Free: 6859 GB, Tmp Disk Free: 31 GB
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'alu'
Information: In design 'alu', the register 'add_out_reg[17]' is removed because it is merged to 'add_out_reg[16]'. (OPT-1215)
Information: In design 'alu', the register 'add_out_reg[18]' is removed because it is merged to 'add_out_reg[16]'. (OPT-1215)
Information: In design 'alu', the register 'add_out_reg[19]' is removed because it is merged to 'add_out_reg[16]'. (OPT-1215)
Information: In design 'alu', the register 'add_out_reg[20]' is removed because it is merged to 'add_out_reg[16]'. (OPT-1215)
Information: In design 'alu', the register 'add_out_reg[21]' is removed because it is merged to 'add_out_reg[16]'. (OPT-1215)
Information: In design 'alu', the register 'add_out_reg[22]' is removed because it is merged to 'add_out_reg[16]'. (OPT-1215)
Information: In design 'alu', the register 'add_out_reg[23]' is removed because it is merged to 'add_out_reg[16]'. (OPT-1215)
Information: In design 'alu', the register 'add_out_reg[24]' is removed because it is merged to 'add_out_reg[16]'. (OPT-1215)
Information: In design 'alu', the register 'add_out_reg[25]' is removed because it is merged to 'add_out_reg[16]'. (OPT-1215)
Information: In design 'alu', the register 'add_out_reg[26]' is removed because it is merged to 'add_out_reg[16]'. (OPT-1215)
Information: In design 'alu', the register 'add_out_reg[27]' is removed because it is merged to 'add_out_reg[16]'. (OPT-1215)
Information: In design 'alu', the register 'add_out_reg[28]' is removed because it is merged to 'add_out_reg[16]'. (OPT-1215)
Information: In design 'alu', the register 'add_out_reg[29]' is removed because it is merged to 'add_out_reg[16]'. (OPT-1215)
Information: In design 'alu', the register 'add_out_reg[30]' is removed because it is merged to 'add_out_reg[16]'. (OPT-1215)
Information: In design 'alu', the register 'add_out_reg[31]' is removed because it is merged to 'add_out_reg[16]'. (OPT-1215)
 Implement Synthetic for 'alu'.
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)
CPU Load: 64%, Ram Free: 36 GB, Swap Free: 31 GB, Work Disk Free: 6859 GB, Tmp Disk Free: 31 GB

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
Information: Added key list 'DesignWare' to design 'alu'. (DDB-72)
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:09   26416.8      2.54      66.4     757.2                           41879.3672      0.00  
    0:00:09   26393.8      2.76      68.9     755.2                           41856.2969      0.00  

  Beginning Constant Register Removal
  -----------------------------------
    0:00:09   26393.8      2.76      68.9     755.2                           41856.2969      0.00  
    0:00:09   26341.9      2.76      69.4     760.2                           41796.3281      0.00  

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Mapping 'alu_DW_mult_tc_2'

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:00:11   12752.6      4.00      92.1     502.2                           17033.1992      0.00  
    0:00:13   14320.8      2.79      71.6     587.2                           19563.6758      0.00  
    0:00:13   14320.8      2.79      71.6     587.2                           19563.6758      0.00  
    0:00:13   14585.8      2.65      68.8     587.2                           20062.7051      0.00  
    0:00:13   14555.5      2.64      68.2     584.2                           20017.2090      0.00  
    0:00:13   14472.0      2.64      67.8     583.2                           19952.8770      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:14   14400.0      2.64      67.6     580.2                           19880.6523      0.00  
    0:00:15   14925.6      2.56      64.3     580.2                           20811.3184      0.00  
    0:00:15   14925.6      2.56      64.3     580.2                           20811.3184      0.00  
    0:00:15   14925.6      2.56      64.2     580.2                           20813.6055      0.00  
    0:00:15   14925.6      2.56      64.2     580.2                           20813.6055      0.00  
    0:00:17   15806.9      2.55      63.8     576.7                           22039.7285      0.00  
    0:00:17   15806.9      2.55      63.8     576.7                           22039.7285      0.00  
    0:00:17   15943.7      2.51      63.7     576.7                           22313.3164      0.00  
    0:00:17   15943.7      2.51      63.7     576.7                           22313.3164      0.00  
    0:00:19   16771.7      2.48      63.3     568.9                           23425.6855      0.00  
    0:00:19   16771.7      2.48      63.3     568.9                           23425.6855      0.00  
    0:00:26   18786.2      2.01      52.4     520.7                           26392.9180      0.00  
    0:00:26   18786.2      2.01      52.4     520.7                           26392.9180      0.00  
    0:00:34   19730.9      1.98      52.3     522.7                           27759.9648      0.00  
    0:00:34   19730.9      1.98      52.3     522.7                           27759.9648      0.00  
    0:00:51   21242.9      1.80      46.9     482.5                           30094.2695      0.00  
    0:00:51   21242.9      1.80      46.9     482.5                           30094.2695      0.00  
    0:00:59   21325.0      1.79      46.8     482.5                           30184.6035      0.00  
    0:00:59   21325.0      1.79      46.8     482.5                           30184.6035      0.00  
    0:01:09   21814.6      1.77      46.2     476.2                           31014.5117      0.00  
    0:01:09   21814.6      1.77      46.2     476.2                           31014.5117      0.00  
    0:01:11   21814.6      1.77      46.2     476.2                           31014.5117      0.00  


  Beginning Design Rule Fixing  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:01:11   21814.6      1.77      46.2     476.2                           31014.5117      0.00  
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:01:13   23107.7      2.02      52.0     175.4 mult_out_reg[30]/D        32922.4375      0.00  
    0:01:15   23127.8      1.77      47.0     162.8 mult_out_reg[30]/D        32878.8789      0.00  
    0:01:16   23411.5      1.72      45.8     156.7 mult_out_reg[26]/D        33322.8750      0.00  
    0:01:17   23670.7      1.84      48.1      31.0 net4599                   33512.1523      0.00  
    0:01:18   23693.8      1.76      47.0      21.0 mult_out_reg[23]/D        33529.1172      0.00  
    0:01:19   23791.7      1.74      46.7      21.0 mult_out_reg[24]/D        33681.0273      0.00  
    0:01:20   23768.6      1.73      46.8      19.0 mult_out_reg[23]/D        33615.9570      0.00  
    0:01:21   23902.6      1.72      46.8       0.0 mult_out_reg[26]/D        33788.7734      0.00  
    0:01:22   23941.4      1.72      46.6       0.0 mult_out_reg[28]/D        33809.5195      0.00  
    0:01:22   23940.0      1.71      46.6       0.0                           33810.0938      0.00  
    0:01:32   25141.0      1.78      46.3      49.0                           35666.8438      0.00  


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:01:32   25141.0      1.78      46.3      49.0                           35666.8438      0.00  
    0:01:33   25021.4      1.71      45.2      49.0 mult_out_reg[26]/D        35547.9570      0.00  
    0:01:34   25041.6      1.70      45.0      48.0                           35528.9492      0.00  
    0:01:44   25152.5      1.69      45.0      60.0                           35815.2188      0.00  
    0:01:44   25152.5      1.69      45.0      60.0                           35815.2188      0.00  
    0:01:45   25112.2      1.69      44.9      60.0                           35753.2969      0.00  
    0:01:45   25112.2      1.69      44.9      60.0                           35753.2969      0.00  
    0:01:49   25382.9      1.74      45.8      71.0                           36123.7930      0.00  
    0:01:49   25382.9      1.74      45.8      71.0                           36123.7930      0.00  
    0:01:49   25407.4      1.72      45.5      71.0                           36169.3750      0.00  
    0:01:49   25407.4      1.72      45.5      71.0                           36169.3750      0.00  
    0:01:58   26699.0      1.83      48.3      84.3                           38156.6289      0.00  
    0:01:58   26699.0      1.83      48.3      84.3                           38156.6289      0.00  
    0:02:06   26874.7      1.67      44.1     127.3                           38392.9688      0.00  
    0:02:06   26874.7      1.67      44.1     127.3                           38392.9688      0.00  
    0:02:22   28225.4      1.74      46.1     159.5                           40385.0547      0.00  
    0:02:22   28225.4      1.74      46.1     159.5                           40385.0547      0.00  
    0:02:28   28108.8      1.65      43.7     147.2                           40226.9102      0.00  
    0:02:28   28108.8      1.65      43.7     147.2                           40226.9102      0.00  
    0:02:31   28165.0      1.64      43.7     149.2                           40339.2148      0.00  
    0:02:31   28165.0      1.64      43.7     149.2                           40339.2148      0.00  
    0:02:35   28183.7      1.64      43.6     157.2                           40384.0977      0.00  
    0:02:35   28183.7      1.64      43.6     157.2                           40384.0977      0.00  
    0:03:03   29508.5      1.68      45.5     231.9                           42426.0273      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:03:04   29508.5      1.68      45.5     231.9                           42426.0273      0.00  
    0:03:05   25943.0      1.70      44.0     185.6                           36520.6992      0.00  
    0:03:06   25732.8      1.64      42.1     180.2                           36249.9727      0.00  
    0:03:06   25732.8      1.64      42.1     180.2                           36249.9727      0.00  
    0:03:06   25731.4      1.64      41.8     180.2                           36246.9336      0.00  
    0:03:07   25531.2      1.64      41.9     149.8 net5293                   35965.1719      0.00  
    0:03:08   25597.4      1.62      41.2     142.8 mult_out_reg[25]/D        36054.6055      0.00  
    0:03:09   25643.5      1.61      41.3     143.8 mult_out_reg[25]/D        36102.9492      0.00  
    0:03:10   25714.1      1.60      41.2     143.8 mult_out_reg[25]/D        36200.4961      0.00  
    0:03:11   25554.2      1.66      43.8     118.0 mult_out_reg[22]/D        35879.2656      0.00  
    0:03:12   25571.5      1.62      42.8     115.0 mult_out_reg[30]/D        35852.0430      0.00  
    0:03:13   25593.1      1.62      42.5     112.0 mult_out_reg[22]/D        35875.9609      0.00  
    0:03:14   26036.6      1.67      44.1      22.0 mult_out_reg[18]/D        36453.8320      0.00  
    0:03:15   26098.6      1.63      43.4      22.0 mult_out_reg[30]/D        36507.1367      0.00  
    0:03:16   26113.0      1.63      43.2      22.0 mult_out_reg[29]/D        36523.5352      0.00  
    0:03:17   26236.8      1.86      49.1       0.0                           36677.4844      0.00  
    0:03:17   26269.9      1.64      43.6      13.0                           36769.4648      0.00  
    0:03:18   26269.9      1.64      43.6      13.0                           36769.4648      0.00  
    0:03:18   26298.7      1.64      43.1      13.0                           36828.9219      0.00  
    0:03:18   26298.7      1.64      43.1      13.0                           36828.9219      0.00  
    0:03:18   26308.8      1.64      43.1      13.0                           36842.2969      0.00  
    0:03:19   25192.8      1.64      43.1      13.0                           34834.6484      0.00  
CPU Load: 63%, Ram Free: 36 GB, Swap Free: 31 GB, Work Disk Free: 6858 GB, Tmp Disk Free: 31 GB
Loading db file '/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
CPU Load: 63%, Ram Free: 36 GB, Swap Free: 31 GB, Work Disk Free: 6858 GB, Tmp Disk Free: 31 GB
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
1
#########################################
# Optimize design                       #
# Some pointers for possible optimizatio# 
# Check the DC reference manual         #
#########################################
#set_transform_for_retiming {temp_reg[6] temp_reg[5] temp_reg[4] temp_reg[3] temp_reg[2] temp_reg[1] temp_reg[0]} dont_retime
#optimize_registers -clock clk -edge rise -justification_effort high 
#balance_registers
#source -verbose "../script/timing.1.2ns.tcl"
#pipeline_design -stages 8 -clock_port_name $clk_name -check_design -verbose -print_critical_loop
#set_max_capacitance 1 [all_inputs] 
#compile_ultra -no_autoungroup -no_boundary_optimization
#remove_clock -all
#pipeline_design -stages 8 -clock_port_name $clk_name -async_reset reset -check_design -verbose -minimum_period_only
#########################################
# Write outputs                         #
#########################################
source -verbose "./common_script/namingrules.tcl"
1

Design          Type    Object                  New Name
--------------------------------------------------------------------------------
alu             cell    mult_out_reg[13]        mult_out_reg_13_
alu             cell    mult_out_reg[12]        mult_out_reg_12_
alu             cell    mult_out_reg[11]        mult_out_reg_11_
alu             cell    mult_out_reg[10]        mult_out_reg_10_
alu             cell    mult_out_reg[8]         mult_out_reg_8_
alu             cell    mult_out_reg[7]         mult_out_reg_7_
alu             cell    mult_out_reg[6]         mult_out_reg_6_
alu             cell    mult_out_reg[5]         mult_out_reg_5_
alu             cell    mult_out_reg[4]         mult_out_reg_4_
alu             cell    mult_out_reg[3]         mult_out_reg_3_
alu             cell    mult_out_reg[2]         mult_out_reg_2_
alu             cell    mult_out_reg[1]         mult_out_reg_1_
alu             cell    mult_out_reg[0]         mult_out_reg_0_
alu             cell    add_out_reg[15]         add_out_reg_15_
alu             cell    add_out_reg[14]         add_out_reg_14_
alu             cell    add_out_reg[13]         add_out_reg_13_
alu             cell    add_out_reg[12]         add_out_reg_12_
alu             cell    add_out_reg[11]         add_out_reg_11_
alu             cell    add_out_reg[10]         add_out_reg_10_
alu             cell    add_out_reg[9]          add_out_reg_9_
alu             cell    add_out_reg[7]          add_out_reg_7_
alu             cell    add_out_reg[6]          add_out_reg_6_
alu             cell    add_out_reg[5]          add_out_reg_5_
alu             cell    add_out_reg[4]          add_out_reg_4_
alu             cell    add_out_reg[3]          add_out_reg_3_
alu             cell    add_out_reg[2]          add_out_reg_2_
alu             cell    add_out_reg[1]          add_out_reg_1_
alu             cell    add_out_reg[0]          add_out_reg_0_
alu             cell    mult_out_reg[9]         mult_out_reg_9_
alu             cell    result_reg[30]          result_reg_30_
alu             cell    result_reg[29]          result_reg_29_
alu             cell    result_reg[28]          result_reg_28_
alu             cell    result_reg[27]          result_reg_27_
alu             cell    result_reg[26]          result_reg_26_
alu             cell    result_reg[25]          result_reg_25_
alu             cell    result_reg[24]          result_reg_24_
alu             cell    result_reg[23]          result_reg_23_
alu             cell    result_reg[22]          result_reg_22_
alu             cell    result_reg[21]          result_reg_21_
alu             cell    result_reg[20]          result_reg_20_
alu             cell    result_reg[19]          result_reg_19_
alu             cell    result_reg[18]          result_reg_18_
alu             cell    result_reg[17]          result_reg_17_
alu             cell    result_reg[15]          result_reg_15_
alu             cell    result_reg[14]          result_reg_14_
alu             cell    result_reg[13]          result_reg_13_
alu             cell    result_reg[12]          result_reg_12_
alu             cell    result_reg[11]          result_reg_11_
alu             cell    result_reg[10]          result_reg_10_
alu             cell    result_reg[9]           result_reg_9_
alu             cell    result_reg[8]           result_reg_8_
alu             cell    result_reg[7]           result_reg_7_
alu             cell    result_reg[6]           result_reg_6_
alu             cell    result_reg[5]           result_reg_5_
alu             cell    result_reg[4]           result_reg_4_
alu             cell    result_reg[3]           result_reg_3_
alu             cell    result_reg[2]           result_reg_2_
alu             cell    result_reg[0]           result_reg_0_
alu             cell    add_out_reg[8]          add_out_reg_8_
alu             cell    add_out_reg[16]         add_out_reg_16_
alu             cell    mult_out_reg[14]        mult_out_reg_14_
alu             cell    mult_out_reg[15]        mult_out_reg_15_
alu             cell    mult_out_reg[16]        mult_out_reg_16_
alu             cell    mult_out_reg[17]        mult_out_reg_17_
alu             cell    mult_out_reg[31]        mult_out_reg_31_
alu             cell    mult_out_reg[18]        mult_out_reg_18_
alu             cell    mult_out_reg[30]        mult_out_reg_30_
alu             cell    mult_out_reg[23]        mult_out_reg_23_
alu             cell    mult_out_reg[28]        mult_out_reg_28_
alu             cell    mult_out_reg[27]        mult_out_reg_27_
alu             cell    mult_out_reg[24]        mult_out_reg_24_
alu             cell    mult_out_reg[26]        mult_out_reg_26_
alu             cell    mult_out_reg[25]        mult_out_reg_25_
alu             cell    mult_out_reg[29]        mult_out_reg_29_
alu             cell    mult_out_reg[19]        mult_out_reg_19_
alu             cell    mult_out_reg[21]        mult_out_reg_21_
alu             cell    mult_out_reg[20]        mult_out_reg_20_
alu             cell    mult_out_reg[22]        mult_out_reg_22_
alu             cell    result_reg[31]          result_reg_31_
alu             cell    result_reg[16]          result_reg_16_
alu             cell    result_reg[1]           result_reg_1_
alu             net     n6                      n6010
alu             net     n7                      n7010
alu             net     n8                      n8010
alu             net     n9                      n9010
alu             net     n10                     n10010
alu             net     n12                     n12010
alu             net     n13                     n13010
alu             net     n15                     n15010
alu             net     n16                     n16010
alu             net     n17                     n17010
alu             net     n18                     n1800
alu             net     n19                     n1900
alu             net     n20                     n2000
alu             net     n21                     n2100
alu             net     n22                     n2200
alu             net     n23                     n2300
alu             net     n24                     n2400
alu             net     n25                     n2500
alu             net     n27                     n2700
alu             net     n28                     n2800
alu             net     n29                     n2900
alu             net     n30                     n3000
alu             net     n32                     n3200
alu             net     n33                     n3300
alu             net     n34                     n3400
alu             net     n35                     n3500
alu             net     n36                     n3600
alu             net     n38                     n3800
alu             net     n39                     n3900
alu             net     n40                     n4000
alu             net     n41                     n4100
alu             net     n42                     n4200
alu             net     n43                     n4300
alu             net     n44                     n4400
alu             net     n45                     n4500
alu             net     n46                     n4600
alu             net     n47                     n4700
alu             net     n48                     n4800
alu             net     n49                     n4900
alu             net     n50                     n5000
alu             net     n51                     n5100
alu             net     n52                     n5200
alu             net     n53                     n5300
alu             net     n60                     n6000
alu             net     n70                     n7000
alu             net     n80                     n8000
alu             net     n90                     n9000
alu             net     n100                    n10000
alu             net     n104                    n10400
alu             net     n105                    n10500
alu             net     n106                    n10600
alu             net     n107                    n10700
alu             net     n108                    n10800
alu             net     n109                    n10900
alu             net     n110                    n11000
alu             net     n111                    n11100
alu             net     n112                    n11200
alu             net     n113                    n11300
alu             net     n114                    n11400
alu             net     n116                    n11600
alu             net     n117                    n11700
alu             net     n118                    n11800
alu             net     n119                    n11900
alu             net     n120                    n12000
alu             net     n130                    n13000
alu             net     n150                    n15000
alu             net     n160                    n16000
alu             net     n170                    n17000
alu             net     n180                    n1801
alu             net     n190                    n1901
alu             net     n200                    n2001
alu             net     n210                    n2101
alu             net     n220                    n2201
alu             net     n230                    n2301
alu             net     n240                    n2401
alu             net     n250                    n2501
alu             net     n270                    n2701
alu             net     n280                    n2801
alu             net     n290                    n2901
alu             net     n300                    n3001
alu             net     n320                    n3201
alu             net     n330                    n3301
alu             net     n340                    n3401
alu             net     n350                    n3501
alu             net     n360                    n3601
alu             net     n380                    n3801
alu             net     n390                    n3901
alu             net     n400                    n4001
alu             net     n410                    n4101
alu             net     n420                    n4201
alu             net     n430                    n4301
alu             net     n440                    n4401
alu             net     n450                    n4501
alu             net     n460                    n4601
alu             net     n470                    n4701
alu             net     n480                    n4801
alu             net     n490                    n4901
alu             net     n500                    n5001
alu             net     n510                    n5101
alu             net     n520                    n5201
alu             net     n530                    n5301
alu             net     n600                    n6001
alu             net     n700                    n7001
alu             net     n800                    n8001
alu             net     n900                    n9001
alu             net     n1000                   n10001
alu             net     n1040                   n10401
alu             net     n1050                   n10501
alu             net     n1060                   n10601
alu             net     n1070                   n10701
alu             net     n1080                   n10801
alu             net     n1090                   n10901
alu             net     n1100                   n11001
alu             net     n1110                   n11101
alu             net     n1120                   n11201
alu             net     n1130                   n11301
alu             net     n1140                   n11401
alu             net     n1160                   n11601
alu             net     n1170                   n11701
alu             net     n1180                   n11801
alu             net     n1190                   n11901
alu             net     n1200                   n12001
alu             net     n1300                   n13001
alu             net     n1500                   n15001
alu             net     n1600                   n16001
alu             net     n1700                   n17001
1
1
set verilogout_no_tri TRUE
TRUE
write -hierarchy -format verilog -output "${top_level}.nl.v"
Writing verilog file '/homes/user/stud/fall23/ns3683/4823/ald-labs/dc/alu.nl.v'.
1
#write_sdf -context verilog "${top_level}.temp.sdf"
write_sdc "${top_level}.syn.sdc" -version 1.7
1
write_sdf "${top_level}.syn.sdf"
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/homes/user/stud/fall23/ns3683/4823/ald-labs/dc/alu.syn.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
# Generate report file
set maxpaths 20
20
set rpt_file "${top_level}.dc.rpt"
alu.dc.rpt
check_design > $rpt_file
report_area  >> ${rpt_file}
report_power -hier -analysis_effort medium >> ${rpt_file}
report_design >> ${rpt_file}
report_cell >> ${rpt_file}
report_port -verbose >> ${rpt_file}
report_compile_options >> ${rpt_file}
report_constraint -all_violators -verbose >> ${rpt_file}
report_timing -path full -delay max -max_paths $maxpaths -nworst 100 >> ${rpt_file}
report_timing -delay max -nworst 1 -max_paths 10000 -path end -nosplit -unique -sort_by slack > ${top_level}.syn.critical_regs
report_timing -delay max -nworst 1 -max_paths 10000 -path full -nosplit -unique -sort_by slack > ${top_level}.syn.critical_regs.full
report_timing -delay max -nworst 1 -max_paths 10000 -path end -nosplit -unique -sort_by slack -to [all_outputs] > ${top_level}.syn.critical_regs.output
report_timing -delay max -nworst 1 -max_paths 10000 -path end -nosplit -unique -sort_by slack -to [all_registers -data_pins] > ${top_level}.syn.critical_regs.regs
report_timing -delay min -nworst 1 -max_paths 10000 -path short -nosplit -unique -sort_by slack > ${top_level}.syn.fast_path
quit

Memory usage for this session 260 Mbytes.
Memory usage for this session including child processes 260 Mbytes.
CPU usage for this session 316 seconds ( 0.09 hours ).
Elapsed time for this session 326 seconds ( 0.09 hours ).

Thank you...
