
---------- Begin Simulation Statistics ----------
final_tick                                 2724695200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 186913                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407848                       # Number of bytes of host memory used
host_op_rate                                   346697                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    36.72                       # Real time elapsed on the host
host_tick_rate                               74201786                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6863444                       # Number of instructions simulated
sim_ops                                      12730742                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002725                       # Number of seconds simulated
sim_ticks                                  2724695200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1378572                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  9                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             65737                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1425676                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             713877                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1378572                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           664695                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1610045                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   94489                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        43716                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   7714763                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  5142423                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             65908                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1310134                       # Number of branches committed
system.cpu.commit.bw_lim_events               2028759                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             754                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1606396                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              6863444                       # Number of instructions committed
system.cpu.commit.committedOps               12730742                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      6206662                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.051141                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.648216                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1751464     28.22%     28.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       996810     16.06%     44.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       669991     10.79%     55.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       759638     12.24%     67.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      2028759     32.69%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      6206662                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     372813                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                82878                       # Number of function calls committed.
system.cpu.commit.int_insts                  12421662                       # Number of committed integer instructions.
system.cpu.commit.loads                       1577287                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        53253      0.42%      0.42% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          9861408     77.46%     77.88% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           55431      0.44%     78.32% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37787      0.30%     78.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          15177      0.12%     78.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     78.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1216      0.01%     78.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     78.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     78.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     78.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     78.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     78.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6262      0.05%     78.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           60413      0.47%     79.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           61362      0.48%     79.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         117158      0.92%     80.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1186      0.01%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1525255     11.98%     92.66% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         862499      6.77%     99.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        52032      0.41%     99.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        20303      0.16%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          12730742                       # Class of committed instruction
system.cpu.commit.refs                        2460089                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     6863444                       # Number of Instructions Simulated
system.cpu.committedOps                      12730742                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.992467                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.992467                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8234                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        34719                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        50061                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4695                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1222089                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               14876354                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1235475                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   3979508                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  66013                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                142893                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     1748879                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1959                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      919488                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           173                       # TLB misses on write requests
system.cpu.fetch.Branches                     1610045                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1134977                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       5312680                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  9628                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        8287037                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  218                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles          1119                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  132026                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.236363                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1265942                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             808366                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.216582                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            6645978                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.301533                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.865013                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2341367     35.23%     35.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   416963      6.27%     41.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   201306      3.03%     44.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   269002      4.05%     48.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  3417340     51.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              6645978                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    633270                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   332965                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    709726400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    709726000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    709726000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    709726000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    709726000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    709726000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)     19420800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)     19420400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)      1808000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)      1807600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)      1807600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)      1807600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)     25800800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)     25888800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)     25898800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)     24160400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    269853600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    269696400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    269866800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    269742800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     5485336800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          165761                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                80731                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1377442                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.007332                       # Inst execution rate
system.cpu.iew.exec_refs                      2658025                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     917471                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  850898                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1814589                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1817                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              4048                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               972904                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            14337076                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1740554                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            102018                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              13673424                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3233                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  7643                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  66013                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 13745                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           630                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            89017                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          268                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          117                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           63                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       237300                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        90101                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            117                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        65824                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          14907                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  16678700                       # num instructions consuming a value
system.cpu.iew.wb_count                      13622301                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.601427                       # average fanout of values written-back
system.cpu.iew.wb_producers                  10031018                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.999827                       # insts written-back per cycle
system.cpu.iew.wb_sent                       13643581                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 20710885                       # number of integer regfile reads
system.cpu.int_regfile_writes                11115374                       # number of integer regfile writes
system.cpu.ipc                               1.007591                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.007591                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             62100      0.45%      0.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              10645892     77.28%     77.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                55464      0.40%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41639      0.30%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               16833      0.12%     78.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1244      0.01%     78.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6984      0.05%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                63928      0.46%     79.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                63335      0.46%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              117789      0.86%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2336      0.02%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.42% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1709900     12.41%     92.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              908132      6.59%     99.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           58247      0.42%     99.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          21622      0.16%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               13775445                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  390219                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              781827                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       386486                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             431985                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               13323126                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           33454501                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     13235815                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          15511530                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   14335032                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  13775445                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2044                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1606323                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             39463                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           1290                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      2411352                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       6645978                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.072749                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.567398                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1791512     26.96%     26.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              769947     11.59%     38.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1043127     15.70%     54.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1246324     18.75%     72.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1795068     27.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         6645978                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.022310                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     1135167                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           446                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             61179                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            12054                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1814589                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              972904                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 5510876                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    684                       # number of misc regfile writes
system.cpu.numCycles                          6811739                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     69                       # Number of system calls
system.cpu.rename.BlockCycles                 1000404                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              15542931                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               43                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  68938                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1325988                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  16198                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  5076                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              37836215                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               14701193                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            17959952                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   4016900                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  75838                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  66013                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                214735                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  2416998                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            669329                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         22555266                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          21938                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1736                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    291332                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1785                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     18515041                       # The number of ROB reads
system.cpu.rob.rob_writes                    29114995                       # The number of ROB writes
system.cpu.timesIdled                            1799                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           15                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        19467                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          477                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          40213                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              477                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          829                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            829                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               99                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9947                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         24025                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   2724695200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12489                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1363                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8584                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1589                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1589                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12489                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        38103                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        38103                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  38103                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       988224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       988224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  988224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             14078                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   14078    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               14078                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11832208                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer0.occupancy           30547392                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.1                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   2724695200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               18434                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4250                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             25258                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq               1161                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2312                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2312                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          18434                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         9746                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        51208                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   60954                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       213440                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1298688                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1512128                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             11209                       # Total snoops (count)
system.l2bus.snoopTraffic                       87616                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              31950                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.015399                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.123136                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    31458     98.46%     98.46% # Request fanout histogram
system.l2bus.snoop_fanout::1                      492      1.54%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                31950                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20895196                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19870956                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             4002399                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      2724695200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2724695200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1130924                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1130924                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1130924                       # number of overall hits
system.cpu.icache.overall_hits::total         1130924                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4052                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4052                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4052                       # number of overall misses
system.cpu.icache.overall_misses::total          4052                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    185498800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    185498800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    185498800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    185498800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1134976                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1134976                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1134976                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1134976                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003570                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003570                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003570                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003570                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 45779.565647                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 45779.565647                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 45779.565647                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 45779.565647                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          173                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    43.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            3                       # number of writebacks
system.cpu.icache.writebacks::total                 3                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          717                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          717                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          717                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          717                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3335                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3335                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3335                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3335                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    150676400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    150676400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    150676400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    150676400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002938                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002938                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002938                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002938                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 45180.329835                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 45180.329835                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 45180.329835                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 45180.329835                       # average overall mshr miss latency
system.cpu.icache.replacements                   3079                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1130924                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1130924                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4052                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4052                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    185498800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    185498800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1134976                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1134976                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003570                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003570                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 45779.565647                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 45779.565647                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          717                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          717                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3335                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3335                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    150676400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    150676400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002938                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002938                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 45180.329835                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 45180.329835                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   2724695200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2724695200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.997894                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              549445                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3079                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            178.449172                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   254.997894                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.996086                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996086                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          157                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2273287                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2273287                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2724695200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2724695200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2724695200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2507669                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2507669                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2507669                       # number of overall hits
system.cpu.dcache.overall_hits::total         2507669                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35891                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35891                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35891                       # number of overall misses
system.cpu.dcache.overall_misses::total         35891                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1726222400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1726222400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1726222400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1726222400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2543560                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2543560                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2543560                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2543560                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014111                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014111                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014111                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014111                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48096.246970                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48096.246970                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48096.246970                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48096.246970                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29799                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          306                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               768                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.800781                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    76.500000                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1909                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2884                       # number of writebacks
system.cpu.dcache.writebacks::total              2884                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22994                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22994                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22994                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22994                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12897                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12897                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12897                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4515                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17412                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    597266000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    597266000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    597266000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    255494428                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    852760428                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005070                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005070                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005070                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006846                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46310.459797                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46310.459797                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46310.459797                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56587.913178                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48975.443832                       # average overall mshr miss latency
system.cpu.dcache.replacements                  16387                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1625196                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1625196                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        33548                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         33548                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1603986400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1603986400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1658744                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1658744                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.020225                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.020225                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 47811.684750                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47811.684750                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22963                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22963                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10585                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10585                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    478270400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    478270400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006381                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006381                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45183.788380                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45183.788380                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       882473                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         882473                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2343                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2343                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    122236000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    122236000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       884816                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       884816                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002648                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002648                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 52170.721297                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 52170.721297                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           31                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           31                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2312                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2312                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    118995600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    118995600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002613                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002613                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 51468.685121                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51468.685121                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4515                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4515                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    255494428                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    255494428                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56587.913178                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 56587.913178                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   2724695200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2724695200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1005.602007                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              643113                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             16387                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.245316                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   760.909252                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   244.692756                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.743075                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.238958                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.982033                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          250                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          774                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          710                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.244141                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.755859                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5104531                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5104531                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   2724695200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            1336                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4994                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          976                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                7306                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           1336                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4994                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          976                       # number of overall hits
system.l2cache.overall_hits::total               7306                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1996                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7899                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3539                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13434                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1996                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7899                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3539                       # number of overall misses
system.l2cache.overall_misses::total            13434                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    135419200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    539511200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    244775154                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    919705554                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    135419200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    539511200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    244775154                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    919705554                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         3332                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12893                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4515                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           20740                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         3332                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12893                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4515                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          20740                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.599040                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.612658                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.783832                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.647734                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.599040                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.612658                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.783832                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.647734                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67845.290581                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68301.202684                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69165.061882                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68461.035730                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67845.290581                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68301.202684                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69165.061882                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68461.035730                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                   11                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1363                       # number of writebacks
system.l2cache.writebacks::total                 1363                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           11                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           32                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             43                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           11                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           32                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            43                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1996                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7888                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3507                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13391                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1996                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7888                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3507                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          687                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        14078                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    119451200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    476076800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    215455188                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    810983188                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    119451200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    476076800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    215455188                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     40824511                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    851807699                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.599040                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.611805                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.776744                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.645661                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.599040                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.611805                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.776744                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.678785                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59845.290581                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60354.563895                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61435.753636                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60561.809275                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59845.290581                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60354.563895                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61435.753636                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59424.324600                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60506.300540                       # average overall mshr miss latency
system.l2cache.replacements                     10042                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2887                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2887                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2887                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2887                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          382                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          382                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          687                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          687                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     40824511                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     40824511                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59424.324600                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59424.324600                       # average HardPFReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data          720                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              720                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1592                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1592                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    110143600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    110143600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2312                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2312                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.688581                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.688581                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69185.678392                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69185.678392                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1589                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1589                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     97400800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     97400800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.687284                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.687284                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61296.916300                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61296.916300                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         1336                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4274                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          976                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6586                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1996                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6307                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3539                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11842                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    135419200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    429367600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    244775154                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    809561954                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         3332                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10581                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4515                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        18428                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.599040                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.596068                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.783832                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.642609                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67845.290581                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68077.945140                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69165.061882                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68363.617125                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           32                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           40                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1996                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6299                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3507                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11802                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    119451200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    378676000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    215455188                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    713582388                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.599040                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.595312                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.776744                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.640438                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59845.290581                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60116.843943                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61435.753636                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60462.835791                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   2724695200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   2724695200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3948.133918                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  27894                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                10042                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.777734                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    20.982602                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   697.388429                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2122.202784                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   902.935518                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   204.624585                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.005123                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.170261                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.518116                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.220443                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.049957                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.963900                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1100                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2996                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           15                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3         1085                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2936                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.268555                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.731445                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               335706                       # Number of tag accesses
system.l2cache.tags.data_accesses              335706                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   2724695200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          127744                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          504832                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       224448                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        43968                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              900992                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       127744                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         127744                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        87232                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            87232                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1996                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7888                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3507                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          687                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                14078                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1363                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1363                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           46883776                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          185280174                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     82375452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     16136851                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              330676253                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      46883776                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          46883776                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        32015324                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              32015324                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        32015324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          46883776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         185280174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     82375452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     16136851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             362691577                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                69833261600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 260288                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407848                       # Number of bytes of host memory used
host_op_rate                                   374542                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   638.70                       # Real time elapsed on the host
host_tick_rate                              105070082                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   166246855                       # Number of instructions simulated
sim_ops                                     239221176                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.067109                       # Number of seconds simulated
sim_ticks                                 67108566400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8404138                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4204                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           8404096                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            8403542                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         8404138                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              596                       # Number of indirect misses.
system.cpu.branchPred.lookups                 8404220                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      48                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           90                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 478063320                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 83892467                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              4204                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    8391036                       # Number of branches committed
system.cpu.commit.bw_lim_events              16794440                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          203920                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            159383411                       # Number of instructions committed
system.cpu.commit.committedOps              226490434                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    167716865                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.350433                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.152606                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     25164802     15.00%     15.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    108971678     64.97%     79.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        16839      0.01%     79.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     16769106     10.00%     89.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     16794440     10.01%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    167716865                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        418                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   25                       # Number of function calls committed.
system.cpu.commit.int_insts                 226486098                       # Number of committed integer instructions.
system.cpu.commit.loads                      25160329                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         4176      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        184552224     81.48%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             22      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              39      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            25      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        25160207     11.11%     92.59% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       16773362      7.41%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          122      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         226490434                       # Class of committed instruction
system.cpu.commit.refs                       41933763                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   159383411                       # Number of Instructions Simulated
system.cpu.committedOps                     226490434                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.052628                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.052628                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           21                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           11                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           36                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            12                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles              92195791                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              226730022                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 18875451                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  12705921                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   4418                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles              43988163                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    25160861                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            12                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                    16773590                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                     8404220                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  16810497                       # Number of cache lines fetched
system.cpu.fetch.Cycles                     150953163                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  3122                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                      159647321                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    8836                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.050093                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           16812163                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            8403590                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.951576                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          167769744                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.352203                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.783227                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 98461555     58.69%     58.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 12586341      7.50%     66.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  4209303      2.51%     68.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  4196389      2.50%     71.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 48316156     28.80%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            167769744                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       815                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      492                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)  12304898400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)  12304898800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)  12304898800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)  12304898800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)  12304898800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)  12304898400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        12800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        12800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         7600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         7600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         7600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        30400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        30000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        30800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        30400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)   4193456400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)   4193459600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)   4193458400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)   4193460400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total    90603404800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1672                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 4226                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  8391229                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.350120                       # Inst execution rate
system.cpu.iew.exec_refs                     41934446                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   16773590                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   50137                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              25186140                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                16                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             16786257                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           226694354                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              25160856                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1281                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             226511474                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     12                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   4418                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    65                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          8382477                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          231                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        25811                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        12824                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            231                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          110                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           4116                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 618530724                       # num instructions consuming a value
system.cpu.iew.wb_count                     226511403                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.308528                       # average fanout of values written-back
system.cpu.iew.wb_producers                 190833796                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.350119                       # insts written-back per cycle
system.cpu.iew.wb_sent                      226511435                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                528459205                       # number of integer regfile reads
system.cpu.int_regfile_writes               201342049                       # number of integer regfile writes
system.cpu.ipc                               0.950003                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.950003                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              4243      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             184573481     81.48%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    64      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  45      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   41      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   83      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   90      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  40      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 50      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             25160765     11.11%     92.59% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            16773524      7.41%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             219      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             78      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              226512755                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     682                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1376                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          633                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1270                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              226507830                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          620793942                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    226510770                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         226897235                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  226694333                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 226512755                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          203920                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                64                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       981375                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     167769744                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.350141                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.823549                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            23074721     13.75%     13.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            77595237     46.25%     60.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            52395329     31.23%     91.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            14690968      8.76%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               13489      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       167769744                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.350127                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    16810497                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads          16785391                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores         16779137                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             25186140                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            16786257                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                58721128                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                        167771416                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                25188138                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             285205122                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents               60726778                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 31441962                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     36                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    13                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups            1066269510                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              226710517                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           285490481                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  42034494                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    411                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   4418                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              69100376                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   285358                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1274                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        528973946                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            356                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 22                       # count of serializing insts renamed
system.cpu.rename.skidInsts                 100514893                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    377616779                       # The number of ROB reads
system.cpu.rob.rob_writes                   453441589                       # The number of ROB writes
system.cpu.timesIdled                              16                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          126                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            5                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            252                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                5                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           42                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            88                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  67108566400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 46                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            7                       # Transaction distribution
system.membus.trans_dist::CleanEvict               35                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            46                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          134                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          134                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    134                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                46                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      46    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  46                       # Request fanout histogram
system.membus.reqLayer2.occupancy               46408                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              98992                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED  67108566400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 126                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            64                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               109                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            126                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           87                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          291                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     378                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1856                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         9856                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    11712                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                47                       # Total snoops (count)
system.l2bus.snoopTraffic                         448                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                173                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.028902                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.168017                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      168     97.11%     97.11% # Request fanout histogram
system.l2bus.snoop_fanout::1                        5      2.89%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  173                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              116400                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               151585                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               34800                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON     67108566400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  67108566400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     16810459                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         16810459                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     16810459                       # number of overall hits
system.cpu.icache.overall_hits::total        16810459                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           38                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             38                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           38                       # number of overall misses
system.cpu.icache.overall_misses::total            38                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1730400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1730400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1730400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1730400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     16810497                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     16810497                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     16810497                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     16810497                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 45536.842105                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 45536.842105                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 45536.842105                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 45536.842105                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            9                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            9                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           29                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           29                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1409600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1409600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1409600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1409600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 48606.896552                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 48606.896552                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 48606.896552                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 48606.896552                       # average overall mshr miss latency
system.cpu.icache.replacements                     29                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     16810459                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        16810459                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           38                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            38                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1730400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1730400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     16810497                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     16810497                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 45536.842105                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 45536.842105                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            9                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           29                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1409600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1409600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 48606.896552                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48606.896552                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED  67108566400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  67108566400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              156320                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                29                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5390.344828                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          33621023                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         33621023                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  67108566400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  67108566400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  67108566400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     33551707                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         33551707                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     33551707                       # number of overall hits
system.cpu.dcache.overall_hits::total        33551707                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          108                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            108                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          108                       # number of overall misses
system.cpu.dcache.overall_misses::total           108                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2653600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2653600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2653600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2653600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     33551815                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     33551815                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     33551815                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     33551815                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000003                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000003                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 24570.370370                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24570.370370                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 24570.370370                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24570.370370                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           20                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           20                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 7                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           57                       # number of writebacks
system.cpu.dcache.writebacks::total                57                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           30                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           30                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           30                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           30                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           78                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           78                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           78                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           19                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           97                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1680000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1680000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1680000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       752381                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      2432381                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000002                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000002                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 21538.461538                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21538.461538                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 21538.461538                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        39599                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25076.092784                       # average overall mshr miss latency
system.cpu.dcache.replacements                     97                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     16778273                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        16778273                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          108                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           108                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2653600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2653600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     16778381                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     16778381                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000006                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 24570.370370                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24570.370370                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           30                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           30                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           78                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           78                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1680000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1680000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 21538.461538                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21538.461538                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16773434                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16773434                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data     16773434                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16773434                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           19                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           19                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       752381                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       752381                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        39599                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total        39599                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  67108566400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  67108566400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              263930                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                97                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           2720.927835                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   771.000995                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   252.999005                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.752931                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.247069                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          253                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          771                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4          253                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          771                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.247070                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.752930                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          67103727                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         67103727                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  67108566400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst               9                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              62                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            9                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  80                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              9                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             62                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            9                       # number of overall hits
system.l2cache.overall_hits::total                 80                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            20                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            16                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           10                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                46                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           20                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           16                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           10                       # number of overall misses
system.l2cache.overall_misses::total               46                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1299200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1064800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       662392                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      3026392                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1299200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1064800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       662392                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      3026392                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           29                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           78                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           19                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             126                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           29                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           78                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           19                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            126                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.689655                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.205128                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.526316                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.365079                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.689655                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.205128                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.526316                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.365079                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst        64960                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data        66550                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 66239.200000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65791.130435                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst        64960                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data        66550                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 66239.200000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65791.130435                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              7                       # number of writebacks
system.l2cache.writebacks::total                    7                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           20                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           16                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           10                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           20                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           16                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           10                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1139200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       936800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       582392                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      2658392                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1139200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       936800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       582392                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      2658392                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.689655                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.205128                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.526316                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.365079                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.689655                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.205128                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.526316                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.365079                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst        56960                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data        58550                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58239.200000                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 57791.130435                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst        56960                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data        58550                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58239.200000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 57791.130435                       # average overall mshr miss latency
system.l2cache.replacements                        47                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           57                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           57                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           57                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           57                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadSharedReq_hits::.cpu.inst            9                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           62                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            9                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           80                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           20                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           16                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           10                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           46                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1299200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1064800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       662392                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      3026392                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           29                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           78                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           19                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          126                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.689655                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.205128                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.526316                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.365079                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst        64960                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data        66550                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 66239.200000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 65791.130435                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           20                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           16                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           10                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           46                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1139200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       936800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       582392                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2658392                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.689655                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.205128                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.526316                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.365079                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst        56960                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        58550                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58239.200000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 57791.130435                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED  67108566400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  67108566400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    158                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   47                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.361702                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    28.000032                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1008.999476                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1964.000466                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   853.000026                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          242                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.006836                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.246338                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.479492                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.208252                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.059082                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1098                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2998                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4         1098                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2998                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.268066                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.731934                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 2063                       # Number of tag accesses
system.l2cache.tags.data_accesses                2063                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  67108566400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1280                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1024                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          640                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                2944                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1280                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          448                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              448                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               20                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               16                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           10                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   46                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             7                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   7                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst              19074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data              15259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher         9537                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                  43869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst         19074                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total             19074                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks            6676                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                  6676                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks            6676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst             19074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data             15259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher         9537                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total                 50545                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                71312688800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                7900501                       # Simulator instruction rate (inst/s)
host_mem_usage                                4413992                       # Number of bytes of host memory used
host_op_rate                                 11470779                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    21.64                       # Real time elapsed on the host
host_tick_rate                               68380188                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   170929291                       # Number of instructions simulated
sim_ops                                     248173813                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001479                       # Number of seconds simulated
sim_ticks                                  1479427200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               820704                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             18976                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            855108                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             446279                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          820704                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           374425                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1003665                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   76476                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        15140                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   5173396                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3013439                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             19026                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     952512                       # Number of branches committed
system.cpu.commit.bw_lim_events               1469590                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             142                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          234196                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              4682436                       # Number of instructions committed
system.cpu.commit.committedOps                8952637                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      3607448                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.481709                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.504106                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       478701     13.27%     13.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       724608     20.09%     33.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       453978     12.58%     45.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       480571     13.32%     59.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1469590     40.74%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      3607448                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     301777                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                69899                       # Number of function calls committed.
system.cpu.commit.int_insts                   8697428                       # Number of committed integer instructions.
system.cpu.commit.loads                       1072333                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        33115      0.37%      0.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6869313     76.73%     77.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           54175      0.61%     77.70% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              318      0.00%     77.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          12436      0.14%     77.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.00%     77.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.00%     77.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           49359      0.55%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           49440      0.55%     78.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         110828      1.24%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           116      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1038730     11.60%     91.80% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         692124      7.73%     99.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        33603      0.38%     99.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         8748      0.10%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           8952637                       # Class of committed instruction
system.cpu.commit.refs                        1773205                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     4682436                       # Number of Instructions Simulated
system.cpu.committedOps                       8952637                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.789881                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.789881                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued          105                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          188                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          363                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            25                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 86574                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                9346503                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   891799                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2656717                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  19070                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 21040                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     1103602                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           106                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      711971                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             4                       # TLB misses on write requests
system.cpu.fetch.Branches                     1003665                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    804591                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2823868                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  3043                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        4922259                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   54                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           313                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   38140                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.271366                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             831889                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             522755                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.330855                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            3675200                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.557781                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.774340                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   973128     26.48%     26.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   331652      9.02%     35.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   123535      3.36%     38.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   165905      4.51%     43.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  2080980     56.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3675200                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    516181                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   268794                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    465788800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    465788800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    465788800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    465788800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    465788800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    465788800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)     10910000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)     10909600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)      1277200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)      1277200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)      1277600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)      1277200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)     19804000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)     21442000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)     21441600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)     21440800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    181539600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    181792000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    181448400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    181891600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     3632461600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           23368                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                23743                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   963680                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.456629                       # Inst execution rate
system.cpu.iew.exec_refs                      1802375                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     709814                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   54406                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1107176                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1429                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              4918                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               729651                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             9186821                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1092561                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34347                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               9086011                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     47                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   637                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  19070                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   718                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            60327                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           24                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           46                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           44                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        34845                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        28779                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             46                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20162                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           3581                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  10390475                       # num instructions consuming a value
system.cpu.iew.wb_count                       9072393                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.617707                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6418272                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.452947                       # insts written-back per cycle
system.cpu.iew.wb_sent                        9076396                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13743298                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7161701                       # number of integer regfile writes
system.cpu.ipc                               1.266013                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.266013                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             39204      0.43%      0.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6986830     76.61%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                54177      0.59%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   372      0.00%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               12537      0.14%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 236      0.00%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  149      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                49538      0.54%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                49554      0.54%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              110874      1.22%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                206      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1068830     11.72%     91.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              704947      7.73%     99.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           34019      0.37%     99.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           8882      0.10%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9120355                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  302921                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              605934                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       302646                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             305331                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                8778230                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           21315278                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      8769747                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           9115730                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    9185274                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   9120355                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1547                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          234194                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              5299                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           1405                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       303163                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       3675200                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.481594                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.365455                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              416903     11.34%     11.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              556104     15.13%     26.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              702882     19.12%     45.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              838757     22.82%     68.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1160554     31.58%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3675200                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.465915                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      804645                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            84                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             46216                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             7532                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1107176                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              729651                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 3750063                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                          3698568                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     16                       # Number of system calls
system.cpu.rename.BlockCycles                   60405                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              10326881                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  10378                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   914987                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    257                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    63                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              23697531                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                9284685                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            10652435                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2652183                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   2370                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  19070                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 22367                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   325578                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            518149                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         14062741                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           6188                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1369                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     41116                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1383                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     11324691                       # The number of ROB reads
system.cpu.rob.rob_writes                    18441661                       # The number of ROB writes
system.cpu.timesIdled                             337                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         1123                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           33                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           2245                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               33                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              4                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          434                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           877                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1479427200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                423                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           26                       # Transaction distribution
system.membus.trans_dist::CleanEvict              408                       # Transaction distribution
system.membus.trans_dist::ReadExReq                20                       # Transaction distribution
system.membus.trans_dist::ReadExResp               20                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           423                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1320                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1320                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1320                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        30016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        30016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   30016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               443                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     443    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 443                       # Request fanout histogram
system.membus.reqLayer2.occupancy              392442                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy             959558                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1479427200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                1026                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           291                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1286                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  5                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 96                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                96                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           1027                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1903                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1464                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    3367                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        40576                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        48192                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    88768                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               460                       # Total snoops (count)
system.l2bus.snoopTraffic                        1664                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1583                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.021478                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.145018                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1549     97.85%     97.85% # Request fanout histogram
system.l2bus.snoop_fanout::1                       34      2.15%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1583                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              585600                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              1129536                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              760800                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1479427200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1479427200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       803839                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           803839                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       803839                       # number of overall hits
system.cpu.icache.overall_hits::total          803839                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          752                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            752                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          752                       # number of overall misses
system.cpu.icache.overall_misses::total           752                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     27060000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     27060000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     27060000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     27060000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       804591                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       804591                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       804591                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       804591                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000935                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000935                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000935                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000935                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 35984.042553                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 35984.042553                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 35984.042553                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 35984.042553                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          117                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          117                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          117                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          117                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          635                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          635                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          635                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          635                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     21158400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     21158400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     21158400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     21158400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000789                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000789                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000789                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000789                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 33320.314961                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 33320.314961                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 33320.314961                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 33320.314961                       # average overall mshr miss latency
system.cpu.icache.replacements                    634                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       803839                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          803839                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          752                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           752                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     27060000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     27060000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       804591                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       804591                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000935                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000935                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 35984.042553                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 35984.042553                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          117                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          117                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          635                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          635                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     21158400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     21158400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000789                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000789                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 33320.314961                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 33320.314961                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1479427200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1479427200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            18043455                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               890                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          20273.544944                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           68                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           48                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1609816                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1609816                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1479427200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1479427200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1479427200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1745531                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1745531                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1745531                       # number of overall hits
system.cpu.dcache.overall_hits::total         1745531                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          685                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            685                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          685                       # number of overall misses
system.cpu.dcache.overall_misses::total           685                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     24030400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     24030400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     24030400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     24030400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1746216                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1746216                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1746216                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1746216                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000392                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000392                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000392                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000392                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 35080.875912                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 35080.875912                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 35080.875912                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 35080.875912                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           69                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           23                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                49                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          265                       # number of writebacks
system.cpu.dcache.writebacks::total               265                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          262                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          262                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          262                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          262                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          423                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          423                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          423                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           65                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          488                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     12636000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     12636000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     12636000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3039534                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     15675534                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000242                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000242                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000242                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000279                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 29872.340426                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29872.340426                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 29872.340426                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 46762.061538                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32121.995902                       # average overall mshr miss latency
system.cpu.dcache.replacements                    488                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1042603                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1042603                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          589                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           589                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     21840400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     21840400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1043192                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1043192                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000565                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000565                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 37080.475382                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37080.475382                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          262                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          262                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          327                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          327                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     10522800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10522800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000313                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000313                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 32179.816514                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32179.816514                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       702928                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         702928                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           96                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           96                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      2190000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2190000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       703024                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       703024                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000137                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000137                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 22812.500000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 22812.500000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           96                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           96                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2113200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2113200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000137                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000137                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 22012.500000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22012.500000                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           65                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           65                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      3039534                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      3039534                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 46762.061538                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 46762.061538                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1479427200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1479427200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            36915861                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1512                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          24415.251984                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   797.080065                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   226.919935                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.778399                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.221601                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          201                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          823                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4          162                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           85                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          525                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.196289                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.803711                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3492920                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3492920                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1479427200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             381                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             278                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           23                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 682                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            381                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            278                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           23                       # number of overall hits
system.l2cache.overall_hits::total                682                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           254                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           145                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           42                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               441                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          254                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          145                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           42                       # number of overall misses
system.l2cache.overall_misses::total              441                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     17192400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      9776800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2807558                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     29776758                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     17192400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      9776800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2807558                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     29776758                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          635                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          423                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           65                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1123                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          635                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          423                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           65                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1123                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.400000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.342790                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.646154                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.392698                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.400000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.342790                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.646154                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.392698                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67686.614173                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67426.206897                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 66846.619048                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67520.993197                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67686.614173                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67426.206897                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 66846.619048                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67520.993197                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             26                       # number of writebacks
system.l2cache.writebacks::total                   26                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          254                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          145                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           42                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          441                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          254                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          145                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           42                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            3                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          444                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     15168400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      8616800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2471558                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     26256758                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     15168400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      8616800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2471558                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       159998                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     26416756                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.400000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.342790                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.646154                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.392698                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.400000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.342790                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.646154                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.395370                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59718.110236                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59426.206897                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58846.619048                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59539.133787                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59718.110236                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59426.206897                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58846.619048                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 53332.666667                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59497.198198                       # average overall mshr miss latency
system.l2cache.replacements                       455                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          265                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          265                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          265                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          265                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           12                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           12                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            3                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            3                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       159998                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       159998                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 53332.666667                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 53332.666667                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data           76                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               76                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           20                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             20                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      1357600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      1357600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           96                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           96                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.208333                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.208333                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        67880                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        67880                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           20                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           20                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      1197600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      1197600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.208333                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.208333                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        59880                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        59880                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          381                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          202                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           23                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          606                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          254                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          125                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           42                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          421                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     17192400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      8419200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2807558                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     28419158                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          635                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          327                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           65                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1027                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.400000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.382263                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.646154                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.409932                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67686.614173                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67353.600000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 66846.619048                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67503.938242                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          254                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          125                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           42                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          421                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     15168400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      7419200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2471558                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     25059158                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.400000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.382263                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.646154                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.409932                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59718.110236                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59353.600000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58846.619048                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59522.940618                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1479427200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1479427200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  14893                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4551                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.272468                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    31.892080                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1060.147633                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1947.225480                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   820.243597                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   236.491210                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.007786                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.258825                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.475397                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.200255                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.057737                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          975                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3121                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           17                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           25                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4          929                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          165                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          123                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2713                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.238037                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.761963                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                18415                       # Number of tag accesses
system.l2cache.tags.data_accesses               18415                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1479427200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           16192                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            9280                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2688                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          192                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               28352                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        16192                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          16192                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1664                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1664                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              253                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              145                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           42                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            3                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  443                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            26                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  26                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           10944776                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            6272698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher      1816919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher       129780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               19164174                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      10944776                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          10944776                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         1124760                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               1124760                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         1124760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          10944776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           6272698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher      1816919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher       129780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              20288933                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
