iverilog -o testbench tb_processing_element.v processing_element.v
iverilog -o testbench tb_systolic_array.v systolic_array.v processing_element.v

iverilog -o testbench tb_top_module.v mmu.v processing_element.v accumulator.v top_module.v

vvp testbench

$finish



// TODO: need to apply ReLU activation element wise to the output matrix C. 
// TODO: rename this file to TPU.v? 
/*


- implement systolic_array module here
    - maybe add some sort of accumulator/groups of registers (output buffer) for the systolic_array outputs
    - implement relu modules here
- store results in united_buffer module (this is the local storage in the TPU)


- host interface acts as DMA (communicates with the python code) ???

- implement control unit here? i think it makes sense to have it here. 

*/