I 000055 55 1063          1497272646542 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497272646543 2017.06.12 15:04:06)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code 39373c3d326e682f3f3820626b3e3d3f3c3e3b3f3e)
	(_ent
		(_time 1497272646527)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
I 000055 55 797           1497272708558 FullAdder_Arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 14))
	(_version vd0)
	(_time 1497272708559 2017.06.12 15:05:08)
	(_source (\./../../../src/fulladder.vhd\))
	(_parameters tan)
	(_code 78797a78752f7f6e2a7f69222d7e7c7e7d7f7a7e7e)
	(_ent
		(_time 1497272646463)
	)
	(_object
		(_port (_int inB -1 0 6(_ent(_in))))
		(_port (_int inA -1 0 7(_ent(_in))))
		(_port (_int carryIn -1 0 8(_ent(_in))))
		(_port (_int carryOut -1 0 9(_ent(_out))))
		(_port (_int sum -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(4))(_sens(0)(1)(2)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FullAdder_Arch 2 -1)
)
I 000055 55 1063          1497272708667 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497272708668 2017.06.12 15:05:08)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code e6e7e5b4e2b1b7f0e0e7ffbdb4e1e2e0e3e1e4e0e1)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
I 000055 55 797           1497272739370 FullAdder_Arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 14))
	(_version vd0)
	(_time 1497272739371 2017.06.12 15:05:39)
	(_source (\./../../../src/fulladder.vhd\))
	(_parameters tan)
	(_code d5868086d582d2c387d2c48f80d3d1d3d0d2d7d3d3)
	(_ent
		(_time 1497272646463)
	)
	(_object
		(_port (_int inB -1 0 6(_ent(_in))))
		(_port (_int inA -1 0 7(_ent(_in))))
		(_port (_int carryIn -1 0 8(_ent(_in))))
		(_port (_int carryOut -1 0 9(_ent(_out))))
		(_port (_int sum -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(4))(_sens(0)(1)(2)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FullAdder_Arch 2 -1)
)
I 000055 55 1063          1497272739435 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497272739436 2017.06.12 15:05:39)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code 134040151244420515120a48411417151614111514)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
I 000053 55 3031          1497272777730 Counter_Arch
(_unit VHDL (counter 0 4(counter_arch 0 14))
	(_version vd0)
	(_time 1497272777731 2017.06.12 15:06:17)
	(_source (\./../../../src/counter.vhd\))
	(_parameters tan)
	(_code aca2adfba9fafdbafda9b8f6f8abaeaaafaafaaba9)
	(_ent
		(_time 1497272646401)
	)
	(_comp
		(RippleCarryAdder
			(_object
				(_gen (_int size -1 0 16(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 18(_array -2 ((_dto c 1 i 0)))))
				(_port (_int inA 3 0 18(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inB 4 0 19(_ent (_in))))
				(_port (_int carryIn -2 0 20(_ent (_in))))
				(_port (_int carryOut -2 0 21(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 22(_array -2 ((_dto c 3 i 0)))))
				(_port (_int sum 5 0 22(_ent (_out))))
			)
		)
		(GRegister
			(_object
				(_gen (_int size -1 0 27(_ent((i 8)))))
				(_port (_int clock -2 0 29(_ent (_in))))
				(_port (_int reset -2 0 30(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 31(_array -2 ((_dto c 4 i 0)))))
				(_port (_int data 3 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 32(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 4 0 32(_ent (_out))))
			)
		)
	)
	(_inst rcaInstance 0 45(_comp RippleCarryAdder)
		(_gen
			((size)(_code 6))
		)
		(_port
			((inA)(inA))
			((inB)(loopback))
			((carryIn)((i 2)))
			((carryOut)(_open))
			((sum)(data))
		)
		(_use (_ent . RippleCarryAdder)
			(_gen
				((size)(_code 7))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((carryIn)(carryIn))
				((carryOut)(carryOut))
				((sum)(sum))
			)
		)
	)
	(_inst registerInstance 0 55(_comp GRegister)
		(_gen
			((size)(_code 8))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((data)(data))
			((value)(loopback))
		)
		(_use (_ent . GRegister)
			(_gen
				((size)(_code 9))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((data)(data))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 7(_ent(_in))))
		(_port (_int reset -2 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2 ((_dto c 10 i 0)))))
		(_port (_int inA 0 0 9(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 10(_array -2 ((_dto c 11 i 0)))))
		(_port (_int value 1 0 10(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 37(_array -2 ((_dto c 12 i 0)))))
		(_sig (_int data 2 0 37(_arch(_uni))))
		(_sig (_int loopback 2 0 41(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment (_trgt(3))(_sens(5)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Counter_Arch 13 -1)
)
I 000055 55 1063          1497272787683 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497272787684 2017.06.12 15:06:27)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code 8dda8382dbdadc9b8b8c94d6df8a898b888a8f8b8a)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
I 000055 55 1063          1497272799482 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497272799483 2017.06.12 15:06:39)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code a2f0a2f4a2f5f3b4a4a3bbf9f0a5a6a4a7a5a0a4a5)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
I 000062 55 3109          1497272847838 RippleCarryAdder_Arch
(_unit VHDL (ripplecarryadder 0 4(ripplecarryadder_arch 0 15))
	(_version vd0)
	(_time 1497272847839 2017.06.12 15:07:27)
	(_source (\./../../../src/ripplecarryadder.vhd\))
	(_parameters tan)
	(_code 89878f8789dfdd9e8d8bcad3dd8f8a8f888e8b8e8b)
	(_ent
		(_time 1497272646714)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int inA -2 0 19(_ent (_in))))
				(_port (_int inB -2 0 20(_ent (_in))))
				(_port (_int carryIn -2 0 21(_ent (_in))))
				(_port (_int carryOut -2 0 22(_ent (_out))))
				(_port (_int sum -2 0 23(_ent (_out))))
			)
		)
	)
	(_generate generateFullAdders 0 31(_for 4 )
		(_generate first 0 34(_if 0)
			(_inst fullAdderFirst 0 35(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryIn))
					((carryOut)(carryWires(_object 1)))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate internal 0 46(_if 1)
			(_inst fullAdderInternal 0 47(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 2)))
					((carryOut)(carryWires(_object 1)))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate last 0 58(_if 3)
			(_inst fullAdderLast 0 59(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 4)))
					((carryOut)(carryOut))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_object
			(_cnst (_int i 4 0 31(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 7(_array -2 ((_dto c 5 i 0)))))
		(_port (_int inA 0 0 7(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 8(_array -2 ((_dto c 6 i 0)))))
		(_port (_int inB 1 0 8(_ent(_in))))
		(_port (_int carryIn -2 0 9(_ent(_in))))
		(_port (_int carryOut -2 0 10(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2 ((_dto c 7 i 0)))))
		(_port (_int sum 2 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-2~downto~0}~13 0 27(_array -2 ((_dto c 8 i 0)))))
		(_sig (_int carryWires 3 0 27(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 31(_scalar (_to i 0 c 9))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . RippleCarryAdder_Arch 10 -1)
)
I 000059 55 1304          1497518863770 MuxWithOffset_Arch
(_unit VHDL (muxwithoffset 0 5(muxwithoffset_arch 0 18))
	(_version vd0)
	(_time 1497518863771 2017.06.15 11:27:43)
	(_source (\./../../../src/muxwithoffset.vhd\))
	(_parameters tan)
	(_code 1615471015404a0113100f4d43101e104010101010)
	(_ent
		(_time 1497518575753)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int selSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_gen (_int offset -2 0 9 \0\ (_ent gms((i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~12 0 12(_array -3 ((_dto c 1 i 0)))))
		(_port (_int sel 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -3 ((_dto c 2 i 0)))))
		(_port (_int input 1 0 13(_ent(_in))))
		(_port (_int output -3 0 14(_ent(_out))))
		(_var (_int selValue -2 0 22(_prcs 0((i 0)))))
		(_prcs
			(selection(_arch 0 0 21(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . MuxWithOffset_Arch 3 -1)
)
I 000063 55 2309          1497519136864 ArithmeticShifter_Arch
(_unit VHDL (arithmeticshifter 0 5(arithmeticshifter_arch 0 17))
	(_version vd0)
	(_time 1497519136865 2017.06.15 11:32:16)
	(_source (\./../../../src/arithmeticshifter.vhd\))
	(_parameters tan)
	(_code dcdd8b8f8d8b81cbda8ec486d9dad9dbd8dad5dadf)
	(_ent
		(_time 1497519123817)
	)
	(_comp
		(MuxWithOffset
			(_object
				(_gen (_int size -1 0 20(_ent((i 8)))))
				(_gen (_int selSize -1 0 21(_ent((i 3)))))
				(_gen (_int offset -3 0 22(_ent((i 0)))))
				(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~13 0 25(_array -2 ((_dto c 0 i 0)))))
				(_port (_int sel 4 0 25(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 26(_array -2 ((_dto c 1 i 0)))))
				(_port (_int input 5 0 26(_ent (_in))))
				(_port (_int output -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate generateMuxes 0 32(_for 3 )
		(_inst mux 0 33(_comp MuxWithOffset)
			(_gen
				((size)(_code 2))
				((selSize)(_code 3))
				((offset)(_code 4))
			)
			(_port
				((sel)(shift))
				((input)(input))
				((output)(output(_object 2)))
			)
			(_use (_ent . MuxWithOffset)
				(_gen
					((size)(_code 5))
					((selSize)(_code 6))
					((offset)(_code 7))
				)
				(_port
					((sel)(sel))
					((input)(input))
					((output)(output))
				)
			)
		)
		(_object
			(_cnst (_int i 3 0 32(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int shiftSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~12 0 11(_array -2 ((_dto c 8 i 0)))))
		(_port (_int shift 0 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 9 i 0)))))
		(_port (_int input 1 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~122 0 13(_array -2 ((_dto c 10 i 0)))))
		(_port (_int output 2 0 13(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 32(_scalar (_to i 0 c 11))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_Arch 12 -1)
)
I 000063 55 2309          1497519138804 ArithmeticShifter_Arch
(_unit VHDL (arithmeticshifter 0 5(arithmeticshifter_arch 0 17))
	(_version vd0)
	(_time 1497519138805 2017.06.15 11:32:18)
	(_source (\./../../../src/arithmeticshifter.vhd\))
	(_parameters tan)
	(_code 6d636b6c3b3a307a6b3f7537686b686a696b646b6e)
	(_ent
		(_time 1497519123817)
	)
	(_comp
		(MuxWithOffset
			(_object
				(_gen (_int size -1 0 20(_ent((i 8)))))
				(_gen (_int selSize -1 0 21(_ent((i 3)))))
				(_gen (_int offset -3 0 22(_ent((i 0)))))
				(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~13 0 25(_array -2 ((_dto c 0 i 0)))))
				(_port (_int sel 4 0 25(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 26(_array -2 ((_dto c 1 i 0)))))
				(_port (_int input 5 0 26(_ent (_in))))
				(_port (_int output -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate generateMuxes 0 32(_for 3 )
		(_inst mux 0 33(_comp MuxWithOffset)
			(_gen
				((size)(_code 2))
				((selSize)(_code 3))
				((offset)(_code 4))
			)
			(_port
				((sel)(shift))
				((input)(input))
				((output)(output(_object 2)))
			)
			(_use (_ent . MuxWithOffset)
				(_gen
					((size)(_code 5))
					((selSize)(_code 6))
					((offset)(_code 7))
				)
				(_port
					((sel)(sel))
					((input)(input))
					((output)(output))
				)
			)
		)
		(_object
			(_cnst (_int i 3 0 32(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int shiftSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~12 0 11(_array -2 ((_dto c 8 i 0)))))
		(_port (_int shift 0 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 9 i 0)))))
		(_port (_int input 1 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~122 0 13(_array -2 ((_dto c 10 i 0)))))
		(_port (_int output 2 0 13(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 32(_scalar (_to i 0 c 11))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_Arch 12 -1)
)
I 000063 55 2309          1497519143398 ArithmeticShifter_Arch
(_unit VHDL (arithmeticshifter 0 5(arithmeticshifter_arch 0 17))
	(_version vd0)
	(_time 1497519143399 2017.06.15 11:32:23)
	(_source (\./../../../src/arithmeticshifter.vhd\))
	(_parameters tan)
	(_code 5f50575d0b080248590d47055a595a585b5956595c)
	(_ent
		(_time 1497519123817)
	)
	(_comp
		(MuxWithOffset
			(_object
				(_gen (_int size -1 0 20(_ent((i 8)))))
				(_gen (_int selSize -1 0 21(_ent((i 3)))))
				(_gen (_int offset -3 0 22(_ent((i 0)))))
				(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~13 0 25(_array -2 ((_dto c 0 i 0)))))
				(_port (_int sel 4 0 25(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 26(_array -2 ((_dto c 1 i 0)))))
				(_port (_int input 5 0 26(_ent (_in))))
				(_port (_int output -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate generateMuxes 0 32(_for 3 )
		(_inst mux 0 33(_comp MuxWithOffset)
			(_gen
				((size)(_code 2))
				((selSize)(_code 3))
				((offset)(_code 4))
			)
			(_port
				((sel)(shift))
				((input)(input))
				((output)(output(_object 2)))
			)
			(_use (_ent . MuxWithOffset)
				(_gen
					((size)(_code 5))
					((selSize)(_code 6))
					((offset)(_code 7))
				)
				(_port
					((sel)(sel))
					((input)(input))
					((output)(output))
				)
			)
		)
		(_object
			(_cnst (_int i 3 0 32(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int shiftSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~12 0 11(_array -2 ((_dto c 8 i 0)))))
		(_port (_int shift 0 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 9 i 0)))))
		(_port (_int input 1 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~122 0 13(_array -2 ((_dto c 10 i 0)))))
		(_port (_int output 2 0 13(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 32(_scalar (_to i 0 c 11))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_Arch 12 -1)
)
I 000066 55 2353          1497519349273 ArithmeticShifter_TB_Arch
(_unit VHDL (arithmeticshifter_tb 0 5(arithmeticshifter_tb_arch 0 8))
	(_version vd0)
	(_time 1497519349274 2017.06.15 11:35:49)
	(_source (\./../../../test/shifter_tb.vhd\))
	(_parameters tan)
	(_code 92c6c79c92c5cf8595c28ac89794979596949b9491)
	(_ent
		(_time 1497519168129)
	)
	(_comp
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 15(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 16(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int shift 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~132 0 21(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 4 0 21(_ent (_out))))
			)
		)
	)
	(_inst shifterUnderTest 0 32(_comp ArithmeticShifter)
		(_gen
			((size)((i 12)))
			((shiftSize)((i 4)))
		)
		(_port
			((shift)(test_shift))
			((input)(test_in))
			((output)(_open))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)((i 12)))
				((shiftSize)((i 4)))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 10(_arch((i 12)))))
		(_cnst (_int SHIFT_SIZE -1 0 11(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE~downto~0}~13 0 25(_array -2 ((_dto i 12 i 0)))))
		(_sig (_int test_in 0 0 25(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE~downto~0}~13 0 26(_array -2 ((_dto i 4 i 0)))))
		(_sig (_int test_shift 1 0 26(_arch(_uni))))
		(_sig (_int test_clock -2 0 28(_arch(_uni((i 2)))(_event))))
		(_sig (_int test_end -2 0 29(_arch(_uni((i 2))))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_trgt(2))(_sens(2)(3)))))
			(driveProcess(_arch 1 0 47(_prcs (_trgt(0)(1)(3))(_sens(2))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_TB_Arch 5 -1)
)
I 000053 55 3031          1497519371364 Counter_Arch
(_unit VHDL (counter 0 4(counter_arch 0 14))
	(_version vd0)
	(_time 1497519371365 2017.06.15 11:36:11)
	(_source (\./../../../src/counter.vhd\))
	(_parameters tan)
	(_code e0e7e0b3b6b6b1f6b1e5f4bab4e7e2e6e3e6b6e7e5)
	(_ent
		(_time 1497272646401)
	)
	(_comp
		(RippleCarryAdder
			(_object
				(_gen (_int size -1 0 16(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 18(_array -2 ((_dto c 1 i 0)))))
				(_port (_int inA 3 0 18(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inB 4 0 19(_ent (_in))))
				(_port (_int carryIn -2 0 20(_ent (_in))))
				(_port (_int carryOut -2 0 21(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 22(_array -2 ((_dto c 3 i 0)))))
				(_port (_int sum 5 0 22(_ent (_out))))
			)
		)
		(GRegister
			(_object
				(_gen (_int size -1 0 27(_ent((i 8)))))
				(_port (_int clock -2 0 29(_ent (_in))))
				(_port (_int reset -2 0 30(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 31(_array -2 ((_dto c 4 i 0)))))
				(_port (_int data 3 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 32(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 4 0 32(_ent (_out))))
			)
		)
	)
	(_inst rcaInstance 0 45(_comp RippleCarryAdder)
		(_gen
			((size)(_code 6))
		)
		(_port
			((inA)(inA))
			((inB)(loopback))
			((carryIn)((i 2)))
			((carryOut)(_open))
			((sum)(data))
		)
		(_use (_ent . RippleCarryAdder)
			(_gen
				((size)(_code 7))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((carryIn)(carryIn))
				((carryOut)(carryOut))
				((sum)(sum))
			)
		)
	)
	(_inst registerInstance 0 55(_comp GRegister)
		(_gen
			((size)(_code 8))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((data)(data))
			((value)(loopback))
		)
		(_use (_ent . GRegister)
			(_gen
				((size)(_code 9))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((data)(data))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 7(_ent(_in))))
		(_port (_int reset -2 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2 ((_dto c 10 i 0)))))
		(_port (_int inA 0 0 9(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 10(_array -2 ((_dto c 11 i 0)))))
		(_port (_int value 1 0 10(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 37(_array -2 ((_dto c 12 i 0)))))
		(_sig (_int data 2 0 37(_arch(_uni))))
		(_sig (_int loopback 2 0 41(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment (_trgt(3))(_sens(5)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Counter_Arch 13 -1)
)
I 000055 55 797           1497519371444 FullAdder_Arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 14))
	(_version vd0)
	(_time 1497519371445 2017.06.15 11:36:11)
	(_source (\./../../../src/fulladder.vhd\))
	(_parameters tan)
	(_code 3d3a3f396c6a3a2b6f3a2c67683b393b383a3f3b3b)
	(_ent
		(_time 1497272646463)
	)
	(_object
		(_port (_int inB -1 0 6(_ent(_in))))
		(_port (_int inA -1 0 7(_ent(_in))))
		(_port (_int carryIn -1 0 8(_ent(_in))))
		(_port (_int carryOut -1 0 9(_ent(_out))))
		(_port (_int sum -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(4))(_sens(0)(1)(2)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FullAdder_Arch 2 -1)
)
I 000055 55 1063          1497519371662 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497519371663 2017.06.15 11:36:11)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code 080f0a0f025f591e0e0911535a0f0c0e0d0f0a0e0f)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
I 000062 55 3109          1497519371740 RippleCarryAdder_Arch
(_unit VHDL (ripplecarryadder 0 4(ripplecarryadder_arch 0 15))
	(_version vd0)
	(_time 1497519371741 2017.06.15 11:36:11)
	(_source (\./../../../src/ripplecarryadder.vhd\))
	(_parameters tan)
	(_code 57515054590103405355140d035154515650555055)
	(_ent
		(_time 1497272646714)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int inA -2 0 19(_ent (_in))))
				(_port (_int inB -2 0 20(_ent (_in))))
				(_port (_int carryIn -2 0 21(_ent (_in))))
				(_port (_int carryOut -2 0 22(_ent (_out))))
				(_port (_int sum -2 0 23(_ent (_out))))
			)
		)
	)
	(_generate generateFullAdders 0 31(_for 4 )
		(_generate first 0 34(_if 0)
			(_inst fullAdderFirst 0 35(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryIn))
					((carryOut)(carryWires(_object 1)))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate internal 0 46(_if 1)
			(_inst fullAdderInternal 0 47(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 2)))
					((carryOut)(carryWires(_object 1)))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate last 0 58(_if 3)
			(_inst fullAdderLast 0 59(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 4)))
					((carryOut)(carryOut))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_object
			(_cnst (_int i 4 0 31(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 7(_array -2 ((_dto c 5 i 0)))))
		(_port (_int inA 0 0 7(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 8(_array -2 ((_dto c 6 i 0)))))
		(_port (_int inB 1 0 8(_ent(_in))))
		(_port (_int carryIn -2 0 9(_ent(_in))))
		(_port (_int carryOut -2 0 10(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2 ((_dto c 7 i 0)))))
		(_port (_int sum 2 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-2~downto~0}~13 0 27(_array -2 ((_dto c 8 i 0)))))
		(_sig (_int carryWires 3 0 27(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 31(_scalar (_to i 0 c 9))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . RippleCarryAdder_Arch 10 -1)
)
I 000063 55 2309          1497519371818 ArithmeticShifter_Arch
(_unit VHDL (arithmeticshifter 0 5(arithmeticshifter_arch 0 17))
	(_version vd0)
	(_time 1497519371819 2017.06.15 11:36:11)
	(_source (\./../../../src/arithmeticshifter.vhd\))
	(_parameters tan)
	(_code a5a2a1f3a2f2f8b2a3f7bdffa0a3a0a2a1a3aca3a6)
	(_ent
		(_time 1497519123817)
	)
	(_comp
		(MuxWithOffset
			(_object
				(_gen (_int size -1 0 20(_ent((i 8)))))
				(_gen (_int selSize -1 0 21(_ent((i 3)))))
				(_gen (_int offset -3 0 22(_ent((i 0)))))
				(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~13 0 25(_array -2 ((_dto c 0 i 0)))))
				(_port (_int sel 4 0 25(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 26(_array -2 ((_dto c 1 i 0)))))
				(_port (_int input 5 0 26(_ent (_in))))
				(_port (_int output -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate generateMuxes 0 32(_for 3 )
		(_inst mux 0 33(_comp MuxWithOffset)
			(_gen
				((size)(_code 2))
				((selSize)(_code 3))
				((offset)(_code 4))
			)
			(_port
				((sel)(shift))
				((input)(input))
				((output)(output(_object 2)))
			)
			(_use (_ent . MuxWithOffset)
				(_gen
					((size)(_code 5))
					((selSize)(_code 6))
					((offset)(_code 7))
				)
				(_port
					((sel)(sel))
					((input)(input))
					((output)(output))
				)
			)
		)
		(_object
			(_cnst (_int i 3 0 32(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int shiftSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~12 0 11(_array -2 ((_dto c 8 i 0)))))
		(_port (_int shift 0 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 9 i 0)))))
		(_port (_int input 1 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~122 0 13(_array -2 ((_dto c 10 i 0)))))
		(_port (_int output 2 0 13(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 32(_scalar (_to i 0 c 11))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_Arch 12 -1)
)
I 000059 55 1304          1497519372005 MuxWithOffset_Arch
(_unit VHDL (muxwithoffset 0 5(muxwithoffset_arch 0 18))
	(_version vd0)
	(_time 1497519372006 2017.06.15 11:36:12)
	(_source (\./../../../src/muxwithoffset.vhd\))
	(_parameters tan)
	(_code 6067326165363c776566793b356668663666666666)
	(_ent
		(_time 1497518575753)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int selSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_gen (_int offset -2 0 9 \0\ (_ent gms((i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~12 0 12(_array -3 ((_dto c 1 i 0)))))
		(_port (_int sel 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -3 ((_dto c 2 i 0)))))
		(_port (_int input 1 0 13(_ent(_in))))
		(_port (_int output -3 0 14(_ent(_out))))
		(_var (_int selValue -2 0 22(_prcs 0((i 0)))))
		(_prcs
			(selection(_arch 0 0 21(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . MuxWithOffset_Arch 3 -1)
)
I 000066 55 2353          1497519372083 ArithmeticShifter_TB_Arch
(_unit VHDL (arithmeticshifter_tb 0 5(arithmeticshifter_tb_arch 0 8))
	(_version vd0)
	(_time 1497519372084 2017.06.15 11:36:12)
	(_source (\./../../../test/shifter_tb.vhd\))
	(_parameters tan)
	(_code aea9a9f8f9f9f3b9a9feb6f4aba8aba9aaa8a7a8ad)
	(_ent
		(_time 1497519168129)
	)
	(_comp
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 15(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 16(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int shift 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~132 0 21(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 4 0 21(_ent (_out))))
			)
		)
	)
	(_inst shifterUnderTest 0 32(_comp ArithmeticShifter)
		(_gen
			((size)((i 12)))
			((shiftSize)((i 4)))
		)
		(_port
			((shift)(test_shift))
			((input)(test_in))
			((output)(_open))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)((i 12)))
				((shiftSize)((i 4)))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 10(_arch((i 12)))))
		(_cnst (_int SHIFT_SIZE -1 0 11(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE~downto~0}~13 0 25(_array -2 ((_dto i 12 i 0)))))
		(_sig (_int test_in 0 0 25(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE~downto~0}~13 0 26(_array -2 ((_dto i 4 i 0)))))
		(_sig (_int test_shift 1 0 26(_arch(_uni))))
		(_sig (_int test_clock -2 0 28(_arch(_uni((i 2)))(_event))))
		(_sig (_int test_end -2 0 29(_arch(_uni((i 2))))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_trgt(2))(_sens(2)(3)))))
			(driveProcess(_arch 1 0 47(_prcs (_trgt(0)(1)(3))(_sens(2))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_TB_Arch 5 -1)
)
I 000053 55 3031          1497519422681 Counter_Arch
(_unit VHDL (counter 0 4(counter_arch 0 14))
	(_version vd0)
	(_time 1497519422682 2017.06.15 11:37:02)
	(_source (\./../../../src/counter.vhd\))
	(_parameters tan)
	(_code 60323060363631763165743a346762666366366765)
	(_ent
		(_time 1497272646401)
	)
	(_comp
		(RippleCarryAdder
			(_object
				(_gen (_int size -1 0 16(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 18(_array -2 ((_dto c 1 i 0)))))
				(_port (_int inA 3 0 18(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inB 4 0 19(_ent (_in))))
				(_port (_int carryIn -2 0 20(_ent (_in))))
				(_port (_int carryOut -2 0 21(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 22(_array -2 ((_dto c 3 i 0)))))
				(_port (_int sum 5 0 22(_ent (_out))))
			)
		)
		(GRegister
			(_object
				(_gen (_int size -1 0 27(_ent((i 8)))))
				(_port (_int clock -2 0 29(_ent (_in))))
				(_port (_int reset -2 0 30(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 31(_array -2 ((_dto c 4 i 0)))))
				(_port (_int data 3 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 32(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 4 0 32(_ent (_out))))
			)
		)
	)
	(_inst rcaInstance 0 45(_comp RippleCarryAdder)
		(_gen
			((size)(_code 6))
		)
		(_port
			((inA)(inA))
			((inB)(loopback))
			((carryIn)((i 2)))
			((carryOut)(_open))
			((sum)(data))
		)
		(_use (_ent . RippleCarryAdder)
			(_gen
				((size)(_code 7))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((carryIn)(carryIn))
				((carryOut)(carryOut))
				((sum)(sum))
			)
		)
	)
	(_inst registerInstance 0 55(_comp GRegister)
		(_gen
			((size)(_code 8))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((data)(data))
			((value)(loopback))
		)
		(_use (_ent . GRegister)
			(_gen
				((size)(_code 9))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((data)(data))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 7(_ent(_in))))
		(_port (_int reset -2 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2 ((_dto c 10 i 0)))))
		(_port (_int inA 0 0 9(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 10(_array -2 ((_dto c 11 i 0)))))
		(_port (_int value 1 0 10(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 37(_array -2 ((_dto c 12 i 0)))))
		(_sig (_int data 2 0 37(_arch(_uni))))
		(_sig (_int loopback 2 0 41(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment (_trgt(3))(_sens(5)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Counter_Arch 13 -1)
)
I 000055 55 797           1497519422849 FullAdder_Arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 14))
	(_version vd0)
	(_time 1497519422850 2017.06.15 11:37:02)
	(_source (\./../../../src/fulladder.vhd\))
	(_parameters tan)
	(_code fcaea9adaaabfbeaaefbeda6a9faf8faf9fbfefafa)
	(_ent
		(_time 1497272646463)
	)
	(_object
		(_port (_int inB -1 0 6(_ent(_in))))
		(_port (_int inA -1 0 7(_ent(_in))))
		(_port (_int carryIn -1 0 8(_ent(_in))))
		(_port (_int carryOut -1 0 9(_ent(_out))))
		(_port (_int sum -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(4))(_sens(0)(1)(2)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FullAdder_Arch 2 -1)
)
I 000055 55 1063          1497519422912 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497519422913 2017.06.15 11:37:02)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code 3a68693e696d6b2c3c3b2361683d3e3c3f3d383c3d)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
I 000062 55 3109          1497519422961 RippleCarryAdder_Arch
(_unit VHDL (ripplecarryadder 0 4(ripplecarryadder_arch 0 15))
	(_version vd0)
	(_time 1497519422962 2017.06.15 11:37:02)
	(_source (\./../../../src/ripplecarryadder.vhd\))
	(_parameters tan)
	(_code 693a3f69693f3d7e6d6b2a333d6f6a6f686e6b6e6b)
	(_ent
		(_time 1497272646714)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int inA -2 0 19(_ent (_in))))
				(_port (_int inB -2 0 20(_ent (_in))))
				(_port (_int carryIn -2 0 21(_ent (_in))))
				(_port (_int carryOut -2 0 22(_ent (_out))))
				(_port (_int sum -2 0 23(_ent (_out))))
			)
		)
	)
	(_generate generateFullAdders 0 31(_for 4 )
		(_generate first 0 34(_if 0)
			(_inst fullAdderFirst 0 35(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryIn))
					((carryOut)(carryWires(_object 1)))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate internal 0 46(_if 1)
			(_inst fullAdderInternal 0 47(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 2)))
					((carryOut)(carryWires(_object 1)))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate last 0 58(_if 3)
			(_inst fullAdderLast 0 59(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 4)))
					((carryOut)(carryOut))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_object
			(_cnst (_int i 4 0 31(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 7(_array -2 ((_dto c 5 i 0)))))
		(_port (_int inA 0 0 7(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 8(_array -2 ((_dto c 6 i 0)))))
		(_port (_int inB 1 0 8(_ent(_in))))
		(_port (_int carryIn -2 0 9(_ent(_in))))
		(_port (_int carryOut -2 0 10(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2 ((_dto c 7 i 0)))))
		(_port (_int sum 2 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-2~downto~0}~13 0 27(_array -2 ((_dto c 8 i 0)))))
		(_sig (_int carryWires 3 0 27(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 31(_scalar (_to i 0 c 9))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . RippleCarryAdder_Arch 10 -1)
)
I 000063 55 2309          1497519423023 ArithmeticShifter_Arch
(_unit VHDL (arithmeticshifter 0 5(arithmeticshifter_arch 0 17))
	(_version vd0)
	(_time 1497519423024 2017.06.15 11:37:03)
	(_source (\./../../../src/arithmeticshifter.vhd\))
	(_parameters tan)
	(_code a8fafdfea2fff5bfaefab0f2adaeadafacaea1aeab)
	(_ent
		(_time 1497519123817)
	)
	(_comp
		(MuxWithOffset
			(_object
				(_gen (_int size -1 0 20(_ent((i 8)))))
				(_gen (_int selSize -1 0 21(_ent((i 3)))))
				(_gen (_int offset -3 0 22(_ent((i 0)))))
				(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~13 0 25(_array -2 ((_dto c 0 i 0)))))
				(_port (_int sel 4 0 25(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 26(_array -2 ((_dto c 1 i 0)))))
				(_port (_int input 5 0 26(_ent (_in))))
				(_port (_int output -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate generateMuxes 0 32(_for 3 )
		(_inst mux 0 33(_comp MuxWithOffset)
			(_gen
				((size)(_code 2))
				((selSize)(_code 3))
				((offset)(_code 4))
			)
			(_port
				((sel)(shift))
				((input)(input))
				((output)(output(_object 2)))
			)
			(_use (_ent . MuxWithOffset)
				(_gen
					((size)(_code 5))
					((selSize)(_code 6))
					((offset)(_code 7))
				)
				(_port
					((sel)(sel))
					((input)(input))
					((output)(output))
				)
			)
		)
		(_object
			(_cnst (_int i 3 0 32(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int shiftSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~12 0 11(_array -2 ((_dto c 8 i 0)))))
		(_port (_int shift 0 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 9 i 0)))))
		(_port (_int input 1 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~122 0 13(_array -2 ((_dto c 10 i 0)))))
		(_port (_int output 2 0 13(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 32(_scalar (_to i 0 c 11))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_Arch 12 -1)
)
I 000059 55 1304          1497519423070 MuxWithOffset_Arch
(_unit VHDL (muxwithoffset 0 5(muxwithoffset_arch 0 18))
	(_version vd0)
	(_time 1497519423071 2017.06.15 11:37:03)
	(_source (\./../../../src/muxwithoffset.vhd\))
	(_parameters tan)
	(_code d785d784d5818bc0d2d1ce8c82d1dfd181d1d1d1d1)
	(_ent
		(_time 1497518575753)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int selSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_gen (_int offset -2 0 9 \0\ (_ent gms((i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~12 0 12(_array -3 ((_dto c 1 i 0)))))
		(_port (_int sel 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -3 ((_dto c 2 i 0)))))
		(_port (_int input 1 0 13(_ent(_in))))
		(_port (_int output -3 0 14(_ent(_out))))
		(_var (_int selValue -2 0 22(_prcs 0((i 0)))))
		(_prcs
			(selection(_arch 0 0 21(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . MuxWithOffset_Arch 3 -1)
)
I 000066 55 2353          1497519423130 ArithmeticShifter_TB_Arch
(_unit VHDL (arithmeticshifter_tb 0 5(arithmeticshifter_tb_arch 0 8))
	(_version vd0)
	(_time 1497519423131 2017.06.15 11:37:03)
	(_source (\./../../../test/shifter_tb.vhd\))
	(_parameters tan)
	(_code 154741131242480212450d4f1013101211131c1316)
	(_ent
		(_time 1497519168129)
	)
	(_comp
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 15(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 16(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int shift 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~132 0 21(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 4 0 21(_ent (_out))))
			)
		)
	)
	(_inst shifterUnderTest 0 32(_comp ArithmeticShifter)
		(_gen
			((size)((i 12)))
			((shiftSize)((i 4)))
		)
		(_port
			((shift)(test_shift))
			((input)(test_in))
			((output)(_open))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)((i 12)))
				((shiftSize)((i 4)))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 10(_arch((i 12)))))
		(_cnst (_int SHIFT_SIZE -1 0 11(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE~downto~0}~13 0 25(_array -2 ((_dto i 12 i 0)))))
		(_sig (_int test_in 0 0 25(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE~downto~0}~13 0 26(_array -2 ((_dto i 4 i 0)))))
		(_sig (_int test_shift 1 0 26(_arch(_uni))))
		(_sig (_int test_clock -2 0 28(_arch(_uni((i 2)))(_event))))
		(_sig (_int test_end -2 0 29(_arch(_uni((i 2))))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_trgt(2))(_sens(2)(3)))))
			(driveProcess(_arch 1 0 47(_prcs (_trgt(0)(1)(3))(_sens(2))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_TB_Arch 5 -1)
)
I 000053 55 3031          1497519477336 Counter_Arch
(_unit VHDL (counter 0 4(counter_arch 0 14))
	(_version vd0)
	(_time 1497519477337 2017.06.15 11:37:57)
	(_source (\./../../../src/counter.vhd\))
	(_parameters tan)
	(_code e0b4e2b3b6b6b1f6b1e5f4bab4e7e2e6e3e6b6e7e5)
	(_ent
		(_time 1497272646401)
	)
	(_comp
		(RippleCarryAdder
			(_object
				(_gen (_int size -1 0 16(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 18(_array -2 ((_dto c 1 i 0)))))
				(_port (_int inA 3 0 18(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inB 4 0 19(_ent (_in))))
				(_port (_int carryIn -2 0 20(_ent (_in))))
				(_port (_int carryOut -2 0 21(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 22(_array -2 ((_dto c 3 i 0)))))
				(_port (_int sum 5 0 22(_ent (_out))))
			)
		)
		(GRegister
			(_object
				(_gen (_int size -1 0 27(_ent((i 8)))))
				(_port (_int clock -2 0 29(_ent (_in))))
				(_port (_int reset -2 0 30(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 31(_array -2 ((_dto c 4 i 0)))))
				(_port (_int data 3 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 32(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 4 0 32(_ent (_out))))
			)
		)
	)
	(_inst rcaInstance 0 45(_comp RippleCarryAdder)
		(_gen
			((size)(_code 6))
		)
		(_port
			((inA)(inA))
			((inB)(loopback))
			((carryIn)((i 2)))
			((carryOut)(_open))
			((sum)(data))
		)
		(_use (_ent . RippleCarryAdder)
			(_gen
				((size)(_code 7))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((carryIn)(carryIn))
				((carryOut)(carryOut))
				((sum)(sum))
			)
		)
	)
	(_inst registerInstance 0 55(_comp GRegister)
		(_gen
			((size)(_code 8))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((data)(data))
			((value)(loopback))
		)
		(_use (_ent . GRegister)
			(_gen
				((size)(_code 9))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((data)(data))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 7(_ent(_in))))
		(_port (_int reset -2 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2 ((_dto c 10 i 0)))))
		(_port (_int inA 0 0 9(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 10(_array -2 ((_dto c 11 i 0)))))
		(_port (_int value 1 0 10(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 37(_array -2 ((_dto c 12 i 0)))))
		(_sig (_int data 2 0 37(_arch(_uni))))
		(_sig (_int loopback 2 0 41(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment (_trgt(3))(_sens(5)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Counter_Arch 13 -1)
)
I 000055 55 797           1497519477412 FullAdder_Arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 14))
	(_version vd0)
	(_time 1497519477413 2017.06.15 11:37:57)
	(_source (\./../../../src/fulladder.vhd\))
	(_parameters tan)
	(_code 1e4a1a184e4919084c190f444b181a181b191c1818)
	(_ent
		(_time 1497272646463)
	)
	(_object
		(_port (_int inB -1 0 6(_ent(_in))))
		(_port (_int inA -1 0 7(_ent(_in))))
		(_port (_int carryIn -1 0 8(_ent(_in))))
		(_port (_int carryOut -1 0 9(_ent(_out))))
		(_port (_int sum -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(4))(_sens(0)(1)(2)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FullAdder_Arch 2 -1)
)
I 000055 55 1063          1497519477475 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497519477476 2017.06.15 11:37:57)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code 6d39686c3b3a3c7b6b6c74363f6a696b686a6f6b6a)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
I 000062 55 3109          1497519477537 RippleCarryAdder_Arch
(_unit VHDL (ripplecarryadder 0 4(ripplecarryadder_arch 0 15))
	(_version vd0)
	(_time 1497519477538 2017.06.15 11:37:57)
	(_source (\./../../../src/ripplecarryadder.vhd\))
	(_parameters tan)
	(_code 9bce9b94c0cdcf8c9f99d8c1cf9d989d9a9c999c99)
	(_ent
		(_time 1497272646714)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int inA -2 0 19(_ent (_in))))
				(_port (_int inB -2 0 20(_ent (_in))))
				(_port (_int carryIn -2 0 21(_ent (_in))))
				(_port (_int carryOut -2 0 22(_ent (_out))))
				(_port (_int sum -2 0 23(_ent (_out))))
			)
		)
	)
	(_generate generateFullAdders 0 31(_for 4 )
		(_generate first 0 34(_if 0)
			(_inst fullAdderFirst 0 35(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryIn))
					((carryOut)(carryWires(_object 1)))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate internal 0 46(_if 1)
			(_inst fullAdderInternal 0 47(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 2)))
					((carryOut)(carryWires(_object 1)))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate last 0 58(_if 3)
			(_inst fullAdderLast 0 59(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 4)))
					((carryOut)(carryOut))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_object
			(_cnst (_int i 4 0 31(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 7(_array -2 ((_dto c 5 i 0)))))
		(_port (_int inA 0 0 7(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 8(_array -2 ((_dto c 6 i 0)))))
		(_port (_int inB 1 0 8(_ent(_in))))
		(_port (_int carryIn -2 0 9(_ent(_in))))
		(_port (_int carryOut -2 0 10(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2 ((_dto c 7 i 0)))))
		(_port (_int sum 2 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-2~downto~0}~13 0 27(_array -2 ((_dto c 8 i 0)))))
		(_sig (_int carryWires 3 0 27(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 31(_scalar (_to i 0 c 9))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . RippleCarryAdder_Arch 10 -1)
)
I 000063 55 2309          1497519477599 ArithmeticShifter_Arch
(_unit VHDL (arithmeticshifter 0 5(arithmeticshifter_arch 0 17))
	(_version vd0)
	(_time 1497519477600 2017.06.15 11:37:57)
	(_source (\./../../../src/arithmeticshifter.vhd\))
	(_parameters tan)
	(_code da8ed989898d87cddc88c280dfdcdfdddedcd3dcd9)
	(_ent
		(_time 1497519123817)
	)
	(_comp
		(MuxWithOffset
			(_object
				(_gen (_int size -1 0 20(_ent((i 8)))))
				(_gen (_int selSize -1 0 21(_ent((i 3)))))
				(_gen (_int offset -3 0 22(_ent((i 0)))))
				(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~13 0 25(_array -2 ((_dto c 0 i 0)))))
				(_port (_int sel 4 0 25(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 26(_array -2 ((_dto c 1 i 0)))))
				(_port (_int input 5 0 26(_ent (_in))))
				(_port (_int output -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate generateMuxes 0 32(_for 3 )
		(_inst mux 0 33(_comp MuxWithOffset)
			(_gen
				((size)(_code 2))
				((selSize)(_code 3))
				((offset)(_code 4))
			)
			(_port
				((sel)(shift))
				((input)(input))
				((output)(output(_object 2)))
			)
			(_use (_ent . MuxWithOffset)
				(_gen
					((size)(_code 5))
					((selSize)(_code 6))
					((offset)(_code 7))
				)
				(_port
					((sel)(sel))
					((input)(input))
					((output)(output))
				)
			)
		)
		(_object
			(_cnst (_int i 3 0 32(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int shiftSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~12 0 11(_array -2 ((_dto c 8 i 0)))))
		(_port (_int shift 0 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 9 i 0)))))
		(_port (_int input 1 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~122 0 13(_array -2 ((_dto c 10 i 0)))))
		(_port (_int output 2 0 13(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 32(_scalar (_to i 0 c 11))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_Arch 12 -1)
)
I 000059 55 1304          1497519477648 MuxWithOffset_Arch
(_unit VHDL (muxwithoffset 0 5(muxwithoffset_arch 0 18))
	(_version vd0)
	(_time 1497519477649 2017.06.15 11:37:57)
	(_source (\./../../../src/muxwithoffset.vhd\))
	(_parameters tan)
	(_code 095d5e0e055f551e0c0f10525c0f010f5f0f0f0f0f)
	(_ent
		(_time 1497518575753)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int selSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_gen (_int offset -2 0 9 \0\ (_ent gms((i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~12 0 12(_array -3 ((_dto c 1 i 0)))))
		(_port (_int sel 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -3 ((_dto c 2 i 0)))))
		(_port (_int input 1 0 13(_ent(_in))))
		(_port (_int output -3 0 14(_ent(_out))))
		(_var (_int selValue -2 0 22(_prcs 0((i 0)))))
		(_prcs
			(selection(_arch 0 0 21(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . MuxWithOffset_Arch 3 -1)
)
I 000066 55 2358          1497519477711 ArithmeticShifter_TB_Arch
(_unit VHDL (arithmeticshifter_tb 0 5(arithmeticshifter_tb_arch 0 8))
	(_version vd0)
	(_time 1497519477712 2017.06.15 11:37:57)
	(_source (\./../../../test/shifter_tb.vhd\))
	(_parameters tan)
	(_code 4713454442101a5040175f1d4241424043414e4144)
	(_ent
		(_time 1497519168129)
	)
	(_comp
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 15(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 16(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int shift 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~132 0 21(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 4 0 21(_ent (_out))))
			)
		)
	)
	(_inst shifterUnderTest 0 32(_comp ArithmeticShifter)
		(_gen
			((size)((i 12)))
			((shiftSize)((i 4)))
		)
		(_port
			((shift)(test_shift))
			((input)(test_in))
			((output)(_open))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)((i 12)))
				((shiftSize)((i 4)))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 10(_arch((i 12)))))
		(_cnst (_int SHIFT_SIZE -1 0 11(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~134 0 25(_array -2 ((_dto i 11 i 0)))))
		(_sig (_int test_in 0 0 25(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 26(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_shift 1 0 26(_arch(_uni))))
		(_sig (_int test_clock -2 0 28(_arch(_uni((i 2)))(_event))))
		(_sig (_int test_end -2 0 29(_arch(_uni((i 2))))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_trgt(2))(_sens(2)(3)))))
			(driveProcess(_arch 1 0 47(_prcs (_trgt(0)(1)(3))(_sens(2))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_TB_Arch 5 -1)
)
I 000053 55 3031          1497519488586 Counter_Arch
(_unit VHDL (counter 0 4(counter_arch 0 14))
	(_version vd0)
	(_time 1497519488587 2017.06.15 11:38:08)
	(_source (\./../../../src/counter.vhd\))
	(_parameters tan)
	(_code c2909597969493d493c7d69896c5c0c4c1c494c5c7)
	(_ent
		(_time 1497272646401)
	)
	(_comp
		(RippleCarryAdder
			(_object
				(_gen (_int size -1 0 16(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 18(_array -2 ((_dto c 1 i 0)))))
				(_port (_int inA 3 0 18(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inB 4 0 19(_ent (_in))))
				(_port (_int carryIn -2 0 20(_ent (_in))))
				(_port (_int carryOut -2 0 21(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 22(_array -2 ((_dto c 3 i 0)))))
				(_port (_int sum 5 0 22(_ent (_out))))
			)
		)
		(GRegister
			(_object
				(_gen (_int size -1 0 27(_ent((i 8)))))
				(_port (_int clock -2 0 29(_ent (_in))))
				(_port (_int reset -2 0 30(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 31(_array -2 ((_dto c 4 i 0)))))
				(_port (_int data 3 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 32(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 4 0 32(_ent (_out))))
			)
		)
	)
	(_inst rcaInstance 0 45(_comp RippleCarryAdder)
		(_gen
			((size)(_code 6))
		)
		(_port
			((inA)(inA))
			((inB)(loopback))
			((carryIn)((i 2)))
			((carryOut)(_open))
			((sum)(data))
		)
		(_use (_ent . RippleCarryAdder)
			(_gen
				((size)(_code 7))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((carryIn)(carryIn))
				((carryOut)(carryOut))
				((sum)(sum))
			)
		)
	)
	(_inst registerInstance 0 55(_comp GRegister)
		(_gen
			((size)(_code 8))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((data)(data))
			((value)(loopback))
		)
		(_use (_ent . GRegister)
			(_gen
				((size)(_code 9))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((data)(data))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 7(_ent(_in))))
		(_port (_int reset -2 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2 ((_dto c 10 i 0)))))
		(_port (_int inA 0 0 9(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 10(_array -2 ((_dto c 11 i 0)))))
		(_port (_int value 1 0 10(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 37(_array -2 ((_dto c 12 i 0)))))
		(_sig (_int data 2 0 37(_arch(_uni))))
		(_sig (_int loopback 2 0 41(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment (_trgt(3))(_sens(5)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Counter_Arch 13 -1)
)
I 000055 55 797           1497519488649 FullAdder_Arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 14))
	(_version vd0)
	(_time 1497519488650 2017.06.15 11:38:08)
	(_source (\./../../../src/fulladder.vhd\))
	(_parameters tan)
	(_code 10424316154717064217014a451614161517121616)
	(_ent
		(_time 1497272646463)
	)
	(_object
		(_port (_int inB -1 0 6(_ent(_in))))
		(_port (_int inA -1 0 7(_ent(_in))))
		(_port (_int carryIn -1 0 8(_ent(_in))))
		(_port (_int carryOut -1 0 9(_ent(_out))))
		(_port (_int sum -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(4))(_sens(0)(1)(2)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FullAdder_Arch 2 -1)
)
I 000055 55 1063          1497519488804 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497519488805 2017.06.15 11:38:08)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code 9dcfcf93cbcacc8b9b9c84c6cf9a999b989a9f9b9a)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
I 000062 55 3109          1497519488865 RippleCarryAdder_Arch
(_unit VHDL (ripplecarryadder 0 4(ripplecarryadder_arch 0 15))
	(_version vd0)
	(_time 1497519488866 2017.06.15 11:38:08)
	(_source (\./../../../src/ripplecarryadder.vhd\))
	(_parameters tan)
	(_code dc8f8b8e868a88cbd8de9f8688dadfdadddbdedbde)
	(_ent
		(_time 1497272646714)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int inA -2 0 19(_ent (_in))))
				(_port (_int inB -2 0 20(_ent (_in))))
				(_port (_int carryIn -2 0 21(_ent (_in))))
				(_port (_int carryOut -2 0 22(_ent (_out))))
				(_port (_int sum -2 0 23(_ent (_out))))
			)
		)
	)
	(_generate generateFullAdders 0 31(_for 4 )
		(_generate first 0 34(_if 0)
			(_inst fullAdderFirst 0 35(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryIn))
					((carryOut)(carryWires(_object 1)))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate internal 0 46(_if 1)
			(_inst fullAdderInternal 0 47(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 2)))
					((carryOut)(carryWires(_object 1)))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate last 0 58(_if 3)
			(_inst fullAdderLast 0 59(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 4)))
					((carryOut)(carryOut))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_object
			(_cnst (_int i 4 0 31(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 7(_array -2 ((_dto c 5 i 0)))))
		(_port (_int inA 0 0 7(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 8(_array -2 ((_dto c 6 i 0)))))
		(_port (_int inB 1 0 8(_ent(_in))))
		(_port (_int carryIn -2 0 9(_ent(_in))))
		(_port (_int carryOut -2 0 10(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2 ((_dto c 7 i 0)))))
		(_port (_int sum 2 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-2~downto~0}~13 0 27(_array -2 ((_dto c 8 i 0)))))
		(_sig (_int carryWires 3 0 27(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 31(_scalar (_to i 0 c 9))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . RippleCarryAdder_Arch 10 -1)
)
I 000063 55 2309          1497519488915 ArithmeticShifter_Arch
(_unit VHDL (arithmeticshifter 0 5(arithmeticshifter_arch 0 17))
	(_version vd0)
	(_time 1497519488916 2017.06.15 11:38:08)
	(_source (\./../../../src/arithmeticshifter.vhd\))
	(_parameters tan)
	(_code 1a484d1c494d470d1c4802401f1c1f1d1e1c131c19)
	(_ent
		(_time 1497519123817)
	)
	(_comp
		(MuxWithOffset
			(_object
				(_gen (_int size -1 0 20(_ent((i 8)))))
				(_gen (_int selSize -1 0 21(_ent((i 3)))))
				(_gen (_int offset -3 0 22(_ent((i 0)))))
				(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~13 0 25(_array -2 ((_dto c 0 i 0)))))
				(_port (_int sel 4 0 25(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 26(_array -2 ((_dto c 1 i 0)))))
				(_port (_int input 5 0 26(_ent (_in))))
				(_port (_int output -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate generateMuxes 0 32(_for 3 )
		(_inst mux 0 33(_comp MuxWithOffset)
			(_gen
				((size)(_code 2))
				((selSize)(_code 3))
				((offset)(_code 4))
			)
			(_port
				((sel)(shift))
				((input)(input))
				((output)(output(_object 2)))
			)
			(_use (_ent . MuxWithOffset)
				(_gen
					((size)(_code 5))
					((selSize)(_code 6))
					((offset)(_code 7))
				)
				(_port
					((sel)(sel))
					((input)(input))
					((output)(output))
				)
			)
		)
		(_object
			(_cnst (_int i 3 0 32(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int shiftSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~12 0 11(_array -2 ((_dto c 8 i 0)))))
		(_port (_int shift 0 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 9 i 0)))))
		(_port (_int input 1 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~122 0 13(_array -2 ((_dto c 10 i 0)))))
		(_port (_int output 2 0 13(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 32(_scalar (_to i 0 c 11))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_Arch 12 -1)
)
I 000059 55 1304          1497519488961 MuxWithOffset_Arch
(_unit VHDL (muxwithoffset 0 5(muxwithoffset_arch 0 18))
	(_version vd0)
	(_time 1497519488962 2017.06.15 11:38:08)
	(_source (\./../../../src/muxwithoffset.vhd\))
	(_parameters tan)
	(_code 396b3b3d356f652e3c3f20626c3f313f6f3f3f3f3f)
	(_ent
		(_time 1497518575753)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int selSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_gen (_int offset -2 0 9 \0\ (_ent gms((i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~12 0 12(_array -3 ((_dto c 1 i 0)))))
		(_port (_int sel 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -3 ((_dto c 2 i 0)))))
		(_port (_int input 1 0 13(_ent(_in))))
		(_port (_int output -3 0 14(_ent(_out))))
		(_var (_int selValue -2 0 22(_prcs 0((i 0)))))
		(_prcs
			(selection(_arch 0 0 21(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . MuxWithOffset_Arch 3 -1)
)
I 000066 55 2358          1497519489023 ArithmeticShifter_TB_Arch
(_unit VHDL (arithmeticshifter_tb 0 5(arithmeticshifter_tb_arch 0 8))
	(_version vd0)
	(_time 1497519489024 2017.06.15 11:38:09)
	(_source (\./../../../test/shifter_tb.vhd\))
	(_parameters tan)
	(_code 782a2f78722f256f7f2860227d7e7d7f7c7e717e7b)
	(_ent
		(_time 1497519168129)
	)
	(_comp
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 15(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 16(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int shift 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~132 0 21(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 4 0 21(_ent (_out))))
			)
		)
	)
	(_inst shifterUnderTest 0 32(_comp ArithmeticShifter)
		(_gen
			((size)((i 12)))
			((shiftSize)((i 4)))
		)
		(_port
			((shift)(test_shift))
			((input)(test_in))
			((output)(_open))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)((i 12)))
				((shiftSize)((i 4)))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 10(_arch((i 12)))))
		(_cnst (_int SHIFT_SIZE -1 0 11(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~134 0 25(_array -2 ((_dto i 11 i 0)))))
		(_sig (_int test_in 0 0 25(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 26(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_shift 1 0 26(_arch(_uni))))
		(_sig (_int test_clock -2 0 28(_arch(_uni((i 2)))(_event))))
		(_sig (_int test_end -2 0 29(_arch(_uni((i 2))))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_trgt(2))(_sens(2)(3)))))
			(driveProcess(_arch 1 0 47(_prcs (_trgt(0)(1)(3))(_sens(2))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_TB_Arch 5 -1)
)
I 000053 55 3031          1497519572789 Counter_Arch
(_unit VHDL (counter 0 4(counter_arch 0 14))
	(_version vd0)
	(_time 1497519572790 2017.06.15 11:39:32)
	(_source (\./../../../src/counter.vhd\))
	(_parameters tan)
	(_code ada9a8faaffbfcbbfca8b9f7f9aaafabaeabfbaaa8)
	(_ent
		(_time 1497272646401)
	)
	(_comp
		(RippleCarryAdder
			(_object
				(_gen (_int size -1 0 16(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 18(_array -2 ((_dto c 1 i 0)))))
				(_port (_int inA 3 0 18(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inB 4 0 19(_ent (_in))))
				(_port (_int carryIn -2 0 20(_ent (_in))))
				(_port (_int carryOut -2 0 21(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 22(_array -2 ((_dto c 3 i 0)))))
				(_port (_int sum 5 0 22(_ent (_out))))
			)
		)
		(GRegister
			(_object
				(_gen (_int size -1 0 27(_ent((i 8)))))
				(_port (_int clock -2 0 29(_ent (_in))))
				(_port (_int reset -2 0 30(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 31(_array -2 ((_dto c 4 i 0)))))
				(_port (_int data 3 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 32(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 4 0 32(_ent (_out))))
			)
		)
	)
	(_inst rcaInstance 0 45(_comp RippleCarryAdder)
		(_gen
			((size)(_code 6))
		)
		(_port
			((inA)(inA))
			((inB)(loopback))
			((carryIn)((i 2)))
			((carryOut)(_open))
			((sum)(data))
		)
		(_use (_ent . RippleCarryAdder)
			(_gen
				((size)(_code 7))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((carryIn)(carryIn))
				((carryOut)(carryOut))
				((sum)(sum))
			)
		)
	)
	(_inst registerInstance 0 55(_comp GRegister)
		(_gen
			((size)(_code 8))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((data)(data))
			((value)(loopback))
		)
		(_use (_ent . GRegister)
			(_gen
				((size)(_code 9))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((data)(data))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 7(_ent(_in))))
		(_port (_int reset -2 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2 ((_dto c 10 i 0)))))
		(_port (_int inA 0 0 9(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 10(_array -2 ((_dto c 11 i 0)))))
		(_port (_int value 1 0 10(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 37(_array -2 ((_dto c 12 i 0)))))
		(_sig (_int data 2 0 37(_arch(_uni))))
		(_sig (_int loopback 2 0 41(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment (_trgt(3))(_sens(5)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Counter_Arch 13 -1)
)
I 000055 55 797           1497519572865 FullAdder_Arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 14))
	(_version vd0)
	(_time 1497519572866 2017.06.15 11:39:32)
	(_source (\./../../../src/fulladder.vhd\))
	(_parameters tan)
	(_code fcf8fcadaaabfbeaaefbeda6a9faf8faf9fbfefafa)
	(_ent
		(_time 1497272646463)
	)
	(_object
		(_port (_int inB -1 0 6(_ent(_in))))
		(_port (_int inA -1 0 7(_ent(_in))))
		(_port (_int carryIn -1 0 8(_ent(_in))))
		(_port (_int carryOut -1 0 9(_ent(_out))))
		(_port (_int sum -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(4))(_sens(0)(1)(2)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FullAdder_Arch 2 -1)
)
I 000055 55 1063          1497519572930 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497519572931 2017.06.15 11:39:32)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code 3a3e3a3e696d6b2c3c3b2361683d3e3c3f3d383c3d)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
I 000062 55 3109          1497519572990 RippleCarryAdder_Arch
(_unit VHDL (ripplecarryadder 0 4(ripplecarryadder_arch 0 15))
	(_version vd0)
	(_time 1497519572991 2017.06.15 11:39:32)
	(_source (\./../../../src/ripplecarryadder.vhd\))
	(_parameters tan)
	(_code 797c7c78792f2d6e7d7b3a232d7f7a7f787e7b7e7b)
	(_ent
		(_time 1497272646714)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int inA -2 0 19(_ent (_in))))
				(_port (_int inB -2 0 20(_ent (_in))))
				(_port (_int carryIn -2 0 21(_ent (_in))))
				(_port (_int carryOut -2 0 22(_ent (_out))))
				(_port (_int sum -2 0 23(_ent (_out))))
			)
		)
	)
	(_generate generateFullAdders 0 31(_for 4 )
		(_generate first 0 34(_if 0)
			(_inst fullAdderFirst 0 35(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryIn))
					((carryOut)(carryWires(_object 1)))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate internal 0 46(_if 1)
			(_inst fullAdderInternal 0 47(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 2)))
					((carryOut)(carryWires(_object 1)))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate last 0 58(_if 3)
			(_inst fullAdderLast 0 59(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 4)))
					((carryOut)(carryOut))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_object
			(_cnst (_int i 4 0 31(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 7(_array -2 ((_dto c 5 i 0)))))
		(_port (_int inA 0 0 7(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 8(_array -2 ((_dto c 6 i 0)))))
		(_port (_int inB 1 0 8(_ent(_in))))
		(_port (_int carryIn -2 0 9(_ent(_in))))
		(_port (_int carryOut -2 0 10(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2 ((_dto c 7 i 0)))))
		(_port (_int sum 2 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-2~downto~0}~13 0 27(_array -2 ((_dto c 8 i 0)))))
		(_sig (_int carryWires 3 0 27(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 31(_scalar (_to i 0 c 9))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . RippleCarryAdder_Arch 10 -1)
)
I 000063 55 2304          1497519573039 ArithmeticShifter_Arch
(_unit VHDL (arithmeticshifter 0 5(arithmeticshifter_arch 0 17))
	(_version vd0)
	(_time 1497519573040 2017.06.15 11:39:33)
	(_source (\./../../../src/arithmeticshifter.vhd\))
	(_parameters tan)
	(_code a7a3a1f1a2f0fab0a1f5bffda2a1a2a0a3a1aea1a4)
	(_ent
		(_time 1497519573037)
	)
	(_comp
		(MuxWithOffset
			(_object
				(_gen (_int size -1 0 20(_ent((i 8)))))
				(_gen (_int selSize -1 0 21(_ent((i 3)))))
				(_gen (_int offset -3 0 22(_ent((i 0)))))
				(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~13 0 25(_array -2 ((_dto c 0 i 0)))))
				(_port (_int sel 4 0 25(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 26(_array -2 ((_dto c 1 i 0)))))
				(_port (_int input 5 0 26(_ent (_in))))
				(_port (_int output -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate generateMuxes 0 32(_for 3 )
		(_inst mux 0 33(_comp MuxWithOffset)
			(_gen
				((size)(_code 2))
				((selSize)(_code 3))
				((offset)(_code 4))
			)
			(_port
				((sel)(shift))
				((input)(input))
				((output)(output(_object 2)))
			)
			(_use (_ent . MuxWithOffset)
				(_gen
					((size)(_code 5))
					((selSize)(_code 6))
					((offset)(_code 7))
				)
				(_port
					((sel)(sel))
					((input)(input))
					((output)(output))
				)
			)
		)
		(_object
			(_cnst (_int i 3 0 32(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int shiftSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~12 0 11(_array -2 ((_dto c 8 i 0)))))
		(_port (_int shift 0 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 9 i 0)))))
		(_port (_int input 1 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 10 i 0)))))
		(_port (_int output 2 0 13(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 32(_scalar (_to i 0 c 11))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_Arch 12 -1)
)
I 000059 55 1304          1497519573242 MuxWithOffset_Arch
(_unit VHDL (muxwithoffset 0 5(muxwithoffset_arch 0 18))
	(_version vd0)
	(_time 1497519573243 2017.06.15 11:39:33)
	(_source (\./../../../src/muxwithoffset.vhd\))
	(_parameters tan)
	(_code 73772f7375252f6476756a2826757b752575757575)
	(_ent
		(_time 1497518575753)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int selSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_gen (_int offset -2 0 9 \0\ (_ent gms((i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~12 0 12(_array -3 ((_dto c 1 i 0)))))
		(_port (_int sel 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -3 ((_dto c 2 i 0)))))
		(_port (_int input 1 0 13(_ent(_in))))
		(_port (_int output -3 0 14(_ent(_out))))
		(_var (_int selValue -2 0 22(_prcs 0((i 0)))))
		(_prcs
			(selection(_arch 0 0 21(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . MuxWithOffset_Arch 3 -1)
)
I 000066 55 2358          1497519573305 ArithmeticShifter_TB_Arch
(_unit VHDL (arithmeticshifter_tb 0 5(arithmeticshifter_tb_arch 0 8))
	(_version vd0)
	(_time 1497519573306 2017.06.15 11:39:33)
	(_source (\./../../../test/shifter_tb.vhd\))
	(_parameters tan)
	(_code c1c5c895c2969cd6c691d99bc4c7c4c6c5c7c8c7c2)
	(_ent
		(_time 1497519168129)
	)
	(_comp
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 15(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 16(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int shift 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~132 0 21(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 4 0 21(_ent (_out))))
			)
		)
	)
	(_inst shifterUnderTest 0 32(_comp ArithmeticShifter)
		(_gen
			((size)((i 12)))
			((shiftSize)((i 4)))
		)
		(_port
			((shift)(test_shift))
			((input)(test_in))
			((output)(_open))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)((i 12)))
				((shiftSize)((i 4)))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 10(_arch((i 12)))))
		(_cnst (_int SHIFT_SIZE -1 0 11(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~134 0 25(_array -2 ((_dto i 11 i 0)))))
		(_sig (_int test_in 0 0 25(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 26(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_shift 1 0 26(_arch(_uni))))
		(_sig (_int test_clock -2 0 28(_arch(_uni((i 2)))(_event))))
		(_sig (_int test_end -2 0 29(_arch(_uni((i 2))))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_trgt(2))(_sens(2)(3)))))
			(driveProcess(_arch 1 0 47(_prcs (_trgt(0)(1)(3))(_sens(2))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_TB_Arch 5 -1)
)
I 000053 55 3031          1497519637305 Counter_Arch
(_unit VHDL (counter 0 4(counter_arch 0 14))
	(_version vd0)
	(_time 1497519637306 2017.06.15 11:40:37)
	(_source (\./../../../src/counter.vhd\))
	(_parameters tan)
	(_code b1b5b0e5e6e7e0a7e0b4a5ebe5b6b3b7b2b7e7b6b4)
	(_ent
		(_time 1497272646401)
	)
	(_comp
		(RippleCarryAdder
			(_object
				(_gen (_int size -1 0 16(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 18(_array -2 ((_dto c 1 i 0)))))
				(_port (_int inA 3 0 18(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inB 4 0 19(_ent (_in))))
				(_port (_int carryIn -2 0 20(_ent (_in))))
				(_port (_int carryOut -2 0 21(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 22(_array -2 ((_dto c 3 i 0)))))
				(_port (_int sum 5 0 22(_ent (_out))))
			)
		)
		(GRegister
			(_object
				(_gen (_int size -1 0 27(_ent((i 8)))))
				(_port (_int clock -2 0 29(_ent (_in))))
				(_port (_int reset -2 0 30(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 31(_array -2 ((_dto c 4 i 0)))))
				(_port (_int data 3 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 32(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 4 0 32(_ent (_out))))
			)
		)
	)
	(_inst rcaInstance 0 45(_comp RippleCarryAdder)
		(_gen
			((size)(_code 6))
		)
		(_port
			((inA)(inA))
			((inB)(loopback))
			((carryIn)((i 2)))
			((carryOut)(_open))
			((sum)(data))
		)
		(_use (_ent . RippleCarryAdder)
			(_gen
				((size)(_code 7))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((carryIn)(carryIn))
				((carryOut)(carryOut))
				((sum)(sum))
			)
		)
	)
	(_inst registerInstance 0 55(_comp GRegister)
		(_gen
			((size)(_code 8))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((data)(data))
			((value)(loopback))
		)
		(_use (_ent . GRegister)
			(_gen
				((size)(_code 9))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((data)(data))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 7(_ent(_in))))
		(_port (_int reset -2 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2 ((_dto c 10 i 0)))))
		(_port (_int inA 0 0 9(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 10(_array -2 ((_dto c 11 i 0)))))
		(_port (_int value 1 0 10(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 37(_array -2 ((_dto c 12 i 0)))))
		(_sig (_int data 2 0 37(_arch(_uni))))
		(_sig (_int loopback 2 0 41(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment (_trgt(3))(_sens(5)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Counter_Arch 13 -1)
)
I 000055 55 797           1497519637381 FullAdder_Arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 14))
	(_version vd0)
	(_time 1497519637382 2017.06.15 11:40:37)
	(_source (\./../../../src/fulladder.vhd\))
	(_parameters tan)
	(_code fffbfbaeaca8f8e9adf8eea5aaf9fbf9faf8fdf9f9)
	(_ent
		(_time 1497272646463)
	)
	(_object
		(_port (_int inB -1 0 6(_ent(_in))))
		(_port (_int inA -1 0 7(_ent(_in))))
		(_port (_int carryIn -1 0 8(_ent(_in))))
		(_port (_int carryOut -1 0 9(_ent(_out))))
		(_port (_int sum -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(4))(_sens(0)(1)(2)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FullAdder_Arch 2 -1)
)
I 000055 55 1063          1497519637430 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497519637431 2017.06.15 11:40:37)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code 2e2a2a2b79797f38282f37757c292a282b292c2829)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
I 000062 55 3109          1497519637633 RippleCarryAdder_Arch
(_unit VHDL (ripplecarryadder 0 4(ripplecarryadder_arch 0 15))
	(_version vd0)
	(_time 1497519637634 2017.06.15 11:40:37)
	(_source (\./../../../src/ripplecarryadder.vhd\))
	(_parameters tan)
	(_code f9fcf8a9f9afadeefdfbbaa3adfffafff8fefbfefb)
	(_ent
		(_time 1497272646714)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int inA -2 0 19(_ent (_in))))
				(_port (_int inB -2 0 20(_ent (_in))))
				(_port (_int carryIn -2 0 21(_ent (_in))))
				(_port (_int carryOut -2 0 22(_ent (_out))))
				(_port (_int sum -2 0 23(_ent (_out))))
			)
		)
	)
	(_generate generateFullAdders 0 31(_for 4 )
		(_generate first 0 34(_if 0)
			(_inst fullAdderFirst 0 35(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryIn))
					((carryOut)(carryWires(_object 1)))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate internal 0 46(_if 1)
			(_inst fullAdderInternal 0 47(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 2)))
					((carryOut)(carryWires(_object 1)))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate last 0 58(_if 3)
			(_inst fullAdderLast 0 59(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 4)))
					((carryOut)(carryOut))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_object
			(_cnst (_int i 4 0 31(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 7(_array -2 ((_dto c 5 i 0)))))
		(_port (_int inA 0 0 7(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 8(_array -2 ((_dto c 6 i 0)))))
		(_port (_int inB 1 0 8(_ent(_in))))
		(_port (_int carryIn -2 0 9(_ent(_in))))
		(_port (_int carryOut -2 0 10(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2 ((_dto c 7 i 0)))))
		(_port (_int sum 2 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-2~downto~0}~13 0 27(_array -2 ((_dto c 8 i 0)))))
		(_sig (_int carryWires 3 0 27(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 31(_scalar (_to i 0 c 9))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . RippleCarryAdder_Arch 10 -1)
)
I 000063 55 2304          1497519637694 ArithmeticShifter_Arch
(_unit VHDL (arithmeticshifter 0 5(arithmeticshifter_arch 0 17))
	(_version vd0)
	(_time 1497519637695 2017.06.15 11:40:37)
	(_source (\./../../../src/arithmeticshifter.vhd\))
	(_parameters tan)
	(_code 4743424442101a5041155f1d4241424043414e4144)
	(_ent
		(_time 1497519573036)
	)
	(_comp
		(MuxWithOffset
			(_object
				(_gen (_int size -1 0 20(_ent((i 8)))))
				(_gen (_int selSize -1 0 21(_ent((i 3)))))
				(_gen (_int offset -3 0 22(_ent((i 0)))))
				(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~13 0 25(_array -2 ((_dto c 0 i 0)))))
				(_port (_int sel 4 0 25(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 26(_array -2 ((_dto c 1 i 0)))))
				(_port (_int input 5 0 26(_ent (_in))))
				(_port (_int output -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate generateMuxes 0 32(_for 3 )
		(_inst mux 0 33(_comp MuxWithOffset)
			(_gen
				((size)(_code 2))
				((selSize)(_code 3))
				((offset)(_code 4))
			)
			(_port
				((sel)(shift))
				((input)(input))
				((output)(output(_object 2)))
			)
			(_use (_ent . MuxWithOffset)
				(_gen
					((size)(_code 5))
					((selSize)(_code 6))
					((offset)(_code 7))
				)
				(_port
					((sel)(sel))
					((input)(input))
					((output)(output))
				)
			)
		)
		(_object
			(_cnst (_int i 3 0 32(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int shiftSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~12 0 11(_array -2 ((_dto c 8 i 0)))))
		(_port (_int shift 0 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 9 i 0)))))
		(_port (_int input 1 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 10 i 0)))))
		(_port (_int output 2 0 13(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 32(_scalar (_to i 0 c 11))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_Arch 12 -1)
)
I 000059 55 1304          1497519637742 MuxWithOffset_Arch
(_unit VHDL (muxwithoffset 0 5(muxwithoffset_arch 0 18))
	(_version vd0)
	(_time 1497519637743 2017.06.15 11:40:37)
	(_source (\./../../../src/muxwithoffset.vhd\))
	(_parameters tan)
	(_code 6763376665313b7062617e3c32616f613161616161)
	(_ent
		(_time 1497518575753)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int selSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_gen (_int offset -2 0 9 \0\ (_ent gms((i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~12 0 12(_array -3 ((_dto c 1 i 0)))))
		(_port (_int sel 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -3 ((_dto c 2 i 0)))))
		(_port (_int input 1 0 13(_ent(_in))))
		(_port (_int output -3 0 14(_ent(_out))))
		(_var (_int selValue -2 0 22(_prcs 0((i 0)))))
		(_prcs
			(selection(_arch 0 0 21(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . MuxWithOffset_Arch 3 -1)
)
I 000066 55 2353          1497519637805 ArithmeticShifter_TB_Arch
(_unit VHDL (arithmeticshifter_tb 0 5(arithmeticshifter_tb_arch 0 8))
	(_version vd0)
	(_time 1497519637806 2017.06.15 11:40:37)
	(_source (\./../../../test/shifter_tb.vhd\))
	(_parameters tan)
	(_code b5b1b0e0b2e2e8a2b2e5adefb0b3b0b2b1b3bcb3b6)
	(_ent
		(_time 1497519168129)
	)
	(_comp
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 15(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 16(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int shift 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 4 0 21(_ent (_out))))
			)
		)
	)
	(_inst shifterUnderTest 0 32(_comp ArithmeticShifter)
		(_gen
			((size)((i 12)))
			((shiftSize)((i 4)))
		)
		(_port
			((shift)(test_shift))
			((input)(test_in))
			((output)(_open))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)((i 12)))
				((shiftSize)((i 4)))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 10(_arch((i 12)))))
		(_cnst (_int SHIFT_SIZE -1 0 11(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~134 0 25(_array -2 ((_dto i 11 i 0)))))
		(_sig (_int test_in 0 0 25(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 26(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_shift 1 0 26(_arch(_uni))))
		(_sig (_int test_clock -2 0 28(_arch(_uni((i 2)))(_event))))
		(_sig (_int test_end -2 0 29(_arch(_uni((i 2))))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_trgt(2))(_sens(2)(3)))))
			(driveProcess(_arch 1 0 47(_prcs (_trgt(0)(1)(3))(_sens(2))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_TB_Arch 5 -1)
)
I 000053 55 3031          1497519765131 Counter_Arch
(_unit VHDL (counter 0 4(counter_arch 0 14))
	(_version vd0)
	(_time 1497519765132 2017.06.15 11:42:45)
	(_source (\./../../../src/counter.vhd\))
	(_parameters tan)
	(_code 15121012464344034410014f411217131613431210)
	(_ent
		(_time 1497272646401)
	)
	(_comp
		(RippleCarryAdder
			(_object
				(_gen (_int size -1 0 16(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 18(_array -2 ((_dto c 1 i 0)))))
				(_port (_int inA 3 0 18(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inB 4 0 19(_ent (_in))))
				(_port (_int carryIn -2 0 20(_ent (_in))))
				(_port (_int carryOut -2 0 21(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 22(_array -2 ((_dto c 3 i 0)))))
				(_port (_int sum 5 0 22(_ent (_out))))
			)
		)
		(GRegister
			(_object
				(_gen (_int size -1 0 27(_ent((i 8)))))
				(_port (_int clock -2 0 29(_ent (_in))))
				(_port (_int reset -2 0 30(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 31(_array -2 ((_dto c 4 i 0)))))
				(_port (_int data 3 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 32(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 4 0 32(_ent (_out))))
			)
		)
	)
	(_inst rcaInstance 0 45(_comp RippleCarryAdder)
		(_gen
			((size)(_code 6))
		)
		(_port
			((inA)(inA))
			((inB)(loopback))
			((carryIn)((i 2)))
			((carryOut)(_open))
			((sum)(data))
		)
		(_use (_ent . RippleCarryAdder)
			(_gen
				((size)(_code 7))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((carryIn)(carryIn))
				((carryOut)(carryOut))
				((sum)(sum))
			)
		)
	)
	(_inst registerInstance 0 55(_comp GRegister)
		(_gen
			((size)(_code 8))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((data)(data))
			((value)(loopback))
		)
		(_use (_ent . GRegister)
			(_gen
				((size)(_code 9))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((data)(data))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 7(_ent(_in))))
		(_port (_int reset -2 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2 ((_dto c 10 i 0)))))
		(_port (_int inA 0 0 9(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 10(_array -2 ((_dto c 11 i 0)))))
		(_port (_int value 1 0 10(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 37(_array -2 ((_dto c 12 i 0)))))
		(_sig (_int data 2 0 37(_arch(_uni))))
		(_sig (_int loopback 2 0 41(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment (_trgt(3))(_sens(5)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Counter_Arch 13 -1)
)
I 000055 55 797           1497519765196 FullAdder_Arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 14))
	(_version vd0)
	(_time 1497519765197 2017.06.15 11:42:45)
	(_source (\./../../../src/fulladder.vhd\))
	(_parameters tan)
	(_code 44434447451343521643551e114240424143464242)
	(_ent
		(_time 1497272646463)
	)
	(_object
		(_port (_int inB -1 0 6(_ent(_in))))
		(_port (_int inA -1 0 7(_ent(_in))))
		(_port (_int carryIn -1 0 8(_ent(_in))))
		(_port (_int carryOut -1 0 9(_ent(_out))))
		(_port (_int sum -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(4))(_sens(0)(1)(2)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FullAdder_Arch 2 -1)
)
I 000055 55 1063          1497519765274 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497519765275 2017.06.15 11:42:45)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code a1a6a0f7a2f6f0b7a7a0b8faf3a6a5a7a4a6a3a7a6)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
I 000062 55 3109          1497519765337 RippleCarryAdder_Arch
(_unit VHDL (ripplecarryadder 0 4(ripplecarryadder_arch 0 15))
	(_version vd0)
	(_time 1497519765338 2017.06.15 11:42:45)
	(_source (\./../../../src/ripplecarryadder.vhd\))
	(_parameters tan)
	(_code e0e6e4b3e9b6b4f7e4e2a3bab4e6e3e6e1e7e2e7e2)
	(_ent
		(_time 1497272646714)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int inA -2 0 19(_ent (_in))))
				(_port (_int inB -2 0 20(_ent (_in))))
				(_port (_int carryIn -2 0 21(_ent (_in))))
				(_port (_int carryOut -2 0 22(_ent (_out))))
				(_port (_int sum -2 0 23(_ent (_out))))
			)
		)
	)
	(_generate generateFullAdders 0 31(_for 4 )
		(_generate first 0 34(_if 0)
			(_inst fullAdderFirst 0 35(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryIn))
					((carryOut)(carryWires(_object 1)))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate internal 0 46(_if 1)
			(_inst fullAdderInternal 0 47(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 2)))
					((carryOut)(carryWires(_object 1)))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate last 0 58(_if 3)
			(_inst fullAdderLast 0 59(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 4)))
					((carryOut)(carryOut))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_object
			(_cnst (_int i 4 0 31(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 7(_array -2 ((_dto c 5 i 0)))))
		(_port (_int inA 0 0 7(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 8(_array -2 ((_dto c 6 i 0)))))
		(_port (_int inB 1 0 8(_ent(_in))))
		(_port (_int carryIn -2 0 9(_ent(_in))))
		(_port (_int carryOut -2 0 10(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2 ((_dto c 7 i 0)))))
		(_port (_int sum 2 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-2~downto~0}~13 0 27(_array -2 ((_dto c 8 i 0)))))
		(_sig (_int carryWires 3 0 27(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 31(_scalar (_to i 0 c 9))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . RippleCarryAdder_Arch 10 -1)
)
I 000063 55 2304          1497519765397 ArithmeticShifter_Arch
(_unit VHDL (arithmeticshifter 0 5(arithmeticshifter_arch 0 17))
	(_version vd0)
	(_time 1497519765398 2017.06.15 11:42:45)
	(_source (\./../../../src/arithmeticshifter.vhd\))
	(_parameters tan)
	(_code 1e19181849494309184c06441b181b191a1817181d)
	(_ent
		(_time 1497519573036)
	)
	(_comp
		(MuxWithOffset
			(_object
				(_gen (_int size -1 0 20(_ent((i 8)))))
				(_gen (_int selSize -1 0 21(_ent((i 3)))))
				(_gen (_int offset -3 0 22(_ent((i 0)))))
				(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~13 0 25(_array -2 ((_dto c 0 i 0)))))
				(_port (_int sel 4 0 25(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 26(_array -2 ((_dto c 1 i 0)))))
				(_port (_int input 5 0 26(_ent (_in))))
				(_port (_int output -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate generateMuxes 0 32(_for 3 )
		(_inst mux 0 33(_comp MuxWithOffset)
			(_gen
				((size)(_code 2))
				((selSize)(_code 3))
				((offset)(_code 4))
			)
			(_port
				((sel)(shift))
				((input)(input))
				((output)(output(_object 2)))
			)
			(_use (_ent . MuxWithOffset)
				(_gen
					((size)(_code 5))
					((selSize)(_code 6))
					((offset)(_code 7))
				)
				(_port
					((sel)(sel))
					((input)(input))
					((output)(output))
				)
			)
		)
		(_object
			(_cnst (_int i 3 0 32(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int shiftSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~12 0 11(_array -2 ((_dto c 8 i 0)))))
		(_port (_int shift 0 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 9 i 0)))))
		(_port (_int input 1 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 10 i 0)))))
		(_port (_int output 2 0 13(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 32(_scalar (_to i 0 c 11))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_Arch 12 -1)
)
I 000059 55 1304          1497519765461 MuxWithOffset_Arch
(_unit VHDL (muxwithoffset 0 5(muxwithoffset_arch 0 18))
	(_version vd0)
	(_time 1497519765462 2017.06.15 11:42:45)
	(_source (\./../../../src/muxwithoffset.vhd\))
	(_parameters tan)
	(_code 5d5a0e5f0c0b014a585b4406085b555b0b5b5b5b5b)
	(_ent
		(_time 1497518575753)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int selSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_gen (_int offset -2 0 9 \0\ (_ent gms((i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~12 0 12(_array -3 ((_dto c 1 i 0)))))
		(_port (_int sel 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -3 ((_dto c 2 i 0)))))
		(_port (_int input 1 0 13(_ent(_in))))
		(_port (_int output -3 0 14(_ent(_out))))
		(_var (_int selValue -2 0 22(_prcs 0((i 0)))))
		(_prcs
			(selection(_arch 0 0 21(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . MuxWithOffset_Arch 3 -1)
)
I 000066 55 2353          1497519765539 ArithmeticShifter_TB_Arch
(_unit VHDL (arithmeticshifter_tb 0 5(arithmeticshifter_tb_arch 0 8))
	(_version vd0)
	(_time 1497519765540 2017.06.15 11:42:45)
	(_source (\./../../../test/shifter_tb.vhd\))
	(_parameters tan)
	(_code abacadfdfbfcf6bcacfbb3f1aeadaeacafada2ada8)
	(_ent
		(_time 1497519168129)
	)
	(_comp
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 15(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 16(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int shift 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 4 0 21(_ent (_out))))
			)
		)
	)
	(_inst shifterUnderTest 0 32(_comp ArithmeticShifter)
		(_gen
			((size)((i 12)))
			((shiftSize)((i 4)))
		)
		(_port
			((shift)(test_shift))
			((input)(test_in))
			((output)(_open))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)((i 12)))
				((shiftSize)((i 4)))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 10(_arch((i 12)))))
		(_cnst (_int SHIFT_SIZE -1 0 11(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~134 0 25(_array -2 ((_dto i 11 i 0)))))
		(_sig (_int test_in 0 0 25(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 26(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_shift 1 0 26(_arch(_uni))))
		(_sig (_int test_clock -2 0 28(_arch(_uni((i 2)))(_event))))
		(_sig (_int test_end -2 0 29(_arch(_uni((i 2))))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_trgt(2))(_sens(2)(3)))))
			(driveProcess(_arch 1 0 47(_prcs (_trgt(0)(1)(3))(_sens(2))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_TB_Arch 5 -1)
)
I 000053 55 3031          1497520746352 Counter_Arch
(_unit VHDL (counter 0 4(counter_arch 0 14))
	(_version vd0)
	(_time 1497520746353 2017.06.15 11:59:06)
	(_source (\./../../../src/counter.vhd\))
	(_parameters tan)
	(_code f8feaea8a6aea9eea9fdeca2acfffafefbfeaefffd)
	(_ent
		(_time 1497272646401)
	)
	(_comp
		(RippleCarryAdder
			(_object
				(_gen (_int size -1 0 16(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 18(_array -2 ((_dto c 1 i 0)))))
				(_port (_int inA 3 0 18(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inB 4 0 19(_ent (_in))))
				(_port (_int carryIn -2 0 20(_ent (_in))))
				(_port (_int carryOut -2 0 21(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 22(_array -2 ((_dto c 3 i 0)))))
				(_port (_int sum 5 0 22(_ent (_out))))
			)
		)
		(GRegister
			(_object
				(_gen (_int size -1 0 27(_ent((i 8)))))
				(_port (_int clock -2 0 29(_ent (_in))))
				(_port (_int reset -2 0 30(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 31(_array -2 ((_dto c 4 i 0)))))
				(_port (_int data 3 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 32(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 4 0 32(_ent (_out))))
			)
		)
	)
	(_inst rcaInstance 0 45(_comp RippleCarryAdder)
		(_gen
			((size)(_code 6))
		)
		(_port
			((inA)(inA))
			((inB)(loopback))
			((carryIn)((i 2)))
			((carryOut)(_open))
			((sum)(data))
		)
		(_use (_ent . RippleCarryAdder)
			(_gen
				((size)(_code 7))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((carryIn)(carryIn))
				((carryOut)(carryOut))
				((sum)(sum))
			)
		)
	)
	(_inst registerInstance 0 55(_comp GRegister)
		(_gen
			((size)(_code 8))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((data)(data))
			((value)(loopback))
		)
		(_use (_ent . GRegister)
			(_gen
				((size)(_code 9))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((data)(data))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 7(_ent(_in))))
		(_port (_int reset -2 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2 ((_dto c 10 i 0)))))
		(_port (_int inA 0 0 9(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 10(_array -2 ((_dto c 11 i 0)))))
		(_port (_int value 1 0 10(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 37(_array -2 ((_dto c 12 i 0)))))
		(_sig (_int data 2 0 37(_arch(_uni))))
		(_sig (_int loopback 2 0 41(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment (_trgt(3))(_sens(5)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Counter_Arch 13 -1)
)
I 000055 55 797           1497520746430 FullAdder_Arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 14))
	(_version vd0)
	(_time 1497520746431 2017.06.15 11:59:06)
	(_source (\./../../../src/fulladder.vhd\))
	(_parameters tan)
	(_code 46401645451141501441571c134042404341444040)
	(_ent
		(_time 1497272646463)
	)
	(_object
		(_port (_int inB -1 0 6(_ent(_in))))
		(_port (_int inA -1 0 7(_ent(_in))))
		(_port (_int carryIn -1 0 8(_ent(_in))))
		(_port (_int carryOut -1 0 9(_ent(_out))))
		(_port (_int sum -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(4))(_sens(0)(1)(2)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FullAdder_Arch 2 -1)
)
I 000055 55 1063          1497520746493 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497520746494 2017.06.15 11:59:06)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code 8482d58b82d3d59282859ddfd68380828183868283)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
I 000062 55 3109          1497520746542 RippleCarryAdder_Arch
(_unit VHDL (ripplecarryadder 0 4(ripplecarryadder_arch 0 15))
	(_version vd0)
	(_time 1497520746543 2017.06.15 11:59:06)
	(_source (\./../../../src/ripplecarryadder.vhd\))
	(_parameters tan)
	(_code b3b4e7e7b9e5e7a4b7b1f0e9e7b5b0b5b2b4b1b4b1)
	(_ent
		(_time 1497272646714)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int inA -2 0 19(_ent (_in))))
				(_port (_int inB -2 0 20(_ent (_in))))
				(_port (_int carryIn -2 0 21(_ent (_in))))
				(_port (_int carryOut -2 0 22(_ent (_out))))
				(_port (_int sum -2 0 23(_ent (_out))))
			)
		)
	)
	(_generate generateFullAdders 0 31(_for 4 )
		(_generate first 0 34(_if 0)
			(_inst fullAdderFirst 0 35(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryIn))
					((carryOut)(carryWires(_object 1)))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate internal 0 46(_if 1)
			(_inst fullAdderInternal 0 47(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 2)))
					((carryOut)(carryWires(_object 1)))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate last 0 58(_if 3)
			(_inst fullAdderLast 0 59(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 4)))
					((carryOut)(carryOut))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_object
			(_cnst (_int i 4 0 31(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 7(_array -2 ((_dto c 5 i 0)))))
		(_port (_int inA 0 0 7(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 8(_array -2 ((_dto c 6 i 0)))))
		(_port (_int inB 1 0 8(_ent(_in))))
		(_port (_int carryIn -2 0 9(_ent(_in))))
		(_port (_int carryOut -2 0 10(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2 ((_dto c 7 i 0)))))
		(_port (_int sum 2 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-2~downto~0}~13 0 27(_array -2 ((_dto c 8 i 0)))))
		(_sig (_int carryWires 3 0 27(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 31(_scalar (_to i 0 c 9))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . RippleCarryAdder_Arch 10 -1)
)
I 000063 55 2304          1497520746602 ArithmeticShifter_Arch
(_unit VHDL (arithmeticshifter 0 5(arithmeticshifter_arch 0 17))
	(_version vd0)
	(_time 1497520746603 2017.06.15 11:59:06)
	(_source (\./../../../src/arithmeticshifter.vhd\))
	(_parameters tan)
	(_code f2f4a5a3f2a5afe5f4a0eaa8f7f4f7f5f6f4fbf4f1)
	(_ent
		(_time 1497519573036)
	)
	(_comp
		(MuxWithOffset
			(_object
				(_gen (_int size -1 0 20(_ent((i 8)))))
				(_gen (_int selSize -1 0 21(_ent((i 3)))))
				(_gen (_int offset -3 0 22(_ent((i 0)))))
				(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~13 0 25(_array -2 ((_dto c 0 i 0)))))
				(_port (_int sel 4 0 25(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 26(_array -2 ((_dto c 1 i 0)))))
				(_port (_int input 5 0 26(_ent (_in))))
				(_port (_int output -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate generateMuxes 0 32(_for 3 )
		(_inst mux 0 33(_comp MuxWithOffset)
			(_gen
				((size)(_code 2))
				((selSize)(_code 3))
				((offset)(_code 4))
			)
			(_port
				((sel)(shift))
				((input)(input))
				((output)(output(_object 2)))
			)
			(_use (_ent . MuxWithOffset)
				(_gen
					((size)(_code 5))
					((selSize)(_code 6))
					((offset)(_code 7))
				)
				(_port
					((sel)(sel))
					((input)(input))
					((output)(output))
				)
			)
		)
		(_object
			(_cnst (_int i 3 0 32(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int shiftSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~12 0 11(_array -2 ((_dto c 8 i 0)))))
		(_port (_int shift 0 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 9 i 0)))))
		(_port (_int input 1 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 10 i 0)))))
		(_port (_int output 2 0 13(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 32(_scalar (_to i 0 c 11))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_Arch 12 -1)
)
I 000059 55 1304          1497520746790 MuxWithOffset_Arch
(_unit VHDL (muxwithoffset 0 5(muxwithoffset_arch 0 18))
	(_version vd0)
	(_time 1497520746791 2017.06.15 11:59:06)
	(_source (\./../../../src/muxwithoffset.vhd\))
	(_parameters tan)
	(_code adaaf9fbfcfbf1baa8abb4f6f8aba5abfbabababab)
	(_ent
		(_time 1497518575753)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int selSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_gen (_int offset -2 0 9 \0\ (_ent gms((i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~12 0 12(_array -3 ((_dto c 1 i 0)))))
		(_port (_int sel 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -3 ((_dto c 2 i 0)))))
		(_port (_int input 1 0 13(_ent(_in))))
		(_port (_int output -3 0 14(_ent(_out))))
		(_var (_int selValue -2 0 22(_prcs 0((i 0)))))
		(_prcs
			(selection(_arch 0 0 21(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . MuxWithOffset_Arch 3 -1)
)
I 000066 55 2353          1497520746852 ArithmeticShifter_TB_Arch
(_unit VHDL (arithmeticshifter_tb 0 5(arithmeticshifter_tb_arch 0 8))
	(_version vd0)
	(_time 1497520746853 2017.06.15 11:59:06)
	(_source (\./../../../test/shifter_tb.vhd\))
	(_parameters tan)
	(_code ecebedbebdbbb1fbebbcf4b6e9eae9ebe8eae5eaef)
	(_ent
		(_time 1497519168129)
	)
	(_comp
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 15(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 16(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int shift 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 4 0 21(_ent (_out))))
			)
		)
	)
	(_inst shifterUnderTest 0 32(_comp ArithmeticShifter)
		(_gen
			((size)((i 12)))
			((shiftSize)((i 4)))
		)
		(_port
			((shift)(test_shift))
			((input)(test_in))
			((output)(_open))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)((i 12)))
				((shiftSize)((i 4)))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 10(_arch((i 12)))))
		(_cnst (_int SHIFT_SIZE -1 0 11(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~134 0 25(_array -2 ((_dto i 11 i 0)))))
		(_sig (_int test_in 0 0 25(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 26(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_shift 1 0 26(_arch(_uni))))
		(_sig (_int test_clock -2 0 28(_arch(_uni((i 2)))(_event))))
		(_sig (_int test_end -2 0 29(_arch(_uni((i 2))))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_trgt(2))(_sens(2)(3)))))
			(driveProcess(_arch 1 0 47(_prcs (_trgt(0)(1)(3))(_sens(2))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_TB_Arch 5 -1)
)
I 000053 55 3031          1497521675526 Counter_Arch
(_unit VHDL (counter 0 4(counter_arch 0 14))
	(_version vd0)
	(_time 1497521675527 2017.06.15 12:14:35)
	(_source (\./../../../src/counter.vhd\))
	(_parameters tan)
	(_code 8b8edb858fddda9dda8e9fd1df8c898d888ddd8c8e)
	(_ent
		(_time 1497272646401)
	)
	(_comp
		(RippleCarryAdder
			(_object
				(_gen (_int size -1 0 16(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 18(_array -2 ((_dto c 1 i 0)))))
				(_port (_int inA 3 0 18(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inB 4 0 19(_ent (_in))))
				(_port (_int carryIn -2 0 20(_ent (_in))))
				(_port (_int carryOut -2 0 21(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 22(_array -2 ((_dto c 3 i 0)))))
				(_port (_int sum 5 0 22(_ent (_out))))
			)
		)
		(GRegister
			(_object
				(_gen (_int size -1 0 27(_ent((i 8)))))
				(_port (_int clock -2 0 29(_ent (_in))))
				(_port (_int reset -2 0 30(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 31(_array -2 ((_dto c 4 i 0)))))
				(_port (_int data 3 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 32(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 4 0 32(_ent (_out))))
			)
		)
	)
	(_inst rcaInstance 0 45(_comp RippleCarryAdder)
		(_gen
			((size)(_code 6))
		)
		(_port
			((inA)(inA))
			((inB)(loopback))
			((carryIn)((i 2)))
			((carryOut)(_open))
			((sum)(data))
		)
		(_use (_ent . RippleCarryAdder)
			(_gen
				((size)(_code 7))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((carryIn)(carryIn))
				((carryOut)(carryOut))
				((sum)(sum))
			)
		)
	)
	(_inst registerInstance 0 55(_comp GRegister)
		(_gen
			((size)(_code 8))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((data)(data))
			((value)(loopback))
		)
		(_use (_ent . GRegister)
			(_gen
				((size)(_code 9))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((data)(data))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 7(_ent(_in))))
		(_port (_int reset -2 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2 ((_dto c 10 i 0)))))
		(_port (_int inA 0 0 9(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 10(_array -2 ((_dto c 11 i 0)))))
		(_port (_int value 1 0 10(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 37(_array -2 ((_dto c 12 i 0)))))
		(_sig (_int data 2 0 37(_arch(_uni))))
		(_sig (_int loopback 2 0 41(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment (_trgt(3))(_sens(5)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Counter_Arch 13 -1)
)
I 000055 55 797           1497521675604 FullAdder_Arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 14))
	(_version vd0)
	(_time 1497521675605 2017.06.15 12:14:35)
	(_source (\./../../../src/fulladder.vhd\))
	(_parameters tan)
	(_code dadf8f898e8dddcc88ddcb808fdcdedcdfddd8dcdc)
	(_ent
		(_time 1497272646463)
	)
	(_object
		(_port (_int inB -1 0 6(_ent(_in))))
		(_port (_int inA -1 0 7(_ent(_in))))
		(_port (_int carryIn -1 0 8(_ent(_in))))
		(_port (_int carryOut -1 0 9(_ent(_out))))
		(_port (_int sum -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(4))(_sens(0)(1)(2)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FullAdder_Arch 2 -1)
)
I 000055 55 1063          1497521675666 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497521675667 2017.06.15 12:14:35)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code 181d4b1e124f490e1e1901434a1f1c1e1d1f1a1e1f)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
I 000062 55 3109          1497521675716 RippleCarryAdder_Arch
(_unit VHDL (ripplecarryadder 0 4(ripplecarryadder_arch 0 15))
	(_version vd0)
	(_time 1497521675717 2017.06.15 12:14:35)
	(_source (\./../../../src/ripplecarryadder.vhd\))
	(_parameters tan)
	(_code 47431145491113504345041d134144414640454045)
	(_ent
		(_time 1497272646714)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int inA -2 0 19(_ent (_in))))
				(_port (_int inB -2 0 20(_ent (_in))))
				(_port (_int carryIn -2 0 21(_ent (_in))))
				(_port (_int carryOut -2 0 22(_ent (_out))))
				(_port (_int sum -2 0 23(_ent (_out))))
			)
		)
	)
	(_generate generateFullAdders 0 31(_for 4 )
		(_generate first 0 34(_if 0)
			(_inst fullAdderFirst 0 35(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryIn))
					((carryOut)(carryWires(_object 1)))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate internal 0 46(_if 1)
			(_inst fullAdderInternal 0 47(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 2)))
					((carryOut)(carryWires(_object 1)))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate last 0 58(_if 3)
			(_inst fullAdderLast 0 59(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 4)))
					((carryOut)(carryOut))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_object
			(_cnst (_int i 4 0 31(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 7(_array -2 ((_dto c 5 i 0)))))
		(_port (_int inA 0 0 7(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 8(_array -2 ((_dto c 6 i 0)))))
		(_port (_int inB 1 0 8(_ent(_in))))
		(_port (_int carryIn -2 0 9(_ent(_in))))
		(_port (_int carryOut -2 0 10(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2 ((_dto c 7 i 0)))))
		(_port (_int sum 2 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-2~downto~0}~13 0 27(_array -2 ((_dto c 8 i 0)))))
		(_sig (_int carryWires 3 0 27(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 31(_scalar (_to i 0 c 9))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . RippleCarryAdder_Arch 10 -1)
)
I 000063 55 2335          1497521675776 ArithmeticShifter_Arch
(_unit VHDL (arithmeticshifter 0 5(arithmeticshifter_arch 0 17))
	(_version vd0)
	(_time 1497521675777 2017.06.15 12:14:35)
	(_source (\./../../../src/arithmeticshifter.vhd\))
	(_parameters tan)
	(_code 8580d08a82d2d89283d79ddf8083808281838c8386)
	(_ent
		(_time 1497519573036)
	)
	(_comp
		(MuxWithOffset
			(_object
				(_gen (_int size -1 0 20(_ent((i 8)))))
				(_gen (_int selSize -1 0 21(_ent((i 3)))))
				(_gen (_int offset -3 0 22(_ent((i 0)))))
				(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~13 0 25(_array -2 ((_dto c 0 i 0)))))
				(_port (_int sel 4 0 25(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 26(_array -2 ((_dto c 1 i 0)))))
				(_port (_int input 5 0 26(_ent (_in))))
				(_port (_int output -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate generateMuxes 0 32(_for 3 )
		(_inst mux 0 33(_comp MuxWithOffset)
			(_gen
				((size)(_code 2))
				((selSize)(_code 3))
				((offset)(_code 4))
			)
			(_port
				((sel)(shift))
				((input)(input))
				((output)(output(_object 2)))
			)
			(_use (_ent . MuxWithOffset)
				(_gen
					((size)(_code 5))
					((selSize)(_code 6))
					((offset)(_code 7))
				)
				(_port
					((sel)(sel))
					((input)(input))
					((test_selValue)(_open))
					((output)(output))
				)
			)
		)
		(_object
			(_cnst (_int i 3 0 32(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int shiftSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~12 0 11(_array -2 ((_dto c 8 i 0)))))
		(_port (_int shift 0 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 9 i 0)))))
		(_port (_int input 1 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 10 i 0)))))
		(_port (_int output 2 0 13(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 32(_scalar (_to i 0 c 11))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_Arch 12 -1)
)
I 000066 55 2353          1497521675854 ArithmeticShifter_TB_Arch
(_unit VHDL (arithmeticshifter_tb 0 5(arithmeticshifter_tb_arch 0 8))
	(_version vd0)
	(_time 1497521675855 2017.06.15 12:14:35)
	(_source (\./../../../test/shifter_tb.vhd\))
	(_parameters tan)
	(_code d4d18187d28389c3d384cc8ed1d2d1d3d0d2ddd2d7)
	(_ent
		(_time 1497519168129)
	)
	(_comp
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 15(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 16(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int shift 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 4 0 21(_ent (_out))))
			)
		)
	)
	(_inst shifterUnderTest 0 32(_comp ArithmeticShifter)
		(_gen
			((size)((i 12)))
			((shiftSize)((i 4)))
		)
		(_port
			((shift)(test_shift))
			((input)(test_in))
			((output)(_open))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)((i 12)))
				((shiftSize)((i 4)))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 10(_arch((i 12)))))
		(_cnst (_int SHIFT_SIZE -1 0 11(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~134 0 25(_array -2 ((_dto i 11 i 0)))))
		(_sig (_int test_in 0 0 25(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 26(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_shift 1 0 26(_arch(_uni))))
		(_sig (_int test_clock -2 0 28(_arch(_uni((i 2)))(_event))))
		(_sig (_int test_end -2 0 29(_arch(_uni((i 2))))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_trgt(2))(_sens(2)(3)))))
			(driveProcess(_arch 1 0 47(_prcs (_trgt(0)(1)(3))(_sens(2))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_TB_Arch 5 -1)
)
I 000059 55 1533          1497521690619 MuxWithOffset_Arch
(_unit VHDL (muxwithoffset 0 5(muxwithoffset_arch 0 19))
	(_version vd0)
	(_time 1497521690620 2017.06.15 12:14:50)
	(_source (\./../../../src/muxwithoffset.vhd\))
	(_parameters tan)
	(_code 8180d28e85d7dd96848398dad4878987d787878787)
	(_ent
		(_time 1497521654947)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int selSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_gen (_int offset -2 0 9 \0\ (_ent gms((i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~12 0 12(_array -3 ((_dto c 1 i 0)))))
		(_port (_int sel 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -3 ((_dto c 2 i 0)))))
		(_port (_int input 1 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize+5~downto~0}~12 0 14(_array -3 ((_dto c 3 i 0)))))
		(_port (_int test_selValue 2 0 14(_ent(_out))))
		(_port (_int output -3 0 15(_ent(_out))))
		(_var (_int selValue -2 0 23(_prcs 0((i 0)))))
		(_prcs
			(selection(_arch 0 0 22(_prcs (_simple)(_trgt(2)(3))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . MuxWithOffset_Arch 4 -1)
)
I 000053 55 3031          1497521693950 Counter_Arch
(_unit VHDL (counter 0 4(counter_arch 0 14))
	(_version vd0)
	(_time 1497521693951 2017.06.15 12:14:53)
	(_source (\./../../../src/counter.vhd\))
	(_parameters tan)
	(_code 818f868fd6d7d097d08495dbd58683878287d78684)
	(_ent
		(_time 1497272646401)
	)
	(_comp
		(RippleCarryAdder
			(_object
				(_gen (_int size -1 0 16(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 18(_array -2 ((_dto c 1 i 0)))))
				(_port (_int inA 3 0 18(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inB 4 0 19(_ent (_in))))
				(_port (_int carryIn -2 0 20(_ent (_in))))
				(_port (_int carryOut -2 0 21(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 22(_array -2 ((_dto c 3 i 0)))))
				(_port (_int sum 5 0 22(_ent (_out))))
			)
		)
		(GRegister
			(_object
				(_gen (_int size -1 0 27(_ent((i 8)))))
				(_port (_int clock -2 0 29(_ent (_in))))
				(_port (_int reset -2 0 30(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 31(_array -2 ((_dto c 4 i 0)))))
				(_port (_int data 3 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 32(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 4 0 32(_ent (_out))))
			)
		)
	)
	(_inst rcaInstance 0 45(_comp RippleCarryAdder)
		(_gen
			((size)(_code 6))
		)
		(_port
			((inA)(inA))
			((inB)(loopback))
			((carryIn)((i 2)))
			((carryOut)(_open))
			((sum)(data))
		)
		(_use (_ent . RippleCarryAdder)
			(_gen
				((size)(_code 7))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((carryIn)(carryIn))
				((carryOut)(carryOut))
				((sum)(sum))
			)
		)
	)
	(_inst registerInstance 0 55(_comp GRegister)
		(_gen
			((size)(_code 8))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((data)(data))
			((value)(loopback))
		)
		(_use (_ent . GRegister)
			(_gen
				((size)(_code 9))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((data)(data))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 7(_ent(_in))))
		(_port (_int reset -2 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2 ((_dto c 10 i 0)))))
		(_port (_int inA 0 0 9(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 10(_array -2 ((_dto c 11 i 0)))))
		(_port (_int value 1 0 10(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 37(_array -2 ((_dto c 12 i 0)))))
		(_sig (_int data 2 0 37(_arch(_uni))))
		(_sig (_int loopback 2 0 41(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment (_trgt(3))(_sens(5)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Counter_Arch 13 -1)
)
I 000055 55 797           1497521694012 FullAdder_Arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 14))
	(_version vd0)
	(_time 1497521694013 2017.06.15 12:14:54)
	(_source (\./../../../src/fulladder.vhd\))
	(_parameters tan)
	(_code c0cec294c597c7d692c7d19a95c6c4c6c5c7c2c6c6)
	(_ent
		(_time 1497272646463)
	)
	(_object
		(_port (_int inB -1 0 6(_ent(_in))))
		(_port (_int inA -1 0 7(_ent(_in))))
		(_port (_int carryIn -1 0 8(_ent(_in))))
		(_port (_int carryOut -1 0 9(_ent(_out))))
		(_port (_int sum -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(4))(_sens(0)(1)(2)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FullAdder_Arch 2 -1)
)
I 000055 55 1063          1497521694059 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497521694072 2017.06.15 12:14:54)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code fef0fdafa9a9afe8f8ffe7a5acf9faf8fbf9fcf8f9)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
I 000062 55 3109          1497521694121 RippleCarryAdder_Arch
(_unit VHDL (ripplecarryadder 0 4(ripplecarryadder_arch 0 15))
	(_version vd0)
	(_time 1497521694122 2017.06.15 12:14:54)
	(_source (\./../../../src/ripplecarryadder.vhd\))
	(_parameters tan)
	(_code 2d222a29707b793a292f6e77792b2e2b2c2a2f2a2f)
	(_ent
		(_time 1497272646714)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int inA -2 0 19(_ent (_in))))
				(_port (_int inB -2 0 20(_ent (_in))))
				(_port (_int carryIn -2 0 21(_ent (_in))))
				(_port (_int carryOut -2 0 22(_ent (_out))))
				(_port (_int sum -2 0 23(_ent (_out))))
			)
		)
	)
	(_generate generateFullAdders 0 31(_for 4 )
		(_generate first 0 34(_if 0)
			(_inst fullAdderFirst 0 35(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryIn))
					((carryOut)(carryWires(_object 1)))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate internal 0 46(_if 1)
			(_inst fullAdderInternal 0 47(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 2)))
					((carryOut)(carryWires(_object 1)))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate last 0 58(_if 3)
			(_inst fullAdderLast 0 59(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 4)))
					((carryOut)(carryOut))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_object
			(_cnst (_int i 4 0 31(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 7(_array -2 ((_dto c 5 i 0)))))
		(_port (_int inA 0 0 7(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 8(_array -2 ((_dto c 6 i 0)))))
		(_port (_int inB 1 0 8(_ent(_in))))
		(_port (_int carryIn -2 0 9(_ent(_in))))
		(_port (_int carryOut -2 0 10(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2 ((_dto c 7 i 0)))))
		(_port (_int sum 2 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-2~downto~0}~13 0 27(_array -2 ((_dto c 8 i 0)))))
		(_sig (_int carryWires 3 0 27(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 31(_scalar (_to i 0 c 9))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . RippleCarryAdder_Arch 10 -1)
)
I 000063 55 2335          1497521694168 ArithmeticShifter_Arch
(_unit VHDL (arithmeticshifter 0 5(arithmeticshifter_arch 0 17))
	(_version vd0)
	(_time 1497521694169 2017.06.15 12:14:54)
	(_source (\./../../../src/arithmeticshifter.vhd\))
	(_parameters tan)
	(_code 5c52585e0d0b014b5a0e4406595a595b585a555a5f)
	(_ent
		(_time 1497519573036)
	)
	(_comp
		(MuxWithOffset
			(_object
				(_gen (_int size -1 0 20(_ent((i 8)))))
				(_gen (_int selSize -1 0 21(_ent((i 3)))))
				(_gen (_int offset -3 0 22(_ent((i 0)))))
				(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~13 0 25(_array -2 ((_dto c 0 i 0)))))
				(_port (_int sel 4 0 25(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 26(_array -2 ((_dto c 1 i 0)))))
				(_port (_int input 5 0 26(_ent (_in))))
				(_port (_int output -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate generateMuxes 0 32(_for 3 )
		(_inst mux 0 33(_comp MuxWithOffset)
			(_gen
				((size)(_code 2))
				((selSize)(_code 3))
				((offset)(_code 4))
			)
			(_port
				((sel)(shift))
				((input)(input))
				((output)(output(_object 2)))
			)
			(_use (_ent . MuxWithOffset)
				(_gen
					((size)(_code 5))
					((selSize)(_code 6))
					((offset)(_code 7))
				)
				(_port
					((sel)(sel))
					((input)(input))
					((test_selValue)(_open))
					((output)(output))
				)
			)
		)
		(_object
			(_cnst (_int i 3 0 32(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int shiftSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~12 0 11(_array -2 ((_dto c 8 i 0)))))
		(_port (_int shift 0 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 9 i 0)))))
		(_port (_int input 1 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 10 i 0)))))
		(_port (_int output 2 0 13(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 32(_scalar (_to i 0 c 11))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_Arch 12 -1)
)
I 000059 55 1533          1497521694229 MuxWithOffset_Arch
(_unit VHDL (muxwithoffset 0 5(muxwithoffset_arch 0 19))
	(_version vd0)
	(_time 1497521694230 2017.06.15 12:14:54)
	(_source (\./../../../src/muxwithoffset.vhd\))
	(_parameters tan)
	(_code 9b95ca95cccdc78c9e9982c0ce9d939dcd9d9d9d9d)
	(_ent
		(_time 1497521654947)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int selSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_gen (_int offset -2 0 9 \0\ (_ent gms((i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~12 0 12(_array -3 ((_dto c 1 i 0)))))
		(_port (_int sel 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -3 ((_dto c 2 i 0)))))
		(_port (_int input 1 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize+5~downto~0}~12 0 14(_array -3 ((_dto c 3 i 0)))))
		(_port (_int test_selValue 2 0 14(_ent(_out))))
		(_port (_int output -3 0 15(_ent(_out))))
		(_var (_int selValue -2 0 23(_prcs 0((i 0)))))
		(_prcs
			(selection(_arch 0 0 22(_prcs (_simple)(_trgt(2)(3))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . MuxWithOffset_Arch 4 -1)
)
I 000066 55 2353          1497521694291 ArithmeticShifter_TB_Arch
(_unit VHDL (arithmeticshifter_tb 0 5(arithmeticshifter_tb_arch 0 8))
	(_version vd0)
	(_time 1497521694292 2017.06.15 12:14:54)
	(_source (\./../../../test/shifter_tb.vhd\))
	(_parameters tan)
	(_code d9d7dd8ad28e84cede89c183dcdfdcdedddfd0dfda)
	(_ent
		(_time 1497519168129)
	)
	(_comp
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 15(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 16(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int shift 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 4 0 21(_ent (_out))))
			)
		)
	)
	(_inst shifterUnderTest 0 32(_comp ArithmeticShifter)
		(_gen
			((size)((i 12)))
			((shiftSize)((i 4)))
		)
		(_port
			((shift)(test_shift))
			((input)(test_in))
			((output)(_open))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)((i 12)))
				((shiftSize)((i 4)))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 10(_arch((i 12)))))
		(_cnst (_int SHIFT_SIZE -1 0 11(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~134 0 25(_array -2 ((_dto i 11 i 0)))))
		(_sig (_int test_in 0 0 25(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 26(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_shift 1 0 26(_arch(_uni))))
		(_sig (_int test_clock -2 0 28(_arch(_uni((i 2)))(_event))))
		(_sig (_int test_end -2 0 29(_arch(_uni((i 2))))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_trgt(2))(_sens(2)(3)))))
			(driveProcess(_arch 1 0 47(_prcs (_trgt(0)(1)(3))(_sens(2))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_TB_Arch 5 -1)
)
I 000053 55 3031          1497521771122 Counter_Arch
(_unit VHDL (counter 0 4(counter_arch 0 14))
	(_version vd0)
	(_time 1497521771123 2017.06.15 12:16:11)
	(_source (\./../../../src/counter.vhd\))
	(_parameters tan)
	(_code f5a1f7a5a6a3a4e3a4f0e1afa1f2f7f3f6f3a3f2f0)
	(_ent
		(_time 1497272646401)
	)
	(_comp
		(RippleCarryAdder
			(_object
				(_gen (_int size -1 0 16(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 18(_array -2 ((_dto c 1 i 0)))))
				(_port (_int inA 3 0 18(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inB 4 0 19(_ent (_in))))
				(_port (_int carryIn -2 0 20(_ent (_in))))
				(_port (_int carryOut -2 0 21(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 22(_array -2 ((_dto c 3 i 0)))))
				(_port (_int sum 5 0 22(_ent (_out))))
			)
		)
		(GRegister
			(_object
				(_gen (_int size -1 0 27(_ent((i 8)))))
				(_port (_int clock -2 0 29(_ent (_in))))
				(_port (_int reset -2 0 30(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 31(_array -2 ((_dto c 4 i 0)))))
				(_port (_int data 3 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 32(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 4 0 32(_ent (_out))))
			)
		)
	)
	(_inst rcaInstance 0 45(_comp RippleCarryAdder)
		(_gen
			((size)(_code 6))
		)
		(_port
			((inA)(inA))
			((inB)(loopback))
			((carryIn)((i 2)))
			((carryOut)(_open))
			((sum)(data))
		)
		(_use (_ent . RippleCarryAdder)
			(_gen
				((size)(_code 7))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((carryIn)(carryIn))
				((carryOut)(carryOut))
				((sum)(sum))
			)
		)
	)
	(_inst registerInstance 0 55(_comp GRegister)
		(_gen
			((size)(_code 8))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((data)(data))
			((value)(loopback))
		)
		(_use (_ent . GRegister)
			(_gen
				((size)(_code 9))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((data)(data))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 7(_ent(_in))))
		(_port (_int reset -2 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2 ((_dto c 10 i 0)))))
		(_port (_int inA 0 0 9(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 10(_array -2 ((_dto c 11 i 0)))))
		(_port (_int value 1 0 10(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 37(_array -2 ((_dto c 12 i 0)))))
		(_sig (_int data 2 0 37(_arch(_uni))))
		(_sig (_int loopback 2 0 41(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment (_trgt(3))(_sens(5)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Counter_Arch 13 -1)
)
I 000055 55 797           1497521771294 FullAdder_Arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 14))
	(_version vd0)
	(_time 1497521771295 2017.06.15 12:16:11)
	(_source (\./../../../src/fulladder.vhd\))
	(_parameters tan)
	(_code a1f5a5f7a5f6a6b7f3a6b0fbf4a7a5a7a4a6a3a7a7)
	(_ent
		(_time 1497272646463)
	)
	(_object
		(_port (_int inB -1 0 6(_ent(_in))))
		(_port (_int inA -1 0 7(_ent(_in))))
		(_port (_int carryIn -1 0 8(_ent(_in))))
		(_port (_int carryOut -1 0 9(_ent(_out))))
		(_port (_int sum -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(4))(_sens(0)(1)(2)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FullAdder_Arch 2 -1)
)
I 000055 55 1063          1497521771357 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497521771358 2017.06.15 12:16:11)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code e0b4e5b2e2b7b1f6e6e1f9bbb2e7e4e6e5e7e2e6e7)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
I 000062 55 3109          1497521771417 RippleCarryAdder_Arch
(_unit VHDL (ripplecarryadder 0 4(ripplecarryadder_arch 0 15))
	(_version vd0)
	(_time 1497521771418 2017.06.15 12:16:11)
	(_source (\./../../../src/ripplecarryadder.vhd\))
	(_parameters tan)
	(_code 1e4b1f1942484a091a1c5d444a181d181f191c191c)
	(_ent
		(_time 1497272646714)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int inA -2 0 19(_ent (_in))))
				(_port (_int inB -2 0 20(_ent (_in))))
				(_port (_int carryIn -2 0 21(_ent (_in))))
				(_port (_int carryOut -2 0 22(_ent (_out))))
				(_port (_int sum -2 0 23(_ent (_out))))
			)
		)
	)
	(_generate generateFullAdders 0 31(_for 4 )
		(_generate first 0 34(_if 0)
			(_inst fullAdderFirst 0 35(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryIn))
					((carryOut)(carryWires(_object 1)))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate internal 0 46(_if 1)
			(_inst fullAdderInternal 0 47(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 2)))
					((carryOut)(carryWires(_object 1)))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate last 0 58(_if 3)
			(_inst fullAdderLast 0 59(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 4)))
					((carryOut)(carryOut))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_object
			(_cnst (_int i 4 0 31(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 7(_array -2 ((_dto c 5 i 0)))))
		(_port (_int inA 0 0 7(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 8(_array -2 ((_dto c 6 i 0)))))
		(_port (_int inB 1 0 8(_ent(_in))))
		(_port (_int carryIn -2 0 9(_ent(_in))))
		(_port (_int carryOut -2 0 10(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2 ((_dto c 7 i 0)))))
		(_port (_int sum 2 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-2~downto~0}~13 0 27(_array -2 ((_dto c 8 i 0)))))
		(_sig (_int carryWires 3 0 27(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 31(_scalar (_to i 0 c 9))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . RippleCarryAdder_Arch 10 -1)
)
I 000063 55 2335          1497521771465 ArithmeticShifter_Arch
(_unit VHDL (arithmeticshifter 0 5(arithmeticshifter_arch 0 17))
	(_version vd0)
	(_time 1497521771466 2017.06.15 12:16:11)
	(_source (\./../../../src/arithmeticshifter.vhd\))
	(_parameters tan)
	(_code 4d194f4e1b1a105a4b1f5517484b484a494b444b4e)
	(_ent
		(_time 1497519573036)
	)
	(_comp
		(MuxWithOffset
			(_object
				(_gen (_int size -1 0 20(_ent((i 8)))))
				(_gen (_int selSize -1 0 21(_ent((i 3)))))
				(_gen (_int offset -3 0 22(_ent((i 0)))))
				(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~13 0 25(_array -2 ((_dto c 0 i 0)))))
				(_port (_int sel 4 0 25(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 26(_array -2 ((_dto c 1 i 0)))))
				(_port (_int input 5 0 26(_ent (_in))))
				(_port (_int output -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate generateMuxes 0 32(_for 3 )
		(_inst mux 0 33(_comp MuxWithOffset)
			(_gen
				((size)(_code 2))
				((selSize)(_code 3))
				((offset)(_code 4))
			)
			(_port
				((sel)(shift))
				((input)(input))
				((output)(output(_object 2)))
			)
			(_use (_ent . MuxWithOffset)
				(_gen
					((size)(_code 5))
					((selSize)(_code 6))
					((offset)(_code 7))
				)
				(_port
					((sel)(sel))
					((input)(input))
					((test_selValue)(_open))
					((output)(output))
				)
			)
		)
		(_object
			(_cnst (_int i 3 0 32(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int shiftSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~12 0 11(_array -2 ((_dto c 8 i 0)))))
		(_port (_int shift 0 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 9 i 0)))))
		(_port (_int input 1 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 10 i 0)))))
		(_port (_int output 2 0 13(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 32(_scalar (_to i 0 c 11))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_Arch 12 -1)
)
I 000059 55 1533          1497521771526 MuxWithOffset_Arch
(_unit VHDL (muxwithoffset 0 5(muxwithoffset_arch 0 19))
	(_version vd0)
	(_time 1497521771527 2017.06.15 12:16:11)
	(_source (\./../../../src/muxwithoffset.vhd\))
	(_parameters tan)
	(_code 8bdfdc84dcddd79c8e8992d0de8d838ddd8d8d8d8d)
	(_ent
		(_time 1497521654947)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int selSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_gen (_int offset -2 0 9 \0\ (_ent gms((i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~12 0 12(_array -3 ((_dto c 1 i 0)))))
		(_port (_int sel 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -3 ((_dto c 2 i 0)))))
		(_port (_int input 1 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize+5~downto~0}~12 0 14(_array -3 ((_dto c 3 i 0)))))
		(_port (_int test_selValue 2 0 14(_ent(_out))))
		(_port (_int output -3 0 15(_ent(_out))))
		(_var (_int selValue -2 0 23(_prcs 0((i 0)))))
		(_prcs
			(selection(_arch 0 0 22(_prcs (_simple)(_trgt(2)(3))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . MuxWithOffset_Arch 4 -1)
)
I 000066 55 2353          1497521771590 ArithmeticShifter_TB_Arch
(_unit VHDL (arithmeticshifter_tb 0 5(arithmeticshifter_tb_arch 0 8))
	(_version vd0)
	(_time 1497521771603 2017.06.15 12:16:11)
	(_source (\./../../../test/shifter_tb.vhd\))
	(_parameters tan)
	(_code da8ed889898d87cddd8ac280dfdcdfdddedcd3dcd9)
	(_ent
		(_time 1497519168129)
	)
	(_comp
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 15(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 16(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int shift 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 4 0 21(_ent (_out))))
			)
		)
	)
	(_inst shifterUnderTest 0 32(_comp ArithmeticShifter)
		(_gen
			((size)((i 12)))
			((shiftSize)((i 4)))
		)
		(_port
			((shift)(test_shift))
			((input)(test_in))
			((output)(_open))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)((i 12)))
				((shiftSize)((i 4)))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 10(_arch((i 12)))))
		(_cnst (_int SHIFT_SIZE -1 0 11(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~134 0 25(_array -2 ((_dto i 11 i 0)))))
		(_sig (_int test_in 0 0 25(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 26(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_shift 1 0 26(_arch(_uni))))
		(_sig (_int test_clock -2 0 28(_arch(_uni((i 2)))(_event))))
		(_sig (_int test_end -2 0 29(_arch(_uni((i 2))))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_trgt(2))(_sens(2)(3)))))
			(driveProcess(_arch 1 0 47(_prcs (_trgt(0)(1)(3))(_sens(2))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_TB_Arch 5 -1)
)
I 000053 55 3031          1497521788355 Counter_Arch
(_unit VHDL (counter 0 4(counter_arch 0 14))
	(_version vd0)
	(_time 1497521788356 2017.06.15 12:16:28)
	(_source (\./../../../src/counter.vhd\))
	(_parameters tan)
	(_code 48184e4a161e195e194d5c121c4f4a4e4b4e1e4f4d)
	(_ent
		(_time 1497272646401)
	)
	(_comp
		(RippleCarryAdder
			(_object
				(_gen (_int size -1 0 16(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 18(_array -2 ((_dto c 1 i 0)))))
				(_port (_int inA 3 0 18(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inB 4 0 19(_ent (_in))))
				(_port (_int carryIn -2 0 20(_ent (_in))))
				(_port (_int carryOut -2 0 21(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 22(_array -2 ((_dto c 3 i 0)))))
				(_port (_int sum 5 0 22(_ent (_out))))
			)
		)
		(GRegister
			(_object
				(_gen (_int size -1 0 27(_ent((i 8)))))
				(_port (_int clock -2 0 29(_ent (_in))))
				(_port (_int reset -2 0 30(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 31(_array -2 ((_dto c 4 i 0)))))
				(_port (_int data 3 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 32(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 4 0 32(_ent (_out))))
			)
		)
	)
	(_inst rcaInstance 0 45(_comp RippleCarryAdder)
		(_gen
			((size)(_code 6))
		)
		(_port
			((inA)(inA))
			((inB)(loopback))
			((carryIn)((i 2)))
			((carryOut)(_open))
			((sum)(data))
		)
		(_use (_ent . RippleCarryAdder)
			(_gen
				((size)(_code 7))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((carryIn)(carryIn))
				((carryOut)(carryOut))
				((sum)(sum))
			)
		)
	)
	(_inst registerInstance 0 55(_comp GRegister)
		(_gen
			((size)(_code 8))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((data)(data))
			((value)(loopback))
		)
		(_use (_ent . GRegister)
			(_gen
				((size)(_code 9))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((data)(data))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 7(_ent(_in))))
		(_port (_int reset -2 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2 ((_dto c 10 i 0)))))
		(_port (_int inA 0 0 9(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 10(_array -2 ((_dto c 11 i 0)))))
		(_port (_int value 1 0 10(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 37(_array -2 ((_dto c 12 i 0)))))
		(_sig (_int data 2 0 37(_arch(_uni))))
		(_sig (_int loopback 2 0 41(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment (_trgt(3))(_sens(5)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Counter_Arch 13 -1)
)
I 000055 55 797           1497521788417 FullAdder_Arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 14))
	(_version vd0)
	(_time 1497521788418 2017.06.15 12:16:28)
	(_source (\./../../../src/fulladder.vhd\))
	(_parameters tan)
	(_code 86d6858985d18190d48197dcd38082808381848080)
	(_ent
		(_time 1497272646463)
	)
	(_object
		(_port (_int inB -1 0 6(_ent(_in))))
		(_port (_int inA -1 0 7(_ent(_in))))
		(_port (_int carryIn -1 0 8(_ent(_in))))
		(_port (_int carryOut -1 0 9(_ent(_out))))
		(_port (_int sum -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(4))(_sens(0)(1)(2)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FullAdder_Arch 2 -1)
)
I 000055 55 1063          1497521788482 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497521788483 2017.06.15 12:16:28)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code c595c791c29294d3c3c4dc9e97c2c1c3c0c2c7c3c2)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
I 000062 55 3109          1497521788544 RippleCarryAdder_Arch
(_unit VHDL (ripplecarryadder 0 4(ripplecarryadder_arch 0 15))
	(_version vd0)
	(_time 1497521788545 2017.06.15 12:16:28)
	(_source (\./../../../src/ripplecarryadder.vhd\))
	(_parameters tan)
	(_code 035207050955571407014059570500050204010401)
	(_ent
		(_time 1497272646714)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int inA -2 0 19(_ent (_in))))
				(_port (_int inB -2 0 20(_ent (_in))))
				(_port (_int carryIn -2 0 21(_ent (_in))))
				(_port (_int carryOut -2 0 22(_ent (_out))))
				(_port (_int sum -2 0 23(_ent (_out))))
			)
		)
	)
	(_generate generateFullAdders 0 31(_for 4 )
		(_generate first 0 34(_if 0)
			(_inst fullAdderFirst 0 35(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryIn))
					((carryOut)(carryWires(_object 1)))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate internal 0 46(_if 1)
			(_inst fullAdderInternal 0 47(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 2)))
					((carryOut)(carryWires(_object 1)))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate last 0 58(_if 3)
			(_inst fullAdderLast 0 59(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 4)))
					((carryOut)(carryOut))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_object
			(_cnst (_int i 4 0 31(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 7(_array -2 ((_dto c 5 i 0)))))
		(_port (_int inA 0 0 7(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 8(_array -2 ((_dto c 6 i 0)))))
		(_port (_int inB 1 0 8(_ent(_in))))
		(_port (_int carryIn -2 0 9(_ent(_in))))
		(_port (_int carryOut -2 0 10(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2 ((_dto c 7 i 0)))))
		(_port (_int sum 2 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-2~downto~0}~13 0 27(_array -2 ((_dto c 8 i 0)))))
		(_sig (_int carryWires 3 0 27(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 31(_scalar (_to i 0 c 9))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . RippleCarryAdder_Arch 10 -1)
)
I 000063 55 2335          1497521788604 ArithmeticShifter_Arch
(_unit VHDL (arithmeticshifter 0 5(arithmeticshifter_arch 0 17))
	(_version vd0)
	(_time 1497521788605 2017.06.15 12:16:28)
	(_source (\./../../../src/arithmeticshifter.vhd\))
	(_parameters tan)
	(_code 4212454142151f5544105a184744474546444b4441)
	(_ent
		(_time 1497519573036)
	)
	(_comp
		(MuxWithOffset
			(_object
				(_gen (_int size -1 0 20(_ent((i 8)))))
				(_gen (_int selSize -1 0 21(_ent((i 3)))))
				(_gen (_int offset -3 0 22(_ent((i 0)))))
				(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~13 0 25(_array -2 ((_dto c 0 i 0)))))
				(_port (_int sel 4 0 25(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 26(_array -2 ((_dto c 1 i 0)))))
				(_port (_int input 5 0 26(_ent (_in))))
				(_port (_int output -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate generateMuxes 0 32(_for 3 )
		(_inst mux 0 33(_comp MuxWithOffset)
			(_gen
				((size)(_code 2))
				((selSize)(_code 3))
				((offset)(_code 4))
			)
			(_port
				((sel)(shift))
				((input)(input))
				((output)(output(_object 2)))
			)
			(_use (_ent . MuxWithOffset)
				(_gen
					((size)(_code 5))
					((selSize)(_code 6))
					((offset)(_code 7))
				)
				(_port
					((sel)(sel))
					((input)(input))
					((test_selValue)(_open))
					((output)(output))
				)
			)
		)
		(_object
			(_cnst (_int i 3 0 32(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int shiftSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~12 0 11(_array -2 ((_dto c 8 i 0)))))
		(_port (_int shift 0 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 9 i 0)))))
		(_port (_int input 1 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 10 i 0)))))
		(_port (_int output 2 0 13(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 32(_scalar (_to i 0 c 11))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_Arch 12 -1)
)
I 000059 55 1533          1497521788653 MuxWithOffset_Arch
(_unit VHDL (muxwithoffset 0 5(muxwithoffset_arch 0 19))
	(_version vd0)
	(_time 1497521788654 2017.06.15 12:16:28)
	(_source (\./../../../src/muxwithoffset.vhd\))
	(_parameters tan)
	(_code 7020227075262c677572692b257678762676767676)
	(_ent
		(_time 1497521654947)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int selSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_gen (_int offset -2 0 9 \0\ (_ent gms((i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~12 0 12(_array -3 ((_dto c 1 i 0)))))
		(_port (_int sel 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -3 ((_dto c 2 i 0)))))
		(_port (_int input 1 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize+5~downto~0}~12 0 14(_array -3 ((_dto c 3 i 0)))))
		(_port (_int test_selValue 2 0 14(_ent(_out))))
		(_port (_int output -3 0 15(_ent(_out))))
		(_var (_int selValue -2 0 23(_prcs 0((i 0)))))
		(_prcs
			(selection(_arch 0 0 22(_prcs (_simple)(_trgt(2)(3))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . MuxWithOffset_Arch 4 -1)
)
I 000066 55 2353          1497521788716 ArithmeticShifter_TB_Arch
(_unit VHDL (arithmeticshifter_tb 0 5(arithmeticshifter_tb_arch 0 8))
	(_version vd0)
	(_time 1497521788717 2017.06.15 12:16:28)
	(_source (\./../../../test/shifter_tb.vhd\))
	(_parameters tan)
	(_code afffa8f9fbf8f2b8a8ffb7f5aaa9aaa8aba9a6a9ac)
	(_ent
		(_time 1497519168129)
	)
	(_comp
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 15(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 16(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int shift 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 4 0 21(_ent (_out))))
			)
		)
	)
	(_inst shifterUnderTest 0 32(_comp ArithmeticShifter)
		(_gen
			((size)((i 12)))
			((shiftSize)((i 4)))
		)
		(_port
			((shift)(test_shift))
			((input)(test_in))
			((output)(_open))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)((i 12)))
				((shiftSize)((i 4)))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 10(_arch((i 12)))))
		(_cnst (_int SHIFT_SIZE -1 0 11(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~134 0 25(_array -2 ((_dto i 11 i 0)))))
		(_sig (_int test_in 0 0 25(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 26(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_shift 1 0 26(_arch(_uni))))
		(_sig (_int test_clock -2 0 28(_arch(_uni((i 2)))(_event))))
		(_sig (_int test_end -2 0 29(_arch(_uni((i 2))))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_trgt(2))(_sens(2)(3)))))
			(driveProcess(_arch 1 0 47(_prcs (_trgt(0)(1)(3))(_sens(2))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_TB_Arch 5 -1)
)
V 000053 55 3031          1497521982792 Counter_Arch
(_unit VHDL (counter 0 4(counter_arch 0 14))
	(_version vd0)
	(_time 1497521982793 2017.06.15 12:19:42)
	(_source (\./../../../src/counter.vhd\))
	(_parameters tan)
	(_code cd9e9d98cf9b9cdb9cc8d99799cacfcbcecb9bcac8)
	(_ent
		(_time 1497272646401)
	)
	(_comp
		(RippleCarryAdder
			(_object
				(_gen (_int size -1 0 16(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 18(_array -2 ((_dto c 1 i 0)))))
				(_port (_int inA 3 0 18(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inB 4 0 19(_ent (_in))))
				(_port (_int carryIn -2 0 20(_ent (_in))))
				(_port (_int carryOut -2 0 21(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 22(_array -2 ((_dto c 3 i 0)))))
				(_port (_int sum 5 0 22(_ent (_out))))
			)
		)
		(GRegister
			(_object
				(_gen (_int size -1 0 27(_ent((i 8)))))
				(_port (_int clock -2 0 29(_ent (_in))))
				(_port (_int reset -2 0 30(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 31(_array -2 ((_dto c 4 i 0)))))
				(_port (_int data 3 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 32(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 4 0 32(_ent (_out))))
			)
		)
	)
	(_inst rcaInstance 0 45(_comp RippleCarryAdder)
		(_gen
			((size)(_code 6))
		)
		(_port
			((inA)(inA))
			((inB)(loopback))
			((carryIn)((i 2)))
			((carryOut)(_open))
			((sum)(data))
		)
		(_use (_ent . RippleCarryAdder)
			(_gen
				((size)(_code 7))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((carryIn)(carryIn))
				((carryOut)(carryOut))
				((sum)(sum))
			)
		)
	)
	(_inst registerInstance 0 55(_comp GRegister)
		(_gen
			((size)(_code 8))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((data)(data))
			((value)(loopback))
		)
		(_use (_ent . GRegister)
			(_gen
				((size)(_code 9))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((data)(data))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 7(_ent(_in))))
		(_port (_int reset -2 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2 ((_dto c 10 i 0)))))
		(_port (_int inA 0 0 9(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 10(_array -2 ((_dto c 11 i 0)))))
		(_port (_int value 1 0 10(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 37(_array -2 ((_dto c 12 i 0)))))
		(_sig (_int data 2 0 37(_arch(_uni))))
		(_sig (_int loopback 2 0 41(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment (_trgt(3))(_sens(5)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Counter_Arch 13 -1)
)
V 000055 55 797           1497521982856 FullAdder_Arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 14))
	(_version vd0)
	(_time 1497521982857 2017.06.15 12:19:42)
	(_source (\./../../../src/fulladder.vhd\))
	(_parameters tan)
	(_code 0c5f5e0b5a5b0b1a5e0b1d56590a080a090b0e0a0a)
	(_ent
		(_time 1497272646463)
	)
	(_object
		(_port (_int inB -1 0 6(_ent(_in))))
		(_port (_int inA -1 0 7(_ent(_in))))
		(_port (_int carryIn -1 0 8(_ent(_in))))
		(_port (_int carryOut -1 0 9(_ent(_out))))
		(_port (_int sum -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(4))(_sens(0)(1)(2)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FullAdder_Arch 2 -1)
)
V 000055 55 1063          1497521982919 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497521982920 2017.06.15 12:19:42)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code 4a191949191d1b5c4c4b5311184d4e4c4f4d484c4d)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
V 000062 55 3109          1497521982981 RippleCarryAdder_Arch
(_unit VHDL (ripplecarryadder 0 4(ripplecarryadder_arch 0 15))
	(_version vd0)
	(_time 1497521982982 2017.06.15 12:19:42)
	(_source (\./../../../src/ripplecarryadder.vhd\))
	(_parameters tan)
	(_code 89dbdf8789dfdd9e8d8bcad3dd8f8a8f888e8b8e8b)
	(_ent
		(_time 1497272646714)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int inA -2 0 19(_ent (_in))))
				(_port (_int inB -2 0 20(_ent (_in))))
				(_port (_int carryIn -2 0 21(_ent (_in))))
				(_port (_int carryOut -2 0 22(_ent (_out))))
				(_port (_int sum -2 0 23(_ent (_out))))
			)
		)
	)
	(_generate generateFullAdders 0 31(_for 4 )
		(_generate first 0 34(_if 0)
			(_inst fullAdderFirst 0 35(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryIn))
					((carryOut)(carryWires(_object 1)))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate internal 0 46(_if 1)
			(_inst fullAdderInternal 0 47(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 2)))
					((carryOut)(carryWires(_object 1)))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate last 0 58(_if 3)
			(_inst fullAdderLast 0 59(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 4)))
					((carryOut)(carryOut))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_object
			(_cnst (_int i 4 0 31(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 7(_array -2 ((_dto c 5 i 0)))))
		(_port (_int inA 0 0 7(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 8(_array -2 ((_dto c 6 i 0)))))
		(_port (_int inB 1 0 8(_ent(_in))))
		(_port (_int carryIn -2 0 9(_ent(_in))))
		(_port (_int carryOut -2 0 10(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2 ((_dto c 7 i 0)))))
		(_port (_int sum 2 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-2~downto~0}~13 0 27(_array -2 ((_dto c 8 i 0)))))
		(_sig (_int carryWires 3 0 27(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 31(_scalar (_to i 0 c 9))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . RippleCarryAdder_Arch 10 -1)
)
V 000063 55 2335          1497521983042 ArithmeticShifter_Arch
(_unit VHDL (arithmeticshifter 0 5(arithmeticshifter_arch 0 17))
	(_version vd0)
	(_time 1497521983043 2017.06.15 12:19:43)
	(_source (\./../../../src/arithmeticshifter.vhd\))
	(_parameters tan)
	(_code c7949293c2909ad0c195df9dc2c1c2c0c3c1cec1c4)
	(_ent
		(_time 1497519573036)
	)
	(_comp
		(MuxWithOffset
			(_object
				(_gen (_int size -1 0 20(_ent((i 8)))))
				(_gen (_int selSize -1 0 21(_ent((i 3)))))
				(_gen (_int offset -3 0 22(_ent((i 0)))))
				(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~13 0 25(_array -2 ((_dto c 0 i 0)))))
				(_port (_int sel 4 0 25(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 26(_array -2 ((_dto c 1 i 0)))))
				(_port (_int input 5 0 26(_ent (_in))))
				(_port (_int output -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate generateMuxes 0 32(_for 3 )
		(_inst mux 0 33(_comp MuxWithOffset)
			(_gen
				((size)(_code 2))
				((selSize)(_code 3))
				((offset)(_code 4))
			)
			(_port
				((sel)(shift))
				((input)(input))
				((output)(output(_object 2)))
			)
			(_use (_ent . MuxWithOffset)
				(_gen
					((size)(_code 5))
					((selSize)(_code 6))
					((offset)(_code 7))
				)
				(_port
					((sel)(sel))
					((input)(input))
					((test_selValue)(_open))
					((output)(output))
				)
			)
		)
		(_object
			(_cnst (_int i 3 0 32(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int shiftSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~12 0 11(_array -2 ((_dto c 8 i 0)))))
		(_port (_int shift 0 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 9 i 0)))))
		(_port (_int input 1 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 10 i 0)))))
		(_port (_int output 2 0 13(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 32(_scalar (_to i 0 c 11))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_Arch 12 -1)
)
V 000059 55 1533          1497521983105 MuxWithOffset_Arch
(_unit VHDL (muxwithoffset 0 5(muxwithoffset_arch 0 19))
	(_version vd0)
	(_time 1497521983106 2017.06.15 12:19:43)
	(_source (\./../../../src/muxwithoffset.vhd\))
	(_parameters tan)
	(_code 0655070105505a1103041f5d53000e005000000000)
	(_ent
		(_time 1497521654947)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int selSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_gen (_int offset -2 0 9 \0\ (_ent gms((i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~12 0 12(_array -3 ((_dto c 1 i 0)))))
		(_port (_int sel 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -3 ((_dto c 2 i 0)))))
		(_port (_int input 1 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize+5~downto~0}~12 0 14(_array -3 ((_dto c 3 i 0)))))
		(_port (_int test_selValue 2 0 14(_ent(_out))))
		(_port (_int output -3 0 15(_ent(_out))))
		(_var (_int selValue -2 0 23(_prcs 0((i 0)))))
		(_prcs
			(selection(_arch 0 0 22(_prcs (_simple)(_trgt(2)(3))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . MuxWithOffset_Arch 4 -1)
)
V 000066 55 2353          1497521983183 ArithmeticShifter_TB_Arch
(_unit VHDL (arithmeticshifter_tb 0 5(arithmeticshifter_tb_arch 0 8))
	(_version vd0)
	(_time 1497521983184 2017.06.15 12:19:43)
	(_source (\./../../../test/shifter_tb.vhd\))
	(_parameters tan)
	(_code 540700565203094353044c0e5152515350525d5257)
	(_ent
		(_time 1497519168129)
	)
	(_comp
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 15(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 16(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int shift 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 4 0 21(_ent (_out))))
			)
		)
	)
	(_inst shifterUnderTest 0 32(_comp ArithmeticShifter)
		(_gen
			((size)((i 12)))
			((shiftSize)((i 4)))
		)
		(_port
			((shift)(test_shift))
			((input)(test_in))
			((output)(_open))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)((i 12)))
				((shiftSize)((i 4)))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 10(_arch((i 12)))))
		(_cnst (_int SHIFT_SIZE -1 0 11(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~134 0 25(_array -2 ((_dto i 11 i 0)))))
		(_sig (_int test_in 0 0 25(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 26(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_shift 1 0 26(_arch(_uni))))
		(_sig (_int test_clock -2 0 28(_arch(_uni((i 2)))(_event))))
		(_sig (_int test_end -2 0 29(_arch(_uni((i 2))))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_trgt(2))(_sens(2)(3)))))
			(driveProcess(_arch 1 0 47(_prcs (_trgt(0)(1)(3))(_sens(2))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_TB_Arch 5 -1)
)
I 000055 55 797           1497531641738 FullAdder_Arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 14))
	(_version vd0)
	(_time 1497531641739 2017.06.15 15:00:41)
	(_source (\./../../../src/fulladder.vhd\))
	(_parameters tan)
	(_code 0e595d095e5909185c091f545b080a080b090c0808)
	(_ent
		(_time 1497272646463)
	)
	(_object
		(_port (_int inB -1 0 6(_ent(_in))))
		(_port (_int inA -1 0 7(_ent(_in))))
		(_port (_int carryIn -1 0 8(_ent(_in))))
		(_port (_int carryOut -1 0 9(_ent(_out))))
		(_port (_int sum -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(4))(_sens(0)(1)(2)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FullAdder_Arch 2 -1)
)
I 000055 55 1063          1497531641802 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497531641803 2017.06.15 15:00:41)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code 4c1b1e4f1d1b1d5a4a4d55171e4b484a494b4e4a4b)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
I 000063 55 2335          1497531642022 ArithmeticShifter_Arch
(_unit VHDL (arithmeticshifter 0 5(arithmeticshifter_arch 0 17))
	(_version vd0)
	(_time 1497531642023 2017.06.15 15:00:42)
	(_source (\./../../../src/arithmeticshifter.vhd\))
	(_parameters tan)
	(_code 2770702222707a3021753f7d2221222023212e2124)
	(_ent
		(_time 1497519573036)
	)
	(_comp
		(MuxWithOffset
			(_object
				(_gen (_int size -1 0 20(_ent((i 8)))))
				(_gen (_int selSize -1 0 21(_ent((i 3)))))
				(_gen (_int offset -3 0 22(_ent((i 0)))))
				(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~13 0 25(_array -2 ((_dto c 0 i 0)))))
				(_port (_int sel 4 0 25(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 26(_array -2 ((_dto c 1 i 0)))))
				(_port (_int input 5 0 26(_ent (_in))))
				(_port (_int output -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate generateMuxes 0 32(_for 3 )
		(_inst mux 0 33(_comp MuxWithOffset)
			(_gen
				((size)(_code 2))
				((selSize)(_code 3))
				((offset)(_code 4))
			)
			(_port
				((sel)(shift))
				((input)(input))
				((output)(output(_object 2)))
			)
			(_use (_ent . MuxWithOffset)
				(_gen
					((size)(_code 5))
					((selSize)(_code 6))
					((offset)(_code 7))
				)
				(_port
					((sel)(sel))
					((input)(input))
					((test_selValue)(_open))
					((output)(output))
				)
			)
		)
		(_object
			(_cnst (_int i 3 0 32(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int shiftSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~12 0 11(_array -2 ((_dto c 8 i 0)))))
		(_port (_int shift 0 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 9 i 0)))))
		(_port (_int input 1 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 10 i 0)))))
		(_port (_int output 2 0 13(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 32(_scalar (_to i 0 c 11))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_Arch 12 -1)
)
I 000059 55 1304          1497531642097 MuxWithOffset_Arch
(_unit VHDL (muxwithoffset 0 5(muxwithoffset_arch 0 18))
	(_version vd0)
	(_time 1497531642098 2017.06.15 15:00:42)
	(_source (\./../../../src/muxwithoffset.vhd\))
	(_parameters tan)
	(_code 752277757523296270726c2e20737d732373737373)
	(_ent
		(_time 1497531642081)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int selSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_gen (_int offset -2 0 9 \0\ (_ent gms((i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~12 0 12(_array -3 ((_dto c 1 i 0)))))
		(_port (_int sel 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -3 ((_dto c 2 i 0)))))
		(_port (_int input 1 0 13(_ent(_in))))
		(_port (_int output -3 0 14(_ent(_out))))
		(_var (_int selValue -2 0 22(_prcs 0((i 0)))))
		(_prcs
			(selection(_arch 0 0 21(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . MuxWithOffset_Arch 3 -1)
)
I 000066 55 2353          1497531642191 ArithmeticShifter_TB_Arch
(_unit VHDL (arithmeticshifter_tb 0 5(arithmeticshifter_tb_arch 0 8))
	(_version vd0)
	(_time 1497531642192 2017.06.15 15:00:42)
	(_source (\./../../../test/shifter_tb.vhd\))
	(_parameters tan)
	(_code d3848480d2848ec4d483cb89d6d5d6d4d7d5dad5d0)
	(_ent
		(_time 1497519168129)
	)
	(_comp
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 15(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 16(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int shift 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 4 0 21(_ent (_out))))
			)
		)
	)
	(_inst shifterUnderTest 0 32(_comp ArithmeticShifter)
		(_gen
			((size)((i 12)))
			((shiftSize)((i 4)))
		)
		(_port
			((shift)(test_shift))
			((input)(test_in))
			((output)(_open))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)((i 12)))
				((shiftSize)((i 4)))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 10(_arch((i 12)))))
		(_cnst (_int SHIFT_SIZE -1 0 11(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~134 0 25(_array -2 ((_dto i 11 i 0)))))
		(_sig (_int test_in 0 0 25(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 26(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_shift 1 0 26(_arch(_uni))))
		(_sig (_int test_clock -2 0 28(_arch(_uni((i 2)))(_event))))
		(_sig (_int test_end -2 0 29(_arch(_uni((i 2))))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_trgt(2))(_sens(2)(3)))))
			(driveProcess(_arch 1 0 47(_prcs (_trgt(0)(1)(3))(_sens(2))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_TB_Arch 5 -1)
)
V 000055 55 797           1497531673629 FullAdder_Arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 14))
	(_version vd0)
	(_time 1497531673630 2017.06.15 15:01:13)
	(_source (\./../../../src/fulladder.vhd\))
	(_parameters tan)
	(_code a1a5f6f7a5f6a6b7f3a6b0fbf4a7a5a7a4a6a3a7a7)
	(_ent
		(_time 1497272646463)
	)
	(_object
		(_port (_int inB -1 0 6(_ent(_in))))
		(_port (_int inA -1 0 7(_ent(_in))))
		(_port (_int carryIn -1 0 8(_ent(_in))))
		(_port (_int carryOut -1 0 9(_ent(_out))))
		(_port (_int sum -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(4))(_sens(0)(1)(2)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FullAdder_Arch 2 -1)
)
V 000055 55 1063          1497531673691 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497531673692 2017.06.15 15:01:13)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code dfdb898c8b888ec9d9dec6848dd8dbd9dad8ddd9d8)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
V 000063 55 2304          1497531673879 ArithmeticShifter_Arch
(_unit VHDL (arithmeticshifter 0 5(arithmeticshifter_arch 0 17))
	(_version vd0)
	(_time 1497531673880 2017.06.15 15:01:13)
	(_source (\./../../../src/arithmeticshifter.vhd\))
	(_parameters tan)
	(_code 9b9fc895cbccc68c9dc983c19e9d9e9c9f9d929d98)
	(_ent
		(_time 1497519573036)
	)
	(_comp
		(MuxWithOffset
			(_object
				(_gen (_int size -1 0 20(_ent((i 8)))))
				(_gen (_int selSize -1 0 21(_ent((i 3)))))
				(_gen (_int offset -3 0 22(_ent((i 0)))))
				(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~13 0 25(_array -2 ((_dto c 0 i 0)))))
				(_port (_int sel 4 0 25(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 26(_array -2 ((_dto c 1 i 0)))))
				(_port (_int input 5 0 26(_ent (_in))))
				(_port (_int output -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate generateMuxes 0 32(_for 3 )
		(_inst mux 0 33(_comp MuxWithOffset)
			(_gen
				((size)(_code 2))
				((selSize)(_code 3))
				((offset)(_code 4))
			)
			(_port
				((sel)(shift))
				((input)(input))
				((output)(output(_object 2)))
			)
			(_use (_ent . MuxWithOffset)
				(_gen
					((size)(_code 5))
					((selSize)(_code 6))
					((offset)(_code 7))
				)
				(_port
					((sel)(sel))
					((input)(input))
					((output)(output))
				)
			)
		)
		(_object
			(_cnst (_int i 3 0 32(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int shiftSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~12 0 11(_array -2 ((_dto c 8 i 0)))))
		(_port (_int shift 0 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 9 i 0)))))
		(_port (_int input 1 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 10 i 0)))))
		(_port (_int output 2 0 13(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 32(_scalar (_to i 0 c 11))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_Arch 12 -1)
)
V 000059 55 1304          1497531673943 MuxWithOffset_Arch
(_unit VHDL (muxwithoffset 0 5(muxwithoffset_arch 0 18))
	(_version vd0)
	(_time 1497531673944 2017.06.15 15:01:13)
	(_source (\./../../../src/muxwithoffset.vhd\))
	(_parameters tan)
	(_code d9dddf8ad58f85cedcdec0828cdfd1df8fdfdfdfdf)
	(_ent
		(_time 1497531642080)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int selSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_gen (_int offset -2 0 9 \0\ (_ent gms((i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~12 0 12(_array -3 ((_dto c 1 i 0)))))
		(_port (_int sel 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -3 ((_dto c 2 i 0)))))
		(_port (_int input 1 0 13(_ent(_in))))
		(_port (_int output -3 0 14(_ent(_out))))
		(_var (_int selValue -2 0 22(_prcs 0((i 0)))))
		(_prcs
			(selection(_arch 0 0 21(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . MuxWithOffset_Arch 3 -1)
)
V 000066 55 2353          1497531674018 ArithmeticShifter_TB_Arch
(_unit VHDL (arithmeticshifter_tb 0 5(arithmeticshifter_tb_arch 0 8))
	(_version vd0)
	(_time 1497531674019 2017.06.15 15:01:14)
	(_source (\./../../../test/shifter_tb.vhd\))
	(_parameters tan)
	(_code 2723752222707a3020773f7d2221222023212e2124)
	(_ent
		(_time 1497519168129)
	)
	(_comp
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 15(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 16(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int shift 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 4 0 21(_ent (_out))))
			)
		)
	)
	(_inst shifterUnderTest 0 32(_comp ArithmeticShifter)
		(_gen
			((size)((i 12)))
			((shiftSize)((i 4)))
		)
		(_port
			((shift)(test_shift))
			((input)(test_in))
			((output)(_open))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)((i 12)))
				((shiftSize)((i 4)))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 10(_arch((i 12)))))
		(_cnst (_int SHIFT_SIZE -1 0 11(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~134 0 25(_array -2 ((_dto i 11 i 0)))))
		(_sig (_int test_in 0 0 25(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 26(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_shift 1 0 26(_arch(_uni))))
		(_sig (_int test_clock -2 0 28(_arch(_uni((i 2)))(_event))))
		(_sig (_int test_end -2 0 29(_arch(_uni((i 2))))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_trgt(2))(_sens(2)(3)))))
			(driveProcess(_arch 1 0 47(_prcs (_trgt(0)(1)(3))(_sens(2))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_TB_Arch 5 -1)
)
I 000059 55 1304          1497540643696 MuxWithOffset_Arch
(_unit VHDL (muxwithoffset 0 5(muxwithoffset_arch 0 18))
	(_version vd0)
	(_time 1497540643697 2017.06.15 17:30:43)
	(_source (\./../../../src/muxwithoffset.vhd\))
	(_parameters tan)
	(_code edb8bfbfbcbbb1fae8eaf4b6b8ebe5ebbbebebebeb)
	(_ent
		(_time 1497531642080)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int selSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_gen (_int offset -2 0 9 \0\ (_ent gms((i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~12 0 12(_array -3 ((_dto c 1 i 0)))))
		(_port (_int sel 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -3 ((_dto c 2 i 0)))))
		(_port (_int input 1 0 13(_ent(_in))))
		(_port (_int output -3 0 14(_ent(_out))))
		(_var (_int selValue -2 0 22(_prcs 0((i 0)))))
		(_prcs
			(selection(_arch 0 0 21(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . MuxWithOffset_Arch 3 -1)
)
I 000055 55 797           1497540646152 FullAdder_Arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 14))
	(_version vd0)
	(_time 1497540646153 2017.06.15 17:30:46)
	(_source (\./../../../src/fulladder.vhd\))
	(_parameters tan)
	(_code 82d0848d85d58594d08593d8d78486848785808484)
	(_ent
		(_time 1497272646463)
	)
	(_object
		(_port (_int inB -1 0 6(_ent(_in))))
		(_port (_int inA -1 0 7(_ent(_in))))
		(_port (_int carryIn -1 0 8(_ent(_in))))
		(_port (_int carryOut -1 0 9(_ent(_out))))
		(_port (_int sum -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(4))(_sens(0)(1)(2)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FullAdder_Arch 2 -1)
)
I 000055 55 1063          1497540646214 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497540646215 2017.06.15 17:30:46)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code c092c794c29791d6c6c1d99b92c7c4c6c5c7c2c6c7)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
I 000063 55 2304          1497540646290 ArithmeticShifter_Arch
(_unit VHDL (arithmeticshifter 0 5(arithmeticshifter_arch 0 17))
	(_version vd0)
	(_time 1497540646291 2017.06.15 17:30:46)
	(_source (\./../../../src/arithmeticshifter.vhd\))
	(_parameters tan)
	(_code 0f5d0f085b585218095d17550a090a080b0906090c)
	(_ent
		(_time 1497519573036)
	)
	(_comp
		(MuxWithOffset
			(_object
				(_gen (_int size -1 0 20(_ent((i 8)))))
				(_gen (_int selSize -1 0 21(_ent((i 3)))))
				(_gen (_int offset -3 0 22(_ent((i 0)))))
				(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~13 0 25(_array -2 ((_dto c 0 i 0)))))
				(_port (_int sel 4 0 25(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 26(_array -2 ((_dto c 1 i 0)))))
				(_port (_int input 5 0 26(_ent (_in))))
				(_port (_int output -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate generateMuxes 0 32(_for 3 )
		(_inst mux 0 33(_comp MuxWithOffset)
			(_gen
				((size)(_code 2))
				((selSize)(_code 3))
				((offset)(_code 4))
			)
			(_port
				((sel)(shift))
				((input)(input))
				((output)(output(_object 2)))
			)
			(_use (_ent . MuxWithOffset)
				(_gen
					((size)(_code 5))
					((selSize)(_code 6))
					((offset)(_code 7))
				)
				(_port
					((sel)(sel))
					((input)(input))
					((output)(output))
				)
			)
		)
		(_object
			(_cnst (_int i 3 0 32(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int shiftSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~12 0 11(_array -2 ((_dto c 8 i 0)))))
		(_port (_int shift 0 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 9 i 0)))))
		(_port (_int input 1 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 10 i 0)))))
		(_port (_int output 2 0 13(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 32(_scalar (_to i 0 c 11))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_Arch 12 -1)
)
I 000059 55 1304          1497540646353 MuxWithOffset_Arch
(_unit VHDL (muxwithoffset 0 5(muxwithoffset_arch 0 18))
	(_version vd0)
	(_time 1497540646354 2017.06.15 17:30:46)
	(_source (\./../../../src/muxwithoffset.vhd\))
	(_parameters tan)
	(_code 4d1f184e1c1b115a484a5416184b454b1b4b4b4b4b)
	(_ent
		(_time 1497531642080)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int selSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_gen (_int offset -2 0 9 \0\ (_ent gms((i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~12 0 12(_array -3 ((_dto c 1 i 0)))))
		(_port (_int sel 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -3 ((_dto c 2 i 0)))))
		(_port (_int input 1 0 13(_ent(_in))))
		(_port (_int output -3 0 14(_ent(_out))))
		(_var (_int selValue -2 0 22(_prcs 0((i 0)))))
		(_prcs
			(selection(_arch 0 0 21(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . MuxWithOffset_Arch 3 -1)
)
I 000066 55 2353          1497540646541 ArithmeticShifter_TB_Arch
(_unit VHDL (arithmeticshifter_tb 0 5(arithmeticshifter_tb_arch 0 8))
	(_version vd0)
	(_time 1497540646542 2017.06.15 17:30:46)
	(_source (\./../../../test/shifter_tb.vhd\))
	(_parameters tan)
	(_code 095b0a0e025e541e0e5911530c0f0c0e0d0f000f0a)
	(_ent
		(_time 1497519168129)
	)
	(_comp
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 15(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 16(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int shift 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 4 0 21(_ent (_out))))
			)
		)
	)
	(_inst shifterUnderTest 0 32(_comp ArithmeticShifter)
		(_gen
			((size)((i 12)))
			((shiftSize)((i 4)))
		)
		(_port
			((shift)(test_shift))
			((input)(test_in))
			((output)(_open))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)((i 12)))
				((shiftSize)((i 4)))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 10(_arch((i 12)))))
		(_cnst (_int SHIFT_SIZE -1 0 11(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~134 0 25(_array -2 ((_dto i 11 i 0)))))
		(_sig (_int test_in 0 0 25(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 26(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_shift 1 0 26(_arch(_uni))))
		(_sig (_int test_clock -2 0 28(_arch(_uni((i 2)))(_event))))
		(_sig (_int test_end -2 0 29(_arch(_uni((i 2))))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_trgt(2))(_sens(2)(3)))))
			(driveProcess(_arch 1 0 47(_prcs (_trgt(0)(1)(3))(_sens(2))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_TB_Arch 5 -1)
)
I 000057 55 3248          1497540669307 Accumulator_Arch
(_unit VHDL (accumulator 0 4(accumulator_arch 0 16))
	(_version vd0)
	(_time 1497540669308 2017.06.15 17:31:09)
	(_source (\./../../../src/accumulator.vhd\))
	(_parameters tan)
	(_code f6f2a6a6f3a1a1e1f7f9b2ada2f0a5f0f7f1f2f0a0)
	(_ent
		(_time 1497540646602)
	)
	(_comp
		(AdderSubtractor
			(_object
				(_gen (_int size -1 0 18(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inA 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 3 i 0)))))
				(_port (_int inB 4 0 21(_ent (_in))))
				(_port (_int sumSub -2 0 22(_ent (_in))))
				(_port (_int carryOut -2 0 23(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 24(_array -2 ((_dto c 4 i 0)))))
				(_port (_int value 5 0 24(_ent (_out))))
			)
		)
		(GRegister
			(_object
				(_gen (_int size -1 0 29(_ent((i 8)))))
				(_port (_int clock -2 0 31(_ent (_in))))
				(_port (_int reset -2 0 32(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 33(_array -2 ((_dto c 5 i 0)))))
				(_port (_int data 3 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 34(_array -2 ((_dto c 6 i 0)))))
				(_port (_int value 4 0 34(_ent (_out))))
			)
		)
	)
	(_inst addsubInstance 0 48(_comp AdderSubtractor)
		(_gen
			((size)(_code 7))
		)
		(_port
			((inA)(inA))
			((inB)(loopback))
			((sumSub)(sumSub))
			((carryOut)(_open))
			((value)(data))
		)
		(_use (_ent . AdderSubtractor)
			(_gen
				((size)(_code 8))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((sumSub)(sumSub))
				((carryOut)(carryOut))
				((value)(value))
			)
		)
	)
	(_inst registerInstance 0 58(_comp GRegister)
		(_gen
			((size)(_code 9))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((data)(data))
			((value)(cvalue))
		)
		(_use (_ent . GRegister)
			(_gen
				((size)(_code 10))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((data)(data))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 7(_ent(_in))))
		(_port (_int reset -2 0 8(_ent(_in))))
		(_port (_int zero -2 0 9(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 10(_array -2 ((_dto c 11 i 0)))))
		(_port (_int inA 0 0 10(_ent(_in))))
		(_port (_int sumSub -2 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2 ((_dto c 12 i 0)))))
		(_port (_int value 1 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 39(_array -2 ((_dto c 13 i 0)))))
		(_sig (_int data 2 0 39(_arch(_uni))))
		(_sig (_int cvalue 2 0 43(_arch(_uni))))
		(_sig (_int loopback 2 0 44(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_trgt(5))(_sens(7)))))
			(line__72(_arch 1 0 72(_assignment (_trgt(8))(_sens(2)(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Accumulator_Arch 14 -1)
)
I 000061 55 3350          1497540692384 AdderSubtractor_Arch
(_unit VHDL (addersubtractor 0 5(addersubtractor_arch 0 16))
	(_version vd0)
	(_time 1497540692385 2017.06.15 17:31:32)
	(_source (\./../../../src/addersubtractor.vhd\))
	(_parameters tan)
	(_code 1c12181b4b4b4c0a1d480e474e1b191a1e1b181b1e)
	(_ent
		(_time 1497540646633)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int inA -2 0 20(_ent (_in))))
				(_port (_int inB -2 0 21(_ent (_in))))
				(_port (_int carryIn -2 0 22(_ent (_in))))
				(_port (_int carryOut -2 0 23(_ent (_out))))
				(_port (_int sum -2 0 24(_ent (_out))))
			)
		)
	)
	(_generate generateFullAdders 0 37(_for 5 )
		(_generate first 0 42(_if 1)
			(_inst fullAdderFirst 0 43(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(sumSub))
					((carryOut)(carryWires(_object 1)))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate internal 0 54(_if 2)
			(_inst fullAdderInternal 0 55(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 3)))
					((carryOut)(carryWires(_object 1)))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate last 0 66(_if 4)
			(_inst fullAdderLast 0 67(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 5)))
					((carryOut)(carryOut))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_object
			(_cnst (_int i 5 0 37(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 6 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 8(_array -2 ((_dto c 6 i 0)))))
		(_port (_int inA 0 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2 ((_dto c 7 i 0)))))
		(_port (_int inB 1 0 9(_ent(_in))))
		(_port (_int sumSub -2 0 10(_ent(_in))))
		(_port (_int carryOut -2 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2 ((_dto c 8 i 0)))))
		(_port (_int value 2 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-2~downto~0}~13 0 28(_array -2 ((_dto c 9 i 0)))))
		(_sig (_int carryWires 3 0 28(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 29(_array -2 ((_dto c 10 i 0)))))
		(_sig (_int actualInA 4 0 29(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 37(_scalar (_to i 0 c 11))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment (_trgt(6))(_sens(0)(2)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . AdderSubtractor_Arch 12 -1)
)
I 000059 55 2193          1497540927322 ShiftAdjuster_Arch
(_unit VHDL (shiftadjuster 0 5(shiftadjuster_arch 0 15))
	(_version vd0)
	(_time 1497540927323 2017.06.15 17:35:27)
	(_source (\./../../../src/shiftadjuster.vhd\))
	(_parameters tan)
	(_code d6d08484d8818bc0d2d8c28c86d0d2d087d1d3d1d5)
	(_ent
		(_time 1497540646711)
	)
	(_comp
		(AdderSubtractor
			(_object
				(_gen (_int size -1 0 17(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 19(_array -2 ((_dto c 1 i 0)))))
				(_port (_int inA 3 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 20(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inB 4 0 20(_ent (_in))))
				(_port (_int sumSub -2 0 21(_ent (_in))))
				(_port (_int carryOut -2 0 22(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 23(_array -2 ((_dto c 3 i 0)))))
				(_port (_int value 5 0 23(_ent (_out))))
			)
		)
	)
	(_inst subtractor 0 33(_comp AdderSubtractor)
		(_gen
			((size)(_code 4))
		)
		(_port
			((inA)((_others(i 3))))
			((inB)(input))
			((sumSub)((i 2)))
			((carryOut)(_open))
			((value)(subOutput))
		)
		(_use (_ent . AdderSubtractor)
			(_gen
				((size)(_code 5))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((sumSub)(sumSub))
				((carryOut)(carryOut))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 10(_array -2 ((_dto c 6 i 0)))))
		(_port (_int input 0 0 10(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2 ((_dto c 7 i 0)))))
		(_port (_int output 1 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 27(_array -2 ((_dto c 8 i 0)))))
		(_sig (_int subOutput 2 0 27(_arch(_uni))))
		(_sig (_int negation 2 0 28(_int(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment (_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ShiftAdjuster_Arch 9 -1)
)
I 000059 55 2193          1497540935918 ShiftAdjuster_Arch
(_unit VHDL (shiftadjuster 0 5(shiftadjuster_arch 0 15))
	(_version vd0)
	(_time 1497540935919 2017.06.15 17:35:35)
	(_source (\./../../../src/shiftadjuster.vhd\))
	(_parameters tan)
	(_code 686c3868683f357e6c667c32386e6c6e396f6d6f6b)
	(_ent
		(_time 1497540646711)
	)
	(_comp
		(AdderSubtractor
			(_object
				(_gen (_int size -1 0 17(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 19(_array -2 ((_dto c 1 i 0)))))
				(_port (_int inA 3 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 20(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inB 4 0 20(_ent (_in))))
				(_port (_int sumSub -2 0 21(_ent (_in))))
				(_port (_int carryOut -2 0 22(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 23(_array -2 ((_dto c 3 i 0)))))
				(_port (_int value 5 0 23(_ent (_out))))
			)
		)
	)
	(_inst subtractor 0 33(_comp AdderSubtractor)
		(_gen
			((size)(_code 4))
		)
		(_port
			((inA)((_others(i 3))))
			((inB)(input))
			((sumSub)((i 2)))
			((carryOut)(_open))
			((value)(subOutput))
		)
		(_use (_ent . AdderSubtractor)
			(_gen
				((size)(_code 5))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((sumSub)(sumSub))
				((carryOut)(carryOut))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 10(_array -2 ((_dto c 6 i 0)))))
		(_port (_int input 0 0 10(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2 ((_dto c 7 i 0)))))
		(_port (_int output 1 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 27(_array -2 ((_dto c 8 i 0)))))
		(_sig (_int subOutput 2 0 27(_arch(_uni))))
		(_sig (_int negation 2 0 28(_int(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment (_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ShiftAdjuster_Arch 9 -1)
)
I 000053 55 4698          1497541092291 Rotator_Arch
(_unit VHDL (rotator 0 5(rotator_arch 0 22))
	(_version vd0)
	(_time 1497541092292 2017.06.15 17:38:12)
	(_source (\./../../../src/rotator.vhd\))
	(_parameters tan)
	(_code 3f316b3a3f696f29383d2b6538383d383d3969383b)
	(_ent
		(_time 1497541004634)
	)
	(_comp
		(ShiftAdjuster
			(_object
				(_gen (_int size -1 0 49(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 52(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 6 0 52(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 53(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 7 0 53(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -1 0 24(_ent((i 8)))))
				(_port (_int clock -2 0 26(_ent (_in))))
				(_port (_int reset -2 0 27(_ent (_in))))
				(_port (_int zero -2 0 28(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 29(_array -2 ((_dto c 5 i 0)))))
				(_port (_int inA 6 0 29(_ent (_in))))
				(_port (_int sumSub -2 0 30(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 31(_array -2 ((_dto c 6 i 0)))))
				(_port (_int value 7 0 31(_ent (_out))))
			)
		)
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 37(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 38(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 41(_array -2 ((_dto c 7 i 0)))))
				(_port (_int shift 6 0 41(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 42(_array -2 ((_dto c 8 i 0)))))
				(_port (_int input 7 0 42(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 43(_array -2 ((_dto c 9 i 0)))))
				(_port (_int output 8 0 43(_ent (_out))))
			)
		)
	)
	(_inst adjusterInstance 0 71(_comp ShiftAdjuster)
		(_gen
			((size)(_code 10))
		)
		(_port
			((input)(count))
			((output)(shift))
		)
		(_use (_ent . ShiftAdjuster)
			(_gen
				((size)(_code 11))
			)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst accumulatorInstance 0 80(_comp Accumulator)
		(_gen
			((size)(_code 12))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(otherData))
			((sumSub)(sign))
			((value)(accData))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)(_code 13))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_inst shifter 0 91(_comp ArithmeticShifter)
		(_gen
			((size)(_code 14))
			((shiftSize)(_code 15))
		)
		(_port
			((shift)(shift))
			((input)(actualData))
			((output)(shiftedOut))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)(_code 16))
				((shiftSize)(_code 17))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int counterSize -1 0 8 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in))))
		(_port (_int reset -2 0 12(_ent(_in))))
		(_port (_int sign -2 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~12 0 14(_array -2 ((_dto c 18 i 0)))))
		(_port (_int count 0 0 14(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 15(_array -2 ((_dto c 19 i 0)))))
		(_port (_int dataIn 1 0 15(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2 ((_dto c 20 i 0)))))
		(_port (_int otherData 2 0 16(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 17(_array -2 ((_dto c 21 i 0)))))
		(_port (_int shiftedOut 3 0 17(_ent(_out))))
		(_port (_int msb -2 0 18(_ent(_out))))
		(_sig (_int zero -2 0 57(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1312 0 58(_array -2 ((_dto c 22 i 0)))))
		(_sig (_int actualData 4 0 58(_arch(_uni))))
		(_sig (_int accData 4 0 59(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 60(_array -2 ((_dto c 23 i 0)))))
		(_sig (_int shift 5 0 60(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment (_trgt(8))(_sens(3))(_mon))))
			(line__67(_arch 1 0 67(_assignment (_trgt(9))(_sens(4)(8)(10)))))
			(line__69(_arch 2 0 69(_assignment (_trgt(7))(_sens(9(_index 24)))(_read(9(_index 25))))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Rotator_Arch 26 -1)
)
I 000055 55 797           1497541153885 FullAdder_Arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 14))
	(_version vd0)
	(_time 1497541153886 2017.06.15 17:39:13)
	(_source (\./../../../src/fulladder.vhd\))
	(_parameters tan)
	(_code d8d6888bd58fdfce8adfc9828ddedcdedddfdadede)
	(_ent
		(_time 1497272646463)
	)
	(_object
		(_port (_int inB -1 0 6(_ent(_in))))
		(_port (_int inA -1 0 7(_ent(_in))))
		(_port (_int carryIn -1 0 8(_ent(_in))))
		(_port (_int carryOut -1 0 9(_ent(_out))))
		(_port (_int sum -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(4))(_sens(0)(1)(2)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FullAdder_Arch 2 -1)
)
I 000055 55 1063          1497541153948 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497541153949 2017.06.15 17:39:13)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code 171810111240460111160e4c451013111210151110)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
I 000063 55 2304          1497541154012 ArithmeticShifter_Arch
(_unit VHDL (arithmeticshifter 0 5(arithmeticshifter_arch 0 17))
	(_version vd0)
	(_time 1497541154013 2017.06.15 17:39:14)
	(_source (\./../../../src/arithmeticshifter.vhd\))
	(_parameters tan)
	(_code 555a54575202084253074d0f5053505251535c5356)
	(_ent
		(_time 1497519573036)
	)
	(_comp
		(MuxWithOffset
			(_object
				(_gen (_int size -1 0 20(_ent((i 8)))))
				(_gen (_int selSize -1 0 21(_ent((i 3)))))
				(_gen (_int offset -3 0 22(_ent((i 0)))))
				(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~13 0 25(_array -2 ((_dto c 0 i 0)))))
				(_port (_int sel 4 0 25(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 26(_array -2 ((_dto c 1 i 0)))))
				(_port (_int input 5 0 26(_ent (_in))))
				(_port (_int output -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate generateMuxes 0 32(_for 3 )
		(_inst mux 0 33(_comp MuxWithOffset)
			(_gen
				((size)(_code 2))
				((selSize)(_code 3))
				((offset)(_code 4))
			)
			(_port
				((sel)(shift))
				((input)(input))
				((output)(output(_object 2)))
			)
			(_use (_ent . MuxWithOffset)
				(_gen
					((size)(_code 5))
					((selSize)(_code 6))
					((offset)(_code 7))
				)
				(_port
					((sel)(sel))
					((input)(input))
					((output)(output))
				)
			)
		)
		(_object
			(_cnst (_int i 3 0 32(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int shiftSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~12 0 11(_array -2 ((_dto c 8 i 0)))))
		(_port (_int shift 0 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 9 i 0)))))
		(_port (_int input 1 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 10 i 0)))))
		(_port (_int output 2 0 13(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 32(_scalar (_to i 0 c 11))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_Arch 12 -1)
)
I 000059 55 1304          1497541154075 MuxWithOffset_Arch
(_unit VHDL (muxwithoffset 0 5(muxwithoffset_arch 0 18))
	(_version vd0)
	(_time 1497541154076 2017.06.15 17:39:14)
	(_source (\./../../../src/muxwithoffset.vhd\))
	(_parameters tan)
	(_code 949bc09a95c2c88391938dcfc1929c92c292929292)
	(_ent
		(_time 1497531642080)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int selSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_gen (_int offset -2 0 9 \0\ (_ent gms((i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~12 0 12(_array -3 ((_dto c 1 i 0)))))
		(_port (_int sel 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -3 ((_dto c 2 i 0)))))
		(_port (_int input 1 0 13(_ent(_in))))
		(_port (_int output -3 0 14(_ent(_out))))
		(_var (_int selValue -2 0 22(_prcs 0((i 0)))))
		(_prcs
			(selection(_arch 0 0 21(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . MuxWithOffset_Arch 3 -1)
)
I 000066 55 2353          1497541154137 ArithmeticShifter_TB_Arch
(_unit VHDL (arithmeticshifter_tb 0 5(arithmeticshifter_tb_arch 0 8))
	(_version vd0)
	(_time 1497541154138 2017.06.15 17:39:14)
	(_source (\./../../../test/shifter_tb.vhd\))
	(_parameters tan)
	(_code d2ddd381d2858fc5d582ca88d7d4d7d5d6d4dbd4d1)
	(_ent
		(_time 1497519168129)
	)
	(_comp
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 15(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 16(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int shift 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 4 0 21(_ent (_out))))
			)
		)
	)
	(_inst shifterUnderTest 0 32(_comp ArithmeticShifter)
		(_gen
			((size)((i 12)))
			((shiftSize)((i 4)))
		)
		(_port
			((shift)(test_shift))
			((input)(test_in))
			((output)(_open))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)((i 12)))
				((shiftSize)((i 4)))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 10(_arch((i 12)))))
		(_cnst (_int SHIFT_SIZE -1 0 11(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~134 0 25(_array -2 ((_dto i 11 i 0)))))
		(_sig (_int test_in 0 0 25(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 26(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_shift 1 0 26(_arch(_uni))))
		(_sig (_int test_clock -2 0 28(_arch(_uni((i 2)))(_event))))
		(_sig (_int test_end -2 0 29(_arch(_uni((i 2))))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_trgt(2))(_sens(2)(3)))))
			(driveProcess(_arch 1 0 47(_prcs (_trgt(0)(1)(3))(_sens(2))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_TB_Arch 5 -1)
)
I 000057 55 3248          1497541154356 Accumulator_Arch
(_unit VHDL (accumulator 0 4(accumulator_arch 0 16))
	(_version vd0)
	(_time 1497541154357 2017.06.15 17:39:14)
	(_source (\./../../../src/accumulator.vhd\))
	(_parameters tan)
	(_code ada2adfafafafabaaca2e9f6f9abfeabacaaa9abfb)
	(_ent
		(_time 1497540646602)
	)
	(_comp
		(AdderSubtractor
			(_object
				(_gen (_int size -1 0 18(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inA 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 3 i 0)))))
				(_port (_int inB 4 0 21(_ent (_in))))
				(_port (_int sumSub -2 0 22(_ent (_in))))
				(_port (_int carryOut -2 0 23(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 24(_array -2 ((_dto c 4 i 0)))))
				(_port (_int value 5 0 24(_ent (_out))))
			)
		)
		(GRegister
			(_object
				(_gen (_int size -1 0 29(_ent((i 8)))))
				(_port (_int clock -2 0 31(_ent (_in))))
				(_port (_int reset -2 0 32(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 33(_array -2 ((_dto c 5 i 0)))))
				(_port (_int data 3 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 34(_array -2 ((_dto c 6 i 0)))))
				(_port (_int value 4 0 34(_ent (_out))))
			)
		)
	)
	(_inst addsubInstance 0 48(_comp AdderSubtractor)
		(_gen
			((size)(_code 7))
		)
		(_port
			((inA)(inA))
			((inB)(loopback))
			((sumSub)(sumSub))
			((carryOut)(_open))
			((value)(data))
		)
		(_use (_ent . AdderSubtractor)
			(_gen
				((size)(_code 8))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((sumSub)(sumSub))
				((carryOut)(carryOut))
				((value)(value))
			)
		)
	)
	(_inst registerInstance 0 58(_comp GRegister)
		(_gen
			((size)(_code 9))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((data)(data))
			((value)(cvalue))
		)
		(_use (_ent . GRegister)
			(_gen
				((size)(_code 10))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((data)(data))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 7(_ent(_in))))
		(_port (_int reset -2 0 8(_ent(_in))))
		(_port (_int zero -2 0 9(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 10(_array -2 ((_dto c 11 i 0)))))
		(_port (_int inA 0 0 10(_ent(_in))))
		(_port (_int sumSub -2 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2 ((_dto c 12 i 0)))))
		(_port (_int value 1 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 39(_array -2 ((_dto c 13 i 0)))))
		(_sig (_int data 2 0 39(_arch(_uni))))
		(_sig (_int cvalue 2 0 43(_arch(_uni))))
		(_sig (_int loopback 2 0 44(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_trgt(5))(_sens(7)))))
			(line__72(_arch 1 0 72(_assignment (_trgt(8))(_sens(2)(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Accumulator_Arch 14 -1)
)
I 000061 55 3350          1497541154418 AdderSubtractor_Arch
(_unit VHDL (addersubtractor 0 5(addersubtractor_arch 0 16))
	(_version vd0)
	(_time 1497541154431 2017.06.15 17:39:14)
	(_source (\./../../../src/addersubtractor.vhd\))
	(_parameters tan)
	(_code fbf4fbabadacabedfaafe9a0a9fcfefdf9fcfffcf9)
	(_ent
		(_time 1497540646633)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int inA -2 0 20(_ent (_in))))
				(_port (_int inB -2 0 21(_ent (_in))))
				(_port (_int carryIn -2 0 22(_ent (_in))))
				(_port (_int carryOut -2 0 23(_ent (_out))))
				(_port (_int sum -2 0 24(_ent (_out))))
			)
		)
	)
	(_generate generateFullAdders 0 37(_for 5 )
		(_generate first 0 42(_if 1)
			(_inst fullAdderFirst 0 43(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(sumSub))
					((carryOut)(carryWires(_object 1)))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate internal 0 54(_if 2)
			(_inst fullAdderInternal 0 55(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 3)))
					((carryOut)(carryWires(_object 1)))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate last 0 66(_if 4)
			(_inst fullAdderLast 0 67(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 5)))
					((carryOut)(carryOut))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_object
			(_cnst (_int i 5 0 37(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 6 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 8(_array -2 ((_dto c 6 i 0)))))
		(_port (_int inA 0 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2 ((_dto c 7 i 0)))))
		(_port (_int inB 1 0 9(_ent(_in))))
		(_port (_int sumSub -2 0 10(_ent(_in))))
		(_port (_int carryOut -2 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2 ((_dto c 8 i 0)))))
		(_port (_int value 2 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-2~downto~0}~13 0 28(_array -2 ((_dto c 9 i 0)))))
		(_sig (_int carryWires 3 0 28(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 29(_array -2 ((_dto c 10 i 0)))))
		(_sig (_int actualInA 4 0 29(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 37(_scalar (_to i 0 c 11))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment (_trgt(6))(_sens(0)(2)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . AdderSubtractor_Arch 12 -1)
)
I 000053 55 4698          1497541154497 Rotator_Arch
(_unit VHDL (rotator 0 5(rotator_arch 0 22))
	(_version vd0)
	(_time 1497541154509 2017.06.15 17:39:14)
	(_source (\./../../../src/rotator.vhd\))
	(_parameters tan)
	(_code 4947494b161f195f4e4b5d134e4e4b4e4b4f1f4e4d)
	(_ent
		(_time 1497541004634)
	)
	(_comp
		(ShiftAdjuster
			(_object
				(_gen (_int size -1 0 49(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 52(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 6 0 52(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 53(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 7 0 53(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -1 0 24(_ent((i 8)))))
				(_port (_int clock -2 0 26(_ent (_in))))
				(_port (_int reset -2 0 27(_ent (_in))))
				(_port (_int zero -2 0 28(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 29(_array -2 ((_dto c 5 i 0)))))
				(_port (_int inA 6 0 29(_ent (_in))))
				(_port (_int sumSub -2 0 30(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 31(_array -2 ((_dto c 6 i 0)))))
				(_port (_int value 7 0 31(_ent (_out))))
			)
		)
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 37(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 38(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 41(_array -2 ((_dto c 7 i 0)))))
				(_port (_int shift 6 0 41(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 42(_array -2 ((_dto c 8 i 0)))))
				(_port (_int input 7 0 42(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 43(_array -2 ((_dto c 9 i 0)))))
				(_port (_int output 8 0 43(_ent (_out))))
			)
		)
	)
	(_inst adjusterInstance 0 71(_comp ShiftAdjuster)
		(_gen
			((size)(_code 10))
		)
		(_port
			((input)(count))
			((output)(shift))
		)
		(_use (_ent . ShiftAdjuster)
			(_gen
				((size)(_code 11))
			)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst accumulatorInstance 0 80(_comp Accumulator)
		(_gen
			((size)(_code 12))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(otherData))
			((sumSub)(sign))
			((value)(accData))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)(_code 13))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_inst shifter 0 91(_comp ArithmeticShifter)
		(_gen
			((size)(_code 14))
			((shiftSize)(_code 15))
		)
		(_port
			((shift)(shift))
			((input)(actualData))
			((output)(shiftedOut))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)(_code 16))
				((shiftSize)(_code 17))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int counterSize -1 0 8 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in))))
		(_port (_int reset -2 0 12(_ent(_in))))
		(_port (_int sign -2 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~12 0 14(_array -2 ((_dto c 18 i 0)))))
		(_port (_int count 0 0 14(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 15(_array -2 ((_dto c 19 i 0)))))
		(_port (_int dataIn 1 0 15(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2 ((_dto c 20 i 0)))))
		(_port (_int otherData 2 0 16(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 17(_array -2 ((_dto c 21 i 0)))))
		(_port (_int shiftedOut 3 0 17(_ent(_out))))
		(_port (_int msb -2 0 18(_ent(_out))))
		(_sig (_int zero -2 0 57(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1312 0 58(_array -2 ((_dto c 22 i 0)))))
		(_sig (_int actualData 4 0 58(_arch(_uni))))
		(_sig (_int accData 4 0 59(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 60(_array -2 ((_dto c 23 i 0)))))
		(_sig (_int shift 5 0 60(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment (_trgt(8))(_sens(3))(_mon))))
			(line__67(_arch 1 0 67(_assignment (_trgt(9))(_sens(8)(10)(4)))))
			(line__69(_arch 2 0 69(_assignment (_trgt(7))(_sens(9(_index 24)))(_read(9(_index 25))))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Rotator_Arch 26 -1)
)
I 000059 55 2193          1497541154589 ShiftAdjuster_Arch
(_unit VHDL (shiftadjuster 0 5(shiftadjuster_arch 0 15))
	(_version vd0)
	(_time 1497541154590 2017.06.15 17:39:14)
	(_source (\./../../../src/shiftadjuster.vhd\))
	(_parameters tan)
	(_code 9799969898c0ca81939983cdc7919391c690929094)
	(_ent
		(_time 1497540646711)
	)
	(_comp
		(AdderSubtractor
			(_object
				(_gen (_int size -1 0 17(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 19(_array -2 ((_dto c 1 i 0)))))
				(_port (_int inA 3 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 20(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inB 4 0 20(_ent (_in))))
				(_port (_int sumSub -2 0 21(_ent (_in))))
				(_port (_int carryOut -2 0 22(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 23(_array -2 ((_dto c 3 i 0)))))
				(_port (_int value 5 0 23(_ent (_out))))
			)
		)
	)
	(_inst subtractor 0 33(_comp AdderSubtractor)
		(_gen
			((size)(_code 4))
		)
		(_port
			((inA)((_others(i 3))))
			((inB)(input))
			((sumSub)((i 2)))
			((carryOut)(_open))
			((value)(subOutput))
		)
		(_use (_ent . AdderSubtractor)
			(_gen
				((size)(_code 5))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((sumSub)(sumSub))
				((carryOut)(carryOut))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 10(_array -2 ((_dto c 6 i 0)))))
		(_port (_int input 0 0 10(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2 ((_dto c 7 i 0)))))
		(_port (_int output 1 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 27(_array -2 ((_dto c 8 i 0)))))
		(_sig (_int subOutput 2 0 27(_arch(_uni))))
		(_sig (_int negation 2 0 28(_int(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment (_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ShiftAdjuster_Arch 9 -1)
)
I 000062 55 2141          1497541433466 ShiftAdjuster_TB_Arch
(_unit VHDL (shiftadjuster_tb 0 5(shiftadjuster_tb_arch 0 8))
	(_version vd0)
	(_time 1497541433467 2017.06.15 17:43:53)
	(_source (\./../../../test/asjuster_tb.vhd\))
	(_parameters tan)
	(_code f2a1f2a2f8a5afe4f0f4e6a8a2f4f6f4a3f5f7f5f1)
	(_ent
		(_time 1497541178009)
	)
	(_comp
		(Accumulator
			(_object
				(_gen (_int size -1 0 23(_ent((i 8)))))
				(_port (_int clock -2 0 25(_ent (_in))))
				(_port (_int reset -2 0 26(_ent (_in))))
				(_port (_int zero -2 0 27(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 28(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inA 1 0 28(_ent (_in))))
				(_port (_int sumSub -2 0 29(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 30(_array -2 ((_dto c 3 i 0)))))
				(_port (_int value 2 0 30(_ent (_out))))
			)
		)
	)
	(_inst counter 0 41(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)((i 2)))
			((zero)((i 2)))
			((inA)(_code 4))
			((sumSub)((i 2)))
			((value)(test_in))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_cnst (_int SHIFT_SIZE -1 0 10(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 34(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_in 0 0 34(_arch(_uni))))
		(_sig (_int test_shift 0 0 35(_arch(_uni))))
		(_sig (_int test_clock -2 0 37(_arch(_uni((i 2))))))
		(_sig (_int test_end -2 0 38(_arch(_uni((i 2))))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment (_trgt(2))(_sens(2)(3)))))
			(driveProcess(_arch 1 0 56(_prcs (_wait_for)(_trgt(3)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ShiftAdjuster_TB_Arch 5 -1)
)
I 000055 55 797           1497541706120 FullAdder_Arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 14))
	(_version vd0)
	(_time 1497541706121 2017.06.15 17:48:26)
	(_source (\./../../../src/fulladder.vhd\))
	(_parameters tan)
	(_code 035351040554041551041259560507050604010505)
	(_ent
		(_time 1497272646463)
	)
	(_object
		(_port (_int inB -1 0 6(_ent(_in))))
		(_port (_int inA -1 0 7(_ent(_in))))
		(_port (_int carryIn -1 0 8(_ent(_in))))
		(_port (_int carryOut -1 0 9(_ent(_out))))
		(_port (_int sum -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(4))(_sens(0)(1)(2)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FullAdder_Arch 2 -1)
)
I 000055 55 1063          1497541706185 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497541706186 2017.06.15 17:48:26)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code 41111242421610574740581a134645474446434746)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
I 000063 55 2304          1497541706248 ArithmeticShifter_Arch
(_unit VHDL (arithmeticshifter 0 5(arithmeticshifter_arch 0 17))
	(_version vd0)
	(_time 1497541706249 2017.06.15 17:48:26)
	(_source (\./../../../src/arithmeticshifter.vhd\))
	(_parameters tan)
	(_code 80d0d58f82d7dd9786d298da858685878486898683)
	(_ent
		(_time 1497519573036)
	)
	(_comp
		(MuxWithOffset
			(_object
				(_gen (_int size -1 0 20(_ent((i 8)))))
				(_gen (_int selSize -1 0 21(_ent((i 3)))))
				(_gen (_int offset -3 0 22(_ent((i 0)))))
				(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~13 0 25(_array -2 ((_dto c 0 i 0)))))
				(_port (_int sel 4 0 25(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 26(_array -2 ((_dto c 1 i 0)))))
				(_port (_int input 5 0 26(_ent (_in))))
				(_port (_int output -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate generateMuxes 0 32(_for 3 )
		(_inst mux 0 33(_comp MuxWithOffset)
			(_gen
				((size)(_code 2))
				((selSize)(_code 3))
				((offset)(_code 4))
			)
			(_port
				((sel)(shift))
				((input)(input))
				((output)(output(_object 2)))
			)
			(_use (_ent . MuxWithOffset)
				(_gen
					((size)(_code 5))
					((selSize)(_code 6))
					((offset)(_code 7))
				)
				(_port
					((sel)(sel))
					((input)(input))
					((output)(output))
				)
			)
		)
		(_object
			(_cnst (_int i 3 0 32(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int shiftSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~12 0 11(_array -2 ((_dto c 8 i 0)))))
		(_port (_int shift 0 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 9 i 0)))))
		(_port (_int input 1 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 10 i 0)))))
		(_port (_int output 2 0 13(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 32(_scalar (_to i 0 c 11))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_Arch 12 -1)
)
I 000059 55 1304          1497541706310 MuxWithOffset_Arch
(_unit VHDL (muxwithoffset 0 5(muxwithoffset_arch 0 18))
	(_version vd0)
	(_time 1497541706311 2017.06.15 17:48:26)
	(_source (\./../../../src/muxwithoffset.vhd\))
	(_parameters tan)
	(_code beeebeebeee8e2a9bbb9a7e5ebb8b6b8e8b8b8b8b8)
	(_ent
		(_time 1497531642080)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int selSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_gen (_int offset -2 0 9 \0\ (_ent gms((i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~12 0 12(_array -3 ((_dto c 1 i 0)))))
		(_port (_int sel 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -3 ((_dto c 2 i 0)))))
		(_port (_int input 1 0 13(_ent(_in))))
		(_port (_int output -3 0 14(_ent(_out))))
		(_var (_int selValue -2 0 22(_prcs 0((i 0)))))
		(_prcs
			(selection(_arch 0 0 21(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . MuxWithOffset_Arch 3 -1)
)
I 000066 55 2353          1497541706373 ArithmeticShifter_TB_Arch
(_unit VHDL (arithmeticshifter_tb 0 5(arithmeticshifter_tb_arch 0 8))
	(_version vd0)
	(_time 1497541706374 2017.06.15 17:48:26)
	(_source (\./../../../test/shifter_tb.vhd\))
	(_parameters tan)
	(_code fdada8acabaaa0eafaade5a7f8fbf8faf9fbf4fbfe)
	(_ent
		(_time 1497519168129)
	)
	(_comp
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 15(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 16(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int shift 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 4 0 21(_ent (_out))))
			)
		)
	)
	(_inst shifterUnderTest 0 32(_comp ArithmeticShifter)
		(_gen
			((size)((i 12)))
			((shiftSize)((i 4)))
		)
		(_port
			((shift)(test_shift))
			((input)(test_in))
			((output)(_open))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)((i 12)))
				((shiftSize)((i 4)))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 10(_arch((i 12)))))
		(_cnst (_int SHIFT_SIZE -1 0 11(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~134 0 25(_array -2 ((_dto i 11 i 0)))))
		(_sig (_int test_in 0 0 25(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 26(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_shift 1 0 26(_arch(_uni))))
		(_sig (_int test_clock -2 0 28(_arch(_uni((i 2)))(_event))))
		(_sig (_int test_end -2 0 29(_arch(_uni((i 2))))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_trgt(2))(_sens(2)(3)))))
			(driveProcess(_arch 1 0 47(_prcs (_trgt(0)(1)(3))(_sens(2))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_TB_Arch 5 -1)
)
I 000057 55 3248          1497541706449 Accumulator_Arch
(_unit VHDL (accumulator 0 4(accumulator_arch 0 16))
	(_version vd0)
	(_time 1497541706450 2017.06.15 17:48:26)
	(_source (\./../../../src/accumulator.vhd\))
	(_parameters tan)
	(_code 4b1b1f491a1c1c5c4a440f101f4d184d4a4c4f4d1d)
	(_ent
		(_time 1497540646602)
	)
	(_comp
		(AdderSubtractor
			(_object
				(_gen (_int size -1 0 18(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inA 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 3 i 0)))))
				(_port (_int inB 4 0 21(_ent (_in))))
				(_port (_int sumSub -2 0 22(_ent (_in))))
				(_port (_int carryOut -2 0 23(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 24(_array -2 ((_dto c 4 i 0)))))
				(_port (_int value 5 0 24(_ent (_out))))
			)
		)
		(GRegister
			(_object
				(_gen (_int size -1 0 29(_ent((i 8)))))
				(_port (_int clock -2 0 31(_ent (_in))))
				(_port (_int reset -2 0 32(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 33(_array -2 ((_dto c 5 i 0)))))
				(_port (_int data 3 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 34(_array -2 ((_dto c 6 i 0)))))
				(_port (_int value 4 0 34(_ent (_out))))
			)
		)
	)
	(_inst addsubInstance 0 48(_comp AdderSubtractor)
		(_gen
			((size)(_code 7))
		)
		(_port
			((inA)(inA))
			((inB)(loopback))
			((sumSub)(sumSub))
			((carryOut)(_open))
			((value)(data))
		)
		(_use (_ent . AdderSubtractor)
			(_gen
				((size)(_code 8))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((sumSub)(sumSub))
				((carryOut)(carryOut))
				((value)(value))
			)
		)
	)
	(_inst registerInstance 0 58(_comp GRegister)
		(_gen
			((size)(_code 9))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((data)(data))
			((value)(cvalue))
		)
		(_use (_ent . GRegister)
			(_gen
				((size)(_code 10))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((data)(data))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 7(_ent(_in))))
		(_port (_int reset -2 0 8(_ent(_in))))
		(_port (_int zero -2 0 9(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 10(_array -2 ((_dto c 11 i 0)))))
		(_port (_int inA 0 0 10(_ent(_in))))
		(_port (_int sumSub -2 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2 ((_dto c 12 i 0)))))
		(_port (_int value 1 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 39(_array -2 ((_dto c 13 i 0)))))
		(_sig (_int data 2 0 39(_arch(_uni))))
		(_sig (_int cvalue 2 0 43(_arch(_uni))))
		(_sig (_int loopback 2 0 44(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_trgt(5))(_sens(7)))))
			(line__72(_arch 1 0 72(_assignment (_trgt(8))(_sens(2)(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Accumulator_Arch 14 -1)
)
I 000061 55 3350          1497541706511 AdderSubtractor_Arch
(_unit VHDL (addersubtractor 0 5(addersubtractor_arch 0 16))
	(_version vd0)
	(_time 1497541706512 2017.06.15 17:48:26)
	(_source (\./../../../src/addersubtractor.vhd\))
	(_parameters tan)
	(_code 89d9dd8784ded99f88dd9bd2db8e8c8f8b8e8d8e8b)
	(_ent
		(_time 1497540646633)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int inA -2 0 20(_ent (_in))))
				(_port (_int inB -2 0 21(_ent (_in))))
				(_port (_int carryIn -2 0 22(_ent (_in))))
				(_port (_int carryOut -2 0 23(_ent (_out))))
				(_port (_int sum -2 0 24(_ent (_out))))
			)
		)
	)
	(_generate generateFullAdders 0 37(_for 5 )
		(_generate first 0 42(_if 1)
			(_inst fullAdderFirst 0 43(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(sumSub))
					((carryOut)(carryWires(_object 1)))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate internal 0 54(_if 2)
			(_inst fullAdderInternal 0 55(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 3)))
					((carryOut)(carryWires(_object 1)))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate last 0 66(_if 4)
			(_inst fullAdderLast 0 67(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 5)))
					((carryOut)(carryOut))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_object
			(_cnst (_int i 5 0 37(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 6 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 8(_array -2 ((_dto c 6 i 0)))))
		(_port (_int inA 0 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2 ((_dto c 7 i 0)))))
		(_port (_int inB 1 0 9(_ent(_in))))
		(_port (_int sumSub -2 0 10(_ent(_in))))
		(_port (_int carryOut -2 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2 ((_dto c 8 i 0)))))
		(_port (_int value 2 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-2~downto~0}~13 0 28(_array -2 ((_dto c 9 i 0)))))
		(_sig (_int carryWires 3 0 28(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 29(_array -2 ((_dto c 10 i 0)))))
		(_sig (_int actualInA 4 0 29(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 37(_scalar (_to i 0 c 11))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment (_trgt(6))(_sens(0)(2)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . AdderSubtractor_Arch 12 -1)
)
I 000053 55 4698          1497541706575 Rotator_Arch
(_unit VHDL (rotator 0 5(rotator_arch 0 22))
	(_version vd0)
	(_time 1497541706576 2017.06.15 17:48:26)
	(_source (\./../../../src/rotator.vhd\))
	(_parameters tan)
	(_code c8999f9d969e98decfc9dc92cfcfcacfcace9ecfcc)
	(_ent
		(_time 1497541004634)
	)
	(_comp
		(ShiftAdjuster
			(_object
				(_gen (_int size -1 0 49(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 52(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 6 0 52(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 53(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 7 0 53(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -1 0 24(_ent((i 8)))))
				(_port (_int clock -2 0 26(_ent (_in))))
				(_port (_int reset -2 0 27(_ent (_in))))
				(_port (_int zero -2 0 28(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 29(_array -2 ((_dto c 5 i 0)))))
				(_port (_int inA 6 0 29(_ent (_in))))
				(_port (_int sumSub -2 0 30(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 31(_array -2 ((_dto c 6 i 0)))))
				(_port (_int value 7 0 31(_ent (_out))))
			)
		)
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 37(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 38(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 41(_array -2 ((_dto c 7 i 0)))))
				(_port (_int shift 6 0 41(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 42(_array -2 ((_dto c 8 i 0)))))
				(_port (_int input 7 0 42(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 43(_array -2 ((_dto c 9 i 0)))))
				(_port (_int output 8 0 43(_ent (_out))))
			)
		)
	)
	(_inst adjusterInstance 0 72(_comp ShiftAdjuster)
		(_gen
			((size)(_code 10))
		)
		(_port
			((input)(count))
			((output)(shift))
		)
		(_use (_ent . ShiftAdjuster)
			(_gen
				((size)(_code 11))
			)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst accumulatorInstance 0 81(_comp Accumulator)
		(_gen
			((size)(_code 12))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(otherData))
			((sumSub)(sign))
			((value)(accData))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)(_code 13))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_inst shifter 0 92(_comp ArithmeticShifter)
		(_gen
			((size)(_code 14))
			((shiftSize)(_code 15))
		)
		(_port
			((shift)(shift))
			((input)(actualData))
			((output)(shiftedOut))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)(_code 16))
				((shiftSize)(_code 17))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int counterSize -1 0 8 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in))))
		(_port (_int reset -2 0 12(_ent(_in))))
		(_port (_int sign -2 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~12 0 14(_array -2 ((_dto c 18 i 0)))))
		(_port (_int count 0 0 14(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 15(_array -2 ((_dto c 19 i 0)))))
		(_port (_int dataIn 1 0 15(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2 ((_dto c 20 i 0)))))
		(_port (_int otherData 2 0 16(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 17(_array -2 ((_dto c 21 i 0)))))
		(_port (_int shiftedOut 3 0 17(_ent(_out))))
		(_port (_int msb -2 0 18(_ent(_out))))
		(_sig (_int zero -2 0 57(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1312 0 58(_array -2 ((_dto c 22 i 0)))))
		(_sig (_int actualData 4 0 58(_arch(_uni))))
		(_sig (_int accData 4 0 59(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 60(_array -2 ((_dto c 23 i 0)))))
		(_sig (_int shift 5 0 60(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment (_trgt(8))(_sens(3))(_mon))))
			(line__68(_arch 1 0 68(_assignment (_trgt(9))(_sens(4)(8)(10)))))
			(line__70(_arch 2 0 70(_assignment (_trgt(7))(_sens(9(_index 24)))(_read(9(_index 25))))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Rotator_Arch 26 -1)
)
I 000059 55 2193          1497541706654 ShiftAdjuster_Arch
(_unit VHDL (shiftadjuster 0 5(shiftadjuster_arch 0 15))
	(_version vd0)
	(_time 1497541706655 2017.06.15 17:48:26)
	(_source (\./../../../src/shiftadjuster.vhd\))
	(_parameters tan)
	(_code 1647431118414b001218024c461012104711131115)
	(_ent
		(_time 1497540646711)
	)
	(_comp
		(AdderSubtractor
			(_object
				(_gen (_int size -1 0 17(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 19(_array -2 ((_dto c 1 i 0)))))
				(_port (_int inA 3 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 20(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inB 4 0 20(_ent (_in))))
				(_port (_int sumSub -2 0 21(_ent (_in))))
				(_port (_int carryOut -2 0 22(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 23(_array -2 ((_dto c 3 i 0)))))
				(_port (_int value 5 0 23(_ent (_out))))
			)
		)
	)
	(_inst subtractor 0 33(_comp AdderSubtractor)
		(_gen
			((size)(_code 4))
		)
		(_port
			((inA)((_others(i 3))))
			((inB)(input))
			((sumSub)((i 2)))
			((carryOut)(_open))
			((value)(subOutput))
		)
		(_use (_ent . AdderSubtractor)
			(_gen
				((size)(_code 5))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((sumSub)(sumSub))
				((carryOut)(carryOut))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 10(_array -2 ((_dto c 6 i 0)))))
		(_port (_int input 0 0 10(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2 ((_dto c 7 i 0)))))
		(_port (_int output 1 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 27(_array -2 ((_dto c 8 i 0)))))
		(_sig (_int subOutput 2 0 27(_arch(_uni))))
		(_sig (_int negation 2 0 28(_int(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment (_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ShiftAdjuster_Arch 9 -1)
)
I 000055 55 797           1497541724262 FullAdder_Arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 14))
	(_version vd0)
	(_time 1497541724263 2017.06.15 17:48:44)
	(_source (\./../../../src/fulladder.vhd\))
	(_parameters tan)
	(_code dfddda8c8c88d8c98dd8ce858ad9dbd9dad8ddd9d9)
	(_ent
		(_time 1497272646463)
	)
	(_object
		(_port (_int inB -1 0 6(_ent(_in))))
		(_port (_int inA -1 0 7(_ent(_in))))
		(_port (_int carryIn -1 0 8(_ent(_in))))
		(_port (_int carryOut -1 0 9(_ent(_out))))
		(_port (_int sum -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(4))(_sens(0)(1)(2)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FullAdder_Arch 2 -1)
)
I 000055 55 1063          1497541724310 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497541724311 2017.06.15 17:48:44)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code 0e0c0d0959595f18080f17555c090a080b090c0809)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
I 000063 55 2304          1497541724373 ArithmeticShifter_Arch
(_unit VHDL (arithmeticshifter 0 5(arithmeticshifter_arch 0 17))
	(_version vd0)
	(_time 1497541724374 2017.06.15 17:48:44)
	(_source (\./../../../src/arithmeticshifter.vhd\))
	(_parameters tan)
	(_code 4d4f484e1b1a105a4b1f5517484b484a494b444b4e)
	(_ent
		(_time 1497519573036)
	)
	(_comp
		(MuxWithOffset
			(_object
				(_gen (_int size -1 0 20(_ent((i 8)))))
				(_gen (_int selSize -1 0 21(_ent((i 3)))))
				(_gen (_int offset -3 0 22(_ent((i 0)))))
				(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~13 0 25(_array -2 ((_dto c 0 i 0)))))
				(_port (_int sel 4 0 25(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 26(_array -2 ((_dto c 1 i 0)))))
				(_port (_int input 5 0 26(_ent (_in))))
				(_port (_int output -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate generateMuxes 0 32(_for 3 )
		(_inst mux 0 33(_comp MuxWithOffset)
			(_gen
				((size)(_code 2))
				((selSize)(_code 3))
				((offset)(_code 4))
			)
			(_port
				((sel)(shift))
				((input)(input))
				((output)(output(_object 2)))
			)
			(_use (_ent . MuxWithOffset)
				(_gen
					((size)(_code 5))
					((selSize)(_code 6))
					((offset)(_code 7))
				)
				(_port
					((sel)(sel))
					((input)(input))
					((output)(output))
				)
			)
		)
		(_object
			(_cnst (_int i 3 0 32(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int shiftSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~12 0 11(_array -2 ((_dto c 8 i 0)))))
		(_port (_int shift 0 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 9 i 0)))))
		(_port (_int input 1 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 10 i 0)))))
		(_port (_int output 2 0 13(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 32(_scalar (_to i 0 c 11))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_Arch 12 -1)
)
I 000059 55 1304          1497541724436 MuxWithOffset_Arch
(_unit VHDL (muxwithoffset 0 5(muxwithoffset_arch 0 18))
	(_version vd0)
	(_time 1497541724437 2017.06.15 17:48:44)
	(_source (\./../../../src/muxwithoffset.vhd\))
	(_parameters tan)
	(_code 8b89db84dcddd79c8e8c92d0de8d838ddd8d8d8d8d)
	(_ent
		(_time 1497531642080)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int selSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_gen (_int offset -2 0 9 \0\ (_ent gms((i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~12 0 12(_array -3 ((_dto c 1 i 0)))))
		(_port (_int sel 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -3 ((_dto c 2 i 0)))))
		(_port (_int input 1 0 13(_ent(_in))))
		(_port (_int output -3 0 14(_ent(_out))))
		(_var (_int selValue -2 0 22(_prcs 0((i 0)))))
		(_prcs
			(selection(_arch 0 0 21(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . MuxWithOffset_Arch 3 -1)
)
I 000066 55 2353          1497541724496 ArithmeticShifter_TB_Arch
(_unit VHDL (arithmeticshifter_tb 0 5(arithmeticshifter_tb_arch 0 8))
	(_version vd0)
	(_time 1497541724497 2017.06.15 17:48:44)
	(_source (\./../../../test/shifter_tb.vhd\))
	(_parameters tan)
	(_code cac8cf9e999d97ddcd9ad290cfcccfcdceccc3ccc9)
	(_ent
		(_time 1497519168129)
	)
	(_comp
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 15(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 16(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int shift 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 4 0 21(_ent (_out))))
			)
		)
	)
	(_inst shifterUnderTest 0 32(_comp ArithmeticShifter)
		(_gen
			((size)((i 12)))
			((shiftSize)((i 4)))
		)
		(_port
			((shift)(test_shift))
			((input)(test_in))
			((output)(_open))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)((i 12)))
				((shiftSize)((i 4)))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 10(_arch((i 12)))))
		(_cnst (_int SHIFT_SIZE -1 0 11(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~134 0 25(_array -2 ((_dto i 11 i 0)))))
		(_sig (_int test_in 0 0 25(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 26(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_shift 1 0 26(_arch(_uni))))
		(_sig (_int test_clock -2 0 28(_arch(_uni((i 2)))(_event))))
		(_sig (_int test_end -2 0 29(_arch(_uni((i 2))))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_trgt(2))(_sens(2)(3)))))
			(driveProcess(_arch 1 0 47(_prcs (_trgt(0)(1)(3))(_sens(2))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_TB_Arch 5 -1)
)
I 000057 55 3248          1497541724544 Accumulator_Arch
(_unit VHDL (accumulator 0 4(accumulator_arch 0 16))
	(_version vd0)
	(_time 1497541724545 2017.06.15 17:48:44)
	(_source (\./../../../src/accumulator.vhd\))
	(_parameters tan)
	(_code f9fbfca9f3aeaeeef8f6bda2adffaafff8fefdffaf)
	(_ent
		(_time 1497540646602)
	)
	(_comp
		(AdderSubtractor
			(_object
				(_gen (_int size -1 0 18(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inA 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 3 i 0)))))
				(_port (_int inB 4 0 21(_ent (_in))))
				(_port (_int sumSub -2 0 22(_ent (_in))))
				(_port (_int carryOut -2 0 23(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 24(_array -2 ((_dto c 4 i 0)))))
				(_port (_int value 5 0 24(_ent (_out))))
			)
		)
		(GRegister
			(_object
				(_gen (_int size -1 0 29(_ent((i 8)))))
				(_port (_int clock -2 0 31(_ent (_in))))
				(_port (_int reset -2 0 32(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 33(_array -2 ((_dto c 5 i 0)))))
				(_port (_int data 3 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 34(_array -2 ((_dto c 6 i 0)))))
				(_port (_int value 4 0 34(_ent (_out))))
			)
		)
	)
	(_inst addsubInstance 0 48(_comp AdderSubtractor)
		(_gen
			((size)(_code 7))
		)
		(_port
			((inA)(inA))
			((inB)(loopback))
			((sumSub)(sumSub))
			((carryOut)(_open))
			((value)(data))
		)
		(_use (_ent . AdderSubtractor)
			(_gen
				((size)(_code 8))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((sumSub)(sumSub))
				((carryOut)(carryOut))
				((value)(value))
			)
		)
	)
	(_inst registerInstance 0 58(_comp GRegister)
		(_gen
			((size)(_code 9))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((data)(data))
			((value)(cvalue))
		)
		(_use (_ent . GRegister)
			(_gen
				((size)(_code 10))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((data)(data))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 7(_ent(_in))))
		(_port (_int reset -2 0 8(_ent(_in))))
		(_port (_int zero -2 0 9(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 10(_array -2 ((_dto c 11 i 0)))))
		(_port (_int inA 0 0 10(_ent(_in))))
		(_port (_int sumSub -2 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2 ((_dto c 12 i 0)))))
		(_port (_int value 1 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 39(_array -2 ((_dto c 13 i 0)))))
		(_sig (_int data 2 0 39(_arch(_uni))))
		(_sig (_int cvalue 2 0 43(_arch(_uni))))
		(_sig (_int loopback 2 0 44(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_trgt(5))(_sens(7)))))
			(line__72(_arch 1 0 72(_assignment (_trgt(8))(_sens(2)(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Accumulator_Arch 14 -1)
)
I 000061 55 3350          1497541724607 AdderSubtractor_Arch
(_unit VHDL (addersubtractor 0 5(addersubtractor_arch 0 16))
	(_version vd0)
	(_time 1497541724608 2017.06.15 17:48:44)
	(_source (\./../../../src/addersubtractor.vhd\))
	(_parameters tan)
	(_code 37353332346067213663256c653032313530333035)
	(_ent
		(_time 1497540646633)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int inA -2 0 20(_ent (_in))))
				(_port (_int inB -2 0 21(_ent (_in))))
				(_port (_int carryIn -2 0 22(_ent (_in))))
				(_port (_int carryOut -2 0 23(_ent (_out))))
				(_port (_int sum -2 0 24(_ent (_out))))
			)
		)
	)
	(_generate generateFullAdders 0 37(_for 5 )
		(_generate first 0 42(_if 1)
			(_inst fullAdderFirst 0 43(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(sumSub))
					((carryOut)(carryWires(_object 1)))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate internal 0 54(_if 2)
			(_inst fullAdderInternal 0 55(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 3)))
					((carryOut)(carryWires(_object 1)))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate last 0 66(_if 4)
			(_inst fullAdderLast 0 67(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 5)))
					((carryOut)(carryOut))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_object
			(_cnst (_int i 5 0 37(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 6 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 8(_array -2 ((_dto c 6 i 0)))))
		(_port (_int inA 0 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2 ((_dto c 7 i 0)))))
		(_port (_int inB 1 0 9(_ent(_in))))
		(_port (_int sumSub -2 0 10(_ent(_in))))
		(_port (_int carryOut -2 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2 ((_dto c 8 i 0)))))
		(_port (_int value 2 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-2~downto~0}~13 0 28(_array -2 ((_dto c 9 i 0)))))
		(_sig (_int carryWires 3 0 28(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 29(_array -2 ((_dto c 10 i 0)))))
		(_sig (_int actualInA 4 0 29(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 37(_scalar (_to i 0 c 11))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment (_trgt(6))(_sens(0)(2)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . AdderSubtractor_Arch 12 -1)
)
I 000053 55 4698          1497541724668 Rotator_Arch
(_unit VHDL (rotator 0 5(rotator_arch 0 22))
	(_version vd0)
	(_time 1497541724669 2017.06.15 17:48:44)
	(_source (\./../../../src/rotator.vhd\))
	(_parameters tan)
	(_code 76757177262026607177622c717174717470207172)
	(_ent
		(_time 1497541004634)
	)
	(_comp
		(ShiftAdjuster
			(_object
				(_gen (_int size -1 0 49(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 52(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 6 0 52(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 53(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 7 0 53(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -1 0 24(_ent((i 8)))))
				(_port (_int clock -2 0 26(_ent (_in))))
				(_port (_int reset -2 0 27(_ent (_in))))
				(_port (_int zero -2 0 28(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 29(_array -2 ((_dto c 5 i 0)))))
				(_port (_int inA 6 0 29(_ent (_in))))
				(_port (_int sumSub -2 0 30(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 31(_array -2 ((_dto c 6 i 0)))))
				(_port (_int value 7 0 31(_ent (_out))))
			)
		)
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 37(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 38(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 41(_array -2 ((_dto c 7 i 0)))))
				(_port (_int shift 6 0 41(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 42(_array -2 ((_dto c 8 i 0)))))
				(_port (_int input 7 0 42(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 43(_array -2 ((_dto c 9 i 0)))))
				(_port (_int output 8 0 43(_ent (_out))))
			)
		)
	)
	(_inst adjusterInstance 0 72(_comp ShiftAdjuster)
		(_gen
			((size)(_code 10))
		)
		(_port
			((input)(count))
			((output)(shift))
		)
		(_use (_ent . ShiftAdjuster)
			(_gen
				((size)(_code 11))
			)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst accumulatorInstance 0 81(_comp Accumulator)
		(_gen
			((size)(_code 12))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(otherData))
			((sumSub)(sign))
			((value)(accData))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)(_code 13))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_inst shifter 0 92(_comp ArithmeticShifter)
		(_gen
			((size)(_code 14))
			((shiftSize)(_code 15))
		)
		(_port
			((shift)(shift))
			((input)(actualData))
			((output)(shiftedOut))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)(_code 16))
				((shiftSize)(_code 17))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int counterSize -1 0 8 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in))))
		(_port (_int reset -2 0 12(_ent(_in))))
		(_port (_int sign -2 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~12 0 14(_array -2 ((_dto c 18 i 0)))))
		(_port (_int count 0 0 14(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 15(_array -2 ((_dto c 19 i 0)))))
		(_port (_int dataIn 1 0 15(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2 ((_dto c 20 i 0)))))
		(_port (_int otherData 2 0 16(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 17(_array -2 ((_dto c 21 i 0)))))
		(_port (_int shiftedOut 3 0 17(_ent(_out))))
		(_port (_int msb -2 0 18(_ent(_out))))
		(_sig (_int zero -2 0 57(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1312 0 58(_array -2 ((_dto c 22 i 0)))))
		(_sig (_int actualData 4 0 58(_arch(_uni))))
		(_sig (_int accData 4 0 59(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 60(_array -2 ((_dto c 23 i 0)))))
		(_sig (_int shift 5 0 60(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment (_trgt(8))(_sens(3))(_mon))))
			(line__68(_arch 1 0 68(_assignment (_trgt(9))(_sens(8)(10)(4)))))
			(line__70(_arch 2 0 70(_assignment (_trgt(7))(_sens(9(_index 24)))(_read(9(_index 25))))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Rotator_Arch 26 -1)
)
I 000059 55 2193          1497541724730 ShiftAdjuster_Arch
(_unit VHDL (shiftadjuster 0 5(shiftadjuster_arch 0 15))
	(_version vd0)
	(_time 1497541724731 2017.06.15 17:48:44)
	(_source (\./../../../src/shiftadjuster.vhd\))
	(_parameters tan)
	(_code b4b7b2e0b8e3e9a2b0baa0eee4b2b0b2e5b3b1b3b7)
	(_ent
		(_time 1497540646711)
	)
	(_comp
		(AdderSubtractor
			(_object
				(_gen (_int size -1 0 17(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 19(_array -2 ((_dto c 1 i 0)))))
				(_port (_int inA 3 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 20(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inB 4 0 20(_ent (_in))))
				(_port (_int sumSub -2 0 21(_ent (_in))))
				(_port (_int carryOut -2 0 22(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 23(_array -2 ((_dto c 3 i 0)))))
				(_port (_int value 5 0 23(_ent (_out))))
			)
		)
	)
	(_inst subtractor 0 33(_comp AdderSubtractor)
		(_gen
			((size)(_code 4))
		)
		(_port
			((inA)((_others(i 3))))
			((inB)(input))
			((sumSub)((i 2)))
			((carryOut)(_open))
			((value)(subOutput))
		)
		(_use (_ent . AdderSubtractor)
			(_gen
				((size)(_code 5))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((sumSub)(sumSub))
				((carryOut)(carryOut))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 10(_array -2 ((_dto c 6 i 0)))))
		(_port (_int input 0 0 10(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2 ((_dto c 7 i 0)))))
		(_port (_int output 1 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 27(_array -2 ((_dto c 8 i 0)))))
		(_sig (_int subOutput 2 0 27(_arch(_uni))))
		(_sig (_int negation 2 0 28(_int(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment (_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ShiftAdjuster_Arch 9 -1)
)
I 000062 55 2205          1497541724792 ShiftAdjuster_TB_Arch
(_unit VHDL (shiftadjuster_tb 0 5(shiftadjuster_tb_arch 0 8))
	(_version vd0)
	(_time 1497541724793 2017.06.15 17:48:44)
	(_source (\./../../../test/asjuster_tb.vhd\))
	(_parameters tan)
	(_code f3f0f5a3f8a4aee5f1f1e7a9a3f5f7f5a2f4f6f4f0)
	(_ent
		(_time 1497541178009)
	)
	(_comp
		(Accumulator
			(_object
				(_gen (_int size -1 0 23(_ent((i 8)))))
				(_port (_int clock -2 0 25(_ent (_in))))
				(_port (_int reset -2 0 26(_ent (_in))))
				(_port (_int zero -2 0 27(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 28(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inA 1 0 28(_ent (_in))))
				(_port (_int sumSub -2 0 29(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 30(_array -2 ((_dto c 3 i 0)))))
				(_port (_int value 2 0 30(_ent (_out))))
			)
		)
	)
	(_inst counter 0 42(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((zero)((i 2)))
			((inA)(_code 4))
			((sumSub)((i 2)))
			((value)(test_in))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_cnst (_int SHIFT_SIZE -1 0 10(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 34(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_in 0 0 34(_arch(_uni))))
		(_sig (_int test_shift 0 0 35(_arch(_uni))))
		(_sig (_int test_reset -2 0 37(_arch(_uni((i 3))))))
		(_sig (_int test_clock -2 0 38(_arch(_uni((i 2))))))
		(_sig (_int test_end -2 0 39(_arch(_uni((i 2))))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment (_trgt(3))(_sens(3)(4)))))
			(driveProcess(_arch 1 0 57(_prcs (_wait_for)(_trgt(2)(4)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ShiftAdjuster_TB_Arch 5 -1)
)
I 000062 55 2862          1497541854654 ShiftAdjuster_TB_Arch
(_unit VHDL (shiftadjuster_tb 0 5(shiftadjuster_tb_arch 0 8))
	(_version vd0)
	(_time 1497541854655 2017.06.15 17:50:54)
	(_source (\./../../../test/asjuster_tb.vhd\))
	(_parameters tan)
	(_code 3635343338616b203462226c663032306731333135)
	(_ent
		(_time 1497541178009)
	)
	(_comp
		(ShiftAdjuster
			(_object
				(_gen (_int size -1 0 14(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 17(_array -2 ((_dto c 2 i 0)))))
				(_port (_int input 1 0 17(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 18(_array -2 ((_dto c 3 i 0)))))
				(_port (_int output 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -1 0 23(_ent((i 8)))))
				(_port (_int clock -2 0 25(_ent (_in))))
				(_port (_int reset -2 0 26(_ent (_in))))
				(_port (_int zero -2 0 27(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 28(_array -2 ((_dto c 4 i 0)))))
				(_port (_int inA 1 0 28(_ent (_in))))
				(_port (_int sumSub -2 0 29(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 30(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 2 0 30(_ent (_out))))
			)
		)
	)
	(_inst adjusterUnderTest 0 42(_comp ShiftAdjuster)
		(_gen
			((size)((i 4)))
		)
		(_port
			((input)(test_in))
			((output)(test_shift))
		)
		(_use (_ent . ShiftAdjuster)
			(_gen
				((size)((i 4)))
			)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst counter 0 49(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((zero)((i 2)))
			((inA)(_code 6))
			((sumSub)((i 2)))
			((value)(test_in))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_cnst (_int SHIFT_SIZE -1 0 10(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 34(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_in 0 0 34(_arch(_uni))))
		(_sig (_int test_shift 0 0 35(_arch(_uni))))
		(_sig (_int test_reset -2 0 37(_arch(_uni((i 3))))))
		(_sig (_int test_clock -2 0 38(_arch(_uni((i 2))))))
		(_sig (_int test_end -2 0 39(_arch(_uni((i 2))))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment (_trgt(3))(_sens(3)(4)))))
			(driveProcess(_arch 1 0 64(_prcs (_wait_for)(_trgt(2)(4)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ShiftAdjuster_TB_Arch 7 -1)
)
I 000062 55 2862          1497541859324 ShiftAdjuster_TB_Arch
(_unit VHDL (shiftadjuster_tb 0 5(shiftadjuster_tb_arch 0 8))
	(_version vd0)
	(_time 1497541859325 2017.06.15 17:50:59)
	(_source (\./../../../test/asjuster_tb.vhd\))
	(_parameters tan)
	(_code 7674767778212b607422622c267072702771737175)
	(_ent
		(_time 1497541178009)
	)
	(_comp
		(ShiftAdjuster
			(_object
				(_gen (_int size -1 0 14(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 17(_array -2 ((_dto c 2 i 0)))))
				(_port (_int input 1 0 17(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 18(_array -2 ((_dto c 3 i 0)))))
				(_port (_int output 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -1 0 23(_ent((i 8)))))
				(_port (_int clock -2 0 25(_ent (_in))))
				(_port (_int reset -2 0 26(_ent (_in))))
				(_port (_int zero -2 0 27(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 28(_array -2 ((_dto c 4 i 0)))))
				(_port (_int inA 1 0 28(_ent (_in))))
				(_port (_int sumSub -2 0 29(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 30(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 2 0 30(_ent (_out))))
			)
		)
	)
	(_inst adjusterUnderTest 0 42(_comp ShiftAdjuster)
		(_gen
			((size)((i 4)))
		)
		(_port
			((input)(test_in))
			((output)(test_shift))
		)
		(_use (_ent . ShiftAdjuster)
			(_gen
				((size)((i 4)))
			)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst counter 0 49(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((zero)((i 2)))
			((inA)(_code 6))
			((sumSub)((i 2)))
			((value)(test_in))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_cnst (_int SHIFT_SIZE -1 0 10(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 34(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_in 0 0 34(_arch(_uni))))
		(_sig (_int test_shift 0 0 35(_arch(_uni))))
		(_sig (_int test_reset -2 0 37(_arch(_uni((i 3))))))
		(_sig (_int test_clock -2 0 38(_arch(_uni((i 2))))))
		(_sig (_int test_end -2 0 39(_arch(_uni((i 2))))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment (_trgt(3))(_sens(3)(4)))))
			(driveProcess(_arch 1 0 64(_prcs (_wait_for)(_trgt(2)(4)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ShiftAdjuster_TB_Arch 7 -1)
)
I 000059 55 2228          1497542048652 ShiftAdjuster_Arch
(_unit VHDL (shiftadjuster 0 5(shiftadjuster_arch 0 15))
	(_version vd0)
	(_time 1497542048653 2017.06.15 17:54:08)
	(_source (\./../../../src/shiftadjuster.vhd\))
	(_parameters tan)
	(_code 0602020008515b100208125c560002005701030105)
	(_ent
		(_time 1497540646711)
	)
	(_comp
		(AdderSubtractor
			(_object
				(_gen (_int size -1 0 17(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 19(_array -2 ((_dto c 1 i 0)))))
				(_port (_int inA 3 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 20(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inB 4 0 20(_ent (_in))))
				(_port (_int sumSub -2 0 21(_ent (_in))))
				(_port (_int carryOut -2 0 22(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 23(_array -2 ((_dto c 3 i 0)))))
				(_port (_int value 5 0 23(_ent (_out))))
			)
		)
	)
	(_inst subtractor 0 33(_comp AdderSubtractor)
		(_gen
			((size)(_code 4))
		)
		(_port
			((inA)((_others(i 3))))
			((inB)(input))
			((sumSub)((i 2)))
			((carryOut)(_open))
			((value)(subOutput))
		)
		(_use (_ent . AdderSubtractor)
			(_gen
				((size)(_code 5))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((sumSub)(sumSub))
				((carryOut)(carryOut))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 10(_array -2 ((_dto c 6 i 0)))))
		(_port (_int input 0 0 10(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2 ((_dto c 7 i 0)))))
		(_port (_int output 1 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 27(_array -2 ((_dto c 8 i 0)))))
		(_sig (_int subOutput 2 0 27(_arch(_uni))))
		(_sig (_int negation 2 0 28(_int(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment (_trgt(1))(_sens(2)(0(_index 9)))(_read(0(_index 10))))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ShiftAdjuster_Arch 11 -1)
)
I 000055 55 797           1497542050296 FullAdder_Arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 14))
	(_version vd0)
	(_time 1497542050297 2017.06.15 17:54:10)
	(_source (\./../../../src/fulladder.vhd\))
	(_parameters tan)
	(_code 6f6a3d6e3c3868793d687e353a696b696a686d6969)
	(_ent
		(_time 1497272646463)
	)
	(_object
		(_port (_int inB -1 0 6(_ent(_in))))
		(_port (_int inA -1 0 7(_ent(_in))))
		(_port (_int carryIn -1 0 8(_ent(_in))))
		(_port (_int carryOut -1 0 9(_ent(_out))))
		(_port (_int sum -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(4))(_sens(0)(1)(2)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FullAdder_Arch 2 -1)
)
I 000055 55 1063          1497542050358 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497542050359 2017.06.15 17:54:10)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code ada8fefbfbfafcbbabacb4f6ffaaa9aba8aaafabaa)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
I 000063 55 2304          1497542050420 ArithmeticShifter_Arch
(_unit VHDL (arithmeticshifter 0 5(arithmeticshifter_arch 0 17))
	(_version vd0)
	(_time 1497542050421 2017.06.15 17:54:10)
	(_source (\./../../../src/arithmeticshifter.vhd\))
	(_parameters tan)
	(_code ece9b9bebdbbb1fbeabef4b6e9eae9ebe8eae5eaef)
	(_ent
		(_time 1497519573036)
	)
	(_comp
		(MuxWithOffset
			(_object
				(_gen (_int size -1 0 20(_ent((i 8)))))
				(_gen (_int selSize -1 0 21(_ent((i 3)))))
				(_gen (_int offset -3 0 22(_ent((i 0)))))
				(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~13 0 25(_array -2 ((_dto c 0 i 0)))))
				(_port (_int sel 4 0 25(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 26(_array -2 ((_dto c 1 i 0)))))
				(_port (_int input 5 0 26(_ent (_in))))
				(_port (_int output -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate generateMuxes 0 32(_for 3 )
		(_inst mux 0 33(_comp MuxWithOffset)
			(_gen
				((size)(_code 2))
				((selSize)(_code 3))
				((offset)(_code 4))
			)
			(_port
				((sel)(shift))
				((input)(input))
				((output)(output(_object 2)))
			)
			(_use (_ent . MuxWithOffset)
				(_gen
					((size)(_code 5))
					((selSize)(_code 6))
					((offset)(_code 7))
				)
				(_port
					((sel)(sel))
					((input)(input))
					((output)(output))
				)
			)
		)
		(_object
			(_cnst (_int i 3 0 32(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int shiftSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~12 0 11(_array -2 ((_dto c 8 i 0)))))
		(_port (_int shift 0 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 9 i 0)))))
		(_port (_int input 1 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 10 i 0)))))
		(_port (_int output 2 0 13(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 32(_scalar (_to i 0 c 11))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_Arch 12 -1)
)
I 000059 55 1304          1497542050481 MuxWithOffset_Arch
(_unit VHDL (muxwithoffset 0 5(muxwithoffset_arch 0 18))
	(_version vd0)
	(_time 1497542050482 2017.06.15 17:54:10)
	(_source (\./../../../src/muxwithoffset.vhd\))
	(_parameters tan)
	(_code 2a2f2b2f7e7c763d2f2d33717f2c222c7c2c2c2c2c)
	(_ent
		(_time 1497531642080)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int selSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_gen (_int offset -2 0 9 \0\ (_ent gms((i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~12 0 12(_array -3 ((_dto c 1 i 0)))))
		(_port (_int sel 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -3 ((_dto c 2 i 0)))))
		(_port (_int input 1 0 13(_ent(_in))))
		(_port (_int output -3 0 14(_ent(_out))))
		(_var (_int selValue -2 0 22(_prcs 0((i 0)))))
		(_prcs
			(selection(_arch 0 0 21(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . MuxWithOffset_Arch 3 -1)
)
I 000066 55 2353          1497542050544 ArithmeticShifter_TB_Arch
(_unit VHDL (arithmeticshifter_tb 0 5(arithmeticshifter_tb_arch 0 8))
	(_version vd0)
	(_time 1497542050545 2017.06.15 17:54:10)
	(_source (\./../../../test/shifter_tb.vhd\))
	(_parameters tan)
	(_code 696c3d68623e347e6e3971336c6f6c6e6d6f606f6a)
	(_ent
		(_time 1497519168129)
	)
	(_comp
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 15(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 16(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int shift 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 4 0 21(_ent (_out))))
			)
		)
	)
	(_inst shifterUnderTest 0 32(_comp ArithmeticShifter)
		(_gen
			((size)((i 12)))
			((shiftSize)((i 4)))
		)
		(_port
			((shift)(test_shift))
			((input)(test_in))
			((output)(_open))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)((i 12)))
				((shiftSize)((i 4)))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 10(_arch((i 12)))))
		(_cnst (_int SHIFT_SIZE -1 0 11(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~134 0 25(_array -2 ((_dto i 11 i 0)))))
		(_sig (_int test_in 0 0 25(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 26(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_shift 1 0 26(_arch(_uni))))
		(_sig (_int test_clock -2 0 28(_arch(_uni((i 2)))(_event))))
		(_sig (_int test_end -2 0 29(_arch(_uni((i 2))))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_trgt(2))(_sens(2)(3)))))
			(driveProcess(_arch 1 0 47(_prcs (_trgt(0)(1)(3))(_sens(2))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_TB_Arch 5 -1)
)
I 000057 55 3248          1497542050730 Accumulator_Arch
(_unit VHDL (accumulator 0 4(accumulator_arch 0 16))
	(_version vd0)
	(_time 1497542050731 2017.06.15 17:54:10)
	(_source (\./../../../src/accumulator.vhd\))
	(_parameters tan)
	(_code 2421732023737333252b607f702277222523202272)
	(_ent
		(_time 1497540646602)
	)
	(_comp
		(AdderSubtractor
			(_object
				(_gen (_int size -1 0 18(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inA 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 3 i 0)))))
				(_port (_int inB 4 0 21(_ent (_in))))
				(_port (_int sumSub -2 0 22(_ent (_in))))
				(_port (_int carryOut -2 0 23(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 24(_array -2 ((_dto c 4 i 0)))))
				(_port (_int value 5 0 24(_ent (_out))))
			)
		)
		(GRegister
			(_object
				(_gen (_int size -1 0 29(_ent((i 8)))))
				(_port (_int clock -2 0 31(_ent (_in))))
				(_port (_int reset -2 0 32(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 33(_array -2 ((_dto c 5 i 0)))))
				(_port (_int data 3 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 34(_array -2 ((_dto c 6 i 0)))))
				(_port (_int value 4 0 34(_ent (_out))))
			)
		)
	)
	(_inst addsubInstance 0 48(_comp AdderSubtractor)
		(_gen
			((size)(_code 7))
		)
		(_port
			((inA)(inA))
			((inB)(loopback))
			((sumSub)(sumSub))
			((carryOut)(_open))
			((value)(data))
		)
		(_use (_ent . AdderSubtractor)
			(_gen
				((size)(_code 8))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((sumSub)(sumSub))
				((carryOut)(carryOut))
				((value)(value))
			)
		)
	)
	(_inst registerInstance 0 58(_comp GRegister)
		(_gen
			((size)(_code 9))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((data)(data))
			((value)(cvalue))
		)
		(_use (_ent . GRegister)
			(_gen
				((size)(_code 10))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((data)(data))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 7(_ent(_in))))
		(_port (_int reset -2 0 8(_ent(_in))))
		(_port (_int zero -2 0 9(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 10(_array -2 ((_dto c 11 i 0)))))
		(_port (_int inA 0 0 10(_ent(_in))))
		(_port (_int sumSub -2 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2 ((_dto c 12 i 0)))))
		(_port (_int value 1 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 39(_array -2 ((_dto c 13 i 0)))))
		(_sig (_int data 2 0 39(_arch(_uni))))
		(_sig (_int cvalue 2 0 43(_arch(_uni))))
		(_sig (_int loopback 2 0 44(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_trgt(5))(_sens(7)))))
			(line__72(_arch 1 0 72(_assignment (_trgt(8))(_sens(2)(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Accumulator_Arch 14 -1)
)
I 000061 55 3350          1497542050779 AdderSubtractor_Arch
(_unit VHDL (addersubtractor 0 5(addersubtractor_arch 0 16))
	(_version vd0)
	(_time 1497542050792 2017.06.15 17:54:10)
	(_source (\./../../../src/addersubtractor.vhd\))
	(_parameters tan)
	(_code 636634636434337562377138316466656164676461)
	(_ent
		(_time 1497540646633)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int inA -2 0 20(_ent (_in))))
				(_port (_int inB -2 0 21(_ent (_in))))
				(_port (_int carryIn -2 0 22(_ent (_in))))
				(_port (_int carryOut -2 0 23(_ent (_out))))
				(_port (_int sum -2 0 24(_ent (_out))))
			)
		)
	)
	(_generate generateFullAdders 0 37(_for 5 )
		(_generate first 0 42(_if 1)
			(_inst fullAdderFirst 0 43(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(sumSub))
					((carryOut)(carryWires(_object 1)))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate internal 0 54(_if 2)
			(_inst fullAdderInternal 0 55(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 3)))
					((carryOut)(carryWires(_object 1)))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate last 0 66(_if 4)
			(_inst fullAdderLast 0 67(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 5)))
					((carryOut)(carryOut))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_object
			(_cnst (_int i 5 0 37(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 6 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 8(_array -2 ((_dto c 6 i 0)))))
		(_port (_int inA 0 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2 ((_dto c 7 i 0)))))
		(_port (_int inB 1 0 9(_ent(_in))))
		(_port (_int sumSub -2 0 10(_ent(_in))))
		(_port (_int carryOut -2 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2 ((_dto c 8 i 0)))))
		(_port (_int value 2 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-2~downto~0}~13 0 28(_array -2 ((_dto c 9 i 0)))))
		(_sig (_int carryWires 3 0 28(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 29(_array -2 ((_dto c 10 i 0)))))
		(_sig (_int actualInA 4 0 29(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 37(_scalar (_to i 0 c 11))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment (_trgt(6))(_sens(0)(2)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . AdderSubtractor_Arch 12 -1)
)
I 000053 55 4698          1497542050842 Rotator_Arch
(_unit VHDL (rotator 0 5(rotator_arch 0 22))
	(_version vd0)
	(_time 1497542050843 2017.06.15 17:54:10)
	(_source (\./../../../src/rotator.vhd\))
	(_parameters tan)
	(_code 9195c59ec6c7c187969085cb969693969397c79695)
	(_ent
		(_time 1497541004634)
	)
	(_comp
		(ShiftAdjuster
			(_object
				(_gen (_int size -1 0 49(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 52(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 6 0 52(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 53(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 7 0 53(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -1 0 24(_ent((i 8)))))
				(_port (_int clock -2 0 26(_ent (_in))))
				(_port (_int reset -2 0 27(_ent (_in))))
				(_port (_int zero -2 0 28(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 29(_array -2 ((_dto c 5 i 0)))))
				(_port (_int inA 6 0 29(_ent (_in))))
				(_port (_int sumSub -2 0 30(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 31(_array -2 ((_dto c 6 i 0)))))
				(_port (_int value 7 0 31(_ent (_out))))
			)
		)
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 37(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 38(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 41(_array -2 ((_dto c 7 i 0)))))
				(_port (_int shift 6 0 41(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 42(_array -2 ((_dto c 8 i 0)))))
				(_port (_int input 7 0 42(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 43(_array -2 ((_dto c 9 i 0)))))
				(_port (_int output 8 0 43(_ent (_out))))
			)
		)
	)
	(_inst adjusterInstance 0 72(_comp ShiftAdjuster)
		(_gen
			((size)(_code 10))
		)
		(_port
			((input)(count))
			((output)(shift))
		)
		(_use (_ent . ShiftAdjuster)
			(_gen
				((size)(_code 11))
			)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst accumulatorInstance 0 81(_comp Accumulator)
		(_gen
			((size)(_code 12))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(otherData))
			((sumSub)(sign))
			((value)(accData))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)(_code 13))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_inst shifter 0 92(_comp ArithmeticShifter)
		(_gen
			((size)(_code 14))
			((shiftSize)(_code 15))
		)
		(_port
			((shift)(shift))
			((input)(actualData))
			((output)(shiftedOut))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)(_code 16))
				((shiftSize)(_code 17))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int counterSize -1 0 8 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in))))
		(_port (_int reset -2 0 12(_ent(_in))))
		(_port (_int sign -2 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~12 0 14(_array -2 ((_dto c 18 i 0)))))
		(_port (_int count 0 0 14(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 15(_array -2 ((_dto c 19 i 0)))))
		(_port (_int dataIn 1 0 15(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2 ((_dto c 20 i 0)))))
		(_port (_int otherData 2 0 16(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 17(_array -2 ((_dto c 21 i 0)))))
		(_port (_int shiftedOut 3 0 17(_ent(_out))))
		(_port (_int msb -2 0 18(_ent(_out))))
		(_sig (_int zero -2 0 57(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1312 0 58(_array -2 ((_dto c 22 i 0)))))
		(_sig (_int actualData 4 0 58(_arch(_uni))))
		(_sig (_int accData 4 0 59(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 60(_array -2 ((_dto c 23 i 0)))))
		(_sig (_int shift 5 0 60(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment (_trgt(8))(_sens(3))(_mon))))
			(line__68(_arch 1 0 68(_assignment (_trgt(9))(_sens(8)(10)(4)))))
			(line__70(_arch 2 0 70(_assignment (_trgt(7))(_sens(9(_index 24)))(_read(9(_index 25))))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Rotator_Arch 26 -1)
)
I 000059 55 2228          1497542050918 ShiftAdjuster_Arch
(_unit VHDL (shiftadjuster 0 5(shiftadjuster_arch 0 15))
	(_version vd0)
	(_time 1497542050919 2017.06.15 17:54:10)
	(_source (\./../../../src/shiftadjuster.vhd\))
	(_parameters tan)
	(_code e0e4b5b3e8b7bdf6e4eef4bab0e6e4e6b1e7e5e7e3)
	(_ent
		(_time 1497540646711)
	)
	(_comp
		(AdderSubtractor
			(_object
				(_gen (_int size -1 0 17(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 19(_array -2 ((_dto c 1 i 0)))))
				(_port (_int inA 3 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 20(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inB 4 0 20(_ent (_in))))
				(_port (_int sumSub -2 0 21(_ent (_in))))
				(_port (_int carryOut -2 0 22(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 23(_array -2 ((_dto c 3 i 0)))))
				(_port (_int value 5 0 23(_ent (_out))))
			)
		)
	)
	(_inst subtractor 0 33(_comp AdderSubtractor)
		(_gen
			((size)(_code 4))
		)
		(_port
			((inA)((_others(i 3))))
			((inB)(input))
			((sumSub)((i 2)))
			((carryOut)(_open))
			((value)(subOutput))
		)
		(_use (_ent . AdderSubtractor)
			(_gen
				((size)(_code 5))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((sumSub)(sumSub))
				((carryOut)(carryOut))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 10(_array -2 ((_dto c 6 i 0)))))
		(_port (_int input 0 0 10(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2 ((_dto c 7 i 0)))))
		(_port (_int output 1 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 27(_array -2 ((_dto c 8 i 0)))))
		(_sig (_int subOutput 2 0 27(_arch(_uni))))
		(_sig (_int negation 2 0 28(_int(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment (_trgt(1))(_sens(2)(0(_index 9)))(_read(0(_index 10))))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ShiftAdjuster_Arch 11 -1)
)
I 000062 55 2862          1497542050968 ShiftAdjuster_TB_Arch
(_unit VHDL (shiftadjuster_tb 0 5(shiftadjuster_tb_arch 0 8))
	(_version vd0)
	(_time 1497542050969 2017.06.15 17:54:10)
	(_source (\./../../../test/asjuster_tb.vhd\))
	(_parameters tan)
	(_code 0e0d0d08535953180c5a1a545e080a085f090b090d)
	(_ent
		(_time 1497541178009)
	)
	(_comp
		(ShiftAdjuster
			(_object
				(_gen (_int size -1 0 14(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 17(_array -2 ((_dto c 2 i 0)))))
				(_port (_int input 1 0 17(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 18(_array -2 ((_dto c 3 i 0)))))
				(_port (_int output 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -1 0 23(_ent((i 8)))))
				(_port (_int clock -2 0 25(_ent (_in))))
				(_port (_int reset -2 0 26(_ent (_in))))
				(_port (_int zero -2 0 27(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 28(_array -2 ((_dto c 4 i 0)))))
				(_port (_int inA 1 0 28(_ent (_in))))
				(_port (_int sumSub -2 0 29(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 30(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 2 0 30(_ent (_out))))
			)
		)
	)
	(_inst adjusterUnderTest 0 42(_comp ShiftAdjuster)
		(_gen
			((size)((i 4)))
		)
		(_port
			((input)(test_in))
			((output)(test_shift))
		)
		(_use (_ent . ShiftAdjuster)
			(_gen
				((size)((i 4)))
			)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst counter 0 49(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((zero)((i 2)))
			((inA)(_code 6))
			((sumSub)((i 2)))
			((value)(test_in))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_cnst (_int SHIFT_SIZE -1 0 10(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 34(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_in 0 0 34(_arch(_uni))))
		(_sig (_int test_shift 0 0 35(_arch(_uni))))
		(_sig (_int test_reset -2 0 37(_arch(_uni((i 3))))))
		(_sig (_int test_clock -2 0 38(_arch(_uni((i 2))))))
		(_sig (_int test_end -2 0 39(_arch(_uni((i 2))))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment (_trgt(3))(_sens(3)(4)))))
			(driveProcess(_arch 1 0 64(_prcs (_wait_for)(_trgt(2)(4)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ShiftAdjuster_TB_Arch 7 -1)
)
I 000055 55 797           1497542158389 FullAdder_Arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 14))
	(_version vd0)
	(_time 1497542158390 2017.06.15 17:55:58)
	(_source (\./../../../src/fulladder.vhd\))
	(_parameters tan)
	(_code acffa9fafafbabbafeabbdf6f9aaa8aaa9abaeaaaa)
	(_ent
		(_time 1497272646463)
	)
	(_object
		(_port (_int inB -1 0 6(_ent(_in))))
		(_port (_int inA -1 0 7(_ent(_in))))
		(_port (_int carryIn -1 0 8(_ent(_in))))
		(_port (_int carryOut -1 0 9(_ent(_out))))
		(_port (_int sum -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(4))(_sens(0)(1)(2)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FullAdder_Arch 2 -1)
)
I 000055 55 1063          1497542158450 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497542158451 2017.06.15 17:55:58)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code ebb8efb9bbbcbafdedeaf2b0b9ecefedeeece9edec)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
I 000063 55 2304          1497542158514 ArithmeticShifter_Arch
(_unit VHDL (arithmeticshifter 0 5(arithmeticshifter_arch 0 17))
	(_version vd0)
	(_time 1497542158515 2017.06.15 17:55:58)
	(_source (\./../../../src/arithmeticshifter.vhd\))
	(_parameters tan)
	(_code 297a2c2c227e743e2f7b31732c2f2c2e2d2f202f2a)
	(_ent
		(_time 1497519573036)
	)
	(_comp
		(MuxWithOffset
			(_object
				(_gen (_int size -1 0 20(_ent((i 8)))))
				(_gen (_int selSize -1 0 21(_ent((i 3)))))
				(_gen (_int offset -3 0 22(_ent((i 0)))))
				(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~13 0 25(_array -2 ((_dto c 0 i 0)))))
				(_port (_int sel 4 0 25(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 26(_array -2 ((_dto c 1 i 0)))))
				(_port (_int input 5 0 26(_ent (_in))))
				(_port (_int output -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate generateMuxes 0 32(_for 3 )
		(_inst mux 0 33(_comp MuxWithOffset)
			(_gen
				((size)(_code 2))
				((selSize)(_code 3))
				((offset)(_code 4))
			)
			(_port
				((sel)(shift))
				((input)(input))
				((output)(output(_object 2)))
			)
			(_use (_ent . MuxWithOffset)
				(_gen
					((size)(_code 5))
					((selSize)(_code 6))
					((offset)(_code 7))
				)
				(_port
					((sel)(sel))
					((input)(input))
					((output)(output))
				)
			)
		)
		(_object
			(_cnst (_int i 3 0 32(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int shiftSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~12 0 11(_array -2 ((_dto c 8 i 0)))))
		(_port (_int shift 0 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 9 i 0)))))
		(_port (_int input 1 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 10 i 0)))))
		(_port (_int output 2 0 13(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 32(_scalar (_to i 0 c 11))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_Arch 12 -1)
)
I 000059 55 1304          1497542158577 MuxWithOffset_Arch
(_unit VHDL (muxwithoffset 0 5(muxwithoffset_arch 0 18))
	(_version vd0)
	(_time 1497542158578 2017.06.15 17:55:58)
	(_source (\./../../../src/muxwithoffset.vhd\))
	(_parameters tan)
	(_code 683b3869653e347f6d6f71333d6e606e3e6e6e6e6e)
	(_ent
		(_time 1497531642080)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int selSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_gen (_int offset -2 0 9 \0\ (_ent gms((i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~12 0 12(_array -3 ((_dto c 1 i 0)))))
		(_port (_int sel 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -3 ((_dto c 2 i 0)))))
		(_port (_int input 1 0 13(_ent(_in))))
		(_port (_int output -3 0 14(_ent(_out))))
		(_var (_int selValue -2 0 22(_prcs 0((i 0)))))
		(_prcs
			(selection(_arch 0 0 21(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . MuxWithOffset_Arch 3 -1)
)
I 000066 55 2353          1497542158637 ArithmeticShifter_TB_Arch
(_unit VHDL (arithmeticshifter_tb 0 5(arithmeticshifter_tb_arch 0 8))
	(_version vd0)
	(_time 1497542158638 2017.06.15 17:55:58)
	(_source (\./../../../test/shifter_tb.vhd\))
	(_parameters tan)
	(_code a6f5a3f0a2f1fbb1a1f6befca3a0a3a1a2a0afa0a5)
	(_ent
		(_time 1497519168129)
	)
	(_comp
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 15(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 16(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int shift 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 4 0 21(_ent (_out))))
			)
		)
	)
	(_inst shifterUnderTest 0 32(_comp ArithmeticShifter)
		(_gen
			((size)((i 12)))
			((shiftSize)((i 4)))
		)
		(_port
			((shift)(test_shift))
			((input)(test_in))
			((output)(_open))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)((i 12)))
				((shiftSize)((i 4)))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 10(_arch((i 12)))))
		(_cnst (_int SHIFT_SIZE -1 0 11(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~134 0 25(_array -2 ((_dto i 11 i 0)))))
		(_sig (_int test_in 0 0 25(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 26(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_shift 1 0 26(_arch(_uni))))
		(_sig (_int test_clock -2 0 28(_arch(_uni((i 2)))(_event))))
		(_sig (_int test_end -2 0 29(_arch(_uni((i 2))))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_trgt(2))(_sens(2)(3)))))
			(driveProcess(_arch 1 0 47(_prcs (_trgt(0)(1)(3))(_sens(2))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_TB_Arch 5 -1)
)
I 000057 55 3248          1497542158686 Accumulator_Arch
(_unit VHDL (accumulator 0 4(accumulator_arch 0 16))
	(_version vd0)
	(_time 1497542158687 2017.06.15 17:55:58)
	(_source (\./../../../src/accumulator.vhd\))
	(_parameters tan)
	(_code d586d087d38282c2d4da918e81d386d3d4d2d1d383)
	(_ent
		(_time 1497540646602)
	)
	(_comp
		(AdderSubtractor
			(_object
				(_gen (_int size -1 0 18(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inA 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 3 i 0)))))
				(_port (_int inB 4 0 21(_ent (_in))))
				(_port (_int sumSub -2 0 22(_ent (_in))))
				(_port (_int carryOut -2 0 23(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 24(_array -2 ((_dto c 4 i 0)))))
				(_port (_int value 5 0 24(_ent (_out))))
			)
		)
		(GRegister
			(_object
				(_gen (_int size -1 0 29(_ent((i 8)))))
				(_port (_int clock -2 0 31(_ent (_in))))
				(_port (_int reset -2 0 32(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 33(_array -2 ((_dto c 5 i 0)))))
				(_port (_int data 3 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 34(_array -2 ((_dto c 6 i 0)))))
				(_port (_int value 4 0 34(_ent (_out))))
			)
		)
	)
	(_inst addsubInstance 0 48(_comp AdderSubtractor)
		(_gen
			((size)(_code 7))
		)
		(_port
			((inA)(inA))
			((inB)(loopback))
			((sumSub)(sumSub))
			((carryOut)(_open))
			((value)(data))
		)
		(_use (_ent . AdderSubtractor)
			(_gen
				((size)(_code 8))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((sumSub)(sumSub))
				((carryOut)(carryOut))
				((value)(value))
			)
		)
	)
	(_inst registerInstance 0 58(_comp GRegister)
		(_gen
			((size)(_code 9))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((data)(data))
			((value)(cvalue))
		)
		(_use (_ent . GRegister)
			(_gen
				((size)(_code 10))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((data)(data))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 7(_ent(_in))))
		(_port (_int reset -2 0 8(_ent(_in))))
		(_port (_int zero -2 0 9(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 10(_array -2 ((_dto c 11 i 0)))))
		(_port (_int inA 0 0 10(_ent(_in))))
		(_port (_int sumSub -2 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2 ((_dto c 12 i 0)))))
		(_port (_int value 1 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 39(_array -2 ((_dto c 13 i 0)))))
		(_sig (_int data 2 0 39(_arch(_uni))))
		(_sig (_int cvalue 2 0 43(_arch(_uni))))
		(_sig (_int loopback 2 0 44(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_trgt(5))(_sens(7)))))
			(line__72(_arch 1 0 72(_assignment (_trgt(8))(_sens(2)(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Accumulator_Arch 14 -1)
)
I 000061 55 3350          1497542158748 AdderSubtractor_Arch
(_unit VHDL (addersubtractor 0 5(addersubtractor_arch 0 16))
	(_version vd0)
	(_time 1497542158749 2017.06.15 17:55:58)
	(_source (\./../../../src/addersubtractor.vhd\))
	(_parameters tan)
	(_code 14471013144344021540064f461311121613101316)
	(_ent
		(_time 1497540646633)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int inA -2 0 20(_ent (_in))))
				(_port (_int inB -2 0 21(_ent (_in))))
				(_port (_int carryIn -2 0 22(_ent (_in))))
				(_port (_int carryOut -2 0 23(_ent (_out))))
				(_port (_int sum -2 0 24(_ent (_out))))
			)
		)
	)
	(_generate generateFullAdders 0 37(_for 5 )
		(_generate first 0 42(_if 1)
			(_inst fullAdderFirst 0 43(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(sumSub))
					((carryOut)(carryWires(_object 1)))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate internal 0 54(_if 2)
			(_inst fullAdderInternal 0 55(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 3)))
					((carryOut)(carryWires(_object 1)))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate last 0 66(_if 4)
			(_inst fullAdderLast 0 67(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 5)))
					((carryOut)(carryOut))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_object
			(_cnst (_int i 5 0 37(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 6 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 8(_array -2 ((_dto c 6 i 0)))))
		(_port (_int inA 0 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2 ((_dto c 7 i 0)))))
		(_port (_int inB 1 0 9(_ent(_in))))
		(_port (_int sumSub -2 0 10(_ent(_in))))
		(_port (_int carryOut -2 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2 ((_dto c 8 i 0)))))
		(_port (_int value 2 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-2~downto~0}~13 0 28(_array -2 ((_dto c 9 i 0)))))
		(_sig (_int carryWires 3 0 28(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 29(_array -2 ((_dto c 10 i 0)))))
		(_sig (_int actualInA 4 0 29(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 37(_scalar (_to i 0 c 11))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment (_trgt(6))(_sens(0)(2)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . AdderSubtractor_Arch 12 -1)
)
I 000053 55 4698          1497542158810 Rotator_Arch
(_unit VHDL (rotator 0 5(rotator_arch 0 22))
	(_version vd0)
	(_time 1497542158811 2017.06.15 17:55:58)
	(_source (\./../../../src/rotator.vhd\))
	(_parameters tan)
	(_code 520055510604024455534608555550555054045556)
	(_ent
		(_time 1497541004634)
	)
	(_comp
		(ShiftAdjuster
			(_object
				(_gen (_int size -1 0 49(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 52(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 6 0 52(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 53(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 7 0 53(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -1 0 24(_ent((i 8)))))
				(_port (_int clock -2 0 26(_ent (_in))))
				(_port (_int reset -2 0 27(_ent (_in))))
				(_port (_int zero -2 0 28(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 29(_array -2 ((_dto c 5 i 0)))))
				(_port (_int inA 6 0 29(_ent (_in))))
				(_port (_int sumSub -2 0 30(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 31(_array -2 ((_dto c 6 i 0)))))
				(_port (_int value 7 0 31(_ent (_out))))
			)
		)
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 37(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 38(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 41(_array -2 ((_dto c 7 i 0)))))
				(_port (_int shift 6 0 41(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 42(_array -2 ((_dto c 8 i 0)))))
				(_port (_int input 7 0 42(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 43(_array -2 ((_dto c 9 i 0)))))
				(_port (_int output 8 0 43(_ent (_out))))
			)
		)
	)
	(_inst adjusterInstance 0 72(_comp ShiftAdjuster)
		(_gen
			((size)(_code 10))
		)
		(_port
			((input)(count))
			((output)(shift))
		)
		(_use (_ent . ShiftAdjuster)
			(_gen
				((size)(_code 11))
			)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst accumulatorInstance 0 81(_comp Accumulator)
		(_gen
			((size)(_code 12))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(otherData))
			((sumSub)(sign))
			((value)(accData))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)(_code 13))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_inst shifter 0 92(_comp ArithmeticShifter)
		(_gen
			((size)(_code 14))
			((shiftSize)(_code 15))
		)
		(_port
			((shift)(shift))
			((input)(actualData))
			((output)(shiftedOut))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)(_code 16))
				((shiftSize)(_code 17))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int counterSize -1 0 8 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in))))
		(_port (_int reset -2 0 12(_ent(_in))))
		(_port (_int sign -2 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~12 0 14(_array -2 ((_dto c 18 i 0)))))
		(_port (_int count 0 0 14(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 15(_array -2 ((_dto c 19 i 0)))))
		(_port (_int dataIn 1 0 15(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2 ((_dto c 20 i 0)))))
		(_port (_int otherData 2 0 16(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 17(_array -2 ((_dto c 21 i 0)))))
		(_port (_int shiftedOut 3 0 17(_ent(_out))))
		(_port (_int msb -2 0 18(_ent(_out))))
		(_sig (_int zero -2 0 57(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1312 0 58(_array -2 ((_dto c 22 i 0)))))
		(_sig (_int actualData 4 0 58(_arch(_uni))))
		(_sig (_int accData 4 0 59(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 60(_array -2 ((_dto c 23 i 0)))))
		(_sig (_int shift 5 0 60(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment (_trgt(8))(_sens(3))(_mon))))
			(line__68(_arch 1 0 68(_assignment (_trgt(9))(_sens(8)(10)(4)))))
			(line__70(_arch 2 0 70(_assignment (_trgt(7))(_sens(9(_index 24)))(_read(9(_index 25))))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Rotator_Arch 26 -1)
)
I 000059 55 2218          1497542158874 ShiftAdjuster_Arch
(_unit VHDL (shiftadjuster 0 5(shiftadjuster_arch 0 15))
	(_version vd0)
	(_time 1497542158875 2017.06.15 17:55:58)
	(_source (\./../../../src/shiftadjuster.vhd\))
	(_parameters tan)
	(_code 91c3979e98c6cc87959e85cbc1979597c096949692)
	(_ent
		(_time 1497540646711)
	)
	(_comp
		(AdderSubtractor
			(_object
				(_gen (_int size -1 0 17(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 19(_array -2 ((_dto c 1 i 0)))))
				(_port (_int inA 3 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 20(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inB 4 0 20(_ent (_in))))
				(_port (_int sumSub -2 0 21(_ent (_in))))
				(_port (_int carryOut -2 0 22(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 23(_array -2 ((_dto c 3 i 0)))))
				(_port (_int value 5 0 23(_ent (_out))))
			)
		)
	)
	(_inst subtractor 0 32(_comp AdderSubtractor)
		(_gen
			((size)(_code 4))
		)
		(_port
			((inA)((_others(i 3))))
			((inB)(input))
			((sumSub)((i 2)))
			((carryOut)(_open))
			((value)(subOutput))
		)
		(_use (_ent . AdderSubtractor)
			(_gen
				((size)(_code 5))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((sumSub)(sumSub))
				((carryOut)(carryOut))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 10(_array -2 ((_dto c 6 i 0)))))
		(_port (_int input 0 0 10(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2 ((_dto c 7 i 0)))))
		(_port (_int output 1 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 27(_array -2 ((_dto c 8 i 0)))))
		(_sig (_int subOutput 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ShiftAdjuster_Arch 9 -1)
)
I 000062 55 2862          1497542158950 ShiftAdjuster_TB_Arch
(_unit VHDL (shiftadjuster_tb 0 5(shiftadjuster_tb_arch 0 8))
	(_version vd0)
	(_time 1497542158951 2017.06.15 17:55:58)
	(_source (\./../../../test/asjuster_tb.vhd\))
	(_parameters tan)
	(_code df8dd98d818882c9dd8bcb858fd9dbd98ed8dad8dc)
	(_ent
		(_time 1497541178009)
	)
	(_comp
		(ShiftAdjuster
			(_object
				(_gen (_int size -1 0 14(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 17(_array -2 ((_dto c 2 i 0)))))
				(_port (_int input 1 0 17(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 18(_array -2 ((_dto c 3 i 0)))))
				(_port (_int output 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -1 0 23(_ent((i 8)))))
				(_port (_int clock -2 0 25(_ent (_in))))
				(_port (_int reset -2 0 26(_ent (_in))))
				(_port (_int zero -2 0 27(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 28(_array -2 ((_dto c 4 i 0)))))
				(_port (_int inA 1 0 28(_ent (_in))))
				(_port (_int sumSub -2 0 29(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 30(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 2 0 30(_ent (_out))))
			)
		)
	)
	(_inst adjusterUnderTest 0 42(_comp ShiftAdjuster)
		(_gen
			((size)((i 4)))
		)
		(_port
			((input)(test_in))
			((output)(test_shift))
		)
		(_use (_ent . ShiftAdjuster)
			(_gen
				((size)((i 4)))
			)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst counter 0 49(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((zero)((i 2)))
			((inA)(_code 6))
			((sumSub)((i 2)))
			((value)(test_in))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_cnst (_int SHIFT_SIZE -1 0 10(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 34(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_in 0 0 34(_arch(_uni))))
		(_sig (_int test_shift 0 0 35(_arch(_uni))))
		(_sig (_int test_reset -2 0 37(_arch(_uni((i 3))))))
		(_sig (_int test_clock -2 0 38(_arch(_uni((i 2))))))
		(_sig (_int test_end -2 0 39(_arch(_uni((i 2))))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment (_trgt(3))(_sens(3)(4)))))
			(driveProcess(_arch 1 0 64(_prcs (_wait_for)(_trgt(2)(4)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ShiftAdjuster_TB_Arch 7 -1)
)
I 000055 55 797           1497542215287 FullAdder_Arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 14))
	(_version vd0)
	(_time 1497542215288 2017.06.15 17:56:55)
	(_source (\./../../../src/fulladder.vhd\))
	(_parameters tan)
	(_code 2a2d2f2f7e7d2d3c782d3b707f2c2e2c2f2d282c2c)
	(_ent
		(_time 1497272646463)
	)
	(_object
		(_port (_int inB -1 0 6(_ent(_in))))
		(_port (_int inA -1 0 7(_ent(_in))))
		(_port (_int carryIn -1 0 8(_ent(_in))))
		(_port (_int carryOut -1 0 9(_ent(_out))))
		(_port (_int sum -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(4))(_sens(0)(1)(2)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FullAdder_Arch 2 -1)
)
I 000055 55 1063          1497542215381 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497542215382 2017.06.15 17:56:55)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code 888f8c8782dfd99e8e8991d3da8f8c8e8d8f8a8e8f)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
I 000063 55 2304          1497542215459 ArithmeticShifter_Arch
(_unit VHDL (arithmeticshifter 0 5(arithmeticshifter_arch 0 17))
	(_version vd0)
	(_time 1497542215460 2017.06.15 17:56:55)
	(_source (\./../../../src/arithmeticshifter.vhd\))
	(_parameters tan)
	(_code d6d1d485d2818bc1d084ce8cd3d0d3d1d2d0dfd0d5)
	(_ent
		(_time 1497519573036)
	)
	(_comp
		(MuxWithOffset
			(_object
				(_gen (_int size -1 0 20(_ent((i 8)))))
				(_gen (_int selSize -1 0 21(_ent((i 3)))))
				(_gen (_int offset -3 0 22(_ent((i 0)))))
				(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~13 0 25(_array -2 ((_dto c 0 i 0)))))
				(_port (_int sel 4 0 25(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 26(_array -2 ((_dto c 1 i 0)))))
				(_port (_int input 5 0 26(_ent (_in))))
				(_port (_int output -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate generateMuxes 0 32(_for 3 )
		(_inst mux 0 33(_comp MuxWithOffset)
			(_gen
				((size)(_code 2))
				((selSize)(_code 3))
				((offset)(_code 4))
			)
			(_port
				((sel)(shift))
				((input)(input))
				((output)(output(_object 2)))
			)
			(_use (_ent . MuxWithOffset)
				(_gen
					((size)(_code 5))
					((selSize)(_code 6))
					((offset)(_code 7))
				)
				(_port
					((sel)(sel))
					((input)(input))
					((output)(output))
				)
			)
		)
		(_object
			(_cnst (_int i 3 0 32(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int shiftSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~12 0 11(_array -2 ((_dto c 8 i 0)))))
		(_port (_int shift 0 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 9 i 0)))))
		(_port (_int input 1 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 10 i 0)))))
		(_port (_int output 2 0 13(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 32(_scalar (_to i 0 c 11))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_Arch 12 -1)
)
I 000059 55 1304          1497542215552 MuxWithOffset_Arch
(_unit VHDL (muxwithoffset 0 5(muxwithoffset_arch 0 18))
	(_version vd0)
	(_time 1497542215553 2017.06.15 17:56:55)
	(_source (\./../../../src/muxwithoffset.vhd\))
	(_parameters tan)
	(_code 343364303562682331332d6f61323c326232323232)
	(_ent
		(_time 1497531642080)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int selSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_gen (_int offset -2 0 9 \0\ (_ent gms((i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~12 0 12(_array -3 ((_dto c 1 i 0)))))
		(_port (_int sel 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -3 ((_dto c 2 i 0)))))
		(_port (_int input 1 0 13(_ent(_in))))
		(_port (_int output -3 0 14(_ent(_out))))
		(_var (_int selValue -2 0 22(_prcs 0((i 0)))))
		(_prcs
			(selection(_arch 0 0 21(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . MuxWithOffset_Arch 3 -1)
)
I 000066 55 2353          1497542215631 ArithmeticShifter_TB_Arch
(_unit VHDL (arithmeticshifter_tb 0 5(arithmeticshifter_tb_arch 0 8))
	(_version vd0)
	(_time 1497542215632 2017.06.15 17:56:55)
	(_source (\./../../../test/shifter_tb.vhd\))
	(_parameters tan)
	(_code 8285878d82d5df9585d29ad88784878586848b8481)
	(_ent
		(_time 1497519168129)
	)
	(_comp
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 15(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 16(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int shift 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 4 0 21(_ent (_out))))
			)
		)
	)
	(_inst shifterUnderTest 0 32(_comp ArithmeticShifter)
		(_gen
			((size)((i 12)))
			((shiftSize)((i 4)))
		)
		(_port
			((shift)(test_shift))
			((input)(test_in))
			((output)(_open))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)((i 12)))
				((shiftSize)((i 4)))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 10(_arch((i 12)))))
		(_cnst (_int SHIFT_SIZE -1 0 11(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~134 0 25(_array -2 ((_dto i 11 i 0)))))
		(_sig (_int test_in 0 0 25(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 26(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_shift 1 0 26(_arch(_uni))))
		(_sig (_int test_clock -2 0 28(_arch(_uni((i 2)))(_event))))
		(_sig (_int test_end -2 0 29(_arch(_uni((i 2))))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_trgt(2))(_sens(2)(3)))))
			(driveProcess(_arch 1 0 47(_prcs (_trgt(0)(1)(3))(_sens(2))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_TB_Arch 5 -1)
)
I 000057 55 3248          1497542215712 Accumulator_Arch
(_unit VHDL (accumulator 0 4(accumulator_arch 0 16))
	(_version vd0)
	(_time 1497542215713 2017.06.15 17:56:55)
	(_source (\./../../../src/accumulator.vhd\))
	(_parameters tan)
	(_code d0d7d582d38787c7d1df948b84d683d6d1d7d4d686)
	(_ent
		(_time 1497540646602)
	)
	(_comp
		(AdderSubtractor
			(_object
				(_gen (_int size -1 0 18(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inA 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 3 i 0)))))
				(_port (_int inB 4 0 21(_ent (_in))))
				(_port (_int sumSub -2 0 22(_ent (_in))))
				(_port (_int carryOut -2 0 23(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 24(_array -2 ((_dto c 4 i 0)))))
				(_port (_int value 5 0 24(_ent (_out))))
			)
		)
		(GRegister
			(_object
				(_gen (_int size -1 0 29(_ent((i 8)))))
				(_port (_int clock -2 0 31(_ent (_in))))
				(_port (_int reset -2 0 32(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 33(_array -2 ((_dto c 5 i 0)))))
				(_port (_int data 3 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 34(_array -2 ((_dto c 6 i 0)))))
				(_port (_int value 4 0 34(_ent (_out))))
			)
		)
	)
	(_inst addsubInstance 0 48(_comp AdderSubtractor)
		(_gen
			((size)(_code 7))
		)
		(_port
			((inA)(inA))
			((inB)(loopback))
			((sumSub)(sumSub))
			((carryOut)(_open))
			((value)(data))
		)
		(_use (_ent . AdderSubtractor)
			(_gen
				((size)(_code 8))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((sumSub)(sumSub))
				((carryOut)(carryOut))
				((value)(value))
			)
		)
	)
	(_inst registerInstance 0 58(_comp GRegister)
		(_gen
			((size)(_code 9))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((data)(data))
			((value)(cvalue))
		)
		(_use (_ent . GRegister)
			(_gen
				((size)(_code 10))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((data)(data))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 7(_ent(_in))))
		(_port (_int reset -2 0 8(_ent(_in))))
		(_port (_int zero -2 0 9(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 10(_array -2 ((_dto c 11 i 0)))))
		(_port (_int inA 0 0 10(_ent(_in))))
		(_port (_int sumSub -2 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2 ((_dto c 12 i 0)))))
		(_port (_int value 1 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 39(_array -2 ((_dto c 13 i 0)))))
		(_sig (_int data 2 0 39(_arch(_uni))))
		(_sig (_int cvalue 2 0 43(_arch(_uni))))
		(_sig (_int loopback 2 0 44(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_trgt(5))(_sens(7)))))
			(line__72(_arch 1 0 72(_assignment (_trgt(8))(_sens(2)(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Accumulator_Arch 14 -1)
)
I 000061 55 3350          1497542215789 AdderSubtractor_Arch
(_unit VHDL (addersubtractor 0 5(addersubtractor_arch 0 16))
	(_version vd0)
	(_time 1497542215790 2017.06.15 17:56:55)
	(_source (\./../../../src/addersubtractor.vhd\))
	(_parameters tan)
	(_code 1e191a194f494e081f4a0c454c191b181c191a191c)
	(_ent
		(_time 1497540646633)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int inA -2 0 20(_ent (_in))))
				(_port (_int inB -2 0 21(_ent (_in))))
				(_port (_int carryIn -2 0 22(_ent (_in))))
				(_port (_int carryOut -2 0 23(_ent (_out))))
				(_port (_int sum -2 0 24(_ent (_out))))
			)
		)
	)
	(_generate generateFullAdders 0 37(_for 5 )
		(_generate first 0 42(_if 1)
			(_inst fullAdderFirst 0 43(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(sumSub))
					((carryOut)(carryWires(_object 1)))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate internal 0 54(_if 2)
			(_inst fullAdderInternal 0 55(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 3)))
					((carryOut)(carryWires(_object 1)))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate last 0 66(_if 4)
			(_inst fullAdderLast 0 67(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 5)))
					((carryOut)(carryOut))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_object
			(_cnst (_int i 5 0 37(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 6 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 8(_array -2 ((_dto c 6 i 0)))))
		(_port (_int inA 0 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2 ((_dto c 7 i 0)))))
		(_port (_int inB 1 0 9(_ent(_in))))
		(_port (_int sumSub -2 0 10(_ent(_in))))
		(_port (_int carryOut -2 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2 ((_dto c 8 i 0)))))
		(_port (_int value 2 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-2~downto~0}~13 0 28(_array -2 ((_dto c 9 i 0)))))
		(_sig (_int carryWires 3 0 28(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 29(_array -2 ((_dto c 10 i 0)))))
		(_sig (_int actualInA 4 0 29(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 37(_scalar (_to i 0 c 11))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment (_trgt(6))(_sens(0)(2)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . AdderSubtractor_Arch 12 -1)
)
I 000059 55 2218          1497542215944 ShiftAdjuster_Arch
(_unit VHDL (shiftadjuster 0 5(shiftadjuster_arch 0 15))
	(_version vd0)
	(_time 1497542215945 2017.06.15 17:56:55)
	(_source (\./../../../src/shiftadjuster.vhd\))
	(_parameters tan)
	(_code babcbceee3ede7acbeb5aee0eabcbebcebbdbfbdb9)
	(_ent
		(_time 1497540646711)
	)
	(_comp
		(AdderSubtractor
			(_object
				(_gen (_int size -1 0 17(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 19(_array -2 ((_dto c 1 i 0)))))
				(_port (_int inA 3 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 20(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inB 4 0 20(_ent (_in))))
				(_port (_int sumSub -2 0 21(_ent (_in))))
				(_port (_int carryOut -2 0 22(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 23(_array -2 ((_dto c 3 i 0)))))
				(_port (_int value 5 0 23(_ent (_out))))
			)
		)
	)
	(_inst subtractor 0 32(_comp AdderSubtractor)
		(_gen
			((size)(_code 4))
		)
		(_port
			((inA)((_others(i 3))))
			((inB)(input))
			((sumSub)((i 2)))
			((carryOut)(_open))
			((value)(subOutput))
		)
		(_use (_ent . AdderSubtractor)
			(_gen
				((size)(_code 5))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((sumSub)(sumSub))
				((carryOut)(carryOut))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 10(_array -2 ((_dto c 6 i 0)))))
		(_port (_int input 0 0 10(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2 ((_dto c 7 i 0)))))
		(_port (_int output 1 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 27(_array -2 ((_dto c 8 i 0)))))
		(_sig (_int subOutput 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ShiftAdjuster_Arch 9 -1)
)
I 000062 55 2862          1497542216021 ShiftAdjuster_TB_Arch
(_unit VHDL (shiftadjuster_tb 0 5(shiftadjuster_tb_arch 0 8))
	(_version vd0)
	(_time 1497542216022 2017.06.15 17:56:56)
	(_source (\./../../../test/asjuster_tb.vhd\))
	(_parameters tan)
	(_code 080e0d0e085f551e0a5c1c52580e0c0e590f0d0f0b)
	(_ent
		(_time 1497541178009)
	)
	(_comp
		(ShiftAdjuster
			(_object
				(_gen (_int size -1 0 14(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 17(_array -2 ((_dto c 2 i 0)))))
				(_port (_int input 1 0 17(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 18(_array -2 ((_dto c 3 i 0)))))
				(_port (_int output 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -1 0 23(_ent((i 8)))))
				(_port (_int clock -2 0 25(_ent (_in))))
				(_port (_int reset -2 0 26(_ent (_in))))
				(_port (_int zero -2 0 27(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 28(_array -2 ((_dto c 4 i 0)))))
				(_port (_int inA 1 0 28(_ent (_in))))
				(_port (_int sumSub -2 0 29(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 30(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 2 0 30(_ent (_out))))
			)
		)
	)
	(_inst adjusterUnderTest 0 42(_comp ShiftAdjuster)
		(_gen
			((size)((i 4)))
		)
		(_port
			((input)(test_in))
			((output)(test_shift))
		)
		(_use (_ent . ShiftAdjuster)
			(_gen
				((size)((i 4)))
			)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst counter 0 49(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((zero)((i 2)))
			((inA)(_code 6))
			((sumSub)((i 2)))
			((value)(test_in))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_cnst (_int SHIFT_SIZE -1 0 10(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 34(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_in 0 0 34(_arch(_uni))))
		(_sig (_int test_shift 0 0 35(_arch(_uni))))
		(_sig (_int test_reset -2 0 37(_arch(_uni((i 3))))))
		(_sig (_int test_clock -2 0 38(_arch(_uni((i 2))))))
		(_sig (_int test_end -2 0 39(_arch(_uni((i 2))))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment (_trgt(3))(_sens(3)(4)))))
			(driveProcess(_arch 1 0 64(_prcs (_wait_for)(_trgt(2)(4)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ShiftAdjuster_TB_Arch 7 -1)
)
I 000053 55 5442          1497683492277 Rotator_Arch
(_unit VHDL (rotator 0 5(rotator_arch 0 23))
	(_version vd0)
	(_time 1497683492278 2017.06.17 09:11:32)
	(_source (\./../../../src/rotator.vhd\))
	(_parameters tan)
	(_code 17154310464147011117034d101015101511411013)
	(_ent
		(_time 1497542215880)
	)
	(_comp
		(ShiftAdjuster
			(_object
				(_gen (_int size -1 0 50(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 53(_array -2 ((_dto c 5 i 0)))))
				(_port (_int input 6 0 53(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 54(_array -2 ((_dto c 6 i 0)))))
				(_port (_int output 7 0 54(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -1 0 25(_ent((i 8)))))
				(_port (_int clock -2 0 27(_ent (_in))))
				(_port (_int reset -2 0 28(_ent (_in))))
				(_port (_int zero -2 0 29(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 30(_array -2 ((_dto c 7 i 0)))))
				(_port (_int inA 6 0 30(_ent (_in))))
				(_port (_int sumSub -2 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 32(_array -2 ((_dto c 8 i 0)))))
				(_port (_int value 7 0 32(_ent (_out))))
			)
		)
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 38(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 39(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 42(_array -2 ((_dto c 9 i 0)))))
				(_port (_int shift 6 0 42(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 43(_array -2 ((_dto c 10 i 0)))))
				(_port (_int input 7 0 43(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 44(_array -2 ((_dto c 11 i 0)))))
				(_port (_int output 8 0 44(_ent (_out))))
			)
		)
	)
	(_inst adjusterInstance 0 74(_comp ShiftAdjuster)
		(_gen
			((size)(_code 12))
		)
		(_port
			((input)(count))
			((output)(shift))
		)
		(_use (_ent . ShiftAdjuster)
			(_gen
				((size)(_code 13))
			)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst accumulatorInstance 0 83(_comp Accumulator)
		(_gen
			((size)(_code 14))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(otherData))
			((sumSub)(sign))
			((value)(accData))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)(_code 15))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_inst shifter 0 94(_comp ArithmeticShifter)
		(_gen
			((size)(_code 16))
			((shiftSize)(_code 17))
		)
		(_port
			((shift)(shift))
			((input)(actualData))
			((output)(shiftedOut))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)(_code 18))
				((shiftSize)(_code 19))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst checkHalfPi 0 107(_comp Accumulator)
		(_gen
			((size)(_code 20))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(zeroData))
			((sumSub)((i 2)))
			((value)(zeroDataOut))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)(_code 21))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int counterSize -1 0 8 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in))))
		(_port (_int reset -2 0 12(_ent(_in))))
		(_port (_int sign -2 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~12 0 14(_array -2 ((_dto c 22 i 0)))))
		(_port (_int count 0 0 14(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 15(_array -2 ((_dto c 23 i 0)))))
		(_port (_int dataIn 1 0 15(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2 ((_dto c 24 i 0)))))
		(_port (_int otherData 2 0 16(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 17(_array -2 ((_dto c 25 i 0)))))
		(_port (_int shiftedOut 3 0 17(_ent(_out))))
		(_port (_int zeroOut -2 0 18(_ent(_out))))
		(_port (_int msb -2 0 19(_ent(_out))))
		(_sig (_int zero -2 0 58(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1312 0 59(_array -2 ((_dto c 26 i 0)))))
		(_sig (_int actualData 4 0 59(_arch(_uni))))
		(_sig (_int accData 4 0 60(_arch(_uni))))
		(_sig (_int zeroData 4 0 61(_arch(_uni))))
		(_sig (_int zeroDataOut 4 0 62(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 63(_array -2 ((_dto c 27 i 0)))))
		(_sig (_int shift 5 0 63(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_trgt(9))(_sens(3))(_mon))))
			(line__70(_arch 1 0 70(_assignment (_trgt(10))(_sens(9)(11)(4)))))
			(line__72(_arch 2 0 72(_assignment (_trgt(8))(_sens(10(_index 28)))(_read(10(_index 29))))))
			(line__105(_arch 3 0 105(_assignment (_trgt(12))(_sens(9)(4)))))
			(line__118(_arch 4 0 118(_assignment (_trgt(7))(_sens(9)(13))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Rotator_Arch 30 -1)
)
I 000051 55 3304          1497683810273 Atan2_Arch
(_unit VHDL (atan2 0 5(atan2_arch 0 17))
	(_version vd0)
	(_time 1497683810274 2017.06.17 09:16:50)
	(_source (\./../../../src/atan2.vhd\))
	(_parameters tan)
	(_code 67626f66643032713163753d376063616661326465)
	(_ent
		(_time 1497683728596)
	)
	(_comp
		(Accumulator
			(_object
				(_gen (_int size -2 0 27(_ent((i 8)))))
				(_port (_int clock -1 0 29(_ent (_in))))
				(_port (_int reset -1 0 30(_ent (_in))))
				(_port (_int zero -1 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 32(_array -1 ((_dto c 3 i 0)))))
				(_port (_int inA 6 0 32(_ent (_in))))
				(_port (_int sumSub -1 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -1 ((_dto c 4 i 0)))))
				(_port (_int value 7 0 34(_ent (_out))))
			)
		)
	)
	(_inst atanAccumulator 0 46(_comp Accumulator)
		(_gen
			((size)((i 12)))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(atanFromLut))
			((sumSub)(msbB))
			((value)(atan2Out))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 12)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_port (_int clock -1 0 7(_ent(_in))))
		(_port (_int reset -1 0 8(_ent(_in))))
		(_port (_int msbB -1 0 9(_ent(_in))))
		(_port (_int zeroA -1 0 10(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{4-1~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int count 0 0 11(_ent(_in))))
		(_port (_int valid -1 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~12 0 13(_array -1 ((_dto i 11 i 0)))))
		(_port (_int atan2Out 1 0 13(_ent(_out))))
		(_cnst (_int SIZE -2 0 19(_arch((i 12)))))
		(_cnst (_int COUNTER_SIZE -2 0 20(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -2 0 21(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~13 0 23(_array -1 ((_dto i 11 i 0)))))
		(_type (_int bin_array 0 23(_array 2 ((_uto i 0 i 2147483647)))))
		(_type (_int ~bin_array~13 0 24(_array 2 ((_to i 0 i 10)))))
		(_cnst (_int lut 4 0 24(_arch(((_string \"001100100100"\))((_string \"000110010010"\))((_string \"000011101101"\))((_string \"000001111101"\))((_string \"000001000000"\))((_string \"000000100000"\))((_string \"000000010000"\))((_string \"000000001000"\))((_string \"000000000100"\))((_string \"000000000010"\))((_string \"000000000001"\))))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~136 0 38(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int atanFromLut 5 0 38(_arch(_uni))))
		(_sig (_int zero -1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment (_trgt(8))(_sens(4))(_mon))))
			(line__43(_arch 1 0 43(_assignment (_trgt(7))(_sens(3)(4))(_mon))))
			(line__44(_arch 2 0 44(_assignment (_alias((valid)(zero)))(_simpleassign BUF)(_trgt(5))(_sens(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Atan2_Arch 5 -1)
)
I 000052 55 3964          1497683910808 CORDIC_Arch
(_unit VHDL (cordic 0 4(cordic_arch 0 21))
	(_version vd0)
	(_time 1497683910809 2017.06.17 09:18:30)
	(_source (\./../../../src/cordic.vhd\))
	(_parameters tan)
	(_code 1a4f1b1d1d4c4c0c1b1e0340481c191c4c1d181c1e)
	(_ent
		(_time 1497542216271)
	)
	(_comp
		(Rotator
			(_object
				(_gen (_int size -1 0 24(_ent((i 8)))))
				(_gen (_int counterSize -1 0 25(_ent((i 8)))))
				(_port (_int clock -2 0 28(_ent (_in))))
				(_port (_int reset -2 0 29(_ent (_in))))
				(_port (_int sign -2 0 30(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 31(_array -2 ((_dto c 2 i 0)))))
				(_port (_int count 4 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -2 ((_dto c 3 i 0)))))
				(_port (_int dataIn 5 0 32(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 33(_array -2 ((_dto c 4 i 0)))))
				(_port (_int otherData 6 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -2 ((_dto c 5 i 0)))))
				(_port (_int shiftedOut 7 0 34(_ent (_out))))
				(_port (_int zeroOut -2 0 35(_ent (_out))))
				(_port (_int msb -2 0 36(_ent (_out))))
			)
		)
	)
	(_inst rotatorA 0 49(_comp Rotator)
		(_gen
			((size)(_code 6))
			((counterSize)(_code 7))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((sign)(msb))
			((count)(count))
			((dataIn)(inA))
			((otherData)(shiftedB))
			((shiftedOut)(shiftedA))
			((zeroOut)(zeroA))
			((msb)(_open))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)(_code 8))
				((counterSize)(_code 9))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_inst rotatorB 0 67(_comp Rotator)
		(_gen
			((size)(_code 10))
			((counterSize)(_code 11))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((sign)(notMsb))
			((count)(count))
			((dataIn)(inB))
			((otherData)(shiftedA))
			((shiftedOut)(shiftedB))
			((zeroOut)(_open))
			((msb)(msb))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)(_code 12))
				((counterSize)(_code 13))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 6 \8\ (_ent gms((i 8)))))
		(_gen (_int counterSize -1 0 7 \8\ (_ent((i 8)))))
		(_port (_int clock -2 0 10(_ent(_in))))
		(_port (_int reset -2 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 14 i 0)))))
		(_port (_int inA 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 15 i 0)))))
		(_port (_int inB 1 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 14(_array -2 ((_dto c 16 i 0)))))
		(_port (_int count 2 0 14(_ent(_in))))
		(_port (_int zeroA -2 0 15(_ent(_out))))
		(_port (_int msbB -2 0 16(_ent(_out))))
		(_sig (_int msb -2 0 40(_arch(_uni))))
		(_sig (_int notMsb -2 0 41(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 42(_array -2 ((_dto c 17 i 0)))))
		(_sig (_int shiftedA 3 0 42(_arch(_uni))))
		(_sig (_int shiftedB 3 0 43(_arch(_uni))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment (_alias((msbB)(msb)))(_simpleassign BUF)(_trgt(6))(_sens(7)))))
			(line__47(_arch 1 0 47(_assignment (_alias((notMsb)(msb)))(_simpleassign "not")(_trgt(8))(_sens(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . CORDIC_Arch 18 -1)
)
I 000057 55 4920          1497684199667 CORDICAtan2_Arch
(_unit VHDL (cordicatan2 0 5(cordicatan2_arch 0 17))
	(_version vd0)
	(_time 1497684199668 2017.06.17 09:23:19)
	(_source (\./../../../src/cordicatan2.vhd\))
	(_parameters tan)
	(_code 757127742623236376706c2f277374727173747320)
	(_ent
		(_time 1497684199665)
	)
	(_comp
		(Atan2
			(_object
				(_port (_int clock -1 0 26(_ent (_in))))
				(_port (_int reset -1 0 27(_ent (_in))))
				(_port (_int msbB -1 0 28(_ent (_in))))
				(_port (_int zeroA -1 0 29(_ent (_in))))
				(_port (_int count 1 0 30(_ent (_in))))
				(_port (_int valid -1 0 31(_ent (_out))))
				(_port (_int atan2Out 2 0 32(_ent (_out))))
			)
		)
		(CORDIC
			(_object
				(_gen (_int size -2 0 38(_ent((i 8)))))
				(_gen (_int counterSize -2 0 39(_ent((i 8)))))
				(_port (_int clock -1 0 42(_ent (_in))))
				(_port (_int reset -1 0 43(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 44(_array -1 ((_dto c 3 i 0)))))
				(_port (_int inA 5 0 44(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 45(_array -1 ((_dto c 4 i 0)))))
				(_port (_int inB 6 0 45(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 46(_array -1 ((_dto c 5 i 0)))))
				(_port (_int count 7 0 46(_ent (_in))))
				(_port (_int zeroA -1 0 47(_ent (_out))))
				(_port (_int msbB -1 0 48(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -2 0 54(_ent((i 8)))))
				(_port (_int clock -1 0 56(_ent (_in))))
				(_port (_int reset -1 0 57(_ent (_in))))
				(_port (_int zero -1 0 58(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 59(_array -1 ((_dto c 6 i 0)))))
				(_port (_int inA 5 0 59(_ent (_in))))
				(_port (_int sumSub -1 0 60(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 61(_array -1 ((_dto c 7 i 0)))))
				(_port (_int value 6 0 61(_ent (_out))))
			)
		)
	)
	(_inst atan2Calculator 0 77(_comp Atan2)
		(_port
			((clock)(clock))
			((reset)(reset))
			((msbB)(msbB))
			((zeroA)(zeroA))
			((count)(count))
			((valid)(valid))
			((atan2Out)(atan2Out))
		)
		(_use (_ent . Atan2)
		)
	)
	(_inst cordicInstance 0 88(_comp CORDIC)
		(_gen
			((size)((i 14)))
			((counterSize)((i 4)))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((inA)(extendedA))
			((inB)(extendedB))
			((count)(count))
			((zeroA)(zeroA))
			((msbB)(msbB))
		)
		(_use (_ent . CORDIC)
			(_gen
				((size)((i 14)))
				((counterSize)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((inA)(inA))
				((inB)(inB))
				((count)(count))
				((zeroA)(zeroA))
				((msbB)(msbB))
			)
		)
	)
	(_inst counter 0 103(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zeroCounter))
			((inA)(_code 8))
			((sumSub)((i 2)))
			((value)(count))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_port (_int clock -1 0 7(_ent(_in))))
		(_port (_int reset -1 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~12 0 9(_array -1 ((_dto i 11 i 0)))))
		(_port (_int inA 0 0 9(_ent(_in))))
		(_port (_int inB 0 0 10(_ent(_in))))
		(_port (_int valid -1 0 11(_ent(_out))))
		(_port (_int atan2Out 0 0 12(_ent(_out))))
		(_cnst (_int SIZE -2 0 19(_arch((i 12)))))
		(_cnst (_int EXTENDED_SIZE -2 0 20(_arch((i 14)))))
		(_cnst (_int COUNTER_SIZE -2 0 21(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -2 0 22(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{4-1~downto~0}~13 0 30(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~13 0 32(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int zeroCounter -1 0 65(_arch(_uni))))
		(_sig (_int msbB -1 0 66(_arch(_uni))))
		(_sig (_int zeroA -1 0 67(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{COUNTER_SIZE-1~downto~0}~13 0 68(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int count 3 0 68(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{EXTENDED_SIZE-1~downto~0}~13 0 70(_array -1 ((_dto i 13 i 0)))))
		(_sig (_int extendedA 4 0 70(_arch(_uni))))
		(_sig (_int extendedB 4 0 71(_arch(_uni))))
		(_prcs
			(line__74(_arch 0 0 74(_assignment (_trgt(10))(_sens(2)))))
			(line__75(_arch 1 0 75(_assignment (_trgt(11))(_sens(3)))))
			(line__114(_arch 2 0 114(_assignment (_trgt(6))(_sens(9))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
	)
	(_model . CORDICAtan2_Arch 9 -1)
)
I 000055 55 797           1497684649481 FullAdder_Arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 14))
	(_version vd0)
	(_time 1497684649482 2017.06.17 09:30:49)
	(_source (\./../../../src/fulladder.vhd\))
	(_parameters tan)
	(_code 8a8c8b85dedd8d9cd88d9bd0df8c8e8c8f8d888c8c)
	(_ent
		(_time 1497272646463)
	)
	(_object
		(_port (_int inB -1 0 6(_ent(_in))))
		(_port (_int inA -1 0 7(_ent(_in))))
		(_port (_int carryIn -1 0 8(_ent(_in))))
		(_port (_int carryOut -1 0 9(_ent(_out))))
		(_port (_int sum -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(4))(_sens(0)(1)(2)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FullAdder_Arch 2 -1)
)
I 000055 55 1063          1497684649557 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497684649558 2017.06.17 09:30:49)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code d8ded88bd28f89ceded9c1838adfdcdedddfdadedf)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
I 000063 55 2304          1497684649760 ArithmeticShifter_Arch
(_unit VHDL (arithmeticshifter 0 5(arithmeticshifter_arch 0 17))
	(_version vd0)
	(_time 1497684649761 2017.06.17 09:30:49)
	(_source (\./../../../src/arithmeticshifter.vhd\))
	(_parameters tan)
	(_code a3a5aaf5a2f4feb4a5f1bbf9a6a5a6a4a7a5aaa5a0)
	(_ent
		(_time 1497519573036)
	)
	(_comp
		(MuxWithOffset
			(_object
				(_gen (_int size -1 0 20(_ent((i 8)))))
				(_gen (_int selSize -1 0 21(_ent((i 3)))))
				(_gen (_int offset -3 0 22(_ent((i 0)))))
				(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~13 0 25(_array -2 ((_dto c 0 i 0)))))
				(_port (_int sel 4 0 25(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 26(_array -2 ((_dto c 1 i 0)))))
				(_port (_int input 5 0 26(_ent (_in))))
				(_port (_int output -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate generateMuxes 0 32(_for 3 )
		(_inst mux 0 33(_comp MuxWithOffset)
			(_gen
				((size)(_code 2))
				((selSize)(_code 3))
				((offset)(_code 4))
			)
			(_port
				((sel)(shift))
				((input)(input))
				((output)(output(_object 2)))
			)
			(_use (_ent . MuxWithOffset)
				(_gen
					((size)(_code 5))
					((selSize)(_code 6))
					((offset)(_code 7))
				)
				(_port
					((sel)(sel))
					((input)(input))
					((output)(output))
				)
			)
		)
		(_object
			(_cnst (_int i 3 0 32(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int shiftSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~12 0 11(_array -2 ((_dto c 8 i 0)))))
		(_port (_int shift 0 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 9 i 0)))))
		(_port (_int input 1 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 10 i 0)))))
		(_port (_int output 2 0 13(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 32(_scalar (_to i 0 c 11))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_Arch 12 -1)
)
I 000059 55 1304          1497684649825 MuxWithOffset_Arch
(_unit VHDL (muxwithoffset 0 5(muxwithoffset_arch 0 18))
	(_version vd0)
	(_time 1497684649826 2017.06.17 09:30:49)
	(_source (\./../../../src/muxwithoffset.vhd\))
	(_parameters tan)
	(_code e2e4beb0e5b4bef5e7e5fbb9b7e4eae4b4e4e4e4e4)
	(_ent
		(_time 1497531642080)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int selSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_gen (_int offset -2 0 9 \0\ (_ent gms((i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~12 0 12(_array -3 ((_dto c 1 i 0)))))
		(_port (_int sel 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -3 ((_dto c 2 i 0)))))
		(_port (_int input 1 0 13(_ent(_in))))
		(_port (_int output -3 0 14(_ent(_out))))
		(_var (_int selValue -2 0 22(_prcs 0((i 0)))))
		(_prcs
			(selection(_arch 0 0 21(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . MuxWithOffset_Arch 3 -1)
)
I 000066 55 2353          1497684649903 ArithmeticShifter_TB_Arch
(_unit VHDL (arithmeticshifter_tb 0 5(arithmeticshifter_tb_arch 0 8))
	(_version vd0)
	(_time 1497684649904 2017.06.17 09:30:49)
	(_source (\./../../../test/shifter_tb.vhd\))
	(_parameters tan)
	(_code 3036383432676d273760286a353635373436393633)
	(_ent
		(_time 1497519168129)
	)
	(_comp
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 15(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 16(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int shift 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 4 0 21(_ent (_out))))
			)
		)
	)
	(_inst shifterUnderTest 0 32(_comp ArithmeticShifter)
		(_gen
			((size)((i 12)))
			((shiftSize)((i 4)))
		)
		(_port
			((shift)(test_shift))
			((input)(test_in))
			((output)(_open))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)((i 12)))
				((shiftSize)((i 4)))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 10(_arch((i 12)))))
		(_cnst (_int SHIFT_SIZE -1 0 11(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~134 0 25(_array -2 ((_dto i 11 i 0)))))
		(_sig (_int test_in 0 0 25(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 26(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_shift 1 0 26(_arch(_uni))))
		(_sig (_int test_clock -2 0 28(_arch(_uni((i 2)))(_event))))
		(_sig (_int test_end -2 0 29(_arch(_uni((i 2))))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_trgt(2))(_sens(2)(3)))))
			(driveProcess(_arch 1 0 47(_prcs (_trgt(0)(1)(3))(_sens(2))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_TB_Arch 5 -1)
)
I 000057 55 3248          1497684650119 Accumulator_Arch
(_unit VHDL (accumulator 0 4(accumulator_arch 0 16))
	(_version vd0)
	(_time 1497684650120 2017.06.17 09:30:50)
	(_source (\./../../../src/accumulator.vhd\))
	(_parameters tan)
	(_code 0a0c5a0c585d5d1d0b054e515e0c590c0b0d0e0c5c)
	(_ent
		(_time 1497540646602)
	)
	(_comp
		(AdderSubtractor
			(_object
				(_gen (_int size -1 0 18(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inA 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 3 i 0)))))
				(_port (_int inB 4 0 21(_ent (_in))))
				(_port (_int sumSub -2 0 22(_ent (_in))))
				(_port (_int carryOut -2 0 23(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 24(_array -2 ((_dto c 4 i 0)))))
				(_port (_int value 5 0 24(_ent (_out))))
			)
		)
		(GRegister
			(_object
				(_gen (_int size -1 0 29(_ent((i 8)))))
				(_port (_int clock -2 0 31(_ent (_in))))
				(_port (_int reset -2 0 32(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 33(_array -2 ((_dto c 5 i 0)))))
				(_port (_int data 3 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 34(_array -2 ((_dto c 6 i 0)))))
				(_port (_int value 4 0 34(_ent (_out))))
			)
		)
	)
	(_inst addsubInstance 0 48(_comp AdderSubtractor)
		(_gen
			((size)(_code 7))
		)
		(_port
			((inA)(inA))
			((inB)(loopback))
			((sumSub)(sumSub))
			((carryOut)(_open))
			((value)(data))
		)
		(_use (_ent . AdderSubtractor)
			(_gen
				((size)(_code 8))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((sumSub)(sumSub))
				((carryOut)(carryOut))
				((value)(value))
			)
		)
	)
	(_inst registerInstance 0 58(_comp GRegister)
		(_gen
			((size)(_code 9))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((data)(data))
			((value)(cvalue))
		)
		(_use (_ent . GRegister)
			(_gen
				((size)(_code 10))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((data)(data))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 7(_ent(_in))))
		(_port (_int reset -2 0 8(_ent(_in))))
		(_port (_int zero -2 0 9(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 10(_array -2 ((_dto c 11 i 0)))))
		(_port (_int inA 0 0 10(_ent(_in))))
		(_port (_int sumSub -2 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2 ((_dto c 12 i 0)))))
		(_port (_int value 1 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 39(_array -2 ((_dto c 13 i 0)))))
		(_sig (_int data 2 0 39(_arch(_uni))))
		(_sig (_int cvalue 2 0 43(_arch(_uni))))
		(_sig (_int loopback 2 0 44(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_trgt(5))(_sens(7)))))
			(line__72(_arch 1 0 72(_assignment (_trgt(8))(_sens(2)(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Accumulator_Arch 14 -1)
)
I 000061 55 3350          1497684650184 AdderSubtractor_Arch
(_unit VHDL (addersubtractor 0 5(addersubtractor_arch 0 16))
	(_version vd0)
	(_time 1497684650185 2017.06.17 09:30:50)
	(_source (\./../../../src/addersubtractor.vhd\))
	(_parameters tan)
	(_code 494f194b441e195f481d5b121b4e4c4f4b4e4d4e4b)
	(_ent
		(_time 1497540646633)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int inA -2 0 20(_ent (_in))))
				(_port (_int inB -2 0 21(_ent (_in))))
				(_port (_int carryIn -2 0 22(_ent (_in))))
				(_port (_int carryOut -2 0 23(_ent (_out))))
				(_port (_int sum -2 0 24(_ent (_out))))
			)
		)
	)
	(_generate generateFullAdders 0 37(_for 5 )
		(_generate first 0 42(_if 1)
			(_inst fullAdderFirst 0 43(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(sumSub))
					((carryOut)(carryWires(_object 1)))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate internal 0 54(_if 2)
			(_inst fullAdderInternal 0 55(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 3)))
					((carryOut)(carryWires(_object 1)))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate last 0 66(_if 4)
			(_inst fullAdderLast 0 67(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 5)))
					((carryOut)(carryOut))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_object
			(_cnst (_int i 5 0 37(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 6 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 8(_array -2 ((_dto c 6 i 0)))))
		(_port (_int inA 0 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2 ((_dto c 7 i 0)))))
		(_port (_int inB 1 0 9(_ent(_in))))
		(_port (_int sumSub -2 0 10(_ent(_in))))
		(_port (_int carryOut -2 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2 ((_dto c 8 i 0)))))
		(_port (_int value 2 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-2~downto~0}~13 0 28(_array -2 ((_dto c 9 i 0)))))
		(_sig (_int carryWires 3 0 28(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 29(_array -2 ((_dto c 10 i 0)))))
		(_sig (_int actualInA 4 0 29(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 37(_scalar (_to i 0 c 11))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment (_trgt(6))(_sens(0)(2)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . AdderSubtractor_Arch 12 -1)
)
I 000053 55 5442          1497684650262 Rotator_Arch
(_unit VHDL (rotator 0 5(rotator_arch 0 23))
	(_version vd0)
	(_time 1497684650263 2017.06.17 09:30:50)
	(_source (\./../../../src/rotator.vhd\))
	(_parameters tan)
	(_code 9790c498c6c1c781919783cd909095909591c19093)
	(_ent
		(_time 1497542215880)
	)
	(_comp
		(ShiftAdjuster
			(_object
				(_gen (_int size -1 0 50(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 53(_array -2 ((_dto c 5 i 0)))))
				(_port (_int input 6 0 53(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 54(_array -2 ((_dto c 6 i 0)))))
				(_port (_int output 7 0 54(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -1 0 25(_ent((i 8)))))
				(_port (_int clock -2 0 27(_ent (_in))))
				(_port (_int reset -2 0 28(_ent (_in))))
				(_port (_int zero -2 0 29(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 30(_array -2 ((_dto c 7 i 0)))))
				(_port (_int inA 6 0 30(_ent (_in))))
				(_port (_int sumSub -2 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 32(_array -2 ((_dto c 8 i 0)))))
				(_port (_int value 7 0 32(_ent (_out))))
			)
		)
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 38(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 39(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 42(_array -2 ((_dto c 9 i 0)))))
				(_port (_int shift 6 0 42(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 43(_array -2 ((_dto c 10 i 0)))))
				(_port (_int input 7 0 43(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 44(_array -2 ((_dto c 11 i 0)))))
				(_port (_int output 8 0 44(_ent (_out))))
			)
		)
	)
	(_inst adjusterInstance 0 74(_comp ShiftAdjuster)
		(_gen
			((size)(_code 12))
		)
		(_port
			((input)(count))
			((output)(shift))
		)
		(_use (_ent . ShiftAdjuster)
			(_gen
				((size)(_code 13))
			)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst accumulatorInstance 0 83(_comp Accumulator)
		(_gen
			((size)(_code 14))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(otherData))
			((sumSub)(sign))
			((value)(accData))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)(_code 15))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_inst shifter 0 94(_comp ArithmeticShifter)
		(_gen
			((size)(_code 16))
			((shiftSize)(_code 17))
		)
		(_port
			((shift)(shift))
			((input)(actualData))
			((output)(shiftedOut))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)(_code 18))
				((shiftSize)(_code 19))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst checkHalfPi 0 107(_comp Accumulator)
		(_gen
			((size)(_code 20))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(zeroData))
			((sumSub)((i 2)))
			((value)(zeroDataOut))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)(_code 21))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int counterSize -1 0 8 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in))))
		(_port (_int reset -2 0 12(_ent(_in))))
		(_port (_int sign -2 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~12 0 14(_array -2 ((_dto c 22 i 0)))))
		(_port (_int count 0 0 14(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 15(_array -2 ((_dto c 23 i 0)))))
		(_port (_int dataIn 1 0 15(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2 ((_dto c 24 i 0)))))
		(_port (_int otherData 2 0 16(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 17(_array -2 ((_dto c 25 i 0)))))
		(_port (_int shiftedOut 3 0 17(_ent(_out))))
		(_port (_int zeroOut -2 0 18(_ent(_out))))
		(_port (_int msb -2 0 19(_ent(_out))))
		(_sig (_int zero -2 0 58(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1312 0 59(_array -2 ((_dto c 26 i 0)))))
		(_sig (_int actualData 4 0 59(_arch(_uni))))
		(_sig (_int accData 4 0 60(_arch(_uni))))
		(_sig (_int zeroData 4 0 61(_arch(_uni))))
		(_sig (_int zeroDataOut 4 0 62(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 63(_array -2 ((_dto c 27 i 0)))))
		(_sig (_int shift 5 0 63(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_trgt(9))(_sens(3))(_mon))))
			(line__70(_arch 1 0 70(_assignment (_trgt(10))(_sens(9)(11)(4)))))
			(line__72(_arch 2 0 72(_assignment (_trgt(8))(_sens(10(_index 28)))(_read(10(_index 29))))))
			(line__105(_arch 3 0 105(_assignment (_trgt(12))(_sens(9)(4)))))
			(line__118(_arch 4 0 118(_assignment (_trgt(7))(_sens(9)(13))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Rotator_Arch 30 -1)
)
I 000059 55 2218          1497684650494 ShiftAdjuster_Arch
(_unit VHDL (shiftadjuster 0 5(shiftadjuster_arch 0 15))
	(_version vd0)
	(_time 1497684650495 2017.06.17 09:30:50)
	(_source (\./../../../src/shiftadjuster.vhd\))
	(_parameters tan)
	(_code 8186d08f88d6dc97858e95dbd1878587d086848682)
	(_ent
		(_time 1497540646711)
	)
	(_comp
		(AdderSubtractor
			(_object
				(_gen (_int size -1 0 17(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 19(_array -2 ((_dto c 1 i 0)))))
				(_port (_int inA 3 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 20(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inB 4 0 20(_ent (_in))))
				(_port (_int sumSub -2 0 21(_ent (_in))))
				(_port (_int carryOut -2 0 22(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 23(_array -2 ((_dto c 3 i 0)))))
				(_port (_int value 5 0 23(_ent (_out))))
			)
		)
	)
	(_inst subtractor 0 32(_comp AdderSubtractor)
		(_gen
			((size)(_code 4))
		)
		(_port
			((inA)((_others(i 3))))
			((inB)(input))
			((sumSub)((i 2)))
			((carryOut)(_open))
			((value)(subOutput))
		)
		(_use (_ent . AdderSubtractor)
			(_gen
				((size)(_code 5))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((sumSub)(sumSub))
				((carryOut)(carryOut))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 10(_array -2 ((_dto c 6 i 0)))))
		(_port (_int input 0 0 10(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2 ((_dto c 7 i 0)))))
		(_port (_int output 1 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 27(_array -2 ((_dto c 8 i 0)))))
		(_sig (_int subOutput 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ShiftAdjuster_Arch 9 -1)
)
I 000062 55 2862          1497684650573 ShiftAdjuster_TB_Arch
(_unit VHDL (shiftadjuster_tb 0 5(shiftadjuster_tb_arch 0 8))
	(_version vd0)
	(_time 1497684650574 2017.06.17 09:30:50)
	(_source (\./../../../test/asjuster_tb.vhd\))
	(_parameters tan)
	(_code d0d78182d8878dc6d284c48a80d6d4d681d7d5d7d3)
	(_ent
		(_time 1497541178009)
	)
	(_comp
		(ShiftAdjuster
			(_object
				(_gen (_int size -1 0 14(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 17(_array -2 ((_dto c 2 i 0)))))
				(_port (_int input 1 0 17(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 18(_array -2 ((_dto c 3 i 0)))))
				(_port (_int output 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -1 0 23(_ent((i 8)))))
				(_port (_int clock -2 0 25(_ent (_in))))
				(_port (_int reset -2 0 26(_ent (_in))))
				(_port (_int zero -2 0 27(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 28(_array -2 ((_dto c 4 i 0)))))
				(_port (_int inA 1 0 28(_ent (_in))))
				(_port (_int sumSub -2 0 29(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 30(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 2 0 30(_ent (_out))))
			)
		)
	)
	(_inst adjusterUnderTest 0 42(_comp ShiftAdjuster)
		(_gen
			((size)((i 4)))
		)
		(_port
			((input)(test_in))
			((output)(test_shift))
		)
		(_use (_ent . ShiftAdjuster)
			(_gen
				((size)((i 4)))
			)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst counter 0 49(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((zero)((i 2)))
			((inA)(_code 6))
			((sumSub)((i 2)))
			((value)(test_in))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_cnst (_int SHIFT_SIZE -1 0 10(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 34(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_in 0 0 34(_arch(_uni))))
		(_sig (_int test_shift 0 0 35(_arch(_uni))))
		(_sig (_int test_reset -2 0 37(_arch(_uni((i 3))))))
		(_sig (_int test_clock -2 0 38(_arch(_uni((i 2))))))
		(_sig (_int test_end -2 0 39(_arch(_uni((i 2))))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment (_trgt(3))(_sens(3)(4)))))
			(driveProcess(_arch 1 0 64(_prcs (_wait_for)(_trgt(2)(4)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ShiftAdjuster_TB_Arch 7 -1)
)
I 000051 55 3304          1497684650808 Atan2_Arch
(_unit VHDL (atan2 0 5(atan2_arch 0 17))
	(_version vd0)
	(_time 1497684650809 2017.06.17 09:30:50)
	(_source (\./../../../src/atan2.vhd\))
	(_parameters tan)
	(_code babce8efefedefacecbea8e0eabdbebcbbbcefb9b8)
	(_ent
		(_time 1497683728596)
	)
	(_comp
		(Accumulator
			(_object
				(_gen (_int size -2 0 27(_ent((i 8)))))
				(_port (_int clock -1 0 29(_ent (_in))))
				(_port (_int reset -1 0 30(_ent (_in))))
				(_port (_int zero -1 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 32(_array -1 ((_dto c 3 i 0)))))
				(_port (_int inA 6 0 32(_ent (_in))))
				(_port (_int sumSub -1 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -1 ((_dto c 4 i 0)))))
				(_port (_int value 7 0 34(_ent (_out))))
			)
		)
	)
	(_inst atanAccumulator 0 46(_comp Accumulator)
		(_gen
			((size)((i 12)))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(atanFromLut))
			((sumSub)(msbB))
			((value)(atan2Out))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 12)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_port (_int clock -1 0 7(_ent(_in))))
		(_port (_int reset -1 0 8(_ent(_in))))
		(_port (_int msbB -1 0 9(_ent(_in))))
		(_port (_int zeroA -1 0 10(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{4-1~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int count 0 0 11(_ent(_in))))
		(_port (_int valid -1 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~12 0 13(_array -1 ((_dto i 11 i 0)))))
		(_port (_int atan2Out 1 0 13(_ent(_out))))
		(_cnst (_int SIZE -2 0 19(_arch((i 12)))))
		(_cnst (_int COUNTER_SIZE -2 0 20(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -2 0 21(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~13 0 23(_array -1 ((_dto i 11 i 0)))))
		(_type (_int bin_array 0 23(_array 2 ((_uto i 0 i 2147483647)))))
		(_type (_int ~bin_array~13 0 24(_array 2 ((_to i 0 i 10)))))
		(_cnst (_int lut 4 0 24(_arch(((_string \"001100100100"\))((_string \"000110010010"\))((_string \"000011101101"\))((_string \"000001111101"\))((_string \"000001000000"\))((_string \"000000100000"\))((_string \"000000010000"\))((_string \"000000001000"\))((_string \"000000000100"\))((_string \"000000000010"\))((_string \"000000000001"\))))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~136 0 38(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int atanFromLut 5 0 38(_arch(_uni))))
		(_sig (_int zero -1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment (_trgt(8))(_sens(4))(_mon))))
			(line__43(_arch 1 0 43(_assignment (_trgt(7))(_sens(3)(4))(_mon))))
			(line__44(_arch 2 0 44(_assignment (_alias((valid)(zero)))(_simpleassign BUF)(_trgt(5))(_sens(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Atan2_Arch 5 -1)
)
I 000052 55 3964          1497684651026 CORDIC_Arch
(_unit VHDL (cordic 0 4(cordic_arch 0 21))
	(_version vd0)
	(_time 1497684651027 2017.06.17 09:30:51)
	(_source (\./../../../src/cordic.vhd\))
	(_parameters tan)
	(_code 9593c29ac6c3c38394918ccfc7939693c392979391)
	(_ent
		(_time 1497542216271)
	)
	(_comp
		(Rotator
			(_object
				(_gen (_int size -1 0 24(_ent((i 8)))))
				(_gen (_int counterSize -1 0 25(_ent((i 8)))))
				(_port (_int clock -2 0 28(_ent (_in))))
				(_port (_int reset -2 0 29(_ent (_in))))
				(_port (_int sign -2 0 30(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 31(_array -2 ((_dto c 2 i 0)))))
				(_port (_int count 4 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -2 ((_dto c 3 i 0)))))
				(_port (_int dataIn 5 0 32(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 33(_array -2 ((_dto c 4 i 0)))))
				(_port (_int otherData 6 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -2 ((_dto c 5 i 0)))))
				(_port (_int shiftedOut 7 0 34(_ent (_out))))
				(_port (_int zeroOut -2 0 35(_ent (_out))))
				(_port (_int msb -2 0 36(_ent (_out))))
			)
		)
	)
	(_inst rotatorA 0 49(_comp Rotator)
		(_gen
			((size)(_code 6))
			((counterSize)(_code 7))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((sign)(msb))
			((count)(count))
			((dataIn)(inA))
			((otherData)(shiftedB))
			((shiftedOut)(shiftedA))
			((zeroOut)(zeroA))
			((msb)(_open))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)(_code 8))
				((counterSize)(_code 9))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_inst rotatorB 0 67(_comp Rotator)
		(_gen
			((size)(_code 10))
			((counterSize)(_code 11))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((sign)(notMsb))
			((count)(count))
			((dataIn)(inB))
			((otherData)(shiftedA))
			((shiftedOut)(shiftedB))
			((zeroOut)(_open))
			((msb)(msb))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)(_code 12))
				((counterSize)(_code 13))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 6 \8\ (_ent gms((i 8)))))
		(_gen (_int counterSize -1 0 7 \8\ (_ent((i 8)))))
		(_port (_int clock -2 0 10(_ent(_in))))
		(_port (_int reset -2 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 14 i 0)))))
		(_port (_int inA 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 15 i 0)))))
		(_port (_int inB 1 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 14(_array -2 ((_dto c 16 i 0)))))
		(_port (_int count 2 0 14(_ent(_in))))
		(_port (_int zeroA -2 0 15(_ent(_out))))
		(_port (_int msbB -2 0 16(_ent(_out))))
		(_sig (_int msb -2 0 40(_arch(_uni))))
		(_sig (_int notMsb -2 0 41(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 42(_array -2 ((_dto c 17 i 0)))))
		(_sig (_int shiftedA 3 0 42(_arch(_uni))))
		(_sig (_int shiftedB 3 0 43(_arch(_uni))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment (_alias((msbB)(msb)))(_simpleassign BUF)(_trgt(6))(_sens(7)))))
			(line__47(_arch 1 0 47(_assignment (_alias((notMsb)(msb)))(_simpleassign "not")(_trgt(8))(_sens(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . CORDIC_Arch 18 -1)
)
I 000057 55 4984          1497684651104 CORDICAtan2_Arch
(_unit VHDL (cordicatan2 0 5(cordicatan2_arch 0 17))
	(_version vd0)
	(_time 1497684651105 2017.06.17 09:30:51)
	(_source (\./../../../src/cordicatan2.vhd\))
	(_parameters tan)
	(_code e3e5b4b0b6b5b5f5e0e6fab9b1e5e2e4e7e5e2e5b6)
	(_ent
		(_time 1497684199664)
	)
	(_comp
		(Atan2
			(_object
				(_port (_int clock -1 0 26(_ent (_in))))
				(_port (_int reset -1 0 27(_ent (_in))))
				(_port (_int msbB -1 0 28(_ent (_in))))
				(_port (_int zeroA -1 0 29(_ent (_in))))
				(_port (_int count 1 0 30(_ent (_in))))
				(_port (_int valid -1 0 31(_ent (_out))))
				(_port (_int atan2Out 2 0 32(_ent (_out))))
			)
		)
		(CORDIC
			(_object
				(_gen (_int size -2 0 38(_ent((i 8)))))
				(_gen (_int counterSize -2 0 39(_ent((i 8)))))
				(_port (_int clock -1 0 42(_ent (_in))))
				(_port (_int reset -1 0 43(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 44(_array -1 ((_dto c 3 i 0)))))
				(_port (_int inA 5 0 44(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 45(_array -1 ((_dto c 4 i 0)))))
				(_port (_int inB 6 0 45(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 46(_array -1 ((_dto c 5 i 0)))))
				(_port (_int count 7 0 46(_ent (_in))))
				(_port (_int zeroA -1 0 47(_ent (_out))))
				(_port (_int msbB -1 0 48(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -2 0 54(_ent((i 8)))))
				(_port (_int clock -1 0 56(_ent (_in))))
				(_port (_int reset -1 0 57(_ent (_in))))
				(_port (_int zero -1 0 58(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 59(_array -1 ((_dto c 6 i 0)))))
				(_port (_int inA 5 0 59(_ent (_in))))
				(_port (_int sumSub -1 0 60(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 61(_array -1 ((_dto c 7 i 0)))))
				(_port (_int value 6 0 61(_ent (_out))))
			)
		)
	)
	(_inst atan2Calculator 0 77(_comp Atan2)
		(_port
			((clock)(clock))
			((reset)(reset))
			((msbB)(msbB))
			((zeroA)(zeroA))
			((count)(count))
			((valid)(valid))
			((atan2Out)(atan2Out))
		)
		(_use (_ent . Atan2)
		)
	)
	(_inst cordicInstance 0 88(_comp CORDIC)
		(_gen
			((size)((i 14)))
			((counterSize)((i 4)))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((inA)(extendedA))
			((inB)(extendedB))
			((count)(count))
			((zeroA)(zeroA))
			((msbB)(msbB))
		)
		(_use (_ent . CORDIC)
			(_gen
				((size)((i 14)))
				((counterSize)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((inA)(inA))
				((inB)(inB))
				((count)(count))
				((zeroA)(zeroA))
				((msbB)(msbB))
			)
		)
	)
	(_inst counter 0 103(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zeroCounter))
			((inA)(_code 8))
			((sumSub)((i 2)))
			((value)(count))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_port (_int clock -1 0 7(_ent(_in))))
		(_port (_int reset -1 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~12 0 9(_array -1 ((_dto i 11 i 0)))))
		(_port (_int inA 0 0 9(_ent(_in))))
		(_port (_int inB 0 0 10(_ent(_in))))
		(_port (_int valid -1 0 11(_ent(_out))))
		(_port (_int atan2Out 0 0 12(_ent(_out))))
		(_cnst (_int SIZE -2 0 19(_arch((i 12)))))
		(_cnst (_int EXTENDED_SIZE -2 0 20(_arch((i 14)))))
		(_cnst (_int COUNTER_SIZE -2 0 21(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -2 0 22(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{4-1~downto~0}~13 0 30(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~13 0 32(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int zeroCounter -1 0 65(_arch(_uni))))
		(_sig (_int msbB -1 0 66(_arch(_uni))))
		(_sig (_int zeroA -1 0 67(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{COUNTER_SIZE-1~downto~0}~13 0 68(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int count 3 0 68(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{EXTENDED_SIZE-1~downto~0}~13 0 70(_array -1 ((_dto i 13 i 0)))))
		(_sig (_int extendedA 4 0 70(_arch(_uni))))
		(_sig (_int extendedB 4 0 71(_arch(_uni))))
		(_prcs
			(line__74(_arch 0 0 74(_assignment (_alias((extendedA)(inA(11))(inA(11))(inA)))(_trgt(10))(_sens(2)))))
			(line__75(_arch 1 0 75(_assignment (_alias((extendedB)(inB(11))(inB(11))(inB)))(_trgt(11))(_sens(3)))))
			(line__114(_arch 2 0 114(_assignment (_trgt(6))(_sens(9))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . CORDICAtan2_Arch 9 -1)
)
I 000055 55 797           1497684674622 FullAdder_Arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 14))
	(_version vd0)
	(_time 1497684674623 2017.06.17 09:31:14)
	(_source (\./../../../src/fulladder.vhd\))
	(_parameters tan)
	(_code bebeb1ebeee9b9a8ecb9afe4ebb8bab8bbb9bcb8b8)
	(_ent
		(_time 1497272646463)
	)
	(_object
		(_port (_int inB -1 0 6(_ent(_in))))
		(_port (_int inA -1 0 7(_ent(_in))))
		(_port (_int carryIn -1 0 8(_ent(_in))))
		(_port (_int carryOut -1 0 9(_ent(_out))))
		(_port (_int sum -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(4))(_sens(0)(1)(2)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FullAdder_Arch 2 -1)
)
I 000055 55 1063          1497684674809 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497684674810 2017.06.17 09:31:14)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code 7a7a2c7a292d2b6c7c7b6321287d7e7c7f7d787c7d)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
I 000063 55 2304          1497684674885 ArithmeticShifter_Arch
(_unit VHDL (arithmeticshifter 0 5(arithmeticshifter_arch 0 17))
	(_version vd0)
	(_time 1497684674886 2017.06.17 09:31:14)
	(_source (\./../../../src/arithmeticshifter.vhd\))
	(_parameters tan)
	(_code c8c8989cc29f95dfce9ad092cdcecdcfcccec1cecb)
	(_ent
		(_time 1497519573036)
	)
	(_comp
		(MuxWithOffset
			(_object
				(_gen (_int size -1 0 20(_ent((i 8)))))
				(_gen (_int selSize -1 0 21(_ent((i 3)))))
				(_gen (_int offset -3 0 22(_ent((i 0)))))
				(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~13 0 25(_array -2 ((_dto c 0 i 0)))))
				(_port (_int sel 4 0 25(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 26(_array -2 ((_dto c 1 i 0)))))
				(_port (_int input 5 0 26(_ent (_in))))
				(_port (_int output -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate generateMuxes 0 32(_for 3 )
		(_inst mux 0 33(_comp MuxWithOffset)
			(_gen
				((size)(_code 2))
				((selSize)(_code 3))
				((offset)(_code 4))
			)
			(_port
				((sel)(shift))
				((input)(input))
				((output)(output(_object 2)))
			)
			(_use (_ent . MuxWithOffset)
				(_gen
					((size)(_code 5))
					((selSize)(_code 6))
					((offset)(_code 7))
				)
				(_port
					((sel)(sel))
					((input)(input))
					((output)(output))
				)
			)
		)
		(_object
			(_cnst (_int i 3 0 32(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int shiftSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~12 0 11(_array -2 ((_dto c 8 i 0)))))
		(_port (_int shift 0 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 9 i 0)))))
		(_port (_int input 1 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 10 i 0)))))
		(_port (_int output 2 0 13(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 32(_scalar (_to i 0 c 11))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_Arch 12 -1)
)
I 000059 55 1304          1497684674934 MuxWithOffset_Arch
(_unit VHDL (muxwithoffset 0 5(muxwithoffset_arch 0 18))
	(_version vd0)
	(_time 1497684674935 2017.06.17 09:31:14)
	(_source (\./../../../src/muxwithoffset.vhd\))
	(_parameters tan)
	(_code f7f7f2a6f5a1abe0f2f0eeaca2f1fff1a1f1f1f1f1)
	(_ent
		(_time 1497531642080)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int selSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_gen (_int offset -2 0 9 \0\ (_ent gms((i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~12 0 12(_array -3 ((_dto c 1 i 0)))))
		(_port (_int sel 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -3 ((_dto c 2 i 0)))))
		(_port (_int input 1 0 13(_ent(_in))))
		(_port (_int output -3 0 14(_ent(_out))))
		(_var (_int selValue -2 0 22(_prcs 0((i 0)))))
		(_prcs
			(selection(_arch 0 0 21(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . MuxWithOffset_Arch 3 -1)
)
I 000066 55 2353          1497684675137 ArithmeticShifter_TB_Arch
(_unit VHDL (arithmeticshifter_tb 0 5(arithmeticshifter_tb_arch 0 8))
	(_version vd0)
	(_time 1497684675138 2017.06.17 09:31:15)
	(_source (\./../../../test/shifter_tb.vhd\))
	(_parameters tan)
	(_code c2c29196c2959fd5c592da98c7c4c7c5c6c4cbc4c1)
	(_ent
		(_time 1497519168129)
	)
	(_comp
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 15(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 16(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int shift 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 4 0 21(_ent (_out))))
			)
		)
	)
	(_inst shifterUnderTest 0 32(_comp ArithmeticShifter)
		(_gen
			((size)((i 12)))
			((shiftSize)((i 4)))
		)
		(_port
			((shift)(test_shift))
			((input)(test_in))
			((output)(_open))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)((i 12)))
				((shiftSize)((i 4)))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 10(_arch((i 12)))))
		(_cnst (_int SHIFT_SIZE -1 0 11(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~134 0 25(_array -2 ((_dto i 11 i 0)))))
		(_sig (_int test_in 0 0 25(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 26(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_shift 1 0 26(_arch(_uni))))
		(_sig (_int test_clock -2 0 28(_arch(_uni((i 2)))(_event))))
		(_sig (_int test_end -2 0 29(_arch(_uni((i 2))))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_trgt(2))(_sens(2)(3)))))
			(driveProcess(_arch 1 0 47(_prcs (_trgt(0)(1)(3))(_sens(2))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_TB_Arch 5 -1)
)
I 000057 55 3248          1497684675197 Accumulator_Arch
(_unit VHDL (accumulator 0 4(accumulator_arch 0 16))
	(_version vd0)
	(_time 1497684675198 2017.06.17 09:31:15)
	(_source (\./../../../src/accumulator.vhd\))
	(_parameters tan)
	(_code 0101530703565616000e455a550752070006050757)
	(_ent
		(_time 1497540646602)
	)
	(_comp
		(AdderSubtractor
			(_object
				(_gen (_int size -1 0 18(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inA 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 3 i 0)))))
				(_port (_int inB 4 0 21(_ent (_in))))
				(_port (_int sumSub -2 0 22(_ent (_in))))
				(_port (_int carryOut -2 0 23(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 24(_array -2 ((_dto c 4 i 0)))))
				(_port (_int value 5 0 24(_ent (_out))))
			)
		)
		(GRegister
			(_object
				(_gen (_int size -1 0 29(_ent((i 8)))))
				(_port (_int clock -2 0 31(_ent (_in))))
				(_port (_int reset -2 0 32(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 33(_array -2 ((_dto c 5 i 0)))))
				(_port (_int data 3 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 34(_array -2 ((_dto c 6 i 0)))))
				(_port (_int value 4 0 34(_ent (_out))))
			)
		)
	)
	(_inst addsubInstance 0 48(_comp AdderSubtractor)
		(_gen
			((size)(_code 7))
		)
		(_port
			((inA)(inA))
			((inB)(loopback))
			((sumSub)(sumSub))
			((carryOut)(_open))
			((value)(data))
		)
		(_use (_ent . AdderSubtractor)
			(_gen
				((size)(_code 8))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((sumSub)(sumSub))
				((carryOut)(carryOut))
				((value)(value))
			)
		)
	)
	(_inst registerInstance 0 58(_comp GRegister)
		(_gen
			((size)(_code 9))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((data)(data))
			((value)(cvalue))
		)
		(_use (_ent . GRegister)
			(_gen
				((size)(_code 10))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((data)(data))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 7(_ent(_in))))
		(_port (_int reset -2 0 8(_ent(_in))))
		(_port (_int zero -2 0 9(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 10(_array -2 ((_dto c 11 i 0)))))
		(_port (_int inA 0 0 10(_ent(_in))))
		(_port (_int sumSub -2 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2 ((_dto c 12 i 0)))))
		(_port (_int value 1 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 39(_array -2 ((_dto c 13 i 0)))))
		(_sig (_int data 2 0 39(_arch(_uni))))
		(_sig (_int cvalue 2 0 43(_arch(_uni))))
		(_sig (_int loopback 2 0 44(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_trgt(5))(_sens(7)))))
			(line__72(_arch 1 0 72(_assignment (_trgt(8))(_sens(2)(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Accumulator_Arch 14 -1)
)
I 000061 55 3350          1497684675260 AdderSubtractor_Arch
(_unit VHDL (addersubtractor 0 5(addersubtractor_arch 0 16))
	(_version vd0)
	(_time 1497684675261 2017.06.17 09:31:15)
	(_source (\./../../../src/addersubtractor.vhd\))
	(_parameters tan)
	(_code 3f3f6d3a6d686f293e6b2d646d383a393d383b383d)
	(_ent
		(_time 1497540646633)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int inA -2 0 20(_ent (_in))))
				(_port (_int inB -2 0 21(_ent (_in))))
				(_port (_int carryIn -2 0 22(_ent (_in))))
				(_port (_int carryOut -2 0 23(_ent (_out))))
				(_port (_int sum -2 0 24(_ent (_out))))
			)
		)
	)
	(_generate generateFullAdders 0 37(_for 5 )
		(_generate first 0 42(_if 1)
			(_inst fullAdderFirst 0 43(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(sumSub))
					((carryOut)(carryWires(_object 1)))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate internal 0 54(_if 2)
			(_inst fullAdderInternal 0 55(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 3)))
					((carryOut)(carryWires(_object 1)))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate last 0 66(_if 4)
			(_inst fullAdderLast 0 67(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 5)))
					((carryOut)(carryOut))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_object
			(_cnst (_int i 5 0 37(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 6 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 8(_array -2 ((_dto c 6 i 0)))))
		(_port (_int inA 0 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2 ((_dto c 7 i 0)))))
		(_port (_int inB 1 0 9(_ent(_in))))
		(_port (_int sumSub -2 0 10(_ent(_in))))
		(_port (_int carryOut -2 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2 ((_dto c 8 i 0)))))
		(_port (_int value 2 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-2~downto~0}~13 0 28(_array -2 ((_dto c 9 i 0)))))
		(_sig (_int carryWires 3 0 28(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 29(_array -2 ((_dto c 10 i 0)))))
		(_sig (_int actualInA 4 0 29(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 37(_scalar (_to i 0 c 11))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment (_trgt(6))(_sens(0)(2)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . AdderSubtractor_Arch 12 -1)
)
I 000053 55 5442          1497684675434 Rotator_Arch
(_unit VHDL (rotator 0 5(rotator_arch 0 23))
	(_version vd0)
	(_time 1497684675435 2017.06.17 09:31:15)
	(_source (\./../../../src/rotator.vhd\))
	(_parameters tan)
	(_code ebeabab8efbdbbfdedebffb1ecece9ece9edbdecef)
	(_ent
		(_time 1497542215880)
	)
	(_comp
		(ShiftAdjuster
			(_object
				(_gen (_int size -1 0 50(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 53(_array -2 ((_dto c 5 i 0)))))
				(_port (_int input 6 0 53(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 54(_array -2 ((_dto c 6 i 0)))))
				(_port (_int output 7 0 54(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -1 0 25(_ent((i 8)))))
				(_port (_int clock -2 0 27(_ent (_in))))
				(_port (_int reset -2 0 28(_ent (_in))))
				(_port (_int zero -2 0 29(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 30(_array -2 ((_dto c 7 i 0)))))
				(_port (_int inA 6 0 30(_ent (_in))))
				(_port (_int sumSub -2 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 32(_array -2 ((_dto c 8 i 0)))))
				(_port (_int value 7 0 32(_ent (_out))))
			)
		)
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 38(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 39(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 42(_array -2 ((_dto c 9 i 0)))))
				(_port (_int shift 6 0 42(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 43(_array -2 ((_dto c 10 i 0)))))
				(_port (_int input 7 0 43(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 44(_array -2 ((_dto c 11 i 0)))))
				(_port (_int output 8 0 44(_ent (_out))))
			)
		)
	)
	(_inst adjusterInstance 0 74(_comp ShiftAdjuster)
		(_gen
			((size)(_code 12))
		)
		(_port
			((input)(count))
			((output)(shift))
		)
		(_use (_ent . ShiftAdjuster)
			(_gen
				((size)(_code 13))
			)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst accumulatorInstance 0 83(_comp Accumulator)
		(_gen
			((size)(_code 14))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(otherData))
			((sumSub)(sign))
			((value)(accData))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)(_code 15))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_inst shifter 0 94(_comp ArithmeticShifter)
		(_gen
			((size)(_code 16))
			((shiftSize)(_code 17))
		)
		(_port
			((shift)(shift))
			((input)(actualData))
			((output)(shiftedOut))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)(_code 18))
				((shiftSize)(_code 19))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst checkHalfPi 0 107(_comp Accumulator)
		(_gen
			((size)(_code 20))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(zeroData))
			((sumSub)((i 2)))
			((value)(zeroDataOut))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)(_code 21))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int counterSize -1 0 8 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in))))
		(_port (_int reset -2 0 12(_ent(_in))))
		(_port (_int sign -2 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~12 0 14(_array -2 ((_dto c 22 i 0)))))
		(_port (_int count 0 0 14(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 15(_array -2 ((_dto c 23 i 0)))))
		(_port (_int dataIn 1 0 15(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2 ((_dto c 24 i 0)))))
		(_port (_int otherData 2 0 16(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 17(_array -2 ((_dto c 25 i 0)))))
		(_port (_int shiftedOut 3 0 17(_ent(_out))))
		(_port (_int zeroOut -2 0 18(_ent(_out))))
		(_port (_int msb -2 0 19(_ent(_out))))
		(_sig (_int zero -2 0 58(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1312 0 59(_array -2 ((_dto c 26 i 0)))))
		(_sig (_int actualData 4 0 59(_arch(_uni))))
		(_sig (_int accData 4 0 60(_arch(_uni))))
		(_sig (_int zeroData 4 0 61(_arch(_uni))))
		(_sig (_int zeroDataOut 4 0 62(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 63(_array -2 ((_dto c 27 i 0)))))
		(_sig (_int shift 5 0 63(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_trgt(9))(_sens(3))(_mon))))
			(line__70(_arch 1 0 70(_assignment (_trgt(10))(_sens(9)(11)(4)))))
			(line__72(_arch 2 0 72(_assignment (_trgt(8))(_sens(10(_index 28)))(_read(10(_index 29))))))
			(line__105(_arch 3 0 105(_assignment (_trgt(12))(_sens(9)(4)))))
			(line__118(_arch 4 0 118(_assignment (_trgt(7))(_sens(9)(13))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Rotator_Arch 30 -1)
)
I 000059 55 2218          1497684675510 ShiftAdjuster_Arch
(_unit VHDL (shiftadjuster 0 5(shiftadjuster_arch 0 15))
	(_version vd0)
	(_time 1497684675511 2017.06.17 09:31:15)
	(_source (\./../../../src/shiftadjuster.vhd\))
	(_parameters tan)
	(_code 39386e3c386e642f3d362d63693f3d3f683e3c3e3a)
	(_ent
		(_time 1497540646711)
	)
	(_comp
		(AdderSubtractor
			(_object
				(_gen (_int size -1 0 17(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 19(_array -2 ((_dto c 1 i 0)))))
				(_port (_int inA 3 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 20(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inB 4 0 20(_ent (_in))))
				(_port (_int sumSub -2 0 21(_ent (_in))))
				(_port (_int carryOut -2 0 22(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 23(_array -2 ((_dto c 3 i 0)))))
				(_port (_int value 5 0 23(_ent (_out))))
			)
		)
	)
	(_inst subtractor 0 32(_comp AdderSubtractor)
		(_gen
			((size)(_code 4))
		)
		(_port
			((inA)((_others(i 3))))
			((inB)(input))
			((sumSub)((i 2)))
			((carryOut)(_open))
			((value)(subOutput))
		)
		(_use (_ent . AdderSubtractor)
			(_gen
				((size)(_code 5))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((sumSub)(sumSub))
				((carryOut)(carryOut))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 10(_array -2 ((_dto c 6 i 0)))))
		(_port (_int input 0 0 10(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2 ((_dto c 7 i 0)))))
		(_port (_int output 1 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 27(_array -2 ((_dto c 8 i 0)))))
		(_sig (_int subOutput 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ShiftAdjuster_Arch 9 -1)
)
I 000062 55 2862          1497684675715 ShiftAdjuster_TB_Arch
(_unit VHDL (shiftadjuster_tb 0 5(shiftadjuster_tb_arch 0 8))
	(_version vd0)
	(_time 1497684675716 2017.06.17 09:31:15)
	(_source (\./../../../test/asjuster_tb.vhd\))
	(_parameters tan)
	(_code 04055202085359120650105e540200025503010307)
	(_ent
		(_time 1497541178009)
	)
	(_comp
		(ShiftAdjuster
			(_object
				(_gen (_int size -1 0 14(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 17(_array -2 ((_dto c 2 i 0)))))
				(_port (_int input 1 0 17(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 18(_array -2 ((_dto c 3 i 0)))))
				(_port (_int output 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -1 0 23(_ent((i 8)))))
				(_port (_int clock -2 0 25(_ent (_in))))
				(_port (_int reset -2 0 26(_ent (_in))))
				(_port (_int zero -2 0 27(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 28(_array -2 ((_dto c 4 i 0)))))
				(_port (_int inA 1 0 28(_ent (_in))))
				(_port (_int sumSub -2 0 29(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 30(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 2 0 30(_ent (_out))))
			)
		)
	)
	(_inst adjusterUnderTest 0 42(_comp ShiftAdjuster)
		(_gen
			((size)((i 4)))
		)
		(_port
			((input)(test_in))
			((output)(test_shift))
		)
		(_use (_ent . ShiftAdjuster)
			(_gen
				((size)((i 4)))
			)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst counter 0 49(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((zero)((i 2)))
			((inA)(_code 6))
			((sumSub)((i 2)))
			((value)(test_in))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_cnst (_int SHIFT_SIZE -1 0 10(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 34(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_in 0 0 34(_arch(_uni))))
		(_sig (_int test_shift 0 0 35(_arch(_uni))))
		(_sig (_int test_reset -2 0 37(_arch(_uni((i 3))))))
		(_sig (_int test_clock -2 0 38(_arch(_uni((i 2))))))
		(_sig (_int test_end -2 0 39(_arch(_uni((i 2))))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment (_trgt(3))(_sens(3)(4)))))
			(driveProcess(_arch 1 0 64(_prcs (_wait_for)(_trgt(2)(4)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ShiftAdjuster_TB_Arch 7 -1)
)
I 000051 55 3304          1497684675903 Atan2_Arch
(_unit VHDL (atan2 0 5(atan2_arch 0 17))
	(_version vd0)
	(_time 1497684675904 2017.06.17 09:31:15)
	(_source (\./../../../src/atan2.vhd\))
	(_parameters tan)
	(_code c0c09494c49795d696c4d29a90c7c4c6c1c695c3c2)
	(_ent
		(_time 1497683728596)
	)
	(_comp
		(Accumulator
			(_object
				(_gen (_int size -2 0 27(_ent((i 8)))))
				(_port (_int clock -1 0 29(_ent (_in))))
				(_port (_int reset -1 0 30(_ent (_in))))
				(_port (_int zero -1 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 32(_array -1 ((_dto c 3 i 0)))))
				(_port (_int inA 6 0 32(_ent (_in))))
				(_port (_int sumSub -1 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -1 ((_dto c 4 i 0)))))
				(_port (_int value 7 0 34(_ent (_out))))
			)
		)
	)
	(_inst atanAccumulator 0 46(_comp Accumulator)
		(_gen
			((size)((i 12)))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(atanFromLut))
			((sumSub)(msbB))
			((value)(atan2Out))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 12)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_port (_int clock -1 0 7(_ent(_in))))
		(_port (_int reset -1 0 8(_ent(_in))))
		(_port (_int msbB -1 0 9(_ent(_in))))
		(_port (_int zeroA -1 0 10(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{4-1~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int count 0 0 11(_ent(_in))))
		(_port (_int valid -1 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~12 0 13(_array -1 ((_dto i 11 i 0)))))
		(_port (_int atan2Out 1 0 13(_ent(_out))))
		(_cnst (_int SIZE -2 0 19(_arch((i 12)))))
		(_cnst (_int COUNTER_SIZE -2 0 20(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -2 0 21(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~13 0 23(_array -1 ((_dto i 11 i 0)))))
		(_type (_int bin_array 0 23(_array 2 ((_uto i 0 i 2147483647)))))
		(_type (_int ~bin_array~13 0 24(_array 2 ((_to i 0 i 10)))))
		(_cnst (_int lut 4 0 24(_arch(((_string \"001100100100"\))((_string \"000110010010"\))((_string \"000011101101"\))((_string \"000001111101"\))((_string \"000001000000"\))((_string \"000000100000"\))((_string \"000000010000"\))((_string \"000000001000"\))((_string \"000000000100"\))((_string \"000000000010"\))((_string \"000000000001"\))))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~136 0 38(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int atanFromLut 5 0 38(_arch(_uni))))
		(_sig (_int zero -1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment (_trgt(8))(_sens(4))(_mon))))
			(line__43(_arch 1 0 43(_assignment (_trgt(7))(_sens(3)(4))(_mon))))
			(line__44(_arch 2 0 44(_assignment (_alias((valid)(zero)))(_simpleassign BUF)(_trgt(5))(_sens(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Atan2_Arch 5 -1)
)
I 000052 55 3964          1497684676090 CORDIC_Arch
(_unit VHDL (cordic 0 4(cordic_arch 0 21))
	(_version vd0)
	(_time 1497684676091 2017.06.17 09:31:16)
	(_source (\./../../../src/cordic.vhd\))
	(_parameters tan)
	(_code 7b7b2e7a7f2d2d6d7a7f6221297d787d2d7c797d7f)
	(_ent
		(_time 1497542216271)
	)
	(_comp
		(Rotator
			(_object
				(_gen (_int size -1 0 24(_ent((i 8)))))
				(_gen (_int counterSize -1 0 25(_ent((i 8)))))
				(_port (_int clock -2 0 28(_ent (_in))))
				(_port (_int reset -2 0 29(_ent (_in))))
				(_port (_int sign -2 0 30(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 31(_array -2 ((_dto c 2 i 0)))))
				(_port (_int count 4 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -2 ((_dto c 3 i 0)))))
				(_port (_int dataIn 5 0 32(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 33(_array -2 ((_dto c 4 i 0)))))
				(_port (_int otherData 6 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -2 ((_dto c 5 i 0)))))
				(_port (_int shiftedOut 7 0 34(_ent (_out))))
				(_port (_int zeroOut -2 0 35(_ent (_out))))
				(_port (_int msb -2 0 36(_ent (_out))))
			)
		)
	)
	(_inst rotatorA 0 49(_comp Rotator)
		(_gen
			((size)(_code 6))
			((counterSize)(_code 7))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((sign)(msb))
			((count)(count))
			((dataIn)(inA))
			((otherData)(shiftedB))
			((shiftedOut)(shiftedA))
			((zeroOut)(zeroA))
			((msb)(_open))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)(_code 8))
				((counterSize)(_code 9))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_inst rotatorB 0 67(_comp Rotator)
		(_gen
			((size)(_code 10))
			((counterSize)(_code 11))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((sign)(notMsb))
			((count)(count))
			((dataIn)(inB))
			((otherData)(shiftedA))
			((shiftedOut)(shiftedB))
			((zeroOut)(_open))
			((msb)(msb))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)(_code 12))
				((counterSize)(_code 13))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 6 \8\ (_ent gms((i 8)))))
		(_gen (_int counterSize -1 0 7 \8\ (_ent((i 8)))))
		(_port (_int clock -2 0 10(_ent(_in))))
		(_port (_int reset -2 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 14 i 0)))))
		(_port (_int inA 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 15 i 0)))))
		(_port (_int inB 1 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 14(_array -2 ((_dto c 16 i 0)))))
		(_port (_int count 2 0 14(_ent(_in))))
		(_port (_int zeroA -2 0 15(_ent(_out))))
		(_port (_int msbB -2 0 16(_ent(_out))))
		(_sig (_int msb -2 0 40(_arch(_uni))))
		(_sig (_int notMsb -2 0 41(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 42(_array -2 ((_dto c 17 i 0)))))
		(_sig (_int shiftedA 3 0 42(_arch(_uni))))
		(_sig (_int shiftedB 3 0 43(_arch(_uni))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment (_alias((msbB)(msb)))(_simpleassign BUF)(_trgt(6))(_sens(7)))))
			(line__47(_arch 1 0 47(_assignment (_alias((notMsb)(msb)))(_simpleassign "not")(_trgt(8))(_sens(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . CORDIC_Arch 18 -1)
)
I 000057 55 4984          1497684676153 CORDICAtan2_Arch
(_unit VHDL (cordicatan2 0 5(cordicatan2_arch 0 17))
	(_version vd0)
	(_time 1497684676154 2017.06.17 09:31:16)
	(_source (\./../../../src/cordicatan2.vhd\))
	(_parameters tan)
	(_code babaefeebdececacb9bfa3e0e8bcbbbdbebcbbbcef)
	(_ent
		(_time 1497684199664)
	)
	(_comp
		(Atan2
			(_object
				(_port (_int clock -1 0 26(_ent (_in))))
				(_port (_int reset -1 0 27(_ent (_in))))
				(_port (_int msbB -1 0 28(_ent (_in))))
				(_port (_int zeroA -1 0 29(_ent (_in))))
				(_port (_int count 1 0 30(_ent (_in))))
				(_port (_int valid -1 0 31(_ent (_out))))
				(_port (_int atan2Out 2 0 32(_ent (_out))))
			)
		)
		(CORDIC
			(_object
				(_gen (_int size -2 0 38(_ent((i 8)))))
				(_gen (_int counterSize -2 0 39(_ent((i 8)))))
				(_port (_int clock -1 0 42(_ent (_in))))
				(_port (_int reset -1 0 43(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 44(_array -1 ((_dto c 3 i 0)))))
				(_port (_int inA 5 0 44(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 45(_array -1 ((_dto c 4 i 0)))))
				(_port (_int inB 6 0 45(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 46(_array -1 ((_dto c 5 i 0)))))
				(_port (_int count 7 0 46(_ent (_in))))
				(_port (_int zeroA -1 0 47(_ent (_out))))
				(_port (_int msbB -1 0 48(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -2 0 54(_ent((i 8)))))
				(_port (_int clock -1 0 56(_ent (_in))))
				(_port (_int reset -1 0 57(_ent (_in))))
				(_port (_int zero -1 0 58(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 59(_array -1 ((_dto c 6 i 0)))))
				(_port (_int inA 5 0 59(_ent (_in))))
				(_port (_int sumSub -1 0 60(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 61(_array -1 ((_dto c 7 i 0)))))
				(_port (_int value 6 0 61(_ent (_out))))
			)
		)
	)
	(_inst atan2Calculator 0 77(_comp Atan2)
		(_port
			((clock)(clock))
			((reset)(reset))
			((msbB)(msbB))
			((zeroA)(zeroA))
			((count)(count))
			((valid)(valid))
			((atan2Out)(atan2Out))
		)
		(_use (_ent . Atan2)
		)
	)
	(_inst cordicInstance 0 88(_comp CORDIC)
		(_gen
			((size)((i 14)))
			((counterSize)((i 4)))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((inA)(extendedA))
			((inB)(extendedB))
			((count)(count))
			((zeroA)(zeroA))
			((msbB)(msbB))
		)
		(_use (_ent . CORDIC)
			(_gen
				((size)((i 14)))
				((counterSize)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((inA)(inA))
				((inB)(inB))
				((count)(count))
				((zeroA)(zeroA))
				((msbB)(msbB))
			)
		)
	)
	(_inst counter 0 103(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zeroCounter))
			((inA)(_code 8))
			((sumSub)((i 2)))
			((value)(count))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_port (_int clock -1 0 7(_ent(_in))))
		(_port (_int reset -1 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~12 0 9(_array -1 ((_dto i 11 i 0)))))
		(_port (_int inA 0 0 9(_ent(_in))))
		(_port (_int inB 0 0 10(_ent(_in))))
		(_port (_int valid -1 0 11(_ent(_out))))
		(_port (_int atan2Out 0 0 12(_ent(_out))))
		(_cnst (_int SIZE -2 0 19(_arch((i 12)))))
		(_cnst (_int EXTENDED_SIZE -2 0 20(_arch((i 14)))))
		(_cnst (_int COUNTER_SIZE -2 0 21(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -2 0 22(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{4-1~downto~0}~13 0 30(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~13 0 32(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int zeroCounter -1 0 65(_arch(_uni))))
		(_sig (_int msbB -1 0 66(_arch(_uni))))
		(_sig (_int zeroA -1 0 67(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{COUNTER_SIZE-1~downto~0}~13 0 68(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int count 3 0 68(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{EXTENDED_SIZE-1~downto~0}~13 0 70(_array -1 ((_dto i 13 i 0)))))
		(_sig (_int extendedA 4 0 70(_arch(_uni))))
		(_sig (_int extendedB 4 0 71(_arch(_uni))))
		(_prcs
			(line__74(_arch 0 0 74(_assignment (_alias((extendedA)(inA(11))(inA(11))(inA)))(_trgt(10))(_sens(2)))))
			(line__75(_arch 1 0 75(_assignment (_alias((extendedB)(inB(11))(inB(11))(inB)))(_trgt(11))(_sens(3)))))
			(line__114(_arch 2 0 114(_assignment (_trgt(6))(_sens(9))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . CORDICAtan2_Arch 9 -1)
)
I 000060 55 1734          1497684676216 CORDICAtan2_TB_Arch
(_unit VHDL (cordicatan2_tb 0 5(cordicatan2_tb_arch 0 8))
	(_version vd0)
	(_time 1497684676217 2017.06.17 09:31:16)
	(_source (\./../../../test/cordicatan2_tb.vhd\))
	(_parameters tan)
	(_code f8f8ada8a6aeaeeeffafe1a2aafef9fffcfef9fead)
	(_ent
		(_time 1497684676214)
	)
	(_comp
		(CORDICAtan2
			(_object
				(_port (_int clock -1 0 12(_ent (_in))))
				(_port (_int reset -1 0 13(_ent (_in))))
				(_port (_int inA 0 0 14(_ent (_in))))
				(_port (_int inB 0 0 15(_ent (_in))))
				(_port (_int valid -1 0 16(_ent (_out))))
				(_port (_int atan2Out 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst cordicAtan2UnderTest 0 32(_comp CORDICAtan2)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((inA)(test_inA))
			((inB)(test_inB))
			((valid)(_open))
			((atan2Out)(_open))
		)
		(_use (_ent . CORDICAtan2)
		)
	)
	(_object
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~13 0 14(_array -1 ((_dto i 11 i 0)))))
		(_cnst (_int SIZE -2 0 21(_arch((i 12)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~13 0 23(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int test_inA 1 0 23(_arch(_uni))))
		(_sig (_int test_inB 1 0 24(_arch(_uni))))
		(_sig (_int test_reset -1 0 26(_arch(_uni((i 3))))))
		(_sig (_int test_clock -1 0 27(_arch(_uni((i 2))))))
		(_sig (_int test_end -1 0 28(_arch(_uni((i 2))))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment (_trgt(3))(_sens(3)(4)))))
			(driveProcess(_arch 1 0 46(_prcs (_wait_for)(_trgt(2)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . CORDICAtan2_TB_Arch 2 -1)
)
I 000055 55 797           1497684936310 FullAdder_Arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 14))
	(_version vd0)
	(_time 1497684936311 2017.06.17 09:35:36)
	(_source (\./../../../src/fulladder.vhd\))
	(_parameters tan)
	(_code f6f6f7a7f5a1f1e0a4f1e7aca3f0f2f0f3f1f4f0f0)
	(_ent
		(_time 1497272646463)
	)
	(_object
		(_port (_int inB -1 0 6(_ent(_in))))
		(_port (_int inA -1 0 7(_ent(_in))))
		(_port (_int carryIn -1 0 8(_ent(_in))))
		(_port (_int carryOut -1 0 9(_ent(_out))))
		(_port (_int sum -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(4))(_sens(0)(1)(2)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FullAdder_Arch 2 -1)
)
I 000055 55 1063          1497684936372 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497684936373 2017.06.17 09:35:36)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code 34343b303263652232352d6f663330323133363233)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
I 000063 55 2304          1497684936433 ArithmeticShifter_Arch
(_unit VHDL (arithmeticshifter 0 5(arithmeticshifter_arch 0 17))
	(_version vd0)
	(_time 1497684936434 2017.06.17 09:35:36)
	(_source (\./../../../src/arithmeticshifter.vhd\))
	(_parameters tan)
	(_code 73737a7372242e6475216b297675767477757a7570)
	(_ent
		(_time 1497519573036)
	)
	(_comp
		(MuxWithOffset
			(_object
				(_gen (_int size -1 0 20(_ent((i 8)))))
				(_gen (_int selSize -1 0 21(_ent((i 3)))))
				(_gen (_int offset -3 0 22(_ent((i 0)))))
				(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~13 0 25(_array -2 ((_dto c 0 i 0)))))
				(_port (_int sel 4 0 25(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 26(_array -2 ((_dto c 1 i 0)))))
				(_port (_int input 5 0 26(_ent (_in))))
				(_port (_int output -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate generateMuxes 0 32(_for 3 )
		(_inst mux 0 33(_comp MuxWithOffset)
			(_gen
				((size)(_code 2))
				((selSize)(_code 3))
				((offset)(_code 4))
			)
			(_port
				((sel)(shift))
				((input)(input))
				((output)(output(_object 2)))
			)
			(_use (_ent . MuxWithOffset)
				(_gen
					((size)(_code 5))
					((selSize)(_code 6))
					((offset)(_code 7))
				)
				(_port
					((sel)(sel))
					((input)(input))
					((output)(output))
				)
			)
		)
		(_object
			(_cnst (_int i 3 0 32(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int shiftSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~12 0 11(_array -2 ((_dto c 8 i 0)))))
		(_port (_int shift 0 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 9 i 0)))))
		(_port (_int input 1 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 10 i 0)))))
		(_port (_int output 2 0 13(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 32(_scalar (_to i 0 c 11))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_Arch 12 -1)
)
I 000059 55 1304          1497684936481 MuxWithOffset_Arch
(_unit VHDL (muxwithoffset 0 5(muxwithoffset_arch 0 18))
	(_version vd0)
	(_time 1497684936482 2017.06.17 09:35:36)
	(_source (\./../../../src/muxwithoffset.vhd\))
	(_parameters tan)
	(_code a2a2fef4a5f4feb5a7a5bbf9f7a4aaa4f4a4a4a4a4)
	(_ent
		(_time 1497531642080)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int selSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_gen (_int offset -2 0 9 \0\ (_ent gms((i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~12 0 12(_array -3 ((_dto c 1 i 0)))))
		(_port (_int sel 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -3 ((_dto c 2 i 0)))))
		(_port (_int input 1 0 13(_ent(_in))))
		(_port (_int output -3 0 14(_ent(_out))))
		(_var (_int selValue -2 0 22(_prcs 0((i 0)))))
		(_prcs
			(selection(_arch 0 0 21(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . MuxWithOffset_Arch 3 -1)
)
I 000066 55 2353          1497684936544 ArithmeticShifter_TB_Arch
(_unit VHDL (arithmeticshifter_tb 0 5(arithmeticshifter_tb_arch 0 8))
	(_version vd0)
	(_time 1497684936545 2017.06.17 09:35:36)
	(_source (\./../../../test/shifter_tb.vhd\))
	(_parameters tan)
	(_code e0e0e9b2e2b7bdf7e7b0f8bae5e6e5e7e4e6e9e6e3)
	(_ent
		(_time 1497519168129)
	)
	(_comp
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 15(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 16(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int shift 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 4 0 21(_ent (_out))))
			)
		)
	)
	(_inst shifterUnderTest 0 32(_comp ArithmeticShifter)
		(_gen
			((size)((i 12)))
			((shiftSize)((i 4)))
		)
		(_port
			((shift)(test_shift))
			((input)(test_in))
			((output)(_open))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)((i 12)))
				((shiftSize)((i 4)))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 10(_arch((i 12)))))
		(_cnst (_int SHIFT_SIZE -1 0 11(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~134 0 25(_array -2 ((_dto i 11 i 0)))))
		(_sig (_int test_in 0 0 25(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 26(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_shift 1 0 26(_arch(_uni))))
		(_sig (_int test_clock -2 0 28(_arch(_uni((i 2)))(_event))))
		(_sig (_int test_end -2 0 29(_arch(_uni((i 2))))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_trgt(2))(_sens(2)(3)))))
			(driveProcess(_arch 1 0 47(_prcs (_trgt(0)(1)(3))(_sens(2))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_TB_Arch 5 -1)
)
I 000057 55 3248          1497684936605 Accumulator_Arch
(_unit VHDL (accumulator 0 4(accumulator_arch 0 16))
	(_version vd0)
	(_time 1497684936606 2017.06.17 09:35:36)
	(_source (\./../../../src/accumulator.vhd\))
	(_parameters tan)
	(_code 1f1f17184a4848081e105b444b194c191e181b1949)
	(_ent
		(_time 1497540646602)
	)
	(_comp
		(AdderSubtractor
			(_object
				(_gen (_int size -1 0 18(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inA 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 3 i 0)))))
				(_port (_int inB 4 0 21(_ent (_in))))
				(_port (_int sumSub -2 0 22(_ent (_in))))
				(_port (_int carryOut -2 0 23(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 24(_array -2 ((_dto c 4 i 0)))))
				(_port (_int value 5 0 24(_ent (_out))))
			)
		)
		(GRegister
			(_object
				(_gen (_int size -1 0 29(_ent((i 8)))))
				(_port (_int clock -2 0 31(_ent (_in))))
				(_port (_int reset -2 0 32(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 33(_array -2 ((_dto c 5 i 0)))))
				(_port (_int data 3 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 34(_array -2 ((_dto c 6 i 0)))))
				(_port (_int value 4 0 34(_ent (_out))))
			)
		)
	)
	(_inst addsubInstance 0 48(_comp AdderSubtractor)
		(_gen
			((size)(_code 7))
		)
		(_port
			((inA)(inA))
			((inB)(loopback))
			((sumSub)(sumSub))
			((carryOut)(_open))
			((value)(data))
		)
		(_use (_ent . AdderSubtractor)
			(_gen
				((size)(_code 8))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((sumSub)(sumSub))
				((carryOut)(carryOut))
				((value)(value))
			)
		)
	)
	(_inst registerInstance 0 58(_comp GRegister)
		(_gen
			((size)(_code 9))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((data)(data))
			((value)(cvalue))
		)
		(_use (_ent . GRegister)
			(_gen
				((size)(_code 10))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((data)(data))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 7(_ent(_in))))
		(_port (_int reset -2 0 8(_ent(_in))))
		(_port (_int zero -2 0 9(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 10(_array -2 ((_dto c 11 i 0)))))
		(_port (_int inA 0 0 10(_ent(_in))))
		(_port (_int sumSub -2 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2 ((_dto c 12 i 0)))))
		(_port (_int value 1 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 39(_array -2 ((_dto c 13 i 0)))))
		(_sig (_int data 2 0 39(_arch(_uni))))
		(_sig (_int cvalue 2 0 43(_arch(_uni))))
		(_sig (_int loopback 2 0 44(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_trgt(5))(_sens(7)))))
			(line__72(_arch 1 0 72(_assignment (_trgt(8))(_sens(7)(2)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Accumulator_Arch 14 -1)
)
I 000061 55 3350          1497684936810 AdderSubtractor_Arch
(_unit VHDL (addersubtractor 0 5(addersubtractor_arch 0 16))
	(_version vd0)
	(_time 1497684936822 2017.06.17 09:35:36)
	(_source (\./../../../src/addersubtractor.vhd\))
	(_parameters tan)
	(_code fafaf2aaafadaaecfbaee8a1a8fdfffcf8fdfefdf8)
	(_ent
		(_time 1497540646633)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int inA -2 0 20(_ent (_in))))
				(_port (_int inB -2 0 21(_ent (_in))))
				(_port (_int carryIn -2 0 22(_ent (_in))))
				(_port (_int carryOut -2 0 23(_ent (_out))))
				(_port (_int sum -2 0 24(_ent (_out))))
			)
		)
	)
	(_generate generateFullAdders 0 37(_for 5 )
		(_generate first 0 42(_if 1)
			(_inst fullAdderFirst 0 43(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(sumSub))
					((carryOut)(carryWires(_object 1)))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate internal 0 54(_if 2)
			(_inst fullAdderInternal 0 55(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 3)))
					((carryOut)(carryWires(_object 1)))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate last 0 66(_if 4)
			(_inst fullAdderLast 0 67(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 5)))
					((carryOut)(carryOut))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_object
			(_cnst (_int i 5 0 37(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 6 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 8(_array -2 ((_dto c 6 i 0)))))
		(_port (_int inA 0 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2 ((_dto c 7 i 0)))))
		(_port (_int inB 1 0 9(_ent(_in))))
		(_port (_int sumSub -2 0 10(_ent(_in))))
		(_port (_int carryOut -2 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2 ((_dto c 8 i 0)))))
		(_port (_int value 2 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-2~downto~0}~13 0 28(_array -2 ((_dto c 9 i 0)))))
		(_sig (_int carryWires 3 0 28(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 29(_array -2 ((_dto c 10 i 0)))))
		(_sig (_int actualInA 4 0 29(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 37(_scalar (_to i 0 c 11))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment (_trgt(6))(_sens(0)(2)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . AdderSubtractor_Arch 12 -1)
)
I 000053 55 5442          1497684937060 Rotator_Arch
(_unit VHDL (rotator 0 5(rotator_arch 0 23))
	(_version vd0)
	(_time 1497684937061 2017.06.17 09:35:37)
	(_source (\./../../../src/rotator.vhd\))
	(_parameters tan)
	(_code e4e5b7b7b6b2b4f2e2e4f0bee3e3e6e3e6e2b2e3e0)
	(_ent
		(_time 1497542215880)
	)
	(_comp
		(ShiftAdjuster
			(_object
				(_gen (_int size -1 0 50(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 53(_array -2 ((_dto c 5 i 0)))))
				(_port (_int input 6 0 53(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 54(_array -2 ((_dto c 6 i 0)))))
				(_port (_int output 7 0 54(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -1 0 25(_ent((i 8)))))
				(_port (_int clock -2 0 27(_ent (_in))))
				(_port (_int reset -2 0 28(_ent (_in))))
				(_port (_int zero -2 0 29(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 30(_array -2 ((_dto c 7 i 0)))))
				(_port (_int inA 6 0 30(_ent (_in))))
				(_port (_int sumSub -2 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 32(_array -2 ((_dto c 8 i 0)))))
				(_port (_int value 7 0 32(_ent (_out))))
			)
		)
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 38(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 39(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 42(_array -2 ((_dto c 9 i 0)))))
				(_port (_int shift 6 0 42(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 43(_array -2 ((_dto c 10 i 0)))))
				(_port (_int input 7 0 43(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 44(_array -2 ((_dto c 11 i 0)))))
				(_port (_int output 8 0 44(_ent (_out))))
			)
		)
	)
	(_inst adjusterInstance 0 74(_comp ShiftAdjuster)
		(_gen
			((size)(_code 12))
		)
		(_port
			((input)(count))
			((output)(shift))
		)
		(_use (_ent . ShiftAdjuster)
			(_gen
				((size)(_code 13))
			)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst accumulatorInstance 0 83(_comp Accumulator)
		(_gen
			((size)(_code 14))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(otherData))
			((sumSub)(sign))
			((value)(accData))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)(_code 15))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_inst shifter 0 94(_comp ArithmeticShifter)
		(_gen
			((size)(_code 16))
			((shiftSize)(_code 17))
		)
		(_port
			((shift)(shift))
			((input)(actualData))
			((output)(shiftedOut))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)(_code 18))
				((shiftSize)(_code 19))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst checkHalfPi 0 107(_comp Accumulator)
		(_gen
			((size)(_code 20))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(zeroData))
			((sumSub)((i 2)))
			((value)(zeroDataOut))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)(_code 21))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int counterSize -1 0 8 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in))))
		(_port (_int reset -2 0 12(_ent(_in))))
		(_port (_int sign -2 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~12 0 14(_array -2 ((_dto c 22 i 0)))))
		(_port (_int count 0 0 14(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 15(_array -2 ((_dto c 23 i 0)))))
		(_port (_int dataIn 1 0 15(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2 ((_dto c 24 i 0)))))
		(_port (_int otherData 2 0 16(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 17(_array -2 ((_dto c 25 i 0)))))
		(_port (_int shiftedOut 3 0 17(_ent(_out))))
		(_port (_int zeroOut -2 0 18(_ent(_out))))
		(_port (_int msb -2 0 19(_ent(_out))))
		(_sig (_int zero -2 0 58(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1312 0 59(_array -2 ((_dto c 26 i 0)))))
		(_sig (_int actualData 4 0 59(_arch(_uni))))
		(_sig (_int accData 4 0 60(_arch(_uni))))
		(_sig (_int zeroData 4 0 61(_arch(_uni))))
		(_sig (_int zeroDataOut 4 0 62(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 63(_array -2 ((_dto c 27 i 0)))))
		(_sig (_int shift 5 0 63(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_trgt(9))(_sens(3))(_mon))))
			(line__70(_arch 1 0 70(_assignment (_trgt(10))(_sens(9)(11)(4)))))
			(line__72(_arch 2 0 72(_assignment (_trgt(8))(_sens(10(_index 28)))(_read(10(_index 29))))))
			(line__105(_arch 3 0 105(_assignment (_trgt(12))(_sens(9)(4)))))
			(line__118(_arch 4 0 118(_assignment (_trgt(7))(_sens(9)(13))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Rotator_Arch 30 -1)
)
I 000059 55 2218          1497684937136 ShiftAdjuster_Arch
(_unit VHDL (shiftadjuster 0 5(shiftadjuster_arch 0 15))
	(_version vd0)
	(_time 1497684937137 2017.06.17 09:35:37)
	(_source (\./../../../src/shiftadjuster.vhd\))
	(_parameters tan)
	(_code 3233633738656f24363d2668623436346335373531)
	(_ent
		(_time 1497540646711)
	)
	(_comp
		(AdderSubtractor
			(_object
				(_gen (_int size -1 0 17(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 19(_array -2 ((_dto c 1 i 0)))))
				(_port (_int inA 3 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 20(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inB 4 0 20(_ent (_in))))
				(_port (_int sumSub -2 0 21(_ent (_in))))
				(_port (_int carryOut -2 0 22(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 23(_array -2 ((_dto c 3 i 0)))))
				(_port (_int value 5 0 23(_ent (_out))))
			)
		)
	)
	(_inst subtractor 0 32(_comp AdderSubtractor)
		(_gen
			((size)(_code 4))
		)
		(_port
			((inA)((_others(i 3))))
			((inB)(input))
			((sumSub)((i 2)))
			((carryOut)(_open))
			((value)(subOutput))
		)
		(_use (_ent . AdderSubtractor)
			(_gen
				((size)(_code 5))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((sumSub)(sumSub))
				((carryOut)(carryOut))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 10(_array -2 ((_dto c 6 i 0)))))
		(_port (_int input 0 0 10(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2 ((_dto c 7 i 0)))))
		(_port (_int output 1 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 27(_array -2 ((_dto c 8 i 0)))))
		(_sig (_int subOutput 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ShiftAdjuster_Arch 9 -1)
)
I 000062 55 2862          1497684937184 ShiftAdjuster_TB_Arch
(_unit VHDL (shiftadjuster_tb 0 5(shiftadjuster_tb_arch 0 8))
	(_version vd0)
	(_time 1497684937185 2017.06.17 09:35:37)
	(_source (\./../../../test/asjuster_tb.vhd\))
	(_parameters tan)
	(_code 6160306168363c776335753b316765673066646662)
	(_ent
		(_time 1497541178009)
	)
	(_comp
		(ShiftAdjuster
			(_object
				(_gen (_int size -1 0 14(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 17(_array -2 ((_dto c 2 i 0)))))
				(_port (_int input 1 0 17(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 18(_array -2 ((_dto c 3 i 0)))))
				(_port (_int output 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -1 0 23(_ent((i 8)))))
				(_port (_int clock -2 0 25(_ent (_in))))
				(_port (_int reset -2 0 26(_ent (_in))))
				(_port (_int zero -2 0 27(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 28(_array -2 ((_dto c 4 i 0)))))
				(_port (_int inA 1 0 28(_ent (_in))))
				(_port (_int sumSub -2 0 29(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 30(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 2 0 30(_ent (_out))))
			)
		)
	)
	(_inst adjusterUnderTest 0 42(_comp ShiftAdjuster)
		(_gen
			((size)((i 4)))
		)
		(_port
			((input)(test_in))
			((output)(test_shift))
		)
		(_use (_ent . ShiftAdjuster)
			(_gen
				((size)((i 4)))
			)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst counter 0 49(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((zero)((i 2)))
			((inA)(_code 6))
			((sumSub)((i 2)))
			((value)(test_in))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_cnst (_int SHIFT_SIZE -1 0 10(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 34(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_in 0 0 34(_arch(_uni))))
		(_sig (_int test_shift 0 0 35(_arch(_uni))))
		(_sig (_int test_reset -2 0 37(_arch(_uni((i 3))))))
		(_sig (_int test_clock -2 0 38(_arch(_uni((i 2))))))
		(_sig (_int test_end -2 0 39(_arch(_uni((i 2))))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment (_trgt(3))(_sens(3)(4)))))
			(driveProcess(_arch 1 0 64(_prcs (_wait_for)(_trgt(2)(4)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ShiftAdjuster_TB_Arch 7 -1)
)
I 000051 55 3304          1497684937245 Atan2_Arch
(_unit VHDL (atan2 0 5(atan2_arch 0 17))
	(_version vd0)
	(_time 1497684937246 2017.06.17 09:35:37)
	(_source (\./../../../src/atan2.vhd\))
	(_parameters tan)
	(_code 9f9fcc91cdc8ca89c99b8dc5cf989b999e99ca9c9d)
	(_ent
		(_time 1497683728596)
	)
	(_comp
		(Accumulator
			(_object
				(_gen (_int size -2 0 27(_ent((i 8)))))
				(_port (_int clock -1 0 29(_ent (_in))))
				(_port (_int reset -1 0 30(_ent (_in))))
				(_port (_int zero -1 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 32(_array -1 ((_dto c 3 i 0)))))
				(_port (_int inA 6 0 32(_ent (_in))))
				(_port (_int sumSub -1 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -1 ((_dto c 4 i 0)))))
				(_port (_int value 7 0 34(_ent (_out))))
			)
		)
	)
	(_inst atanAccumulator 0 46(_comp Accumulator)
		(_gen
			((size)((i 12)))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(atanFromLut))
			((sumSub)(msbB))
			((value)(atan2Out))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 12)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_port (_int clock -1 0 7(_ent(_in))))
		(_port (_int reset -1 0 8(_ent(_in))))
		(_port (_int msbB -1 0 9(_ent(_in))))
		(_port (_int zeroA -1 0 10(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{4-1~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int count 0 0 11(_ent(_in))))
		(_port (_int valid -1 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~12 0 13(_array -1 ((_dto i 11 i 0)))))
		(_port (_int atan2Out 1 0 13(_ent(_out))))
		(_cnst (_int SIZE -2 0 19(_arch((i 12)))))
		(_cnst (_int COUNTER_SIZE -2 0 20(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -2 0 21(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~13 0 23(_array -1 ((_dto i 11 i 0)))))
		(_type (_int bin_array 0 23(_array 2 ((_uto i 0 i 2147483647)))))
		(_type (_int ~bin_array~13 0 24(_array 2 ((_to i 0 i 10)))))
		(_cnst (_int lut 4 0 24(_arch(((_string \"001100100100"\))((_string \"000110010010"\))((_string \"000011101101"\))((_string \"000001111101"\))((_string \"000001000000"\))((_string \"000000100000"\))((_string \"000000010000"\))((_string \"000000001000"\))((_string \"000000000100"\))((_string \"000000000010"\))((_string \"000000000001"\))))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~136 0 38(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int atanFromLut 5 0 38(_arch(_uni))))
		(_sig (_int zero -1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment (_trgt(8))(_sens(4))(_mon))))
			(line__43(_arch 1 0 43(_assignment (_trgt(7))(_sens(3)(4))(_mon))))
			(line__44(_arch 2 0 44(_assignment (_alias((valid)(zero)))(_simpleassign BUF)(_trgt(5))(_sens(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Atan2_Arch 5 -1)
)
I 000052 55 3974          1497684937294 CORDIC_Arch
(_unit VHDL (cordic 0 4(cordic_arch 0 21))
	(_version vd0)
	(_time 1497684937295 2017.06.17 09:35:37)
	(_source (\./../../../src/cordic.vhd\))
	(_parameters tan)
	(_code cece9f9bcd9898d8cfcad7949cc8cdc898c9ccc8ca)
	(_ent
		(_time 1497684937292)
	)
	(_comp
		(Rotator
			(_object
				(_gen (_int size -1 0 24(_ent((i 8)))))
				(_gen (_int counterSize -1 0 25(_ent((i 8)))))
				(_port (_int clock -2 0 28(_ent (_in))))
				(_port (_int reset -2 0 29(_ent (_in))))
				(_port (_int sign -2 0 30(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 31(_array -2 ((_dto c 2 i 0)))))
				(_port (_int count 4 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -2 ((_dto c 3 i 0)))))
				(_port (_int dataIn 5 0 32(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 33(_array -2 ((_dto c 4 i 0)))))
				(_port (_int otherData 6 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -2 ((_dto c 5 i 0)))))
				(_port (_int shiftedOut 7 0 34(_ent (_out))))
				(_port (_int zeroOut -2 0 35(_ent (_out))))
				(_port (_int msb -2 0 36(_ent (_out))))
			)
		)
	)
	(_inst rotatorA 0 49(_comp Rotator)
		(_gen
			((size)(_code 6))
			((counterSize)(_code 7))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((sign)(msb))
			((count)(count))
			((dataIn)(inA))
			((otherData)(shiftedB))
			((shiftedOut)(shiftedA))
			((zeroOut)(zeroA))
			((msb)(_open))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)(_code 8))
				((counterSize)(_code 9))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_inst rotatorB 0 67(_comp Rotator)
		(_gen
			((size)(_code 10))
			((counterSize)(_code 11))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((sign)(notMsb))
			((count)(count))
			((dataIn)(inB))
			((otherData)(shiftedA))
			((shiftedOut)(shiftedB))
			((zeroOut)(_open))
			((msb)(msb))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)(_code 12))
				((counterSize)(_code 13))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 6 \8\ (_ent gms((i 8)))))
		(_gen (_int counterSize -1 0 7 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 10(_ent(_in))))
		(_port (_int reset -2 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 14 i 0)))))
		(_port (_int inA 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 15 i 0)))))
		(_port (_int inB 1 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~12 0 14(_array -2 ((_dto c 16 i 0)))))
		(_port (_int count 2 0 14(_ent(_in))))
		(_port (_int zeroA -2 0 15(_ent(_out))))
		(_port (_int msbB -2 0 16(_ent(_out))))
		(_sig (_int msb -2 0 40(_arch(_uni))))
		(_sig (_int notMsb -2 0 41(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 42(_array -2 ((_dto c 17 i 0)))))
		(_sig (_int shiftedA 3 0 42(_arch(_uni))))
		(_sig (_int shiftedB 3 0 43(_arch(_uni))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment (_alias((msbB)(msb)))(_simpleassign BUF)(_trgt(6))(_sens(7)))))
			(line__47(_arch 1 0 47(_assignment (_alias((notMsb)(msb)))(_simpleassign "not")(_trgt(8))(_sens(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . CORDIC_Arch 18 -1)
)
I 000057 55 4990          1497684937401 CORDICAtan2_Arch
(_unit VHDL (cordicatan2 0 5(cordicatan2_arch 0 17))
	(_version vd0)
	(_time 1497684937402 2017.06.17 09:35:37)
	(_source (\./../../../src/cordicatan2.vhd\))
	(_parameters tan)
	(_code 3c3c6c39396a6a2a3f3925666e3a3d3b383a3d3a69)
	(_ent
		(_time 1497684199664)
	)
	(_comp
		(Atan2
			(_object
				(_port (_int clock -1 0 26(_ent (_in))))
				(_port (_int reset -1 0 27(_ent (_in))))
				(_port (_int msbB -1 0 28(_ent (_in))))
				(_port (_int zeroA -1 0 29(_ent (_in))))
				(_port (_int count 1 0 30(_ent (_in))))
				(_port (_int valid -1 0 31(_ent (_out))))
				(_port (_int atan2Out 2 0 32(_ent (_out))))
			)
		)
		(CORDIC
			(_object
				(_gen (_int size -2 0 38(_ent((i 8)))))
				(_gen (_int counterSize -2 0 39(_ent((i 8)))))
				(_port (_int clock -1 0 42(_ent (_in))))
				(_port (_int reset -1 0 43(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 44(_array -1 ((_dto c 3 i 0)))))
				(_port (_int inA 5 0 44(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 45(_array -1 ((_dto c 4 i 0)))))
				(_port (_int inB 6 0 45(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 46(_array -1 ((_dto c 5 i 0)))))
				(_port (_int count 7 0 46(_ent (_in))))
				(_port (_int zeroA -1 0 47(_ent (_out))))
				(_port (_int msbB -1 0 48(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -2 0 54(_ent((i 8)))))
				(_port (_int clock -1 0 56(_ent (_in))))
				(_port (_int reset -1 0 57(_ent (_in))))
				(_port (_int zero -1 0 58(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 59(_array -1 ((_dto c 6 i 0)))))
				(_port (_int inA 5 0 59(_ent (_in))))
				(_port (_int sumSub -1 0 60(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 61(_array -1 ((_dto c 7 i 0)))))
				(_port (_int value 6 0 61(_ent (_out))))
			)
		)
	)
	(_inst atan2Calculator 0 77(_comp Atan2)
		(_port
			((clock)(clock))
			((reset)(reset))
			((msbB)(msbB))
			((zeroA)(zeroA))
			((count)(count))
			((valid)(valid))
			((atan2Out)(atan2Out))
		)
		(_use (_ent . Atan2)
		)
	)
	(_inst cordicInstance 0 88(_comp CORDIC)
		(_gen
			((size)((i 14)))
			((counterSize)((i 4)))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((inA)(extendedA))
			((inB)(extendedB))
			((count)(count))
			((zeroA)(zeroA))
			((msbB)(msbB))
		)
		(_use (_ent . CORDIC)
			(_gen
				((size)((i 14)))
				((counterSize)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((inA)(inA))
				((inB)(inB))
				((count)(count))
				((zeroA)(zeroA))
				((msbB)(msbB))
			)
		)
	)
	(_inst counter 0 103(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zeroCounter))
			((inA)(_code 8))
			((sumSub)((i 2)))
			((value)(count))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_port (_int clock -1 0 7(_ent(_in))))
		(_port (_int reset -1 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~12 0 9(_array -1 ((_dto i 11 i 0)))))
		(_port (_int inA 0 0 9(_ent(_in))))
		(_port (_int inB 0 0 10(_ent(_in))))
		(_port (_int valid -1 0 11(_ent(_out))))
		(_port (_int atan2Out 0 0 12(_ent(_out))))
		(_cnst (_int SIZE -2 0 19(_arch((i 12)))))
		(_cnst (_int EXTENDED_SIZE -2 0 20(_arch((i 14)))))
		(_cnst (_int COUNTER_SIZE -2 0 21(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -2 0 22(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{4-1~downto~0}~13 0 30(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~13 0 32(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int zeroCounter -1 0 65(_arch(_uni))))
		(_sig (_int msbB -1 0 66(_arch(_uni))))
		(_sig (_int zeroA -1 0 67(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{COUNTER_SIZE-1~downto~0}~13 0 68(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int count 3 0 68(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{EXTENDED_SIZE-1~downto~0}~13 0 70(_array -1 ((_dto i 13 i 0)))))
		(_sig (_int extendedA 4 0 70(_arch(_uni))))
		(_sig (_int extendedB 4 0 71(_arch(_uni))))
		(_prcs
			(line__74(_arch 0 0 74(_assignment (_alias((extendedA)(inA(11))(inA(11))(inA)))(_trgt(10))(_sens(2)))))
			(line__75(_arch 1 0 75(_assignment (_alias((extendedB)(inB(11))(inB(11))(inB)))(_trgt(11))(_sens(3)))))
			(line__114(_arch 2 0 114(_assignment (_trgt(6))(_sens(9))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . CORDICAtan2_Arch 9 -1)
)
I 000060 55 1734          1497684937479 CORDICAtan2_TB_Arch
(_unit VHDL (cordicatan2_tb 0 5(cordicatan2_tb_arch 0 8))
	(_version vd0)
	(_time 1497684937480 2017.06.17 09:35:37)
	(_source (\./../../../test/cordicatan2_tb.vhd\))
	(_parameters tan)
	(_code 8a8ada848ddcdc9c8ddd93d0d88c8b8d8e8c8b8cdf)
	(_ent
		(_time 1497684676213)
	)
	(_comp
		(CORDICAtan2
			(_object
				(_port (_int clock -1 0 12(_ent (_in))))
				(_port (_int reset -1 0 13(_ent (_in))))
				(_port (_int inA 0 0 14(_ent (_in))))
				(_port (_int inB 0 0 15(_ent (_in))))
				(_port (_int valid -1 0 16(_ent (_out))))
				(_port (_int atan2Out 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst cordicAtan2UnderTest 0 32(_comp CORDICAtan2)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((inA)(test_inA))
			((inB)(test_inB))
			((valid)(_open))
			((atan2Out)(_open))
		)
		(_use (_ent . CORDICAtan2)
		)
	)
	(_object
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~13 0 14(_array -1 ((_dto i 11 i 0)))))
		(_cnst (_int SIZE -2 0 21(_arch((i 12)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~13 0 23(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int test_inA 1 0 23(_arch(_uni))))
		(_sig (_int test_inB 1 0 24(_arch(_uni))))
		(_sig (_int test_reset -1 0 26(_arch(_uni((i 3))))))
		(_sig (_int test_clock -1 0 27(_arch(_uni((i 2))))))
		(_sig (_int test_end -1 0 28(_arch(_uni((i 2))))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment (_trgt(3))(_sens(3)(4)))))
			(driveProcess(_arch 1 0 46(_prcs (_wait_for)(_trgt(2)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . CORDICAtan2_TB_Arch 2 -1)
)
I 000055 55 797           1497685116824 FullAdder_Arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 14))
	(_version vd0)
	(_time 1497685116825 2017.06.17 09:38:36)
	(_source (\./../../../src/fulladder.vhd\))
	(_parameters tan)
	(_code 1a1e151c4e4d1d0c481d0b404f1c1e1c1f1d181c1c)
	(_ent
		(_time 1497272646463)
	)
	(_object
		(_port (_int inB -1 0 6(_ent(_in))))
		(_port (_int inA -1 0 7(_ent(_in))))
		(_port (_int carryIn -1 0 8(_ent(_in))))
		(_port (_int carryOut -1 0 9(_ent(_out))))
		(_port (_int sum -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(4))(_sens(0)(1)(2)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FullAdder_Arch 2 -1)
)
I 000055 55 1063          1497685116888 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497685116889 2017.06.17 09:38:36)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code 585c565a520f094e5e5941030a5f5c5e5d5f5a5e5f)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
I 000063 55 2304          1497685116950 ArithmeticShifter_Arch
(_unit VHDL (arithmeticshifter 0 5(arithmeticshifter_arch 0 17))
	(_version vd0)
	(_time 1497685116951 2017.06.17 09:38:36)
	(_source (\./../../../src/arithmeticshifter.vhd\))
	(_parameters tan)
	(_code 97939f9992c0ca8091c58fcd9291929093919e9194)
	(_ent
		(_time 1497519573036)
	)
	(_comp
		(MuxWithOffset
			(_object
				(_gen (_int size -1 0 20(_ent((i 8)))))
				(_gen (_int selSize -1 0 21(_ent((i 3)))))
				(_gen (_int offset -3 0 22(_ent((i 0)))))
				(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~13 0 25(_array -2 ((_dto c 0 i 0)))))
				(_port (_int sel 4 0 25(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 26(_array -2 ((_dto c 1 i 0)))))
				(_port (_int input 5 0 26(_ent (_in))))
				(_port (_int output -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate generateMuxes 0 32(_for 3 )
		(_inst mux 0 33(_comp MuxWithOffset)
			(_gen
				((size)(_code 2))
				((selSize)(_code 3))
				((offset)(_code 4))
			)
			(_port
				((sel)(shift))
				((input)(input))
				((output)(output(_object 2)))
			)
			(_use (_ent . MuxWithOffset)
				(_gen
					((size)(_code 5))
					((selSize)(_code 6))
					((offset)(_code 7))
				)
				(_port
					((sel)(sel))
					((input)(input))
					((output)(output))
				)
			)
		)
		(_object
			(_cnst (_int i 3 0 32(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int shiftSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~12 0 11(_array -2 ((_dto c 8 i 0)))))
		(_port (_int shift 0 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 9 i 0)))))
		(_port (_int input 1 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 10 i 0)))))
		(_port (_int output 2 0 13(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 32(_scalar (_to i 0 c 11))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_Arch 12 -1)
)
I 000059 55 1304          1497685117013 MuxWithOffset_Arch
(_unit VHDL (muxwithoffset 0 5(muxwithoffset_arch 0 18))
	(_version vd0)
	(_time 1497685117014 2017.06.17 09:38:37)
	(_source (\./../../../src/muxwithoffset.vhd\))
	(_parameters tan)
	(_code d5d18886d58389c2d0d2cc8e80d3ddd383d3d3d3d3)
	(_ent
		(_time 1497531642080)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int selSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_gen (_int offset -2 0 9 \0\ (_ent gms((i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~12 0 12(_array -3 ((_dto c 1 i 0)))))
		(_port (_int sel 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -3 ((_dto c 2 i 0)))))
		(_port (_int input 1 0 13(_ent(_in))))
		(_port (_int output -3 0 14(_ent(_out))))
		(_var (_int selValue -2 0 22(_prcs 0((i 0)))))
		(_prcs
			(selection(_arch 0 0 21(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . MuxWithOffset_Arch 3 -1)
)
I 000066 55 2353          1497685117216 ArithmeticShifter_TB_Arch
(_unit VHDL (arithmeticshifter_tb 0 5(arithmeticshifter_tb_arch 0 8))
	(_version vd0)
	(_time 1497685117217 2017.06.17 09:38:37)
	(_source (\./../../../test/shifter_tb.vhd\))
	(_parameters tan)
	(_code a0a4f0f6a2f7fdb7a7f0b8faa5a6a5a7a4a6a9a6a3)
	(_ent
		(_time 1497519168129)
	)
	(_comp
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 15(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 16(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int shift 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 4 0 21(_ent (_out))))
			)
		)
	)
	(_inst shifterUnderTest 0 32(_comp ArithmeticShifter)
		(_gen
			((size)((i 12)))
			((shiftSize)((i 4)))
		)
		(_port
			((shift)(test_shift))
			((input)(test_in))
			((output)(_open))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)((i 12)))
				((shiftSize)((i 4)))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 10(_arch((i 12)))))
		(_cnst (_int SHIFT_SIZE -1 0 11(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~134 0 25(_array -2 ((_dto i 11 i 0)))))
		(_sig (_int test_in 0 0 25(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 26(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_shift 1 0 26(_arch(_uni))))
		(_sig (_int test_clock -2 0 28(_arch(_uni((i 2)))(_event))))
		(_sig (_int test_end -2 0 29(_arch(_uni((i 2))))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_trgt(2))(_sens(2)(3)))))
			(driveProcess(_arch 1 0 47(_prcs (_trgt(0)(1)(3))(_sens(2))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_TB_Arch 5 -1)
)
I 000057 55 3248          1497685117278 Accumulator_Arch
(_unit VHDL (accumulator 0 4(accumulator_arch 0 16))
	(_version vd0)
	(_time 1497685117279 2017.06.17 09:38:37)
	(_source (\./../../../src/accumulator.vhd\))
	(_parameters tan)
	(_code dfdb8f8d8a8888c8ded09b848bd98cd9ded8dbd989)
	(_ent
		(_time 1497540646602)
	)
	(_comp
		(AdderSubtractor
			(_object
				(_gen (_int size -1 0 18(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inA 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 3 i 0)))))
				(_port (_int inB 4 0 21(_ent (_in))))
				(_port (_int sumSub -2 0 22(_ent (_in))))
				(_port (_int carryOut -2 0 23(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 24(_array -2 ((_dto c 4 i 0)))))
				(_port (_int value 5 0 24(_ent (_out))))
			)
		)
		(GRegister
			(_object
				(_gen (_int size -1 0 29(_ent((i 8)))))
				(_port (_int clock -2 0 31(_ent (_in))))
				(_port (_int reset -2 0 32(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 33(_array -2 ((_dto c 5 i 0)))))
				(_port (_int data 3 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 34(_array -2 ((_dto c 6 i 0)))))
				(_port (_int value 4 0 34(_ent (_out))))
			)
		)
	)
	(_inst addsubInstance 0 48(_comp AdderSubtractor)
		(_gen
			((size)(_code 7))
		)
		(_port
			((inA)(inA))
			((inB)(loopback))
			((sumSub)(sumSub))
			((carryOut)(_open))
			((value)(data))
		)
		(_use (_ent . AdderSubtractor)
			(_gen
				((size)(_code 8))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((sumSub)(sumSub))
				((carryOut)(carryOut))
				((value)(value))
			)
		)
	)
	(_inst registerInstance 0 58(_comp GRegister)
		(_gen
			((size)(_code 9))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((data)(data))
			((value)(cvalue))
		)
		(_use (_ent . GRegister)
			(_gen
				((size)(_code 10))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((data)(data))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 7(_ent(_in))))
		(_port (_int reset -2 0 8(_ent(_in))))
		(_port (_int zero -2 0 9(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 10(_array -2 ((_dto c 11 i 0)))))
		(_port (_int inA 0 0 10(_ent(_in))))
		(_port (_int sumSub -2 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2 ((_dto c 12 i 0)))))
		(_port (_int value 1 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 39(_array -2 ((_dto c 13 i 0)))))
		(_sig (_int data 2 0 39(_arch(_uni))))
		(_sig (_int cvalue 2 0 43(_arch(_uni))))
		(_sig (_int loopback 2 0 44(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_trgt(5))(_sens(7)))))
			(line__72(_arch 1 0 72(_assignment (_trgt(8))(_sens(7)(2)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Accumulator_Arch 14 -1)
)
I 000061 55 3350          1497685117339 AdderSubtractor_Arch
(_unit VHDL (addersubtractor 0 5(addersubtractor_arch 0 16))
	(_version vd0)
	(_time 1497685117340 2017.06.17 09:38:37)
	(_source (\./../../../src/addersubtractor.vhd\))
	(_parameters tan)
	(_code 1d194e1a4d4a4d0b1c490f464f1a181b1f1a191a1f)
	(_ent
		(_time 1497540646633)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int inA -2 0 20(_ent (_in))))
				(_port (_int inB -2 0 21(_ent (_in))))
				(_port (_int carryIn -2 0 22(_ent (_in))))
				(_port (_int carryOut -2 0 23(_ent (_out))))
				(_port (_int sum -2 0 24(_ent (_out))))
			)
		)
	)
	(_generate generateFullAdders 0 37(_for 5 )
		(_generate first 0 42(_if 1)
			(_inst fullAdderFirst 0 43(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(sumSub))
					((carryOut)(carryWires(_object 1)))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate internal 0 54(_if 2)
			(_inst fullAdderInternal 0 55(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 3)))
					((carryOut)(carryWires(_object 1)))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate last 0 66(_if 4)
			(_inst fullAdderLast 0 67(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 5)))
					((carryOut)(carryOut))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_object
			(_cnst (_int i 5 0 37(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 6 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 8(_array -2 ((_dto c 6 i 0)))))
		(_port (_int inA 0 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2 ((_dto c 7 i 0)))))
		(_port (_int inB 1 0 9(_ent(_in))))
		(_port (_int sumSub -2 0 10(_ent(_in))))
		(_port (_int carryOut -2 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2 ((_dto c 8 i 0)))))
		(_port (_int value 2 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-2~downto~0}~13 0 28(_array -2 ((_dto c 9 i 0)))))
		(_sig (_int carryWires 3 0 28(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 29(_array -2 ((_dto c 10 i 0)))))
		(_sig (_int actualInA 4 0 29(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 37(_scalar (_to i 0 c 11))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment (_trgt(6))(_sens(0)(2)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . AdderSubtractor_Arch 12 -1)
)
I 000053 55 5442          1497685117388 Rotator_Arch
(_unit VHDL (rotator 0 5(rotator_arch 0 23))
	(_version vd0)
	(_time 1497685117389 2017.06.17 09:38:37)
	(_source (\./../../../src/rotator.vhd\))
	(_parameters tan)
	(_code 4c491c4e491a1c5a4a4c58164b4b4e4b4e4a1a4b48)
	(_ent
		(_time 1497542215880)
	)
	(_comp
		(ShiftAdjuster
			(_object
				(_gen (_int size -1 0 50(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 53(_array -2 ((_dto c 5 i 0)))))
				(_port (_int input 6 0 53(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 54(_array -2 ((_dto c 6 i 0)))))
				(_port (_int output 7 0 54(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -1 0 25(_ent((i 8)))))
				(_port (_int clock -2 0 27(_ent (_in))))
				(_port (_int reset -2 0 28(_ent (_in))))
				(_port (_int zero -2 0 29(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 30(_array -2 ((_dto c 7 i 0)))))
				(_port (_int inA 6 0 30(_ent (_in))))
				(_port (_int sumSub -2 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 32(_array -2 ((_dto c 8 i 0)))))
				(_port (_int value 7 0 32(_ent (_out))))
			)
		)
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 38(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 39(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 42(_array -2 ((_dto c 9 i 0)))))
				(_port (_int shift 6 0 42(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 43(_array -2 ((_dto c 10 i 0)))))
				(_port (_int input 7 0 43(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 44(_array -2 ((_dto c 11 i 0)))))
				(_port (_int output 8 0 44(_ent (_out))))
			)
		)
	)
	(_inst adjusterInstance 0 74(_comp ShiftAdjuster)
		(_gen
			((size)(_code 12))
		)
		(_port
			((input)(count))
			((output)(shift))
		)
		(_use (_ent . ShiftAdjuster)
			(_gen
				((size)(_code 13))
			)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst accumulatorInstance 0 83(_comp Accumulator)
		(_gen
			((size)(_code 14))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(otherData))
			((sumSub)(sign))
			((value)(accData))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)(_code 15))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_inst shifter 0 94(_comp ArithmeticShifter)
		(_gen
			((size)(_code 16))
			((shiftSize)(_code 17))
		)
		(_port
			((shift)(shift))
			((input)(actualData))
			((output)(shiftedOut))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)(_code 18))
				((shiftSize)(_code 19))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst checkHalfPi 0 107(_comp Accumulator)
		(_gen
			((size)(_code 20))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(zeroData))
			((sumSub)((i 2)))
			((value)(zeroDataOut))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)(_code 21))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int counterSize -1 0 8 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in))))
		(_port (_int reset -2 0 12(_ent(_in))))
		(_port (_int sign -2 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~12 0 14(_array -2 ((_dto c 22 i 0)))))
		(_port (_int count 0 0 14(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 15(_array -2 ((_dto c 23 i 0)))))
		(_port (_int dataIn 1 0 15(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2 ((_dto c 24 i 0)))))
		(_port (_int otherData 2 0 16(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 17(_array -2 ((_dto c 25 i 0)))))
		(_port (_int shiftedOut 3 0 17(_ent(_out))))
		(_port (_int zeroOut -2 0 18(_ent(_out))))
		(_port (_int msb -2 0 19(_ent(_out))))
		(_sig (_int zero -2 0 58(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1312 0 59(_array -2 ((_dto c 26 i 0)))))
		(_sig (_int actualData 4 0 59(_arch(_uni))))
		(_sig (_int accData 4 0 60(_arch(_uni))))
		(_sig (_int zeroData 4 0 61(_arch(_uni))))
		(_sig (_int zeroDataOut 4 0 62(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 63(_array -2 ((_dto c 27 i 0)))))
		(_sig (_int shift 5 0 63(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_trgt(9))(_sens(3))(_mon))))
			(line__70(_arch 1 0 70(_assignment (_trgt(10))(_sens(9)(11)(4)))))
			(line__72(_arch 2 0 72(_assignment (_trgt(8))(_sens(10(_index 28)))(_read(10(_index 29))))))
			(line__105(_arch 3 0 105(_assignment (_trgt(12))(_sens(9)(4)))))
			(line__118(_arch 4 0 118(_assignment (_trgt(7))(_sens(9)(13))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Rotator_Arch 30 -1)
)
I 000059 55 2218          1497685117464 ShiftAdjuster_Arch
(_unit VHDL (shiftadjuster 0 5(shiftadjuster_arch 0 15))
	(_version vd0)
	(_time 1497685117465 2017.06.17 09:38:37)
	(_source (\./../../../src/shiftadjuster.vhd\))
	(_parameters tan)
	(_code 9a9fcb95c3cdc78c9e958ec0ca9c9e9ccb9d9f9d99)
	(_ent
		(_time 1497540646711)
	)
	(_comp
		(AdderSubtractor
			(_object
				(_gen (_int size -1 0 17(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 19(_array -2 ((_dto c 1 i 0)))))
				(_port (_int inA 3 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 20(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inB 4 0 20(_ent (_in))))
				(_port (_int sumSub -2 0 21(_ent (_in))))
				(_port (_int carryOut -2 0 22(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 23(_array -2 ((_dto c 3 i 0)))))
				(_port (_int value 5 0 23(_ent (_out))))
			)
		)
	)
	(_inst subtractor 0 32(_comp AdderSubtractor)
		(_gen
			((size)(_code 4))
		)
		(_port
			((inA)((_others(i 3))))
			((inB)(input))
			((sumSub)((i 2)))
			((carryOut)(_open))
			((value)(subOutput))
		)
		(_use (_ent . AdderSubtractor)
			(_gen
				((size)(_code 5))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((sumSub)(sumSub))
				((carryOut)(carryOut))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 10(_array -2 ((_dto c 6 i 0)))))
		(_port (_int input 0 0 10(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2 ((_dto c 7 i 0)))))
		(_port (_int output 1 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 27(_array -2 ((_dto c 8 i 0)))))
		(_sig (_int subOutput 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ShiftAdjuster_Arch 9 -1)
)
I 000062 55 2862          1497685117513 ShiftAdjuster_TB_Arch
(_unit VHDL (shiftadjuster_tb 0 5(shiftadjuster_tb_arch 0 8))
	(_version vd0)
	(_time 1497685117514 2017.06.17 09:38:37)
	(_source (\./../../../test/asjuster_tb.vhd\))
	(_parameters tan)
	(_code c9cc989cc89e94dfcb9ddd9399cfcdcf98ceccceca)
	(_ent
		(_time 1497541178009)
	)
	(_comp
		(ShiftAdjuster
			(_object
				(_gen (_int size -1 0 14(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 17(_array -2 ((_dto c 2 i 0)))))
				(_port (_int input 1 0 17(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 18(_array -2 ((_dto c 3 i 0)))))
				(_port (_int output 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -1 0 23(_ent((i 8)))))
				(_port (_int clock -2 0 25(_ent (_in))))
				(_port (_int reset -2 0 26(_ent (_in))))
				(_port (_int zero -2 0 27(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 28(_array -2 ((_dto c 4 i 0)))))
				(_port (_int inA 1 0 28(_ent (_in))))
				(_port (_int sumSub -2 0 29(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 30(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 2 0 30(_ent (_out))))
			)
		)
	)
	(_inst adjusterUnderTest 0 42(_comp ShiftAdjuster)
		(_gen
			((size)((i 4)))
		)
		(_port
			((input)(test_in))
			((output)(test_shift))
		)
		(_use (_ent . ShiftAdjuster)
			(_gen
				((size)((i 4)))
			)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst counter 0 49(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((zero)((i 2)))
			((inA)(_code 6))
			((sumSub)((i 2)))
			((value)(test_in))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_cnst (_int SHIFT_SIZE -1 0 10(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 34(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_in 0 0 34(_arch(_uni))))
		(_sig (_int test_shift 0 0 35(_arch(_uni))))
		(_sig (_int test_reset -2 0 37(_arch(_uni((i 3))))))
		(_sig (_int test_clock -2 0 38(_arch(_uni((i 2))))))
		(_sig (_int test_end -2 0 39(_arch(_uni((i 2))))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment (_trgt(3))(_sens(3)(4)))))
			(driveProcess(_arch 1 0 64(_prcs (_wait_for)(_trgt(2)(4)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ShiftAdjuster_TB_Arch 7 -1)
)
I 000051 55 3304          1497685117685 Atan2_Arch
(_unit VHDL (atan2 0 5(atan2_arch 0 17))
	(_version vd0)
	(_time 1497685117686 2017.06.17 09:38:37)
	(_source (\./../../../src/atan2.vhd\))
	(_parameters tan)
	(_code 75712775742220632371672f257271737473207677)
	(_ent
		(_time 1497683728596)
	)
	(_comp
		(Accumulator
			(_object
				(_gen (_int size -2 0 27(_ent((i 8)))))
				(_port (_int clock -1 0 29(_ent (_in))))
				(_port (_int reset -1 0 30(_ent (_in))))
				(_port (_int zero -1 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 32(_array -1 ((_dto c 3 i 0)))))
				(_port (_int inA 6 0 32(_ent (_in))))
				(_port (_int sumSub -1 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -1 ((_dto c 4 i 0)))))
				(_port (_int value 7 0 34(_ent (_out))))
			)
		)
	)
	(_inst atanAccumulator 0 46(_comp Accumulator)
		(_gen
			((size)((i 12)))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(atanFromLut))
			((sumSub)(msbB))
			((value)(atan2Out))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 12)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_port (_int clock -1 0 7(_ent(_in))))
		(_port (_int reset -1 0 8(_ent(_in))))
		(_port (_int msbB -1 0 9(_ent(_in))))
		(_port (_int zeroA -1 0 10(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{4-1~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int count 0 0 11(_ent(_in))))
		(_port (_int valid -1 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~12 0 13(_array -1 ((_dto i 11 i 0)))))
		(_port (_int atan2Out 1 0 13(_ent(_out))))
		(_cnst (_int SIZE -2 0 19(_arch((i 12)))))
		(_cnst (_int COUNTER_SIZE -2 0 20(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -2 0 21(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~13 0 23(_array -1 ((_dto i 11 i 0)))))
		(_type (_int bin_array 0 23(_array 2 ((_uto i 0 i 2147483647)))))
		(_type (_int ~bin_array~13 0 24(_array 2 ((_to i 0 i 10)))))
		(_cnst (_int lut 4 0 24(_arch(((_string \"001100100100"\))((_string \"000110010010"\))((_string \"000011101101"\))((_string \"000001111101"\))((_string \"000001000000"\))((_string \"000000100000"\))((_string \"000000010000"\))((_string \"000000001000"\))((_string \"000000000100"\))((_string \"000000000010"\))((_string \"000000000001"\))))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~136 0 38(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int atanFromLut 5 0 38(_arch(_uni))))
		(_sig (_int zero -1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment (_trgt(8))(_sens(4))(_mon))))
			(line__43(_arch 1 0 43(_assignment (_trgt(7))(_sens(3)(4))(_mon))))
			(line__44(_arch 2 0 44(_assignment (_alias((valid)(zero)))(_simpleassign BUF)(_trgt(5))(_sens(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Atan2_Arch 5 -1)
)
I 000052 55 3974          1497685117870 CORDIC_Arch
(_unit VHDL (cordic 0 4(cordic_arch 0 21))
	(_version vd0)
	(_time 1497685117871 2017.06.17 09:38:37)
	(_source (\./../../../src/cordic.vhd\))
	(_parameters tan)
	(_code 30346735666666263134296a623633366637323634)
	(_ent
		(_time 1497684937291)
	)
	(_comp
		(Rotator
			(_object
				(_gen (_int size -1 0 24(_ent((i 8)))))
				(_gen (_int counterSize -1 0 25(_ent((i 8)))))
				(_port (_int clock -2 0 28(_ent (_in))))
				(_port (_int reset -2 0 29(_ent (_in))))
				(_port (_int sign -2 0 30(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 31(_array -2 ((_dto c 2 i 0)))))
				(_port (_int count 4 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -2 ((_dto c 3 i 0)))))
				(_port (_int dataIn 5 0 32(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 33(_array -2 ((_dto c 4 i 0)))))
				(_port (_int otherData 6 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -2 ((_dto c 5 i 0)))))
				(_port (_int shiftedOut 7 0 34(_ent (_out))))
				(_port (_int zeroOut -2 0 35(_ent (_out))))
				(_port (_int msb -2 0 36(_ent (_out))))
			)
		)
	)
	(_inst rotatorA 0 49(_comp Rotator)
		(_gen
			((size)(_code 6))
			((counterSize)(_code 7))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((sign)(msb))
			((count)(count))
			((dataIn)(inA))
			((otherData)(shiftedB))
			((shiftedOut)(shiftedA))
			((zeroOut)(zeroA))
			((msb)(_open))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)(_code 8))
				((counterSize)(_code 9))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_inst rotatorB 0 67(_comp Rotator)
		(_gen
			((size)(_code 10))
			((counterSize)(_code 11))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((sign)(notMsb))
			((count)(count))
			((dataIn)(inB))
			((otherData)(shiftedA))
			((shiftedOut)(shiftedB))
			((zeroOut)(_open))
			((msb)(msb))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)(_code 12))
				((counterSize)(_code 13))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 6 \8\ (_ent gms((i 8)))))
		(_gen (_int counterSize -1 0 7 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 10(_ent(_in))))
		(_port (_int reset -2 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 14 i 0)))))
		(_port (_int inA 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 15 i 0)))))
		(_port (_int inB 1 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~12 0 14(_array -2 ((_dto c 16 i 0)))))
		(_port (_int count 2 0 14(_ent(_in))))
		(_port (_int zeroA -2 0 15(_ent(_out))))
		(_port (_int msbB -2 0 16(_ent(_out))))
		(_sig (_int msb -2 0 40(_arch(_uni))))
		(_sig (_int notMsb -2 0 41(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 42(_array -2 ((_dto c 17 i 0)))))
		(_sig (_int shiftedA 3 0 42(_arch(_uni))))
		(_sig (_int shiftedB 3 0 43(_arch(_uni))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment (_alias((msbB)(msb)))(_simpleassign BUF)(_trgt(6))(_sens(7)))))
			(line__47(_arch 1 0 47(_assignment (_alias((notMsb)(msb)))(_simpleassign "not")(_trgt(8))(_sens(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . CORDIC_Arch 18 -1)
)
I 000057 55 4990          1497685117935 CORDICAtan2_Arch
(_unit VHDL (cordicatan2 0 5(cordicatan2_arch 0 17))
	(_version vd0)
	(_time 1497685117936 2017.06.17 09:38:37)
	(_source (\./../../../src/cordicatan2.vhd\))
	(_parameters tan)
	(_code 6f6b386f6f3939796c6a76353d696e686b696e693a)
	(_ent
		(_time 1497684199664)
	)
	(_comp
		(Atan2
			(_object
				(_port (_int clock -1 0 26(_ent (_in))))
				(_port (_int reset -1 0 27(_ent (_in))))
				(_port (_int msbB -1 0 28(_ent (_in))))
				(_port (_int zeroA -1 0 29(_ent (_in))))
				(_port (_int count 1 0 30(_ent (_in))))
				(_port (_int valid -1 0 31(_ent (_out))))
				(_port (_int atan2Out 2 0 32(_ent (_out))))
			)
		)
		(CORDIC
			(_object
				(_gen (_int size -2 0 38(_ent((i 8)))))
				(_gen (_int counterSize -2 0 39(_ent((i 8)))))
				(_port (_int clock -1 0 42(_ent (_in))))
				(_port (_int reset -1 0 43(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 44(_array -1 ((_dto c 3 i 0)))))
				(_port (_int inA 5 0 44(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 45(_array -1 ((_dto c 4 i 0)))))
				(_port (_int inB 6 0 45(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 46(_array -1 ((_dto c 5 i 0)))))
				(_port (_int count 7 0 46(_ent (_in))))
				(_port (_int zeroA -1 0 47(_ent (_out))))
				(_port (_int msbB -1 0 48(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -2 0 54(_ent((i 8)))))
				(_port (_int clock -1 0 56(_ent (_in))))
				(_port (_int reset -1 0 57(_ent (_in))))
				(_port (_int zero -1 0 58(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 59(_array -1 ((_dto c 6 i 0)))))
				(_port (_int inA 5 0 59(_ent (_in))))
				(_port (_int sumSub -1 0 60(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 61(_array -1 ((_dto c 7 i 0)))))
				(_port (_int value 6 0 61(_ent (_out))))
			)
		)
	)
	(_inst atan2Calculator 0 77(_comp Atan2)
		(_port
			((clock)(clock))
			((reset)(reset))
			((msbB)(msbB))
			((zeroA)(zeroA))
			((count)(count))
			((valid)(valid))
			((atan2Out)(atan2Out))
		)
		(_use (_ent . Atan2)
		)
	)
	(_inst cordicInstance 0 88(_comp CORDIC)
		(_gen
			((size)((i 14)))
			((counterSize)((i 4)))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((inA)(extendedA))
			((inB)(extendedB))
			((count)(count))
			((zeroA)(zeroA))
			((msbB)(msbB))
		)
		(_use (_ent . CORDIC)
			(_gen
				((size)((i 14)))
				((counterSize)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((inA)(inA))
				((inB)(inB))
				((count)(count))
				((zeroA)(zeroA))
				((msbB)(msbB))
			)
		)
	)
	(_inst counter 0 103(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zeroCounter))
			((inA)(_code 8))
			((sumSub)((i 2)))
			((value)(count))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_port (_int clock -1 0 7(_ent(_in))))
		(_port (_int reset -1 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~12 0 9(_array -1 ((_dto i 11 i 0)))))
		(_port (_int inA 0 0 9(_ent(_in))))
		(_port (_int inB 0 0 10(_ent(_in))))
		(_port (_int valid -1 0 11(_ent(_out))))
		(_port (_int atan2Out 0 0 12(_ent(_out))))
		(_cnst (_int SIZE -2 0 19(_arch((i 12)))))
		(_cnst (_int EXTENDED_SIZE -2 0 20(_arch((i 14)))))
		(_cnst (_int COUNTER_SIZE -2 0 21(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -2 0 22(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{4-1~downto~0}~13 0 30(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~13 0 32(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int zeroCounter -1 0 65(_arch(_uni))))
		(_sig (_int msbB -1 0 66(_arch(_uni))))
		(_sig (_int zeroA -1 0 67(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{COUNTER_SIZE-1~downto~0}~13 0 68(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int count 3 0 68(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{EXTENDED_SIZE-1~downto~0}~13 0 70(_array -1 ((_dto i 13 i 0)))))
		(_sig (_int extendedA 4 0 70(_arch(_uni))))
		(_sig (_int extendedB 4 0 71(_arch(_uni))))
		(_prcs
			(line__74(_arch 0 0 74(_assignment (_alias((extendedA)(inA(11))(inA(11))(inA)))(_trgt(10))(_sens(2)))))
			(line__75(_arch 1 0 75(_assignment (_alias((extendedB)(inB(11))(inB(11))(inB)))(_trgt(11))(_sens(3)))))
			(line__114(_arch 2 0 114(_assignment (_trgt(6))(_sens(9))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . CORDICAtan2_Arch 9 -1)
)
I 000060 55 1819          1497685117998 CORDICAtan2_TB_Arch
(_unit VHDL (cordicatan2_tb 0 5(cordicatan2_tb_arch 0 8))
	(_version vd0)
	(_time 1497685117999 2017.06.17 09:38:37)
	(_source (\./../../../test/cordicatan2_tb.vhd\))
	(_parameters tan)
	(_code ada9fafaaffbfbbbaaffb4f7ffabacaaa9abacabf8)
	(_ent
		(_time 1497684676213)
	)
	(_comp
		(CORDICAtan2
			(_object
				(_port (_int clock -1 0 12(_ent (_in))))
				(_port (_int reset -1 0 13(_ent (_in))))
				(_port (_int inA 0 0 14(_ent (_in))))
				(_port (_int inB 0 0 15(_ent (_in))))
				(_port (_int valid -1 0 16(_ent (_out))))
				(_port (_int atan2Out 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst cordicAtan2UnderTest 0 32(_comp CORDICAtan2)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((inA)(test_inA))
			((inB)(test_inB))
			((valid)(_open))
			((atan2Out)(_open))
		)
		(_use (_ent . CORDICAtan2)
		)
	)
	(_object
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~13 0 14(_array -1 ((_dto i 11 i 0)))))
		(_cnst (_int SIZE -2 0 21(_arch((i 12)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~13 0 23(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int test_inA 1 0 23(_arch(_uni))))
		(_sig (_int test_inB 1 0 24(_arch(_uni))))
		(_sig (_int test_reset -1 0 26(_arch(_uni((i 3))))))
		(_sig (_int test_clock -1 0 27(_arch(_uni((i 2))))))
		(_sig (_int test_end -1 0 28(_arch(_uni((i 2))))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment (_trgt(3))(_sens(3)(4)))))
			(driveProcess(_arch 1 0 46(_prcs (_wait_for)(_trgt(0)(1)(2)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 50463490)
		(33686018 33686018 50529026)
	)
	(_model . CORDICAtan2_TB_Arch 2 -1)
)
I 000055 55 797           1497685550796 FullAdder_Arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 14))
	(_version vd0)
	(_time 1497685550797 2017.06.17 09:45:50)
	(_source (\./../../../src/fulladder.vhd\))
	(_parameters tan)
	(_code 4a1f44491e1d4d5c184d5b101f4c4e4c4f4d484c4c)
	(_ent
		(_time 1497272646463)
	)
	(_object
		(_port (_int inB -1 0 6(_ent(_in))))
		(_port (_int inA -1 0 7(_ent(_in))))
		(_port (_int carryIn -1 0 8(_ent(_in))))
		(_port (_int carryOut -1 0 9(_ent(_out))))
		(_port (_int sum -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(4))(_sens(0)(1)(2)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FullAdder_Arch 2 -1)
)
I 000055 55 1063          1497685550871 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497685550872 2017.06.17 09:45:50)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code 98cd979692cfc98e9e9981c3ca9f9c9e9d9f9a9e9f)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
I 000063 55 2304          1497685550920 ArithmeticShifter_Arch
(_unit VHDL (arithmeticshifter 0 5(arithmeticshifter_arch 0 17))
	(_version vd0)
	(_time 1497685550921 2017.06.17 09:45:50)
	(_source (\./../../../src/arithmeticshifter.vhd\))
	(_parameters tan)
	(_code c792ce93c2909ad0c195df9dc2c1c2c0c3c1cec1c4)
	(_ent
		(_time 1497519573036)
	)
	(_comp
		(MuxWithOffset
			(_object
				(_gen (_int size -1 0 20(_ent((i 8)))))
				(_gen (_int selSize -1 0 21(_ent((i 3)))))
				(_gen (_int offset -3 0 22(_ent((i 0)))))
				(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~13 0 25(_array -2 ((_dto c 0 i 0)))))
				(_port (_int sel 4 0 25(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 26(_array -2 ((_dto c 1 i 0)))))
				(_port (_int input 5 0 26(_ent (_in))))
				(_port (_int output -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate generateMuxes 0 32(_for 3 )
		(_inst mux 0 33(_comp MuxWithOffset)
			(_gen
				((size)(_code 2))
				((selSize)(_code 3))
				((offset)(_code 4))
			)
			(_port
				((sel)(shift))
				((input)(input))
				((output)(output(_object 2)))
			)
			(_use (_ent . MuxWithOffset)
				(_gen
					((size)(_code 5))
					((selSize)(_code 6))
					((offset)(_code 7))
				)
				(_port
					((sel)(sel))
					((input)(input))
					((output)(output))
				)
			)
		)
		(_object
			(_cnst (_int i 3 0 32(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int shiftSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~12 0 11(_array -2 ((_dto c 8 i 0)))))
		(_port (_int shift 0 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 9 i 0)))))
		(_port (_int input 1 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 10 i 0)))))
		(_port (_int output 2 0 13(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 32(_scalar (_to i 0 c 11))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_Arch 12 -1)
)
I 000059 55 1304          1497685551137 MuxWithOffset_Arch
(_unit VHDL (muxwithoffset 0 5(muxwithoffset_arch 0 18))
	(_version vd0)
	(_time 1497685551138 2017.06.17 09:45:51)
	(_source (\./../../../src/muxwithoffset.vhd\))
	(_parameters tan)
	(_code a2f7fff4a5f4feb5a7a5bbf9f7a4aaa4f4a4a4a4a4)
	(_ent
		(_time 1497531642080)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int selSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_gen (_int offset -2 0 9 \0\ (_ent gms((i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~12 0 12(_array -3 ((_dto c 1 i 0)))))
		(_port (_int sel 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -3 ((_dto c 2 i 0)))))
		(_port (_int input 1 0 13(_ent(_in))))
		(_port (_int output -3 0 14(_ent(_out))))
		(_var (_int selValue -2 0 22(_prcs 0((i 0)))))
		(_prcs
			(selection(_arch 0 0 21(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . MuxWithOffset_Arch 3 -1)
)
I 000066 55 2353          1497685551202 ArithmeticShifter_TB_Arch
(_unit VHDL (arithmeticshifter_tb 0 5(arithmeticshifter_tb_arch 0 8))
	(_version vd0)
	(_time 1497685551203 2017.06.17 09:45:51)
	(_source (\./../../../test/shifter_tb.vhd\))
	(_parameters tan)
	(_code e1b4e9b3e2b6bcf6e6b1f9bbe4e7e4e6e5e7e8e7e2)
	(_ent
		(_time 1497519168129)
	)
	(_comp
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 15(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 16(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int shift 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 4 0 21(_ent (_out))))
			)
		)
	)
	(_inst shifterUnderTest 0 32(_comp ArithmeticShifter)
		(_gen
			((size)((i 12)))
			((shiftSize)((i 4)))
		)
		(_port
			((shift)(test_shift))
			((input)(test_in))
			((output)(_open))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)((i 12)))
				((shiftSize)((i 4)))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 10(_arch((i 12)))))
		(_cnst (_int SHIFT_SIZE -1 0 11(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~134 0 25(_array -2 ((_dto i 11 i 0)))))
		(_sig (_int test_in 0 0 25(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 26(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_shift 1 0 26(_arch(_uni))))
		(_sig (_int test_clock -2 0 28(_arch(_uni((i 2)))(_event))))
		(_sig (_int test_end -2 0 29(_arch(_uni((i 2))))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_trgt(2))(_sens(2)(3)))))
			(driveProcess(_arch 1 0 47(_prcs (_trgt(0)(1)(3))(_sens(2))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_TB_Arch 5 -1)
)
I 000057 55 3248          1497685551262 Accumulator_Arch
(_unit VHDL (accumulator 0 4(accumulator_arch 0 16))
	(_version vd0)
	(_time 1497685551263 2017.06.17 09:45:51)
	(_source (\./../../../src/accumulator.vhd\))
	(_parameters tan)
	(_code 1f4a4f184a4848081e105b444b194c191e181b1949)
	(_ent
		(_time 1497540646602)
	)
	(_comp
		(AdderSubtractor
			(_object
				(_gen (_int size -1 0 18(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inA 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 3 i 0)))))
				(_port (_int inB 4 0 21(_ent (_in))))
				(_port (_int sumSub -2 0 22(_ent (_in))))
				(_port (_int carryOut -2 0 23(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 24(_array -2 ((_dto c 4 i 0)))))
				(_port (_int value 5 0 24(_ent (_out))))
			)
		)
		(GRegister
			(_object
				(_gen (_int size -1 0 29(_ent((i 8)))))
				(_port (_int clock -2 0 31(_ent (_in))))
				(_port (_int reset -2 0 32(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 33(_array -2 ((_dto c 5 i 0)))))
				(_port (_int data 3 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 34(_array -2 ((_dto c 6 i 0)))))
				(_port (_int value 4 0 34(_ent (_out))))
			)
		)
	)
	(_inst addsubInstance 0 48(_comp AdderSubtractor)
		(_gen
			((size)(_code 7))
		)
		(_port
			((inA)(inA))
			((inB)(loopback))
			((sumSub)(sumSub))
			((carryOut)(_open))
			((value)(data))
		)
		(_use (_ent . AdderSubtractor)
			(_gen
				((size)(_code 8))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((sumSub)(sumSub))
				((carryOut)(carryOut))
				((value)(value))
			)
		)
	)
	(_inst registerInstance 0 58(_comp GRegister)
		(_gen
			((size)(_code 9))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((data)(data))
			((value)(cvalue))
		)
		(_use (_ent . GRegister)
			(_gen
				((size)(_code 10))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((data)(data))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 7(_ent(_in))))
		(_port (_int reset -2 0 8(_ent(_in))))
		(_port (_int zero -2 0 9(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 10(_array -2 ((_dto c 11 i 0)))))
		(_port (_int inA 0 0 10(_ent(_in))))
		(_port (_int sumSub -2 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2 ((_dto c 12 i 0)))))
		(_port (_int value 1 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 39(_array -2 ((_dto c 13 i 0)))))
		(_sig (_int data 2 0 39(_arch(_uni))))
		(_sig (_int cvalue 2 0 43(_arch(_uni))))
		(_sig (_int loopback 2 0 44(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_trgt(5))(_sens(7)))))
			(line__72(_arch 1 0 72(_assignment (_trgt(8))(_sens(7)(2)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Accumulator_Arch 14 -1)
)
I 000061 55 3350          1497685551324 AdderSubtractor_Arch
(_unit VHDL (addersubtractor 0 5(addersubtractor_arch 0 16))
	(_version vd0)
	(_time 1497685551325 2017.06.17 09:45:51)
	(_source (\./../../../src/addersubtractor.vhd\))
	(_parameters tan)
	(_code 5e0b0e5d0f090e485f0a4c050c595b585c595a595c)
	(_ent
		(_time 1497540646633)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int inA -2 0 20(_ent (_in))))
				(_port (_int inB -2 0 21(_ent (_in))))
				(_port (_int carryIn -2 0 22(_ent (_in))))
				(_port (_int carryOut -2 0 23(_ent (_out))))
				(_port (_int sum -2 0 24(_ent (_out))))
			)
		)
	)
	(_generate generateFullAdders 0 37(_for 5 )
		(_generate first 0 42(_if 1)
			(_inst fullAdderFirst 0 43(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(sumSub))
					((carryOut)(carryWires(_object 1)))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate internal 0 54(_if 2)
			(_inst fullAdderInternal 0 55(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 3)))
					((carryOut)(carryWires(_object 1)))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate last 0 66(_if 4)
			(_inst fullAdderLast 0 67(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 5)))
					((carryOut)(carryOut))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_object
			(_cnst (_int i 5 0 37(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 6 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 8(_array -2 ((_dto c 6 i 0)))))
		(_port (_int inA 0 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2 ((_dto c 7 i 0)))))
		(_port (_int inB 1 0 9(_ent(_in))))
		(_port (_int sumSub -2 0 10(_ent(_in))))
		(_port (_int carryOut -2 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2 ((_dto c 8 i 0)))))
		(_port (_int value 2 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-2~downto~0}~13 0 28(_array -2 ((_dto c 9 i 0)))))
		(_sig (_int carryWires 3 0 28(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 29(_array -2 ((_dto c 10 i 0)))))
		(_sig (_int actualInA 4 0 29(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 37(_scalar (_to i 0 c 11))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment (_trgt(6))(_sens(0)(2)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . AdderSubtractor_Arch 12 -1)
)
I 000053 55 5442          1497685551387 Rotator_Arch
(_unit VHDL (rotator 0 5(rotator_arch 0 23))
	(_version vd0)
	(_time 1497685551388 2017.06.17 09:45:51)
	(_source (\./../../../src/rotator.vhd\))
	(_parameters tan)
	(_code 9cc8cf9399cacc8a9a9c88c69b9b9e9b9e9aca9b98)
	(_ent
		(_time 1497542215880)
	)
	(_comp
		(ShiftAdjuster
			(_object
				(_gen (_int size -1 0 50(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 53(_array -2 ((_dto c 5 i 0)))))
				(_port (_int input 6 0 53(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 54(_array -2 ((_dto c 6 i 0)))))
				(_port (_int output 7 0 54(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -1 0 25(_ent((i 8)))))
				(_port (_int clock -2 0 27(_ent (_in))))
				(_port (_int reset -2 0 28(_ent (_in))))
				(_port (_int zero -2 0 29(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 30(_array -2 ((_dto c 7 i 0)))))
				(_port (_int inA 6 0 30(_ent (_in))))
				(_port (_int sumSub -2 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 32(_array -2 ((_dto c 8 i 0)))))
				(_port (_int value 7 0 32(_ent (_out))))
			)
		)
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 38(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 39(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 42(_array -2 ((_dto c 9 i 0)))))
				(_port (_int shift 6 0 42(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 43(_array -2 ((_dto c 10 i 0)))))
				(_port (_int input 7 0 43(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 44(_array -2 ((_dto c 11 i 0)))))
				(_port (_int output 8 0 44(_ent (_out))))
			)
		)
	)
	(_inst adjusterInstance 0 74(_comp ShiftAdjuster)
		(_gen
			((size)(_code 12))
		)
		(_port
			((input)(count))
			((output)(shift))
		)
		(_use (_ent . ShiftAdjuster)
			(_gen
				((size)(_code 13))
			)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst accumulatorInstance 0 83(_comp Accumulator)
		(_gen
			((size)(_code 14))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(otherData))
			((sumSub)(sign))
			((value)(accData))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)(_code 15))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_inst shifter 0 94(_comp ArithmeticShifter)
		(_gen
			((size)(_code 16))
			((shiftSize)(_code 17))
		)
		(_port
			((shift)(shift))
			((input)(actualData))
			((output)(shiftedOut))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)(_code 18))
				((shiftSize)(_code 19))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst checkHalfPi 0 107(_comp Accumulator)
		(_gen
			((size)(_code 20))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(zeroData))
			((sumSub)((i 2)))
			((value)(zeroDataOut))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)(_code 21))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int counterSize -1 0 8 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in))))
		(_port (_int reset -2 0 12(_ent(_in))))
		(_port (_int sign -2 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~12 0 14(_array -2 ((_dto c 22 i 0)))))
		(_port (_int count 0 0 14(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 15(_array -2 ((_dto c 23 i 0)))))
		(_port (_int dataIn 1 0 15(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2 ((_dto c 24 i 0)))))
		(_port (_int otherData 2 0 16(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 17(_array -2 ((_dto c 25 i 0)))))
		(_port (_int shiftedOut 3 0 17(_ent(_out))))
		(_port (_int zeroOut -2 0 18(_ent(_out))))
		(_port (_int msb -2 0 19(_ent(_out))))
		(_sig (_int zero -2 0 58(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1312 0 59(_array -2 ((_dto c 26 i 0)))))
		(_sig (_int actualData 4 0 59(_arch(_uni))))
		(_sig (_int accData 4 0 60(_arch(_uni))))
		(_sig (_int zeroData 4 0 61(_arch(_uni))))
		(_sig (_int zeroDataOut 4 0 62(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 63(_array -2 ((_dto c 27 i 0)))))
		(_sig (_int shift 5 0 63(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_trgt(9))(_sens(3))(_mon))))
			(line__70(_arch 1 0 70(_assignment (_trgt(10))(_sens(9)(11)(4)))))
			(line__72(_arch 2 0 72(_assignment (_trgt(8))(_sens(10(_index 28)))(_read(10(_index 29))))))
			(line__105(_arch 3 0 105(_assignment (_trgt(12))(_sens(9)(4)))))
			(line__118(_arch 4 0 118(_assignment (_trgt(7))(_sens(9)(13))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Rotator_Arch 30 -1)
)
I 000059 55 2218          1497685551452 ShiftAdjuster_Arch
(_unit VHDL (shiftadjuster 0 5(shiftadjuster_arch 0 15))
	(_version vd0)
	(_time 1497685551453 2017.06.17 09:45:51)
	(_source (\./../../../src/shiftadjuster.vhd\))
	(_parameters tan)
	(_code db8f8989818c86cddfd4cf818bdddfdd8adcdedcd8)
	(_ent
		(_time 1497540646711)
	)
	(_comp
		(AdderSubtractor
			(_object
				(_gen (_int size -1 0 17(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 19(_array -2 ((_dto c 1 i 0)))))
				(_port (_int inA 3 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 20(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inB 4 0 20(_ent (_in))))
				(_port (_int sumSub -2 0 21(_ent (_in))))
				(_port (_int carryOut -2 0 22(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 23(_array -2 ((_dto c 3 i 0)))))
				(_port (_int value 5 0 23(_ent (_out))))
			)
		)
	)
	(_inst subtractor 0 32(_comp AdderSubtractor)
		(_gen
			((size)(_code 4))
		)
		(_port
			((inA)((_others(i 3))))
			((inB)(input))
			((sumSub)((i 2)))
			((carryOut)(_open))
			((value)(subOutput))
		)
		(_use (_ent . AdderSubtractor)
			(_gen
				((size)(_code 5))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((sumSub)(sumSub))
				((carryOut)(carryOut))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 10(_array -2 ((_dto c 6 i 0)))))
		(_port (_int input 0 0 10(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2 ((_dto c 7 i 0)))))
		(_port (_int output 1 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 27(_array -2 ((_dto c 8 i 0)))))
		(_sig (_int subOutput 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ShiftAdjuster_Arch 9 -1)
)
I 000062 55 2862          1497685551514 ShiftAdjuster_TB_Arch
(_unit VHDL (shiftadjuster_tb 0 5(shiftadjuster_tb_arch 0 8))
	(_version vd0)
	(_time 1497685551515 2017.06.17 09:45:51)
	(_source (\./../../../test/asjuster_tb.vhd\))
	(_parameters tan)
	(_code 194d481e184e440f1b4d0d43491f1d1f481e1c1e1a)
	(_ent
		(_time 1497541178009)
	)
	(_comp
		(ShiftAdjuster
			(_object
				(_gen (_int size -1 0 14(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 17(_array -2 ((_dto c 2 i 0)))))
				(_port (_int input 1 0 17(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 18(_array -2 ((_dto c 3 i 0)))))
				(_port (_int output 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -1 0 23(_ent((i 8)))))
				(_port (_int clock -2 0 25(_ent (_in))))
				(_port (_int reset -2 0 26(_ent (_in))))
				(_port (_int zero -2 0 27(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 28(_array -2 ((_dto c 4 i 0)))))
				(_port (_int inA 1 0 28(_ent (_in))))
				(_port (_int sumSub -2 0 29(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 30(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 2 0 30(_ent (_out))))
			)
		)
	)
	(_inst adjusterUnderTest 0 42(_comp ShiftAdjuster)
		(_gen
			((size)((i 4)))
		)
		(_port
			((input)(test_in))
			((output)(test_shift))
		)
		(_use (_ent . ShiftAdjuster)
			(_gen
				((size)((i 4)))
			)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst counter 0 49(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((zero)((i 2)))
			((inA)(_code 6))
			((sumSub)((i 2)))
			((value)(test_in))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_cnst (_int SHIFT_SIZE -1 0 10(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 34(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_in 0 0 34(_arch(_uni))))
		(_sig (_int test_shift 0 0 35(_arch(_uni))))
		(_sig (_int test_reset -2 0 37(_arch(_uni((i 3))))))
		(_sig (_int test_clock -2 0 38(_arch(_uni((i 2))))))
		(_sig (_int test_end -2 0 39(_arch(_uni((i 2))))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment (_trgt(3))(_sens(3)(4)))))
			(driveProcess(_arch 1 0 64(_prcs (_wait_for)(_trgt(2)(4)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ShiftAdjuster_TB_Arch 7 -1)
)
I 000051 55 3304          1497685551577 Atan2_Arch
(_unit VHDL (atan2 0 5(atan2_arch 0 17))
	(_version vd0)
	(_time 1497685551578 2017.06.17 09:45:51)
	(_source (\./../../../src/atan2.vhd\))
	(_parameters tan)
	(_code 580d0b5a540f0d4e0e5c4a02085f5c5e595e0d5b5a)
	(_ent
		(_time 1497683728596)
	)
	(_comp
		(Accumulator
			(_object
				(_gen (_int size -2 0 27(_ent((i 8)))))
				(_port (_int clock -1 0 29(_ent (_in))))
				(_port (_int reset -1 0 30(_ent (_in))))
				(_port (_int zero -1 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 32(_array -1 ((_dto c 3 i 0)))))
				(_port (_int inA 6 0 32(_ent (_in))))
				(_port (_int sumSub -1 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -1 ((_dto c 4 i 0)))))
				(_port (_int value 7 0 34(_ent (_out))))
			)
		)
	)
	(_inst atanAccumulator 0 46(_comp Accumulator)
		(_gen
			((size)((i 12)))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(atanFromLut))
			((sumSub)(msbB))
			((value)(atan2Out))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 12)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_port (_int clock -1 0 7(_ent(_in))))
		(_port (_int reset -1 0 8(_ent(_in))))
		(_port (_int msbB -1 0 9(_ent(_in))))
		(_port (_int zeroA -1 0 10(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{4-1~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int count 0 0 11(_ent(_in))))
		(_port (_int valid -1 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~12 0 13(_array -1 ((_dto i 11 i 0)))))
		(_port (_int atan2Out 1 0 13(_ent(_out))))
		(_cnst (_int SIZE -2 0 19(_arch((i 12)))))
		(_cnst (_int COUNTER_SIZE -2 0 20(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -2 0 21(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~13 0 23(_array -1 ((_dto i 11 i 0)))))
		(_type (_int bin_array 0 23(_array 2 ((_uto i 0 i 2147483647)))))
		(_type (_int ~bin_array~13 0 24(_array 2 ((_to i 0 i 10)))))
		(_cnst (_int lut 4 0 24(_arch(((_string \"001100100100"\))((_string \"000110010010"\))((_string \"000011101101"\))((_string \"000001111101"\))((_string \"000001000000"\))((_string \"000000100000"\))((_string \"000000010000"\))((_string \"000000001000"\))((_string \"000000000100"\))((_string \"000000000010"\))((_string \"000000000001"\))))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~136 0 38(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int atanFromLut 5 0 38(_arch(_uni))))
		(_sig (_int zero -1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment (_trgt(8))(_sens(4))(_mon))))
			(line__43(_arch 1 0 43(_assignment (_trgt(7))(_sens(3)(4))(_mon))))
			(line__44(_arch 2 0 44(_assignment (_alias((valid)(zero)))(_simpleassign BUF)(_trgt(5))(_sens(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Atan2_Arch 5 -1)
)
I 000052 55 3974          1497685551637 CORDIC_Arch
(_unit VHDL (cordic 0 4(cordic_arch 0 21))
	(_version vd0)
	(_time 1497685551638 2017.06.17 09:45:51)
	(_source (\./../../../src/cordic.vhd\))
	(_parameters tan)
	(_code 96c3c799c6c0c08097928fccc4909590c091949092)
	(_ent
		(_time 1497684937291)
	)
	(_comp
		(Rotator
			(_object
				(_gen (_int size -1 0 24(_ent((i 8)))))
				(_gen (_int counterSize -1 0 25(_ent((i 8)))))
				(_port (_int clock -2 0 28(_ent (_in))))
				(_port (_int reset -2 0 29(_ent (_in))))
				(_port (_int sign -2 0 30(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 31(_array -2 ((_dto c 2 i 0)))))
				(_port (_int count 4 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -2 ((_dto c 3 i 0)))))
				(_port (_int dataIn 5 0 32(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 33(_array -2 ((_dto c 4 i 0)))))
				(_port (_int otherData 6 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -2 ((_dto c 5 i 0)))))
				(_port (_int shiftedOut 7 0 34(_ent (_out))))
				(_port (_int zeroOut -2 0 35(_ent (_out))))
				(_port (_int msb -2 0 36(_ent (_out))))
			)
		)
	)
	(_inst rotatorA 0 49(_comp Rotator)
		(_gen
			((size)(_code 6))
			((counterSize)(_code 7))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((sign)(msb))
			((count)(count))
			((dataIn)(inA))
			((otherData)(shiftedB))
			((shiftedOut)(shiftedA))
			((zeroOut)(zeroA))
			((msb)(_open))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)(_code 8))
				((counterSize)(_code 9))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_inst rotatorB 0 67(_comp Rotator)
		(_gen
			((size)(_code 10))
			((counterSize)(_code 11))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((sign)(notMsb))
			((count)(count))
			((dataIn)(inB))
			((otherData)(shiftedA))
			((shiftedOut)(shiftedB))
			((zeroOut)(_open))
			((msb)(msb))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)(_code 12))
				((counterSize)(_code 13))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 6 \8\ (_ent gms((i 8)))))
		(_gen (_int counterSize -1 0 7 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 10(_ent(_in))))
		(_port (_int reset -2 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 14 i 0)))))
		(_port (_int inA 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 15 i 0)))))
		(_port (_int inB 1 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~12 0 14(_array -2 ((_dto c 16 i 0)))))
		(_port (_int count 2 0 14(_ent(_in))))
		(_port (_int zeroA -2 0 15(_ent(_out))))
		(_port (_int msbB -2 0 16(_ent(_out))))
		(_sig (_int msb -2 0 40(_arch(_uni))))
		(_sig (_int notMsb -2 0 41(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 42(_array -2 ((_dto c 17 i 0)))))
		(_sig (_int shiftedA 3 0 42(_arch(_uni))))
		(_sig (_int shiftedB 3 0 43(_arch(_uni))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment (_alias((msbB)(msb)))(_simpleassign BUF)(_trgt(6))(_sens(7)))))
			(line__47(_arch 1 0 47(_assignment (_alias((notMsb)(msb)))(_simpleassign "not")(_trgt(8))(_sens(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . CORDIC_Arch 18 -1)
)
I 000060 55 1819          1497685551747 CORDICAtan2_TB_Arch
(_unit VHDL (cordicatan2_tb 0 5(cordicatan2_tb_arch 0 8))
	(_version vd0)
	(_time 1497685551748 2017.06.17 09:45:51)
	(_source (\./../../../test/cordicatan2_tb.vhd\))
	(_parameters tan)
	(_code 035653055655551504511a59510502040705020556)
	(_ent
		(_time 1497684676213)
	)
	(_comp
		(CORDICAtan2
			(_object
				(_port (_int clock -1 0 12(_ent (_in))))
				(_port (_int reset -1 0 13(_ent (_in))))
				(_port (_int inA 0 0 14(_ent (_in))))
				(_port (_int inB 0 0 15(_ent (_in))))
				(_port (_int valid -1 0 16(_ent (_out))))
				(_port (_int atan2Out 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst cordicAtan2UnderTest 0 32(_comp CORDICAtan2)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((inA)(test_inA))
			((inB)(test_inB))
			((valid)(_open))
			((atan2Out)(_open))
		)
		(_use (_ent . CORDICAtan2)
		)
	)
	(_object
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~13 0 14(_array -1 ((_dto i 11 i 0)))))
		(_cnst (_int SIZE -2 0 21(_arch((i 12)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~13 0 23(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int test_inA 1 0 23(_arch(_uni))))
		(_sig (_int test_inB 1 0 24(_arch(_uni))))
		(_sig (_int test_reset -1 0 26(_arch(_uni((i 3))))))
		(_sig (_int test_clock -1 0 27(_arch(_uni((i 2))))))
		(_sig (_int test_end -1 0 28(_arch(_uni((i 2))))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment (_trgt(3))(_sens(3)(4)))))
			(driveProcess(_arch 1 0 46(_prcs (_wait_for)(_trgt(0)(1)(2)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 50463490)
		(33686018 33686018 50529026)
	)
	(_model . CORDICAtan2_TB_Arch 2 -1)
)
I 000055 55 797           1497685560577 FullAdder_Arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 14))
	(_version vd0)
	(_time 1497685560578 2017.06.17 09:46:00)
	(_source (\./../../../src/fulladder.vhd\))
	(_parameters tan)
	(_code 80d3d38f85d78796d28791dad58684868587828686)
	(_ent
		(_time 1497272646463)
	)
	(_object
		(_port (_int inB -1 0 6(_ent(_in))))
		(_port (_int inA -1 0 7(_ent(_in))))
		(_port (_int carryIn -1 0 8(_ent(_in))))
		(_port (_int carryOut -1 0 9(_ent(_out))))
		(_port (_int sum -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(4))(_sens(0)(1)(2)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FullAdder_Arch 2 -1)
)
I 000055 55 1063          1497685560639 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497685560640 2017.06.17 09:46:00)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code beedecebe9e9efa8b8bfa7e5ecb9bab8bbb9bcb8b9)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
I 000063 55 2304          1497685560701 ArithmeticShifter_Arch
(_unit VHDL (arithmeticshifter 0 5(arithmeticshifter_arch 0 17))
	(_version vd0)
	(_time 1497685560702 2017.06.17 09:46:00)
	(_source (\./../../../src/arithmeticshifter.vhd\))
	(_parameters tan)
	(_code fdaea9acabaaa0eafbafe5a7f8fbf8faf9fbf4fbfe)
	(_ent
		(_time 1497519573036)
	)
	(_comp
		(MuxWithOffset
			(_object
				(_gen (_int size -1 0 20(_ent((i 8)))))
				(_gen (_int selSize -1 0 21(_ent((i 3)))))
				(_gen (_int offset -3 0 22(_ent((i 0)))))
				(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~13 0 25(_array -2 ((_dto c 0 i 0)))))
				(_port (_int sel 4 0 25(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 26(_array -2 ((_dto c 1 i 0)))))
				(_port (_int input 5 0 26(_ent (_in))))
				(_port (_int output -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate generateMuxes 0 32(_for 3 )
		(_inst mux 0 33(_comp MuxWithOffset)
			(_gen
				((size)(_code 2))
				((selSize)(_code 3))
				((offset)(_code 4))
			)
			(_port
				((sel)(shift))
				((input)(input))
				((output)(output(_object 2)))
			)
			(_use (_ent . MuxWithOffset)
				(_gen
					((size)(_code 5))
					((selSize)(_code 6))
					((offset)(_code 7))
				)
				(_port
					((sel)(sel))
					((input)(input))
					((output)(output))
				)
			)
		)
		(_object
			(_cnst (_int i 3 0 32(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int shiftSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~12 0 11(_array -2 ((_dto c 8 i 0)))))
		(_port (_int shift 0 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 9 i 0)))))
		(_port (_int input 1 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 10 i 0)))))
		(_port (_int output 2 0 13(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 32(_scalar (_to i 0 c 11))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_Arch 12 -1)
)
I 000059 55 1304          1497685560764 MuxWithOffset_Arch
(_unit VHDL (muxwithoffset 0 5(muxwithoffset_arch 0 18))
	(_version vd0)
	(_time 1497685560765 2017.06.17 09:46:00)
	(_source (\./../../../src/muxwithoffset.vhd\))
	(_parameters tan)
	(_code 3b68393f6c6d672c3e3c22606e3d333d6d3d3d3d3d)
	(_ent
		(_time 1497531642080)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int selSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_gen (_int offset -2 0 9 \0\ (_ent gms((i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~12 0 12(_array -3 ((_dto c 1 i 0)))))
		(_port (_int sel 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -3 ((_dto c 2 i 0)))))
		(_port (_int input 1 0 13(_ent(_in))))
		(_port (_int output -3 0 14(_ent(_out))))
		(_var (_int selValue -2 0 22(_prcs 0((i 0)))))
		(_prcs
			(selection(_arch 0 0 21(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . MuxWithOffset_Arch 3 -1)
)
I 000066 55 2353          1497685560811 ArithmeticShifter_TB_Arch
(_unit VHDL (arithmeticshifter_tb 0 5(arithmeticshifter_tb_arch 0 8))
	(_version vd0)
	(_time 1497685560824 2017.06.17 09:46:00)
	(_source (\./../../../test/shifter_tb.vhd\))
	(_parameters tan)
	(_code 7a292d7a292d276d7d2a62207f7c7f7d7e7c737c79)
	(_ent
		(_time 1497519168129)
	)
	(_comp
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 15(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 16(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int shift 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 4 0 21(_ent (_out))))
			)
		)
	)
	(_inst shifterUnderTest 0 32(_comp ArithmeticShifter)
		(_gen
			((size)((i 12)))
			((shiftSize)((i 4)))
		)
		(_port
			((shift)(test_shift))
			((input)(test_in))
			((output)(_open))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)((i 12)))
				((shiftSize)((i 4)))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 10(_arch((i 12)))))
		(_cnst (_int SHIFT_SIZE -1 0 11(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~134 0 25(_array -2 ((_dto i 11 i 0)))))
		(_sig (_int test_in 0 0 25(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 26(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_shift 1 0 26(_arch(_uni))))
		(_sig (_int test_clock -2 0 28(_arch(_uni((i 2)))(_event))))
		(_sig (_int test_end -2 0 29(_arch(_uni((i 2))))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_trgt(2))(_sens(2)(3)))))
			(driveProcess(_arch 1 0 47(_prcs (_trgt(0)(1)(3))(_sens(2))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_TB_Arch 5 -1)
)
I 000057 55 3248          1497685560874 Accumulator_Arch
(_unit VHDL (accumulator 0 4(accumulator_arch 0 16))
	(_version vd0)
	(_time 1497685560875 2017.06.17 09:46:00)
	(_source (\./../../../src/accumulator.vhd\))
	(_parameters tan)
	(_code a8fbffffa3ffffbfa9a7ecf3fcaefbaea9afacaefe)
	(_ent
		(_time 1497540646602)
	)
	(_comp
		(AdderSubtractor
			(_object
				(_gen (_int size -1 0 18(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inA 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 3 i 0)))))
				(_port (_int inB 4 0 21(_ent (_in))))
				(_port (_int sumSub -2 0 22(_ent (_in))))
				(_port (_int carryOut -2 0 23(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 24(_array -2 ((_dto c 4 i 0)))))
				(_port (_int value 5 0 24(_ent (_out))))
			)
		)
		(GRegister
			(_object
				(_gen (_int size -1 0 29(_ent((i 8)))))
				(_port (_int clock -2 0 31(_ent (_in))))
				(_port (_int reset -2 0 32(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 33(_array -2 ((_dto c 5 i 0)))))
				(_port (_int data 3 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 34(_array -2 ((_dto c 6 i 0)))))
				(_port (_int value 4 0 34(_ent (_out))))
			)
		)
	)
	(_inst addsubInstance 0 48(_comp AdderSubtractor)
		(_gen
			((size)(_code 7))
		)
		(_port
			((inA)(inA))
			((inB)(loopback))
			((sumSub)(sumSub))
			((carryOut)(_open))
			((value)(data))
		)
		(_use (_ent . AdderSubtractor)
			(_gen
				((size)(_code 8))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((sumSub)(sumSub))
				((carryOut)(carryOut))
				((value)(value))
			)
		)
	)
	(_inst registerInstance 0 58(_comp GRegister)
		(_gen
			((size)(_code 9))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((data)(data))
			((value)(cvalue))
		)
		(_use (_ent . GRegister)
			(_gen
				((size)(_code 10))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((data)(data))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 7(_ent(_in))))
		(_port (_int reset -2 0 8(_ent(_in))))
		(_port (_int zero -2 0 9(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 10(_array -2 ((_dto c 11 i 0)))))
		(_port (_int inA 0 0 10(_ent(_in))))
		(_port (_int sumSub -2 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2 ((_dto c 12 i 0)))))
		(_port (_int value 1 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 39(_array -2 ((_dto c 13 i 0)))))
		(_sig (_int data 2 0 39(_arch(_uni))))
		(_sig (_int cvalue 2 0 43(_arch(_uni))))
		(_sig (_int loopback 2 0 44(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_trgt(5))(_sens(7)))))
			(line__72(_arch 1 0 72(_assignment (_trgt(8))(_sens(2)(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Accumulator_Arch 14 -1)
)
I 000061 55 3350          1497685561076 AdderSubtractor_Arch
(_unit VHDL (addersubtractor 0 5(addersubtractor_arch 0 16))
	(_version vd0)
	(_time 1497685561077 2017.06.17 09:46:01)
	(_source (\./../../../src/addersubtractor.vhd\))
	(_parameters tan)
	(_code 74247575742324627520662f267371727673707376)
	(_ent
		(_time 1497540646633)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int inA -2 0 20(_ent (_in))))
				(_port (_int inB -2 0 21(_ent (_in))))
				(_port (_int carryIn -2 0 22(_ent (_in))))
				(_port (_int carryOut -2 0 23(_ent (_out))))
				(_port (_int sum -2 0 24(_ent (_out))))
			)
		)
	)
	(_generate generateFullAdders 0 37(_for 5 )
		(_generate first 0 42(_if 1)
			(_inst fullAdderFirst 0 43(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(sumSub))
					((carryOut)(carryWires(_object 1)))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate internal 0 54(_if 2)
			(_inst fullAdderInternal 0 55(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 3)))
					((carryOut)(carryWires(_object 1)))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate last 0 66(_if 4)
			(_inst fullAdderLast 0 67(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 5)))
					((carryOut)(carryOut))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_object
			(_cnst (_int i 5 0 37(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 6 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 8(_array -2 ((_dto c 6 i 0)))))
		(_port (_int inA 0 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2 ((_dto c 7 i 0)))))
		(_port (_int inB 1 0 9(_ent(_in))))
		(_port (_int sumSub -2 0 10(_ent(_in))))
		(_port (_int carryOut -2 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2 ((_dto c 8 i 0)))))
		(_port (_int value 2 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-2~downto~0}~13 0 28(_array -2 ((_dto c 9 i 0)))))
		(_sig (_int carryWires 3 0 28(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 29(_array -2 ((_dto c 10 i 0)))))
		(_sig (_int actualInA 4 0 29(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 37(_scalar (_to i 0 c 11))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment (_trgt(6))(_sens(0)(2)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . AdderSubtractor_Arch 12 -1)
)
I 000053 55 5442          1497685561264 Rotator_Arch
(_unit VHDL (rotator 0 5(rotator_arch 0 23))
	(_version vd0)
	(_time 1497685561265 2017.06.17 09:46:01)
	(_source (\./../../../src/rotator.vhd\))
	(_parameters tan)
	(_code 2f7e2c2b2f797f39292f3b7528282d282d2979282b)
	(_ent
		(_time 1497542215880)
	)
	(_comp
		(ShiftAdjuster
			(_object
				(_gen (_int size -1 0 50(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 53(_array -2 ((_dto c 5 i 0)))))
				(_port (_int input 6 0 53(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 54(_array -2 ((_dto c 6 i 0)))))
				(_port (_int output 7 0 54(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -1 0 25(_ent((i 8)))))
				(_port (_int clock -2 0 27(_ent (_in))))
				(_port (_int reset -2 0 28(_ent (_in))))
				(_port (_int zero -2 0 29(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 30(_array -2 ((_dto c 7 i 0)))))
				(_port (_int inA 6 0 30(_ent (_in))))
				(_port (_int sumSub -2 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 32(_array -2 ((_dto c 8 i 0)))))
				(_port (_int value 7 0 32(_ent (_out))))
			)
		)
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 38(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 39(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 42(_array -2 ((_dto c 9 i 0)))))
				(_port (_int shift 6 0 42(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 43(_array -2 ((_dto c 10 i 0)))))
				(_port (_int input 7 0 43(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 44(_array -2 ((_dto c 11 i 0)))))
				(_port (_int output 8 0 44(_ent (_out))))
			)
		)
	)
	(_inst adjusterInstance 0 74(_comp ShiftAdjuster)
		(_gen
			((size)(_code 12))
		)
		(_port
			((input)(count))
			((output)(shift))
		)
		(_use (_ent . ShiftAdjuster)
			(_gen
				((size)(_code 13))
			)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst accumulatorInstance 0 83(_comp Accumulator)
		(_gen
			((size)(_code 14))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(otherData))
			((sumSub)(sign))
			((value)(accData))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)(_code 15))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_inst shifter 0 94(_comp ArithmeticShifter)
		(_gen
			((size)(_code 16))
			((shiftSize)(_code 17))
		)
		(_port
			((shift)(shift))
			((input)(actualData))
			((output)(shiftedOut))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)(_code 18))
				((shiftSize)(_code 19))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst checkHalfPi 0 107(_comp Accumulator)
		(_gen
			((size)(_code 20))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(zeroData))
			((sumSub)((i 2)))
			((value)(zeroDataOut))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)(_code 21))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int counterSize -1 0 8 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in))))
		(_port (_int reset -2 0 12(_ent(_in))))
		(_port (_int sign -2 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~12 0 14(_array -2 ((_dto c 22 i 0)))))
		(_port (_int count 0 0 14(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 15(_array -2 ((_dto c 23 i 0)))))
		(_port (_int dataIn 1 0 15(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2 ((_dto c 24 i 0)))))
		(_port (_int otherData 2 0 16(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 17(_array -2 ((_dto c 25 i 0)))))
		(_port (_int shiftedOut 3 0 17(_ent(_out))))
		(_port (_int zeroOut -2 0 18(_ent(_out))))
		(_port (_int msb -2 0 19(_ent(_out))))
		(_sig (_int zero -2 0 58(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1312 0 59(_array -2 ((_dto c 26 i 0)))))
		(_sig (_int actualData 4 0 59(_arch(_uni))))
		(_sig (_int accData 4 0 60(_arch(_uni))))
		(_sig (_int zeroData 4 0 61(_arch(_uni))))
		(_sig (_int zeroDataOut 4 0 62(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 63(_array -2 ((_dto c 27 i 0)))))
		(_sig (_int shift 5 0 63(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_trgt(9))(_sens(3))(_mon))))
			(line__70(_arch 1 0 70(_assignment (_trgt(10))(_sens(9)(11)(4)))))
			(line__72(_arch 2 0 72(_assignment (_trgt(8))(_sens(10(_index 28)))(_read(10(_index 29))))))
			(line__105(_arch 3 0 105(_assignment (_trgt(12))(_sens(9)(4)))))
			(line__118(_arch 4 0 118(_assignment (_trgt(7))(_sens(9)(13))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Rotator_Arch 30 -1)
)
I 000059 55 2218          1497685561465 ShiftAdjuster_Arch
(_unit VHDL (shiftadjuster 0 5(shiftadjuster_arch 0 15))
	(_version vd0)
	(_time 1497685561466 2017.06.17 09:46:01)
	(_source (\./../../../src/shiftadjuster.vhd\))
	(_parameters tan)
	(_code faabf8aaa3ada7ecfef5eea0aafcfefcabfdfffdf9)
	(_ent
		(_time 1497540646711)
	)
	(_comp
		(AdderSubtractor
			(_object
				(_gen (_int size -1 0 17(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 19(_array -2 ((_dto c 1 i 0)))))
				(_port (_int inA 3 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 20(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inB 4 0 20(_ent (_in))))
				(_port (_int sumSub -2 0 21(_ent (_in))))
				(_port (_int carryOut -2 0 22(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 23(_array -2 ((_dto c 3 i 0)))))
				(_port (_int value 5 0 23(_ent (_out))))
			)
		)
	)
	(_inst subtractor 0 32(_comp AdderSubtractor)
		(_gen
			((size)(_code 4))
		)
		(_port
			((inA)((_others(i 3))))
			((inB)(input))
			((sumSub)((i 2)))
			((carryOut)(_open))
			((value)(subOutput))
		)
		(_use (_ent . AdderSubtractor)
			(_gen
				((size)(_code 5))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((sumSub)(sumSub))
				((carryOut)(carryOut))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 10(_array -2 ((_dto c 6 i 0)))))
		(_port (_int input 0 0 10(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2 ((_dto c 7 i 0)))))
		(_port (_int output 1 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 27(_array -2 ((_dto c 8 i 0)))))
		(_sig (_int subOutput 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ShiftAdjuster_Arch 9 -1)
)
I 000062 55 2862          1497685561514 ShiftAdjuster_TB_Arch
(_unit VHDL (shiftadjuster_tb 0 5(shiftadjuster_tb_arch 0 8))
	(_version vd0)
	(_time 1497685561527 2017.06.17 09:46:01)
	(_source (\./../../../test/asjuster_tb.vhd\))
	(_parameters tan)
	(_code 3968383c386e642f3b6d2d63693f3d3f683e3c3e3a)
	(_ent
		(_time 1497541178009)
	)
	(_comp
		(ShiftAdjuster
			(_object
				(_gen (_int size -1 0 14(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 17(_array -2 ((_dto c 2 i 0)))))
				(_port (_int input 1 0 17(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 18(_array -2 ((_dto c 3 i 0)))))
				(_port (_int output 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -1 0 23(_ent((i 8)))))
				(_port (_int clock -2 0 25(_ent (_in))))
				(_port (_int reset -2 0 26(_ent (_in))))
				(_port (_int zero -2 0 27(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 28(_array -2 ((_dto c 4 i 0)))))
				(_port (_int inA 1 0 28(_ent (_in))))
				(_port (_int sumSub -2 0 29(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 30(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 2 0 30(_ent (_out))))
			)
		)
	)
	(_inst adjusterUnderTest 0 42(_comp ShiftAdjuster)
		(_gen
			((size)((i 4)))
		)
		(_port
			((input)(test_in))
			((output)(test_shift))
		)
		(_use (_ent . ShiftAdjuster)
			(_gen
				((size)((i 4)))
			)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst counter 0 49(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((zero)((i 2)))
			((inA)(_code 6))
			((sumSub)((i 2)))
			((value)(test_in))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_cnst (_int SHIFT_SIZE -1 0 10(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 34(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_in 0 0 34(_arch(_uni))))
		(_sig (_int test_shift 0 0 35(_arch(_uni))))
		(_sig (_int test_reset -2 0 37(_arch(_uni((i 3))))))
		(_sig (_int test_clock -2 0 38(_arch(_uni((i 2))))))
		(_sig (_int test_end -2 0 39(_arch(_uni((i 2))))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment (_trgt(3))(_sens(3)(4)))))
			(driveProcess(_arch 1 0 64(_prcs (_wait_for)(_trgt(2)(4)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ShiftAdjuster_TB_Arch 7 -1)
)
I 000051 55 3304          1497685561576 Atan2_Arch
(_unit VHDL (atan2 0 5(atan2_arch 0 17))
	(_version vd0)
	(_time 1497685561577 2017.06.17 09:46:01)
	(_source (\./../../../src/atan2.vhd\))
	(_parameters tan)
	(_code 68386b69643f3d7e3e6c7a32386f6c6e696e3d6b6a)
	(_ent
		(_time 1497683728596)
	)
	(_comp
		(Accumulator
			(_object
				(_gen (_int size -2 0 27(_ent((i 8)))))
				(_port (_int clock -1 0 29(_ent (_in))))
				(_port (_int reset -1 0 30(_ent (_in))))
				(_port (_int zero -1 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 32(_array -1 ((_dto c 3 i 0)))))
				(_port (_int inA 6 0 32(_ent (_in))))
				(_port (_int sumSub -1 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -1 ((_dto c 4 i 0)))))
				(_port (_int value 7 0 34(_ent (_out))))
			)
		)
	)
	(_inst atanAccumulator 0 46(_comp Accumulator)
		(_gen
			((size)((i 12)))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(atanFromLut))
			((sumSub)(msbB))
			((value)(atan2Out))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 12)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_port (_int clock -1 0 7(_ent(_in))))
		(_port (_int reset -1 0 8(_ent(_in))))
		(_port (_int msbB -1 0 9(_ent(_in))))
		(_port (_int zeroA -1 0 10(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{4-1~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int count 0 0 11(_ent(_in))))
		(_port (_int valid -1 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~12 0 13(_array -1 ((_dto i 11 i 0)))))
		(_port (_int atan2Out 1 0 13(_ent(_out))))
		(_cnst (_int SIZE -2 0 19(_arch((i 12)))))
		(_cnst (_int COUNTER_SIZE -2 0 20(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -2 0 21(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~13 0 23(_array -1 ((_dto i 11 i 0)))))
		(_type (_int bin_array 0 23(_array 2 ((_uto i 0 i 2147483647)))))
		(_type (_int ~bin_array~13 0 24(_array 2 ((_to i 0 i 10)))))
		(_cnst (_int lut 4 0 24(_arch(((_string \"001100100100"\))((_string \"000110010010"\))((_string \"000011101101"\))((_string \"000001111101"\))((_string \"000001000000"\))((_string \"000000100000"\))((_string \"000000010000"\))((_string \"000000001000"\))((_string \"000000000100"\))((_string \"000000000010"\))((_string \"000000000001"\))))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~136 0 38(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int atanFromLut 5 0 38(_arch(_uni))))
		(_sig (_int zero -1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment (_trgt(8))(_sens(4))(_mon))))
			(line__43(_arch 1 0 43(_assignment (_trgt(7))(_sens(3)(4))(_mon))))
			(line__44(_arch 2 0 44(_assignment (_alias((valid)(zero)))(_simpleassign BUF)(_trgt(5))(_sens(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Atan2_Arch 5 -1)
)
I 000052 55 3974          1497685561637 CORDIC_Arch
(_unit VHDL (cordic 0 4(cordic_arch 0 21))
	(_version vd0)
	(_time 1497685561638 2017.06.17 09:46:01)
	(_source (\./../../../src/cordic.vhd\))
	(_parameters tan)
	(_code a6f6a7f1f6f0f0b0a7a2bffcf4a0a5a0f0a1a4a0a2)
	(_ent
		(_time 1497684937291)
	)
	(_comp
		(Rotator
			(_object
				(_gen (_int size -1 0 24(_ent((i 8)))))
				(_gen (_int counterSize -1 0 25(_ent((i 8)))))
				(_port (_int clock -2 0 28(_ent (_in))))
				(_port (_int reset -2 0 29(_ent (_in))))
				(_port (_int sign -2 0 30(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 31(_array -2 ((_dto c 2 i 0)))))
				(_port (_int count 4 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -2 ((_dto c 3 i 0)))))
				(_port (_int dataIn 5 0 32(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 33(_array -2 ((_dto c 4 i 0)))))
				(_port (_int otherData 6 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -2 ((_dto c 5 i 0)))))
				(_port (_int shiftedOut 7 0 34(_ent (_out))))
				(_port (_int zeroOut -2 0 35(_ent (_out))))
				(_port (_int msb -2 0 36(_ent (_out))))
			)
		)
	)
	(_inst rotatorA 0 49(_comp Rotator)
		(_gen
			((size)(_code 6))
			((counterSize)(_code 7))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((sign)(msb))
			((count)(count))
			((dataIn)(inA))
			((otherData)(shiftedB))
			((shiftedOut)(shiftedA))
			((zeroOut)(zeroA))
			((msb)(_open))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)(_code 8))
				((counterSize)(_code 9))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_inst rotatorB 0 67(_comp Rotator)
		(_gen
			((size)(_code 10))
			((counterSize)(_code 11))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((sign)(notMsb))
			((count)(count))
			((dataIn)(inB))
			((otherData)(shiftedA))
			((shiftedOut)(shiftedB))
			((zeroOut)(_open))
			((msb)(msb))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)(_code 12))
				((counterSize)(_code 13))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 6 \8\ (_ent gms((i 8)))))
		(_gen (_int counterSize -1 0 7 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 10(_ent(_in))))
		(_port (_int reset -2 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 14 i 0)))))
		(_port (_int inA 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 15 i 0)))))
		(_port (_int inB 1 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~12 0 14(_array -2 ((_dto c 16 i 0)))))
		(_port (_int count 2 0 14(_ent(_in))))
		(_port (_int zeroA -2 0 15(_ent(_out))))
		(_port (_int msbB -2 0 16(_ent(_out))))
		(_sig (_int msb -2 0 40(_arch(_uni))))
		(_sig (_int notMsb -2 0 41(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 42(_array -2 ((_dto c 17 i 0)))))
		(_sig (_int shiftedA 3 0 42(_arch(_uni))))
		(_sig (_int shiftedB 3 0 43(_arch(_uni))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment (_alias((msbB)(msb)))(_simpleassign BUF)(_trgt(6))(_sens(7)))))
			(line__47(_arch 1 0 47(_assignment (_alias((notMsb)(msb)))(_simpleassign "not")(_trgt(8))(_sens(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . CORDIC_Arch 18 -1)
)
I 000060 55 1819          1497685561731 CORDICAtan2_TB_Arch
(_unit VHDL (cordicatan2_tb 0 5(cordicatan2_tb_arch 0 8))
	(_version vd0)
	(_time 1497685561732 2017.06.17 09:46:01)
	(_source (\./../../../test/cordicatan2_tb.vhd\))
	(_parameters tan)
	(_code 045404025652521203561d5e560205030002050251)
	(_ent
		(_time 1497684676213)
	)
	(_comp
		(CORDICAtan2
			(_object
				(_port (_int clock -1 0 12(_ent (_in))))
				(_port (_int reset -1 0 13(_ent (_in))))
				(_port (_int inA 0 0 14(_ent (_in))))
				(_port (_int inB 0 0 15(_ent (_in))))
				(_port (_int valid -1 0 16(_ent (_out))))
				(_port (_int atan2Out 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst cordicAtan2UnderTest 0 32(_comp CORDICAtan2)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((inA)(test_inA))
			((inB)(test_inB))
			((valid)(_open))
			((atan2Out)(_open))
		)
		(_use (_ent . CORDICAtan2)
		)
	)
	(_object
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~13 0 14(_array -1 ((_dto i 11 i 0)))))
		(_cnst (_int SIZE -2 0 21(_arch((i 12)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~13 0 23(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int test_inA 1 0 23(_arch(_uni))))
		(_sig (_int test_inB 1 0 24(_arch(_uni))))
		(_sig (_int test_reset -1 0 26(_arch(_uni((i 3))))))
		(_sig (_int test_clock -1 0 27(_arch(_uni((i 2))))))
		(_sig (_int test_end -1 0 28(_arch(_uni((i 2))))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment (_trgt(3))(_sens(3)(4)))))
			(driveProcess(_arch 1 0 46(_prcs (_wait_for)(_trgt(0)(1)(2)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 50463490)
		(33686018 33686018 50529026)
	)
	(_model . CORDICAtan2_TB_Arch 2 -1)
)
I 000055 55 797           1497685576421 FullAdder_Arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 14))
	(_version vd0)
	(_time 1497685576422 2017.06.17 09:46:16)
	(_source (\./../../../src/fulladder.vhd\))
	(_parameters tan)
	(_code 636736626534647531647239366567656664616565)
	(_ent
		(_time 1497272646463)
	)
	(_object
		(_port (_int inB -1 0 6(_ent(_in))))
		(_port (_int inA -1 0 7(_ent(_in))))
		(_port (_int carryIn -1 0 8(_ent(_in))))
		(_port (_int carryOut -1 0 9(_ent(_out))))
		(_port (_int sum -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(4))(_sens(0)(1)(2)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FullAdder_Arch 2 -1)
)
I 000055 55 1063          1497685576481 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497685576482 2017.06.17 09:46:16)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code a2a6f6f4a2f5f3b4a4a3bbf9f0a5a6a4a7a5a0a4a5)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
I 000063 55 2304          1497685576545 ArithmeticShifter_Arch
(_unit VHDL (arithmeticshifter 0 5(arithmeticshifter_arch 0 17))
	(_version vd0)
	(_time 1497685576546 2017.06.17 09:46:16)
	(_source (\./../../../src/arithmeticshifter.vhd\))
	(_parameters tan)
	(_code e0e4b2b2e2b7bdf7e6b2f8bae5e6e5e7e4e6e9e6e3)
	(_ent
		(_time 1497519573036)
	)
	(_comp
		(MuxWithOffset
			(_object
				(_gen (_int size -1 0 20(_ent((i 8)))))
				(_gen (_int selSize -1 0 21(_ent((i 3)))))
				(_gen (_int offset -3 0 22(_ent((i 0)))))
				(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~13 0 25(_array -2 ((_dto c 0 i 0)))))
				(_port (_int sel 4 0 25(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 26(_array -2 ((_dto c 1 i 0)))))
				(_port (_int input 5 0 26(_ent (_in))))
				(_port (_int output -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate generateMuxes 0 32(_for 3 )
		(_inst mux 0 33(_comp MuxWithOffset)
			(_gen
				((size)(_code 2))
				((selSize)(_code 3))
				((offset)(_code 4))
			)
			(_port
				((sel)(shift))
				((input)(input))
				((output)(output(_object 2)))
			)
			(_use (_ent . MuxWithOffset)
				(_gen
					((size)(_code 5))
					((selSize)(_code 6))
					((offset)(_code 7))
				)
				(_port
					((sel)(sel))
					((input)(input))
					((output)(output))
				)
			)
		)
		(_object
			(_cnst (_int i 3 0 32(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int shiftSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~12 0 11(_array -2 ((_dto c 8 i 0)))))
		(_port (_int shift 0 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 9 i 0)))))
		(_port (_int input 1 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 10 i 0)))))
		(_port (_int output 2 0 13(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 32(_scalar (_to i 0 c 11))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_Arch 12 -1)
)
I 000059 55 1304          1497685576608 MuxWithOffset_Arch
(_unit VHDL (muxwithoffset 0 5(muxwithoffset_arch 0 18))
	(_version vd0)
	(_time 1497685576609 2017.06.17 09:46:16)
	(_source (\./../../../src/muxwithoffset.vhd\))
	(_parameters tan)
	(_code 1f1b1f194c4943081a1806444a1917194919191919)
	(_ent
		(_time 1497531642080)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int selSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_gen (_int offset -2 0 9 \0\ (_ent gms((i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~12 0 12(_array -3 ((_dto c 1 i 0)))))
		(_port (_int sel 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -3 ((_dto c 2 i 0)))))
		(_port (_int input 1 0 13(_ent(_in))))
		(_port (_int output -3 0 14(_ent(_out))))
		(_var (_int selValue -2 0 22(_prcs 0((i 0)))))
		(_prcs
			(selection(_arch 0 0 21(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . MuxWithOffset_Arch 3 -1)
)
I 000066 55 2353          1497685576655 ArithmeticShifter_TB_Arch
(_unit VHDL (arithmeticshifter_tb 0 5(arithmeticshifter_tb_arch 0 8))
	(_version vd0)
	(_time 1497685576656 2017.06.17 09:46:16)
	(_source (\./../../../test/shifter_tb.vhd\))
	(_parameters tan)
	(_code 4e4a1b4d19191359491e56144b484b494a4847484d)
	(_ent
		(_time 1497519168129)
	)
	(_comp
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 15(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 16(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int shift 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 4 0 21(_ent (_out))))
			)
		)
	)
	(_inst shifterUnderTest 0 32(_comp ArithmeticShifter)
		(_gen
			((size)((i 12)))
			((shiftSize)((i 4)))
		)
		(_port
			((shift)(test_shift))
			((input)(test_in))
			((output)(_open))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)((i 12)))
				((shiftSize)((i 4)))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 10(_arch((i 12)))))
		(_cnst (_int SHIFT_SIZE -1 0 11(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~134 0 25(_array -2 ((_dto i 11 i 0)))))
		(_sig (_int test_in 0 0 25(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 26(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_shift 1 0 26(_arch(_uni))))
		(_sig (_int test_clock -2 0 28(_arch(_uni((i 2)))(_event))))
		(_sig (_int test_end -2 0 29(_arch(_uni((i 2))))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_trgt(2))(_sens(2)(3)))))
			(driveProcess(_arch 1 0 47(_prcs (_trgt(0)(1)(3))(_sens(2))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_TB_Arch 5 -1)
)
I 000057 55 3248          1497685576718 Accumulator_Arch
(_unit VHDL (accumulator 0 4(accumulator_arch 0 16))
	(_version vd0)
	(_time 1497685576719 2017.06.17 09:46:16)
	(_source (\./../../../src/accumulator.vhd\))
	(_parameters tan)
	(_code 8c88d982dcdbdb9b8d83c8d7d88adf8a8d8b888ada)
	(_ent
		(_time 1497540646602)
	)
	(_comp
		(AdderSubtractor
			(_object
				(_gen (_int size -1 0 18(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inA 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 3 i 0)))))
				(_port (_int inB 4 0 21(_ent (_in))))
				(_port (_int sumSub -2 0 22(_ent (_in))))
				(_port (_int carryOut -2 0 23(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 24(_array -2 ((_dto c 4 i 0)))))
				(_port (_int value 5 0 24(_ent (_out))))
			)
		)
		(GRegister
			(_object
				(_gen (_int size -1 0 29(_ent((i 8)))))
				(_port (_int clock -2 0 31(_ent (_in))))
				(_port (_int reset -2 0 32(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 33(_array -2 ((_dto c 5 i 0)))))
				(_port (_int data 3 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 34(_array -2 ((_dto c 6 i 0)))))
				(_port (_int value 4 0 34(_ent (_out))))
			)
		)
	)
	(_inst addsubInstance 0 48(_comp AdderSubtractor)
		(_gen
			((size)(_code 7))
		)
		(_port
			((inA)(inA))
			((inB)(loopback))
			((sumSub)(sumSub))
			((carryOut)(_open))
			((value)(data))
		)
		(_use (_ent . AdderSubtractor)
			(_gen
				((size)(_code 8))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((sumSub)(sumSub))
				((carryOut)(carryOut))
				((value)(value))
			)
		)
	)
	(_inst registerInstance 0 58(_comp GRegister)
		(_gen
			((size)(_code 9))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((data)(data))
			((value)(cvalue))
		)
		(_use (_ent . GRegister)
			(_gen
				((size)(_code 10))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((data)(data))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 7(_ent(_in))))
		(_port (_int reset -2 0 8(_ent(_in))))
		(_port (_int zero -2 0 9(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 10(_array -2 ((_dto c 11 i 0)))))
		(_port (_int inA 0 0 10(_ent(_in))))
		(_port (_int sumSub -2 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2 ((_dto c 12 i 0)))))
		(_port (_int value 1 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 39(_array -2 ((_dto c 13 i 0)))))
		(_sig (_int data 2 0 39(_arch(_uni))))
		(_sig (_int cvalue 2 0 43(_arch(_uni))))
		(_sig (_int loopback 2 0 44(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_trgt(5))(_sens(7)))))
			(line__72(_arch 1 0 72(_assignment (_trgt(8))(_sens(2)(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Accumulator_Arch 14 -1)
)
I 000061 55 3350          1497685576764 AdderSubtractor_Arch
(_unit VHDL (addersubtractor 0 5(addersubtractor_arch 0 16))
	(_version vd0)
	(_time 1497685576765 2017.06.17 09:46:16)
	(_source (\./../../../src/addersubtractor.vhd\))
	(_parameters tan)
	(_code bbbfeeefedecebadbaefa9e0e9bcbebdb9bcbfbcb9)
	(_ent
		(_time 1497540646633)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int inA -2 0 20(_ent (_in))))
				(_port (_int inB -2 0 21(_ent (_in))))
				(_port (_int carryIn -2 0 22(_ent (_in))))
				(_port (_int carryOut -2 0 23(_ent (_out))))
				(_port (_int sum -2 0 24(_ent (_out))))
			)
		)
	)
	(_generate generateFullAdders 0 37(_for 5 )
		(_generate first 0 42(_if 1)
			(_inst fullAdderFirst 0 43(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(sumSub))
					((carryOut)(carryWires(_object 1)))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate internal 0 54(_if 2)
			(_inst fullAdderInternal 0 55(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 3)))
					((carryOut)(carryWires(_object 1)))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate last 0 66(_if 4)
			(_inst fullAdderLast 0 67(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 5)))
					((carryOut)(carryOut))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_object
			(_cnst (_int i 5 0 37(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 6 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 8(_array -2 ((_dto c 6 i 0)))))
		(_port (_int inA 0 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2 ((_dto c 7 i 0)))))
		(_port (_int inB 1 0 9(_ent(_in))))
		(_port (_int sumSub -2 0 10(_ent(_in))))
		(_port (_int carryOut -2 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2 ((_dto c 8 i 0)))))
		(_port (_int value 2 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-2~downto~0}~13 0 28(_array -2 ((_dto c 9 i 0)))))
		(_sig (_int carryWires 3 0 28(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 29(_array -2 ((_dto c 10 i 0)))))
		(_sig (_int actualInA 4 0 29(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 37(_scalar (_to i 0 c 11))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment (_trgt(6))(_sens(0)(2)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . AdderSubtractor_Arch 12 -1)
)
I 000053 55 5442          1497685576827 Rotator_Arch
(_unit VHDL (rotator 0 5(rotator_arch 0 23))
	(_version vd0)
	(_time 1497685576828 2017.06.17 09:46:16)
	(_source (\./../../../src/rotator.vhd\))
	(_parameters tan)
	(_code faffacaafdacaaecfcfaeea0fdfdf8fdf8fcacfdfe)
	(_ent
		(_time 1497542215880)
	)
	(_comp
		(ShiftAdjuster
			(_object
				(_gen (_int size -1 0 50(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 53(_array -2 ((_dto c 5 i 0)))))
				(_port (_int input 6 0 53(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 54(_array -2 ((_dto c 6 i 0)))))
				(_port (_int output 7 0 54(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -1 0 25(_ent((i 8)))))
				(_port (_int clock -2 0 27(_ent (_in))))
				(_port (_int reset -2 0 28(_ent (_in))))
				(_port (_int zero -2 0 29(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 30(_array -2 ((_dto c 7 i 0)))))
				(_port (_int inA 6 0 30(_ent (_in))))
				(_port (_int sumSub -2 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 32(_array -2 ((_dto c 8 i 0)))))
				(_port (_int value 7 0 32(_ent (_out))))
			)
		)
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 38(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 39(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 42(_array -2 ((_dto c 9 i 0)))))
				(_port (_int shift 6 0 42(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 43(_array -2 ((_dto c 10 i 0)))))
				(_port (_int input 7 0 43(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 44(_array -2 ((_dto c 11 i 0)))))
				(_port (_int output 8 0 44(_ent (_out))))
			)
		)
	)
	(_inst adjusterInstance 0 74(_comp ShiftAdjuster)
		(_gen
			((size)(_code 12))
		)
		(_port
			((input)(count))
			((output)(shift))
		)
		(_use (_ent . ShiftAdjuster)
			(_gen
				((size)(_code 13))
			)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst accumulatorInstance 0 83(_comp Accumulator)
		(_gen
			((size)(_code 14))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(otherData))
			((sumSub)(sign))
			((value)(accData))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)(_code 15))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_inst shifter 0 94(_comp ArithmeticShifter)
		(_gen
			((size)(_code 16))
			((shiftSize)(_code 17))
		)
		(_port
			((shift)(shift))
			((input)(actualData))
			((output)(shiftedOut))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)(_code 18))
				((shiftSize)(_code 19))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst checkHalfPi 0 107(_comp Accumulator)
		(_gen
			((size)(_code 20))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(zeroData))
			((sumSub)((i 2)))
			((value)(zeroDataOut))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)(_code 21))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int counterSize -1 0 8 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in))))
		(_port (_int reset -2 0 12(_ent(_in))))
		(_port (_int sign -2 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~12 0 14(_array -2 ((_dto c 22 i 0)))))
		(_port (_int count 0 0 14(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 15(_array -2 ((_dto c 23 i 0)))))
		(_port (_int dataIn 1 0 15(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2 ((_dto c 24 i 0)))))
		(_port (_int otherData 2 0 16(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 17(_array -2 ((_dto c 25 i 0)))))
		(_port (_int shiftedOut 3 0 17(_ent(_out))))
		(_port (_int zeroOut -2 0 18(_ent(_out))))
		(_port (_int msb -2 0 19(_ent(_out))))
		(_sig (_int zero -2 0 58(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1312 0 59(_array -2 ((_dto c 26 i 0)))))
		(_sig (_int actualData 4 0 59(_arch(_uni))))
		(_sig (_int accData 4 0 60(_arch(_uni))))
		(_sig (_int zeroData 4 0 61(_arch(_uni))))
		(_sig (_int zeroDataOut 4 0 62(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 63(_array -2 ((_dto c 27 i 0)))))
		(_sig (_int shift 5 0 63(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_trgt(9))(_sens(3))(_mon))))
			(line__70(_arch 1 0 70(_assignment (_trgt(10))(_sens(9)(11)(4)))))
			(line__72(_arch 2 0 72(_assignment (_trgt(8))(_sens(10(_index 28)))(_read(10(_index 29))))))
			(line__105(_arch 3 0 105(_assignment (_trgt(12))(_sens(9)(4)))))
			(line__118(_arch 4 0 118(_assignment (_trgt(7))(_sens(9)(13))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Rotator_Arch 30 -1)
)
I 000059 55 2218          1497685576903 ShiftAdjuster_Arch
(_unit VHDL (shiftadjuster 0 5(shiftadjuster_arch 0 15))
	(_version vd0)
	(_time 1497685576904 2017.06.17 09:46:16)
	(_source (\./../../../src/shiftadjuster.vhd\))
	(_parameters tan)
	(_code 484d1e4a481f155e4c475c12184e4c4e194f4d4f4b)
	(_ent
		(_time 1497540646711)
	)
	(_comp
		(AdderSubtractor
			(_object
				(_gen (_int size -1 0 17(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 19(_array -2 ((_dto c 1 i 0)))))
				(_port (_int inA 3 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 20(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inB 4 0 20(_ent (_in))))
				(_port (_int sumSub -2 0 21(_ent (_in))))
				(_port (_int carryOut -2 0 22(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 23(_array -2 ((_dto c 3 i 0)))))
				(_port (_int value 5 0 23(_ent (_out))))
			)
		)
	)
	(_inst subtractor 0 32(_comp AdderSubtractor)
		(_gen
			((size)(_code 4))
		)
		(_port
			((inA)((_others(i 3))))
			((inB)(input))
			((sumSub)((i 2)))
			((carryOut)(_open))
			((value)(subOutput))
		)
		(_use (_ent . AdderSubtractor)
			(_gen
				((size)(_code 5))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((sumSub)(sumSub))
				((carryOut)(carryOut))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 10(_array -2 ((_dto c 6 i 0)))))
		(_port (_int input 0 0 10(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2 ((_dto c 7 i 0)))))
		(_port (_int output 1 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 27(_array -2 ((_dto c 8 i 0)))))
		(_sig (_int subOutput 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ShiftAdjuster_Arch 9 -1)
)
I 000062 55 2862          1497685576951 ShiftAdjuster_TB_Arch
(_unit VHDL (shiftadjuster_tb 0 5(shiftadjuster_tb_arch 0 8))
	(_version vd0)
	(_time 1497685576952 2017.06.17 09:46:16)
	(_source (\./../../../test/asjuster_tb.vhd\))
	(_parameters tan)
	(_code 7772217678202a617523632d277173712670727074)
	(_ent
		(_time 1497541178009)
	)
	(_comp
		(ShiftAdjuster
			(_object
				(_gen (_int size -1 0 14(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 17(_array -2 ((_dto c 2 i 0)))))
				(_port (_int input 1 0 17(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 18(_array -2 ((_dto c 3 i 0)))))
				(_port (_int output 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -1 0 23(_ent((i 8)))))
				(_port (_int clock -2 0 25(_ent (_in))))
				(_port (_int reset -2 0 26(_ent (_in))))
				(_port (_int zero -2 0 27(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 28(_array -2 ((_dto c 4 i 0)))))
				(_port (_int inA 1 0 28(_ent (_in))))
				(_port (_int sumSub -2 0 29(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 30(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 2 0 30(_ent (_out))))
			)
		)
	)
	(_inst adjusterUnderTest 0 42(_comp ShiftAdjuster)
		(_gen
			((size)((i 4)))
		)
		(_port
			((input)(test_in))
			((output)(test_shift))
		)
		(_use (_ent . ShiftAdjuster)
			(_gen
				((size)((i 4)))
			)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst counter 0 49(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((zero)((i 2)))
			((inA)(_code 6))
			((sumSub)((i 2)))
			((value)(test_in))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_cnst (_int SHIFT_SIZE -1 0 10(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 34(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_in 0 0 34(_arch(_uni))))
		(_sig (_int test_shift 0 0 35(_arch(_uni))))
		(_sig (_int test_reset -2 0 37(_arch(_uni((i 3))))))
		(_sig (_int test_clock -2 0 38(_arch(_uni((i 2))))))
		(_sig (_int test_end -2 0 39(_arch(_uni((i 2))))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment (_trgt(3))(_sens(3)(4)))))
			(driveProcess(_arch 1 0 64(_prcs (_wait_for)(_trgt(2)(4)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ShiftAdjuster_TB_Arch 7 -1)
)
I 000051 55 3304          1497685577014 Atan2_Arch
(_unit VHDL (atan2 0 5(atan2_arch 0 17))
	(_version vd0)
	(_time 1497685577015 2017.06.17 09:46:17)
	(_source (\./../../../src/atan2.vhd\))
	(_parameters tan)
	(_code b5b1e1e0b4e2e0a3e3b1a7efe5b2b1b3b4b3e0b6b7)
	(_ent
		(_time 1497683728596)
	)
	(_comp
		(Accumulator
			(_object
				(_gen (_int size -2 0 27(_ent((i 8)))))
				(_port (_int clock -1 0 29(_ent (_in))))
				(_port (_int reset -1 0 30(_ent (_in))))
				(_port (_int zero -1 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 32(_array -1 ((_dto c 3 i 0)))))
				(_port (_int inA 6 0 32(_ent (_in))))
				(_port (_int sumSub -1 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -1 ((_dto c 4 i 0)))))
				(_port (_int value 7 0 34(_ent (_out))))
			)
		)
	)
	(_inst atanAccumulator 0 46(_comp Accumulator)
		(_gen
			((size)((i 12)))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(atanFromLut))
			((sumSub)(msbB))
			((value)(atan2Out))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 12)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_port (_int clock -1 0 7(_ent(_in))))
		(_port (_int reset -1 0 8(_ent(_in))))
		(_port (_int msbB -1 0 9(_ent(_in))))
		(_port (_int zeroA -1 0 10(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{4-1~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int count 0 0 11(_ent(_in))))
		(_port (_int valid -1 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~12 0 13(_array -1 ((_dto i 11 i 0)))))
		(_port (_int atan2Out 1 0 13(_ent(_out))))
		(_cnst (_int SIZE -2 0 19(_arch((i 12)))))
		(_cnst (_int COUNTER_SIZE -2 0 20(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -2 0 21(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~13 0 23(_array -1 ((_dto i 11 i 0)))))
		(_type (_int bin_array 0 23(_array 2 ((_uto i 0 i 2147483647)))))
		(_type (_int ~bin_array~13 0 24(_array 2 ((_to i 0 i 10)))))
		(_cnst (_int lut 4 0 24(_arch(((_string \"001100100100"\))((_string \"000110010010"\))((_string \"000011101101"\))((_string \"000001111101"\))((_string \"000001000000"\))((_string \"000000100000"\))((_string \"000000010000"\))((_string \"000000001000"\))((_string \"000000000100"\))((_string \"000000000010"\))((_string \"000000000001"\))))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~136 0 38(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int atanFromLut 5 0 38(_arch(_uni))))
		(_sig (_int zero -1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment (_trgt(8))(_sens(4))(_mon))))
			(line__43(_arch 1 0 43(_assignment (_trgt(7))(_sens(3)(4))(_mon))))
			(line__44(_arch 2 0 44(_assignment (_alias((valid)(zero)))(_simpleassign BUF)(_trgt(5))(_sens(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Atan2_Arch 5 -1)
)
I 000052 55 3974          1497685577074 CORDIC_Arch
(_unit VHDL (cordic 0 4(cordic_arch 0 21))
	(_version vd0)
	(_time 1497685577075 2017.06.17 09:46:17)
	(_source (\./../../../src/cordic.vhd\))
	(_parameters tan)
	(_code f4f0a2a4a6a2a2e2f5f0edaea6f2f7f2a2f3f6f2f0)
	(_ent
		(_time 1497684937291)
	)
	(_comp
		(Rotator
			(_object
				(_gen (_int size -1 0 24(_ent((i 8)))))
				(_gen (_int counterSize -1 0 25(_ent((i 8)))))
				(_port (_int clock -2 0 28(_ent (_in))))
				(_port (_int reset -2 0 29(_ent (_in))))
				(_port (_int sign -2 0 30(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 31(_array -2 ((_dto c 2 i 0)))))
				(_port (_int count 4 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -2 ((_dto c 3 i 0)))))
				(_port (_int dataIn 5 0 32(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 33(_array -2 ((_dto c 4 i 0)))))
				(_port (_int otherData 6 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -2 ((_dto c 5 i 0)))))
				(_port (_int shiftedOut 7 0 34(_ent (_out))))
				(_port (_int zeroOut -2 0 35(_ent (_out))))
				(_port (_int msb -2 0 36(_ent (_out))))
			)
		)
	)
	(_inst rotatorA 0 49(_comp Rotator)
		(_gen
			((size)(_code 6))
			((counterSize)(_code 7))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((sign)(msb))
			((count)(count))
			((dataIn)(inA))
			((otherData)(shiftedB))
			((shiftedOut)(shiftedA))
			((zeroOut)(zeroA))
			((msb)(_open))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)(_code 8))
				((counterSize)(_code 9))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_inst rotatorB 0 67(_comp Rotator)
		(_gen
			((size)(_code 10))
			((counterSize)(_code 11))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((sign)(notMsb))
			((count)(count))
			((dataIn)(inB))
			((otherData)(shiftedA))
			((shiftedOut)(shiftedB))
			((zeroOut)(_open))
			((msb)(msb))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)(_code 12))
				((counterSize)(_code 13))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 6 \8\ (_ent gms((i 8)))))
		(_gen (_int counterSize -1 0 7 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 10(_ent(_in))))
		(_port (_int reset -2 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 14 i 0)))))
		(_port (_int inA 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 15 i 0)))))
		(_port (_int inB 1 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~12 0 14(_array -2 ((_dto c 16 i 0)))))
		(_port (_int count 2 0 14(_ent(_in))))
		(_port (_int zeroA -2 0 15(_ent(_out))))
		(_port (_int msbB -2 0 16(_ent(_out))))
		(_sig (_int msb -2 0 40(_arch(_uni))))
		(_sig (_int notMsb -2 0 41(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 42(_array -2 ((_dto c 17 i 0)))))
		(_sig (_int shiftedA 3 0 42(_arch(_uni))))
		(_sig (_int shiftedB 3 0 43(_arch(_uni))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment (_alias((msbB)(msb)))(_simpleassign BUF)(_trgt(6))(_sens(7)))))
			(line__47(_arch 1 0 47(_assignment (_alias((notMsb)(msb)))(_simpleassign "not")(_trgt(8))(_sens(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . CORDIC_Arch 18 -1)
)
I 000057 55 5248          1497685577136 CORDICAtan2_Arch
(_unit VHDL (cordicatan2 0 5(cordicatan2_arch 0 17))
	(_version vd0)
	(_time 1497685577137 2017.06.17 09:46:17)
	(_source (\./../../../src/cordicatan2.vhd\))
	(_parameters tan)
	(_code 323667376664642431332b68603433353634333467)
	(_ent
		(_time 1497684199664)
	)
	(_comp
		(Atan2
			(_object
				(_port (_int clock -1 0 26(_ent (_in))))
				(_port (_int reset -1 0 27(_ent (_in))))
				(_port (_int msbB -1 0 28(_ent (_in))))
				(_port (_int zeroA -1 0 29(_ent (_in))))
				(_port (_int count 1 0 30(_ent (_in))))
				(_port (_int valid -1 0 31(_ent (_out))))
				(_port (_int atan2Out 2 0 32(_ent (_out))))
			)
		)
		(CORDIC
			(_object
				(_gen (_int size -2 0 38(_ent((i 8)))))
				(_gen (_int counterSize -2 0 39(_ent((i 8)))))
				(_port (_int clock -1 0 42(_ent (_in))))
				(_port (_int reset -1 0 43(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 44(_array -1 ((_dto c 4 i 0)))))
				(_port (_int inA 5 0 44(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 45(_array -1 ((_dto c 5 i 0)))))
				(_port (_int inB 6 0 45(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 46(_array -1 ((_dto c 6 i 0)))))
				(_port (_int count 7 0 46(_ent (_in))))
				(_port (_int zeroA -1 0 47(_ent (_out))))
				(_port (_int msbB -1 0 48(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -2 0 54(_ent((i 8)))))
				(_port (_int clock -1 0 56(_ent (_in))))
				(_port (_int reset -1 0 57(_ent (_in))))
				(_port (_int zero -1 0 58(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 59(_array -1 ((_dto c 7 i 0)))))
				(_port (_int inA 5 0 59(_ent (_in))))
				(_port (_int sumSub -1 0 60(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 61(_array -1 ((_dto c 8 i 0)))))
				(_port (_int value 6 0 61(_ent (_out))))
			)
		)
	)
	(_inst atan2Calculator 0 78(_comp Atan2)
		(_port
			((clock)(clock))
			((reset)(reset))
			((msbB)(msbB))
			((zeroA)(zeroA))
			((count)(count))
			((valid)(valid))
			((atan2Out)(atan2Out))
		)
		(_use (_ent . Atan2)
		)
	)
	(_inst cordicInstance 0 89(_comp CORDIC)
		(_gen
			((size)((i 14)))
			((counterSize)((i 4)))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((inA)(extendedA))
			((inB)(extendedB))
			((count)(count))
			((zeroA)(zeroA))
			((msbB)(msbB))
		)
		(_use (_ent . CORDIC)
			(_gen
				((size)((i 14)))
				((counterSize)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((inA)(inA))
				((inB)(inB))
				((count)(count))
				((zeroA)(zeroA))
				((msbB)(msbB))
			)
		)
	)
	(_inst counter 0 104(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zeroCounter))
			((inA)(counterIn))
			((sumSub)((i 2)))
			((value)(count))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_port (_int clock -1 0 7(_ent(_in))))
		(_port (_int reset -1 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~12 0 9(_array -1 ((_dto i 11 i 0)))))
		(_port (_int inA 0 0 9(_ent(_in))))
		(_port (_int inB 0 0 10(_ent(_in))))
		(_port (_int valid -1 0 11(_ent(_out))))
		(_port (_int atan2Out 0 0 12(_ent(_out))))
		(_cnst (_int SIZE -2 0 19(_arch((i 12)))))
		(_cnst (_int EXTENDED_SIZE -2 0 20(_arch((i 14)))))
		(_cnst (_int COUNTER_SIZE -2 0 21(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -2 0 22(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{4-1~downto~0}~13 0 30(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~13 0 32(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int zeroCounter -1 0 65(_arch(_uni))))
		(_sig (_int msbB -1 0 66(_arch(_uni))))
		(_sig (_int zeroA -1 0 67(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{COUNTER_SIZE-1~downto~0}~13 0 68(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int counterIn 3 0 68(_arch(_uni))))
		(_sig (_int count 3 0 69(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{EXTENDED_SIZE-1~downto~0}~13 0 71(_array -1 ((_dto i 13 i 0)))))
		(_sig (_int extendedA 4 0 71(_arch(_uni))))
		(_sig (_int extendedB 4 0 72(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment (_alias((extendedA)(inA(11))(inA(11))(inA)))(_trgt(11))(_sens(2)))))
			(line__76(_arch 1 0 76(_assignment (_alias((extendedB)(inB(11))(inB(11))(inB)))(_trgt(12))(_sens(3)))))
			(line__115(_arch 2 0 115(_assignment (_trgt(6))(_sens(10))(_mon))))
			(line__116(_arch 3 0 116(_assignment (_trgt(9))(_sens(6))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (0 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . CORDICAtan2_Arch 9 -1)
)
I 000060 55 1819          1497685577216 CORDICAtan2_TB_Arch
(_unit VHDL (cordicatan2_tb 0 5(cordicatan2_tb_arch 0 8))
	(_version vd0)
	(_time 1497685577217 2017.06.17 09:46:17)
	(_source (\./../../../test/cordicatan2_tb.vhd\))
	(_parameters tan)
	(_code 8084d58ed6d6d69687d299dad286818784868186d5)
	(_ent
		(_time 1497684676213)
	)
	(_comp
		(CORDICAtan2
			(_object
				(_port (_int clock -1 0 12(_ent (_in))))
				(_port (_int reset -1 0 13(_ent (_in))))
				(_port (_int inA 0 0 14(_ent (_in))))
				(_port (_int inB 0 0 15(_ent (_in))))
				(_port (_int valid -1 0 16(_ent (_out))))
				(_port (_int atan2Out 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst cordicAtan2UnderTest 0 32(_comp CORDICAtan2)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((inA)(test_inA))
			((inB)(test_inB))
			((valid)(_open))
			((atan2Out)(_open))
		)
		(_use (_ent . CORDICAtan2)
		)
	)
	(_object
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~13 0 14(_array -1 ((_dto i 11 i 0)))))
		(_cnst (_int SIZE -2 0 21(_arch((i 12)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~13 0 23(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int test_inA 1 0 23(_arch(_uni))))
		(_sig (_int test_inB 1 0 24(_arch(_uni))))
		(_sig (_int test_reset -1 0 26(_arch(_uni((i 3))))))
		(_sig (_int test_clock -1 0 27(_arch(_uni((i 2))))))
		(_sig (_int test_end -1 0 28(_arch(_uni((i 2))))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment (_trgt(3))(_sens(3)(4)))))
			(driveProcess(_arch 1 0 46(_prcs (_wait_for)(_trgt(0)(1)(2)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 50463490)
		(33686018 33686018 50529026)
	)
	(_model . CORDICAtan2_TB_Arch 2 -1)
)
I 000052 55 3974          1497685589762 CORDIC_Arch
(_unit VHDL (cordic 0 4(cordic_arch 0 21))
	(_version vd0)
	(_time 1497685589763 2017.06.17 09:46:29)
	(_source (\./../../../src/cordic.vhd\))
	(_parameters tan)
	(_code 8383808dd6d5d59582879ad9d1858085d584818587)
	(_ent
		(_time 1497684937291)
	)
	(_comp
		(Rotator
			(_object
				(_gen (_int size -1 0 24(_ent((i 8)))))
				(_gen (_int counterSize -1 0 25(_ent((i 8)))))
				(_port (_int clock -2 0 28(_ent (_in))))
				(_port (_int reset -2 0 29(_ent (_in))))
				(_port (_int sign -2 0 30(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 31(_array -2 ((_dto c 2 i 0)))))
				(_port (_int count 4 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -2 ((_dto c 3 i 0)))))
				(_port (_int dataIn 5 0 32(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 33(_array -2 ((_dto c 4 i 0)))))
				(_port (_int otherData 6 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -2 ((_dto c 5 i 0)))))
				(_port (_int shiftedOut 7 0 34(_ent (_out))))
				(_port (_int zeroOut -2 0 35(_ent (_out))))
				(_port (_int msb -2 0 36(_ent (_out))))
			)
		)
	)
	(_inst rotatorA 0 49(_comp Rotator)
		(_gen
			((size)(_code 6))
			((counterSize)(_code 7))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((sign)(msb))
			((count)(count))
			((dataIn)(inA))
			((otherData)(shiftedB))
			((shiftedOut)(shiftedA))
			((zeroOut)(zeroA))
			((msb)(_open))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)(_code 8))
				((counterSize)(_code 9))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_inst rotatorB 0 67(_comp Rotator)
		(_gen
			((size)(_code 10))
			((counterSize)(_code 11))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((sign)(notMsb))
			((count)(count))
			((dataIn)(inB))
			((otherData)(shiftedA))
			((shiftedOut)(shiftedB))
			((zeroOut)(_open))
			((msb)(msb))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)(_code 12))
				((counterSize)(_code 13))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 6 \8\ (_ent gms((i 8)))))
		(_gen (_int counterSize -1 0 7 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 10(_ent(_in))))
		(_port (_int reset -2 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 14 i 0)))))
		(_port (_int inA 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 15 i 0)))))
		(_port (_int inB 1 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~12 0 14(_array -2 ((_dto c 16 i 0)))))
		(_port (_int count 2 0 14(_ent(_in))))
		(_port (_int zeroA -2 0 15(_ent(_out))))
		(_port (_int msbB -2 0 16(_ent(_out))))
		(_sig (_int msb -2 0 40(_arch(_uni))))
		(_sig (_int notMsb -2 0 41(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 42(_array -2 ((_dto c 17 i 0)))))
		(_sig (_int shiftedA 3 0 42(_arch(_uni))))
		(_sig (_int shiftedB 3 0 43(_arch(_uni))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment (_alias((msbB)(msb)))(_simpleassign BUF)(_trgt(6))(_sens(7)))))
			(line__47(_arch 1 0 47(_assignment (_alias((notMsb)(msb)))(_simpleassign "not")(_trgt(8))(_sens(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . CORDIC_Arch 18 -1)
)
I 000057 55 5248          1497685589840 CORDICAtan2_Arch
(_unit VHDL (cordicatan2 0 5(cordicatan2_arch 0 17))
	(_version vd0)
	(_time 1497685589841 2017.06.17 09:46:29)
	(_source (\./../../../src/cordicatan2.vhd\))
	(_parameters tan)
	(_code d1d1d283868787c7d2d0c88b83d7d0d6d5d7d0d784)
	(_ent
		(_time 1497684199664)
	)
	(_comp
		(Atan2
			(_object
				(_port (_int clock -1 0 26(_ent (_in))))
				(_port (_int reset -1 0 27(_ent (_in))))
				(_port (_int msbB -1 0 28(_ent (_in))))
				(_port (_int zeroA -1 0 29(_ent (_in))))
				(_port (_int count 1 0 30(_ent (_in))))
				(_port (_int valid -1 0 31(_ent (_out))))
				(_port (_int atan2Out 2 0 32(_ent (_out))))
			)
		)
		(CORDIC
			(_object
				(_gen (_int size -2 0 38(_ent((i 8)))))
				(_gen (_int counterSize -2 0 39(_ent((i 8)))))
				(_port (_int clock -1 0 42(_ent (_in))))
				(_port (_int reset -1 0 43(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 44(_array -1 ((_dto c 4 i 0)))))
				(_port (_int inA 5 0 44(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 45(_array -1 ((_dto c 5 i 0)))))
				(_port (_int inB 6 0 45(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 46(_array -1 ((_dto c 6 i 0)))))
				(_port (_int count 7 0 46(_ent (_in))))
				(_port (_int zeroA -1 0 47(_ent (_out))))
				(_port (_int msbB -1 0 48(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -2 0 54(_ent((i 8)))))
				(_port (_int clock -1 0 56(_ent (_in))))
				(_port (_int reset -1 0 57(_ent (_in))))
				(_port (_int zero -1 0 58(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 59(_array -1 ((_dto c 7 i 0)))))
				(_port (_int inA 5 0 59(_ent (_in))))
				(_port (_int sumSub -1 0 60(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 61(_array -1 ((_dto c 8 i 0)))))
				(_port (_int value 6 0 61(_ent (_out))))
			)
		)
	)
	(_inst atan2Calculator 0 78(_comp Atan2)
		(_port
			((clock)(clock))
			((reset)(reset))
			((msbB)(msbB))
			((zeroA)(zeroA))
			((count)(count))
			((valid)(valid))
			((atan2Out)(atan2Out))
		)
		(_use (_ent . Atan2)
		)
	)
	(_inst cordicInstance 0 89(_comp CORDIC)
		(_gen
			((size)((i 14)))
			((counterSize)((i 4)))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((inA)(extendedA))
			((inB)(extendedB))
			((count)(count))
			((zeroA)(zeroA))
			((msbB)(msbB))
		)
		(_use (_ent . CORDIC)
			(_gen
				((size)((i 14)))
				((counterSize)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((inA)(inA))
				((inB)(inB))
				((count)(count))
				((zeroA)(zeroA))
				((msbB)(msbB))
			)
		)
	)
	(_inst counter 0 104(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zeroCounter))
			((inA)(counterIn))
			((sumSub)((i 2)))
			((value)(count))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_port (_int clock -1 0 7(_ent(_in))))
		(_port (_int reset -1 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~12 0 9(_array -1 ((_dto i 11 i 0)))))
		(_port (_int inA 0 0 9(_ent(_in))))
		(_port (_int inB 0 0 10(_ent(_in))))
		(_port (_int valid -1 0 11(_ent(_out))))
		(_port (_int atan2Out 0 0 12(_ent(_out))))
		(_cnst (_int SIZE -2 0 19(_arch((i 12)))))
		(_cnst (_int EXTENDED_SIZE -2 0 20(_arch((i 14)))))
		(_cnst (_int COUNTER_SIZE -2 0 21(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -2 0 22(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{4-1~downto~0}~13 0 30(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~13 0 32(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int zeroCounter -1 0 65(_arch(_uni))))
		(_sig (_int msbB -1 0 66(_arch(_uni))))
		(_sig (_int zeroA -1 0 67(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{COUNTER_SIZE-1~downto~0}~13 0 68(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int counterIn 3 0 68(_arch(_uni))))
		(_sig (_int count 3 0 69(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{EXTENDED_SIZE-1~downto~0}~13 0 71(_array -1 ((_dto i 13 i 0)))))
		(_sig (_int extendedA 4 0 71(_arch(_uni))))
		(_sig (_int extendedB 4 0 72(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment (_alias((extendedA)(inA(11))(inA(11))(inA)))(_trgt(11))(_sens(2)))))
			(line__76(_arch 1 0 76(_assignment (_alias((extendedB)(inB(11))(inB(11))(inB)))(_trgt(12))(_sens(3)))))
			(line__115(_arch 2 0 115(_assignment (_trgt(6))(_sens(10))(_mon))))
			(line__116(_arch 3 0 116(_assignment (_trgt(9))(_sens(6))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (0 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . CORDICAtan2_Arch 9 -1)
)
I 000060 55 1819          1497685589904 CORDICAtan2_TB_Arch
(_unit VHDL (cordicatan2_tb 0 5(cordicatan2_tb_arch 0 8))
	(_version vd0)
	(_time 1497685589917 2017.06.17 09:46:29)
	(_source (\./../../../test/cordicatan2_tb.vhd\))
	(_parameters tan)
	(_code 1f1f1d181f494909184d06454d191e181b191e194a)
	(_ent
		(_time 1497684676213)
	)
	(_comp
		(CORDICAtan2
			(_object
				(_port (_int clock -1 0 12(_ent (_in))))
				(_port (_int reset -1 0 13(_ent (_in))))
				(_port (_int inA 0 0 14(_ent (_in))))
				(_port (_int inB 0 0 15(_ent (_in))))
				(_port (_int valid -1 0 16(_ent (_out))))
				(_port (_int atan2Out 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst cordicAtan2UnderTest 0 32(_comp CORDICAtan2)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((inA)(test_inA))
			((inB)(test_inB))
			((valid)(_open))
			((atan2Out)(_open))
		)
		(_use (_ent . CORDICAtan2)
		)
	)
	(_object
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~13 0 14(_array -1 ((_dto i 11 i 0)))))
		(_cnst (_int SIZE -2 0 21(_arch((i 12)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~13 0 23(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int test_inA 1 0 23(_arch(_uni))))
		(_sig (_int test_inB 1 0 24(_arch(_uni))))
		(_sig (_int test_reset -1 0 26(_arch(_uni((i 3))))))
		(_sig (_int test_clock -1 0 27(_arch(_uni((i 2))))))
		(_sig (_int test_end -1 0 28(_arch(_uni((i 2))))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment (_trgt(3))(_sens(3)(4)))))
			(driveProcess(_arch 1 0 46(_prcs (_wait_for)(_trgt(0)(1)(2)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 50463490)
		(33686018 33686018 50529026)
	)
	(_model . CORDICAtan2_TB_Arch 2 -1)
)
I 000055 55 797           1497685653621 FullAdder_Arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 14))
	(_version vd0)
	(_time 1497685653622 2017.06.17 09:47:33)
	(_source (\./../../../src/fulladder.vhd\))
	(_parameters tan)
	(_code f6f5f9a7f5a1f1e0a4f1e7aca3f0f2f0f3f1f4f0f0)
	(_ent
		(_time 1497272646463)
	)
	(_object
		(_port (_int inB -1 0 6(_ent(_in))))
		(_port (_int inA -1 0 7(_ent(_in))))
		(_port (_int carryIn -1 0 8(_ent(_in))))
		(_port (_int carryOut -1 0 9(_ent(_out))))
		(_port (_int sum -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(4))(_sens(0)(1)(2)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FullAdder_Arch 2 -1)
)
I 000055 55 1063          1497685653684 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497685653685 2017.06.17 09:47:33)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code 353663313262642333342c6e673231333032373332)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
I 000063 55 2304          1497685653747 ArithmeticShifter_Arch
(_unit VHDL (arithmeticshifter 0 5(arithmeticshifter_arch 0 17))
	(_version vd0)
	(_time 1497685653748 2017.06.17 09:47:33)
	(_source (\./../../../src/arithmeticshifter.vhd\))
	(_parameters tan)
	(_code 7370237372242e6475216b297675767477757a7570)
	(_ent
		(_time 1497519573036)
	)
	(_comp
		(MuxWithOffset
			(_object
				(_gen (_int size -1 0 20(_ent((i 8)))))
				(_gen (_int selSize -1 0 21(_ent((i 3)))))
				(_gen (_int offset -3 0 22(_ent((i 0)))))
				(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~13 0 25(_array -2 ((_dto c 0 i 0)))))
				(_port (_int sel 4 0 25(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 26(_array -2 ((_dto c 1 i 0)))))
				(_port (_int input 5 0 26(_ent (_in))))
				(_port (_int output -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate generateMuxes 0 32(_for 3 )
		(_inst mux 0 33(_comp MuxWithOffset)
			(_gen
				((size)(_code 2))
				((selSize)(_code 3))
				((offset)(_code 4))
			)
			(_port
				((sel)(shift))
				((input)(input))
				((output)(output(_object 2)))
			)
			(_use (_ent . MuxWithOffset)
				(_gen
					((size)(_code 5))
					((selSize)(_code 6))
					((offset)(_code 7))
				)
				(_port
					((sel)(sel))
					((input)(input))
					((output)(output))
				)
			)
		)
		(_object
			(_cnst (_int i 3 0 32(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int shiftSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~12 0 11(_array -2 ((_dto c 8 i 0)))))
		(_port (_int shift 0 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 9 i 0)))))
		(_port (_int input 1 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 10 i 0)))))
		(_port (_int output 2 0 13(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 32(_scalar (_to i 0 c 11))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_Arch 12 -1)
)
I 000059 55 1304          1497685653795 MuxWithOffset_Arch
(_unit VHDL (muxwithoffset 0 5(muxwithoffset_arch 0 18))
	(_version vd0)
	(_time 1497685653796 2017.06.17 09:47:33)
	(_source (\./../../../src/muxwithoffset.vhd\))
	(_parameters tan)
	(_code a2a1a7f4a5f4feb5a7a5bbf9f7a4aaa4f4a4a4a4a4)
	(_ent
		(_time 1497531642080)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int selSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_gen (_int offset -2 0 9 \0\ (_ent gms((i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~12 0 12(_array -3 ((_dto c 1 i 0)))))
		(_port (_int sel 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -3 ((_dto c 2 i 0)))))
		(_port (_int input 1 0 13(_ent(_in))))
		(_port (_int output -3 0 14(_ent(_out))))
		(_var (_int selValue -2 0 22(_prcs 0((i 0)))))
		(_prcs
			(selection(_arch 0 0 21(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . MuxWithOffset_Arch 3 -1)
)
I 000066 55 2353          1497685653858 ArithmeticShifter_TB_Arch
(_unit VHDL (arithmeticshifter_tb 0 5(arithmeticshifter_tb_arch 0 8))
	(_version vd0)
	(_time 1497685653859 2017.06.17 09:47:33)
	(_source (\./../../../test/shifter_tb.vhd\))
	(_parameters tan)
	(_code e1e2b1b3e2b6bcf6e6b1f9bbe4e7e4e6e5e7e8e7e2)
	(_ent
		(_time 1497519168129)
	)
	(_comp
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 15(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 16(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int shift 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 4 0 21(_ent (_out))))
			)
		)
	)
	(_inst shifterUnderTest 0 32(_comp ArithmeticShifter)
		(_gen
			((size)((i 12)))
			((shiftSize)((i 4)))
		)
		(_port
			((shift)(test_shift))
			((input)(test_in))
			((output)(_open))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)((i 12)))
				((shiftSize)((i 4)))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 10(_arch((i 12)))))
		(_cnst (_int SHIFT_SIZE -1 0 11(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~134 0 25(_array -2 ((_dto i 11 i 0)))))
		(_sig (_int test_in 0 0 25(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 26(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_shift 1 0 26(_arch(_uni))))
		(_sig (_int test_clock -2 0 28(_arch(_uni((i 2)))(_event))))
		(_sig (_int test_end -2 0 29(_arch(_uni((i 2))))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_trgt(2))(_sens(2)(3)))))
			(driveProcess(_arch 1 0 47(_prcs (_trgt(0)(1)(3))(_sens(2))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_TB_Arch 5 -1)
)
I 000057 55 3248          1497685653921 Accumulator_Arch
(_unit VHDL (accumulator 0 4(accumulator_arch 0 16))
	(_version vd0)
	(_time 1497685653922 2017.06.17 09:47:33)
	(_source (\./../../../src/accumulator.vhd\))
	(_parameters tan)
	(_code 1f1c4c184a4848081e105b444b194c191e181b1949)
	(_ent
		(_time 1497540646602)
	)
	(_comp
		(AdderSubtractor
			(_object
				(_gen (_int size -1 0 18(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inA 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 3 i 0)))))
				(_port (_int inB 4 0 21(_ent (_in))))
				(_port (_int sumSub -2 0 22(_ent (_in))))
				(_port (_int carryOut -2 0 23(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 24(_array -2 ((_dto c 4 i 0)))))
				(_port (_int value 5 0 24(_ent (_out))))
			)
		)
		(GRegister
			(_object
				(_gen (_int size -1 0 29(_ent((i 8)))))
				(_port (_int clock -2 0 31(_ent (_in))))
				(_port (_int reset -2 0 32(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 33(_array -2 ((_dto c 5 i 0)))))
				(_port (_int data 3 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 34(_array -2 ((_dto c 6 i 0)))))
				(_port (_int value 4 0 34(_ent (_out))))
			)
		)
	)
	(_inst addsubInstance 0 48(_comp AdderSubtractor)
		(_gen
			((size)(_code 7))
		)
		(_port
			((inA)(inA))
			((inB)(loopback))
			((sumSub)(sumSub))
			((carryOut)(_open))
			((value)(data))
		)
		(_use (_ent . AdderSubtractor)
			(_gen
				((size)(_code 8))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((sumSub)(sumSub))
				((carryOut)(carryOut))
				((value)(value))
			)
		)
	)
	(_inst registerInstance 0 58(_comp GRegister)
		(_gen
			((size)(_code 9))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((data)(data))
			((value)(cvalue))
		)
		(_use (_ent . GRegister)
			(_gen
				((size)(_code 10))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((data)(data))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 7(_ent(_in))))
		(_port (_int reset -2 0 8(_ent(_in))))
		(_port (_int zero -2 0 9(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 10(_array -2 ((_dto c 11 i 0)))))
		(_port (_int inA 0 0 10(_ent(_in))))
		(_port (_int sumSub -2 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2 ((_dto c 12 i 0)))))
		(_port (_int value 1 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 39(_array -2 ((_dto c 13 i 0)))))
		(_sig (_int data 2 0 39(_arch(_uni))))
		(_sig (_int cvalue 2 0 43(_arch(_uni))))
		(_sig (_int loopback 2 0 44(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_trgt(5))(_sens(7)))))
			(line__72(_arch 1 0 72(_assignment (_trgt(8))(_sens(2)(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Accumulator_Arch 14 -1)
)
I 000061 55 3350          1497685654123 AdderSubtractor_Arch
(_unit VHDL (addersubtractor 0 5(addersubtractor_arch 0 16))
	(_version vd0)
	(_time 1497685654124 2017.06.17 09:47:34)
	(_source (\./../../../src/addersubtractor.vhd\))
	(_parameters tan)
	(_code eae9b9b9bfbdbafcebbef8b1b8edefece8edeeede8)
	(_ent
		(_time 1497540646633)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int inA -2 0 20(_ent (_in))))
				(_port (_int inB -2 0 21(_ent (_in))))
				(_port (_int carryIn -2 0 22(_ent (_in))))
				(_port (_int carryOut -2 0 23(_ent (_out))))
				(_port (_int sum -2 0 24(_ent (_out))))
			)
		)
	)
	(_generate generateFullAdders 0 37(_for 5 )
		(_generate first 0 42(_if 1)
			(_inst fullAdderFirst 0 43(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(sumSub))
					((carryOut)(carryWires(_object 1)))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate internal 0 54(_if 2)
			(_inst fullAdderInternal 0 55(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 3)))
					((carryOut)(carryWires(_object 1)))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate last 0 66(_if 4)
			(_inst fullAdderLast 0 67(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 5)))
					((carryOut)(carryOut))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_object
			(_cnst (_int i 5 0 37(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 6 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 8(_array -2 ((_dto c 6 i 0)))))
		(_port (_int inA 0 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2 ((_dto c 7 i 0)))))
		(_port (_int inB 1 0 9(_ent(_in))))
		(_port (_int sumSub -2 0 10(_ent(_in))))
		(_port (_int carryOut -2 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2 ((_dto c 8 i 0)))))
		(_port (_int value 2 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-2~downto~0}~13 0 28(_array -2 ((_dto c 9 i 0)))))
		(_sig (_int carryWires 3 0 28(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 29(_array -2 ((_dto c 10 i 0)))))
		(_sig (_int actualInA 4 0 29(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 37(_scalar (_to i 0 c 11))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment (_trgt(6))(_sens(0)(2)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . AdderSubtractor_Arch 12 -1)
)
I 000053 55 5442          1497685654184 Rotator_Arch
(_unit VHDL (rotator 0 5(rotator_arch 0 23))
	(_version vd0)
	(_time 1497685654185 2017.06.17 09:47:34)
	(_source (\./../../../src/rotator.vhd\))
	(_parameters tan)
	(_code 292b782d767f793f2f293d732e2e2b2e2b2f7f2e2d)
	(_ent
		(_time 1497542215880)
	)
	(_comp
		(ShiftAdjuster
			(_object
				(_gen (_int size -1 0 50(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 53(_array -2 ((_dto c 5 i 0)))))
				(_port (_int input 6 0 53(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 54(_array -2 ((_dto c 6 i 0)))))
				(_port (_int output 7 0 54(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -1 0 25(_ent((i 8)))))
				(_port (_int clock -2 0 27(_ent (_in))))
				(_port (_int reset -2 0 28(_ent (_in))))
				(_port (_int zero -2 0 29(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 30(_array -2 ((_dto c 7 i 0)))))
				(_port (_int inA 6 0 30(_ent (_in))))
				(_port (_int sumSub -2 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 32(_array -2 ((_dto c 8 i 0)))))
				(_port (_int value 7 0 32(_ent (_out))))
			)
		)
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 38(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 39(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 42(_array -2 ((_dto c 9 i 0)))))
				(_port (_int shift 6 0 42(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 43(_array -2 ((_dto c 10 i 0)))))
				(_port (_int input 7 0 43(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 44(_array -2 ((_dto c 11 i 0)))))
				(_port (_int output 8 0 44(_ent (_out))))
			)
		)
	)
	(_inst adjusterInstance 0 74(_comp ShiftAdjuster)
		(_gen
			((size)(_code 12))
		)
		(_port
			((input)(count))
			((output)(shift))
		)
		(_use (_ent . ShiftAdjuster)
			(_gen
				((size)(_code 13))
			)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst accumulatorInstance 0 83(_comp Accumulator)
		(_gen
			((size)(_code 14))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(otherData))
			((sumSub)(sign))
			((value)(accData))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)(_code 15))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_inst shifter 0 94(_comp ArithmeticShifter)
		(_gen
			((size)(_code 16))
			((shiftSize)(_code 17))
		)
		(_port
			((shift)(shift))
			((input)(actualData))
			((output)(shiftedOut))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)(_code 18))
				((shiftSize)(_code 19))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst checkHalfPi 0 107(_comp Accumulator)
		(_gen
			((size)(_code 20))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(zeroData))
			((sumSub)((i 2)))
			((value)(zeroDataOut))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)(_code 21))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int counterSize -1 0 8 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in))))
		(_port (_int reset -2 0 12(_ent(_in))))
		(_port (_int sign -2 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~12 0 14(_array -2 ((_dto c 22 i 0)))))
		(_port (_int count 0 0 14(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 15(_array -2 ((_dto c 23 i 0)))))
		(_port (_int dataIn 1 0 15(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2 ((_dto c 24 i 0)))))
		(_port (_int otherData 2 0 16(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 17(_array -2 ((_dto c 25 i 0)))))
		(_port (_int shiftedOut 3 0 17(_ent(_out))))
		(_port (_int zeroOut -2 0 18(_ent(_out))))
		(_port (_int msb -2 0 19(_ent(_out))))
		(_sig (_int zero -2 0 58(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1312 0 59(_array -2 ((_dto c 26 i 0)))))
		(_sig (_int actualData 4 0 59(_arch(_uni))))
		(_sig (_int accData 4 0 60(_arch(_uni))))
		(_sig (_int zeroData 4 0 61(_arch(_uni))))
		(_sig (_int zeroDataOut 4 0 62(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 63(_array -2 ((_dto c 27 i 0)))))
		(_sig (_int shift 5 0 63(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_trgt(9))(_sens(3))(_mon))))
			(line__70(_arch 1 0 70(_assignment (_trgt(10))(_sens(9)(11)(4)))))
			(line__72(_arch 2 0 72(_assignment (_trgt(8))(_sens(10(_index 28)))(_read(10(_index 29))))))
			(line__105(_arch 3 0 105(_assignment (_trgt(12))(_sens(9)(4)))))
			(line__118(_arch 4 0 118(_assignment (_trgt(7))(_sens(9)(13))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Rotator_Arch 30 -1)
)
I 000059 55 2218          1497685654249 ShiftAdjuster_Arch
(_unit VHDL (shiftadjuster 0 5(shiftadjuster_arch 0 15))
	(_version vd0)
	(_time 1497685654250 2017.06.17 09:47:34)
	(_source (\./../../../src/shiftadjuster.vhd\))
	(_parameters tan)
	(_code 6765376768303a716368733d376163613660626064)
	(_ent
		(_time 1497540646711)
	)
	(_comp
		(AdderSubtractor
			(_object
				(_gen (_int size -1 0 17(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 19(_array -2 ((_dto c 1 i 0)))))
				(_port (_int inA 3 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 20(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inB 4 0 20(_ent (_in))))
				(_port (_int sumSub -2 0 21(_ent (_in))))
				(_port (_int carryOut -2 0 22(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 23(_array -2 ((_dto c 3 i 0)))))
				(_port (_int value 5 0 23(_ent (_out))))
			)
		)
	)
	(_inst subtractor 0 32(_comp AdderSubtractor)
		(_gen
			((size)(_code 4))
		)
		(_port
			((inA)((_others(i 3))))
			((inB)(input))
			((sumSub)((i 2)))
			((carryOut)(_open))
			((value)(subOutput))
		)
		(_use (_ent . AdderSubtractor)
			(_gen
				((size)(_code 5))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((sumSub)(sumSub))
				((carryOut)(carryOut))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 10(_array -2 ((_dto c 6 i 0)))))
		(_port (_int input 0 0 10(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2 ((_dto c 7 i 0)))))
		(_port (_int output 1 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 27(_array -2 ((_dto c 8 i 0)))))
		(_sig (_int subOutput 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ShiftAdjuster_Arch 9 -1)
)
I 000062 55 2862          1497685654311 ShiftAdjuster_TB_Arch
(_unit VHDL (shiftadjuster_tb 0 5(shiftadjuster_tb_arch 0 8))
	(_version vd0)
	(_time 1497685654312 2017.06.17 09:47:34)
	(_source (\./../../../test/asjuster_tb.vhd\))
	(_parameters tan)
	(_code a6a4f6f1a8f1fbb0a4f2b2fcf6a0a2a0f7a1a3a1a5)
	(_ent
		(_time 1497541178009)
	)
	(_comp
		(ShiftAdjuster
			(_object
				(_gen (_int size -1 0 14(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 17(_array -2 ((_dto c 2 i 0)))))
				(_port (_int input 1 0 17(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 18(_array -2 ((_dto c 3 i 0)))))
				(_port (_int output 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -1 0 23(_ent((i 8)))))
				(_port (_int clock -2 0 25(_ent (_in))))
				(_port (_int reset -2 0 26(_ent (_in))))
				(_port (_int zero -2 0 27(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 28(_array -2 ((_dto c 4 i 0)))))
				(_port (_int inA 1 0 28(_ent (_in))))
				(_port (_int sumSub -2 0 29(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 30(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 2 0 30(_ent (_out))))
			)
		)
	)
	(_inst adjusterUnderTest 0 42(_comp ShiftAdjuster)
		(_gen
			((size)((i 4)))
		)
		(_port
			((input)(test_in))
			((output)(test_shift))
		)
		(_use (_ent . ShiftAdjuster)
			(_gen
				((size)((i 4)))
			)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst counter 0 49(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((zero)((i 2)))
			((inA)(_code 6))
			((sumSub)((i 2)))
			((value)(test_in))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_cnst (_int SHIFT_SIZE -1 0 10(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 34(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_in 0 0 34(_arch(_uni))))
		(_sig (_int test_shift 0 0 35(_arch(_uni))))
		(_sig (_int test_reset -2 0 37(_arch(_uni((i 3))))))
		(_sig (_int test_clock -2 0 38(_arch(_uni((i 2))))))
		(_sig (_int test_end -2 0 39(_arch(_uni((i 2))))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment (_trgt(3))(_sens(3)(4)))))
			(driveProcess(_arch 1 0 64(_prcs (_wait_for)(_trgt(2)(4)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ShiftAdjuster_TB_Arch 7 -1)
)
I 000051 55 3304          1497685654498 Atan2_Arch
(_unit VHDL (atan2 0 5(atan2_arch 0 17))
	(_version vd0)
	(_time 1497685654499 2017.06.17 09:47:34)
	(_source (\./../../../src/atan2.vhd\))
	(_parameters tan)
	(_code 61623460643634773765733b316665676067346263)
	(_ent
		(_time 1497683728596)
	)
	(_comp
		(Accumulator
			(_object
				(_gen (_int size -2 0 27(_ent((i 8)))))
				(_port (_int clock -1 0 29(_ent (_in))))
				(_port (_int reset -1 0 30(_ent (_in))))
				(_port (_int zero -1 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 32(_array -1 ((_dto c 3 i 0)))))
				(_port (_int inA 6 0 32(_ent (_in))))
				(_port (_int sumSub -1 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -1 ((_dto c 4 i 0)))))
				(_port (_int value 7 0 34(_ent (_out))))
			)
		)
	)
	(_inst atanAccumulator 0 46(_comp Accumulator)
		(_gen
			((size)((i 12)))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(atanFromLut))
			((sumSub)(msbB))
			((value)(atan2Out))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 12)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_port (_int clock -1 0 7(_ent(_in))))
		(_port (_int reset -1 0 8(_ent(_in))))
		(_port (_int msbB -1 0 9(_ent(_in))))
		(_port (_int zeroA -1 0 10(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{4-1~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int count 0 0 11(_ent(_in))))
		(_port (_int valid -1 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~12 0 13(_array -1 ((_dto i 11 i 0)))))
		(_port (_int atan2Out 1 0 13(_ent(_out))))
		(_cnst (_int SIZE -2 0 19(_arch((i 12)))))
		(_cnst (_int COUNTER_SIZE -2 0 20(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -2 0 21(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~13 0 23(_array -1 ((_dto i 11 i 0)))))
		(_type (_int bin_array 0 23(_array 2 ((_uto i 0 i 2147483647)))))
		(_type (_int ~bin_array~13 0 24(_array 2 ((_to i 0 i 10)))))
		(_cnst (_int lut 4 0 24(_arch(((_string \"001100100100"\))((_string \"000110010010"\))((_string \"000011101101"\))((_string \"000001111101"\))((_string \"000001000000"\))((_string \"000000100000"\))((_string \"000000010000"\))((_string \"000000001000"\))((_string \"000000000100"\))((_string \"000000000010"\))((_string \"000000000001"\))))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~136 0 38(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int atanFromLut 5 0 38(_arch(_uni))))
		(_sig (_int zero -1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment (_trgt(8))(_sens(4))(_mon))))
			(line__43(_arch 1 0 43(_assignment (_trgt(7))(_sens(3)(4))(_mon))))
			(line__44(_arch 2 0 44(_assignment (_alias((valid)(zero)))(_simpleassign BUF)(_trgt(5))(_sens(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Atan2_Arch 5 -1)
)
I 000052 55 3974          1497685654559 CORDIC_Arch
(_unit VHDL (cordic 0 4(cordic_arch 0 21))
	(_version vd0)
	(_time 1497685654560 2017.06.17 09:47:34)
	(_source (\./../../../src/cordic.vhd\))
	(_parameters tan)
	(_code a0a3f7f7f6f6f6b6a1a4b9faf2a6a3a6f6a7a2a6a4)
	(_ent
		(_time 1497684937291)
	)
	(_comp
		(Rotator
			(_object
				(_gen (_int size -1 0 24(_ent((i 8)))))
				(_gen (_int counterSize -1 0 25(_ent((i 8)))))
				(_port (_int clock -2 0 28(_ent (_in))))
				(_port (_int reset -2 0 29(_ent (_in))))
				(_port (_int sign -2 0 30(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 31(_array -2 ((_dto c 2 i 0)))))
				(_port (_int count 4 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -2 ((_dto c 3 i 0)))))
				(_port (_int dataIn 5 0 32(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 33(_array -2 ((_dto c 4 i 0)))))
				(_port (_int otherData 6 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -2 ((_dto c 5 i 0)))))
				(_port (_int shiftedOut 7 0 34(_ent (_out))))
				(_port (_int zeroOut -2 0 35(_ent (_out))))
				(_port (_int msb -2 0 36(_ent (_out))))
			)
		)
	)
	(_inst rotatorA 0 49(_comp Rotator)
		(_gen
			((size)(_code 6))
			((counterSize)(_code 7))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((sign)(msb))
			((count)(count))
			((dataIn)(inA))
			((otherData)(shiftedB))
			((shiftedOut)(shiftedA))
			((zeroOut)(zeroA))
			((msb)(_open))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)(_code 8))
				((counterSize)(_code 9))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_inst rotatorB 0 67(_comp Rotator)
		(_gen
			((size)(_code 10))
			((counterSize)(_code 11))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((sign)(notMsb))
			((count)(count))
			((dataIn)(inB))
			((otherData)(shiftedA))
			((shiftedOut)(shiftedB))
			((zeroOut)(_open))
			((msb)(msb))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)(_code 12))
				((counterSize)(_code 13))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 6 \8\ (_ent gms((i 8)))))
		(_gen (_int counterSize -1 0 7 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 10(_ent(_in))))
		(_port (_int reset -2 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 14 i 0)))))
		(_port (_int inA 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 15 i 0)))))
		(_port (_int inB 1 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~12 0 14(_array -2 ((_dto c 16 i 0)))))
		(_port (_int count 2 0 14(_ent(_in))))
		(_port (_int zeroA -2 0 15(_ent(_out))))
		(_port (_int msbB -2 0 16(_ent(_out))))
		(_sig (_int msb -2 0 40(_arch(_uni))))
		(_sig (_int notMsb -2 0 41(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 42(_array -2 ((_dto c 17 i 0)))))
		(_sig (_int shiftedA 3 0 42(_arch(_uni))))
		(_sig (_int shiftedB 3 0 43(_arch(_uni))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment (_alias((msbB)(msb)))(_simpleassign BUF)(_trgt(6))(_sens(7)))))
			(line__47(_arch 1 0 47(_assignment (_alias((notMsb)(msb)))(_simpleassign "not")(_trgt(8))(_sens(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . CORDIC_Arch 18 -1)
)
I 000057 55 5248          1497685654637 CORDICAtan2_Arch
(_unit VHDL (cordicatan2 0 5(cordicatan2_arch 0 17))
	(_version vd0)
	(_time 1497685654638 2017.06.17 09:47:34)
	(_source (\./../../../src/cordicatan2.vhd\))
	(_parameters tan)
	(_code eeedb9bdedb8b8f8edeff7b4bce8efe9eae8efe8bb)
	(_ent
		(_time 1497684199664)
	)
	(_comp
		(Atan2
			(_object
				(_port (_int clock -1 0 26(_ent (_in))))
				(_port (_int reset -1 0 27(_ent (_in))))
				(_port (_int msbB -1 0 28(_ent (_in))))
				(_port (_int zeroA -1 0 29(_ent (_in))))
				(_port (_int count 1 0 30(_ent (_in))))
				(_port (_int valid -1 0 31(_ent (_out))))
				(_port (_int atan2Out 2 0 32(_ent (_out))))
			)
		)
		(CORDIC
			(_object
				(_gen (_int size -2 0 38(_ent((i 8)))))
				(_gen (_int counterSize -2 0 39(_ent((i 8)))))
				(_port (_int clock -1 0 42(_ent (_in))))
				(_port (_int reset -1 0 43(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 44(_array -1 ((_dto c 4 i 0)))))
				(_port (_int inA 5 0 44(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 45(_array -1 ((_dto c 5 i 0)))))
				(_port (_int inB 6 0 45(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 46(_array -1 ((_dto c 6 i 0)))))
				(_port (_int count 7 0 46(_ent (_in))))
				(_port (_int zeroA -1 0 47(_ent (_out))))
				(_port (_int msbB -1 0 48(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -2 0 54(_ent((i 8)))))
				(_port (_int clock -1 0 56(_ent (_in))))
				(_port (_int reset -1 0 57(_ent (_in))))
				(_port (_int zero -1 0 58(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 59(_array -1 ((_dto c 7 i 0)))))
				(_port (_int inA 5 0 59(_ent (_in))))
				(_port (_int sumSub -1 0 60(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 61(_array -1 ((_dto c 8 i 0)))))
				(_port (_int value 6 0 61(_ent (_out))))
			)
		)
	)
	(_inst atan2Calculator 0 78(_comp Atan2)
		(_port
			((clock)(clock))
			((reset)(reset))
			((msbB)(msbB))
			((zeroA)(zeroA))
			((count)(count))
			((valid)(valid))
			((atan2Out)(atan2Out))
		)
		(_use (_ent . Atan2)
		)
	)
	(_inst cordicInstance 0 89(_comp CORDIC)
		(_gen
			((size)((i 14)))
			((counterSize)((i 4)))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((inA)(extendedA))
			((inB)(extendedB))
			((count)(count))
			((zeroA)(zeroA))
			((msbB)(msbB))
		)
		(_use (_ent . CORDIC)
			(_gen
				((size)((i 14)))
				((counterSize)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((inA)(inA))
				((inB)(inB))
				((count)(count))
				((zeroA)(zeroA))
				((msbB)(msbB))
			)
		)
	)
	(_inst counter 0 104(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zeroCounter))
			((inA)(counterIn))
			((sumSub)((i 2)))
			((value)(count))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_port (_int clock -1 0 7(_ent(_in))))
		(_port (_int reset -1 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~12 0 9(_array -1 ((_dto i 11 i 0)))))
		(_port (_int inA 0 0 9(_ent(_in))))
		(_port (_int inB 0 0 10(_ent(_in))))
		(_port (_int valid -1 0 11(_ent(_out))))
		(_port (_int atan2Out 0 0 12(_ent(_out))))
		(_cnst (_int SIZE -2 0 19(_arch((i 12)))))
		(_cnst (_int EXTENDED_SIZE -2 0 20(_arch((i 14)))))
		(_cnst (_int COUNTER_SIZE -2 0 21(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -2 0 22(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{4-1~downto~0}~13 0 30(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~13 0 32(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int zeroCounter -1 0 65(_arch(_uni))))
		(_sig (_int msbB -1 0 66(_arch(_uni))))
		(_sig (_int zeroA -1 0 67(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{COUNTER_SIZE-1~downto~0}~13 0 68(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int counterIn 3 0 68(_arch(_uni))))
		(_sig (_int count 3 0 69(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{EXTENDED_SIZE-1~downto~0}~13 0 71(_array -1 ((_dto i 13 i 0)))))
		(_sig (_int extendedA 4 0 71(_arch(_uni))))
		(_sig (_int extendedB 4 0 72(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment (_alias((extendedA)(inA(11))(inA(11))(inA)))(_trgt(11))(_sens(2)))))
			(line__76(_arch 1 0 76(_assignment (_alias((extendedB)(inB(11))(inB(11))(inB)))(_trgt(12))(_sens(3)))))
			(line__115(_arch 2 0 115(_assignment (_trgt(6))(_sens(10))(_mon))))
			(line__116(_arch 3 0 116(_assignment (_trgt(9))(_sens(6))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (0 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . CORDICAtan2_Arch 9 -1)
)
I 000060 55 1819          1497685654715 CORDICAtan2_TB_Arch
(_unit VHDL (cordicatan2_tb 0 5(cordicatan2_tb_arch 0 8))
	(_version vd0)
	(_time 1497685654716 2017.06.17 09:47:34)
	(_source (\./../../../test/cordicatan2_tb.vhd\))
	(_parameters tan)
	(_code 3c3f6a39396a6a2a3b6e25666e3a3d3b383a3d3a69)
	(_ent
		(_time 1497684676213)
	)
	(_comp
		(CORDICAtan2
			(_object
				(_port (_int clock -1 0 12(_ent (_in))))
				(_port (_int reset -1 0 13(_ent (_in))))
				(_port (_int inA 0 0 14(_ent (_in))))
				(_port (_int inB 0 0 15(_ent (_in))))
				(_port (_int valid -1 0 16(_ent (_out))))
				(_port (_int atan2Out 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst cordicAtan2UnderTest 0 32(_comp CORDICAtan2)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((inA)(test_inA))
			((inB)(test_inB))
			((valid)(_open))
			((atan2Out)(_open))
		)
		(_use (_ent . CORDICAtan2)
		)
	)
	(_object
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~13 0 14(_array -1 ((_dto i 11 i 0)))))
		(_cnst (_int SIZE -2 0 21(_arch((i 12)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~13 0 23(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int test_inA 1 0 23(_arch(_uni))))
		(_sig (_int test_inB 1 0 24(_arch(_uni))))
		(_sig (_int test_reset -1 0 26(_arch(_uni((i 3))))))
		(_sig (_int test_clock -1 0 27(_arch(_uni((i 2))))))
		(_sig (_int test_end -1 0 28(_arch(_uni((i 2))))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment (_trgt(3))(_sens(3)(4)))))
			(driveProcess(_arch 1 0 46(_prcs (_wait_for)(_trgt(0)(1)(2)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 50463490)
		(33686018 33686018 50529026)
	)
	(_model . CORDICAtan2_TB_Arch 2 -1)
)
I 000055 55 797           1497687499610 FullAdder_Arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 14))
	(_version vd0)
	(_time 1497687499611 2017.06.17 10:18:19)
	(_source (\./../../../src/fulladder.vhd\))
	(_parameters tan)
	(_code e6e8e4b4e5b1e1f0b4e1f7bcb3e0e2e0e3e1e4e0e0)
	(_ent
		(_time 1497272646463)
	)
	(_object
		(_port (_int inB -1 0 6(_ent(_in))))
		(_port (_int inA -1 0 7(_ent(_in))))
		(_port (_int carryIn -1 0 8(_ent(_in))))
		(_port (_int carryOut -1 0 9(_ent(_out))))
		(_port (_int sum -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(4))(_sens(0)(1)(2)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FullAdder_Arch 2 -1)
)
I 000055 55 1063          1497687499675 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497687499676 2017.06.17 10:18:19)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code 252b27202272743323243c7e772221232022272322)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
I 000063 55 2304          1497687499737 ArithmeticShifter_Arch
(_unit VHDL (arithmeticshifter 0 5(arithmeticshifter_arch 0 17))
	(_version vd0)
	(_time 1497687499738 2017.06.17 10:18:19)
	(_source (\./../../../src/arithmeticshifter.vhd\))
	(_parameters tan)
	(_code 636d676262343e7465317b396665666467656a6560)
	(_ent
		(_time 1497519573036)
	)
	(_comp
		(MuxWithOffset
			(_object
				(_gen (_int size -1 0 20(_ent((i 8)))))
				(_gen (_int selSize -1 0 21(_ent((i 3)))))
				(_gen (_int offset -3 0 22(_ent((i 0)))))
				(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~13 0 25(_array -2 ((_dto c 0 i 0)))))
				(_port (_int sel 4 0 25(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 26(_array -2 ((_dto c 1 i 0)))))
				(_port (_int input 5 0 26(_ent (_in))))
				(_port (_int output -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate generateMuxes 0 32(_for 3 )
		(_inst mux 0 33(_comp MuxWithOffset)
			(_gen
				((size)(_code 2))
				((selSize)(_code 3))
				((offset)(_code 4))
			)
			(_port
				((sel)(shift))
				((input)(input))
				((output)(output(_object 2)))
			)
			(_use (_ent . MuxWithOffset)
				(_gen
					((size)(_code 5))
					((selSize)(_code 6))
					((offset)(_code 7))
				)
				(_port
					((sel)(sel))
					((input)(input))
					((output)(output))
				)
			)
		)
		(_object
			(_cnst (_int i 3 0 32(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int shiftSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~12 0 11(_array -2 ((_dto c 8 i 0)))))
		(_port (_int shift 0 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 9 i 0)))))
		(_port (_int input 1 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 10 i 0)))))
		(_port (_int output 2 0 13(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 32(_scalar (_to i 0 c 11))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_Arch 12 -1)
)
I 000059 55 1304          1497687499799 MuxWithOffset_Arch
(_unit VHDL (muxwithoffset 0 5(muxwithoffset_arch 0 18))
	(_version vd0)
	(_time 1497687499800 2017.06.17 10:18:19)
	(_source (\./../../../src/muxwithoffset.vhd\))
	(_parameters tan)
	(_code a2acf3f4a5f4feb5a7a5bbf9f7a4aaa4f4a4a4a4a4)
	(_ent
		(_time 1497531642080)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int selSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_gen (_int offset -2 0 9 \0\ (_ent gms((i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~12 0 12(_array -3 ((_dto c 1 i 0)))))
		(_port (_int sel 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -3 ((_dto c 2 i 0)))))
		(_port (_int input 1 0 13(_ent(_in))))
		(_port (_int output -3 0 14(_ent(_out))))
		(_var (_int selValue -2 0 22(_prcs 0((i 0)))))
		(_prcs
			(selection(_arch 0 0 21(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . MuxWithOffset_Arch 3 -1)
)
I 000066 55 2353          1497687499860 ArithmeticShifter_TB_Arch
(_unit VHDL (arithmeticshifter_tb 0 5(arithmeticshifter_tb_arch 0 8))
	(_version vd0)
	(_time 1497687499861 2017.06.17 10:18:19)
	(_source (\./../../../test/shifter_tb.vhd\))
	(_parameters tan)
	(_code e0eee4b2e2b7bdf7e7b0f8bae5e6e5e7e4e6e9e6e3)
	(_ent
		(_time 1497519168129)
	)
	(_comp
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 15(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 16(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int shift 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 4 0 21(_ent (_out))))
			)
		)
	)
	(_inst shifterUnderTest 0 32(_comp ArithmeticShifter)
		(_gen
			((size)((i 12)))
			((shiftSize)((i 4)))
		)
		(_port
			((shift)(test_shift))
			((input)(test_in))
			((output)(_open))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)((i 12)))
				((shiftSize)((i 4)))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 10(_arch((i 12)))))
		(_cnst (_int SHIFT_SIZE -1 0 11(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~134 0 25(_array -2 ((_dto i 11 i 0)))))
		(_sig (_int test_in 0 0 25(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 26(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_shift 1 0 26(_arch(_uni))))
		(_sig (_int test_clock -2 0 28(_arch(_uni((i 2)))(_event))))
		(_sig (_int test_end -2 0 29(_arch(_uni((i 2))))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_trgt(2))(_sens(2)(3)))))
			(driveProcess(_arch 1 0 47(_prcs (_trgt(0)(1)(3))(_sens(2))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_TB_Arch 5 -1)
)
I 000057 55 3248          1497687499938 Accumulator_Arch
(_unit VHDL (accumulator 0 4(accumulator_arch 0 16))
	(_version vd0)
	(_time 1497687499939 2017.06.17 10:18:19)
	(_source (\./../../../src/accumulator.vhd\))
	(_parameters tan)
	(_code 2f21282b7a7878382e206b747b297c292e282b2979)
	(_ent
		(_time 1497540646602)
	)
	(_comp
		(AdderSubtractor
			(_object
				(_gen (_int size -1 0 18(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inA 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 3 i 0)))))
				(_port (_int inB 4 0 21(_ent (_in))))
				(_port (_int sumSub -2 0 22(_ent (_in))))
				(_port (_int carryOut -2 0 23(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 24(_array -2 ((_dto c 4 i 0)))))
				(_port (_int value 5 0 24(_ent (_out))))
			)
		)
		(GRegister
			(_object
				(_gen (_int size -1 0 29(_ent((i 8)))))
				(_port (_int clock -2 0 31(_ent (_in))))
				(_port (_int reset -2 0 32(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 33(_array -2 ((_dto c 5 i 0)))))
				(_port (_int data 3 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 34(_array -2 ((_dto c 6 i 0)))))
				(_port (_int value 4 0 34(_ent (_out))))
			)
		)
	)
	(_inst addsubInstance 0 48(_comp AdderSubtractor)
		(_gen
			((size)(_code 7))
		)
		(_port
			((inA)(inA))
			((inB)(loopback))
			((sumSub)(sumSub))
			((carryOut)(_open))
			((value)(data))
		)
		(_use (_ent . AdderSubtractor)
			(_gen
				((size)(_code 8))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((sumSub)(sumSub))
				((carryOut)(carryOut))
				((value)(value))
			)
		)
	)
	(_inst registerInstance 0 58(_comp GRegister)
		(_gen
			((size)(_code 9))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((data)(data))
			((value)(cvalue))
		)
		(_use (_ent . GRegister)
			(_gen
				((size)(_code 10))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((data)(data))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 7(_ent(_in))))
		(_port (_int reset -2 0 8(_ent(_in))))
		(_port (_int zero -2 0 9(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 10(_array -2 ((_dto c 11 i 0)))))
		(_port (_int inA 0 0 10(_ent(_in))))
		(_port (_int sumSub -2 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2 ((_dto c 12 i 0)))))
		(_port (_int value 1 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 39(_array -2 ((_dto c 13 i 0)))))
		(_sig (_int data 2 0 39(_arch(_uni))))
		(_sig (_int cvalue 2 0 43(_arch(_uni))))
		(_sig (_int loopback 2 0 44(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_trgt(5))(_sens(7)))))
			(line__72(_arch 1 0 72(_assignment (_trgt(8))(_sens(2)(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Accumulator_Arch 14 -1)
)
I 000061 55 3350          1497687500000 AdderSubtractor_Arch
(_unit VHDL (addersubtractor 0 5(addersubtractor_arch 0 16))
	(_version vd0)
	(_time 1497687500001 2017.06.17 10:18:19)
	(_source (\./../../../src/addersubtractor.vhd\))
	(_parameters tan)
	(_code 6d636a6d3d3a3d7b6c397f363f6a686b6f6a696a6f)
	(_ent
		(_time 1497540646633)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int inA -2 0 20(_ent (_in))))
				(_port (_int inB -2 0 21(_ent (_in))))
				(_port (_int carryIn -2 0 22(_ent (_in))))
				(_port (_int carryOut -2 0 23(_ent (_out))))
				(_port (_int sum -2 0 24(_ent (_out))))
			)
		)
	)
	(_generate generateFullAdders 0 37(_for 5 )
		(_generate first 0 42(_if 1)
			(_inst fullAdderFirst 0 43(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(sumSub))
					((carryOut)(carryWires(_object 1)))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate internal 0 54(_if 2)
			(_inst fullAdderInternal 0 55(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 3)))
					((carryOut)(carryWires(_object 1)))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate last 0 66(_if 4)
			(_inst fullAdderLast 0 67(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 5)))
					((carryOut)(carryOut))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_object
			(_cnst (_int i 5 0 37(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 6 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 8(_array -2 ((_dto c 6 i 0)))))
		(_port (_int inA 0 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2 ((_dto c 7 i 0)))))
		(_port (_int inB 1 0 9(_ent(_in))))
		(_port (_int sumSub -2 0 10(_ent(_in))))
		(_port (_int carryOut -2 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2 ((_dto c 8 i 0)))))
		(_port (_int value 2 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-2~downto~0}~13 0 28(_array -2 ((_dto c 9 i 0)))))
		(_sig (_int carryWires 3 0 28(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 29(_array -2 ((_dto c 10 i 0)))))
		(_sig (_int actualInA 4 0 29(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 37(_scalar (_to i 0 c 11))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment (_trgt(6))(_sens(0)(2)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . AdderSubtractor_Arch 12 -1)
)
I 000053 55 5442          1497687500063 Rotator_Arch
(_unit VHDL (rotator 0 5(rotator_arch 0 23))
	(_version vd0)
	(_time 1497687500064 2017.06.17 10:18:20)
	(_source (\./../../../src/rotator.vhd\))
	(_parameters tan)
	(_code aca3a8fba9fafcbaaaacb8f6ababaeabaeaafaaba8)
	(_ent
		(_time 1497542215880)
	)
	(_comp
		(ShiftAdjuster
			(_object
				(_gen (_int size -1 0 50(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 53(_array -2 ((_dto c 5 i 0)))))
				(_port (_int input 6 0 53(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 54(_array -2 ((_dto c 6 i 0)))))
				(_port (_int output 7 0 54(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -1 0 25(_ent((i 8)))))
				(_port (_int clock -2 0 27(_ent (_in))))
				(_port (_int reset -2 0 28(_ent (_in))))
				(_port (_int zero -2 0 29(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 30(_array -2 ((_dto c 7 i 0)))))
				(_port (_int inA 6 0 30(_ent (_in))))
				(_port (_int sumSub -2 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 32(_array -2 ((_dto c 8 i 0)))))
				(_port (_int value 7 0 32(_ent (_out))))
			)
		)
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 38(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 39(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 42(_array -2 ((_dto c 9 i 0)))))
				(_port (_int shift 6 0 42(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 43(_array -2 ((_dto c 10 i 0)))))
				(_port (_int input 7 0 43(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 44(_array -2 ((_dto c 11 i 0)))))
				(_port (_int output 8 0 44(_ent (_out))))
			)
		)
	)
	(_inst adjusterInstance 0 74(_comp ShiftAdjuster)
		(_gen
			((size)(_code 12))
		)
		(_port
			((input)(count))
			((output)(shift))
		)
		(_use (_ent . ShiftAdjuster)
			(_gen
				((size)(_code 13))
			)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst accumulatorInstance 0 83(_comp Accumulator)
		(_gen
			((size)(_code 14))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(otherData))
			((sumSub)(sign))
			((value)(accData))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)(_code 15))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_inst shifter 0 94(_comp ArithmeticShifter)
		(_gen
			((size)(_code 16))
			((shiftSize)(_code 17))
		)
		(_port
			((shift)(shift))
			((input)(actualData))
			((output)(shiftedOut))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)(_code 18))
				((shiftSize)(_code 19))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst checkHalfPi 0 107(_comp Accumulator)
		(_gen
			((size)(_code 20))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(zeroData))
			((sumSub)((i 2)))
			((value)(zeroDataOut))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)(_code 21))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int counterSize -1 0 8 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in))))
		(_port (_int reset -2 0 12(_ent(_in))))
		(_port (_int sign -2 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~12 0 14(_array -2 ((_dto c 22 i 0)))))
		(_port (_int count 0 0 14(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 15(_array -2 ((_dto c 23 i 0)))))
		(_port (_int dataIn 1 0 15(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2 ((_dto c 24 i 0)))))
		(_port (_int otherData 2 0 16(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 17(_array -2 ((_dto c 25 i 0)))))
		(_port (_int shiftedOut 3 0 17(_ent(_out))))
		(_port (_int zeroOut -2 0 18(_ent(_out))))
		(_port (_int msb -2 0 19(_ent(_out))))
		(_sig (_int zero -2 0 58(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1312 0 59(_array -2 ((_dto c 26 i 0)))))
		(_sig (_int actualData 4 0 59(_arch(_uni))))
		(_sig (_int accData 4 0 60(_arch(_uni))))
		(_sig (_int zeroData 4 0 61(_arch(_uni))))
		(_sig (_int zeroDataOut 4 0 62(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 63(_array -2 ((_dto c 27 i 0)))))
		(_sig (_int shift 5 0 63(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_trgt(9))(_sens(3))(_mon))))
			(line__70(_arch 1 0 70(_assignment (_trgt(10))(_sens(9)(11)(4)))))
			(line__72(_arch 2 0 72(_assignment (_trgt(8))(_sens(10(_index 28)))(_read(10(_index 29))))))
			(line__105(_arch 3 0 105(_assignment (_trgt(12))(_sens(9)(4)))))
			(line__118(_arch 4 0 118(_assignment (_trgt(7))(_sens(9)(13))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Rotator_Arch 30 -1)
)
I 000059 55 2218          1497687500125 ShiftAdjuster_Arch
(_unit VHDL (shiftadjuster 0 5(shiftadjuster_arch 0 15))
	(_version vd0)
	(_time 1497687500126 2017.06.17 10:18:20)
	(_source (\./../../../src/shiftadjuster.vhd\))
	(_parameters tan)
	(_code eae5efb9b3bdb7fceee5feb0baeceeecbbedefede9)
	(_ent
		(_time 1497540646711)
	)
	(_comp
		(AdderSubtractor
			(_object
				(_gen (_int size -1 0 17(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 19(_array -2 ((_dto c 1 i 0)))))
				(_port (_int inA 3 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 20(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inB 4 0 20(_ent (_in))))
				(_port (_int sumSub -2 0 21(_ent (_in))))
				(_port (_int carryOut -2 0 22(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 23(_array -2 ((_dto c 3 i 0)))))
				(_port (_int value 5 0 23(_ent (_out))))
			)
		)
	)
	(_inst subtractor 0 32(_comp AdderSubtractor)
		(_gen
			((size)(_code 4))
		)
		(_port
			((inA)((_others(i 3))))
			((inB)(input))
			((sumSub)((i 2)))
			((carryOut)(_open))
			((value)(subOutput))
		)
		(_use (_ent . AdderSubtractor)
			(_gen
				((size)(_code 5))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((sumSub)(sumSub))
				((carryOut)(carryOut))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 10(_array -2 ((_dto c 6 i 0)))))
		(_port (_int input 0 0 10(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2 ((_dto c 7 i 0)))))
		(_port (_int output 1 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 27(_array -2 ((_dto c 8 i 0)))))
		(_sig (_int subOutput 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment (_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ShiftAdjuster_Arch 9 -1)
)
I 000062 55 2862          1497687500190 ShiftAdjuster_TB_Arch
(_unit VHDL (shiftadjuster_tb 0 5(shiftadjuster_tb_arch 0 8))
	(_version vd0)
	(_time 1497687500191 2017.06.17 10:18:20)
	(_source (\./../../../test/asjuster_tb.vhd\))
	(_parameters tan)
	(_code 29262d2d287e743f2b7d3d73792f2d2f782e2c2e2a)
	(_ent
		(_time 1497541178009)
	)
	(_comp
		(ShiftAdjuster
			(_object
				(_gen (_int size -1 0 14(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 17(_array -2 ((_dto c 2 i 0)))))
				(_port (_int input 1 0 17(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 18(_array -2 ((_dto c 3 i 0)))))
				(_port (_int output 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -1 0 23(_ent((i 8)))))
				(_port (_int clock -2 0 25(_ent (_in))))
				(_port (_int reset -2 0 26(_ent (_in))))
				(_port (_int zero -2 0 27(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 28(_array -2 ((_dto c 4 i 0)))))
				(_port (_int inA 1 0 28(_ent (_in))))
				(_port (_int sumSub -2 0 29(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 30(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 2 0 30(_ent (_out))))
			)
		)
	)
	(_inst adjusterUnderTest 0 42(_comp ShiftAdjuster)
		(_gen
			((size)((i 4)))
		)
		(_port
			((input)(test_in))
			((output)(test_shift))
		)
		(_use (_ent . ShiftAdjuster)
			(_gen
				((size)((i 4)))
			)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst counter 0 49(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((zero)((i 2)))
			((inA)(_code 6))
			((sumSub)((i 2)))
			((value)(test_in))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_cnst (_int SHIFT_SIZE -1 0 10(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 34(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_in 0 0 34(_arch(_uni))))
		(_sig (_int test_shift 0 0 35(_arch(_uni))))
		(_sig (_int test_reset -2 0 37(_arch(_uni((i 3))))))
		(_sig (_int test_clock -2 0 38(_arch(_uni((i 2))))))
		(_sig (_int test_end -2 0 39(_arch(_uni((i 2))))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment (_trgt(3))(_sens(3)(4)))))
			(driveProcess(_arch 1 0 64(_prcs (_wait_for)(_trgt(2)(4)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ShiftAdjuster_TB_Arch 7 -1)
)
I 000051 55 3304          1497687500252 Atan2_Arch
(_unit VHDL (atan2 0 5(atan2_arch 0 17))
	(_version vd0)
	(_time 1497687500253 2017.06.17 10:18:20)
	(_source (\./../../../src/atan2.vhd\))
	(_parameters tan)
	(_code 67696166643032713163753d376063616661326465)
	(_ent
		(_time 1497683728596)
	)
	(_comp
		(Accumulator
			(_object
				(_gen (_int size -2 0 27(_ent((i 8)))))
				(_port (_int clock -1 0 29(_ent (_in))))
				(_port (_int reset -1 0 30(_ent (_in))))
				(_port (_int zero -1 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 32(_array -1 ((_dto c 3 i 0)))))
				(_port (_int inA 6 0 32(_ent (_in))))
				(_port (_int sumSub -1 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -1 ((_dto c 4 i 0)))))
				(_port (_int value 7 0 34(_ent (_out))))
			)
		)
	)
	(_inst atanAccumulator 0 46(_comp Accumulator)
		(_gen
			((size)((i 12)))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(atanFromLut))
			((sumSub)(msbB))
			((value)(atan2Out))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 12)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_port (_int clock -1 0 7(_ent(_in))))
		(_port (_int reset -1 0 8(_ent(_in))))
		(_port (_int msbB -1 0 9(_ent(_in))))
		(_port (_int zeroA -1 0 10(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{4-1~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int count 0 0 11(_ent(_in))))
		(_port (_int valid -1 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~12 0 13(_array -1 ((_dto i 11 i 0)))))
		(_port (_int atan2Out 1 0 13(_ent(_out))))
		(_cnst (_int SIZE -2 0 19(_arch((i 12)))))
		(_cnst (_int COUNTER_SIZE -2 0 20(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -2 0 21(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~13 0 23(_array -1 ((_dto i 11 i 0)))))
		(_type (_int bin_array 0 23(_array 2 ((_uto i 0 i 2147483647)))))
		(_type (_int ~bin_array~13 0 24(_array 2 ((_to i 0 i 10)))))
		(_cnst (_int lut 4 0 24(_arch(((_string \"001100100100"\))((_string \"000110010010"\))((_string \"000011101101"\))((_string \"000001111101"\))((_string \"000001000000"\))((_string \"000000100000"\))((_string \"000000010000"\))((_string \"000000001000"\))((_string \"000000000100"\))((_string \"000000000010"\))((_string \"000000000001"\))))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~136 0 38(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int atanFromLut 5 0 38(_arch(_uni))))
		(_sig (_int zero -1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment (_trgt(8))(_sens(4))(_mon))))
			(line__43(_arch 1 0 43(_assignment (_trgt(7))(_sens(3)(4))(_mon))))
			(line__44(_arch 2 0 44(_assignment (_alias((valid)(zero)))(_simpleassign BUF)(_trgt(5))(_sens(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Atan2_Arch 5 -1)
)
I 000052 55 3974          1497687500329 CORDIC_Arch
(_unit VHDL (cordic 0 4(cordic_arch 0 21))
	(_version vd0)
	(_time 1497687500330 2017.06.17 10:18:20)
	(_source (\./../../../src/cordic.vhd\))
	(_parameters tan)
	(_code b5bbb1e1e6e3e3a3b4b1acefe7b3b6b3e3b2b7b3b1)
	(_ent
		(_time 1497684937291)
	)
	(_comp
		(Rotator
			(_object
				(_gen (_int size -1 0 24(_ent((i 8)))))
				(_gen (_int counterSize -1 0 25(_ent((i 8)))))
				(_port (_int clock -2 0 28(_ent (_in))))
				(_port (_int reset -2 0 29(_ent (_in))))
				(_port (_int sign -2 0 30(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 31(_array -2 ((_dto c 2 i 0)))))
				(_port (_int count 4 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -2 ((_dto c 3 i 0)))))
				(_port (_int dataIn 5 0 32(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 33(_array -2 ((_dto c 4 i 0)))))
				(_port (_int otherData 6 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -2 ((_dto c 5 i 0)))))
				(_port (_int shiftedOut 7 0 34(_ent (_out))))
				(_port (_int zeroOut -2 0 35(_ent (_out))))
				(_port (_int msb -2 0 36(_ent (_out))))
			)
		)
	)
	(_inst rotatorA 0 49(_comp Rotator)
		(_gen
			((size)(_code 6))
			((counterSize)(_code 7))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((sign)(msb))
			((count)(count))
			((dataIn)(inA))
			((otherData)(shiftedB))
			((shiftedOut)(shiftedA))
			((zeroOut)(zeroA))
			((msb)(_open))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)(_code 8))
				((counterSize)(_code 9))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_inst rotatorB 0 67(_comp Rotator)
		(_gen
			((size)(_code 10))
			((counterSize)(_code 11))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((sign)(notMsb))
			((count)(count))
			((dataIn)(inB))
			((otherData)(shiftedA))
			((shiftedOut)(shiftedB))
			((zeroOut)(_open))
			((msb)(msb))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)(_code 12))
				((counterSize)(_code 13))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 6 \8\ (_ent gms((i 8)))))
		(_gen (_int counterSize -1 0 7 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 10(_ent(_in))))
		(_port (_int reset -2 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 14 i 0)))))
		(_port (_int inA 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 15 i 0)))))
		(_port (_int inB 1 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~12 0 14(_array -2 ((_dto c 16 i 0)))))
		(_port (_int count 2 0 14(_ent(_in))))
		(_port (_int zeroA -2 0 15(_ent(_out))))
		(_port (_int msbB -2 0 16(_ent(_out))))
		(_sig (_int msb -2 0 40(_arch(_uni))))
		(_sig (_int notMsb -2 0 41(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 42(_array -2 ((_dto c 17 i 0)))))
		(_sig (_int shiftedA 3 0 42(_arch(_uni))))
		(_sig (_int shiftedB 3 0 43(_arch(_uni))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment (_alias((msbB)(msb)))(_simpleassign BUF)(_trgt(6))(_sens(7)))))
			(line__47(_arch 1 0 47(_assignment (_alias((notMsb)(msb)))(_simpleassign "not")(_trgt(8))(_sens(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . CORDIC_Arch 18 -1)
)
I 000057 55 5248          1497687500393 CORDICAtan2_Arch
(_unit VHDL (cordicatan2 0 5(cordicatan2_arch 0 17))
	(_version vd0)
	(_time 1497687500394 2017.06.17 10:18:20)
	(_source (\./../../../src/cordicatan2.vhd\))
	(_parameters tan)
	(_code f4faf0a4a6a2a2e2f7f5edaea6f2f5f3f0f2f5f2a1)
	(_ent
		(_time 1497684199664)
	)
	(_comp
		(Atan2
			(_object
				(_port (_int clock -1 0 26(_ent (_in))))
				(_port (_int reset -1 0 27(_ent (_in))))
				(_port (_int msbB -1 0 28(_ent (_in))))
				(_port (_int zeroA -1 0 29(_ent (_in))))
				(_port (_int count 1 0 30(_ent (_in))))
				(_port (_int valid -1 0 31(_ent (_out))))
				(_port (_int atan2Out 2 0 32(_ent (_out))))
			)
		)
		(CORDIC
			(_object
				(_gen (_int size -2 0 38(_ent((i 8)))))
				(_gen (_int counterSize -2 0 39(_ent((i 8)))))
				(_port (_int clock -1 0 42(_ent (_in))))
				(_port (_int reset -1 0 43(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 44(_array -1 ((_dto c 4 i 0)))))
				(_port (_int inA 5 0 44(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 45(_array -1 ((_dto c 5 i 0)))))
				(_port (_int inB 6 0 45(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 46(_array -1 ((_dto c 6 i 0)))))
				(_port (_int count 7 0 46(_ent (_in))))
				(_port (_int zeroA -1 0 47(_ent (_out))))
				(_port (_int msbB -1 0 48(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -2 0 54(_ent((i 8)))))
				(_port (_int clock -1 0 56(_ent (_in))))
				(_port (_int reset -1 0 57(_ent (_in))))
				(_port (_int zero -1 0 58(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 59(_array -1 ((_dto c 7 i 0)))))
				(_port (_int inA 5 0 59(_ent (_in))))
				(_port (_int sumSub -1 0 60(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 61(_array -1 ((_dto c 8 i 0)))))
				(_port (_int value 6 0 61(_ent (_out))))
			)
		)
	)
	(_inst atan2Calculator 0 78(_comp Atan2)
		(_port
			((clock)(clock))
			((reset)(reset))
			((msbB)(msbB))
			((zeroA)(zeroA))
			((count)(count))
			((valid)(valid))
			((atan2Out)(atan2Out))
		)
		(_use (_ent . Atan2)
		)
	)
	(_inst cordicInstance 0 89(_comp CORDIC)
		(_gen
			((size)((i 14)))
			((counterSize)((i 4)))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((inA)(extendedA))
			((inB)(extendedB))
			((count)(count))
			((zeroA)(zeroA))
			((msbB)(msbB))
		)
		(_use (_ent . CORDIC)
			(_gen
				((size)((i 14)))
				((counterSize)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((inA)(inA))
				((inB)(inB))
				((count)(count))
				((zeroA)(zeroA))
				((msbB)(msbB))
			)
		)
	)
	(_inst counter 0 104(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zeroCounter))
			((inA)(counterIn))
			((sumSub)((i 2)))
			((value)(count))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_port (_int clock -1 0 7(_ent(_in))))
		(_port (_int reset -1 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~12 0 9(_array -1 ((_dto i 11 i 0)))))
		(_port (_int inA 0 0 9(_ent(_in))))
		(_port (_int inB 0 0 10(_ent(_in))))
		(_port (_int valid -1 0 11(_ent(_out))))
		(_port (_int atan2Out 0 0 12(_ent(_out))))
		(_cnst (_int SIZE -2 0 19(_arch((i 12)))))
		(_cnst (_int EXTENDED_SIZE -2 0 20(_arch((i 14)))))
		(_cnst (_int COUNTER_SIZE -2 0 21(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -2 0 22(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{4-1~downto~0}~13 0 30(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~13 0 32(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int zeroCounter -1 0 65(_arch(_uni))))
		(_sig (_int msbB -1 0 66(_arch(_uni))))
		(_sig (_int zeroA -1 0 67(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{COUNTER_SIZE-1~downto~0}~13 0 68(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int counterIn 3 0 68(_arch(_uni))))
		(_sig (_int count 3 0 69(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{EXTENDED_SIZE-1~downto~0}~13 0 71(_array -1 ((_dto i 13 i 0)))))
		(_sig (_int extendedA 4 0 71(_arch(_uni))))
		(_sig (_int extendedB 4 0 72(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment (_alias((extendedA)(inA(11))(inA(11))(inA)))(_trgt(11))(_sens(2)))))
			(line__76(_arch 1 0 76(_assignment (_alias((extendedB)(inB(11))(inB(11))(inB)))(_trgt(12))(_sens(3)))))
			(line__115(_arch 2 0 115(_assignment (_trgt(6))(_sens(10))(_mon))))
			(line__116(_arch 3 0 116(_assignment (_trgt(9))(_sens(6))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (0 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . CORDICAtan2_Arch 9 -1)
)
I 000060 55 1819          1497687500596 CORDICAtan2_TB_Arch
(_unit VHDL (cordicatan2_tb 0 5(cordicatan2_tb_arch 0 8))
	(_version vd0)
	(_time 1497687500609 2017.06.17 10:18:20)
	(_source (\./../../../test/cordicatan2_tb.vhd\))
	(_parameters tan)
	(_code cec0c59bcd9898d8c99cd7949cc8cfc9cac8cfc89b)
	(_ent
		(_time 1497684676213)
	)
	(_comp
		(CORDICAtan2
			(_object
				(_port (_int clock -1 0 12(_ent (_in))))
				(_port (_int reset -1 0 13(_ent (_in))))
				(_port (_int inA 0 0 14(_ent (_in))))
				(_port (_int inB 0 0 15(_ent (_in))))
				(_port (_int valid -1 0 16(_ent (_out))))
				(_port (_int atan2Out 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst cordicAtan2UnderTest 0 32(_comp CORDICAtan2)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((inA)(test_inA))
			((inB)(test_inB))
			((valid)(_open))
			((atan2Out)(_open))
		)
		(_use (_ent . CORDICAtan2)
		)
	)
	(_object
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~13 0 14(_array -1 ((_dto i 11 i 0)))))
		(_cnst (_int SIZE -2 0 21(_arch((i 12)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~13 0 23(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int test_inA 1 0 23(_arch(_uni))))
		(_sig (_int test_inB 1 0 24(_arch(_uni))))
		(_sig (_int test_reset -1 0 26(_arch(_uni((i 3))))))
		(_sig (_int test_clock -1 0 27(_arch(_uni((i 2))))))
		(_sig (_int test_end -1 0 28(_arch(_uni((i 2))))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment (_trgt(3))(_sens(3)(4)))))
			(driveProcess(_arch 1 0 46(_prcs (_wait_for)(_trgt(0)(1)(2)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 50463490)
		(33686018 33686018 50529026)
	)
	(_model . CORDICAtan2_TB_Arch 2 -1)
)
I 000056 55 4880          1497687714487 Rotator_Arch_TB
(_unit VHDL (rotator_tb 0 5(rotator_arch_tb 0 8))
	(_version vd0)
	(_time 1497687714488 2017.06.17 10:21:54)
	(_source (\./../../../test/rotator_tb.vhd\))
	(_parameters tan)
	(_code 41151043161711574914551b464643441746454743)
	(_ent
		(_time 1497687572594)
	)
	(_comp
		(Accumulator
			(_object
				(_gen (_int size -1 0 29(_ent((i 8)))))
				(_port (_int clock -2 0 31(_ent (_in))))
				(_port (_int reset -2 0 32(_ent (_in))))
				(_port (_int zero -2 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 34(_array -2 ((_dto c 4 i 0)))))
				(_port (_int inA 2 0 34(_ent (_in))))
				(_port (_int sumSub -2 0 35(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 36(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 3 0 36(_ent (_out))))
			)
		)
		(Rotator
			(_object
				(_gen (_int size -1 0 12(_ent((i 8)))))
				(_gen (_int counterSize -1 0 13(_ent((i 8)))))
				(_port (_int clock -2 0 16(_ent (_in))))
				(_port (_int reset -2 0 17(_ent (_in))))
				(_port (_int sign -2 0 18(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 19(_array -2 ((_dto c 6 i 0)))))
				(_port (_int count 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 7 i 0)))))
				(_port (_int dataIn 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 8 i 0)))))
				(_port (_int otherData 4 0 21(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 22(_array -2 ((_dto c 9 i 0)))))
				(_port (_int shiftedOut 5 0 22(_ent (_out))))
				(_port (_int zeroOut -2 0 23(_ent (_out))))
				(_port (_int msb -2 0 24(_ent (_out))))
			)
		)
	)
	(_inst counter 0 62(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((zero)(zeroCounter))
			((inA)(counterIn))
			((sumSub)((i 2)))
			((value)(test_count))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_inst rotatorUnderTest 0 78(_comp Rotator)
		(_gen
			((size)((i 14)))
			((counterSize)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((sign)(test_shiftedB(13)))
			((count)(test_count))
			((dataIn)(test_inA))
			((otherData)(test_shiftedB))
			((shiftedOut)(test_shiftedA))
			((zeroOut)(test_zeroA))
			((msb)(test_msbA))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)((i 14)))
				((counterSize)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 41(_arch((i 14)))))
		(_cnst (_int COUNTER_SIZE -1 0 42(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -1 0 43(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~1310 0 45(_array -2 ((_dto i 13 i 0)))))
		(_sig (_int test_inA 0 0 45(_arch(_uni))))
		(_sig (_int test_shiftedB 0 0 46(_arch(_uni))))
		(_sig (_int test_shiftedA 0 0 47(_arch(_uni))))
		(_sig (_int test_msbA -2 0 48(_arch(_uni))))
		(_sig (_int test_zeroA -2 0 49(_arch(_uni))))
		(_sig (_int test_reset -2 0 51(_arch(_uni((i 3))))))
		(_sig (_int test_clock -2 0 52(_arch(_uni((i 2))))))
		(_sig (_int test_end -2 0 53(_arch(_uni((i 2))))))
		(_type (_int ~STD_ULOGIC_VECTOR{COUNTER_SIZE-1~downto~0}~13 0 55(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_count 1 0 55(_arch(_uni))))
		(_sig (_int counterIn 1 0 56(_arch(_uni))))
		(_sig (_int zeroCounter -2 0 57(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_trgt(10))(_sens(8))(_mon))))
			(line__74(_arch 1 0 74(_assignment (_trgt(9))(_sens(10))(_mon))))
			(line__95(_arch 2 0 95(_assignment (_trgt(6))(_sens(6)(7)))))
			(driveProcess(_arch 3 0 99(_prcs (_wait_for)(_trgt(0)(1)(5)(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 515)
		(33686018 33686018 50463234 771)
		(50529027 50529027 50529027 515)
		(33686018 33686018 50463234 770)
		(33686018 33686018 33686018 770)
		(50529027 50529027 50529027 771)
		(33686018 33686018 33686018 514)
	)
	(_model . Rotator_Arch_TB 10 -1)
)
I 000056 55 4880          1497687847644 Rotator_Arch_TB
(_unit VHDL (rotator_tb 0 5(rotator_arch_tb 0 8))
	(_version vd0)
	(_time 1497687847645 2017.06.17 10:24:07)
	(_source (\./../../../test/rotator_tb.vhd\))
	(_parameters tan)
	(_code 66356066363036703664723c616164633061626064)
	(_ent
		(_time 1497687572594)
	)
	(_comp
		(Accumulator
			(_object
				(_gen (_int size -1 0 29(_ent((i 8)))))
				(_port (_int clock -2 0 31(_ent (_in))))
				(_port (_int reset -2 0 32(_ent (_in))))
				(_port (_int zero -2 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 34(_array -2 ((_dto c 4 i 0)))))
				(_port (_int inA 2 0 34(_ent (_in))))
				(_port (_int sumSub -2 0 35(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 36(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 3 0 36(_ent (_out))))
			)
		)
		(Rotator
			(_object
				(_gen (_int size -1 0 12(_ent((i 8)))))
				(_gen (_int counterSize -1 0 13(_ent((i 8)))))
				(_port (_int clock -2 0 16(_ent (_in))))
				(_port (_int reset -2 0 17(_ent (_in))))
				(_port (_int sign -2 0 18(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 19(_array -2 ((_dto c 6 i 0)))))
				(_port (_int count 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 7 i 0)))))
				(_port (_int dataIn 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 8 i 0)))))
				(_port (_int otherData 4 0 21(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 22(_array -2 ((_dto c 9 i 0)))))
				(_port (_int shiftedOut 5 0 22(_ent (_out))))
				(_port (_int zeroOut -2 0 23(_ent (_out))))
				(_port (_int msb -2 0 24(_ent (_out))))
			)
		)
	)
	(_inst counter 0 62(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((zero)(zeroCounter))
			((inA)(counterIn))
			((sumSub)((i 2)))
			((value)(test_count))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_inst rotatorUnderTest 0 78(_comp Rotator)
		(_gen
			((size)((i 14)))
			((counterSize)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((sign)(test_shiftedB(13)))
			((count)(test_count))
			((dataIn)(test_inA))
			((otherData)(test_shiftedB))
			((shiftedOut)(test_shiftedA))
			((zeroOut)(test_zeroA))
			((msb)(test_msbA))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)((i 14)))
				((counterSize)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 41(_arch((i 14)))))
		(_cnst (_int COUNTER_SIZE -1 0 42(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -1 0 43(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~1310 0 45(_array -2 ((_dto i 13 i 0)))))
		(_sig (_int test_inA 0 0 45(_arch(_uni))))
		(_sig (_int test_shiftedB 0 0 46(_arch(_uni))))
		(_sig (_int test_shiftedA 0 0 47(_arch(_uni))))
		(_sig (_int test_msbA -2 0 48(_arch(_uni))))
		(_sig (_int test_zeroA -2 0 49(_arch(_uni))))
		(_sig (_int test_reset -2 0 51(_arch(_uni((i 3))))))
		(_sig (_int test_clock -2 0 52(_arch(_uni((i 2))))))
		(_sig (_int test_end -2 0 53(_arch(_uni((i 2))))))
		(_type (_int ~STD_ULOGIC_VECTOR{COUNTER_SIZE-1~downto~0}~13 0 55(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_count 1 0 55(_arch(_uni))))
		(_sig (_int counterIn 1 0 56(_arch(_uni))))
		(_sig (_int zeroCounter -2 0 57(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_trgt(10))(_sens(8))(_mon))))
			(line__74(_arch 1 0 74(_assignment (_trgt(9))(_sens(10))(_mon))))
			(line__95(_arch 2 0 95(_assignment (_trgt(6))(_sens(6)(7)))))
			(driveProcess(_arch 3 0 99(_prcs (_wait_for)(_trgt(0)(1)(5)(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 515)
		(33686018 33686018 50463234 771)
		(50529027 50529027 50529027 515)
		(33686018 33686018 50463234 770)
		(33686018 33686018 33686018 770)
		(50529027 50529027 50529027 771)
		(33686018 33686018 33686018 514)
	)
	(_model . Rotator_Arch_TB 10 -1)
)
I 000056 55 4808          1497688311629 Rotator_Arch_TB
(_unit VHDL (rotator_tb 0 5(rotator_arch_tb 0 8))
	(_version vd0)
	(_time 1497688311630 2017.06.17 10:31:51)
	(_source (\./../../../test/rotator_tb.vhd\))
	(_parameters tan)
	(_code d684dc84868086c086d4c28cd1d1d4d380d1d2d0d4)
	(_ent
		(_time 1497687572594)
	)
	(_comp
		(Accumulator
			(_object
				(_gen (_int size -1 0 29(_ent((i 8)))))
				(_port (_int clock -2 0 31(_ent (_in))))
				(_port (_int reset -2 0 32(_ent (_in))))
				(_port (_int zero -2 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 34(_array -2 ((_dto c 4 i 0)))))
				(_port (_int inA 2 0 34(_ent (_in))))
				(_port (_int sumSub -2 0 35(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 36(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 3 0 36(_ent (_out))))
			)
		)
		(Rotator
			(_object
				(_gen (_int size -1 0 12(_ent((i 8)))))
				(_gen (_int counterSize -1 0 13(_ent((i 8)))))
				(_port (_int clock -2 0 16(_ent (_in))))
				(_port (_int reset -2 0 17(_ent (_in))))
				(_port (_int sign -2 0 18(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 19(_array -2 ((_dto c 6 i 0)))))
				(_port (_int count 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 7 i 0)))))
				(_port (_int dataIn 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 8 i 0)))))
				(_port (_int otherData 4 0 21(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 22(_array -2 ((_dto c 9 i 0)))))
				(_port (_int shiftedOut 5 0 22(_ent (_out))))
				(_port (_int zeroOut -2 0 23(_ent (_out))))
				(_port (_int msb -2 0 24(_ent (_out))))
			)
		)
	)
	(_inst counter 0 62(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((zero)(zeroCounter))
			((inA)(counterIn))
			((sumSub)((i 2)))
			((value)(test_count))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_inst rotatorUnderTest 0 78(_comp Rotator)
		(_gen
			((size)((i 14)))
			((counterSize)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((sign)(test_shiftedB(13)))
			((count)(test_count))
			((dataIn)(test_inA))
			((otherData)(test_shiftedB))
			((shiftedOut)(test_shiftedA))
			((zeroOut)(test_zeroA))
			((msb)(test_msbA))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)((i 14)))
				((counterSize)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 41(_arch((i 14)))))
		(_cnst (_int COUNTER_SIZE -1 0 42(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -1 0 43(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~1310 0 45(_array -2 ((_dto i 13 i 0)))))
		(_sig (_int test_inA 0 0 45(_arch(_uni))))
		(_sig (_int test_shiftedB 0 0 46(_arch(_uni))))
		(_sig (_int test_shiftedA 0 0 47(_arch(_uni))))
		(_sig (_int test_msbA -2 0 48(_arch(_uni))))
		(_sig (_int test_zeroA -2 0 49(_arch(_uni))))
		(_sig (_int test_reset -2 0 51(_arch(_uni((i 3))))))
		(_sig (_int test_clock -2 0 52(_arch(_uni((i 2))))))
		(_sig (_int test_end -2 0 53(_arch(_uni((i 2))))))
		(_type (_int ~STD_ULOGIC_VECTOR{COUNTER_SIZE-1~downto~0}~13 0 55(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_count 1 0 55(_arch(_uni))))
		(_sig (_int counterIn 1 0 56(_arch(_uni))))
		(_sig (_int zeroCounter -2 0 57(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_trgt(10))(_sens(8))(_mon))))
			(line__74(_arch 1 0 74(_assignment (_trgt(9))(_sens(10))(_mon))))
			(line__95(_arch 2 0 95(_assignment (_trgt(6))(_sens(6)(7)))))
			(driveProcess(_arch 3 0 99(_prcs (_wait_for)(_trgt(0)(1)(5)(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 515)
		(33686018 33686018 50463234 771)
		(50529027 50529027 50529027 515)
		(33686018 33686018 33686018 514)
		(50529027 50529027 50529027 771)
	)
	(_model . Rotator_Arch_TB 10 -1)
)
I 000055 55 797           1497688313596 FullAdder_Arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 14))
	(_version vd0)
	(_time 1497688313597 2017.06.17 10:31:53)
	(_source (\./../../../src/fulladder.vhd\))
	(_parameters tan)
	(_code 87d7818885d08091d58096ddd28183818280858181)
	(_ent
		(_time 1497272646463)
	)
	(_object
		(_port (_int inB -1 0 6(_ent(_in))))
		(_port (_int inA -1 0 7(_ent(_in))))
		(_port (_int carryIn -1 0 8(_ent(_in))))
		(_port (_int carryOut -1 0 9(_ent(_out))))
		(_port (_int sum -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(4))(_sens(0)(1)(2)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FullAdder_Arch 2 -1)
)
I 000055 55 1063          1497688313661 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497688313662 2017.06.17 10:31:53)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code c595c291c29294d3c3c4dc9e97c2c1c3c0c2c7c3c2)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
I 000063 55 2304          1497688313846 ArithmeticShifter_Arch
(_unit VHDL (arithmeticshifter 0 5(arithmeticshifter_arch 0 17))
	(_version vd0)
	(_time 1497688313847 2017.06.17 10:31:53)
	(_source (\./../../../src/arithmeticshifter.vhd\))
	(_parameters tan)
	(_code 81d1818e82d6dc9687d399db848784868587888782)
	(_ent
		(_time 1497519573036)
	)
	(_comp
		(MuxWithOffset
			(_object
				(_gen (_int size -1 0 20(_ent((i 8)))))
				(_gen (_int selSize -1 0 21(_ent((i 3)))))
				(_gen (_int offset -3 0 22(_ent((i 0)))))
				(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~13 0 25(_array -2 ((_dto c 0 i 0)))))
				(_port (_int sel 4 0 25(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 26(_array -2 ((_dto c 1 i 0)))))
				(_port (_int input 5 0 26(_ent (_in))))
				(_port (_int output -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate generateMuxes 0 32(_for 3 )
		(_inst mux 0 33(_comp MuxWithOffset)
			(_gen
				((size)(_code 2))
				((selSize)(_code 3))
				((offset)(_code 4))
			)
			(_port
				((sel)(shift))
				((input)(input))
				((output)(output(_object 2)))
			)
			(_use (_ent . MuxWithOffset)
				(_gen
					((size)(_code 5))
					((selSize)(_code 6))
					((offset)(_code 7))
				)
				(_port
					((sel)(sel))
					((input)(input))
					((output)(output))
				)
			)
		)
		(_object
			(_cnst (_int i 3 0 32(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int shiftSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~12 0 11(_array -2 ((_dto c 8 i 0)))))
		(_port (_int shift 0 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 9 i 0)))))
		(_port (_int input 1 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 10 i 0)))))
		(_port (_int output 2 0 13(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 32(_scalar (_to i 0 c 11))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_Arch 12 -1)
)
I 000059 55 1304          1497688313910 MuxWithOffset_Arch
(_unit VHDL (muxwithoffset 0 5(muxwithoffset_arch 0 18))
	(_version vd0)
	(_time 1497688313911 2017.06.17 10:31:53)
	(_source (\./../../../src/muxwithoffset.vhd\))
	(_parameters tan)
	(_code bfefeaeaece9e3a8bab8a6e4eab9b7b9e9b9b9b9b9)
	(_ent
		(_time 1497531642080)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int selSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_gen (_int offset -2 0 9 \0\ (_ent gms((i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~12 0 12(_array -3 ((_dto c 1 i 0)))))
		(_port (_int sel 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -3 ((_dto c 2 i 0)))))
		(_port (_int input 1 0 13(_ent(_in))))
		(_port (_int output -3 0 14(_ent(_out))))
		(_var (_int selValue -2 0 22(_prcs 0((i 0)))))
		(_prcs
			(selection(_arch 0 0 21(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . MuxWithOffset_Arch 3 -1)
)
I 000066 55 2353          1497688313973 ArithmeticShifter_TB_Arch
(_unit VHDL (arithmeticshifter_tb 0 5(arithmeticshifter_tb_arch 0 8))
	(_version vd0)
	(_time 1497688313974 2017.06.17 10:31:53)
	(_source (\./../../../test/shifter_tb.vhd\))
	(_parameters tan)
	(_code feaefeafa9a9a3e9f9aee6a4fbf8fbf9faf8f7f8fd)
	(_ent
		(_time 1497519168129)
	)
	(_comp
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 15(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 16(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int shift 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 4 0 21(_ent (_out))))
			)
		)
	)
	(_inst shifterUnderTest 0 32(_comp ArithmeticShifter)
		(_gen
			((size)((i 12)))
			((shiftSize)((i 4)))
		)
		(_port
			((shift)(test_shift))
			((input)(test_in))
			((output)(_open))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)((i 12)))
				((shiftSize)((i 4)))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 10(_arch((i 12)))))
		(_cnst (_int SHIFT_SIZE -1 0 11(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~134 0 25(_array -2 ((_dto i 11 i 0)))))
		(_sig (_int test_in 0 0 25(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 26(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_shift 1 0 26(_arch(_uni))))
		(_sig (_int test_clock -2 0 28(_arch(_uni((i 2)))(_event))))
		(_sig (_int test_end -2 0 29(_arch(_uni((i 2))))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_trgt(2))(_sens(2)(3)))))
			(driveProcess(_arch 1 0 47(_prcs (_trgt(0)(1)(3))(_sens(2))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_TB_Arch 5 -1)
)
I 000057 55 3248          1497688314035 Accumulator_Arch
(_unit VHDL (accumulator 0 4(accumulator_arch 0 16))
	(_version vd0)
	(_time 1497688314036 2017.06.17 10:31:54)
	(_source (\./../../../src/accumulator.vhd\))
	(_parameters tan)
	(_code 3c6c3f396c6b6b2b3d337867683a6f3a3d3b383a6a)
	(_ent
		(_time 1497540646602)
	)
	(_comp
		(AdderSubtractor
			(_object
				(_gen (_int size -1 0 18(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inA 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 3 i 0)))))
				(_port (_int inB 4 0 21(_ent (_in))))
				(_port (_int sumSub -2 0 22(_ent (_in))))
				(_port (_int carryOut -2 0 23(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 24(_array -2 ((_dto c 4 i 0)))))
				(_port (_int value 5 0 24(_ent (_out))))
			)
		)
		(GRegister
			(_object
				(_gen (_int size -1 0 29(_ent((i 8)))))
				(_port (_int clock -2 0 31(_ent (_in))))
				(_port (_int reset -2 0 32(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 33(_array -2 ((_dto c 5 i 0)))))
				(_port (_int data 3 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 34(_array -2 ((_dto c 6 i 0)))))
				(_port (_int value 4 0 34(_ent (_out))))
			)
		)
	)
	(_inst addsubInstance 0 48(_comp AdderSubtractor)
		(_gen
			((size)(_code 7))
		)
		(_port
			((inA)(inA))
			((inB)(loopback))
			((sumSub)(sumSub))
			((carryOut)(_open))
			((value)(data))
		)
		(_use (_ent . AdderSubtractor)
			(_gen
				((size)(_code 8))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((sumSub)(sumSub))
				((carryOut)(carryOut))
				((value)(value))
			)
		)
	)
	(_inst registerInstance 0 58(_comp GRegister)
		(_gen
			((size)(_code 9))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((data)(data))
			((value)(cvalue))
		)
		(_use (_ent . GRegister)
			(_gen
				((size)(_code 10))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((data)(data))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 7(_ent(_in))))
		(_port (_int reset -2 0 8(_ent(_in))))
		(_port (_int zero -2 0 9(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 10(_array -2 ((_dto c 11 i 0)))))
		(_port (_int inA 0 0 10(_ent(_in))))
		(_port (_int sumSub -2 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2 ((_dto c 12 i 0)))))
		(_port (_int value 1 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 39(_array -2 ((_dto c 13 i 0)))))
		(_sig (_int data 2 0 39(_arch(_uni))))
		(_sig (_int cvalue 2 0 43(_arch(_uni))))
		(_sig (_int loopback 2 0 44(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_trgt(5))(_sens(7)))))
			(line__72(_arch 1 0 72(_assignment (_trgt(8))(_sens(2)(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Accumulator_Arch 14 -1)
)
I 000061 55 3350          1497688314112 AdderSubtractor_Arch
(_unit VHDL (addersubtractor 0 5(addersubtractor_arch 0 16))
	(_version vd0)
	(_time 1497688314113 2017.06.17 10:31:54)
	(_source (\./../../../src/addersubtractor.vhd\))
	(_parameters tan)
	(_code 8ada8984dfddda9c8bde98d1d88d8f8c888d8e8d88)
	(_ent
		(_time 1497540646633)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int inA -2 0 20(_ent (_in))))
				(_port (_int inB -2 0 21(_ent (_in))))
				(_port (_int carryIn -2 0 22(_ent (_in))))
				(_port (_int carryOut -2 0 23(_ent (_out))))
				(_port (_int sum -2 0 24(_ent (_out))))
			)
		)
	)
	(_generate generateFullAdders 0 37(_for 5 )
		(_generate first 0 42(_if 1)
			(_inst fullAdderFirst 0 43(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(sumSub))
					((carryOut)(carryWires(_object 1)))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate internal 0 54(_if 2)
			(_inst fullAdderInternal 0 55(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 3)))
					((carryOut)(carryWires(_object 1)))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate last 0 66(_if 4)
			(_inst fullAdderLast 0 67(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 5)))
					((carryOut)(carryOut))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_object
			(_cnst (_int i 5 0 37(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 6 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 8(_array -2 ((_dto c 6 i 0)))))
		(_port (_int inA 0 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2 ((_dto c 7 i 0)))))
		(_port (_int inB 1 0 9(_ent(_in))))
		(_port (_int sumSub -2 0 10(_ent(_in))))
		(_port (_int carryOut -2 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2 ((_dto c 8 i 0)))))
		(_port (_int value 2 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-2~downto~0}~13 0 28(_array -2 ((_dto c 9 i 0)))))
		(_sig (_int carryWires 3 0 28(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 29(_array -2 ((_dto c 10 i 0)))))
		(_sig (_int actualInA 4 0 29(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 37(_scalar (_to i 0 c 11))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment (_trgt(6))(_sens(0)(2)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . AdderSubtractor_Arch 12 -1)
)
I 000053 55 5442          1497688314174 Rotator_Arch
(_unit VHDL (rotator 0 5(rotator_arch 0 23))
	(_version vd0)
	(_time 1497688314175 2017.06.17 10:31:54)
	(_source (\./../../../src/rotator.vhd\))
	(_parameters tan)
	(_code c998c99c969f99dfcfc9dd93cececbcecbcf9fcecd)
	(_ent
		(_time 1497542215880)
	)
	(_comp
		(ShiftAdjuster
			(_object
				(_gen (_int size -1 0 50(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 53(_array -2 ((_dto c 5 i 0)))))
				(_port (_int input 6 0 53(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 54(_array -2 ((_dto c 6 i 0)))))
				(_port (_int output 7 0 54(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -1 0 25(_ent((i 8)))))
				(_port (_int clock -2 0 27(_ent (_in))))
				(_port (_int reset -2 0 28(_ent (_in))))
				(_port (_int zero -2 0 29(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 30(_array -2 ((_dto c 7 i 0)))))
				(_port (_int inA 6 0 30(_ent (_in))))
				(_port (_int sumSub -2 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 32(_array -2 ((_dto c 8 i 0)))))
				(_port (_int value 7 0 32(_ent (_out))))
			)
		)
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 38(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 39(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 42(_array -2 ((_dto c 9 i 0)))))
				(_port (_int shift 6 0 42(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 43(_array -2 ((_dto c 10 i 0)))))
				(_port (_int input 7 0 43(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 44(_array -2 ((_dto c 11 i 0)))))
				(_port (_int output 8 0 44(_ent (_out))))
			)
		)
	)
	(_inst adjusterInstance 0 74(_comp ShiftAdjuster)
		(_gen
			((size)(_code 12))
		)
		(_port
			((input)(count))
			((output)(shift))
		)
		(_use (_ent . ShiftAdjuster)
			(_gen
				((size)(_code 13))
			)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst accumulatorInstance 0 83(_comp Accumulator)
		(_gen
			((size)(_code 14))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(otherData))
			((sumSub)(sign))
			((value)(accData))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)(_code 15))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_inst shifter 0 94(_comp ArithmeticShifter)
		(_gen
			((size)(_code 16))
			((shiftSize)(_code 17))
		)
		(_port
			((shift)(shift))
			((input)(actualData))
			((output)(shiftedOut))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)(_code 18))
				((shiftSize)(_code 19))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst checkHalfPi 0 107(_comp Accumulator)
		(_gen
			((size)(_code 20))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(zeroData))
			((sumSub)((i 2)))
			((value)(zeroDataOut))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)(_code 21))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int counterSize -1 0 8 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in))))
		(_port (_int reset -2 0 12(_ent(_in))))
		(_port (_int sign -2 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~12 0 14(_array -2 ((_dto c 22 i 0)))))
		(_port (_int count 0 0 14(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 15(_array -2 ((_dto c 23 i 0)))))
		(_port (_int dataIn 1 0 15(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2 ((_dto c 24 i 0)))))
		(_port (_int otherData 2 0 16(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 17(_array -2 ((_dto c 25 i 0)))))
		(_port (_int shiftedOut 3 0 17(_ent(_out))))
		(_port (_int zeroOut -2 0 18(_ent(_out))))
		(_port (_int msb -2 0 19(_ent(_out))))
		(_sig (_int zero -2 0 58(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1312 0 59(_array -2 ((_dto c 26 i 0)))))
		(_sig (_int actualData 4 0 59(_arch(_uni))))
		(_sig (_int accData 4 0 60(_arch(_uni))))
		(_sig (_int zeroData 4 0 61(_arch(_uni))))
		(_sig (_int zeroDataOut 4 0 62(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 63(_array -2 ((_dto c 27 i 0)))))
		(_sig (_int shift 5 0 63(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_trgt(9))(_sens(3))(_mon))))
			(line__70(_arch 1 0 70(_assignment (_trgt(10))(_sens(9)(11)(4)))))
			(line__72(_arch 2 0 72(_assignment (_trgt(8))(_sens(10(_index 28)))(_read(10(_index 29))))))
			(line__105(_arch 3 0 105(_assignment (_trgt(12))(_sens(9)(4)))))
			(line__118(_arch 4 0 118(_assignment (_trgt(7))(_sens(9)(13))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Rotator_Arch 30 -1)
)
I 000059 55 2218          1497688314363 ShiftAdjuster_Arch
(_unit VHDL (shiftadjuster 0 5(shiftadjuster_arch 0 15))
	(_version vd0)
	(_time 1497688314364 2017.06.17 10:31:54)
	(_source (\./../../../src/shiftadjuster.vhd\))
	(_parameters tan)
	(_code 84d5848a88d3d992808b90ded4828082d583818387)
	(_ent
		(_time 1497540646711)
	)
	(_comp
		(AdderSubtractor
			(_object
				(_gen (_int size -1 0 17(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 19(_array -2 ((_dto c 1 i 0)))))
				(_port (_int inA 3 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 20(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inB 4 0 20(_ent (_in))))
				(_port (_int sumSub -2 0 21(_ent (_in))))
				(_port (_int carryOut -2 0 22(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 23(_array -2 ((_dto c 3 i 0)))))
				(_port (_int value 5 0 23(_ent (_out))))
			)
		)
	)
	(_inst subtractor 0 32(_comp AdderSubtractor)
		(_gen
			((size)(_code 4))
		)
		(_port
			((inA)((_others(i 3))))
			((inB)(input))
			((sumSub)((i 2)))
			((carryOut)(_open))
			((value)(subOutput))
		)
		(_use (_ent . AdderSubtractor)
			(_gen
				((size)(_code 5))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((sumSub)(sumSub))
				((carryOut)(carryOut))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 10(_array -2 ((_dto c 6 i 0)))))
		(_port (_int input 0 0 10(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2 ((_dto c 7 i 0)))))
		(_port (_int output 1 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 27(_array -2 ((_dto c 8 i 0)))))
		(_sig (_int subOutput 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ShiftAdjuster_Arch 9 -1)
)
I 000062 55 2862          1497688314565 ShiftAdjuster_TB_Arch
(_unit VHDL (shiftadjuster_tb 0 5(shiftadjuster_tb_arch 0 8))
	(_version vd0)
	(_time 1497688314566 2017.06.17 10:31:54)
	(_source (\./../../../test/asjuster_tb.vhd\))
	(_parameters tan)
	(_code 5001575358070d465204440a005654560157555753)
	(_ent
		(_time 1497541178009)
	)
	(_comp
		(ShiftAdjuster
			(_object
				(_gen (_int size -1 0 14(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 17(_array -2 ((_dto c 2 i 0)))))
				(_port (_int input 1 0 17(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 18(_array -2 ((_dto c 3 i 0)))))
				(_port (_int output 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -1 0 23(_ent((i 8)))))
				(_port (_int clock -2 0 25(_ent (_in))))
				(_port (_int reset -2 0 26(_ent (_in))))
				(_port (_int zero -2 0 27(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 28(_array -2 ((_dto c 4 i 0)))))
				(_port (_int inA 1 0 28(_ent (_in))))
				(_port (_int sumSub -2 0 29(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 30(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 2 0 30(_ent (_out))))
			)
		)
	)
	(_inst adjusterUnderTest 0 42(_comp ShiftAdjuster)
		(_gen
			((size)((i 4)))
		)
		(_port
			((input)(test_in))
			((output)(test_shift))
		)
		(_use (_ent . ShiftAdjuster)
			(_gen
				((size)((i 4)))
			)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst counter 0 49(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((zero)((i 2)))
			((inA)(_code 6))
			((sumSub)((i 2)))
			((value)(test_in))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_cnst (_int SHIFT_SIZE -1 0 10(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 34(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_in 0 0 34(_arch(_uni))))
		(_sig (_int test_shift 0 0 35(_arch(_uni))))
		(_sig (_int test_reset -2 0 37(_arch(_uni((i 3))))))
		(_sig (_int test_clock -2 0 38(_arch(_uni((i 2))))))
		(_sig (_int test_end -2 0 39(_arch(_uni((i 2))))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment (_trgt(3))(_sens(3)(4)))))
			(driveProcess(_arch 1 0 64(_prcs (_wait_for)(_trgt(2)(4)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ShiftAdjuster_TB_Arch 7 -1)
)
I 000051 55 3304          1497688314629 Atan2_Arch
(_unit VHDL (atan2 0 5(atan2_arch 0 17))
	(_version vd0)
	(_time 1497688314630 2017.06.17 10:31:54)
	(_source (\./../../../src/atan2.vhd\))
	(_parameters tan)
	(_code 8ede8b81dfd9db98d88a9cd4de898a888f88db8d8c)
	(_ent
		(_time 1497683728596)
	)
	(_comp
		(Accumulator
			(_object
				(_gen (_int size -2 0 27(_ent((i 8)))))
				(_port (_int clock -1 0 29(_ent (_in))))
				(_port (_int reset -1 0 30(_ent (_in))))
				(_port (_int zero -1 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 32(_array -1 ((_dto c 3 i 0)))))
				(_port (_int inA 6 0 32(_ent (_in))))
				(_port (_int sumSub -1 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -1 ((_dto c 4 i 0)))))
				(_port (_int value 7 0 34(_ent (_out))))
			)
		)
	)
	(_inst atanAccumulator 0 46(_comp Accumulator)
		(_gen
			((size)((i 12)))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(atanFromLut))
			((sumSub)(msbB))
			((value)(atan2Out))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 12)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_port (_int clock -1 0 7(_ent(_in))))
		(_port (_int reset -1 0 8(_ent(_in))))
		(_port (_int msbB -1 0 9(_ent(_in))))
		(_port (_int zeroA -1 0 10(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{4-1~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int count 0 0 11(_ent(_in))))
		(_port (_int valid -1 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~12 0 13(_array -1 ((_dto i 11 i 0)))))
		(_port (_int atan2Out 1 0 13(_ent(_out))))
		(_cnst (_int SIZE -2 0 19(_arch((i 12)))))
		(_cnst (_int COUNTER_SIZE -2 0 20(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -2 0 21(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~13 0 23(_array -1 ((_dto i 11 i 0)))))
		(_type (_int bin_array 0 23(_array 2 ((_uto i 0 i 2147483647)))))
		(_type (_int ~bin_array~13 0 24(_array 2 ((_to i 0 i 10)))))
		(_cnst (_int lut 4 0 24(_arch(((_string \"001100100100"\))((_string \"000110010010"\))((_string \"000011101101"\))((_string \"000001111101"\))((_string \"000001000000"\))((_string \"000000100000"\))((_string \"000000010000"\))((_string \"000000001000"\))((_string \"000000000100"\))((_string \"000000000010"\))((_string \"000000000001"\))))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~136 0 38(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int atanFromLut 5 0 38(_arch(_uni))))
		(_sig (_int zero -1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment (_trgt(8))(_sens(4))(_mon))))
			(line__43(_arch 1 0 43(_assignment (_trgt(7))(_sens(3)(4))(_mon))))
			(line__44(_arch 2 0 44(_assignment (_alias((valid)(zero)))(_simpleassign BUF)(_trgt(5))(_sens(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Atan2_Arch 5 -1)
)
I 000052 55 3974          1497688314692 CORDIC_Arch
(_unit VHDL (cordic 0 4(cordic_arch 0 21))
	(_version vd0)
	(_time 1497688314704 2017.06.17 10:31:54)
	(_source (\./../../../src/cordic.vhd\))
	(_parameters tan)
	(_code dc8cdb8ed98a8acaddd8c5868edadfda8adbdedad8)
	(_ent
		(_time 1497684937291)
	)
	(_comp
		(Rotator
			(_object
				(_gen (_int size -1 0 24(_ent((i 8)))))
				(_gen (_int counterSize -1 0 25(_ent((i 8)))))
				(_port (_int clock -2 0 28(_ent (_in))))
				(_port (_int reset -2 0 29(_ent (_in))))
				(_port (_int sign -2 0 30(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 31(_array -2 ((_dto c 2 i 0)))))
				(_port (_int count 4 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -2 ((_dto c 3 i 0)))))
				(_port (_int dataIn 5 0 32(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 33(_array -2 ((_dto c 4 i 0)))))
				(_port (_int otherData 6 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -2 ((_dto c 5 i 0)))))
				(_port (_int shiftedOut 7 0 34(_ent (_out))))
				(_port (_int zeroOut -2 0 35(_ent (_out))))
				(_port (_int msb -2 0 36(_ent (_out))))
			)
		)
	)
	(_inst rotatorA 0 49(_comp Rotator)
		(_gen
			((size)(_code 6))
			((counterSize)(_code 7))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((sign)(msb))
			((count)(count))
			((dataIn)(inA))
			((otherData)(shiftedB))
			((shiftedOut)(shiftedA))
			((zeroOut)(zeroA))
			((msb)(_open))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)(_code 8))
				((counterSize)(_code 9))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_inst rotatorB 0 67(_comp Rotator)
		(_gen
			((size)(_code 10))
			((counterSize)(_code 11))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((sign)(notMsb))
			((count)(count))
			((dataIn)(inB))
			((otherData)(shiftedA))
			((shiftedOut)(shiftedB))
			((zeroOut)(_open))
			((msb)(msb))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)(_code 12))
				((counterSize)(_code 13))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 6 \8\ (_ent gms((i 8)))))
		(_gen (_int counterSize -1 0 7 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 10(_ent(_in))))
		(_port (_int reset -2 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 14 i 0)))))
		(_port (_int inA 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 15 i 0)))))
		(_port (_int inB 1 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~12 0 14(_array -2 ((_dto c 16 i 0)))))
		(_port (_int count 2 0 14(_ent(_in))))
		(_port (_int zeroA -2 0 15(_ent(_out))))
		(_port (_int msbB -2 0 16(_ent(_out))))
		(_sig (_int msb -2 0 40(_arch(_uni))))
		(_sig (_int notMsb -2 0 41(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 42(_array -2 ((_dto c 17 i 0)))))
		(_sig (_int shiftedA 3 0 42(_arch(_uni))))
		(_sig (_int shiftedB 3 0 43(_arch(_uni))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment (_alias((msbB)(msb)))(_simpleassign BUF)(_trgt(6))(_sens(7)))))
			(line__47(_arch 1 0 47(_assignment (_alias((notMsb)(msb)))(_simpleassign "not")(_trgt(8))(_sens(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . CORDIC_Arch 18 -1)
)
I 000057 55 5248          1497688314768 CORDICAtan2_Arch
(_unit VHDL (cordicatan2 0 5(cordicatan2_arch 0 17))
	(_version vd0)
	(_time 1497688314769 2017.06.17 10:31:54)
	(_source (\./../../../src/cordicatan2.vhd\))
	(_parameters tan)
	(_code 1b4b1d1c1f4d4d0d181a0241491d1a1c1f1d1a1d4e)
	(_ent
		(_time 1497684199664)
	)
	(_comp
		(Atan2
			(_object
				(_port (_int clock -1 0 26(_ent (_in))))
				(_port (_int reset -1 0 27(_ent (_in))))
				(_port (_int msbB -1 0 28(_ent (_in))))
				(_port (_int zeroA -1 0 29(_ent (_in))))
				(_port (_int count 1 0 30(_ent (_in))))
				(_port (_int valid -1 0 31(_ent (_out))))
				(_port (_int atan2Out 2 0 32(_ent (_out))))
			)
		)
		(CORDIC
			(_object
				(_gen (_int size -2 0 38(_ent((i 8)))))
				(_gen (_int counterSize -2 0 39(_ent((i 8)))))
				(_port (_int clock -1 0 42(_ent (_in))))
				(_port (_int reset -1 0 43(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 44(_array -1 ((_dto c 4 i 0)))))
				(_port (_int inA 5 0 44(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 45(_array -1 ((_dto c 5 i 0)))))
				(_port (_int inB 6 0 45(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 46(_array -1 ((_dto c 6 i 0)))))
				(_port (_int count 7 0 46(_ent (_in))))
				(_port (_int zeroA -1 0 47(_ent (_out))))
				(_port (_int msbB -1 0 48(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -2 0 54(_ent((i 8)))))
				(_port (_int clock -1 0 56(_ent (_in))))
				(_port (_int reset -1 0 57(_ent (_in))))
				(_port (_int zero -1 0 58(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 59(_array -1 ((_dto c 7 i 0)))))
				(_port (_int inA 5 0 59(_ent (_in))))
				(_port (_int sumSub -1 0 60(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 61(_array -1 ((_dto c 8 i 0)))))
				(_port (_int value 6 0 61(_ent (_out))))
			)
		)
	)
	(_inst atan2Calculator 0 78(_comp Atan2)
		(_port
			((clock)(clock))
			((reset)(reset))
			((msbB)(msbB))
			((zeroA)(zeroA))
			((count)(count))
			((valid)(valid))
			((atan2Out)(atan2Out))
		)
		(_use (_ent . Atan2)
		)
	)
	(_inst cordicInstance 0 89(_comp CORDIC)
		(_gen
			((size)((i 14)))
			((counterSize)((i 4)))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((inA)(extendedA))
			((inB)(extendedB))
			((count)(count))
			((zeroA)(zeroA))
			((msbB)(msbB))
		)
		(_use (_ent . CORDIC)
			(_gen
				((size)((i 14)))
				((counterSize)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((inA)(inA))
				((inB)(inB))
				((count)(count))
				((zeroA)(zeroA))
				((msbB)(msbB))
			)
		)
	)
	(_inst counter 0 104(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zeroCounter))
			((inA)(counterIn))
			((sumSub)((i 2)))
			((value)(count))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_port (_int clock -1 0 7(_ent(_in))))
		(_port (_int reset -1 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~12 0 9(_array -1 ((_dto i 11 i 0)))))
		(_port (_int inA 0 0 9(_ent(_in))))
		(_port (_int inB 0 0 10(_ent(_in))))
		(_port (_int valid -1 0 11(_ent(_out))))
		(_port (_int atan2Out 0 0 12(_ent(_out))))
		(_cnst (_int SIZE -2 0 19(_arch((i 12)))))
		(_cnst (_int EXTENDED_SIZE -2 0 20(_arch((i 14)))))
		(_cnst (_int COUNTER_SIZE -2 0 21(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -2 0 22(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{4-1~downto~0}~13 0 30(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~13 0 32(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int zeroCounter -1 0 65(_arch(_uni))))
		(_sig (_int msbB -1 0 66(_arch(_uni))))
		(_sig (_int zeroA -1 0 67(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{COUNTER_SIZE-1~downto~0}~13 0 68(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int counterIn 3 0 68(_arch(_uni))))
		(_sig (_int count 3 0 69(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{EXTENDED_SIZE-1~downto~0}~13 0 71(_array -1 ((_dto i 13 i 0)))))
		(_sig (_int extendedA 4 0 71(_arch(_uni))))
		(_sig (_int extendedB 4 0 72(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment (_alias((extendedA)(inA(11))(inA(11))(inA)))(_trgt(11))(_sens(2)))))
			(line__76(_arch 1 0 76(_assignment (_alias((extendedB)(inB(11))(inB(11))(inB)))(_trgt(12))(_sens(3)))))
			(line__115(_arch 2 0 115(_assignment (_trgt(6))(_sens(10))(_mon))))
			(line__116(_arch 3 0 116(_assignment (_trgt(9))(_sens(6))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (0 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . CORDICAtan2_Arch 9 -1)
)
I 000060 55 1819          1497688314833 CORDICAtan2_TB_Arch
(_unit VHDL (cordicatan2_tb 0 5(cordicatan2_tb_arch 0 8))
	(_version vd0)
	(_time 1497688314834 2017.06.17 10:31:54)
	(_source (\./../../../test/cordicatan2_tb.vhd\))
	(_parameters tan)
	(_code 59095f5a060f0f4f5e0b40030b5f585e5d5f585f0c)
	(_ent
		(_time 1497684676213)
	)
	(_comp
		(CORDICAtan2
			(_object
				(_port (_int clock -1 0 12(_ent (_in))))
				(_port (_int reset -1 0 13(_ent (_in))))
				(_port (_int inA 0 0 14(_ent (_in))))
				(_port (_int inB 0 0 15(_ent (_in))))
				(_port (_int valid -1 0 16(_ent (_out))))
				(_port (_int atan2Out 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst cordicAtan2UnderTest 0 32(_comp CORDICAtan2)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((inA)(test_inA))
			((inB)(test_inB))
			((valid)(_open))
			((atan2Out)(_open))
		)
		(_use (_ent . CORDICAtan2)
		)
	)
	(_object
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~13 0 14(_array -1 ((_dto i 11 i 0)))))
		(_cnst (_int SIZE -2 0 21(_arch((i 12)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~13 0 23(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int test_inA 1 0 23(_arch(_uni))))
		(_sig (_int test_inB 1 0 24(_arch(_uni))))
		(_sig (_int test_reset -1 0 26(_arch(_uni((i 3))))))
		(_sig (_int test_clock -1 0 27(_arch(_uni((i 2))))))
		(_sig (_int test_end -1 0 28(_arch(_uni((i 2))))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment (_trgt(3))(_sens(3)(4)))))
			(driveProcess(_arch 1 0 46(_prcs (_wait_for)(_trgt(0)(1)(2)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 50463490)
		(33686018 33686018 50529026)
	)
	(_model . CORDICAtan2_TB_Arch 2 -1)
)
I 000056 55 4808          1497688315020 Rotator_Arch_TB
(_unit VHDL (rotator_tb 0 5(rotator_arch_tb 0 8))
	(_version vd0)
	(_time 1497688315021 2017.06.17 10:31:55)
	(_source (\./../../../test/rotator_tb.vhd\))
	(_parameters tan)
	(_code 15441112464345034517014f121217104312111317)
	(_ent
		(_time 1497687572594)
	)
	(_comp
		(Accumulator
			(_object
				(_gen (_int size -1 0 29(_ent((i 8)))))
				(_port (_int clock -2 0 31(_ent (_in))))
				(_port (_int reset -2 0 32(_ent (_in))))
				(_port (_int zero -2 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 34(_array -2 ((_dto c 4 i 0)))))
				(_port (_int inA 2 0 34(_ent (_in))))
				(_port (_int sumSub -2 0 35(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 36(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 3 0 36(_ent (_out))))
			)
		)
		(Rotator
			(_object
				(_gen (_int size -1 0 12(_ent((i 8)))))
				(_gen (_int counterSize -1 0 13(_ent((i 8)))))
				(_port (_int clock -2 0 16(_ent (_in))))
				(_port (_int reset -2 0 17(_ent (_in))))
				(_port (_int sign -2 0 18(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 19(_array -2 ((_dto c 6 i 0)))))
				(_port (_int count 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 7 i 0)))))
				(_port (_int dataIn 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 8 i 0)))))
				(_port (_int otherData 4 0 21(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 22(_array -2 ((_dto c 9 i 0)))))
				(_port (_int shiftedOut 5 0 22(_ent (_out))))
				(_port (_int zeroOut -2 0 23(_ent (_out))))
				(_port (_int msb -2 0 24(_ent (_out))))
			)
		)
	)
	(_inst counter 0 62(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((zero)(zeroCounter))
			((inA)(counterIn))
			((sumSub)((i 2)))
			((value)(test_count))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_inst rotatorUnderTest 0 78(_comp Rotator)
		(_gen
			((size)((i 14)))
			((counterSize)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((sign)(test_shiftedB(13)))
			((count)(test_count))
			((dataIn)(test_inA))
			((otherData)(test_shiftedB))
			((shiftedOut)(test_shiftedA))
			((zeroOut)(test_zeroA))
			((msb)(test_msbA))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)((i 14)))
				((counterSize)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 41(_arch((i 14)))))
		(_cnst (_int COUNTER_SIZE -1 0 42(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -1 0 43(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~1310 0 45(_array -2 ((_dto i 13 i 0)))))
		(_sig (_int test_inA 0 0 45(_arch(_uni))))
		(_sig (_int test_shiftedB 0 0 46(_arch(_uni))))
		(_sig (_int test_shiftedA 0 0 47(_arch(_uni))))
		(_sig (_int test_msbA -2 0 48(_arch(_uni))))
		(_sig (_int test_zeroA -2 0 49(_arch(_uni))))
		(_sig (_int test_reset -2 0 51(_arch(_uni((i 3))))))
		(_sig (_int test_clock -2 0 52(_arch(_uni((i 2))))))
		(_sig (_int test_end -2 0 53(_arch(_uni((i 2))))))
		(_type (_int ~STD_ULOGIC_VECTOR{COUNTER_SIZE-1~downto~0}~13 0 55(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_count 1 0 55(_arch(_uni))))
		(_sig (_int counterIn 1 0 56(_arch(_uni))))
		(_sig (_int zeroCounter -2 0 57(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_trgt(10))(_sens(8))(_mon))))
			(line__74(_arch 1 0 74(_assignment (_trgt(9))(_sens(10))(_mon))))
			(line__95(_arch 2 0 95(_assignment (_trgt(6))(_sens(6)(7)))))
			(driveProcess(_arch 3 0 99(_prcs (_wait_for)(_trgt(0)(1)(5)(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 515)
		(33686018 33686018 50463234 771)
		(50529027 50529027 50529027 515)
		(33686018 33686018 33686018 514)
		(50529027 50529027 50529027 771)
	)
	(_model . Rotator_Arch_TB 10 -1)
)
I 000055 55 797           1497688509504 FullAdder_Arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 14))
	(_version vd0)
	(_time 1497688509505 2017.06.17 10:35:09)
	(_source (\./../../../src/fulladder.vhd\))
	(_parameters tan)
	(_code c99a9b9dc59ecedf9bced8939ccfcdcfcccecbcfcf)
	(_ent
		(_time 1497272646463)
	)
	(_object
		(_port (_int inB -1 0 6(_ent(_in))))
		(_port (_int inA -1 0 7(_ent(_in))))
		(_port (_int carryIn -1 0 8(_ent(_in))))
		(_port (_int carryOut -1 0 9(_ent(_out))))
		(_port (_int sum -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(4))(_sens(0)(1)(2)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FullAdder_Arch 2 -1)
)
I 000055 55 1063          1497688509581 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497688509582 2017.06.17 10:35:09)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code 174445111240460111160e4c451013111210151110)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
I 000063 55 2304          1497688509643 ArithmeticShifter_Arch
(_unit VHDL (arithmeticshifter 0 5(arithmeticshifter_arch 0 17))
	(_version vd0)
	(_time 1497688509644 2017.06.17 10:35:09)
	(_source (\./../../../src/arithmeticshifter.vhd\))
	(_parameters tan)
	(_code 5605025452010b4150044e0c5350535152505f5055)
	(_ent
		(_time 1497519573036)
	)
	(_comp
		(MuxWithOffset
			(_object
				(_gen (_int size -1 0 20(_ent((i 8)))))
				(_gen (_int selSize -1 0 21(_ent((i 3)))))
				(_gen (_int offset -3 0 22(_ent((i 0)))))
				(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~13 0 25(_array -2 ((_dto c 0 i 0)))))
				(_port (_int sel 4 0 25(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 26(_array -2 ((_dto c 1 i 0)))))
				(_port (_int input 5 0 26(_ent (_in))))
				(_port (_int output -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate generateMuxes 0 32(_for 3 )
		(_inst mux 0 33(_comp MuxWithOffset)
			(_gen
				((size)(_code 2))
				((selSize)(_code 3))
				((offset)(_code 4))
			)
			(_port
				((sel)(shift))
				((input)(input))
				((output)(output(_object 2)))
			)
			(_use (_ent . MuxWithOffset)
				(_gen
					((size)(_code 5))
					((selSize)(_code 6))
					((offset)(_code 7))
				)
				(_port
					((sel)(sel))
					((input)(input))
					((output)(output))
				)
			)
		)
		(_object
			(_cnst (_int i 3 0 32(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int shiftSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~12 0 11(_array -2 ((_dto c 8 i 0)))))
		(_port (_int shift 0 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 9 i 0)))))
		(_port (_int input 1 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 10 i 0)))))
		(_port (_int output 2 0 13(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 32(_scalar (_to i 0 c 11))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_Arch 12 -1)
)
I 000059 55 1304          1497688509708 MuxWithOffset_Arch
(_unit VHDL (muxwithoffset 0 5(muxwithoffset_arch 0 18))
	(_version vd0)
	(_time 1497688509709 2017.06.17 10:35:09)
	(_source (\./../../../src/muxwithoffset.vhd\))
	(_parameters tan)
	(_code 94c7959a95c2c88391938dcfc1929c92c292929292)
	(_ent
		(_time 1497531642080)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int selSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_gen (_int offset -2 0 9 \0\ (_ent gms((i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~12 0 12(_array -3 ((_dto c 1 i 0)))))
		(_port (_int sel 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -3 ((_dto c 2 i 0)))))
		(_port (_int input 1 0 13(_ent(_in))))
		(_port (_int output -3 0 14(_ent(_out))))
		(_var (_int selValue -2 0 22(_prcs 0((i 0)))))
		(_prcs
			(selection(_arch 0 0 21(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . MuxWithOffset_Arch 3 -1)
)
I 000066 55 2353          1497688509768 ArithmeticShifter_TB_Arch
(_unit VHDL (arithmeticshifter_tb 0 5(arithmeticshifter_tb_arch 0 8))
	(_version vd0)
	(_time 1497688509769 2017.06.17 10:35:09)
	(_source (\./../../../test/shifter_tb.vhd\))
	(_parameters tan)
	(_code d3808780d2848ec4d483cb89d6d5d6d4d7d5dad5d0)
	(_ent
		(_time 1497519168129)
	)
	(_comp
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 15(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 16(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int shift 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 4 0 21(_ent (_out))))
			)
		)
	)
	(_inst shifterUnderTest 0 32(_comp ArithmeticShifter)
		(_gen
			((size)((i 12)))
			((shiftSize)((i 4)))
		)
		(_port
			((shift)(test_shift))
			((input)(test_in))
			((output)(_open))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)((i 12)))
				((shiftSize)((i 4)))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 10(_arch((i 12)))))
		(_cnst (_int SHIFT_SIZE -1 0 11(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~134 0 25(_array -2 ((_dto i 11 i 0)))))
		(_sig (_int test_in 0 0 25(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 26(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_shift 1 0 26(_arch(_uni))))
		(_sig (_int test_clock -2 0 28(_arch(_uni((i 2)))(_event))))
		(_sig (_int test_end -2 0 29(_arch(_uni((i 2))))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_trgt(2))(_sens(2)(3)))))
			(driveProcess(_arch 1 0 47(_prcs (_trgt(0)(1)(3))(_sens(2))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_TB_Arch 5 -1)
)
I 000057 55 3248          1497688509831 Accumulator_Arch
(_unit VHDL (accumulator 0 4(accumulator_arch 0 16))
	(_version vd0)
	(_time 1497688509832 2017.06.17 10:35:09)
	(_source (\./../../../src/accumulator.vhd\))
	(_parameters tan)
	(_code 1142461613464606101e554a451742171016151747)
	(_ent
		(_time 1497540646602)
	)
	(_comp
		(AdderSubtractor
			(_object
				(_gen (_int size -1 0 18(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inA 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 3 i 0)))))
				(_port (_int inB 4 0 21(_ent (_in))))
				(_port (_int sumSub -2 0 22(_ent (_in))))
				(_port (_int carryOut -2 0 23(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 24(_array -2 ((_dto c 4 i 0)))))
				(_port (_int value 5 0 24(_ent (_out))))
			)
		)
		(GRegister
			(_object
				(_gen (_int size -1 0 29(_ent((i 8)))))
				(_port (_int clock -2 0 31(_ent (_in))))
				(_port (_int reset -2 0 32(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 33(_array -2 ((_dto c 5 i 0)))))
				(_port (_int data 3 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 34(_array -2 ((_dto c 6 i 0)))))
				(_port (_int value 4 0 34(_ent (_out))))
			)
		)
	)
	(_inst addsubInstance 0 48(_comp AdderSubtractor)
		(_gen
			((size)(_code 7))
		)
		(_port
			((inA)(inA))
			((inB)(loopback))
			((sumSub)(sumSub))
			((carryOut)(_open))
			((value)(data))
		)
		(_use (_ent . AdderSubtractor)
			(_gen
				((size)(_code 8))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((sumSub)(sumSub))
				((carryOut)(carryOut))
				((value)(value))
			)
		)
	)
	(_inst registerInstance 0 58(_comp GRegister)
		(_gen
			((size)(_code 9))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((data)(data))
			((value)(cvalue))
		)
		(_use (_ent . GRegister)
			(_gen
				((size)(_code 10))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((data)(data))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 7(_ent(_in))))
		(_port (_int reset -2 0 8(_ent(_in))))
		(_port (_int zero -2 0 9(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 10(_array -2 ((_dto c 11 i 0)))))
		(_port (_int inA 0 0 10(_ent(_in))))
		(_port (_int sumSub -2 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2 ((_dto c 12 i 0)))))
		(_port (_int value 1 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 39(_array -2 ((_dto c 13 i 0)))))
		(_sig (_int data 2 0 39(_arch(_uni))))
		(_sig (_int cvalue 2 0 43(_arch(_uni))))
		(_sig (_int loopback 2 0 44(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_trgt(5))(_sens(7)))))
			(line__72(_arch 1 0 72(_assignment (_trgt(8))(_sens(2)(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Accumulator_Arch 14 -1)
)
I 000061 55 3350          1497688510005 AdderSubtractor_Arch
(_unit VHDL (addersubtractor 0 5(addersubtractor_arch 0 16))
	(_version vd0)
	(_time 1497688510006 2017.06.17 10:35:10)
	(_source (\./../../../src/addersubtractor.vhd\))
	(_parameters tan)
	(_code bdeeeae9edeaedabbce9afe6efbab8bbbfbab9babf)
	(_ent
		(_time 1497540646633)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int inA -2 0 20(_ent (_in))))
				(_port (_int inB -2 0 21(_ent (_in))))
				(_port (_int carryIn -2 0 22(_ent (_in))))
				(_port (_int carryOut -2 0 23(_ent (_out))))
				(_port (_int sum -2 0 24(_ent (_out))))
			)
		)
	)
	(_generate generateFullAdders 0 37(_for 5 )
		(_generate first 0 42(_if 1)
			(_inst fullAdderFirst 0 43(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(sumSub))
					((carryOut)(carryWires(_object 1)))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate internal 0 54(_if 2)
			(_inst fullAdderInternal 0 55(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 3)))
					((carryOut)(carryWires(_object 1)))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate last 0 66(_if 4)
			(_inst fullAdderLast 0 67(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 5)))
					((carryOut)(carryOut))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_object
			(_cnst (_int i 5 0 37(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 6 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 8(_array -2 ((_dto c 6 i 0)))))
		(_port (_int inA 0 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2 ((_dto c 7 i 0)))))
		(_port (_int inB 1 0 9(_ent(_in))))
		(_port (_int sumSub -2 0 10(_ent(_in))))
		(_port (_int carryOut -2 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2 ((_dto c 8 i 0)))))
		(_port (_int value 2 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-2~downto~0}~13 0 28(_array -2 ((_dto c 9 i 0)))))
		(_sig (_int carryWires 3 0 28(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 29(_array -2 ((_dto c 10 i 0)))))
		(_sig (_int actualInA 4 0 29(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 37(_scalar (_to i 0 c 11))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment (_trgt(6))(_sens(0)(2)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . AdderSubtractor_Arch 12 -1)
)
I 000053 55 5442          1497688510067 Rotator_Arch
(_unit VHDL (rotator 0 5(rotator_arch 0 23))
	(_version vd0)
	(_time 1497688510068 2017.06.17 10:35:10)
	(_source (\./../../../src/rotator.vhd\))
	(_parameters tan)
	(_code fcaea8acf9aaaceafafce8a6fbfbfefbfefaaafbf8)
	(_ent
		(_time 1497542215880)
	)
	(_comp
		(ShiftAdjuster
			(_object
				(_gen (_int size -1 0 50(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 53(_array -2 ((_dto c 5 i 0)))))
				(_port (_int input 6 0 53(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 54(_array -2 ((_dto c 6 i 0)))))
				(_port (_int output 7 0 54(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -1 0 25(_ent((i 8)))))
				(_port (_int clock -2 0 27(_ent (_in))))
				(_port (_int reset -2 0 28(_ent (_in))))
				(_port (_int zero -2 0 29(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 30(_array -2 ((_dto c 7 i 0)))))
				(_port (_int inA 6 0 30(_ent (_in))))
				(_port (_int sumSub -2 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 32(_array -2 ((_dto c 8 i 0)))))
				(_port (_int value 7 0 32(_ent (_out))))
			)
		)
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 38(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 39(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 42(_array -2 ((_dto c 9 i 0)))))
				(_port (_int shift 6 0 42(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 43(_array -2 ((_dto c 10 i 0)))))
				(_port (_int input 7 0 43(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 44(_array -2 ((_dto c 11 i 0)))))
				(_port (_int output 8 0 44(_ent (_out))))
			)
		)
	)
	(_inst adjusterInstance 0 74(_comp ShiftAdjuster)
		(_gen
			((size)(_code 12))
		)
		(_port
			((input)(count))
			((output)(shift))
		)
		(_use (_ent . ShiftAdjuster)
			(_gen
				((size)(_code 13))
			)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst accumulatorInstance 0 83(_comp Accumulator)
		(_gen
			((size)(_code 14))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(otherData))
			((sumSub)(sign))
			((value)(accData))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)(_code 15))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_inst shifter 0 94(_comp ArithmeticShifter)
		(_gen
			((size)(_code 16))
			((shiftSize)(_code 17))
		)
		(_port
			((shift)(shift))
			((input)(actualData))
			((output)(shiftedOut))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)(_code 18))
				((shiftSize)(_code 19))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst checkHalfPi 0 107(_comp Accumulator)
		(_gen
			((size)(_code 20))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(zeroData))
			((sumSub)((i 2)))
			((value)(zeroDataOut))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)(_code 21))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int counterSize -1 0 8 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in))))
		(_port (_int reset -2 0 12(_ent(_in))))
		(_port (_int sign -2 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~12 0 14(_array -2 ((_dto c 22 i 0)))))
		(_port (_int count 0 0 14(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 15(_array -2 ((_dto c 23 i 0)))))
		(_port (_int dataIn 1 0 15(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2 ((_dto c 24 i 0)))))
		(_port (_int otherData 2 0 16(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 17(_array -2 ((_dto c 25 i 0)))))
		(_port (_int shiftedOut 3 0 17(_ent(_out))))
		(_port (_int zeroOut -2 0 18(_ent(_out))))
		(_port (_int msb -2 0 19(_ent(_out))))
		(_sig (_int zero -2 0 58(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1312 0 59(_array -2 ((_dto c 26 i 0)))))
		(_sig (_int actualData 4 0 59(_arch(_uni))))
		(_sig (_int accData 4 0 60(_arch(_uni))))
		(_sig (_int zeroData 4 0 61(_arch(_uni))))
		(_sig (_int zeroDataOut 4 0 62(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 63(_array -2 ((_dto c 27 i 0)))))
		(_sig (_int shift 5 0 63(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_trgt(9))(_sens(3))(_mon))))
			(line__70(_arch 1 0 70(_assignment (_trgt(10))(_sens(9)(11)(4)))))
			(line__72(_arch 2 0 72(_assignment (_trgt(8))(_sens(10(_index 28)))(_read(10(_index 29))))))
			(line__105(_arch 3 0 105(_assignment (_trgt(12))(_sens(9)(4)))))
			(line__118(_arch 4 0 118(_assignment (_trgt(7))(_sens(9)(13))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Rotator_Arch 30 -1)
)
I 000059 55 2218          1497688510255 ShiftAdjuster_Arch
(_unit VHDL (shiftadjuster 0 5(shiftadjuster_arch 0 15))
	(_version vd0)
	(_time 1497688510256 2017.06.17 10:35:10)
	(_source (\./../../../src/shiftadjuster.vhd\))
	(_parameters tan)
	(_code b7e6b4e3b8e0eaa1b3b8a3ede7b1b3b1e6b0b2b0b4)
	(_ent
		(_time 1497540646711)
	)
	(_comp
		(AdderSubtractor
			(_object
				(_gen (_int size -1 0 17(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 19(_array -2 ((_dto c 1 i 0)))))
				(_port (_int inA 3 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 20(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inB 4 0 20(_ent (_in))))
				(_port (_int sumSub -2 0 21(_ent (_in))))
				(_port (_int carryOut -2 0 22(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 23(_array -2 ((_dto c 3 i 0)))))
				(_port (_int value 5 0 23(_ent (_out))))
			)
		)
	)
	(_inst subtractor 0 32(_comp AdderSubtractor)
		(_gen
			((size)(_code 4))
		)
		(_port
			((inA)((_others(i 3))))
			((inB)(input))
			((sumSub)((i 2)))
			((carryOut)(_open))
			((value)(subOutput))
		)
		(_use (_ent . AdderSubtractor)
			(_gen
				((size)(_code 5))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((sumSub)(sumSub))
				((carryOut)(carryOut))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 10(_array -2 ((_dto c 6 i 0)))))
		(_port (_int input 0 0 10(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2 ((_dto c 7 i 0)))))
		(_port (_int output 1 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 27(_array -2 ((_dto c 8 i 0)))))
		(_sig (_int subOutput 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ShiftAdjuster_Arch 9 -1)
)
I 000062 55 2862          1497688510317 ShiftAdjuster_TB_Arch
(_unit VHDL (shiftadjuster_tb 0 5(shiftadjuster_tb_arch 0 8))
	(_version vd0)
	(_time 1497688510318 2017.06.17 10:35:10)
	(_source (\./../../../test/asjuster_tb.vhd\))
	(_parameters tan)
	(_code f6a7f5a6f8a1abe0f4a2e2aca6f0f2f0a7f1f3f1f5)
	(_ent
		(_time 1497541178009)
	)
	(_comp
		(ShiftAdjuster
			(_object
				(_gen (_int size -1 0 14(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 17(_array -2 ((_dto c 2 i 0)))))
				(_port (_int input 1 0 17(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 18(_array -2 ((_dto c 3 i 0)))))
				(_port (_int output 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -1 0 23(_ent((i 8)))))
				(_port (_int clock -2 0 25(_ent (_in))))
				(_port (_int reset -2 0 26(_ent (_in))))
				(_port (_int zero -2 0 27(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 28(_array -2 ((_dto c 4 i 0)))))
				(_port (_int inA 1 0 28(_ent (_in))))
				(_port (_int sumSub -2 0 29(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 30(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 2 0 30(_ent (_out))))
			)
		)
	)
	(_inst adjusterUnderTest 0 42(_comp ShiftAdjuster)
		(_gen
			((size)((i 4)))
		)
		(_port
			((input)(test_in))
			((output)(test_shift))
		)
		(_use (_ent . ShiftAdjuster)
			(_gen
				((size)((i 4)))
			)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst counter 0 49(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((zero)((i 2)))
			((inA)(_code 6))
			((sumSub)((i 2)))
			((value)(test_in))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_cnst (_int SHIFT_SIZE -1 0 10(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 34(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_in 0 0 34(_arch(_uni))))
		(_sig (_int test_shift 0 0 35(_arch(_uni))))
		(_sig (_int test_reset -2 0 37(_arch(_uni((i 3))))))
		(_sig (_int test_clock -2 0 38(_arch(_uni((i 2))))))
		(_sig (_int test_end -2 0 39(_arch(_uni((i 2))))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment (_trgt(3))(_sens(3)(4)))))
			(driveProcess(_arch 1 0 64(_prcs (_wait_for)(_trgt(2)(4)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ShiftAdjuster_TB_Arch 7 -1)
)
I 000051 55 3304          1497688510393 Atan2_Arch
(_unit VHDL (atan2 0 5(atan2_arch 0 17))
	(_version vd0)
	(_time 1497688510394 2017.06.17 10:35:10)
	(_source (\./../../../src/atan2.vhd\))
	(_parameters tan)
	(_code 44144447441311521240561e144340424542114746)
	(_ent
		(_time 1497683728596)
	)
	(_comp
		(Accumulator
			(_object
				(_gen (_int size -2 0 27(_ent((i 8)))))
				(_port (_int clock -1 0 29(_ent (_in))))
				(_port (_int reset -1 0 30(_ent (_in))))
				(_port (_int zero -1 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 32(_array -1 ((_dto c 3 i 0)))))
				(_port (_int inA 6 0 32(_ent (_in))))
				(_port (_int sumSub -1 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -1 ((_dto c 4 i 0)))))
				(_port (_int value 7 0 34(_ent (_out))))
			)
		)
	)
	(_inst atanAccumulator 0 46(_comp Accumulator)
		(_gen
			((size)((i 12)))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(atanFromLut))
			((sumSub)(msbB))
			((value)(atan2Out))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 12)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_port (_int clock -1 0 7(_ent(_in))))
		(_port (_int reset -1 0 8(_ent(_in))))
		(_port (_int msbB -1 0 9(_ent(_in))))
		(_port (_int zeroA -1 0 10(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{4-1~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int count 0 0 11(_ent(_in))))
		(_port (_int valid -1 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~12 0 13(_array -1 ((_dto i 11 i 0)))))
		(_port (_int atan2Out 1 0 13(_ent(_out))))
		(_cnst (_int SIZE -2 0 19(_arch((i 12)))))
		(_cnst (_int COUNTER_SIZE -2 0 20(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -2 0 21(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~13 0 23(_array -1 ((_dto i 11 i 0)))))
		(_type (_int bin_array 0 23(_array 2 ((_uto i 0 i 2147483647)))))
		(_type (_int ~bin_array~13 0 24(_array 2 ((_to i 0 i 10)))))
		(_cnst (_int lut 4 0 24(_arch(((_string \"001100100100"\))((_string \"000110010010"\))((_string \"000011101101"\))((_string \"000001111101"\))((_string \"000001000000"\))((_string \"000000100000"\))((_string \"000000010000"\))((_string \"000000001000"\))((_string \"000000000100"\))((_string \"000000000010"\))((_string \"000000000001"\))))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~136 0 38(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int atanFromLut 5 0 38(_arch(_uni))))
		(_sig (_int zero -1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment (_trgt(8))(_sens(4))(_mon))))
			(line__43(_arch 1 0 43(_assignment (_trgt(7))(_sens(3)(4))(_mon))))
			(line__44(_arch 2 0 44(_assignment (_alias((valid)(zero)))(_simpleassign BUF)(_trgt(5))(_sens(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Atan2_Arch 5 -1)
)
I 000052 55 3974          1497688510456 CORDIC_Arch
(_unit VHDL (cordic 0 4(cordic_arch 0 21))
	(_version vd0)
	(_time 1497688510457 2017.06.17 10:35:10)
	(_source (\./../../../src/cordic.vhd\))
	(_parameters tan)
	(_code 82d2808cd6d4d49483869bd8d0848184d485808486)
	(_ent
		(_time 1497684937291)
	)
	(_comp
		(Rotator
			(_object
				(_gen (_int size -1 0 24(_ent((i 8)))))
				(_gen (_int counterSize -1 0 25(_ent((i 8)))))
				(_port (_int clock -2 0 28(_ent (_in))))
				(_port (_int reset -2 0 29(_ent (_in))))
				(_port (_int sign -2 0 30(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 31(_array -2 ((_dto c 2 i 0)))))
				(_port (_int count 4 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -2 ((_dto c 3 i 0)))))
				(_port (_int dataIn 5 0 32(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 33(_array -2 ((_dto c 4 i 0)))))
				(_port (_int otherData 6 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -2 ((_dto c 5 i 0)))))
				(_port (_int shiftedOut 7 0 34(_ent (_out))))
				(_port (_int zeroOut -2 0 35(_ent (_out))))
				(_port (_int msb -2 0 36(_ent (_out))))
			)
		)
	)
	(_inst rotatorA 0 49(_comp Rotator)
		(_gen
			((size)(_code 6))
			((counterSize)(_code 7))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((sign)(msb))
			((count)(count))
			((dataIn)(inA))
			((otherData)(shiftedB))
			((shiftedOut)(shiftedA))
			((zeroOut)(zeroA))
			((msb)(_open))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)(_code 8))
				((counterSize)(_code 9))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_inst rotatorB 0 67(_comp Rotator)
		(_gen
			((size)(_code 10))
			((counterSize)(_code 11))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((sign)(notMsb))
			((count)(count))
			((dataIn)(inB))
			((otherData)(shiftedA))
			((shiftedOut)(shiftedB))
			((zeroOut)(_open))
			((msb)(msb))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)(_code 12))
				((counterSize)(_code 13))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 6 \8\ (_ent gms((i 8)))))
		(_gen (_int counterSize -1 0 7 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 10(_ent(_in))))
		(_port (_int reset -2 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 14 i 0)))))
		(_port (_int inA 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 15 i 0)))))
		(_port (_int inB 1 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~12 0 14(_array -2 ((_dto c 16 i 0)))))
		(_port (_int count 2 0 14(_ent(_in))))
		(_port (_int zeroA -2 0 15(_ent(_out))))
		(_port (_int msbB -2 0 16(_ent(_out))))
		(_sig (_int msb -2 0 40(_arch(_uni))))
		(_sig (_int notMsb -2 0 41(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 42(_array -2 ((_dto c 17 i 0)))))
		(_sig (_int shiftedA 3 0 42(_arch(_uni))))
		(_sig (_int shiftedB 3 0 43(_arch(_uni))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment (_alias((msbB)(msb)))(_simpleassign BUF)(_trgt(6))(_sens(7)))))
			(line__47(_arch 1 0 47(_assignment (_alias((notMsb)(msb)))(_simpleassign "not")(_trgt(8))(_sens(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . CORDIC_Arch 18 -1)
)
I 000057 55 5248          1497688510521 CORDICAtan2_Arch
(_unit VHDL (cordicatan2 0 5(cordicatan2_arch 0 17))
	(_version vd0)
	(_time 1497688510522 2017.06.17 10:35:10)
	(_source (\./../../../src/cordicatan2.vhd\))
	(_parameters tan)
	(_code c191c394969797d7c2c0d89b93c7c0c6c5c7c0c794)
	(_ent
		(_time 1497684199664)
	)
	(_comp
		(Atan2
			(_object
				(_port (_int clock -1 0 26(_ent (_in))))
				(_port (_int reset -1 0 27(_ent (_in))))
				(_port (_int msbB -1 0 28(_ent (_in))))
				(_port (_int zeroA -1 0 29(_ent (_in))))
				(_port (_int count 1 0 30(_ent (_in))))
				(_port (_int valid -1 0 31(_ent (_out))))
				(_port (_int atan2Out 2 0 32(_ent (_out))))
			)
		)
		(CORDIC
			(_object
				(_gen (_int size -2 0 38(_ent((i 8)))))
				(_gen (_int counterSize -2 0 39(_ent((i 8)))))
				(_port (_int clock -1 0 42(_ent (_in))))
				(_port (_int reset -1 0 43(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 44(_array -1 ((_dto c 4 i 0)))))
				(_port (_int inA 5 0 44(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 45(_array -1 ((_dto c 5 i 0)))))
				(_port (_int inB 6 0 45(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 46(_array -1 ((_dto c 6 i 0)))))
				(_port (_int count 7 0 46(_ent (_in))))
				(_port (_int zeroA -1 0 47(_ent (_out))))
				(_port (_int msbB -1 0 48(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -2 0 54(_ent((i 8)))))
				(_port (_int clock -1 0 56(_ent (_in))))
				(_port (_int reset -1 0 57(_ent (_in))))
				(_port (_int zero -1 0 58(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 59(_array -1 ((_dto c 7 i 0)))))
				(_port (_int inA 5 0 59(_ent (_in))))
				(_port (_int sumSub -1 0 60(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 61(_array -1 ((_dto c 8 i 0)))))
				(_port (_int value 6 0 61(_ent (_out))))
			)
		)
	)
	(_inst atan2Calculator 0 78(_comp Atan2)
		(_port
			((clock)(clock))
			((reset)(reset))
			((msbB)(msbB))
			((zeroA)(zeroA))
			((count)(count))
			((valid)(valid))
			((atan2Out)(atan2Out))
		)
		(_use (_ent . Atan2)
		)
	)
	(_inst cordicInstance 0 89(_comp CORDIC)
		(_gen
			((size)((i 14)))
			((counterSize)((i 4)))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((inA)(extendedA))
			((inB)(extendedB))
			((count)(count))
			((zeroA)(zeroA))
			((msbB)(msbB))
		)
		(_use (_ent . CORDIC)
			(_gen
				((size)((i 14)))
				((counterSize)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((inA)(inA))
				((inB)(inB))
				((count)(count))
				((zeroA)(zeroA))
				((msbB)(msbB))
			)
		)
	)
	(_inst counter 0 104(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zeroCounter))
			((inA)(counterIn))
			((sumSub)((i 2)))
			((value)(count))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_port (_int clock -1 0 7(_ent(_in))))
		(_port (_int reset -1 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~12 0 9(_array -1 ((_dto i 11 i 0)))))
		(_port (_int inA 0 0 9(_ent(_in))))
		(_port (_int inB 0 0 10(_ent(_in))))
		(_port (_int valid -1 0 11(_ent(_out))))
		(_port (_int atan2Out 0 0 12(_ent(_out))))
		(_cnst (_int SIZE -2 0 19(_arch((i 12)))))
		(_cnst (_int EXTENDED_SIZE -2 0 20(_arch((i 14)))))
		(_cnst (_int COUNTER_SIZE -2 0 21(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -2 0 22(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{4-1~downto~0}~13 0 30(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~13 0 32(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int zeroCounter -1 0 65(_arch(_uni))))
		(_sig (_int msbB -1 0 66(_arch(_uni))))
		(_sig (_int zeroA -1 0 67(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{COUNTER_SIZE-1~downto~0}~13 0 68(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int counterIn 3 0 68(_arch(_uni))))
		(_sig (_int count 3 0 69(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{EXTENDED_SIZE-1~downto~0}~13 0 71(_array -1 ((_dto i 13 i 0)))))
		(_sig (_int extendedA 4 0 71(_arch(_uni))))
		(_sig (_int extendedB 4 0 72(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment (_alias((extendedA)(inA(11))(inA(11))(inA)))(_trgt(11))(_sens(2)))))
			(line__76(_arch 1 0 76(_assignment (_alias((extendedB)(inB(11))(inB(11))(inB)))(_trgt(12))(_sens(3)))))
			(line__115(_arch 2 0 115(_assignment (_trgt(6))(_sens(10))(_mon))))
			(line__116(_arch 3 0 116(_assignment (_trgt(9))(_sens(6))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (0 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . CORDICAtan2_Arch 9 -1)
)
I 000060 55 1819          1497688510596 CORDICAtan2_TB_Arch
(_unit VHDL (cordicatan2_tb 0 5(cordicatan2_tb_arch 0 8))
	(_version vd0)
	(_time 1497688510597 2017.06.17 10:35:10)
	(_source (\./../../../test/cordicatan2_tb.vhd\))
	(_parameters tan)
	(_code 0f5f0e090f595919085d16555d090e080b090e095a)
	(_ent
		(_time 1497684676213)
	)
	(_comp
		(CORDICAtan2
			(_object
				(_port (_int clock -1 0 12(_ent (_in))))
				(_port (_int reset -1 0 13(_ent (_in))))
				(_port (_int inA 0 0 14(_ent (_in))))
				(_port (_int inB 0 0 15(_ent (_in))))
				(_port (_int valid -1 0 16(_ent (_out))))
				(_port (_int atan2Out 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst cordicAtan2UnderTest 0 32(_comp CORDICAtan2)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((inA)(test_inA))
			((inB)(test_inB))
			((valid)(_open))
			((atan2Out)(_open))
		)
		(_use (_ent . CORDICAtan2)
		)
	)
	(_object
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~13 0 14(_array -1 ((_dto i 11 i 0)))))
		(_cnst (_int SIZE -2 0 21(_arch((i 12)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~13 0 23(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int test_inA 1 0 23(_arch(_uni))))
		(_sig (_int test_inB 1 0 24(_arch(_uni))))
		(_sig (_int test_reset -1 0 26(_arch(_uni((i 3))))))
		(_sig (_int test_clock -1 0 27(_arch(_uni((i 2))))))
		(_sig (_int test_end -1 0 28(_arch(_uni((i 2))))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment (_trgt(3))(_sens(3)(4)))))
			(driveProcess(_arch 1 0 46(_prcs (_wait_for)(_trgt(0)(1)(2)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 50463490)
		(33686018 33686018 50529026)
	)
	(_model . CORDICAtan2_TB_Arch 2 -1)
)
I 000056 55 4808          1497688510659 Rotator_Arch_TB
(_unit VHDL (rotator_tb 0 5(rotator_arch_tb 0 8))
	(_version vd0)
	(_time 1497688510660 2017.06.17 10:35:10)
	(_source (\./../../../test/rotator_tb.vhd\))
	(_parameters tan)
	(_code 4d1c4d4f4f1b1d5b1d4f59174a4a4f481b4a494b4f)
	(_ent
		(_time 1497687572594)
	)
	(_comp
		(Accumulator
			(_object
				(_gen (_int size -1 0 29(_ent((i 8)))))
				(_port (_int clock -2 0 31(_ent (_in))))
				(_port (_int reset -2 0 32(_ent (_in))))
				(_port (_int zero -2 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 34(_array -2 ((_dto c 4 i 0)))))
				(_port (_int inA 2 0 34(_ent (_in))))
				(_port (_int sumSub -2 0 35(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 36(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 3 0 36(_ent (_out))))
			)
		)
		(Rotator
			(_object
				(_gen (_int size -1 0 12(_ent((i 8)))))
				(_gen (_int counterSize -1 0 13(_ent((i 8)))))
				(_port (_int clock -2 0 16(_ent (_in))))
				(_port (_int reset -2 0 17(_ent (_in))))
				(_port (_int sign -2 0 18(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 19(_array -2 ((_dto c 6 i 0)))))
				(_port (_int count 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 7 i 0)))))
				(_port (_int dataIn 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 8 i 0)))))
				(_port (_int otherData 4 0 21(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 22(_array -2 ((_dto c 9 i 0)))))
				(_port (_int shiftedOut 5 0 22(_ent (_out))))
				(_port (_int zeroOut -2 0 23(_ent (_out))))
				(_port (_int msb -2 0 24(_ent (_out))))
			)
		)
	)
	(_inst counter 0 62(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((zero)(zeroCounter))
			((inA)(counterIn))
			((sumSub)((i 2)))
			((value)(test_count))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_inst rotatorUnderTest 0 78(_comp Rotator)
		(_gen
			((size)((i 14)))
			((counterSize)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((sign)(test_shiftedB(13)))
			((count)(test_count))
			((dataIn)(test_inA))
			((otherData)(test_shiftedB))
			((shiftedOut)(test_shiftedA))
			((zeroOut)(test_zeroA))
			((msb)(test_msbA))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)((i 14)))
				((counterSize)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 41(_arch((i 14)))))
		(_cnst (_int COUNTER_SIZE -1 0 42(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -1 0 43(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~1310 0 45(_array -2 ((_dto i 13 i 0)))))
		(_sig (_int test_inA 0 0 45(_arch(_uni))))
		(_sig (_int test_shiftedB 0 0 46(_arch(_uni))))
		(_sig (_int test_shiftedA 0 0 47(_arch(_uni))))
		(_sig (_int test_msbA -2 0 48(_arch(_uni))))
		(_sig (_int test_zeroA -2 0 49(_arch(_uni))))
		(_sig (_int test_reset -2 0 51(_arch(_uni((i 3))))))
		(_sig (_int test_clock -2 0 52(_arch(_uni((i 2))))))
		(_sig (_int test_end -2 0 53(_arch(_uni((i 2))))))
		(_type (_int ~STD_ULOGIC_VECTOR{COUNTER_SIZE-1~downto~0}~13 0 55(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_count 1 0 55(_arch(_uni))))
		(_sig (_int counterIn 1 0 56(_arch(_uni))))
		(_sig (_int zeroCounter -2 0 57(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_trgt(10))(_sens(8))(_mon))))
			(line__74(_arch 1 0 74(_assignment (_trgt(9))(_sens(10))(_mon))))
			(line__95(_arch 2 0 95(_assignment (_trgt(6))(_sens(6)(7)))))
			(driveProcess(_arch 3 0 99(_prcs (_wait_for)(_trgt(0)(1)(5)(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 515)
		(33686018 33686018 50463234 771)
		(50529027 50529027 50529027 515)
		(33686018 33686018 33686018 514)
		(50529027 50529027 50529027 771)
	)
	(_model . Rotator_Arch_TB 10 -1)
)
I 000055 55 797           1497688852519 FullAdder_Arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 14))
	(_version vd0)
	(_time 1497688852520 2017.06.17 10:40:52)
	(_source (\./../../../src/fulladder.vhd\))
	(_parameters tan)
	(_code b1b5bee4b5e6b6a7e3b6a0ebe4b7b5b7b4b6b3b7b7)
	(_ent
		(_time 1497272646463)
	)
	(_object
		(_port (_int inB -1 0 6(_ent(_in))))
		(_port (_int inA -1 0 7(_ent(_in))))
		(_port (_int carryIn -1 0 8(_ent(_in))))
		(_port (_int carryOut -1 0 9(_ent(_out))))
		(_port (_int sum -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(4))(_sens(0)(1)(2)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FullAdder_Arch 2 -1)
)
I 000055 55 1063          1497688852597 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497688852598 2017.06.17 10:40:52)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code fffbf1aeaba8aee9f9fee6a4adf8fbf9faf8fdf9f8)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
I 000063 55 2304          1497688852675 ArithmeticShifter_Arch
(_unit VHDL (arithmeticshifter 0 5(arithmeticshifter_arch 0 17))
	(_version vd0)
	(_time 1497688852676 2017.06.17 10:40:52)
	(_source (\./../../../src/arithmeticshifter.vhd\))
	(_parameters tan)
	(_code 4d491d4e1b1a105a4b1f5517484b484a494b444b4e)
	(_ent
		(_time 1497519573036)
	)
	(_comp
		(MuxWithOffset
			(_object
				(_gen (_int size -1 0 20(_ent((i 8)))))
				(_gen (_int selSize -1 0 21(_ent((i 3)))))
				(_gen (_int offset -3 0 22(_ent((i 0)))))
				(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~13 0 25(_array -2 ((_dto c 0 i 0)))))
				(_port (_int sel 4 0 25(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 26(_array -2 ((_dto c 1 i 0)))))
				(_port (_int input 5 0 26(_ent (_in))))
				(_port (_int output -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate generateMuxes 0 32(_for 3 )
		(_inst mux 0 33(_comp MuxWithOffset)
			(_gen
				((size)(_code 2))
				((selSize)(_code 3))
				((offset)(_code 4))
			)
			(_port
				((sel)(shift))
				((input)(input))
				((output)(output(_object 2)))
			)
			(_use (_ent . MuxWithOffset)
				(_gen
					((size)(_code 5))
					((selSize)(_code 6))
					((offset)(_code 7))
				)
				(_port
					((sel)(sel))
					((input)(input))
					((output)(output))
				)
			)
		)
		(_object
			(_cnst (_int i 3 0 32(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int shiftSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~12 0 11(_array -2 ((_dto c 8 i 0)))))
		(_port (_int shift 0 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 9 i 0)))))
		(_port (_int input 1 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 10 i 0)))))
		(_port (_int output 2 0 13(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 32(_scalar (_to i 0 c 11))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_Arch 12 -1)
)
I 000059 55 1304          1497688852740 MuxWithOffset_Arch
(_unit VHDL (muxwithoffset 0 5(muxwithoffset_arch 0 18))
	(_version vd0)
	(_time 1497688852741 2017.06.17 10:40:52)
	(_source (\./../../../src/muxwithoffset.vhd\))
	(_parameters tan)
	(_code 8b8f8e84dcddd79c8e8c92d0de8d838ddd8d8d8d8d)
	(_ent
		(_time 1497531642080)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int selSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_gen (_int offset -2 0 9 \0\ (_ent gms((i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~12 0 12(_array -3 ((_dto c 1 i 0)))))
		(_port (_int sel 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -3 ((_dto c 2 i 0)))))
		(_port (_int input 1 0 13(_ent(_in))))
		(_port (_int output -3 0 14(_ent(_out))))
		(_var (_int selValue -2 0 22(_prcs 0((i 0)))))
		(_prcs
			(selection(_arch 0 0 21(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . MuxWithOffset_Arch 3 -1)
)
I 000066 55 2353          1497688852818 ArithmeticShifter_TB_Arch
(_unit VHDL (arithmeticshifter_tb 0 5(arithmeticshifter_tb_arch 0 8))
	(_version vd0)
	(_time 1497688852819 2017.06.17 10:40:52)
	(_source (\./../../../test/shifter_tb.vhd\))
	(_parameters tan)
	(_code dade8a89898d87cddd8ac280dfdcdfdddedcd3dcd9)
	(_ent
		(_time 1497519168129)
	)
	(_comp
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 15(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 16(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int shift 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 4 0 21(_ent (_out))))
			)
		)
	)
	(_inst shifterUnderTest 0 32(_comp ArithmeticShifter)
		(_gen
			((size)((i 12)))
			((shiftSize)((i 4)))
		)
		(_port
			((shift)(test_shift))
			((input)(test_in))
			((output)(_open))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)((i 12)))
				((shiftSize)((i 4)))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 10(_arch((i 12)))))
		(_cnst (_int SHIFT_SIZE -1 0 11(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~134 0 25(_array -2 ((_dto i 11 i 0)))))
		(_sig (_int test_in 0 0 25(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 26(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_shift 1 0 26(_arch(_uni))))
		(_sig (_int test_clock -2 0 28(_arch(_uni((i 2)))(_event))))
		(_sig (_int test_end -2 0 29(_arch(_uni((i 2))))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_trgt(2))(_sens(2)(3)))))
			(driveProcess(_arch 1 0 47(_prcs (_trgt(0)(1)(3))(_sens(2))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_TB_Arch 5 -1)
)
I 000057 55 3248          1497688852897 Accumulator_Arch
(_unit VHDL (accumulator 0 4(accumulator_arch 0 16))
	(_version vd0)
	(_time 1497688852898 2017.06.17 10:40:52)
	(_source (\./../../../src/accumulator.vhd\))
	(_parameters tan)
	(_code 282c7b2c237f7f3f29276c737c2e7b2e292f2c2e7e)
	(_ent
		(_time 1497540646602)
	)
	(_comp
		(AdderSubtractor
			(_object
				(_gen (_int size -1 0 18(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inA 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 3 i 0)))))
				(_port (_int inB 4 0 21(_ent (_in))))
				(_port (_int sumSub -2 0 22(_ent (_in))))
				(_port (_int carryOut -2 0 23(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 24(_array -2 ((_dto c 4 i 0)))))
				(_port (_int value 5 0 24(_ent (_out))))
			)
		)
		(GRegister
			(_object
				(_gen (_int size -1 0 29(_ent((i 8)))))
				(_port (_int clock -2 0 31(_ent (_in))))
				(_port (_int reset -2 0 32(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 33(_array -2 ((_dto c 5 i 0)))))
				(_port (_int data 3 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 34(_array -2 ((_dto c 6 i 0)))))
				(_port (_int value 4 0 34(_ent (_out))))
			)
		)
	)
	(_inst addsubInstance 0 48(_comp AdderSubtractor)
		(_gen
			((size)(_code 7))
		)
		(_port
			((inA)(inA))
			((inB)(loopback))
			((sumSub)(sumSub))
			((carryOut)(_open))
			((value)(data))
		)
		(_use (_ent . AdderSubtractor)
			(_gen
				((size)(_code 8))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((sumSub)(sumSub))
				((carryOut)(carryOut))
				((value)(value))
			)
		)
	)
	(_inst registerInstance 0 58(_comp GRegister)
		(_gen
			((size)(_code 9))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((data)(data))
			((value)(cvalue))
		)
		(_use (_ent . GRegister)
			(_gen
				((size)(_code 10))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((data)(data))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 7(_ent(_in))))
		(_port (_int reset -2 0 8(_ent(_in))))
		(_port (_int zero -2 0 9(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 10(_array -2 ((_dto c 11 i 0)))))
		(_port (_int inA 0 0 10(_ent(_in))))
		(_port (_int sumSub -2 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2 ((_dto c 12 i 0)))))
		(_port (_int value 1 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 39(_array -2 ((_dto c 13 i 0)))))
		(_sig (_int data 2 0 39(_arch(_uni))))
		(_sig (_int cvalue 2 0 43(_arch(_uni))))
		(_sig (_int loopback 2 0 44(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_trgt(5))(_sens(7)))))
			(line__72(_arch 1 0 72(_assignment (_trgt(8))(_sens(2)(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Accumulator_Arch 14 -1)
)
I 000061 55 3350          1497688852972 AdderSubtractor_Arch
(_unit VHDL (addersubtractor 0 5(addersubtractor_arch 0 16))
	(_version vd0)
	(_time 1497688852973 2017.06.17 10:40:52)
	(_source (\./../../../src/addersubtractor.vhd\))
	(_parameters tan)
	(_code 76722577742126607722642d247173707471727174)
	(_ent
		(_time 1497540646633)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int inA -2 0 20(_ent (_in))))
				(_port (_int inB -2 0 21(_ent (_in))))
				(_port (_int carryIn -2 0 22(_ent (_in))))
				(_port (_int carryOut -2 0 23(_ent (_out))))
				(_port (_int sum -2 0 24(_ent (_out))))
			)
		)
	)
	(_generate generateFullAdders 0 37(_for 5 )
		(_generate first 0 42(_if 1)
			(_inst fullAdderFirst 0 43(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(sumSub))
					((carryOut)(carryWires(_object 1)))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate internal 0 54(_if 2)
			(_inst fullAdderInternal 0 55(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 3)))
					((carryOut)(carryWires(_object 1)))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate last 0 66(_if 4)
			(_inst fullAdderLast 0 67(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 5)))
					((carryOut)(carryOut))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_object
			(_cnst (_int i 5 0 37(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 6 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 8(_array -2 ((_dto c 6 i 0)))))
		(_port (_int inA 0 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2 ((_dto c 7 i 0)))))
		(_port (_int inB 1 0 9(_ent(_in))))
		(_port (_int sumSub -2 0 10(_ent(_in))))
		(_port (_int carryOut -2 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2 ((_dto c 8 i 0)))))
		(_port (_int value 2 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-2~downto~0}~13 0 28(_array -2 ((_dto c 9 i 0)))))
		(_sig (_int carryWires 3 0 28(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 29(_array -2 ((_dto c 10 i 0)))))
		(_sig (_int actualInA 4 0 29(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 37(_scalar (_to i 0 c 11))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment (_trgt(6))(_sens(0)(2)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . AdderSubtractor_Arch 12 -1)
)
I 000053 55 5442          1497688853037 Rotator_Arch
(_unit VHDL (rotator 0 5(rotator_arch 0 23))
	(_version vd0)
	(_time 1497688853038 2017.06.17 10:40:53)
	(_source (\./../../../src/rotator.vhd\))
	(_parameters tan)
	(_code b4b1e4e0e6e2e4a2b2b4a0eeb3b3b6b3b6b2e2b3b0)
	(_ent
		(_time 1497542215880)
	)
	(_comp
		(ShiftAdjuster
			(_object
				(_gen (_int size -1 0 50(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 53(_array -2 ((_dto c 5 i 0)))))
				(_port (_int input 6 0 53(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 54(_array -2 ((_dto c 6 i 0)))))
				(_port (_int output 7 0 54(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -1 0 25(_ent((i 8)))))
				(_port (_int clock -2 0 27(_ent (_in))))
				(_port (_int reset -2 0 28(_ent (_in))))
				(_port (_int zero -2 0 29(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 30(_array -2 ((_dto c 7 i 0)))))
				(_port (_int inA 6 0 30(_ent (_in))))
				(_port (_int sumSub -2 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 32(_array -2 ((_dto c 8 i 0)))))
				(_port (_int value 7 0 32(_ent (_out))))
			)
		)
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 38(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 39(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 42(_array -2 ((_dto c 9 i 0)))))
				(_port (_int shift 6 0 42(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 43(_array -2 ((_dto c 10 i 0)))))
				(_port (_int input 7 0 43(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 44(_array -2 ((_dto c 11 i 0)))))
				(_port (_int output 8 0 44(_ent (_out))))
			)
		)
	)
	(_inst adjusterInstance 0 74(_comp ShiftAdjuster)
		(_gen
			((size)(_code 12))
		)
		(_port
			((input)(count))
			((output)(shift))
		)
		(_use (_ent . ShiftAdjuster)
			(_gen
				((size)(_code 13))
			)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst accumulatorInstance 0 83(_comp Accumulator)
		(_gen
			((size)(_code 14))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(otherData))
			((sumSub)(sign))
			((value)(accData))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)(_code 15))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_inst shifter 0 94(_comp ArithmeticShifter)
		(_gen
			((size)(_code 16))
			((shiftSize)(_code 17))
		)
		(_port
			((shift)(shift))
			((input)(actualData))
			((output)(shiftedOut))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)(_code 18))
				((shiftSize)(_code 19))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst checkHalfPi 0 107(_comp Accumulator)
		(_gen
			((size)(_code 20))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(zeroData))
			((sumSub)((i 2)))
			((value)(zeroDataOut))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)(_code 21))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int counterSize -1 0 8 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in))))
		(_port (_int reset -2 0 12(_ent(_in))))
		(_port (_int sign -2 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~12 0 14(_array -2 ((_dto c 22 i 0)))))
		(_port (_int count 0 0 14(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 15(_array -2 ((_dto c 23 i 0)))))
		(_port (_int dataIn 1 0 15(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2 ((_dto c 24 i 0)))))
		(_port (_int otherData 2 0 16(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 17(_array -2 ((_dto c 25 i 0)))))
		(_port (_int shiftedOut 3 0 17(_ent(_out))))
		(_port (_int zeroOut -2 0 18(_ent(_out))))
		(_port (_int msb -2 0 19(_ent(_out))))
		(_sig (_int zero -2 0 58(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1312 0 59(_array -2 ((_dto c 26 i 0)))))
		(_sig (_int actualData 4 0 59(_arch(_uni))))
		(_sig (_int accData 4 0 60(_arch(_uni))))
		(_sig (_int zeroData 4 0 61(_arch(_uni))))
		(_sig (_int zeroDataOut 4 0 62(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 63(_array -2 ((_dto c 27 i 0)))))
		(_sig (_int shift 5 0 63(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_trgt(9))(_sens(3))(_mon))))
			(line__70(_arch 1 0 70(_assignment (_trgt(10))(_sens(9)(11)(4)))))
			(line__72(_arch 2 0 72(_assignment (_trgt(8))(_sens(10(_index 28)))(_read(10(_index 29))))))
			(line__105(_arch 3 0 105(_assignment (_trgt(12))(_sens(9)(4)))))
			(line__118(_arch 4 0 118(_assignment (_trgt(7))(_sens(9)(13))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Rotator_Arch 30 -1)
)
I 000059 55 2218          1497688853363 ShiftAdjuster_Arch
(_unit VHDL (shiftadjuster 0 5(shiftadjuster_arch 0 15))
	(_version vd0)
	(_time 1497688853364 2017.06.17 10:40:53)
	(_source (\./../../../src/shiftadjuster.vhd\))
	(_parameters tan)
	(_code fcf9acaca7aba1eaf8f3e8a6acfaf8faadfbf9fbff)
	(_ent
		(_time 1497540646711)
	)
	(_comp
		(AdderSubtractor
			(_object
				(_gen (_int size -1 0 17(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 19(_array -2 ((_dto c 1 i 0)))))
				(_port (_int inA 3 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 20(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inB 4 0 20(_ent (_in))))
				(_port (_int sumSub -2 0 21(_ent (_in))))
				(_port (_int carryOut -2 0 22(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 23(_array -2 ((_dto c 3 i 0)))))
				(_port (_int value 5 0 23(_ent (_out))))
			)
		)
	)
	(_inst subtractor 0 32(_comp AdderSubtractor)
		(_gen
			((size)(_code 4))
		)
		(_port
			((inA)((_others(i 3))))
			((inB)(input))
			((sumSub)((i 2)))
			((carryOut)(_open))
			((value)(subOutput))
		)
		(_use (_ent . AdderSubtractor)
			(_gen
				((size)(_code 5))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((sumSub)(sumSub))
				((carryOut)(carryOut))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 10(_array -2 ((_dto c 6 i 0)))))
		(_port (_int input 0 0 10(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2 ((_dto c 7 i 0)))))
		(_port (_int output 1 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 27(_array -2 ((_dto c 8 i 0)))))
		(_sig (_int subOutput 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ShiftAdjuster_Arch 9 -1)
)
I 000062 55 2862          1497688853535 ShiftAdjuster_TB_Arch
(_unit VHDL (shiftadjuster_tb 0 5(shiftadjuster_tb_arch 0 8))
	(_version vd0)
	(_time 1497688853536 2017.06.17 10:40:53)
	(_source (\./../../../test/asjuster_tb.vhd\))
	(_parameters tan)
	(_code a8adffffa8fff5beaafcbcf2f8aeacaef9afadafab)
	(_ent
		(_time 1497541178009)
	)
	(_comp
		(ShiftAdjuster
			(_object
				(_gen (_int size -1 0 14(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 17(_array -2 ((_dto c 2 i 0)))))
				(_port (_int input 1 0 17(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 18(_array -2 ((_dto c 3 i 0)))))
				(_port (_int output 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -1 0 23(_ent((i 8)))))
				(_port (_int clock -2 0 25(_ent (_in))))
				(_port (_int reset -2 0 26(_ent (_in))))
				(_port (_int zero -2 0 27(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 28(_array -2 ((_dto c 4 i 0)))))
				(_port (_int inA 1 0 28(_ent (_in))))
				(_port (_int sumSub -2 0 29(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 30(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 2 0 30(_ent (_out))))
			)
		)
	)
	(_inst adjusterUnderTest 0 42(_comp ShiftAdjuster)
		(_gen
			((size)((i 4)))
		)
		(_port
			((input)(test_in))
			((output)(test_shift))
		)
		(_use (_ent . ShiftAdjuster)
			(_gen
				((size)((i 4)))
			)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst counter 0 49(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((zero)((i 2)))
			((inA)(_code 6))
			((sumSub)((i 2)))
			((value)(test_in))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_cnst (_int SHIFT_SIZE -1 0 10(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 34(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_in 0 0 34(_arch(_uni))))
		(_sig (_int test_shift 0 0 35(_arch(_uni))))
		(_sig (_int test_reset -2 0 37(_arch(_uni((i 3))))))
		(_sig (_int test_clock -2 0 38(_arch(_uni((i 2))))))
		(_sig (_int test_end -2 0 39(_arch(_uni((i 2))))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment (_trgt(3))(_sens(3)(4)))))
			(driveProcess(_arch 1 0 64(_prcs (_wait_for)(_trgt(2)(4)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ShiftAdjuster_TB_Arch 7 -1)
)
I 000051 55 3307          1497688853628 Atan2_Arch
(_unit VHDL (atan2 0 5(atan2_arch 0 17))
	(_version vd0)
	(_time 1497688853629 2017.06.17 10:40:53)
	(_source (\./../../../src/atan2.vhd\))
	(_parameters tan)
	(_code 06025201045153105002145c560102000700530504)
	(_ent
		(_time 1497683728596)
	)
	(_comp
		(Accumulator
			(_object
				(_gen (_int size -2 0 27(_ent((i 8)))))
				(_port (_int clock -1 0 29(_ent (_in))))
				(_port (_int reset -1 0 30(_ent (_in))))
				(_port (_int zero -1 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 32(_array -1 ((_dto c 3 i 0)))))
				(_port (_int inA 6 0 32(_ent (_in))))
				(_port (_int sumSub -1 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -1 ((_dto c 4 i 0)))))
				(_port (_int value 7 0 34(_ent (_out))))
			)
		)
	)
	(_inst atanAccumulator 0 46(_comp Accumulator)
		(_gen
			((size)((i 12)))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(atanFromLut))
			((sumSub)(msbB))
			((value)(atan2Out))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 12)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_port (_int clock -1 0 7(_ent(_in))))
		(_port (_int reset -1 0 8(_ent(_in))))
		(_port (_int msbB -1 0 9(_ent(_in))))
		(_port (_int zeroA -1 0 10(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{4-1~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int count 0 0 11(_ent(_in))))
		(_port (_int valid -1 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~12 0 13(_array -1 ((_dto i 11 i 0)))))
		(_port (_int atan2Out 1 0 13(_ent(_out))))
		(_cnst (_int SIZE -2 0 19(_arch((i 12)))))
		(_cnst (_int COUNTER_SIZE -2 0 20(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -2 0 21(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~13 0 23(_array -1 ((_dto i 11 i 0)))))
		(_type (_int bin_array 0 23(_array 2 ((_uto i 0 i 2147483647)))))
		(_type (_int ~bin_array~13 0 24(_array 2 ((_to i 0 i 10)))))
		(_cnst (_int lut 4 0 24(_arch(((_string \"001100100100"\))((_string \"000110010010"\))((_string \"000011101101"\))((_string \"000001111101"\))((_string \"000001000000"\))((_string \"000000100000"\))((_string \"000000010000"\))((_string \"000000001000"\))((_string \"000000000100"\))((_string \"000000000010"\))((_string \"000000000001"\))))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~136 0 38(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int atanFromLut 5 0 38(_arch(_uni))))
		(_sig (_int zero -1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment (_trgt(8))(_sens(4))(_mon))))
			(line__43(_arch 1 0 43(_assignment (_trgt(7))(_sens(8)(3)(4))(_mon))))
			(line__44(_arch 2 0 44(_assignment (_alias((valid)(zero)))(_simpleassign BUF)(_trgt(5))(_sens(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Atan2_Arch 5 -1)
)
I 000052 55 3974          1497688853722 CORDIC_Arch
(_unit VHDL (cordic 0 4(cordic_arch 0 21))
	(_version vd0)
	(_time 1497688853723 2017.06.17 10:40:53)
	(_source (\./../../../src/cordic.vhd\))
	(_parameters tan)
	(_code 646032643632327265607d3e366267623263666260)
	(_ent
		(_time 1497684937291)
	)
	(_comp
		(Rotator
			(_object
				(_gen (_int size -1 0 24(_ent((i 8)))))
				(_gen (_int counterSize -1 0 25(_ent((i 8)))))
				(_port (_int clock -2 0 28(_ent (_in))))
				(_port (_int reset -2 0 29(_ent (_in))))
				(_port (_int sign -2 0 30(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 31(_array -2 ((_dto c 2 i 0)))))
				(_port (_int count 4 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -2 ((_dto c 3 i 0)))))
				(_port (_int dataIn 5 0 32(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 33(_array -2 ((_dto c 4 i 0)))))
				(_port (_int otherData 6 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -2 ((_dto c 5 i 0)))))
				(_port (_int shiftedOut 7 0 34(_ent (_out))))
				(_port (_int zeroOut -2 0 35(_ent (_out))))
				(_port (_int msb -2 0 36(_ent (_out))))
			)
		)
	)
	(_inst rotatorA 0 49(_comp Rotator)
		(_gen
			((size)(_code 6))
			((counterSize)(_code 7))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((sign)(msb))
			((count)(count))
			((dataIn)(inA))
			((otherData)(shiftedB))
			((shiftedOut)(shiftedA))
			((zeroOut)(zeroA))
			((msb)(_open))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)(_code 8))
				((counterSize)(_code 9))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_inst rotatorB 0 67(_comp Rotator)
		(_gen
			((size)(_code 10))
			((counterSize)(_code 11))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((sign)(notMsb))
			((count)(count))
			((dataIn)(inB))
			((otherData)(shiftedA))
			((shiftedOut)(shiftedB))
			((zeroOut)(_open))
			((msb)(msb))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)(_code 12))
				((counterSize)(_code 13))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 6 \8\ (_ent gms((i 8)))))
		(_gen (_int counterSize -1 0 7 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 10(_ent(_in))))
		(_port (_int reset -2 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 14 i 0)))))
		(_port (_int inA 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 15 i 0)))))
		(_port (_int inB 1 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~12 0 14(_array -2 ((_dto c 16 i 0)))))
		(_port (_int count 2 0 14(_ent(_in))))
		(_port (_int zeroA -2 0 15(_ent(_out))))
		(_port (_int msbB -2 0 16(_ent(_out))))
		(_sig (_int msb -2 0 40(_arch(_uni))))
		(_sig (_int notMsb -2 0 41(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 42(_array -2 ((_dto c 17 i 0)))))
		(_sig (_int shiftedA 3 0 42(_arch(_uni))))
		(_sig (_int shiftedB 3 0 43(_arch(_uni))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment (_alias((msbB)(msb)))(_simpleassign BUF)(_trgt(6))(_sens(7)))))
			(line__47(_arch 1 0 47(_assignment (_alias((notMsb)(msb)))(_simpleassign "not")(_trgt(8))(_sens(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . CORDIC_Arch 18 -1)
)
I 000057 55 5248          1497688853800 CORDICAtan2_Arch
(_unit VHDL (cordicatan2 0 5(cordicatan2_arch 0 17))
	(_version vd0)
	(_time 1497688853801 2017.06.17 10:40:53)
	(_source (\./../../../src/cordicatan2.vhd\))
	(_parameters tan)
	(_code b2b6e4e6e6e4e4a4b1b3abe8e0b4b3b5b6b4b3b4e7)
	(_ent
		(_time 1497684199664)
	)
	(_comp
		(Atan2
			(_object
				(_port (_int clock -1 0 26(_ent (_in))))
				(_port (_int reset -1 0 27(_ent (_in))))
				(_port (_int msbB -1 0 28(_ent (_in))))
				(_port (_int zeroA -1 0 29(_ent (_in))))
				(_port (_int count 1 0 30(_ent (_in))))
				(_port (_int valid -1 0 31(_ent (_out))))
				(_port (_int atan2Out 2 0 32(_ent (_out))))
			)
		)
		(CORDIC
			(_object
				(_gen (_int size -2 0 38(_ent((i 8)))))
				(_gen (_int counterSize -2 0 39(_ent((i 8)))))
				(_port (_int clock -1 0 42(_ent (_in))))
				(_port (_int reset -1 0 43(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 44(_array -1 ((_dto c 4 i 0)))))
				(_port (_int inA 5 0 44(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 45(_array -1 ((_dto c 5 i 0)))))
				(_port (_int inB 6 0 45(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 46(_array -1 ((_dto c 6 i 0)))))
				(_port (_int count 7 0 46(_ent (_in))))
				(_port (_int zeroA -1 0 47(_ent (_out))))
				(_port (_int msbB -1 0 48(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -2 0 54(_ent((i 8)))))
				(_port (_int clock -1 0 56(_ent (_in))))
				(_port (_int reset -1 0 57(_ent (_in))))
				(_port (_int zero -1 0 58(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 59(_array -1 ((_dto c 7 i 0)))))
				(_port (_int inA 5 0 59(_ent (_in))))
				(_port (_int sumSub -1 0 60(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 61(_array -1 ((_dto c 8 i 0)))))
				(_port (_int value 6 0 61(_ent (_out))))
			)
		)
	)
	(_inst atan2Calculator 0 78(_comp Atan2)
		(_port
			((clock)(clock))
			((reset)(reset))
			((msbB)(msbB))
			((zeroA)(zeroA))
			((count)(count))
			((valid)(valid))
			((atan2Out)(atan2Out))
		)
		(_use (_ent . Atan2)
		)
	)
	(_inst cordicInstance 0 89(_comp CORDIC)
		(_gen
			((size)((i 14)))
			((counterSize)((i 4)))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((inA)(extendedA))
			((inB)(extendedB))
			((count)(count))
			((zeroA)(zeroA))
			((msbB)(msbB))
		)
		(_use (_ent . CORDIC)
			(_gen
				((size)((i 14)))
				((counterSize)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((inA)(inA))
				((inB)(inB))
				((count)(count))
				((zeroA)(zeroA))
				((msbB)(msbB))
			)
		)
	)
	(_inst counter 0 104(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zeroCounter))
			((inA)(counterIn))
			((sumSub)((i 2)))
			((value)(count))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_port (_int clock -1 0 7(_ent(_in))))
		(_port (_int reset -1 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~12 0 9(_array -1 ((_dto i 11 i 0)))))
		(_port (_int inA 0 0 9(_ent(_in))))
		(_port (_int inB 0 0 10(_ent(_in))))
		(_port (_int valid -1 0 11(_ent(_out))))
		(_port (_int atan2Out 0 0 12(_ent(_out))))
		(_cnst (_int SIZE -2 0 19(_arch((i 12)))))
		(_cnst (_int EXTENDED_SIZE -2 0 20(_arch((i 14)))))
		(_cnst (_int COUNTER_SIZE -2 0 21(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -2 0 22(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{4-1~downto~0}~13 0 30(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~13 0 32(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int zeroCounter -1 0 65(_arch(_uni))))
		(_sig (_int msbB -1 0 66(_arch(_uni))))
		(_sig (_int zeroA -1 0 67(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{COUNTER_SIZE-1~downto~0}~13 0 68(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int counterIn 3 0 68(_arch(_uni))))
		(_sig (_int count 3 0 69(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{EXTENDED_SIZE-1~downto~0}~13 0 71(_array -1 ((_dto i 13 i 0)))))
		(_sig (_int extendedA 4 0 71(_arch(_uni))))
		(_sig (_int extendedB 4 0 72(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment (_alias((extendedA)(inA(11))(inA(11))(inA)))(_trgt(11))(_sens(2)))))
			(line__76(_arch 1 0 76(_assignment (_alias((extendedB)(inB(11))(inB(11))(inB)))(_trgt(12))(_sens(3)))))
			(line__115(_arch 2 0 115(_assignment (_trgt(6))(_sens(10))(_mon))))
			(line__116(_arch 3 0 116(_assignment (_trgt(9))(_sens(6))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (0 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . CORDICAtan2_Arch 9 -1)
)
I 000060 55 1819          1497688853878 CORDICAtan2_TB_Arch
(_unit VHDL (cordicatan2_tb 0 5(cordicatan2_tb_arch 0 8))
	(_version vd0)
	(_time 1497688853879 2017.06.17 10:40:53)
	(_source (\./../../../test/cordicatan2_tb.vhd\))
	(_parameters tan)
	(_code 00045506565656160752195a520601070406010655)
	(_ent
		(_time 1497684676213)
	)
	(_comp
		(CORDICAtan2
			(_object
				(_port (_int clock -1 0 12(_ent (_in))))
				(_port (_int reset -1 0 13(_ent (_in))))
				(_port (_int inA 0 0 14(_ent (_in))))
				(_port (_int inB 0 0 15(_ent (_in))))
				(_port (_int valid -1 0 16(_ent (_out))))
				(_port (_int atan2Out 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst cordicAtan2UnderTest 0 32(_comp CORDICAtan2)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((inA)(test_inA))
			((inB)(test_inB))
			((valid)(_open))
			((atan2Out)(_open))
		)
		(_use (_ent . CORDICAtan2)
		)
	)
	(_object
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~13 0 14(_array -1 ((_dto i 11 i 0)))))
		(_cnst (_int SIZE -2 0 21(_arch((i 12)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~13 0 23(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int test_inA 1 0 23(_arch(_uni))))
		(_sig (_int test_inB 1 0 24(_arch(_uni))))
		(_sig (_int test_reset -1 0 26(_arch(_uni((i 3))))))
		(_sig (_int test_clock -1 0 27(_arch(_uni((i 2))))))
		(_sig (_int test_end -1 0 28(_arch(_uni((i 2))))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment (_trgt(3))(_sens(3)(4)))))
			(driveProcess(_arch 1 0 46(_prcs (_wait_for)(_trgt(0)(1)(2)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 50463490)
		(33686018 33686018 50529026)
	)
	(_model . CORDICAtan2_TB_Arch 2 -1)
)
I 000056 55 4808          1497688853956 Rotator_Arch_TB
(_unit VHDL (rotator_tb 0 5(rotator_arch_tb 0 8))
	(_version vd0)
	(_time 1497688853957 2017.06.17 10:40:53)
	(_source (\./../../../test/rotator_tb.vhd\))
	(_parameters tan)
	(_code 4e4b1a4c4d181e581e4c5a1449494c4b18494a484c)
	(_ent
		(_time 1497687572594)
	)
	(_comp
		(Accumulator
			(_object
				(_gen (_int size -1 0 29(_ent((i 8)))))
				(_port (_int clock -2 0 31(_ent (_in))))
				(_port (_int reset -2 0 32(_ent (_in))))
				(_port (_int zero -2 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 34(_array -2 ((_dto c 4 i 0)))))
				(_port (_int inA 2 0 34(_ent (_in))))
				(_port (_int sumSub -2 0 35(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 36(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 3 0 36(_ent (_out))))
			)
		)
		(Rotator
			(_object
				(_gen (_int size -1 0 12(_ent((i 8)))))
				(_gen (_int counterSize -1 0 13(_ent((i 8)))))
				(_port (_int clock -2 0 16(_ent (_in))))
				(_port (_int reset -2 0 17(_ent (_in))))
				(_port (_int sign -2 0 18(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 19(_array -2 ((_dto c 6 i 0)))))
				(_port (_int count 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 7 i 0)))))
				(_port (_int dataIn 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 8 i 0)))))
				(_port (_int otherData 4 0 21(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 22(_array -2 ((_dto c 9 i 0)))))
				(_port (_int shiftedOut 5 0 22(_ent (_out))))
				(_port (_int zeroOut -2 0 23(_ent (_out))))
				(_port (_int msb -2 0 24(_ent (_out))))
			)
		)
	)
	(_inst counter 0 62(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((zero)(zeroCounter))
			((inA)(counterIn))
			((sumSub)((i 2)))
			((value)(test_count))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_inst rotatorUnderTest 0 78(_comp Rotator)
		(_gen
			((size)((i 14)))
			((counterSize)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((sign)(test_shiftedB(13)))
			((count)(test_count))
			((dataIn)(test_inA))
			((otherData)(test_shiftedB))
			((shiftedOut)(test_shiftedA))
			((zeroOut)(test_zeroA))
			((msb)(test_msbA))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)((i 14)))
				((counterSize)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 41(_arch((i 14)))))
		(_cnst (_int COUNTER_SIZE -1 0 42(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -1 0 43(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~1310 0 45(_array -2 ((_dto i 13 i 0)))))
		(_sig (_int test_inA 0 0 45(_arch(_uni))))
		(_sig (_int test_shiftedB 0 0 46(_arch(_uni))))
		(_sig (_int test_shiftedA 0 0 47(_arch(_uni))))
		(_sig (_int test_msbA -2 0 48(_arch(_uni))))
		(_sig (_int test_zeroA -2 0 49(_arch(_uni))))
		(_sig (_int test_reset -2 0 51(_arch(_uni((i 3))))))
		(_sig (_int test_clock -2 0 52(_arch(_uni((i 2))))))
		(_sig (_int test_end -2 0 53(_arch(_uni((i 2))))))
		(_type (_int ~STD_ULOGIC_VECTOR{COUNTER_SIZE-1~downto~0}~13 0 55(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_count 1 0 55(_arch(_uni))))
		(_sig (_int counterIn 1 0 56(_arch(_uni))))
		(_sig (_int zeroCounter -2 0 57(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_trgt(10))(_sens(8))(_mon))))
			(line__74(_arch 1 0 74(_assignment (_trgt(9))(_sens(10))(_mon))))
			(line__95(_arch 2 0 95(_assignment (_trgt(6))(_sens(6)(7)))))
			(driveProcess(_arch 3 0 99(_prcs (_wait_for)(_trgt(0)(1)(5)(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 515)
		(33686018 33686018 50463234 771)
		(50529027 50529027 50529027 515)
		(33686018 33686018 33686018 514)
		(50529027 50529027 50529027 771)
	)
	(_model . Rotator_Arch_TB 10 -1)
)
I 000055 55 797           1497688922238 FullAdder_Arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 14))
	(_version vd0)
	(_time 1497688922239 2017.06.17 10:42:02)
	(_source (\./../../../src/fulladder.vhd\))
	(_parameters tan)
	(_code 07025000055000115500165d520103010200050101)
	(_ent
		(_time 1497272646463)
	)
	(_object
		(_port (_int inB -1 0 6(_ent(_in))))
		(_port (_int inA -1 0 7(_ent(_in))))
		(_port (_int carryIn -1 0 8(_ent(_in))))
		(_port (_int carryOut -1 0 9(_ent(_out))))
		(_port (_int sum -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(4))(_sens(0)(1)(2)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FullAdder_Arch 2 -1)
)
I 000055 55 1063          1497688922334 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497688922335 2017.06.17 10:42:02)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code 656033646232347363647c3e376261636062676362)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
I 000063 55 2304          1497688922425 ArithmeticShifter_Arch
(_unit VHDL (arithmeticshifter 0 5(arithmeticshifter_arch 0 17))
	(_version vd0)
	(_time 1497688922426 2017.06.17 10:42:02)
	(_source (\./../../../src/arithmeticshifter.vhd\))
	(_parameters tan)
	(_code c3c69397c2949ed4c591db99c6c5c6c4c7c5cac5c0)
	(_ent
		(_time 1497519573036)
	)
	(_comp
		(MuxWithOffset
			(_object
				(_gen (_int size -1 0 20(_ent((i 8)))))
				(_gen (_int selSize -1 0 21(_ent((i 3)))))
				(_gen (_int offset -3 0 22(_ent((i 0)))))
				(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~13 0 25(_array -2 ((_dto c 0 i 0)))))
				(_port (_int sel 4 0 25(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 26(_array -2 ((_dto c 1 i 0)))))
				(_port (_int input 5 0 26(_ent (_in))))
				(_port (_int output -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate generateMuxes 0 32(_for 3 )
		(_inst mux 0 33(_comp MuxWithOffset)
			(_gen
				((size)(_code 2))
				((selSize)(_code 3))
				((offset)(_code 4))
			)
			(_port
				((sel)(shift))
				((input)(input))
				((output)(output(_object 2)))
			)
			(_use (_ent . MuxWithOffset)
				(_gen
					((size)(_code 5))
					((selSize)(_code 6))
					((offset)(_code 7))
				)
				(_port
					((sel)(sel))
					((input)(input))
					((output)(output))
				)
			)
		)
		(_object
			(_cnst (_int i 3 0 32(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int shiftSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~12 0 11(_array -2 ((_dto c 8 i 0)))))
		(_port (_int shift 0 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 9 i 0)))))
		(_port (_int input 1 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 10 i 0)))))
		(_port (_int output 2 0 13(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 32(_scalar (_to i 0 c 11))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_Arch 12 -1)
)
I 000059 55 1304          1497688922519 MuxWithOffset_Arch
(_unit VHDL (muxwithoffset 0 5(muxwithoffset_arch 0 18))
	(_version vd0)
	(_time 1497688922520 2017.06.17 10:42:02)
	(_source (\./../../../src/muxwithoffset.vhd\))
	(_parameters tan)
	(_code 2124272425777d362426387a742729277727272727)
	(_ent
		(_time 1497531642080)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int selSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_gen (_int offset -2 0 9 \0\ (_ent gms((i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~12 0 12(_array -3 ((_dto c 1 i 0)))))
		(_port (_int sel 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -3 ((_dto c 2 i 0)))))
		(_port (_int input 1 0 13(_ent(_in))))
		(_port (_int output -3 0 14(_ent(_out))))
		(_var (_int selValue -2 0 22(_prcs 0((i 0)))))
		(_prcs
			(selection(_arch 0 0 21(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . MuxWithOffset_Arch 3 -1)
)
I 000066 55 2353          1497688922599 ArithmeticShifter_TB_Arch
(_unit VHDL (arithmeticshifter_tb 0 5(arithmeticshifter_tb_arch 0 8))
	(_version vd0)
	(_time 1497688922600 2017.06.17 10:42:02)
	(_source (\./../../../test/shifter_tb.vhd\))
	(_parameters tan)
	(_code 6f6a3c6e3b383278683f77356a696a686b6966696c)
	(_ent
		(_time 1497519168129)
	)
	(_comp
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 15(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 16(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int shift 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 4 0 21(_ent (_out))))
			)
		)
	)
	(_inst shifterUnderTest 0 32(_comp ArithmeticShifter)
		(_gen
			((size)((i 12)))
			((shiftSize)((i 4)))
		)
		(_port
			((shift)(test_shift))
			((input)(test_in))
			((output)(_open))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)((i 12)))
				((shiftSize)((i 4)))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 10(_arch((i 12)))))
		(_cnst (_int SHIFT_SIZE -1 0 11(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~134 0 25(_array -2 ((_dto i 11 i 0)))))
		(_sig (_int test_in 0 0 25(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 26(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_shift 1 0 26(_arch(_uni))))
		(_sig (_int test_clock -2 0 28(_arch(_uni((i 2)))(_event))))
		(_sig (_int test_end -2 0 29(_arch(_uni((i 2))))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_trgt(2))(_sens(2)(3)))))
			(driveProcess(_arch 1 0 47(_prcs (_trgt(0)(1)(3))(_sens(2))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_TB_Arch 5 -1)
)
I 000057 55 3248          1497688922691 Accumulator_Arch
(_unit VHDL (accumulator 0 4(accumulator_arch 0 16))
	(_version vd0)
	(_time 1497688922692 2017.06.17 10:42:02)
	(_source (\./../../../src/accumulator.vhd\))
	(_parameters tan)
	(_code cdc89e989a9a9adaccc2899699cb9ecbcccac9cb9b)
	(_ent
		(_time 1497540646602)
	)
	(_comp
		(AdderSubtractor
			(_object
				(_gen (_int size -1 0 18(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inA 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 3 i 0)))))
				(_port (_int inB 4 0 21(_ent (_in))))
				(_port (_int sumSub -2 0 22(_ent (_in))))
				(_port (_int carryOut -2 0 23(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 24(_array -2 ((_dto c 4 i 0)))))
				(_port (_int value 5 0 24(_ent (_out))))
			)
		)
		(GRegister
			(_object
				(_gen (_int size -1 0 29(_ent((i 8)))))
				(_port (_int clock -2 0 31(_ent (_in))))
				(_port (_int reset -2 0 32(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 33(_array -2 ((_dto c 5 i 0)))))
				(_port (_int data 3 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 34(_array -2 ((_dto c 6 i 0)))))
				(_port (_int value 4 0 34(_ent (_out))))
			)
		)
	)
	(_inst addsubInstance 0 48(_comp AdderSubtractor)
		(_gen
			((size)(_code 7))
		)
		(_port
			((inA)(inA))
			((inB)(loopback))
			((sumSub)(sumSub))
			((carryOut)(_open))
			((value)(data))
		)
		(_use (_ent . AdderSubtractor)
			(_gen
				((size)(_code 8))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((sumSub)(sumSub))
				((carryOut)(carryOut))
				((value)(value))
			)
		)
	)
	(_inst registerInstance 0 58(_comp GRegister)
		(_gen
			((size)(_code 9))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((data)(data))
			((value)(cvalue))
		)
		(_use (_ent . GRegister)
			(_gen
				((size)(_code 10))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((data)(data))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 7(_ent(_in))))
		(_port (_int reset -2 0 8(_ent(_in))))
		(_port (_int zero -2 0 9(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 10(_array -2 ((_dto c 11 i 0)))))
		(_port (_int inA 0 0 10(_ent(_in))))
		(_port (_int sumSub -2 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2 ((_dto c 12 i 0)))))
		(_port (_int value 1 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 39(_array -2 ((_dto c 13 i 0)))))
		(_sig (_int data 2 0 39(_arch(_uni))))
		(_sig (_int cvalue 2 0 43(_arch(_uni))))
		(_sig (_int loopback 2 0 44(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_trgt(5))(_sens(7)))))
			(line__72(_arch 1 0 72(_assignment (_trgt(8))(_sens(2)(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Accumulator_Arch 14 -1)
)
I 000061 55 3350          1497688922787 AdderSubtractor_Arch
(_unit VHDL (addersubtractor 0 5(addersubtractor_arch 0 16))
	(_version vd0)
	(_time 1497688922788 2017.06.17 10:42:02)
	(_source (\./../../../src/addersubtractor.vhd\))
	(_parameters tan)
	(_code 2a2f782e7f7d7a3c2b7e3871782d2f2c282d2e2d28)
	(_ent
		(_time 1497540646633)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int inA -2 0 20(_ent (_in))))
				(_port (_int inB -2 0 21(_ent (_in))))
				(_port (_int carryIn -2 0 22(_ent (_in))))
				(_port (_int carryOut -2 0 23(_ent (_out))))
				(_port (_int sum -2 0 24(_ent (_out))))
			)
		)
	)
	(_generate generateFullAdders 0 37(_for 5 )
		(_generate first 0 42(_if 1)
			(_inst fullAdderFirst 0 43(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(sumSub))
					((carryOut)(carryWires(_object 1)))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate internal 0 54(_if 2)
			(_inst fullAdderInternal 0 55(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 3)))
					((carryOut)(carryWires(_object 1)))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate last 0 66(_if 4)
			(_inst fullAdderLast 0 67(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 5)))
					((carryOut)(carryOut))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_object
			(_cnst (_int i 5 0 37(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 6 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 8(_array -2 ((_dto c 6 i 0)))))
		(_port (_int inA 0 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2 ((_dto c 7 i 0)))))
		(_port (_int inB 1 0 9(_ent(_in))))
		(_port (_int sumSub -2 0 10(_ent(_in))))
		(_port (_int carryOut -2 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2 ((_dto c 8 i 0)))))
		(_port (_int value 2 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-2~downto~0}~13 0 28(_array -2 ((_dto c 9 i 0)))))
		(_sig (_int carryWires 3 0 28(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 29(_array -2 ((_dto c 10 i 0)))))
		(_sig (_int actualInA 4 0 29(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 37(_scalar (_to i 0 c 11))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment (_trgt(6))(_sens(0)(2)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . AdderSubtractor_Arch 12 -1)
)
I 000053 55 5442          1497688922878 Rotator_Arch
(_unit VHDL (rotator 0 5(rotator_arch 0 23))
	(_version vd0)
	(_time 1497688922879 2017.06.17 10:42:02)
	(_source (\./../../../src/rotator.vhd\))
	(_parameters tan)
	(_code 888cd986d6ded89e8e889cd28f8f8a8f8a8ede8f8c)
	(_ent
		(_time 1497542215880)
	)
	(_comp
		(ShiftAdjuster
			(_object
				(_gen (_int size -1 0 50(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 53(_array -2 ((_dto c 5 i 0)))))
				(_port (_int input 6 0 53(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 54(_array -2 ((_dto c 6 i 0)))))
				(_port (_int output 7 0 54(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -1 0 25(_ent((i 8)))))
				(_port (_int clock -2 0 27(_ent (_in))))
				(_port (_int reset -2 0 28(_ent (_in))))
				(_port (_int zero -2 0 29(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 30(_array -2 ((_dto c 7 i 0)))))
				(_port (_int inA 6 0 30(_ent (_in))))
				(_port (_int sumSub -2 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 32(_array -2 ((_dto c 8 i 0)))))
				(_port (_int value 7 0 32(_ent (_out))))
			)
		)
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 38(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 39(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 42(_array -2 ((_dto c 9 i 0)))))
				(_port (_int shift 6 0 42(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 43(_array -2 ((_dto c 10 i 0)))))
				(_port (_int input 7 0 43(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 44(_array -2 ((_dto c 11 i 0)))))
				(_port (_int output 8 0 44(_ent (_out))))
			)
		)
	)
	(_inst adjusterInstance 0 74(_comp ShiftAdjuster)
		(_gen
			((size)(_code 12))
		)
		(_port
			((input)(count))
			((output)(shift))
		)
		(_use (_ent . ShiftAdjuster)
			(_gen
				((size)(_code 13))
			)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst accumulatorInstance 0 83(_comp Accumulator)
		(_gen
			((size)(_code 14))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(otherData))
			((sumSub)(sign))
			((value)(accData))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)(_code 15))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_inst shifter 0 94(_comp ArithmeticShifter)
		(_gen
			((size)(_code 16))
			((shiftSize)(_code 17))
		)
		(_port
			((shift)(shift))
			((input)(actualData))
			((output)(shiftedOut))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)(_code 18))
				((shiftSize)(_code 19))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst checkHalfPi 0 107(_comp Accumulator)
		(_gen
			((size)(_code 20))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(zeroData))
			((sumSub)((i 2)))
			((value)(zeroDataOut))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)(_code 21))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int counterSize -1 0 8 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in))))
		(_port (_int reset -2 0 12(_ent(_in))))
		(_port (_int sign -2 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~12 0 14(_array -2 ((_dto c 22 i 0)))))
		(_port (_int count 0 0 14(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 15(_array -2 ((_dto c 23 i 0)))))
		(_port (_int dataIn 1 0 15(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2 ((_dto c 24 i 0)))))
		(_port (_int otherData 2 0 16(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 17(_array -2 ((_dto c 25 i 0)))))
		(_port (_int shiftedOut 3 0 17(_ent(_out))))
		(_port (_int zeroOut -2 0 18(_ent(_out))))
		(_port (_int msb -2 0 19(_ent(_out))))
		(_sig (_int zero -2 0 58(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1312 0 59(_array -2 ((_dto c 26 i 0)))))
		(_sig (_int actualData 4 0 59(_arch(_uni))))
		(_sig (_int accData 4 0 60(_arch(_uni))))
		(_sig (_int zeroData 4 0 61(_arch(_uni))))
		(_sig (_int zeroDataOut 4 0 62(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 63(_array -2 ((_dto c 27 i 0)))))
		(_sig (_int shift 5 0 63(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_trgt(9))(_sens(3))(_mon))))
			(line__70(_arch 1 0 70(_assignment (_trgt(10))(_sens(9)(11)(4)))))
			(line__72(_arch 2 0 72(_assignment (_trgt(8))(_sens(10(_index 28)))(_read(10(_index 29))))))
			(line__105(_arch 3 0 105(_assignment (_trgt(12))(_sens(9)(4)))))
			(line__118(_arch 4 0 118(_assignment (_trgt(7))(_sens(9)(13))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Rotator_Arch 30 -1)
)
I 000059 55 2218          1497688922990 ShiftAdjuster_Arch
(_unit VHDL (shiftadjuster 0 5(shiftadjuster_arch 0 15))
	(_version vd0)
	(_time 1497688923002 2017.06.17 10:42:03)
	(_source (\./../../../src/shiftadjuster.vhd\))
	(_parameters tan)
	(_code 0501520308525813010a115f550301035402000206)
	(_ent
		(_time 1497540646711)
	)
	(_comp
		(AdderSubtractor
			(_object
				(_gen (_int size -1 0 17(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 19(_array -2 ((_dto c 1 i 0)))))
				(_port (_int inA 3 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 20(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inB 4 0 20(_ent (_in))))
				(_port (_int sumSub -2 0 21(_ent (_in))))
				(_port (_int carryOut -2 0 22(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 23(_array -2 ((_dto c 3 i 0)))))
				(_port (_int value 5 0 23(_ent (_out))))
			)
		)
	)
	(_inst subtractor 0 32(_comp AdderSubtractor)
		(_gen
			((size)(_code 4))
		)
		(_port
			((inA)((_others(i 3))))
			((inB)(input))
			((sumSub)((i 2)))
			((carryOut)(_open))
			((value)(subOutput))
		)
		(_use (_ent . AdderSubtractor)
			(_gen
				((size)(_code 5))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((sumSub)(sumSub))
				((carryOut)(carryOut))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 10(_array -2 ((_dto c 6 i 0)))))
		(_port (_int input 0 0 10(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2 ((_dto c 7 i 0)))))
		(_port (_int output 1 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 27(_array -2 ((_dto c 8 i 0)))))
		(_sig (_int subOutput 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ShiftAdjuster_Arch 9 -1)
)
I 000062 55 2862          1497688923084 ShiftAdjuster_TB_Arch
(_unit VHDL (shiftadjuster_tb 0 5(shiftadjuster_tb_arch 0 8))
	(_version vd0)
	(_time 1497688923096 2017.06.17 10:42:03)
	(_source (\./../../../test/asjuster_tb.vhd\))
	(_parameters tan)
	(_code 6367346368343e7561377739336567653264666460)
	(_ent
		(_time 1497541178009)
	)
	(_comp
		(ShiftAdjuster
			(_object
				(_gen (_int size -1 0 14(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 17(_array -2 ((_dto c 2 i 0)))))
				(_port (_int input 1 0 17(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 18(_array -2 ((_dto c 3 i 0)))))
				(_port (_int output 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -1 0 23(_ent((i 8)))))
				(_port (_int clock -2 0 25(_ent (_in))))
				(_port (_int reset -2 0 26(_ent (_in))))
				(_port (_int zero -2 0 27(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 28(_array -2 ((_dto c 4 i 0)))))
				(_port (_int inA 1 0 28(_ent (_in))))
				(_port (_int sumSub -2 0 29(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 30(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 2 0 30(_ent (_out))))
			)
		)
	)
	(_inst adjusterUnderTest 0 42(_comp ShiftAdjuster)
		(_gen
			((size)((i 4)))
		)
		(_port
			((input)(test_in))
			((output)(test_shift))
		)
		(_use (_ent . ShiftAdjuster)
			(_gen
				((size)((i 4)))
			)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst counter 0 49(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((zero)((i 2)))
			((inA)(_code 6))
			((sumSub)((i 2)))
			((value)(test_in))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_cnst (_int SHIFT_SIZE -1 0 10(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 34(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_in 0 0 34(_arch(_uni))))
		(_sig (_int test_shift 0 0 35(_arch(_uni))))
		(_sig (_int test_reset -2 0 37(_arch(_uni((i 3))))))
		(_sig (_int test_clock -2 0 38(_arch(_uni((i 2))))))
		(_sig (_int test_end -2 0 39(_arch(_uni((i 2))))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment (_trgt(3))(_sens(3)(4)))))
			(driveProcess(_arch 1 0 64(_prcs (_wait_for)(_trgt(2)(4)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ShiftAdjuster_TB_Arch 7 -1)
)
I 000051 55 3307          1497688923177 Atan2_Arch
(_unit VHDL (atan2 0 5(atan2_arch 0 17))
	(_version vd0)
	(_time 1497688923178 2017.06.17 10:42:03)
	(_source (\./../../../src/atan2.vhd\))
	(_parameters tan)
	(_code b1b4e4e4b4e6e4a7e7b5a3ebe1b6b5b7b0b7e4b2b3)
	(_ent
		(_time 1497683728596)
	)
	(_comp
		(Accumulator
			(_object
				(_gen (_int size -2 0 27(_ent((i 8)))))
				(_port (_int clock -1 0 29(_ent (_in))))
				(_port (_int reset -1 0 30(_ent (_in))))
				(_port (_int zero -1 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 32(_array -1 ((_dto c 3 i 0)))))
				(_port (_int inA 6 0 32(_ent (_in))))
				(_port (_int sumSub -1 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -1 ((_dto c 4 i 0)))))
				(_port (_int value 7 0 34(_ent (_out))))
			)
		)
	)
	(_inst atanAccumulator 0 46(_comp Accumulator)
		(_gen
			((size)((i 12)))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(atanFromLut))
			((sumSub)(msbB))
			((value)(atan2Out))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 12)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_port (_int clock -1 0 7(_ent(_in))))
		(_port (_int reset -1 0 8(_ent(_in))))
		(_port (_int msbB -1 0 9(_ent(_in))))
		(_port (_int zeroA -1 0 10(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{4-1~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int count 0 0 11(_ent(_in))))
		(_port (_int valid -1 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~12 0 13(_array -1 ((_dto i 11 i 0)))))
		(_port (_int atan2Out 1 0 13(_ent(_out))))
		(_cnst (_int SIZE -2 0 19(_arch((i 12)))))
		(_cnst (_int COUNTER_SIZE -2 0 20(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -2 0 21(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~13 0 23(_array -1 ((_dto i 11 i 0)))))
		(_type (_int bin_array 0 23(_array 2 ((_uto i 0 i 2147483647)))))
		(_type (_int ~bin_array~13 0 24(_array 2 ((_to i 0 i 10)))))
		(_cnst (_int lut 4 0 24(_arch(((_string \"001100100100"\))((_string \"000110010010"\))((_string \"000011101101"\))((_string \"000001111101"\))((_string \"000001000000"\))((_string \"000000100000"\))((_string \"000000010000"\))((_string \"000000001000"\))((_string \"000000000100"\))((_string \"000000000010"\))((_string \"000000000001"\))))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~136 0 38(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int atanFromLut 5 0 38(_arch(_uni))))
		(_sig (_int zero -1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment (_trgt(8))(_sens(4))(_mon))))
			(line__43(_arch 1 0 43(_assignment (_trgt(7))(_sens(8)(3)(4))(_mon))))
			(line__44(_arch 2 0 44(_assignment (_alias((valid)(zero)))(_simpleassign BUF)(_trgt(5))(_sens(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Atan2_Arch 5 -1)
)
I 000052 55 3974          1497688923285 CORDIC_Arch
(_unit VHDL (cordic 0 4(cordic_arch 0 21))
	(_version vd0)
	(_time 1497688923286 2017.06.17 10:42:03)
	(_source (\./../../../src/cordic.vhd\))
	(_parameters tan)
	(_code 1e1b48191d4848081f1a07444c181d1848191c181a)
	(_ent
		(_time 1497684937291)
	)
	(_comp
		(Rotator
			(_object
				(_gen (_int size -1 0 24(_ent((i 8)))))
				(_gen (_int counterSize -1 0 25(_ent((i 8)))))
				(_port (_int clock -2 0 28(_ent (_in))))
				(_port (_int reset -2 0 29(_ent (_in))))
				(_port (_int sign -2 0 30(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 31(_array -2 ((_dto c 2 i 0)))))
				(_port (_int count 4 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -2 ((_dto c 3 i 0)))))
				(_port (_int dataIn 5 0 32(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 33(_array -2 ((_dto c 4 i 0)))))
				(_port (_int otherData 6 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -2 ((_dto c 5 i 0)))))
				(_port (_int shiftedOut 7 0 34(_ent (_out))))
				(_port (_int zeroOut -2 0 35(_ent (_out))))
				(_port (_int msb -2 0 36(_ent (_out))))
			)
		)
	)
	(_inst rotatorA 0 49(_comp Rotator)
		(_gen
			((size)(_code 6))
			((counterSize)(_code 7))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((sign)(msb))
			((count)(count))
			((dataIn)(inA))
			((otherData)(shiftedB))
			((shiftedOut)(shiftedA))
			((zeroOut)(zeroA))
			((msb)(_open))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)(_code 8))
				((counterSize)(_code 9))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_inst rotatorB 0 67(_comp Rotator)
		(_gen
			((size)(_code 10))
			((counterSize)(_code 11))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((sign)(notMsb))
			((count)(count))
			((dataIn)(inB))
			((otherData)(shiftedA))
			((shiftedOut)(shiftedB))
			((zeroOut)(_open))
			((msb)(msb))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)(_code 12))
				((counterSize)(_code 13))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 6 \8\ (_ent gms((i 8)))))
		(_gen (_int counterSize -1 0 7 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 10(_ent(_in))))
		(_port (_int reset -2 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 14 i 0)))))
		(_port (_int inA 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 15 i 0)))))
		(_port (_int inB 1 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~12 0 14(_array -2 ((_dto c 16 i 0)))))
		(_port (_int count 2 0 14(_ent(_in))))
		(_port (_int zeroA -2 0 15(_ent(_out))))
		(_port (_int msbB -2 0 16(_ent(_out))))
		(_sig (_int msb -2 0 40(_arch(_uni))))
		(_sig (_int notMsb -2 0 41(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 42(_array -2 ((_dto c 17 i 0)))))
		(_sig (_int shiftedA 3 0 42(_arch(_uni))))
		(_sig (_int shiftedB 3 0 43(_arch(_uni))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment (_alias((msbB)(msb)))(_simpleassign BUF)(_trgt(6))(_sens(7)))))
			(line__47(_arch 1 0 47(_assignment (_alias((notMsb)(msb)))(_simpleassign "not")(_trgt(8))(_sens(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . CORDIC_Arch 18 -1)
)
I 000057 55 5248          1497688923378 CORDICAtan2_Arch
(_unit VHDL (cordicatan2 0 5(cordicatan2_arch 0 17))
	(_version vd0)
	(_time 1497688923379 2017.06.17 10:42:03)
	(_source (\./../../../src/cordicatan2.vhd\))
	(_parameters tan)
	(_code 7c792a7d792a2a6a7f7d65262e7a7d7b787a7d7a29)
	(_ent
		(_time 1497684199664)
	)
	(_comp
		(Atan2
			(_object
				(_port (_int clock -1 0 26(_ent (_in))))
				(_port (_int reset -1 0 27(_ent (_in))))
				(_port (_int msbB -1 0 28(_ent (_in))))
				(_port (_int zeroA -1 0 29(_ent (_in))))
				(_port (_int count 1 0 30(_ent (_in))))
				(_port (_int valid -1 0 31(_ent (_out))))
				(_port (_int atan2Out 2 0 32(_ent (_out))))
			)
		)
		(CORDIC
			(_object
				(_gen (_int size -2 0 38(_ent((i 8)))))
				(_gen (_int counterSize -2 0 39(_ent((i 8)))))
				(_port (_int clock -1 0 42(_ent (_in))))
				(_port (_int reset -1 0 43(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 44(_array -1 ((_dto c 4 i 0)))))
				(_port (_int inA 5 0 44(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 45(_array -1 ((_dto c 5 i 0)))))
				(_port (_int inB 6 0 45(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 46(_array -1 ((_dto c 6 i 0)))))
				(_port (_int count 7 0 46(_ent (_in))))
				(_port (_int zeroA -1 0 47(_ent (_out))))
				(_port (_int msbB -1 0 48(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -2 0 54(_ent((i 8)))))
				(_port (_int clock -1 0 56(_ent (_in))))
				(_port (_int reset -1 0 57(_ent (_in))))
				(_port (_int zero -1 0 58(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 59(_array -1 ((_dto c 7 i 0)))))
				(_port (_int inA 5 0 59(_ent (_in))))
				(_port (_int sumSub -1 0 60(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 61(_array -1 ((_dto c 8 i 0)))))
				(_port (_int value 6 0 61(_ent (_out))))
			)
		)
	)
	(_inst atan2Calculator 0 78(_comp Atan2)
		(_port
			((clock)(clock))
			((reset)(reset))
			((msbB)(msbB))
			((zeroA)(zeroA))
			((count)(count))
			((valid)(valid))
			((atan2Out)(atan2Out))
		)
		(_use (_ent . Atan2)
		)
	)
	(_inst cordicInstance 0 89(_comp CORDIC)
		(_gen
			((size)((i 14)))
			((counterSize)((i 4)))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((inA)(extendedA))
			((inB)(extendedB))
			((count)(count))
			((zeroA)(zeroA))
			((msbB)(msbB))
		)
		(_use (_ent . CORDIC)
			(_gen
				((size)((i 14)))
				((counterSize)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((inA)(inA))
				((inB)(inB))
				((count)(count))
				((zeroA)(zeroA))
				((msbB)(msbB))
			)
		)
	)
	(_inst counter 0 104(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zeroCounter))
			((inA)(counterIn))
			((sumSub)((i 2)))
			((value)(count))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_port (_int clock -1 0 7(_ent(_in))))
		(_port (_int reset -1 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~12 0 9(_array -1 ((_dto i 11 i 0)))))
		(_port (_int inA 0 0 9(_ent(_in))))
		(_port (_int inB 0 0 10(_ent(_in))))
		(_port (_int valid -1 0 11(_ent(_out))))
		(_port (_int atan2Out 0 0 12(_ent(_out))))
		(_cnst (_int SIZE -2 0 19(_arch((i 12)))))
		(_cnst (_int EXTENDED_SIZE -2 0 20(_arch((i 14)))))
		(_cnst (_int COUNTER_SIZE -2 0 21(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -2 0 22(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{4-1~downto~0}~13 0 30(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~13 0 32(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int zeroCounter -1 0 65(_arch(_uni))))
		(_sig (_int msbB -1 0 66(_arch(_uni))))
		(_sig (_int zeroA -1 0 67(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{COUNTER_SIZE-1~downto~0}~13 0 68(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int counterIn 3 0 68(_arch(_uni))))
		(_sig (_int count 3 0 69(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{EXTENDED_SIZE-1~downto~0}~13 0 71(_array -1 ((_dto i 13 i 0)))))
		(_sig (_int extendedA 4 0 71(_arch(_uni))))
		(_sig (_int extendedB 4 0 72(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment (_alias((extendedA)(inA(11))(inA(11))(inA)))(_trgt(11))(_sens(2)))))
			(line__76(_arch 1 0 76(_assignment (_alias((extendedB)(inB(11))(inB(11))(inB)))(_trgt(12))(_sens(3)))))
			(line__115(_arch 2 0 115(_assignment (_trgt(6))(_sens(10))(_mon))))
			(line__116(_arch 3 0 116(_assignment (_trgt(9))(_sens(6))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (0 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . CORDICAtan2_Arch 9 -1)
)
I 000060 55 1819          1497688923613 CORDICAtan2_TB_Arch
(_unit VHDL (cordicatan2_tb 0 5(cordicatan2_tb_arch 0 8))
	(_version vd0)
	(_time 1497688923614 2017.06.17 10:42:03)
	(_source (\./../../../test/cordicatan2_tb.vhd\))
	(_parameters tan)
	(_code 666333663630307061347f3c346067616260676033)
	(_ent
		(_time 1497684676213)
	)
	(_comp
		(CORDICAtan2
			(_object
				(_port (_int clock -1 0 12(_ent (_in))))
				(_port (_int reset -1 0 13(_ent (_in))))
				(_port (_int inA 0 0 14(_ent (_in))))
				(_port (_int inB 0 0 15(_ent (_in))))
				(_port (_int valid -1 0 16(_ent (_out))))
				(_port (_int atan2Out 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst cordicAtan2UnderTest 0 32(_comp CORDICAtan2)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((inA)(test_inA))
			((inB)(test_inB))
			((valid)(_open))
			((atan2Out)(_open))
		)
		(_use (_ent . CORDICAtan2)
		)
	)
	(_object
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~13 0 14(_array -1 ((_dto i 11 i 0)))))
		(_cnst (_int SIZE -2 0 21(_arch((i 12)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~13 0 23(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int test_inA 1 0 23(_arch(_uni))))
		(_sig (_int test_inB 1 0 24(_arch(_uni))))
		(_sig (_int test_reset -1 0 26(_arch(_uni((i 3))))))
		(_sig (_int test_clock -1 0 27(_arch(_uni((i 2))))))
		(_sig (_int test_end -1 0 28(_arch(_uni((i 2))))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment (_trgt(3))(_sens(3)(4)))))
			(driveProcess(_arch 1 0 46(_prcs (_wait_for)(_trgt(0)(1)(2)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 50463490)
		(33686018 33686018 50529026)
	)
	(_model . CORDICAtan2_TB_Arch 2 -1)
)
I 000056 55 4808          1497688923753 Rotator_Arch_TB
(_unit VHDL (rotator_tb 0 5(rotator_arch_tb 0 8))
	(_version vd0)
	(_time 1497688923754 2017.06.17 10:42:03)
	(_source (\./../../../test/rotator_tb.vhd\))
	(_parameters tan)
	(_code f3f7a7a3a6a5a3e5a3f1e7a9f4f4f1f6a5f4f7f5f1)
	(_ent
		(_time 1497687572594)
	)
	(_comp
		(Accumulator
			(_object
				(_gen (_int size -1 0 29(_ent((i 8)))))
				(_port (_int clock -2 0 31(_ent (_in))))
				(_port (_int reset -2 0 32(_ent (_in))))
				(_port (_int zero -2 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 34(_array -2 ((_dto c 4 i 0)))))
				(_port (_int inA 2 0 34(_ent (_in))))
				(_port (_int sumSub -2 0 35(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 36(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 3 0 36(_ent (_out))))
			)
		)
		(Rotator
			(_object
				(_gen (_int size -1 0 12(_ent((i 8)))))
				(_gen (_int counterSize -1 0 13(_ent((i 8)))))
				(_port (_int clock -2 0 16(_ent (_in))))
				(_port (_int reset -2 0 17(_ent (_in))))
				(_port (_int sign -2 0 18(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 19(_array -2 ((_dto c 6 i 0)))))
				(_port (_int count 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 7 i 0)))))
				(_port (_int dataIn 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 8 i 0)))))
				(_port (_int otherData 4 0 21(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 22(_array -2 ((_dto c 9 i 0)))))
				(_port (_int shiftedOut 5 0 22(_ent (_out))))
				(_port (_int zeroOut -2 0 23(_ent (_out))))
				(_port (_int msb -2 0 24(_ent (_out))))
			)
		)
	)
	(_inst counter 0 62(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((zero)(zeroCounter))
			((inA)(counterIn))
			((sumSub)((i 2)))
			((value)(test_count))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_inst rotatorUnderTest 0 78(_comp Rotator)
		(_gen
			((size)((i 14)))
			((counterSize)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((sign)(test_shiftedB(13)))
			((count)(test_count))
			((dataIn)(test_inA))
			((otherData)(test_shiftedB))
			((shiftedOut)(test_shiftedA))
			((zeroOut)(test_zeroA))
			((msb)(test_msbA))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)((i 14)))
				((counterSize)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 41(_arch((i 14)))))
		(_cnst (_int COUNTER_SIZE -1 0 42(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -1 0 43(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~1310 0 45(_array -2 ((_dto i 13 i 0)))))
		(_sig (_int test_inA 0 0 45(_arch(_uni))))
		(_sig (_int test_shiftedB 0 0 46(_arch(_uni))))
		(_sig (_int test_shiftedA 0 0 47(_arch(_uni))))
		(_sig (_int test_msbA -2 0 48(_arch(_uni))))
		(_sig (_int test_zeroA -2 0 49(_arch(_uni))))
		(_sig (_int test_reset -2 0 51(_arch(_uni((i 3))))))
		(_sig (_int test_clock -2 0 52(_arch(_uni((i 2))))))
		(_sig (_int test_end -2 0 53(_arch(_uni((i 2))))))
		(_type (_int ~STD_ULOGIC_VECTOR{COUNTER_SIZE-1~downto~0}~13 0 55(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_count 1 0 55(_arch(_uni))))
		(_sig (_int counterIn 1 0 56(_arch(_uni))))
		(_sig (_int zeroCounter -2 0 57(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_trgt(10))(_sens(8))(_mon))))
			(line__74(_arch 1 0 74(_assignment (_trgt(9))(_sens(10))(_mon))))
			(line__95(_arch 2 0 95(_assignment (_trgt(6))(_sens(6)(7)))))
			(driveProcess(_arch 3 0 99(_prcs (_wait_for)(_trgt(0)(1)(5)(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 515)
		(33686018 33686018 50463234 771)
		(50529027 50529027 50529027 515)
		(33686018 33686018 33686018 514)
		(50529027 50529027 50529027 771)
	)
	(_model . Rotator_Arch_TB 10 -1)
)
I 000053 55 5442          1497689181238 Rotator_Arch
(_unit VHDL (rotator 0 5(rotator_arch 0 23))
	(_version vd0)
	(_time 1497689181239 2017.06.17 10:46:21)
	(_source (\./../../../src/rotator.vhd\))
	(_parameters tan)
	(_code bfbae9ebbfe9efa9b9bfabe5b8b8bdb8bdb9e9b8bb)
	(_ent
		(_time 1497542215880)
	)
	(_comp
		(ShiftAdjuster
			(_object
				(_gen (_int size -1 0 50(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 53(_array -2 ((_dto c 5 i 0)))))
				(_port (_int input 6 0 53(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 54(_array -2 ((_dto c 6 i 0)))))
				(_port (_int output 7 0 54(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -1 0 25(_ent((i 8)))))
				(_port (_int clock -2 0 27(_ent (_in))))
				(_port (_int reset -2 0 28(_ent (_in))))
				(_port (_int zero -2 0 29(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 30(_array -2 ((_dto c 7 i 0)))))
				(_port (_int inA 6 0 30(_ent (_in))))
				(_port (_int sumSub -2 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 32(_array -2 ((_dto c 8 i 0)))))
				(_port (_int value 7 0 32(_ent (_out))))
			)
		)
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 38(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 39(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 42(_array -2 ((_dto c 9 i 0)))))
				(_port (_int shift 6 0 42(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 43(_array -2 ((_dto c 10 i 0)))))
				(_port (_int input 7 0 43(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 44(_array -2 ((_dto c 11 i 0)))))
				(_port (_int output 8 0 44(_ent (_out))))
			)
		)
	)
	(_inst adjusterInstance 0 74(_comp ShiftAdjuster)
		(_gen
			((size)(_code 12))
		)
		(_port
			((input)(count))
			((output)(shift))
		)
		(_use (_ent . ShiftAdjuster)
			(_gen
				((size)(_code 13))
			)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst accumulatorInstance 0 83(_comp Accumulator)
		(_gen
			((size)(_code 14))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(otherData))
			((sumSub)(sign))
			((value)(accData))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)(_code 15))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_inst shifter 0 94(_comp ArithmeticShifter)
		(_gen
			((size)(_code 16))
			((shiftSize)(_code 17))
		)
		(_port
			((shift)(shift))
			((input)(actualData))
			((output)(shiftedOut))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)(_code 18))
				((shiftSize)(_code 19))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst checkHalfPi 0 107(_comp Accumulator)
		(_gen
			((size)(_code 20))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(zeroData))
			((sumSub)((i 2)))
			((value)(zeroDataOut))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)(_code 21))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int counterSize -1 0 8 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in))))
		(_port (_int reset -2 0 12(_ent(_in))))
		(_port (_int sign -2 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~12 0 14(_array -2 ((_dto c 22 i 0)))))
		(_port (_int count 0 0 14(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 15(_array -2 ((_dto c 23 i 0)))))
		(_port (_int dataIn 1 0 15(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2 ((_dto c 24 i 0)))))
		(_port (_int otherData 2 0 16(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 17(_array -2 ((_dto c 25 i 0)))))
		(_port (_int shiftedOut 3 0 17(_ent(_out))))
		(_port (_int zeroOut -2 0 18(_ent(_out))))
		(_port (_int msb -2 0 19(_ent(_out))))
		(_sig (_int zero -2 0 58(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1312 0 59(_array -2 ((_dto c 26 i 0)))))
		(_sig (_int actualData 4 0 59(_arch(_uni))))
		(_sig (_int accData 4 0 60(_arch(_uni))))
		(_sig (_int zeroData 4 0 61(_arch(_uni))))
		(_sig (_int zeroDataOut 4 0 62(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 63(_array -2 ((_dto c 27 i 0)))))
		(_sig (_int shift 5 0 63(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_trgt(9))(_sens(3))(_mon))))
			(line__70(_arch 1 0 70(_assignment (_trgt(10))(_sens(4)(9)(11)))))
			(line__72(_arch 2 0 72(_assignment (_trgt(8))(_sens(10(_index 28)))(_read(10(_index 29))))))
			(line__105(_arch 3 0 105(_assignment (_trgt(12))(_sens(4)(9)))))
			(line__118(_arch 4 0 118(_assignment (_trgt(7))(_sens(9)(13))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Rotator_Arch 30 -1)
)
I 000051 55 3307          1497689181334 Atan2_Arch
(_unit VHDL (atan2 0 5(atan2_arch 0 17))
	(_version vd0)
	(_time 1497689181335 2017.06.17 10:46:21)
	(_source (\./../../../src/atan2.vhd\))
	(_parameters tan)
	(_code 1d19491b4d4a480b4b190f474d1a191b1c1b481e1f)
	(_ent
		(_time 1497683728596)
	)
	(_comp
		(Accumulator
			(_object
				(_gen (_int size -2 0 27(_ent((i 8)))))
				(_port (_int clock -1 0 29(_ent (_in))))
				(_port (_int reset -1 0 30(_ent (_in))))
				(_port (_int zero -1 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 32(_array -1 ((_dto c 3 i 0)))))
				(_port (_int inA 6 0 32(_ent (_in))))
				(_port (_int sumSub -1 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -1 ((_dto c 4 i 0)))))
				(_port (_int value 7 0 34(_ent (_out))))
			)
		)
	)
	(_inst atanAccumulator 0 46(_comp Accumulator)
		(_gen
			((size)((i 12)))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(atanFromLut))
			((sumSub)(msbB))
			((value)(atan2Out))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 12)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_port (_int clock -1 0 7(_ent(_in))))
		(_port (_int reset -1 0 8(_ent(_in))))
		(_port (_int msbB -1 0 9(_ent(_in))))
		(_port (_int zeroA -1 0 10(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{4-1~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int count 0 0 11(_ent(_in))))
		(_port (_int valid -1 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~12 0 13(_array -1 ((_dto i 11 i 0)))))
		(_port (_int atan2Out 1 0 13(_ent(_out))))
		(_cnst (_int SIZE -2 0 19(_arch((i 12)))))
		(_cnst (_int COUNTER_SIZE -2 0 20(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -2 0 21(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~13 0 23(_array -1 ((_dto i 11 i 0)))))
		(_type (_int bin_array 0 23(_array 2 ((_uto i 0 i 2147483647)))))
		(_type (_int ~bin_array~13 0 24(_array 2 ((_to i 0 i 10)))))
		(_cnst (_int lut 4 0 24(_arch(((_string \"001100100100"\))((_string \"000110010010"\))((_string \"000011101101"\))((_string \"000001111101"\))((_string \"000001000000"\))((_string \"000000100000"\))((_string \"000000010000"\))((_string \"000000001000"\))((_string \"000000000100"\))((_string \"000000000010"\))((_string \"000000000001"\))))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~136 0 38(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int atanFromLut 5 0 38(_arch(_uni))))
		(_sig (_int zero -1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment (_trgt(8))(_sens(4))(_mon))))
			(line__43(_arch 1 0 43(_assignment (_trgt(7))(_sens(3)(4)(8))(_mon))))
			(line__44(_arch 2 0 44(_assignment (_alias((valid)(zero)))(_simpleassign BUF)(_trgt(5))(_sens(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Atan2_Arch 5 -1)
)
I 000056 55 4843          1497690043630 Rotator_Arch_TB
(_unit VHDL (rotator_tb 0 5(rotator_arch_tb 1 8))
	(_version vd0)
	(_time 1497690043631 2017.06.17 11:00:43)
	(_source (\./../../../test/rotator_tb.vhd\(\./../../../test/rotatorA_tb.vhd\)))
	(_parameters tan)
	(_code 76747277262026602674622c717174732071727074)
	(_ent
		(_time 1497687572594)
	)
	(_comp
		(Accumulator
			(_object
				(_gen (_int size -1 1 29(_ent((i 8)))))
				(_port (_int clock -2 1 31(_ent (_in))))
				(_port (_int reset -2 1 32(_ent (_in))))
				(_port (_int zero -2 1 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 1 34(_array -2 ((_dto c 4 i 0)))))
				(_port (_int inA 2 1 34(_ent (_in))))
				(_port (_int sumSub -2 1 35(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 1 36(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 3 1 36(_ent (_out))))
			)
		)
		(Rotator
			(_object
				(_gen (_int size -1 1 12(_ent((i 8)))))
				(_gen (_int counterSize -1 1 13(_ent((i 8)))))
				(_port (_int clock -2 1 16(_ent (_in))))
				(_port (_int reset -2 1 17(_ent (_in))))
				(_port (_int sign -2 1 18(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 1 19(_array -2 ((_dto c 6 i 0)))))
				(_port (_int count 2 1 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 1 20(_array -2 ((_dto c 7 i 0)))))
				(_port (_int dataIn 3 1 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 1 21(_array -2 ((_dto c 8 i 0)))))
				(_port (_int otherData 4 1 21(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 1 22(_array -2 ((_dto c 9 i 0)))))
				(_port (_int shiftedOut 5 1 22(_ent (_out))))
				(_port (_int zeroOut -2 1 23(_ent (_out))))
				(_port (_int msb -2 1 24(_ent (_out))))
			)
		)
	)
	(_inst counter 1 62(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((zero)(zeroCounter))
			((inA)(counterIn))
			((sumSub)((i 2)))
			((value)(test_count))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_inst rotatorUnderTest 1 78(_comp Rotator)
		(_gen
			((size)((i 14)))
			((counterSize)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((sign)(test_shiftedB(13)))
			((count)(test_count))
			((dataIn)(test_inA))
			((otherData)(test_shiftedB))
			((shiftedOut)(test_shiftedA))
			((zeroOut)(test_zeroA))
			((msb)(test_msbA))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)((i 14)))
				((counterSize)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 1 41(_arch((i 14)))))
		(_cnst (_int COUNTER_SIZE -1 1 42(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -1 1 43(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~1310 1 45(_array -2 ((_dto i 13 i 0)))))
		(_sig (_int test_inA 0 1 45(_arch(_uni))))
		(_sig (_int test_shiftedB 0 1 46(_arch(_uni))))
		(_sig (_int test_shiftedA 0 1 47(_arch(_uni))))
		(_sig (_int test_msbA -2 1 48(_arch(_uni))))
		(_sig (_int test_zeroA -2 1 49(_arch(_uni))))
		(_sig (_int test_reset -2 1 51(_arch(_uni((i 3))))))
		(_sig (_int test_clock -2 1 52(_arch(_uni((i 2))))))
		(_sig (_int test_end -2 1 53(_arch(_uni((i 2))))))
		(_type (_int ~STD_ULOGIC_VECTOR{COUNTER_SIZE-1~downto~0}~13 1 55(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_count 1 1 55(_arch(_uni))))
		(_sig (_int counterIn 1 1 56(_arch(_uni))))
		(_sig (_int zeroCounter -2 1 57(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 1 73(_assignment (_trgt(10))(_sens(8))(_mon))))
			(line__74(_arch 1 1 74(_assignment (_trgt(9))(_sens(10))(_mon))))
			(line__95(_arch 2 1 95(_assignment (_trgt(6))(_sens(6)(7)))))
			(driveProcess(_arch 3 1 99(_prcs (_wait_for)(_trgt(0)(1)(5)(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 515)
		(33686018 33686018 50463234 771)
		(50529027 50529027 50529027 515)
		(33686018 33686018 33686018 514)
		(50529027 50529027 50529027 771)
	)
	(_model . Rotator_Arch_TB 10 -1)
)
I 000055 55 797           1497690066256 FullAdder_Arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 14))
	(_version vd0)
	(_time 1497690066257 2017.06.17 11:01:06)
	(_source (\./../../../src/fulladder.vhd\))
	(_parameters tan)
	(_code d7808484d580d0c185d0c68d82d1d3d1d2d0d5d1d1)
	(_ent
		(_time 1497272646463)
	)
	(_object
		(_port (_int inB -1 0 6(_ent(_in))))
		(_port (_int inA -1 0 7(_ent(_in))))
		(_port (_int carryIn -1 0 8(_ent(_in))))
		(_port (_int carryOut -1 0 9(_ent(_out))))
		(_port (_int sum -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(4))(_sens(0)(1)(2)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FullAdder_Arch 2 -1)
)
I 000055 55 1063          1497690066412 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497690066413 2017.06.17 11:01:06)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code 732422737224226575726a28217477757674717574)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
I 000063 55 2304          1497690066553 ArithmeticShifter_Arch
(_unit VHDL (arithmeticshifter 0 5(arithmeticshifter_arch 0 17))
	(_version vd0)
	(_time 1497690066554 2017.06.17 11:01:06)
	(_source (\./../../../src/arithmeticshifter.vhd\))
	(_parameters tan)
	(_code 0054010702575d170652185a050605070406090603)
	(_ent
		(_time 1497519573036)
	)
	(_comp
		(MuxWithOffset
			(_object
				(_gen (_int size -1 0 20(_ent((i 8)))))
				(_gen (_int selSize -1 0 21(_ent((i 3)))))
				(_gen (_int offset -3 0 22(_ent((i 0)))))
				(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~13 0 25(_array -2 ((_dto c 0 i 0)))))
				(_port (_int sel 4 0 25(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 26(_array -2 ((_dto c 1 i 0)))))
				(_port (_int input 5 0 26(_ent (_in))))
				(_port (_int output -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate generateMuxes 0 32(_for 3 )
		(_inst mux 0 33(_comp MuxWithOffset)
			(_gen
				((size)(_code 2))
				((selSize)(_code 3))
				((offset)(_code 4))
			)
			(_port
				((sel)(shift))
				((input)(input))
				((output)(output(_object 2)))
			)
			(_use (_ent . MuxWithOffset)
				(_gen
					((size)(_code 5))
					((selSize)(_code 6))
					((offset)(_code 7))
				)
				(_port
					((sel)(sel))
					((input)(input))
					((output)(output))
				)
			)
		)
		(_object
			(_cnst (_int i 3 0 32(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int shiftSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~12 0 11(_array -2 ((_dto c 8 i 0)))))
		(_port (_int shift 0 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 9 i 0)))))
		(_port (_int input 1 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 10 i 0)))))
		(_port (_int output 2 0 13(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 32(_scalar (_to i 0 c 11))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_Arch 12 -1)
)
I 000059 55 1304          1497690066709 MuxWithOffset_Arch
(_unit VHDL (muxwithoffset 0 5(muxwithoffset_arch 0 18))
	(_version vd0)
	(_time 1497690066710 2017.06.17 11:01:06)
	(_source (\./../../../src/muxwithoffset.vhd\))
	(_parameters tan)
	(_code 9cc8c892cacac08b999b85c7c99a949aca9a9a9a9a)
	(_ent
		(_time 1497531642080)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int selSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_gen (_int offset -2 0 9 \0\ (_ent gms((i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~12 0 12(_array -3 ((_dto c 1 i 0)))))
		(_port (_int sel 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -3 ((_dto c 2 i 0)))))
		(_port (_int input 1 0 13(_ent(_in))))
		(_port (_int output -3 0 14(_ent(_out))))
		(_var (_int selValue -2 0 22(_prcs 0((i 0)))))
		(_prcs
			(selection(_arch 0 0 21(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . MuxWithOffset_Arch 3 -1)
)
I 000066 55 2353          1497690066849 ArithmeticShifter_TB_Arch
(_unit VHDL (arithmeticshifter_tb 0 5(arithmeticshifter_tb_arch 0 8))
	(_version vd0)
	(_time 1497690066864 2017.06.17 11:01:06)
	(_source (\./../../../test/shifter_tb.vhd\))
	(_parameters tan)
	(_code 386c383c326f652f3f6820623d3e3d3f3c3e313e3b)
	(_ent
		(_time 1497519168129)
	)
	(_comp
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 15(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 16(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int shift 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 4 0 21(_ent (_out))))
			)
		)
	)
	(_inst shifterUnderTest 0 32(_comp ArithmeticShifter)
		(_gen
			((size)((i 12)))
			((shiftSize)((i 4)))
		)
		(_port
			((shift)(test_shift))
			((input)(test_in))
			((output)(_open))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)((i 12)))
				((shiftSize)((i 4)))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 10(_arch((i 12)))))
		(_cnst (_int SHIFT_SIZE -1 0 11(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~134 0 25(_array -2 ((_dto i 11 i 0)))))
		(_sig (_int test_in 0 0 25(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 26(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_shift 1 0 26(_arch(_uni))))
		(_sig (_int test_clock -2 0 28(_arch(_uni((i 2)))(_event))))
		(_sig (_int test_end -2 0 29(_arch(_uni((i 2))))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_trgt(2))(_sens(2)(3)))))
			(driveProcess(_arch 1 0 47(_prcs (_trgt(0)(1)(3))(_sens(2))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_TB_Arch 5 -1)
)
I 000057 55 3248          1497690067006 Accumulator_Arch
(_unit VHDL (accumulator 0 4(accumulator_arch 0 16))
	(_version vd0)
	(_time 1497690067007 2017.06.17 11:01:07)
	(_source (\./../../../src/accumulator.vhd\))
	(_parameters tan)
	(_code c591c590c39292d2c4ca819e91c396c3c4c2c1c393)
	(_ent
		(_time 1497540646602)
	)
	(_comp
		(AdderSubtractor
			(_object
				(_gen (_int size -1 0 18(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inA 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 3 i 0)))))
				(_port (_int inB 4 0 21(_ent (_in))))
				(_port (_int sumSub -2 0 22(_ent (_in))))
				(_port (_int carryOut -2 0 23(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 24(_array -2 ((_dto c 4 i 0)))))
				(_port (_int value 5 0 24(_ent (_out))))
			)
		)
		(GRegister
			(_object
				(_gen (_int size -1 0 29(_ent((i 8)))))
				(_port (_int clock -2 0 31(_ent (_in))))
				(_port (_int reset -2 0 32(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 33(_array -2 ((_dto c 5 i 0)))))
				(_port (_int data 3 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 34(_array -2 ((_dto c 6 i 0)))))
				(_port (_int value 4 0 34(_ent (_out))))
			)
		)
	)
	(_inst addsubInstance 0 48(_comp AdderSubtractor)
		(_gen
			((size)(_code 7))
		)
		(_port
			((inA)(inA))
			((inB)(loopback))
			((sumSub)(sumSub))
			((carryOut)(_open))
			((value)(data))
		)
		(_use (_ent . AdderSubtractor)
			(_gen
				((size)(_code 8))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((sumSub)(sumSub))
				((carryOut)(carryOut))
				((value)(value))
			)
		)
	)
	(_inst registerInstance 0 58(_comp GRegister)
		(_gen
			((size)(_code 9))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((data)(data))
			((value)(cvalue))
		)
		(_use (_ent . GRegister)
			(_gen
				((size)(_code 10))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((data)(data))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 7(_ent(_in))))
		(_port (_int reset -2 0 8(_ent(_in))))
		(_port (_int zero -2 0 9(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 10(_array -2 ((_dto c 11 i 0)))))
		(_port (_int inA 0 0 10(_ent(_in))))
		(_port (_int sumSub -2 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2 ((_dto c 12 i 0)))))
		(_port (_int value 1 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 39(_array -2 ((_dto c 13 i 0)))))
		(_sig (_int data 2 0 39(_arch(_uni))))
		(_sig (_int cvalue 2 0 43(_arch(_uni))))
		(_sig (_int loopback 2 0 44(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_trgt(5))(_sens(7)))))
			(line__72(_arch 1 0 72(_assignment (_trgt(8))(_sens(2)(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Accumulator_Arch 14 -1)
)
I 000061 55 3350          1497690067194 AdderSubtractor_Arch
(_unit VHDL (addersubtractor 0 5(addersubtractor_arch 0 16))
	(_version vd0)
	(_time 1497690067195 2017.06.17 11:01:07)
	(_source (\./../../../src/addersubtractor.vhd\))
	(_parameters tan)
	(_code 81d5828f84d6d19780d593dad38684878386858683)
	(_ent
		(_time 1497540646633)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int inA -2 0 20(_ent (_in))))
				(_port (_int inB -2 0 21(_ent (_in))))
				(_port (_int carryIn -2 0 22(_ent (_in))))
				(_port (_int carryOut -2 0 23(_ent (_out))))
				(_port (_int sum -2 0 24(_ent (_out))))
			)
		)
	)
	(_generate generateFullAdders 0 37(_for 5 )
		(_generate first 0 42(_if 1)
			(_inst fullAdderFirst 0 43(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(sumSub))
					((carryOut)(carryWires(_object 1)))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate internal 0 54(_if 2)
			(_inst fullAdderInternal 0 55(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 3)))
					((carryOut)(carryWires(_object 1)))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate last 0 66(_if 4)
			(_inst fullAdderLast 0 67(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 5)))
					((carryOut)(carryOut))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_object
			(_cnst (_int i 5 0 37(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 6 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 8(_array -2 ((_dto c 6 i 0)))))
		(_port (_int inA 0 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2 ((_dto c 7 i 0)))))
		(_port (_int inB 1 0 9(_ent(_in))))
		(_port (_int sumSub -2 0 10(_ent(_in))))
		(_port (_int carryOut -2 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2 ((_dto c 8 i 0)))))
		(_port (_int value 2 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-2~downto~0}~13 0 28(_array -2 ((_dto c 9 i 0)))))
		(_sig (_int carryWires 3 0 28(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 29(_array -2 ((_dto c 10 i 0)))))
		(_sig (_int actualInA 4 0 29(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 37(_scalar (_to i 0 c 11))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment (_trgt(6))(_sens(0)(2)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . AdderSubtractor_Arch 12 -1)
)
I 000053 55 5442          1497690067365 Rotator_Arch
(_unit VHDL (rotator 0 5(rotator_arch 0 23))
	(_version vd0)
	(_time 1497690067366 2017.06.17 11:01:07)
	(_source (\./../../../src/rotator.vhd\))
	(_parameters tan)
	(_code 2c792d28297a7c3a2a2c38762b2b2e2b2e2a7a2b28)
	(_ent
		(_time 1497542215880)
	)
	(_comp
		(ShiftAdjuster
			(_object
				(_gen (_int size -1 0 50(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 53(_array -2 ((_dto c 5 i 0)))))
				(_port (_int input 6 0 53(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 54(_array -2 ((_dto c 6 i 0)))))
				(_port (_int output 7 0 54(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -1 0 25(_ent((i 8)))))
				(_port (_int clock -2 0 27(_ent (_in))))
				(_port (_int reset -2 0 28(_ent (_in))))
				(_port (_int zero -2 0 29(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 30(_array -2 ((_dto c 7 i 0)))))
				(_port (_int inA 6 0 30(_ent (_in))))
				(_port (_int sumSub -2 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 32(_array -2 ((_dto c 8 i 0)))))
				(_port (_int value 7 0 32(_ent (_out))))
			)
		)
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 38(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 39(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 42(_array -2 ((_dto c 9 i 0)))))
				(_port (_int shift 6 0 42(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 43(_array -2 ((_dto c 10 i 0)))))
				(_port (_int input 7 0 43(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 44(_array -2 ((_dto c 11 i 0)))))
				(_port (_int output 8 0 44(_ent (_out))))
			)
		)
	)
	(_inst adjusterInstance 0 74(_comp ShiftAdjuster)
		(_gen
			((size)(_code 12))
		)
		(_port
			((input)(count))
			((output)(shift))
		)
		(_use (_ent . ShiftAdjuster)
			(_gen
				((size)(_code 13))
			)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst accumulatorInstance 0 83(_comp Accumulator)
		(_gen
			((size)(_code 14))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(otherData))
			((sumSub)(sign))
			((value)(accData))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)(_code 15))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_inst shifter 0 94(_comp ArithmeticShifter)
		(_gen
			((size)(_code 16))
			((shiftSize)(_code 17))
		)
		(_port
			((shift)(shift))
			((input)(actualData))
			((output)(shiftedOut))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)(_code 18))
				((shiftSize)(_code 19))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst checkHalfPi 0 107(_comp Accumulator)
		(_gen
			((size)(_code 20))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(zeroData))
			((sumSub)((i 2)))
			((value)(zeroDataOut))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)(_code 21))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int counterSize -1 0 8 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in))))
		(_port (_int reset -2 0 12(_ent(_in))))
		(_port (_int sign -2 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~12 0 14(_array -2 ((_dto c 22 i 0)))))
		(_port (_int count 0 0 14(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 15(_array -2 ((_dto c 23 i 0)))))
		(_port (_int dataIn 1 0 15(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2 ((_dto c 24 i 0)))))
		(_port (_int otherData 2 0 16(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 17(_array -2 ((_dto c 25 i 0)))))
		(_port (_int shiftedOut 3 0 17(_ent(_out))))
		(_port (_int zeroOut -2 0 18(_ent(_out))))
		(_port (_int msb -2 0 19(_ent(_out))))
		(_sig (_int zero -2 0 58(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1312 0 59(_array -2 ((_dto c 26 i 0)))))
		(_sig (_int actualData 4 0 59(_arch(_uni))))
		(_sig (_int accData 4 0 60(_arch(_uni))))
		(_sig (_int zeroData 4 0 61(_arch(_uni))))
		(_sig (_int zeroDataOut 4 0 62(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 63(_array -2 ((_dto c 27 i 0)))))
		(_sig (_int shift 5 0 63(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_trgt(9))(_sens(3))(_mon))))
			(line__70(_arch 1 0 70(_assignment (_trgt(10))(_sens(9)(11)(4)))))
			(line__72(_arch 2 0 72(_assignment (_trgt(8))(_sens(10(_index 28)))(_read(10(_index 29))))))
			(line__105(_arch 3 0 105(_assignment (_trgt(12))(_sens(9)(4)))))
			(line__118(_arch 4 0 118(_assignment (_trgt(7))(_sens(9)(13))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Rotator_Arch 30 -1)
)
I 000059 55 2218          1497690067537 ShiftAdjuster_Arch
(_unit VHDL (shiftadjuster 0 5(shiftadjuster_arch 0 15))
	(_version vd0)
	(_time 1497690067538 2017.06.17 11:01:07)
	(_source (\./../../../src/shiftadjuster.vhd\))
	(_parameters tan)
	(_code d88dd88ad88f85cedcd7cc8288dedcde89dfdddfdb)
	(_ent
		(_time 1497540646711)
	)
	(_comp
		(AdderSubtractor
			(_object
				(_gen (_int size -1 0 17(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 19(_array -2 ((_dto c 1 i 0)))))
				(_port (_int inA 3 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 20(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inB 4 0 20(_ent (_in))))
				(_port (_int sumSub -2 0 21(_ent (_in))))
				(_port (_int carryOut -2 0 22(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 23(_array -2 ((_dto c 3 i 0)))))
				(_port (_int value 5 0 23(_ent (_out))))
			)
		)
	)
	(_inst subtractor 0 32(_comp AdderSubtractor)
		(_gen
			((size)(_code 4))
		)
		(_port
			((inA)((_others(i 3))))
			((inB)(input))
			((sumSub)((i 2)))
			((carryOut)(_open))
			((value)(subOutput))
		)
		(_use (_ent . AdderSubtractor)
			(_gen
				((size)(_code 5))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((sumSub)(sumSub))
				((carryOut)(carryOut))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 10(_array -2 ((_dto c 6 i 0)))))
		(_port (_int input 0 0 10(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2 ((_dto c 7 i 0)))))
		(_port (_int output 1 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 27(_array -2 ((_dto c 8 i 0)))))
		(_sig (_int subOutput 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ShiftAdjuster_Arch 9 -1)
)
I 000062 55 2862          1497690067662 ShiftAdjuster_TB_Arch
(_unit VHDL (shiftadjuster_tb 0 5(shiftadjuster_tb_arch 0 8))
	(_version vd0)
	(_time 1497690067663 2017.06.17 11:01:07)
	(_source (\./../../../test/asjuster_tb.vhd\))
	(_parameters tan)
	(_code 55005256580208435701410f055351530452505256)
	(_ent
		(_time 1497541178009)
	)
	(_comp
		(ShiftAdjuster
			(_object
				(_gen (_int size -1 0 14(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 17(_array -2 ((_dto c 2 i 0)))))
				(_port (_int input 1 0 17(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 18(_array -2 ((_dto c 3 i 0)))))
				(_port (_int output 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -1 0 23(_ent((i 8)))))
				(_port (_int clock -2 0 25(_ent (_in))))
				(_port (_int reset -2 0 26(_ent (_in))))
				(_port (_int zero -2 0 27(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 28(_array -2 ((_dto c 4 i 0)))))
				(_port (_int inA 1 0 28(_ent (_in))))
				(_port (_int sumSub -2 0 29(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 30(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 2 0 30(_ent (_out))))
			)
		)
	)
	(_inst adjusterUnderTest 0 42(_comp ShiftAdjuster)
		(_gen
			((size)((i 4)))
		)
		(_port
			((input)(test_in))
			((output)(test_shift))
		)
		(_use (_ent . ShiftAdjuster)
			(_gen
				((size)((i 4)))
			)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst counter 0 49(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((zero)((i 2)))
			((inA)(_code 6))
			((sumSub)((i 2)))
			((value)(test_in))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_cnst (_int SHIFT_SIZE -1 0 10(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 34(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_in 0 0 34(_arch(_uni))))
		(_sig (_int test_shift 0 0 35(_arch(_uni))))
		(_sig (_int test_reset -2 0 37(_arch(_uni((i 3))))))
		(_sig (_int test_clock -2 0 38(_arch(_uni((i 2))))))
		(_sig (_int test_end -2 0 39(_arch(_uni((i 2))))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment (_trgt(3))(_sens(3)(4)))))
			(driveProcess(_arch 1 0 64(_prcs (_wait_for)(_trgt(2)(4)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ShiftAdjuster_TB_Arch 7 -1)
)
I 000051 55 3307          1497690067771 Atan2_Arch
(_unit VHDL (atan2 0 5(atan2_arch 0 17))
	(_version vd0)
	(_time 1497690067772 2017.06.17 11:01:07)
	(_source (\./../../../src/atan2.vhd\))
	(_parameters tan)
	(_code c397c697c49496d595c7d19993c4c7c5c2c596c0c1)
	(_ent
		(_time 1497683728596)
	)
	(_comp
		(Accumulator
			(_object
				(_gen (_int size -2 0 27(_ent((i 8)))))
				(_port (_int clock -1 0 29(_ent (_in))))
				(_port (_int reset -1 0 30(_ent (_in))))
				(_port (_int zero -1 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 32(_array -1 ((_dto c 3 i 0)))))
				(_port (_int inA 6 0 32(_ent (_in))))
				(_port (_int sumSub -1 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -1 ((_dto c 4 i 0)))))
				(_port (_int value 7 0 34(_ent (_out))))
			)
		)
	)
	(_inst atanAccumulator 0 46(_comp Accumulator)
		(_gen
			((size)((i 12)))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(atanFromLut))
			((sumSub)(msbB))
			((value)(atan2Out))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 12)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_port (_int clock -1 0 7(_ent(_in))))
		(_port (_int reset -1 0 8(_ent(_in))))
		(_port (_int msbB -1 0 9(_ent(_in))))
		(_port (_int zeroA -1 0 10(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{4-1~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int count 0 0 11(_ent(_in))))
		(_port (_int valid -1 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~12 0 13(_array -1 ((_dto i 11 i 0)))))
		(_port (_int atan2Out 1 0 13(_ent(_out))))
		(_cnst (_int SIZE -2 0 19(_arch((i 12)))))
		(_cnst (_int COUNTER_SIZE -2 0 20(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -2 0 21(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~13 0 23(_array -1 ((_dto i 11 i 0)))))
		(_type (_int bin_array 0 23(_array 2 ((_uto i 0 i 2147483647)))))
		(_type (_int ~bin_array~13 0 24(_array 2 ((_to i 0 i 10)))))
		(_cnst (_int lut 4 0 24(_arch(((_string \"001100100100"\))((_string \"000110010010"\))((_string \"000011101101"\))((_string \"000001111101"\))((_string \"000001000000"\))((_string \"000000100000"\))((_string \"000000010000"\))((_string \"000000001000"\))((_string \"000000000100"\))((_string \"000000000010"\))((_string \"000000000001"\))))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~136 0 38(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int atanFromLut 5 0 38(_arch(_uni))))
		(_sig (_int zero -1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment (_trgt(8))(_sens(4))(_mon))))
			(line__43(_arch 1 0 43(_assignment (_trgt(7))(_sens(8)(3)(4))(_mon))))
			(line__44(_arch 2 0 44(_assignment (_alias((valid)(zero)))(_simpleassign BUF)(_trgt(5))(_sens(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Atan2_Arch 5 -1)
)
I 000052 55 3974          1497690067865 CORDIC_Arch
(_unit VHDL (cordic 0 4(cordic_arch 0 21))
	(_version vd0)
	(_time 1497690067866 2017.06.17 11:01:07)
	(_source (\./../../../src/cordic.vhd\))
	(_parameters tan)
	(_code 20742624767676362124397a722623267627222624)
	(_ent
		(_time 1497684937291)
	)
	(_comp
		(Rotator
			(_object
				(_gen (_int size -1 0 24(_ent((i 8)))))
				(_gen (_int counterSize -1 0 25(_ent((i 8)))))
				(_port (_int clock -2 0 28(_ent (_in))))
				(_port (_int reset -2 0 29(_ent (_in))))
				(_port (_int sign -2 0 30(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 31(_array -2 ((_dto c 2 i 0)))))
				(_port (_int count 4 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -2 ((_dto c 3 i 0)))))
				(_port (_int dataIn 5 0 32(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 33(_array -2 ((_dto c 4 i 0)))))
				(_port (_int otherData 6 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -2 ((_dto c 5 i 0)))))
				(_port (_int shiftedOut 7 0 34(_ent (_out))))
				(_port (_int zeroOut -2 0 35(_ent (_out))))
				(_port (_int msb -2 0 36(_ent (_out))))
			)
		)
	)
	(_inst rotatorA 0 49(_comp Rotator)
		(_gen
			((size)(_code 6))
			((counterSize)(_code 7))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((sign)(msb))
			((count)(count))
			((dataIn)(inA))
			((otherData)(shiftedB))
			((shiftedOut)(shiftedA))
			((zeroOut)(zeroA))
			((msb)(_open))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)(_code 8))
				((counterSize)(_code 9))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_inst rotatorB 0 67(_comp Rotator)
		(_gen
			((size)(_code 10))
			((counterSize)(_code 11))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((sign)(notMsb))
			((count)(count))
			((dataIn)(inB))
			((otherData)(shiftedA))
			((shiftedOut)(shiftedB))
			((zeroOut)(_open))
			((msb)(msb))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)(_code 12))
				((counterSize)(_code 13))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 6 \8\ (_ent gms((i 8)))))
		(_gen (_int counterSize -1 0 7 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 10(_ent(_in))))
		(_port (_int reset -2 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 14 i 0)))))
		(_port (_int inA 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 15 i 0)))))
		(_port (_int inB 1 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~12 0 14(_array -2 ((_dto c 16 i 0)))))
		(_port (_int count 2 0 14(_ent(_in))))
		(_port (_int zeroA -2 0 15(_ent(_out))))
		(_port (_int msbB -2 0 16(_ent(_out))))
		(_sig (_int msb -2 0 40(_arch(_uni))))
		(_sig (_int notMsb -2 0 41(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 42(_array -2 ((_dto c 17 i 0)))))
		(_sig (_int shiftedA 3 0 42(_arch(_uni))))
		(_sig (_int shiftedB 3 0 43(_arch(_uni))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment (_alias((msbB)(msb)))(_simpleassign BUF)(_trgt(6))(_sens(7)))))
			(line__47(_arch 1 0 47(_assignment (_alias((notMsb)(msb)))(_simpleassign "not")(_trgt(8))(_sens(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . CORDIC_Arch 18 -1)
)
I 000057 55 5248          1497690067943 CORDICAtan2_Arch
(_unit VHDL (cordicatan2 0 5(cordicatan2_arch 0 17))
	(_version vd0)
	(_time 1497690067944 2017.06.17 11:01:07)
	(_source (\./../../../src/cordicatan2.vhd\))
	(_parameters tan)
	(_code 6f3b696f6f3939796c6e76353d696e686b696e693a)
	(_ent
		(_time 1497684199664)
	)
	(_comp
		(Atan2
			(_object
				(_port (_int clock -1 0 26(_ent (_in))))
				(_port (_int reset -1 0 27(_ent (_in))))
				(_port (_int msbB -1 0 28(_ent (_in))))
				(_port (_int zeroA -1 0 29(_ent (_in))))
				(_port (_int count 1 0 30(_ent (_in))))
				(_port (_int valid -1 0 31(_ent (_out))))
				(_port (_int atan2Out 2 0 32(_ent (_out))))
			)
		)
		(CORDIC
			(_object
				(_gen (_int size -2 0 38(_ent((i 8)))))
				(_gen (_int counterSize -2 0 39(_ent((i 8)))))
				(_port (_int clock -1 0 42(_ent (_in))))
				(_port (_int reset -1 0 43(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 44(_array -1 ((_dto c 4 i 0)))))
				(_port (_int inA 5 0 44(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 45(_array -1 ((_dto c 5 i 0)))))
				(_port (_int inB 6 0 45(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 46(_array -1 ((_dto c 6 i 0)))))
				(_port (_int count 7 0 46(_ent (_in))))
				(_port (_int zeroA -1 0 47(_ent (_out))))
				(_port (_int msbB -1 0 48(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -2 0 54(_ent((i 8)))))
				(_port (_int clock -1 0 56(_ent (_in))))
				(_port (_int reset -1 0 57(_ent (_in))))
				(_port (_int zero -1 0 58(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 59(_array -1 ((_dto c 7 i 0)))))
				(_port (_int inA 5 0 59(_ent (_in))))
				(_port (_int sumSub -1 0 60(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 61(_array -1 ((_dto c 8 i 0)))))
				(_port (_int value 6 0 61(_ent (_out))))
			)
		)
	)
	(_inst atan2Calculator 0 78(_comp Atan2)
		(_port
			((clock)(clock))
			((reset)(reset))
			((msbB)(msbB))
			((zeroA)(zeroA))
			((count)(count))
			((valid)(valid))
			((atan2Out)(atan2Out))
		)
		(_use (_ent . Atan2)
		)
	)
	(_inst cordicInstance 0 89(_comp CORDIC)
		(_gen
			((size)((i 14)))
			((counterSize)((i 4)))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((inA)(extendedA))
			((inB)(extendedB))
			((count)(count))
			((zeroA)(zeroA))
			((msbB)(msbB))
		)
		(_use (_ent . CORDIC)
			(_gen
				((size)((i 14)))
				((counterSize)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((inA)(inA))
				((inB)(inB))
				((count)(count))
				((zeroA)(zeroA))
				((msbB)(msbB))
			)
		)
	)
	(_inst counter 0 104(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zeroCounter))
			((inA)(counterIn))
			((sumSub)((i 2)))
			((value)(count))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_port (_int clock -1 0 7(_ent(_in))))
		(_port (_int reset -1 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~12 0 9(_array -1 ((_dto i 11 i 0)))))
		(_port (_int inA 0 0 9(_ent(_in))))
		(_port (_int inB 0 0 10(_ent(_in))))
		(_port (_int valid -1 0 11(_ent(_out))))
		(_port (_int atan2Out 0 0 12(_ent(_out))))
		(_cnst (_int SIZE -2 0 19(_arch((i 12)))))
		(_cnst (_int EXTENDED_SIZE -2 0 20(_arch((i 14)))))
		(_cnst (_int COUNTER_SIZE -2 0 21(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -2 0 22(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{4-1~downto~0}~13 0 30(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~13 0 32(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int zeroCounter -1 0 65(_arch(_uni))))
		(_sig (_int msbB -1 0 66(_arch(_uni))))
		(_sig (_int zeroA -1 0 67(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{COUNTER_SIZE-1~downto~0}~13 0 68(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int counterIn 3 0 68(_arch(_uni))))
		(_sig (_int count 3 0 69(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{EXTENDED_SIZE-1~downto~0}~13 0 71(_array -1 ((_dto i 13 i 0)))))
		(_sig (_int extendedA 4 0 71(_arch(_uni))))
		(_sig (_int extendedB 4 0 72(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment (_alias((extendedA)(inA(11))(inA(11))(inA)))(_trgt(11))(_sens(2)))))
			(line__76(_arch 1 0 76(_assignment (_alias((extendedB)(inB(11))(inB(11))(inB)))(_trgt(12))(_sens(3)))))
			(line__115(_arch 2 0 115(_assignment (_trgt(6))(_sens(10))(_mon))))
			(line__116(_arch 3 0 116(_assignment (_trgt(9))(_sens(6))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (0 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . CORDICAtan2_Arch 9 -1)
)
I 000060 55 1819          1497690068022 CORDICAtan2_TB_Arch
(_unit VHDL (cordicatan2_tb 0 5(cordicatan2_tb_arch 0 8))
	(_version vd0)
	(_time 1497690068023 2017.06.17 11:01:08)
	(_source (\./../../../test/cordicatan2_tb.vhd\))
	(_parameters tan)
	(_code bde9bbe9bfebebabbaefa4e7efbbbcbab9bbbcbbe8)
	(_ent
		(_time 1497684676213)
	)
	(_comp
		(CORDICAtan2
			(_object
				(_port (_int clock -1 0 12(_ent (_in))))
				(_port (_int reset -1 0 13(_ent (_in))))
				(_port (_int inA 0 0 14(_ent (_in))))
				(_port (_int inB 0 0 15(_ent (_in))))
				(_port (_int valid -1 0 16(_ent (_out))))
				(_port (_int atan2Out 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst cordicAtan2UnderTest 0 32(_comp CORDICAtan2)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((inA)(test_inA))
			((inB)(test_inB))
			((valid)(_open))
			((atan2Out)(_open))
		)
		(_use (_ent . CORDICAtan2)
		)
	)
	(_object
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~13 0 14(_array -1 ((_dto i 11 i 0)))))
		(_cnst (_int SIZE -2 0 21(_arch((i 12)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~13 0 23(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int test_inA 1 0 23(_arch(_uni))))
		(_sig (_int test_inB 1 0 24(_arch(_uni))))
		(_sig (_int test_reset -1 0 26(_arch(_uni((i 3))))))
		(_sig (_int test_clock -1 0 27(_arch(_uni((i 2))))))
		(_sig (_int test_end -1 0 28(_arch(_uni((i 2))))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment (_trgt(3))(_sens(3)(4)))))
			(driveProcess(_arch 1 0 46(_prcs (_wait_for)(_trgt(0)(1)(2)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 50463490)
		(33686018 33686018 50529026)
	)
	(_model . CORDICAtan2_TB_Arch 2 -1)
)
I 000056 55 4843          1497690068303 Rotator_Arch_TB
(_unit VHDL (rotator_tb 0 5(rotator_arch_tb 1 8))
	(_version vd0)
	(_time 1497690068304 2017.06.17 11:01:08)
	(_source (\./../../../test/rotator_tb.vhd\(\./../../../test/rotatorA_tb.vhd\)))
	(_parameters tan)
	(_code d683d284868086c086d4c28cd1d1d4d380d1d2d0d4)
	(_ent
		(_time 1497687572594)
	)
	(_comp
		(Accumulator
			(_object
				(_gen (_int size -1 1 29(_ent((i 8)))))
				(_port (_int clock -2 1 31(_ent (_in))))
				(_port (_int reset -2 1 32(_ent (_in))))
				(_port (_int zero -2 1 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 1 34(_array -2 ((_dto c 4 i 0)))))
				(_port (_int inA 2 1 34(_ent (_in))))
				(_port (_int sumSub -2 1 35(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 1 36(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 3 1 36(_ent (_out))))
			)
		)
		(Rotator
			(_object
				(_gen (_int size -1 1 12(_ent((i 8)))))
				(_gen (_int counterSize -1 1 13(_ent((i 8)))))
				(_port (_int clock -2 1 16(_ent (_in))))
				(_port (_int reset -2 1 17(_ent (_in))))
				(_port (_int sign -2 1 18(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 1 19(_array -2 ((_dto c 6 i 0)))))
				(_port (_int count 2 1 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 1 20(_array -2 ((_dto c 7 i 0)))))
				(_port (_int dataIn 3 1 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 1 21(_array -2 ((_dto c 8 i 0)))))
				(_port (_int otherData 4 1 21(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 1 22(_array -2 ((_dto c 9 i 0)))))
				(_port (_int shiftedOut 5 1 22(_ent (_out))))
				(_port (_int zeroOut -2 1 23(_ent (_out))))
				(_port (_int msb -2 1 24(_ent (_out))))
			)
		)
	)
	(_inst counter 1 62(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((zero)(zeroCounter))
			((inA)(counterIn))
			((sumSub)((i 2)))
			((value)(test_count))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_inst rotatorUnderTest 1 78(_comp Rotator)
		(_gen
			((size)((i 14)))
			((counterSize)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((sign)(test_shiftedB(13)))
			((count)(test_count))
			((dataIn)(test_inA))
			((otherData)(test_shiftedB))
			((shiftedOut)(test_shiftedA))
			((zeroOut)(test_zeroA))
			((msb)(test_msbA))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)((i 14)))
				((counterSize)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 1 41(_arch((i 14)))))
		(_cnst (_int COUNTER_SIZE -1 1 42(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -1 1 43(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~1310 1 45(_array -2 ((_dto i 13 i 0)))))
		(_sig (_int test_inA 0 1 45(_arch(_uni))))
		(_sig (_int test_shiftedB 0 1 46(_arch(_uni))))
		(_sig (_int test_shiftedA 0 1 47(_arch(_uni))))
		(_sig (_int test_msbA -2 1 48(_arch(_uni))))
		(_sig (_int test_zeroA -2 1 49(_arch(_uni))))
		(_sig (_int test_reset -2 1 51(_arch(_uni((i 3))))))
		(_sig (_int test_clock -2 1 52(_arch(_uni((i 2))))))
		(_sig (_int test_end -2 1 53(_arch(_uni((i 2))))))
		(_type (_int ~STD_ULOGIC_VECTOR{COUNTER_SIZE-1~downto~0}~13 1 55(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_count 1 1 55(_arch(_uni))))
		(_sig (_int counterIn 1 1 56(_arch(_uni))))
		(_sig (_int zeroCounter -2 1 57(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 1 73(_assignment (_trgt(10))(_sens(8))(_mon))))
			(line__74(_arch 1 1 74(_assignment (_trgt(9))(_sens(10))(_mon))))
			(line__95(_arch 2 1 95(_assignment (_trgt(6))(_sens(6)(7)))))
			(driveProcess(_arch 3 1 99(_prcs (_wait_for)(_trgt(0)(1)(5)(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 515)
		(33686018 33686018 50463234 771)
		(50529027 50529027 50529027 515)
		(33686018 33686018 33686018 514)
		(50529027 50529027 50529027 771)
	)
	(_model . Rotator_Arch_TB 10 -1)
)
I 000055 55 797           1497690113084 FullAdder_Arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 14))
	(_version vd0)
	(_time 1497690113085 2017.06.17 11:01:53)
	(_source (\./../../../src/fulladder.vhd\))
	(_parameters tan)
	(_code c3c3c097c594c4d591c4d29996c5c7c5c6c4c1c5c5)
	(_ent
		(_time 1497272646463)
	)
	(_object
		(_port (_int inB -1 0 6(_ent(_in))))
		(_port (_int inA -1 0 7(_ent(_in))))
		(_port (_int carryIn -1 0 8(_ent(_in))))
		(_port (_int carryOut -1 0 9(_ent(_out))))
		(_port (_int sum -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(4))(_sens(0)(1)(2)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FullAdder_Arch 2 -1)
)
I 000055 55 1063          1497690113271 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497690113272 2017.06.17 11:01:53)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code 7f7f7e7f2b282e69797e66242d787b797a787d7978)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
I 000063 55 2304          1497690113414 ArithmeticShifter_Arch
(_unit VHDL (arithmeticshifter 0 5(arithmeticshifter_arch 0 17))
	(_version vd0)
	(_time 1497690113427 2017.06.17 11:01:53)
	(_source (\./../../../src/arithmeticshifter.vhd\))
	(_parameters tan)
	(_code 1b1b1d1d4b4c460c1d4903411e1d1e1c1f1d121d18)
	(_ent
		(_time 1497519573036)
	)
	(_comp
		(MuxWithOffset
			(_object
				(_gen (_int size -1 0 20(_ent((i 8)))))
				(_gen (_int selSize -1 0 21(_ent((i 3)))))
				(_gen (_int offset -3 0 22(_ent((i 0)))))
				(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~13 0 25(_array -2 ((_dto c 0 i 0)))))
				(_port (_int sel 4 0 25(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 26(_array -2 ((_dto c 1 i 0)))))
				(_port (_int input 5 0 26(_ent (_in))))
				(_port (_int output -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate generateMuxes 0 32(_for 3 )
		(_inst mux 0 33(_comp MuxWithOffset)
			(_gen
				((size)(_code 2))
				((selSize)(_code 3))
				((offset)(_code 4))
			)
			(_port
				((sel)(shift))
				((input)(input))
				((output)(output(_object 2)))
			)
			(_use (_ent . MuxWithOffset)
				(_gen
					((size)(_code 5))
					((selSize)(_code 6))
					((offset)(_code 7))
				)
				(_port
					((sel)(sel))
					((input)(input))
					((output)(output))
				)
			)
		)
		(_object
			(_cnst (_int i 3 0 32(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int shiftSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~12 0 11(_array -2 ((_dto c 8 i 0)))))
		(_port (_int shift 0 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 9 i 0)))))
		(_port (_int input 1 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 10 i 0)))))
		(_port (_int output 2 0 13(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 32(_scalar (_to i 0 c 11))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_Arch 12 -1)
)
I 000059 55 1304          1497690113725 MuxWithOffset_Arch
(_unit VHDL (muxwithoffset 0 5(muxwithoffset_arch 0 18))
	(_version vd0)
	(_time 1497690113726 2017.06.17 11:01:53)
	(_source (\./../../../src/muxwithoffset.vhd\))
	(_parameters tan)
	(_code 444418474512185341435d1f11424c421242424242)
	(_ent
		(_time 1497531642080)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int selSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_gen (_int offset -2 0 9 \0\ (_ent gms((i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~12 0 12(_array -3 ((_dto c 1 i 0)))))
		(_port (_int sel 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -3 ((_dto c 2 i 0)))))
		(_port (_int input 1 0 13(_ent(_in))))
		(_port (_int output -3 0 14(_ent(_out))))
		(_var (_int selValue -2 0 22(_prcs 0((i 0)))))
		(_prcs
			(selection(_arch 0 0 21(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . MuxWithOffset_Arch 3 -1)
)
I 000066 55 2353          1497690113849 ArithmeticShifter_TB_Arch
(_unit VHDL (arithmeticshifter_tb 0 5(arithmeticshifter_tb_arch 0 8))
	(_version vd0)
	(_time 1497690113850 2017.06.17 11:01:53)
	(_source (\./../../../test/shifter_tb.vhd\))
	(_parameters tan)
	(_code c1c1c895c2969cd6c691d99bc4c7c4c6c5c7c8c7c2)
	(_ent
		(_time 1497519168129)
	)
	(_comp
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 15(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 16(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int shift 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 4 0 21(_ent (_out))))
			)
		)
	)
	(_inst shifterUnderTest 0 32(_comp ArithmeticShifter)
		(_gen
			((size)((i 12)))
			((shiftSize)((i 4)))
		)
		(_port
			((shift)(test_shift))
			((input)(test_in))
			((output)(_open))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)((i 12)))
				((shiftSize)((i 4)))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 10(_arch((i 12)))))
		(_cnst (_int SHIFT_SIZE -1 0 11(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~134 0 25(_array -2 ((_dto i 11 i 0)))))
		(_sig (_int test_in 0 0 25(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 26(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_shift 1 0 26(_arch(_uni))))
		(_sig (_int test_clock -2 0 28(_arch(_uni((i 2)))(_event))))
		(_sig (_int test_end -2 0 29(_arch(_uni((i 2))))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_trgt(2))(_sens(2)(3)))))
			(driveProcess(_arch 1 0 47(_prcs (_trgt(0)(1)(3))(_sens(2))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_TB_Arch 5 -1)
)
I 000057 55 3248          1497690113928 Accumulator_Arch
(_unit VHDL (accumulator 0 4(accumulator_arch 0 16))
	(_version vd0)
	(_time 1497690113929 2017.06.17 11:01:53)
	(_source (\./../../../src/accumulator.vhd\))
	(_parameters tan)
	(_code 0f0f07095a5858180e004b545b095c090e080b0959)
	(_ent
		(_time 1497540646602)
	)
	(_comp
		(AdderSubtractor
			(_object
				(_gen (_int size -1 0 18(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inA 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 3 i 0)))))
				(_port (_int inB 4 0 21(_ent (_in))))
				(_port (_int sumSub -2 0 22(_ent (_in))))
				(_port (_int carryOut -2 0 23(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 24(_array -2 ((_dto c 4 i 0)))))
				(_port (_int value 5 0 24(_ent (_out))))
			)
		)
		(GRegister
			(_object
				(_gen (_int size -1 0 29(_ent((i 8)))))
				(_port (_int clock -2 0 31(_ent (_in))))
				(_port (_int reset -2 0 32(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 33(_array -2 ((_dto c 5 i 0)))))
				(_port (_int data 3 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 34(_array -2 ((_dto c 6 i 0)))))
				(_port (_int value 4 0 34(_ent (_out))))
			)
		)
	)
	(_inst addsubInstance 0 48(_comp AdderSubtractor)
		(_gen
			((size)(_code 7))
		)
		(_port
			((inA)(inA))
			((inB)(loopback))
			((sumSub)(sumSub))
			((carryOut)(_open))
			((value)(data))
		)
		(_use (_ent . AdderSubtractor)
			(_gen
				((size)(_code 8))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((sumSub)(sumSub))
				((carryOut)(carryOut))
				((value)(value))
			)
		)
	)
	(_inst registerInstance 0 58(_comp GRegister)
		(_gen
			((size)(_code 9))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((data)(data))
			((value)(cvalue))
		)
		(_use (_ent . GRegister)
			(_gen
				((size)(_code 10))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((data)(data))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 7(_ent(_in))))
		(_port (_int reset -2 0 8(_ent(_in))))
		(_port (_int zero -2 0 9(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 10(_array -2 ((_dto c 11 i 0)))))
		(_port (_int inA 0 0 10(_ent(_in))))
		(_port (_int sumSub -2 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2 ((_dto c 12 i 0)))))
		(_port (_int value 1 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 39(_array -2 ((_dto c 13 i 0)))))
		(_sig (_int data 2 0 39(_arch(_uni))))
		(_sig (_int cvalue 2 0 43(_arch(_uni))))
		(_sig (_int loopback 2 0 44(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_trgt(5))(_sens(7)))))
			(line__72(_arch 1 0 72(_assignment (_trgt(8))(_sens(7)(2)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Accumulator_Arch 14 -1)
)
I 000061 55 3350          1497690114021 AdderSubtractor_Arch
(_unit VHDL (addersubtractor 0 5(addersubtractor_arch 0 16))
	(_version vd0)
	(_time 1497690114022 2017.06.17 11:01:54)
	(_source (\./../../../src/addersubtractor.vhd\))
	(_parameters tan)
	(_code 6d6d656d3d3a3d7b6c397f363f6a686b6f6a696a6f)
	(_ent
		(_time 1497540646633)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int inA -2 0 20(_ent (_in))))
				(_port (_int inB -2 0 21(_ent (_in))))
				(_port (_int carryIn -2 0 22(_ent (_in))))
				(_port (_int carryOut -2 0 23(_ent (_out))))
				(_port (_int sum -2 0 24(_ent (_out))))
			)
		)
	)
	(_generate generateFullAdders 0 37(_for 5 )
		(_generate first 0 42(_if 1)
			(_inst fullAdderFirst 0 43(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(sumSub))
					((carryOut)(carryWires(_object 1)))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate internal 0 54(_if 2)
			(_inst fullAdderInternal 0 55(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 3)))
					((carryOut)(carryWires(_object 1)))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate last 0 66(_if 4)
			(_inst fullAdderLast 0 67(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 5)))
					((carryOut)(carryOut))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_object
			(_cnst (_int i 5 0 37(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 6 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 8(_array -2 ((_dto c 6 i 0)))))
		(_port (_int inA 0 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2 ((_dto c 7 i 0)))))
		(_port (_int inB 1 0 9(_ent(_in))))
		(_port (_int sumSub -2 0 10(_ent(_in))))
		(_port (_int carryOut -2 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2 ((_dto c 8 i 0)))))
		(_port (_int value 2 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-2~downto~0}~13 0 28(_array -2 ((_dto c 9 i 0)))))
		(_sig (_int carryWires 3 0 28(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 29(_array -2 ((_dto c 10 i 0)))))
		(_sig (_int actualInA 4 0 29(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 37(_scalar (_to i 0 c 11))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment (_trgt(6))(_sens(0)(2)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . AdderSubtractor_Arch 12 -1)
)
I 000053 55 5442          1497690114101 Rotator_Arch
(_unit VHDL (rotator 0 5(rotator_arch 0 23))
	(_version vd0)
	(_time 1497690114102 2017.06.17 11:01:54)
	(_source (\./../../../src/rotator.vhd\))
	(_parameters tan)
	(_code bbbab0efbfedebadbdbbafe1bcbcb9bcb9bdedbcbf)
	(_ent
		(_time 1497542215880)
	)
	(_comp
		(ShiftAdjuster
			(_object
				(_gen (_int size -1 0 50(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 53(_array -2 ((_dto c 5 i 0)))))
				(_port (_int input 6 0 53(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 54(_array -2 ((_dto c 6 i 0)))))
				(_port (_int output 7 0 54(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -1 0 25(_ent((i 8)))))
				(_port (_int clock -2 0 27(_ent (_in))))
				(_port (_int reset -2 0 28(_ent (_in))))
				(_port (_int zero -2 0 29(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 30(_array -2 ((_dto c 7 i 0)))))
				(_port (_int inA 6 0 30(_ent (_in))))
				(_port (_int sumSub -2 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 32(_array -2 ((_dto c 8 i 0)))))
				(_port (_int value 7 0 32(_ent (_out))))
			)
		)
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 38(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 39(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 42(_array -2 ((_dto c 9 i 0)))))
				(_port (_int shift 6 0 42(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 43(_array -2 ((_dto c 10 i 0)))))
				(_port (_int input 7 0 43(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 44(_array -2 ((_dto c 11 i 0)))))
				(_port (_int output 8 0 44(_ent (_out))))
			)
		)
	)
	(_inst adjusterInstance 0 74(_comp ShiftAdjuster)
		(_gen
			((size)(_code 12))
		)
		(_port
			((input)(count))
			((output)(shift))
		)
		(_use (_ent . ShiftAdjuster)
			(_gen
				((size)(_code 13))
			)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst accumulatorInstance 0 83(_comp Accumulator)
		(_gen
			((size)(_code 14))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(otherData))
			((sumSub)(sign))
			((value)(accData))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)(_code 15))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_inst shifter 0 94(_comp ArithmeticShifter)
		(_gen
			((size)(_code 16))
			((shiftSize)(_code 17))
		)
		(_port
			((shift)(shift))
			((input)(actualData))
			((output)(shiftedOut))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)(_code 18))
				((shiftSize)(_code 19))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst checkHalfPi 0 107(_comp Accumulator)
		(_gen
			((size)(_code 20))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(zeroData))
			((sumSub)((i 2)))
			((value)(zeroDataOut))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)(_code 21))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int counterSize -1 0 8 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in))))
		(_port (_int reset -2 0 12(_ent(_in))))
		(_port (_int sign -2 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~12 0 14(_array -2 ((_dto c 22 i 0)))))
		(_port (_int count 0 0 14(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 15(_array -2 ((_dto c 23 i 0)))))
		(_port (_int dataIn 1 0 15(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2 ((_dto c 24 i 0)))))
		(_port (_int otherData 2 0 16(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 17(_array -2 ((_dto c 25 i 0)))))
		(_port (_int shiftedOut 3 0 17(_ent(_out))))
		(_port (_int zeroOut -2 0 18(_ent(_out))))
		(_port (_int msb -2 0 19(_ent(_out))))
		(_sig (_int zero -2 0 58(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1312 0 59(_array -2 ((_dto c 26 i 0)))))
		(_sig (_int actualData 4 0 59(_arch(_uni))))
		(_sig (_int accData 4 0 60(_arch(_uni))))
		(_sig (_int zeroData 4 0 61(_arch(_uni))))
		(_sig (_int zeroDataOut 4 0 62(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 63(_array -2 ((_dto c 27 i 0)))))
		(_sig (_int shift 5 0 63(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_trgt(9))(_sens(3))(_mon))))
			(line__70(_arch 1 0 70(_assignment (_trgt(10))(_sens(9)(11)(4)))))
			(line__72(_arch 2 0 72(_assignment (_trgt(8))(_sens(10(_index 28)))(_read(10(_index 29))))))
			(line__105(_arch 3 0 105(_assignment (_trgt(12))(_sens(9)(4)))))
			(line__118(_arch 4 0 118(_assignment (_trgt(7))(_sens(9)(13))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Rotator_Arch 30 -1)
)
I 000059 55 2218          1497690114209 ShiftAdjuster_Arch
(_unit VHDL (shiftadjuster 0 5(shiftadjuster_arch 0 15))
	(_version vd0)
	(_time 1497690114210 2017.06.17 11:01:54)
	(_source (\./../../../src/shiftadjuster.vhd\))
	(_parameters tan)
	(_code 28297a2c287f753e2c273c72782e2c2e792f2d2f2b)
	(_ent
		(_time 1497540646711)
	)
	(_comp
		(AdderSubtractor
			(_object
				(_gen (_int size -1 0 17(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 19(_array -2 ((_dto c 1 i 0)))))
				(_port (_int inA 3 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 20(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inB 4 0 20(_ent (_in))))
				(_port (_int sumSub -2 0 21(_ent (_in))))
				(_port (_int carryOut -2 0 22(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 23(_array -2 ((_dto c 3 i 0)))))
				(_port (_int value 5 0 23(_ent (_out))))
			)
		)
	)
	(_inst subtractor 0 32(_comp AdderSubtractor)
		(_gen
			((size)(_code 4))
		)
		(_port
			((inA)((_others(i 3))))
			((inB)(input))
			((sumSub)((i 2)))
			((carryOut)(_open))
			((value)(subOutput))
		)
		(_use (_ent . AdderSubtractor)
			(_gen
				((size)(_code 5))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((sumSub)(sumSub))
				((carryOut)(carryOut))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 10(_array -2 ((_dto c 6 i 0)))))
		(_port (_int input 0 0 10(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2 ((_dto c 7 i 0)))))
		(_port (_int output 1 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 27(_array -2 ((_dto c 8 i 0)))))
		(_sig (_int subOutput 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ShiftAdjuster_Arch 9 -1)
)
I 000062 55 2862          1497690114305 ShiftAdjuster_TB_Arch
(_unit VHDL (shiftadjuster_tb 0 5(shiftadjuster_tb_arch 0 8))
	(_version vd0)
	(_time 1497690114318 2017.06.17 11:01:54)
	(_source (\./../../../test/asjuster_tb.vhd\))
	(_parameters tan)
	(_code 9697c49998c1cb8094c282ccc6909290c791939195)
	(_ent
		(_time 1497541178009)
	)
	(_comp
		(ShiftAdjuster
			(_object
				(_gen (_int size -1 0 14(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 17(_array -2 ((_dto c 2 i 0)))))
				(_port (_int input 1 0 17(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 18(_array -2 ((_dto c 3 i 0)))))
				(_port (_int output 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -1 0 23(_ent((i 8)))))
				(_port (_int clock -2 0 25(_ent (_in))))
				(_port (_int reset -2 0 26(_ent (_in))))
				(_port (_int zero -2 0 27(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 28(_array -2 ((_dto c 4 i 0)))))
				(_port (_int inA 1 0 28(_ent (_in))))
				(_port (_int sumSub -2 0 29(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 30(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 2 0 30(_ent (_out))))
			)
		)
	)
	(_inst adjusterUnderTest 0 42(_comp ShiftAdjuster)
		(_gen
			((size)((i 4)))
		)
		(_port
			((input)(test_in))
			((output)(test_shift))
		)
		(_use (_ent . ShiftAdjuster)
			(_gen
				((size)((i 4)))
			)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst counter 0 49(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((zero)((i 2)))
			((inA)(_code 6))
			((sumSub)((i 2)))
			((value)(test_in))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_cnst (_int SHIFT_SIZE -1 0 10(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 34(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_in 0 0 34(_arch(_uni))))
		(_sig (_int test_shift 0 0 35(_arch(_uni))))
		(_sig (_int test_reset -2 0 37(_arch(_uni((i 3))))))
		(_sig (_int test_clock -2 0 38(_arch(_uni((i 2))))))
		(_sig (_int test_end -2 0 39(_arch(_uni((i 2))))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment (_trgt(3))(_sens(3)(4)))))
			(driveProcess(_arch 1 0 64(_prcs (_wait_for)(_trgt(2)(4)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ShiftAdjuster_TB_Arch 7 -1)
)
I 000051 55 3307          1497690114396 Atan2_Arch
(_unit VHDL (atan2 0 5(atan2_arch 0 17))
	(_version vd0)
	(_time 1497690114397 2017.06.17 11:01:54)
	(_source (\./../../../src/atan2.vhd\))
	(_parameters tan)
	(_code e4e4b4b6e4b3b1f2b2e0f6beb4e3e0e2e5e2b1e7e6)
	(_ent
		(_time 1497683728596)
	)
	(_comp
		(Accumulator
			(_object
				(_gen (_int size -2 0 27(_ent((i 8)))))
				(_port (_int clock -1 0 29(_ent (_in))))
				(_port (_int reset -1 0 30(_ent (_in))))
				(_port (_int zero -1 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 32(_array -1 ((_dto c 3 i 0)))))
				(_port (_int inA 6 0 32(_ent (_in))))
				(_port (_int sumSub -1 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -1 ((_dto c 4 i 0)))))
				(_port (_int value 7 0 34(_ent (_out))))
			)
		)
	)
	(_inst atanAccumulator 0 46(_comp Accumulator)
		(_gen
			((size)((i 12)))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(atanFromLut))
			((sumSub)(msbB))
			((value)(atan2Out))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 12)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_port (_int clock -1 0 7(_ent(_in))))
		(_port (_int reset -1 0 8(_ent(_in))))
		(_port (_int msbB -1 0 9(_ent(_in))))
		(_port (_int zeroA -1 0 10(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{4-1~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int count 0 0 11(_ent(_in))))
		(_port (_int valid -1 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~12 0 13(_array -1 ((_dto i 11 i 0)))))
		(_port (_int atan2Out 1 0 13(_ent(_out))))
		(_cnst (_int SIZE -2 0 19(_arch((i 12)))))
		(_cnst (_int COUNTER_SIZE -2 0 20(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -2 0 21(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~13 0 23(_array -1 ((_dto i 11 i 0)))))
		(_type (_int bin_array 0 23(_array 2 ((_uto i 0 i 2147483647)))))
		(_type (_int ~bin_array~13 0 24(_array 2 ((_to i 0 i 10)))))
		(_cnst (_int lut 4 0 24(_arch(((_string \"001100100100"\))((_string \"000110010010"\))((_string \"000011101101"\))((_string \"000001111101"\))((_string \"000001000000"\))((_string \"000000100000"\))((_string \"000000010000"\))((_string \"000000001000"\))((_string \"000000000100"\))((_string \"000000000010"\))((_string \"000000000001"\))))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~136 0 38(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int atanFromLut 5 0 38(_arch(_uni))))
		(_sig (_int zero -1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment (_trgt(8))(_sens(4))(_mon))))
			(line__43(_arch 1 0 43(_assignment (_trgt(7))(_sens(8)(3)(4))(_mon))))
			(line__44(_arch 2 0 44(_assignment (_alias((valid)(zero)))(_simpleassign BUF)(_trgt(5))(_sens(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Atan2_Arch 5 -1)
)
I 000052 55 3974          1497690114490 CORDIC_Arch
(_unit VHDL (cordic 0 4(cordic_arch 0 21))
	(_version vd0)
	(_time 1497690114491 2017.06.17 11:01:54)
	(_source (\./../../../src/cordic.vhd\))
	(_parameters tan)
	(_code 41411043161717574045581b134742471746434745)
	(_ent
		(_time 1497684937291)
	)
	(_comp
		(Rotator
			(_object
				(_gen (_int size -1 0 24(_ent((i 8)))))
				(_gen (_int counterSize -1 0 25(_ent((i 8)))))
				(_port (_int clock -2 0 28(_ent (_in))))
				(_port (_int reset -2 0 29(_ent (_in))))
				(_port (_int sign -2 0 30(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 31(_array -2 ((_dto c 2 i 0)))))
				(_port (_int count 4 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -2 ((_dto c 3 i 0)))))
				(_port (_int dataIn 5 0 32(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 33(_array -2 ((_dto c 4 i 0)))))
				(_port (_int otherData 6 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -2 ((_dto c 5 i 0)))))
				(_port (_int shiftedOut 7 0 34(_ent (_out))))
				(_port (_int zeroOut -2 0 35(_ent (_out))))
				(_port (_int msb -2 0 36(_ent (_out))))
			)
		)
	)
	(_inst rotatorA 0 49(_comp Rotator)
		(_gen
			((size)(_code 6))
			((counterSize)(_code 7))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((sign)(msb))
			((count)(count))
			((dataIn)(inA))
			((otherData)(shiftedB))
			((shiftedOut)(shiftedA))
			((zeroOut)(zeroA))
			((msb)(_open))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)(_code 8))
				((counterSize)(_code 9))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_inst rotatorB 0 67(_comp Rotator)
		(_gen
			((size)(_code 10))
			((counterSize)(_code 11))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((sign)(notMsb))
			((count)(count))
			((dataIn)(inB))
			((otherData)(shiftedA))
			((shiftedOut)(shiftedB))
			((zeroOut)(_open))
			((msb)(msb))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)(_code 12))
				((counterSize)(_code 13))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 6 \8\ (_ent gms((i 8)))))
		(_gen (_int counterSize -1 0 7 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 10(_ent(_in))))
		(_port (_int reset -2 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 14 i 0)))))
		(_port (_int inA 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 15 i 0)))))
		(_port (_int inB 1 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~12 0 14(_array -2 ((_dto c 16 i 0)))))
		(_port (_int count 2 0 14(_ent(_in))))
		(_port (_int zeroA -2 0 15(_ent(_out))))
		(_port (_int msbB -2 0 16(_ent(_out))))
		(_sig (_int msb -2 0 40(_arch(_uni))))
		(_sig (_int notMsb -2 0 41(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 42(_array -2 ((_dto c 17 i 0)))))
		(_sig (_int shiftedA 3 0 42(_arch(_uni))))
		(_sig (_int shiftedB 3 0 43(_arch(_uni))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment (_alias((msbB)(msb)))(_simpleassign BUF)(_trgt(6))(_sens(7)))))
			(line__47(_arch 1 0 47(_assignment (_alias((notMsb)(msb)))(_simpleassign "not")(_trgt(8))(_sens(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . CORDIC_Arch 18 -1)
)
I 000057 55 5248          1497690114555 CORDICAtan2_Arch
(_unit VHDL (cordicatan2 0 5(cordicatan2_arch 0 17))
	(_version vd0)
	(_time 1497690114556 2017.06.17 11:01:54)
	(_source (\./../../../src/cordicatan2.vhd\))
	(_parameters tan)
	(_code 8080d18ed6d6d696838199dad286818784868186d5)
	(_ent
		(_time 1497684199664)
	)
	(_comp
		(Atan2
			(_object
				(_port (_int clock -1 0 26(_ent (_in))))
				(_port (_int reset -1 0 27(_ent (_in))))
				(_port (_int msbB -1 0 28(_ent (_in))))
				(_port (_int zeroA -1 0 29(_ent (_in))))
				(_port (_int count 1 0 30(_ent (_in))))
				(_port (_int valid -1 0 31(_ent (_out))))
				(_port (_int atan2Out 2 0 32(_ent (_out))))
			)
		)
		(CORDIC
			(_object
				(_gen (_int size -2 0 38(_ent((i 8)))))
				(_gen (_int counterSize -2 0 39(_ent((i 8)))))
				(_port (_int clock -1 0 42(_ent (_in))))
				(_port (_int reset -1 0 43(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 44(_array -1 ((_dto c 4 i 0)))))
				(_port (_int inA 5 0 44(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 45(_array -1 ((_dto c 5 i 0)))))
				(_port (_int inB 6 0 45(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 46(_array -1 ((_dto c 6 i 0)))))
				(_port (_int count 7 0 46(_ent (_in))))
				(_port (_int zeroA -1 0 47(_ent (_out))))
				(_port (_int msbB -1 0 48(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -2 0 54(_ent((i 8)))))
				(_port (_int clock -1 0 56(_ent (_in))))
				(_port (_int reset -1 0 57(_ent (_in))))
				(_port (_int zero -1 0 58(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 59(_array -1 ((_dto c 7 i 0)))))
				(_port (_int inA 5 0 59(_ent (_in))))
				(_port (_int sumSub -1 0 60(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 61(_array -1 ((_dto c 8 i 0)))))
				(_port (_int value 6 0 61(_ent (_out))))
			)
		)
	)
	(_inst atan2Calculator 0 78(_comp Atan2)
		(_port
			((clock)(clock))
			((reset)(reset))
			((msbB)(msbB))
			((zeroA)(zeroA))
			((count)(count))
			((valid)(valid))
			((atan2Out)(atan2Out))
		)
		(_use (_ent . Atan2)
		)
	)
	(_inst cordicInstance 0 89(_comp CORDIC)
		(_gen
			((size)((i 14)))
			((counterSize)((i 4)))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((inA)(extendedA))
			((inB)(extendedB))
			((count)(count))
			((zeroA)(zeroA))
			((msbB)(msbB))
		)
		(_use (_ent . CORDIC)
			(_gen
				((size)((i 14)))
				((counterSize)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((inA)(inA))
				((inB)(inB))
				((count)(count))
				((zeroA)(zeroA))
				((msbB)(msbB))
			)
		)
	)
	(_inst counter 0 104(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zeroCounter))
			((inA)(counterIn))
			((sumSub)((i 2)))
			((value)(count))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_port (_int clock -1 0 7(_ent(_in))))
		(_port (_int reset -1 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~12 0 9(_array -1 ((_dto i 11 i 0)))))
		(_port (_int inA 0 0 9(_ent(_in))))
		(_port (_int inB 0 0 10(_ent(_in))))
		(_port (_int valid -1 0 11(_ent(_out))))
		(_port (_int atan2Out 0 0 12(_ent(_out))))
		(_cnst (_int SIZE -2 0 19(_arch((i 12)))))
		(_cnst (_int EXTENDED_SIZE -2 0 20(_arch((i 14)))))
		(_cnst (_int COUNTER_SIZE -2 0 21(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -2 0 22(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{4-1~downto~0}~13 0 30(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~13 0 32(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int zeroCounter -1 0 65(_arch(_uni))))
		(_sig (_int msbB -1 0 66(_arch(_uni))))
		(_sig (_int zeroA -1 0 67(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{COUNTER_SIZE-1~downto~0}~13 0 68(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int counterIn 3 0 68(_arch(_uni))))
		(_sig (_int count 3 0 69(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{EXTENDED_SIZE-1~downto~0}~13 0 71(_array -1 ((_dto i 13 i 0)))))
		(_sig (_int extendedA 4 0 71(_arch(_uni))))
		(_sig (_int extendedB 4 0 72(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment (_alias((extendedA)(inA(11))(inA(11))(inA)))(_trgt(11))(_sens(2)))))
			(line__76(_arch 1 0 76(_assignment (_alias((extendedB)(inB(11))(inB(11))(inB)))(_trgt(12))(_sens(3)))))
			(line__115(_arch 2 0 115(_assignment (_trgt(6))(_sens(10))(_mon))))
			(line__116(_arch 3 0 116(_assignment (_trgt(9))(_sens(6))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (0 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . CORDICAtan2_Arch 9 -1)
)
I 000060 55 1819          1497690114631 CORDICAtan2_TB_Arch
(_unit VHDL (cordicatan2_tb 0 5(cordicatan2_tb_arch 0 8))
	(_version vd0)
	(_time 1497690114632 2017.06.17 11:01:54)
	(_source (\./../../../test/cordicatan2_tb.vhd\))
	(_parameters tan)
	(_code cece9f9bcd9898d8c99cd7949cc8cfc9cac8cfc89b)
	(_ent
		(_time 1497684676213)
	)
	(_comp
		(CORDICAtan2
			(_object
				(_port (_int clock -1 0 12(_ent (_in))))
				(_port (_int reset -1 0 13(_ent (_in))))
				(_port (_int inA 0 0 14(_ent (_in))))
				(_port (_int inB 0 0 15(_ent (_in))))
				(_port (_int valid -1 0 16(_ent (_out))))
				(_port (_int atan2Out 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst cordicAtan2UnderTest 0 32(_comp CORDICAtan2)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((inA)(test_inA))
			((inB)(test_inB))
			((valid)(_open))
			((atan2Out)(_open))
		)
		(_use (_ent . CORDICAtan2)
		)
	)
	(_object
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~13 0 14(_array -1 ((_dto i 11 i 0)))))
		(_cnst (_int SIZE -2 0 21(_arch((i 12)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~13 0 23(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int test_inA 1 0 23(_arch(_uni))))
		(_sig (_int test_inB 1 0 24(_arch(_uni))))
		(_sig (_int test_reset -1 0 26(_arch(_uni((i 3))))))
		(_sig (_int test_clock -1 0 27(_arch(_uni((i 2))))))
		(_sig (_int test_end -1 0 28(_arch(_uni((i 2))))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment (_trgt(3))(_sens(3)(4)))))
			(driveProcess(_arch 1 0 46(_prcs (_wait_for)(_trgt(0)(1)(2)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 50463490)
		(33686018 33686018 50529026)
	)
	(_model . CORDICAtan2_TB_Arch 2 -1)
)
I 000056 55 4843          1497690114693 Rotator_Arch_TB
(_unit VHDL (rotator_tb 0 5(rotator_arch_tb 1 8))
	(_version vd0)
	(_time 1497690114694 2017.06.17 11:01:54)
	(_source (\./../../../test/rotator_tb.vhd\(\./../../../test/rotatorA_tb.vhd\)))
	(_parameters tan)
	(_code 0d0c5c0b0f5b5d1b5d0f19570a0a0f085b0a090b0f)
	(_ent
		(_time 1497687572594)
	)
	(_comp
		(Accumulator
			(_object
				(_gen (_int size -1 1 29(_ent((i 8)))))
				(_port (_int clock -2 1 31(_ent (_in))))
				(_port (_int reset -2 1 32(_ent (_in))))
				(_port (_int zero -2 1 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 1 34(_array -2 ((_dto c 4 i 0)))))
				(_port (_int inA 2 1 34(_ent (_in))))
				(_port (_int sumSub -2 1 35(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 1 36(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 3 1 36(_ent (_out))))
			)
		)
		(Rotator
			(_object
				(_gen (_int size -1 1 12(_ent((i 8)))))
				(_gen (_int counterSize -1 1 13(_ent((i 8)))))
				(_port (_int clock -2 1 16(_ent (_in))))
				(_port (_int reset -2 1 17(_ent (_in))))
				(_port (_int sign -2 1 18(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 1 19(_array -2 ((_dto c 6 i 0)))))
				(_port (_int count 2 1 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 1 20(_array -2 ((_dto c 7 i 0)))))
				(_port (_int dataIn 3 1 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 1 21(_array -2 ((_dto c 8 i 0)))))
				(_port (_int otherData 4 1 21(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 1 22(_array -2 ((_dto c 9 i 0)))))
				(_port (_int shiftedOut 5 1 22(_ent (_out))))
				(_port (_int zeroOut -2 1 23(_ent (_out))))
				(_port (_int msb -2 1 24(_ent (_out))))
			)
		)
	)
	(_inst counter 1 62(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((zero)(zeroCounter))
			((inA)(counterIn))
			((sumSub)((i 2)))
			((value)(test_count))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_inst rotatorUnderTest 1 78(_comp Rotator)
		(_gen
			((size)((i 14)))
			((counterSize)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((sign)(test_shiftedB(13)))
			((count)(test_count))
			((dataIn)(test_inA))
			((otherData)(test_shiftedB))
			((shiftedOut)(test_shiftedA))
			((zeroOut)(test_zeroA))
			((msb)(test_msbA))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)((i 14)))
				((counterSize)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 1 41(_arch((i 14)))))
		(_cnst (_int COUNTER_SIZE -1 1 42(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -1 1 43(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~1310 1 45(_array -2 ((_dto i 13 i 0)))))
		(_sig (_int test_inA 0 1 45(_arch(_uni))))
		(_sig (_int test_shiftedB 0 1 46(_arch(_uni))))
		(_sig (_int test_shiftedA 0 1 47(_arch(_uni))))
		(_sig (_int test_msbA -2 1 48(_arch(_uni))))
		(_sig (_int test_zeroA -2 1 49(_arch(_uni))))
		(_sig (_int test_reset -2 1 51(_arch(_uni((i 3))))))
		(_sig (_int test_clock -2 1 52(_arch(_uni((i 2))))))
		(_sig (_int test_end -2 1 53(_arch(_uni((i 2))))))
		(_type (_int ~STD_ULOGIC_VECTOR{COUNTER_SIZE-1~downto~0}~13 1 55(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_count 1 1 55(_arch(_uni))))
		(_sig (_int counterIn 1 1 56(_arch(_uni))))
		(_sig (_int zeroCounter -2 1 57(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 1 73(_assignment (_trgt(10))(_sens(8))(_mon))))
			(line__74(_arch 1 1 74(_assignment (_trgt(9))(_sens(10))(_mon))))
			(line__95(_arch 2 1 95(_assignment (_trgt(6))(_sens(6)(7)))))
			(driveProcess(_arch 3 1 99(_prcs (_wait_for)(_trgt(0)(1)(5)(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 515)
		(33686018 33686018 50463234 771)
		(50529027 50529027 50529027 515)
		(33686018 33686018 33686018 514)
		(50529027 50529027 50529027 771)
	)
	(_model . Rotator_Arch_TB 10 -1)
)
I 000056 55               1497690114772 Rotator_Arch_TB
(_unit VHDL (rotator_tb 0 5(rotator_arch_tb 1 8))
	(_version vd0)
	(_time 1497690114773 2017.06.17 11:01:54)
	(_source (\./../../../test/rotator_tb.vhd\(\./../../../test/rotatorB_tb.vhd\)))
	(_parameters tan)
	(_code 5b5a0a585f0d0b4d0b544f015c5c595e0d5c5f5d59)
	(_ent
		(_time 1497687572594)
	)
	(_comp
		(Accumulator
			(_object
				(_gen (_int size -1 1 29(_ent((i 8)))))
				(_port (_int clock -2 1 31(_ent (_in))))
				(_port (_int reset -2 1 32(_ent (_in))))
				(_port (_int zero -2 1 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 1 34(_array -2 ((_dto c 6 i 0)))))
				(_port (_int inA 2 1 34(_ent (_in))))
				(_port (_int sumSub -2 1 35(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 1 36(_array -2 ((_dto c 7 i 0)))))
				(_port (_int value 3 1 36(_ent (_out))))
			)
		)
		(Rotator
			(_object
				(_gen (_int size -1 1 12(_ent((i 8)))))
				(_gen (_int counterSize -1 1 13(_ent((i 8)))))
				(_port (_int clock -2 1 16(_ent (_in))))
				(_port (_int reset -2 1 17(_ent (_in))))
				(_port (_int sign -2 1 18(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 1 19(_array -2 ((_dto c 8 i 0)))))
				(_port (_int count 2 1 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 1 20(_array -2 ((_dto c 9 i 0)))))
				(_port (_int dataIn 3 1 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 1 21(_array -2 ((_dto c 10 i 0)))))
				(_port (_int otherData 4 1 21(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 1 22(_array -2 ((_dto c 11 i 0)))))
				(_port (_int shiftedOut 5 1 22(_ent (_out))))
				(_port (_int zeroOut -2 1 23(_ent (_out))))
				(_port (_int msb -2 1 24(_ent (_out))))
			)
		)
	)
	(_inst counter 1 62(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((zero)(zeroCounter))
			((inA)(counterIn))
			((sumSub)((i 2)))
			((value)(test_count))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_inst rotatorUnderTest 1 81(_comp Rotator)
		(_gen
			((size)((i 14)))
			((counterSize)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((sign)(test_notMsbB))
			((count)(test_count))
			((dataIn)(test_inB))
			((otherData)(test_shiftedA))
			((shiftedOut)(test_shiftedB))
			((zeroOut)(_open))
			((msb)(test_msbB))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)((i 14)))
				((counterSize)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 1 41(_arch((i 14)))))
		(_cnst (_int COUNTER_SIZE -1 1 42(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -1 1 43(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~1310 1 45(_array -2 ((_dto i 13 i 0)))))
		(_sig (_int test_inB 0 1 45(_arch(_uni))))
		(_sig (_int test_shiftedB 0 1 46(_arch(_uni))))
		(_sig (_int test_shiftedA 0 1 47(_arch(_uni))))
		(_sig (_int test_msbB -2 1 48(_arch(_uni))))
		(_sig (_int test_notMsbB -2 1 49(_arch(_uni))))
		(_sig (_int test_reset -2 1 51(_arch(_uni((i 3))))))
		(_sig (_int test_clock -2 1 52(_arch(_uni((i 2))))))
		(_sig (_int test_end -2 1 53(_arch(_uni((i 2))))))
		(_type (_int ~STD_ULOGIC_VECTOR{COUNTER_SIZE-1~downto~0}~13 1 55(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_count 1 1 55(_arch(_uni))))
		(_sig (_int counterIn 1 1 56(_arch(_uni))))
		(_sig (_int zeroCounter -2 1 57(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 1 73(_assignment (_trgt(10))(_sens(8))(_mon))))
			(line__74(_arch 1 1 74(_assignment (_trgt(9))(_sens(10))(_mon))))
			(line__78(_arch 2 1 78(_assignment (_alias((test_msbB)(test_shiftedB(13))))(_simpleassign BUF)(_trgt(3))(_sens(1(13))))))
			(line__79(_arch 3 1 79(_assignment (_alias((test_notMsbB)(test_shiftedB(13))))(_simpleassign BUF)(_trgt(4))(_sens(1(13))))))
			(line__98(_arch 4 1 98(_assignment (_trgt(6))(_sens(6)(7)))))
			(driveProcess(_arch 5 1 102(_prcs (_wait_for)(_trgt(0)(1)(2)(5)(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 50463234 771)
		(33686018 33686018 33686018 515)
		(50529027 50529027 50529027 515)
		(33686018 33686018 33686018 514)
		(50529027 50529027 50529027 771)
	)
	(_model . Rotator_Arch_TB 12 -1)
)
I 000063 55 2304          1497690115067 ArithmeticShifter_Arch
(_unit VHDL (arithmeticshifter 0 5(arithmeticshifter_arch 0 17))
	(_version vd0)
	(_time 1497690115068 2017.06.17 11:01:55)
	(_source (\./../../../src/arithmeticshifter.vhd\))
	(_parameters tan)
	(_code 8484d18b82d3d99382d69cde8182818380828d8287)
	(_ent
		(_time 1497519573036)
	)
	(_comp
		(MuxWithOffset
			(_object
				(_gen (_int size -1 0 20(_ent((i 8)))))
				(_gen (_int selSize -1 0 21(_ent((i 3)))))
				(_gen (_int offset -3 0 22(_ent((i 0)))))
				(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~13 0 25(_array -2 ((_dto c 0 i 0)))))
				(_port (_int sel 4 0 25(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 26(_array -2 ((_dto c 1 i 0)))))
				(_port (_int input 5 0 26(_ent (_in))))
				(_port (_int output -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate generateMuxes 0 32(_for 3 )
		(_inst mux 0 33(_comp MuxWithOffset)
			(_gen
				((size)(_code 2))
				((selSize)(_code 3))
				((offset)(_code 4))
			)
			(_port
				((sel)(shift))
				((input)(input))
				((output)(output(_object 2)))
			)
			(_use (_ent . MuxWithOffset)
				(_gen
					((size)(_code 5))
					((selSize)(_code 6))
					((offset)(_code 7))
				)
				(_port
					((sel)(sel))
					((input)(input))
					((output)(output))
				)
			)
		)
		(_object
			(_cnst (_int i 3 0 32(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int shiftSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~12 0 11(_array -2 ((_dto c 8 i 0)))))
		(_port (_int shift 0 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 9 i 0)))))
		(_port (_int input 1 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 10 i 0)))))
		(_port (_int output 2 0 13(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 32(_scalar (_to i 0 c 11))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_Arch 12 -1)
)
I 000057 55 3248          1497690115209 Accumulator_Arch
(_unit VHDL (accumulator 0 4(accumulator_arch 0 16))
	(_version vd0)
	(_time 1497690115210 2017.06.17 11:01:55)
	(_source (\./../../../src/accumulator.vhd\))
	(_parameters tan)
	(_code 1010441713474707111f544b441643161117141646)
	(_ent
		(_time 1497540646602)
	)
	(_comp
		(AdderSubtractor
			(_object
				(_gen (_int size -1 0 18(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inA 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 3 i 0)))))
				(_port (_int inB 4 0 21(_ent (_in))))
				(_port (_int sumSub -2 0 22(_ent (_in))))
				(_port (_int carryOut -2 0 23(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 24(_array -2 ((_dto c 4 i 0)))))
				(_port (_int value 5 0 24(_ent (_out))))
			)
		)
		(GRegister
			(_object
				(_gen (_int size -1 0 29(_ent((i 8)))))
				(_port (_int clock -2 0 31(_ent (_in))))
				(_port (_int reset -2 0 32(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 33(_array -2 ((_dto c 5 i 0)))))
				(_port (_int data 3 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 34(_array -2 ((_dto c 6 i 0)))))
				(_port (_int value 4 0 34(_ent (_out))))
			)
		)
	)
	(_inst addsubInstance 0 48(_comp AdderSubtractor)
		(_gen
			((size)(_code 7))
		)
		(_port
			((inA)(inA))
			((inB)(loopback))
			((sumSub)(sumSub))
			((carryOut)(_open))
			((value)(data))
		)
		(_use (_ent . AdderSubtractor)
			(_gen
				((size)(_code 8))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((sumSub)(sumSub))
				((carryOut)(carryOut))
				((value)(value))
			)
		)
	)
	(_inst registerInstance 0 58(_comp GRegister)
		(_gen
			((size)(_code 9))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((data)(data))
			((value)(cvalue))
		)
		(_use (_ent . GRegister)
			(_gen
				((size)(_code 10))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((data)(data))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 7(_ent(_in))))
		(_port (_int reset -2 0 8(_ent(_in))))
		(_port (_int zero -2 0 9(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 10(_array -2 ((_dto c 11 i 0)))))
		(_port (_int inA 0 0 10(_ent(_in))))
		(_port (_int sumSub -2 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2 ((_dto c 12 i 0)))))
		(_port (_int value 1 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 39(_array -2 ((_dto c 13 i 0)))))
		(_sig (_int data 2 0 39(_arch(_uni))))
		(_sig (_int cvalue 2 0 43(_arch(_uni))))
		(_sig (_int loopback 2 0 44(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_trgt(5))(_sens(7)))))
			(line__72(_arch 1 0 72(_assignment (_trgt(8))(_sens(2)(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Accumulator_Arch 14 -1)
)
I 000053 55 5442          1497690115305 Rotator_Arch
(_unit VHDL (rotator 0 5(rotator_arch 0 23))
	(_version vd0)
	(_time 1497690115306 2017.06.17 11:01:55)
	(_source (\./../../../src/rotator.vhd\))
	(_parameters tan)
	(_code 6e6f396e6d383e78686e7a3469696c696c6838696a)
	(_ent
		(_time 1497542215880)
	)
	(_comp
		(ShiftAdjuster
			(_object
				(_gen (_int size -1 0 50(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 53(_array -2 ((_dto c 5 i 0)))))
				(_port (_int input 6 0 53(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 54(_array -2 ((_dto c 6 i 0)))))
				(_port (_int output 7 0 54(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -1 0 25(_ent((i 8)))))
				(_port (_int clock -2 0 27(_ent (_in))))
				(_port (_int reset -2 0 28(_ent (_in))))
				(_port (_int zero -2 0 29(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 30(_array -2 ((_dto c 7 i 0)))))
				(_port (_int inA 6 0 30(_ent (_in))))
				(_port (_int sumSub -2 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 32(_array -2 ((_dto c 8 i 0)))))
				(_port (_int value 7 0 32(_ent (_out))))
			)
		)
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 38(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 39(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 42(_array -2 ((_dto c 9 i 0)))))
				(_port (_int shift 6 0 42(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 43(_array -2 ((_dto c 10 i 0)))))
				(_port (_int input 7 0 43(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 44(_array -2 ((_dto c 11 i 0)))))
				(_port (_int output 8 0 44(_ent (_out))))
			)
		)
	)
	(_inst adjusterInstance 0 74(_comp ShiftAdjuster)
		(_gen
			((size)(_code 12))
		)
		(_port
			((input)(count))
			((output)(shift))
		)
		(_use (_ent . ShiftAdjuster)
			(_gen
				((size)(_code 13))
			)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst accumulatorInstance 0 83(_comp Accumulator)
		(_gen
			((size)(_code 14))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(otherData))
			((sumSub)(sign))
			((value)(accData))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)(_code 15))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_inst shifter 0 94(_comp ArithmeticShifter)
		(_gen
			((size)(_code 16))
			((shiftSize)(_code 17))
		)
		(_port
			((shift)(shift))
			((input)(actualData))
			((output)(shiftedOut))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)(_code 18))
				((shiftSize)(_code 19))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst checkHalfPi 0 107(_comp Accumulator)
		(_gen
			((size)(_code 20))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(zeroData))
			((sumSub)((i 2)))
			((value)(zeroDataOut))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)(_code 21))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int counterSize -1 0 8 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in))))
		(_port (_int reset -2 0 12(_ent(_in))))
		(_port (_int sign -2 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~12 0 14(_array -2 ((_dto c 22 i 0)))))
		(_port (_int count 0 0 14(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 15(_array -2 ((_dto c 23 i 0)))))
		(_port (_int dataIn 1 0 15(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2 ((_dto c 24 i 0)))))
		(_port (_int otherData 2 0 16(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 17(_array -2 ((_dto c 25 i 0)))))
		(_port (_int shiftedOut 3 0 17(_ent(_out))))
		(_port (_int zeroOut -2 0 18(_ent(_out))))
		(_port (_int msb -2 0 19(_ent(_out))))
		(_sig (_int zero -2 0 58(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1312 0 59(_array -2 ((_dto c 26 i 0)))))
		(_sig (_int actualData 4 0 59(_arch(_uni))))
		(_sig (_int accData 4 0 60(_arch(_uni))))
		(_sig (_int zeroData 4 0 61(_arch(_uni))))
		(_sig (_int zeroDataOut 4 0 62(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 63(_array -2 ((_dto c 27 i 0)))))
		(_sig (_int shift 5 0 63(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_trgt(9))(_sens(3))(_mon))))
			(line__70(_arch 1 0 70(_assignment (_trgt(10))(_sens(4)(9)(11)))))
			(line__72(_arch 2 0 72(_assignment (_trgt(8))(_sens(10(_index 28)))(_read(10(_index 29))))))
			(line__105(_arch 3 0 105(_assignment (_trgt(12))(_sens(4)(9)))))
			(line__118(_arch 4 0 118(_assignment (_trgt(7))(_sens(9)(13))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Rotator_Arch 30 -1)
)
I 000056 55               1497690115395 Rotator_Arch_TB
(_unit VHDL (rotator_tb 0 5(rotator_arch_tb 1 8))
	(_version vd0)
	(_time 1497690115396 2017.06.17 11:01:55)
	(_source (\./../../../test/rotator_tb.vhd\(\./../../../test/rotatorB_tb.vhd\)))
	(_parameters tan)
	(_code cccd9b99c99a9cda9cc3d896cbcbcec99acbc8cace)
	(_ent
		(_time 1497687572594)
	)
	(_comp
		(Accumulator
			(_object
				(_gen (_int size -1 1 29(_ent((i 8)))))
				(_port (_int clock -2 1 31(_ent (_in))))
				(_port (_int reset -2 1 32(_ent (_in))))
				(_port (_int zero -2 1 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 1 34(_array -2 ((_dto c 6 i 0)))))
				(_port (_int inA 2 1 34(_ent (_in))))
				(_port (_int sumSub -2 1 35(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 1 36(_array -2 ((_dto c 7 i 0)))))
				(_port (_int value 3 1 36(_ent (_out))))
			)
		)
		(Rotator
			(_object
				(_gen (_int size -1 1 12(_ent((i 8)))))
				(_gen (_int counterSize -1 1 13(_ent((i 8)))))
				(_port (_int clock -2 1 16(_ent (_in))))
				(_port (_int reset -2 1 17(_ent (_in))))
				(_port (_int sign -2 1 18(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 1 19(_array -2 ((_dto c 8 i 0)))))
				(_port (_int count 2 1 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 1 20(_array -2 ((_dto c 9 i 0)))))
				(_port (_int dataIn 3 1 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 1 21(_array -2 ((_dto c 10 i 0)))))
				(_port (_int otherData 4 1 21(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 1 22(_array -2 ((_dto c 11 i 0)))))
				(_port (_int shiftedOut 5 1 22(_ent (_out))))
				(_port (_int zeroOut -2 1 23(_ent (_out))))
				(_port (_int msb -2 1 24(_ent (_out))))
			)
		)
	)
	(_inst counter 1 62(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((zero)(zeroCounter))
			((inA)(counterIn))
			((sumSub)((i 2)))
			((value)(test_count))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_inst rotatorUnderTest 1 81(_comp Rotator)
		(_gen
			((size)((i 14)))
			((counterSize)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((sign)(test_notMsbB))
			((count)(test_count))
			((dataIn)(test_inB))
			((otherData)(test_shiftedA))
			((shiftedOut)(test_shiftedB))
			((zeroOut)(_open))
			((msb)(test_msbB))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)((i 14)))
				((counterSize)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 1 41(_arch((i 14)))))
		(_cnst (_int COUNTER_SIZE -1 1 42(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -1 1 43(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~1310 1 45(_array -2 ((_dto i 13 i 0)))))
		(_sig (_int test_inB 0 1 45(_arch(_uni))))
		(_sig (_int test_shiftedB 0 1 46(_arch(_uni))))
		(_sig (_int test_shiftedA 0 1 47(_arch(_uni))))
		(_sig (_int test_msbB -2 1 48(_arch(_uni))))
		(_sig (_int test_notMsbB -2 1 49(_arch(_uni))))
		(_sig (_int test_reset -2 1 51(_arch(_uni((i 3))))))
		(_sig (_int test_clock -2 1 52(_arch(_uni((i 2))))))
		(_sig (_int test_end -2 1 53(_arch(_uni((i 2))))))
		(_type (_int ~STD_ULOGIC_VECTOR{COUNTER_SIZE-1~downto~0}~13 1 55(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_count 1 1 55(_arch(_uni))))
		(_sig (_int counterIn 1 1 56(_arch(_uni))))
		(_sig (_int zeroCounter -2 1 57(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 1 73(_assignment (_trgt(10))(_sens(8))(_mon))))
			(line__74(_arch 1 1 74(_assignment (_trgt(9))(_sens(10))(_mon))))
			(line__78(_arch 2 1 78(_assignment (_alias((test_msbB)(test_shiftedB(13))))(_simpleassign BUF)(_trgt(3))(_sens(1(13))))))
			(line__79(_arch 3 1 79(_assignment (_alias((test_notMsbB)(test_shiftedB(13))))(_simpleassign BUF)(_trgt(4))(_sens(1(13))))))
			(line__98(_arch 4 1 98(_assignment (_trgt(6))(_sens(6)(7)))))
			(driveProcess(_arch 5 1 102(_prcs (_wait_for)(_trgt(0)(1)(2)(5)(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 50463234 771)
		(33686018 33686018 33686018 515)
		(50529027 50529027 50529027 515)
		(33686018 33686018 33686018 514)
		(50529027 50529027 50529027 771)
	)
	(_model . Rotator_Arch_TB 12 -1)
)
I 000055 55 797           1497690278396 FullAdder_Arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 14))
	(_version vd0)
	(_time 1497690278397 2017.06.17 11:04:38)
	(_source (\./../../../src/fulladder.vhd\))
	(_parameters tan)
	(_code 84d7d08b85d38392d68395ded18280828183868282)
	(_ent
		(_time 1497272646463)
	)
	(_object
		(_port (_int inB -1 0 6(_ent(_in))))
		(_port (_int inA -1 0 7(_ent(_in))))
		(_port (_int carryIn -1 0 8(_ent(_in))))
		(_port (_int carryOut -1 0 9(_ent(_out))))
		(_port (_int sum -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(4))(_sens(0)(1)(2)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FullAdder_Arch 2 -1)
)
I 000055 55 1063          1497690278462 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497690278463 2017.06.17 11:04:38)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code c2919796c29593d4c4c3db9990c5c6c4c7c5c0c4c5)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
I 000063 55 2304          1497690278540 ArithmeticShifter_Arch
(_unit VHDL (arithmeticshifter 0 5(arithmeticshifter_arch 0 17))
	(_version vd0)
	(_time 1497690278541 2017.06.17 11:04:38)
	(_source (\./../../../src/arithmeticshifter.vhd\))
	(_parameters tan)
	(_code 1043421612474d071642084a151615171416191613)
	(_ent
		(_time 1497519573036)
	)
	(_comp
		(MuxWithOffset
			(_object
				(_gen (_int size -1 0 20(_ent((i 8)))))
				(_gen (_int selSize -1 0 21(_ent((i 3)))))
				(_gen (_int offset -3 0 22(_ent((i 0)))))
				(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~13 0 25(_array -2 ((_dto c 0 i 0)))))
				(_port (_int sel 4 0 25(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 26(_array -2 ((_dto c 1 i 0)))))
				(_port (_int input 5 0 26(_ent (_in))))
				(_port (_int output -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate generateMuxes 0 32(_for 3 )
		(_inst mux 0 33(_comp MuxWithOffset)
			(_gen
				((size)(_code 2))
				((selSize)(_code 3))
				((offset)(_code 4))
			)
			(_port
				((sel)(shift))
				((input)(input))
				((output)(output(_object 2)))
			)
			(_use (_ent . MuxWithOffset)
				(_gen
					((size)(_code 5))
					((selSize)(_code 6))
					((offset)(_code 7))
				)
				(_port
					((sel)(sel))
					((input)(input))
					((output)(output))
				)
			)
		)
		(_object
			(_cnst (_int i 3 0 32(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int shiftSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~12 0 11(_array -2 ((_dto c 8 i 0)))))
		(_port (_int shift 0 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 9 i 0)))))
		(_port (_int input 1 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 10 i 0)))))
		(_port (_int output 2 0 13(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 32(_scalar (_to i 0 c 11))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_Arch 12 -1)
)
I 000059 55 1304          1497690278616 MuxWithOffset_Arch
(_unit VHDL (muxwithoffset 0 5(muxwithoffset_arch 0 18))
	(_version vd0)
	(_time 1497690278617 2017.06.17 11:04:38)
	(_source (\./../../../src/muxwithoffset.vhd\))
	(_parameters tan)
	(_code 5e0d595c0e0802495b5947050b5856580858585858)
	(_ent
		(_time 1497531642080)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int selSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_gen (_int offset -2 0 9 \0\ (_ent gms((i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~12 0 12(_array -3 ((_dto c 1 i 0)))))
		(_port (_int sel 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -3 ((_dto c 2 i 0)))))
		(_port (_int input 1 0 13(_ent(_in))))
		(_port (_int output -3 0 14(_ent(_out))))
		(_var (_int selValue -2 0 22(_prcs 0((i 0)))))
		(_prcs
			(selection(_arch 0 0 21(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . MuxWithOffset_Arch 3 -1)
)
I 000066 55 2353          1497690278680 ArithmeticShifter_TB_Arch
(_unit VHDL (arithmeticshifter_tb 0 5(arithmeticshifter_tb_arch 0 8))
	(_version vd0)
	(_time 1497690278681 2017.06.17 11:04:38)
	(_source (\./../../../test/shifter_tb.vhd\))
	(_parameters tan)
	(_code 9dcecf93cbcac08a9acd85c7989b989a999b949b9e)
	(_ent
		(_time 1497519168129)
	)
	(_comp
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 15(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 16(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int shift 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 4 0 21(_ent (_out))))
			)
		)
	)
	(_inst shifterUnderTest 0 32(_comp ArithmeticShifter)
		(_gen
			((size)((i 12)))
			((shiftSize)((i 4)))
		)
		(_port
			((shift)(test_shift))
			((input)(test_in))
			((output)(_open))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)((i 12)))
				((shiftSize)((i 4)))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 10(_arch((i 12)))))
		(_cnst (_int SHIFT_SIZE -1 0 11(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~134 0 25(_array -2 ((_dto i 11 i 0)))))
		(_sig (_int test_in 0 0 25(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 26(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_shift 1 0 26(_arch(_uni))))
		(_sig (_int test_clock -2 0 28(_arch(_uni((i 2)))(_event))))
		(_sig (_int test_end -2 0 29(_arch(_uni((i 2))))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_trgt(2))(_sens(2)(3)))))
			(driveProcess(_arch 1 0 47(_prcs (_trgt(0)(1)(3))(_sens(2))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_TB_Arch 5 -1)
)
I 000057 55 3248          1497690278742 Accumulator_Arch
(_unit VHDL (accumulator 0 4(accumulator_arch 0 16))
	(_version vd0)
	(_time 1497690278743 2017.06.17 11:04:38)
	(_source (\./../../../src/accumulator.vhd\))
	(_parameters tan)
	(_code db8889898a8c8cccdad49f808fdd88dddadcdfdd8d)
	(_ent
		(_time 1497540646602)
	)
	(_comp
		(AdderSubtractor
			(_object
				(_gen (_int size -1 0 18(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inA 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 3 i 0)))))
				(_port (_int inB 4 0 21(_ent (_in))))
				(_port (_int sumSub -2 0 22(_ent (_in))))
				(_port (_int carryOut -2 0 23(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 24(_array -2 ((_dto c 4 i 0)))))
				(_port (_int value 5 0 24(_ent (_out))))
			)
		)
		(GRegister
			(_object
				(_gen (_int size -1 0 29(_ent((i 8)))))
				(_port (_int clock -2 0 31(_ent (_in))))
				(_port (_int reset -2 0 32(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 33(_array -2 ((_dto c 5 i 0)))))
				(_port (_int data 3 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 34(_array -2 ((_dto c 6 i 0)))))
				(_port (_int value 4 0 34(_ent (_out))))
			)
		)
	)
	(_inst addsubInstance 0 48(_comp AdderSubtractor)
		(_gen
			((size)(_code 7))
		)
		(_port
			((inA)(inA))
			((inB)(loopback))
			((sumSub)(sumSub))
			((carryOut)(_open))
			((value)(data))
		)
		(_use (_ent . AdderSubtractor)
			(_gen
				((size)(_code 8))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((sumSub)(sumSub))
				((carryOut)(carryOut))
				((value)(value))
			)
		)
	)
	(_inst registerInstance 0 58(_comp GRegister)
		(_gen
			((size)(_code 9))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((data)(data))
			((value)(cvalue))
		)
		(_use (_ent . GRegister)
			(_gen
				((size)(_code 10))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((data)(data))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 7(_ent(_in))))
		(_port (_int reset -2 0 8(_ent(_in))))
		(_port (_int zero -2 0 9(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 10(_array -2 ((_dto c 11 i 0)))))
		(_port (_int inA 0 0 10(_ent(_in))))
		(_port (_int sumSub -2 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2 ((_dto c 12 i 0)))))
		(_port (_int value 1 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 39(_array -2 ((_dto c 13 i 0)))))
		(_sig (_int data 2 0 39(_arch(_uni))))
		(_sig (_int cvalue 2 0 43(_arch(_uni))))
		(_sig (_int loopback 2 0 44(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_trgt(5))(_sens(7)))))
			(line__72(_arch 1 0 72(_assignment (_trgt(8))(_sens(7)(2)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Accumulator_Arch 14 -1)
)
I 000061 55 3350          1497690278805 AdderSubtractor_Arch
(_unit VHDL (addersubtractor 0 5(addersubtractor_arch 0 16))
	(_version vd0)
	(_time 1497690278806 2017.06.17 11:04:38)
	(_source (\./../../../src/addersubtractor.vhd\))
	(_parameters tan)
	(_code 1a494f1d4f4d4a0c1b4e0841481d1f1c181d1e1d18)
	(_ent
		(_time 1497540646633)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int inA -2 0 20(_ent (_in))))
				(_port (_int inB -2 0 21(_ent (_in))))
				(_port (_int carryIn -2 0 22(_ent (_in))))
				(_port (_int carryOut -2 0 23(_ent (_out))))
				(_port (_int sum -2 0 24(_ent (_out))))
			)
		)
	)
	(_generate generateFullAdders 0 37(_for 5 )
		(_generate first 0 42(_if 1)
			(_inst fullAdderFirst 0 43(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(sumSub))
					((carryOut)(carryWires(_object 1)))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate internal 0 54(_if 2)
			(_inst fullAdderInternal 0 55(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 3)))
					((carryOut)(carryWires(_object 1)))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate last 0 66(_if 4)
			(_inst fullAdderLast 0 67(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 5)))
					((carryOut)(carryOut))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_object
			(_cnst (_int i 5 0 37(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 6 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 8(_array -2 ((_dto c 6 i 0)))))
		(_port (_int inA 0 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2 ((_dto c 7 i 0)))))
		(_port (_int inB 1 0 9(_ent(_in))))
		(_port (_int sumSub -2 0 10(_ent(_in))))
		(_port (_int carryOut -2 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2 ((_dto c 8 i 0)))))
		(_port (_int value 2 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-2~downto~0}~13 0 28(_array -2 ((_dto c 9 i 0)))))
		(_sig (_int carryWires 3 0 28(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 29(_array -2 ((_dto c 10 i 0)))))
		(_sig (_int actualInA 4 0 29(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 37(_scalar (_to i 0 c 11))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment (_trgt(6))(_sens(0)(2)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . AdderSubtractor_Arch 12 -1)
)
I 000053 55 5442          1497690278881 Rotator_Arch
(_unit VHDL (rotator 0 5(rotator_arch 0 23))
	(_version vd0)
	(_time 1497690278882 2017.06.17 11:04:38)
	(_source (\./../../../src/rotator.vhd\))
	(_parameters tan)
	(_code 683a3e68363e387e6e687c326f6f6a6f6a6e3e6f6c)
	(_ent
		(_time 1497542215880)
	)
	(_comp
		(ShiftAdjuster
			(_object
				(_gen (_int size -1 0 50(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 53(_array -2 ((_dto c 5 i 0)))))
				(_port (_int input 6 0 53(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 54(_array -2 ((_dto c 6 i 0)))))
				(_port (_int output 7 0 54(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -1 0 25(_ent((i 8)))))
				(_port (_int clock -2 0 27(_ent (_in))))
				(_port (_int reset -2 0 28(_ent (_in))))
				(_port (_int zero -2 0 29(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 30(_array -2 ((_dto c 7 i 0)))))
				(_port (_int inA 6 0 30(_ent (_in))))
				(_port (_int sumSub -2 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 32(_array -2 ((_dto c 8 i 0)))))
				(_port (_int value 7 0 32(_ent (_out))))
			)
		)
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 38(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 39(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 42(_array -2 ((_dto c 9 i 0)))))
				(_port (_int shift 6 0 42(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 43(_array -2 ((_dto c 10 i 0)))))
				(_port (_int input 7 0 43(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 44(_array -2 ((_dto c 11 i 0)))))
				(_port (_int output 8 0 44(_ent (_out))))
			)
		)
	)
	(_inst adjusterInstance 0 74(_comp ShiftAdjuster)
		(_gen
			((size)(_code 12))
		)
		(_port
			((input)(count))
			((output)(shift))
		)
		(_use (_ent . ShiftAdjuster)
			(_gen
				((size)(_code 13))
			)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst accumulatorInstance 0 83(_comp Accumulator)
		(_gen
			((size)(_code 14))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(otherData))
			((sumSub)(sign))
			((value)(accData))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)(_code 15))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_inst shifter 0 94(_comp ArithmeticShifter)
		(_gen
			((size)(_code 16))
			((shiftSize)(_code 17))
		)
		(_port
			((shift)(shift))
			((input)(actualData))
			((output)(shiftedOut))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)(_code 18))
				((shiftSize)(_code 19))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst checkHalfPi 0 107(_comp Accumulator)
		(_gen
			((size)(_code 20))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(zeroData))
			((sumSub)((i 2)))
			((value)(zeroDataOut))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)(_code 21))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int counterSize -1 0 8 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in))))
		(_port (_int reset -2 0 12(_ent(_in))))
		(_port (_int sign -2 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~12 0 14(_array -2 ((_dto c 22 i 0)))))
		(_port (_int count 0 0 14(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 15(_array -2 ((_dto c 23 i 0)))))
		(_port (_int dataIn 1 0 15(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2 ((_dto c 24 i 0)))))
		(_port (_int otherData 2 0 16(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 17(_array -2 ((_dto c 25 i 0)))))
		(_port (_int shiftedOut 3 0 17(_ent(_out))))
		(_port (_int zeroOut -2 0 18(_ent(_out))))
		(_port (_int msb -2 0 19(_ent(_out))))
		(_sig (_int zero -2 0 58(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1312 0 59(_array -2 ((_dto c 26 i 0)))))
		(_sig (_int actualData 4 0 59(_arch(_uni))))
		(_sig (_int accData 4 0 60(_arch(_uni))))
		(_sig (_int zeroData 4 0 61(_arch(_uni))))
		(_sig (_int zeroDataOut 4 0 62(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 63(_array -2 ((_dto c 27 i 0)))))
		(_sig (_int shift 5 0 63(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_trgt(9))(_sens(3))(_mon))))
			(line__70(_arch 1 0 70(_assignment (_trgt(10))(_sens(9)(11)(4)))))
			(line__72(_arch 2 0 72(_assignment (_trgt(8))(_sens(10(_index 28)))(_read(10(_index 29))))))
			(line__105(_arch 3 0 105(_assignment (_trgt(12))(_sens(9)(4)))))
			(line__118(_arch 4 0 118(_assignment (_trgt(7))(_sens(9)(13))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Rotator_Arch 30 -1)
)
I 000059 55 2218          1497690278961 ShiftAdjuster_Arch
(_unit VHDL (shiftadjuster 0 5(shiftadjuster_arch 0 15))
	(_version vd0)
	(_time 1497690278962 2017.06.17 11:04:38)
	(_source (\./../../../src/shiftadjuster.vhd\))
	(_parameters tan)
	(_code b6e4e1e2b8e1eba0b2b9a2ece6b0b2b0e7b1b3b1b5)
	(_ent
		(_time 1497540646711)
	)
	(_comp
		(AdderSubtractor
			(_object
				(_gen (_int size -1 0 17(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 19(_array -2 ((_dto c 1 i 0)))))
				(_port (_int inA 3 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 20(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inB 4 0 20(_ent (_in))))
				(_port (_int sumSub -2 0 21(_ent (_in))))
				(_port (_int carryOut -2 0 22(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 23(_array -2 ((_dto c 3 i 0)))))
				(_port (_int value 5 0 23(_ent (_out))))
			)
		)
	)
	(_inst subtractor 0 32(_comp AdderSubtractor)
		(_gen
			((size)(_code 4))
		)
		(_port
			((inA)((_others(i 3))))
			((inB)(input))
			((sumSub)((i 2)))
			((carryOut)(_open))
			((value)(subOutput))
		)
		(_use (_ent . AdderSubtractor)
			(_gen
				((size)(_code 5))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((sumSub)(sumSub))
				((carryOut)(carryOut))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 10(_array -2 ((_dto c 6 i 0)))))
		(_port (_int input 0 0 10(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2 ((_dto c 7 i 0)))))
		(_port (_int output 1 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 27(_array -2 ((_dto c 8 i 0)))))
		(_sig (_int subOutput 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ShiftAdjuster_Arch 9 -1)
)
I 000062 55 2862          1497690279040 ShiftAdjuster_TB_Arch
(_unit VHDL (shiftadjuster_tb 0 5(shiftadjuster_tb_arch 0 8))
	(_version vd0)
	(_time 1497690279041 2017.06.17 11:04:39)
	(_source (\./../../../test/asjuster_tb.vhd\))
	(_parameters tan)
	(_code 04565202085359120650105e540200025503010307)
	(_ent
		(_time 1497541178009)
	)
	(_comp
		(ShiftAdjuster
			(_object
				(_gen (_int size -1 0 14(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 17(_array -2 ((_dto c 2 i 0)))))
				(_port (_int input 1 0 17(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 18(_array -2 ((_dto c 3 i 0)))))
				(_port (_int output 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -1 0 23(_ent((i 8)))))
				(_port (_int clock -2 0 25(_ent (_in))))
				(_port (_int reset -2 0 26(_ent (_in))))
				(_port (_int zero -2 0 27(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 28(_array -2 ((_dto c 4 i 0)))))
				(_port (_int inA 1 0 28(_ent (_in))))
				(_port (_int sumSub -2 0 29(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 30(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 2 0 30(_ent (_out))))
			)
		)
	)
	(_inst adjusterUnderTest 0 42(_comp ShiftAdjuster)
		(_gen
			((size)((i 4)))
		)
		(_port
			((input)(test_in))
			((output)(test_shift))
		)
		(_use (_ent . ShiftAdjuster)
			(_gen
				((size)((i 4)))
			)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst counter 0 49(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((zero)((i 2)))
			((inA)(_code 6))
			((sumSub)((i 2)))
			((value)(test_in))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_cnst (_int SHIFT_SIZE -1 0 10(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 34(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_in 0 0 34(_arch(_uni))))
		(_sig (_int test_shift 0 0 35(_arch(_uni))))
		(_sig (_int test_reset -2 0 37(_arch(_uni((i 3))))))
		(_sig (_int test_clock -2 0 38(_arch(_uni((i 2))))))
		(_sig (_int test_end -2 0 39(_arch(_uni((i 2))))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment (_trgt(3))(_sens(3)(4)))))
			(driveProcess(_arch 1 0 64(_prcs (_wait_for)(_trgt(2)(4)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ShiftAdjuster_TB_Arch 7 -1)
)
I 000051 55 3307          1497690279115 Atan2_Arch
(_unit VHDL (atan2 0 5(atan2_arch 0 17))
	(_version vd0)
	(_time 1497690279116 2017.06.17 11:04:39)
	(_source (\./../../../src/atan2.vhd\))
	(_parameters tan)
	(_code 520106505405074404564008025556545354075150)
	(_ent
		(_time 1497683728596)
	)
	(_comp
		(Accumulator
			(_object
				(_gen (_int size -2 0 27(_ent((i 8)))))
				(_port (_int clock -1 0 29(_ent (_in))))
				(_port (_int reset -1 0 30(_ent (_in))))
				(_port (_int zero -1 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 32(_array -1 ((_dto c 3 i 0)))))
				(_port (_int inA 6 0 32(_ent (_in))))
				(_port (_int sumSub -1 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -1 ((_dto c 4 i 0)))))
				(_port (_int value 7 0 34(_ent (_out))))
			)
		)
	)
	(_inst atanAccumulator 0 46(_comp Accumulator)
		(_gen
			((size)((i 12)))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(atanFromLut))
			((sumSub)(msbB))
			((value)(atan2Out))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 12)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_port (_int clock -1 0 7(_ent(_in))))
		(_port (_int reset -1 0 8(_ent(_in))))
		(_port (_int msbB -1 0 9(_ent(_in))))
		(_port (_int zeroA -1 0 10(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{4-1~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int count 0 0 11(_ent(_in))))
		(_port (_int valid -1 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~12 0 13(_array -1 ((_dto i 11 i 0)))))
		(_port (_int atan2Out 1 0 13(_ent(_out))))
		(_cnst (_int SIZE -2 0 19(_arch((i 12)))))
		(_cnst (_int COUNTER_SIZE -2 0 20(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -2 0 21(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~13 0 23(_array -1 ((_dto i 11 i 0)))))
		(_type (_int bin_array 0 23(_array 2 ((_uto i 0 i 2147483647)))))
		(_type (_int ~bin_array~13 0 24(_array 2 ((_to i 0 i 10)))))
		(_cnst (_int lut 4 0 24(_arch(((_string \"001100100100"\))((_string \"000110010010"\))((_string \"000011101101"\))((_string \"000001111101"\))((_string \"000001000000"\))((_string \"000000100000"\))((_string \"000000010000"\))((_string \"000000001000"\))((_string \"000000000100"\))((_string \"000000000010"\))((_string \"000000000001"\))))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~136 0 38(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int atanFromLut 5 0 38(_arch(_uni))))
		(_sig (_int zero -1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment (_trgt(8))(_sens(4))(_mon))))
			(line__43(_arch 1 0 43(_assignment (_trgt(7))(_sens(8)(3)(4))(_mon))))
			(line__44(_arch 2 0 44(_assignment (_alias((valid)(zero)))(_simpleassign BUF)(_trgt(5))(_sens(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Atan2_Arch 5 -1)
)
I 000052 55 3974          1497690279180 CORDIC_Arch
(_unit VHDL (cordic 0 4(cordic_arch 0 21))
	(_version vd0)
	(_time 1497690279181 2017.06.17 11:04:39)
	(_source (\./../../../src/cordic.vhd\))
	(_parameters tan)
	(_code 91c2c79ec6c7c787909588cbc3979297c796939795)
	(_ent
		(_time 1497684937291)
	)
	(_comp
		(Rotator
			(_object
				(_gen (_int size -1 0 24(_ent((i 8)))))
				(_gen (_int counterSize -1 0 25(_ent((i 8)))))
				(_port (_int clock -2 0 28(_ent (_in))))
				(_port (_int reset -2 0 29(_ent (_in))))
				(_port (_int sign -2 0 30(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 31(_array -2 ((_dto c 2 i 0)))))
				(_port (_int count 4 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -2 ((_dto c 3 i 0)))))
				(_port (_int dataIn 5 0 32(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 33(_array -2 ((_dto c 4 i 0)))))
				(_port (_int otherData 6 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -2 ((_dto c 5 i 0)))))
				(_port (_int shiftedOut 7 0 34(_ent (_out))))
				(_port (_int zeroOut -2 0 35(_ent (_out))))
				(_port (_int msb -2 0 36(_ent (_out))))
			)
		)
	)
	(_inst rotatorA 0 49(_comp Rotator)
		(_gen
			((size)(_code 6))
			((counterSize)(_code 7))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((sign)(msb))
			((count)(count))
			((dataIn)(inA))
			((otherData)(shiftedB))
			((shiftedOut)(shiftedA))
			((zeroOut)(zeroA))
			((msb)(_open))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)(_code 8))
				((counterSize)(_code 9))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_inst rotatorB 0 67(_comp Rotator)
		(_gen
			((size)(_code 10))
			((counterSize)(_code 11))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((sign)(notMsb))
			((count)(count))
			((dataIn)(inB))
			((otherData)(shiftedA))
			((shiftedOut)(shiftedB))
			((zeroOut)(_open))
			((msb)(msb))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)(_code 12))
				((counterSize)(_code 13))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 6 \8\ (_ent gms((i 8)))))
		(_gen (_int counterSize -1 0 7 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 10(_ent(_in))))
		(_port (_int reset -2 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 14 i 0)))))
		(_port (_int inA 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 15 i 0)))))
		(_port (_int inB 1 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~12 0 14(_array -2 ((_dto c 16 i 0)))))
		(_port (_int count 2 0 14(_ent(_in))))
		(_port (_int zeroA -2 0 15(_ent(_out))))
		(_port (_int msbB -2 0 16(_ent(_out))))
		(_sig (_int msb -2 0 40(_arch(_uni))))
		(_sig (_int notMsb -2 0 41(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 42(_array -2 ((_dto c 17 i 0)))))
		(_sig (_int shiftedA 3 0 42(_arch(_uni))))
		(_sig (_int shiftedB 3 0 43(_arch(_uni))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment (_alias((msbB)(msb)))(_simpleassign BUF)(_trgt(6))(_sens(7)))))
			(line__47(_arch 1 0 47(_assignment (_alias((notMsb)(msb)))(_simpleassign "not")(_trgt(8))(_sens(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . CORDIC_Arch 18 -1)
)
I 000057 55 5248          1497690279256 CORDICAtan2_Arch
(_unit VHDL (cordicatan2 0 5(cordicatan2_arch 0 17))
	(_version vd0)
	(_time 1497690279257 2017.06.17 11:04:39)
	(_source (\./../../../src/cordicatan2.vhd\))
	(_parameters tan)
	(_code df8c898ddf8989c9dcdec6858dd9ded8dbd9ded98a)
	(_ent
		(_time 1497684199664)
	)
	(_comp
		(Atan2
			(_object
				(_port (_int clock -1 0 26(_ent (_in))))
				(_port (_int reset -1 0 27(_ent (_in))))
				(_port (_int msbB -1 0 28(_ent (_in))))
				(_port (_int zeroA -1 0 29(_ent (_in))))
				(_port (_int count 1 0 30(_ent (_in))))
				(_port (_int valid -1 0 31(_ent (_out))))
				(_port (_int atan2Out 2 0 32(_ent (_out))))
			)
		)
		(CORDIC
			(_object
				(_gen (_int size -2 0 38(_ent((i 8)))))
				(_gen (_int counterSize -2 0 39(_ent((i 8)))))
				(_port (_int clock -1 0 42(_ent (_in))))
				(_port (_int reset -1 0 43(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 44(_array -1 ((_dto c 4 i 0)))))
				(_port (_int inA 5 0 44(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 45(_array -1 ((_dto c 5 i 0)))))
				(_port (_int inB 6 0 45(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 46(_array -1 ((_dto c 6 i 0)))))
				(_port (_int count 7 0 46(_ent (_in))))
				(_port (_int zeroA -1 0 47(_ent (_out))))
				(_port (_int msbB -1 0 48(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -2 0 54(_ent((i 8)))))
				(_port (_int clock -1 0 56(_ent (_in))))
				(_port (_int reset -1 0 57(_ent (_in))))
				(_port (_int zero -1 0 58(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 59(_array -1 ((_dto c 7 i 0)))))
				(_port (_int inA 5 0 59(_ent (_in))))
				(_port (_int sumSub -1 0 60(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 61(_array -1 ((_dto c 8 i 0)))))
				(_port (_int value 6 0 61(_ent (_out))))
			)
		)
	)
	(_inst atan2Calculator 0 78(_comp Atan2)
		(_port
			((clock)(clock))
			((reset)(reset))
			((msbB)(msbB))
			((zeroA)(zeroA))
			((count)(count))
			((valid)(valid))
			((atan2Out)(atan2Out))
		)
		(_use (_ent . Atan2)
		)
	)
	(_inst cordicInstance 0 89(_comp CORDIC)
		(_gen
			((size)((i 14)))
			((counterSize)((i 4)))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((inA)(extendedA))
			((inB)(extendedB))
			((count)(count))
			((zeroA)(zeroA))
			((msbB)(msbB))
		)
		(_use (_ent . CORDIC)
			(_gen
				((size)((i 14)))
				((counterSize)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((inA)(inA))
				((inB)(inB))
				((count)(count))
				((zeroA)(zeroA))
				((msbB)(msbB))
			)
		)
	)
	(_inst counter 0 104(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zeroCounter))
			((inA)(counterIn))
			((sumSub)((i 2)))
			((value)(count))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_port (_int clock -1 0 7(_ent(_in))))
		(_port (_int reset -1 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~12 0 9(_array -1 ((_dto i 11 i 0)))))
		(_port (_int inA 0 0 9(_ent(_in))))
		(_port (_int inB 0 0 10(_ent(_in))))
		(_port (_int valid -1 0 11(_ent(_out))))
		(_port (_int atan2Out 0 0 12(_ent(_out))))
		(_cnst (_int SIZE -2 0 19(_arch((i 12)))))
		(_cnst (_int EXTENDED_SIZE -2 0 20(_arch((i 14)))))
		(_cnst (_int COUNTER_SIZE -2 0 21(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -2 0 22(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{4-1~downto~0}~13 0 30(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~13 0 32(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int zeroCounter -1 0 65(_arch(_uni))))
		(_sig (_int msbB -1 0 66(_arch(_uni))))
		(_sig (_int zeroA -1 0 67(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{COUNTER_SIZE-1~downto~0}~13 0 68(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int counterIn 3 0 68(_arch(_uni))))
		(_sig (_int count 3 0 69(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{EXTENDED_SIZE-1~downto~0}~13 0 71(_array -1 ((_dto i 13 i 0)))))
		(_sig (_int extendedA 4 0 71(_arch(_uni))))
		(_sig (_int extendedB 4 0 72(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment (_alias((extendedA)(inA(11))(inA(11))(inA)))(_trgt(11))(_sens(2)))))
			(line__76(_arch 1 0 76(_assignment (_alias((extendedB)(inB(11))(inB(11))(inB)))(_trgt(12))(_sens(3)))))
			(line__115(_arch 2 0 115(_assignment (_trgt(6))(_sens(10))(_mon))))
			(line__116(_arch 3 0 116(_assignment (_trgt(9))(_sens(6))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (0 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . CORDICAtan2_Arch 9 -1)
)
I 000060 55 1819          1497690279321 CORDICAtan2_TB_Arch
(_unit VHDL (cordicatan2_tb 0 5(cordicatan2_tb_arch 0 8))
	(_version vd0)
	(_time 1497690279322 2017.06.17 11:04:39)
	(_source (\./../../../test/cordicatan2_tb.vhd\))
	(_parameters tan)
	(_code 1e4d4b191d484808194c07444c181f191a181f184b)
	(_ent
		(_time 1497684676213)
	)
	(_comp
		(CORDICAtan2
			(_object
				(_port (_int clock -1 0 12(_ent (_in))))
				(_port (_int reset -1 0 13(_ent (_in))))
				(_port (_int inA 0 0 14(_ent (_in))))
				(_port (_int inB 0 0 15(_ent (_in))))
				(_port (_int valid -1 0 16(_ent (_out))))
				(_port (_int atan2Out 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst cordicAtan2UnderTest 0 32(_comp CORDICAtan2)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((inA)(test_inA))
			((inB)(test_inB))
			((valid)(_open))
			((atan2Out)(_open))
		)
		(_use (_ent . CORDICAtan2)
		)
	)
	(_object
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~13 0 14(_array -1 ((_dto i 11 i 0)))))
		(_cnst (_int SIZE -2 0 21(_arch((i 12)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~13 0 23(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int test_inA 1 0 23(_arch(_uni))))
		(_sig (_int test_inB 1 0 24(_arch(_uni))))
		(_sig (_int test_reset -1 0 26(_arch(_uni((i 3))))))
		(_sig (_int test_clock -1 0 27(_arch(_uni((i 2))))))
		(_sig (_int test_end -1 0 28(_arch(_uni((i 2))))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment (_trgt(3))(_sens(3)(4)))))
			(driveProcess(_arch 1 0 46(_prcs (_wait_for)(_trgt(0)(1)(2)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 50463490)
		(33686018 33686018 50529026)
	)
	(_model . CORDICAtan2_TB_Arch 2 -1)
)
I 000056 55 4843          1497690279400 Rotator_Arch_TB
(_unit VHDL (rotator_tb 0 5(rotator_arch_tb 1 8))
	(_version vd0)
	(_time 1497690279401 2017.06.17 11:04:39)
	(_source (\./../../../test/rotator_tb.vhd\(\./../../../test/rotatorA_tb.vhd\)))
	(_parameters tan)
	(_code 6c3e386c693a3c7a3c6e78366b6b6e693a6b686a6e)
	(_ent
		(_time 1497687572594)
	)
	(_comp
		(Accumulator
			(_object
				(_gen (_int size -1 1 29(_ent((i 8)))))
				(_port (_int clock -2 1 31(_ent (_in))))
				(_port (_int reset -2 1 32(_ent (_in))))
				(_port (_int zero -2 1 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 1 34(_array -2 ((_dto c 4 i 0)))))
				(_port (_int inA 2 1 34(_ent (_in))))
				(_port (_int sumSub -2 1 35(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 1 36(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 3 1 36(_ent (_out))))
			)
		)
		(Rotator
			(_object
				(_gen (_int size -1 1 12(_ent((i 8)))))
				(_gen (_int counterSize -1 1 13(_ent((i 8)))))
				(_port (_int clock -2 1 16(_ent (_in))))
				(_port (_int reset -2 1 17(_ent (_in))))
				(_port (_int sign -2 1 18(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 1 19(_array -2 ((_dto c 6 i 0)))))
				(_port (_int count 2 1 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 1 20(_array -2 ((_dto c 7 i 0)))))
				(_port (_int dataIn 3 1 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 1 21(_array -2 ((_dto c 8 i 0)))))
				(_port (_int otherData 4 1 21(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 1 22(_array -2 ((_dto c 9 i 0)))))
				(_port (_int shiftedOut 5 1 22(_ent (_out))))
				(_port (_int zeroOut -2 1 23(_ent (_out))))
				(_port (_int msb -2 1 24(_ent (_out))))
			)
		)
	)
	(_inst counter 1 62(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((zero)(zeroCounter))
			((inA)(counterIn))
			((sumSub)((i 2)))
			((value)(test_count))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_inst rotatorUnderTest 1 78(_comp Rotator)
		(_gen
			((size)((i 14)))
			((counterSize)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((sign)(test_shiftedB(13)))
			((count)(test_count))
			((dataIn)(test_inA))
			((otherData)(test_shiftedB))
			((shiftedOut)(test_shiftedA))
			((zeroOut)(test_zeroA))
			((msb)(test_msbA))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)((i 14)))
				((counterSize)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 1 41(_arch((i 14)))))
		(_cnst (_int COUNTER_SIZE -1 1 42(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -1 1 43(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~1310 1 45(_array -2 ((_dto i 13 i 0)))))
		(_sig (_int test_inA 0 1 45(_arch(_uni))))
		(_sig (_int test_shiftedB 0 1 46(_arch(_uni))))
		(_sig (_int test_shiftedA 0 1 47(_arch(_uni))))
		(_sig (_int test_msbA -2 1 48(_arch(_uni))))
		(_sig (_int test_zeroA -2 1 49(_arch(_uni))))
		(_sig (_int test_reset -2 1 51(_arch(_uni((i 3))))))
		(_sig (_int test_clock -2 1 52(_arch(_uni((i 2))))))
		(_sig (_int test_end -2 1 53(_arch(_uni((i 2))))))
		(_type (_int ~STD_ULOGIC_VECTOR{COUNTER_SIZE-1~downto~0}~13 1 55(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_count 1 1 55(_arch(_uni))))
		(_sig (_int counterIn 1 1 56(_arch(_uni))))
		(_sig (_int zeroCounter -2 1 57(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 1 73(_assignment (_trgt(10))(_sens(8))(_mon))))
			(line__74(_arch 1 1 74(_assignment (_trgt(9))(_sens(10))(_mon))))
			(line__95(_arch 2 1 95(_assignment (_trgt(6))(_sens(6)(7)))))
			(driveProcess(_arch 3 1 99(_prcs (_wait_for)(_trgt(0)(1)(5)(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 515)
		(33686018 33686018 50463234 771)
		(50529027 50529027 50529027 515)
		(33686018 33686018 33686018 514)
		(50529027 50529027 50529027 771)
	)
	(_model . Rotator_Arch_TB 10 -1)
)
I 000056 55               1497690279663 Rotator_Arch_TB
(_unit VHDL (rotator_tb 0 5(rotator_arch_tb 1 8))
	(_version vd0)
	(_time 1497690279664 2017.06.17 11:04:39)
	(_source (\./../../../test/rotator_tb.vhd\(\./../../../test/rotatorB_tb.vhd\)))
	(_parameters tan)
	(_code 7524777426232563257a612f727277702372717377)
	(_ent
		(_time 1497687572594)
	)
	(_comp
		(Accumulator
			(_object
				(_gen (_int size -1 1 29(_ent((i 8)))))
				(_port (_int clock -2 1 31(_ent (_in))))
				(_port (_int reset -2 1 32(_ent (_in))))
				(_port (_int zero -2 1 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 1 34(_array -2 ((_dto c 6 i 0)))))
				(_port (_int inA 2 1 34(_ent (_in))))
				(_port (_int sumSub -2 1 35(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 1 36(_array -2 ((_dto c 7 i 0)))))
				(_port (_int value 3 1 36(_ent (_out))))
			)
		)
		(Rotator
			(_object
				(_gen (_int size -1 1 12(_ent((i 8)))))
				(_gen (_int counterSize -1 1 13(_ent((i 8)))))
				(_port (_int clock -2 1 16(_ent (_in))))
				(_port (_int reset -2 1 17(_ent (_in))))
				(_port (_int sign -2 1 18(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 1 19(_array -2 ((_dto c 8 i 0)))))
				(_port (_int count 2 1 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 1 20(_array -2 ((_dto c 9 i 0)))))
				(_port (_int dataIn 3 1 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 1 21(_array -2 ((_dto c 10 i 0)))))
				(_port (_int otherData 4 1 21(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 1 22(_array -2 ((_dto c 11 i 0)))))
				(_port (_int shiftedOut 5 1 22(_ent (_out))))
				(_port (_int zeroOut -2 1 23(_ent (_out))))
				(_port (_int msb -2 1 24(_ent (_out))))
			)
		)
	)
	(_inst counter 1 62(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((zero)(zeroCounter))
			((inA)(counterIn))
			((sumSub)((i 2)))
			((value)(test_count))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_inst rotatorUnderTest 1 81(_comp Rotator)
		(_gen
			((size)((i 14)))
			((counterSize)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((sign)(test_notMsbB))
			((count)(test_count))
			((dataIn)(test_inB))
			((otherData)(test_shiftedA))
			((shiftedOut)(test_shiftedB))
			((zeroOut)(_open))
			((msb)(test_msbB))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)((i 14)))
				((counterSize)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 1 41(_arch((i 14)))))
		(_cnst (_int COUNTER_SIZE -1 1 42(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -1 1 43(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~1310 1 45(_array -2 ((_dto i 13 i 0)))))
		(_sig (_int test_inB 0 1 45(_arch(_uni))))
		(_sig (_int test_shiftedB 0 1 46(_arch(_uni))))
		(_sig (_int test_shiftedA 0 1 47(_arch(_uni))))
		(_sig (_int test_msbB -2 1 48(_arch(_uni))))
		(_sig (_int test_notMsbB -2 1 49(_arch(_uni))))
		(_sig (_int test_reset -2 1 51(_arch(_uni((i 3))))))
		(_sig (_int test_clock -2 1 52(_arch(_uni((i 2))))))
		(_sig (_int test_end -2 1 53(_arch(_uni((i 2))))))
		(_type (_int ~STD_ULOGIC_VECTOR{COUNTER_SIZE-1~downto~0}~13 1 55(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_count 1 1 55(_arch(_uni))))
		(_sig (_int counterIn 1 1 56(_arch(_uni))))
		(_sig (_int zeroCounter -2 1 57(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 1 73(_assignment (_trgt(10))(_sens(8))(_mon))))
			(line__74(_arch 1 1 74(_assignment (_trgt(9))(_sens(10))(_mon))))
			(line__78(_arch 2 1 78(_assignment (_alias((test_msbB)(test_shiftedB(13))))(_simpleassign BUF)(_trgt(3))(_sens(1(13))))))
			(line__79(_arch 3 1 79(_assignment (_alias((test_notMsbB)(test_shiftedB(13))))(_simpleassign BUF)(_trgt(4))(_sens(1(13))))))
			(line__98(_arch 4 1 98(_assignment (_trgt(6))(_sens(6)(7)))))
			(driveProcess(_arch 5 1 102(_prcs (_wait_for)(_trgt(0)(2)(5)(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 50463234 771)
		(33686018 33686018 33686018 515)
		(33686018 33686018 50463234 514)
		(33686018 33686018 33686018 770)
		(33686018 33686018 33686018 514)
	)
	(_model . Rotator_Arch_TB 12 -1)
)
I 000056 55               1497690286818 Rotator_Arch_TB
(_unit VHDL (rotator_tb 0 5(rotator_arch_tb 1 8))
	(_version vd0)
	(_time 1497690286819 2017.06.17 11:04:46)
	(_source (\./../../../test/rotator_tb.vhd\(\./../../../test/rotatorB_tb.vhd\)))
	(_parameters tan)
	(_code 6a6d3b6a6d3c3a7c3a657e306d6d686f3c6d6e6c68)
	(_ent
		(_time 1497687572594)
	)
	(_comp
		(Accumulator
			(_object
				(_gen (_int size -1 1 29(_ent((i 8)))))
				(_port (_int clock -2 1 31(_ent (_in))))
				(_port (_int reset -2 1 32(_ent (_in))))
				(_port (_int zero -2 1 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 1 34(_array -2 ((_dto c 6 i 0)))))
				(_port (_int inA 2 1 34(_ent (_in))))
				(_port (_int sumSub -2 1 35(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 1 36(_array -2 ((_dto c 7 i 0)))))
				(_port (_int value 3 1 36(_ent (_out))))
			)
		)
		(Rotator
			(_object
				(_gen (_int size -1 1 12(_ent((i 8)))))
				(_gen (_int counterSize -1 1 13(_ent((i 8)))))
				(_port (_int clock -2 1 16(_ent (_in))))
				(_port (_int reset -2 1 17(_ent (_in))))
				(_port (_int sign -2 1 18(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 1 19(_array -2 ((_dto c 8 i 0)))))
				(_port (_int count 2 1 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 1 20(_array -2 ((_dto c 9 i 0)))))
				(_port (_int dataIn 3 1 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 1 21(_array -2 ((_dto c 10 i 0)))))
				(_port (_int otherData 4 1 21(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 1 22(_array -2 ((_dto c 11 i 0)))))
				(_port (_int shiftedOut 5 1 22(_ent (_out))))
				(_port (_int zeroOut -2 1 23(_ent (_out))))
				(_port (_int msb -2 1 24(_ent (_out))))
			)
		)
	)
	(_inst counter 1 62(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((zero)(zeroCounter))
			((inA)(counterIn))
			((sumSub)((i 2)))
			((value)(test_count))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_inst rotatorUnderTest 1 81(_comp Rotator)
		(_gen
			((size)((i 14)))
			((counterSize)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((sign)(test_notMsbB))
			((count)(test_count))
			((dataIn)(test_inB))
			((otherData)(test_shiftedA))
			((shiftedOut)(test_shiftedB))
			((zeroOut)(_open))
			((msb)(test_msbB))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)((i 14)))
				((counterSize)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 1 41(_arch((i 14)))))
		(_cnst (_int COUNTER_SIZE -1 1 42(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -1 1 43(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~1310 1 45(_array -2 ((_dto i 13 i 0)))))
		(_sig (_int test_inB 0 1 45(_arch(_uni))))
		(_sig (_int test_shiftedB 0 1 46(_arch(_uni))))
		(_sig (_int test_shiftedA 0 1 47(_arch(_uni))))
		(_sig (_int test_msbB -2 1 48(_arch(_uni))))
		(_sig (_int test_notMsbB -2 1 49(_arch(_uni))))
		(_sig (_int test_reset -2 1 51(_arch(_uni((i 3))))))
		(_sig (_int test_clock -2 1 52(_arch(_uni((i 2))))))
		(_sig (_int test_end -2 1 53(_arch(_uni((i 2))))))
		(_type (_int ~STD_ULOGIC_VECTOR{COUNTER_SIZE-1~downto~0}~13 1 55(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_count 1 1 55(_arch(_uni))))
		(_sig (_int counterIn 1 1 56(_arch(_uni))))
		(_sig (_int zeroCounter -2 1 57(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 1 73(_assignment (_trgt(10))(_sens(8))(_mon))))
			(line__74(_arch 1 1 74(_assignment (_trgt(9))(_sens(10))(_mon))))
			(line__78(_arch 2 1 78(_assignment (_alias((test_msbB)(test_shiftedB(13))))(_simpleassign BUF)(_trgt(3))(_sens(1(13))))))
			(line__79(_arch 3 1 79(_assignment (_alias((test_notMsbB)(test_shiftedB(13))))(_simpleassign BUF)(_trgt(4))(_sens(1(13))))))
			(line__98(_arch 4 1 98(_assignment (_trgt(6))(_sens(6)(7)))))
			(driveProcess(_arch 5 1 102(_prcs (_wait_for)(_trgt(0)(2)(5)(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 50463234 771)
		(33686018 33686018 33686018 515)
		(33686018 33686018 50463234 514)
		(33686018 33686018 33686018 770)
		(33686018 33686018 33686018 514)
	)
	(_model . Rotator_Arch_TB 12 -1)
)
I 000056 55 4966          1497690309272 Rotator_Arch_TB
(_unit VHDL (rotator_tb 0 5(rotator_arch_tb 1 8))
	(_version vd0)
	(_time 1497690309273 2017.06.17 11:05:09)
	(_source (\./../../../test/rotator_tb.vhd\(\./../../../test/rotatorB_tb.vhd\)))
	(_parameters tan)
	(_code 1f1e19181f494f094f1f0b4518181d1a49181b191d)
	(_ent
		(_time 1497687572594)
	)
	(_comp
		(Accumulator
			(_object
				(_gen (_int size -1 1 29(_ent((i 8)))))
				(_port (_int clock -2 1 31(_ent (_in))))
				(_port (_int reset -2 1 32(_ent (_in))))
				(_port (_int zero -2 1 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 1 34(_array -2 ((_dto c 5 i 0)))))
				(_port (_int inA 2 1 34(_ent (_in))))
				(_port (_int sumSub -2 1 35(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 1 36(_array -2 ((_dto c 6 i 0)))))
				(_port (_int value 3 1 36(_ent (_out))))
			)
		)
		(Rotator
			(_object
				(_gen (_int size -1 1 12(_ent((i 8)))))
				(_gen (_int counterSize -1 1 13(_ent((i 8)))))
				(_port (_int clock -2 1 16(_ent (_in))))
				(_port (_int reset -2 1 17(_ent (_in))))
				(_port (_int sign -2 1 18(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 1 19(_array -2 ((_dto c 7 i 0)))))
				(_port (_int count 2 1 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 1 20(_array -2 ((_dto c 8 i 0)))))
				(_port (_int dataIn 3 1 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 1 21(_array -2 ((_dto c 9 i 0)))))
				(_port (_int otherData 4 1 21(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 1 22(_array -2 ((_dto c 10 i 0)))))
				(_port (_int shiftedOut 5 1 22(_ent (_out))))
				(_port (_int zeroOut -2 1 23(_ent (_out))))
				(_port (_int msb -2 1 24(_ent (_out))))
			)
		)
	)
	(_inst counter 1 62(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((zero)(zeroCounter))
			((inA)(counterIn))
			((sumSub)((i 2)))
			((value)(test_count))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_inst rotatorUnderTest 1 80(_comp Rotator)
		(_gen
			((size)((i 14)))
			((counterSize)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((sign)(test_notMsbB))
			((count)(test_count))
			((dataIn)(test_inB))
			((otherData)(test_shiftedA))
			((shiftedOut)(test_shiftedB))
			((zeroOut)(_open))
			((msb)(test_msbB))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)((i 14)))
				((counterSize)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 1 41(_arch((i 14)))))
		(_cnst (_int COUNTER_SIZE -1 1 42(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -1 1 43(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~1310 1 45(_array -2 ((_dto i 13 i 0)))))
		(_sig (_int test_inB 0 1 45(_arch(_uni))))
		(_sig (_int test_shiftedB 0 1 46(_arch(_uni))))
		(_sig (_int test_shiftedA 0 1 47(_arch(_uni))))
		(_sig (_int test_msbB -2 1 48(_arch(_uni))))
		(_sig (_int test_notMsbB -2 1 49(_arch(_uni))))
		(_sig (_int test_reset -2 1 51(_arch(_uni((i 3))))))
		(_sig (_int test_clock -2 1 52(_arch(_uni((i 2))))))
		(_sig (_int test_end -2 1 53(_arch(_uni((i 2))))))
		(_type (_int ~STD_ULOGIC_VECTOR{COUNTER_SIZE-1~downto~0}~13 1 55(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_count 1 1 55(_arch(_uni))))
		(_sig (_int counterIn 1 1 56(_arch(_uni))))
		(_sig (_int zeroCounter -2 1 57(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 1 73(_assignment (_trgt(10))(_sens(8))(_mon))))
			(line__74(_arch 1 1 74(_assignment (_trgt(9))(_sens(10))(_mon))))
			(line__78(_arch 2 1 78(_assignment (_alias((test_notMsbB)(test_shiftedB(13))))(_simpleassign BUF)(_trgt(4))(_sens(1(13))))))
			(line__97(_arch 3 1 97(_assignment (_trgt(6))(_sens(6)(7)))))
			(driveProcess(_arch 4 1 101(_prcs (_wait_for)(_trgt(0)(2)(5)(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 50463234 771)
		(33686018 33686018 33686018 515)
		(33686018 33686018 50463234 514)
		(33686018 33686018 33686018 770)
		(33686018 33686018 33686018 514)
	)
	(_model . Rotator_Arch_TB 11 -1)
)
I 000055 55 797           1497690329319 FullAdder_Arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 14))
	(_version vd0)
	(_time 1497690329320 2017.06.17 11:05:29)
	(_source (\./../../../src/fulladder.vhd\))
	(_parameters tan)
	(_code 6e3a6a6f3e3969783c697f343b686a686b696c6868)
	(_ent
		(_time 1497272646463)
	)
	(_object
		(_port (_int inB -1 0 6(_ent(_in))))
		(_port (_int inA -1 0 7(_ent(_in))))
		(_port (_int carryIn -1 0 8(_ent(_in))))
		(_port (_int carryOut -1 0 9(_ent(_out))))
		(_port (_int sum -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(4))(_sens(0)(1)(2)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FullAdder_Arch 2 -1)
)
I 000055 55 1063          1497690329383 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497690329384 2017.06.17 11:05:29)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code acf8a9fafdfbfdbaaaadb5f7feaba8aaa9abaeaaab)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
I 000063 55 2304          1497690329460 ArithmeticShifter_Arch
(_unit VHDL (arithmeticshifter 0 5(arithmeticshifter_arch 0 17))
	(_version vd0)
	(_time 1497690329461 2017.06.17 11:05:29)
	(_source (\./../../../src/arithmeticshifter.vhd\))
	(_parameters tan)
	(_code faaef9aba9ada7edfca8e2a0fffcfffdfefcf3fcf9)
	(_ent
		(_time 1497519573036)
	)
	(_comp
		(MuxWithOffset
			(_object
				(_gen (_int size -1 0 20(_ent((i 8)))))
				(_gen (_int selSize -1 0 21(_ent((i 3)))))
				(_gen (_int offset -3 0 22(_ent((i 0)))))
				(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~13 0 25(_array -2 ((_dto c 0 i 0)))))
				(_port (_int sel 4 0 25(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 26(_array -2 ((_dto c 1 i 0)))))
				(_port (_int input 5 0 26(_ent (_in))))
				(_port (_int output -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate generateMuxes 0 32(_for 3 )
		(_inst mux 0 33(_comp MuxWithOffset)
			(_gen
				((size)(_code 2))
				((selSize)(_code 3))
				((offset)(_code 4))
			)
			(_port
				((sel)(shift))
				((input)(input))
				((output)(output(_object 2)))
			)
			(_use (_ent . MuxWithOffset)
				(_gen
					((size)(_code 5))
					((selSize)(_code 6))
					((offset)(_code 7))
				)
				(_port
					((sel)(sel))
					((input)(input))
					((output)(output))
				)
			)
		)
		(_object
			(_cnst (_int i 3 0 32(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int shiftSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~12 0 11(_array -2 ((_dto c 8 i 0)))))
		(_port (_int shift 0 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 9 i 0)))))
		(_port (_int input 1 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 10 i 0)))))
		(_port (_int output 2 0 13(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 32(_scalar (_to i 0 c 11))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_Arch 12 -1)
)
I 000059 55 1304          1497690329524 MuxWithOffset_Arch
(_unit VHDL (muxwithoffset 0 5(muxwithoffset_arch 0 18))
	(_version vd0)
	(_time 1497690329525 2017.06.17 11:05:29)
	(_source (\./../../../src/muxwithoffset.vhd\))
	(_parameters tan)
	(_code 396d6e3d356f652e3c3e20626c3f313f6f3f3f3f3f)
	(_ent
		(_time 1497531642080)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int selSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_gen (_int offset -2 0 9 \0\ (_ent gms((i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~12 0 12(_array -3 ((_dto c 1 i 0)))))
		(_port (_int sel 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -3 ((_dto c 2 i 0)))))
		(_port (_int input 1 0 13(_ent(_in))))
		(_port (_int output -3 0 14(_ent(_out))))
		(_var (_int selValue -2 0 22(_prcs 0((i 0)))))
		(_prcs
			(selection(_arch 0 0 21(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . MuxWithOffset_Arch 3 -1)
)
I 000066 55 2353          1497690329600 ArithmeticShifter_TB_Arch
(_unit VHDL (arithmeticshifter_tb 0 5(arithmeticshifter_tb_arch 0 8))
	(_version vd0)
	(_time 1497690329601 2017.06.17 11:05:29)
	(_source (\./../../../test/shifter_tb.vhd\))
	(_parameters tan)
	(_code 87d3858882d0da9080d79fdd8281828083818e8184)
	(_ent
		(_time 1497519168129)
	)
	(_comp
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 15(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 16(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int shift 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 4 0 21(_ent (_out))))
			)
		)
	)
	(_inst shifterUnderTest 0 32(_comp ArithmeticShifter)
		(_gen
			((size)((i 12)))
			((shiftSize)((i 4)))
		)
		(_port
			((shift)(test_shift))
			((input)(test_in))
			((output)(_open))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)((i 12)))
				((shiftSize)((i 4)))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 10(_arch((i 12)))))
		(_cnst (_int SHIFT_SIZE -1 0 11(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~134 0 25(_array -2 ((_dto i 11 i 0)))))
		(_sig (_int test_in 0 0 25(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 26(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_shift 1 0 26(_arch(_uni))))
		(_sig (_int test_clock -2 0 28(_arch(_uni((i 2)))(_event))))
		(_sig (_int test_end -2 0 29(_arch(_uni((i 2))))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_trgt(2))(_sens(2)(3)))))
			(driveProcess(_arch 1 0 47(_prcs (_trgt(0)(1)(3))(_sens(2))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_TB_Arch 5 -1)
)
I 000057 55 3248          1497690329665 Accumulator_Arch
(_unit VHDL (accumulator 0 4(accumulator_arch 0 16))
	(_version vd0)
	(_time 1497690329666 2017.06.17 11:05:29)
	(_source (\./../../../src/accumulator.vhd\))
	(_parameters tan)
	(_code c591c790c39292d2c4ca819e91c396c3c4c2c1c393)
	(_ent
		(_time 1497540646602)
	)
	(_comp
		(AdderSubtractor
			(_object
				(_gen (_int size -1 0 18(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inA 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 3 i 0)))))
				(_port (_int inB 4 0 21(_ent (_in))))
				(_port (_int sumSub -2 0 22(_ent (_in))))
				(_port (_int carryOut -2 0 23(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 24(_array -2 ((_dto c 4 i 0)))))
				(_port (_int value 5 0 24(_ent (_out))))
			)
		)
		(GRegister
			(_object
				(_gen (_int size -1 0 29(_ent((i 8)))))
				(_port (_int clock -2 0 31(_ent (_in))))
				(_port (_int reset -2 0 32(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 33(_array -2 ((_dto c 5 i 0)))))
				(_port (_int data 3 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 34(_array -2 ((_dto c 6 i 0)))))
				(_port (_int value 4 0 34(_ent (_out))))
			)
		)
	)
	(_inst addsubInstance 0 48(_comp AdderSubtractor)
		(_gen
			((size)(_code 7))
		)
		(_port
			((inA)(inA))
			((inB)(loopback))
			((sumSub)(sumSub))
			((carryOut)(_open))
			((value)(data))
		)
		(_use (_ent . AdderSubtractor)
			(_gen
				((size)(_code 8))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((sumSub)(sumSub))
				((carryOut)(carryOut))
				((value)(value))
			)
		)
	)
	(_inst registerInstance 0 58(_comp GRegister)
		(_gen
			((size)(_code 9))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((data)(data))
			((value)(cvalue))
		)
		(_use (_ent . GRegister)
			(_gen
				((size)(_code 10))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((data)(data))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 7(_ent(_in))))
		(_port (_int reset -2 0 8(_ent(_in))))
		(_port (_int zero -2 0 9(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 10(_array -2 ((_dto c 11 i 0)))))
		(_port (_int inA 0 0 10(_ent(_in))))
		(_port (_int sumSub -2 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2 ((_dto c 12 i 0)))))
		(_port (_int value 1 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 39(_array -2 ((_dto c 13 i 0)))))
		(_sig (_int data 2 0 39(_arch(_uni))))
		(_sig (_int cvalue 2 0 43(_arch(_uni))))
		(_sig (_int loopback 2 0 44(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_trgt(5))(_sens(7)))))
			(line__72(_arch 1 0 72(_assignment (_trgt(8))(_sens(2)(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Accumulator_Arch 14 -1)
)
I 000061 55 3350          1497690329743 AdderSubtractor_Arch
(_unit VHDL (addersubtractor 0 5(addersubtractor_arch 0 16))
	(_version vd0)
	(_time 1497690329744 2017.06.17 11:05:29)
	(_source (\./../../../src/addersubtractor.vhd\))
	(_parameters tan)
	(_code 134716141444430512470148411416151114171411)
	(_ent
		(_time 1497540646633)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int inA -2 0 20(_ent (_in))))
				(_port (_int inB -2 0 21(_ent (_in))))
				(_port (_int carryIn -2 0 22(_ent (_in))))
				(_port (_int carryOut -2 0 23(_ent (_out))))
				(_port (_int sum -2 0 24(_ent (_out))))
			)
		)
	)
	(_generate generateFullAdders 0 37(_for 5 )
		(_generate first 0 42(_if 1)
			(_inst fullAdderFirst 0 43(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(sumSub))
					((carryOut)(carryWires(_object 1)))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate internal 0 54(_if 2)
			(_inst fullAdderInternal 0 55(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 3)))
					((carryOut)(carryWires(_object 1)))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate last 0 66(_if 4)
			(_inst fullAdderLast 0 67(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 5)))
					((carryOut)(carryOut))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_object
			(_cnst (_int i 5 0 37(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 6 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 8(_array -2 ((_dto c 6 i 0)))))
		(_port (_int inA 0 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2 ((_dto c 7 i 0)))))
		(_port (_int inB 1 0 9(_ent(_in))))
		(_port (_int sumSub -2 0 10(_ent(_in))))
		(_port (_int carryOut -2 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2 ((_dto c 8 i 0)))))
		(_port (_int value 2 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-2~downto~0}~13 0 28(_array -2 ((_dto c 9 i 0)))))
		(_sig (_int carryWires 3 0 28(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 29(_array -2 ((_dto c 10 i 0)))))
		(_sig (_int actualInA 4 0 29(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 37(_scalar (_to i 0 c 11))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment (_trgt(6))(_sens(0)(2)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . AdderSubtractor_Arch 12 -1)
)
I 000053 55 5442          1497690329819 Rotator_Arch
(_unit VHDL (rotator 0 5(rotator_arch 0 23))
	(_version vd0)
	(_time 1497690329820 2017.06.17 11:05:29)
	(_source (\./../../../src/rotator.vhd\))
	(_parameters tan)
	(_code 623764623634327464627638656560656064346566)
	(_ent
		(_time 1497542215880)
	)
	(_comp
		(ShiftAdjuster
			(_object
				(_gen (_int size -1 0 50(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 53(_array -2 ((_dto c 5 i 0)))))
				(_port (_int input 6 0 53(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 54(_array -2 ((_dto c 6 i 0)))))
				(_port (_int output 7 0 54(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -1 0 25(_ent((i 8)))))
				(_port (_int clock -2 0 27(_ent (_in))))
				(_port (_int reset -2 0 28(_ent (_in))))
				(_port (_int zero -2 0 29(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 30(_array -2 ((_dto c 7 i 0)))))
				(_port (_int inA 6 0 30(_ent (_in))))
				(_port (_int sumSub -2 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 32(_array -2 ((_dto c 8 i 0)))))
				(_port (_int value 7 0 32(_ent (_out))))
			)
		)
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 38(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 39(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 42(_array -2 ((_dto c 9 i 0)))))
				(_port (_int shift 6 0 42(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 43(_array -2 ((_dto c 10 i 0)))))
				(_port (_int input 7 0 43(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 44(_array -2 ((_dto c 11 i 0)))))
				(_port (_int output 8 0 44(_ent (_out))))
			)
		)
	)
	(_inst adjusterInstance 0 74(_comp ShiftAdjuster)
		(_gen
			((size)(_code 12))
		)
		(_port
			((input)(count))
			((output)(shift))
		)
		(_use (_ent . ShiftAdjuster)
			(_gen
				((size)(_code 13))
			)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst accumulatorInstance 0 83(_comp Accumulator)
		(_gen
			((size)(_code 14))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(otherData))
			((sumSub)(sign))
			((value)(accData))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)(_code 15))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_inst shifter 0 94(_comp ArithmeticShifter)
		(_gen
			((size)(_code 16))
			((shiftSize)(_code 17))
		)
		(_port
			((shift)(shift))
			((input)(actualData))
			((output)(shiftedOut))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)(_code 18))
				((shiftSize)(_code 19))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst checkHalfPi 0 107(_comp Accumulator)
		(_gen
			((size)(_code 20))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(zeroData))
			((sumSub)((i 2)))
			((value)(zeroDataOut))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)(_code 21))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int counterSize -1 0 8 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in))))
		(_port (_int reset -2 0 12(_ent(_in))))
		(_port (_int sign -2 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~12 0 14(_array -2 ((_dto c 22 i 0)))))
		(_port (_int count 0 0 14(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 15(_array -2 ((_dto c 23 i 0)))))
		(_port (_int dataIn 1 0 15(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2 ((_dto c 24 i 0)))))
		(_port (_int otherData 2 0 16(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 17(_array -2 ((_dto c 25 i 0)))))
		(_port (_int shiftedOut 3 0 17(_ent(_out))))
		(_port (_int zeroOut -2 0 18(_ent(_out))))
		(_port (_int msb -2 0 19(_ent(_out))))
		(_sig (_int zero -2 0 58(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1312 0 59(_array -2 ((_dto c 26 i 0)))))
		(_sig (_int actualData 4 0 59(_arch(_uni))))
		(_sig (_int accData 4 0 60(_arch(_uni))))
		(_sig (_int zeroData 4 0 61(_arch(_uni))))
		(_sig (_int zeroDataOut 4 0 62(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 63(_array -2 ((_dto c 27 i 0)))))
		(_sig (_int shift 5 0 63(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_trgt(9))(_sens(3))(_mon))))
			(line__70(_arch 1 0 70(_assignment (_trgt(10))(_sens(9)(11)(4)))))
			(line__72(_arch 2 0 72(_assignment (_trgt(8))(_sens(10(_index 28)))(_read(10(_index 29))))))
			(line__105(_arch 3 0 105(_assignment (_trgt(12))(_sens(9)(4)))))
			(line__118(_arch 4 0 118(_assignment (_trgt(7))(_sens(9)(13))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Rotator_Arch 30 -1)
)
I 000059 55 2218          1497690329897 ShiftAdjuster_Arch
(_unit VHDL (shiftadjuster 0 5(shiftadjuster_arch 0 15))
	(_version vd0)
	(_time 1497690329898 2017.06.17 11:05:29)
	(_source (\./../../../src/shiftadjuster.vhd\))
	(_parameters tan)
	(_code b0e5b7e4b8e7eda6b4bfa4eae0b6b4b6e1b7b5b7b3)
	(_ent
		(_time 1497540646711)
	)
	(_comp
		(AdderSubtractor
			(_object
				(_gen (_int size -1 0 17(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 19(_array -2 ((_dto c 1 i 0)))))
				(_port (_int inA 3 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 20(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inB 4 0 20(_ent (_in))))
				(_port (_int sumSub -2 0 21(_ent (_in))))
				(_port (_int carryOut -2 0 22(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 23(_array -2 ((_dto c 3 i 0)))))
				(_port (_int value 5 0 23(_ent (_out))))
			)
		)
	)
	(_inst subtractor 0 32(_comp AdderSubtractor)
		(_gen
			((size)(_code 4))
		)
		(_port
			((inA)((_others(i 3))))
			((inB)(input))
			((sumSub)((i 2)))
			((carryOut)(_open))
			((value)(subOutput))
		)
		(_use (_ent . AdderSubtractor)
			(_gen
				((size)(_code 5))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((sumSub)(sumSub))
				((carryOut)(carryOut))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 10(_array -2 ((_dto c 6 i 0)))))
		(_port (_int input 0 0 10(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2 ((_dto c 7 i 0)))))
		(_port (_int output 1 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 27(_array -2 ((_dto c 8 i 0)))))
		(_sig (_int subOutput 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ShiftAdjuster_Arch 9 -1)
)
I 000062 55 2862          1497690329975 ShiftAdjuster_TB_Arch
(_unit VHDL (shiftadjuster_tb 0 5(shiftadjuster_tb_arch 0 8))
	(_version vd0)
	(_time 1497690329976 2017.06.17 11:05:29)
	(_source (\./../../../test/asjuster_tb.vhd\))
	(_parameters tan)
	(_code feabf9aea3a9a3e8fcaaeaa4aef8faf8aff9fbf9fd)
	(_ent
		(_time 1497541178009)
	)
	(_comp
		(ShiftAdjuster
			(_object
				(_gen (_int size -1 0 14(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 17(_array -2 ((_dto c 2 i 0)))))
				(_port (_int input 1 0 17(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 18(_array -2 ((_dto c 3 i 0)))))
				(_port (_int output 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -1 0 23(_ent((i 8)))))
				(_port (_int clock -2 0 25(_ent (_in))))
				(_port (_int reset -2 0 26(_ent (_in))))
				(_port (_int zero -2 0 27(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 28(_array -2 ((_dto c 4 i 0)))))
				(_port (_int inA 1 0 28(_ent (_in))))
				(_port (_int sumSub -2 0 29(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 30(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 2 0 30(_ent (_out))))
			)
		)
	)
	(_inst adjusterUnderTest 0 42(_comp ShiftAdjuster)
		(_gen
			((size)((i 4)))
		)
		(_port
			((input)(test_in))
			((output)(test_shift))
		)
		(_use (_ent . ShiftAdjuster)
			(_gen
				((size)((i 4)))
			)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst counter 0 49(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((zero)((i 2)))
			((inA)(_code 6))
			((sumSub)((i 2)))
			((value)(test_in))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_cnst (_int SHIFT_SIZE -1 0 10(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 34(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_in 0 0 34(_arch(_uni))))
		(_sig (_int test_shift 0 0 35(_arch(_uni))))
		(_sig (_int test_reset -2 0 37(_arch(_uni((i 3))))))
		(_sig (_int test_clock -2 0 38(_arch(_uni((i 2))))))
		(_sig (_int test_end -2 0 39(_arch(_uni((i 2))))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment (_trgt(3))(_sens(3)(4)))))
			(driveProcess(_arch 1 0 64(_prcs (_wait_for)(_trgt(2)(4)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ShiftAdjuster_TB_Arch 7 -1)
)
I 000051 55 3307          1497690330037 Atan2_Arch
(_unit VHDL (atan2 0 5(atan2_arch 0 17))
	(_version vd0)
	(_time 1497690330038 2017.06.17 11:05:30)
	(_source (\./../../../src/atan2.vhd\))
	(_parameters tan)
	(_code 3c6838386b6b692a6a382e666c3b383a3d3a693f3e)
	(_ent
		(_time 1497683728596)
	)
	(_comp
		(Accumulator
			(_object
				(_gen (_int size -2 0 27(_ent((i 8)))))
				(_port (_int clock -1 0 29(_ent (_in))))
				(_port (_int reset -1 0 30(_ent (_in))))
				(_port (_int zero -1 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 32(_array -1 ((_dto c 3 i 0)))))
				(_port (_int inA 6 0 32(_ent (_in))))
				(_port (_int sumSub -1 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -1 ((_dto c 4 i 0)))))
				(_port (_int value 7 0 34(_ent (_out))))
			)
		)
	)
	(_inst atanAccumulator 0 46(_comp Accumulator)
		(_gen
			((size)((i 12)))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(atanFromLut))
			((sumSub)(msbB))
			((value)(atan2Out))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 12)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_port (_int clock -1 0 7(_ent(_in))))
		(_port (_int reset -1 0 8(_ent(_in))))
		(_port (_int msbB -1 0 9(_ent(_in))))
		(_port (_int zeroA -1 0 10(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{4-1~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int count 0 0 11(_ent(_in))))
		(_port (_int valid -1 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~12 0 13(_array -1 ((_dto i 11 i 0)))))
		(_port (_int atan2Out 1 0 13(_ent(_out))))
		(_cnst (_int SIZE -2 0 19(_arch((i 12)))))
		(_cnst (_int COUNTER_SIZE -2 0 20(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -2 0 21(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~13 0 23(_array -1 ((_dto i 11 i 0)))))
		(_type (_int bin_array 0 23(_array 2 ((_uto i 0 i 2147483647)))))
		(_type (_int ~bin_array~13 0 24(_array 2 ((_to i 0 i 10)))))
		(_cnst (_int lut 4 0 24(_arch(((_string \"001100100100"\))((_string \"000110010010"\))((_string \"000011101101"\))((_string \"000001111101"\))((_string \"000001000000"\))((_string \"000000100000"\))((_string \"000000010000"\))((_string \"000000001000"\))((_string \"000000000100"\))((_string \"000000000010"\))((_string \"000000000001"\))))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~136 0 38(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int atanFromLut 5 0 38(_arch(_uni))))
		(_sig (_int zero -1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment (_trgt(8))(_sens(4))(_mon))))
			(line__43(_arch 1 0 43(_assignment (_trgt(7))(_sens(8)(3)(4))(_mon))))
			(line__44(_arch 2 0 44(_assignment (_alias((valid)(zero)))(_simpleassign BUF)(_trgt(5))(_sens(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Atan2_Arch 5 -1)
)
I 000052 55 3974          1497690330102 CORDIC_Arch
(_unit VHDL (cordic 0 4(cordic_arch 0 21))
	(_version vd0)
	(_time 1497690330103 2017.06.17 11:05:30)
	(_source (\./../../../src/cordic.vhd\))
	(_parameters tan)
	(_code 7b2f7d7a7f2d2d6d7a7f6221297d787d2d7c797d7f)
	(_ent
		(_time 1497684937291)
	)
	(_comp
		(Rotator
			(_object
				(_gen (_int size -1 0 24(_ent((i 8)))))
				(_gen (_int counterSize -1 0 25(_ent((i 8)))))
				(_port (_int clock -2 0 28(_ent (_in))))
				(_port (_int reset -2 0 29(_ent (_in))))
				(_port (_int sign -2 0 30(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 31(_array -2 ((_dto c 2 i 0)))))
				(_port (_int count 4 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -2 ((_dto c 3 i 0)))))
				(_port (_int dataIn 5 0 32(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 33(_array -2 ((_dto c 4 i 0)))))
				(_port (_int otherData 6 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -2 ((_dto c 5 i 0)))))
				(_port (_int shiftedOut 7 0 34(_ent (_out))))
				(_port (_int zeroOut -2 0 35(_ent (_out))))
				(_port (_int msb -2 0 36(_ent (_out))))
			)
		)
	)
	(_inst rotatorA 0 49(_comp Rotator)
		(_gen
			((size)(_code 6))
			((counterSize)(_code 7))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((sign)(msb))
			((count)(count))
			((dataIn)(inA))
			((otherData)(shiftedB))
			((shiftedOut)(shiftedA))
			((zeroOut)(zeroA))
			((msb)(_open))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)(_code 8))
				((counterSize)(_code 9))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_inst rotatorB 0 67(_comp Rotator)
		(_gen
			((size)(_code 10))
			((counterSize)(_code 11))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((sign)(notMsb))
			((count)(count))
			((dataIn)(inB))
			((otherData)(shiftedA))
			((shiftedOut)(shiftedB))
			((zeroOut)(_open))
			((msb)(msb))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)(_code 12))
				((counterSize)(_code 13))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 6 \8\ (_ent gms((i 8)))))
		(_gen (_int counterSize -1 0 7 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 10(_ent(_in))))
		(_port (_int reset -2 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 14 i 0)))))
		(_port (_int inA 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 15 i 0)))))
		(_port (_int inB 1 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~12 0 14(_array -2 ((_dto c 16 i 0)))))
		(_port (_int count 2 0 14(_ent(_in))))
		(_port (_int zeroA -2 0 15(_ent(_out))))
		(_port (_int msbB -2 0 16(_ent(_out))))
		(_sig (_int msb -2 0 40(_arch(_uni))))
		(_sig (_int notMsb -2 0 41(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 42(_array -2 ((_dto c 17 i 0)))))
		(_sig (_int shiftedA 3 0 42(_arch(_uni))))
		(_sig (_int shiftedB 3 0 43(_arch(_uni))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment (_alias((msbB)(msb)))(_simpleassign BUF)(_trgt(6))(_sens(7)))))
			(line__47(_arch 1 0 47(_assignment (_alias((notMsb)(msb)))(_simpleassign "not")(_trgt(8))(_sens(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . CORDIC_Arch 18 -1)
)
I 000057 55 5248          1497690330178 CORDICAtan2_Arch
(_unit VHDL (cordicatan2 0 5(cordicatan2_arch 0 17))
	(_version vd0)
	(_time 1497690330179 2017.06.17 11:05:30)
	(_source (\./../../../src/cordicatan2.vhd\))
	(_parameters tan)
	(_code c99dcf9c969f9fdfcac8d0939bcfc8cecdcfc8cf9c)
	(_ent
		(_time 1497684199664)
	)
	(_comp
		(Atan2
			(_object
				(_port (_int clock -1 0 26(_ent (_in))))
				(_port (_int reset -1 0 27(_ent (_in))))
				(_port (_int msbB -1 0 28(_ent (_in))))
				(_port (_int zeroA -1 0 29(_ent (_in))))
				(_port (_int count 1 0 30(_ent (_in))))
				(_port (_int valid -1 0 31(_ent (_out))))
				(_port (_int atan2Out 2 0 32(_ent (_out))))
			)
		)
		(CORDIC
			(_object
				(_gen (_int size -2 0 38(_ent((i 8)))))
				(_gen (_int counterSize -2 0 39(_ent((i 8)))))
				(_port (_int clock -1 0 42(_ent (_in))))
				(_port (_int reset -1 0 43(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 44(_array -1 ((_dto c 4 i 0)))))
				(_port (_int inA 5 0 44(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 45(_array -1 ((_dto c 5 i 0)))))
				(_port (_int inB 6 0 45(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 46(_array -1 ((_dto c 6 i 0)))))
				(_port (_int count 7 0 46(_ent (_in))))
				(_port (_int zeroA -1 0 47(_ent (_out))))
				(_port (_int msbB -1 0 48(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -2 0 54(_ent((i 8)))))
				(_port (_int clock -1 0 56(_ent (_in))))
				(_port (_int reset -1 0 57(_ent (_in))))
				(_port (_int zero -1 0 58(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 59(_array -1 ((_dto c 7 i 0)))))
				(_port (_int inA 5 0 59(_ent (_in))))
				(_port (_int sumSub -1 0 60(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 61(_array -1 ((_dto c 8 i 0)))))
				(_port (_int value 6 0 61(_ent (_out))))
			)
		)
	)
	(_inst atan2Calculator 0 78(_comp Atan2)
		(_port
			((clock)(clock))
			((reset)(reset))
			((msbB)(msbB))
			((zeroA)(zeroA))
			((count)(count))
			((valid)(valid))
			((atan2Out)(atan2Out))
		)
		(_use (_ent . Atan2)
		)
	)
	(_inst cordicInstance 0 89(_comp CORDIC)
		(_gen
			((size)((i 14)))
			((counterSize)((i 4)))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((inA)(extendedA))
			((inB)(extendedB))
			((count)(count))
			((zeroA)(zeroA))
			((msbB)(msbB))
		)
		(_use (_ent . CORDIC)
			(_gen
				((size)((i 14)))
				((counterSize)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((inA)(inA))
				((inB)(inB))
				((count)(count))
				((zeroA)(zeroA))
				((msbB)(msbB))
			)
		)
	)
	(_inst counter 0 104(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zeroCounter))
			((inA)(counterIn))
			((sumSub)((i 2)))
			((value)(count))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_port (_int clock -1 0 7(_ent(_in))))
		(_port (_int reset -1 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~12 0 9(_array -1 ((_dto i 11 i 0)))))
		(_port (_int inA 0 0 9(_ent(_in))))
		(_port (_int inB 0 0 10(_ent(_in))))
		(_port (_int valid -1 0 11(_ent(_out))))
		(_port (_int atan2Out 0 0 12(_ent(_out))))
		(_cnst (_int SIZE -2 0 19(_arch((i 12)))))
		(_cnst (_int EXTENDED_SIZE -2 0 20(_arch((i 14)))))
		(_cnst (_int COUNTER_SIZE -2 0 21(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -2 0 22(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{4-1~downto~0}~13 0 30(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~13 0 32(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int zeroCounter -1 0 65(_arch(_uni))))
		(_sig (_int msbB -1 0 66(_arch(_uni))))
		(_sig (_int zeroA -1 0 67(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{COUNTER_SIZE-1~downto~0}~13 0 68(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int counterIn 3 0 68(_arch(_uni))))
		(_sig (_int count 3 0 69(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{EXTENDED_SIZE-1~downto~0}~13 0 71(_array -1 ((_dto i 13 i 0)))))
		(_sig (_int extendedA 4 0 71(_arch(_uni))))
		(_sig (_int extendedB 4 0 72(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment (_alias((extendedA)(inA(11))(inA(11))(inA)))(_trgt(11))(_sens(2)))))
			(line__76(_arch 1 0 76(_assignment (_alias((extendedB)(inB(11))(inB(11))(inB)))(_trgt(12))(_sens(3)))))
			(line__115(_arch 2 0 115(_assignment (_trgt(6))(_sens(10))(_mon))))
			(line__116(_arch 3 0 116(_assignment (_trgt(9))(_sens(6))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (0 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . CORDICAtan2_Arch 9 -1)
)
I 000060 55 1819          1497690330242 CORDICAtan2_TB_Arch
(_unit VHDL (cordicatan2_tb 0 5(cordicatan2_tb_arch 0 8))
	(_version vd0)
	(_time 1497690330243 2017.06.17 11:05:30)
	(_source (\./../../../test/cordicatan2_tb.vhd\))
	(_parameters tan)
	(_code 075302015651511100551e5d550106000301060152)
	(_ent
		(_time 1497684676213)
	)
	(_comp
		(CORDICAtan2
			(_object
				(_port (_int clock -1 0 12(_ent (_in))))
				(_port (_int reset -1 0 13(_ent (_in))))
				(_port (_int inA 0 0 14(_ent (_in))))
				(_port (_int inB 0 0 15(_ent (_in))))
				(_port (_int valid -1 0 16(_ent (_out))))
				(_port (_int atan2Out 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst cordicAtan2UnderTest 0 32(_comp CORDICAtan2)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((inA)(test_inA))
			((inB)(test_inB))
			((valid)(_open))
			((atan2Out)(_open))
		)
		(_use (_ent . CORDICAtan2)
		)
	)
	(_object
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~13 0 14(_array -1 ((_dto i 11 i 0)))))
		(_cnst (_int SIZE -2 0 21(_arch((i 12)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~13 0 23(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int test_inA 1 0 23(_arch(_uni))))
		(_sig (_int test_inB 1 0 24(_arch(_uni))))
		(_sig (_int test_reset -1 0 26(_arch(_uni((i 3))))))
		(_sig (_int test_clock -1 0 27(_arch(_uni((i 2))))))
		(_sig (_int test_end -1 0 28(_arch(_uni((i 2))))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment (_trgt(3))(_sens(3)(4)))))
			(driveProcess(_arch 1 0 46(_prcs (_wait_for)(_trgt(0)(1)(2)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 50463490)
		(33686018 33686018 50529026)
	)
	(_model . CORDICAtan2_TB_Arch 2 -1)
)
I 000056 55 4843          1497690330319 Rotator_Arch_TB
(_unit VHDL (rotator_tb 0 5(rotator_arch_tb 1 8))
	(_version vd0)
	(_time 1497690330320 2017.06.17 11:05:30)
	(_source (\./../../../test/rotator_tb.vhd\(\./../../../test/rotatorA_tb.vhd\)))
	(_parameters tan)
	(_code 56035255060006400654420c515154530051525054)
	(_ent
		(_time 1497687572594)
	)
	(_comp
		(Accumulator
			(_object
				(_gen (_int size -1 1 29(_ent((i 8)))))
				(_port (_int clock -2 1 31(_ent (_in))))
				(_port (_int reset -2 1 32(_ent (_in))))
				(_port (_int zero -2 1 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 1 34(_array -2 ((_dto c 4 i 0)))))
				(_port (_int inA 2 1 34(_ent (_in))))
				(_port (_int sumSub -2 1 35(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 1 36(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 3 1 36(_ent (_out))))
			)
		)
		(Rotator
			(_object
				(_gen (_int size -1 1 12(_ent((i 8)))))
				(_gen (_int counterSize -1 1 13(_ent((i 8)))))
				(_port (_int clock -2 1 16(_ent (_in))))
				(_port (_int reset -2 1 17(_ent (_in))))
				(_port (_int sign -2 1 18(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 1 19(_array -2 ((_dto c 6 i 0)))))
				(_port (_int count 2 1 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 1 20(_array -2 ((_dto c 7 i 0)))))
				(_port (_int dataIn 3 1 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 1 21(_array -2 ((_dto c 8 i 0)))))
				(_port (_int otherData 4 1 21(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 1 22(_array -2 ((_dto c 9 i 0)))))
				(_port (_int shiftedOut 5 1 22(_ent (_out))))
				(_port (_int zeroOut -2 1 23(_ent (_out))))
				(_port (_int msb -2 1 24(_ent (_out))))
			)
		)
	)
	(_inst counter 1 62(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((zero)(zeroCounter))
			((inA)(counterIn))
			((sumSub)((i 2)))
			((value)(test_count))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_inst rotatorUnderTest 1 78(_comp Rotator)
		(_gen
			((size)((i 14)))
			((counterSize)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((sign)(test_shiftedB(13)))
			((count)(test_count))
			((dataIn)(test_inA))
			((otherData)(test_shiftedB))
			((shiftedOut)(test_shiftedA))
			((zeroOut)(test_zeroA))
			((msb)(test_msbA))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)((i 14)))
				((counterSize)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 1 41(_arch((i 14)))))
		(_cnst (_int COUNTER_SIZE -1 1 42(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -1 1 43(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~1310 1 45(_array -2 ((_dto i 13 i 0)))))
		(_sig (_int test_inA 0 1 45(_arch(_uni))))
		(_sig (_int test_shiftedB 0 1 46(_arch(_uni))))
		(_sig (_int test_shiftedA 0 1 47(_arch(_uni))))
		(_sig (_int test_msbA -2 1 48(_arch(_uni))))
		(_sig (_int test_zeroA -2 1 49(_arch(_uni))))
		(_sig (_int test_reset -2 1 51(_arch(_uni((i 3))))))
		(_sig (_int test_clock -2 1 52(_arch(_uni((i 2))))))
		(_sig (_int test_end -2 1 53(_arch(_uni((i 2))))))
		(_type (_int ~STD_ULOGIC_VECTOR{COUNTER_SIZE-1~downto~0}~13 1 55(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_count 1 1 55(_arch(_uni))))
		(_sig (_int counterIn 1 1 56(_arch(_uni))))
		(_sig (_int zeroCounter -2 1 57(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 1 73(_assignment (_trgt(10))(_sens(8))(_mon))))
			(line__74(_arch 1 1 74(_assignment (_trgt(9))(_sens(10))(_mon))))
			(line__95(_arch 2 1 95(_assignment (_trgt(6))(_sens(6)(7)))))
			(driveProcess(_arch 3 1 99(_prcs (_wait_for)(_trgt(0)(1)(5)(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 515)
		(33686018 33686018 50463234 771)
		(50529027 50529027 50529027 515)
		(33686018 33686018 33686018 514)
		(50529027 50529027 50529027 771)
	)
	(_model . Rotator_Arch_TB 10 -1)
)
I 000056 55 4966          1497690330397 Rotator_Arch_TB
(_unit VHDL (rotator_tb 0 5(rotator_arch_tb 1 8))
	(_version vd0)
	(_time 1497690330398 2017.06.17 11:05:30)
	(_source (\./../../../test/rotator_tb.vhd\(\./../../../test/rotatorB_tb.vhd\)))
	(_parameters tan)
	(_code a4f1a0f3f6f2f4b2f4a4b0fea3a3a6a1f2a3a0a2a6)
	(_ent
		(_time 1497687572594)
	)
	(_comp
		(Accumulator
			(_object
				(_gen (_int size -1 1 29(_ent((i 8)))))
				(_port (_int clock -2 1 31(_ent (_in))))
				(_port (_int reset -2 1 32(_ent (_in))))
				(_port (_int zero -2 1 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 1 34(_array -2 ((_dto c 5 i 0)))))
				(_port (_int inA 2 1 34(_ent (_in))))
				(_port (_int sumSub -2 1 35(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 1 36(_array -2 ((_dto c 6 i 0)))))
				(_port (_int value 3 1 36(_ent (_out))))
			)
		)
		(Rotator
			(_object
				(_gen (_int size -1 1 12(_ent((i 8)))))
				(_gen (_int counterSize -1 1 13(_ent((i 8)))))
				(_port (_int clock -2 1 16(_ent (_in))))
				(_port (_int reset -2 1 17(_ent (_in))))
				(_port (_int sign -2 1 18(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 1 19(_array -2 ((_dto c 7 i 0)))))
				(_port (_int count 2 1 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 1 20(_array -2 ((_dto c 8 i 0)))))
				(_port (_int dataIn 3 1 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 1 21(_array -2 ((_dto c 9 i 0)))))
				(_port (_int otherData 4 1 21(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 1 22(_array -2 ((_dto c 10 i 0)))))
				(_port (_int shiftedOut 5 1 22(_ent (_out))))
				(_port (_int zeroOut -2 1 23(_ent (_out))))
				(_port (_int msb -2 1 24(_ent (_out))))
			)
		)
	)
	(_inst counter 1 62(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((zero)(zeroCounter))
			((inA)(counterIn))
			((sumSub)((i 2)))
			((value)(test_count))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_inst rotatorUnderTest 1 80(_comp Rotator)
		(_gen
			((size)((i 14)))
			((counterSize)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((sign)(test_notMsbB))
			((count)(test_count))
			((dataIn)(test_inB))
			((otherData)(test_shiftedA))
			((shiftedOut)(test_shiftedB))
			((zeroOut)(_open))
			((msb)(test_msbB))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)((i 14)))
				((counterSize)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 1 41(_arch((i 14)))))
		(_cnst (_int COUNTER_SIZE -1 1 42(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -1 1 43(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~1310 1 45(_array -2 ((_dto i 13 i 0)))))
		(_sig (_int test_inB 0 1 45(_arch(_uni))))
		(_sig (_int test_shiftedB 0 1 46(_arch(_uni))))
		(_sig (_int test_shiftedA 0 1 47(_arch(_uni))))
		(_sig (_int test_msbB -2 1 48(_arch(_uni))))
		(_sig (_int test_notMsbB -2 1 49(_arch(_uni))))
		(_sig (_int test_reset -2 1 51(_arch(_uni((i 3))))))
		(_sig (_int test_clock -2 1 52(_arch(_uni((i 2))))))
		(_sig (_int test_end -2 1 53(_arch(_uni((i 2))))))
		(_type (_int ~STD_ULOGIC_VECTOR{COUNTER_SIZE-1~downto~0}~13 1 55(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_count 1 1 55(_arch(_uni))))
		(_sig (_int counterIn 1 1 56(_arch(_uni))))
		(_sig (_int zeroCounter -2 1 57(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 1 73(_assignment (_trgt(10))(_sens(8))(_mon))))
			(line__74(_arch 1 1 74(_assignment (_trgt(9))(_sens(10))(_mon))))
			(line__78(_arch 2 1 78(_assignment (_alias((test_notMsbB)(test_shiftedB(13))))(_simpleassign BUF)(_trgt(4))(_sens(1(13))))))
			(line__97(_arch 3 1 97(_assignment (_trgt(6))(_sens(6)(7)))))
			(driveProcess(_arch 4 1 101(_prcs (_wait_for)(_trgt(0)(2)(5)(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 50463234 771)
		(33686018 33686018 33686018 515)
		(33686018 33686018 50463234 514)
		(33686018 33686018 33686018 770)
		(33686018 33686018 33686018 514)
	)
	(_model . Rotator_Arch_TB 11 -1)
)
I 000055 55 797           1497690362241 FullAdder_Arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 14))
	(_version vd0)
	(_time 1497690362242 2017.06.17 11:06:02)
	(_source (\./../../../src/fulladder.vhd\))
	(_parameters tan)
	(_code 07020200055000115500165d520103010200050101)
	(_ent
		(_time 1497272646463)
	)
	(_object
		(_port (_int inB -1 0 6(_ent(_in))))
		(_port (_int inA -1 0 7(_ent(_in))))
		(_port (_int carryIn -1 0 8(_ent(_in))))
		(_port (_int carryOut -1 0 9(_ent(_out))))
		(_port (_int sum -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(4))(_sens(0)(1)(2)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FullAdder_Arch 2 -1)
)
I 000055 55 1063          1497690362321 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497690362322 2017.06.17 11:06:02)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code 565352545201074050574f0d045152505351545051)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
I 000063 55 2304          1497690362413 ArithmeticShifter_Arch
(_unit VHDL (arithmeticshifter 0 5(arithmeticshifter_arch 0 17))
	(_version vd0)
	(_time 1497690362414 2017.06.17 11:06:02)
	(_source (\./../../../src/arithmeticshifter.vhd\))
	(_parameters tan)
	(_code b3b6b1e6b2e4eea4b5e1abe9b6b5b6b4b7b5bab5b0)
	(_ent
		(_time 1497519573036)
	)
	(_comp
		(MuxWithOffset
			(_object
				(_gen (_int size -1 0 20(_ent((i 8)))))
				(_gen (_int selSize -1 0 21(_ent((i 3)))))
				(_gen (_int offset -3 0 22(_ent((i 0)))))
				(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~13 0 25(_array -2 ((_dto c 0 i 0)))))
				(_port (_int sel 4 0 25(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 26(_array -2 ((_dto c 1 i 0)))))
				(_port (_int input 5 0 26(_ent (_in))))
				(_port (_int output -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate generateMuxes 0 32(_for 3 )
		(_inst mux 0 33(_comp MuxWithOffset)
			(_gen
				((size)(_code 2))
				((selSize)(_code 3))
				((offset)(_code 4))
			)
			(_port
				((sel)(shift))
				((input)(input))
				((output)(output(_object 2)))
			)
			(_use (_ent . MuxWithOffset)
				(_gen
					((size)(_code 5))
					((selSize)(_code 6))
					((offset)(_code 7))
				)
				(_port
					((sel)(sel))
					((input)(input))
					((output)(output))
				)
			)
		)
		(_object
			(_cnst (_int i 3 0 32(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int shiftSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~12 0 11(_array -2 ((_dto c 8 i 0)))))
		(_port (_int shift 0 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 9 i 0)))))
		(_port (_int input 1 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 10 i 0)))))
		(_port (_int output 2 0 13(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 32(_scalar (_to i 0 c 11))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_Arch 12 -1)
)
I 000059 55 1304          1497690362493 MuxWithOffset_Arch
(_unit VHDL (muxwithoffset 0 5(muxwithoffset_arch 0 18))
	(_version vd0)
	(_time 1497690362494 2017.06.17 11:06:02)
	(_source (\./../../../src/muxwithoffset.vhd\))
	(_parameters tan)
	(_code 0104510605575d160406185a540709075707070707)
	(_ent
		(_time 1497531642080)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int selSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_gen (_int offset -2 0 9 \0\ (_ent gms((i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~12 0 12(_array -3 ((_dto c 1 i 0)))))
		(_port (_int sel 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -3 ((_dto c 2 i 0)))))
		(_port (_int input 1 0 13(_ent(_in))))
		(_port (_int output -3 0 14(_ent(_out))))
		(_var (_int selValue -2 0 22(_prcs 0((i 0)))))
		(_prcs
			(selection(_arch 0 0 21(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . MuxWithOffset_Arch 3 -1)
)
I 000066 55 2353          1497690362585 ArithmeticShifter_TB_Arch
(_unit VHDL (arithmeticshifter_tb 0 5(arithmeticshifter_tb_arch 0 8))
	(_version vd0)
	(_time 1497690362586 2017.06.17 11:06:02)
	(_source (\./../../../test/shifter_tb.vhd\))
	(_parameters tan)
	(_code 5f5a5a5d0b080248580f47055a595a585b5956595c)
	(_ent
		(_time 1497519168129)
	)
	(_comp
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 15(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 16(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int shift 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 4 0 21(_ent (_out))))
			)
		)
	)
	(_inst shifterUnderTest 0 32(_comp ArithmeticShifter)
		(_gen
			((size)((i 12)))
			((shiftSize)((i 4)))
		)
		(_port
			((shift)(test_shift))
			((input)(test_in))
			((output)(_open))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)((i 12)))
				((shiftSize)((i 4)))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 10(_arch((i 12)))))
		(_cnst (_int SHIFT_SIZE -1 0 11(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~134 0 25(_array -2 ((_dto i 11 i 0)))))
		(_sig (_int test_in 0 0 25(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 26(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_shift 1 0 26(_arch(_uni))))
		(_sig (_int test_clock -2 0 28(_arch(_uni((i 2)))(_event))))
		(_sig (_int test_end -2 0 29(_arch(_uni((i 2))))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_trgt(2))(_sens(2)(3)))))
			(driveProcess(_arch 1 0 47(_prcs (_trgt(0)(1)(3))(_sens(2))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_TB_Arch 5 -1)
)
I 000057 55 3248          1497690362662 Accumulator_Arch
(_unit VHDL (accumulator 0 4(accumulator_arch 0 16))
	(_version vd0)
	(_time 1497690362663 2017.06.17 11:06:02)
	(_source (\./../../../src/accumulator.vhd\))
	(_parameters tan)
	(_code ada8a8fafafafabaaca2e9f6f9abfeabacaaa9abfb)
	(_ent
		(_time 1497540646602)
	)
	(_comp
		(AdderSubtractor
			(_object
				(_gen (_int size -1 0 18(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inA 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 3 i 0)))))
				(_port (_int inB 4 0 21(_ent (_in))))
				(_port (_int sumSub -2 0 22(_ent (_in))))
				(_port (_int carryOut -2 0 23(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 24(_array -2 ((_dto c 4 i 0)))))
				(_port (_int value 5 0 24(_ent (_out))))
			)
		)
		(GRegister
			(_object
				(_gen (_int size -1 0 29(_ent((i 8)))))
				(_port (_int clock -2 0 31(_ent (_in))))
				(_port (_int reset -2 0 32(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 33(_array -2 ((_dto c 5 i 0)))))
				(_port (_int data 3 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 34(_array -2 ((_dto c 6 i 0)))))
				(_port (_int value 4 0 34(_ent (_out))))
			)
		)
	)
	(_inst addsubInstance 0 48(_comp AdderSubtractor)
		(_gen
			((size)(_code 7))
		)
		(_port
			((inA)(inA))
			((inB)(loopback))
			((sumSub)(sumSub))
			((carryOut)(_open))
			((value)(data))
		)
		(_use (_ent . AdderSubtractor)
			(_gen
				((size)(_code 8))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((sumSub)(sumSub))
				((carryOut)(carryOut))
				((value)(value))
			)
		)
	)
	(_inst registerInstance 0 58(_comp GRegister)
		(_gen
			((size)(_code 9))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((data)(data))
			((value)(cvalue))
		)
		(_use (_ent . GRegister)
			(_gen
				((size)(_code 10))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((data)(data))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 7(_ent(_in))))
		(_port (_int reset -2 0 8(_ent(_in))))
		(_port (_int zero -2 0 9(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 10(_array -2 ((_dto c 11 i 0)))))
		(_port (_int inA 0 0 10(_ent(_in))))
		(_port (_int sumSub -2 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2 ((_dto c 12 i 0)))))
		(_port (_int value 1 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 39(_array -2 ((_dto c 13 i 0)))))
		(_sig (_int data 2 0 39(_arch(_uni))))
		(_sig (_int cvalue 2 0 43(_arch(_uni))))
		(_sig (_int loopback 2 0 44(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_trgt(5))(_sens(7)))))
			(line__72(_arch 1 0 72(_assignment (_trgt(8))(_sens(2)(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Accumulator_Arch 14 -1)
)
I 000061 55 3350          1497690362756 AdderSubtractor_Arch
(_unit VHDL (addersubtractor 0 5(addersubtractor_arch 0 16))
	(_version vd0)
	(_time 1497690362757 2017.06.17 11:06:02)
	(_source (\./../../../src/addersubtractor.vhd\))
	(_parameters tan)
	(_code 0b0e0f0d5d5c5b1d0a5f1950590c0e0d090c0f0c09)
	(_ent
		(_time 1497540646633)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int inA -2 0 20(_ent (_in))))
				(_port (_int inB -2 0 21(_ent (_in))))
				(_port (_int carryIn -2 0 22(_ent (_in))))
				(_port (_int carryOut -2 0 23(_ent (_out))))
				(_port (_int sum -2 0 24(_ent (_out))))
			)
		)
	)
	(_generate generateFullAdders 0 37(_for 5 )
		(_generate first 0 42(_if 1)
			(_inst fullAdderFirst 0 43(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(sumSub))
					((carryOut)(carryWires(_object 1)))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate internal 0 54(_if 2)
			(_inst fullAdderInternal 0 55(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 3)))
					((carryOut)(carryWires(_object 1)))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate last 0 66(_if 4)
			(_inst fullAdderLast 0 67(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 5)))
					((carryOut)(carryOut))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_object
			(_cnst (_int i 5 0 37(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 6 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 8(_array -2 ((_dto c 6 i 0)))))
		(_port (_int inA 0 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2 ((_dto c 7 i 0)))))
		(_port (_int inB 1 0 9(_ent(_in))))
		(_port (_int sumSub -2 0 10(_ent(_in))))
		(_port (_int carryOut -2 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2 ((_dto c 8 i 0)))))
		(_port (_int value 2 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-2~downto~0}~13 0 28(_array -2 ((_dto c 9 i 0)))))
		(_sig (_int carryWires 3 0 28(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 29(_array -2 ((_dto c 10 i 0)))))
		(_sig (_int actualInA 4 0 29(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 37(_scalar (_to i 0 c 11))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment (_trgt(6))(_sens(0)(2)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . AdderSubtractor_Arch 12 -1)
)
I 000053 55 5442          1497690362834 Rotator_Arch
(_unit VHDL (rotator 0 5(rotator_arch 0 23))
	(_version vd0)
	(_time 1497690362835 2017.06.17 11:06:02)
	(_source (\./../../../src/rotator.vhd\))
	(_parameters tan)
	(_code 595d5e5a060f094f5f594d035e5e5b5e5b5f0f5e5d)
	(_ent
		(_time 1497542215880)
	)
	(_comp
		(ShiftAdjuster
			(_object
				(_gen (_int size -1 0 50(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 53(_array -2 ((_dto c 5 i 0)))))
				(_port (_int input 6 0 53(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 54(_array -2 ((_dto c 6 i 0)))))
				(_port (_int output 7 0 54(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -1 0 25(_ent((i 8)))))
				(_port (_int clock -2 0 27(_ent (_in))))
				(_port (_int reset -2 0 28(_ent (_in))))
				(_port (_int zero -2 0 29(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 30(_array -2 ((_dto c 7 i 0)))))
				(_port (_int inA 6 0 30(_ent (_in))))
				(_port (_int sumSub -2 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 32(_array -2 ((_dto c 8 i 0)))))
				(_port (_int value 7 0 32(_ent (_out))))
			)
		)
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 38(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 39(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 42(_array -2 ((_dto c 9 i 0)))))
				(_port (_int shift 6 0 42(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 43(_array -2 ((_dto c 10 i 0)))))
				(_port (_int input 7 0 43(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 44(_array -2 ((_dto c 11 i 0)))))
				(_port (_int output 8 0 44(_ent (_out))))
			)
		)
	)
	(_inst adjusterInstance 0 74(_comp ShiftAdjuster)
		(_gen
			((size)(_code 12))
		)
		(_port
			((input)(count))
			((output)(shift))
		)
		(_use (_ent . ShiftAdjuster)
			(_gen
				((size)(_code 13))
			)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst accumulatorInstance 0 83(_comp Accumulator)
		(_gen
			((size)(_code 14))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(otherData))
			((sumSub)(sign))
			((value)(accData))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)(_code 15))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_inst shifter 0 94(_comp ArithmeticShifter)
		(_gen
			((size)(_code 16))
			((shiftSize)(_code 17))
		)
		(_port
			((shift)(shift))
			((input)(actualData))
			((output)(shiftedOut))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)(_code 18))
				((shiftSize)(_code 19))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst checkHalfPi 0 107(_comp Accumulator)
		(_gen
			((size)(_code 20))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(zeroData))
			((sumSub)((i 2)))
			((value)(zeroDataOut))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)(_code 21))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int counterSize -1 0 8 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in))))
		(_port (_int reset -2 0 12(_ent(_in))))
		(_port (_int sign -2 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~12 0 14(_array -2 ((_dto c 22 i 0)))))
		(_port (_int count 0 0 14(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 15(_array -2 ((_dto c 23 i 0)))))
		(_port (_int dataIn 1 0 15(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2 ((_dto c 24 i 0)))))
		(_port (_int otherData 2 0 16(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 17(_array -2 ((_dto c 25 i 0)))))
		(_port (_int shiftedOut 3 0 17(_ent(_out))))
		(_port (_int zeroOut -2 0 18(_ent(_out))))
		(_port (_int msb -2 0 19(_ent(_out))))
		(_sig (_int zero -2 0 58(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1312 0 59(_array -2 ((_dto c 26 i 0)))))
		(_sig (_int actualData 4 0 59(_arch(_uni))))
		(_sig (_int accData 4 0 60(_arch(_uni))))
		(_sig (_int zeroData 4 0 61(_arch(_uni))))
		(_sig (_int zeroDataOut 4 0 62(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 63(_array -2 ((_dto c 27 i 0)))))
		(_sig (_int shift 5 0 63(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_trgt(9))(_sens(3))(_mon))))
			(line__70(_arch 1 0 70(_assignment (_trgt(10))(_sens(9)(11)(4)))))
			(line__72(_arch 2 0 72(_assignment (_trgt(8))(_sens(10(_index 28)))(_read(10(_index 29))))))
			(line__105(_arch 3 0 105(_assignment (_trgt(12))(_sens(9)(4)))))
			(line__118(_arch 4 0 118(_assignment (_trgt(7))(_sens(9)(13))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Rotator_Arch 30 -1)
)
I 000059 55 2218          1497690362946 ShiftAdjuster_Arch
(_unit VHDL (shiftadjuster 0 5(shiftadjuster_arch 0 15))
	(_version vd0)
	(_time 1497690362947 2017.06.17 11:06:02)
	(_source (\./../../../src/shiftadjuster.vhd\))
	(_parameters tan)
	(_code c7c3c192c8909ad1c3c8d39d97c1c3c196c0c2c0c4)
	(_ent
		(_time 1497540646711)
	)
	(_comp
		(AdderSubtractor
			(_object
				(_gen (_int size -1 0 17(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 19(_array -2 ((_dto c 1 i 0)))))
				(_port (_int inA 3 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 20(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inB 4 0 20(_ent (_in))))
				(_port (_int sumSub -2 0 21(_ent (_in))))
				(_port (_int carryOut -2 0 22(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 23(_array -2 ((_dto c 3 i 0)))))
				(_port (_int value 5 0 23(_ent (_out))))
			)
		)
	)
	(_inst subtractor 0 32(_comp AdderSubtractor)
		(_gen
			((size)(_code 4))
		)
		(_port
			((inA)((_others(i 3))))
			((inB)(input))
			((sumSub)((i 2)))
			((carryOut)(_open))
			((value)(subOutput))
		)
		(_use (_ent . AdderSubtractor)
			(_gen
				((size)(_code 5))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((sumSub)(sumSub))
				((carryOut)(carryOut))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 10(_array -2 ((_dto c 6 i 0)))))
		(_port (_int input 0 0 10(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2 ((_dto c 7 i 0)))))
		(_port (_int output 1 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 27(_array -2 ((_dto c 8 i 0)))))
		(_sig (_int subOutput 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ShiftAdjuster_Arch 9 -1)
)
I 000062 55 2862          1497690363038 ShiftAdjuster_TB_Arch
(_unit VHDL (shiftadjuster_tb 0 5(shiftadjuster_tb_arch 0 8))
	(_version vd0)
	(_time 1497690363039 2017.06.17 11:06:03)
	(_source (\./../../../test/asjuster_tb.vhd\))
	(_parameters tan)
	(_code 24202120287379322670307e742220227523212327)
	(_ent
		(_time 1497541178009)
	)
	(_comp
		(ShiftAdjuster
			(_object
				(_gen (_int size -1 0 14(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 17(_array -2 ((_dto c 2 i 0)))))
				(_port (_int input 1 0 17(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 18(_array -2 ((_dto c 3 i 0)))))
				(_port (_int output 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -1 0 23(_ent((i 8)))))
				(_port (_int clock -2 0 25(_ent (_in))))
				(_port (_int reset -2 0 26(_ent (_in))))
				(_port (_int zero -2 0 27(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 28(_array -2 ((_dto c 4 i 0)))))
				(_port (_int inA 1 0 28(_ent (_in))))
				(_port (_int sumSub -2 0 29(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 30(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 2 0 30(_ent (_out))))
			)
		)
	)
	(_inst adjusterUnderTest 0 42(_comp ShiftAdjuster)
		(_gen
			((size)((i 4)))
		)
		(_port
			((input)(test_in))
			((output)(test_shift))
		)
		(_use (_ent . ShiftAdjuster)
			(_gen
				((size)((i 4)))
			)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst counter 0 49(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((zero)((i 2)))
			((inA)(_code 6))
			((sumSub)((i 2)))
			((value)(test_in))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_cnst (_int SHIFT_SIZE -1 0 10(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 34(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_in 0 0 34(_arch(_uni))))
		(_sig (_int test_shift 0 0 35(_arch(_uni))))
		(_sig (_int test_reset -2 0 37(_arch(_uni((i 3))))))
		(_sig (_int test_clock -2 0 38(_arch(_uni((i 2))))))
		(_sig (_int test_end -2 0 39(_arch(_uni((i 2))))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment (_trgt(3))(_sens(3)(4)))))
			(driveProcess(_arch 1 0 64(_prcs (_wait_for)(_trgt(2)(4)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ShiftAdjuster_TB_Arch 7 -1)
)
I 000051 55 3307          1497690363118 Atan2_Arch
(_unit VHDL (atan2 0 5(atan2_arch 0 17))
	(_version vd0)
	(_time 1497690363119 2017.06.17 11:06:03)
	(_source (\./../../../src/atan2.vhd\))
	(_parameters tan)
	(_code 727775727425276424766028227576747374277170)
	(_ent
		(_time 1497683728596)
	)
	(_comp
		(Accumulator
			(_object
				(_gen (_int size -2 0 27(_ent((i 8)))))
				(_port (_int clock -1 0 29(_ent (_in))))
				(_port (_int reset -1 0 30(_ent (_in))))
				(_port (_int zero -1 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 32(_array -1 ((_dto c 3 i 0)))))
				(_port (_int inA 6 0 32(_ent (_in))))
				(_port (_int sumSub -1 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -1 ((_dto c 4 i 0)))))
				(_port (_int value 7 0 34(_ent (_out))))
			)
		)
	)
	(_inst atanAccumulator 0 46(_comp Accumulator)
		(_gen
			((size)((i 12)))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(atanFromLut))
			((sumSub)(msbB))
			((value)(atan2Out))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 12)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_port (_int clock -1 0 7(_ent(_in))))
		(_port (_int reset -1 0 8(_ent(_in))))
		(_port (_int msbB -1 0 9(_ent(_in))))
		(_port (_int zeroA -1 0 10(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{4-1~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int count 0 0 11(_ent(_in))))
		(_port (_int valid -1 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~12 0 13(_array -1 ((_dto i 11 i 0)))))
		(_port (_int atan2Out 1 0 13(_ent(_out))))
		(_cnst (_int SIZE -2 0 19(_arch((i 12)))))
		(_cnst (_int COUNTER_SIZE -2 0 20(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -2 0 21(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~13 0 23(_array -1 ((_dto i 11 i 0)))))
		(_type (_int bin_array 0 23(_array 2 ((_uto i 0 i 2147483647)))))
		(_type (_int ~bin_array~13 0 24(_array 2 ((_to i 0 i 10)))))
		(_cnst (_int lut 4 0 24(_arch(((_string \"001100100100"\))((_string \"000110010010"\))((_string \"000011101101"\))((_string \"000001111101"\))((_string \"000001000000"\))((_string \"000000100000"\))((_string \"000000010000"\))((_string \"000000001000"\))((_string \"000000000100"\))((_string \"000000000010"\))((_string \"000000000001"\))))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~136 0 38(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int atanFromLut 5 0 38(_arch(_uni))))
		(_sig (_int zero -1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment (_trgt(8))(_sens(4))(_mon))))
			(line__43(_arch 1 0 43(_assignment (_trgt(7))(_sens(8)(3)(4))(_mon))))
			(line__44(_arch 2 0 44(_assignment (_alias((valid)(zero)))(_simpleassign BUF)(_trgt(5))(_sens(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Atan2_Arch 5 -1)
)
I 000052 55 3974          1497690363212 CORDIC_Arch
(_unit VHDL (cordic 0 4(cordic_arch 0 21))
	(_version vd0)
	(_time 1497690363213 2017.06.17 11:06:03)
	(_source (\./../../../src/cordic.vhd\))
	(_parameters tan)
	(_code d0d5d582868686c6d1d4c98a82d6d3d686d7d2d6d4)
	(_ent
		(_time 1497684937291)
	)
	(_comp
		(Rotator
			(_object
				(_gen (_int size -1 0 24(_ent((i 8)))))
				(_gen (_int counterSize -1 0 25(_ent((i 8)))))
				(_port (_int clock -2 0 28(_ent (_in))))
				(_port (_int reset -2 0 29(_ent (_in))))
				(_port (_int sign -2 0 30(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 31(_array -2 ((_dto c 2 i 0)))))
				(_port (_int count 4 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -2 ((_dto c 3 i 0)))))
				(_port (_int dataIn 5 0 32(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 33(_array -2 ((_dto c 4 i 0)))))
				(_port (_int otherData 6 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -2 ((_dto c 5 i 0)))))
				(_port (_int shiftedOut 7 0 34(_ent (_out))))
				(_port (_int zeroOut -2 0 35(_ent (_out))))
				(_port (_int msb -2 0 36(_ent (_out))))
			)
		)
	)
	(_inst rotatorA 0 49(_comp Rotator)
		(_gen
			((size)(_code 6))
			((counterSize)(_code 7))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((sign)(msb))
			((count)(count))
			((dataIn)(inA))
			((otherData)(shiftedB))
			((shiftedOut)(shiftedA))
			((zeroOut)(zeroA))
			((msb)(_open))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)(_code 8))
				((counterSize)(_code 9))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_inst rotatorB 0 67(_comp Rotator)
		(_gen
			((size)(_code 10))
			((counterSize)(_code 11))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((sign)(notMsb))
			((count)(count))
			((dataIn)(inB))
			((otherData)(shiftedA))
			((shiftedOut)(shiftedB))
			((zeroOut)(_open))
			((msb)(msb))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)(_code 12))
				((counterSize)(_code 13))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 6 \8\ (_ent gms((i 8)))))
		(_gen (_int counterSize -1 0 7 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 10(_ent(_in))))
		(_port (_int reset -2 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 14 i 0)))))
		(_port (_int inA 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 15 i 0)))))
		(_port (_int inB 1 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~12 0 14(_array -2 ((_dto c 16 i 0)))))
		(_port (_int count 2 0 14(_ent(_in))))
		(_port (_int zeroA -2 0 15(_ent(_out))))
		(_port (_int msbB -2 0 16(_ent(_out))))
		(_sig (_int msb -2 0 40(_arch(_uni))))
		(_sig (_int notMsb -2 0 41(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 42(_array -2 ((_dto c 17 i 0)))))
		(_sig (_int shiftedA 3 0 42(_arch(_uni))))
		(_sig (_int shiftedB 3 0 43(_arch(_uni))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment (_alias((msbB)(msb)))(_simpleassign BUF)(_trgt(6))(_sens(7)))))
			(line__47(_arch 1 0 47(_assignment (_alias((notMsb)(msb)))(_simpleassign "not")(_trgt(8))(_sens(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . CORDIC_Arch 18 -1)
)
I 000057 55 5248          1497690363303 CORDICAtan2_Arch
(_unit VHDL (cordicatan2 0 5(cordicatan2_arch 0 17))
	(_version vd0)
	(_time 1497690363304 2017.06.17 11:06:03)
	(_source (\./../../../src/cordicatan2.vhd\))
	(_parameters tan)
	(_code 2e2b2a2a2d7878382d2f37747c282f292a282f287b)
	(_ent
		(_time 1497684199664)
	)
	(_comp
		(Atan2
			(_object
				(_port (_int clock -1 0 26(_ent (_in))))
				(_port (_int reset -1 0 27(_ent (_in))))
				(_port (_int msbB -1 0 28(_ent (_in))))
				(_port (_int zeroA -1 0 29(_ent (_in))))
				(_port (_int count 1 0 30(_ent (_in))))
				(_port (_int valid -1 0 31(_ent (_out))))
				(_port (_int atan2Out 2 0 32(_ent (_out))))
			)
		)
		(CORDIC
			(_object
				(_gen (_int size -2 0 38(_ent((i 8)))))
				(_gen (_int counterSize -2 0 39(_ent((i 8)))))
				(_port (_int clock -1 0 42(_ent (_in))))
				(_port (_int reset -1 0 43(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 44(_array -1 ((_dto c 4 i 0)))))
				(_port (_int inA 5 0 44(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 45(_array -1 ((_dto c 5 i 0)))))
				(_port (_int inB 6 0 45(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 46(_array -1 ((_dto c 6 i 0)))))
				(_port (_int count 7 0 46(_ent (_in))))
				(_port (_int zeroA -1 0 47(_ent (_out))))
				(_port (_int msbB -1 0 48(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -2 0 54(_ent((i 8)))))
				(_port (_int clock -1 0 56(_ent (_in))))
				(_port (_int reset -1 0 57(_ent (_in))))
				(_port (_int zero -1 0 58(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 59(_array -1 ((_dto c 7 i 0)))))
				(_port (_int inA 5 0 59(_ent (_in))))
				(_port (_int sumSub -1 0 60(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 61(_array -1 ((_dto c 8 i 0)))))
				(_port (_int value 6 0 61(_ent (_out))))
			)
		)
	)
	(_inst atan2Calculator 0 78(_comp Atan2)
		(_port
			((clock)(clock))
			((reset)(reset))
			((msbB)(msbB))
			((zeroA)(zeroA))
			((count)(count))
			((valid)(valid))
			((atan2Out)(atan2Out))
		)
		(_use (_ent . Atan2)
		)
	)
	(_inst cordicInstance 0 89(_comp CORDIC)
		(_gen
			((size)((i 14)))
			((counterSize)((i 4)))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((inA)(extendedA))
			((inB)(extendedB))
			((count)(count))
			((zeroA)(zeroA))
			((msbB)(msbB))
		)
		(_use (_ent . CORDIC)
			(_gen
				((size)((i 14)))
				((counterSize)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((inA)(inA))
				((inB)(inB))
				((count)(count))
				((zeroA)(zeroA))
				((msbB)(msbB))
			)
		)
	)
	(_inst counter 0 104(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zeroCounter))
			((inA)(counterIn))
			((sumSub)((i 2)))
			((value)(count))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_port (_int clock -1 0 7(_ent(_in))))
		(_port (_int reset -1 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~12 0 9(_array -1 ((_dto i 11 i 0)))))
		(_port (_int inA 0 0 9(_ent(_in))))
		(_port (_int inB 0 0 10(_ent(_in))))
		(_port (_int valid -1 0 11(_ent(_out))))
		(_port (_int atan2Out 0 0 12(_ent(_out))))
		(_cnst (_int SIZE -2 0 19(_arch((i 12)))))
		(_cnst (_int EXTENDED_SIZE -2 0 20(_arch((i 14)))))
		(_cnst (_int COUNTER_SIZE -2 0 21(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -2 0 22(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{4-1~downto~0}~13 0 30(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~13 0 32(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int zeroCounter -1 0 65(_arch(_uni))))
		(_sig (_int msbB -1 0 66(_arch(_uni))))
		(_sig (_int zeroA -1 0 67(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{COUNTER_SIZE-1~downto~0}~13 0 68(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int counterIn 3 0 68(_arch(_uni))))
		(_sig (_int count 3 0 69(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{EXTENDED_SIZE-1~downto~0}~13 0 71(_array -1 ((_dto i 13 i 0)))))
		(_sig (_int extendedA 4 0 71(_arch(_uni))))
		(_sig (_int extendedB 4 0 72(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment (_alias((extendedA)(inA(11))(inA(11))(inA)))(_trgt(11))(_sens(2)))))
			(line__76(_arch 1 0 76(_assignment (_alias((extendedB)(inB(11))(inB(11))(inB)))(_trgt(12))(_sens(3)))))
			(line__115(_arch 2 0 115(_assignment (_trgt(6))(_sens(10))(_mon))))
			(line__116(_arch 3 0 116(_assignment (_trgt(9))(_sens(6))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (0 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . CORDICAtan2_Arch 9 -1)
)
I 000060 55 1819          1497690363383 CORDICAtan2_TB_Arch
(_unit VHDL (cordicatan2_tb 0 5(cordicatan2_tb_arch 0 8))
	(_version vd0)
	(_time 1497690363396 2017.06.17 11:06:03)
	(_source (\./../../../test/cordicatan2_tb.vhd\))
	(_parameters tan)
	(_code 8c89888289dada9a8bde95d6de8a8d8b888a8d8ad9)
	(_ent
		(_time 1497684676213)
	)
	(_comp
		(CORDICAtan2
			(_object
				(_port (_int clock -1 0 12(_ent (_in))))
				(_port (_int reset -1 0 13(_ent (_in))))
				(_port (_int inA 0 0 14(_ent (_in))))
				(_port (_int inB 0 0 15(_ent (_in))))
				(_port (_int valid -1 0 16(_ent (_out))))
				(_port (_int atan2Out 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst cordicAtan2UnderTest 0 32(_comp CORDICAtan2)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((inA)(test_inA))
			((inB)(test_inB))
			((valid)(_open))
			((atan2Out)(_open))
		)
		(_use (_ent . CORDICAtan2)
		)
	)
	(_object
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~13 0 14(_array -1 ((_dto i 11 i 0)))))
		(_cnst (_int SIZE -2 0 21(_arch((i 12)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~13 0 23(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int test_inA 1 0 23(_arch(_uni))))
		(_sig (_int test_inB 1 0 24(_arch(_uni))))
		(_sig (_int test_reset -1 0 26(_arch(_uni((i 3))))))
		(_sig (_int test_clock -1 0 27(_arch(_uni((i 2))))))
		(_sig (_int test_end -1 0 28(_arch(_uni((i 2))))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment (_trgt(3))(_sens(3)(4)))))
			(driveProcess(_arch 1 0 46(_prcs (_wait_for)(_trgt(0)(1)(2)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 50463490)
		(33686018 33686018 50529026)
	)
	(_model . CORDICAtan2_TB_Arch 2 -1)
)
I 000056 55 4843          1497690363475 Rotator_Arch_TB
(_unit VHDL (rotator_tb 0 5(rotator_arch_tb 1 8))
	(_version vd0)
	(_time 1497690363476 2017.06.17 11:06:03)
	(_source (\./../../../test/rotator_tb.vhd\(\./../../../test/rotatorA_tb.vhd\)))
	(_parameters tan)
	(_code dadedf88dd8c8acc8ad8ce80ddddd8df8cdddedcd8)
	(_ent
		(_time 1497687572594)
	)
	(_comp
		(Accumulator
			(_object
				(_gen (_int size -1 1 29(_ent((i 8)))))
				(_port (_int clock -2 1 31(_ent (_in))))
				(_port (_int reset -2 1 32(_ent (_in))))
				(_port (_int zero -2 1 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 1 34(_array -2 ((_dto c 4 i 0)))))
				(_port (_int inA 2 1 34(_ent (_in))))
				(_port (_int sumSub -2 1 35(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 1 36(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 3 1 36(_ent (_out))))
			)
		)
		(Rotator
			(_object
				(_gen (_int size -1 1 12(_ent((i 8)))))
				(_gen (_int counterSize -1 1 13(_ent((i 8)))))
				(_port (_int clock -2 1 16(_ent (_in))))
				(_port (_int reset -2 1 17(_ent (_in))))
				(_port (_int sign -2 1 18(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 1 19(_array -2 ((_dto c 6 i 0)))))
				(_port (_int count 2 1 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 1 20(_array -2 ((_dto c 7 i 0)))))
				(_port (_int dataIn 3 1 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 1 21(_array -2 ((_dto c 8 i 0)))))
				(_port (_int otherData 4 1 21(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 1 22(_array -2 ((_dto c 9 i 0)))))
				(_port (_int shiftedOut 5 1 22(_ent (_out))))
				(_port (_int zeroOut -2 1 23(_ent (_out))))
				(_port (_int msb -2 1 24(_ent (_out))))
			)
		)
	)
	(_inst counter 1 62(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((zero)(zeroCounter))
			((inA)(counterIn))
			((sumSub)((i 2)))
			((value)(test_count))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_inst rotatorUnderTest 1 78(_comp Rotator)
		(_gen
			((size)((i 14)))
			((counterSize)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((sign)(test_shiftedB(13)))
			((count)(test_count))
			((dataIn)(test_inA))
			((otherData)(test_shiftedB))
			((shiftedOut)(test_shiftedA))
			((zeroOut)(test_zeroA))
			((msb)(test_msbA))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)((i 14)))
				((counterSize)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 1 41(_arch((i 14)))))
		(_cnst (_int COUNTER_SIZE -1 1 42(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -1 1 43(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~1310 1 45(_array -2 ((_dto i 13 i 0)))))
		(_sig (_int test_inA 0 1 45(_arch(_uni))))
		(_sig (_int test_shiftedB 0 1 46(_arch(_uni))))
		(_sig (_int test_shiftedA 0 1 47(_arch(_uni))))
		(_sig (_int test_msbA -2 1 48(_arch(_uni))))
		(_sig (_int test_zeroA -2 1 49(_arch(_uni))))
		(_sig (_int test_reset -2 1 51(_arch(_uni((i 3))))))
		(_sig (_int test_clock -2 1 52(_arch(_uni((i 2))))))
		(_sig (_int test_end -2 1 53(_arch(_uni((i 2))))))
		(_type (_int ~STD_ULOGIC_VECTOR{COUNTER_SIZE-1~downto~0}~13 1 55(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_count 1 1 55(_arch(_uni))))
		(_sig (_int counterIn 1 1 56(_arch(_uni))))
		(_sig (_int zeroCounter -2 1 57(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 1 73(_assignment (_trgt(10))(_sens(8))(_mon))))
			(line__74(_arch 1 1 74(_assignment (_trgt(9))(_sens(10))(_mon))))
			(line__95(_arch 2 1 95(_assignment (_trgt(6))(_sens(6)(7)))))
			(driveProcess(_arch 3 1 99(_prcs (_wait_for)(_trgt(0)(1)(5)(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 515)
		(33686018 33686018 50463234 771)
		(50529027 50529027 50529027 515)
		(33686018 33686018 33686018 514)
		(50529027 50529027 50529027 771)
	)
	(_model . Rotator_Arch_TB 10 -1)
)
I 000056 55 4933          1497690363584 Rotator_Arch_TB
(_unit VHDL (rotatorb_tb 0 5(rotator_arch_tb 0 8))
	(_version vd0)
	(_time 1497690363585 2017.06.17 11:06:03)
	(_source (\./../../../test/rotatorB_tb.vhd\))
	(_parameters tan)
	(_code 47434d45161117511747531d404045414542114043)
	(_ent
		(_time 1497690363569)
	)
	(_comp
		(Accumulator
			(_object
				(_gen (_int size -1 0 29(_ent((i 8)))))
				(_port (_int clock -2 0 31(_ent (_in))))
				(_port (_int reset -2 0 32(_ent (_in))))
				(_port (_int zero -2 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 34(_array -2 ((_dto c 5 i 0)))))
				(_port (_int inA 2 0 34(_ent (_in))))
				(_port (_int sumSub -2 0 35(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 36(_array -2 ((_dto c 6 i 0)))))
				(_port (_int value 3 0 36(_ent (_out))))
			)
		)
		(Rotator
			(_object
				(_gen (_int size -1 0 12(_ent((i 8)))))
				(_gen (_int counterSize -1 0 13(_ent((i 8)))))
				(_port (_int clock -2 0 16(_ent (_in))))
				(_port (_int reset -2 0 17(_ent (_in))))
				(_port (_int sign -2 0 18(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 19(_array -2 ((_dto c 7 i 0)))))
				(_port (_int count 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 8 i 0)))))
				(_port (_int dataIn 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 9 i 0)))))
				(_port (_int otherData 4 0 21(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 22(_array -2 ((_dto c 10 i 0)))))
				(_port (_int shiftedOut 5 0 22(_ent (_out))))
				(_port (_int zeroOut -2 0 23(_ent (_out))))
				(_port (_int msb -2 0 24(_ent (_out))))
			)
		)
	)
	(_inst counter 0 62(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((zero)(zeroCounter))
			((inA)(counterIn))
			((sumSub)((i 2)))
			((value)(test_count))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_inst rotatorUnderTest 0 80(_comp Rotator)
		(_gen
			((size)((i 14)))
			((counterSize)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((sign)(test_notMsbB))
			((count)(test_count))
			((dataIn)(test_inB))
			((otherData)(test_shiftedA))
			((shiftedOut)(test_shiftedB))
			((zeroOut)(_open))
			((msb)(test_msbB))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)((i 14)))
				((counterSize)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 41(_arch((i 14)))))
		(_cnst (_int COUNTER_SIZE -1 0 42(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -1 0 43(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~1310 0 45(_array -2 ((_dto i 13 i 0)))))
		(_sig (_int test_inB 0 0 45(_arch(_uni))))
		(_sig (_int test_shiftedB 0 0 46(_arch(_uni))))
		(_sig (_int test_shiftedA 0 0 47(_arch(_uni))))
		(_sig (_int test_msbB -2 0 48(_arch(_uni))))
		(_sig (_int test_notMsbB -2 0 49(_arch(_uni))))
		(_sig (_int test_reset -2 0 51(_arch(_uni((i 3))))))
		(_sig (_int test_clock -2 0 52(_arch(_uni((i 2))))))
		(_sig (_int test_end -2 0 53(_arch(_uni((i 2))))))
		(_type (_int ~STD_ULOGIC_VECTOR{COUNTER_SIZE-1~downto~0}~13 0 55(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_count 1 0 55(_arch(_uni))))
		(_sig (_int counterIn 1 0 56(_arch(_uni))))
		(_sig (_int zeroCounter -2 0 57(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_trgt(10))(_sens(8))(_mon))))
			(line__74(_arch 1 0 74(_assignment (_trgt(9))(_sens(10))(_mon))))
			(line__78(_arch 2 0 78(_assignment (_alias((test_notMsbB)(test_shiftedB(13))))(_simpleassign BUF)(_trgt(4))(_sens(1(13))))))
			(line__97(_arch 3 0 97(_assignment (_trgt(6))(_sens(6)(7)))))
			(driveProcess(_arch 4 0 101(_prcs (_wait_for)(_trgt(0)(2)(5)(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 50463234 771)
		(33686018 33686018 33686018 515)
		(33686018 33686018 50463234 514)
		(33686018 33686018 33686018 770)
		(33686018 33686018 33686018 514)
	)
	(_model . Rotator_Arch_TB 11 -1)
)
I 000056 55 4933          1497690379006 Rotator_Arch_TB
(_unit VHDL (rotatorb_tb 0 5(rotator_arch_tb 0 8))
	(_version vd0)
	(_time 1497690379007 2017.06.17 11:06:19)
	(_source (\./../../../test/rotatorB_tb.vhd\))
	(_parameters tan)
	(_code 8585838bd6d3d593d58591df828287838780d38281)
	(_ent
		(_time 1497690363568)
	)
	(_comp
		(Accumulator
			(_object
				(_gen (_int size -1 0 29(_ent((i 8)))))
				(_port (_int clock -2 0 31(_ent (_in))))
				(_port (_int reset -2 0 32(_ent (_in))))
				(_port (_int zero -2 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 34(_array -2 ((_dto c 5 i 0)))))
				(_port (_int inA 2 0 34(_ent (_in))))
				(_port (_int sumSub -2 0 35(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 36(_array -2 ((_dto c 6 i 0)))))
				(_port (_int value 3 0 36(_ent (_out))))
			)
		)
		(Rotator
			(_object
				(_gen (_int size -1 0 12(_ent((i 8)))))
				(_gen (_int counterSize -1 0 13(_ent((i 8)))))
				(_port (_int clock -2 0 16(_ent (_in))))
				(_port (_int reset -2 0 17(_ent (_in))))
				(_port (_int sign -2 0 18(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 19(_array -2 ((_dto c 7 i 0)))))
				(_port (_int count 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 8 i 0)))))
				(_port (_int dataIn 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 9 i 0)))))
				(_port (_int otherData 4 0 21(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 22(_array -2 ((_dto c 10 i 0)))))
				(_port (_int shiftedOut 5 0 22(_ent (_out))))
				(_port (_int zeroOut -2 0 23(_ent (_out))))
				(_port (_int msb -2 0 24(_ent (_out))))
			)
		)
	)
	(_inst counter 0 62(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((zero)(zeroCounter))
			((inA)(counterIn))
			((sumSub)((i 2)))
			((value)(test_count))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_inst rotatorUnderTest 0 80(_comp Rotator)
		(_gen
			((size)((i 14)))
			((counterSize)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((sign)(test_notMsbB))
			((count)(test_count))
			((dataIn)(test_inB))
			((otherData)(test_shiftedA))
			((shiftedOut)(test_shiftedB))
			((zeroOut)(_open))
			((msb)(test_msbB))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)((i 14)))
				((counterSize)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 41(_arch((i 14)))))
		(_cnst (_int COUNTER_SIZE -1 0 42(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -1 0 43(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~1310 0 45(_array -2 ((_dto i 13 i 0)))))
		(_sig (_int test_inB 0 0 45(_arch(_uni))))
		(_sig (_int test_shiftedB 0 0 46(_arch(_uni))))
		(_sig (_int test_shiftedA 0 0 47(_arch(_uni))))
		(_sig (_int test_msbB -2 0 48(_arch(_uni))))
		(_sig (_int test_notMsbB -2 0 49(_arch(_uni))))
		(_sig (_int test_reset -2 0 51(_arch(_uni((i 3))))))
		(_sig (_int test_clock -2 0 52(_arch(_uni((i 2))))))
		(_sig (_int test_end -2 0 53(_arch(_uni((i 2))))))
		(_type (_int ~STD_ULOGIC_VECTOR{COUNTER_SIZE-1~downto~0}~13 0 55(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_count 1 0 55(_arch(_uni))))
		(_sig (_int counterIn 1 0 56(_arch(_uni))))
		(_sig (_int zeroCounter -2 0 57(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_trgt(10))(_sens(8))(_mon))))
			(line__74(_arch 1 0 74(_assignment (_trgt(9))(_sens(10))(_mon))))
			(line__78(_arch 2 0 78(_assignment (_alias((test_notMsbB)(test_shiftedB(13))))(_simpleassign BUF)(_trgt(4))(_sens(1(13))))))
			(line__97(_arch 3 0 97(_assignment (_trgt(6))(_sens(6)(7)))))
			(driveProcess(_arch 4 0 101(_prcs (_wait_for)(_trgt(0)(2)(5)(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 50463234 771)
		(33686018 33686018 33686018 515)
		(33686018 33686018 50463234 514)
		(33686018 33686018 33686018 770)
		(33686018 33686018 33686018 514)
	)
	(_model . Rotator_Arch_TB 11 -1)
)
I 000055 55 797           1497690602071 FullAdder_Arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 14))
	(_version vd0)
	(_time 1497690602072 2017.06.17 11:10:02)
	(_source (\./../../../src/fulladder.vhd\))
	(_parameters tan)
	(_code dc8e888f8a8bdbca8edbcd8689dad8dad9dbdedada)
	(_ent
		(_time 1497272646463)
	)
	(_object
		(_port (_int inB -1 0 6(_ent(_in))))
		(_port (_int inA -1 0 7(_ent(_in))))
		(_port (_int carryIn -1 0 8(_ent(_in))))
		(_port (_int carryOut -1 0 9(_ent(_out))))
		(_port (_int sum -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(4))(_sens(0)(1)(2)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FullAdder_Arch 2 -1)
)
I 000055 55 1063          1497690602163 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497690602164 2017.06.17 11:10:02)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code 396b6d3d326e682f3f3820626b3e3d3f3c3e3b3f3e)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
I 000063 55 2304          1497690602228 ArithmeticShifter_Arch
(_unit VHDL (arithmeticshifter 0 5(arithmeticshifter_arch 0 17))
	(_version vd0)
	(_time 1497690602229 2017.06.17 11:10:02)
	(_source (\./../../../src/arithmeticshifter.vhd\))
	(_parameters tan)
	(_code 782a2a78722f256f7e2a60227d7e7d7f7c7e717e7b)
	(_ent
		(_time 1497519573036)
	)
	(_comp
		(MuxWithOffset
			(_object
				(_gen (_int size -1 0 20(_ent((i 8)))))
				(_gen (_int selSize -1 0 21(_ent((i 3)))))
				(_gen (_int offset -3 0 22(_ent((i 0)))))
				(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~13 0 25(_array -2 ((_dto c 0 i 0)))))
				(_port (_int sel 4 0 25(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 26(_array -2 ((_dto c 1 i 0)))))
				(_port (_int input 5 0 26(_ent (_in))))
				(_port (_int output -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate generateMuxes 0 32(_for 3 )
		(_inst mux 0 33(_comp MuxWithOffset)
			(_gen
				((size)(_code 2))
				((selSize)(_code 3))
				((offset)(_code 4))
			)
			(_port
				((sel)(shift))
				((input)(input))
				((output)(output(_object 2)))
			)
			(_use (_ent . MuxWithOffset)
				(_gen
					((size)(_code 5))
					((selSize)(_code 6))
					((offset)(_code 7))
				)
				(_port
					((sel)(sel))
					((input)(input))
					((output)(output))
				)
			)
		)
		(_object
			(_cnst (_int i 3 0 32(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int shiftSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~12 0 11(_array -2 ((_dto c 8 i 0)))))
		(_port (_int shift 0 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 9 i 0)))))
		(_port (_int input 1 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 10 i 0)))))
		(_port (_int output 2 0 13(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 32(_scalar (_to i 0 c 11))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_Arch 12 -1)
)
I 000059 55 1304          1497690602304 MuxWithOffset_Arch
(_unit VHDL (muxwithoffset 0 5(muxwithoffset_arch 0 18))
	(_version vd0)
	(_time 1497690602305 2017.06.17 11:10:02)
	(_source (\./../../../src/muxwithoffset.vhd\))
	(_parameters tan)
	(_code c694c192c5909ad1c3c1df9d93c0cec090c0c0c0c0)
	(_ent
		(_time 1497531642080)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int selSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_gen (_int offset -2 0 9 \0\ (_ent gms((i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~12 0 12(_array -3 ((_dto c 1 i 0)))))
		(_port (_int sel 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -3 ((_dto c 2 i 0)))))
		(_port (_int input 1 0 13(_ent(_in))))
		(_port (_int output -3 0 14(_ent(_out))))
		(_var (_int selValue -2 0 22(_prcs 0((i 0)))))
		(_prcs
			(selection(_arch 0 0 21(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . MuxWithOffset_Arch 3 -1)
)
I 000066 55 2353          1497690602368 ArithmeticShifter_TB_Arch
(_unit VHDL (arithmeticshifter_tb 0 5(arithmeticshifter_tb_arch 0 8))
	(_version vd0)
	(_time 1497690602369 2017.06.17 11:10:02)
	(_source (\./../../../test/shifter_tb.vhd\))
	(_parameters tan)
	(_code 045651030253591303541c5e0102010300020d0207)
	(_ent
		(_time 1497519168129)
	)
	(_comp
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 15(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 16(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int shift 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 4 0 21(_ent (_out))))
			)
		)
	)
	(_inst shifterUnderTest 0 32(_comp ArithmeticShifter)
		(_gen
			((size)((i 12)))
			((shiftSize)((i 4)))
		)
		(_port
			((shift)(test_shift))
			((input)(test_in))
			((output)(_open))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)((i 12)))
				((shiftSize)((i 4)))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 10(_arch((i 12)))))
		(_cnst (_int SHIFT_SIZE -1 0 11(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~134 0 25(_array -2 ((_dto i 11 i 0)))))
		(_sig (_int test_in 0 0 25(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 26(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_shift 1 0 26(_arch(_uni))))
		(_sig (_int test_clock -2 0 28(_arch(_uni((i 2)))(_event))))
		(_sig (_int test_end -2 0 29(_arch(_uni((i 2))))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_trgt(2))(_sens(2)(3)))))
			(driveProcess(_arch 1 0 47(_prcs (_trgt(0)(1)(3))(_sens(2))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_TB_Arch 5 -1)
)
I 000057 55 3248          1497690602445 Accumulator_Arch
(_unit VHDL (accumulator 0 4(accumulator_arch 0 16))
	(_version vd0)
	(_time 1497690602446 2017.06.17 11:10:02)
	(_source (\./../../../src/accumulator.vhd\))
	(_parameters tan)
	(_code 5301065053040444525c1708075500555254575505)
	(_ent
		(_time 1497540646602)
	)
	(_comp
		(AdderSubtractor
			(_object
				(_gen (_int size -1 0 18(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inA 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 3 i 0)))))
				(_port (_int inB 4 0 21(_ent (_in))))
				(_port (_int sumSub -2 0 22(_ent (_in))))
				(_port (_int carryOut -2 0 23(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 24(_array -2 ((_dto c 4 i 0)))))
				(_port (_int value 5 0 24(_ent (_out))))
			)
		)
		(GRegister
			(_object
				(_gen (_int size -1 0 29(_ent((i 8)))))
				(_port (_int clock -2 0 31(_ent (_in))))
				(_port (_int reset -2 0 32(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 33(_array -2 ((_dto c 5 i 0)))))
				(_port (_int data 3 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 34(_array -2 ((_dto c 6 i 0)))))
				(_port (_int value 4 0 34(_ent (_out))))
			)
		)
	)
	(_inst addsubInstance 0 48(_comp AdderSubtractor)
		(_gen
			((size)(_code 7))
		)
		(_port
			((inA)(inA))
			((inB)(loopback))
			((sumSub)(sumSub))
			((carryOut)(_open))
			((value)(data))
		)
		(_use (_ent . AdderSubtractor)
			(_gen
				((size)(_code 8))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((sumSub)(sumSub))
				((carryOut)(carryOut))
				((value)(value))
			)
		)
	)
	(_inst registerInstance 0 58(_comp GRegister)
		(_gen
			((size)(_code 9))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((data)(data))
			((value)(cvalue))
		)
		(_use (_ent . GRegister)
			(_gen
				((size)(_code 10))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((data)(data))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 7(_ent(_in))))
		(_port (_int reset -2 0 8(_ent(_in))))
		(_port (_int zero -2 0 9(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 10(_array -2 ((_dto c 11 i 0)))))
		(_port (_int inA 0 0 10(_ent(_in))))
		(_port (_int sumSub -2 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2 ((_dto c 12 i 0)))))
		(_port (_int value 1 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 39(_array -2 ((_dto c 13 i 0)))))
		(_sig (_int data 2 0 39(_arch(_uni))))
		(_sig (_int cvalue 2 0 43(_arch(_uni))))
		(_sig (_int loopback 2 0 44(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_trgt(5))(_sens(7)))))
			(line__72(_arch 1 0 72(_assignment (_trgt(8))(_sens(2)(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Accumulator_Arch 14 -1)
)
I 000061 55 3350          1497690602508 AdderSubtractor_Arch
(_unit VHDL (addersubtractor 0 5(addersubtractor_arch 0 16))
	(_version vd0)
	(_time 1497690602509 2017.06.17 11:10:02)
	(_source (\./../../../src/addersubtractor.vhd\))
	(_parameters tan)
	(_code 91c3c49e94c6c18790c583cac39694979396959693)
	(_ent
		(_time 1497540646633)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int inA -2 0 20(_ent (_in))))
				(_port (_int inB -2 0 21(_ent (_in))))
				(_port (_int carryIn -2 0 22(_ent (_in))))
				(_port (_int carryOut -2 0 23(_ent (_out))))
				(_port (_int sum -2 0 24(_ent (_out))))
			)
		)
	)
	(_generate generateFullAdders 0 37(_for 5 )
		(_generate first 0 42(_if 1)
			(_inst fullAdderFirst 0 43(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(sumSub))
					((carryOut)(carryWires(_object 1)))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate internal 0 54(_if 2)
			(_inst fullAdderInternal 0 55(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 3)))
					((carryOut)(carryWires(_object 1)))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate last 0 66(_if 4)
			(_inst fullAdderLast 0 67(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 5)))
					((carryOut)(carryOut))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_object
			(_cnst (_int i 5 0 37(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 6 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 8(_array -2 ((_dto c 6 i 0)))))
		(_port (_int inA 0 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2 ((_dto c 7 i 0)))))
		(_port (_int inB 1 0 9(_ent(_in))))
		(_port (_int sumSub -2 0 10(_ent(_in))))
		(_port (_int carryOut -2 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2 ((_dto c 8 i 0)))))
		(_port (_int value 2 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-2~downto~0}~13 0 28(_array -2 ((_dto c 9 i 0)))))
		(_sig (_int carryWires 3 0 28(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 29(_array -2 ((_dto c 10 i 0)))))
		(_sig (_int actualInA 4 0 29(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 37(_scalar (_to i 0 c 11))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment (_trgt(6))(_sens(0)(2)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . AdderSubtractor_Arch 12 -1)
)
I 000053 55 5442          1497690602585 Rotator_Arch
(_unit VHDL (rotator 0 5(rotator_arch 0 23))
	(_version vd0)
	(_time 1497690602586 2017.06.17 11:10:02)
	(_source (\./../../../src/rotator.vhd\))
	(_parameters tan)
	(_code df8c898ddf898fc9d9dfcb85d8d8ddd8ddd989d8db)
	(_ent
		(_time 1497542215880)
	)
	(_comp
		(ShiftAdjuster
			(_object
				(_gen (_int size -1 0 50(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 53(_array -2 ((_dto c 5 i 0)))))
				(_port (_int input 6 0 53(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 54(_array -2 ((_dto c 6 i 0)))))
				(_port (_int output 7 0 54(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -1 0 25(_ent((i 8)))))
				(_port (_int clock -2 0 27(_ent (_in))))
				(_port (_int reset -2 0 28(_ent (_in))))
				(_port (_int zero -2 0 29(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 30(_array -2 ((_dto c 7 i 0)))))
				(_port (_int inA 6 0 30(_ent (_in))))
				(_port (_int sumSub -2 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 32(_array -2 ((_dto c 8 i 0)))))
				(_port (_int value 7 0 32(_ent (_out))))
			)
		)
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 38(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 39(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 42(_array -2 ((_dto c 9 i 0)))))
				(_port (_int shift 6 0 42(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 43(_array -2 ((_dto c 10 i 0)))))
				(_port (_int input 7 0 43(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 44(_array -2 ((_dto c 11 i 0)))))
				(_port (_int output 8 0 44(_ent (_out))))
			)
		)
	)
	(_inst adjusterInstance 0 74(_comp ShiftAdjuster)
		(_gen
			((size)(_code 12))
		)
		(_port
			((input)(count))
			((output)(shift))
		)
		(_use (_ent . ShiftAdjuster)
			(_gen
				((size)(_code 13))
			)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst accumulatorInstance 0 83(_comp Accumulator)
		(_gen
			((size)(_code 14))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(otherData))
			((sumSub)(sign))
			((value)(accData))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)(_code 15))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_inst shifter 0 94(_comp ArithmeticShifter)
		(_gen
			((size)(_code 16))
			((shiftSize)(_code 17))
		)
		(_port
			((shift)(shift))
			((input)(actualData))
			((output)(shiftedOut))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)(_code 18))
				((shiftSize)(_code 19))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst checkHalfPi 0 107(_comp Accumulator)
		(_gen
			((size)(_code 20))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(zeroData))
			((sumSub)((i 2)))
			((value)(zeroDataOut))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)(_code 21))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int counterSize -1 0 8 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in))))
		(_port (_int reset -2 0 12(_ent(_in))))
		(_port (_int sign -2 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~12 0 14(_array -2 ((_dto c 22 i 0)))))
		(_port (_int count 0 0 14(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 15(_array -2 ((_dto c 23 i 0)))))
		(_port (_int dataIn 1 0 15(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2 ((_dto c 24 i 0)))))
		(_port (_int otherData 2 0 16(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 17(_array -2 ((_dto c 25 i 0)))))
		(_port (_int shiftedOut 3 0 17(_ent(_out))))
		(_port (_int zeroOut -2 0 18(_ent(_out))))
		(_port (_int msb -2 0 19(_ent(_out))))
		(_sig (_int zero -2 0 58(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1312 0 59(_array -2 ((_dto c 26 i 0)))))
		(_sig (_int actualData 4 0 59(_arch(_uni))))
		(_sig (_int accData 4 0 60(_arch(_uni))))
		(_sig (_int zeroData 4 0 61(_arch(_uni))))
		(_sig (_int zeroDataOut 4 0 62(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 63(_array -2 ((_dto c 27 i 0)))))
		(_sig (_int shift 5 0 63(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_trgt(9))(_sens(3))(_mon))))
			(line__70(_arch 1 0 70(_assignment (_trgt(10))(_sens(9)(11)(4)))))
			(line__72(_arch 2 0 72(_assignment (_trgt(8))(_sens(10(_index 28)))(_read(10(_index 29))))))
			(line__105(_arch 3 0 105(_assignment (_trgt(12))(_sens(9)(4)))))
			(line__118(_arch 4 0 118(_assignment (_trgt(7))(_sens(9)(13))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Rotator_Arch 30 -1)
)
I 000059 55 2218          1497690602665 ShiftAdjuster_Arch
(_unit VHDL (shiftadjuster 0 5(shiftadjuster_arch 0 15))
	(_version vd0)
	(_time 1497690602666 2017.06.17 11:10:02)
	(_source (\./../../../src/shiftadjuster.vhd\))
	(_parameters tan)
	(_code 2d7e7b29717a703b292239777d2b292b7c2a282a2e)
	(_ent
		(_time 1497540646711)
	)
	(_comp
		(AdderSubtractor
			(_object
				(_gen (_int size -1 0 17(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 19(_array -2 ((_dto c 1 i 0)))))
				(_port (_int inA 3 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 20(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inB 4 0 20(_ent (_in))))
				(_port (_int sumSub -2 0 21(_ent (_in))))
				(_port (_int carryOut -2 0 22(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 23(_array -2 ((_dto c 3 i 0)))))
				(_port (_int value 5 0 23(_ent (_out))))
			)
		)
	)
	(_inst subtractor 0 32(_comp AdderSubtractor)
		(_gen
			((size)(_code 4))
		)
		(_port
			((inA)((_others(i 3))))
			((inB)(input))
			((sumSub)((i 2)))
			((carryOut)(_open))
			((value)(subOutput))
		)
		(_use (_ent . AdderSubtractor)
			(_gen
				((size)(_code 5))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((sumSub)(sumSub))
				((carryOut)(carryOut))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 10(_array -2 ((_dto c 6 i 0)))))
		(_port (_int input 0 0 10(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2 ((_dto c 7 i 0)))))
		(_port (_int output 1 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 27(_array -2 ((_dto c 8 i 0)))))
		(_sig (_int subOutput 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ShiftAdjuster_Arch 9 -1)
)
I 000062 55 2862          1497690602743 ShiftAdjuster_TB_Arch
(_unit VHDL (shiftadjuster_tb 0 5(shiftadjuster_tb_arch 0 8))
	(_version vd0)
	(_time 1497690602744 2017.06.17 11:10:02)
	(_source (\./../../../test/asjuster_tb.vhd\))
	(_parameters tan)
	(_code 7b282d7a212c266d792f6f212b7d7f7d2a7c7e7c78)
	(_ent
		(_time 1497541178009)
	)
	(_comp
		(ShiftAdjuster
			(_object
				(_gen (_int size -1 0 14(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 17(_array -2 ((_dto c 2 i 0)))))
				(_port (_int input 1 0 17(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 18(_array -2 ((_dto c 3 i 0)))))
				(_port (_int output 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -1 0 23(_ent((i 8)))))
				(_port (_int clock -2 0 25(_ent (_in))))
				(_port (_int reset -2 0 26(_ent (_in))))
				(_port (_int zero -2 0 27(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 28(_array -2 ((_dto c 4 i 0)))))
				(_port (_int inA 1 0 28(_ent (_in))))
				(_port (_int sumSub -2 0 29(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 30(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 2 0 30(_ent (_out))))
			)
		)
	)
	(_inst adjusterUnderTest 0 42(_comp ShiftAdjuster)
		(_gen
			((size)((i 4)))
		)
		(_port
			((input)(test_in))
			((output)(test_shift))
		)
		(_use (_ent . ShiftAdjuster)
			(_gen
				((size)((i 4)))
			)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst counter 0 49(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((zero)((i 2)))
			((inA)(_code 6))
			((sumSub)((i 2)))
			((value)(test_in))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_cnst (_int SHIFT_SIZE -1 0 10(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 34(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_in 0 0 34(_arch(_uni))))
		(_sig (_int test_shift 0 0 35(_arch(_uni))))
		(_sig (_int test_reset -2 0 37(_arch(_uni((i 3))))))
		(_sig (_int test_clock -2 0 38(_arch(_uni((i 2))))))
		(_sig (_int test_end -2 0 39(_arch(_uni((i 2))))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment (_trgt(3))(_sens(3)(4)))))
			(driveProcess(_arch 1 0 64(_prcs (_wait_for)(_trgt(2)(4)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ShiftAdjuster_TB_Arch 7 -1)
)
I 000051 55 3307          1497690602806 Atan2_Arch
(_unit VHDL (atan2 0 5(atan2_arch 0 17))
	(_version vd0)
	(_time 1497690602807 2017.06.17 11:10:02)
	(_source (\./../../../src/atan2.vhd\))
	(_parameters tan)
	(_code bae8eeefefedefacecbea8e0eabdbebcbbbcefb9b8)
	(_ent
		(_time 1497683728596)
	)
	(_comp
		(Accumulator
			(_object
				(_gen (_int size -2 0 27(_ent((i 8)))))
				(_port (_int clock -1 0 29(_ent (_in))))
				(_port (_int reset -1 0 30(_ent (_in))))
				(_port (_int zero -1 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 32(_array -1 ((_dto c 3 i 0)))))
				(_port (_int inA 6 0 32(_ent (_in))))
				(_port (_int sumSub -1 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -1 ((_dto c 4 i 0)))))
				(_port (_int value 7 0 34(_ent (_out))))
			)
		)
	)
	(_inst atanAccumulator 0 46(_comp Accumulator)
		(_gen
			((size)((i 12)))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(atanFromLut))
			((sumSub)(msbB))
			((value)(atan2Out))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 12)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_port (_int clock -1 0 7(_ent(_in))))
		(_port (_int reset -1 0 8(_ent(_in))))
		(_port (_int msbB -1 0 9(_ent(_in))))
		(_port (_int zeroA -1 0 10(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{4-1~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int count 0 0 11(_ent(_in))))
		(_port (_int valid -1 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~12 0 13(_array -1 ((_dto i 11 i 0)))))
		(_port (_int atan2Out 1 0 13(_ent(_out))))
		(_cnst (_int SIZE -2 0 19(_arch((i 12)))))
		(_cnst (_int COUNTER_SIZE -2 0 20(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -2 0 21(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~13 0 23(_array -1 ((_dto i 11 i 0)))))
		(_type (_int bin_array 0 23(_array 2 ((_uto i 0 i 2147483647)))))
		(_type (_int ~bin_array~13 0 24(_array 2 ((_to i 0 i 10)))))
		(_cnst (_int lut 4 0 24(_arch(((_string \"001100100100"\))((_string \"000110010010"\))((_string \"000011101101"\))((_string \"000001111101"\))((_string \"000001000000"\))((_string \"000000100000"\))((_string \"000000010000"\))((_string \"000000001000"\))((_string \"000000000100"\))((_string \"000000000010"\))((_string \"000000000001"\))))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~136 0 38(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int atanFromLut 5 0 38(_arch(_uni))))
		(_sig (_int zero -1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment (_trgt(8))(_sens(4))(_mon))))
			(line__43(_arch 1 0 43(_assignment (_trgt(7))(_sens(8)(3)(4))(_mon))))
			(line__44(_arch 2 0 44(_assignment (_alias((valid)(zero)))(_simpleassign BUF)(_trgt(5))(_sens(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Atan2_Arch 5 -1)
)
I 000052 55 3974          1497690602882 CORDIC_Arch
(_unit VHDL (cordic 0 4(cordic_arch 0 21))
	(_version vd0)
	(_time 1497690602883 2017.06.17 11:10:02)
	(_source (\./../../../src/cordic.vhd\))
	(_parameters tan)
	(_code 085a5d0e565e5e1e090c11525a0e0b0e5e0f0a0e0c)
	(_ent
		(_time 1497684937291)
	)
	(_comp
		(Rotator
			(_object
				(_gen (_int size -1 0 24(_ent((i 8)))))
				(_gen (_int counterSize -1 0 25(_ent((i 8)))))
				(_port (_int clock -2 0 28(_ent (_in))))
				(_port (_int reset -2 0 29(_ent (_in))))
				(_port (_int sign -2 0 30(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 31(_array -2 ((_dto c 2 i 0)))))
				(_port (_int count 4 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -2 ((_dto c 3 i 0)))))
				(_port (_int dataIn 5 0 32(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 33(_array -2 ((_dto c 4 i 0)))))
				(_port (_int otherData 6 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -2 ((_dto c 5 i 0)))))
				(_port (_int shiftedOut 7 0 34(_ent (_out))))
				(_port (_int zeroOut -2 0 35(_ent (_out))))
				(_port (_int msb -2 0 36(_ent (_out))))
			)
		)
	)
	(_inst rotatorA 0 49(_comp Rotator)
		(_gen
			((size)(_code 6))
			((counterSize)(_code 7))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((sign)(msb))
			((count)(count))
			((dataIn)(inA))
			((otherData)(shiftedB))
			((shiftedOut)(shiftedA))
			((zeroOut)(zeroA))
			((msb)(_open))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)(_code 8))
				((counterSize)(_code 9))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_inst rotatorB 0 67(_comp Rotator)
		(_gen
			((size)(_code 10))
			((counterSize)(_code 11))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((sign)(notMsb))
			((count)(count))
			((dataIn)(inB))
			((otherData)(shiftedA))
			((shiftedOut)(shiftedB))
			((zeroOut)(_open))
			((msb)(msb))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)(_code 12))
				((counterSize)(_code 13))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 6 \8\ (_ent gms((i 8)))))
		(_gen (_int counterSize -1 0 7 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 10(_ent(_in))))
		(_port (_int reset -2 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 14 i 0)))))
		(_port (_int inA 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 15 i 0)))))
		(_port (_int inB 1 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~12 0 14(_array -2 ((_dto c 16 i 0)))))
		(_port (_int count 2 0 14(_ent(_in))))
		(_port (_int zeroA -2 0 15(_ent(_out))))
		(_port (_int msbB -2 0 16(_ent(_out))))
		(_sig (_int msb -2 0 40(_arch(_uni))))
		(_sig (_int notMsb -2 0 41(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 42(_array -2 ((_dto c 17 i 0)))))
		(_sig (_int shiftedA 3 0 42(_arch(_uni))))
		(_sig (_int shiftedB 3 0 43(_arch(_uni))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment (_alias((msbB)(msb)))(_simpleassign BUF)(_trgt(6))(_sens(7)))))
			(line__47(_arch 1 0 47(_assignment (_alias((notMsb)(msb)))(_simpleassign "not")(_trgt(8))(_sens(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . CORDIC_Arch 18 -1)
)
I 000057 55 5248          1497690602946 CORDICAtan2_Arch
(_unit VHDL (cordicatan2 0 5(cordicatan2_arch 0 17))
	(_version vd0)
	(_time 1497690602959 2017.06.17 11:10:02)
	(_source (\./../../../src/cordicatan2.vhd\))
	(_parameters tan)
	(_code 560403550600004055574f0c045057515250575003)
	(_ent
		(_time 1497684199664)
	)
	(_comp
		(Atan2
			(_object
				(_port (_int clock -1 0 26(_ent (_in))))
				(_port (_int reset -1 0 27(_ent (_in))))
				(_port (_int msbB -1 0 28(_ent (_in))))
				(_port (_int zeroA -1 0 29(_ent (_in))))
				(_port (_int count 1 0 30(_ent (_in))))
				(_port (_int valid -1 0 31(_ent (_out))))
				(_port (_int atan2Out 2 0 32(_ent (_out))))
			)
		)
		(CORDIC
			(_object
				(_gen (_int size -2 0 38(_ent((i 8)))))
				(_gen (_int counterSize -2 0 39(_ent((i 8)))))
				(_port (_int clock -1 0 42(_ent (_in))))
				(_port (_int reset -1 0 43(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 44(_array -1 ((_dto c 4 i 0)))))
				(_port (_int inA 5 0 44(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 45(_array -1 ((_dto c 5 i 0)))))
				(_port (_int inB 6 0 45(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 46(_array -1 ((_dto c 6 i 0)))))
				(_port (_int count 7 0 46(_ent (_in))))
				(_port (_int zeroA -1 0 47(_ent (_out))))
				(_port (_int msbB -1 0 48(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -2 0 54(_ent((i 8)))))
				(_port (_int clock -1 0 56(_ent (_in))))
				(_port (_int reset -1 0 57(_ent (_in))))
				(_port (_int zero -1 0 58(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 59(_array -1 ((_dto c 7 i 0)))))
				(_port (_int inA 5 0 59(_ent (_in))))
				(_port (_int sumSub -1 0 60(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 61(_array -1 ((_dto c 8 i 0)))))
				(_port (_int value 6 0 61(_ent (_out))))
			)
		)
	)
	(_inst atan2Calculator 0 78(_comp Atan2)
		(_port
			((clock)(clock))
			((reset)(reset))
			((msbB)(msbB))
			((zeroA)(zeroA))
			((count)(count))
			((valid)(valid))
			((atan2Out)(atan2Out))
		)
		(_use (_ent . Atan2)
		)
	)
	(_inst cordicInstance 0 89(_comp CORDIC)
		(_gen
			((size)((i 14)))
			((counterSize)((i 4)))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((inA)(extendedA))
			((inB)(extendedB))
			((count)(count))
			((zeroA)(zeroA))
			((msbB)(msbB))
		)
		(_use (_ent . CORDIC)
			(_gen
				((size)((i 14)))
				((counterSize)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((inA)(inA))
				((inB)(inB))
				((count)(count))
				((zeroA)(zeroA))
				((msbB)(msbB))
			)
		)
	)
	(_inst counter 0 104(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zeroCounter))
			((inA)(counterIn))
			((sumSub)((i 2)))
			((value)(count))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_port (_int clock -1 0 7(_ent(_in))))
		(_port (_int reset -1 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~12 0 9(_array -1 ((_dto i 11 i 0)))))
		(_port (_int inA 0 0 9(_ent(_in))))
		(_port (_int inB 0 0 10(_ent(_in))))
		(_port (_int valid -1 0 11(_ent(_out))))
		(_port (_int atan2Out 0 0 12(_ent(_out))))
		(_cnst (_int SIZE -2 0 19(_arch((i 12)))))
		(_cnst (_int EXTENDED_SIZE -2 0 20(_arch((i 14)))))
		(_cnst (_int COUNTER_SIZE -2 0 21(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -2 0 22(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{4-1~downto~0}~13 0 30(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~13 0 32(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int zeroCounter -1 0 65(_arch(_uni))))
		(_sig (_int msbB -1 0 66(_arch(_uni))))
		(_sig (_int zeroA -1 0 67(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{COUNTER_SIZE-1~downto~0}~13 0 68(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int counterIn 3 0 68(_arch(_uni))))
		(_sig (_int count 3 0 69(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{EXTENDED_SIZE-1~downto~0}~13 0 71(_array -1 ((_dto i 13 i 0)))))
		(_sig (_int extendedA 4 0 71(_arch(_uni))))
		(_sig (_int extendedB 4 0 72(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment (_alias((extendedA)(inA(11))(inA(11))(inA)))(_trgt(11))(_sens(2)))))
			(line__76(_arch 1 0 76(_assignment (_alias((extendedB)(inB(11))(inB(11))(inB)))(_trgt(12))(_sens(3)))))
			(line__115(_arch 2 0 115(_assignment (_trgt(6))(_sens(10))(_mon))))
			(line__116(_arch 3 0 116(_assignment (_trgt(9))(_sens(6))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (0 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . CORDICAtan2_Arch 9 -1)
)
I 000060 55 1819          1497690603025 CORDICAtan2_TB_Arch
(_unit VHDL (cordicatan2_tb 0 5(cordicatan2_tb_arch 0 8))
	(_version vd0)
	(_time 1497690603026 2017.06.17 11:10:03)
	(_source (\./../../../test/cordicatan2_tb.vhd\))
	(_parameters tan)
	(_code 95c7c09ac6c3c38392c78ccfc793949291939493c0)
	(_ent
		(_time 1497684676213)
	)
	(_comp
		(CORDICAtan2
			(_object
				(_port (_int clock -1 0 12(_ent (_in))))
				(_port (_int reset -1 0 13(_ent (_in))))
				(_port (_int inA 0 0 14(_ent (_in))))
				(_port (_int inB 0 0 15(_ent (_in))))
				(_port (_int valid -1 0 16(_ent (_out))))
				(_port (_int atan2Out 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst cordicAtan2UnderTest 0 32(_comp CORDICAtan2)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((inA)(test_inA))
			((inB)(test_inB))
			((valid)(_open))
			((atan2Out)(_open))
		)
		(_use (_ent . CORDICAtan2)
		)
	)
	(_object
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~13 0 14(_array -1 ((_dto i 11 i 0)))))
		(_cnst (_int SIZE -2 0 21(_arch((i 12)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~13 0 23(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int test_inA 1 0 23(_arch(_uni))))
		(_sig (_int test_inB 1 0 24(_arch(_uni))))
		(_sig (_int test_reset -1 0 26(_arch(_uni((i 3))))))
		(_sig (_int test_clock -1 0 27(_arch(_uni((i 2))))))
		(_sig (_int test_end -1 0 28(_arch(_uni((i 2))))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment (_trgt(3))(_sens(3)(4)))))
			(driveProcess(_arch 1 0 46(_prcs (_wait_for)(_trgt(0)(1)(2)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 50463490)
		(33686018 33686018 50529026)
	)
	(_model . CORDICAtan2_TB_Arch 2 -1)
)
V 000056 55 4843          1497690603102 Rotator_Arch_TB
(_unit VHDL (rotator_tb 0 5(rotator_arch_tb 1 8))
	(_version vd0)
	(_time 1497690603103 2017.06.17 11:10:03)
	(_source (\./../../../test/rotator_tb.vhd\(\./../../../test/rotatorA_tb.vhd\)))
	(_parameters tan)
	(_code e3b0b7b0b6b5b3f5b3e1f7b9e4e4e1e6b5e4e7e5e1)
	(_ent
		(_time 1497687572594)
	)
	(_comp
		(Accumulator
			(_object
				(_gen (_int size -1 1 29(_ent((i 8)))))
				(_port (_int clock -2 1 31(_ent (_in))))
				(_port (_int reset -2 1 32(_ent (_in))))
				(_port (_int zero -2 1 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 1 34(_array -2 ((_dto c 4 i 0)))))
				(_port (_int inA 2 1 34(_ent (_in))))
				(_port (_int sumSub -2 1 35(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 1 36(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 3 1 36(_ent (_out))))
			)
		)
		(Rotator
			(_object
				(_gen (_int size -1 1 12(_ent((i 8)))))
				(_gen (_int counterSize -1 1 13(_ent((i 8)))))
				(_port (_int clock -2 1 16(_ent (_in))))
				(_port (_int reset -2 1 17(_ent (_in))))
				(_port (_int sign -2 1 18(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 1 19(_array -2 ((_dto c 6 i 0)))))
				(_port (_int count 2 1 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 1 20(_array -2 ((_dto c 7 i 0)))))
				(_port (_int dataIn 3 1 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 1 21(_array -2 ((_dto c 8 i 0)))))
				(_port (_int otherData 4 1 21(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 1 22(_array -2 ((_dto c 9 i 0)))))
				(_port (_int shiftedOut 5 1 22(_ent (_out))))
				(_port (_int zeroOut -2 1 23(_ent (_out))))
				(_port (_int msb -2 1 24(_ent (_out))))
			)
		)
	)
	(_inst counter 1 62(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((zero)(zeroCounter))
			((inA)(counterIn))
			((sumSub)((i 2)))
			((value)(test_count))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_inst rotatorUnderTest 1 78(_comp Rotator)
		(_gen
			((size)((i 14)))
			((counterSize)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((sign)(test_shiftedB(13)))
			((count)(test_count))
			((dataIn)(test_inA))
			((otherData)(test_shiftedB))
			((shiftedOut)(test_shiftedA))
			((zeroOut)(test_zeroA))
			((msb)(test_msbA))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)((i 14)))
				((counterSize)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 1 41(_arch((i 14)))))
		(_cnst (_int COUNTER_SIZE -1 1 42(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -1 1 43(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~1310 1 45(_array -2 ((_dto i 13 i 0)))))
		(_sig (_int test_inA 0 1 45(_arch(_uni))))
		(_sig (_int test_shiftedB 0 1 46(_arch(_uni))))
		(_sig (_int test_shiftedA 0 1 47(_arch(_uni))))
		(_sig (_int test_msbA -2 1 48(_arch(_uni))))
		(_sig (_int test_zeroA -2 1 49(_arch(_uni))))
		(_sig (_int test_reset -2 1 51(_arch(_uni((i 3))))))
		(_sig (_int test_clock -2 1 52(_arch(_uni((i 2))))))
		(_sig (_int test_end -2 1 53(_arch(_uni((i 2))))))
		(_type (_int ~STD_ULOGIC_VECTOR{COUNTER_SIZE-1~downto~0}~13 1 55(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_count 1 1 55(_arch(_uni))))
		(_sig (_int counterIn 1 1 56(_arch(_uni))))
		(_sig (_int zeroCounter -2 1 57(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 1 73(_assignment (_trgt(10))(_sens(8))(_mon))))
			(line__74(_arch 1 1 74(_assignment (_trgt(9))(_sens(10))(_mon))))
			(line__95(_arch 2 1 95(_assignment (_trgt(6))(_sens(6)(7)))))
			(driveProcess(_arch 3 1 99(_prcs (_wait_for)(_trgt(0)(1)(5)(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 515)
		(33686018 33686018 50463234 771)
		(50529027 50529027 50529027 515)
		(33686018 33686018 33686018 514)
		(50529027 50529027 50529027 771)
	)
	(_model . Rotator_Arch_TB 10 -1)
)
V 000056 55 4935          1497690603179 Rotator_Arch_TB
(_unit VHDL (rotatorb_tb 0 5(rotator_arch_tb 0 8))
	(_version vd0)
	(_time 1497690603180 2017.06.17 11:10:03)
	(_source (\./../../../test/rotatorB_tb.vhd\))
	(_parameters tan)
	(_code 31633334666761276131256b363633373334673635)
	(_ent
		(_time 1497690363568)
	)
	(_comp
		(Accumulator
			(_object
				(_gen (_int size -1 0 29(_ent((i 8)))))
				(_port (_int clock -2 0 31(_ent (_in))))
				(_port (_int reset -2 0 32(_ent (_in))))
				(_port (_int zero -2 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 34(_array -2 ((_dto c 5 i 0)))))
				(_port (_int inA 2 0 34(_ent (_in))))
				(_port (_int sumSub -2 0 35(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 36(_array -2 ((_dto c 6 i 0)))))
				(_port (_int value 3 0 36(_ent (_out))))
			)
		)
		(Rotator
			(_object
				(_gen (_int size -1 0 12(_ent((i 8)))))
				(_gen (_int counterSize -1 0 13(_ent((i 8)))))
				(_port (_int clock -2 0 16(_ent (_in))))
				(_port (_int reset -2 0 17(_ent (_in))))
				(_port (_int sign -2 0 18(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 19(_array -2 ((_dto c 7 i 0)))))
				(_port (_int count 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 8 i 0)))))
				(_port (_int dataIn 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 9 i 0)))))
				(_port (_int otherData 4 0 21(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 22(_array -2 ((_dto c 10 i 0)))))
				(_port (_int shiftedOut 5 0 22(_ent (_out))))
				(_port (_int zeroOut -2 0 23(_ent (_out))))
				(_port (_int msb -2 0 24(_ent (_out))))
			)
		)
	)
	(_inst counter 0 62(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((zero)(zeroCounter))
			((inA)(counterIn))
			((sumSub)((i 2)))
			((value)(test_count))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_inst rotatorUnderTest 0 80(_comp Rotator)
		(_gen
			((size)((i 14)))
			((counterSize)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((sign)(test_notMsbB))
			((count)(test_count))
			((dataIn)(test_inB))
			((otherData)(test_shiftedA))
			((shiftedOut)(test_shiftedB))
			((zeroOut)(_open))
			((msb)(test_msbB))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)((i 14)))
				((counterSize)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 41(_arch((i 14)))))
		(_cnst (_int COUNTER_SIZE -1 0 42(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -1 0 43(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~1310 0 45(_array -2 ((_dto i 13 i 0)))))
		(_sig (_int test_inB 0 0 45(_arch(_uni))))
		(_sig (_int test_shiftedB 0 0 46(_arch(_uni))))
		(_sig (_int test_shiftedA 0 0 47(_arch(_uni))))
		(_sig (_int test_msbB -2 0 48(_arch(_uni))))
		(_sig (_int test_notMsbB -2 0 49(_arch(_uni))))
		(_sig (_int test_reset -2 0 51(_arch(_uni((i 3))))))
		(_sig (_int test_clock -2 0 52(_arch(_uni((i 2))))))
		(_sig (_int test_end -2 0 53(_arch(_uni((i 2))))))
		(_type (_int ~STD_ULOGIC_VECTOR{COUNTER_SIZE-1~downto~0}~13 0 55(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_count 1 0 55(_arch(_uni))))
		(_sig (_int counterIn 1 0 56(_arch(_uni))))
		(_sig (_int zeroCounter -2 0 57(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_trgt(10))(_sens(8))(_mon))))
			(line__74(_arch 1 0 74(_assignment (_trgt(9))(_sens(10))(_mon))))
			(line__78(_arch 2 0 78(_assignment (_alias((test_notMsbB)(test_shiftedB(13))))(_simpleassign "not")(_trgt(4))(_sens(1(13))))))
			(line__97(_arch 3 0 97(_assignment (_trgt(6))(_sens(6)(7)))))
			(driveProcess(_arch 4 0 101(_prcs (_wait_for)(_trgt(0)(2)(5)(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 50463234 771)
		(33686018 33686018 33686018 515)
		(33686018 33686018 50463234 514)
		(33686018 33686018 33686018 770)
		(33686018 33686018 33686018 514)
	)
	(_model . Rotator_Arch_TB 11 -1)
)
I 000055 55 797           1497691001195 FullAdder_Arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 14))
	(_version vd0)
	(_time 1497691001196 2017.06.17 11:16:41)
	(_source (\./../../../src/fulladder.vhd\))
	(_parameters tan)
	(_code f1a1f5a0f5a6f6e7a3f6e0aba4f7f5f7f4f6f3f7f7)
	(_ent
		(_time 1497272646463)
	)
	(_object
		(_port (_int inB -1 0 6(_ent(_in))))
		(_port (_int inA -1 0 7(_ent(_in))))
		(_port (_int carryIn -1 0 8(_ent(_in))))
		(_port (_int carryOut -1 0 9(_ent(_out))))
		(_port (_int sum -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(4))(_sens(0)(1)(2)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FullAdder_Arch 2 -1)
)
I 000055 55 1063          1497691001351 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497691001352 2017.06.17 11:16:41)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code 8ddd8982dbdadc9b8b8c94d6df8a898b888a8f8b8a)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
I 000063 55 2304          1497691001461 ArithmeticShifter_Arch
(_unit VHDL (arithmeticshifter 0 5(arithmeticshifter_arch 0 17))
	(_version vd0)
	(_time 1497691001462 2017.06.17 11:16:41)
	(_source (\./../../../src/arithmeticshifter.vhd\))
	(_parameters tan)
	(_code faaaf8aba9ada7edfca8e2a0fffcfffdfefcf3fcf9)
	(_ent
		(_time 1497519573036)
	)
	(_comp
		(MuxWithOffset
			(_object
				(_gen (_int size -1 0 20(_ent((i 8)))))
				(_gen (_int selSize -1 0 21(_ent((i 3)))))
				(_gen (_int offset -3 0 22(_ent((i 0)))))
				(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~13 0 25(_array -2 ((_dto c 0 i 0)))))
				(_port (_int sel 4 0 25(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 26(_array -2 ((_dto c 1 i 0)))))
				(_port (_int input 5 0 26(_ent (_in))))
				(_port (_int output -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate generateMuxes 0 32(_for 3 )
		(_inst mux 0 33(_comp MuxWithOffset)
			(_gen
				((size)(_code 2))
				((selSize)(_code 3))
				((offset)(_code 4))
			)
			(_port
				((sel)(shift))
				((input)(input))
				((output)(output(_object 2)))
			)
			(_use (_ent . MuxWithOffset)
				(_gen
					((size)(_code 5))
					((selSize)(_code 6))
					((offset)(_code 7))
				)
				(_port
					((sel)(sel))
					((input)(input))
					((output)(output))
				)
			)
		)
		(_object
			(_cnst (_int i 3 0 32(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int shiftSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~12 0 11(_array -2 ((_dto c 8 i 0)))))
		(_port (_int shift 0 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 9 i 0)))))
		(_port (_int input 1 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 10 i 0)))))
		(_port (_int output 2 0 13(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 32(_scalar (_to i 0 c 11))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_Arch 12 -1)
)
I 000059 55 1304          1497691001570 MuxWithOffset_Arch
(_unit VHDL (muxwithoffset 0 5(muxwithoffset_arch 0 18))
	(_version vd0)
	(_time 1497691001571 2017.06.17 11:16:41)
	(_source (\./../../../src/muxwithoffset.vhd\))
	(_parameters tan)
	(_code 68383869653e347f6d6f71333d6e606e3e6e6e6e6e)
	(_ent
		(_time 1497531642080)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int selSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_gen (_int offset -2 0 9 \0\ (_ent gms((i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~12 0 12(_array -3 ((_dto c 1 i 0)))))
		(_port (_int sel 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -3 ((_dto c 2 i 0)))))
		(_port (_int input 1 0 13(_ent(_in))))
		(_port (_int output -3 0 14(_ent(_out))))
		(_var (_int selValue -2 0 22(_prcs 0((i 0)))))
		(_prcs
			(selection(_arch 0 0 21(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . MuxWithOffset_Arch 3 -1)
)
I 000066 55 2353          1497691001633 ArithmeticShifter_TB_Arch
(_unit VHDL (arithmeticshifter_tb 0 5(arithmeticshifter_tb_arch 0 8))
	(_version vd0)
	(_time 1497691001634 2017.06.17 11:16:41)
	(_source (\./../../../test/shifter_tb.vhd\))
	(_parameters tan)
	(_code a6f6a3f0a2f1fbb1a1f6befca3a0a3a1a2a0afa0a5)
	(_ent
		(_time 1497519168129)
	)
	(_comp
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 15(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 16(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int shift 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 4 0 21(_ent (_out))))
			)
		)
	)
	(_inst shifterUnderTest 0 32(_comp ArithmeticShifter)
		(_gen
			((size)((i 12)))
			((shiftSize)((i 4)))
		)
		(_port
			((shift)(test_shift))
			((input)(test_in))
			((output)(_open))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)((i 12)))
				((shiftSize)((i 4)))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 10(_arch((i 12)))))
		(_cnst (_int SHIFT_SIZE -1 0 11(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~134 0 25(_array -2 ((_dto i 11 i 0)))))
		(_sig (_int test_in 0 0 25(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 26(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_shift 1 0 26(_arch(_uni))))
		(_sig (_int test_clock -2 0 28(_arch(_uni((i 2)))(_event))))
		(_sig (_int test_end -2 0 29(_arch(_uni((i 2))))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_trgt(2))(_sens(2)(3)))))
			(driveProcess(_arch 1 0 47(_prcs (_trgt(0)(1)(3))(_sens(2))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_TB_Arch 5 -1)
)
I 000057 55 3248          1497691001697 Accumulator_Arch
(_unit VHDL (accumulator 0 4(accumulator_arch 0 16))
	(_version vd0)
	(_time 1497691001698 2017.06.17 11:16:41)
	(_source (\./../../../src/accumulator.vhd\))
	(_parameters tan)
	(_code e5b5e0b6e3b2b2f2e4eaa1beb1e3b6e3e4e2e1e3b3)
	(_ent
		(_time 1497540646602)
	)
	(_comp
		(AdderSubtractor
			(_object
				(_gen (_int size -1 0 18(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inA 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 3 i 0)))))
				(_port (_int inB 4 0 21(_ent (_in))))
				(_port (_int sumSub -2 0 22(_ent (_in))))
				(_port (_int carryOut -2 0 23(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 24(_array -2 ((_dto c 4 i 0)))))
				(_port (_int value 5 0 24(_ent (_out))))
			)
		)
		(GRegister
			(_object
				(_gen (_int size -1 0 29(_ent((i 8)))))
				(_port (_int clock -2 0 31(_ent (_in))))
				(_port (_int reset -2 0 32(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 33(_array -2 ((_dto c 5 i 0)))))
				(_port (_int data 3 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 34(_array -2 ((_dto c 6 i 0)))))
				(_port (_int value 4 0 34(_ent (_out))))
			)
		)
	)
	(_inst addsubInstance 0 48(_comp AdderSubtractor)
		(_gen
			((size)(_code 7))
		)
		(_port
			((inA)(inA))
			((inB)(loopback))
			((sumSub)(sumSub))
			((carryOut)(_open))
			((value)(data))
		)
		(_use (_ent . AdderSubtractor)
			(_gen
				((size)(_code 8))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((sumSub)(sumSub))
				((carryOut)(carryOut))
				((value)(value))
			)
		)
	)
	(_inst registerInstance 0 58(_comp GRegister)
		(_gen
			((size)(_code 9))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((data)(data))
			((value)(cvalue))
		)
		(_use (_ent . GRegister)
			(_gen
				((size)(_code 10))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((data)(data))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 7(_ent(_in))))
		(_port (_int reset -2 0 8(_ent(_in))))
		(_port (_int zero -2 0 9(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 10(_array -2 ((_dto c 11 i 0)))))
		(_port (_int inA 0 0 10(_ent(_in))))
		(_port (_int sumSub -2 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2 ((_dto c 12 i 0)))))
		(_port (_int value 1 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 39(_array -2 ((_dto c 13 i 0)))))
		(_sig (_int data 2 0 39(_arch(_uni))))
		(_sig (_int cvalue 2 0 43(_arch(_uni))))
		(_sig (_int loopback 2 0 44(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_trgt(5))(_sens(7)))))
			(line__72(_arch 1 0 72(_assignment (_trgt(8))(_sens(2)(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Accumulator_Arch 14 -1)
)
I 000061 55 3350          1497691001883 AdderSubtractor_Arch
(_unit VHDL (addersubtractor 0 5(addersubtractor_arch 0 16))
	(_version vd0)
	(_time 1497691001884 2017.06.17 11:16:41)
	(_source (\./../../../src/addersubtractor.vhd\))
	(_parameters tan)
	(_code a0f0a4f7a4f7f0b6a1f4b2fbf2a7a5a6a2a7a4a7a2)
	(_ent
		(_time 1497540646633)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int inA -2 0 20(_ent (_in))))
				(_port (_int inB -2 0 21(_ent (_in))))
				(_port (_int carryIn -2 0 22(_ent (_in))))
				(_port (_int carryOut -2 0 23(_ent (_out))))
				(_port (_int sum -2 0 24(_ent (_out))))
			)
		)
	)
	(_generate generateFullAdders 0 37(_for 5 )
		(_generate first 0 42(_if 1)
			(_inst fullAdderFirst 0 43(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(sumSub))
					((carryOut)(carryWires(_object 1)))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate internal 0 54(_if 2)
			(_inst fullAdderInternal 0 55(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 3)))
					((carryOut)(carryWires(_object 1)))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate last 0 66(_if 4)
			(_inst fullAdderLast 0 67(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 5)))
					((carryOut)(carryOut))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_object
			(_cnst (_int i 5 0 37(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 6 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 8(_array -2 ((_dto c 6 i 0)))))
		(_port (_int inA 0 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2 ((_dto c 7 i 0)))))
		(_port (_int inB 1 0 9(_ent(_in))))
		(_port (_int sumSub -2 0 10(_ent(_in))))
		(_port (_int carryOut -2 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2 ((_dto c 8 i 0)))))
		(_port (_int value 2 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-2~downto~0}~13 0 28(_array -2 ((_dto c 9 i 0)))))
		(_sig (_int carryWires 3 0 28(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 29(_array -2 ((_dto c 10 i 0)))))
		(_sig (_int actualInA 4 0 29(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 37(_scalar (_to i 0 c 11))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment (_trgt(6))(_sens(0)(2)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . AdderSubtractor_Arch 12 -1)
)
I 000053 55 5442          1497691001947 Rotator_Arch
(_unit VHDL (rotator 0 5(rotator_arch 0 23))
	(_version vd0)
	(_time 1497691001948 2017.06.17 11:16:41)
	(_source (\./../../../src/rotator.vhd\))
	(_parameters tan)
	(_code df8ed88ddf898fc9d9dfcb85d8d8ddd8ddd989d8db)
	(_ent
		(_time 1497542215880)
	)
	(_comp
		(ShiftAdjuster
			(_object
				(_gen (_int size -1 0 50(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 53(_array -2 ((_dto c 5 i 0)))))
				(_port (_int input 6 0 53(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 54(_array -2 ((_dto c 6 i 0)))))
				(_port (_int output 7 0 54(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -1 0 25(_ent((i 8)))))
				(_port (_int clock -2 0 27(_ent (_in))))
				(_port (_int reset -2 0 28(_ent (_in))))
				(_port (_int zero -2 0 29(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 30(_array -2 ((_dto c 7 i 0)))))
				(_port (_int inA 6 0 30(_ent (_in))))
				(_port (_int sumSub -2 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 32(_array -2 ((_dto c 8 i 0)))))
				(_port (_int value 7 0 32(_ent (_out))))
			)
		)
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 38(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 39(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 42(_array -2 ((_dto c 9 i 0)))))
				(_port (_int shift 6 0 42(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 43(_array -2 ((_dto c 10 i 0)))))
				(_port (_int input 7 0 43(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 44(_array -2 ((_dto c 11 i 0)))))
				(_port (_int output 8 0 44(_ent (_out))))
			)
		)
	)
	(_inst adjusterInstance 0 74(_comp ShiftAdjuster)
		(_gen
			((size)(_code 12))
		)
		(_port
			((input)(count))
			((output)(shift))
		)
		(_use (_ent . ShiftAdjuster)
			(_gen
				((size)(_code 13))
			)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst accumulatorInstance 0 83(_comp Accumulator)
		(_gen
			((size)(_code 14))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(otherData))
			((sumSub)(sign))
			((value)(accData))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)(_code 15))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_inst shifter 0 94(_comp ArithmeticShifter)
		(_gen
			((size)(_code 16))
			((shiftSize)(_code 17))
		)
		(_port
			((shift)(shift))
			((input)(actualData))
			((output)(shiftedOut))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)(_code 18))
				((shiftSize)(_code 19))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst checkHalfPi 0 107(_comp Accumulator)
		(_gen
			((size)(_code 20))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(zeroData))
			((sumSub)((i 2)))
			((value)(zeroDataOut))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)(_code 21))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int counterSize -1 0 8 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in))))
		(_port (_int reset -2 0 12(_ent(_in))))
		(_port (_int sign -2 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~12 0 14(_array -2 ((_dto c 22 i 0)))))
		(_port (_int count 0 0 14(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 15(_array -2 ((_dto c 23 i 0)))))
		(_port (_int dataIn 1 0 15(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2 ((_dto c 24 i 0)))))
		(_port (_int otherData 2 0 16(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 17(_array -2 ((_dto c 25 i 0)))))
		(_port (_int shiftedOut 3 0 17(_ent(_out))))
		(_port (_int zeroOut -2 0 18(_ent(_out))))
		(_port (_int msb -2 0 19(_ent(_out))))
		(_sig (_int zero -2 0 58(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1312 0 59(_array -2 ((_dto c 26 i 0)))))
		(_sig (_int actualData 4 0 59(_arch(_uni))))
		(_sig (_int accData 4 0 60(_arch(_uni))))
		(_sig (_int zeroData 4 0 61(_arch(_uni))))
		(_sig (_int zeroDataOut 4 0 62(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 63(_array -2 ((_dto c 27 i 0)))))
		(_sig (_int shift 5 0 63(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_trgt(9))(_sens(3))(_mon))))
			(line__70(_arch 1 0 70(_assignment (_trgt(10))(_sens(9)(11)(4)))))
			(line__72(_arch 2 0 72(_assignment (_trgt(8))(_sens(10(_index 28)))(_read(10(_index 29))))))
			(line__105(_arch 3 0 105(_assignment (_trgt(12))(_sens(9)(4)))))
			(line__118(_arch 4 0 118(_assignment (_trgt(7))(_sens(9)(13))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Rotator_Arch 30 -1)
)
I 000059 55 2218          1497691002025 ShiftAdjuster_Arch
(_unit VHDL (shiftadjuster 0 5(shiftadjuster_arch 0 15))
	(_version vd0)
	(_time 1497691002026 2017.06.17 11:16:42)
	(_source (\./../../../src/shiftadjuster.vhd\))
	(_parameters tan)
	(_code 2d7c2829717a703b292239777d2b292b7c2a282a2e)
	(_ent
		(_time 1497540646711)
	)
	(_comp
		(AdderSubtractor
			(_object
				(_gen (_int size -1 0 17(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 19(_array -2 ((_dto c 1 i 0)))))
				(_port (_int inA 3 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 20(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inB 4 0 20(_ent (_in))))
				(_port (_int sumSub -2 0 21(_ent (_in))))
				(_port (_int carryOut -2 0 22(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 23(_array -2 ((_dto c 3 i 0)))))
				(_port (_int value 5 0 23(_ent (_out))))
			)
		)
	)
	(_inst subtractor 0 32(_comp AdderSubtractor)
		(_gen
			((size)(_code 4))
		)
		(_port
			((inA)((_others(i 3))))
			((inB)(input))
			((sumSub)((i 2)))
			((carryOut)(_open))
			((value)(subOutput))
		)
		(_use (_ent . AdderSubtractor)
			(_gen
				((size)(_code 5))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((sumSub)(sumSub))
				((carryOut)(carryOut))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 10(_array -2 ((_dto c 6 i 0)))))
		(_port (_int input 0 0 10(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2 ((_dto c 7 i 0)))))
		(_port (_int output 1 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 27(_array -2 ((_dto c 8 i 0)))))
		(_sig (_int subOutput 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ShiftAdjuster_Arch 9 -1)
)
I 000062 55 2862          1497691002257 ShiftAdjuster_TB_Arch
(_unit VHDL (shiftadjuster_tb 0 5(shiftadjuster_tb_arch 0 8))
	(_version vd0)
	(_time 1497691002258 2017.06.17 11:16:42)
	(_source (\./../../../test/asjuster_tb.vhd\))
	(_parameters tan)
	(_code 1746131018404a011543034d471113114610121014)
	(_ent
		(_time 1497541178009)
	)
	(_comp
		(ShiftAdjuster
			(_object
				(_gen (_int size -1 0 14(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 17(_array -2 ((_dto c 2 i 0)))))
				(_port (_int input 1 0 17(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 18(_array -2 ((_dto c 3 i 0)))))
				(_port (_int output 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -1 0 23(_ent((i 8)))))
				(_port (_int clock -2 0 25(_ent (_in))))
				(_port (_int reset -2 0 26(_ent (_in))))
				(_port (_int zero -2 0 27(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 28(_array -2 ((_dto c 4 i 0)))))
				(_port (_int inA 1 0 28(_ent (_in))))
				(_port (_int sumSub -2 0 29(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 30(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 2 0 30(_ent (_out))))
			)
		)
	)
	(_inst adjusterUnderTest 0 42(_comp ShiftAdjuster)
		(_gen
			((size)((i 4)))
		)
		(_port
			((input)(test_in))
			((output)(test_shift))
		)
		(_use (_ent . ShiftAdjuster)
			(_gen
				((size)((i 4)))
			)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst counter 0 49(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((zero)((i 2)))
			((inA)(_code 6))
			((sumSub)((i 2)))
			((value)(test_in))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_cnst (_int SHIFT_SIZE -1 0 10(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 34(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_in 0 0 34(_arch(_uni))))
		(_sig (_int test_shift 0 0 35(_arch(_uni))))
		(_sig (_int test_reset -2 0 37(_arch(_uni((i 3))))))
		(_sig (_int test_clock -2 0 38(_arch(_uni((i 2))))))
		(_sig (_int test_end -2 0 39(_arch(_uni((i 2))))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment (_trgt(3))(_sens(3)(4)))))
			(driveProcess(_arch 1 0 64(_prcs (_wait_for)(_trgt(2)(4)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ShiftAdjuster_TB_Arch 7 -1)
)
I 000051 55 3307          1497691002352 Atan2_Arch
(_unit VHDL (atan2 0 5(atan2_arch 0 17))
	(_version vd0)
	(_time 1497691002353 2017.06.17 11:16:42)
	(_source (\./../../../src/atan2.vhd\))
	(_parameters tan)
	(_code 75257375742220632371672f257271737473207677)
	(_ent
		(_time 1497683728596)
	)
	(_comp
		(Accumulator
			(_object
				(_gen (_int size -2 0 27(_ent((i 8)))))
				(_port (_int clock -1 0 29(_ent (_in))))
				(_port (_int reset -1 0 30(_ent (_in))))
				(_port (_int zero -1 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 32(_array -1 ((_dto c 3 i 0)))))
				(_port (_int inA 6 0 32(_ent (_in))))
				(_port (_int sumSub -1 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -1 ((_dto c 4 i 0)))))
				(_port (_int value 7 0 34(_ent (_out))))
			)
		)
	)
	(_inst atanAccumulator 0 46(_comp Accumulator)
		(_gen
			((size)((i 12)))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(atanFromLut))
			((sumSub)(msbB))
			((value)(atan2Out))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 12)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_port (_int clock -1 0 7(_ent(_in))))
		(_port (_int reset -1 0 8(_ent(_in))))
		(_port (_int msbB -1 0 9(_ent(_in))))
		(_port (_int zeroA -1 0 10(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{4-1~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int count 0 0 11(_ent(_in))))
		(_port (_int valid -1 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~12 0 13(_array -1 ((_dto i 11 i 0)))))
		(_port (_int atan2Out 1 0 13(_ent(_out))))
		(_cnst (_int SIZE -2 0 19(_arch((i 12)))))
		(_cnst (_int COUNTER_SIZE -2 0 20(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -2 0 21(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~13 0 23(_array -1 ((_dto i 11 i 0)))))
		(_type (_int bin_array 0 23(_array 2 ((_uto i 0 i 2147483647)))))
		(_type (_int ~bin_array~13 0 24(_array 2 ((_to i 0 i 10)))))
		(_cnst (_int lut 4 0 24(_arch(((_string \"001100100100"\))((_string \"000110010010"\))((_string \"000011101101"\))((_string \"000001111101"\))((_string \"000001000000"\))((_string \"000000100000"\))((_string \"000000010000"\))((_string \"000000001000"\))((_string \"000000000100"\))((_string \"000000000010"\))((_string \"000000000001"\))))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~136 0 38(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int atanFromLut 5 0 38(_arch(_uni))))
		(_sig (_int zero -1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment (_trgt(8))(_sens(4))(_mon))))
			(line__43(_arch 1 0 43(_assignment (_trgt(7))(_sens(8)(3)(4))(_mon))))
			(line__44(_arch 2 0 44(_assignment (_alias((valid)(zero)))(_simpleassign BUF)(_trgt(5))(_sens(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Atan2_Arch 5 -1)
)
I 000052 55 3974          1497691002445 CORDIC_Arch
(_unit VHDL (cordic 0 4(cordic_arch 0 21))
	(_version vd0)
	(_time 1497691002446 2017.06.17 11:16:42)
	(_source (\./../../../src/cordic.vhd\))
	(_parameters tan)
	(_code d383d781868585c5d2d7ca8981d5d0d585d4d1d5d7)
	(_ent
		(_time 1497684937291)
	)
	(_comp
		(Rotator
			(_object
				(_gen (_int size -1 0 24(_ent((i 8)))))
				(_gen (_int counterSize -1 0 25(_ent((i 8)))))
				(_port (_int clock -2 0 28(_ent (_in))))
				(_port (_int reset -2 0 29(_ent (_in))))
				(_port (_int sign -2 0 30(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 31(_array -2 ((_dto c 2 i 0)))))
				(_port (_int count 4 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -2 ((_dto c 3 i 0)))))
				(_port (_int dataIn 5 0 32(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 33(_array -2 ((_dto c 4 i 0)))))
				(_port (_int otherData 6 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -2 ((_dto c 5 i 0)))))
				(_port (_int shiftedOut 7 0 34(_ent (_out))))
				(_port (_int zeroOut -2 0 35(_ent (_out))))
				(_port (_int msb -2 0 36(_ent (_out))))
			)
		)
	)
	(_inst rotatorA 0 49(_comp Rotator)
		(_gen
			((size)(_code 6))
			((counterSize)(_code 7))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((sign)(msb))
			((count)(count))
			((dataIn)(inA))
			((otherData)(shiftedB))
			((shiftedOut)(shiftedA))
			((zeroOut)(zeroA))
			((msb)(_open))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)(_code 8))
				((counterSize)(_code 9))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_inst rotatorB 0 67(_comp Rotator)
		(_gen
			((size)(_code 10))
			((counterSize)(_code 11))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((sign)(notMsb))
			((count)(count))
			((dataIn)(inB))
			((otherData)(shiftedA))
			((shiftedOut)(shiftedB))
			((zeroOut)(_open))
			((msb)(msb))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)(_code 12))
				((counterSize)(_code 13))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 6 \8\ (_ent gms((i 8)))))
		(_gen (_int counterSize -1 0 7 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 10(_ent(_in))))
		(_port (_int reset -2 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 14 i 0)))))
		(_port (_int inA 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 15 i 0)))))
		(_port (_int inB 1 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~12 0 14(_array -2 ((_dto c 16 i 0)))))
		(_port (_int count 2 0 14(_ent(_in))))
		(_port (_int zeroA -2 0 15(_ent(_out))))
		(_port (_int msbB -2 0 16(_ent(_out))))
		(_sig (_int msb -2 0 40(_arch(_uni))))
		(_sig (_int notMsb -2 0 41(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 42(_array -2 ((_dto c 17 i 0)))))
		(_sig (_int shiftedA 3 0 42(_arch(_uni))))
		(_sig (_int shiftedB 3 0 43(_arch(_uni))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment (_alias((msbB)(msb)))(_simpleassign BUF)(_trgt(6))(_sens(7)))))
			(line__47(_arch 1 0 47(_assignment (_alias((notMsb)(msb)))(_simpleassign "not")(_trgt(8))(_sens(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . CORDIC_Arch 18 -1)
)
I 000057 55 5248          1497691002539 CORDICAtan2_Arch
(_unit VHDL (cordicatan2 0 5(cordicatan2_arch 0 17))
	(_version vd0)
	(_time 1497691002540 2017.06.17 11:16:42)
	(_source (\./../../../src/cordicatan2.vhd\))
	(_parameters tan)
	(_code 30603b35666666263331296a623631373436313665)
	(_ent
		(_time 1497684199664)
	)
	(_comp
		(Atan2
			(_object
				(_port (_int clock -1 0 26(_ent (_in))))
				(_port (_int reset -1 0 27(_ent (_in))))
				(_port (_int msbB -1 0 28(_ent (_in))))
				(_port (_int zeroA -1 0 29(_ent (_in))))
				(_port (_int count 1 0 30(_ent (_in))))
				(_port (_int valid -1 0 31(_ent (_out))))
				(_port (_int atan2Out 2 0 32(_ent (_out))))
			)
		)
		(CORDIC
			(_object
				(_gen (_int size -2 0 38(_ent((i 8)))))
				(_gen (_int counterSize -2 0 39(_ent((i 8)))))
				(_port (_int clock -1 0 42(_ent (_in))))
				(_port (_int reset -1 0 43(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 44(_array -1 ((_dto c 4 i 0)))))
				(_port (_int inA 5 0 44(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 45(_array -1 ((_dto c 5 i 0)))))
				(_port (_int inB 6 0 45(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 46(_array -1 ((_dto c 6 i 0)))))
				(_port (_int count 7 0 46(_ent (_in))))
				(_port (_int zeroA -1 0 47(_ent (_out))))
				(_port (_int msbB -1 0 48(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -2 0 54(_ent((i 8)))))
				(_port (_int clock -1 0 56(_ent (_in))))
				(_port (_int reset -1 0 57(_ent (_in))))
				(_port (_int zero -1 0 58(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 59(_array -1 ((_dto c 7 i 0)))))
				(_port (_int inA 5 0 59(_ent (_in))))
				(_port (_int sumSub -1 0 60(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 61(_array -1 ((_dto c 8 i 0)))))
				(_port (_int value 6 0 61(_ent (_out))))
			)
		)
	)
	(_inst atan2Calculator 0 78(_comp Atan2)
		(_port
			((clock)(clock))
			((reset)(reset))
			((msbB)(msbB))
			((zeroA)(zeroA))
			((count)(count))
			((valid)(valid))
			((atan2Out)(atan2Out))
		)
		(_use (_ent . Atan2)
		)
	)
	(_inst cordicInstance 0 89(_comp CORDIC)
		(_gen
			((size)((i 14)))
			((counterSize)((i 4)))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((inA)(extendedA))
			((inB)(extendedB))
			((count)(count))
			((zeroA)(zeroA))
			((msbB)(msbB))
		)
		(_use (_ent . CORDIC)
			(_gen
				((size)((i 14)))
				((counterSize)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((inA)(inA))
				((inB)(inB))
				((count)(count))
				((zeroA)(zeroA))
				((msbB)(msbB))
			)
		)
	)
	(_inst counter 0 104(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zeroCounter))
			((inA)(counterIn))
			((sumSub)((i 2)))
			((value)(count))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_port (_int clock -1 0 7(_ent(_in))))
		(_port (_int reset -1 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~12 0 9(_array -1 ((_dto i 11 i 0)))))
		(_port (_int inA 0 0 9(_ent(_in))))
		(_port (_int inB 0 0 10(_ent(_in))))
		(_port (_int valid -1 0 11(_ent(_out))))
		(_port (_int atan2Out 0 0 12(_ent(_out))))
		(_cnst (_int SIZE -2 0 19(_arch((i 12)))))
		(_cnst (_int EXTENDED_SIZE -2 0 20(_arch((i 14)))))
		(_cnst (_int COUNTER_SIZE -2 0 21(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -2 0 22(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{4-1~downto~0}~13 0 30(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~13 0 32(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int zeroCounter -1 0 65(_arch(_uni))))
		(_sig (_int msbB -1 0 66(_arch(_uni))))
		(_sig (_int zeroA -1 0 67(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{COUNTER_SIZE-1~downto~0}~13 0 68(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int counterIn 3 0 68(_arch(_uni))))
		(_sig (_int count 3 0 69(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{EXTENDED_SIZE-1~downto~0}~13 0 71(_array -1 ((_dto i 13 i 0)))))
		(_sig (_int extendedA 4 0 71(_arch(_uni))))
		(_sig (_int extendedB 4 0 72(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment (_alias((extendedA)(inA(11))(inA(11))(inA)))(_trgt(11))(_sens(2)))))
			(line__76(_arch 1 0 76(_assignment (_alias((extendedB)(inB(11))(inB(11))(inB)))(_trgt(12))(_sens(3)))))
			(line__115(_arch 2 0 115(_assignment (_trgt(6))(_sens(10))(_mon))))
			(line__116(_arch 3 0 116(_assignment (_trgt(9))(_sens(6))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (0 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . CORDICAtan2_Arch 9 -1)
)
I 000060 55 1819          1497691002619 CORDICAtan2_TB_Arch
(_unit VHDL (cordicatan2_tb 0 5(cordicatan2_tb_arch 0 8))
	(_version vd0)
	(_time 1497691002620 2017.06.17 11:16:42)
	(_source (\./../../../test/cordicatan2_tb.vhd\))
	(_parameters tan)
	(_code 7e2e757f7d282868792c67242c787f797a787f782b)
	(_ent
		(_time 1497684676213)
	)
	(_comp
		(CORDICAtan2
			(_object
				(_port (_int clock -1 0 12(_ent (_in))))
				(_port (_int reset -1 0 13(_ent (_in))))
				(_port (_int inA 0 0 14(_ent (_in))))
				(_port (_int inB 0 0 15(_ent (_in))))
				(_port (_int valid -1 0 16(_ent (_out))))
				(_port (_int atan2Out 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst cordicAtan2UnderTest 0 32(_comp CORDICAtan2)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((inA)(test_inA))
			((inB)(test_inB))
			((valid)(_open))
			((atan2Out)(_open))
		)
		(_use (_ent . CORDICAtan2)
		)
	)
	(_object
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~13 0 14(_array -1 ((_dto i 11 i 0)))))
		(_cnst (_int SIZE -2 0 21(_arch((i 12)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~13 0 23(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int test_inA 1 0 23(_arch(_uni))))
		(_sig (_int test_inB 1 0 24(_arch(_uni))))
		(_sig (_int test_reset -1 0 26(_arch(_uni((i 3))))))
		(_sig (_int test_clock -1 0 27(_arch(_uni((i 2))))))
		(_sig (_int test_end -1 0 28(_arch(_uni((i 2))))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment (_trgt(3))(_sens(3)(4)))))
			(driveProcess(_arch 1 0 46(_prcs (_wait_for)(_trgt(0)(1)(2)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 50463490)
		(33686018 33686018 50529026)
	)
	(_model . CORDICAtan2_TB_Arch 2 -1)
)
I 000057 55 4812          1497691002711 RotatorA_TB_Arch
(_unit VHDL (rotatora_tb 0 5(rotatora_tb_arch 0 8))
	(_version vd0)
	(_time 1497691002712 2017.06.17 11:16:42)
	(_source (\./../../../test/rotatorA_tb.vhd\))
	(_parameters tan)
	(_code dc8dd68ed98a8cca8cdec886dbdbdedaddd98adbd8)
	(_ent
		(_time 1497691002695)
	)
	(_comp
		(Accumulator
			(_object
				(_gen (_int size -1 0 29(_ent((i 8)))))
				(_port (_int clock -2 0 31(_ent (_in))))
				(_port (_int reset -2 0 32(_ent (_in))))
				(_port (_int zero -2 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 34(_array -2 ((_dto c 4 i 0)))))
				(_port (_int inA 2 0 34(_ent (_in))))
				(_port (_int sumSub -2 0 35(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 36(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 3 0 36(_ent (_out))))
			)
		)
		(Rotator
			(_object
				(_gen (_int size -1 0 12(_ent((i 8)))))
				(_gen (_int counterSize -1 0 13(_ent((i 8)))))
				(_port (_int clock -2 0 16(_ent (_in))))
				(_port (_int reset -2 0 17(_ent (_in))))
				(_port (_int sign -2 0 18(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 19(_array -2 ((_dto c 6 i 0)))))
				(_port (_int count 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 7 i 0)))))
				(_port (_int dataIn 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 8 i 0)))))
				(_port (_int otherData 4 0 21(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 22(_array -2 ((_dto c 9 i 0)))))
				(_port (_int shiftedOut 5 0 22(_ent (_out))))
				(_port (_int zeroOut -2 0 23(_ent (_out))))
				(_port (_int msb -2 0 24(_ent (_out))))
			)
		)
	)
	(_inst counter 0 62(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((zero)(zeroCounter))
			((inA)(counterIn))
			((sumSub)((i 2)))
			((value)(test_count))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_inst rotatorUnderTest 0 78(_comp Rotator)
		(_gen
			((size)((i 14)))
			((counterSize)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((sign)(test_shiftedB(13)))
			((count)(test_count))
			((dataIn)(test_inA))
			((otherData)(test_shiftedB))
			((shiftedOut)(test_shiftedA))
			((zeroOut)(test_zeroA))
			((msb)(test_msbA))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)((i 14)))
				((counterSize)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 41(_arch((i 14)))))
		(_cnst (_int COUNTER_SIZE -1 0 42(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -1 0 43(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~1310 0 45(_array -2 ((_dto i 13 i 0)))))
		(_sig (_int test_inA 0 0 45(_arch(_uni))))
		(_sig (_int test_shiftedB 0 0 46(_arch(_uni))))
		(_sig (_int test_shiftedA 0 0 47(_arch(_uni))))
		(_sig (_int test_msbA -2 0 48(_arch(_uni))))
		(_sig (_int test_zeroA -2 0 49(_arch(_uni))))
		(_sig (_int test_reset -2 0 51(_arch(_uni((i 3))))))
		(_sig (_int test_clock -2 0 52(_arch(_uni((i 2))))))
		(_sig (_int test_end -2 0 53(_arch(_uni((i 2))))))
		(_type (_int ~STD_ULOGIC_VECTOR{COUNTER_SIZE-1~downto~0}~13 0 55(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_count 1 0 55(_arch(_uni))))
		(_sig (_int counterIn 1 0 56(_arch(_uni))))
		(_sig (_int zeroCounter -2 0 57(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_trgt(10))(_sens(8))(_mon))))
			(line__74(_arch 1 0 74(_assignment (_trgt(9))(_sens(10))(_mon))))
			(line__95(_arch 2 0 95(_assignment (_trgt(6))(_sens(6)(7)))))
			(driveProcess(_arch 3 0 99(_prcs (_wait_for)(_trgt(0)(1)(5)(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 515)
		(33686018 33686018 50463234 771)
		(50529027 50529027 50529027 515)
		(33686018 33686018 33686018 514)
		(50529027 50529027 50529027 771)
	)
	(_model . RotatorA_TB_Arch 10 -1)
)
I 000057 55 4937          1497691002882 RotatorB_TB_Arch
(_unit VHDL (rotatorb_tb 0 5(rotatorb_tb_arch 0 8))
	(_version vd0)
	(_time 1497691002883 2017.06.17 11:16:42)
	(_source (\./../../../test/rotatorB_tb.vhd\))
	(_parameters tan)
	(_code 88d98386d6ded89ed8889cd28f8f8a8e8a8dde8f8c)
	(_ent
		(_time 1497690363568)
	)
	(_comp
		(Accumulator
			(_object
				(_gen (_int size -1 0 29(_ent((i 8)))))
				(_port (_int clock -2 0 31(_ent (_in))))
				(_port (_int reset -2 0 32(_ent (_in))))
				(_port (_int zero -2 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 34(_array -2 ((_dto c 5 i 0)))))
				(_port (_int inA 2 0 34(_ent (_in))))
				(_port (_int sumSub -2 0 35(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 36(_array -2 ((_dto c 6 i 0)))))
				(_port (_int value 3 0 36(_ent (_out))))
			)
		)
		(Rotator
			(_object
				(_gen (_int size -1 0 12(_ent((i 8)))))
				(_gen (_int counterSize -1 0 13(_ent((i 8)))))
				(_port (_int clock -2 0 16(_ent (_in))))
				(_port (_int reset -2 0 17(_ent (_in))))
				(_port (_int sign -2 0 18(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 19(_array -2 ((_dto c 7 i 0)))))
				(_port (_int count 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 8 i 0)))))
				(_port (_int dataIn 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 9 i 0)))))
				(_port (_int otherData 4 0 21(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 22(_array -2 ((_dto c 10 i 0)))))
				(_port (_int shiftedOut 5 0 22(_ent (_out))))
				(_port (_int zeroOut -2 0 23(_ent (_out))))
				(_port (_int msb -2 0 24(_ent (_out))))
			)
		)
	)
	(_inst counter 0 62(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((zero)(zeroCounter))
			((inA)(counterIn))
			((sumSub)((i 2)))
			((value)(test_count))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_inst rotatorUnderTest 0 80(_comp Rotator)
		(_gen
			((size)((i 14)))
			((counterSize)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((sign)(test_notMsbB))
			((count)(test_count))
			((dataIn)(test_inB))
			((otherData)(test_shiftedA))
			((shiftedOut)(test_shiftedB))
			((zeroOut)(_open))
			((msb)(test_msbB))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)((i 14)))
				((counterSize)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 41(_arch((i 14)))))
		(_cnst (_int COUNTER_SIZE -1 0 42(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -1 0 43(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~1310 0 45(_array -2 ((_dto i 13 i 0)))))
		(_sig (_int test_inB 0 0 45(_arch(_uni))))
		(_sig (_int test_shiftedB 0 0 46(_arch(_uni))))
		(_sig (_int test_shiftedA 0 0 47(_arch(_uni))))
		(_sig (_int test_msbB -2 0 48(_arch(_uni))))
		(_sig (_int test_notMsbB -2 0 49(_arch(_uni))))
		(_sig (_int test_reset -2 0 51(_arch(_uni((i 3))))))
		(_sig (_int test_clock -2 0 52(_arch(_uni((i 2))))))
		(_sig (_int test_end -2 0 53(_arch(_uni((i 2))))))
		(_type (_int ~STD_ULOGIC_VECTOR{COUNTER_SIZE-1~downto~0}~13 0 55(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_count 1 0 55(_arch(_uni))))
		(_sig (_int counterIn 1 0 56(_arch(_uni))))
		(_sig (_int zeroCounter -2 0 57(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_trgt(10))(_sens(8))(_mon))))
			(line__74(_arch 1 0 74(_assignment (_trgt(9))(_sens(10))(_mon))))
			(line__78(_arch 2 0 78(_assignment (_alias((test_notMsbB)(test_shiftedB(13))))(_simpleassign "not")(_trgt(4))(_sens(1(13))))))
			(line__97(_arch 3 0 97(_assignment (_trgt(6))(_sens(6)(7)))))
			(driveProcess(_arch 4 0 101(_prcs (_wait_for)(_trgt(0)(2)(5)(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 50463234 771)
		(33686018 33686018 33686018 515)
		(33686018 33686018 50463234 514)
		(33686018 33686018 33686018 770)
		(33686018 33686018 33686018 514)
	)
	(_model . RotatorB_TB_Arch 11 -1)
)
I 000054 55 4725          1497691002977 ZeroA_TB_Arch
(_unit VHDL (zeroa_tb 0 5(zeroa_tb_arch 0 8))
	(_version vd0)
	(_time 1497691002978 2017.06.17 11:16:42)
	(_source (\./../../../test/zeroA_tb.vhd\))
	(_parameters tan)
	(_code e6b7beb5e5b0b0f0b7e9f7bfe1e1e2e0e4e1b7e0e3)
	(_ent
		(_time 1497691002961)
	)
	(_comp
		(Accumulator
			(_object
				(_gen (_int size -1 0 29(_ent((i 8)))))
				(_port (_int clock -2 0 31(_ent (_in))))
				(_port (_int reset -2 0 32(_ent (_in))))
				(_port (_int zero -2 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 34(_array -2 ((_dto c 4 i 0)))))
				(_port (_int inA 2 0 34(_ent (_in))))
				(_port (_int sumSub -2 0 35(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 36(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 3 0 36(_ent (_out))))
			)
		)
		(Rotator
			(_object
				(_gen (_int size -1 0 12(_ent((i 8)))))
				(_gen (_int counterSize -1 0 13(_ent((i 8)))))
				(_port (_int clock -2 0 16(_ent (_in))))
				(_port (_int reset -2 0 17(_ent (_in))))
				(_port (_int sign -2 0 18(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 19(_array -2 ((_dto c 6 i 0)))))
				(_port (_int count 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 7 i 0)))))
				(_port (_int dataIn 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 8 i 0)))))
				(_port (_int otherData 4 0 21(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 22(_array -2 ((_dto c 9 i 0)))))
				(_port (_int shiftedOut 5 0 22(_ent (_out))))
				(_port (_int zeroOut -2 0 23(_ent (_out))))
				(_port (_int msb -2 0 24(_ent (_out))))
			)
		)
	)
	(_inst counter 0 62(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((zero)(zeroCounter))
			((inA)(counterIn))
			((sumSub)((i 2)))
			((value)(test_count))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_inst rotatorUnderTest 0 78(_comp Rotator)
		(_gen
			((size)((i 14)))
			((counterSize)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((sign)(test_shiftedB(13)))
			((count)(test_count))
			((dataIn)(test_inA))
			((otherData)(test_shiftedB))
			((shiftedOut)(test_shiftedA))
			((zeroOut)(test_zeroA))
			((msb)(test_msbA))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)((i 14)))
				((counterSize)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 41(_arch((i 14)))))
		(_cnst (_int COUNTER_SIZE -1 0 42(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -1 0 43(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~1310 0 45(_array -2 ((_dto i 13 i 0)))))
		(_sig (_int test_inA 0 0 45(_arch(_uni))))
		(_sig (_int test_shiftedB 0 0 46(_arch(_uni))))
		(_sig (_int test_shiftedA 0 0 47(_arch(_uni))))
		(_sig (_int test_msbA -2 0 48(_arch(_uni))))
		(_sig (_int test_zeroA -2 0 49(_arch(_uni))))
		(_sig (_int test_reset -2 0 51(_arch(_uni((i 3))))))
		(_sig (_int test_clock -2 0 52(_arch(_uni((i 2))))))
		(_sig (_int test_end -2 0 53(_arch(_uni((i 2))))))
		(_type (_int ~STD_ULOGIC_VECTOR{COUNTER_SIZE-1~downto~0}~13 0 55(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_count 1 0 55(_arch(_uni))))
		(_sig (_int counterIn 1 0 56(_arch(_uni))))
		(_sig (_int zeroCounter -2 0 57(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_trgt(10))(_sens(8))(_mon))))
			(line__74(_arch 1 0 74(_assignment (_trgt(9))(_sens(10))(_mon))))
			(line__95(_arch 2 0 95(_assignment (_trgt(6))(_sens(6)(7)))))
			(driveProcess(_arch 3 0 99(_prcs (_wait_for)(_trgt(0)(5)(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 515)
		(33686018 33686274 33686274 515)
		(33686018 33686018 33686018 514)
	)
	(_model . ZeroA_TB_Arch 10 -1)
)
V 000055 55 797           1497691098713 FullAdder_Arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 14))
	(_version vd0)
	(_time 1497691098714 2017.06.17 11:18:18)
	(_source (\./../../../src/fulladder.vhd\))
	(_parameters tan)
	(_code dcdc8c8f8a8bdbca8edbcd8689dad8dad9dbdedada)
	(_ent
		(_time 1497272646463)
	)
	(_object
		(_port (_int inB -1 0 6(_ent(_in))))
		(_port (_int inA -1 0 7(_ent(_in))))
		(_port (_int carryIn -1 0 8(_ent(_in))))
		(_port (_int carryOut -1 0 9(_ent(_out))))
		(_port (_int sum -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(4))(_sens(0)(1)(2)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FullAdder_Arch 2 -1)
)
V 000055 55 1063          1497691098822 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497691098823 2017.06.17 11:18:18)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code 4a4b4d49191d1b5c4c4b5311184d4e4c4f4d484c4d)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
V 000063 55 2304          1497691098914 ArithmeticShifter_Arch
(_unit VHDL (arithmeticshifter 0 5(arithmeticshifter_arch 0 17))
	(_version vd0)
	(_time 1497691098915 2017.06.17 11:18:18)
	(_source (\./../../../src/arithmeticshifter.vhd\))
	(_parameters tan)
	(_code a7a6a6f1a2f0fab0a1f5bffda2a1a2a0a3a1aea1a4)
	(_ent
		(_time 1497519573036)
	)
	(_comp
		(MuxWithOffset
			(_object
				(_gen (_int size -1 0 20(_ent((i 8)))))
				(_gen (_int selSize -1 0 21(_ent((i 3)))))
				(_gen (_int offset -3 0 22(_ent((i 0)))))
				(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~13 0 25(_array -2 ((_dto c 0 i 0)))))
				(_port (_int sel 4 0 25(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 26(_array -2 ((_dto c 1 i 0)))))
				(_port (_int input 5 0 26(_ent (_in))))
				(_port (_int output -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate generateMuxes 0 32(_for 3 )
		(_inst mux 0 33(_comp MuxWithOffset)
			(_gen
				((size)(_code 2))
				((selSize)(_code 3))
				((offset)(_code 4))
			)
			(_port
				((sel)(shift))
				((input)(input))
				((output)(output(_object 2)))
			)
			(_use (_ent . MuxWithOffset)
				(_gen
					((size)(_code 5))
					((selSize)(_code 6))
					((offset)(_code 7))
				)
				(_port
					((sel)(sel))
					((input)(input))
					((output)(output))
				)
			)
		)
		(_object
			(_cnst (_int i 3 0 32(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int shiftSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~12 0 11(_array -2 ((_dto c 8 i 0)))))
		(_port (_int shift 0 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 9 i 0)))))
		(_port (_int input 1 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 10 i 0)))))
		(_port (_int output 2 0 13(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 32(_scalar (_to i 0 c 11))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_Arch 12 -1)
)
V 000059 55 1304          1497691099007 MuxWithOffset_Arch
(_unit VHDL (muxwithoffset 0 5(muxwithoffset_arch 0 18))
	(_version vd0)
	(_time 1497691099008 2017.06.17 11:18:19)
	(_source (\./../../../src/muxwithoffset.vhd\))
	(_parameters tan)
	(_code 050450020553591200021c5e50030d035303030303)
	(_ent
		(_time 1497531642080)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int selSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_gen (_int offset -2 0 9 \0\ (_ent gms((i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~12 0 12(_array -3 ((_dto c 1 i 0)))))
		(_port (_int sel 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -3 ((_dto c 2 i 0)))))
		(_port (_int input 1 0 13(_ent(_in))))
		(_port (_int output -3 0 14(_ent(_out))))
		(_var (_int selValue -2 0 22(_prcs 0((i 0)))))
		(_prcs
			(selection(_arch 0 0 21(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . MuxWithOffset_Arch 3 -1)
)
V 000066 55 2353          1497691099086 ArithmeticShifter_TB_Arch
(_unit VHDL (arithmeticshifter_tb 0 5(arithmeticshifter_tb_arch 0 8))
	(_version vd0)
	(_time 1497691099087 2017.06.17 11:18:19)
	(_source (\./../../../test/shifter_tb.vhd\))
	(_parameters tan)
	(_code 5352535152040e4454034b095655565457555a5550)
	(_ent
		(_time 1497519168129)
	)
	(_comp
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 15(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 16(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int shift 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 4 0 21(_ent (_out))))
			)
		)
	)
	(_inst shifterUnderTest 0 32(_comp ArithmeticShifter)
		(_gen
			((size)((i 12)))
			((shiftSize)((i 4)))
		)
		(_port
			((shift)(test_shift))
			((input)(test_in))
			((output)(_open))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)((i 12)))
				((shiftSize)((i 4)))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 10(_arch((i 12)))))
		(_cnst (_int SHIFT_SIZE -1 0 11(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~134 0 25(_array -2 ((_dto i 11 i 0)))))
		(_sig (_int test_in 0 0 25(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 26(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_shift 1 0 26(_arch(_uni))))
		(_sig (_int test_clock -2 0 28(_arch(_uni((i 2)))(_event))))
		(_sig (_int test_end -2 0 29(_arch(_uni((i 2))))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_trgt(2))(_sens(2)(3)))))
			(driveProcess(_arch 1 0 47(_prcs (_trgt(0)(1)(3))(_sens(2))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_TB_Arch 5 -1)
)
V 000057 55 3248          1497691099179 Accumulator_Arch
(_unit VHDL (accumulator 0 4(accumulator_arch 0 16))
	(_version vd0)
	(_time 1497691099180 2017.06.17 11:18:19)
	(_source (\./../../../src/accumulator.vhd\))
	(_parameters tan)
	(_code b1b0b1e5b3e6e6a6b0bef5eae5b7e2b7b0b6b5b7e7)
	(_ent
		(_time 1497540646602)
	)
	(_comp
		(AdderSubtractor
			(_object
				(_gen (_int size -1 0 18(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inA 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 3 i 0)))))
				(_port (_int inB 4 0 21(_ent (_in))))
				(_port (_int sumSub -2 0 22(_ent (_in))))
				(_port (_int carryOut -2 0 23(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 24(_array -2 ((_dto c 4 i 0)))))
				(_port (_int value 5 0 24(_ent (_out))))
			)
		)
		(GRegister
			(_object
				(_gen (_int size -1 0 29(_ent((i 8)))))
				(_port (_int clock -2 0 31(_ent (_in))))
				(_port (_int reset -2 0 32(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 33(_array -2 ((_dto c 5 i 0)))))
				(_port (_int data 3 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 34(_array -2 ((_dto c 6 i 0)))))
				(_port (_int value 4 0 34(_ent (_out))))
			)
		)
	)
	(_inst addsubInstance 0 48(_comp AdderSubtractor)
		(_gen
			((size)(_code 7))
		)
		(_port
			((inA)(inA))
			((inB)(loopback))
			((sumSub)(sumSub))
			((carryOut)(_open))
			((value)(data))
		)
		(_use (_ent . AdderSubtractor)
			(_gen
				((size)(_code 8))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((sumSub)(sumSub))
				((carryOut)(carryOut))
				((value)(value))
			)
		)
	)
	(_inst registerInstance 0 58(_comp GRegister)
		(_gen
			((size)(_code 9))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((data)(data))
			((value)(cvalue))
		)
		(_use (_ent . GRegister)
			(_gen
				((size)(_code 10))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((data)(data))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 7(_ent(_in))))
		(_port (_int reset -2 0 8(_ent(_in))))
		(_port (_int zero -2 0 9(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 10(_array -2 ((_dto c 11 i 0)))))
		(_port (_int inA 0 0 10(_ent(_in))))
		(_port (_int sumSub -2 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2 ((_dto c 12 i 0)))))
		(_port (_int value 1 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 39(_array -2 ((_dto c 13 i 0)))))
		(_sig (_int data 2 0 39(_arch(_uni))))
		(_sig (_int cvalue 2 0 43(_arch(_uni))))
		(_sig (_int loopback 2 0 44(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_trgt(5))(_sens(7)))))
			(line__72(_arch 1 0 72(_assignment (_trgt(8))(_sens(2)(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Accumulator_Arch 14 -1)
)
V 000061 55 3350          1497691099258 AdderSubtractor_Arch
(_unit VHDL (addersubtractor 0 5(addersubtractor_arch 0 16))
	(_version vd0)
	(_time 1497691099259 2017.06.17 11:18:19)
	(_source (\./../../../src/addersubtractor.vhd\))
	(_parameters tan)
	(_code fffeffafada8afe9feabeda4adf8faf9fdf8fbf8fd)
	(_ent
		(_time 1497540646633)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int inA -2 0 20(_ent (_in))))
				(_port (_int inB -2 0 21(_ent (_in))))
				(_port (_int carryIn -2 0 22(_ent (_in))))
				(_port (_int carryOut -2 0 23(_ent (_out))))
				(_port (_int sum -2 0 24(_ent (_out))))
			)
		)
	)
	(_generate generateFullAdders 0 37(_for 5 )
		(_generate first 0 42(_if 1)
			(_inst fullAdderFirst 0 43(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(sumSub))
					((carryOut)(carryWires(_object 1)))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate internal 0 54(_if 2)
			(_inst fullAdderInternal 0 55(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 3)))
					((carryOut)(carryWires(_object 1)))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate last 0 66(_if 4)
			(_inst fullAdderLast 0 67(_comp FullAdder)
				(_port
					((inA)(actualInA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 5)))
					((carryOut)(carryOut))
					((sum)(value(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_object
			(_cnst (_int i 5 0 37(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 6 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 8(_array -2 ((_dto c 6 i 0)))))
		(_port (_int inA 0 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2 ((_dto c 7 i 0)))))
		(_port (_int inB 1 0 9(_ent(_in))))
		(_port (_int sumSub -2 0 10(_ent(_in))))
		(_port (_int carryOut -2 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2 ((_dto c 8 i 0)))))
		(_port (_int value 2 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-2~downto~0}~13 0 28(_array -2 ((_dto c 9 i 0)))))
		(_sig (_int carryWires 3 0 28(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 29(_array -2 ((_dto c 10 i 0)))))
		(_sig (_int actualInA 4 0 29(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 37(_scalar (_to i 0 c 11))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment (_trgt(6))(_sens(0)(2)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . AdderSubtractor_Arch 12 -1)
)
I 000053 55 5442          1497691099336 Rotator_Arch
(_unit VHDL (rotator 0 5(rotator_arch 0 23))
	(_version vd0)
	(_time 1497691099337 2017.06.17 11:18:19)
	(_source (\./../../../src/rotator.vhd\))
	(_parameters tan)
	(_code 4d4d4d4f4f1b1d5b4b4d59174a4a4f4a4f4b1b4a49)
	(_ent
		(_time 1497542215880)
	)
	(_comp
		(ShiftAdjuster
			(_object
				(_gen (_int size -1 0 50(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 53(_array -2 ((_dto c 5 i 0)))))
				(_port (_int input 6 0 53(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 54(_array -2 ((_dto c 6 i 0)))))
				(_port (_int output 7 0 54(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -1 0 25(_ent((i 8)))))
				(_port (_int clock -2 0 27(_ent (_in))))
				(_port (_int reset -2 0 28(_ent (_in))))
				(_port (_int zero -2 0 29(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 30(_array -2 ((_dto c 7 i 0)))))
				(_port (_int inA 6 0 30(_ent (_in))))
				(_port (_int sumSub -2 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 32(_array -2 ((_dto c 8 i 0)))))
				(_port (_int value 7 0 32(_ent (_out))))
			)
		)
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 38(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 39(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 42(_array -2 ((_dto c 9 i 0)))))
				(_port (_int shift 6 0 42(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 43(_array -2 ((_dto c 10 i 0)))))
				(_port (_int input 7 0 43(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 44(_array -2 ((_dto c 11 i 0)))))
				(_port (_int output 8 0 44(_ent (_out))))
			)
		)
	)
	(_inst adjusterInstance 0 74(_comp ShiftAdjuster)
		(_gen
			((size)(_code 12))
		)
		(_port
			((input)(count))
			((output)(shift))
		)
		(_use (_ent . ShiftAdjuster)
			(_gen
				((size)(_code 13))
			)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst accumulatorInstance 0 83(_comp Accumulator)
		(_gen
			((size)(_code 14))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(otherData))
			((sumSub)(sign))
			((value)(accData))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)(_code 15))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_inst shifter 0 94(_comp ArithmeticShifter)
		(_gen
			((size)(_code 16))
			((shiftSize)(_code 17))
		)
		(_port
			((shift)(shift))
			((input)(actualData))
			((output)(shiftedOut))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)(_code 18))
				((shiftSize)(_code 19))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst checkHalfPi 0 107(_comp Accumulator)
		(_gen
			((size)(_code 20))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(zeroData))
			((sumSub)((i 2)))
			((value)(zeroDataOut))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)(_code 21))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int counterSize -1 0 8 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in))))
		(_port (_int reset -2 0 12(_ent(_in))))
		(_port (_int sign -2 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~12 0 14(_array -2 ((_dto c 22 i 0)))))
		(_port (_int count 0 0 14(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 15(_array -2 ((_dto c 23 i 0)))))
		(_port (_int dataIn 1 0 15(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2 ((_dto c 24 i 0)))))
		(_port (_int otherData 2 0 16(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 17(_array -2 ((_dto c 25 i 0)))))
		(_port (_int shiftedOut 3 0 17(_ent(_out))))
		(_port (_int zeroOut -2 0 18(_ent(_out))))
		(_port (_int msb -2 0 19(_ent(_out))))
		(_sig (_int zero -2 0 58(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1312 0 59(_array -2 ((_dto c 26 i 0)))))
		(_sig (_int actualData 4 0 59(_arch(_uni))))
		(_sig (_int accData 4 0 60(_arch(_uni))))
		(_sig (_int zeroData 4 0 61(_arch(_uni))))
		(_sig (_int zeroDataOut 4 0 62(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 63(_array -2 ((_dto c 27 i 0)))))
		(_sig (_int shift 5 0 63(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_trgt(9))(_sens(3))(_mon))))
			(line__70(_arch 1 0 70(_assignment (_trgt(10))(_sens(9)(11)(4)))))
			(line__72(_arch 2 0 72(_assignment (_trgt(8))(_sens(10(_index 28)))(_read(10(_index 29))))))
			(line__105(_arch 3 0 105(_assignment (_trgt(12))(_sens(9)(4)))))
			(line__118(_arch 4 0 118(_assignment (_trgt(7))(_sens(9)(13))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Rotator_Arch 30 -1)
)
V 000059 55 2218          1497691099432 ShiftAdjuster_Arch
(_unit VHDL (shiftadjuster 0 5(shiftadjuster_arch 0 15))
	(_version vd0)
	(_time 1497691099433 2017.06.17 11:18:19)
	(_source (\./../../../src/shiftadjuster.vhd\))
	(_parameters tan)
	(_code ababaafcf1fcf6bdafa4bff1fbadafadfaacaeaca8)
	(_ent
		(_time 1497540646711)
	)
	(_comp
		(AdderSubtractor
			(_object
				(_gen (_int size -1 0 17(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 19(_array -2 ((_dto c 1 i 0)))))
				(_port (_int inA 3 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 20(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inB 4 0 20(_ent (_in))))
				(_port (_int sumSub -2 0 21(_ent (_in))))
				(_port (_int carryOut -2 0 22(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 23(_array -2 ((_dto c 3 i 0)))))
				(_port (_int value 5 0 23(_ent (_out))))
			)
		)
	)
	(_inst subtractor 0 32(_comp AdderSubtractor)
		(_gen
			((size)(_code 4))
		)
		(_port
			((inA)((_others(i 3))))
			((inB)(input))
			((sumSub)((i 2)))
			((carryOut)(_open))
			((value)(subOutput))
		)
		(_use (_ent . AdderSubtractor)
			(_gen
				((size)(_code 5))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((sumSub)(sumSub))
				((carryOut)(carryOut))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 10(_array -2 ((_dto c 6 i 0)))))
		(_port (_int input 0 0 10(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2 ((_dto c 7 i 0)))))
		(_port (_int output 1 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 27(_array -2 ((_dto c 8 i 0)))))
		(_sig (_int subOutput 2 0 27(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment (_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ShiftAdjuster_Arch 9 -1)
)
V 000062 55 2862          1497691099539 ShiftAdjuster_TB_Arch
(_unit VHDL (shiftadjuster_tb 0 5(shiftadjuster_tb_arch 0 8))
	(_version vd0)
	(_time 1497691099540 2017.06.17 11:18:19)
	(_source (\./../../../test/asjuster_tb.vhd\))
	(_parameters tan)
	(_code 1818181f184f450e1a4c0c42481e1c1e491f1d1f1b)
	(_ent
		(_time 1497541178009)
	)
	(_comp
		(ShiftAdjuster
			(_object
				(_gen (_int size -1 0 14(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 17(_array -2 ((_dto c 2 i 0)))))
				(_port (_int input 1 0 17(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 18(_array -2 ((_dto c 3 i 0)))))
				(_port (_int output 2 0 18(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -1 0 23(_ent((i 8)))))
				(_port (_int clock -2 0 25(_ent (_in))))
				(_port (_int reset -2 0 26(_ent (_in))))
				(_port (_int zero -2 0 27(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 28(_array -2 ((_dto c 4 i 0)))))
				(_port (_int inA 1 0 28(_ent (_in))))
				(_port (_int sumSub -2 0 29(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 30(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 2 0 30(_ent (_out))))
			)
		)
	)
	(_inst adjusterUnderTest 0 42(_comp ShiftAdjuster)
		(_gen
			((size)((i 4)))
		)
		(_port
			((input)(test_in))
			((output)(test_shift))
		)
		(_use (_ent . ShiftAdjuster)
			(_gen
				((size)((i 4)))
			)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst counter 0 49(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((zero)((i 2)))
			((inA)(_code 6))
			((sumSub)((i 2)))
			((value)(test_in))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_cnst (_int SHIFT_SIZE -1 0 10(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 34(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_in 0 0 34(_arch(_uni))))
		(_sig (_int test_shift 0 0 35(_arch(_uni))))
		(_sig (_int test_reset -2 0 37(_arch(_uni((i 3))))))
		(_sig (_int test_clock -2 0 38(_arch(_uni((i 2))))))
		(_sig (_int test_end -2 0 39(_arch(_uni((i 2))))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment (_trgt(3))(_sens(3)(4)))))
			(driveProcess(_arch 1 0 64(_prcs (_wait_for)(_trgt(2)(4)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ShiftAdjuster_TB_Arch 7 -1)
)
V 000051 55 3307          1497691099619 Atan2_Arch
(_unit VHDL (atan2 0 5(atan2_arch 0 17))
	(_version vd0)
	(_time 1497691099620 2017.06.17 11:18:19)
	(_source (\./../../../src/atan2.vhd\))
	(_parameters tan)
	(_code 66676467643133703062743c366162606760336564)
	(_ent
		(_time 1497683728596)
	)
	(_comp
		(Accumulator
			(_object
				(_gen (_int size -2 0 27(_ent((i 8)))))
				(_port (_int clock -1 0 29(_ent (_in))))
				(_port (_int reset -1 0 30(_ent (_in))))
				(_port (_int zero -1 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 32(_array -1 ((_dto c 3 i 0)))))
				(_port (_int inA 6 0 32(_ent (_in))))
				(_port (_int sumSub -1 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -1 ((_dto c 4 i 0)))))
				(_port (_int value 7 0 34(_ent (_out))))
			)
		)
	)
	(_inst atanAccumulator 0 46(_comp Accumulator)
		(_gen
			((size)((i 12)))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(atanFromLut))
			((sumSub)(msbB))
			((value)(atan2Out))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 12)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_port (_int clock -1 0 7(_ent(_in))))
		(_port (_int reset -1 0 8(_ent(_in))))
		(_port (_int msbB -1 0 9(_ent(_in))))
		(_port (_int zeroA -1 0 10(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{4-1~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int count 0 0 11(_ent(_in))))
		(_port (_int valid -1 0 12(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~12 0 13(_array -1 ((_dto i 11 i 0)))))
		(_port (_int atan2Out 1 0 13(_ent(_out))))
		(_cnst (_int SIZE -2 0 19(_arch((i 12)))))
		(_cnst (_int COUNTER_SIZE -2 0 20(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -2 0 21(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~13 0 23(_array -1 ((_dto i 11 i 0)))))
		(_type (_int bin_array 0 23(_array 2 ((_uto i 0 i 2147483647)))))
		(_type (_int ~bin_array~13 0 24(_array 2 ((_to i 0 i 10)))))
		(_cnst (_int lut 4 0 24(_arch(((_string \"001100100100"\))((_string \"000110010010"\))((_string \"000011101101"\))((_string \"000001111101"\))((_string \"000001000000"\))((_string \"000000100000"\))((_string \"000000010000"\))((_string \"000000001000"\))((_string \"000000000100"\))((_string \"000000000010"\))((_string \"000000000001"\))))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~136 0 38(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int atanFromLut 5 0 38(_arch(_uni))))
		(_sig (_int zero -1 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment (_trgt(8))(_sens(4))(_mon))))
			(line__43(_arch 1 0 43(_assignment (_trgt(7))(_sens(8)(3)(4))(_mon))))
			(line__44(_arch 2 0 44(_assignment (_alias((valid)(zero)))(_simpleassign BUF)(_trgt(5))(_sens(8)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Atan2_Arch 5 -1)
)
V 000052 55 3974          1497691099711 CORDIC_Arch
(_unit VHDL (cordic 0 4(cordic_arch 0 21))
	(_version vd0)
	(_time 1497691099712 2017.06.17 11:18:19)
	(_source (\./../../../src/cordic.vhd\))
	(_parameters tan)
	(_code c4c5c491969292d2c5c0dd9e96c2c7c292c3c6c2c0)
	(_ent
		(_time 1497684937291)
	)
	(_comp
		(Rotator
			(_object
				(_gen (_int size -1 0 24(_ent((i 8)))))
				(_gen (_int counterSize -1 0 25(_ent((i 8)))))
				(_port (_int clock -2 0 28(_ent (_in))))
				(_port (_int reset -2 0 29(_ent (_in))))
				(_port (_int sign -2 0 30(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 31(_array -2 ((_dto c 2 i 0)))))
				(_port (_int count 4 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -2 ((_dto c 3 i 0)))))
				(_port (_int dataIn 5 0 32(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 33(_array -2 ((_dto c 4 i 0)))))
				(_port (_int otherData 6 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -2 ((_dto c 5 i 0)))))
				(_port (_int shiftedOut 7 0 34(_ent (_out))))
				(_port (_int zeroOut -2 0 35(_ent (_out))))
				(_port (_int msb -2 0 36(_ent (_out))))
			)
		)
	)
	(_inst rotatorA 0 49(_comp Rotator)
		(_gen
			((size)(_code 6))
			((counterSize)(_code 7))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((sign)(msb))
			((count)(count))
			((dataIn)(inA))
			((otherData)(shiftedB))
			((shiftedOut)(shiftedA))
			((zeroOut)(zeroA))
			((msb)(_open))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)(_code 8))
				((counterSize)(_code 9))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_inst rotatorB 0 67(_comp Rotator)
		(_gen
			((size)(_code 10))
			((counterSize)(_code 11))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((sign)(notMsb))
			((count)(count))
			((dataIn)(inB))
			((otherData)(shiftedA))
			((shiftedOut)(shiftedB))
			((zeroOut)(_open))
			((msb)(msb))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)(_code 12))
				((counterSize)(_code 13))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 6 \8\ (_ent gms((i 8)))))
		(_gen (_int counterSize -1 0 7 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 10(_ent(_in))))
		(_port (_int reset -2 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 14 i 0)))))
		(_port (_int inA 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 15 i 0)))))
		(_port (_int inB 1 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~12 0 14(_array -2 ((_dto c 16 i 0)))))
		(_port (_int count 2 0 14(_ent(_in))))
		(_port (_int zeroA -2 0 15(_ent(_out))))
		(_port (_int msbB -2 0 16(_ent(_out))))
		(_sig (_int msb -2 0 40(_arch(_uni))))
		(_sig (_int notMsb -2 0 41(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 42(_array -2 ((_dto c 17 i 0)))))
		(_sig (_int shiftedA 3 0 42(_arch(_uni))))
		(_sig (_int shiftedB 3 0 43(_arch(_uni))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment (_alias((msbB)(msb)))(_simpleassign BUF)(_trgt(6))(_sens(7)))))
			(line__47(_arch 1 0 47(_assignment (_alias((notMsb)(msb)))(_simpleassign "not")(_trgt(8))(_sens(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . CORDIC_Arch 18 -1)
)
V 000057 55 5248          1497691099805 CORDICAtan2_Arch
(_unit VHDL (cordicatan2 0 5(cordicatan2_arch 0 17))
	(_version vd0)
	(_time 1497691099806 2017.06.17 11:18:19)
	(_source (\./../../../src/cordicatan2.vhd\))
	(_parameters tan)
	(_code 222325267674743421233b78702423252624232477)
	(_ent
		(_time 1497684199664)
	)
	(_comp
		(Atan2
			(_object
				(_port (_int clock -1 0 26(_ent (_in))))
				(_port (_int reset -1 0 27(_ent (_in))))
				(_port (_int msbB -1 0 28(_ent (_in))))
				(_port (_int zeroA -1 0 29(_ent (_in))))
				(_port (_int count 1 0 30(_ent (_in))))
				(_port (_int valid -1 0 31(_ent (_out))))
				(_port (_int atan2Out 2 0 32(_ent (_out))))
			)
		)
		(CORDIC
			(_object
				(_gen (_int size -2 0 38(_ent((i 8)))))
				(_gen (_int counterSize -2 0 39(_ent((i 8)))))
				(_port (_int clock -1 0 42(_ent (_in))))
				(_port (_int reset -1 0 43(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 44(_array -1 ((_dto c 4 i 0)))))
				(_port (_int inA 5 0 44(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 45(_array -1 ((_dto c 5 i 0)))))
				(_port (_int inB 6 0 45(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 46(_array -1 ((_dto c 6 i 0)))))
				(_port (_int count 7 0 46(_ent (_in))))
				(_port (_int zeroA -1 0 47(_ent (_out))))
				(_port (_int msbB -1 0 48(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -2 0 54(_ent((i 8)))))
				(_port (_int clock -1 0 56(_ent (_in))))
				(_port (_int reset -1 0 57(_ent (_in))))
				(_port (_int zero -1 0 58(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 59(_array -1 ((_dto c 7 i 0)))))
				(_port (_int inA 5 0 59(_ent (_in))))
				(_port (_int sumSub -1 0 60(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 61(_array -1 ((_dto c 8 i 0)))))
				(_port (_int value 6 0 61(_ent (_out))))
			)
		)
	)
	(_inst atan2Calculator 0 78(_comp Atan2)
		(_port
			((clock)(clock))
			((reset)(reset))
			((msbB)(msbB))
			((zeroA)(zeroA))
			((count)(count))
			((valid)(valid))
			((atan2Out)(atan2Out))
		)
		(_use (_ent . Atan2)
		)
	)
	(_inst cordicInstance 0 89(_comp CORDIC)
		(_gen
			((size)((i 14)))
			((counterSize)((i 4)))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((inA)(extendedA))
			((inB)(extendedB))
			((count)(count))
			((zeroA)(zeroA))
			((msbB)(msbB))
		)
		(_use (_ent . CORDIC)
			(_gen
				((size)((i 14)))
				((counterSize)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((inA)(inA))
				((inB)(inB))
				((count)(count))
				((zeroA)(zeroA))
				((msbB)(msbB))
			)
		)
	)
	(_inst counter 0 104(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zeroCounter))
			((inA)(counterIn))
			((sumSub)((i 2)))
			((value)(count))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_port (_int clock -1 0 7(_ent(_in))))
		(_port (_int reset -1 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~12 0 9(_array -1 ((_dto i 11 i 0)))))
		(_port (_int inA 0 0 9(_ent(_in))))
		(_port (_int inB 0 0 10(_ent(_in))))
		(_port (_int valid -1 0 11(_ent(_out))))
		(_port (_int atan2Out 0 0 12(_ent(_out))))
		(_cnst (_int SIZE -2 0 19(_arch((i 12)))))
		(_cnst (_int EXTENDED_SIZE -2 0 20(_arch((i 14)))))
		(_cnst (_int COUNTER_SIZE -2 0 21(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -2 0 22(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{4-1~downto~0}~13 0 30(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~13 0 32(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int zeroCounter -1 0 65(_arch(_uni))))
		(_sig (_int msbB -1 0 66(_arch(_uni))))
		(_sig (_int zeroA -1 0 67(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{COUNTER_SIZE-1~downto~0}~13 0 68(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int counterIn 3 0 68(_arch(_uni))))
		(_sig (_int count 3 0 69(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{EXTENDED_SIZE-1~downto~0}~13 0 71(_array -1 ((_dto i 13 i 0)))))
		(_sig (_int extendedA 4 0 71(_arch(_uni))))
		(_sig (_int extendedB 4 0 72(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment (_alias((extendedA)(inA(11))(inA(11))(inA)))(_trgt(11))(_sens(2)))))
			(line__76(_arch 1 0 76(_assignment (_alias((extendedB)(inB(11))(inB(11))(inB)))(_trgt(12))(_sens(3)))))
			(line__115(_arch 2 0 115(_assignment (_trgt(6))(_sens(10))(_mon))))
			(line__116(_arch 3 0 116(_assignment (_trgt(9))(_sens(6))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (0 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . CORDICAtan2_Arch 9 -1)
)
I 000060 55 1819          1497691099885 CORDICAtan2_TB_Arch
(_unit VHDL (cordicatan2_tb 0 5(cordicatan2_tb_arch 0 8))
	(_version vd0)
	(_time 1497691099886 2017.06.17 11:18:19)
	(_source (\./../../../test/cordicatan2_tb.vhd\))
	(_parameters tan)
	(_code 70717771262626667722692a227671777476717625)
	(_ent
		(_time 1497684676213)
	)
	(_comp
		(CORDICAtan2
			(_object
				(_port (_int clock -1 0 12(_ent (_in))))
				(_port (_int reset -1 0 13(_ent (_in))))
				(_port (_int inA 0 0 14(_ent (_in))))
				(_port (_int inB 0 0 15(_ent (_in))))
				(_port (_int valid -1 0 16(_ent (_out))))
				(_port (_int atan2Out 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst cordicAtan2UnderTest 0 32(_comp CORDICAtan2)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((inA)(test_inA))
			((inB)(test_inB))
			((valid)(_open))
			((atan2Out)(_open))
		)
		(_use (_ent . CORDICAtan2)
		)
	)
	(_object
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~13 0 14(_array -1 ((_dto i 11 i 0)))))
		(_cnst (_int SIZE -2 0 21(_arch((i 12)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~13 0 23(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int test_inA 1 0 23(_arch(_uni))))
		(_sig (_int test_inB 1 0 24(_arch(_uni))))
		(_sig (_int test_reset -1 0 26(_arch(_uni((i 3))))))
		(_sig (_int test_clock -1 0 27(_arch(_uni((i 2))))))
		(_sig (_int test_end -1 0 28(_arch(_uni((i 2))))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment (_trgt(3))(_sens(3)(4)))))
			(driveProcess(_arch 1 0 46(_prcs (_wait_for)(_trgt(0)(1)(2)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 50463490)
		(33686018 33686018 50529026)
	)
	(_model . CORDICAtan2_TB_Arch 2 -1)
)
V 000057 55 4812          1497691099977 RotatorA_TB_Arch
(_unit VHDL (rotatora_tb 0 5(rotatora_tb_arch 0 8))
	(_version vd0)
	(_time 1497691099978 2017.06.17 11:18:19)
	(_source (\./../../../test/rotatorA_tb.vhd\))
	(_parameters tan)
	(_code cecec89bcd989ed89eccda94c9c9ccc8cfcb98c9ca)
	(_ent
		(_time 1497691002694)
	)
	(_comp
		(Accumulator
			(_object
				(_gen (_int size -1 0 29(_ent((i 8)))))
				(_port (_int clock -2 0 31(_ent (_in))))
				(_port (_int reset -2 0 32(_ent (_in))))
				(_port (_int zero -2 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 34(_array -2 ((_dto c 4 i 0)))))
				(_port (_int inA 2 0 34(_ent (_in))))
				(_port (_int sumSub -2 0 35(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 36(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 3 0 36(_ent (_out))))
			)
		)
		(Rotator
			(_object
				(_gen (_int size -1 0 12(_ent((i 8)))))
				(_gen (_int counterSize -1 0 13(_ent((i 8)))))
				(_port (_int clock -2 0 16(_ent (_in))))
				(_port (_int reset -2 0 17(_ent (_in))))
				(_port (_int sign -2 0 18(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 19(_array -2 ((_dto c 6 i 0)))))
				(_port (_int count 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 7 i 0)))))
				(_port (_int dataIn 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 8 i 0)))))
				(_port (_int otherData 4 0 21(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 22(_array -2 ((_dto c 9 i 0)))))
				(_port (_int shiftedOut 5 0 22(_ent (_out))))
				(_port (_int zeroOut -2 0 23(_ent (_out))))
				(_port (_int msb -2 0 24(_ent (_out))))
			)
		)
	)
	(_inst counter 0 62(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((zero)(zeroCounter))
			((inA)(counterIn))
			((sumSub)((i 2)))
			((value)(test_count))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_inst rotatorUnderTest 0 78(_comp Rotator)
		(_gen
			((size)((i 14)))
			((counterSize)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((sign)(test_shiftedB(13)))
			((count)(test_count))
			((dataIn)(test_inA))
			((otherData)(test_shiftedB))
			((shiftedOut)(test_shiftedA))
			((zeroOut)(test_zeroA))
			((msb)(test_msbA))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)((i 14)))
				((counterSize)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 41(_arch((i 14)))))
		(_cnst (_int COUNTER_SIZE -1 0 42(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -1 0 43(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~1310 0 45(_array -2 ((_dto i 13 i 0)))))
		(_sig (_int test_inA 0 0 45(_arch(_uni))))
		(_sig (_int test_shiftedB 0 0 46(_arch(_uni))))
		(_sig (_int test_shiftedA 0 0 47(_arch(_uni))))
		(_sig (_int test_msbA -2 0 48(_arch(_uni))))
		(_sig (_int test_zeroA -2 0 49(_arch(_uni))))
		(_sig (_int test_reset -2 0 51(_arch(_uni((i 3))))))
		(_sig (_int test_clock -2 0 52(_arch(_uni((i 2))))))
		(_sig (_int test_end -2 0 53(_arch(_uni((i 2))))))
		(_type (_int ~STD_ULOGIC_VECTOR{COUNTER_SIZE-1~downto~0}~13 0 55(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_count 1 0 55(_arch(_uni))))
		(_sig (_int counterIn 1 0 56(_arch(_uni))))
		(_sig (_int zeroCounter -2 0 57(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_trgt(10))(_sens(8))(_mon))))
			(line__74(_arch 1 0 74(_assignment (_trgt(9))(_sens(10))(_mon))))
			(line__95(_arch 2 0 95(_assignment (_trgt(6))(_sens(6)(7)))))
			(driveProcess(_arch 3 0 99(_prcs (_wait_for)(_trgt(0)(1)(5)(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 515)
		(33686018 33686018 50463234 771)
		(50529027 50529027 50529027 515)
		(33686018 33686018 33686018 514)
		(50529027 50529027 50529027 771)
	)
	(_model . RotatorA_TB_Arch 10 -1)
)
V 000057 55 4937          1497691100070 RotatorB_TB_Arch
(_unit VHDL (rotatorb_tb 0 5(rotatorb_tb_arch 0 8))
	(_version vd0)
	(_time 1497691100071 2017.06.17 11:18:20)
	(_source (\./../../../test/rotatorB_tb.vhd\))
	(_parameters tan)
	(_code 2c2c2b28297a7c3a7c2c38762b2b2e2a2e297a2b28)
	(_ent
		(_time 1497690363568)
	)
	(_comp
		(Accumulator
			(_object
				(_gen (_int size -1 0 29(_ent((i 8)))))
				(_port (_int clock -2 0 31(_ent (_in))))
				(_port (_int reset -2 0 32(_ent (_in))))
				(_port (_int zero -2 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 34(_array -2 ((_dto c 5 i 0)))))
				(_port (_int inA 2 0 34(_ent (_in))))
				(_port (_int sumSub -2 0 35(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 36(_array -2 ((_dto c 6 i 0)))))
				(_port (_int value 3 0 36(_ent (_out))))
			)
		)
		(Rotator
			(_object
				(_gen (_int size -1 0 12(_ent((i 8)))))
				(_gen (_int counterSize -1 0 13(_ent((i 8)))))
				(_port (_int clock -2 0 16(_ent (_in))))
				(_port (_int reset -2 0 17(_ent (_in))))
				(_port (_int sign -2 0 18(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 19(_array -2 ((_dto c 7 i 0)))))
				(_port (_int count 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 8 i 0)))))
				(_port (_int dataIn 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 9 i 0)))))
				(_port (_int otherData 4 0 21(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 22(_array -2 ((_dto c 10 i 0)))))
				(_port (_int shiftedOut 5 0 22(_ent (_out))))
				(_port (_int zeroOut -2 0 23(_ent (_out))))
				(_port (_int msb -2 0 24(_ent (_out))))
			)
		)
	)
	(_inst counter 0 62(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((zero)(zeroCounter))
			((inA)(counterIn))
			((sumSub)((i 2)))
			((value)(test_count))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_inst rotatorUnderTest 0 80(_comp Rotator)
		(_gen
			((size)((i 14)))
			((counterSize)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((sign)(test_notMsbB))
			((count)(test_count))
			((dataIn)(test_inB))
			((otherData)(test_shiftedA))
			((shiftedOut)(test_shiftedB))
			((zeroOut)(_open))
			((msb)(test_msbB))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)((i 14)))
				((counterSize)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 41(_arch((i 14)))))
		(_cnst (_int COUNTER_SIZE -1 0 42(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -1 0 43(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~1310 0 45(_array -2 ((_dto i 13 i 0)))))
		(_sig (_int test_inB 0 0 45(_arch(_uni))))
		(_sig (_int test_shiftedB 0 0 46(_arch(_uni))))
		(_sig (_int test_shiftedA 0 0 47(_arch(_uni))))
		(_sig (_int test_msbB -2 0 48(_arch(_uni))))
		(_sig (_int test_notMsbB -2 0 49(_arch(_uni))))
		(_sig (_int test_reset -2 0 51(_arch(_uni((i 3))))))
		(_sig (_int test_clock -2 0 52(_arch(_uni((i 2))))))
		(_sig (_int test_end -2 0 53(_arch(_uni((i 2))))))
		(_type (_int ~STD_ULOGIC_VECTOR{COUNTER_SIZE-1~downto~0}~13 0 55(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_count 1 0 55(_arch(_uni))))
		(_sig (_int counterIn 1 0 56(_arch(_uni))))
		(_sig (_int zeroCounter -2 0 57(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_trgt(10))(_sens(8))(_mon))))
			(line__74(_arch 1 0 74(_assignment (_trgt(9))(_sens(10))(_mon))))
			(line__78(_arch 2 0 78(_assignment (_alias((test_notMsbB)(test_shiftedB(13))))(_simpleassign "not")(_trgt(4))(_sens(1(13))))))
			(line__97(_arch 3 0 97(_assignment (_trgt(6))(_sens(6)(7)))))
			(driveProcess(_arch 4 0 101(_prcs (_wait_for)(_trgt(0)(2)(5)(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 50463234 771)
		(33686018 33686018 33686018 515)
		(33686018 33686018 50463234 514)
		(33686018 33686018 33686018 770)
		(33686018 33686018 33686018 514)
	)
	(_model . RotatorB_TB_Arch 11 -1)
)
V 000054 55 4728          1497691100164 ZeroA_TB_Arch
(_unit VHDL (zeroa_tb 0 5(zeroa_tb_arch 0 8))
	(_version vd0)
	(_time 1497691100165 2017.06.17 11:18:20)
	(_source (\./../../../test/zeroA_tb.vhd\))
	(_parameters tan)
	(_code 8989dd8785dfdf9fd8dd98d08e8e8d8f8b8ed88f8c)
	(_ent
		(_time 1497691002960)
	)
	(_comp
		(Accumulator
			(_object
				(_gen (_int size -1 0 29(_ent((i 8)))))
				(_port (_int clock -2 0 31(_ent (_in))))
				(_port (_int reset -2 0 32(_ent (_in))))
				(_port (_int zero -2 0 33(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 34(_array -2 ((_dto c 4 i 0)))))
				(_port (_int inA 2 0 34(_ent (_in))))
				(_port (_int sumSub -2 0 35(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 36(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 3 0 36(_ent (_out))))
			)
		)
		(Rotator
			(_object
				(_gen (_int size -1 0 12(_ent((i 8)))))
				(_gen (_int counterSize -1 0 13(_ent((i 8)))))
				(_port (_int clock -2 0 16(_ent (_in))))
				(_port (_int reset -2 0 17(_ent (_in))))
				(_port (_int sign -2 0 18(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 19(_array -2 ((_dto c 6 i 0)))))
				(_port (_int count 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 7 i 0)))))
				(_port (_int dataIn 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 8 i 0)))))
				(_port (_int otherData 4 0 21(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 22(_array -2 ((_dto c 9 i 0)))))
				(_port (_int shiftedOut 5 0 22(_ent (_out))))
				(_port (_int zeroOut -2 0 23(_ent (_out))))
				(_port (_int msb -2 0 24(_ent (_out))))
			)
		)
	)
	(_inst counter 0 62(_comp Accumulator)
		(_gen
			((size)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((zero)(zeroCounter))
			((inA)(counterIn))
			((sumSub)((i 2)))
			((value)(test_count))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_inst rotatorUnderTest 0 78(_comp Rotator)
		(_gen
			((size)((i 14)))
			((counterSize)((i 4)))
		)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((sign)(test_shiftedB(13)))
			((count)(test_count))
			((dataIn)(test_inA))
			((otherData)(test_shiftedB))
			((shiftedOut)(test_shiftedA))
			((zeroOut)(test_zeroA))
			((msb)(test_msbA))
		)
		(_use (_ent . Rotator)
			(_gen
				((size)((i 14)))
				((counterSize)((i 4)))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((sign)(sign))
				((count)(count))
				((dataIn)(dataIn))
				((otherData)(otherData))
				((shiftedOut)(shiftedOut))
				((zeroOut)(zeroOut))
				((msb)(msb))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 41(_arch((i 14)))))
		(_cnst (_int COUNTER_SIZE -1 0 42(_arch((i 4)))))
		(_cnst (_int LUT_SIZE -1 0 43(_arch((i 11)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~1310 0 45(_array -2 ((_dto i 13 i 0)))))
		(_sig (_int test_inA 0 0 45(_arch(_uni))))
		(_sig (_int test_shiftedB 0 0 46(_arch(_uni))))
		(_sig (_int test_shiftedA 0 0 47(_arch(_uni))))
		(_sig (_int test_msbA -2 0 48(_arch(_uni))))
		(_sig (_int test_zeroA -2 0 49(_arch(_uni))))
		(_sig (_int test_reset -2 0 51(_arch(_uni((i 3))))))
		(_sig (_int test_clock -2 0 52(_arch(_uni((i 2))))))
		(_sig (_int test_end -2 0 53(_arch(_uni((i 2))))))
		(_type (_int ~STD_ULOGIC_VECTOR{COUNTER_SIZE-1~downto~0}~13 0 55(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_count 1 0 55(_arch(_uni))))
		(_sig (_int counterIn 1 0 56(_arch(_uni))))
		(_sig (_int zeroCounter -2 0 57(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_trgt(10))(_sens(8))(_mon))))
			(line__74(_arch 1 0 74(_assignment (_trgt(9))(_sens(10))(_mon))))
			(line__95(_arch 2 0 95(_assignment (_trgt(6))(_sens(6)(7)))))
			(driveProcess(_arch 3 0 99(_prcs (_wait_for)(_trgt(0)(1)(5)(7)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 515)
		(33686018 33686018 33686018 514)
		(33686018 33686274 33686274 515)
	)
	(_model . ZeroA_TB_Arch 10 -1)
)
V 000053 55 5442          1497691621886 Rotator_Arch
(_unit VHDL (rotator 0 5(rotator_arch 0 23))
	(_version vd0)
	(_time 1497691621898 2017.06.17 11:27:01)
	(_source (\./../../../src/rotator.vhd\))
	(_parameters tan)
	(_code 9091c09fc6c6c086969084ca979792979296c69794)
	(_ent
		(_time 1497542215880)
	)
	(_comp
		(ShiftAdjuster
			(_object
				(_gen (_int size -1 0 50(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 53(_array -2 ((_dto c 5 i 0)))))
				(_port (_int input 6 0 53(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 54(_array -2 ((_dto c 6 i 0)))))
				(_port (_int output 7 0 54(_ent (_out))))
			)
		)
		(Accumulator
			(_object
				(_gen (_int size -1 0 25(_ent((i 8)))))
				(_port (_int clock -2 0 27(_ent (_in))))
				(_port (_int reset -2 0 28(_ent (_in))))
				(_port (_int zero -2 0 29(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 30(_array -2 ((_dto c 7 i 0)))))
				(_port (_int inA 6 0 30(_ent (_in))))
				(_port (_int sumSub -2 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 32(_array -2 ((_dto c 8 i 0)))))
				(_port (_int value 7 0 32(_ent (_out))))
			)
		)
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 38(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 39(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 42(_array -2 ((_dto c 9 i 0)))))
				(_port (_int shift 6 0 42(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 43(_array -2 ((_dto c 10 i 0)))))
				(_port (_int input 7 0 43(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 44(_array -2 ((_dto c 11 i 0)))))
				(_port (_int output 8 0 44(_ent (_out))))
			)
		)
	)
	(_inst adjusterInstance 0 74(_comp ShiftAdjuster)
		(_gen
			((size)(_code 12))
		)
		(_port
			((input)(count))
			((output)(shift))
		)
		(_use (_ent . ShiftAdjuster)
			(_gen
				((size)(_code 13))
			)
			(_port
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst accumulatorInstance 0 83(_comp Accumulator)
		(_gen
			((size)(_code 14))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(otherData))
			((sumSub)(sign))
			((value)(accData))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)(_code 15))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_inst shifter 0 94(_comp ArithmeticShifter)
		(_gen
			((size)(_code 16))
			((shiftSize)(_code 17))
		)
		(_port
			((shift)(shift))
			((input)(actualData))
			((output)(shiftedOut))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)(_code 18))
				((shiftSize)(_code 19))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_inst checkHalfPi 0 107(_comp Accumulator)
		(_gen
			((size)(_code 20))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((zero)(zero))
			((inA)(zeroData))
			((sumSub)((i 2)))
			((value)(zeroDataOut))
		)
		(_use (_ent . Accumulator)
			(_gen
				((size)(_code 21))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((zero)(zero))
				((inA)(inA))
				((sumSub)(sumSub))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int counterSize -1 0 8 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in))))
		(_port (_int reset -2 0 12(_ent(_in))))
		(_port (_int sign -2 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~12 0 14(_array -2 ((_dto c 22 i 0)))))
		(_port (_int count 0 0 14(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 15(_array -2 ((_dto c 23 i 0)))))
		(_port (_int dataIn 1 0 15(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 16(_array -2 ((_dto c 24 i 0)))))
		(_port (_int otherData 2 0 16(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 17(_array -2 ((_dto c 25 i 0)))))
		(_port (_int shiftedOut 3 0 17(_ent(_out))))
		(_port (_int zeroOut -2 0 18(_ent(_out))))
		(_port (_int msb -2 0 19(_ent(_out))))
		(_sig (_int zero -2 0 58(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1312 0 59(_array -2 ((_dto c 26 i 0)))))
		(_sig (_int actualData 4 0 59(_arch(_uni))))
		(_sig (_int accData 4 0 60(_arch(_uni))))
		(_sig (_int zeroData 4 0 61(_arch(_uni))))
		(_sig (_int zeroDataOut 4 0 62(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{counterSize-1~downto~0}~13 0 63(_array -2 ((_dto c 27 i 0)))))
		(_sig (_int shift 5 0 63(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment (_trgt(9))(_sens(3))(_mon))))
			(line__70(_arch 1 0 70(_assignment (_trgt(10))(_sens(4)(9)(11)))))
			(line__72(_arch 2 0 72(_assignment (_trgt(8))(_sens(10(_index 28)))(_read(10(_index 29))))))
			(line__105(_arch 3 0 105(_assignment (_trgt(12))(_sens(4)(9)))))
			(line__118(_arch 4 0 118(_assignment (_trgt(7))(_sens(9)(13))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Rotator_Arch 30 -1)
)
I 000060 55 1819          1497692321403 CORDICAtan2_TB_Arch
(_unit VHDL (cordicatan2_tb 0 5(cordicatan2_tb_arch 0 8))
	(_version vd0)
	(_time 1497692321404 2017.06.17 11:38:41)
	(_source (\./../../../test/cordicatan2_tb.vhd\))
	(_parameters tan)
	(_code fcfbf8acf9aaaaeafbaee5a6aefafdfbf8fafdfaa9)
	(_ent
		(_time 1497684676213)
	)
	(_comp
		(CORDICAtan2
			(_object
				(_port (_int clock -1 0 12(_ent (_in))))
				(_port (_int reset -1 0 13(_ent (_in))))
				(_port (_int inA 0 0 14(_ent (_in))))
				(_port (_int inB 0 0 15(_ent (_in))))
				(_port (_int valid -1 0 16(_ent (_out))))
				(_port (_int atan2Out 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst cordicAtan2UnderTest 0 32(_comp CORDICAtan2)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((inA)(test_inA))
			((inB)(test_inB))
			((valid)(_open))
			((atan2Out)(_open))
		)
		(_use (_ent . CORDICAtan2)
		)
	)
	(_object
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~13 0 14(_array -1 ((_dto i 11 i 0)))))
		(_cnst (_int SIZE -2 0 21(_arch((i 12)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~13 0 23(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int test_inA 1 0 23(_arch(_uni))))
		(_sig (_int test_inB 1 0 24(_arch(_uni))))
		(_sig (_int test_reset -1 0 26(_arch(_uni((i 3))))))
		(_sig (_int test_clock -1 0 27(_arch(_uni((i 2))))))
		(_sig (_int test_end -1 0 28(_arch(_uni((i 2))))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment (_trgt(3))(_sens(3)(4)))))
			(driveProcess(_arch 1 0 46(_prcs (_wait_for)(_trgt(0)(1)(2)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751554)
		(33686018 33686018 50529026)
	)
	(_model . CORDICAtan2_TB_Arch 2 -1)
)
I 000060 55 1819          1497692659326 CORDICAtan2_TB_Arch
(_unit VHDL (cordicatan2_tb 0 5(cordicatan2_tb_arch 0 8))
	(_version vd0)
	(_time 1497692659327 2017.06.17 11:44:19)
	(_source (\./../../../test/cordicatan2_tb.vhd\))
	(_parameters tan)
	(_code fefbabaefda8a8e8f9ace7a4acf8fff9faf8fff8ab)
	(_ent
		(_time 1497684676213)
	)
	(_comp
		(CORDICAtan2
			(_object
				(_port (_int clock -1 0 12(_ent (_in))))
				(_port (_int reset -1 0 13(_ent (_in))))
				(_port (_int inA 0 0 14(_ent (_in))))
				(_port (_int inB 0 0 15(_ent (_in))))
				(_port (_int valid -1 0 16(_ent (_out))))
				(_port (_int atan2Out 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst cordicAtan2UnderTest 0 32(_comp CORDICAtan2)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((inA)(test_inA))
			((inB)(test_inB))
			((valid)(_open))
			((atan2Out)(_open))
		)
		(_use (_ent . CORDICAtan2)
		)
	)
	(_object
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~13 0 14(_array -1 ((_dto i 11 i 0)))))
		(_cnst (_int SIZE -2 0 21(_arch((i 12)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~13 0 23(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int test_inA 1 0 23(_arch(_uni))))
		(_sig (_int test_inB 1 0 24(_arch(_uni))))
		(_sig (_int test_reset -1 0 26(_arch(_uni((i 3))))))
		(_sig (_int test_clock -1 0 27(_arch(_uni((i 2))))))
		(_sig (_int test_end -1 0 28(_arch(_uni((i 2))))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment (_trgt(3))(_sens(3)(4)))))
			(driveProcess(_arch 1 0 46(_prcs (_wait_for)(_trgt(0)(1)(2)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 50463490)
		(33686018 33686018 50529026)
	)
	(_model . CORDICAtan2_TB_Arch 2 -1)
)
I 000060 55 1819          1497692703373 CORDICAtan2_TB_Arch
(_unit VHDL (cordicatan2_tb 0 5(cordicatan2_tb_arch 0 8))
	(_version vd0)
	(_time 1497692703374 2017.06.17 11:45:03)
	(_source (\./../../../test/cordicatan2_tb.vhd\))
	(_parameters tan)
	(_code 0c5f5c0a095a5a1a0b5e15565e0a0d0b080a0d0a59)
	(_ent
		(_time 1497684676213)
	)
	(_comp
		(CORDICAtan2
			(_object
				(_port (_int clock -1 0 12(_ent (_in))))
				(_port (_int reset -1 0 13(_ent (_in))))
				(_port (_int inA 0 0 14(_ent (_in))))
				(_port (_int inB 0 0 15(_ent (_in))))
				(_port (_int valid -1 0 16(_ent (_out))))
				(_port (_int atan2Out 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst cordicAtan2UnderTest 0 32(_comp CORDICAtan2)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((inA)(test_inA))
			((inB)(test_inB))
			((valid)(_open))
			((atan2Out)(_open))
		)
		(_use (_ent . CORDICAtan2)
		)
	)
	(_object
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~13 0 14(_array -1 ((_dto i 11 i 0)))))
		(_cnst (_int SIZE -2 0 21(_arch((i 12)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~13 0 23(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int test_inA 1 0 23(_arch(_uni))))
		(_sig (_int test_inB 1 0 24(_arch(_uni))))
		(_sig (_int test_reset -1 0 26(_arch(_uni((i 3))))))
		(_sig (_int test_clock -1 0 27(_arch(_uni((i 2))))))
		(_sig (_int test_end -1 0 28(_arch(_uni((i 2))))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment (_trgt(3))(_sens(3)(4)))))
			(driveProcess(_arch 1 0 46(_prcs (_wait_for)(_trgt(0)(1)(2)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 50529026)
	)
	(_model . CORDICAtan2_TB_Arch 2 -1)
)
V 000060 55 1819          1497692785076 CORDICAtan2_TB_Arch
(_unit VHDL (cordicatan2_tb 0 5(cordicatan2_tb_arch 0 8))
	(_version vd0)
	(_time 1497692785077 2017.06.17 11:46:25)
	(_source (\./../../../test/cordicatan2_tb.vhd\))
	(_parameters tan)
	(_code 343065316662622233662d6e663235333032353261)
	(_ent
		(_time 1497684676213)
	)
	(_comp
		(CORDICAtan2
			(_object
				(_port (_int clock -1 0 12(_ent (_in))))
				(_port (_int reset -1 0 13(_ent (_in))))
				(_port (_int inA 0 0 14(_ent (_in))))
				(_port (_int inB 0 0 15(_ent (_in))))
				(_port (_int valid -1 0 16(_ent (_out))))
				(_port (_int atan2Out 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst cordicAtan2UnderTest 0 32(_comp CORDICAtan2)
		(_port
			((clock)(test_clock))
			((reset)(test_reset))
			((inA)(test_inA))
			((inB)(test_inB))
			((valid)(_open))
			((atan2Out)(_open))
		)
		(_use (_ent . CORDICAtan2)
		)
	)
	(_object
		(_type (_int ~STD_ULOGIC_VECTOR{12-1~downto~0}~13 0 14(_array -1 ((_dto i 11 i 0)))))
		(_cnst (_int SIZE -2 0 21(_arch((i 12)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~13 0 23(_array -1 ((_dto i 11 i 0)))))
		(_sig (_int test_inA 1 0 23(_arch(_uni))))
		(_sig (_int test_inB 1 0 24(_arch(_uni))))
		(_sig (_int test_reset -1 0 26(_arch(_uni((i 3))))))
		(_sig (_int test_clock -1 0 27(_arch(_uni((i 2))))))
		(_sig (_int test_end -1 0 28(_arch(_uni((i 2))))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment (_trgt(3))(_sens(3)(4)))))
			(driveProcess(_arch 1 0 46(_prcs (_wait_for)(_trgt(0)(1)(2)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.POSITIVE (1 POSITIVE)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 50463490)
		(33686018 33686018 50529026)
	)
	(_model . CORDICAtan2_TB_Arch 2 -1)
)
