{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1711950225497 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1711950225498 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 01 08:43:45 2024 " "Processing started: Mon Apr 01 08:43:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1711950225498 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1711950225498 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MultiCycle -c MultiCycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off MultiCycle -c MultiCycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1711950225498 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1711950225906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file id_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_memory " "Found entity 1: ID_memory" {  } { { "ID_memory.v" "" { Text "C:/Users/farru/OneDrive/Desktop/Multi_Cycle_test/HDL/ID_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711950225961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711950225961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant4.v 1 1 " "Found 1 design units, including 1 entities, in source file constant4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Constant4 " "Found entity 1: Constant4" {  } { { "Constant4.v" "" { Text "C:/Users/farru/OneDrive/Desktop/Multi_Cycle_test/HDL/Constant4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711950225965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711950225965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "C:/Users/farru/OneDrive/Desktop/Multi_Cycle_test/HDL/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711950225969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711950225969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_simple.v 1 1 " "Found 1 design units, including 1 entities, in source file register_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_simple " "Found entity 1: Register_simple" {  } { { "Register_simple.v" "" { Text "C:/Users/farru/OneDrive/Desktop/Multi_Cycle_test/HDL/Register_simple.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711950225973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711950225973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_rsten_neg.v 1 1 " "Found 1 design units, including 1 entities, in source file register_rsten_neg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_rsten_neg " "Found entity 1: Register_rsten_neg" {  } { { "Register_rsten_neg.v" "" { Text "C:/Users/farru/OneDrive/Desktop/Multi_Cycle_test/HDL/Register_rsten_neg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711950225977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711950225977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_rsten.v 1 1 " "Found 1 design units, including 1 entities, in source file register_rsten.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_rsten " "Found entity 1: Register_rsten" {  } { { "Register_rsten.v" "" { Text "C:/Users/farru/OneDrive/Desktop/Multi_Cycle_test/HDL/Register_rsten.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711950225980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711950225980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file register_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_reset " "Found entity 1: Register_reset" {  } { { "Register_reset.v" "" { Text "C:/Users/farru/OneDrive/Desktop/Multi_Cycle_test/HDL/Register_reset.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711950225984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711950225984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_file " "Found entity 1: Register_file" {  } { { "Register_file.v" "" { Text "C:/Users/farru/OneDrive/Desktop/Multi_Cycle_test/HDL/Register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711950225988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711950225988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_en.v 1 1 " "Found 1 design units, including 1 entities, in source file register_en.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_en " "Found entity 1: Register_en" {  } { { "Register_en.v" "" { Text "C:/Users/farru/OneDrive/Desktop/Multi_Cycle_test/HDL/Register_en.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711950225993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711950225993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_16to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_16to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_16to1 " "Found entity 1: Mux_16to1" {  } { { "Mux_16to1.v" "" { Text "C:/Users/farru/OneDrive/Desktop/Multi_Cycle_test/HDL/Mux_16to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711950225996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711950225996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_4to1 " "Found entity 1: Mux_4to1" {  } { { "Mux_4to1.v" "" { Text "C:/Users/farru/OneDrive/Desktop/Multi_Cycle_test/HDL/Mux_4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711950225999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711950225999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2to1 " "Found entity 1: Mux_2to1" {  } { { "Mux_2to1.v" "" { Text "C:/Users/farru/OneDrive/Desktop/Multi_Cycle_test/HDL/Mux_2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711950226002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711950226002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.v" "" { Text "C:/Users/farru/OneDrive/Desktop/Multi_Cycle_test/HDL/Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711950226006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711950226006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_memory " "Found entity 1: Instruction_memory" {  } { { "Instruction_memory.v" "" { Text "C:/Users/farru/OneDrive/Desktop/Multi_Cycle_test/HDL/Instruction_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711950226010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711950226010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexto7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hexto7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexto7seg " "Found entity 1: hexto7seg" {  } { { "hexto7seg.v" "" { Text "C:/Users/farru/OneDrive/Desktop/Multi_Cycle_test/HDL/hexto7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711950226014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711950226014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender.v 1 1 " "Found 1 design units, including 1 entities, in source file extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 Extender " "Found entity 1: Extender" {  } { { "Extender.v" "" { Text "C:/Users/farru/OneDrive/Desktop/Multi_Cycle_test/HDL/Extender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711950226017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711950226017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_4to16.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_4to16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_4to16 " "Found entity 1: Decoder_4to16" {  } { { "Decoder_4to16.v" "" { Text "C:/Users/farru/OneDrive/Desktop/Multi_Cycle_test/HDL/Decoder_4to16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711950226020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711950226020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2to4.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_2to4 " "Found entity 1: Decoder_2to4" {  } { { "Decoder_2to4.v" "" { Text "C:/Users/farru/OneDrive/Desktop/Multi_Cycle_test/HDL/Decoder_2to4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711950226024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711950226024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/farru/OneDrive/Desktop/Multi_Cycle_test/HDL/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711950226028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711950226028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.v" "" { Text "C:/Users/farru/OneDrive/Desktop/Multi_Cycle_test/HDL/Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711950226031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711950226031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.v" "" { Text "C:/Users/farru/OneDrive/Desktop/Multi_Cycle_test/HDL/DataPath.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711950226035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711950226035 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MemWrite MEMWRITE Controller.v(4) " "Verilog HDL Declaration information at Controller.v(4): object \"MemWrite\" differs only in case from object \"MEMWRITE\" in the same scope" {  } { { "Controller.v" "" { Text "C:/Users/farru/OneDrive/Desktop/Multi_Cycle_test/HDL/Controller.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1711950226038 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Branch BRANCH Controller.v(30) " "Verilog HDL Declaration information at Controller.v(30): object \"Branch\" differs only in case from object \"BRANCH\" in the same scope" {  } { { "Controller.v" "" { Text "C:/Users/farru/OneDrive/Desktop/Multi_Cycle_test/HDL/Controller.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1711950226038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.v" "" { Text "C:/Users/farru/OneDrive/Desktop/Multi_Cycle_test/HDL/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711950226039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711950226039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_cycle_computer.v 1 1 " "Found 1 design units, including 1 entities, in source file multi_cycle_computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multi_Cycle_Computer " "Found entity 1: Multi_Cycle_Computer" {  } { { "Multi_Cycle_Computer.v" "" { Text "C:/Users/farru/OneDrive/Desktop/Multi_Cycle_test/HDL/Multi_Cycle_Computer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711950226042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711950226042 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Data DataPath.v(123) " "Verilog HDL Implicit Net warning at DataPath.v(123): created implicit net for \"Data\"" {  } { { "DataPath.v" "" { Text "C:/Users/farru/OneDrive/Desktop/Multi_Cycle_test/HDL/DataPath.v" 123 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711950226042 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RESET DataPath.v(135) " "Verilog HDL Implicit Net warning at DataPath.v(135): created implicit net for \"RESET\"" {  } { { "DataPath.v" "" { Text "C:/Users/farru/OneDrive/Desktop/Multi_Cycle_test/HDL/DataPath.v" 135 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711950226042 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Const_Zero Controller.v(40) " "Verilog HDL Implicit Net warning at Controller.v(40): created implicit net for \"Const_Zero\"" {  } { { "Controller.v" "" { Text "C:/Users/farru/OneDrive/Desktop/Multi_Cycle_test/HDL/Controller.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711950226042 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Controller " "Elaborating entity \"Controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1711950226080 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALUOp Controller.v(28) " "Verilog HDL or VHDL warning at Controller.v(28): object \"ALUOp\" assigned a value but never read" {  } { { "Controller.v" "" { Text "C:/Users/farru/OneDrive/Desktop/Multi_Cycle_test/HDL/Controller.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1711950226083 "|Controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegSrc Controller.v(102) " "Verilog HDL Always Construct warning at Controller.v(102): inferring latch(es) for variable \"RegSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "C:/Users/farru/OneDrive/Desktop/Multi_Cycle_test/HDL/Controller.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1711950226087 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegSrc\[0\] Controller.v(326) " "Inferred latch for \"RegSrc\[0\]\" at Controller.v(326)" {  } { { "Controller.v" "" { Text "C:/Users/farru/OneDrive/Desktop/Multi_Cycle_test/HDL/Controller.v" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1711950226088 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegSrc\[1\] Controller.v(326) " "Inferred latch for \"RegSrc\[1\]\" at Controller.v(326)" {  } { { "Controller.v" "" { Text "C:/Users/farru/OneDrive/Desktop/Multi_Cycle_test/HDL/Controller.v" 326 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1711950226088 "|Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_rsten Register_rsten:Flag_reg32 " "Elaborating entity \"Register_rsten\" for hierarchy \"Register_rsten:Flag_reg32\"" {  } { { "Controller.v" "Flag_reg32" { Text "C:/Users/farru/OneDrive/Desktop/Multi_Cycle_test/HDL/Controller.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711950226101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_simple Register_simple:CondEx_Reg " "Elaborating entity \"Register_simple\" for hierarchy \"Register_simple:CondEx_Reg\"" {  } { { "Controller.v" "CondEx_Reg" { Text "C:/Users/farru/OneDrive/Desktop/Multi_Cycle_test/HDL/Controller.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711950226104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Constant4 Constant4:My_Constant_Zero " "Elaborating entity \"Constant4\" for hierarchy \"Constant4:My_Constant_Zero\"" {  } { { "Controller.v" "My_Constant_Zero" { Text "C:/Users/farru/OneDrive/Desktop/Multi_Cycle_test/HDL/Controller.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711950226106 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Constant4.v(7) " "Verilog HDL assignment warning at Constant4.v(7): truncated value with size 32 to match size of target (1)" {  } { { "Constant4.v" "" { Text "C:/Users/farru/OneDrive/Desktop/Multi_Cycle_test/HDL/Constant4.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711950226107 "|Controller|Constant4:My_Constant_Zero"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegSrc\[1\]\$latch " "Latch RegSrc\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op\[0\] " "Ports D and ENA on the latch are fed by the same signal Op\[0\]" {  } { { "Controller.v" "" { Text "C:/Users/farru/OneDrive/Desktop/Multi_Cycle_test/HDL/Controller.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1711950226447 ""}  } { { "Controller.v" "" { Text "C:/Users/farru/OneDrive/Desktop/Multi_Cycle_test/HDL/Controller.v" 326 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1711950226447 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "BL_ctrl GND " "Pin \"BL_ctrl\" is stuck at GND" {  } { { "Controller.v" "" { Text "C:/Users/farru/OneDrive/Desktop/Multi_Cycle_test/HDL/Controller.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1711950226475 "|Controller|BL_ctrl"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1711950226475 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1711950226570 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1711950226665 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/farru/OneDrive/Desktop/Multi_Cycle_test/HDL/output_files/MultiCycle.map.smsg " "Generated suppressed messages file C:/Users/farru/OneDrive/Desktop/Multi_Cycle_test/HDL/output_files/MultiCycle.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1711950226710 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1711950226823 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711950226823 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUFlags\[0\] " "No output dependent on input pin \"ALUFlags\[0\]\"" {  } { { "Controller.v" "" { Text "C:/Users/farru/OneDrive/Desktop/Multi_Cycle_test/HDL/Controller.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711950226890 "|Controller|ALUFlags[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUFlags\[1\] " "No output dependent on input pin \"ALUFlags\[1\]\"" {  } { { "Controller.v" "" { Text "C:/Users/farru/OneDrive/Desktop/Multi_Cycle_test/HDL/Controller.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711950226890 "|Controller|ALUFlags[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUFlags\[3\] " "No output dependent on input pin \"ALUFlags\[3\]\"" {  } { { "Controller.v" "" { Text "C:/Users/farru/OneDrive/Desktop/Multi_Cycle_test/HDL/Controller.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711950226890 "|Controller|ALUFlags[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1711950226890 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "79 " "Implemented 79 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1711950226892 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1711950226892 ""} { "Info" "ICUT_CUT_TM_LCELLS" "38 " "Implemented 38 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1711950226892 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1711950226892 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4690 " "Peak virtual memory: 4690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1711950226955 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 01 08:43:46 2024 " "Processing ended: Mon Apr 01 08:43:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1711950226955 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1711950226955 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1711950226955 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1711950226955 ""}
