<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.10.0" xml:lang="en-US">
  <compounddef id="struct_t_i_m___type_def" kind="struct" language="C++" prot="public">
    <compoundname>TIM_TypeDef</compoundname>
    <includes refid="stm32f429xx_8h" local="no">stm32f429xx.h</includes>
    <sectiondef kind="public-attrib">
      <memberdef kind="variable" id="struct_t_i_m___type_def_1a9dafc8b03e8497203a8bb395db865328" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t TIM_TypeDef::CR1</definition>
        <argsstring></argsstring>
        <name>CR1</name>
        <qualifiedname>TIM_TypeDef::CR1</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TIM control register 1, Address offset: 0x00 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Inc/stm32f429xx.h" line="848" column="17" bodyfile="Inc/stm32f429xx.h" bodystart="848" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_t_i_m___type_def_1a6b1ae85138ed91686bf63699c61ef835" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t TIM_TypeDef::CR2</definition>
        <argsstring></argsstring>
        <name>CR2</name>
        <qualifiedname>TIM_TypeDef::CR2</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TIM control register 2, Address offset: 0x04 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Inc/stm32f429xx.h" line="849" column="17" bodyfile="Inc/stm32f429xx.h" bodystart="849" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_t_i_m___type_def_1a67d30593bcb68b98186ebe5bc8dc34b1" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t TIM_TypeDef::SMCR</definition>
        <argsstring></argsstring>
        <name>SMCR</name>
        <qualifiedname>TIM_TypeDef::SMCR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TIM slave mode control register, Address offset: 0x08 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Inc/stm32f429xx.h" line="850" column="17" bodyfile="Inc/stm32f429xx.h" bodystart="850" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_t_i_m___type_def_1a22a33c78ca5bec0e3e8559164a82b8ef" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t TIM_TypeDef::DIER</definition>
        <argsstring></argsstring>
        <name>DIER</name>
        <qualifiedname>TIM_TypeDef::DIER</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TIM DMA/interrupt enable register, Address offset: 0x0C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Inc/stm32f429xx.h" line="851" column="17" bodyfile="Inc/stm32f429xx.h" bodystart="851" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_t_i_m___type_def_1acedfc978c879835c05ef1788ad26b2ff" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t TIM_TypeDef::SR</definition>
        <argsstring></argsstring>
        <name>SR</name>
        <qualifiedname>TIM_TypeDef::SR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TIM status register, Address offset: 0x10 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Inc/stm32f429xx.h" line="852" column="17" bodyfile="Inc/stm32f429xx.h" bodystart="852" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_t_i_m___type_def_1a04248d87f48303fd2267810104a7878d" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t TIM_TypeDef::EGR</definition>
        <argsstring></argsstring>
        <name>EGR</name>
        <qualifiedname>TIM_TypeDef::EGR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TIM event generation register, Address offset: 0x14 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Inc/stm32f429xx.h" line="853" column="17" bodyfile="Inc/stm32f429xx.h" bodystart="853" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_t_i_m___type_def_1a0f2291e7efdf3222689ef13e9be2ea4a" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t TIM_TypeDef::CCMR1</definition>
        <argsstring></argsstring>
        <name>CCMR1</name>
        <qualifiedname>TIM_TypeDef::CCMR1</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TIM capture/compare mode register 1, Address offset: 0x18 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Inc/stm32f429xx.h" line="854" column="17" bodyfile="Inc/stm32f429xx.h" bodystart="854" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_t_i_m___type_def_1aa8129ca70a2232c91c8cfcaf375249f6" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t TIM_TypeDef::CCMR2</definition>
        <argsstring></argsstring>
        <name>CCMR2</name>
        <qualifiedname>TIM_TypeDef::CCMR2</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TIM capture/compare mode register 2, Address offset: 0x1C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Inc/stm32f429xx.h" line="855" column="17" bodyfile="Inc/stm32f429xx.h" bodystart="855" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_t_i_m___type_def_1ad7271cc1eec9ef16e4ee5401626c0b3b" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t TIM_TypeDef::CCER</definition>
        <argsstring></argsstring>
        <name>CCER</name>
        <qualifiedname>TIM_TypeDef::CCER</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TIM capture/compare enable register, Address offset: 0x20 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Inc/stm32f429xx.h" line="856" column="17" bodyfile="Inc/stm32f429xx.h" bodystart="856" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_t_i_m___type_def_1a6fdd2a7fb88d28670b472aaac0d9d262" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t TIM_TypeDef::CNT</definition>
        <argsstring></argsstring>
        <name>CNT</name>
        <qualifiedname>TIM_TypeDef::CNT</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TIM counter register, Address offset: 0x24 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Inc/stm32f429xx.h" line="857" column="17" bodyfile="Inc/stm32f429xx.h" bodystart="857" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_t_i_m___type_def_1ad03c852f58077a11e75f8af42fa6d921" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t TIM_TypeDef::PSC</definition>
        <argsstring></argsstring>
        <name>PSC</name>
        <qualifiedname>TIM_TypeDef::PSC</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TIM prescaler, Address offset: 0x28 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Inc/stm32f429xx.h" line="858" column="17" bodyfile="Inc/stm32f429xx.h" bodystart="858" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_t_i_m___type_def_1a6a42766a6ca3c7fe10a810ebd6b9d627" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t TIM_TypeDef::ARR</definition>
        <argsstring></argsstring>
        <name>ARR</name>
        <qualifiedname>TIM_TypeDef::ARR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TIM auto-reload register, Address offset: 0x2C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Inc/stm32f429xx.h" line="859" column="17" bodyfile="Inc/stm32f429xx.h" bodystart="859" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_t_i_m___type_def_1ad432e2a315abf68e6c295fb4ebc37534" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t TIM_TypeDef::RCR</definition>
        <argsstring></argsstring>
        <name>RCR</name>
        <qualifiedname>TIM_TypeDef::RCR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TIM repetition counter register, Address offset: 0x30 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Inc/stm32f429xx.h" line="860" column="17" bodyfile="Inc/stm32f429xx.h" bodystart="860" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_t_i_m___type_def_1a0dd9c06729a5eb6179c6d0d60faca7ed" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t TIM_TypeDef::CCR1</definition>
        <argsstring></argsstring>
        <name>CCR1</name>
        <qualifiedname>TIM_TypeDef::CCR1</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TIM capture/compare register 1, Address offset: 0x34 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Inc/stm32f429xx.h" line="861" column="17" bodyfile="Inc/stm32f429xx.h" bodystart="861" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_t_i_m___type_def_1a4d1171e9a61538424b8ef1f2571986d0" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t TIM_TypeDef::CCR2</definition>
        <argsstring></argsstring>
        <name>CCR2</name>
        <qualifiedname>TIM_TypeDef::CCR2</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TIM capture/compare register 2, Address offset: 0x38 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Inc/stm32f429xx.h" line="862" column="17" bodyfile="Inc/stm32f429xx.h" bodystart="862" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_t_i_m___type_def_1ac83441bfb8d0287080dcbd945a272a74" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t TIM_TypeDef::CCR3</definition>
        <argsstring></argsstring>
        <name>CCR3</name>
        <qualifiedname>TIM_TypeDef::CCR3</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TIM capture/compare register 3, Address offset: 0x3C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Inc/stm32f429xx.h" line="863" column="17" bodyfile="Inc/stm32f429xx.h" bodystart="863" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_t_i_m___type_def_1a5ba381c3f312fdf5e0b4119641b3b0aa" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t TIM_TypeDef::CCR4</definition>
        <argsstring></argsstring>
        <name>CCR4</name>
        <qualifiedname>TIM_TypeDef::CCR4</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TIM capture/compare register 4, Address offset: 0x40 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Inc/stm32f429xx.h" line="864" column="17" bodyfile="Inc/stm32f429xx.h" bodystart="864" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_t_i_m___type_def_1a137d3523b60951eca1e4130257b2b23d" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t TIM_TypeDef::BDTR</definition>
        <argsstring></argsstring>
        <name>BDTR</name>
        <qualifiedname>TIM_TypeDef::BDTR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TIM break and dead-time register, Address offset: 0x44 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Inc/stm32f429xx.h" line="865" column="17" bodyfile="Inc/stm32f429xx.h" bodystart="865" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_t_i_m___type_def_1a7efe9ea8067044cac449ada756ebc2d1" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t TIM_TypeDef::DCR</definition>
        <argsstring></argsstring>
        <name>DCR</name>
        <qualifiedname>TIM_TypeDef::DCR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TIM DMA control register, Address offset: 0x48 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Inc/stm32f429xx.h" line="866" column="17" bodyfile="Inc/stm32f429xx.h" bodystart="866" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_t_i_m___type_def_1afb7114ac49dba07ba5d250c507dbf23d" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t TIM_TypeDef::DMAR</definition>
        <argsstring></argsstring>
        <name>DMAR</name>
        <qualifiedname>TIM_TypeDef::DMAR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TIM DMA address for full transfer, Address offset: 0x4C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Inc/stm32f429xx.h" line="867" column="17" bodyfile="Inc/stm32f429xx.h" bodystart="867" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="struct_t_i_m___type_def_1acb0e8a4efa46dac4a2fb1aa3d45924fd" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t TIM_TypeDef::OR</definition>
        <argsstring></argsstring>
        <name>OR</name>
        <qualifiedname>TIM_TypeDef::OR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TIM option register, Address offset: 0x50 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Inc/stm32f429xx.h" line="868" column="17" bodyfile="Inc/stm32f429xx.h" bodystart="868" bodyend="-1"/>
      </memberdef>
    </sectiondef>
    <briefdescription>
<para>TIM. </para>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <location file="Inc/stm32f429xx.h" line="846" column="1" bodyfile="Inc/stm32f429xx.h" bodystart="847" bodyend="869"/>
    <listofallmembers>
      <member refid="struct_t_i_m___type_def_1a6a42766a6ca3c7fe10a810ebd6b9d627" prot="public" virt="non-virtual"><scope>TIM_TypeDef</scope><name>ARR</name></member>
      <member refid="struct_t_i_m___type_def_1a137d3523b60951eca1e4130257b2b23d" prot="public" virt="non-virtual"><scope>TIM_TypeDef</scope><name>BDTR</name></member>
      <member refid="struct_t_i_m___type_def_1ad7271cc1eec9ef16e4ee5401626c0b3b" prot="public" virt="non-virtual"><scope>TIM_TypeDef</scope><name>CCER</name></member>
      <member refid="struct_t_i_m___type_def_1a0f2291e7efdf3222689ef13e9be2ea4a" prot="public" virt="non-virtual"><scope>TIM_TypeDef</scope><name>CCMR1</name></member>
      <member refid="struct_t_i_m___type_def_1aa8129ca70a2232c91c8cfcaf375249f6" prot="public" virt="non-virtual"><scope>TIM_TypeDef</scope><name>CCMR2</name></member>
      <member refid="struct_t_i_m___type_def_1a0dd9c06729a5eb6179c6d0d60faca7ed" prot="public" virt="non-virtual"><scope>TIM_TypeDef</scope><name>CCR1</name></member>
      <member refid="struct_t_i_m___type_def_1a4d1171e9a61538424b8ef1f2571986d0" prot="public" virt="non-virtual"><scope>TIM_TypeDef</scope><name>CCR2</name></member>
      <member refid="struct_t_i_m___type_def_1ac83441bfb8d0287080dcbd945a272a74" prot="public" virt="non-virtual"><scope>TIM_TypeDef</scope><name>CCR3</name></member>
      <member refid="struct_t_i_m___type_def_1a5ba381c3f312fdf5e0b4119641b3b0aa" prot="public" virt="non-virtual"><scope>TIM_TypeDef</scope><name>CCR4</name></member>
      <member refid="struct_t_i_m___type_def_1a6fdd2a7fb88d28670b472aaac0d9d262" prot="public" virt="non-virtual"><scope>TIM_TypeDef</scope><name>CNT</name></member>
      <member refid="struct_t_i_m___type_def_1a9dafc8b03e8497203a8bb395db865328" prot="public" virt="non-virtual"><scope>TIM_TypeDef</scope><name>CR1</name></member>
      <member refid="struct_t_i_m___type_def_1a6b1ae85138ed91686bf63699c61ef835" prot="public" virt="non-virtual"><scope>TIM_TypeDef</scope><name>CR2</name></member>
      <member refid="struct_t_i_m___type_def_1a7efe9ea8067044cac449ada756ebc2d1" prot="public" virt="non-virtual"><scope>TIM_TypeDef</scope><name>DCR</name></member>
      <member refid="struct_t_i_m___type_def_1a22a33c78ca5bec0e3e8559164a82b8ef" prot="public" virt="non-virtual"><scope>TIM_TypeDef</scope><name>DIER</name></member>
      <member refid="struct_t_i_m___type_def_1afb7114ac49dba07ba5d250c507dbf23d" prot="public" virt="non-virtual"><scope>TIM_TypeDef</scope><name>DMAR</name></member>
      <member refid="struct_t_i_m___type_def_1a04248d87f48303fd2267810104a7878d" prot="public" virt="non-virtual"><scope>TIM_TypeDef</scope><name>EGR</name></member>
      <member refid="struct_t_i_m___type_def_1acb0e8a4efa46dac4a2fb1aa3d45924fd" prot="public" virt="non-virtual"><scope>TIM_TypeDef</scope><name>OR</name></member>
      <member refid="struct_t_i_m___type_def_1ad03c852f58077a11e75f8af42fa6d921" prot="public" virt="non-virtual"><scope>TIM_TypeDef</scope><name>PSC</name></member>
      <member refid="struct_t_i_m___type_def_1ad432e2a315abf68e6c295fb4ebc37534" prot="public" virt="non-virtual"><scope>TIM_TypeDef</scope><name>RCR</name></member>
      <member refid="struct_t_i_m___type_def_1a67d30593bcb68b98186ebe5bc8dc34b1" prot="public" virt="non-virtual"><scope>TIM_TypeDef</scope><name>SMCR</name></member>
      <member refid="struct_t_i_m___type_def_1acedfc978c879835c05ef1788ad26b2ff" prot="public" virt="non-virtual"><scope>TIM_TypeDef</scope><name>SR</name></member>
    </listofallmembers>
  </compounddef>
</doxygen>
