
izlaz.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000013fa  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000048  00800060  000013fa  0000148e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000035  008000a8  008000a8  000014d6  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000014d6  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00001534  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000001a8  00000000  00000000  00001570  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001e1e  00000000  00000000  00001718  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000d0d  00000000  00000000  00003536  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001196  00000000  00000000  00004243  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000004b0  00000000  00000000  000053dc  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000006c6  00000000  00000000  0000588c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000018a2  00000000  00000000  00005f52  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000001f8  00000000  00000000  000077f4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 f1 04 	jmp	0x9e2	; 0x9e2 <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d4 e0       	ldi	r29, 0x04	; 4
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ea ef       	ldi	r30, 0xFA	; 250
      68:	f3 e1       	ldi	r31, 0x13	; 19
      6a:	02 c0       	rjmp	.+4      	; 0x70 <__do_copy_data+0x10>
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0
      70:	a8 3a       	cpi	r26, 0xA8	; 168
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <__do_copy_data+0xc>

00000076 <__do_clear_bss>:
      76:	20 e0       	ldi	r18, 0x00	; 0
      78:	a8 ea       	ldi	r26, 0xA8	; 168
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	ad 3d       	cpi	r26, 0xDD	; 221
      82:	b2 07       	cpc	r27, r18
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 8b 03 	call	0x716	; 0x716 <main>
      8a:	0c 94 fb 09 	jmp	0x13f6	; 0x13f6 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <BUZZ>:

// funkcija za zujalicu
// duration - trajanje zvuka u sekundama
// freq - frekvencija
void BUZZ(double duration, int freq) 
{
      92:	8f 92       	push	r8
      94:	9f 92       	push	r9
      96:	af 92       	push	r10
      98:	bf 92       	push	r11
      9a:	cf 92       	push	r12
      9c:	df 92       	push	r13
      9e:	ef 92       	push	r14
      a0:	ff 92       	push	r15
      a2:	0f 93       	push	r16
      a4:	1f 93       	push	r17
      a6:	6b 01       	movw	r12, r22
      a8:	7c 01       	movw	r14, r24
    long int i,cycles;
    cycles = duration * freq; // Compute the number of cycles to loop toggling the pin
      aa:	ba 01       	movw	r22, r20
      ac:	55 0f       	add	r21, r21
      ae:	88 0b       	sbc	r24, r24
      b0:	99 0b       	sbc	r25, r25
      b2:	0e 94 d4 05 	call	0xba8	; 0xba8 <__floatsisf>
      b6:	4b 01       	movw	r8, r22
      b8:	5c 01       	movw	r10, r24
      ba:	a7 01       	movw	r20, r14
      bc:	96 01       	movw	r18, r12
      be:	0e 94 60 06 	call	0xcc0	; 0xcc0 <__mulsf3>
      c2:	0e 94 9c 05 	call	0xb38	; 0xb38 <__fixsfsi>
      c6:	6b 01       	movw	r12, r22
      c8:	7c 01       	movw	r14, r24
    long int period = 1.0/freq * 100000; // Compute a half cycle period
      ca:	a5 01       	movw	r20, r10
      cc:	94 01       	movw	r18, r8
      ce:	60 e0       	ldi	r22, 0x00	; 0
      d0:	70 e0       	ldi	r23, 0x00	; 0
      d2:	80 e8       	ldi	r24, 0x80	; 128
      d4:	9f e3       	ldi	r25, 0x3F	; 63
      d6:	0e 94 2a 05 	call	0xa54	; 0xa54 <__divsf3>
      da:	20 e0       	ldi	r18, 0x00	; 0
      dc:	30 e5       	ldi	r19, 0x50	; 80
      de:	43 ec       	ldi	r20, 0xC3	; 195
      e0:	57 e4       	ldi	r21, 0x47	; 71
      e2:	0e 94 60 06 	call	0xcc0	; 0xcc0 <__mulsf3>
      e6:	0e 94 9c 05 	call	0xb38	; 0xb38 <__fixsfsi>
    long int half_period =  period / 2;
    BUZZER_DDR = (1 << BUZZER_PIN) | BUZZER_DDR;  // Set the port for the buzzer output
      ea:	8a 9a       	sbi	0x11, 2	; 17
    
    for (i=0; i < cycles; i++)   // Toggle the speaker the appropriate number of cycles
      ec:	1c 14       	cp	r1, r12
      ee:	1d 04       	cpc	r1, r13
      f0:	1e 04       	cpc	r1, r14
      f2:	1f 04       	cpc	r1, r15
      f4:	0c f0       	brlt	.+2      	; 0xf8 <BUZZ+0x66>
      f6:	3a c0       	rjmp	.+116    	; 0x16c <BUZZ+0xda>
    {
        half_period = period/2;
      f8:	8b 01       	movw	r16, r22
      fa:	9c 01       	movw	r18, r24
      fc:	99 23       	and	r25, r25
      fe:	24 f4       	brge	.+8      	; 0x108 <BUZZ+0x76>
     100:	0f 5f       	subi	r16, 0xFF	; 255
     102:	1f 4f       	sbci	r17, 0xFF	; 255
     104:	2f 4f       	sbci	r18, 0xFF	; 255
     106:	3f 4f       	sbci	r19, 0xFF	; 255
     108:	35 95       	asr	r19
     10a:	27 95       	ror	r18
     10c:	17 95       	ror	r17
     10e:	07 95       	ror	r16
     110:	81 2c       	mov	r8, r1
     112:	91 2c       	mov	r9, r1
     114:	54 01       	movw	r10, r8
        while(half_period--) {
     116:	01 15       	cp	r16, r1
     118:	11 05       	cpc	r17, r1
     11a:	21 05       	cpc	r18, r1
     11c:	31 05       	cpc	r19, r1
     11e:	11 f1       	breq	.+68     	; 0x164 <BUZZ+0xd2>
     120:	d9 01       	movw	r26, r18
     122:	c8 01       	movw	r24, r16
     124:	b9 01       	movw	r22, r18
     126:	a8 01       	movw	r20, r16
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     128:	ea e1       	ldi	r30, 0x1A	; 26
     12a:	ea 95       	dec	r30
     12c:	f1 f7       	brne	.-4      	; 0x12a <BUZZ+0x98>
     12e:	00 c0       	rjmp	.+0      	; 0x130 <BUZZ+0x9e>
     130:	41 50       	subi	r20, 0x01	; 1
     132:	51 09       	sbc	r21, r1
     134:	61 09       	sbc	r22, r1
     136:	71 09       	sbc	r23, r1
     138:	b9 f7       	brne	.-18     	; 0x128 <BUZZ+0x96>
     13a:	16 c0       	rjmp	.+44     	; 0x168 <BUZZ+0xd6>
     13c:	4a e1       	ldi	r20, 0x1A	; 26
     13e:	4a 95       	dec	r20
     140:	f1 f7       	brne	.-4      	; 0x13e <BUZZ+0xac>
     142:	00 c0       	rjmp	.+0      	; 0x144 <BUZZ+0xb2>
     144:	01 97       	sbiw	r24, 0x01	; 1
     146:	a1 09       	sbc	r26, r1
     148:	b1 09       	sbc	r27, r1
        }                       
        
        BUZZER_PORT = (1 << BUZZER_PIN) | BUZZER_PORT;    // Set the port pin
        
        half_period = period/2;
        while(half_period--) {
     14a:	c1 f7       	brne	.-16     	; 0x13c <BUZZ+0xaa>
            _delay_us(10);
        }                       // Wait a half cycle to clear the port pin
        BUZZER_PORT = ~(1 << BUZZER_PIN) & BUZZER_PORT;   // Clear the port pin
     14c:	92 98       	cbi	0x12, 2	; 18
    cycles = duration * freq; // Compute the number of cycles to loop toggling the pin
    long int period = 1.0/freq * 100000; // Compute a half cycle period
    long int half_period =  period / 2;
    BUZZER_DDR = (1 << BUZZER_PIN) | BUZZER_DDR;  // Set the port for the buzzer output
    
    for (i=0; i < cycles; i++)   // Toggle the speaker the appropriate number of cycles
     14e:	8f ef       	ldi	r24, 0xFF	; 255
     150:	88 1a       	sub	r8, r24
     152:	98 0a       	sbc	r9, r24
     154:	a8 0a       	sbc	r10, r24
     156:	b8 0a       	sbc	r11, r24
     158:	c8 14       	cp	r12, r8
     15a:	d9 04       	cpc	r13, r9
     15c:	ea 04       	cpc	r14, r10
     15e:	fb 04       	cpc	r15, r11
     160:	d1 f6       	brne	.-76     	; 0x116 <BUZZ+0x84>
     162:	04 c0       	rjmp	.+8      	; 0x16c <BUZZ+0xda>
        half_period = period/2;
        while(half_period--) {
            _delay_us(10);
        }                       
        
        BUZZER_PORT = (1 << BUZZER_PIN) | BUZZER_PORT;    // Set the port pin
     164:	92 9a       	sbi	0x12, 2	; 18
     166:	f2 cf       	rjmp	.-28     	; 0x14c <BUZZ+0xba>
     168:	92 9a       	sbi	0x12, 2	; 18
     16a:	e8 cf       	rjmp	.-48     	; 0x13c <BUZZ+0xaa>
        while(half_period--) {
            _delay_us(10);
        }                       // Wait a half cycle to clear the port pin
        BUZZER_PORT = ~(1 << BUZZER_PIN) & BUZZER_PORT;   // Clear the port pin
    }
}
     16c:	1f 91       	pop	r17
     16e:	0f 91       	pop	r16
     170:	ff 90       	pop	r15
     172:	ef 90       	pop	r14
     174:	df 90       	pop	r13
     176:	cf 90       	pop	r12
     178:	bf 90       	pop	r11
     17a:	af 90       	pop	r10
     17c:	9f 90       	pop	r9
     17e:	8f 90       	pop	r8
     180:	08 95       	ret

00000182 <SAWTOOTH>:

void SAWTOOTH(double duration, int freq) 
{
     182:	2f 92       	push	r2
     184:	3f 92       	push	r3
     186:	4f 92       	push	r4
     188:	5f 92       	push	r5
     18a:	6f 92       	push	r6
     18c:	7f 92       	push	r7
     18e:	8f 92       	push	r8
     190:	9f 92       	push	r9
     192:	af 92       	push	r10
     194:	bf 92       	push	r11
     196:	cf 92       	push	r12
     198:	df 92       	push	r13
     19a:	ef 92       	push	r14
     19c:	ff 92       	push	r15
     19e:	0f 93       	push	r16
     1a0:	1f 93       	push	r17
     1a2:	cf 93       	push	r28
     1a4:	df 93       	push	r29
     1a6:	cd b7       	in	r28, 0x3d	; 61
     1a8:	de b7       	in	r29, 0x3e	; 62
     1aa:	2c 97       	sbiw	r28, 0x0c	; 12
     1ac:	0f b6       	in	r0, 0x3f	; 63
     1ae:	f8 94       	cli
     1b0:	de bf       	out	0x3e, r29	; 62
     1b2:	0f be       	out	0x3f, r0	; 63
     1b4:	cd bf       	out	0x3d, r28	; 61
     1b6:	8a 01       	movw	r16, r20
    int steps = 20;  // Broj koraka u sawtooth-u
    double step_duration = duration / steps;  // Trajanje svakog koraka
     1b8:	20 e0       	ldi	r18, 0x00	; 0
     1ba:	30 e0       	ldi	r19, 0x00	; 0
     1bc:	40 ea       	ldi	r20, 0xA0	; 160
     1be:	51 e4       	ldi	r21, 0x41	; 65
     1c0:	0e 94 2a 05 	call	0xa54	; 0xa54 <__divsf3>
     1c4:	6f 83       	std	Y+7, r22	; 0x07
     1c6:	78 87       	std	Y+8, r23	; 0x08
     1c8:	89 87       	std	Y+9, r24	; 0x09
     1ca:	9a 87       	std	Y+10, r25	; 0x0a
    int freq_step = freq / 4;  // Korak frekvencije
    
    output_port(BUZZER_DDR, BUZZER_PIN);  // Postavi pin kao izlaz
     1cc:	8a 9a       	sbi	0x11, 2	; 17
    
    // Generiraj sawtooth kroz steps koraka
    for (int step = 0; step < steps; step++) {
        // Trenutna frekvencija - raste linearno
        int current_freq = (freq / 2) + (step * freq_step / steps);
     1ce:	c8 01       	movw	r24, r16
     1d0:	11 23       	and	r17, r17
     1d2:	0c f4       	brge	.+2      	; 0x1d6 <SAWTOOTH+0x54>
     1d4:	01 96       	adiw	r24, 0x01	; 1
     1d6:	9c 01       	movw	r18, r24
     1d8:	35 95       	asr	r19
     1da:	27 95       	ror	r18
     1dc:	3c 87       	std	Y+12, r19	; 0x0c
     1de:	2b 87       	std	Y+11, r18	; 0x0b
     1e0:	c8 01       	movw	r24, r16
     1e2:	99 23       	and	r25, r25
     1e4:	0c f4       	brge	.+2      	; 0x1e8 <SAWTOOTH+0x66>
     1e6:	03 96       	adiw	r24, 0x03	; 3
     1e8:	9c 01       	movw	r18, r24
     1ea:	35 95       	asr	r19
     1ec:	27 95       	ror	r18
     1ee:	35 95       	asr	r19
     1f0:	27 95       	ror	r18
     1f2:	3e 83       	std	Y+6, r19	; 0x06
     1f4:	2d 83       	std	Y+5, r18	; 0x05
     1f6:	21 2c       	mov	r2, r1
     1f8:	31 2c       	mov	r3, r1
     1fa:	0f 2e       	mov	r0, r31
     1fc:	f4 e1       	ldi	r31, 0x14	; 20
     1fe:	cf 2e       	mov	r12, r31
     200:	d1 2c       	mov	r13, r1
     202:	f0 2d       	mov	r31, r0
        for (int i = 0; i < cycles; i++) {
            set_port(BUZZER_PORT, BUZZER_PIN, true);   // HIGH
            
            // Koristi petlju umesto _delay_us za varijabilno kašnjenje
            volatile long int delay_count = (F_CPU / current_freq) / 4;
            if (delay_count < 10) delay_count = 10;
     204:	0f 2e       	mov	r0, r31
     206:	fa e0       	ldi	r31, 0x0A	; 10
     208:	8f 2e       	mov	r8, r31
     20a:	91 2c       	mov	r9, r1
     20c:	a1 2c       	mov	r10, r1
     20e:	b1 2c       	mov	r11, r1
     210:	f0 2d       	mov	r31, r0
    output_port(BUZZER_DDR, BUZZER_PIN);  // Postavi pin kao izlaz
    
    // Generiraj sawtooth kroz steps koraka
    for (int step = 0; step < steps; step++) {
        // Trenutna frekvencija - raste linearno
        int current_freq = (freq / 2) + (step * freq_step / steps);
     212:	c1 01       	movw	r24, r2
     214:	64 e1       	ldi	r22, 0x14	; 20
     216:	70 e0       	ldi	r23, 0x00	; 0
     218:	0e 94 cd 06 	call	0xd9a	; 0xd9a <__divmodhi4>
     21c:	eb 84       	ldd	r14, Y+11	; 0x0b
     21e:	fc 84       	ldd	r15, Y+12	; 0x0c
     220:	e6 0e       	add	r14, r22
     222:	f7 1e       	adc	r15, r23
        if (current_freq < 50) current_freq = 50;  // Minimum frekvencija
     224:	32 e3       	ldi	r19, 0x32	; 50
     226:	e3 16       	cp	r14, r19
     228:	f1 04       	cpc	r15, r1
     22a:	2c f4       	brge	.+10     	; 0x236 <SAWTOOTH+0xb4>
     22c:	0f 2e       	mov	r0, r31
     22e:	f2 e3       	ldi	r31, 0x32	; 50
     230:	ef 2e       	mov	r14, r31
     232:	f1 2c       	mov	r15, r1
     234:	f0 2d       	mov	r31, r0
        
        // Broj ciklusa za ovaj korak
        int cycles = current_freq * step_duration;
     236:	b7 01       	movw	r22, r14
     238:	0f 2c       	mov	r0, r15
     23a:	00 0c       	add	r0, r0
     23c:	88 0b       	sbc	r24, r24
     23e:	99 0b       	sbc	r25, r25
     240:	0e 94 d4 05 	call	0xba8	; 0xba8 <__floatsisf>
     244:	2f 81       	ldd	r18, Y+7	; 0x07
     246:	38 85       	ldd	r19, Y+8	; 0x08
     248:	49 85       	ldd	r20, Y+9	; 0x09
     24a:	5a 85       	ldd	r21, Y+10	; 0x0a
     24c:	0e 94 60 06 	call	0xcc0	; 0xcc0 <__mulsf3>
     250:	0e 94 9c 05 	call	0xb38	; 0xb38 <__fixsfsi>
     254:	8b 01       	movw	r16, r22
        if (cycles < 1) cycles = 1;
     256:	16 16       	cp	r1, r22
     258:	17 06       	cpc	r1, r23
     25a:	0c f4       	brge	.+2      	; 0x25e <SAWTOOTH+0xdc>
     25c:	86 c0       	rjmp	.+268    	; 0x36a <SAWTOOTH+0x1e8>
     25e:	01 e0       	ldi	r16, 0x01	; 1
     260:	10 e0       	ldi	r17, 0x00	; 0
     262:	83 c0       	rjmp	.+262    	; 0x36a <SAWTOOTH+0x1e8>
        
        // Generiraj tonove za ovaj korak
        for (int i = 0; i < cycles; i++) {
            set_port(BUZZER_PORT, BUZZER_PIN, true);   // HIGH
     264:	92 9a       	sbi	0x12, 2	; 18
            
            // Koristi petlju umesto _delay_us za varijabilno kašnjenje
            volatile long int delay_count = (F_CPU / current_freq) / 4;
     266:	29 83       	std	Y+1, r18	; 0x01
     268:	3a 83       	std	Y+2, r19	; 0x02
     26a:	4b 83       	std	Y+3, r20	; 0x03
     26c:	5c 83       	std	Y+4, r21	; 0x04
            if (delay_count < 10) delay_count = 10;
     26e:	89 81       	ldd	r24, Y+1	; 0x01
     270:	9a 81       	ldd	r25, Y+2	; 0x02
     272:	ab 81       	ldd	r26, Y+3	; 0x03
     274:	bc 81       	ldd	r27, Y+4	; 0x04
     276:	0a 97       	sbiw	r24, 0x0a	; 10
     278:	a1 05       	cpc	r26, r1
     27a:	b1 05       	cpc	r27, r1
     27c:	24 f4       	brge	.+8      	; 0x286 <SAWTOOTH+0x104>
     27e:	89 82       	std	Y+1, r8	; 0x01
     280:	9a 82       	std	Y+2, r9	; 0x02
     282:	ab 82       	std	Y+3, r10	; 0x03
     284:	bc 82       	std	Y+4, r11	; 0x04
            
            while(delay_count--) {
     286:	89 81       	ldd	r24, Y+1	; 0x01
     288:	9a 81       	ldd	r25, Y+2	; 0x02
     28a:	ab 81       	ldd	r26, Y+3	; 0x03
     28c:	bc 81       	ldd	r27, Y+4	; 0x04
     28e:	2c 01       	movw	r4, r24
     290:	3d 01       	movw	r6, r26
     292:	e1 e0       	ldi	r30, 0x01	; 1
     294:	4e 1a       	sub	r4, r30
     296:	51 08       	sbc	r5, r1
     298:	61 08       	sbc	r6, r1
     29a:	71 08       	sbc	r7, r1
     29c:	49 82       	std	Y+1, r4	; 0x01
     29e:	5a 82       	std	Y+2, r5	; 0x02
     2a0:	6b 82       	std	Y+3, r6	; 0x03
     2a2:	7c 82       	std	Y+4, r7	; 0x04
     2a4:	89 2b       	or	r24, r25
     2a6:	8a 2b       	or	r24, r26
     2a8:	8b 2b       	or	r24, r27
     2aa:	a1 f0       	breq	.+40     	; 0x2d4 <SAWTOOTH+0x152>
                asm("nop");  // No operation - kratka pauza
     2ac:	00 00       	nop
            
            // Koristi petlju umesto _delay_us za varijabilno kašnjenje
            volatile long int delay_count = (F_CPU / current_freq) / 4;
            if (delay_count < 10) delay_count = 10;
            
            while(delay_count--) {
     2ae:	89 81       	ldd	r24, Y+1	; 0x01
     2b0:	9a 81       	ldd	r25, Y+2	; 0x02
     2b2:	ab 81       	ldd	r26, Y+3	; 0x03
     2b4:	bc 81       	ldd	r27, Y+4	; 0x04
     2b6:	2c 01       	movw	r4, r24
     2b8:	3d 01       	movw	r6, r26
     2ba:	e1 e0       	ldi	r30, 0x01	; 1
     2bc:	4e 1a       	sub	r4, r30
     2be:	51 08       	sbc	r5, r1
     2c0:	61 08       	sbc	r6, r1
     2c2:	71 08       	sbc	r7, r1
     2c4:	49 82       	std	Y+1, r4	; 0x01
     2c6:	5a 82       	std	Y+2, r5	; 0x02
     2c8:	6b 82       	std	Y+3, r6	; 0x03
     2ca:	7c 82       	std	Y+4, r7	; 0x04
     2cc:	89 2b       	or	r24, r25
     2ce:	8a 2b       	or	r24, r26
     2d0:	8b 2b       	or	r24, r27
     2d2:	61 f7       	brne	.-40     	; 0x2ac <SAWTOOTH+0x12a>
                asm("nop");  // No operation - kratka pauza
            }
            
            set_port(BUZZER_PORT, BUZZER_PIN, false);  // LOW
     2d4:	92 98       	cbi	0x12, 2	; 18
            
            // Isto kašnjenje za LOW dio
            delay_count = (F_CPU / current_freq) / 4;
     2d6:	29 83       	std	Y+1, r18	; 0x01
     2d8:	3a 83       	std	Y+2, r19	; 0x02
     2da:	4b 83       	std	Y+3, r20	; 0x03
     2dc:	5c 83       	std	Y+4, r21	; 0x04
            if (delay_count < 10) delay_count = 10;
     2de:	89 81       	ldd	r24, Y+1	; 0x01
     2e0:	9a 81       	ldd	r25, Y+2	; 0x02
     2e2:	ab 81       	ldd	r26, Y+3	; 0x03
     2e4:	bc 81       	ldd	r27, Y+4	; 0x04
     2e6:	0a 97       	sbiw	r24, 0x0a	; 10
     2e8:	a1 05       	cpc	r26, r1
     2ea:	b1 05       	cpc	r27, r1
     2ec:	24 f4       	brge	.+8      	; 0x2f6 <SAWTOOTH+0x174>
     2ee:	89 82       	std	Y+1, r8	; 0x01
     2f0:	9a 82       	std	Y+2, r9	; 0x02
     2f2:	ab 82       	std	Y+3, r10	; 0x03
     2f4:	bc 82       	std	Y+4, r11	; 0x04
            
            while(delay_count--) {
     2f6:	89 81       	ldd	r24, Y+1	; 0x01
     2f8:	9a 81       	ldd	r25, Y+2	; 0x02
     2fa:	ab 81       	ldd	r26, Y+3	; 0x03
     2fc:	bc 81       	ldd	r27, Y+4	; 0x04
     2fe:	2c 01       	movw	r4, r24
     300:	3d 01       	movw	r6, r26
     302:	e1 e0       	ldi	r30, 0x01	; 1
     304:	4e 1a       	sub	r4, r30
     306:	51 08       	sbc	r5, r1
     308:	61 08       	sbc	r6, r1
     30a:	71 08       	sbc	r7, r1
     30c:	49 82       	std	Y+1, r4	; 0x01
     30e:	5a 82       	std	Y+2, r5	; 0x02
     310:	6b 82       	std	Y+3, r6	; 0x03
     312:	7c 82       	std	Y+4, r7	; 0x04
     314:	89 2b       	or	r24, r25
     316:	8a 2b       	or	r24, r26
     318:	8b 2b       	or	r24, r27
     31a:	a1 f0       	breq	.+40     	; 0x344 <SAWTOOTH+0x1c2>
                asm("nop");
     31c:	00 00       	nop
            
            // Isto kašnjenje za LOW dio
            delay_count = (F_CPU / current_freq) / 4;
            if (delay_count < 10) delay_count = 10;
            
            while(delay_count--) {
     31e:	89 81       	ldd	r24, Y+1	; 0x01
     320:	9a 81       	ldd	r25, Y+2	; 0x02
     322:	ab 81       	ldd	r26, Y+3	; 0x03
     324:	bc 81       	ldd	r27, Y+4	; 0x04
     326:	2c 01       	movw	r4, r24
     328:	3d 01       	movw	r6, r26
     32a:	e1 e0       	ldi	r30, 0x01	; 1
     32c:	4e 1a       	sub	r4, r30
     32e:	51 08       	sbc	r5, r1
     330:	61 08       	sbc	r6, r1
     332:	71 08       	sbc	r7, r1
     334:	49 82       	std	Y+1, r4	; 0x01
     336:	5a 82       	std	Y+2, r5	; 0x02
     338:	6b 82       	std	Y+3, r6	; 0x03
     33a:	7c 82       	std	Y+4, r7	; 0x04
     33c:	89 2b       	or	r24, r25
     33e:	8a 2b       	or	r24, r26
     340:	8b 2b       	or	r24, r27
     342:	61 f7       	brne	.-40     	; 0x31c <SAWTOOTH+0x19a>
        // Broj ciklusa za ovaj korak
        int cycles = current_freq * step_duration;
        if (cycles < 1) cycles = 1;
        
        // Generiraj tonove za ovaj korak
        for (int i = 0; i < cycles; i++) {
     344:	6f 5f       	subi	r22, 0xFF	; 255
     346:	7f 4f       	sbci	r23, 0xFF	; 255
     348:	60 17       	cp	r22, r16
     34a:	71 07       	cpc	r23, r17
     34c:	0c f4       	brge	.+2      	; 0x350 <SAWTOOTH+0x1ce>
     34e:	8a cf       	rjmp	.-236    	; 0x264 <SAWTOOTH+0xe2>
     350:	21 e0       	ldi	r18, 0x01	; 1
     352:	c2 1a       	sub	r12, r18
     354:	d1 08       	sbc	r13, r1
     356:	8d 81       	ldd	r24, Y+5	; 0x05
     358:	9e 81       	ldd	r25, Y+6	; 0x06
     35a:	28 0e       	add	r2, r24
     35c:	39 1e       	adc	r3, r25
    int freq_step = freq / 4;  // Korak frekvencije
    
    output_port(BUZZER_DDR, BUZZER_PIN);  // Postavi pin kao izlaz
    
    // Generiraj sawtooth kroz steps koraka
    for (int step = 0; step < steps; step++) {
     35e:	c1 14       	cp	r12, r1
     360:	d1 04       	cpc	r13, r1
     362:	09 f0       	breq	.+2      	; 0x366 <SAWTOOTH+0x1e4>
     364:	56 cf       	rjmp	.-340    	; 0x212 <SAWTOOTH+0x90>
                asm("nop");
            }
        }
    }
    
    set_port(BUZZER_PORT, BUZZER_PIN, false); // Završi na LOW
     366:	92 98       	cbi	0x12, 2	; 18
     368:	0d c0       	rjmp	.+26     	; 0x384 <SAWTOOTH+0x202>
        // Generiraj tonove za ovaj korak
        for (int i = 0; i < cycles; i++) {
            set_port(BUZZER_PORT, BUZZER_PIN, true);   // HIGH
            
            // Koristi petlju umesto _delay_us za varijabilno kašnjenje
            volatile long int delay_count = (F_CPU / current_freq) / 4;
     36a:	97 01       	movw	r18, r14
     36c:	ff 0c       	add	r15, r15
     36e:	44 0b       	sbc	r20, r20
     370:	55 0b       	sbc	r21, r21
     372:	60 e8       	ldi	r22, 0x80	; 128
     374:	74 e8       	ldi	r23, 0x84	; 132
     376:	8e e1       	ldi	r24, 0x1E	; 30
     378:	90 e0       	ldi	r25, 0x00	; 0
     37a:	0e 94 e1 06 	call	0xdc2	; 0xdc2 <__udivmodsi4>
     37e:	60 e0       	ldi	r22, 0x00	; 0
     380:	70 e0       	ldi	r23, 0x00	; 0
     382:	70 cf       	rjmp	.-288    	; 0x264 <SAWTOOTH+0xe2>
            }
        }
    }
    
    set_port(BUZZER_PORT, BUZZER_PIN, false); // Završi na LOW
     384:	2c 96       	adiw	r28, 0x0c	; 12
     386:	0f b6       	in	r0, 0x3f	; 63
     388:	f8 94       	cli
     38a:	de bf       	out	0x3e, r29	; 62
     38c:	0f be       	out	0x3f, r0	; 63
     38e:	cd bf       	out	0x3d, r28	; 61
     390:	df 91       	pop	r29
     392:	cf 91       	pop	r28
     394:	1f 91       	pop	r17
     396:	0f 91       	pop	r16
     398:	ff 90       	pop	r15
     39a:	ef 90       	pop	r14
     39c:	df 90       	pop	r13
     39e:	cf 90       	pop	r12
     3a0:	bf 90       	pop	r11
     3a2:	af 90       	pop	r10
     3a4:	9f 90       	pop	r9
     3a6:	8f 90       	pop	r8
     3a8:	7f 90       	pop	r7
     3aa:	6f 90       	pop	r6
     3ac:	5f 90       	pop	r5
     3ae:	4f 90       	pop	r4
     3b0:	3f 90       	pop	r3
     3b2:	2f 90       	pop	r2
     3b4:	08 95       	ret

000003b6 <EtoggleLCD>:
    lcd_instr((1<<LCD_DDRAM)+LCD_START_LINE1+x);
#elif LCD_LINES==2
   	switch (y) 
	{
		case 0:lcd_instr((1<<LCD_DDRAM)+LCD_START_LINE1+x);break;
    	case 1:lcd_instr((1<<LCD_DDRAM)+LCD_START_LINE2+x);break;
     3b6:	da 9a       	sbi	0x1b, 2	; 27
     3b8:	8f e1       	ldi	r24, 0x1F	; 31
     3ba:	9c e1       	ldi	r25, 0x1C	; 28
     3bc:	01 97       	sbiw	r24, 0x01	; 1
     3be:	f1 f7       	brne	.-4      	; 0x3bc <EtoggleLCD+0x6>
     3c0:	00 c0       	rjmp	.+0      	; 0x3c2 <EtoggleLCD+0xc>
     3c2:	00 00       	nop
     3c4:	da 98       	cbi	0x1b, 2	; 27
     3c6:	8f e1       	ldi	r24, 0x1F	; 31
     3c8:	9c e1       	ldi	r25, 0x1C	; 28
     3ca:	01 97       	sbiw	r24, 0x01	; 1
     3cc:	f1 f7       	brne	.-4      	; 0x3ca <EtoggleLCD+0x14>
     3ce:	00 c0       	rjmp	.+0      	; 0x3d0 <EtoggleLCD+0x1a>
     3d0:	00 00       	nop
     3d2:	08 95       	ret

000003d4 <lcd_init>:
     3d4:	d3 9a       	sbi	0x1a, 3	; 26
     3d6:	d2 9a       	sbi	0x1a, 2	; 26
     3d8:	d4 9a       	sbi	0x1a, 4	; 26
     3da:	d5 9a       	sbi	0x1a, 5	; 26
     3dc:	d6 9a       	sbi	0x1a, 6	; 26
     3de:	d7 9a       	sbi	0x1a, 7	; 26
     3e0:	db 98       	cbi	0x1b, 3	; 27
     3e2:	2f ef       	ldi	r18, 0xFF	; 255
     3e4:	80 e7       	ldi	r24, 0x70	; 112
     3e6:	92 e0       	ldi	r25, 0x02	; 2
     3e8:	21 50       	subi	r18, 0x01	; 1
     3ea:	80 40       	sbci	r24, 0x00	; 0
     3ec:	90 40       	sbci	r25, 0x00	; 0
     3ee:	e1 f7       	brne	.-8      	; 0x3e8 <lcd_init+0x14>
     3f0:	00 c0       	rjmp	.+0      	; 0x3f2 <lcd_init+0x1e>
     3f2:	00 00       	nop
     3f4:	df 98       	cbi	0x1b, 7	; 27
     3f6:	de 98       	cbi	0x1b, 6	; 27
     3f8:	dd 9a       	sbi	0x1b, 5	; 27
     3fa:	dc 9a       	sbi	0x1b, 4	; 27
     3fc:	0e 94 db 01 	call	0x3b6	; 0x3b6 <EtoggleLCD>
     400:	8f e1       	ldi	r24, 0x1F	; 31
     402:	9e e4       	ldi	r25, 0x4E	; 78
     404:	01 97       	sbiw	r24, 0x01	; 1
     406:	f1 f7       	brne	.-4      	; 0x404 <__LOCK_REGION_LENGTH__+0x4>
     408:	00 c0       	rjmp	.+0      	; 0x40a <__LOCK_REGION_LENGTH__+0xa>
     40a:	00 00       	nop
     40c:	df 98       	cbi	0x1b, 7	; 27
     40e:	de 98       	cbi	0x1b, 6	; 27
     410:	dd 9a       	sbi	0x1b, 5	; 27
     412:	dc 9a       	sbi	0x1b, 4	; 27
     414:	0e 94 db 01 	call	0x3b6	; 0x3b6 <EtoggleLCD>
     418:	87 ee       	ldi	r24, 0xE7	; 231
     41a:	93 e0       	ldi	r25, 0x03	; 3
     41c:	01 97       	sbiw	r24, 0x01	; 1
     41e:	f1 f7       	brne	.-4      	; 0x41c <__LOCK_REGION_LENGTH__+0x1c>
     420:	00 c0       	rjmp	.+0      	; 0x422 <__LOCK_REGION_LENGTH__+0x22>
     422:	00 00       	nop
     424:	df 98       	cbi	0x1b, 7	; 27
     426:	de 98       	cbi	0x1b, 6	; 27
     428:	dd 9a       	sbi	0x1b, 5	; 27
     42a:	dc 9a       	sbi	0x1b, 4	; 27
     42c:	0e 94 db 01 	call	0x3b6	; 0x3b6 <EtoggleLCD>
     430:	87 ee       	ldi	r24, 0xE7	; 231
     432:	93 e0       	ldi	r25, 0x03	; 3
     434:	01 97       	sbiw	r24, 0x01	; 1
     436:	f1 f7       	brne	.-4      	; 0x434 <__LOCK_REGION_LENGTH__+0x34>
     438:	00 c0       	rjmp	.+0      	; 0x43a <__LOCK_REGION_LENGTH__+0x3a>
     43a:	00 00       	nop
     43c:	df 98       	cbi	0x1b, 7	; 27
     43e:	de 98       	cbi	0x1b, 6	; 27
     440:	dd 9a       	sbi	0x1b, 5	; 27
     442:	dc 98       	cbi	0x1b, 4	; 27
     444:	0e 94 db 01 	call	0x3b6	; 0x3b6 <EtoggleLCD>
     448:	87 ee       	ldi	r24, 0xE7	; 231
     44a:	93 e0       	ldi	r25, 0x03	; 3
     44c:	01 97       	sbiw	r24, 0x01	; 1
     44e:	f1 f7       	brne	.-4      	; 0x44c <__LOCK_REGION_LENGTH__+0x4c>
     450:	00 c0       	rjmp	.+0      	; 0x452 <__LOCK_REGION_LENGTH__+0x52>
     452:	00 00       	nop
     454:	df 98       	cbi	0x1b, 7	; 27
     456:	de 98       	cbi	0x1b, 6	; 27
     458:	dd 9a       	sbi	0x1b, 5	; 27
     45a:	dc 98       	cbi	0x1b, 4	; 27
     45c:	0e 94 db 01 	call	0x3b6	; 0x3b6 <EtoggleLCD>
     460:	df 9a       	sbi	0x1b, 7	; 27
     462:	de 98       	cbi	0x1b, 6	; 27
     464:	dd 98       	cbi	0x1b, 5	; 27
     466:	dc 98       	cbi	0x1b, 4	; 27
     468:	0e 94 db 01 	call	0x3b6	; 0x3b6 <EtoggleLCD>
     46c:	8b e2       	ldi	r24, 0x2B	; 43
     46e:	91 e0       	ldi	r25, 0x01	; 1
     470:	01 97       	sbiw	r24, 0x01	; 1
     472:	f1 f7       	brne	.-4      	; 0x470 <__stack+0x11>
     474:	00 c0       	rjmp	.+0      	; 0x476 <__stack+0x17>
     476:	00 00       	nop
     478:	df 98       	cbi	0x1b, 7	; 27
     47a:	de 98       	cbi	0x1b, 6	; 27
     47c:	dd 98       	cbi	0x1b, 5	; 27
     47e:	dc 98       	cbi	0x1b, 4	; 27
     480:	0e 94 db 01 	call	0x3b6	; 0x3b6 <EtoggleLCD>
     484:	df 9a       	sbi	0x1b, 7	; 27
     486:	de 98       	cbi	0x1b, 6	; 27
     488:	dd 98       	cbi	0x1b, 5	; 27
     48a:	dc 98       	cbi	0x1b, 4	; 27
     48c:	0e 94 db 01 	call	0x3b6	; 0x3b6 <EtoggleLCD>
     490:	8b e2       	ldi	r24, 0x2B	; 43
     492:	91 e0       	ldi	r25, 0x01	; 1
     494:	01 97       	sbiw	r24, 0x01	; 1
     496:	f1 f7       	brne	.-4      	; 0x494 <__stack+0x35>
     498:	00 c0       	rjmp	.+0      	; 0x49a <__stack+0x3b>
     49a:	00 00       	nop
     49c:	df 98       	cbi	0x1b, 7	; 27
     49e:	de 98       	cbi	0x1b, 6	; 27
     4a0:	dd 98       	cbi	0x1b, 5	; 27
     4a2:	dc 98       	cbi	0x1b, 4	; 27
     4a4:	0e 94 db 01 	call	0x3b6	; 0x3b6 <EtoggleLCD>
     4a8:	df 98       	cbi	0x1b, 7	; 27
     4aa:	de 98       	cbi	0x1b, 6	; 27
     4ac:	dd 98       	cbi	0x1b, 5	; 27
     4ae:	dc 9a       	sbi	0x1b, 4	; 27
     4b0:	0e 94 db 01 	call	0x3b6	; 0x3b6 <EtoggleLCD>
     4b4:	8f ed       	ldi	r24, 0xDF	; 223
     4b6:	9e e2       	ldi	r25, 0x2E	; 46
     4b8:	01 97       	sbiw	r24, 0x01	; 1
     4ba:	f1 f7       	brne	.-4      	; 0x4b8 <__stack+0x59>
     4bc:	00 c0       	rjmp	.+0      	; 0x4be <__stack+0x5f>
     4be:	00 00       	nop
     4c0:	df 98       	cbi	0x1b, 7	; 27
     4c2:	de 98       	cbi	0x1b, 6	; 27
     4c4:	dd 98       	cbi	0x1b, 5	; 27
     4c6:	dc 98       	cbi	0x1b, 4	; 27
     4c8:	0e 94 db 01 	call	0x3b6	; 0x3b6 <EtoggleLCD>
     4cc:	df 98       	cbi	0x1b, 7	; 27
     4ce:	de 9a       	sbi	0x1b, 6	; 27
     4d0:	dd 9a       	sbi	0x1b, 5	; 27
     4d2:	dc 98       	cbi	0x1b, 4	; 27
     4d4:	0e 94 db 01 	call	0x3b6	; 0x3b6 <EtoggleLCD>
     4d8:	8b e2       	ldi	r24, 0x2B	; 43
     4da:	91 e0       	ldi	r25, 0x01	; 1
     4dc:	01 97       	sbiw	r24, 0x01	; 1
     4de:	f1 f7       	brne	.-4      	; 0x4dc <__stack+0x7d>
     4e0:	00 c0       	rjmp	.+0      	; 0x4e2 <__stack+0x83>
     4e2:	00 00       	nop
     4e4:	df 98       	cbi	0x1b, 7	; 27
     4e6:	de 98       	cbi	0x1b, 6	; 27
     4e8:	dd 98       	cbi	0x1b, 5	; 27
     4ea:	dc 98       	cbi	0x1b, 4	; 27
     4ec:	0e 94 db 01 	call	0x3b6	; 0x3b6 <EtoggleLCD>
     4f0:	df 9a       	sbi	0x1b, 7	; 27
     4f2:	de 9a       	sbi	0x1b, 6	; 27
     4f4:	dd 98       	cbi	0x1b, 5	; 27
     4f6:	dc 98       	cbi	0x1b, 4	; 27
     4f8:	0e 94 db 01 	call	0x3b6	; 0x3b6 <EtoggleLCD>
     4fc:	8b e2       	ldi	r24, 0x2B	; 43
     4fe:	91 e0       	ldi	r25, 0x01	; 1
     500:	01 97       	sbiw	r24, 0x01	; 1
     502:	f1 f7       	brne	.-4      	; 0x500 <__stack+0xa1>
     504:	00 c0       	rjmp	.+0      	; 0x506 <__stack+0xa7>
     506:	00 00       	nop
     508:	08 95       	ret

0000050a <lcd_e_toggle>:
     50a:	da 9a       	sbi	0x1b, 2	; 27
     50c:	8f ea       	ldi	r24, 0xAF	; 175
     50e:	94 e0       	ldi	r25, 0x04	; 4
     510:	01 97       	sbiw	r24, 0x01	; 1
     512:	f1 f7       	brne	.-4      	; 0x510 <lcd_e_toggle+0x6>
     514:	00 c0       	rjmp	.+0      	; 0x516 <lcd_e_toggle+0xc>
     516:	00 00       	nop
     518:	da 98       	cbi	0x1b, 2	; 27
     51a:	08 95       	ret

0000051c <lcd_write>:
     51c:	cf 93       	push	r28
     51e:	c8 2f       	mov	r28, r24
     520:	66 23       	and	r22, r22
     522:	11 f0       	breq	.+4      	; 0x528 <lcd_write+0xc>
     524:	db 9a       	sbi	0x1b, 3	; 27
     526:	01 c0       	rjmp	.+2      	; 0x52a <lcd_write+0xe>
     528:	db 98       	cbi	0x1b, 3	; 27
     52a:	df 98       	cbi	0x1b, 7	; 27
     52c:	de 98       	cbi	0x1b, 6	; 27
     52e:	dd 98       	cbi	0x1b, 5	; 27
     530:	dc 98       	cbi	0x1b, 4	; 27
     532:	cc 23       	and	r28, r28
     534:	0c f4       	brge	.+2      	; 0x538 <lcd_write+0x1c>
     536:	df 9a       	sbi	0x1b, 7	; 27
     538:	c6 fd       	sbrc	r28, 6
     53a:	de 9a       	sbi	0x1b, 6	; 27
     53c:	c5 fd       	sbrc	r28, 5
     53e:	dd 9a       	sbi	0x1b, 5	; 27
     540:	c4 fd       	sbrc	r28, 4
     542:	dc 9a       	sbi	0x1b, 4	; 27
     544:	0e 94 85 02 	call	0x50a	; 0x50a <lcd_e_toggle>
     548:	df 98       	cbi	0x1b, 7	; 27
     54a:	de 98       	cbi	0x1b, 6	; 27
     54c:	dd 98       	cbi	0x1b, 5	; 27
     54e:	dc 98       	cbi	0x1b, 4	; 27
     550:	c3 fd       	sbrc	r28, 3
     552:	df 9a       	sbi	0x1b, 7	; 27
     554:	c2 fd       	sbrc	r28, 2
     556:	de 9a       	sbi	0x1b, 6	; 27
     558:	c1 fd       	sbrc	r28, 1
     55a:	dd 9a       	sbi	0x1b, 5	; 27
     55c:	c0 fd       	sbrc	r28, 0
     55e:	dc 9a       	sbi	0x1b, 4	; 27
     560:	0e 94 85 02 	call	0x50a	; 0x50a <lcd_e_toggle>
     564:	dc 9a       	sbi	0x1b, 4	; 27
     566:	dd 9a       	sbi	0x1b, 5	; 27
     568:	de 9a       	sbi	0x1b, 6	; 27
     56a:	df 9a       	sbi	0x1b, 7	; 27
     56c:	cf 91       	pop	r28
     56e:	08 95       	ret

00000570 <lcd_instr>:
     570:	60 e0       	ldi	r22, 0x00	; 0
     572:	0e 94 8e 02 	call	0x51c	; 0x51c <lcd_write>
     576:	08 95       	ret

00000578 <lcd_setline>:
     578:	82 30       	cpi	r24, 0x02	; 2
     57a:	31 f0       	breq	.+12     	; 0x588 <lcd_setline+0x10>
     57c:	83 30       	cpi	r24, 0x03	; 3
     57e:	31 f0       	breq	.+12     	; 0x58c <lcd_setline+0x14>
     580:	81 30       	cpi	r24, 0x01	; 1
     582:	31 f4       	brne	.+12     	; 0x590 <lcd_setline+0x18>
     584:	90 e4       	ldi	r25, 0x40	; 64
     586:	05 c0       	rjmp	.+10     	; 0x592 <lcd_setline+0x1a>
     588:	94 e1       	ldi	r25, 0x14	; 20
     58a:	03 c0       	rjmp	.+6      	; 0x592 <lcd_setline+0x1a>
     58c:	94 e5       	ldi	r25, 0x54	; 84
     58e:	01 c0       	rjmp	.+2      	; 0x592 <lcd_setline+0x1a>
     590:	90 e0       	ldi	r25, 0x00	; 0
     592:	28 2f       	mov	r18, r24
     594:	30 e0       	ldi	r19, 0x00	; 0
     596:	30 93 a9 00 	sts	0x00A9, r19	; 0x8000a9 <__data_end+0x1>
     59a:	20 93 a8 00 	sts	0x00A8, r18	; 0x8000a8 <__data_end>
     59e:	80 e8       	ldi	r24, 0x80	; 128
     5a0:	89 0f       	add	r24, r25
     5a2:	0e 94 b8 02 	call	0x570	; 0x570 <lcd_instr>
     5a6:	08 95       	ret

000005a8 <lcd_char>:
     5a8:	8a 30       	cpi	r24, 0x0A	; 10
     5aa:	79 f4       	brne	.+30     	; 0x5ca <lcd_char+0x22>
     5ac:	80 91 a8 00 	lds	r24, 0x00A8	; 0x8000a8 <__data_end>
     5b0:	90 91 a9 00 	lds	r25, 0x00A9	; 0x8000a9 <__data_end+0x1>
     5b4:	18 16       	cp	r1, r24
     5b6:	19 06       	cpc	r1, r25
     5b8:	24 f4       	brge	.+8      	; 0x5c2 <lcd_char+0x1a>
     5ba:	80 e0       	ldi	r24, 0x00	; 0
     5bc:	0e 94 bc 02 	call	0x578	; 0x578 <lcd_setline>
     5c0:	08 95       	ret
     5c2:	8f 5f       	subi	r24, 0xFF	; 255
     5c4:	0e 94 bc 02 	call	0x578	; 0x578 <lcd_setline>
     5c8:	08 95       	ret
     5ca:	61 e0       	ldi	r22, 0x01	; 1
     5cc:	0e 94 8e 02 	call	0x51c	; 0x51c <lcd_write>
     5d0:	08 95       	ret

000005d2 <lcd_print2>:
     5d2:	cf 93       	push	r28
     5d4:	df 93       	push	r29
     5d6:	ec 01       	movw	r28, r24
     5d8:	21 96       	adiw	r28, 0x01	; 1
     5da:	fc 01       	movw	r30, r24
     5dc:	80 81       	ld	r24, Z
     5de:	88 23       	and	r24, r24
     5e0:	29 f0       	breq	.+10     	; 0x5ec <lcd_print2+0x1a>
     5e2:	0e 94 d4 02 	call	0x5a8	; 0x5a8 <lcd_char>
     5e6:	89 91       	ld	r24, Y+
     5e8:	81 11       	cpse	r24, r1
     5ea:	fb cf       	rjmp	.-10     	; 0x5e2 <lcd_print2+0x10>
     5ec:	df 91       	pop	r29
     5ee:	cf 91       	pop	r28
     5f0:	08 95       	ret

000005f2 <lcd_print>:
     5f2:	cf 93       	push	r28
     5f4:	df 93       	push	r29
     5f6:	cd b7       	in	r28, 0x3d	; 61
     5f8:	de b7       	in	r29, 0x3e	; 62
     5fa:	c0 55       	subi	r28, 0x50	; 80
     5fc:	d1 09       	sbc	r29, r1
     5fe:	0f b6       	in	r0, 0x3f	; 63
     600:	f8 94       	cli
     602:	de bf       	out	0x3e, r29	; 62
     604:	0f be       	out	0x3f, r0	; 63
     606:	cd bf       	out	0x3d, r28	; 61
     608:	ae 01       	movw	r20, r28
     60a:	4b 5a       	subi	r20, 0xAB	; 171
     60c:	5f 4f       	sbci	r21, 0xFF	; 255
     60e:	fa 01       	movw	r30, r20
     610:	61 91       	ld	r22, Z+
     612:	71 91       	ld	r23, Z+
     614:	af 01       	movw	r20, r30
     616:	ce 01       	movw	r24, r28
     618:	01 96       	adiw	r24, 0x01	; 1
     61a:	0e 94 17 07 	call	0xe2e	; 0xe2e <vsprintf>
     61e:	ce 01       	movw	r24, r28
     620:	01 96       	adiw	r24, 0x01	; 1
     622:	0e 94 e9 02 	call	0x5d2	; 0x5d2 <lcd_print2>
     626:	c0 5b       	subi	r28, 0xB0	; 176
     628:	df 4f       	sbci	r29, 0xFF	; 255
     62a:	0f b6       	in	r0, 0x3f	; 63
     62c:	f8 94       	cli
     62e:	de bf       	out	0x3e, r29	; 62
     630:	0f be       	out	0x3f, r0	; 63
     632:	cd bf       	out	0x3d, r28	; 61
     634:	df 91       	pop	r29
     636:	cf 91       	pop	r28
     638:	08 95       	ret

0000063a <lcd_clrscr>:
//-----------------------------------------------------------------------------------------
// FUNCTION: lcd_clrscr
// PURPOSE:  Clear display and set cursor to home position
void lcd_clrscr(void)
{
	g_nCurrentLine = 0;
     63a:	10 92 a9 00 	sts	0x00A9, r1	; 0x8000a9 <__data_end+0x1>
     63e:	10 92 a8 00 	sts	0x00A8, r1	; 0x8000a8 <__data_end>
   	lcd_instr(1<<LCD_CLR);
     642:	81 e0       	ldi	r24, 0x01	; 1
     644:	0e 94 b8 02 	call	0x570	; 0x570 <lcd_instr>
     648:	8f e1       	ldi	r24, 0x1F	; 31
     64a:	9e e4       	ldi	r25, 0x4E	; 78
     64c:	01 97       	sbiw	r24, 0x01	; 1
     64e:	f1 f7       	brne	.-4      	; 0x64c <lcd_clrscr+0x12>
     650:	00 c0       	rjmp	.+0      	; 0x652 <lcd_clrscr+0x18>
     652:	00 00       	nop
     654:	08 95       	ret

00000656 <lcd_home>:
//-----------------------------------------------------------------------------------------
// FUNCTION: lcd_home
// PURPOSE:  Set cursor to home position
void lcd_home(void)
{
	g_nCurrentLine = 0;
     656:	10 92 a9 00 	sts	0x00A9, r1	; 0x8000a9 <__data_end+0x1>
     65a:	10 92 a8 00 	sts	0x00A8, r1	; 0x8000a8 <__data_end>
    lcd_instr(1<<LCD_HOME);
     65e:	82 e0       	ldi	r24, 0x02	; 2
     660:	0e 94 b8 02 	call	0x570	; 0x570 <lcd_instr>
     664:	8f e1       	ldi	r24, 0x1F	; 31
     666:	9e e4       	ldi	r25, 0x4E	; 78
     668:	01 97       	sbiw	r24, 0x01	; 1
     66a:	f1 f7       	brne	.-4      	; 0x668 <lcd_home+0x12>
     66c:	00 c0       	rjmp	.+0      	; 0x66e <lcd_home+0x18>
     66e:	00 00       	nop
     670:	08 95       	ret

00000672 <mcp23008_init>:

// Globalne varijable za toggle funkcionalnost
uint8_t display_mode = 0;  // 0 = PWM, 1 = sawtooth
uint8_t pb0_prev_state = 1;  // Prethodno stanje PB0 (pull-up = 1)

void mcp23008_init(uint8_t addr) {
     672:	cf 93       	push	r28
	uint8_t write_addr = addr << 1;  // Shift za I2C write adresu
     674:	c8 2f       	mov	r28, r24
     676:	cc 0f       	add	r28, r28
	
	// Postavi IODIR registar - svi pinovi kao input
	if (i2c_start(write_addr) != 0) {
     678:	8c 2f       	mov	r24, r28
     67a:	0e 94 93 04 	call	0x926	; 0x926 <i2c_start>
     67e:	81 11       	cpse	r24, r1
     680:	14 c0       	rjmp	.+40     	; 0x6aa <mcp23008_init+0x38>
		return;  // Greška u komunikaciji
	}
	i2c_write(IODIR);
     682:	0e 94 d9 04 	call	0x9b2	; 0x9b2 <i2c_write>
	i2c_write(0xFF);  // Svi pinovi kao input
     686:	8f ef       	ldi	r24, 0xFF	; 255
     688:	0e 94 d9 04 	call	0x9b2	; 0x9b2 <i2c_write>
	i2c_stop();
     68c:	0e 94 d3 04 	call	0x9a6	; 0x9a6 <i2c_stop>
	
	// Uklju?i pull-up otpornike na svim pinovima
	if (i2c_start(write_addr) != 0) return;
     690:	8c 2f       	mov	r24, r28
     692:	0e 94 93 04 	call	0x926	; 0x926 <i2c_start>
     696:	81 11       	cpse	r24, r1
     698:	08 c0       	rjmp	.+16     	; 0x6aa <mcp23008_init+0x38>
	i2c_write(GPPU);
     69a:	86 e0       	ldi	r24, 0x06	; 6
     69c:	0e 94 d9 04 	call	0x9b2	; 0x9b2 <i2c_write>
	i2c_write(0xFF);  // Pull-up na svim pinovima
     6a0:	8f ef       	ldi	r24, 0xFF	; 255
     6a2:	0e 94 d9 04 	call	0x9b2	; 0x9b2 <i2c_write>
	i2c_stop();
     6a6:	0e 94 d3 04 	call	0x9a6	; 0x9a6 <i2c_stop>
}
     6aa:	cf 91       	pop	r28
     6ac:	08 95       	ret

000006ae <mcp23008_read>:

uint8_t mcp23008_read(uint8_t addr) {
     6ae:	cf 93       	push	r28
	uint8_t write_addr = addr << 1;
     6b0:	c8 2f       	mov	r28, r24
     6b2:	cc 0f       	add	r28, r28
	uint8_t read_addr = write_addr | 0x01;
	
	i2c_start(write_addr);
     6b4:	8c 2f       	mov	r24, r28
     6b6:	0e 94 93 04 	call	0x926	; 0x926 <i2c_start>
	i2c_write(GPIO);
     6ba:	89 e0       	ldi	r24, 0x09	; 9
     6bc:	0e 94 d9 04 	call	0x9b2	; 0x9b2 <i2c_write>
	i2c_rep_start(read_addr);
     6c0:	8c 2f       	mov	r24, r28
     6c2:	81 60       	ori	r24, 0x01	; 1
     6c4:	0e 94 b3 04 	call	0x966	; 0x966 <i2c_rep_start>
	uint8_t data = i2c_read_nack();
     6c8:	0e 94 e6 04 	call	0x9cc	; 0x9cc <i2c_read_nack>
     6cc:	c8 2f       	mov	r28, r24
	i2c_stop();
     6ce:	0e 94 d3 04 	call	0x9a6	; 0x9a6 <i2c_stop>
	return data;
}
     6d2:	8c 2f       	mov	r24, r28
     6d4:	cf 91       	pop	r28
     6d6:	08 95       	ret

000006d8 <inicijalizacija>:

void inicijalizacija() {
	input_port(DDRB, PB0);  // pin PB0 postavljen kao ulaz
     6d8:	b8 98       	cbi	0x17, 0	; 23
	set_port(PORTB, PB0, 1); // uklju?en pritezni otpornik na PB0
     6da:	c0 9a       	sbi	0x18, 0	; 24
	
	lcd_init(); // inicijalizacija lcd displeja
     6dc:	0e 94 ea 01 	call	0x3d4	; 0x3d4 <lcd_init>
     6e0:	08 95       	ret

000006e2 <update_display>:
}

void update_display() {
	lcd_clrscr();
     6e2:	0e 94 1d 03 	call	0x63a	; 0x63a <lcd_clrscr>
	lcd_home();
     6e6:	0e 94 2b 03 	call	0x656	; 0x656 <lcd_home>
	
	if (display_mode == 0) {
     6ea:	80 91 aa 00 	lds	r24, 0x00AA	; 0x8000aa <display_mode>
     6ee:	81 11       	cpse	r24, r1
     6f0:	09 c0       	rjmp	.+18     	; 0x704 <update_display+0x22>
		lcd_print("PWM");
     6f2:	83 e6       	ldi	r24, 0x63	; 99
     6f4:	90 e0       	ldi	r25, 0x00	; 0
     6f6:	9f 93       	push	r25
     6f8:	8f 93       	push	r24
     6fa:	0e 94 f9 02 	call	0x5f2	; 0x5f2 <lcd_print>
     6fe:	0f 90       	pop	r0
     700:	0f 90       	pop	r0
     702:	08 95       	ret
		} else {
		lcd_print("sawtooth");
     704:	87 e6       	ldi	r24, 0x67	; 103
     706:	90 e0       	ldi	r25, 0x00	; 0
     708:	9f 93       	push	r25
     70a:	8f 93       	push	r24
     70c:	0e 94 f9 02 	call	0x5f2	; 0x5f2 <lcd_print>
     710:	0f 90       	pop	r0
     712:	0f 90       	pop	r0
     714:	08 95       	ret

00000716 <main>:
	}
}

int main(void) {
     716:	cf 93       	push	r28
     718:	df 93       	push	r29
     71a:	00 d0       	rcall	.+0      	; 0x71c <main+0x6>
     71c:	00 d0       	rcall	.+0      	; 0x71e <main+0x8>
     71e:	00 d0       	rcall	.+0      	; 0x720 <main+0xa>
     720:	cd b7       	in	r28, 0x3d	; 61
     722:	de b7       	in	r29, 0x3e	; 62
	inicijalizacija();
     724:	0e 94 6c 03 	call	0x6d8	; 0x6d8 <inicijalizacija>
	lcd_clrscr();
     728:	0e 94 1d 03 	call	0x63a	; 0x63a <lcd_clrscr>
	lcd_home();
     72c:	0e 94 2b 03 	call	0x656	; 0x656 <lcd_home>
	
	lcd_print("Welcome");
     730:	80 e7       	ldi	r24, 0x70	; 112
     732:	90 e0       	ldi	r25, 0x00	; 0
     734:	9f 93       	push	r25
     736:	8f 93       	push	r24
     738:	0e 94 f9 02 	call	0x5f2	; 0x5f2 <lcd_print>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     73c:	2f ef       	ldi	r18, 0xFF	; 255
     73e:	89 e6       	ldi	r24, 0x69	; 105
     740:	98 e1       	ldi	r25, 0x18	; 24
     742:	21 50       	subi	r18, 0x01	; 1
     744:	80 40       	sbci	r24, 0x00	; 0
     746:	90 40       	sbci	r25, 0x00	; 0
     748:	e1 f7       	brne	.-8      	; 0x742 <main+0x2c>
     74a:	00 c0       	rjmp	.+0      	; 0x74c <main+0x36>
     74c:	00 00       	nop
	_delay_ms(1000);  // Duži delay da se vidi welcome poruka
	
	// Postavi po?etni display
	update_display();
     74e:	0e 94 71 03 	call	0x6e2	; 0x6e2 <update_display>
	
	// Inicijalizacija sistema
	SAWTOOTH(0.2, 440);  // Kratki beep da signalizira po?etak
     752:	48 eb       	ldi	r20, 0xB8	; 184
     754:	51 e0       	ldi	r21, 0x01	; 1
     756:	6d ec       	ldi	r22, 0xCD	; 205
     758:	7c ec       	ldi	r23, 0xCC	; 204
     75a:	8c e4       	ldi	r24, 0x4C	; 76
     75c:	9e e3       	ldi	r25, 0x3E	; 62
     75e:	0e 94 c1 00 	call	0x182	; 0x182 <SAWTOOTH>
	
	i2c_init(100000);  // Inicijalizuj I2C na 100kHz
     762:	60 ea       	ldi	r22, 0xA0	; 160
     764:	76 e8       	ldi	r23, 0x86	; 134
     766:	81 e0       	ldi	r24, 0x01	; 1
     768:	90 e0       	ldi	r25, 0x00	; 0
     76a:	0e 94 7d 04 	call	0x8fa	; 0x8fa <i2c_init>
	
	// Inicijalizuj sve tri MCP23008 ?ipa
	mcp23008_init(MCP23008_ADDR1);
     76e:	81 e2       	ldi	r24, 0x21	; 33
     770:	0e 94 39 03 	call	0x672	; 0x672 <mcp23008_init>
	mcp23008_init(MCP23008_ADDR2);
     774:	82 e2       	ldi	r24, 0x22	; 34
     776:	0e 94 39 03 	call	0x672	; 0x672 <mcp23008_init>
	mcp23008_init(MCP23008_ADDR3);
     77a:	83 e2       	ldi	r24, 0x23	; 35
     77c:	0e 94 39 03 	call	0x672	; 0x672 <mcp23008_init>
     780:	ef ef       	ldi	r30, 0xFF	; 255
     782:	f0 e7       	ldi	r31, 0x70	; 112
     784:	22 e0       	ldi	r18, 0x02	; 2
     786:	e1 50       	subi	r30, 0x01	; 1
     788:	f0 40       	sbci	r31, 0x00	; 0
     78a:	20 40       	sbci	r18, 0x00	; 0
     78c:	e1 f7       	brne	.-8      	; 0x786 <main+0x70>
     78e:	00 c0       	rjmp	.+0      	; 0x790 <main+0x7a>
     790:	00 00       	nop
	
	// Kratka pauza nakon inicijalizacije
	_delay_ms(100);
	
	// Tri kratka beep-a da signalizira uspešnu inicijalizaciju
	SAWTOOTH(0.1, 523);
     792:	4b e0       	ldi	r20, 0x0B	; 11
     794:	52 e0       	ldi	r21, 0x02	; 2
     796:	6d ec       	ldi	r22, 0xCD	; 205
     798:	7c ec       	ldi	r23, 0xCC	; 204
     79a:	8c ec       	ldi	r24, 0xCC	; 204
     79c:	9d e3       	ldi	r25, 0x3D	; 61
     79e:	0e 94 c1 00 	call	0x182	; 0x182 <SAWTOOTH>
     7a2:	8f ef       	ldi	r24, 0xFF	; 255
     7a4:	90 e7       	ldi	r25, 0x70	; 112
     7a6:	e2 e0       	ldi	r30, 0x02	; 2
     7a8:	81 50       	subi	r24, 0x01	; 1
     7aa:	90 40       	sbci	r25, 0x00	; 0
     7ac:	e0 40       	sbci	r30, 0x00	; 0
     7ae:	e1 f7       	brne	.-8      	; 0x7a8 <main+0x92>
     7b0:	00 c0       	rjmp	.+0      	; 0x7b2 <main+0x9c>
     7b2:	00 00       	nop
	_delay_ms(100);
	SAWTOOTH(0.1, 659);
     7b4:	43 e9       	ldi	r20, 0x93	; 147
     7b6:	52 e0       	ldi	r21, 0x02	; 2
     7b8:	6d ec       	ldi	r22, 0xCD	; 205
     7ba:	7c ec       	ldi	r23, 0xCC	; 204
     7bc:	8c ec       	ldi	r24, 0xCC	; 204
     7be:	9d e3       	ldi	r25, 0x3D	; 61
     7c0:	0e 94 c1 00 	call	0x182	; 0x182 <SAWTOOTH>
     7c4:	ff ef       	ldi	r31, 0xFF	; 255
     7c6:	20 e7       	ldi	r18, 0x70	; 112
     7c8:	82 e0       	ldi	r24, 0x02	; 2
     7ca:	f1 50       	subi	r31, 0x01	; 1
     7cc:	20 40       	sbci	r18, 0x00	; 0
     7ce:	80 40       	sbci	r24, 0x00	; 0
     7d0:	e1 f7       	brne	.-8      	; 0x7ca <main+0xb4>
     7d2:	00 c0       	rjmp	.+0      	; 0x7d4 <main+0xbe>
     7d4:	00 00       	nop
	_delay_ms(100);
	SAWTOOTH(0.1, 784);
     7d6:	40 e1       	ldi	r20, 0x10	; 16
     7d8:	53 e0       	ldi	r21, 0x03	; 3
     7da:	6d ec       	ldi	r22, 0xCD	; 205
     7dc:	7c ec       	ldi	r23, 0xCC	; 204
     7de:	8c ec       	ldi	r24, 0xCC	; 204
     7e0:	9d e3       	ldi	r25, 0x3D	; 61
     7e2:	0e 94 c1 00 	call	0x182	; 0x182 <SAWTOOTH>
	
	uint8_t prev_state[3] = {0xFF, 0xFF, 0xFF};  // Prethodno stanje pinova
     7e6:	8f ef       	ldi	r24, 0xFF	; 255
     7e8:	89 83       	std	Y+1, r24	; 0x01
     7ea:	8a 83       	std	Y+2, r24	; 0x02
     7ec:	8b 83       	std	Y+3, r24	; 0x03
     7ee:	0f 90       	pop	r0
     7f0:	0f 90       	pop	r0
		uint8_t pb0_current_state = get_pin(PINB, PB0);
		
		// Detektuj pritisak PB0 (prelazak sa 1 na 0)
		if (pb0_current_state == 0 && pb0_prev_state == 1) {
			// Toggle display mode
			display_mode = !display_mode;
     7f2:	77 24       	eor	r7, r7
     7f4:	73 94       	inc	r7
     7f6:	81 2c       	mov	r8, r1
	
	uint8_t prev_state[3] = {0xFF, 0xFF, 0xFF};  // Prethodno stanje pinova
	
	while (1) {
		// ?itaj trenutno stanje PB0
		uint8_t pb0_current_state = get_pin(PINB, PB0);
     7f8:	86 b3       	in	r24, 0x16	; 22
		
		// Detektuj pritisak PB0 (prelazak sa 1 na 0)
		if (pb0_current_state == 0 && pb0_prev_state == 1) {
     7fa:	18 2f       	mov	r17, r24
     7fc:	11 70       	andi	r17, 0x01	; 1
     7fe:	80 fd       	sbrc	r24, 0
     800:	1e c0       	rjmp	.+60     	; 0x83e <main+0x128>
     802:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
     806:	81 30       	cpi	r24, 0x01	; 1
     808:	d1 f4       	brne	.+52     	; 0x83e <main+0x128>
			// Toggle display mode
			display_mode = !display_mode;
     80a:	87 2d       	mov	r24, r7
     80c:	90 91 aa 00 	lds	r25, 0x00AA	; 0x8000aa <display_mode>
     810:	91 11       	cpse	r25, r1
     812:	88 2d       	mov	r24, r8
     814:	80 93 aa 00 	sts	0x00AA, r24	; 0x8000aa <display_mode>
			update_display();
     818:	0e 94 71 03 	call	0x6e2	; 0x6e2 <update_display>
			
			// Kratki beep za potvrdu
			BUZZ(0.1, 880);
     81c:	40 e7       	ldi	r20, 0x70	; 112
     81e:	53 e0       	ldi	r21, 0x03	; 3
     820:	6d ec       	ldi	r22, 0xCD	; 205
     822:	7c ec       	ldi	r23, 0xCC	; 204
     824:	8c ec       	ldi	r24, 0xCC	; 204
     826:	9d e3       	ldi	r25, 0x3D	; 61
     828:	0e 94 49 00 	call	0x92	; 0x92 <BUZZ>
     82c:	9f ef       	ldi	r25, 0xFF	; 255
     82e:	e1 ee       	ldi	r30, 0xE1	; 225
     830:	f4 e0       	ldi	r31, 0x04	; 4
     832:	91 50       	subi	r25, 0x01	; 1
     834:	e0 40       	sbci	r30, 0x00	; 0
     836:	f0 40       	sbci	r31, 0x00	; 0
     838:	e1 f7       	brne	.-8      	; 0x832 <main+0x11c>
     83a:	00 c0       	rjmp	.+0      	; 0x83c <main+0x126>
     83c:	00 00       	nop
			// Debounce delay
			_delay_ms(200);
		}
		
		// Ažuriraj prethodno stanje PB0
		pb0_prev_state = pb0_current_state;
     83e:	10 93 60 00 	sts	0x0060, r17	; 0x800060 <__DATA_REGION_ORIGIN__>
		
		// ?itaj trenutno stanje sva tri ?ipa
		uint8_t states[3] = {
			mcp23008_read(MCP23008_ADDR1),
     842:	81 e2       	ldi	r24, 0x21	; 33
     844:	0e 94 57 03 	call	0x6ae	; 0x6ae <mcp23008_read>
		
		// Ažuriraj prethodno stanje PB0
		pb0_prev_state = pb0_current_state;
		
		// ?itaj trenutno stanje sva tri ?ipa
		uint8_t states[3] = {
     848:	8c 83       	std	Y+4, r24	; 0x04
			mcp23008_read(MCP23008_ADDR1),
			mcp23008_read(MCP23008_ADDR2),
     84a:	82 e2       	ldi	r24, 0x22	; 34
     84c:	0e 94 57 03 	call	0x6ae	; 0x6ae <mcp23008_read>
		
		// Ažuriraj prethodno stanje PB0
		pb0_prev_state = pb0_current_state;
		
		// ?itaj trenutno stanje sva tri ?ipa
		uint8_t states[3] = {
     850:	8d 83       	std	Y+5, r24	; 0x05
			mcp23008_read(MCP23008_ADDR1),
			mcp23008_read(MCP23008_ADDR2),
			mcp23008_read(MCP23008_ADDR3)
     852:	83 e2       	ldi	r24, 0x23	; 35
     854:	0e 94 57 03 	call	0x6ae	; 0x6ae <mcp23008_read>
		
		// Ažuriraj prethodno stanje PB0
		pb0_prev_state = pb0_current_state;
		
		// ?itaj trenutno stanje sva tri ?ipa
		uint8_t states[3] = {
     858:	8e 83       	std	Y+6, r24	; 0x06
     85a:	6e 01       	movw	r12, r28
     85c:	24 e0       	ldi	r18, 0x04	; 4
     85e:	c2 0e       	add	r12, r18
     860:	d1 1c       	adc	r13, r1
     862:	ce 01       	movw	r24, r28
     864:	01 96       	adiw	r24, 0x01	; 1
     866:	5c 01       	movw	r10, r24
     868:	91 2c       	mov	r9, r1
     86a:	39 c0       	rjmp	.+114    	; 0x8de <main+0x1c8>
		
		// Provjeri svaki ?ip i pin za promjene
		for (uint8_t chip = 0; chip < 3; chip++) {
			for (uint8_t pin = 0; pin < 8; pin++) {
				// Detektuj pritisak tipke (prelazak sa 1 na 0 zbog pull-up)
				if (!(states[chip] & (1 << pin)) && (prev_state[chip] & (1 << pin))) {
     86c:	f6 01       	movw	r30, r12
     86e:	e0 80       	ld	r14, Z
     870:	8e 2d       	mov	r24, r14
     872:	90 e0       	ldi	r25, 0x00	; 0
     874:	00 2e       	mov	r0, r16
     876:	02 c0       	rjmp	.+4      	; 0x87c <main+0x166>
     878:	95 95       	asr	r25
     87a:	87 95       	ror	r24
     87c:	0a 94       	dec	r0
     87e:	e2 f7       	brpl	.-8      	; 0x878 <main+0x162>
     880:	80 fd       	sbrc	r24, 0
     882:	1c c0       	rjmp	.+56     	; 0x8bc <main+0x1a6>
     884:	f5 01       	movw	r30, r10
     886:	80 81       	ld	r24, Z
     888:	90 e0       	ldi	r25, 0x00	; 0
     88a:	00 2e       	mov	r0, r16
     88c:	02 c0       	rjmp	.+4      	; 0x892 <main+0x17c>
     88e:	95 95       	asr	r25
     890:	87 95       	ror	r24
     892:	0a 94       	dec	r0
     894:	e2 f7       	brpl	.-8      	; 0x88e <main+0x178>
     896:	80 ff       	sbrs	r24, 0
     898:	11 c0       	rjmp	.+34     	; 0x8bc <main+0x1a6>
					uint8_t note_index = chip * 8 + pin;
					
					// Provjeri da note_index nije izvan granica niza
					if (note_index < 24) {
     89a:	f7 e1       	ldi	r31, 0x17	; 23
     89c:	ff 15       	cp	r31, r15
     89e:	70 f0       	brcs	.+28     	; 0x8bc <main+0x1a6>
						// Sviraj odgovaraju?u notu
						BUZZ(0.2, note_freqs[note_index]);
     8a0:	ef 2d       	mov	r30, r15
     8a2:	f0 e0       	ldi	r31, 0x00	; 0
     8a4:	ee 0f       	add	r30, r30
     8a6:	ff 1f       	adc	r31, r31
     8a8:	e8 58       	subi	r30, 0x88	; 136
     8aa:	ff 4f       	sbci	r31, 0xFF	; 255
     8ac:	40 81       	ld	r20, Z
     8ae:	51 81       	ldd	r21, Z+1	; 0x01
     8b0:	6d ec       	ldi	r22, 0xCD	; 205
     8b2:	7c ec       	ldi	r23, 0xCC	; 204
     8b4:	8c e4       	ldi	r24, 0x4C	; 76
     8b6:	9e e3       	ldi	r25, 0x3E	; 62
     8b8:	0e 94 49 00 	call	0x92	; 0x92 <BUZZ>
     8bc:	0f 5f       	subi	r16, 0xFF	; 255
     8be:	1f 4f       	sbci	r17, 0xFF	; 255
     8c0:	f3 94       	inc	r15
			mcp23008_read(MCP23008_ADDR3)
		};
		
		// Provjeri svaki ?ip i pin za promjene
		for (uint8_t chip = 0; chip < 3; chip++) {
			for (uint8_t pin = 0; pin < 8; pin++) {
     8c2:	08 30       	cpi	r16, 0x08	; 8
     8c4:	11 05       	cpc	r17, r1
     8c6:	91 f6       	brne	.-92     	; 0x86c <main+0x156>
     8c8:	2f ef       	ldi	r18, 0xFF	; 255
     8ca:	c2 1a       	sub	r12, r18
     8cc:	d2 0a       	sbc	r13, r18
						BUZZ(0.2, note_freqs[note_index]);
					}
				}
			}
			// Ažuriraj prethodno stanje
			prev_state[chip] = states[chip];
     8ce:	f5 01       	movw	r30, r10
     8d0:	e1 92       	st	Z+, r14
     8d2:	5f 01       	movw	r10, r30
     8d4:	f8 e0       	ldi	r31, 0x08	; 8
     8d6:	9f 0e       	add	r9, r31
			mcp23008_read(MCP23008_ADDR2),
			mcp23008_read(MCP23008_ADDR3)
		};
		
		// Provjeri svaki ?ip i pin za promjene
		for (uint8_t chip = 0; chip < 3; chip++) {
     8d8:	28 e1       	ldi	r18, 0x18	; 24
     8da:	92 16       	cp	r9, r18
     8dc:	21 f0       	breq	.+8      	; 0x8e6 <main+0x1d0>
		} else {
		lcd_print("sawtooth");
	}
}

int main(void) {
     8de:	f9 2c       	mov	r15, r9
     8e0:	00 e0       	ldi	r16, 0x00	; 0
     8e2:	10 e0       	ldi	r17, 0x00	; 0
     8e4:	c3 cf       	rjmp	.-122    	; 0x86c <main+0x156>
     8e6:	8f e7       	ldi	r24, 0x7F	; 127
     8e8:	98 e3       	ldi	r25, 0x38	; 56
     8ea:	e1 e0       	ldi	r30, 0x01	; 1
     8ec:	81 50       	subi	r24, 0x01	; 1
     8ee:	90 40       	sbci	r25, 0x00	; 0
     8f0:	e0 40       	sbci	r30, 0x00	; 0
     8f2:	e1 f7       	brne	.-8      	; 0x8ec <main+0x1d6>
     8f4:	00 c0       	rjmp	.+0      	; 0x8f6 <main+0x1e0>
     8f6:	00 00       	nop
			// Ažuriraj prethodno stanje
			prev_state[chip] = states[chip];
		}
		
		_delay_ms(50);  // Kratka pauza izme?u ?itanja
	}
     8f8:	7f cf       	rjmp	.-258    	; 0x7f8 <main+0xe2>

000008fa <i2c_init>:
// ÄŒitanje bajta s ACK-om
uint8_t i2c_read_ack(void) {
	TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWEA);
	while (!(TWCR & (1 << TWINT)));
	return TWDR;
}
     8fa:	9b 01       	movw	r18, r22
     8fc:	ac 01       	movw	r20, r24
     8fe:	11 b8       	out	0x01, r1	; 1
     900:	60 e0       	ldi	r22, 0x00	; 0
     902:	72 e1       	ldi	r23, 0x12	; 18
     904:	8a e7       	ldi	r24, 0x7A	; 122
     906:	90 e0       	ldi	r25, 0x00	; 0
     908:	0e 94 e1 06 	call	0xdc2	; 0xdc2 <__udivmodsi4>
     90c:	da 01       	movw	r26, r20
     90e:	c9 01       	movw	r24, r18
     910:	40 97       	sbiw	r24, 0x10	; 16
     912:	a1 09       	sbc	r26, r1
     914:	b1 09       	sbc	r27, r1
     916:	b6 95       	lsr	r27
     918:	a7 95       	ror	r26
     91a:	97 95       	ror	r25
     91c:	87 95       	ror	r24
     91e:	80 b9       	out	0x00, r24	; 0
     920:	84 e0       	ldi	r24, 0x04	; 4
     922:	86 bf       	out	0x36, r24	; 54
     924:	08 95       	ret

00000926 <i2c_start>:
     926:	94 ea       	ldi	r25, 0xA4	; 164
     928:	96 bf       	out	0x36, r25	; 54
     92a:	06 b6       	in	r0, 0x36	; 54
     92c:	07 fe       	sbrs	r0, 7
     92e:	fd cf       	rjmp	.-6      	; 0x92a <i2c_start+0x4>
     930:	91 b1       	in	r25, 0x01	; 1
     932:	98 7f       	andi	r25, 0xF8	; 248
     934:	98 30       	cpi	r25, 0x08	; 8
     936:	a9 f4       	brne	.+42     	; 0x962 <i2c_start+0x3c>
     938:	83 b9       	out	0x03, r24	; 3
     93a:	94 e8       	ldi	r25, 0x84	; 132
     93c:	96 bf       	out	0x36, r25	; 54
     93e:	06 b6       	in	r0, 0x36	; 54
     940:	07 fe       	sbrs	r0, 7
     942:	fd cf       	rjmp	.-6      	; 0x93e <i2c_start+0x18>
     944:	80 fd       	sbrc	r24, 0
     946:	02 c0       	rjmp	.+4      	; 0x94c <i2c_start+0x26>
     948:	48 e1       	ldi	r20, 0x18	; 24
     94a:	01 c0       	rjmp	.+2      	; 0x94e <i2c_start+0x28>
     94c:	40 e4       	ldi	r20, 0x40	; 64
     94e:	21 b1       	in	r18, 0x01	; 1
     950:	28 7f       	andi	r18, 0xF8	; 248
     952:	30 e0       	ldi	r19, 0x00	; 0
     954:	50 e0       	ldi	r21, 0x00	; 0
     956:	81 e0       	ldi	r24, 0x01	; 1
     958:	24 17       	cp	r18, r20
     95a:	35 07       	cpc	r19, r21
     95c:	19 f4       	brne	.+6      	; 0x964 <i2c_start+0x3e>
     95e:	80 e0       	ldi	r24, 0x00	; 0
     960:	08 95       	ret
     962:	81 e0       	ldi	r24, 0x01	; 1
     964:	08 95       	ret

00000966 <i2c_rep_start>:
     966:	94 ea       	ldi	r25, 0xA4	; 164
     968:	96 bf       	out	0x36, r25	; 54
     96a:	06 b6       	in	r0, 0x36	; 54
     96c:	07 fe       	sbrs	r0, 7
     96e:	fd cf       	rjmp	.-6      	; 0x96a <i2c_rep_start+0x4>
     970:	91 b1       	in	r25, 0x01	; 1
     972:	98 7f       	andi	r25, 0xF8	; 248
     974:	90 31       	cpi	r25, 0x10	; 16
     976:	a9 f4       	brne	.+42     	; 0x9a2 <i2c_rep_start+0x3c>
     978:	83 b9       	out	0x03, r24	; 3
     97a:	94 e8       	ldi	r25, 0x84	; 132
     97c:	96 bf       	out	0x36, r25	; 54
     97e:	06 b6       	in	r0, 0x36	; 54
     980:	07 fe       	sbrs	r0, 7
     982:	fd cf       	rjmp	.-6      	; 0x97e <i2c_rep_start+0x18>
     984:	80 fd       	sbrc	r24, 0
     986:	02 c0       	rjmp	.+4      	; 0x98c <i2c_rep_start+0x26>
     988:	48 e1       	ldi	r20, 0x18	; 24
     98a:	01 c0       	rjmp	.+2      	; 0x98e <i2c_rep_start+0x28>
     98c:	40 e4       	ldi	r20, 0x40	; 64
     98e:	21 b1       	in	r18, 0x01	; 1
     990:	28 7f       	andi	r18, 0xF8	; 248
     992:	30 e0       	ldi	r19, 0x00	; 0
     994:	50 e0       	ldi	r21, 0x00	; 0
     996:	81 e0       	ldi	r24, 0x01	; 1
     998:	24 17       	cp	r18, r20
     99a:	35 07       	cpc	r19, r21
     99c:	19 f4       	brne	.+6      	; 0x9a4 <i2c_rep_start+0x3e>
     99e:	80 e0       	ldi	r24, 0x00	; 0
     9a0:	08 95       	ret
     9a2:	81 e0       	ldi	r24, 0x01	; 1
     9a4:	08 95       	ret

000009a6 <i2c_stop>:
     9a6:	84 e9       	ldi	r24, 0x94	; 148
     9a8:	86 bf       	out	0x36, r24	; 54
     9aa:	06 b6       	in	r0, 0x36	; 54
     9ac:	04 fc       	sbrc	r0, 4
     9ae:	fd cf       	rjmp	.-6      	; 0x9aa <i2c_stop+0x4>
     9b0:	08 95       	ret

000009b2 <i2c_write>:
     9b2:	83 b9       	out	0x03, r24	; 3
     9b4:	84 e8       	ldi	r24, 0x84	; 132
     9b6:	86 bf       	out	0x36, r24	; 54
     9b8:	06 b6       	in	r0, 0x36	; 54
     9ba:	07 fe       	sbrs	r0, 7
     9bc:	fd cf       	rjmp	.-6      	; 0x9b8 <i2c_write+0x6>
     9be:	91 b1       	in	r25, 0x01	; 1
     9c0:	98 7f       	andi	r25, 0xF8	; 248
     9c2:	81 e0       	ldi	r24, 0x01	; 1
     9c4:	98 32       	cpi	r25, 0x28	; 40
     9c6:	09 f4       	brne	.+2      	; 0x9ca <i2c_write+0x18>
     9c8:	80 e0       	ldi	r24, 0x00	; 0
     9ca:	08 95       	ret

000009cc <i2c_read_nack>:

// ÄŒitanje bajta s NACK-om
uint8_t i2c_read_nack(void) {
	TWCR = (1 << TWINT) | (1 << TWEN);
     9cc:	84 e8       	ldi	r24, 0x84	; 132
     9ce:	86 bf       	out	0x36, r24	; 54
	while (!(TWCR & (1 << TWINT)));
     9d0:	06 b6       	in	r0, 0x36	; 54
     9d2:	07 fe       	sbrs	r0, 7
     9d4:	fd cf       	rjmp	.-6      	; 0x9d0 <i2c_read_nack+0x4>
	return TWDR;
     9d6:	83 b1       	in	r24, 0x03	; 3
     9d8:	08 95       	ret

000009da <usart_read_char>:

void usart_write_char(char data)
{
   //Wait untill the transmitter is ready
   while(!(UCSRA & (1<<UDRE)));
   UDR=data;
     9da:	5f 9b       	sbis	0x0b, 7	; 11
     9dc:	fe cf       	rjmp	.-4      	; 0x9da <usart_read_char>
     9de:	8c b1       	in	r24, 0x0c	; 12
     9e0:	08 95       	ret

000009e2 <__vector_11>:

char *pok_usart_buffer = usart_buffer;


ISR(USART_RXC_vect) 
{ 
     9e2:	1f 92       	push	r1
     9e4:	0f 92       	push	r0
     9e6:	0f b6       	in	r0, 0x3f	; 63
     9e8:	0f 92       	push	r0
     9ea:	11 24       	eor	r1, r1
     9ec:	2f 93       	push	r18
     9ee:	3f 93       	push	r19
     9f0:	4f 93       	push	r20
     9f2:	5f 93       	push	r21
     9f4:	6f 93       	push	r22
     9f6:	7f 93       	push	r23
     9f8:	8f 93       	push	r24
     9fa:	9f 93       	push	r25
     9fc:	af 93       	push	r26
     9fe:	bf 93       	push	r27
     a00:	cf 93       	push	r28
     a02:	df 93       	push	r29
     a04:	ef 93       	push	r30
     a06:	ff 93       	push	r31
	*pok_usart_buffer = usart_read_char();
     a08:	c0 91 61 00 	lds	r28, 0x0061	; 0x800061 <pok_usart_buffer>
     a0c:	d0 91 62 00 	lds	r29, 0x0062	; 0x800062 <pok_usart_buffer+0x1>
     a10:	0e 94 ed 04 	call	0x9da	; 0x9da <usart_read_char>
     a14:	88 83       	st	Y, r24
	if (*pok_usart_buffer != end_char)
     a16:	e0 91 61 00 	lds	r30, 0x0061	; 0x800061 <pok_usart_buffer>
     a1a:	f0 91 62 00 	lds	r31, 0x0062	; 0x800062 <pok_usart_buffer+0x1>
     a1e:	80 81       	ld	r24, Z
     a20:	8d 30       	cpi	r24, 0x0D	; 13
     a22:	29 f0       	breq	.+10     	; 0xa2e <__vector_11+0x4c>
	pok_usart_buffer++;
     a24:	31 96       	adiw	r30, 0x01	; 1
     a26:	f0 93 62 00 	sts	0x0062, r31	; 0x800062 <pok_usart_buffer+0x1>
     a2a:	e0 93 61 00 	sts	0x0061, r30	; 0x800061 <pok_usart_buffer>
}
     a2e:	ff 91       	pop	r31
     a30:	ef 91       	pop	r30
     a32:	df 91       	pop	r29
     a34:	cf 91       	pop	r28
     a36:	bf 91       	pop	r27
     a38:	af 91       	pop	r26
     a3a:	9f 91       	pop	r25
     a3c:	8f 91       	pop	r24
     a3e:	7f 91       	pop	r23
     a40:	6f 91       	pop	r22
     a42:	5f 91       	pop	r21
     a44:	4f 91       	pop	r20
     a46:	3f 91       	pop	r19
     a48:	2f 91       	pop	r18
     a4a:	0f 90       	pop	r0
     a4c:	0f be       	out	0x3f, r0	; 63
     a4e:	0f 90       	pop	r0
     a50:	1f 90       	pop	r1
     a52:	18 95       	reti

00000a54 <__divsf3>:
     a54:	0e 94 3e 05 	call	0xa7c	; 0xa7c <__divsf3x>
     a58:	0c 94 26 06 	jmp	0xc4c	; 0xc4c <__fp_round>
     a5c:	0e 94 1f 06 	call	0xc3e	; 0xc3e <__fp_pscB>
     a60:	58 f0       	brcs	.+22     	; 0xa78 <__divsf3+0x24>
     a62:	0e 94 18 06 	call	0xc30	; 0xc30 <__fp_pscA>
     a66:	40 f0       	brcs	.+16     	; 0xa78 <__divsf3+0x24>
     a68:	29 f4       	brne	.+10     	; 0xa74 <__divsf3+0x20>
     a6a:	5f 3f       	cpi	r21, 0xFF	; 255
     a6c:	29 f0       	breq	.+10     	; 0xa78 <__divsf3+0x24>
     a6e:	0c 94 0f 06 	jmp	0xc1e	; 0xc1e <__fp_inf>
     a72:	51 11       	cpse	r21, r1
     a74:	0c 94 5a 06 	jmp	0xcb4	; 0xcb4 <__fp_szero>
     a78:	0c 94 15 06 	jmp	0xc2a	; 0xc2a <__fp_nan>

00000a7c <__divsf3x>:
     a7c:	0e 94 37 06 	call	0xc6e	; 0xc6e <__fp_split3>
     a80:	68 f3       	brcs	.-38     	; 0xa5c <__divsf3+0x8>

00000a82 <__divsf3_pse>:
     a82:	99 23       	and	r25, r25
     a84:	b1 f3       	breq	.-20     	; 0xa72 <__divsf3+0x1e>
     a86:	55 23       	and	r21, r21
     a88:	91 f3       	breq	.-28     	; 0xa6e <__divsf3+0x1a>
     a8a:	95 1b       	sub	r25, r21
     a8c:	55 0b       	sbc	r21, r21
     a8e:	bb 27       	eor	r27, r27
     a90:	aa 27       	eor	r26, r26
     a92:	62 17       	cp	r22, r18
     a94:	73 07       	cpc	r23, r19
     a96:	84 07       	cpc	r24, r20
     a98:	38 f0       	brcs	.+14     	; 0xaa8 <__divsf3_pse+0x26>
     a9a:	9f 5f       	subi	r25, 0xFF	; 255
     a9c:	5f 4f       	sbci	r21, 0xFF	; 255
     a9e:	22 0f       	add	r18, r18
     aa0:	33 1f       	adc	r19, r19
     aa2:	44 1f       	adc	r20, r20
     aa4:	aa 1f       	adc	r26, r26
     aa6:	a9 f3       	breq	.-22     	; 0xa92 <__divsf3_pse+0x10>
     aa8:	35 d0       	rcall	.+106    	; 0xb14 <__divsf3_pse+0x92>
     aaa:	0e 2e       	mov	r0, r30
     aac:	3a f0       	brmi	.+14     	; 0xabc <__divsf3_pse+0x3a>
     aae:	e0 e8       	ldi	r30, 0x80	; 128
     ab0:	32 d0       	rcall	.+100    	; 0xb16 <__divsf3_pse+0x94>
     ab2:	91 50       	subi	r25, 0x01	; 1
     ab4:	50 40       	sbci	r21, 0x00	; 0
     ab6:	e6 95       	lsr	r30
     ab8:	00 1c       	adc	r0, r0
     aba:	ca f7       	brpl	.-14     	; 0xaae <__divsf3_pse+0x2c>
     abc:	2b d0       	rcall	.+86     	; 0xb14 <__divsf3_pse+0x92>
     abe:	fe 2f       	mov	r31, r30
     ac0:	29 d0       	rcall	.+82     	; 0xb14 <__divsf3_pse+0x92>
     ac2:	66 0f       	add	r22, r22
     ac4:	77 1f       	adc	r23, r23
     ac6:	88 1f       	adc	r24, r24
     ac8:	bb 1f       	adc	r27, r27
     aca:	26 17       	cp	r18, r22
     acc:	37 07       	cpc	r19, r23
     ace:	48 07       	cpc	r20, r24
     ad0:	ab 07       	cpc	r26, r27
     ad2:	b0 e8       	ldi	r27, 0x80	; 128
     ad4:	09 f0       	breq	.+2      	; 0xad8 <__divsf3_pse+0x56>
     ad6:	bb 0b       	sbc	r27, r27
     ad8:	80 2d       	mov	r24, r0
     ada:	bf 01       	movw	r22, r30
     adc:	ff 27       	eor	r31, r31
     ade:	93 58       	subi	r25, 0x83	; 131
     ae0:	5f 4f       	sbci	r21, 0xFF	; 255
     ae2:	3a f0       	brmi	.+14     	; 0xaf2 <__divsf3_pse+0x70>
     ae4:	9e 3f       	cpi	r25, 0xFE	; 254
     ae6:	51 05       	cpc	r21, r1
     ae8:	78 f0       	brcs	.+30     	; 0xb08 <__divsf3_pse+0x86>
     aea:	0c 94 0f 06 	jmp	0xc1e	; 0xc1e <__fp_inf>
     aee:	0c 94 5a 06 	jmp	0xcb4	; 0xcb4 <__fp_szero>
     af2:	5f 3f       	cpi	r21, 0xFF	; 255
     af4:	e4 f3       	brlt	.-8      	; 0xaee <__divsf3_pse+0x6c>
     af6:	98 3e       	cpi	r25, 0xE8	; 232
     af8:	d4 f3       	brlt	.-12     	; 0xaee <__divsf3_pse+0x6c>
     afa:	86 95       	lsr	r24
     afc:	77 95       	ror	r23
     afe:	67 95       	ror	r22
     b00:	b7 95       	ror	r27
     b02:	f7 95       	ror	r31
     b04:	9f 5f       	subi	r25, 0xFF	; 255
     b06:	c9 f7       	brne	.-14     	; 0xafa <__divsf3_pse+0x78>
     b08:	88 0f       	add	r24, r24
     b0a:	91 1d       	adc	r25, r1
     b0c:	96 95       	lsr	r25
     b0e:	87 95       	ror	r24
     b10:	97 f9       	bld	r25, 7
     b12:	08 95       	ret
     b14:	e1 e0       	ldi	r30, 0x01	; 1
     b16:	66 0f       	add	r22, r22
     b18:	77 1f       	adc	r23, r23
     b1a:	88 1f       	adc	r24, r24
     b1c:	bb 1f       	adc	r27, r27
     b1e:	62 17       	cp	r22, r18
     b20:	73 07       	cpc	r23, r19
     b22:	84 07       	cpc	r24, r20
     b24:	ba 07       	cpc	r27, r26
     b26:	20 f0       	brcs	.+8      	; 0xb30 <__divsf3_pse+0xae>
     b28:	62 1b       	sub	r22, r18
     b2a:	73 0b       	sbc	r23, r19
     b2c:	84 0b       	sbc	r24, r20
     b2e:	ba 0b       	sbc	r27, r26
     b30:	ee 1f       	adc	r30, r30
     b32:	88 f7       	brcc	.-30     	; 0xb16 <__divsf3_pse+0x94>
     b34:	e0 95       	com	r30
     b36:	08 95       	ret

00000b38 <__fixsfsi>:
     b38:	0e 94 a3 05 	call	0xb46	; 0xb46 <__fixunssfsi>
     b3c:	68 94       	set
     b3e:	b1 11       	cpse	r27, r1
     b40:	0c 94 5a 06 	jmp	0xcb4	; 0xcb4 <__fp_szero>
     b44:	08 95       	ret

00000b46 <__fixunssfsi>:
     b46:	0e 94 3f 06 	call	0xc7e	; 0xc7e <__fp_splitA>
     b4a:	88 f0       	brcs	.+34     	; 0xb6e <__fixunssfsi+0x28>
     b4c:	9f 57       	subi	r25, 0x7F	; 127
     b4e:	98 f0       	brcs	.+38     	; 0xb76 <__fixunssfsi+0x30>
     b50:	b9 2f       	mov	r27, r25
     b52:	99 27       	eor	r25, r25
     b54:	b7 51       	subi	r27, 0x17	; 23
     b56:	b0 f0       	brcs	.+44     	; 0xb84 <__fixunssfsi+0x3e>
     b58:	e1 f0       	breq	.+56     	; 0xb92 <__fixunssfsi+0x4c>
     b5a:	66 0f       	add	r22, r22
     b5c:	77 1f       	adc	r23, r23
     b5e:	88 1f       	adc	r24, r24
     b60:	99 1f       	adc	r25, r25
     b62:	1a f0       	brmi	.+6      	; 0xb6a <__fixunssfsi+0x24>
     b64:	ba 95       	dec	r27
     b66:	c9 f7       	brne	.-14     	; 0xb5a <__fixunssfsi+0x14>
     b68:	14 c0       	rjmp	.+40     	; 0xb92 <__fixunssfsi+0x4c>
     b6a:	b1 30       	cpi	r27, 0x01	; 1
     b6c:	91 f0       	breq	.+36     	; 0xb92 <__fixunssfsi+0x4c>
     b6e:	0e 94 59 06 	call	0xcb2	; 0xcb2 <__fp_zero>
     b72:	b1 e0       	ldi	r27, 0x01	; 1
     b74:	08 95       	ret
     b76:	0c 94 59 06 	jmp	0xcb2	; 0xcb2 <__fp_zero>
     b7a:	67 2f       	mov	r22, r23
     b7c:	78 2f       	mov	r23, r24
     b7e:	88 27       	eor	r24, r24
     b80:	b8 5f       	subi	r27, 0xF8	; 248
     b82:	39 f0       	breq	.+14     	; 0xb92 <__fixunssfsi+0x4c>
     b84:	b9 3f       	cpi	r27, 0xF9	; 249
     b86:	cc f3       	brlt	.-14     	; 0xb7a <__fixunssfsi+0x34>
     b88:	86 95       	lsr	r24
     b8a:	77 95       	ror	r23
     b8c:	67 95       	ror	r22
     b8e:	b3 95       	inc	r27
     b90:	d9 f7       	brne	.-10     	; 0xb88 <__fixunssfsi+0x42>
     b92:	3e f4       	brtc	.+14     	; 0xba2 <__fixunssfsi+0x5c>
     b94:	90 95       	com	r25
     b96:	80 95       	com	r24
     b98:	70 95       	com	r23
     b9a:	61 95       	neg	r22
     b9c:	7f 4f       	sbci	r23, 0xFF	; 255
     b9e:	8f 4f       	sbci	r24, 0xFF	; 255
     ba0:	9f 4f       	sbci	r25, 0xFF	; 255
     ba2:	08 95       	ret

00000ba4 <__floatunsisf>:
     ba4:	e8 94       	clt
     ba6:	09 c0       	rjmp	.+18     	; 0xbba <__floatsisf+0x12>

00000ba8 <__floatsisf>:
     ba8:	97 fb       	bst	r25, 7
     baa:	3e f4       	brtc	.+14     	; 0xbba <__floatsisf+0x12>
     bac:	90 95       	com	r25
     bae:	80 95       	com	r24
     bb0:	70 95       	com	r23
     bb2:	61 95       	neg	r22
     bb4:	7f 4f       	sbci	r23, 0xFF	; 255
     bb6:	8f 4f       	sbci	r24, 0xFF	; 255
     bb8:	9f 4f       	sbci	r25, 0xFF	; 255
     bba:	99 23       	and	r25, r25
     bbc:	a9 f0       	breq	.+42     	; 0xbe8 <__floatsisf+0x40>
     bbe:	f9 2f       	mov	r31, r25
     bc0:	96 e9       	ldi	r25, 0x96	; 150
     bc2:	bb 27       	eor	r27, r27
     bc4:	93 95       	inc	r25
     bc6:	f6 95       	lsr	r31
     bc8:	87 95       	ror	r24
     bca:	77 95       	ror	r23
     bcc:	67 95       	ror	r22
     bce:	b7 95       	ror	r27
     bd0:	f1 11       	cpse	r31, r1
     bd2:	f8 cf       	rjmp	.-16     	; 0xbc4 <__floatsisf+0x1c>
     bd4:	fa f4       	brpl	.+62     	; 0xc14 <__floatsisf+0x6c>
     bd6:	bb 0f       	add	r27, r27
     bd8:	11 f4       	brne	.+4      	; 0xbde <__floatsisf+0x36>
     bda:	60 ff       	sbrs	r22, 0
     bdc:	1b c0       	rjmp	.+54     	; 0xc14 <__floatsisf+0x6c>
     bde:	6f 5f       	subi	r22, 0xFF	; 255
     be0:	7f 4f       	sbci	r23, 0xFF	; 255
     be2:	8f 4f       	sbci	r24, 0xFF	; 255
     be4:	9f 4f       	sbci	r25, 0xFF	; 255
     be6:	16 c0       	rjmp	.+44     	; 0xc14 <__floatsisf+0x6c>
     be8:	88 23       	and	r24, r24
     bea:	11 f0       	breq	.+4      	; 0xbf0 <__floatsisf+0x48>
     bec:	96 e9       	ldi	r25, 0x96	; 150
     bee:	11 c0       	rjmp	.+34     	; 0xc12 <__floatsisf+0x6a>
     bf0:	77 23       	and	r23, r23
     bf2:	21 f0       	breq	.+8      	; 0xbfc <__floatsisf+0x54>
     bf4:	9e e8       	ldi	r25, 0x8E	; 142
     bf6:	87 2f       	mov	r24, r23
     bf8:	76 2f       	mov	r23, r22
     bfa:	05 c0       	rjmp	.+10     	; 0xc06 <__floatsisf+0x5e>
     bfc:	66 23       	and	r22, r22
     bfe:	71 f0       	breq	.+28     	; 0xc1c <__floatsisf+0x74>
     c00:	96 e8       	ldi	r25, 0x86	; 134
     c02:	86 2f       	mov	r24, r22
     c04:	70 e0       	ldi	r23, 0x00	; 0
     c06:	60 e0       	ldi	r22, 0x00	; 0
     c08:	2a f0       	brmi	.+10     	; 0xc14 <__floatsisf+0x6c>
     c0a:	9a 95       	dec	r25
     c0c:	66 0f       	add	r22, r22
     c0e:	77 1f       	adc	r23, r23
     c10:	88 1f       	adc	r24, r24
     c12:	da f7       	brpl	.-10     	; 0xc0a <__floatsisf+0x62>
     c14:	88 0f       	add	r24, r24
     c16:	96 95       	lsr	r25
     c18:	87 95       	ror	r24
     c1a:	97 f9       	bld	r25, 7
     c1c:	08 95       	ret

00000c1e <__fp_inf>:
     c1e:	97 f9       	bld	r25, 7
     c20:	9f 67       	ori	r25, 0x7F	; 127
     c22:	80 e8       	ldi	r24, 0x80	; 128
     c24:	70 e0       	ldi	r23, 0x00	; 0
     c26:	60 e0       	ldi	r22, 0x00	; 0
     c28:	08 95       	ret

00000c2a <__fp_nan>:
     c2a:	9f ef       	ldi	r25, 0xFF	; 255
     c2c:	80 ec       	ldi	r24, 0xC0	; 192
     c2e:	08 95       	ret

00000c30 <__fp_pscA>:
     c30:	00 24       	eor	r0, r0
     c32:	0a 94       	dec	r0
     c34:	16 16       	cp	r1, r22
     c36:	17 06       	cpc	r1, r23
     c38:	18 06       	cpc	r1, r24
     c3a:	09 06       	cpc	r0, r25
     c3c:	08 95       	ret

00000c3e <__fp_pscB>:
     c3e:	00 24       	eor	r0, r0
     c40:	0a 94       	dec	r0
     c42:	12 16       	cp	r1, r18
     c44:	13 06       	cpc	r1, r19
     c46:	14 06       	cpc	r1, r20
     c48:	05 06       	cpc	r0, r21
     c4a:	08 95       	ret

00000c4c <__fp_round>:
     c4c:	09 2e       	mov	r0, r25
     c4e:	03 94       	inc	r0
     c50:	00 0c       	add	r0, r0
     c52:	11 f4       	brne	.+4      	; 0xc58 <__fp_round+0xc>
     c54:	88 23       	and	r24, r24
     c56:	52 f0       	brmi	.+20     	; 0xc6c <__fp_round+0x20>
     c58:	bb 0f       	add	r27, r27
     c5a:	40 f4       	brcc	.+16     	; 0xc6c <__fp_round+0x20>
     c5c:	bf 2b       	or	r27, r31
     c5e:	11 f4       	brne	.+4      	; 0xc64 <__fp_round+0x18>
     c60:	60 ff       	sbrs	r22, 0
     c62:	04 c0       	rjmp	.+8      	; 0xc6c <__fp_round+0x20>
     c64:	6f 5f       	subi	r22, 0xFF	; 255
     c66:	7f 4f       	sbci	r23, 0xFF	; 255
     c68:	8f 4f       	sbci	r24, 0xFF	; 255
     c6a:	9f 4f       	sbci	r25, 0xFF	; 255
     c6c:	08 95       	ret

00000c6e <__fp_split3>:
     c6e:	57 fd       	sbrc	r21, 7
     c70:	90 58       	subi	r25, 0x80	; 128
     c72:	44 0f       	add	r20, r20
     c74:	55 1f       	adc	r21, r21
     c76:	59 f0       	breq	.+22     	; 0xc8e <__fp_splitA+0x10>
     c78:	5f 3f       	cpi	r21, 0xFF	; 255
     c7a:	71 f0       	breq	.+28     	; 0xc98 <__fp_splitA+0x1a>
     c7c:	47 95       	ror	r20

00000c7e <__fp_splitA>:
     c7e:	88 0f       	add	r24, r24
     c80:	97 fb       	bst	r25, 7
     c82:	99 1f       	adc	r25, r25
     c84:	61 f0       	breq	.+24     	; 0xc9e <__fp_splitA+0x20>
     c86:	9f 3f       	cpi	r25, 0xFF	; 255
     c88:	79 f0       	breq	.+30     	; 0xca8 <__fp_splitA+0x2a>
     c8a:	87 95       	ror	r24
     c8c:	08 95       	ret
     c8e:	12 16       	cp	r1, r18
     c90:	13 06       	cpc	r1, r19
     c92:	14 06       	cpc	r1, r20
     c94:	55 1f       	adc	r21, r21
     c96:	f2 cf       	rjmp	.-28     	; 0xc7c <__fp_split3+0xe>
     c98:	46 95       	lsr	r20
     c9a:	f1 df       	rcall	.-30     	; 0xc7e <__fp_splitA>
     c9c:	08 c0       	rjmp	.+16     	; 0xcae <__fp_splitA+0x30>
     c9e:	16 16       	cp	r1, r22
     ca0:	17 06       	cpc	r1, r23
     ca2:	18 06       	cpc	r1, r24
     ca4:	99 1f       	adc	r25, r25
     ca6:	f1 cf       	rjmp	.-30     	; 0xc8a <__fp_splitA+0xc>
     ca8:	86 95       	lsr	r24
     caa:	71 05       	cpc	r23, r1
     cac:	61 05       	cpc	r22, r1
     cae:	08 94       	sec
     cb0:	08 95       	ret

00000cb2 <__fp_zero>:
     cb2:	e8 94       	clt

00000cb4 <__fp_szero>:
     cb4:	bb 27       	eor	r27, r27
     cb6:	66 27       	eor	r22, r22
     cb8:	77 27       	eor	r23, r23
     cba:	cb 01       	movw	r24, r22
     cbc:	97 f9       	bld	r25, 7
     cbe:	08 95       	ret

00000cc0 <__mulsf3>:
     cc0:	0e 94 73 06 	call	0xce6	; 0xce6 <__mulsf3x>
     cc4:	0c 94 26 06 	jmp	0xc4c	; 0xc4c <__fp_round>
     cc8:	0e 94 18 06 	call	0xc30	; 0xc30 <__fp_pscA>
     ccc:	38 f0       	brcs	.+14     	; 0xcdc <__mulsf3+0x1c>
     cce:	0e 94 1f 06 	call	0xc3e	; 0xc3e <__fp_pscB>
     cd2:	20 f0       	brcs	.+8      	; 0xcdc <__mulsf3+0x1c>
     cd4:	95 23       	and	r25, r21
     cd6:	11 f0       	breq	.+4      	; 0xcdc <__mulsf3+0x1c>
     cd8:	0c 94 0f 06 	jmp	0xc1e	; 0xc1e <__fp_inf>
     cdc:	0c 94 15 06 	jmp	0xc2a	; 0xc2a <__fp_nan>
     ce0:	11 24       	eor	r1, r1
     ce2:	0c 94 5a 06 	jmp	0xcb4	; 0xcb4 <__fp_szero>

00000ce6 <__mulsf3x>:
     ce6:	0e 94 37 06 	call	0xc6e	; 0xc6e <__fp_split3>
     cea:	70 f3       	brcs	.-36     	; 0xcc8 <__mulsf3+0x8>

00000cec <__mulsf3_pse>:
     cec:	95 9f       	mul	r25, r21
     cee:	c1 f3       	breq	.-16     	; 0xce0 <__mulsf3+0x20>
     cf0:	95 0f       	add	r25, r21
     cf2:	50 e0       	ldi	r21, 0x00	; 0
     cf4:	55 1f       	adc	r21, r21
     cf6:	62 9f       	mul	r22, r18
     cf8:	f0 01       	movw	r30, r0
     cfa:	72 9f       	mul	r23, r18
     cfc:	bb 27       	eor	r27, r27
     cfe:	f0 0d       	add	r31, r0
     d00:	b1 1d       	adc	r27, r1
     d02:	63 9f       	mul	r22, r19
     d04:	aa 27       	eor	r26, r26
     d06:	f0 0d       	add	r31, r0
     d08:	b1 1d       	adc	r27, r1
     d0a:	aa 1f       	adc	r26, r26
     d0c:	64 9f       	mul	r22, r20
     d0e:	66 27       	eor	r22, r22
     d10:	b0 0d       	add	r27, r0
     d12:	a1 1d       	adc	r26, r1
     d14:	66 1f       	adc	r22, r22
     d16:	82 9f       	mul	r24, r18
     d18:	22 27       	eor	r18, r18
     d1a:	b0 0d       	add	r27, r0
     d1c:	a1 1d       	adc	r26, r1
     d1e:	62 1f       	adc	r22, r18
     d20:	73 9f       	mul	r23, r19
     d22:	b0 0d       	add	r27, r0
     d24:	a1 1d       	adc	r26, r1
     d26:	62 1f       	adc	r22, r18
     d28:	83 9f       	mul	r24, r19
     d2a:	a0 0d       	add	r26, r0
     d2c:	61 1d       	adc	r22, r1
     d2e:	22 1f       	adc	r18, r18
     d30:	74 9f       	mul	r23, r20
     d32:	33 27       	eor	r19, r19
     d34:	a0 0d       	add	r26, r0
     d36:	61 1d       	adc	r22, r1
     d38:	23 1f       	adc	r18, r19
     d3a:	84 9f       	mul	r24, r20
     d3c:	60 0d       	add	r22, r0
     d3e:	21 1d       	adc	r18, r1
     d40:	82 2f       	mov	r24, r18
     d42:	76 2f       	mov	r23, r22
     d44:	6a 2f       	mov	r22, r26
     d46:	11 24       	eor	r1, r1
     d48:	9f 57       	subi	r25, 0x7F	; 127
     d4a:	50 40       	sbci	r21, 0x00	; 0
     d4c:	9a f0       	brmi	.+38     	; 0xd74 <__mulsf3_pse+0x88>
     d4e:	f1 f0       	breq	.+60     	; 0xd8c <__mulsf3_pse+0xa0>
     d50:	88 23       	and	r24, r24
     d52:	4a f0       	brmi	.+18     	; 0xd66 <__mulsf3_pse+0x7a>
     d54:	ee 0f       	add	r30, r30
     d56:	ff 1f       	adc	r31, r31
     d58:	bb 1f       	adc	r27, r27
     d5a:	66 1f       	adc	r22, r22
     d5c:	77 1f       	adc	r23, r23
     d5e:	88 1f       	adc	r24, r24
     d60:	91 50       	subi	r25, 0x01	; 1
     d62:	50 40       	sbci	r21, 0x00	; 0
     d64:	a9 f7       	brne	.-22     	; 0xd50 <__mulsf3_pse+0x64>
     d66:	9e 3f       	cpi	r25, 0xFE	; 254
     d68:	51 05       	cpc	r21, r1
     d6a:	80 f0       	brcs	.+32     	; 0xd8c <__mulsf3_pse+0xa0>
     d6c:	0c 94 0f 06 	jmp	0xc1e	; 0xc1e <__fp_inf>
     d70:	0c 94 5a 06 	jmp	0xcb4	; 0xcb4 <__fp_szero>
     d74:	5f 3f       	cpi	r21, 0xFF	; 255
     d76:	e4 f3       	brlt	.-8      	; 0xd70 <__mulsf3_pse+0x84>
     d78:	98 3e       	cpi	r25, 0xE8	; 232
     d7a:	d4 f3       	brlt	.-12     	; 0xd70 <__mulsf3_pse+0x84>
     d7c:	86 95       	lsr	r24
     d7e:	77 95       	ror	r23
     d80:	67 95       	ror	r22
     d82:	b7 95       	ror	r27
     d84:	f7 95       	ror	r31
     d86:	e7 95       	ror	r30
     d88:	9f 5f       	subi	r25, 0xFF	; 255
     d8a:	c1 f7       	brne	.-16     	; 0xd7c <__mulsf3_pse+0x90>
     d8c:	fe 2b       	or	r31, r30
     d8e:	88 0f       	add	r24, r24
     d90:	91 1d       	adc	r25, r1
     d92:	96 95       	lsr	r25
     d94:	87 95       	ror	r24
     d96:	97 f9       	bld	r25, 7
     d98:	08 95       	ret

00000d9a <__divmodhi4>:
     d9a:	97 fb       	bst	r25, 7
     d9c:	07 2e       	mov	r0, r23
     d9e:	16 f4       	brtc	.+4      	; 0xda4 <__divmodhi4+0xa>
     da0:	00 94       	com	r0
     da2:	07 d0       	rcall	.+14     	; 0xdb2 <__divmodhi4_neg1>
     da4:	77 fd       	sbrc	r23, 7
     da6:	09 d0       	rcall	.+18     	; 0xdba <__divmodhi4_neg2>
     da8:	0e 94 03 07 	call	0xe06	; 0xe06 <__udivmodhi4>
     dac:	07 fc       	sbrc	r0, 7
     dae:	05 d0       	rcall	.+10     	; 0xdba <__divmodhi4_neg2>
     db0:	3e f4       	brtc	.+14     	; 0xdc0 <__divmodhi4_exit>

00000db2 <__divmodhi4_neg1>:
     db2:	90 95       	com	r25
     db4:	81 95       	neg	r24
     db6:	9f 4f       	sbci	r25, 0xFF	; 255
     db8:	08 95       	ret

00000dba <__divmodhi4_neg2>:
     dba:	70 95       	com	r23
     dbc:	61 95       	neg	r22
     dbe:	7f 4f       	sbci	r23, 0xFF	; 255

00000dc0 <__divmodhi4_exit>:
     dc0:	08 95       	ret

00000dc2 <__udivmodsi4>:
     dc2:	a1 e2       	ldi	r26, 0x21	; 33
     dc4:	1a 2e       	mov	r1, r26
     dc6:	aa 1b       	sub	r26, r26
     dc8:	bb 1b       	sub	r27, r27
     dca:	fd 01       	movw	r30, r26
     dcc:	0d c0       	rjmp	.+26     	; 0xde8 <__udivmodsi4_ep>

00000dce <__udivmodsi4_loop>:
     dce:	aa 1f       	adc	r26, r26
     dd0:	bb 1f       	adc	r27, r27
     dd2:	ee 1f       	adc	r30, r30
     dd4:	ff 1f       	adc	r31, r31
     dd6:	a2 17       	cp	r26, r18
     dd8:	b3 07       	cpc	r27, r19
     dda:	e4 07       	cpc	r30, r20
     ddc:	f5 07       	cpc	r31, r21
     dde:	20 f0       	brcs	.+8      	; 0xde8 <__udivmodsi4_ep>
     de0:	a2 1b       	sub	r26, r18
     de2:	b3 0b       	sbc	r27, r19
     de4:	e4 0b       	sbc	r30, r20
     de6:	f5 0b       	sbc	r31, r21

00000de8 <__udivmodsi4_ep>:
     de8:	66 1f       	adc	r22, r22
     dea:	77 1f       	adc	r23, r23
     dec:	88 1f       	adc	r24, r24
     dee:	99 1f       	adc	r25, r25
     df0:	1a 94       	dec	r1
     df2:	69 f7       	brne	.-38     	; 0xdce <__udivmodsi4_loop>
     df4:	60 95       	com	r22
     df6:	70 95       	com	r23
     df8:	80 95       	com	r24
     dfa:	90 95       	com	r25
     dfc:	9b 01       	movw	r18, r22
     dfe:	ac 01       	movw	r20, r24
     e00:	bd 01       	movw	r22, r26
     e02:	cf 01       	movw	r24, r30
     e04:	08 95       	ret

00000e06 <__udivmodhi4>:
     e06:	aa 1b       	sub	r26, r26
     e08:	bb 1b       	sub	r27, r27
     e0a:	51 e1       	ldi	r21, 0x11	; 17
     e0c:	07 c0       	rjmp	.+14     	; 0xe1c <__udivmodhi4_ep>

00000e0e <__udivmodhi4_loop>:
     e0e:	aa 1f       	adc	r26, r26
     e10:	bb 1f       	adc	r27, r27
     e12:	a6 17       	cp	r26, r22
     e14:	b7 07       	cpc	r27, r23
     e16:	10 f0       	brcs	.+4      	; 0xe1c <__udivmodhi4_ep>
     e18:	a6 1b       	sub	r26, r22
     e1a:	b7 0b       	sbc	r27, r23

00000e1c <__udivmodhi4_ep>:
     e1c:	88 1f       	adc	r24, r24
     e1e:	99 1f       	adc	r25, r25
     e20:	5a 95       	dec	r21
     e22:	a9 f7       	brne	.-22     	; 0xe0e <__udivmodhi4_loop>
     e24:	80 95       	com	r24
     e26:	90 95       	com	r25
     e28:	bc 01       	movw	r22, r24
     e2a:	cd 01       	movw	r24, r26
     e2c:	08 95       	ret

00000e2e <vsprintf>:
     e2e:	ae e0       	ldi	r26, 0x0E	; 14
     e30:	b0 e0       	ldi	r27, 0x00	; 0
     e32:	ed e1       	ldi	r30, 0x1D	; 29
     e34:	f7 e0       	ldi	r31, 0x07	; 7
     e36:	0c 94 d2 09 	jmp	0x13a4	; 0x13a4 <__prologue_saves__+0x1c>
     e3a:	8c 01       	movw	r16, r24
     e3c:	86 e0       	ldi	r24, 0x06	; 6
     e3e:	8c 83       	std	Y+4, r24	; 0x04
     e40:	1a 83       	std	Y+2, r17	; 0x02
     e42:	09 83       	std	Y+1, r16	; 0x01
     e44:	8f ef       	ldi	r24, 0xFF	; 255
     e46:	9f e7       	ldi	r25, 0x7F	; 127
     e48:	9e 83       	std	Y+6, r25	; 0x06
     e4a:	8d 83       	std	Y+5, r24	; 0x05
     e4c:	ce 01       	movw	r24, r28
     e4e:	01 96       	adiw	r24, 0x01	; 1
     e50:	0e 94 33 07 	call	0xe66	; 0xe66 <vfprintf>
     e54:	ef 81       	ldd	r30, Y+7	; 0x07
     e56:	f8 85       	ldd	r31, Y+8	; 0x08
     e58:	e0 0f       	add	r30, r16
     e5a:	f1 1f       	adc	r31, r17
     e5c:	10 82       	st	Z, r1
     e5e:	2e 96       	adiw	r28, 0x0e	; 14
     e60:	e4 e0       	ldi	r30, 0x04	; 4
     e62:	0c 94 ee 09 	jmp	0x13dc	; 0x13dc <__epilogue_restores__+0x1c>

00000e66 <vfprintf>:
     e66:	ab e0       	ldi	r26, 0x0B	; 11
     e68:	b0 e0       	ldi	r27, 0x00	; 0
     e6a:	e9 e3       	ldi	r30, 0x39	; 57
     e6c:	f7 e0       	ldi	r31, 0x07	; 7
     e6e:	0c 94 c4 09 	jmp	0x1388	; 0x1388 <__prologue_saves__>
     e72:	6c 01       	movw	r12, r24
     e74:	7b 01       	movw	r14, r22
     e76:	8a 01       	movw	r16, r20
     e78:	fc 01       	movw	r30, r24
     e7a:	17 82       	std	Z+7, r1	; 0x07
     e7c:	16 82       	std	Z+6, r1	; 0x06
     e7e:	83 81       	ldd	r24, Z+3	; 0x03
     e80:	81 ff       	sbrs	r24, 1
     e82:	cc c1       	rjmp	.+920    	; 0x121c <vfprintf+0x3b6>
     e84:	ce 01       	movw	r24, r28
     e86:	01 96       	adiw	r24, 0x01	; 1
     e88:	3c 01       	movw	r6, r24
     e8a:	f6 01       	movw	r30, r12
     e8c:	93 81       	ldd	r25, Z+3	; 0x03
     e8e:	f7 01       	movw	r30, r14
     e90:	93 fd       	sbrc	r25, 3
     e92:	85 91       	lpm	r24, Z+
     e94:	93 ff       	sbrs	r25, 3
     e96:	81 91       	ld	r24, Z+
     e98:	7f 01       	movw	r14, r30
     e9a:	88 23       	and	r24, r24
     e9c:	09 f4       	brne	.+2      	; 0xea0 <vfprintf+0x3a>
     e9e:	ba c1       	rjmp	.+884    	; 0x1214 <vfprintf+0x3ae>
     ea0:	85 32       	cpi	r24, 0x25	; 37
     ea2:	39 f4       	brne	.+14     	; 0xeb2 <vfprintf+0x4c>
     ea4:	93 fd       	sbrc	r25, 3
     ea6:	85 91       	lpm	r24, Z+
     ea8:	93 ff       	sbrs	r25, 3
     eaa:	81 91       	ld	r24, Z+
     eac:	7f 01       	movw	r14, r30
     eae:	85 32       	cpi	r24, 0x25	; 37
     eb0:	29 f4       	brne	.+10     	; 0xebc <vfprintf+0x56>
     eb2:	b6 01       	movw	r22, r12
     eb4:	90 e0       	ldi	r25, 0x00	; 0
     eb6:	0e 94 2a 09 	call	0x1254	; 0x1254 <fputc>
     eba:	e7 cf       	rjmp	.-50     	; 0xe8a <vfprintf+0x24>
     ebc:	91 2c       	mov	r9, r1
     ebe:	21 2c       	mov	r2, r1
     ec0:	31 2c       	mov	r3, r1
     ec2:	ff e1       	ldi	r31, 0x1F	; 31
     ec4:	f3 15       	cp	r31, r3
     ec6:	d8 f0       	brcs	.+54     	; 0xefe <vfprintf+0x98>
     ec8:	8b 32       	cpi	r24, 0x2B	; 43
     eca:	79 f0       	breq	.+30     	; 0xeea <vfprintf+0x84>
     ecc:	38 f4       	brcc	.+14     	; 0xedc <vfprintf+0x76>
     ece:	80 32       	cpi	r24, 0x20	; 32
     ed0:	79 f0       	breq	.+30     	; 0xef0 <vfprintf+0x8a>
     ed2:	83 32       	cpi	r24, 0x23	; 35
     ed4:	a1 f4       	brne	.+40     	; 0xefe <vfprintf+0x98>
     ed6:	23 2d       	mov	r18, r3
     ed8:	20 61       	ori	r18, 0x10	; 16
     eda:	1d c0       	rjmp	.+58     	; 0xf16 <vfprintf+0xb0>
     edc:	8d 32       	cpi	r24, 0x2D	; 45
     ede:	61 f0       	breq	.+24     	; 0xef8 <vfprintf+0x92>
     ee0:	80 33       	cpi	r24, 0x30	; 48
     ee2:	69 f4       	brne	.+26     	; 0xefe <vfprintf+0x98>
     ee4:	23 2d       	mov	r18, r3
     ee6:	21 60       	ori	r18, 0x01	; 1
     ee8:	16 c0       	rjmp	.+44     	; 0xf16 <vfprintf+0xb0>
     eea:	83 2d       	mov	r24, r3
     eec:	82 60       	ori	r24, 0x02	; 2
     eee:	38 2e       	mov	r3, r24
     ef0:	e3 2d       	mov	r30, r3
     ef2:	e4 60       	ori	r30, 0x04	; 4
     ef4:	3e 2e       	mov	r3, r30
     ef6:	2a c0       	rjmp	.+84     	; 0xf4c <vfprintf+0xe6>
     ef8:	f3 2d       	mov	r31, r3
     efa:	f8 60       	ori	r31, 0x08	; 8
     efc:	1d c0       	rjmp	.+58     	; 0xf38 <vfprintf+0xd2>
     efe:	37 fc       	sbrc	r3, 7
     f00:	2d c0       	rjmp	.+90     	; 0xf5c <vfprintf+0xf6>
     f02:	20 ed       	ldi	r18, 0xD0	; 208
     f04:	28 0f       	add	r18, r24
     f06:	2a 30       	cpi	r18, 0x0A	; 10
     f08:	40 f0       	brcs	.+16     	; 0xf1a <vfprintf+0xb4>
     f0a:	8e 32       	cpi	r24, 0x2E	; 46
     f0c:	b9 f4       	brne	.+46     	; 0xf3c <vfprintf+0xd6>
     f0e:	36 fc       	sbrc	r3, 6
     f10:	81 c1       	rjmp	.+770    	; 0x1214 <vfprintf+0x3ae>
     f12:	23 2d       	mov	r18, r3
     f14:	20 64       	ori	r18, 0x40	; 64
     f16:	32 2e       	mov	r3, r18
     f18:	19 c0       	rjmp	.+50     	; 0xf4c <vfprintf+0xe6>
     f1a:	36 fe       	sbrs	r3, 6
     f1c:	06 c0       	rjmp	.+12     	; 0xf2a <vfprintf+0xc4>
     f1e:	8a e0       	ldi	r24, 0x0A	; 10
     f20:	98 9e       	mul	r9, r24
     f22:	20 0d       	add	r18, r0
     f24:	11 24       	eor	r1, r1
     f26:	92 2e       	mov	r9, r18
     f28:	11 c0       	rjmp	.+34     	; 0xf4c <vfprintf+0xe6>
     f2a:	ea e0       	ldi	r30, 0x0A	; 10
     f2c:	2e 9e       	mul	r2, r30
     f2e:	20 0d       	add	r18, r0
     f30:	11 24       	eor	r1, r1
     f32:	22 2e       	mov	r2, r18
     f34:	f3 2d       	mov	r31, r3
     f36:	f0 62       	ori	r31, 0x20	; 32
     f38:	3f 2e       	mov	r3, r31
     f3a:	08 c0       	rjmp	.+16     	; 0xf4c <vfprintf+0xe6>
     f3c:	8c 36       	cpi	r24, 0x6C	; 108
     f3e:	21 f4       	brne	.+8      	; 0xf48 <vfprintf+0xe2>
     f40:	83 2d       	mov	r24, r3
     f42:	80 68       	ori	r24, 0x80	; 128
     f44:	38 2e       	mov	r3, r24
     f46:	02 c0       	rjmp	.+4      	; 0xf4c <vfprintf+0xe6>
     f48:	88 36       	cpi	r24, 0x68	; 104
     f4a:	41 f4       	brne	.+16     	; 0xf5c <vfprintf+0xf6>
     f4c:	f7 01       	movw	r30, r14
     f4e:	93 fd       	sbrc	r25, 3
     f50:	85 91       	lpm	r24, Z+
     f52:	93 ff       	sbrs	r25, 3
     f54:	81 91       	ld	r24, Z+
     f56:	7f 01       	movw	r14, r30
     f58:	81 11       	cpse	r24, r1
     f5a:	b3 cf       	rjmp	.-154    	; 0xec2 <vfprintf+0x5c>
     f5c:	98 2f       	mov	r25, r24
     f5e:	9f 7d       	andi	r25, 0xDF	; 223
     f60:	95 54       	subi	r25, 0x45	; 69
     f62:	93 30       	cpi	r25, 0x03	; 3
     f64:	28 f4       	brcc	.+10     	; 0xf70 <vfprintf+0x10a>
     f66:	0c 5f       	subi	r16, 0xFC	; 252
     f68:	1f 4f       	sbci	r17, 0xFF	; 255
     f6a:	9f e3       	ldi	r25, 0x3F	; 63
     f6c:	99 83       	std	Y+1, r25	; 0x01
     f6e:	0d c0       	rjmp	.+26     	; 0xf8a <vfprintf+0x124>
     f70:	83 36       	cpi	r24, 0x63	; 99
     f72:	31 f0       	breq	.+12     	; 0xf80 <vfprintf+0x11a>
     f74:	83 37       	cpi	r24, 0x73	; 115
     f76:	71 f0       	breq	.+28     	; 0xf94 <vfprintf+0x12e>
     f78:	83 35       	cpi	r24, 0x53	; 83
     f7a:	09 f0       	breq	.+2      	; 0xf7e <vfprintf+0x118>
     f7c:	59 c0       	rjmp	.+178    	; 0x1030 <vfprintf+0x1ca>
     f7e:	21 c0       	rjmp	.+66     	; 0xfc2 <vfprintf+0x15c>
     f80:	f8 01       	movw	r30, r16
     f82:	80 81       	ld	r24, Z
     f84:	89 83       	std	Y+1, r24	; 0x01
     f86:	0e 5f       	subi	r16, 0xFE	; 254
     f88:	1f 4f       	sbci	r17, 0xFF	; 255
     f8a:	88 24       	eor	r8, r8
     f8c:	83 94       	inc	r8
     f8e:	91 2c       	mov	r9, r1
     f90:	53 01       	movw	r10, r6
     f92:	13 c0       	rjmp	.+38     	; 0xfba <vfprintf+0x154>
     f94:	28 01       	movw	r4, r16
     f96:	f2 e0       	ldi	r31, 0x02	; 2
     f98:	4f 0e       	add	r4, r31
     f9a:	51 1c       	adc	r5, r1
     f9c:	f8 01       	movw	r30, r16
     f9e:	a0 80       	ld	r10, Z
     fa0:	b1 80       	ldd	r11, Z+1	; 0x01
     fa2:	36 fe       	sbrs	r3, 6
     fa4:	03 c0       	rjmp	.+6      	; 0xfac <vfprintf+0x146>
     fa6:	69 2d       	mov	r22, r9
     fa8:	70 e0       	ldi	r23, 0x00	; 0
     faa:	02 c0       	rjmp	.+4      	; 0xfb0 <vfprintf+0x14a>
     fac:	6f ef       	ldi	r22, 0xFF	; 255
     fae:	7f ef       	ldi	r23, 0xFF	; 255
     fb0:	c5 01       	movw	r24, r10
     fb2:	0e 94 1f 09 	call	0x123e	; 0x123e <strnlen>
     fb6:	4c 01       	movw	r8, r24
     fb8:	82 01       	movw	r16, r4
     fba:	f3 2d       	mov	r31, r3
     fbc:	ff 77       	andi	r31, 0x7F	; 127
     fbe:	3f 2e       	mov	r3, r31
     fc0:	16 c0       	rjmp	.+44     	; 0xfee <vfprintf+0x188>
     fc2:	28 01       	movw	r4, r16
     fc4:	22 e0       	ldi	r18, 0x02	; 2
     fc6:	42 0e       	add	r4, r18
     fc8:	51 1c       	adc	r5, r1
     fca:	f8 01       	movw	r30, r16
     fcc:	a0 80       	ld	r10, Z
     fce:	b1 80       	ldd	r11, Z+1	; 0x01
     fd0:	36 fe       	sbrs	r3, 6
     fd2:	03 c0       	rjmp	.+6      	; 0xfda <vfprintf+0x174>
     fd4:	69 2d       	mov	r22, r9
     fd6:	70 e0       	ldi	r23, 0x00	; 0
     fd8:	02 c0       	rjmp	.+4      	; 0xfde <vfprintf+0x178>
     fda:	6f ef       	ldi	r22, 0xFF	; 255
     fdc:	7f ef       	ldi	r23, 0xFF	; 255
     fde:	c5 01       	movw	r24, r10
     fe0:	0e 94 14 09 	call	0x1228	; 0x1228 <strnlen_P>
     fe4:	4c 01       	movw	r8, r24
     fe6:	f3 2d       	mov	r31, r3
     fe8:	f0 68       	ori	r31, 0x80	; 128
     fea:	3f 2e       	mov	r3, r31
     fec:	82 01       	movw	r16, r4
     fee:	33 fc       	sbrc	r3, 3
     ff0:	1b c0       	rjmp	.+54     	; 0x1028 <vfprintf+0x1c2>
     ff2:	82 2d       	mov	r24, r2
     ff4:	90 e0       	ldi	r25, 0x00	; 0
     ff6:	88 16       	cp	r8, r24
     ff8:	99 06       	cpc	r9, r25
     ffa:	b0 f4       	brcc	.+44     	; 0x1028 <vfprintf+0x1c2>
     ffc:	b6 01       	movw	r22, r12
     ffe:	80 e2       	ldi	r24, 0x20	; 32
    1000:	90 e0       	ldi	r25, 0x00	; 0
    1002:	0e 94 2a 09 	call	0x1254	; 0x1254 <fputc>
    1006:	2a 94       	dec	r2
    1008:	f4 cf       	rjmp	.-24     	; 0xff2 <vfprintf+0x18c>
    100a:	f5 01       	movw	r30, r10
    100c:	37 fc       	sbrc	r3, 7
    100e:	85 91       	lpm	r24, Z+
    1010:	37 fe       	sbrs	r3, 7
    1012:	81 91       	ld	r24, Z+
    1014:	5f 01       	movw	r10, r30
    1016:	b6 01       	movw	r22, r12
    1018:	90 e0       	ldi	r25, 0x00	; 0
    101a:	0e 94 2a 09 	call	0x1254	; 0x1254 <fputc>
    101e:	21 10       	cpse	r2, r1
    1020:	2a 94       	dec	r2
    1022:	21 e0       	ldi	r18, 0x01	; 1
    1024:	82 1a       	sub	r8, r18
    1026:	91 08       	sbc	r9, r1
    1028:	81 14       	cp	r8, r1
    102a:	91 04       	cpc	r9, r1
    102c:	71 f7       	brne	.-36     	; 0x100a <vfprintf+0x1a4>
    102e:	e8 c0       	rjmp	.+464    	; 0x1200 <vfprintf+0x39a>
    1030:	84 36       	cpi	r24, 0x64	; 100
    1032:	11 f0       	breq	.+4      	; 0x1038 <vfprintf+0x1d2>
    1034:	89 36       	cpi	r24, 0x69	; 105
    1036:	41 f5       	brne	.+80     	; 0x1088 <vfprintf+0x222>
    1038:	f8 01       	movw	r30, r16
    103a:	37 fe       	sbrs	r3, 7
    103c:	07 c0       	rjmp	.+14     	; 0x104c <vfprintf+0x1e6>
    103e:	60 81       	ld	r22, Z
    1040:	71 81       	ldd	r23, Z+1	; 0x01
    1042:	82 81       	ldd	r24, Z+2	; 0x02
    1044:	93 81       	ldd	r25, Z+3	; 0x03
    1046:	0c 5f       	subi	r16, 0xFC	; 252
    1048:	1f 4f       	sbci	r17, 0xFF	; 255
    104a:	08 c0       	rjmp	.+16     	; 0x105c <vfprintf+0x1f6>
    104c:	60 81       	ld	r22, Z
    104e:	71 81       	ldd	r23, Z+1	; 0x01
    1050:	07 2e       	mov	r0, r23
    1052:	00 0c       	add	r0, r0
    1054:	88 0b       	sbc	r24, r24
    1056:	99 0b       	sbc	r25, r25
    1058:	0e 5f       	subi	r16, 0xFE	; 254
    105a:	1f 4f       	sbci	r17, 0xFF	; 255
    105c:	f3 2d       	mov	r31, r3
    105e:	ff 76       	andi	r31, 0x6F	; 111
    1060:	3f 2e       	mov	r3, r31
    1062:	97 ff       	sbrs	r25, 7
    1064:	09 c0       	rjmp	.+18     	; 0x1078 <vfprintf+0x212>
    1066:	90 95       	com	r25
    1068:	80 95       	com	r24
    106a:	70 95       	com	r23
    106c:	61 95       	neg	r22
    106e:	7f 4f       	sbci	r23, 0xFF	; 255
    1070:	8f 4f       	sbci	r24, 0xFF	; 255
    1072:	9f 4f       	sbci	r25, 0xFF	; 255
    1074:	f0 68       	ori	r31, 0x80	; 128
    1076:	3f 2e       	mov	r3, r31
    1078:	2a e0       	ldi	r18, 0x0A	; 10
    107a:	30 e0       	ldi	r19, 0x00	; 0
    107c:	a3 01       	movw	r20, r6
    107e:	0e 94 66 09 	call	0x12cc	; 0x12cc <__ultoa_invert>
    1082:	88 2e       	mov	r8, r24
    1084:	86 18       	sub	r8, r6
    1086:	45 c0       	rjmp	.+138    	; 0x1112 <vfprintf+0x2ac>
    1088:	85 37       	cpi	r24, 0x75	; 117
    108a:	31 f4       	brne	.+12     	; 0x1098 <vfprintf+0x232>
    108c:	23 2d       	mov	r18, r3
    108e:	2f 7e       	andi	r18, 0xEF	; 239
    1090:	b2 2e       	mov	r11, r18
    1092:	2a e0       	ldi	r18, 0x0A	; 10
    1094:	30 e0       	ldi	r19, 0x00	; 0
    1096:	25 c0       	rjmp	.+74     	; 0x10e2 <vfprintf+0x27c>
    1098:	93 2d       	mov	r25, r3
    109a:	99 7f       	andi	r25, 0xF9	; 249
    109c:	b9 2e       	mov	r11, r25
    109e:	8f 36       	cpi	r24, 0x6F	; 111
    10a0:	c1 f0       	breq	.+48     	; 0x10d2 <vfprintf+0x26c>
    10a2:	18 f4       	brcc	.+6      	; 0x10aa <vfprintf+0x244>
    10a4:	88 35       	cpi	r24, 0x58	; 88
    10a6:	79 f0       	breq	.+30     	; 0x10c6 <vfprintf+0x260>
    10a8:	b5 c0       	rjmp	.+362    	; 0x1214 <vfprintf+0x3ae>
    10aa:	80 37       	cpi	r24, 0x70	; 112
    10ac:	19 f0       	breq	.+6      	; 0x10b4 <vfprintf+0x24e>
    10ae:	88 37       	cpi	r24, 0x78	; 120
    10b0:	21 f0       	breq	.+8      	; 0x10ba <vfprintf+0x254>
    10b2:	b0 c0       	rjmp	.+352    	; 0x1214 <vfprintf+0x3ae>
    10b4:	e9 2f       	mov	r30, r25
    10b6:	e0 61       	ori	r30, 0x10	; 16
    10b8:	be 2e       	mov	r11, r30
    10ba:	b4 fe       	sbrs	r11, 4
    10bc:	0d c0       	rjmp	.+26     	; 0x10d8 <vfprintf+0x272>
    10be:	fb 2d       	mov	r31, r11
    10c0:	f4 60       	ori	r31, 0x04	; 4
    10c2:	bf 2e       	mov	r11, r31
    10c4:	09 c0       	rjmp	.+18     	; 0x10d8 <vfprintf+0x272>
    10c6:	34 fe       	sbrs	r3, 4
    10c8:	0a c0       	rjmp	.+20     	; 0x10de <vfprintf+0x278>
    10ca:	29 2f       	mov	r18, r25
    10cc:	26 60       	ori	r18, 0x06	; 6
    10ce:	b2 2e       	mov	r11, r18
    10d0:	06 c0       	rjmp	.+12     	; 0x10de <vfprintf+0x278>
    10d2:	28 e0       	ldi	r18, 0x08	; 8
    10d4:	30 e0       	ldi	r19, 0x00	; 0
    10d6:	05 c0       	rjmp	.+10     	; 0x10e2 <vfprintf+0x27c>
    10d8:	20 e1       	ldi	r18, 0x10	; 16
    10da:	30 e0       	ldi	r19, 0x00	; 0
    10dc:	02 c0       	rjmp	.+4      	; 0x10e2 <vfprintf+0x27c>
    10de:	20 e1       	ldi	r18, 0x10	; 16
    10e0:	32 e0       	ldi	r19, 0x02	; 2
    10e2:	f8 01       	movw	r30, r16
    10e4:	b7 fe       	sbrs	r11, 7
    10e6:	07 c0       	rjmp	.+14     	; 0x10f6 <vfprintf+0x290>
    10e8:	60 81       	ld	r22, Z
    10ea:	71 81       	ldd	r23, Z+1	; 0x01
    10ec:	82 81       	ldd	r24, Z+2	; 0x02
    10ee:	93 81       	ldd	r25, Z+3	; 0x03
    10f0:	0c 5f       	subi	r16, 0xFC	; 252
    10f2:	1f 4f       	sbci	r17, 0xFF	; 255
    10f4:	06 c0       	rjmp	.+12     	; 0x1102 <vfprintf+0x29c>
    10f6:	60 81       	ld	r22, Z
    10f8:	71 81       	ldd	r23, Z+1	; 0x01
    10fa:	80 e0       	ldi	r24, 0x00	; 0
    10fc:	90 e0       	ldi	r25, 0x00	; 0
    10fe:	0e 5f       	subi	r16, 0xFE	; 254
    1100:	1f 4f       	sbci	r17, 0xFF	; 255
    1102:	a3 01       	movw	r20, r6
    1104:	0e 94 66 09 	call	0x12cc	; 0x12cc <__ultoa_invert>
    1108:	88 2e       	mov	r8, r24
    110a:	86 18       	sub	r8, r6
    110c:	fb 2d       	mov	r31, r11
    110e:	ff 77       	andi	r31, 0x7F	; 127
    1110:	3f 2e       	mov	r3, r31
    1112:	36 fe       	sbrs	r3, 6
    1114:	0d c0       	rjmp	.+26     	; 0x1130 <vfprintf+0x2ca>
    1116:	23 2d       	mov	r18, r3
    1118:	2e 7f       	andi	r18, 0xFE	; 254
    111a:	a2 2e       	mov	r10, r18
    111c:	89 14       	cp	r8, r9
    111e:	58 f4       	brcc	.+22     	; 0x1136 <vfprintf+0x2d0>
    1120:	34 fe       	sbrs	r3, 4
    1122:	0b c0       	rjmp	.+22     	; 0x113a <vfprintf+0x2d4>
    1124:	32 fc       	sbrc	r3, 2
    1126:	09 c0       	rjmp	.+18     	; 0x113a <vfprintf+0x2d4>
    1128:	83 2d       	mov	r24, r3
    112a:	8e 7e       	andi	r24, 0xEE	; 238
    112c:	a8 2e       	mov	r10, r24
    112e:	05 c0       	rjmp	.+10     	; 0x113a <vfprintf+0x2d4>
    1130:	b8 2c       	mov	r11, r8
    1132:	a3 2c       	mov	r10, r3
    1134:	03 c0       	rjmp	.+6      	; 0x113c <vfprintf+0x2d6>
    1136:	b8 2c       	mov	r11, r8
    1138:	01 c0       	rjmp	.+2      	; 0x113c <vfprintf+0x2d6>
    113a:	b9 2c       	mov	r11, r9
    113c:	a4 fe       	sbrs	r10, 4
    113e:	0f c0       	rjmp	.+30     	; 0x115e <vfprintf+0x2f8>
    1140:	fe 01       	movw	r30, r28
    1142:	e8 0d       	add	r30, r8
    1144:	f1 1d       	adc	r31, r1
    1146:	80 81       	ld	r24, Z
    1148:	80 33       	cpi	r24, 0x30	; 48
    114a:	21 f4       	brne	.+8      	; 0x1154 <vfprintf+0x2ee>
    114c:	9a 2d       	mov	r25, r10
    114e:	99 7e       	andi	r25, 0xE9	; 233
    1150:	a9 2e       	mov	r10, r25
    1152:	09 c0       	rjmp	.+18     	; 0x1166 <vfprintf+0x300>
    1154:	a2 fe       	sbrs	r10, 2
    1156:	06 c0       	rjmp	.+12     	; 0x1164 <vfprintf+0x2fe>
    1158:	b3 94       	inc	r11
    115a:	b3 94       	inc	r11
    115c:	04 c0       	rjmp	.+8      	; 0x1166 <vfprintf+0x300>
    115e:	8a 2d       	mov	r24, r10
    1160:	86 78       	andi	r24, 0x86	; 134
    1162:	09 f0       	breq	.+2      	; 0x1166 <vfprintf+0x300>
    1164:	b3 94       	inc	r11
    1166:	a3 fc       	sbrc	r10, 3
    1168:	11 c0       	rjmp	.+34     	; 0x118c <vfprintf+0x326>
    116a:	a0 fe       	sbrs	r10, 0
    116c:	06 c0       	rjmp	.+12     	; 0x117a <vfprintf+0x314>
    116e:	b2 14       	cp	r11, r2
    1170:	88 f4       	brcc	.+34     	; 0x1194 <vfprintf+0x32e>
    1172:	28 0c       	add	r2, r8
    1174:	92 2c       	mov	r9, r2
    1176:	9b 18       	sub	r9, r11
    1178:	0e c0       	rjmp	.+28     	; 0x1196 <vfprintf+0x330>
    117a:	b2 14       	cp	r11, r2
    117c:	60 f4       	brcc	.+24     	; 0x1196 <vfprintf+0x330>
    117e:	b6 01       	movw	r22, r12
    1180:	80 e2       	ldi	r24, 0x20	; 32
    1182:	90 e0       	ldi	r25, 0x00	; 0
    1184:	0e 94 2a 09 	call	0x1254	; 0x1254 <fputc>
    1188:	b3 94       	inc	r11
    118a:	f7 cf       	rjmp	.-18     	; 0x117a <vfprintf+0x314>
    118c:	b2 14       	cp	r11, r2
    118e:	18 f4       	brcc	.+6      	; 0x1196 <vfprintf+0x330>
    1190:	2b 18       	sub	r2, r11
    1192:	02 c0       	rjmp	.+4      	; 0x1198 <vfprintf+0x332>
    1194:	98 2c       	mov	r9, r8
    1196:	21 2c       	mov	r2, r1
    1198:	a4 fe       	sbrs	r10, 4
    119a:	10 c0       	rjmp	.+32     	; 0x11bc <vfprintf+0x356>
    119c:	b6 01       	movw	r22, r12
    119e:	80 e3       	ldi	r24, 0x30	; 48
    11a0:	90 e0       	ldi	r25, 0x00	; 0
    11a2:	0e 94 2a 09 	call	0x1254	; 0x1254 <fputc>
    11a6:	a2 fe       	sbrs	r10, 2
    11a8:	17 c0       	rjmp	.+46     	; 0x11d8 <vfprintf+0x372>
    11aa:	a1 fc       	sbrc	r10, 1
    11ac:	03 c0       	rjmp	.+6      	; 0x11b4 <vfprintf+0x34e>
    11ae:	88 e7       	ldi	r24, 0x78	; 120
    11b0:	90 e0       	ldi	r25, 0x00	; 0
    11b2:	02 c0       	rjmp	.+4      	; 0x11b8 <vfprintf+0x352>
    11b4:	88 e5       	ldi	r24, 0x58	; 88
    11b6:	90 e0       	ldi	r25, 0x00	; 0
    11b8:	b6 01       	movw	r22, r12
    11ba:	0c c0       	rjmp	.+24     	; 0x11d4 <vfprintf+0x36e>
    11bc:	8a 2d       	mov	r24, r10
    11be:	86 78       	andi	r24, 0x86	; 134
    11c0:	59 f0       	breq	.+22     	; 0x11d8 <vfprintf+0x372>
    11c2:	a1 fe       	sbrs	r10, 1
    11c4:	02 c0       	rjmp	.+4      	; 0x11ca <vfprintf+0x364>
    11c6:	8b e2       	ldi	r24, 0x2B	; 43
    11c8:	01 c0       	rjmp	.+2      	; 0x11cc <vfprintf+0x366>
    11ca:	80 e2       	ldi	r24, 0x20	; 32
    11cc:	a7 fc       	sbrc	r10, 7
    11ce:	8d e2       	ldi	r24, 0x2D	; 45
    11d0:	b6 01       	movw	r22, r12
    11d2:	90 e0       	ldi	r25, 0x00	; 0
    11d4:	0e 94 2a 09 	call	0x1254	; 0x1254 <fputc>
    11d8:	89 14       	cp	r8, r9
    11da:	38 f4       	brcc	.+14     	; 0x11ea <vfprintf+0x384>
    11dc:	b6 01       	movw	r22, r12
    11de:	80 e3       	ldi	r24, 0x30	; 48
    11e0:	90 e0       	ldi	r25, 0x00	; 0
    11e2:	0e 94 2a 09 	call	0x1254	; 0x1254 <fputc>
    11e6:	9a 94       	dec	r9
    11e8:	f7 cf       	rjmp	.-18     	; 0x11d8 <vfprintf+0x372>
    11ea:	8a 94       	dec	r8
    11ec:	f3 01       	movw	r30, r6
    11ee:	e8 0d       	add	r30, r8
    11f0:	f1 1d       	adc	r31, r1
    11f2:	80 81       	ld	r24, Z
    11f4:	b6 01       	movw	r22, r12
    11f6:	90 e0       	ldi	r25, 0x00	; 0
    11f8:	0e 94 2a 09 	call	0x1254	; 0x1254 <fputc>
    11fc:	81 10       	cpse	r8, r1
    11fe:	f5 cf       	rjmp	.-22     	; 0x11ea <vfprintf+0x384>
    1200:	22 20       	and	r2, r2
    1202:	09 f4       	brne	.+2      	; 0x1206 <vfprintf+0x3a0>
    1204:	42 ce       	rjmp	.-892    	; 0xe8a <vfprintf+0x24>
    1206:	b6 01       	movw	r22, r12
    1208:	80 e2       	ldi	r24, 0x20	; 32
    120a:	90 e0       	ldi	r25, 0x00	; 0
    120c:	0e 94 2a 09 	call	0x1254	; 0x1254 <fputc>
    1210:	2a 94       	dec	r2
    1212:	f6 cf       	rjmp	.-20     	; 0x1200 <vfprintf+0x39a>
    1214:	f6 01       	movw	r30, r12
    1216:	86 81       	ldd	r24, Z+6	; 0x06
    1218:	97 81       	ldd	r25, Z+7	; 0x07
    121a:	02 c0       	rjmp	.+4      	; 0x1220 <vfprintf+0x3ba>
    121c:	8f ef       	ldi	r24, 0xFF	; 255
    121e:	9f ef       	ldi	r25, 0xFF	; 255
    1220:	2b 96       	adiw	r28, 0x0b	; 11
    1222:	e2 e1       	ldi	r30, 0x12	; 18
    1224:	0c 94 e0 09 	jmp	0x13c0	; 0x13c0 <__epilogue_restores__>

00001228 <strnlen_P>:
    1228:	fc 01       	movw	r30, r24
    122a:	05 90       	lpm	r0, Z+
    122c:	61 50       	subi	r22, 0x01	; 1
    122e:	70 40       	sbci	r23, 0x00	; 0
    1230:	01 10       	cpse	r0, r1
    1232:	d8 f7       	brcc	.-10     	; 0x122a <strnlen_P+0x2>
    1234:	80 95       	com	r24
    1236:	90 95       	com	r25
    1238:	8e 0f       	add	r24, r30
    123a:	9f 1f       	adc	r25, r31
    123c:	08 95       	ret

0000123e <strnlen>:
    123e:	fc 01       	movw	r30, r24
    1240:	61 50       	subi	r22, 0x01	; 1
    1242:	70 40       	sbci	r23, 0x00	; 0
    1244:	01 90       	ld	r0, Z+
    1246:	01 10       	cpse	r0, r1
    1248:	d8 f7       	brcc	.-10     	; 0x1240 <strnlen+0x2>
    124a:	80 95       	com	r24
    124c:	90 95       	com	r25
    124e:	8e 0f       	add	r24, r30
    1250:	9f 1f       	adc	r25, r31
    1252:	08 95       	ret

00001254 <fputc>:
    1254:	0f 93       	push	r16
    1256:	1f 93       	push	r17
    1258:	cf 93       	push	r28
    125a:	df 93       	push	r29
    125c:	fb 01       	movw	r30, r22
    125e:	23 81       	ldd	r18, Z+3	; 0x03
    1260:	21 fd       	sbrc	r18, 1
    1262:	03 c0       	rjmp	.+6      	; 0x126a <fputc+0x16>
    1264:	8f ef       	ldi	r24, 0xFF	; 255
    1266:	9f ef       	ldi	r25, 0xFF	; 255
    1268:	2c c0       	rjmp	.+88     	; 0x12c2 <fputc+0x6e>
    126a:	22 ff       	sbrs	r18, 2
    126c:	16 c0       	rjmp	.+44     	; 0x129a <fputc+0x46>
    126e:	46 81       	ldd	r20, Z+6	; 0x06
    1270:	57 81       	ldd	r21, Z+7	; 0x07
    1272:	24 81       	ldd	r18, Z+4	; 0x04
    1274:	35 81       	ldd	r19, Z+5	; 0x05
    1276:	42 17       	cp	r20, r18
    1278:	53 07       	cpc	r21, r19
    127a:	44 f4       	brge	.+16     	; 0x128c <fputc+0x38>
    127c:	a0 81       	ld	r26, Z
    127e:	b1 81       	ldd	r27, Z+1	; 0x01
    1280:	9d 01       	movw	r18, r26
    1282:	2f 5f       	subi	r18, 0xFF	; 255
    1284:	3f 4f       	sbci	r19, 0xFF	; 255
    1286:	31 83       	std	Z+1, r19	; 0x01
    1288:	20 83       	st	Z, r18
    128a:	8c 93       	st	X, r24
    128c:	26 81       	ldd	r18, Z+6	; 0x06
    128e:	37 81       	ldd	r19, Z+7	; 0x07
    1290:	2f 5f       	subi	r18, 0xFF	; 255
    1292:	3f 4f       	sbci	r19, 0xFF	; 255
    1294:	37 83       	std	Z+7, r19	; 0x07
    1296:	26 83       	std	Z+6, r18	; 0x06
    1298:	14 c0       	rjmp	.+40     	; 0x12c2 <fputc+0x6e>
    129a:	8b 01       	movw	r16, r22
    129c:	ec 01       	movw	r28, r24
    129e:	fb 01       	movw	r30, r22
    12a0:	00 84       	ldd	r0, Z+8	; 0x08
    12a2:	f1 85       	ldd	r31, Z+9	; 0x09
    12a4:	e0 2d       	mov	r30, r0
    12a6:	09 95       	icall
    12a8:	89 2b       	or	r24, r25
    12aa:	e1 f6       	brne	.-72     	; 0x1264 <fputc+0x10>
    12ac:	d8 01       	movw	r26, r16
    12ae:	16 96       	adiw	r26, 0x06	; 6
    12b0:	8d 91       	ld	r24, X+
    12b2:	9c 91       	ld	r25, X
    12b4:	17 97       	sbiw	r26, 0x07	; 7
    12b6:	01 96       	adiw	r24, 0x01	; 1
    12b8:	17 96       	adiw	r26, 0x07	; 7
    12ba:	9c 93       	st	X, r25
    12bc:	8e 93       	st	-X, r24
    12be:	16 97       	sbiw	r26, 0x06	; 6
    12c0:	ce 01       	movw	r24, r28
    12c2:	df 91       	pop	r29
    12c4:	cf 91       	pop	r28
    12c6:	1f 91       	pop	r17
    12c8:	0f 91       	pop	r16
    12ca:	08 95       	ret

000012cc <__ultoa_invert>:
    12cc:	fa 01       	movw	r30, r20
    12ce:	aa 27       	eor	r26, r26
    12d0:	28 30       	cpi	r18, 0x08	; 8
    12d2:	51 f1       	breq	.+84     	; 0x1328 <__ultoa_invert+0x5c>
    12d4:	20 31       	cpi	r18, 0x10	; 16
    12d6:	81 f1       	breq	.+96     	; 0x1338 <__ultoa_invert+0x6c>
    12d8:	e8 94       	clt
    12da:	6f 93       	push	r22
    12dc:	6e 7f       	andi	r22, 0xFE	; 254
    12de:	6e 5f       	subi	r22, 0xFE	; 254
    12e0:	7f 4f       	sbci	r23, 0xFF	; 255
    12e2:	8f 4f       	sbci	r24, 0xFF	; 255
    12e4:	9f 4f       	sbci	r25, 0xFF	; 255
    12e6:	af 4f       	sbci	r26, 0xFF	; 255
    12e8:	b1 e0       	ldi	r27, 0x01	; 1
    12ea:	3e d0       	rcall	.+124    	; 0x1368 <__ultoa_invert+0x9c>
    12ec:	b4 e0       	ldi	r27, 0x04	; 4
    12ee:	3c d0       	rcall	.+120    	; 0x1368 <__ultoa_invert+0x9c>
    12f0:	67 0f       	add	r22, r23
    12f2:	78 1f       	adc	r23, r24
    12f4:	89 1f       	adc	r24, r25
    12f6:	9a 1f       	adc	r25, r26
    12f8:	a1 1d       	adc	r26, r1
    12fa:	68 0f       	add	r22, r24
    12fc:	79 1f       	adc	r23, r25
    12fe:	8a 1f       	adc	r24, r26
    1300:	91 1d       	adc	r25, r1
    1302:	a1 1d       	adc	r26, r1
    1304:	6a 0f       	add	r22, r26
    1306:	71 1d       	adc	r23, r1
    1308:	81 1d       	adc	r24, r1
    130a:	91 1d       	adc	r25, r1
    130c:	a1 1d       	adc	r26, r1
    130e:	20 d0       	rcall	.+64     	; 0x1350 <__ultoa_invert+0x84>
    1310:	09 f4       	brne	.+2      	; 0x1314 <__ultoa_invert+0x48>
    1312:	68 94       	set
    1314:	3f 91       	pop	r19
    1316:	2a e0       	ldi	r18, 0x0A	; 10
    1318:	26 9f       	mul	r18, r22
    131a:	11 24       	eor	r1, r1
    131c:	30 19       	sub	r19, r0
    131e:	30 5d       	subi	r19, 0xD0	; 208
    1320:	31 93       	st	Z+, r19
    1322:	de f6       	brtc	.-74     	; 0x12da <__ultoa_invert+0xe>
    1324:	cf 01       	movw	r24, r30
    1326:	08 95       	ret
    1328:	46 2f       	mov	r20, r22
    132a:	47 70       	andi	r20, 0x07	; 7
    132c:	40 5d       	subi	r20, 0xD0	; 208
    132e:	41 93       	st	Z+, r20
    1330:	b3 e0       	ldi	r27, 0x03	; 3
    1332:	0f d0       	rcall	.+30     	; 0x1352 <__ultoa_invert+0x86>
    1334:	c9 f7       	brne	.-14     	; 0x1328 <__ultoa_invert+0x5c>
    1336:	f6 cf       	rjmp	.-20     	; 0x1324 <__ultoa_invert+0x58>
    1338:	46 2f       	mov	r20, r22
    133a:	4f 70       	andi	r20, 0x0F	; 15
    133c:	40 5d       	subi	r20, 0xD0	; 208
    133e:	4a 33       	cpi	r20, 0x3A	; 58
    1340:	18 f0       	brcs	.+6      	; 0x1348 <__ultoa_invert+0x7c>
    1342:	49 5d       	subi	r20, 0xD9	; 217
    1344:	31 fd       	sbrc	r19, 1
    1346:	40 52       	subi	r20, 0x20	; 32
    1348:	41 93       	st	Z+, r20
    134a:	02 d0       	rcall	.+4      	; 0x1350 <__ultoa_invert+0x84>
    134c:	a9 f7       	brne	.-22     	; 0x1338 <__ultoa_invert+0x6c>
    134e:	ea cf       	rjmp	.-44     	; 0x1324 <__ultoa_invert+0x58>
    1350:	b4 e0       	ldi	r27, 0x04	; 4
    1352:	a6 95       	lsr	r26
    1354:	97 95       	ror	r25
    1356:	87 95       	ror	r24
    1358:	77 95       	ror	r23
    135a:	67 95       	ror	r22
    135c:	ba 95       	dec	r27
    135e:	c9 f7       	brne	.-14     	; 0x1352 <__ultoa_invert+0x86>
    1360:	00 97       	sbiw	r24, 0x00	; 0
    1362:	61 05       	cpc	r22, r1
    1364:	71 05       	cpc	r23, r1
    1366:	08 95       	ret
    1368:	9b 01       	movw	r18, r22
    136a:	ac 01       	movw	r20, r24
    136c:	0a 2e       	mov	r0, r26
    136e:	06 94       	lsr	r0
    1370:	57 95       	ror	r21
    1372:	47 95       	ror	r20
    1374:	37 95       	ror	r19
    1376:	27 95       	ror	r18
    1378:	ba 95       	dec	r27
    137a:	c9 f7       	brne	.-14     	; 0x136e <__ultoa_invert+0xa2>
    137c:	62 0f       	add	r22, r18
    137e:	73 1f       	adc	r23, r19
    1380:	84 1f       	adc	r24, r20
    1382:	95 1f       	adc	r25, r21
    1384:	a0 1d       	adc	r26, r0
    1386:	08 95       	ret

00001388 <__prologue_saves__>:
    1388:	2f 92       	push	r2
    138a:	3f 92       	push	r3
    138c:	4f 92       	push	r4
    138e:	5f 92       	push	r5
    1390:	6f 92       	push	r6
    1392:	7f 92       	push	r7
    1394:	8f 92       	push	r8
    1396:	9f 92       	push	r9
    1398:	af 92       	push	r10
    139a:	bf 92       	push	r11
    139c:	cf 92       	push	r12
    139e:	df 92       	push	r13
    13a0:	ef 92       	push	r14
    13a2:	ff 92       	push	r15
    13a4:	0f 93       	push	r16
    13a6:	1f 93       	push	r17
    13a8:	cf 93       	push	r28
    13aa:	df 93       	push	r29
    13ac:	cd b7       	in	r28, 0x3d	; 61
    13ae:	de b7       	in	r29, 0x3e	; 62
    13b0:	ca 1b       	sub	r28, r26
    13b2:	db 0b       	sbc	r29, r27
    13b4:	0f b6       	in	r0, 0x3f	; 63
    13b6:	f8 94       	cli
    13b8:	de bf       	out	0x3e, r29	; 62
    13ba:	0f be       	out	0x3f, r0	; 63
    13bc:	cd bf       	out	0x3d, r28	; 61
    13be:	09 94       	ijmp

000013c0 <__epilogue_restores__>:
    13c0:	2a 88       	ldd	r2, Y+18	; 0x12
    13c2:	39 88       	ldd	r3, Y+17	; 0x11
    13c4:	48 88       	ldd	r4, Y+16	; 0x10
    13c6:	5f 84       	ldd	r5, Y+15	; 0x0f
    13c8:	6e 84       	ldd	r6, Y+14	; 0x0e
    13ca:	7d 84       	ldd	r7, Y+13	; 0x0d
    13cc:	8c 84       	ldd	r8, Y+12	; 0x0c
    13ce:	9b 84       	ldd	r9, Y+11	; 0x0b
    13d0:	aa 84       	ldd	r10, Y+10	; 0x0a
    13d2:	b9 84       	ldd	r11, Y+9	; 0x09
    13d4:	c8 84       	ldd	r12, Y+8	; 0x08
    13d6:	df 80       	ldd	r13, Y+7	; 0x07
    13d8:	ee 80       	ldd	r14, Y+6	; 0x06
    13da:	fd 80       	ldd	r15, Y+5	; 0x05
    13dc:	0c 81       	ldd	r16, Y+4	; 0x04
    13de:	1b 81       	ldd	r17, Y+3	; 0x03
    13e0:	aa 81       	ldd	r26, Y+2	; 0x02
    13e2:	b9 81       	ldd	r27, Y+1	; 0x01
    13e4:	ce 0f       	add	r28, r30
    13e6:	d1 1d       	adc	r29, r1
    13e8:	0f b6       	in	r0, 0x3f	; 63
    13ea:	f8 94       	cli
    13ec:	de bf       	out	0x3e, r29	; 62
    13ee:	0f be       	out	0x3f, r0	; 63
    13f0:	cd bf       	out	0x3d, r28	; 61
    13f2:	ed 01       	movw	r28, r26
    13f4:	08 95       	ret

000013f6 <_exit>:
    13f6:	f8 94       	cli

000013f8 <__stop_program>:
    13f8:	ff cf       	rjmp	.-2      	; 0x13f8 <__stop_program>
