
raydio103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000051a4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b0  080052b0  080052b0  000152b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005360  08005360  00020014  2**0
                  CONTENTS
  4 .ARM          00000000  08005360  08005360  00020014  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005360  08005360  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005360  08005360  00015360  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005364  08005364  00015364  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  08005368  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001960  20000014  0800537c  00020014  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001974  0800537c  00021974  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b305  00000000  00000000  0002003d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000437b  00000000  00000000  0003b342  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010b8  00000000  00000000  0003f6c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001dd0  00000000  00000000  00040778  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ada4  00000000  00000000  00042548  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f04d  00000000  00000000  0005d2ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00094796  00000000  00000000  0007c339  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000c0  00000000  00000000  00110acf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000354c  00000000  00000000  00110b90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    00012349  00000000  00000000  001140dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000014 	.word	0x20000014
 8000128:	00000000 	.word	0x00000000
 800012c:	08005298 	.word	0x08005298

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000018 	.word	0x20000018
 8000148:	08005298 	.word	0x08005298

0800014c <arm_bitreversal_32>:
 800014c:	1c4b      	adds	r3, r1, #1
 800014e:	2b01      	cmp	r3, #1
 8000150:	bf98      	it	ls
 8000152:	4770      	bxls	lr
 8000154:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8000158:	1c91      	adds	r1, r2, #2
 800015a:	089b      	lsrs	r3, r3, #2

0800015c <arm_bitreversal_32_0>:
 800015c:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 8000160:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000164:	880a      	ldrh	r2, [r1, #0]
 8000166:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 800016a:	4480      	add	r8, r0
 800016c:	4481      	add	r9, r0
 800016e:	4402      	add	r2, r0
 8000170:	4484      	add	ip, r0
 8000172:	f8d9 7000 	ldr.w	r7, [r9]
 8000176:	f8d8 6000 	ldr.w	r6, [r8]
 800017a:	6815      	ldr	r5, [r2, #0]
 800017c:	f8dc 4000 	ldr.w	r4, [ip]
 8000180:	f8c9 6000 	str.w	r6, [r9]
 8000184:	f8c8 7000 	str.w	r7, [r8]
 8000188:	f8cc 5000 	str.w	r5, [ip]
 800018c:	6014      	str	r4, [r2, #0]
 800018e:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8000192:	f8d8 6004 	ldr.w	r6, [r8, #4]
 8000196:	6855      	ldr	r5, [r2, #4]
 8000198:	f8dc 4004 	ldr.w	r4, [ip, #4]
 800019c:	f8c9 6004 	str.w	r6, [r9, #4]
 80001a0:	f8c8 7004 	str.w	r7, [r8, #4]
 80001a4:	f8cc 5004 	str.w	r5, [ip, #4]
 80001a8:	6054      	str	r4, [r2, #4]
 80001aa:	3108      	adds	r1, #8
 80001ac:	3b01      	subs	r3, #1
 80001ae:	d1d5      	bne.n	800015c <arm_bitreversal_32_0>
 80001b0:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 80001b4:	4770      	bx	lr

080001b6 <arm_bitreversal_16>:
 80001b6:	1c4b      	adds	r3, r1, #1
 80001b8:	2b01      	cmp	r3, #1
 80001ba:	bf98      	it	ls
 80001bc:	4770      	bxls	lr
 80001be:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 80001c2:	1c91      	adds	r1, r2, #2
 80001c4:	089b      	lsrs	r3, r3, #2

080001c6 <arm_bitreversal_16_0>:
 80001c6:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 80001ca:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 80001ce:	880a      	ldrh	r2, [r1, #0]
 80001d0:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 80001d4:	eb00 0858 	add.w	r8, r0, r8, lsr #1
 80001d8:	eb00 0959 	add.w	r9, r0, r9, lsr #1
 80001dc:	eb00 0252 	add.w	r2, r0, r2, lsr #1
 80001e0:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
 80001e4:	f8d9 7000 	ldr.w	r7, [r9]
 80001e8:	f8d8 6000 	ldr.w	r6, [r8]
 80001ec:	6815      	ldr	r5, [r2, #0]
 80001ee:	f8dc 4000 	ldr.w	r4, [ip]
 80001f2:	f8c9 6000 	str.w	r6, [r9]
 80001f6:	f8c8 7000 	str.w	r7, [r8]
 80001fa:	f8cc 5000 	str.w	r5, [ip]
 80001fe:	6014      	str	r4, [r2, #0]
 8000200:	3108      	adds	r1, #8
 8000202:	3b01      	subs	r3, #1
 8000204:	d1df      	bne.n	80001c6 <arm_bitreversal_16_0>
 8000206:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 800020a:	4770      	bx	lr

0800020c <__aeabi_dmul>:
 800020c:	b570      	push	{r4, r5, r6, lr}
 800020e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000212:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000216:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800021a:	bf1d      	ittte	ne
 800021c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000220:	ea94 0f0c 	teqne	r4, ip
 8000224:	ea95 0f0c 	teqne	r5, ip
 8000228:	f000 f8de 	bleq	80003e8 <__aeabi_dmul+0x1dc>
 800022c:	442c      	add	r4, r5
 800022e:	ea81 0603 	eor.w	r6, r1, r3
 8000232:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000236:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800023a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800023e:	bf18      	it	ne
 8000240:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000244:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000248:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800024c:	d038      	beq.n	80002c0 <__aeabi_dmul+0xb4>
 800024e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000252:	f04f 0500 	mov.w	r5, #0
 8000256:	fbe1 e502 	umlal	lr, r5, r1, r2
 800025a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800025e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000262:	f04f 0600 	mov.w	r6, #0
 8000266:	fbe1 5603 	umlal	r5, r6, r1, r3
 800026a:	f09c 0f00 	teq	ip, #0
 800026e:	bf18      	it	ne
 8000270:	f04e 0e01 	orrne.w	lr, lr, #1
 8000274:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000278:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800027c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000280:	d204      	bcs.n	800028c <__aeabi_dmul+0x80>
 8000282:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000286:	416d      	adcs	r5, r5
 8000288:	eb46 0606 	adc.w	r6, r6, r6
 800028c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000290:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000294:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000298:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800029c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80002a0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80002a4:	bf88      	it	hi
 80002a6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80002aa:	d81e      	bhi.n	80002ea <__aeabi_dmul+0xde>
 80002ac:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80002b0:	bf08      	it	eq
 80002b2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80002b6:	f150 0000 	adcs.w	r0, r0, #0
 80002ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002be:	bd70      	pop	{r4, r5, r6, pc}
 80002c0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80002c4:	ea46 0101 	orr.w	r1, r6, r1
 80002c8:	ea40 0002 	orr.w	r0, r0, r2
 80002cc:	ea81 0103 	eor.w	r1, r1, r3
 80002d0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002d4:	bfc2      	ittt	gt
 80002d6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002da:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002de:	bd70      	popgt	{r4, r5, r6, pc}
 80002e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002e4:	f04f 0e00 	mov.w	lr, #0
 80002e8:	3c01      	subs	r4, #1
 80002ea:	f300 80ab 	bgt.w	8000444 <__aeabi_dmul+0x238>
 80002ee:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80002f2:	bfde      	ittt	le
 80002f4:	2000      	movle	r0, #0
 80002f6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80002fa:	bd70      	pople	{r4, r5, r6, pc}
 80002fc:	f1c4 0400 	rsb	r4, r4, #0
 8000300:	3c20      	subs	r4, #32
 8000302:	da35      	bge.n	8000370 <__aeabi_dmul+0x164>
 8000304:	340c      	adds	r4, #12
 8000306:	dc1b      	bgt.n	8000340 <__aeabi_dmul+0x134>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0520 	rsb	r5, r4, #32
 8000310:	fa00 f305 	lsl.w	r3, r0, r5
 8000314:	fa20 f004 	lsr.w	r0, r0, r4
 8000318:	fa01 f205 	lsl.w	r2, r1, r5
 800031c:	ea40 0002 	orr.w	r0, r0, r2
 8000320:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000324:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000328:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800032c:	fa21 f604 	lsr.w	r6, r1, r4
 8000330:	eb42 0106 	adc.w	r1, r2, r6
 8000334:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000338:	bf08      	it	eq
 800033a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800033e:	bd70      	pop	{r4, r5, r6, pc}
 8000340:	f1c4 040c 	rsb	r4, r4, #12
 8000344:	f1c4 0520 	rsb	r5, r4, #32
 8000348:	fa00 f304 	lsl.w	r3, r0, r4
 800034c:	fa20 f005 	lsr.w	r0, r0, r5
 8000350:	fa01 f204 	lsl.w	r2, r1, r4
 8000354:	ea40 0002 	orr.w	r0, r0, r2
 8000358:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800035c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000360:	f141 0100 	adc.w	r1, r1, #0
 8000364:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000368:	bf08      	it	eq
 800036a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800036e:	bd70      	pop	{r4, r5, r6, pc}
 8000370:	f1c4 0520 	rsb	r5, r4, #32
 8000374:	fa00 f205 	lsl.w	r2, r0, r5
 8000378:	ea4e 0e02 	orr.w	lr, lr, r2
 800037c:	fa20 f304 	lsr.w	r3, r0, r4
 8000380:	fa01 f205 	lsl.w	r2, r1, r5
 8000384:	ea43 0302 	orr.w	r3, r3, r2
 8000388:	fa21 f004 	lsr.w	r0, r1, r4
 800038c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000390:	fa21 f204 	lsr.w	r2, r1, r4
 8000394:	ea20 0002 	bic.w	r0, r0, r2
 8000398:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800039c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003a0:	bf08      	it	eq
 80003a2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003a6:	bd70      	pop	{r4, r5, r6, pc}
 80003a8:	f094 0f00 	teq	r4, #0
 80003ac:	d10f      	bne.n	80003ce <__aeabi_dmul+0x1c2>
 80003ae:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80003b2:	0040      	lsls	r0, r0, #1
 80003b4:	eb41 0101 	adc.w	r1, r1, r1
 80003b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003bc:	bf08      	it	eq
 80003be:	3c01      	subeq	r4, #1
 80003c0:	d0f7      	beq.n	80003b2 <__aeabi_dmul+0x1a6>
 80003c2:	ea41 0106 	orr.w	r1, r1, r6
 80003c6:	f095 0f00 	teq	r5, #0
 80003ca:	bf18      	it	ne
 80003cc:	4770      	bxne	lr
 80003ce:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80003d2:	0052      	lsls	r2, r2, #1
 80003d4:	eb43 0303 	adc.w	r3, r3, r3
 80003d8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80003dc:	bf08      	it	eq
 80003de:	3d01      	subeq	r5, #1
 80003e0:	d0f7      	beq.n	80003d2 <__aeabi_dmul+0x1c6>
 80003e2:	ea43 0306 	orr.w	r3, r3, r6
 80003e6:	4770      	bx	lr
 80003e8:	ea94 0f0c 	teq	r4, ip
 80003ec:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003f0:	bf18      	it	ne
 80003f2:	ea95 0f0c 	teqne	r5, ip
 80003f6:	d00c      	beq.n	8000412 <__aeabi_dmul+0x206>
 80003f8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003fc:	bf18      	it	ne
 80003fe:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000402:	d1d1      	bne.n	80003a8 <__aeabi_dmul+0x19c>
 8000404:	ea81 0103 	eor.w	r1, r1, r3
 8000408:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800040c:	f04f 0000 	mov.w	r0, #0
 8000410:	bd70      	pop	{r4, r5, r6, pc}
 8000412:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000416:	bf06      	itte	eq
 8000418:	4610      	moveq	r0, r2
 800041a:	4619      	moveq	r1, r3
 800041c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000420:	d019      	beq.n	8000456 <__aeabi_dmul+0x24a>
 8000422:	ea94 0f0c 	teq	r4, ip
 8000426:	d102      	bne.n	800042e <__aeabi_dmul+0x222>
 8000428:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800042c:	d113      	bne.n	8000456 <__aeabi_dmul+0x24a>
 800042e:	ea95 0f0c 	teq	r5, ip
 8000432:	d105      	bne.n	8000440 <__aeabi_dmul+0x234>
 8000434:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000438:	bf1c      	itt	ne
 800043a:	4610      	movne	r0, r2
 800043c:	4619      	movne	r1, r3
 800043e:	d10a      	bne.n	8000456 <__aeabi_dmul+0x24a>
 8000440:	ea81 0103 	eor.w	r1, r1, r3
 8000444:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000448:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800044c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000450:	f04f 0000 	mov.w	r0, #0
 8000454:	bd70      	pop	{r4, r5, r6, pc}
 8000456:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800045a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800045e:	bd70      	pop	{r4, r5, r6, pc}

08000460 <__aeabi_drsub>:
 8000460:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000464:	e002      	b.n	800046c <__adddf3>
 8000466:	bf00      	nop

08000468 <__aeabi_dsub>:
 8000468:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800046c <__adddf3>:
 800046c:	b530      	push	{r4, r5, lr}
 800046e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000472:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	bf1f      	itttt	ne
 8000482:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000486:	ea55 0c02 	orrsne.w	ip, r5, r2
 800048a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800048e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000492:	f000 80e2 	beq.w	800065a <__adddf3+0x1ee>
 8000496:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800049a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800049e:	bfb8      	it	lt
 80004a0:	426d      	neglt	r5, r5
 80004a2:	dd0c      	ble.n	80004be <__adddf3+0x52>
 80004a4:	442c      	add	r4, r5
 80004a6:	ea80 0202 	eor.w	r2, r0, r2
 80004aa:	ea81 0303 	eor.w	r3, r1, r3
 80004ae:	ea82 0000 	eor.w	r0, r2, r0
 80004b2:	ea83 0101 	eor.w	r1, r3, r1
 80004b6:	ea80 0202 	eor.w	r2, r0, r2
 80004ba:	ea81 0303 	eor.w	r3, r1, r3
 80004be:	2d36      	cmp	r5, #54	; 0x36
 80004c0:	bf88      	it	hi
 80004c2:	bd30      	pophi	{r4, r5, pc}
 80004c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80004c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80004cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80004d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004d4:	d002      	beq.n	80004dc <__adddf3+0x70>
 80004d6:	4240      	negs	r0, r0
 80004d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80004e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004e8:	d002      	beq.n	80004f0 <__adddf3+0x84>
 80004ea:	4252      	negs	r2, r2
 80004ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004f0:	ea94 0f05 	teq	r4, r5
 80004f4:	f000 80a7 	beq.w	8000646 <__adddf3+0x1da>
 80004f8:	f1a4 0401 	sub.w	r4, r4, #1
 80004fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000500:	db0d      	blt.n	800051e <__adddf3+0xb2>
 8000502:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000506:	fa22 f205 	lsr.w	r2, r2, r5
 800050a:	1880      	adds	r0, r0, r2
 800050c:	f141 0100 	adc.w	r1, r1, #0
 8000510:	fa03 f20e 	lsl.w	r2, r3, lr
 8000514:	1880      	adds	r0, r0, r2
 8000516:	fa43 f305 	asr.w	r3, r3, r5
 800051a:	4159      	adcs	r1, r3
 800051c:	e00e      	b.n	800053c <__adddf3+0xd0>
 800051e:	f1a5 0520 	sub.w	r5, r5, #32
 8000522:	f10e 0e20 	add.w	lr, lr, #32
 8000526:	2a01      	cmp	r2, #1
 8000528:	fa03 fc0e 	lsl.w	ip, r3, lr
 800052c:	bf28      	it	cs
 800052e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000532:	fa43 f305 	asr.w	r3, r3, r5
 8000536:	18c0      	adds	r0, r0, r3
 8000538:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800053c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000540:	d507      	bpl.n	8000552 <__adddf3+0xe6>
 8000542:	f04f 0e00 	mov.w	lr, #0
 8000546:	f1dc 0c00 	rsbs	ip, ip, #0
 800054a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800054e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000552:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000556:	d31b      	bcc.n	8000590 <__adddf3+0x124>
 8000558:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800055c:	d30c      	bcc.n	8000578 <__adddf3+0x10c>
 800055e:	0849      	lsrs	r1, r1, #1
 8000560:	ea5f 0030 	movs.w	r0, r0, rrx
 8000564:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000568:	f104 0401 	add.w	r4, r4, #1
 800056c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000570:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000574:	f080 809a 	bcs.w	80006ac <__adddf3+0x240>
 8000578:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	ea41 0105 	orr.w	r1, r1, r5
 800058e:	bd30      	pop	{r4, r5, pc}
 8000590:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000594:	4140      	adcs	r0, r0
 8000596:	eb41 0101 	adc.w	r1, r1, r1
 800059a:	3c01      	subs	r4, #1
 800059c:	bf28      	it	cs
 800059e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80005a2:	d2e9      	bcs.n	8000578 <__adddf3+0x10c>
 80005a4:	f091 0f00 	teq	r1, #0
 80005a8:	bf04      	itt	eq
 80005aa:	4601      	moveq	r1, r0
 80005ac:	2000      	moveq	r0, #0
 80005ae:	fab1 f381 	clz	r3, r1
 80005b2:	bf08      	it	eq
 80005b4:	3320      	addeq	r3, #32
 80005b6:	f1a3 030b 	sub.w	r3, r3, #11
 80005ba:	f1b3 0220 	subs.w	r2, r3, #32
 80005be:	da0c      	bge.n	80005da <__adddf3+0x16e>
 80005c0:	320c      	adds	r2, #12
 80005c2:	dd08      	ble.n	80005d6 <__adddf3+0x16a>
 80005c4:	f102 0c14 	add.w	ip, r2, #20
 80005c8:	f1c2 020c 	rsb	r2, r2, #12
 80005cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80005d0:	fa21 f102 	lsr.w	r1, r1, r2
 80005d4:	e00c      	b.n	80005f0 <__adddf3+0x184>
 80005d6:	f102 0214 	add.w	r2, r2, #20
 80005da:	bfd8      	it	le
 80005dc:	f1c2 0c20 	rsble	ip, r2, #32
 80005e0:	fa01 f102 	lsl.w	r1, r1, r2
 80005e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005e8:	bfdc      	itt	le
 80005ea:	ea41 010c 	orrle.w	r1, r1, ip
 80005ee:	4090      	lslle	r0, r2
 80005f0:	1ae4      	subs	r4, r4, r3
 80005f2:	bfa2      	ittt	ge
 80005f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005f8:	4329      	orrge	r1, r5
 80005fa:	bd30      	popge	{r4, r5, pc}
 80005fc:	ea6f 0404 	mvn.w	r4, r4
 8000600:	3c1f      	subs	r4, #31
 8000602:	da1c      	bge.n	800063e <__adddf3+0x1d2>
 8000604:	340c      	adds	r4, #12
 8000606:	dc0e      	bgt.n	8000626 <__adddf3+0x1ba>
 8000608:	f104 0414 	add.w	r4, r4, #20
 800060c:	f1c4 0220 	rsb	r2, r4, #32
 8000610:	fa20 f004 	lsr.w	r0, r0, r4
 8000614:	fa01 f302 	lsl.w	r3, r1, r2
 8000618:	ea40 0003 	orr.w	r0, r0, r3
 800061c:	fa21 f304 	lsr.w	r3, r1, r4
 8000620:	ea45 0103 	orr.w	r1, r5, r3
 8000624:	bd30      	pop	{r4, r5, pc}
 8000626:	f1c4 040c 	rsb	r4, r4, #12
 800062a:	f1c4 0220 	rsb	r2, r4, #32
 800062e:	fa20 f002 	lsr.w	r0, r0, r2
 8000632:	fa01 f304 	lsl.w	r3, r1, r4
 8000636:	ea40 0003 	orr.w	r0, r0, r3
 800063a:	4629      	mov	r1, r5
 800063c:	bd30      	pop	{r4, r5, pc}
 800063e:	fa21 f004 	lsr.w	r0, r1, r4
 8000642:	4629      	mov	r1, r5
 8000644:	bd30      	pop	{r4, r5, pc}
 8000646:	f094 0f00 	teq	r4, #0
 800064a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800064e:	bf06      	itte	eq
 8000650:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000654:	3401      	addeq	r4, #1
 8000656:	3d01      	subne	r5, #1
 8000658:	e74e      	b.n	80004f8 <__adddf3+0x8c>
 800065a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800065e:	bf18      	it	ne
 8000660:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000664:	d029      	beq.n	80006ba <__adddf3+0x24e>
 8000666:	ea94 0f05 	teq	r4, r5
 800066a:	bf08      	it	eq
 800066c:	ea90 0f02 	teqeq	r0, r2
 8000670:	d005      	beq.n	800067e <__adddf3+0x212>
 8000672:	ea54 0c00 	orrs.w	ip, r4, r0
 8000676:	bf04      	itt	eq
 8000678:	4619      	moveq	r1, r3
 800067a:	4610      	moveq	r0, r2
 800067c:	bd30      	pop	{r4, r5, pc}
 800067e:	ea91 0f03 	teq	r1, r3
 8000682:	bf1e      	ittt	ne
 8000684:	2100      	movne	r1, #0
 8000686:	2000      	movne	r0, #0
 8000688:	bd30      	popne	{r4, r5, pc}
 800068a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800068e:	d105      	bne.n	800069c <__adddf3+0x230>
 8000690:	0040      	lsls	r0, r0, #1
 8000692:	4149      	adcs	r1, r1
 8000694:	bf28      	it	cs
 8000696:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800069a:	bd30      	pop	{r4, r5, pc}
 800069c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80006a0:	bf3c      	itt	cc
 80006a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80006a6:	bd30      	popcc	{r4, r5, pc}
 80006a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80006ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80006b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80006b4:	f04f 0000 	mov.w	r0, #0
 80006b8:	bd30      	pop	{r4, r5, pc}
 80006ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006be:	bf1a      	itte	ne
 80006c0:	4619      	movne	r1, r3
 80006c2:	4610      	movne	r0, r2
 80006c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80006c8:	bf1c      	itt	ne
 80006ca:	460b      	movne	r3, r1
 80006cc:	4602      	movne	r2, r0
 80006ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80006d2:	bf06      	itte	eq
 80006d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006d8:	ea91 0f03 	teqeq	r1, r3
 80006dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80006e0:	bd30      	pop	{r4, r5, pc}
 80006e2:	bf00      	nop

080006e4 <__aeabi_ui2d>:
 80006e4:	f090 0f00 	teq	r0, #0
 80006e8:	bf04      	itt	eq
 80006ea:	2100      	moveq	r1, #0
 80006ec:	4770      	bxeq	lr
 80006ee:	b530      	push	{r4, r5, lr}
 80006f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006f8:	f04f 0500 	mov.w	r5, #0
 80006fc:	f04f 0100 	mov.w	r1, #0
 8000700:	e750      	b.n	80005a4 <__adddf3+0x138>
 8000702:	bf00      	nop

08000704 <__aeabi_i2d>:
 8000704:	f090 0f00 	teq	r0, #0
 8000708:	bf04      	itt	eq
 800070a:	2100      	moveq	r1, #0
 800070c:	4770      	bxeq	lr
 800070e:	b530      	push	{r4, r5, lr}
 8000710:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000714:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000718:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800071c:	bf48      	it	mi
 800071e:	4240      	negmi	r0, r0
 8000720:	f04f 0100 	mov.w	r1, #0
 8000724:	e73e      	b.n	80005a4 <__adddf3+0x138>
 8000726:	bf00      	nop

08000728 <__aeabi_f2d>:
 8000728:	0042      	lsls	r2, r0, #1
 800072a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800072e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000732:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000736:	bf1f      	itttt	ne
 8000738:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800073c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000740:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000744:	4770      	bxne	lr
 8000746:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800074a:	bf08      	it	eq
 800074c:	4770      	bxeq	lr
 800074e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000752:	bf04      	itt	eq
 8000754:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000758:	4770      	bxeq	lr
 800075a:	b530      	push	{r4, r5, lr}
 800075c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000760:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000764:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000768:	e71c      	b.n	80005a4 <__adddf3+0x138>
 800076a:	bf00      	nop

0800076c <__aeabi_ul2d>:
 800076c:	ea50 0201 	orrs.w	r2, r0, r1
 8000770:	bf08      	it	eq
 8000772:	4770      	bxeq	lr
 8000774:	b530      	push	{r4, r5, lr}
 8000776:	f04f 0500 	mov.w	r5, #0
 800077a:	e00a      	b.n	8000792 <__aeabi_l2d+0x16>

0800077c <__aeabi_l2d>:
 800077c:	ea50 0201 	orrs.w	r2, r0, r1
 8000780:	bf08      	it	eq
 8000782:	4770      	bxeq	lr
 8000784:	b530      	push	{r4, r5, lr}
 8000786:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800078a:	d502      	bpl.n	8000792 <__aeabi_l2d+0x16>
 800078c:	4240      	negs	r0, r0
 800078e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000792:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000796:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800079a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800079e:	f43f aed8 	beq.w	8000552 <__adddf3+0xe6>
 80007a2:	f04f 0203 	mov.w	r2, #3
 80007a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007aa:	bf18      	it	ne
 80007ac:	3203      	addne	r2, #3
 80007ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007b2:	bf18      	it	ne
 80007b4:	3203      	addne	r2, #3
 80007b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80007ba:	f1c2 0320 	rsb	r3, r2, #32
 80007be:	fa00 fc03 	lsl.w	ip, r0, r3
 80007c2:	fa20 f002 	lsr.w	r0, r0, r2
 80007c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80007ca:	ea40 000e 	orr.w	r0, r0, lr
 80007ce:	fa21 f102 	lsr.w	r1, r1, r2
 80007d2:	4414      	add	r4, r2
 80007d4:	e6bd      	b.n	8000552 <__adddf3+0xe6>
 80007d6:	bf00      	nop

080007d8 <__aeabi_d2f>:
 80007d8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80007dc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80007e0:	bf24      	itt	cs
 80007e2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80007e6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80007ea:	d90d      	bls.n	8000808 <__aeabi_d2f+0x30>
 80007ec:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80007f0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80007f4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80007f8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80007fc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000800:	bf08      	it	eq
 8000802:	f020 0001 	biceq.w	r0, r0, #1
 8000806:	4770      	bx	lr
 8000808:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 800080c:	d121      	bne.n	8000852 <__aeabi_d2f+0x7a>
 800080e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000812:	bfbc      	itt	lt
 8000814:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000818:	4770      	bxlt	lr
 800081a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800081e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000822:	f1c2 0218 	rsb	r2, r2, #24
 8000826:	f1c2 0c20 	rsb	ip, r2, #32
 800082a:	fa10 f30c 	lsls.w	r3, r0, ip
 800082e:	fa20 f002 	lsr.w	r0, r0, r2
 8000832:	bf18      	it	ne
 8000834:	f040 0001 	orrne.w	r0, r0, #1
 8000838:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800083c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000840:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000844:	ea40 000c 	orr.w	r0, r0, ip
 8000848:	fa23 f302 	lsr.w	r3, r3, r2
 800084c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000850:	e7cc      	b.n	80007ec <__aeabi_d2f+0x14>
 8000852:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000856:	d107      	bne.n	8000868 <__aeabi_d2f+0x90>
 8000858:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 800085c:	bf1e      	ittt	ne
 800085e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000862:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000866:	4770      	bxne	lr
 8000868:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 800086c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000870:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000874:	4770      	bx	lr
 8000876:	bf00      	nop

08000878 <__aeabi_frsub>:
 8000878:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 800087c:	e002      	b.n	8000884 <__addsf3>
 800087e:	bf00      	nop

08000880 <__aeabi_fsub>:
 8000880:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000884 <__addsf3>:
 8000884:	0042      	lsls	r2, r0, #1
 8000886:	bf1f      	itttt	ne
 8000888:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 800088c:	ea92 0f03 	teqne	r2, r3
 8000890:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000894:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000898:	d06a      	beq.n	8000970 <__addsf3+0xec>
 800089a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800089e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80008a2:	bfc1      	itttt	gt
 80008a4:	18d2      	addgt	r2, r2, r3
 80008a6:	4041      	eorgt	r1, r0
 80008a8:	4048      	eorgt	r0, r1
 80008aa:	4041      	eorgt	r1, r0
 80008ac:	bfb8      	it	lt
 80008ae:	425b      	neglt	r3, r3
 80008b0:	2b19      	cmp	r3, #25
 80008b2:	bf88      	it	hi
 80008b4:	4770      	bxhi	lr
 80008b6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80008ba:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80008be:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80008c2:	bf18      	it	ne
 80008c4:	4240      	negne	r0, r0
 80008c6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80008ca:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80008ce:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80008d2:	bf18      	it	ne
 80008d4:	4249      	negne	r1, r1
 80008d6:	ea92 0f03 	teq	r2, r3
 80008da:	d03f      	beq.n	800095c <__addsf3+0xd8>
 80008dc:	f1a2 0201 	sub.w	r2, r2, #1
 80008e0:	fa41 fc03 	asr.w	ip, r1, r3
 80008e4:	eb10 000c 	adds.w	r0, r0, ip
 80008e8:	f1c3 0320 	rsb	r3, r3, #32
 80008ec:	fa01 f103 	lsl.w	r1, r1, r3
 80008f0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80008f4:	d502      	bpl.n	80008fc <__addsf3+0x78>
 80008f6:	4249      	negs	r1, r1
 80008f8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80008fc:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000900:	d313      	bcc.n	800092a <__addsf3+0xa6>
 8000902:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000906:	d306      	bcc.n	8000916 <__addsf3+0x92>
 8000908:	0840      	lsrs	r0, r0, #1
 800090a:	ea4f 0131 	mov.w	r1, r1, rrx
 800090e:	f102 0201 	add.w	r2, r2, #1
 8000912:	2afe      	cmp	r2, #254	; 0xfe
 8000914:	d251      	bcs.n	80009ba <__addsf3+0x136>
 8000916:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 800091a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800091e:	bf08      	it	eq
 8000920:	f020 0001 	biceq.w	r0, r0, #1
 8000924:	ea40 0003 	orr.w	r0, r0, r3
 8000928:	4770      	bx	lr
 800092a:	0049      	lsls	r1, r1, #1
 800092c:	eb40 0000 	adc.w	r0, r0, r0
 8000930:	3a01      	subs	r2, #1
 8000932:	bf28      	it	cs
 8000934:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000938:	d2ed      	bcs.n	8000916 <__addsf3+0x92>
 800093a:	fab0 fc80 	clz	ip, r0
 800093e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000942:	ebb2 020c 	subs.w	r2, r2, ip
 8000946:	fa00 f00c 	lsl.w	r0, r0, ip
 800094a:	bfaa      	itet	ge
 800094c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000950:	4252      	neglt	r2, r2
 8000952:	4318      	orrge	r0, r3
 8000954:	bfbc      	itt	lt
 8000956:	40d0      	lsrlt	r0, r2
 8000958:	4318      	orrlt	r0, r3
 800095a:	4770      	bx	lr
 800095c:	f092 0f00 	teq	r2, #0
 8000960:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000964:	bf06      	itte	eq
 8000966:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 800096a:	3201      	addeq	r2, #1
 800096c:	3b01      	subne	r3, #1
 800096e:	e7b5      	b.n	80008dc <__addsf3+0x58>
 8000970:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000974:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000978:	bf18      	it	ne
 800097a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800097e:	d021      	beq.n	80009c4 <__addsf3+0x140>
 8000980:	ea92 0f03 	teq	r2, r3
 8000984:	d004      	beq.n	8000990 <__addsf3+0x10c>
 8000986:	f092 0f00 	teq	r2, #0
 800098a:	bf08      	it	eq
 800098c:	4608      	moveq	r0, r1
 800098e:	4770      	bx	lr
 8000990:	ea90 0f01 	teq	r0, r1
 8000994:	bf1c      	itt	ne
 8000996:	2000      	movne	r0, #0
 8000998:	4770      	bxne	lr
 800099a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 800099e:	d104      	bne.n	80009aa <__addsf3+0x126>
 80009a0:	0040      	lsls	r0, r0, #1
 80009a2:	bf28      	it	cs
 80009a4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 80009a8:	4770      	bx	lr
 80009aa:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 80009ae:	bf3c      	itt	cc
 80009b0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 80009b4:	4770      	bxcc	lr
 80009b6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80009ba:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 80009be:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80009c2:	4770      	bx	lr
 80009c4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80009c8:	bf16      	itet	ne
 80009ca:	4608      	movne	r0, r1
 80009cc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80009d0:	4601      	movne	r1, r0
 80009d2:	0242      	lsls	r2, r0, #9
 80009d4:	bf06      	itte	eq
 80009d6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80009da:	ea90 0f01 	teqeq	r0, r1
 80009de:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80009e2:	4770      	bx	lr

080009e4 <__aeabi_ui2f>:
 80009e4:	f04f 0300 	mov.w	r3, #0
 80009e8:	e004      	b.n	80009f4 <__aeabi_i2f+0x8>
 80009ea:	bf00      	nop

080009ec <__aeabi_i2f>:
 80009ec:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80009f0:	bf48      	it	mi
 80009f2:	4240      	negmi	r0, r0
 80009f4:	ea5f 0c00 	movs.w	ip, r0
 80009f8:	bf08      	it	eq
 80009fa:	4770      	bxeq	lr
 80009fc:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000a00:	4601      	mov	r1, r0
 8000a02:	f04f 0000 	mov.w	r0, #0
 8000a06:	e01c      	b.n	8000a42 <__aeabi_l2f+0x2a>

08000a08 <__aeabi_ul2f>:
 8000a08:	ea50 0201 	orrs.w	r2, r0, r1
 8000a0c:	bf08      	it	eq
 8000a0e:	4770      	bxeq	lr
 8000a10:	f04f 0300 	mov.w	r3, #0
 8000a14:	e00a      	b.n	8000a2c <__aeabi_l2f+0x14>
 8000a16:	bf00      	nop

08000a18 <__aeabi_l2f>:
 8000a18:	ea50 0201 	orrs.w	r2, r0, r1
 8000a1c:	bf08      	it	eq
 8000a1e:	4770      	bxeq	lr
 8000a20:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000a24:	d502      	bpl.n	8000a2c <__aeabi_l2f+0x14>
 8000a26:	4240      	negs	r0, r0
 8000a28:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000a2c:	ea5f 0c01 	movs.w	ip, r1
 8000a30:	bf02      	ittt	eq
 8000a32:	4684      	moveq	ip, r0
 8000a34:	4601      	moveq	r1, r0
 8000a36:	2000      	moveq	r0, #0
 8000a38:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000a3c:	bf08      	it	eq
 8000a3e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000a42:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000a46:	fabc f28c 	clz	r2, ip
 8000a4a:	3a08      	subs	r2, #8
 8000a4c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000a50:	db10      	blt.n	8000a74 <__aeabi_l2f+0x5c>
 8000a52:	fa01 fc02 	lsl.w	ip, r1, r2
 8000a56:	4463      	add	r3, ip
 8000a58:	fa00 fc02 	lsl.w	ip, r0, r2
 8000a5c:	f1c2 0220 	rsb	r2, r2, #32
 8000a60:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000a64:	fa20 f202 	lsr.w	r2, r0, r2
 8000a68:	eb43 0002 	adc.w	r0, r3, r2
 8000a6c:	bf08      	it	eq
 8000a6e:	f020 0001 	biceq.w	r0, r0, #1
 8000a72:	4770      	bx	lr
 8000a74:	f102 0220 	add.w	r2, r2, #32
 8000a78:	fa01 fc02 	lsl.w	ip, r1, r2
 8000a7c:	f1c2 0220 	rsb	r2, r2, #32
 8000a80:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000a84:	fa21 f202 	lsr.w	r2, r1, r2
 8000a88:	eb43 0002 	adc.w	r0, r3, r2
 8000a8c:	bf08      	it	eq
 8000a8e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000a92:	4770      	bx	lr

08000a94 <__aeabi_fmul>:
 8000a94:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000a98:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000a9c:	bf1e      	ittt	ne
 8000a9e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000aa2:	ea92 0f0c 	teqne	r2, ip
 8000aa6:	ea93 0f0c 	teqne	r3, ip
 8000aaa:	d06f      	beq.n	8000b8c <__aeabi_fmul+0xf8>
 8000aac:	441a      	add	r2, r3
 8000aae:	ea80 0c01 	eor.w	ip, r0, r1
 8000ab2:	0240      	lsls	r0, r0, #9
 8000ab4:	bf18      	it	ne
 8000ab6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000aba:	d01e      	beq.n	8000afa <__aeabi_fmul+0x66>
 8000abc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000ac0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000ac4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000ac8:	fba0 3101 	umull	r3, r1, r0, r1
 8000acc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ad0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000ad4:	bf3e      	ittt	cc
 8000ad6:	0049      	lslcc	r1, r1, #1
 8000ad8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000adc:	005b      	lslcc	r3, r3, #1
 8000ade:	ea40 0001 	orr.w	r0, r0, r1
 8000ae2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000ae6:	2afd      	cmp	r2, #253	; 0xfd
 8000ae8:	d81d      	bhi.n	8000b26 <__aeabi_fmul+0x92>
 8000aea:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000aee:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000af2:	bf08      	it	eq
 8000af4:	f020 0001 	biceq.w	r0, r0, #1
 8000af8:	4770      	bx	lr
 8000afa:	f090 0f00 	teq	r0, #0
 8000afe:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000b02:	bf08      	it	eq
 8000b04:	0249      	lsleq	r1, r1, #9
 8000b06:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000b0a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000b0e:	3a7f      	subs	r2, #127	; 0x7f
 8000b10:	bfc2      	ittt	gt
 8000b12:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000b16:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000b1a:	4770      	bxgt	lr
 8000b1c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b20:	f04f 0300 	mov.w	r3, #0
 8000b24:	3a01      	subs	r2, #1
 8000b26:	dc5d      	bgt.n	8000be4 <__aeabi_fmul+0x150>
 8000b28:	f112 0f19 	cmn.w	r2, #25
 8000b2c:	bfdc      	itt	le
 8000b2e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000b32:	4770      	bxle	lr
 8000b34:	f1c2 0200 	rsb	r2, r2, #0
 8000b38:	0041      	lsls	r1, r0, #1
 8000b3a:	fa21 f102 	lsr.w	r1, r1, r2
 8000b3e:	f1c2 0220 	rsb	r2, r2, #32
 8000b42:	fa00 fc02 	lsl.w	ip, r0, r2
 8000b46:	ea5f 0031 	movs.w	r0, r1, rrx
 8000b4a:	f140 0000 	adc.w	r0, r0, #0
 8000b4e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000b52:	bf08      	it	eq
 8000b54:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000b58:	4770      	bx	lr
 8000b5a:	f092 0f00 	teq	r2, #0
 8000b5e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000b62:	bf02      	ittt	eq
 8000b64:	0040      	lsleq	r0, r0, #1
 8000b66:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000b6a:	3a01      	subeq	r2, #1
 8000b6c:	d0f9      	beq.n	8000b62 <__aeabi_fmul+0xce>
 8000b6e:	ea40 000c 	orr.w	r0, r0, ip
 8000b72:	f093 0f00 	teq	r3, #0
 8000b76:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b7a:	bf02      	ittt	eq
 8000b7c:	0049      	lsleq	r1, r1, #1
 8000b7e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000b82:	3b01      	subeq	r3, #1
 8000b84:	d0f9      	beq.n	8000b7a <__aeabi_fmul+0xe6>
 8000b86:	ea41 010c 	orr.w	r1, r1, ip
 8000b8a:	e78f      	b.n	8000aac <__aeabi_fmul+0x18>
 8000b8c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000b90:	ea92 0f0c 	teq	r2, ip
 8000b94:	bf18      	it	ne
 8000b96:	ea93 0f0c 	teqne	r3, ip
 8000b9a:	d00a      	beq.n	8000bb2 <__aeabi_fmul+0x11e>
 8000b9c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000ba0:	bf18      	it	ne
 8000ba2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000ba6:	d1d8      	bne.n	8000b5a <__aeabi_fmul+0xc6>
 8000ba8:	ea80 0001 	eor.w	r0, r0, r1
 8000bac:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000bb0:	4770      	bx	lr
 8000bb2:	f090 0f00 	teq	r0, #0
 8000bb6:	bf17      	itett	ne
 8000bb8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000bbc:	4608      	moveq	r0, r1
 8000bbe:	f091 0f00 	teqne	r1, #0
 8000bc2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000bc6:	d014      	beq.n	8000bf2 <__aeabi_fmul+0x15e>
 8000bc8:	ea92 0f0c 	teq	r2, ip
 8000bcc:	d101      	bne.n	8000bd2 <__aeabi_fmul+0x13e>
 8000bce:	0242      	lsls	r2, r0, #9
 8000bd0:	d10f      	bne.n	8000bf2 <__aeabi_fmul+0x15e>
 8000bd2:	ea93 0f0c 	teq	r3, ip
 8000bd6:	d103      	bne.n	8000be0 <__aeabi_fmul+0x14c>
 8000bd8:	024b      	lsls	r3, r1, #9
 8000bda:	bf18      	it	ne
 8000bdc:	4608      	movne	r0, r1
 8000bde:	d108      	bne.n	8000bf2 <__aeabi_fmul+0x15e>
 8000be0:	ea80 0001 	eor.w	r0, r0, r1
 8000be4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000be8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bec:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bf0:	4770      	bx	lr
 8000bf2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bf6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000bfa:	4770      	bx	lr

08000bfc <__aeabi_fdiv>:
 8000bfc:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000c00:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000c04:	bf1e      	ittt	ne
 8000c06:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000c0a:	ea92 0f0c 	teqne	r2, ip
 8000c0e:	ea93 0f0c 	teqne	r3, ip
 8000c12:	d069      	beq.n	8000ce8 <__aeabi_fdiv+0xec>
 8000c14:	eba2 0203 	sub.w	r2, r2, r3
 8000c18:	ea80 0c01 	eor.w	ip, r0, r1
 8000c1c:	0249      	lsls	r1, r1, #9
 8000c1e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000c22:	d037      	beq.n	8000c94 <__aeabi_fdiv+0x98>
 8000c24:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000c28:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000c2c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000c30:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000c34:	428b      	cmp	r3, r1
 8000c36:	bf38      	it	cc
 8000c38:	005b      	lslcc	r3, r3, #1
 8000c3a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000c3e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000c42:	428b      	cmp	r3, r1
 8000c44:	bf24      	itt	cs
 8000c46:	1a5b      	subcs	r3, r3, r1
 8000c48:	ea40 000c 	orrcs.w	r0, r0, ip
 8000c4c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000c50:	bf24      	itt	cs
 8000c52:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000c56:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000c5a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000c5e:	bf24      	itt	cs
 8000c60:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000c64:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000c68:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000c6c:	bf24      	itt	cs
 8000c6e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000c72:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000c76:	011b      	lsls	r3, r3, #4
 8000c78:	bf18      	it	ne
 8000c7a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000c7e:	d1e0      	bne.n	8000c42 <__aeabi_fdiv+0x46>
 8000c80:	2afd      	cmp	r2, #253	; 0xfd
 8000c82:	f63f af50 	bhi.w	8000b26 <__aeabi_fmul+0x92>
 8000c86:	428b      	cmp	r3, r1
 8000c88:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c8c:	bf08      	it	eq
 8000c8e:	f020 0001 	biceq.w	r0, r0, #1
 8000c92:	4770      	bx	lr
 8000c94:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000c98:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000c9c:	327f      	adds	r2, #127	; 0x7f
 8000c9e:	bfc2      	ittt	gt
 8000ca0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000ca4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ca8:	4770      	bxgt	lr
 8000caa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cae:	f04f 0300 	mov.w	r3, #0
 8000cb2:	3a01      	subs	r2, #1
 8000cb4:	e737      	b.n	8000b26 <__aeabi_fmul+0x92>
 8000cb6:	f092 0f00 	teq	r2, #0
 8000cba:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000cbe:	bf02      	ittt	eq
 8000cc0:	0040      	lsleq	r0, r0, #1
 8000cc2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000cc6:	3a01      	subeq	r2, #1
 8000cc8:	d0f9      	beq.n	8000cbe <__aeabi_fdiv+0xc2>
 8000cca:	ea40 000c 	orr.w	r0, r0, ip
 8000cce:	f093 0f00 	teq	r3, #0
 8000cd2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000cd6:	bf02      	ittt	eq
 8000cd8:	0049      	lsleq	r1, r1, #1
 8000cda:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000cde:	3b01      	subeq	r3, #1
 8000ce0:	d0f9      	beq.n	8000cd6 <__aeabi_fdiv+0xda>
 8000ce2:	ea41 010c 	orr.w	r1, r1, ip
 8000ce6:	e795      	b.n	8000c14 <__aeabi_fdiv+0x18>
 8000ce8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000cec:	ea92 0f0c 	teq	r2, ip
 8000cf0:	d108      	bne.n	8000d04 <__aeabi_fdiv+0x108>
 8000cf2:	0242      	lsls	r2, r0, #9
 8000cf4:	f47f af7d 	bne.w	8000bf2 <__aeabi_fmul+0x15e>
 8000cf8:	ea93 0f0c 	teq	r3, ip
 8000cfc:	f47f af70 	bne.w	8000be0 <__aeabi_fmul+0x14c>
 8000d00:	4608      	mov	r0, r1
 8000d02:	e776      	b.n	8000bf2 <__aeabi_fmul+0x15e>
 8000d04:	ea93 0f0c 	teq	r3, ip
 8000d08:	d104      	bne.n	8000d14 <__aeabi_fdiv+0x118>
 8000d0a:	024b      	lsls	r3, r1, #9
 8000d0c:	f43f af4c 	beq.w	8000ba8 <__aeabi_fmul+0x114>
 8000d10:	4608      	mov	r0, r1
 8000d12:	e76e      	b.n	8000bf2 <__aeabi_fmul+0x15e>
 8000d14:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000d18:	bf18      	it	ne
 8000d1a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000d1e:	d1ca      	bne.n	8000cb6 <__aeabi_fdiv+0xba>
 8000d20:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000d24:	f47f af5c 	bne.w	8000be0 <__aeabi_fmul+0x14c>
 8000d28:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000d2c:	f47f af3c 	bne.w	8000ba8 <__aeabi_fmul+0x114>
 8000d30:	e75f      	b.n	8000bf2 <__aeabi_fmul+0x15e>
 8000d32:	bf00      	nop

08000d34 <__aeabi_f2iz>:
 8000d34:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000d38:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000d3c:	d30f      	bcc.n	8000d5e <__aeabi_f2iz+0x2a>
 8000d3e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000d42:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000d46:	d90d      	bls.n	8000d64 <__aeabi_f2iz+0x30>
 8000d48:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000d4c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000d50:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000d54:	fa23 f002 	lsr.w	r0, r3, r2
 8000d58:	bf18      	it	ne
 8000d5a:	4240      	negne	r0, r0
 8000d5c:	4770      	bx	lr
 8000d5e:	f04f 0000 	mov.w	r0, #0
 8000d62:	4770      	bx	lr
 8000d64:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000d68:	d101      	bne.n	8000d6e <__aeabi_f2iz+0x3a>
 8000d6a:	0242      	lsls	r2, r0, #9
 8000d6c:	d105      	bne.n	8000d7a <__aeabi_f2iz+0x46>
 8000d6e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000d72:	bf08      	it	eq
 8000d74:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000d78:	4770      	bx	lr
 8000d7a:	f04f 0000 	mov.w	r0, #0
 8000d7e:	4770      	bx	lr

08000d80 <everythingElse>:
#include "si5351.h"

#include "fft.h"
bool elseDone = 0;
void everythingElse(void){
	if (!elseDone){
 8000d80:	4b02      	ldr	r3, [pc, #8]	; (8000d8c <everythingElse+0xc>)
 8000d82:	781a      	ldrb	r2, [r3, #0]
 8000d84:	b90a      	cbnz	r2, 8000d8a <everythingElse+0xa>
		//sprintf(txt,"%.3f", gaine);
		//GLCD_Font_Print(1, 1, txt);
		// ST7920_Update();
		//  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, 0);
	 //ST7920_Update();
	elseDone = 1;
 8000d86:	2201      	movs	r2, #1
 8000d88:	701a      	strb	r2, [r3, #0]
	}

}
 8000d8a:	4770      	bx	lr
 8000d8c:	20000030 	.word	0x20000030

08000d90 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d90:	b510      	push	{r4, lr}
 8000d92:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d94:	2214      	movs	r2, #20
 8000d96:	2100      	movs	r1, #0
 8000d98:	a80c      	add	r0, sp, #48	; 0x30
 8000d9a:	f004 fa75 	bl	8005288 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d9e:	2214      	movs	r2, #20
 8000da0:	2100      	movs	r1, #0
 8000da2:	eb0d 0002 	add.w	r0, sp, r2
 8000da6:	f004 fa6f 	bl	8005288 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000daa:	2210      	movs	r2, #16
 8000dac:	2100      	movs	r1, #0
 8000dae:	a801      	add	r0, sp, #4
 8000db0:	f004 fa6a 	bl	8005288 <memset>
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000db4:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000db6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000dba:	2201      	movs	r2, #1
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000dbc:	e9cd 4311 	strd	r4, r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000dc0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000dc4:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000dc8:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000dca:	920e      	str	r2, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000dcc:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000dce:	f001 fa57 	bl	8002280 <HAL_RCC_OscConfig>
 8000dd2:	b108      	cbz	r0, 8000dd8 <SystemClock_Config+0x48>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000dd4:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000dd6:	e7fe      	b.n	8000dd6 <SystemClock_Config+0x46>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000dd8:	230f      	movs	r3, #15
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000dda:	e9cd 0007 	strd	r0, r0, [sp, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000dde:	9009      	str	r0, [sp, #36]	; 0x24
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000de0:	4621      	mov	r1, r4
 8000de2:	a805      	add	r0, sp, #20
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000de4:	e9cd 3405 	strd	r3, r4, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000de8:	f001 fc20 	bl	800262c <HAL_RCC_ClockConfig>
 8000dec:	b108      	cbz	r0, 8000df2 <SystemClock_Config+0x62>
 8000dee:	b672      	cpsid	i
  while (1)
 8000df0:	e7fe      	b.n	8000df0 <SystemClock_Config+0x60>
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV4;
 8000df2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000df6:	a801      	add	r0, sp, #4
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000df8:	9401      	str	r4, [sp, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV4;
 8000dfa:	9303      	str	r3, [sp, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000dfc:	f001 fcd2 	bl	80027a4 <HAL_RCCEx_PeriphCLKConfig>
 8000e00:	b108      	cbz	r0, 8000e06 <SystemClock_Config+0x76>
 8000e02:	b672      	cpsid	i
  while (1)
 8000e04:	e7fe      	b.n	8000e04 <SystemClock_Config+0x74>
}
 8000e06:	b014      	add	sp, #80	; 0x50
 8000e08:	bd10      	pop	{r4, pc}
	...

08000e0c <main>:
{
 8000e0c:	b580      	push	{r7, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e0e:	2710      	movs	r7, #16
{
 8000e10:	b09a      	sub	sp, #104	; 0x68
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e12:	4dad      	ldr	r5, [pc, #692]	; (80010c8 <main+0x2bc>)
  HAL_Init();
 8000e14:	f000 fc8a 	bl	800172c <HAL_Init>
  SystemClock_Config();
 8000e18:	f7ff ffba 	bl	8000d90 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e1c:	463a      	mov	r2, r7
 8000e1e:	2100      	movs	r1, #0
 8000e20:	a812      	add	r0, sp, #72	; 0x48
 8000e22:	f004 fa31 	bl	8005288 <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e26:	69ab      	ldr	r3, [r5, #24]
  HAL_GPIO_WritePin(LED_BUILTIN_GPIO_Port, LED_BUILTIN_Pin, GPIO_PIN_RESET);
 8000e28:	2200      	movs	r2, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e2a:	433b      	orrs	r3, r7
 8000e2c:	61ab      	str	r3, [r5, #24]
 8000e2e:	69ab      	ldr	r3, [r5, #24]
  HAL_GPIO_WritePin(LED_BUILTIN_GPIO_Port, LED_BUILTIN_Pin, GPIO_PIN_RESET);
 8000e30:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e34:	403b      	ands	r3, r7
 8000e36:	9301      	str	r3, [sp, #4]
 8000e38:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e3a:	69ab      	ldr	r3, [r5, #24]
  HAL_GPIO_WritePin(LED_BUILTIN_GPIO_Port, LED_BUILTIN_Pin, GPIO_PIN_RESET);
 8000e3c:	48a3      	ldr	r0, [pc, #652]	; (80010cc <main+0x2c0>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e3e:	f043 0320 	orr.w	r3, r3, #32
 8000e42:	61ab      	str	r3, [r5, #24]
 8000e44:	69ab      	ldr	r3, [r5, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e46:	2400      	movs	r4, #0
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e48:	f003 0320 	and.w	r3, r3, #32
 8000e4c:	9302      	str	r3, [sp, #8]
 8000e4e:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e50:	69ab      	ldr	r3, [r5, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e52:	2601      	movs	r6, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e54:	f043 0304 	orr.w	r3, r3, #4
 8000e58:	61ab      	str	r3, [r5, #24]
 8000e5a:	69ab      	ldr	r3, [r5, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e5c:	f04f 0802 	mov.w	r8, #2
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e60:	f003 0304 	and.w	r3, r3, #4
 8000e64:	9303      	str	r3, [sp, #12]
 8000e66:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e68:	69ab      	ldr	r3, [r5, #24]
 8000e6a:	f043 0308 	orr.w	r3, r3, #8
 8000e6e:	61ab      	str	r3, [r5, #24]
 8000e70:	69ab      	ldr	r3, [r5, #24]
 8000e72:	f003 0308 	and.w	r3, r3, #8
 8000e76:	9304      	str	r3, [sp, #16]
 8000e78:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(LED_BUILTIN_GPIO_Port, LED_BUILTIN_Pin, GPIO_PIN_RESET);
 8000e7a:	f001 f953 	bl	8002124 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, PIN_LCD_CS_Pin|PIN_LCD_DC_Pin|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8000e7e:	2200      	movs	r2, #0
 8000e80:	f240 3103 	movw	r1, #771	; 0x303
 8000e84:	4892      	ldr	r0, [pc, #584]	; (80010d0 <main+0x2c4>)
 8000e86:	f001 f94d 	bl	8002124 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PIN_CS_EXT_GPIO_Port, PIN_CS_EXT_Pin, GPIO_PIN_RESET);
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e90:	4890      	ldr	r0, [pc, #576]	; (80010d4 <main+0x2c8>)
 8000e92:	f001 f947 	bl	8002124 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e96:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  HAL_GPIO_Init(LED_BUILTIN_GPIO_Port, &GPIO_InitStruct);
 8000e9a:	488c      	ldr	r0, [pc, #560]	; (80010cc <main+0x2c0>)
 8000e9c:	a912      	add	r1, sp, #72	; 0x48
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e9e:	e9cd 3612 	strd	r3, r6, [sp, #72]	; 0x48
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ea2:	e9cd 4814 	strd	r4, r8, [sp, #80]	; 0x50
  HAL_GPIO_Init(LED_BUILTIN_GPIO_Port, &GPIO_InitStruct);
 8000ea6:	f001 f863 	bl	8001f70 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = PIN_LCD_CS_Pin|PIN_LCD_DC_Pin|GPIO_PIN_8|GPIO_PIN_9;
 8000eaa:	f240 3303 	movw	r3, #771	; 0x303
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000eae:	4888      	ldr	r0, [pc, #544]	; (80010d0 <main+0x2c4>)
 8000eb0:	a912      	add	r1, sp, #72	; 0x48
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eb2:	e9cd 3612 	strd	r3, r6, [sp, #72]	; 0x48
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eb6:	e9cd 4814 	strd	r4, r8, [sp, #80]	; 0x50
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000eba:	f001 f859 	bl	8001f70 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = PIN_CS_EXT_Pin;
 8000ebe:	f44f 7300 	mov.w	r3, #512	; 0x200
  HAL_GPIO_Init(PIN_CS_EXT_GPIO_Port, &GPIO_InitStruct);
 8000ec2:	4884      	ldr	r0, [pc, #528]	; (80010d4 <main+0x2c8>)
 8000ec4:	a912      	add	r1, sp, #72	; 0x48
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ec6:	e9cd 3612 	strd	r3, r6, [sp, #72]	; 0x48
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eca:	e9cd 4814 	strd	r4, r8, [sp, #80]	; 0x50
  HAL_GPIO_Init(PIN_CS_EXT_GPIO_Port, &GPIO_InitStruct);
 8000ece:	f001 f84f 	bl	8001f70 <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000ed2:	696b      	ldr	r3, [r5, #20]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000ed4:	4622      	mov	r2, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000ed6:	4333      	orrs	r3, r6
 8000ed8:	616b      	str	r3, [r5, #20]
 8000eda:	696b      	ldr	r3, [r5, #20]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000edc:	4621      	mov	r1, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000ede:	4033      	ands	r3, r6
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000ee0:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000ee2:	9300      	str	r3, [sp, #0]
 8000ee4:	9b00      	ldr	r3, [sp, #0]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000ee6:	f000 fe8f 	bl	8001c08 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000eea:	200b      	movs	r0, #11
 8000eec:	f000 febe 	bl	8001c6c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000ef0:	4622      	mov	r2, r4
 8000ef2:	4621      	mov	r1, r4
 8000ef4:	200c      	movs	r0, #12
 8000ef6:	f000 fe87 	bl	8001c08 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000efa:	200c      	movs	r0, #12
 8000efc:	f000 feb6 	bl	8001c6c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8000f00:	4622      	mov	r2, r4
 8000f02:	4621      	mov	r1, r4
 8000f04:	200e      	movs	r0, #14
 8000f06:	f000 fe7f 	bl	8001c08 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8000f0a:	200e      	movs	r0, #14
 8000f0c:	f000 feae 	bl	8001c6c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8000f10:	4622      	mov	r2, r4
 8000f12:	4621      	mov	r1, r4
 8000f14:	4638      	mov	r0, r7
 8000f16:	f000 fe77 	bl	8001c08 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000f1a:	4638      	mov	r0, r7
 8000f1c:	f000 fea6 	bl	8001c6c <HAL_NVIC_EnableIRQ>
  hadc1.Instance = ADC1;
 8000f20:	4d6d      	ldr	r5, [pc, #436]	; (80010d8 <main+0x2cc>)
 8000f22:	4b6e      	ldr	r3, [pc, #440]	; (80010dc <main+0x2d0>)
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f24:	4628      	mov	r0, r5
  hadc1.Instance = ADC1;
 8000f26:	602b      	str	r3, [r5, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000f28:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000f2c:	60ab      	str	r3, [r5, #8]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_CC2;
 8000f2e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  ADC_ChannelConfTypeDef sConfig = {0};
 8000f32:	e9cd 4412 	strd	r4, r4, [sp, #72]	; 0x48
 8000f36:	9414      	str	r4, [sp, #80]	; 0x50
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f38:	732c      	strb	r4, [r5, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f3a:	752c      	strb	r4, [r5, #20]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_CC2;
 8000f3c:	61eb      	str	r3, [r5, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f3e:	606c      	str	r4, [r5, #4]
  hadc1.Init.NbrOfConversion = 2;
 8000f40:	f8c5 8010 	str.w	r8, [r5, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f44:	f000 fdd0 	bl	8001ae8 <HAL_ADC_Init>
 8000f48:	b108      	cbz	r0, 8000f4e <main+0x142>
 8000f4a:	b672      	cpsid	i
  while (1)
 8000f4c:	e7fe      	b.n	8000f4c <main+0x140>
  sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 8000f4e:	2306      	movs	r3, #6
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f50:	e9cd 0612 	strd	r0, r6, [sp, #72]	; 0x48
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f54:	a912      	add	r1, sp, #72	; 0x48
 8000f56:	4628      	mov	r0, r5
  sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 8000f58:	9314      	str	r3, [sp, #80]	; 0x50
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f5a:	f000 fc57 	bl	800180c <HAL_ADC_ConfigChannel>
 8000f5e:	b108      	cbz	r0, 8000f64 <main+0x158>
 8000f60:	b672      	cpsid	i
  while (1)
 8000f62:	e7fe      	b.n	8000f62 <main+0x156>
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f64:	4628      	mov	r0, r5
 8000f66:	a912      	add	r1, sp, #72	; 0x48
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000f68:	e9cd 6812 	strd	r6, r8, [sp, #72]	; 0x48
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f6c:	f000 fc4e 	bl	800180c <HAL_ADC_ConfigChannel>
 8000f70:	4605      	mov	r5, r0
 8000f72:	b108      	cbz	r0, 8000f78 <main+0x16c>
 8000f74:	b672      	cpsid	i
  while (1)
 8000f76:	e7fe      	b.n	8000f76 <main+0x16a>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f78:	4601      	mov	r1, r0
 8000f7a:	463a      	mov	r2, r7
 8000f7c:	a807      	add	r0, sp, #28
 8000f7e:	f004 f983 	bl	8005288 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000f82:	221c      	movs	r2, #28
 8000f84:	4629      	mov	r1, r5
 8000f86:	a80b      	add	r0, sp, #44	; 0x2c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f88:	e9cd 5505 	strd	r5, r5, [sp, #20]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000f8c:	f004 f97c 	bl	8005288 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000f90:	2220      	movs	r2, #32
 8000f92:	4629      	mov	r1, r5
 8000f94:	a812      	add	r0, sp, #72	; 0x48
 8000f96:	f004 f977 	bl	8005288 <memset>
  htim1.Instance = TIM1;
 8000f9a:	4c51      	ldr	r4, [pc, #324]	; (80010e0 <main+0x2d4>)
 8000f9c:	4b51      	ldr	r3, [pc, #324]	; (80010e4 <main+0x2d8>)
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000f9e:	4620      	mov	r0, r4
  htim1.Init.Prescaler = 2-1;
 8000fa0:	e9c4 3600 	strd	r3, r6, [r4]
  htim1.Init.Period = 2048-1;
 8000fa4:	f240 73ff 	movw	r3, #2047	; 0x7ff
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000fa8:	e9c4 3503 	strd	r3, r5, [r4, #12]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000fac:	2380      	movs	r3, #128	; 0x80
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fae:	60a5      	str	r5, [r4, #8]
  htim1.Init.RepetitionCounter = 0;
 8000fb0:	6165      	str	r5, [r4, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000fb2:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000fb4:	f002 f820 	bl	8002ff8 <HAL_TIM_Base_Init>
 8000fb8:	b108      	cbz	r0, 8000fbe <main+0x1b2>
 8000fba:	b672      	cpsid	i
  while (1)
 8000fbc:	e7fe      	b.n	8000fbc <main+0x1b0>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000fbe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000fc2:	4620      	mov	r0, r4
 8000fc4:	a907      	add	r1, sp, #28
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000fc6:	9307      	str	r3, [sp, #28]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000fc8:	f002 f8ff 	bl	80031ca <HAL_TIM_ConfigClockSource>
 8000fcc:	b108      	cbz	r0, 8000fd2 <main+0x1c6>
 8000fce:	b672      	cpsid	i
  while (1)
 8000fd0:	e7fe      	b.n	8000fd0 <main+0x1c4>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000fd2:	4620      	mov	r0, r4
 8000fd4:	f002 f83c 	bl	8003050 <HAL_TIM_PWM_Init>
 8000fd8:	b108      	cbz	r0, 8000fde <main+0x1d2>
 8000fda:	b672      	cpsid	i
  while (1)
 8000fdc:	e7fe      	b.n	8000fdc <main+0x1d0>
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fde:	e9cd 7005 	strd	r7, r0, [sp, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000fe2:	a905      	add	r1, sp, #20
 8000fe4:	4620      	mov	r0, r4
 8000fe6:	f002 fb29 	bl	800363c <HAL_TIMEx_MasterConfigSynchronization>
 8000fea:	4602      	mov	r2, r0
 8000fec:	b108      	cbz	r0, 8000ff2 <main+0x1e6>
 8000fee:	b672      	cpsid	i
  while (1)
 8000ff0:	e7fe      	b.n	8000ff0 <main+0x1e4>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000ff2:	2360      	movs	r3, #96	; 0x60
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000ff4:	e9cd 000d 	strd	r0, r0, [sp, #52]	; 0x34
  sConfigOC.Pulse = 0;
 8000ff8:	e9cd 300b 	strd	r3, r0, [sp, #44]	; 0x2c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000ffc:	e9cd 000f 	strd	r0, r0, [sp, #60]	; 0x3c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001000:	9011      	str	r0, [sp, #68]	; 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001002:	a90b      	add	r1, sp, #44	; 0x2c
 8001004:	4620      	mov	r0, r4
 8001006:	f002 f87b 	bl	8003100 <HAL_TIM_PWM_ConfigChannel>
 800100a:	b108      	cbz	r0, 8001010 <main+0x204>
 800100c:	b672      	cpsid	i
  while (1)
 800100e:	e7fe      	b.n	800100e <main+0x202>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001010:	2204      	movs	r2, #4
 8001012:	4620      	mov	r0, r4
 8001014:	a90b      	add	r1, sp, #44	; 0x2c
  sConfigOC.Pulse = 1;
 8001016:	960c      	str	r6, [sp, #48]	; 0x30
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001018:	f002 f872 	bl	8003100 <HAL_TIM_PWM_ConfigChannel>
 800101c:	b108      	cbz	r0, 8001022 <main+0x216>
 800101e:	b672      	cpsid	i
  while (1)
 8001020:	e7fe      	b.n	8001020 <main+0x214>
  sConfigOC.Pulse = 0;
 8001022:	900c      	str	r0, [sp, #48]	; 0x30
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001024:	2208      	movs	r2, #8
 8001026:	4620      	mov	r0, r4
 8001028:	a90b      	add	r1, sp, #44	; 0x2c
 800102a:	f002 f869 	bl	8003100 <HAL_TIM_PWM_ConfigChannel>
 800102e:	b108      	cbz	r0, 8001034 <main+0x228>
 8001030:	b672      	cpsid	i
  while (1)
 8001032:	e7fe      	b.n	8001032 <main+0x226>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001034:	220c      	movs	r2, #12
 8001036:	482a      	ldr	r0, [pc, #168]	; (80010e0 <main+0x2d4>)
 8001038:	a90b      	add	r1, sp, #44	; 0x2c
 800103a:	f002 f861 	bl	8003100 <HAL_TIM_PWM_ConfigChannel>
 800103e:	b108      	cbz	r0, 8001044 <main+0x238>
 8001040:	b672      	cpsid	i
  while (1)
 8001042:	e7fe      	b.n	8001042 <main+0x236>
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001044:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001048:	e9cd 0012 	strd	r0, r0, [sp, #72]	; 0x48
  sBreakDeadTimeConfig.DeadTime = 0;
 800104c:	e9cd 0014 	strd	r0, r0, [sp, #80]	; 0x50
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001050:	9016      	str	r0, [sp, #88]	; 0x58
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001052:	9019      	str	r0, [sp, #100]	; 0x64
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001054:	a912      	add	r1, sp, #72	; 0x48
 8001056:	4822      	ldr	r0, [pc, #136]	; (80010e0 <main+0x2d4>)
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001058:	9317      	str	r3, [sp, #92]	; 0x5c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800105a:	f002 fb1d 	bl	8003698 <HAL_TIMEx_ConfigBreakDeadTime>
 800105e:	4604      	mov	r4, r0
 8001060:	b108      	cbz	r0, 8001066 <main+0x25a>
 8001062:	b672      	cpsid	i
  while (1)
 8001064:	e7fe      	b.n	8001064 <main+0x258>
  HAL_TIM_MspPostInit(&htim1);
 8001066:	481e      	ldr	r0, [pc, #120]	; (80010e0 <main+0x2d4>)
 8001068:	f000 fa7a 	bl	8001560 <HAL_TIM_MspPostInit>
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800106c:	f44f 7382 	mov.w	r3, #260	; 0x104
  hspi1.Instance = SPI1;
 8001070:	481d      	ldr	r0, [pc, #116]	; (80010e8 <main+0x2dc>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001072:	4d1e      	ldr	r5, [pc, #120]	; (80010ec <main+0x2e0>)
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8001074:	f44f 7600 	mov.w	r6, #512	; 0x200
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001078:	e9c0 5300 	strd	r5, r3, [r0]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 800107c:	2338      	movs	r3, #56	; 0x38
 800107e:	e9c0 6306 	strd	r6, r3, [r0, #24]
  hspi1.Init.CRCPolynomial = 10;
 8001082:	230a      	movs	r3, #10
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001084:	e9c0 4402 	strd	r4, r4, [r0, #8]
  hspi1.Init.CRCPolynomial = 10;
 8001088:	62c3      	str	r3, [r0, #44]	; 0x2c
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800108a:	e9c0 4404 	strd	r4, r4, [r0, #16]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800108e:	e9c0 4408 	strd	r4, r4, [r0, #32]
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001092:	6284      	str	r4, [r0, #40]	; 0x28
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001094:	f001 fc64 	bl	8002960 <HAL_SPI_Init>
 8001098:	4603      	mov	r3, r0
 800109a:	b108      	cbz	r0, 80010a0 <main+0x294>
 800109c:	b672      	cpsid	i
  while (1)
 800109e:	e7fe      	b.n	800109e <main+0x292>
  huart1.Init.BaudRate = 115200;
 80010a0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
  huart1.Instance = USART1;
 80010a4:	4812      	ldr	r0, [pc, #72]	; (80010f0 <main+0x2e4>)
  huart1.Init.BaudRate = 115200;
 80010a6:	4c13      	ldr	r4, [pc, #76]	; (80010f4 <main+0x2e8>)
  huart1.Init.StopBits = UART_STOPBITS_1;
 80010a8:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart1.Init.BaudRate = 115200;
 80010ac:	e9c0 4200 	strd	r4, r2, [r0]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80010b0:	220c      	movs	r2, #12
  huart1.Init.Parity = UART_PARITY_NONE;
 80010b2:	6103      	str	r3, [r0, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010b4:	e9c0 2305 	strd	r2, r3, [r0, #20]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80010b8:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80010ba:	f002 fb63 	bl	8003784 <HAL_UART_Init>
 80010be:	4605      	mov	r5, r0
 80010c0:	b1d0      	cbz	r0, 80010f8 <main+0x2ec>
 80010c2:	b672      	cpsid	i
  while (1)
 80010c4:	e7fe      	b.n	80010c4 <main+0x2b8>
 80010c6:	bf00      	nop
 80010c8:	40021000 	.word	0x40021000
 80010cc:	40011000 	.word	0x40011000
 80010d0:	40010c00 	.word	0x40010c00
 80010d4:	40010800 	.word	0x40010800
 80010d8:	20000034 	.word	0x20000034
 80010dc:	40012400 	.word	0x40012400
 80010e0:	20000250 	.word	0x20000250
 80010e4:	40012c00 	.word	0x40012c00
 80010e8:	200001f8 	.word	0x200001f8
 80010ec:	40013000 	.word	0x40013000
 80010f0:	200002e0 	.word	0x200002e0
 80010f4:	40013800 	.word	0x40013800
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010f8:	2710      	movs	r7, #16
 80010fa:	4601      	mov	r1, r0
 80010fc:	463a      	mov	r2, r7
 80010fe:	a807      	add	r0, sp, #28
 8001100:	f004 f8c2 	bl	8005288 <memset>
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001104:	2214      	movs	r2, #20
 8001106:	4629      	mov	r1, r5
 8001108:	a80b      	add	r0, sp, #44	; 0x2c
 800110a:	f004 f8bd 	bl	8005288 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800110e:	221c      	movs	r2, #28
 8001110:	4629      	mov	r1, r5
 8001112:	a812      	add	r0, sp, #72	; 0x48
  htim2.Init.Prescaler = 2-1;
 8001114:	2601      	movs	r6, #1
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001116:	e9cd 5505 	strd	r5, r5, [sp, #20]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800111a:	f004 f8b5 	bl	8005288 <memset>
  htim2.Init.Prescaler = 2-1;
 800111e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  htim2.Instance = TIM2;
 8001122:	4c44      	ldr	r4, [pc, #272]	; (8001234 <main+0x428>)
  htim2.Init.Prescaler = 2-1;
 8001124:	e9c4 3600 	strd	r3, r6, [r4]
  htim2.Init.Period = 2048-1;
 8001128:	f240 73ff 	movw	r3, #2047	; 0x7ff
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800112c:	4620      	mov	r0, r4
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800112e:	e9c4 3503 	strd	r3, r5, [r4, #12]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001132:	60a5      	str	r5, [r4, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001134:	61a5      	str	r5, [r4, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001136:	f001 ff5f 	bl	8002ff8 <HAL_TIM_Base_Init>
 800113a:	b108      	cbz	r0, 8001140 <main+0x334>
 800113c:	b672      	cpsid	i
  while (1)
 800113e:	e7fe      	b.n	800113e <main+0x332>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001140:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001144:	4620      	mov	r0, r4
 8001146:	a907      	add	r1, sp, #28
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001148:	9307      	str	r3, [sp, #28]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800114a:	f002 f83e 	bl	80031ca <HAL_TIM_ConfigClockSource>
 800114e:	b108      	cbz	r0, 8001154 <main+0x348>
 8001150:	b672      	cpsid	i
  while (1)
 8001152:	e7fe      	b.n	8001152 <main+0x346>
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001154:	4620      	mov	r0, r4
 8001156:	f001 ff7b 	bl	8003050 <HAL_TIM_PWM_Init>
 800115a:	b108      	cbz	r0, 8001160 <main+0x354>
 800115c:	b672      	cpsid	i
  while (1)
 800115e:	e7fe      	b.n	800115e <main+0x352>
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 8001160:	2306      	movs	r3, #6
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8001162:	a90b      	add	r1, sp, #44	; 0x2c
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8001164:	e9cd 300b 	strd	r3, r0, [sp, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8001168:	4620      	mov	r0, r4
 800116a:	f002 f914 	bl	8003396 <HAL_TIM_SlaveConfigSynchro>
 800116e:	b108      	cbz	r0, 8001174 <main+0x368>
 8001170:	b672      	cpsid	i
  while (1)
 8001172:	e7fe      	b.n	8001172 <main+0x366>
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8001174:	2380      	movs	r3, #128	; 0x80
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001176:	4620      	mov	r0, r4
 8001178:	a905      	add	r1, sp, #20
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_ENABLE;
 800117a:	9705      	str	r7, [sp, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 800117c:	9306      	str	r3, [sp, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800117e:	f002 fa5d 	bl	800363c <HAL_TIMEx_MasterConfigSynchronization>
 8001182:	b108      	cbz	r0, 8001188 <main+0x37c>
 8001184:	b672      	cpsid	i
  while (1)
 8001186:	e7fe      	b.n	8001186 <main+0x37a>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001188:	2360      	movs	r3, #96	; 0x60
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800118a:	9014      	str	r0, [sp, #80]	; 0x50
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800118c:	9016      	str	r0, [sp, #88]	; 0x58
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800118e:	2204      	movs	r2, #4
 8001190:	4620      	mov	r0, r4
 8001192:	a912      	add	r1, sp, #72	; 0x48
  sConfigOC.Pulse = 1;
 8001194:	e9cd 3612 	strd	r3, r6, [sp, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001198:	f001 ffb2 	bl	8003100 <HAL_TIM_PWM_ConfigChannel>
 800119c:	b108      	cbz	r0, 80011a2 <main+0x396>
 800119e:	b672      	cpsid	i
  while (1)
 80011a0:	e7fe      	b.n	80011a0 <main+0x394>
  hadc2.Instance = ADC2;
 80011a2:	4c25      	ldr	r4, [pc, #148]	; (8001238 <main+0x42c>)
 80011a4:	4a25      	ldr	r2, [pc, #148]	; (800123c <main+0x430>)
  ADC_ChannelConfTypeDef sConfig = {0};
 80011a6:	2300      	movs	r3, #0
  hadc2.Init.NbrOfConversion = 1;
 80011a8:	2501      	movs	r5, #1
  hadc2.Instance = ADC2;
 80011aa:	6022      	str	r2, [r4, #0]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80011ac:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80011b0:	4620      	mov	r0, r4
  ADC_ChannelConfTypeDef sConfig = {0};
 80011b2:	e9cd 3312 	strd	r3, r3, [sp, #72]	; 0x48
 80011b6:	9314      	str	r3, [sp, #80]	; 0x50
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80011b8:	60a3      	str	r3, [r4, #8]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80011ba:	7323      	strb	r3, [r4, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80011bc:	7523      	strb	r3, [r4, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80011be:	61e2      	str	r2, [r4, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011c0:	6063      	str	r3, [r4, #4]
  hadc2.Init.NbrOfConversion = 1;
 80011c2:	6125      	str	r5, [r4, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80011c4:	f000 fc90 	bl	8001ae8 <HAL_ADC_Init>
 80011c8:	b108      	cbz	r0, 80011ce <main+0x3c2>
 80011ca:	b672      	cpsid	i
  while (1)
 80011cc:	e7fe      	b.n	80011cc <main+0x3c0>
  sConfig.Channel = ADC_CHANNEL_4;
 80011ce:	2304      	movs	r3, #4
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80011d0:	9014      	str	r0, [sp, #80]	; 0x50
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80011d2:	a912      	add	r1, sp, #72	; 0x48
 80011d4:	4620      	mov	r0, r4
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80011d6:	e9cd 3512 	strd	r3, r5, [sp, #72]	; 0x48
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80011da:	f000 fb17 	bl	800180c <HAL_ADC_ConfigChannel>
 80011de:	4603      	mov	r3, r0
 80011e0:	b108      	cbz	r0, 80011e6 <main+0x3da>
 80011e2:	b672      	cpsid	i
  while (1)
 80011e4:	e7fe      	b.n	80011e4 <main+0x3d8>
  hi2c2.Instance = I2C2;
 80011e6:	4816      	ldr	r0, [pc, #88]	; (8001240 <main+0x434>)
  hi2c2.Init.ClockSpeed = 100000;
 80011e8:	4a16      	ldr	r2, [pc, #88]	; (8001244 <main+0x438>)
 80011ea:	4917      	ldr	r1, [pc, #92]	; (8001248 <main+0x43c>)
  hi2c2.Init.OwnAddress1 = 0;
 80011ec:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hi2c2.Init.ClockSpeed = 100000;
 80011f0:	e9c0 1200 	strd	r1, r2, [r0]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011f4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011f8:	e9c0 3306 	strd	r3, r3, [r0, #24]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011fc:	e9c0 2304 	strd	r2, r3, [r0, #16]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001200:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001202:	f000 ff95 	bl	8002130 <HAL_I2C_Init>
 8001206:	b108      	cbz	r0, 800120c <main+0x400>
 8001208:	b672      	cpsid	i
  while (1)
 800120a:	e7fe      	b.n	800120a <main+0x3fe>
  expanderInit();
 800120c:	f002 fc96 	bl	8003b3c <expanderInit>
  HAL_Delay(10);
 8001210:	200a      	movs	r0, #10
 8001212:	f000 faaf 	bl	8001774 <HAL_Delay>
  dspInit();
 8001216:	f002 fd53 	bl	8003cc0 <dspInit>
  HAL_Delay(10);
 800121a:	200a      	movs	r0, #10
 800121c:	f000 faaa 	bl	8001774 <HAL_Delay>
  dspStart();
 8001220:	f002 fd82 	bl	8003d28 <dspStart>
  HAL_Delay(10);
 8001224:	200a      	movs	r0, #10
 8001226:	f000 faa5 	bl	8001774 <HAL_Delay>
	 dspProc();
 800122a:	f002 fde3 	bl	8003df4 <dspProc>
	 everythingElse();
 800122e:	f7ff fda7 	bl	8000d80 <everythingElse>
  while (1)
 8001232:	e7fa      	b.n	800122a <main+0x41e>
 8001234:	20000298 	.word	0x20000298
 8001238:	20000064 	.word	0x20000064
 800123c:	40012800 	.word	0x40012800
 8001240:	200001a4 	.word	0x200001a4
 8001244:	000186a0 	.word	0x000186a0
 8001248:	40005800 	.word	0x40005800

0800124c <Error_Handler>:
 800124c:	b672      	cpsid	i
  while (1)
 800124e:	e7fe      	b.n	800124e <Error_Handler+0x2>

08001250 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001250:	4b0e      	ldr	r3, [pc, #56]	; (800128c <HAL_MspInit+0x3c>)
{
 8001252:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 8001254:	699a      	ldr	r2, [r3, #24]
 8001256:	f042 0201 	orr.w	r2, r2, #1
 800125a:	619a      	str	r2, [r3, #24]
 800125c:	699a      	ldr	r2, [r3, #24]
 800125e:	f002 0201 	and.w	r2, r2, #1
 8001262:	9200      	str	r2, [sp, #0]
 8001264:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001266:	69da      	ldr	r2, [r3, #28]
 8001268:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800126c:	61da      	str	r2, [r3, #28]
 800126e:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001270:	4a07      	ldr	r2, [pc, #28]	; (8001290 <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8001272:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001276:	9301      	str	r3, [sp, #4]
 8001278:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800127a:	6853      	ldr	r3, [r2, #4]
 800127c:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001280:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001284:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001286:	b002      	add	sp, #8
 8001288:	4770      	bx	lr
 800128a:	bf00      	nop
 800128c:	40021000 	.word	0x40021000
 8001290:	40010000 	.word	0x40010000

08001294 <HAL_ADC_MspInit>:
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001294:	2210      	movs	r2, #16
{
 8001296:	b530      	push	{r4, r5, lr}
 8001298:	4605      	mov	r5, r0
 800129a:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800129c:	eb0d 0002 	add.w	r0, sp, r2
 80012a0:	2100      	movs	r1, #0
 80012a2:	f003 fff1 	bl	8005288 <memset>
  if(hadc->Instance==ADC1)
 80012a6:	682b      	ldr	r3, [r5, #0]
 80012a8:	4a2c      	ldr	r2, [pc, #176]	; (800135c <HAL_ADC_MspInit+0xc8>)
 80012aa:	4293      	cmp	r3, r2
 80012ac:	d136      	bne.n	800131c <HAL_ADC_MspInit+0x88>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80012ae:	4b2c      	ldr	r3, [pc, #176]	; (8001360 <HAL_ADC_MspInit+0xcc>)
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = ADC_RX_I_Pin|ADC_RX_Q_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012b0:	482c      	ldr	r0, [pc, #176]	; (8001364 <HAL_ADC_MspInit+0xd0>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 80012b2:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012b4:	a904      	add	r1, sp, #16
    __HAL_RCC_ADC1_CLK_ENABLE();
 80012b6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80012ba:	619a      	str	r2, [r3, #24]
 80012bc:	699a      	ldr	r2, [r3, #24]

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80012be:	4c2a      	ldr	r4, [pc, #168]	; (8001368 <HAL_ADC_MspInit+0xd4>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 80012c0:	f402 7200 	and.w	r2, r2, #512	; 0x200
 80012c4:	9200      	str	r2, [sp, #0]
 80012c6:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012c8:	699a      	ldr	r2, [r3, #24]
 80012ca:	f042 0204 	orr.w	r2, r2, #4
 80012ce:	619a      	str	r2, [r3, #24]
 80012d0:	699b      	ldr	r3, [r3, #24]
 80012d2:	f003 0304 	and.w	r3, r3, #4
 80012d6:	9301      	str	r3, [sp, #4]
 80012d8:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = ADC_RX_I_Pin|ADC_RX_Q_Pin;
 80012da:	2303      	movs	r3, #3
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012dc:	e9cd 3304 	strd	r3, r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012e0:	f000 fe46 	bl	8001f70 <HAL_GPIO_Init>
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80012e4:	2300      	movs	r3, #0
 80012e6:	4921      	ldr	r1, [pc, #132]	; (800136c <HAL_ADC_MspInit+0xd8>)
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80012e8:	2080      	movs	r0, #128	; 0x80
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80012ea:	e9c4 1300 	strd	r1, r3, [r4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80012ee:	60a3      	str	r3, [r4, #8]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80012f0:	f44f 7380 	mov.w	r3, #256	; 0x100
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80012f4:	f44f 6c80 	mov.w	ip, #1024	; 0x400
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80012f8:	e9c4 0303 	strd	r0, r3, [r4, #12]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80012fc:	2320      	movs	r3, #32
 80012fe:	e9c4 c305 	strd	ip, r3, [r4, #20]
    hdma_adc1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001302:	f44f 5340 	mov.w	r3, #12288	; 0x3000
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001306:	4620      	mov	r0, r4
    hdma_adc1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001308:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800130a:	f000 fcd1 	bl	8001cb0 <HAL_DMA_Init>
 800130e:	b108      	cbz	r0, 8001314 <HAL_ADC_MspInit+0x80>
    {
      Error_Handler();
 8001310:	f7ff ff9c 	bl	800124c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001314:	622c      	str	r4, [r5, #32]
 8001316:	6265      	str	r5, [r4, #36]	; 0x24
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8001318:	b009      	add	sp, #36	; 0x24
 800131a:	bd30      	pop	{r4, r5, pc}
  else if(hadc->Instance==ADC2)
 800131c:	4a14      	ldr	r2, [pc, #80]	; (8001370 <HAL_ADC_MspInit+0xdc>)
 800131e:	4293      	cmp	r3, r2
 8001320:	d1fa      	bne.n	8001318 <HAL_ADC_MspInit+0x84>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8001322:	4b0f      	ldr	r3, [pc, #60]	; (8001360 <HAL_ADC_MspInit+0xcc>)
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001324:	480f      	ldr	r0, [pc, #60]	; (8001364 <HAL_ADC_MspInit+0xd0>)
    __HAL_RCC_ADC2_CLK_ENABLE();
 8001326:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001328:	a904      	add	r1, sp, #16
    __HAL_RCC_ADC2_CLK_ENABLE();
 800132a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800132e:	619a      	str	r2, [r3, #24]
 8001330:	699a      	ldr	r2, [r3, #24]
 8001332:	f402 6280 	and.w	r2, r2, #1024	; 0x400
 8001336:	9202      	str	r2, [sp, #8]
 8001338:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800133a:	699a      	ldr	r2, [r3, #24]
 800133c:	f042 0204 	orr.w	r2, r2, #4
 8001340:	619a      	str	r2, [r3, #24]
 8001342:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001344:	22fc      	movs	r2, #252	; 0xfc
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001346:	f003 0304 	and.w	r3, r3, #4
 800134a:	9303      	str	r3, [sp, #12]
 800134c:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800134e:	2303      	movs	r3, #3
 8001350:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001354:	f000 fe0c 	bl	8001f70 <HAL_GPIO_Init>
}
 8001358:	e7de      	b.n	8001318 <HAL_ADC_MspInit+0x84>
 800135a:	bf00      	nop
 800135c:	40012400 	.word	0x40012400
 8001360:	40021000 	.word	0x40021000
 8001364:	40010800 	.word	0x40010800
 8001368:	20000094 	.word	0x20000094
 800136c:	40020008 	.word	0x40020008
 8001370:	40012800 	.word	0x40012800

08001374 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001374:	b510      	push	{r4, lr}
 8001376:	4604      	mov	r4, r0
 8001378:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800137a:	2210      	movs	r2, #16
 800137c:	2100      	movs	r1, #0
 800137e:	a802      	add	r0, sp, #8
 8001380:	f003 ff82 	bl	8005288 <memset>
  if(hi2c->Instance==I2C2)
 8001384:	6822      	ldr	r2, [r4, #0]
 8001386:	4b11      	ldr	r3, [pc, #68]	; (80013cc <HAL_I2C_MspInit+0x58>)
 8001388:	429a      	cmp	r2, r3
 800138a:	d11d      	bne.n	80013c8 <HAL_I2C_MspInit+0x54>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800138c:	4c10      	ldr	r4, [pc, #64]	; (80013d0 <HAL_I2C_MspInit+0x5c>)
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800138e:	f44f 6240 	mov.w	r2, #3072	; 0xc00
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001392:	69a3      	ldr	r3, [r4, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001394:	480f      	ldr	r0, [pc, #60]	; (80013d4 <HAL_I2C_MspInit+0x60>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001396:	f043 0308 	orr.w	r3, r3, #8
 800139a:	61a3      	str	r3, [r4, #24]
 800139c:	69a3      	ldr	r3, [r4, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800139e:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013a0:	f003 0308 	and.w	r3, r3, #8
 80013a4:	9300      	str	r3, [sp, #0]
 80013a6:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80013a8:	2312      	movs	r3, #18
 80013aa:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013ae:	2303      	movs	r3, #3
 80013b0:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013b2:	f000 fddd 	bl	8001f70 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80013b6:	69e3      	ldr	r3, [r4, #28]
 80013b8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80013bc:	61e3      	str	r3, [r4, #28]
 80013be:	69e3      	ldr	r3, [r4, #28]
 80013c0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80013c4:	9301      	str	r3, [sp, #4]
 80013c6:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80013c8:	b006      	add	sp, #24
 80013ca:	bd10      	pop	{r4, pc}
 80013cc:	40005800 	.word	0x40005800
 80013d0:	40021000 	.word	0x40021000
 80013d4:	40010c00 	.word	0x40010c00

080013d8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80013d8:	b530      	push	{r4, r5, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013da:	2410      	movs	r4, #16
{
 80013dc:	4605      	mov	r5, r0
 80013de:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013e0:	4622      	mov	r2, r4
 80013e2:	2100      	movs	r1, #0
 80013e4:	a802      	add	r0, sp, #8
 80013e6:	f003 ff4f 	bl	8005288 <memset>
  if(hspi->Instance==SPI1)
 80013ea:	682a      	ldr	r2, [r5, #0]
 80013ec:	4b18      	ldr	r3, [pc, #96]	; (8001450 <HAL_SPI_MspInit+0x78>)
 80013ee:	429a      	cmp	r2, r3
 80013f0:	d12c      	bne.n	800144c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80013f2:	f503 4360 	add.w	r3, r3, #57344	; 0xe000
 80013f6:	6999      	ldr	r1, [r3, #24]
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013f8:	4816      	ldr	r0, [pc, #88]	; (8001454 <HAL_SPI_MspInit+0x7c>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 80013fa:	f441 5180 	orr.w	r1, r1, #4096	; 0x1000
 80013fe:	6199      	str	r1, [r3, #24]
 8001400:	6999      	ldr	r1, [r3, #24]
 8001402:	f401 5180 	and.w	r1, r1, #4096	; 0x1000
 8001406:	9100      	str	r1, [sp, #0]
 8001408:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800140a:	6999      	ldr	r1, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800140c:	2228      	movs	r2, #40	; 0x28
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800140e:	f041 0108 	orr.w	r1, r1, #8
 8001412:	6199      	str	r1, [r3, #24]
 8001414:	699b      	ldr	r3, [r3, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001416:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001418:	f003 0308 	and.w	r3, r3, #8
 800141c:	9301      	str	r3, [sp, #4]
 800141e:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001420:	2302      	movs	r3, #2
 8001422:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001426:	2303      	movs	r3, #3
 8001428:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800142a:	f000 fda1 	bl	8001f70 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800142e:	2300      	movs	r3, #0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001430:	4808      	ldr	r0, [pc, #32]	; (8001454 <HAL_SPI_MspInit+0x7c>)
 8001432:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001434:	e9cd 3303 	strd	r3, r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001438:	9402      	str	r4, [sp, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800143a:	f000 fd99 	bl	8001f70 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_SPI1_ENABLE();
 800143e:	4a06      	ldr	r2, [pc, #24]	; (8001458 <HAL_SPI_MspInit+0x80>)
 8001440:	6853      	ldr	r3, [r2, #4]
 8001442:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001446:	f043 0301 	orr.w	r3, r3, #1
 800144a:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800144c:	b007      	add	sp, #28
 800144e:	bd30      	pop	{r4, r5, pc}
 8001450:	40013000 	.word	0x40013000
 8001454:	40010c00 	.word	0x40010c00
 8001458:	40010000 	.word	0x40010000

0800145c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800145c:	b537      	push	{r0, r1, r2, r4, r5, lr}
  if(htim_base->Instance==TIM1)
 800145e:	6803      	ldr	r3, [r0, #0]
 8001460:	4a37      	ldr	r2, [pc, #220]	; (8001540 <HAL_TIM_Base_MspInit+0xe4>)
{
 8001462:	4605      	mov	r5, r0
  if(htim_base->Instance==TIM1)
 8001464:	4293      	cmp	r3, r2
 8001466:	d15c      	bne.n	8001522 <HAL_TIM_Base_MspInit+0xc6>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001468:	4b36      	ldr	r3, [pc, #216]	; (8001544 <HAL_TIM_Base_MspInit+0xe8>)

    /* TIM1 DMA Init */
    /* TIM1_CH3 Init */
    hdma_tim1_ch3.Instance = DMA1_Channel6;
 800146a:	4c37      	ldr	r4, [pc, #220]	; (8001548 <HAL_TIM_Base_MspInit+0xec>)
    __HAL_RCC_TIM1_CLK_ENABLE();
 800146c:	699a      	ldr	r2, [r3, #24]
    hdma_tim1_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800146e:	f8df e0dc 	ldr.w	lr, [pc, #220]	; 800154c <HAL_TIM_Base_MspInit+0xf0>
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001472:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001476:	619a      	str	r2, [r3, #24]
 8001478:	699b      	ldr	r3, [r3, #24]
    hdma_tim1_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_tim1_ch3.Init.MemInc = DMA_MINC_ENABLE;
 800147a:	2200      	movs	r2, #0
    __HAL_RCC_TIM1_CLK_ENABLE();
 800147c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001480:	9300      	str	r3, [sp, #0]
 8001482:	9b00      	ldr	r3, [sp, #0]
    hdma_tim1_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001484:	2310      	movs	r3, #16
 8001486:	e9c4 e300 	strd	lr, r3, [r4]
    hdma_tim1_ch3.Init.MemInc = DMA_MINC_ENABLE;
 800148a:	2380      	movs	r3, #128	; 0x80
    hdma_tim1_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
    hdma_tim1_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800148c:	f44f 7180 	mov.w	r1, #256	; 0x100
    hdma_tim1_ch3.Init.MemInc = DMA_MINC_ENABLE;
 8001490:	e9c4 2302 	strd	r2, r3, [r4, #8]
    hdma_tim1_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001494:	f44f 6380 	mov.w	r3, #1024	; 0x400
    hdma_tim1_ch3.Init.Mode = DMA_CIRCULAR;
    hdma_tim1_ch3.Init.Priority = DMA_PRIORITY_HIGH;
 8001498:	2020      	movs	r0, #32
    hdma_tim1_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800149a:	e9c4 1304 	strd	r1, r3, [r4, #16]
    hdma_tim1_ch3.Init.Priority = DMA_PRIORITY_HIGH;
 800149e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80014a2:	e9c4 0306 	strd	r0, r3, [r4, #24]
    if (HAL_DMA_Init(&hdma_tim1_ch3) != HAL_OK)
 80014a6:	4620      	mov	r0, r4
 80014a8:	f000 fc02 	bl	8001cb0 <HAL_DMA_Init>
 80014ac:	b108      	cbz	r0, 80014b2 <HAL_TIM_Base_MspInit+0x56>
    {
      Error_Handler();
 80014ae:	f7ff fecd 	bl	800124c <Error_Handler>

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC3],hdma_tim1_ch3);

    /* TIM1_CH4_TRIG_COM Init */
    hdma_tim1_ch4_trig_com.Instance = DMA1_Channel4;
    hdma_tim1_ch4_trig_com.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80014b2:	2310      	movs	r3, #16
 80014b4:	4826      	ldr	r0, [pc, #152]	; (8001550 <HAL_TIM_Base_MspInit+0xf4>)
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC3],hdma_tim1_ch3);
 80014b6:	62ec      	str	r4, [r5, #44]	; 0x2c
 80014b8:	6265      	str	r5, [r4, #36]	; 0x24
    hdma_tim1_ch4_trig_com.Instance = DMA1_Channel4;
 80014ba:	4c26      	ldr	r4, [pc, #152]	; (8001554 <HAL_TIM_Base_MspInit+0xf8>)
    hdma_tim1_ch4_trig_com.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_tim1_ch4_trig_com.Init.MemInc = DMA_MINC_ENABLE;
 80014bc:	2280      	movs	r2, #128	; 0x80
    hdma_tim1_ch4_trig_com.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80014be:	e9c4 0300 	strd	r0, r3, [r4]
    hdma_tim1_ch4_trig_com.Init.MemInc = DMA_MINC_ENABLE;
 80014c2:	2300      	movs	r3, #0
    hdma_tim1_ch4_trig_com.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
    hdma_tim1_ch4_trig_com.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80014c4:	f44f 7c80 	mov.w	ip, #256	; 0x100
    hdma_tim1_ch4_trig_com.Init.MemInc = DMA_MINC_ENABLE;
 80014c8:	e9c4 3202 	strd	r3, r2, [r4, #8]
    hdma_tim1_ch4_trig_com.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80014cc:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_tim1_ch4_trig_com.Init.Mode = DMA_NORMAL;
    hdma_tim1_ch4_trig_com.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_tim1_ch4_trig_com) != HAL_OK)
 80014d0:	4620      	mov	r0, r4
    hdma_tim1_ch4_trig_com.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80014d2:	e9c4 c204 	strd	ip, r2, [r4, #16]
    hdma_tim1_ch4_trig_com.Init.Priority = DMA_PRIORITY_LOW;
 80014d6:	e9c4 3306 	strd	r3, r3, [r4, #24]
    if (HAL_DMA_Init(&hdma_tim1_ch4_trig_com) != HAL_OK)
 80014da:	f000 fbe9 	bl	8001cb0 <HAL_DMA_Init>
 80014de:	b108      	cbz	r0, 80014e4 <HAL_TIM_Base_MspInit+0x88>
    {
      Error_Handler();
 80014e0:	f7ff feb4 	bl	800124c <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_TRIGGER],hdma_tim1_ch4_trig_com);
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_COMMUTATION],hdma_tim1_ch4_trig_com);

    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA1_Channel2;
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80014e4:	2310      	movs	r3, #16
 80014e6:	4a1c      	ldr	r2, [pc, #112]	; (8001558 <HAL_TIM_Base_MspInit+0xfc>)
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_COMMUTATION],hdma_tim1_ch4_trig_com);
 80014e8:	e9c5 440d 	strd	r4, r4, [r5, #52]	; 0x34
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC4],hdma_tim1_ch4_trig_com);
 80014ec:	632c      	str	r4, [r5, #48]	; 0x30
 80014ee:	6265      	str	r5, [r4, #36]	; 0x24
    hdma_tim1_ch1.Instance = DMA1_Channel2;
 80014f0:	4c1a      	ldr	r4, [pc, #104]	; (800155c <HAL_TIM_Base_MspInit+0x100>)
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80014f2:	f44f 7180 	mov.w	r1, #256	; 0x100
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80014f6:	e9c4 2300 	strd	r2, r3, [r4]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80014fa:	2300      	movs	r3, #0
 80014fc:	2280      	movs	r2, #128	; 0x80
 80014fe:	e9c4 3202 	strd	r3, r2, [r4, #8]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001502:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 8001506:	4620      	mov	r0, r4
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001508:	e9c4 1204 	strd	r1, r2, [r4, #16]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 800150c:	e9c4 3306 	strd	r3, r3, [r4, #24]
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 8001510:	f000 fbce 	bl	8001cb0 <HAL_DMA_Init>
 8001514:	b108      	cbz	r0, 800151a <HAL_TIM_Base_MspInit+0xbe>
    {
      Error_Handler();
 8001516:	f7ff fe99 	bl	800124c <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 800151a:	626c      	str	r4, [r5, #36]	; 0x24
 800151c:	6265      	str	r5, [r4, #36]	; 0x24
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800151e:	b003      	add	sp, #12
 8001520:	bd30      	pop	{r4, r5, pc}
  else if(htim_base->Instance==TIM2)
 8001522:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001526:	d1fa      	bne.n	800151e <HAL_TIM_Base_MspInit+0xc2>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001528:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 800152c:	69da      	ldr	r2, [r3, #28]
 800152e:	f042 0201 	orr.w	r2, r2, #1
 8001532:	61da      	str	r2, [r3, #28]
 8001534:	69db      	ldr	r3, [r3, #28]
 8001536:	f003 0301 	and.w	r3, r3, #1
 800153a:	9301      	str	r3, [sp, #4]
 800153c:	9b01      	ldr	r3, [sp, #4]
}
 800153e:	e7ee      	b.n	800151e <HAL_TIM_Base_MspInit+0xc2>
 8001540:	40012c00 	.word	0x40012c00
 8001544:	40021000 	.word	0x40021000
 8001548:	2000011c 	.word	0x2000011c
 800154c:	4002006c 	.word	0x4002006c
 8001550:	40020044 	.word	0x40020044
 8001554:	20000160 	.word	0x20000160
 8001558:	4002001c 	.word	0x4002001c
 800155c:	200000d8 	.word	0x200000d8

08001560 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001560:	b510      	push	{r4, lr}
 8001562:	4604      	mov	r4, r0
 8001564:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001566:	2210      	movs	r2, #16
 8001568:	2100      	movs	r1, #0
 800156a:	a802      	add	r0, sp, #8
 800156c:	f003 fe8c 	bl	8005288 <memset>
  if(htim->Instance==TIM1)
 8001570:	6822      	ldr	r2, [r4, #0]
 8001572:	4b0d      	ldr	r3, [pc, #52]	; (80015a8 <HAL_TIM_MspPostInit+0x48>)
 8001574:	429a      	cmp	r2, r3
 8001576:	d114      	bne.n	80015a2 <HAL_TIM_MspPostInit+0x42>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001578:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 800157c:	699a      	ldr	r2, [r3, #24]
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = TX_Q_PWM_Pin|AUDIO_PWM_Pin|TX_Q_PWMA11_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800157e:	480b      	ldr	r0, [pc, #44]	; (80015ac <HAL_TIM_MspPostInit+0x4c>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001580:	f042 0204 	orr.w	r2, r2, #4
 8001584:	619a      	str	r2, [r3, #24]
 8001586:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001588:	f44f 6250 	mov.w	r2, #3328	; 0xd00
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800158c:	f003 0304 	and.w	r3, r3, #4
 8001590:	9301      	str	r3, [sp, #4]
 8001592:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001594:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001596:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001598:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800159c:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800159e:	f000 fce7 	bl	8001f70 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80015a2:	b006      	add	sp, #24
 80015a4:	bd10      	pop	{r4, pc}
 80015a6:	bf00      	nop
 80015a8:	40012c00 	.word	0x40012c00
 80015ac:	40010800 	.word	0x40010800

080015b0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80015b0:	b510      	push	{r4, lr}
 80015b2:	4604      	mov	r4, r0
 80015b4:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015b6:	2210      	movs	r2, #16
 80015b8:	2100      	movs	r1, #0
 80015ba:	a802      	add	r0, sp, #8
 80015bc:	f003 fe64 	bl	8005288 <memset>
  if(huart->Instance==USART1)
 80015c0:	6822      	ldr	r2, [r4, #0]
 80015c2:	4b1d      	ldr	r3, [pc, #116]	; (8001638 <HAL_UART_MspInit+0x88>)
 80015c4:	429a      	cmp	r2, r3
 80015c6:	d135      	bne.n	8001634 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80015c8:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 80015cc:	699a      	ldr	r2, [r3, #24]
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015ce:	481b      	ldr	r0, [pc, #108]	; (800163c <HAL_UART_MspInit+0x8c>)
    __HAL_RCC_USART1_CLK_ENABLE();
 80015d0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80015d4:	619a      	str	r2, [r3, #24]
 80015d6:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015d8:	a902      	add	r1, sp, #8
    __HAL_RCC_USART1_CLK_ENABLE();
 80015da:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80015de:	9200      	str	r2, [sp, #0]
 80015e0:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015e2:	699a      	ldr	r2, [r3, #24]

    GPIO_InitStruct.Pin = GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015e4:	2400      	movs	r4, #0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015e6:	f042 0208 	orr.w	r2, r2, #8
 80015ea:	619a      	str	r2, [r3, #24]
 80015ec:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015ee:	2240      	movs	r2, #64	; 0x40
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015f0:	f003 0308 	and.w	r3, r3, #8
 80015f4:	9301      	str	r3, [sp, #4]
 80015f6:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015f8:	2302      	movs	r3, #2
 80015fa:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015fe:	2303      	movs	r3, #3
 8001600:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001602:	f000 fcb5 	bl	8001f70 <HAL_GPIO_Init>
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001606:	2380      	movs	r3, #128	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001608:	480c      	ldr	r0, [pc, #48]	; (800163c <HAL_UART_MspInit+0x8c>)
 800160a:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800160c:	e9cd 3402 	strd	r3, r4, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001610:	9404      	str	r4, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001612:	f000 fcad 	bl	8001f70 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART1_ENABLE();
 8001616:	4a0a      	ldr	r2, [pc, #40]	; (8001640 <HAL_UART_MspInit+0x90>)

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001618:	2025      	movs	r0, #37	; 0x25
    __HAL_AFIO_REMAP_USART1_ENABLE();
 800161a:	6853      	ldr	r3, [r2, #4]
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800161c:	4621      	mov	r1, r4
    __HAL_AFIO_REMAP_USART1_ENABLE();
 800161e:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001622:	f043 0304 	orr.w	r3, r3, #4
 8001626:	6053      	str	r3, [r2, #4]
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001628:	4622      	mov	r2, r4
 800162a:	f000 faed 	bl	8001c08 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800162e:	2025      	movs	r0, #37	; 0x25
 8001630:	f000 fb1c 	bl	8001c6c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001634:	b006      	add	sp, #24
 8001636:	bd10      	pop	{r4, pc}
 8001638:	40013800 	.word	0x40013800
 800163c:	40010c00 	.word	0x40010c00
 8001640:	40010000 	.word	0x40010000

08001644 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001644:	e7fe      	b.n	8001644 <NMI_Handler>

08001646 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001646:	e7fe      	b.n	8001646 <HardFault_Handler>

08001648 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001648:	e7fe      	b.n	8001648 <MemManage_Handler>

0800164a <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800164a:	e7fe      	b.n	800164a <BusFault_Handler>

0800164c <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800164c:	e7fe      	b.n	800164c <UsageFault_Handler>

0800164e <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800164e:	4770      	bx	lr

08001650 <DebugMon_Handler>:
 8001650:	4770      	bx	lr

08001652 <PendSV_Handler>:
 8001652:	4770      	bx	lr

08001654 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001654:	f000 b87c 	b.w	8001750 <HAL_IncTick>

08001658 <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001658:	4801      	ldr	r0, [pc, #4]	; (8001660 <DMA1_Channel1_IRQHandler+0x8>)
 800165a:	f000 bbf7 	b.w	8001e4c <HAL_DMA_IRQHandler>
 800165e:	bf00      	nop
 8001660:	20000094 	.word	0x20000094

08001664 <DMA1_Channel2_IRQHandler>:
void DMA1_Channel2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 8001664:	4801      	ldr	r0, [pc, #4]	; (800166c <DMA1_Channel2_IRQHandler+0x8>)
 8001666:	f000 bbf1 	b.w	8001e4c <HAL_DMA_IRQHandler>
 800166a:	bf00      	nop
 800166c:	200000d8 	.word	0x200000d8

08001670 <DMA1_Channel4_IRQHandler>:
void DMA1_Channel4_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch4_trig_com);
 8001670:	4801      	ldr	r0, [pc, #4]	; (8001678 <DMA1_Channel4_IRQHandler+0x8>)
 8001672:	f000 bbeb 	b.w	8001e4c <HAL_DMA_IRQHandler>
 8001676:	bf00      	nop
 8001678:	20000160 	.word	0x20000160

0800167c <DMA1_Channel6_IRQHandler>:
void DMA1_Channel6_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch3);
 800167c:	4801      	ldr	r0, [pc, #4]	; (8001684 <DMA1_Channel6_IRQHandler+0x8>)
 800167e:	f000 bbe5 	b.w	8001e4c <HAL_DMA_IRQHandler>
 8001682:	bf00      	nop
 8001684:	2000011c 	.word	0x2000011c

08001688 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001688:	4801      	ldr	r0, [pc, #4]	; (8001690 <USART1_IRQHandler+0x8>)
 800168a:	f002 b901 	b.w	8003890 <HAL_UART_IRQHandler>
 800168e:	bf00      	nop
 8001690:	200002e0 	.word	0x200002e0

08001694 <SystemInit>:

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001694:	4770      	bx	lr
	...

08001698 <Reset_Handler>:
 8001698:	480c      	ldr	r0, [pc, #48]	; (80016cc <LoopFillZerobss+0x12>)
 800169a:	490d      	ldr	r1, [pc, #52]	; (80016d0 <LoopFillZerobss+0x16>)
 800169c:	4a0d      	ldr	r2, [pc, #52]	; (80016d4 <LoopFillZerobss+0x1a>)
 800169e:	2300      	movs	r3, #0
 80016a0:	e002      	b.n	80016a8 <LoopCopyDataInit>

080016a2 <CopyDataInit>:
 80016a2:	58d4      	ldr	r4, [r2, r3]
 80016a4:	50c4      	str	r4, [r0, r3]
 80016a6:	3304      	adds	r3, #4

080016a8 <LoopCopyDataInit>:
 80016a8:	18c4      	adds	r4, r0, r3
 80016aa:	428c      	cmp	r4, r1
 80016ac:	d3f9      	bcc.n	80016a2 <CopyDataInit>
 80016ae:	4a0a      	ldr	r2, [pc, #40]	; (80016d8 <LoopFillZerobss+0x1e>)
 80016b0:	4c0a      	ldr	r4, [pc, #40]	; (80016dc <LoopFillZerobss+0x22>)
 80016b2:	2300      	movs	r3, #0
 80016b4:	e001      	b.n	80016ba <LoopFillZerobss>

080016b6 <FillZerobss>:
 80016b6:	6013      	str	r3, [r2, #0]
 80016b8:	3204      	adds	r2, #4

080016ba <LoopFillZerobss>:
 80016ba:	42a2      	cmp	r2, r4
 80016bc:	d3fb      	bcc.n	80016b6 <FillZerobss>
 80016be:	f7ff ffe9 	bl	8001694 <SystemInit>
 80016c2:	f003 fdbd 	bl	8005240 <__libc_init_array>
 80016c6:	f7ff fba1 	bl	8000e0c <main>
 80016ca:	4770      	bx	lr
 80016cc:	20000000 	.word	0x20000000
 80016d0:	20000014 	.word	0x20000014
 80016d4:	08005368 	.word	0x08005368
 80016d8:	20000014 	.word	0x20000014
 80016dc:	20001974 	.word	0x20001974

080016e0 <ADC1_2_IRQHandler>:
 80016e0:	e7fe      	b.n	80016e0 <ADC1_2_IRQHandler>
	...

080016e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016e4:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80016e6:	4b0e      	ldr	r3, [pc, #56]	; (8001720 <HAL_InitTick+0x3c>)
{
 80016e8:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80016ea:	7818      	ldrb	r0, [r3, #0]
 80016ec:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80016f0:	fbb3 f3f0 	udiv	r3, r3, r0
 80016f4:	4a0b      	ldr	r2, [pc, #44]	; (8001724 <HAL_InitTick+0x40>)
 80016f6:	6810      	ldr	r0, [r2, #0]
 80016f8:	fbb0 f0f3 	udiv	r0, r0, r3
 80016fc:	f000 fac4 	bl	8001c88 <HAL_SYSTICK_Config>
 8001700:	4604      	mov	r4, r0
 8001702:	b958      	cbnz	r0, 800171c <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001704:	2d0f      	cmp	r5, #15
 8001706:	d809      	bhi.n	800171c <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001708:	4602      	mov	r2, r0
 800170a:	4629      	mov	r1, r5
 800170c:	f04f 30ff 	mov.w	r0, #4294967295
 8001710:	f000 fa7a 	bl	8001c08 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001714:	4620      	mov	r0, r4
 8001716:	4b04      	ldr	r3, [pc, #16]	; (8001728 <HAL_InitTick+0x44>)
 8001718:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 800171a:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800171c:	2001      	movs	r0, #1
 800171e:	e7fc      	b.n	800171a <HAL_InitTick+0x36>
 8001720:	20000004 	.word	0x20000004
 8001724:	20000000 	.word	0x20000000
 8001728:	20000008 	.word	0x20000008

0800172c <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800172c:	4a07      	ldr	r2, [pc, #28]	; (800174c <HAL_Init+0x20>)
{
 800172e:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001730:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001732:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001734:	f043 0310 	orr.w	r3, r3, #16
 8001738:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800173a:	f000 fa53 	bl	8001be4 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800173e:	200f      	movs	r0, #15
 8001740:	f7ff ffd0 	bl	80016e4 <HAL_InitTick>
  HAL_MspInit();
 8001744:	f7ff fd84 	bl	8001250 <HAL_MspInit>
}
 8001748:	2000      	movs	r0, #0
 800174a:	bd08      	pop	{r3, pc}
 800174c:	40022000 	.word	0x40022000

08001750 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001750:	4a03      	ldr	r2, [pc, #12]	; (8001760 <HAL_IncTick+0x10>)
 8001752:	4b04      	ldr	r3, [pc, #16]	; (8001764 <HAL_IncTick+0x14>)
 8001754:	6811      	ldr	r1, [r2, #0]
 8001756:	781b      	ldrb	r3, [r3, #0]
 8001758:	440b      	add	r3, r1
 800175a:	6013      	str	r3, [r2, #0]
}
 800175c:	4770      	bx	lr
 800175e:	bf00      	nop
 8001760:	20000324 	.word	0x20000324
 8001764:	20000004 	.word	0x20000004

08001768 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001768:	4b01      	ldr	r3, [pc, #4]	; (8001770 <HAL_GetTick+0x8>)
 800176a:	6818      	ldr	r0, [r3, #0]
}
 800176c:	4770      	bx	lr
 800176e:	bf00      	nop
 8001770:	20000324 	.word	0x20000324

08001774 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001774:	b538      	push	{r3, r4, r5, lr}
 8001776:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001778:	f7ff fff6 	bl	8001768 <HAL_GetTick>
 800177c:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800177e:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8001780:	bf1e      	ittt	ne
 8001782:	4b04      	ldrne	r3, [pc, #16]	; (8001794 <HAL_Delay+0x20>)
 8001784:	781b      	ldrbne	r3, [r3, #0]
 8001786:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001788:	f7ff ffee 	bl	8001768 <HAL_GetTick>
 800178c:	1b43      	subs	r3, r0, r5
 800178e:	42a3      	cmp	r3, r4
 8001790:	d3fa      	bcc.n	8001788 <HAL_Delay+0x14>
  {
  }
}
 8001792:	bd38      	pop	{r3, r4, r5, pc}
 8001794:	20000004 	.word	0x20000004

08001798 <ADC_DMAConvCplt>:
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001798:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 800179a:	b510      	push	{r4, lr}
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800179c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800179e:	f012 0f50 	tst.w	r2, #80	; 0x50
 80017a2:	d11b      	bne.n	80017dc <ADC_DMAConvCplt+0x44>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80017a4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80017a6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80017aa:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80017ac:	681a      	ldr	r2, [r3, #0]
 80017ae:	6892      	ldr	r2, [r2, #8]
 80017b0:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 80017b4:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 80017b8:	d10c      	bne.n	80017d4 <ADC_DMAConvCplt+0x3c>
 80017ba:	7b1a      	ldrb	r2, [r3, #12]
 80017bc:	b952      	cbnz	r2, 80017d4 <ADC_DMAConvCplt+0x3c>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80017be:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80017c0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80017c4:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80017c6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80017c8:	04d2      	lsls	r2, r2, #19
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80017ca:	bf5e      	ittt	pl
 80017cc:	6a9a      	ldrpl	r2, [r3, #40]	; 0x28
 80017ce:	f042 0201 	orrpl.w	r2, r2, #1
 80017d2:	629a      	strpl	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80017d4:	4618      	mov	r0, r3
 80017d6:	f002 fb46 	bl	8003e66 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80017da:	bd10      	pop	{r4, pc}
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80017dc:	6a1b      	ldr	r3, [r3, #32]
}
 80017de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80017e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017e4:	4718      	bx	r3

080017e6 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80017e6:	b508      	push	{r3, lr}
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80017e8:	6a40      	ldr	r0, [r0, #36]	; 0x24
 80017ea:	f002 fb3b 	bl	8003e64 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80017ee:	bd08      	pop	{r3, pc}

080017f0 <HAL_ADC_ErrorCallback>:
 80017f0:	4770      	bx	lr

080017f2 <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80017f2:	6a40      	ldr	r0, [r0, #36]	; 0x24
{
 80017f4:	b508      	push	{r3, lr}
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80017f6:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80017f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80017fc:	6283      	str	r3, [r0, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80017fe:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8001800:	f043 0304 	orr.w	r3, r3, #4
 8001804:	62c3      	str	r3, [r0, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001806:	f7ff fff3 	bl	80017f0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800180a:	bd08      	pop	{r3, pc}

0800180c <HAL_ADC_ConfigChannel>:
  __IO uint32_t wait_loop_index = 0U;
 800180c:	2300      	movs	r3, #0
{ 
 800180e:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 8001810:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8001812:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
{ 
 8001816:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 8001818:	2b01      	cmp	r3, #1
 800181a:	d06c      	beq.n	80018f6 <HAL_ADC_ConfigChannel+0xea>
 800181c:	2301      	movs	r3, #1
 800181e:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  if (sConfig->Rank < 7U)
 8001822:	684d      	ldr	r5, [r1, #4]
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001824:	6802      	ldr	r2, [r0, #0]
  if (sConfig->Rank < 7U)
 8001826:	2d06      	cmp	r5, #6
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001828:	6808      	ldr	r0, [r1, #0]
 800182a:	eb05 0385 	add.w	r3, r5, r5, lsl #2
  if (sConfig->Rank < 7U)
 800182e:	d822      	bhi.n	8001876 <HAL_ADC_ConfigChannel+0x6a>
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001830:	261f      	movs	r6, #31
 8001832:	6b55      	ldr	r5, [r2, #52]	; 0x34
 8001834:	3b05      	subs	r3, #5
 8001836:	409e      	lsls	r6, r3
 8001838:	ea25 0506 	bic.w	r5, r5, r6
 800183c:	fa00 f303 	lsl.w	r3, r0, r3
 8001840:	432b      	orrs	r3, r5
 8001842:	6353      	str	r3, [r2, #52]	; 0x34
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001844:	2809      	cmp	r0, #9
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001846:	688b      	ldr	r3, [r1, #8]
 8001848:	eb00 0540 	add.w	r5, r0, r0, lsl #1
 800184c:	f04f 0107 	mov.w	r1, #7
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001850:	d929      	bls.n	80018a6 <HAL_ADC_ConfigChannel+0x9a>
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001852:	68d6      	ldr	r6, [r2, #12]
 8001854:	3d1e      	subs	r5, #30
 8001856:	40a9      	lsls	r1, r5
 8001858:	ea26 0101 	bic.w	r1, r6, r1
 800185c:	40ab      	lsls	r3, r5
 800185e:	430b      	orrs	r3, r1
 8001860:	60d3      	str	r3, [r2, #12]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001862:	f1a0 0310 	sub.w	r3, r0, #16
 8001866:	2b01      	cmp	r3, #1
 8001868:	d925      	bls.n	80018b6 <HAL_ADC_ConfigChannel+0xaa>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800186a:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 800186c:	2300      	movs	r3, #0
 800186e:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
}
 8001872:	b002      	add	sp, #8
 8001874:	bd70      	pop	{r4, r5, r6, pc}
  else if (sConfig->Rank < 13U)
 8001876:	2d0c      	cmp	r5, #12
 8001878:	f04f 051f 	mov.w	r5, #31
 800187c:	d809      	bhi.n	8001892 <HAL_ADC_ConfigChannel+0x86>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800187e:	6b16      	ldr	r6, [r2, #48]	; 0x30
 8001880:	3b23      	subs	r3, #35	; 0x23
 8001882:	409d      	lsls	r5, r3
 8001884:	ea26 0505 	bic.w	r5, r6, r5
 8001888:	fa00 f303 	lsl.w	r3, r0, r3
 800188c:	432b      	orrs	r3, r5
 800188e:	6313      	str	r3, [r2, #48]	; 0x30
 8001890:	e7d8      	b.n	8001844 <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001892:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
 8001894:	3b41      	subs	r3, #65	; 0x41
 8001896:	409d      	lsls	r5, r3
 8001898:	ea26 0505 	bic.w	r5, r6, r5
 800189c:	fa00 f303 	lsl.w	r3, r0, r3
 80018a0:	432b      	orrs	r3, r5
 80018a2:	62d3      	str	r3, [r2, #44]	; 0x2c
 80018a4:	e7ce      	b.n	8001844 <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80018a6:	6910      	ldr	r0, [r2, #16]
 80018a8:	40a9      	lsls	r1, r5
 80018aa:	ea20 0101 	bic.w	r1, r0, r1
 80018ae:	40ab      	lsls	r3, r5
 80018b0:	430b      	orrs	r3, r1
 80018b2:	6113      	str	r3, [r2, #16]
 80018b4:	e7d9      	b.n	800186a <HAL_ADC_ConfigChannel+0x5e>
    if (hadc->Instance == ADC1)
 80018b6:	4b11      	ldr	r3, [pc, #68]	; (80018fc <HAL_ADC_ConfigChannel+0xf0>)
 80018b8:	429a      	cmp	r2, r3
 80018ba:	d116      	bne.n	80018ea <HAL_ADC_ConfigChannel+0xde>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80018bc:	6893      	ldr	r3, [r2, #8]
 80018be:	021b      	lsls	r3, r3, #8
 80018c0:	d4d3      	bmi.n	800186a <HAL_ADC_ConfigChannel+0x5e>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80018c2:	6893      	ldr	r3, [r2, #8]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80018c4:	2810      	cmp	r0, #16
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80018c6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80018ca:	6093      	str	r3, [r2, #8]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80018cc:	d1cd      	bne.n	800186a <HAL_ADC_ConfigChannel+0x5e>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80018ce:	4b0c      	ldr	r3, [pc, #48]	; (8001900 <HAL_ADC_ConfigChannel+0xf4>)
 80018d0:	4a0c      	ldr	r2, [pc, #48]	; (8001904 <HAL_ADC_ConfigChannel+0xf8>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	fbb3 f3f2 	udiv	r3, r3, r2
 80018d8:	220a      	movs	r2, #10
 80018da:	4353      	muls	r3, r2
            wait_loop_index--;
 80018dc:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 80018de:	9b01      	ldr	r3, [sp, #4]
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d0c2      	beq.n	800186a <HAL_ADC_ConfigChannel+0x5e>
            wait_loop_index--;
 80018e4:	9b01      	ldr	r3, [sp, #4]
 80018e6:	3b01      	subs	r3, #1
 80018e8:	e7f8      	b.n	80018dc <HAL_ADC_ConfigChannel+0xd0>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80018ea:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 80018ec:	2001      	movs	r0, #1
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80018ee:	f043 0320 	orr.w	r3, r3, #32
 80018f2:	62a3      	str	r3, [r4, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 80018f4:	e7ba      	b.n	800186c <HAL_ADC_ConfigChannel+0x60>
  __HAL_LOCK(hadc);
 80018f6:	2002      	movs	r0, #2
 80018f8:	e7bb      	b.n	8001872 <HAL_ADC_ConfigChannel+0x66>
 80018fa:	bf00      	nop
 80018fc:	40012400 	.word	0x40012400
 8001900:	20000000 	.word	0x20000000
 8001904:	000f4240 	.word	0x000f4240

08001908 <ADC_Enable>:
  __IO uint32_t wait_loop_index = 0U;
 8001908:	2300      	movs	r3, #0
{
 800190a:	b537      	push	{r0, r1, r2, r4, r5, lr}
  __IO uint32_t wait_loop_index = 0U;
 800190c:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 800190e:	6803      	ldr	r3, [r0, #0]
{
 8001910:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001912:	689a      	ldr	r2, [r3, #8]
 8001914:	07d2      	lsls	r2, r2, #31
 8001916:	d502      	bpl.n	800191e <ADC_Enable+0x16>
  return HAL_OK;
 8001918:	2000      	movs	r0, #0
}
 800191a:	b003      	add	sp, #12
 800191c:	bd30      	pop	{r4, r5, pc}
    __HAL_ADC_ENABLE(hadc);
 800191e:	689a      	ldr	r2, [r3, #8]
 8001920:	f042 0201 	orr.w	r2, r2, #1
 8001924:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001926:	4b14      	ldr	r3, [pc, #80]	; (8001978 <ADC_Enable+0x70>)
 8001928:	4a14      	ldr	r2, [pc, #80]	; (800197c <ADC_Enable+0x74>)
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	fbb3 f3f2 	udiv	r3, r3, r2
      wait_loop_index--;
 8001930:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 8001932:	9b01      	ldr	r3, [sp, #4]
 8001934:	b9e3      	cbnz	r3, 8001970 <ADC_Enable+0x68>
    tickstart = HAL_GetTick();
 8001936:	f7ff ff17 	bl	8001768 <HAL_GetTick>
 800193a:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 800193c:	6823      	ldr	r3, [r4, #0]
 800193e:	689b      	ldr	r3, [r3, #8]
 8001940:	07db      	lsls	r3, r3, #31
 8001942:	d4e9      	bmi.n	8001918 <ADC_Enable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001944:	f7ff ff10 	bl	8001768 <HAL_GetTick>
 8001948:	1b40      	subs	r0, r0, r5
 800194a:	2802      	cmp	r0, #2
 800194c:	d9f6      	bls.n	800193c <ADC_Enable+0x34>
        if(ADC_IS_ENABLE(hadc) == RESET)
 800194e:	6823      	ldr	r3, [r4, #0]
 8001950:	689b      	ldr	r3, [r3, #8]
 8001952:	f013 0301 	ands.w	r3, r3, #1
 8001956:	d1f1      	bne.n	800193c <ADC_Enable+0x34>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001958:	6aa2      	ldr	r2, [r4, #40]	; 0x28
          return HAL_ERROR;
 800195a:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800195c:	f042 0210 	orr.w	r2, r2, #16
 8001960:	62a2      	str	r2, [r4, #40]	; 0x28
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001962:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
          __HAL_UNLOCK(hadc);
 8001964:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001968:	f042 0201 	orr.w	r2, r2, #1
 800196c:	62e2      	str	r2, [r4, #44]	; 0x2c
          return HAL_ERROR;
 800196e:	e7d4      	b.n	800191a <ADC_Enable+0x12>
      wait_loop_index--;
 8001970:	9b01      	ldr	r3, [sp, #4]
 8001972:	3b01      	subs	r3, #1
 8001974:	e7dc      	b.n	8001930 <ADC_Enable+0x28>
 8001976:	bf00      	nop
 8001978:	20000000 	.word	0x20000000
 800197c:	000f4240 	.word	0x000f4240

08001980 <HAL_ADC_Start_DMA>:
{
 8001980:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8001984:	4b40      	ldr	r3, [pc, #256]	; (8001a88 <HAL_ADC_Start_DMA+0x108>)
{
 8001986:	4690      	mov	r8, r2
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8001988:	6802      	ldr	r2, [r0, #0]
{
 800198a:	4604      	mov	r4, r0
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 800198c:	429a      	cmp	r2, r3
{
 800198e:	460f      	mov	r7, r1
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8001990:	d002      	beq.n	8001998 <HAL_ADC_Start_DMA+0x18>
 8001992:	493e      	ldr	r1, [pc, #248]	; (8001a8c <HAL_ADC_Start_DMA+0x10c>)
 8001994:	428a      	cmp	r2, r1
 8001996:	d103      	bne.n	80019a0 <HAL_ADC_Start_DMA+0x20>
 8001998:	685b      	ldr	r3, [r3, #4]
 800199a:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 800199e:	d16e      	bne.n	8001a7e <HAL_ADC_Start_DMA+0xfe>
    __HAL_LOCK(hadc);
 80019a0:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 80019a4:	2b01      	cmp	r3, #1
 80019a6:	d06c      	beq.n	8001a82 <HAL_ADC_Start_DMA+0x102>
 80019a8:	2301      	movs	r3, #1
    tmp_hal_status = ADC_Enable(hadc);
 80019aa:	4620      	mov	r0, r4
    __HAL_LOCK(hadc);
 80019ac:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
    tmp_hal_status = ADC_Enable(hadc);
 80019b0:	f7ff ffaa 	bl	8001908 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 80019b4:	4606      	mov	r6, r0
 80019b6:	2800      	cmp	r0, #0
 80019b8:	d15d      	bne.n	8001a76 <HAL_ADC_Start_DMA+0xf6>
      ADC_STATE_CLR_SET(hadc->State,
 80019ba:	6aa5      	ldr	r5, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80019bc:	6821      	ldr	r1, [r4, #0]
 80019be:	4b33      	ldr	r3, [pc, #204]	; (8001a8c <HAL_ADC_Start_DMA+0x10c>)
      ADC_STATE_CLR_SET(hadc->State,
 80019c0:	f425 6570 	bic.w	r5, r5, #3840	; 0xf00
 80019c4:	f025 0501 	bic.w	r5, r5, #1
 80019c8:	f445 7580 	orr.w	r5, r5, #256	; 0x100
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80019cc:	4299      	cmp	r1, r3
      ADC_STATE_CLR_SET(hadc->State,
 80019ce:	62a5      	str	r5, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80019d0:	d104      	bne.n	80019dc <HAL_ADC_Start_DMA+0x5c>
 80019d2:	4a2d      	ldr	r2, [pc, #180]	; (8001a88 <HAL_ADC_Start_DMA+0x108>)
 80019d4:	6853      	ldr	r3, [r2, #4]
 80019d6:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 80019da:	d13e      	bne.n	8001a5a <HAL_ADC_Start_DMA+0xda>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80019dc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80019de:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80019e2:	62a3      	str	r3, [r4, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80019e4:	684b      	ldr	r3, [r1, #4]
 80019e6:	055a      	lsls	r2, r3, #21
 80019e8:	d505      	bpl.n	80019f6 <HAL_ADC_Start_DMA+0x76>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80019ea:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80019ec:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80019f0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80019f4:	62a3      	str	r3, [r4, #40]	; 0x28
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80019f6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80019f8:	6a20      	ldr	r0, [r4, #32]
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80019fa:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80019fe:	bf18      	it	ne
 8001a00:	6ae3      	ldrne	r3, [r4, #44]	; 0x2c
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001a02:	463a      	mov	r2, r7
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001a04:	bf18      	it	ne
 8001a06:	f023 0306 	bicne.w	r3, r3, #6
        ADC_CLEAR_ERRORCODE(hadc);
 8001a0a:	62e3      	str	r3, [r4, #44]	; 0x2c
      __HAL_UNLOCK(hadc);
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001a12:	4b1f      	ldr	r3, [pc, #124]	; (8001a90 <HAL_ADC_Start_DMA+0x110>)
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001a14:	314c      	adds	r1, #76	; 0x4c
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001a16:	6283      	str	r3, [r0, #40]	; 0x28
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001a18:	4b1e      	ldr	r3, [pc, #120]	; (8001a94 <HAL_ADC_Start_DMA+0x114>)
 8001a1a:	62c3      	str	r3, [r0, #44]	; 0x2c
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001a1c:	4b1e      	ldr	r3, [pc, #120]	; (8001a98 <HAL_ADC_Start_DMA+0x118>)
 8001a1e:	6303      	str	r3, [r0, #48]	; 0x30
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001a20:	f06f 0302 	mvn.w	r3, #2
 8001a24:	f841 3c4c 	str.w	r3, [r1, #-76]
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001a28:	f851 3c44 	ldr.w	r3, [r1, #-68]
 8001a2c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a30:	f841 3c44 	str.w	r3, [r1, #-68]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001a34:	4643      	mov	r3, r8
 8001a36:	f000 f969 	bl	8001d0c <HAL_DMA_Start_IT>
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8001a3a:	6823      	ldr	r3, [r4, #0]
 8001a3c:	689a      	ldr	r2, [r3, #8]
 8001a3e:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8001a42:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001a46:	689a      	ldr	r2, [r3, #8]
 8001a48:	bf0c      	ite	eq
 8001a4a:	f442 02a0 	orreq.w	r2, r2, #5242880	; 0x500000
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001a4e:	f442 1280 	orrne.w	r2, r2, #1048576	; 0x100000
 8001a52:	609a      	str	r2, [r3, #8]
}
 8001a54:	4630      	mov	r0, r6
 8001a56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001a5a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001a5c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001a60:	62a3      	str	r3, [r4, #40]	; 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001a62:	6853      	ldr	r3, [r2, #4]
 8001a64:	055b      	lsls	r3, r3, #21
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001a66:	bf41      	itttt	mi
 8001a68:	6aa0      	ldrmi	r0, [r4, #40]	; 0x28
 8001a6a:	f420 5040 	bicmi.w	r0, r0, #12288	; 0x3000
 8001a6e:	f440 5080 	orrmi.w	r0, r0, #4096	; 0x1000
 8001a72:	62a0      	strmi	r0, [r4, #40]	; 0x28
 8001a74:	e7bf      	b.n	80019f6 <HAL_ADC_Start_DMA+0x76>
      __HAL_UNLOCK(hadc);
 8001a76:	2300      	movs	r3, #0
 8001a78:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 8001a7c:	e7ea      	b.n	8001a54 <HAL_ADC_Start_DMA+0xd4>
    tmp_hal_status = HAL_ERROR;
 8001a7e:	2601      	movs	r6, #1
 8001a80:	e7e8      	b.n	8001a54 <HAL_ADC_Start_DMA+0xd4>
    __HAL_LOCK(hadc);
 8001a82:	2602      	movs	r6, #2
 8001a84:	e7e6      	b.n	8001a54 <HAL_ADC_Start_DMA+0xd4>
 8001a86:	bf00      	nop
 8001a88:	40012400 	.word	0x40012400
 8001a8c:	40012800 	.word	0x40012800
 8001a90:	08001799 	.word	0x08001799
 8001a94:	080017e7 	.word	0x080017e7
 8001a98:	080017f3 	.word	0x080017f3

08001a9c <ADC_ConversionStop_Disable>:
{
 8001a9c:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001a9e:	6803      	ldr	r3, [r0, #0]
{
 8001aa0:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001aa2:	689a      	ldr	r2, [r3, #8]
 8001aa4:	07d1      	lsls	r1, r2, #31
 8001aa6:	d401      	bmi.n	8001aac <ADC_ConversionStop_Disable+0x10>
  return HAL_OK;
 8001aa8:	2000      	movs	r0, #0
}
 8001aaa:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_DISABLE(hadc);
 8001aac:	689a      	ldr	r2, [r3, #8]
 8001aae:	f022 0201 	bic.w	r2, r2, #1
 8001ab2:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8001ab4:	f7ff fe58 	bl	8001768 <HAL_GetTick>
 8001ab8:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001aba:	6823      	ldr	r3, [r4, #0]
 8001abc:	689b      	ldr	r3, [r3, #8]
 8001abe:	07db      	lsls	r3, r3, #31
 8001ac0:	d5f2      	bpl.n	8001aa8 <ADC_ConversionStop_Disable+0xc>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001ac2:	f7ff fe51 	bl	8001768 <HAL_GetTick>
 8001ac6:	1b40      	subs	r0, r0, r5
 8001ac8:	2802      	cmp	r0, #2
 8001aca:	d9f6      	bls.n	8001aba <ADC_ConversionStop_Disable+0x1e>
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001acc:	6823      	ldr	r3, [r4, #0]
 8001ace:	689b      	ldr	r3, [r3, #8]
 8001ad0:	07da      	lsls	r2, r3, #31
 8001ad2:	d5f2      	bpl.n	8001aba <ADC_ConversionStop_Disable+0x1e>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ad4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
          return HAL_ERROR;
 8001ad6:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ad8:	f043 0310 	orr.w	r3, r3, #16
 8001adc:	62a3      	str	r3, [r4, #40]	; 0x28
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ade:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001ae0:	f043 0301 	orr.w	r3, r3, #1
 8001ae4:	62e3      	str	r3, [r4, #44]	; 0x2c
          return HAL_ERROR;
 8001ae6:	e7e0      	b.n	8001aaa <ADC_ConversionStop_Disable+0xe>

08001ae8 <HAL_ADC_Init>:
{
 8001ae8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(hadc == NULL)
 8001aea:	4604      	mov	r4, r0
 8001aec:	2800      	cmp	r0, #0
 8001aee:	d06e      	beq.n	8001bce <HAL_ADC_Init+0xe6>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001af0:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001af2:	b923      	cbnz	r3, 8001afe <HAL_ADC_Init+0x16>
    ADC_CLEAR_ERRORCODE(hadc);
 8001af4:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Lock = HAL_UNLOCKED;
 8001af6:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    HAL_ADC_MspInit(hadc);
 8001afa:	f7ff fbcb 	bl	8001294 <HAL_ADC_MspInit>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001afe:	4620      	mov	r0, r4
 8001b00:	f7ff ffcc 	bl	8001a9c <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001b04:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001b06:	f013 0310 	ands.w	r3, r3, #16
 8001b0a:	d162      	bne.n	8001bd2 <HAL_ADC_Init+0xea>
 8001b0c:	2800      	cmp	r0, #0
 8001b0e:	d160      	bne.n	8001bd2 <HAL_ADC_Init+0xea>
    ADC_STATE_CLR_SET(hadc->State,
 8001b10:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001b12:	69e5      	ldr	r5, [r4, #28]
 8001b14:	6861      	ldr	r1, [r4, #4]
    ADC_STATE_CLR_SET(hadc->State,
 8001b16:	f422 5288 	bic.w	r2, r2, #4352	; 0x1100
 8001b1a:	f022 0202 	bic.w	r2, r2, #2
 8001b1e:	f042 0202 	orr.w	r2, r2, #2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001b22:	4329      	orrs	r1, r5
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001b24:	68a5      	ldr	r5, [r4, #8]
    ADC_STATE_CLR_SET(hadc->State,
 8001b26:	62a2      	str	r2, [r4, #40]	; 0x28
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001b28:	7b22      	ldrb	r2, [r4, #12]
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001b2a:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001b2e:	ea41 0142 	orr.w	r1, r1, r2, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001b32:	d037      	beq.n	8001ba4 <HAL_ADC_Init+0xbc>
 8001b34:	2d01      	cmp	r5, #1
 8001b36:	bf14      	ite	ne
 8001b38:	2700      	movne	r7, #0
 8001b3a:	f44f 7780 	moveq.w	r7, #256	; 0x100
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001b3e:	7d26      	ldrb	r6, [r4, #20]
 8001b40:	2e01      	cmp	r6, #1
 8001b42:	d106      	bne.n	8001b52 <HAL_ADC_Init+0x6a>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001b44:	bb82      	cbnz	r2, 8001ba8 <HAL_ADC_Init+0xc0>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001b46:	69a2      	ldr	r2, [r4, #24]
 8001b48:	3a01      	subs	r2, #1
 8001b4a:	ea47 3642 	orr.w	r6, r7, r2, lsl #13
 8001b4e:	f446 6700 	orr.w	r7, r6, #2048	; 0x800
      MODIFY_REG(hadc->Instance->CR1,
 8001b52:	6822      	ldr	r2, [r4, #0]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001b54:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
      MODIFY_REG(hadc->Instance->CR1,
 8001b58:	6856      	ldr	r6, [r2, #4]
 8001b5a:	f426 4669 	bic.w	r6, r6, #59648	; 0xe900
 8001b5e:	ea46 0607 	orr.w	r6, r6, r7
 8001b62:	6056      	str	r6, [r2, #4]
      MODIFY_REG(hadc->Instance->CR2,
 8001b64:	6897      	ldr	r7, [r2, #8]
 8001b66:	4e1d      	ldr	r6, [pc, #116]	; (8001bdc <HAL_ADC_Init+0xf4>)
 8001b68:	ea06 0607 	and.w	r6, r6, r7
 8001b6c:	ea46 0601 	orr.w	r6, r6, r1
 8001b70:	6096      	str	r6, [r2, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001b72:	d001      	beq.n	8001b78 <HAL_ADC_Init+0x90>
 8001b74:	2d01      	cmp	r5, #1
 8001b76:	d102      	bne.n	8001b7e <HAL_ADC_Init+0x96>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001b78:	6923      	ldr	r3, [r4, #16]
 8001b7a:	3b01      	subs	r3, #1
 8001b7c:	051b      	lsls	r3, r3, #20
    MODIFY_REG(hadc->Instance->SQR1,
 8001b7e:	6ad5      	ldr	r5, [r2, #44]	; 0x2c
 8001b80:	f425 0570 	bic.w	r5, r5, #15728640	; 0xf00000
 8001b84:	432b      	orrs	r3, r5
 8001b86:	62d3      	str	r3, [r2, #44]	; 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001b88:	6892      	ldr	r2, [r2, #8]
 8001b8a:	4b15      	ldr	r3, [pc, #84]	; (8001be0 <HAL_ADC_Init+0xf8>)
 8001b8c:	4013      	ands	r3, r2
 8001b8e:	4299      	cmp	r1, r3
 8001b90:	d113      	bne.n	8001bba <HAL_ADC_Init+0xd2>
      ADC_CLEAR_ERRORCODE(hadc);
 8001b92:	2300      	movs	r3, #0
 8001b94:	62e3      	str	r3, [r4, #44]	; 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 8001b96:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001b98:	f023 0303 	bic.w	r3, r3, #3
 8001b9c:	f043 0301 	orr.w	r3, r3, #1
 8001ba0:	62a3      	str	r3, [r4, #40]	; 0x28
}
 8001ba2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001ba4:	462f      	mov	r7, r5
 8001ba6:	e7ca      	b.n	8001b3e <HAL_ADC_Init+0x56>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001ba8:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001baa:	f042 0220 	orr.w	r2, r2, #32
 8001bae:	62a2      	str	r2, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001bb0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001bb2:	f042 0201 	orr.w	r2, r2, #1
 8001bb6:	62e2      	str	r2, [r4, #44]	; 0x2c
 8001bb8:	e7cb      	b.n	8001b52 <HAL_ADC_Init+0x6a>
      ADC_STATE_CLR_SET(hadc->State,
 8001bba:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001bbc:	f023 0312 	bic.w	r3, r3, #18
 8001bc0:	f043 0310 	orr.w	r3, r3, #16
 8001bc4:	62a3      	str	r3, [r4, #40]	; 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001bc6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001bc8:	f043 0301 	orr.w	r3, r3, #1
 8001bcc:	62e3      	str	r3, [r4, #44]	; 0x2c
    return HAL_ERROR;
 8001bce:	2001      	movs	r0, #1
 8001bd0:	e7e7      	b.n	8001ba2 <HAL_ADC_Init+0xba>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001bd2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001bd4:	f043 0310 	orr.w	r3, r3, #16
 8001bd8:	62a3      	str	r3, [r4, #40]	; 0x28
    tmp_hal_status = HAL_ERROR;
 8001bda:	e7f8      	b.n	8001bce <HAL_ADC_Init+0xe6>
 8001bdc:	ffe1f7fd 	.word	0xffe1f7fd
 8001be0:	ff1f0efe 	.word	0xff1f0efe

08001be4 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001be4:	4907      	ldr	r1, [pc, #28]	; (8001c04 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001be6:	0203      	lsls	r3, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001be8:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001bea:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001bee:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8001bf2:	0412      	lsls	r2, r2, #16
 8001bf4:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001bf6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001bf8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001bfc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8001c00:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8001c02:	4770      	bx	lr
 8001c04:	e000ed00 	.word	0xe000ed00

08001c08 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c08:	4b16      	ldr	r3, [pc, #88]	; (8001c64 <HAL_NVIC_SetPriority+0x5c>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c0a:	b530      	push	{r4, r5, lr}
 8001c0c:	68dc      	ldr	r4, [r3, #12]
 8001c0e:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c12:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c16:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c18:	2b04      	cmp	r3, #4
 8001c1a:	bf28      	it	cs
 8001c1c:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c1e:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c20:	f04f 35ff 	mov.w	r5, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c24:	bf98      	it	ls
 8001c26:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c28:	fa05 f303 	lsl.w	r3, r5, r3
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c2c:	bf88      	it	hi
 8001c2e:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c30:	ea21 0303 	bic.w	r3, r1, r3
 8001c34:	40a3      	lsls	r3, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c36:	fa05 f404 	lsl.w	r4, r5, r4
 8001c3a:	ea22 0204 	bic.w	r2, r2, r4
  if ((int32_t)(IRQn) >= 0)
 8001c3e:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c40:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c44:	bfac      	ite	ge
 8001c46:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c4a:	4a07      	ldrlt	r2, [pc, #28]	; (8001c68 <HAL_NVIC_SetPriority+0x60>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c4c:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8001c50:	b2db      	uxtb	r3, r3
 8001c52:	bfab      	itete	ge
 8001c54:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c58:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c5c:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c60:	5413      	strblt	r3, [r2, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001c62:	bd30      	pop	{r4, r5, pc}
 8001c64:	e000ed00 	.word	0xe000ed00
 8001c68:	e000ed14 	.word	0xe000ed14

08001c6c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001c6c:	2800      	cmp	r0, #0
 8001c6e:	db08      	blt.n	8001c82 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c70:	2301      	movs	r3, #1
 8001c72:	0942      	lsrs	r2, r0, #5
 8001c74:	f000 001f 	and.w	r0, r0, #31
 8001c78:	fa03 f000 	lsl.w	r0, r3, r0
 8001c7c:	4b01      	ldr	r3, [pc, #4]	; (8001c84 <HAL_NVIC_EnableIRQ+0x18>)
 8001c7e:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001c82:	4770      	bx	lr
 8001c84:	e000e100 	.word	0xe000e100

08001c88 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c88:	3801      	subs	r0, #1
 8001c8a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001c8e:	d20b      	bcs.n	8001ca8 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c90:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c94:	21f0      	movs	r1, #240	; 0xf0
 8001c96:	4a05      	ldr	r2, [pc, #20]	; (8001cac <HAL_SYSTICK_Config+0x24>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c98:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c9a:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c9e:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ca0:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ca2:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ca4:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ca6:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001ca8:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001caa:	4770      	bx	lr
 8001cac:	e000ed00 	.word	0xe000ed00

08001cb0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001cb0:	b510      	push	{r4, lr}
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001cb2:	b320      	cbz	r0, 8001cfe <HAL_DMA_Init+0x4e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001cb4:	2214      	movs	r2, #20
 8001cb6:	6801      	ldr	r1, [r0, #0]
 8001cb8:	4b12      	ldr	r3, [pc, #72]	; (8001d04 <HAL_DMA_Init+0x54>)
 8001cba:	440b      	add	r3, r1
 8001cbc:	fbb3 f3f2 	udiv	r3, r3, r2
 8001cc0:	009b      	lsls	r3, r3, #2
 8001cc2:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001cc4:	4b10      	ldr	r3, [pc, #64]	; (8001d08 <HAL_DMA_Init+0x58>)

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001cc6:	680a      	ldr	r2, [r1, #0]
  hdma->DmaBaseAddress = DMA1;
 8001cc8:	63c3      	str	r3, [r0, #60]	; 0x3c
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001cca:	e9d0 3401 	ldrd	r3, r4, [r0, #4]
 8001cce:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001cd0:	68c4      	ldr	r4, [r0, #12]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001cd2:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001cd6:	4323      	orrs	r3, r4
 8001cd8:	6904      	ldr	r4, [r0, #16]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001cda:	f022 0230 	bic.w	r2, r2, #48	; 0x30
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001cde:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ce0:	6944      	ldr	r4, [r0, #20]
 8001ce2:	4323      	orrs	r3, r4
 8001ce4:	6984      	ldr	r4, [r0, #24]
 8001ce6:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 8001ce8:	69c4      	ldr	r4, [r0, #28]
 8001cea:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 8001cec:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001cee:	600b      	str	r3, [r1, #0]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001cf0:	f44f 7280 	mov.w	r2, #256	; 0x100
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001cf4:	2300      	movs	r3, #0
  hdma->Lock = HAL_UNLOCKED;
 8001cf6:	8402      	strh	r2, [r0, #32]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001cf8:	6383      	str	r3, [r0, #56]	; 0x38

  return HAL_OK;
 8001cfa:	4618      	mov	r0, r3
}
 8001cfc:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001cfe:	2001      	movs	r0, #1
 8001d00:	e7fc      	b.n	8001cfc <HAL_DMA_Init+0x4c>
 8001d02:	bf00      	nop
 8001d04:	bffdfff8 	.word	0xbffdfff8
 8001d08:	40020000 	.word	0x40020000

08001d0c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001d0c:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001d0e:	f890 4020 	ldrb.w	r4, [r0, #32]
 8001d12:	2c01      	cmp	r4, #1
 8001d14:	d034      	beq.n	8001d80 <HAL_DMA_Start_IT+0x74>
 8001d16:	2401      	movs	r4, #1
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001d18:	f890 5021 	ldrb.w	r5, [r0, #33]	; 0x21
  __HAL_LOCK(hdma);
 8001d1c:	f880 4020 	strb.w	r4, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 8001d20:	42a5      	cmp	r5, r4
 8001d22:	f04f 0600 	mov.w	r6, #0
 8001d26:	f04f 0402 	mov.w	r4, #2
 8001d2a:	d127      	bne.n	8001d7c <HAL_DMA_Start_IT+0x70>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001d2c:	f880 4021 	strb.w	r4, [r0, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001d30:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d32:	6386      	str	r6, [r0, #56]	; 0x38
    __HAL_DMA_DISABLE(hdma);
 8001d34:	6826      	ldr	r6, [r4, #0]
 8001d36:	f026 0601 	bic.w	r6, r6, #1
 8001d3a:	6026      	str	r6, [r4, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001d3c:	e9d0 670f 	ldrd	r6, r7, [r0, #60]	; 0x3c
 8001d40:	40bd      	lsls	r5, r7
 8001d42:	6075      	str	r5, [r6, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001d44:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001d46:	6843      	ldr	r3, [r0, #4]
 8001d48:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback)
 8001d4a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001d4c:	bf0b      	itete	eq
 8001d4e:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8001d50:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8001d52:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8001d54:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback)
 8001d56:	b14b      	cbz	r3, 8001d6c <HAL_DMA_Start_IT+0x60>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001d58:	6823      	ldr	r3, [r4, #0]
 8001d5a:	f043 030e 	orr.w	r3, r3, #14
  HAL_StatusTypeDef status = HAL_OK;
 8001d5e:	2000      	movs	r0, #0
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001d60:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8001d62:	6823      	ldr	r3, [r4, #0]
 8001d64:	f043 0301 	orr.w	r3, r3, #1
 8001d68:	6023      	str	r3, [r4, #0]
}
 8001d6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001d6c:	6823      	ldr	r3, [r4, #0]
 8001d6e:	f023 0304 	bic.w	r3, r3, #4
 8001d72:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001d74:	6823      	ldr	r3, [r4, #0]
 8001d76:	f043 030a 	orr.w	r3, r3, #10
 8001d7a:	e7f0      	b.n	8001d5e <HAL_DMA_Start_IT+0x52>
    __HAL_UNLOCK(hdma); 
 8001d7c:	f880 6020 	strb.w	r6, [r0, #32]
  __HAL_LOCK(hdma);
 8001d80:	2002      	movs	r0, #2
 8001d82:	e7f2      	b.n	8001d6a <HAL_DMA_Start_IT+0x5e>

08001d84 <HAL_DMA_Abort>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001d84:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 8001d88:	2b02      	cmp	r3, #2
 8001d8a:	d006      	beq.n	8001d9a <HAL_DMA_Abort+0x16>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d8c:	2304      	movs	r3, #4
 8001d8e:	6383      	str	r3, [r0, #56]	; 0x38
    __HAL_UNLOCK(hdma);
 8001d90:	2300      	movs	r3, #0
 8001d92:	f880 3020 	strb.w	r3, [r0, #32]
    return HAL_ERROR;
 8001d96:	2001      	movs	r0, #1
 8001d98:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001d9a:	6803      	ldr	r3, [r0, #0]
 8001d9c:	681a      	ldr	r2, [r3, #0]
 8001d9e:	f022 020e 	bic.w	r2, r2, #14
 8001da2:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8001da4:	681a      	ldr	r2, [r3, #0]
 8001da6:	f022 0201 	bic.w	r2, r2, #1
 8001daa:	601a      	str	r2, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001dac:	2301      	movs	r3, #1
 8001dae:	e9d0 210f 	ldrd	r2, r1, [r0, #60]	; 0x3c
 8001db2:	408b      	lsls	r3, r1
 8001db4:	6053      	str	r3, [r2, #4]
  __HAL_UNLOCK(hdma);      
 8001db6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001dba:	8403      	strh	r3, [r0, #32]
  return status; 
 8001dbc:	2000      	movs	r0, #0
}
 8001dbe:	4770      	bx	lr

08001dc0 <HAL_DMA_Abort_IT>:
{  
 8001dc0:	b508      	push	{r3, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001dc2:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 8001dc6:	2b02      	cmp	r3, #2
 8001dc8:	d003      	beq.n	8001dd2 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001dca:	2304      	movs	r3, #4
 8001dcc:	6383      	str	r3, [r0, #56]	; 0x38
    status = HAL_ERROR;
 8001dce:	2001      	movs	r0, #1
}
 8001dd0:	bd08      	pop	{r3, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001dd2:	6803      	ldr	r3, [r0, #0]
 8001dd4:	681a      	ldr	r2, [r3, #0]
 8001dd6:	f022 020e 	bic.w	r2, r2, #14
 8001dda:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8001ddc:	681a      	ldr	r2, [r3, #0]
 8001dde:	f022 0201 	bic.w	r2, r2, #1
 8001de2:	601a      	str	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001de4:	4a17      	ldr	r2, [pc, #92]	; (8001e44 <HAL_DMA_Abort_IT+0x84>)
 8001de6:	4293      	cmp	r3, r2
 8001de8:	d01c      	beq.n	8001e24 <HAL_DMA_Abort_IT+0x64>
 8001dea:	3214      	adds	r2, #20
 8001dec:	4293      	cmp	r3, r2
 8001dee:	d01b      	beq.n	8001e28 <HAL_DMA_Abort_IT+0x68>
 8001df0:	3214      	adds	r2, #20
 8001df2:	4293      	cmp	r3, r2
 8001df4:	d01a      	beq.n	8001e2c <HAL_DMA_Abort_IT+0x6c>
 8001df6:	3214      	adds	r2, #20
 8001df8:	4293      	cmp	r3, r2
 8001dfa:	d01a      	beq.n	8001e32 <HAL_DMA_Abort_IT+0x72>
 8001dfc:	3214      	adds	r2, #20
 8001dfe:	4293      	cmp	r3, r2
 8001e00:	d01a      	beq.n	8001e38 <HAL_DMA_Abort_IT+0x78>
 8001e02:	3214      	adds	r2, #20
 8001e04:	4293      	cmp	r3, r2
 8001e06:	bf0c      	ite	eq
 8001e08:	f44f 1380 	moveq.w	r3, #1048576	; 0x100000
 8001e0c:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
 8001e10:	4a0d      	ldr	r2, [pc, #52]	; (8001e48 <HAL_DMA_Abort_IT+0x88>)
 8001e12:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hdma);
 8001e14:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001e18:	8403      	strh	r3, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 8001e1a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001e1c:	b17b      	cbz	r3, 8001e3e <HAL_DMA_Abort_IT+0x7e>
      hdma->XferAbortCallback(hdma);
 8001e1e:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8001e20:	2000      	movs	r0, #0
 8001e22:	e7d5      	b.n	8001dd0 <HAL_DMA_Abort_IT+0x10>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001e24:	2301      	movs	r3, #1
 8001e26:	e7f3      	b.n	8001e10 <HAL_DMA_Abort_IT+0x50>
 8001e28:	2310      	movs	r3, #16
 8001e2a:	e7f1      	b.n	8001e10 <HAL_DMA_Abort_IT+0x50>
 8001e2c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001e30:	e7ee      	b.n	8001e10 <HAL_DMA_Abort_IT+0x50>
 8001e32:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e36:	e7eb      	b.n	8001e10 <HAL_DMA_Abort_IT+0x50>
 8001e38:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001e3c:	e7e8      	b.n	8001e10 <HAL_DMA_Abort_IT+0x50>
  HAL_StatusTypeDef status = HAL_OK;
 8001e3e:	4618      	mov	r0, r3
 8001e40:	e7c6      	b.n	8001dd0 <HAL_DMA_Abort_IT+0x10>
 8001e42:	bf00      	nop
 8001e44:	40020008 	.word	0x40020008
 8001e48:	40020000 	.word	0x40020000

08001e4c <HAL_DMA_IRQHandler>:
{
 8001e4c:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001e4e:	2504      	movs	r5, #4
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001e50:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001e52:	6c02      	ldr	r2, [r0, #64]	; 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001e54:	6834      	ldr	r4, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8001e56:	6803      	ldr	r3, [r0, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001e58:	4095      	lsls	r5, r2
 8001e5a:	4225      	tst	r5, r4
  uint32_t source_it = hdma->Instance->CCR;
 8001e5c:	6819      	ldr	r1, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001e5e:	d032      	beq.n	8001ec6 <HAL_DMA_IRQHandler+0x7a>
 8001e60:	074d      	lsls	r5, r1, #29
 8001e62:	d530      	bpl.n	8001ec6 <HAL_DMA_IRQHandler+0x7a>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001e64:	681a      	ldr	r2, [r3, #0]
 8001e66:	0696      	lsls	r6, r2, #26
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001e68:	bf5e      	ittt	pl
 8001e6a:	681a      	ldrpl	r2, [r3, #0]
 8001e6c:	f022 0204 	bicpl.w	r2, r2, #4
 8001e70:	601a      	strpl	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001e72:	4a3d      	ldr	r2, [pc, #244]	; (8001f68 <HAL_DMA_IRQHandler+0x11c>)
 8001e74:	4293      	cmp	r3, r2
 8001e76:	d019      	beq.n	8001eac <HAL_DMA_IRQHandler+0x60>
 8001e78:	3214      	adds	r2, #20
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	d018      	beq.n	8001eb0 <HAL_DMA_IRQHandler+0x64>
 8001e7e:	3214      	adds	r2, #20
 8001e80:	4293      	cmp	r3, r2
 8001e82:	d017      	beq.n	8001eb4 <HAL_DMA_IRQHandler+0x68>
 8001e84:	3214      	adds	r2, #20
 8001e86:	4293      	cmp	r3, r2
 8001e88:	d017      	beq.n	8001eba <HAL_DMA_IRQHandler+0x6e>
 8001e8a:	3214      	adds	r2, #20
 8001e8c:	4293      	cmp	r3, r2
 8001e8e:	d017      	beq.n	8001ec0 <HAL_DMA_IRQHandler+0x74>
 8001e90:	3214      	adds	r2, #20
 8001e92:	4293      	cmp	r3, r2
 8001e94:	bf0c      	ite	eq
 8001e96:	f44f 0380 	moveq.w	r3, #4194304	; 0x400000
 8001e9a:	f04f 6380 	movne.w	r3, #67108864	; 0x4000000
 8001e9e:	4a33      	ldr	r2, [pc, #204]	; (8001f6c <HAL_DMA_IRQHandler+0x120>)
 8001ea0:	6053      	str	r3, [r2, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 8001ea2:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if (hdma->XferErrorCallback != NULL)
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d05c      	beq.n	8001f62 <HAL_DMA_IRQHandler+0x116>
}
 8001ea8:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8001eaa:	4718      	bx	r3
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001eac:	2304      	movs	r3, #4
 8001eae:	e7f6      	b.n	8001e9e <HAL_DMA_IRQHandler+0x52>
 8001eb0:	2340      	movs	r3, #64	; 0x40
 8001eb2:	e7f4      	b.n	8001e9e <HAL_DMA_IRQHandler+0x52>
 8001eb4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001eb8:	e7f1      	b.n	8001e9e <HAL_DMA_IRQHandler+0x52>
 8001eba:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001ebe:	e7ee      	b.n	8001e9e <HAL_DMA_IRQHandler+0x52>
 8001ec0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001ec4:	e7eb      	b.n	8001e9e <HAL_DMA_IRQHandler+0x52>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001ec6:	2502      	movs	r5, #2
 8001ec8:	4095      	lsls	r5, r2
 8001eca:	4225      	tst	r5, r4
 8001ecc:	d035      	beq.n	8001f3a <HAL_DMA_IRQHandler+0xee>
 8001ece:	078d      	lsls	r5, r1, #30
 8001ed0:	d533      	bpl.n	8001f3a <HAL_DMA_IRQHandler+0xee>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001ed2:	681a      	ldr	r2, [r3, #0]
 8001ed4:	0694      	lsls	r4, r2, #26
 8001ed6:	d406      	bmi.n	8001ee6 <HAL_DMA_IRQHandler+0x9a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001ed8:	681a      	ldr	r2, [r3, #0]
 8001eda:	f022 020a 	bic.w	r2, r2, #10
 8001ede:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8001ee0:	2201      	movs	r2, #1
 8001ee2:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001ee6:	4a20      	ldr	r2, [pc, #128]	; (8001f68 <HAL_DMA_IRQHandler+0x11c>)
 8001ee8:	4293      	cmp	r3, r2
 8001eea:	d019      	beq.n	8001f20 <HAL_DMA_IRQHandler+0xd4>
 8001eec:	3214      	adds	r2, #20
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d018      	beq.n	8001f24 <HAL_DMA_IRQHandler+0xd8>
 8001ef2:	3214      	adds	r2, #20
 8001ef4:	4293      	cmp	r3, r2
 8001ef6:	d017      	beq.n	8001f28 <HAL_DMA_IRQHandler+0xdc>
 8001ef8:	3214      	adds	r2, #20
 8001efa:	4293      	cmp	r3, r2
 8001efc:	d017      	beq.n	8001f2e <HAL_DMA_IRQHandler+0xe2>
 8001efe:	3214      	adds	r2, #20
 8001f00:	4293      	cmp	r3, r2
 8001f02:	d017      	beq.n	8001f34 <HAL_DMA_IRQHandler+0xe8>
 8001f04:	3214      	adds	r2, #20
 8001f06:	4293      	cmp	r3, r2
 8001f08:	bf0c      	ite	eq
 8001f0a:	f44f 1300 	moveq.w	r3, #2097152	; 0x200000
 8001f0e:	f04f 7300 	movne.w	r3, #33554432	; 0x2000000
 8001f12:	4a16      	ldr	r2, [pc, #88]	; (8001f6c <HAL_DMA_IRQHandler+0x120>)
 8001f14:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hdma);
 8001f16:	2300      	movs	r3, #0
 8001f18:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 8001f1c:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001f1e:	e7c1      	b.n	8001ea4 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001f20:	2302      	movs	r3, #2
 8001f22:	e7f6      	b.n	8001f12 <HAL_DMA_IRQHandler+0xc6>
 8001f24:	2320      	movs	r3, #32
 8001f26:	e7f4      	b.n	8001f12 <HAL_DMA_IRQHandler+0xc6>
 8001f28:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001f2c:	e7f1      	b.n	8001f12 <HAL_DMA_IRQHandler+0xc6>
 8001f2e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001f32:	e7ee      	b.n	8001f12 <HAL_DMA_IRQHandler+0xc6>
 8001f34:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001f38:	e7eb      	b.n	8001f12 <HAL_DMA_IRQHandler+0xc6>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001f3a:	2508      	movs	r5, #8
 8001f3c:	4095      	lsls	r5, r2
 8001f3e:	4225      	tst	r5, r4
 8001f40:	d00f      	beq.n	8001f62 <HAL_DMA_IRQHandler+0x116>
 8001f42:	0709      	lsls	r1, r1, #28
 8001f44:	d50d      	bpl.n	8001f62 <HAL_DMA_IRQHandler+0x116>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001f46:	6819      	ldr	r1, [r3, #0]
 8001f48:	f021 010e 	bic.w	r1, r1, #14
 8001f4c:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001f4e:	2301      	movs	r3, #1
 8001f50:	fa03 f202 	lsl.w	r2, r3, r2
 8001f54:	6072      	str	r2, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001f56:	6383      	str	r3, [r0, #56]	; 0x38
    __HAL_UNLOCK(hdma);
 8001f58:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001f5c:	8403      	strh	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 8001f5e:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8001f60:	e7a0      	b.n	8001ea4 <HAL_DMA_IRQHandler+0x58>
}
 8001f62:	bc70      	pop	{r4, r5, r6}
 8001f64:	4770      	bx	lr
 8001f66:	bf00      	nop
 8001f68:	40020008 	.word	0x40020008
 8001f6c:	40020000 	.word	0x40020000

08001f70 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f70:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001f74:	2200      	movs	r2, #0
  uint32_t position = 0x00u;
 8001f76:	4616      	mov	r6, r2
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001f78:	4f64      	ldr	r7, [pc, #400]	; (800210c <HAL_GPIO_Init+0x19c>)
 8001f7a:	4b65      	ldr	r3, [pc, #404]	; (8002110 <HAL_GPIO_Init+0x1a0>)
      switch (GPIO_Init->Mode)
 8001f7c:	f8df c194 	ldr.w	ip, [pc, #404]	; 8002114 <HAL_GPIO_Init+0x1a4>
 8001f80:	f8df e194 	ldr.w	lr, [pc, #404]	; 8002118 <HAL_GPIO_Init+0x1a8>
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f84:	680d      	ldr	r5, [r1, #0]
 8001f86:	fa35 f406 	lsrs.w	r4, r5, r6
 8001f8a:	d102      	bne.n	8001f92 <HAL_GPIO_Init+0x22>
      }
    }

	position++;
  }
}
 8001f8c:	b003      	add	sp, #12
 8001f8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ioposition = (0x01uL << position);
 8001f92:	f04f 0801 	mov.w	r8, #1
 8001f96:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f9a:	ea05 0408 	and.w	r4, r5, r8
    if (iocurrent == ioposition)
 8001f9e:	ea38 0505 	bics.w	r5, r8, r5
 8001fa2:	d17b      	bne.n	800209c <HAL_GPIO_Init+0x12c>
      switch (GPIO_Init->Mode)
 8001fa4:	684d      	ldr	r5, [r1, #4]
 8001fa6:	2d03      	cmp	r5, #3
 8001fa8:	d807      	bhi.n	8001fba <HAL_GPIO_Init+0x4a>
 8001faa:	3d01      	subs	r5, #1
 8001fac:	2d02      	cmp	r5, #2
 8001fae:	f200 8088 	bhi.w	80020c2 <HAL_GPIO_Init+0x152>
 8001fb2:	e8df f005 	tbb	[pc, r5]
 8001fb6:	9b96      	.short	0x9b96
 8001fb8:	a1          	.byte	0xa1
 8001fb9:	00          	.byte	0x00
 8001fba:	2d12      	cmp	r5, #18
 8001fbc:	f000 8099 	beq.w	80020f2 <HAL_GPIO_Init+0x182>
 8001fc0:	d86e      	bhi.n	80020a0 <HAL_GPIO_Init+0x130>
 8001fc2:	2d11      	cmp	r5, #17
 8001fc4:	f000 808f 	beq.w	80020e6 <HAL_GPIO_Init+0x176>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001fc8:	2cff      	cmp	r4, #255	; 0xff
 8001fca:	bf98      	it	ls
 8001fcc:	4682      	movls	sl, r0
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001fce:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001fd2:	bf88      	it	hi
 8001fd4:	f100 0a04 	addhi.w	sl, r0, #4
 8001fd8:	ea4f 0586 	mov.w	r5, r6, lsl #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001fdc:	f8da 8000 	ldr.w	r8, [sl]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001fe0:	bf88      	it	hi
 8001fe2:	3d20      	subhi	r5, #32
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001fe4:	fa09 fb05 	lsl.w	fp, r9, r5
 8001fe8:	ea28 080b 	bic.w	r8, r8, fp
 8001fec:	fa02 f505 	lsl.w	r5, r2, r5
 8001ff0:	ea48 0505 	orr.w	r5, r8, r5
 8001ff4:	f8ca 5000 	str.w	r5, [sl]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001ff8:	f8d1 a004 	ldr.w	sl, [r1, #4]
 8001ffc:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8002000:	d04c      	beq.n	800209c <HAL_GPIO_Init+0x12c>
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002002:	69bd      	ldr	r5, [r7, #24]
 8002004:	f026 0803 	bic.w	r8, r6, #3
 8002008:	f045 0501 	orr.w	r5, r5, #1
 800200c:	61bd      	str	r5, [r7, #24]
 800200e:	69bd      	ldr	r5, [r7, #24]
 8002010:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8002014:	f005 0501 	and.w	r5, r5, #1
 8002018:	9501      	str	r5, [sp, #4]
 800201a:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800201e:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002022:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002024:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2u];
 8002028:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800202c:	fa09 f90b 	lsl.w	r9, r9, fp
 8002030:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002034:	4d39      	ldr	r5, [pc, #228]	; (800211c <HAL_GPIO_Init+0x1ac>)
 8002036:	42a8      	cmp	r0, r5
 8002038:	d062      	beq.n	8002100 <HAL_GPIO_Init+0x190>
 800203a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800203e:	42a8      	cmp	r0, r5
 8002040:	d060      	beq.n	8002104 <HAL_GPIO_Init+0x194>
 8002042:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002046:	42a8      	cmp	r0, r5
 8002048:	d05e      	beq.n	8002108 <HAL_GPIO_Init+0x198>
 800204a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800204e:	42a8      	cmp	r0, r5
 8002050:	bf0c      	ite	eq
 8002052:	2503      	moveq	r5, #3
 8002054:	2504      	movne	r5, #4
 8002056:	fa05 f50b 	lsl.w	r5, r5, fp
 800205a:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2u] = temp;
 800205e:	f8c8 5008 	str.w	r5, [r8, #8]
          SET_BIT(EXTI->IMR, iocurrent);
 8002062:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002064:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 8002068:	bf14      	ite	ne
 800206a:	4325      	orrne	r5, r4
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800206c:	43a5      	biceq	r5, r4
 800206e:	601d      	str	r5, [r3, #0]
          SET_BIT(EXTI->EMR, iocurrent);
 8002070:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002072:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 8002076:	bf14      	ite	ne
 8002078:	4325      	orrne	r5, r4
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800207a:	43a5      	biceq	r5, r4
 800207c:	605d      	str	r5, [r3, #4]
          SET_BIT(EXTI->RTSR, iocurrent);
 800207e:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002080:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 8002084:	bf14      	ite	ne
 8002086:	4325      	orrne	r5, r4
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002088:	43a5      	biceq	r5, r4
 800208a:	609d      	str	r5, [r3, #8]
          SET_BIT(EXTI->FTSR, iocurrent);
 800208c:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800208e:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 8002092:	bf14      	ite	ne
 8002094:	432c      	orrne	r4, r5
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002096:	ea25 0404 	biceq.w	r4, r5, r4
 800209a:	60dc      	str	r4, [r3, #12]
	position++;
 800209c:	3601      	adds	r6, #1
 800209e:	e771      	b.n	8001f84 <HAL_GPIO_Init+0x14>
      switch (GPIO_Init->Mode)
 80020a0:	f8df 907c 	ldr.w	r9, [pc, #124]	; 8002120 <HAL_GPIO_Init+0x1b0>
 80020a4:	454d      	cmp	r5, r9
 80020a6:	d00c      	beq.n	80020c2 <HAL_GPIO_Init+0x152>
 80020a8:	d817      	bhi.n	80020da <HAL_GPIO_Init+0x16a>
 80020aa:	f5a9 1980 	sub.w	r9, r9, #1048576	; 0x100000
 80020ae:	454d      	cmp	r5, r9
 80020b0:	d007      	beq.n	80020c2 <HAL_GPIO_Init+0x152>
 80020b2:	f509 2970 	add.w	r9, r9, #983040	; 0xf0000
 80020b6:	454d      	cmp	r5, r9
 80020b8:	d003      	beq.n	80020c2 <HAL_GPIO_Init+0x152>
 80020ba:	f5a9 1980 	sub.w	r9, r9, #1048576	; 0x100000
 80020be:	454d      	cmp	r5, r9
 80020c0:	d182      	bne.n	8001fc8 <HAL_GPIO_Init+0x58>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80020c2:	688a      	ldr	r2, [r1, #8]
 80020c4:	b1d2      	cbz	r2, 80020fc <HAL_GPIO_Init+0x18c>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80020c6:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 80020c8:	bf08      	it	eq
 80020ca:	f8c0 8010 	streq.w	r8, [r0, #16]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80020ce:	f04f 0208 	mov.w	r2, #8
            GPIOx->BRR = ioposition;
 80020d2:	bf18      	it	ne
 80020d4:	f8c0 8014 	strne.w	r8, [r0, #20]
 80020d8:	e776      	b.n	8001fc8 <HAL_GPIO_Init+0x58>
      switch (GPIO_Init->Mode)
 80020da:	4565      	cmp	r5, ip
 80020dc:	d0f1      	beq.n	80020c2 <HAL_GPIO_Init+0x152>
 80020de:	4575      	cmp	r5, lr
 80020e0:	e7ee      	b.n	80020c0 <HAL_GPIO_Init+0x150>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80020e2:	68ca      	ldr	r2, [r1, #12]
          break;
 80020e4:	e770      	b.n	8001fc8 <HAL_GPIO_Init+0x58>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80020e6:	68ca      	ldr	r2, [r1, #12]
 80020e8:	3204      	adds	r2, #4
          break;
 80020ea:	e76d      	b.n	8001fc8 <HAL_GPIO_Init+0x58>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80020ec:	68ca      	ldr	r2, [r1, #12]
 80020ee:	3208      	adds	r2, #8
          break;
 80020f0:	e76a      	b.n	8001fc8 <HAL_GPIO_Init+0x58>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80020f2:	68ca      	ldr	r2, [r1, #12]
 80020f4:	320c      	adds	r2, #12
          break;
 80020f6:	e767      	b.n	8001fc8 <HAL_GPIO_Init+0x58>
      switch (GPIO_Init->Mode)
 80020f8:	2200      	movs	r2, #0
 80020fa:	e765      	b.n	8001fc8 <HAL_GPIO_Init+0x58>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80020fc:	2204      	movs	r2, #4
 80020fe:	e763      	b.n	8001fc8 <HAL_GPIO_Init+0x58>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002100:	2500      	movs	r5, #0
 8002102:	e7a8      	b.n	8002056 <HAL_GPIO_Init+0xe6>
 8002104:	2501      	movs	r5, #1
 8002106:	e7a6      	b.n	8002056 <HAL_GPIO_Init+0xe6>
 8002108:	2502      	movs	r5, #2
 800210a:	e7a4      	b.n	8002056 <HAL_GPIO_Init+0xe6>
 800210c:	40021000 	.word	0x40021000
 8002110:	40010400 	.word	0x40010400
 8002114:	10310000 	.word	0x10310000
 8002118:	10320000 	.word	0x10320000
 800211c:	40010800 	.word	0x40010800
 8002120:	10220000 	.word	0x10220000

08002124 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002124:	b10a      	cbz	r2, 800212a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002126:	6101      	str	r1, [r0, #16]
  }
}
 8002128:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800212a:	0409      	lsls	r1, r1, #16
 800212c:	e7fb      	b.n	8002126 <HAL_GPIO_WritePin+0x2>
	...

08002130 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002130:	b570      	push	{r4, r5, r6, lr}
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002132:	4604      	mov	r4, r0
 8002134:	b908      	cbnz	r0, 800213a <HAL_I2C_Init+0xa>
  {
    return HAL_ERROR;
 8002136:	2001      	movs	r0, #1
  hi2c->State = HAL_I2C_STATE_READY;
  hi2c->PreviousState = I2C_STATE_NONE;
  hi2c->Mode = HAL_I2C_MODE_NONE;

  return HAL_OK;
}
 8002138:	bd70      	pop	{r4, r5, r6, pc}
  if (hi2c->State == HAL_I2C_STATE_RESET)
 800213a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800213e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002142:	b91b      	cbnz	r3, 800214c <HAL_I2C_Init+0x1c>
    hi2c->Lock = HAL_UNLOCKED;
 8002144:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 8002148:	f7ff f914 	bl	8001374 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 800214c:	2324      	movs	r3, #36	; 0x24
 800214e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8002152:	6823      	ldr	r3, [r4, #0]
 8002154:	681a      	ldr	r2, [r3, #0]
 8002156:	f022 0201 	bic.w	r2, r2, #1
 800215a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800215c:	681a      	ldr	r2, [r3, #0]
 800215e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002162:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002164:	681a      	ldr	r2, [r3, #0]
 8002166:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800216a:	601a      	str	r2, [r3, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800216c:	f000 fafa 	bl	8002764 <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002170:	4a3f      	ldr	r2, [pc, #252]	; (8002270 <HAL_I2C_Init+0x140>)
 8002172:	6863      	ldr	r3, [r4, #4]
 8002174:	4293      	cmp	r3, r2
 8002176:	bf94      	ite	ls
 8002178:	4a3e      	ldrls	r2, [pc, #248]	; (8002274 <HAL_I2C_Init+0x144>)
 800217a:	4a3f      	ldrhi	r2, [pc, #252]	; (8002278 <HAL_I2C_Init+0x148>)
 800217c:	4290      	cmp	r0, r2
 800217e:	bf8c      	ite	hi
 8002180:	2200      	movhi	r2, #0
 8002182:	2201      	movls	r2, #1
 8002184:	2a00      	cmp	r2, #0
 8002186:	d1d6      	bne.n	8002136 <HAL_I2C_Init+0x6>
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002188:	4e39      	ldr	r6, [pc, #228]	; (8002270 <HAL_I2C_Init+0x140>)
  freqrange = I2C_FREQRANGE(pclk1);
 800218a:	493c      	ldr	r1, [pc, #240]	; (800227c <HAL_I2C_Init+0x14c>)
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800218c:	42b3      	cmp	r3, r6
  freqrange = I2C_FREQRANGE(pclk1);
 800218e:	fbb0 f1f1 	udiv	r1, r0, r1
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002192:	bf88      	it	hi
 8002194:	f44f 7696 	movhi.w	r6, #300	; 0x12c
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002198:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800219a:	f100 30ff 	add.w	r0, r0, #4294967295
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800219e:	6855      	ldr	r5, [r2, #4]
 80021a0:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 80021a4:	ea45 0501 	orr.w	r5, r5, r1
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80021a8:	bf82      	ittt	hi
 80021aa:	4371      	mulhi	r1, r6
 80021ac:	f44f 767a 	movhi.w	r6, #1000	; 0x3e8
 80021b0:	fbb1 f1f6 	udivhi	r1, r1, r6
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80021b4:	6055      	str	r5, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80021b6:	6a15      	ldr	r5, [r2, #32]
 80021b8:	3101      	adds	r1, #1
 80021ba:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 80021be:	4329      	orrs	r1, r5
 80021c0:	6211      	str	r1, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80021c2:	69d1      	ldr	r1, [r2, #28]
 80021c4:	4d2a      	ldr	r5, [pc, #168]	; (8002270 <HAL_I2C_Init+0x140>)
 80021c6:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 80021ca:	42ab      	cmp	r3, r5
 80021cc:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 80021d0:	d832      	bhi.n	8002238 <HAL_I2C_Init+0x108>
 80021d2:	005b      	lsls	r3, r3, #1
 80021d4:	fbb0 f0f3 	udiv	r0, r0, r3
 80021d8:	1c43      	adds	r3, r0, #1
 80021da:	f640 70fc 	movw	r0, #4092	; 0xffc
 80021de:	4203      	tst	r3, r0
 80021e0:	d042      	beq.n	8002268 <HAL_I2C_Init+0x138>
 80021e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021e6:	430b      	orrs	r3, r1
 80021e8:	61d3      	str	r3, [r2, #28]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80021ea:	6811      	ldr	r1, [r2, #0]
 80021ec:	e9d4 3007 	ldrd	r3, r0, [r4, #28]
 80021f0:	f021 01c0 	bic.w	r1, r1, #192	; 0xc0
 80021f4:	4303      	orrs	r3, r0
 80021f6:	430b      	orrs	r3, r1
 80021f8:	6013      	str	r3, [r2, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80021fa:	6891      	ldr	r1, [r2, #8]
 80021fc:	e9d4 0303 	ldrd	r0, r3, [r4, #12]
 8002200:	f421 4103 	bic.w	r1, r1, #33536	; 0x8300
 8002204:	4303      	orrs	r3, r0
 8002206:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 800220a:	430b      	orrs	r3, r1
 800220c:	6093      	str	r3, [r2, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800220e:	68d1      	ldr	r1, [r2, #12]
 8002210:	e9d4 3005 	ldrd	r3, r0, [r4, #20]
 8002214:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8002218:	4303      	orrs	r3, r0
 800221a:	430b      	orrs	r3, r1
 800221c:	60d3      	str	r3, [r2, #12]
  __HAL_I2C_ENABLE(hi2c);
 800221e:	6813      	ldr	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002220:	2000      	movs	r0, #0
  __HAL_I2C_ENABLE(hi2c);
 8002222:	f043 0301 	orr.w	r3, r3, #1
 8002226:	6013      	str	r3, [r2, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 8002228:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800222a:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800222c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002230:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002232:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
  return HAL_OK;
 8002236:	e77f      	b.n	8002138 <HAL_I2C_Init+0x8>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002238:	68a5      	ldr	r5, [r4, #8]
 800223a:	b955      	cbnz	r5, 8002252 <HAL_I2C_Init+0x122>
 800223c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8002240:	fbb0 f3f3 	udiv	r3, r0, r3
 8002244:	3301      	adds	r3, #1
 8002246:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800224a:	b17b      	cbz	r3, 800226c <HAL_I2C_Init+0x13c>
 800224c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002250:	e7c9      	b.n	80021e6 <HAL_I2C_Init+0xb6>
 8002252:	2519      	movs	r5, #25
 8002254:	436b      	muls	r3, r5
 8002256:	fbb0 f3f3 	udiv	r3, r0, r3
 800225a:	3301      	adds	r3, #1
 800225c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002260:	b123      	cbz	r3, 800226c <HAL_I2C_Init+0x13c>
 8002262:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002266:	e7be      	b.n	80021e6 <HAL_I2C_Init+0xb6>
 8002268:	2304      	movs	r3, #4
 800226a:	e7bc      	b.n	80021e6 <HAL_I2C_Init+0xb6>
 800226c:	2301      	movs	r3, #1
 800226e:	e7ba      	b.n	80021e6 <HAL_I2C_Init+0xb6>
 8002270:	000186a0 	.word	0x000186a0
 8002274:	001e847f 	.word	0x001e847f
 8002278:	003d08ff 	.word	0x003d08ff
 800227c:	000f4240 	.word	0x000f4240

08002280 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002280:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002284:	4605      	mov	r5, r0
 8002286:	b338      	cbz	r0, 80022d8 <HAL_RCC_OscConfig+0x58>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002288:	6803      	ldr	r3, [r0, #0]
 800228a:	07db      	lsls	r3, r3, #31
 800228c:	d410      	bmi.n	80022b0 <HAL_RCC_OscConfig+0x30>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800228e:	682b      	ldr	r3, [r5, #0]
 8002290:	079f      	lsls	r7, r3, #30
 8002292:	d45e      	bmi.n	8002352 <HAL_RCC_OscConfig+0xd2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002294:	682b      	ldr	r3, [r5, #0]
 8002296:	0719      	lsls	r1, r3, #28
 8002298:	f100 8095 	bmi.w	80023c6 <HAL_RCC_OscConfig+0x146>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800229c:	682b      	ldr	r3, [r5, #0]
 800229e:	075a      	lsls	r2, r3, #29
 80022a0:	f100 80c1 	bmi.w	8002426 <HAL_RCC_OscConfig+0x1a6>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80022a4:	69e8      	ldr	r0, [r5, #28]
 80022a6:	2800      	cmp	r0, #0
 80022a8:	f040 812c 	bne.w	8002504 <HAL_RCC_OscConfig+0x284>
        }
      }
    }
  }

  return HAL_OK;
 80022ac:	2000      	movs	r0, #0
 80022ae:	e029      	b.n	8002304 <HAL_RCC_OscConfig+0x84>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80022b0:	4c90      	ldr	r4, [pc, #576]	; (80024f4 <HAL_RCC_OscConfig+0x274>)
 80022b2:	6863      	ldr	r3, [r4, #4]
 80022b4:	f003 030c 	and.w	r3, r3, #12
 80022b8:	2b04      	cmp	r3, #4
 80022ba:	d007      	beq.n	80022cc <HAL_RCC_OscConfig+0x4c>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80022bc:	6863      	ldr	r3, [r4, #4]
 80022be:	f003 030c 	and.w	r3, r3, #12
 80022c2:	2b08      	cmp	r3, #8
 80022c4:	d10a      	bne.n	80022dc <HAL_RCC_OscConfig+0x5c>
 80022c6:	6863      	ldr	r3, [r4, #4]
 80022c8:	03de      	lsls	r6, r3, #15
 80022ca:	d507      	bpl.n	80022dc <HAL_RCC_OscConfig+0x5c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022cc:	6823      	ldr	r3, [r4, #0]
 80022ce:	039c      	lsls	r4, r3, #14
 80022d0:	d5dd      	bpl.n	800228e <HAL_RCC_OscConfig+0xe>
 80022d2:	686b      	ldr	r3, [r5, #4]
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d1da      	bne.n	800228e <HAL_RCC_OscConfig+0xe>
          return HAL_ERROR;
 80022d8:	2001      	movs	r0, #1
 80022da:	e013      	b.n	8002304 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022dc:	686b      	ldr	r3, [r5, #4]
 80022de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80022e2:	d112      	bne.n	800230a <HAL_RCC_OscConfig+0x8a>
 80022e4:	6823      	ldr	r3, [r4, #0]
 80022e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022ea:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80022ec:	f7ff fa3c 	bl	8001768 <HAL_GetTick>
 80022f0:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022f2:	6823      	ldr	r3, [r4, #0]
 80022f4:	0398      	lsls	r0, r3, #14
 80022f6:	d4ca      	bmi.n	800228e <HAL_RCC_OscConfig+0xe>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022f8:	f7ff fa36 	bl	8001768 <HAL_GetTick>
 80022fc:	1b80      	subs	r0, r0, r6
 80022fe:	2864      	cmp	r0, #100	; 0x64
 8002300:	d9f7      	bls.n	80022f2 <HAL_RCC_OscConfig+0x72>
            return HAL_TIMEOUT;
 8002302:	2003      	movs	r0, #3
}
 8002304:	b002      	add	sp, #8
 8002306:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800230a:	b99b      	cbnz	r3, 8002334 <HAL_RCC_OscConfig+0xb4>
 800230c:	6823      	ldr	r3, [r4, #0]
 800230e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002312:	6023      	str	r3, [r4, #0]
 8002314:	6823      	ldr	r3, [r4, #0]
 8002316:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800231a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800231c:	f7ff fa24 	bl	8001768 <HAL_GetTick>
 8002320:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002322:	6823      	ldr	r3, [r4, #0]
 8002324:	0399      	lsls	r1, r3, #14
 8002326:	d5b2      	bpl.n	800228e <HAL_RCC_OscConfig+0xe>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002328:	f7ff fa1e 	bl	8001768 <HAL_GetTick>
 800232c:	1b80      	subs	r0, r0, r6
 800232e:	2864      	cmp	r0, #100	; 0x64
 8002330:	d9f7      	bls.n	8002322 <HAL_RCC_OscConfig+0xa2>
 8002332:	e7e6      	b.n	8002302 <HAL_RCC_OscConfig+0x82>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002334:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002338:	6823      	ldr	r3, [r4, #0]
 800233a:	d103      	bne.n	8002344 <HAL_RCC_OscConfig+0xc4>
 800233c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002340:	6023      	str	r3, [r4, #0]
 8002342:	e7cf      	b.n	80022e4 <HAL_RCC_OscConfig+0x64>
 8002344:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002348:	6023      	str	r3, [r4, #0]
 800234a:	6823      	ldr	r3, [r4, #0]
 800234c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002350:	e7cb      	b.n	80022ea <HAL_RCC_OscConfig+0x6a>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002352:	4c68      	ldr	r4, [pc, #416]	; (80024f4 <HAL_RCC_OscConfig+0x274>)
 8002354:	6863      	ldr	r3, [r4, #4]
 8002356:	f013 0f0c 	tst.w	r3, #12
 800235a:	d007      	beq.n	800236c <HAL_RCC_OscConfig+0xec>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800235c:	6863      	ldr	r3, [r4, #4]
 800235e:	f003 030c 	and.w	r3, r3, #12
 8002362:	2b08      	cmp	r3, #8
 8002364:	d110      	bne.n	8002388 <HAL_RCC_OscConfig+0x108>
 8002366:	6863      	ldr	r3, [r4, #4]
 8002368:	03da      	lsls	r2, r3, #15
 800236a:	d40d      	bmi.n	8002388 <HAL_RCC_OscConfig+0x108>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800236c:	6823      	ldr	r3, [r4, #0]
 800236e:	079b      	lsls	r3, r3, #30
 8002370:	d502      	bpl.n	8002378 <HAL_RCC_OscConfig+0xf8>
 8002372:	692b      	ldr	r3, [r5, #16]
 8002374:	2b01      	cmp	r3, #1
 8002376:	d1af      	bne.n	80022d8 <HAL_RCC_OscConfig+0x58>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002378:	6823      	ldr	r3, [r4, #0]
 800237a:	696a      	ldr	r2, [r5, #20]
 800237c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002380:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8002384:	6023      	str	r3, [r4, #0]
 8002386:	e785      	b.n	8002294 <HAL_RCC_OscConfig+0x14>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002388:	692a      	ldr	r2, [r5, #16]
 800238a:	4b5b      	ldr	r3, [pc, #364]	; (80024f8 <HAL_RCC_OscConfig+0x278>)
 800238c:	b16a      	cbz	r2, 80023aa <HAL_RCC_OscConfig+0x12a>
        __HAL_RCC_HSI_ENABLE();
 800238e:	2201      	movs	r2, #1
 8002390:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002392:	f7ff f9e9 	bl	8001768 <HAL_GetTick>
 8002396:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002398:	6823      	ldr	r3, [r4, #0]
 800239a:	079f      	lsls	r7, r3, #30
 800239c:	d4ec      	bmi.n	8002378 <HAL_RCC_OscConfig+0xf8>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800239e:	f7ff f9e3 	bl	8001768 <HAL_GetTick>
 80023a2:	1b80      	subs	r0, r0, r6
 80023a4:	2802      	cmp	r0, #2
 80023a6:	d9f7      	bls.n	8002398 <HAL_RCC_OscConfig+0x118>
 80023a8:	e7ab      	b.n	8002302 <HAL_RCC_OscConfig+0x82>
        __HAL_RCC_HSI_DISABLE();
 80023aa:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80023ac:	f7ff f9dc 	bl	8001768 <HAL_GetTick>
 80023b0:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023b2:	6823      	ldr	r3, [r4, #0]
 80023b4:	0798      	lsls	r0, r3, #30
 80023b6:	f57f af6d 	bpl.w	8002294 <HAL_RCC_OscConfig+0x14>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023ba:	f7ff f9d5 	bl	8001768 <HAL_GetTick>
 80023be:	1b80      	subs	r0, r0, r6
 80023c0:	2802      	cmp	r0, #2
 80023c2:	d9f6      	bls.n	80023b2 <HAL_RCC_OscConfig+0x132>
 80023c4:	e79d      	b.n	8002302 <HAL_RCC_OscConfig+0x82>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80023c6:	69aa      	ldr	r2, [r5, #24]
 80023c8:	4e4a      	ldr	r6, [pc, #296]	; (80024f4 <HAL_RCC_OscConfig+0x274>)
 80023ca:	4b4b      	ldr	r3, [pc, #300]	; (80024f8 <HAL_RCC_OscConfig+0x278>)
 80023cc:	b1e2      	cbz	r2, 8002408 <HAL_RCC_OscConfig+0x188>
      __HAL_RCC_LSI_ENABLE();
 80023ce:	2201      	movs	r2, #1
 80023d0:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
      tickstart = HAL_GetTick();
 80023d4:	f7ff f9c8 	bl	8001768 <HAL_GetTick>
 80023d8:	4604      	mov	r4, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023da:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80023dc:	079b      	lsls	r3, r3, #30
 80023de:	d50d      	bpl.n	80023fc <HAL_RCC_OscConfig+0x17c>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80023e0:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80023e4:	4b45      	ldr	r3, [pc, #276]	; (80024fc <HAL_RCC_OscConfig+0x27c>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	fbb3 f3f2 	udiv	r3, r3, r2
 80023ec:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 80023ee:	bf00      	nop
  }
  while (Delay --);
 80023f0:	9b01      	ldr	r3, [sp, #4]
 80023f2:	1e5a      	subs	r2, r3, #1
 80023f4:	9201      	str	r2, [sp, #4]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d1f9      	bne.n	80023ee <HAL_RCC_OscConfig+0x16e>
 80023fa:	e74f      	b.n	800229c <HAL_RCC_OscConfig+0x1c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023fc:	f7ff f9b4 	bl	8001768 <HAL_GetTick>
 8002400:	1b00      	subs	r0, r0, r4
 8002402:	2802      	cmp	r0, #2
 8002404:	d9e9      	bls.n	80023da <HAL_RCC_OscConfig+0x15a>
 8002406:	e77c      	b.n	8002302 <HAL_RCC_OscConfig+0x82>
      __HAL_RCC_LSI_DISABLE();
 8002408:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
      tickstart = HAL_GetTick();
 800240c:	f7ff f9ac 	bl	8001768 <HAL_GetTick>
 8002410:	4604      	mov	r4, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002412:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8002414:	079f      	lsls	r7, r3, #30
 8002416:	f57f af41 	bpl.w	800229c <HAL_RCC_OscConfig+0x1c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800241a:	f7ff f9a5 	bl	8001768 <HAL_GetTick>
 800241e:	1b00      	subs	r0, r0, r4
 8002420:	2802      	cmp	r0, #2
 8002422:	d9f6      	bls.n	8002412 <HAL_RCC_OscConfig+0x192>
 8002424:	e76d      	b.n	8002302 <HAL_RCC_OscConfig+0x82>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002426:	4c33      	ldr	r4, [pc, #204]	; (80024f4 <HAL_RCC_OscConfig+0x274>)
 8002428:	69e3      	ldr	r3, [r4, #28]
 800242a:	00d8      	lsls	r0, r3, #3
 800242c:	d424      	bmi.n	8002478 <HAL_RCC_OscConfig+0x1f8>
      pwrclkchanged = SET;
 800242e:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8002430:	69e3      	ldr	r3, [r4, #28]
 8002432:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002436:	61e3      	str	r3, [r4, #28]
 8002438:	69e3      	ldr	r3, [r4, #28]
 800243a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800243e:	9300      	str	r3, [sp, #0]
 8002440:	9b00      	ldr	r3, [sp, #0]
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002442:	4e2f      	ldr	r6, [pc, #188]	; (8002500 <HAL_RCC_OscConfig+0x280>)
 8002444:	6833      	ldr	r3, [r6, #0]
 8002446:	05d9      	lsls	r1, r3, #23
 8002448:	d518      	bpl.n	800247c <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800244a:	68eb      	ldr	r3, [r5, #12]
 800244c:	2b01      	cmp	r3, #1
 800244e:	d126      	bne.n	800249e <HAL_RCC_OscConfig+0x21e>
 8002450:	6a23      	ldr	r3, [r4, #32]
 8002452:	f043 0301 	orr.w	r3, r3, #1
 8002456:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8002458:	f7ff f986 	bl	8001768 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800245c:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8002460:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002462:	6a23      	ldr	r3, [r4, #32]
 8002464:	079b      	lsls	r3, r3, #30
 8002466:	d53f      	bpl.n	80024e8 <HAL_RCC_OscConfig+0x268>
    if (pwrclkchanged == SET)
 8002468:	2f00      	cmp	r7, #0
 800246a:	f43f af1b 	beq.w	80022a4 <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 800246e:	69e3      	ldr	r3, [r4, #28]
 8002470:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002474:	61e3      	str	r3, [r4, #28]
 8002476:	e715      	b.n	80022a4 <HAL_RCC_OscConfig+0x24>
    FlagStatus       pwrclkchanged = RESET;
 8002478:	2700      	movs	r7, #0
 800247a:	e7e2      	b.n	8002442 <HAL_RCC_OscConfig+0x1c2>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800247c:	6833      	ldr	r3, [r6, #0]
 800247e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002482:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8002484:	f7ff f970 	bl	8001768 <HAL_GetTick>
 8002488:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800248a:	6833      	ldr	r3, [r6, #0]
 800248c:	05da      	lsls	r2, r3, #23
 800248e:	d4dc      	bmi.n	800244a <HAL_RCC_OscConfig+0x1ca>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002490:	f7ff f96a 	bl	8001768 <HAL_GetTick>
 8002494:	eba0 0008 	sub.w	r0, r0, r8
 8002498:	2864      	cmp	r0, #100	; 0x64
 800249a:	d9f6      	bls.n	800248a <HAL_RCC_OscConfig+0x20a>
 800249c:	e731      	b.n	8002302 <HAL_RCC_OscConfig+0x82>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800249e:	b9ab      	cbnz	r3, 80024cc <HAL_RCC_OscConfig+0x24c>
 80024a0:	6a23      	ldr	r3, [r4, #32]
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024a2:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80024a6:	f023 0301 	bic.w	r3, r3, #1
 80024aa:	6223      	str	r3, [r4, #32]
 80024ac:	6a23      	ldr	r3, [r4, #32]
 80024ae:	f023 0304 	bic.w	r3, r3, #4
 80024b2:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80024b4:	f7ff f958 	bl	8001768 <HAL_GetTick>
 80024b8:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024ba:	6a23      	ldr	r3, [r4, #32]
 80024bc:	0798      	lsls	r0, r3, #30
 80024be:	d5d3      	bpl.n	8002468 <HAL_RCC_OscConfig+0x1e8>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024c0:	f7ff f952 	bl	8001768 <HAL_GetTick>
 80024c4:	1b80      	subs	r0, r0, r6
 80024c6:	4540      	cmp	r0, r8
 80024c8:	d9f7      	bls.n	80024ba <HAL_RCC_OscConfig+0x23a>
 80024ca:	e71a      	b.n	8002302 <HAL_RCC_OscConfig+0x82>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80024cc:	2b05      	cmp	r3, #5
 80024ce:	6a23      	ldr	r3, [r4, #32]
 80024d0:	d103      	bne.n	80024da <HAL_RCC_OscConfig+0x25a>
 80024d2:	f043 0304 	orr.w	r3, r3, #4
 80024d6:	6223      	str	r3, [r4, #32]
 80024d8:	e7ba      	b.n	8002450 <HAL_RCC_OscConfig+0x1d0>
 80024da:	f023 0301 	bic.w	r3, r3, #1
 80024de:	6223      	str	r3, [r4, #32]
 80024e0:	6a23      	ldr	r3, [r4, #32]
 80024e2:	f023 0304 	bic.w	r3, r3, #4
 80024e6:	e7b6      	b.n	8002456 <HAL_RCC_OscConfig+0x1d6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024e8:	f7ff f93e 	bl	8001768 <HAL_GetTick>
 80024ec:	1b80      	subs	r0, r0, r6
 80024ee:	4540      	cmp	r0, r8
 80024f0:	d9b7      	bls.n	8002462 <HAL_RCC_OscConfig+0x1e2>
 80024f2:	e706      	b.n	8002302 <HAL_RCC_OscConfig+0x82>
 80024f4:	40021000 	.word	0x40021000
 80024f8:	42420000 	.word	0x42420000
 80024fc:	20000000 	.word	0x20000000
 8002500:	40007000 	.word	0x40007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002504:	4c2a      	ldr	r4, [pc, #168]	; (80025b0 <HAL_RCC_OscConfig+0x330>)
 8002506:	6863      	ldr	r3, [r4, #4]
 8002508:	f003 030c 	and.w	r3, r3, #12
 800250c:	2b08      	cmp	r3, #8
 800250e:	d03e      	beq.n	800258e <HAL_RCC_OscConfig+0x30e>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002510:	2200      	movs	r2, #0
 8002512:	4b28      	ldr	r3, [pc, #160]	; (80025b4 <HAL_RCC_OscConfig+0x334>)
 8002514:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8002516:	661a      	str	r2, [r3, #96]	; 0x60
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002518:	d12c      	bne.n	8002574 <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 800251a:	f7ff f925 	bl	8001768 <HAL_GetTick>
 800251e:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002520:	6823      	ldr	r3, [r4, #0]
 8002522:	0199      	lsls	r1, r3, #6
 8002524:	d420      	bmi.n	8002568 <HAL_RCC_OscConfig+0x2e8>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002526:	6a2b      	ldr	r3, [r5, #32]
 8002528:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800252c:	d105      	bne.n	800253a <HAL_RCC_OscConfig+0x2ba>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800252e:	6862      	ldr	r2, [r4, #4]
 8002530:	68a9      	ldr	r1, [r5, #8]
 8002532:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8002536:	430a      	orrs	r2, r1
 8002538:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800253a:	6a69      	ldr	r1, [r5, #36]	; 0x24
 800253c:	6862      	ldr	r2, [r4, #4]
 800253e:	430b      	orrs	r3, r1
 8002540:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8002544:	4313      	orrs	r3, r2
        __HAL_RCC_PLL_ENABLE();
 8002546:	2201      	movs	r2, #1
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002548:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 800254a:	4b1a      	ldr	r3, [pc, #104]	; (80025b4 <HAL_RCC_OscConfig+0x334>)
 800254c:	661a      	str	r2, [r3, #96]	; 0x60
        tickstart = HAL_GetTick();
 800254e:	f7ff f90b 	bl	8001768 <HAL_GetTick>
 8002552:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002554:	6823      	ldr	r3, [r4, #0]
 8002556:	019a      	lsls	r2, r3, #6
 8002558:	f53f aea8 	bmi.w	80022ac <HAL_RCC_OscConfig+0x2c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800255c:	f7ff f904 	bl	8001768 <HAL_GetTick>
 8002560:	1b40      	subs	r0, r0, r5
 8002562:	2802      	cmp	r0, #2
 8002564:	d9f6      	bls.n	8002554 <HAL_RCC_OscConfig+0x2d4>
 8002566:	e6cc      	b.n	8002302 <HAL_RCC_OscConfig+0x82>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002568:	f7ff f8fe 	bl	8001768 <HAL_GetTick>
 800256c:	1b80      	subs	r0, r0, r6
 800256e:	2802      	cmp	r0, #2
 8002570:	d9d6      	bls.n	8002520 <HAL_RCC_OscConfig+0x2a0>
 8002572:	e6c6      	b.n	8002302 <HAL_RCC_OscConfig+0x82>
        tickstart = HAL_GetTick();
 8002574:	f7ff f8f8 	bl	8001768 <HAL_GetTick>
 8002578:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800257a:	6823      	ldr	r3, [r4, #0]
 800257c:	019b      	lsls	r3, r3, #6
 800257e:	f57f ae95 	bpl.w	80022ac <HAL_RCC_OscConfig+0x2c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002582:	f7ff f8f1 	bl	8001768 <HAL_GetTick>
 8002586:	1b40      	subs	r0, r0, r5
 8002588:	2802      	cmp	r0, #2
 800258a:	d9f6      	bls.n	800257a <HAL_RCC_OscConfig+0x2fa>
 800258c:	e6b9      	b.n	8002302 <HAL_RCC_OscConfig+0x82>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800258e:	2801      	cmp	r0, #1
 8002590:	f43f aeb8 	beq.w	8002304 <HAL_RCC_OscConfig+0x84>
        pll_config = RCC->CFGR;
 8002594:	6863      	ldr	r3, [r4, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002596:	6a2a      	ldr	r2, [r5, #32]
 8002598:	f403 3180 	and.w	r1, r3, #65536	; 0x10000
 800259c:	4291      	cmp	r1, r2
 800259e:	f47f ae9b 	bne.w	80022d8 <HAL_RCC_OscConfig+0x58>
 80025a2:	6a6a      	ldr	r2, [r5, #36]	; 0x24
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80025a4:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025a8:	4293      	cmp	r3, r2
 80025aa:	f43f ae7f 	beq.w	80022ac <HAL_RCC_OscConfig+0x2c>
 80025ae:	e693      	b.n	80022d8 <HAL_RCC_OscConfig+0x58>
 80025b0:	40021000 	.word	0x40021000
 80025b4:	42420000 	.word	0x42420000

080025b8 <HAL_RCC_GetSysClockFreq>:
{
 80025b8:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80025ba:	4b18      	ldr	r3, [pc, #96]	; (800261c <HAL_RCC_GetSysClockFreq+0x64>)
{
 80025bc:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80025be:	ac02      	add	r4, sp, #8
 80025c0:	f103 0510 	add.w	r5, r3, #16
 80025c4:	4622      	mov	r2, r4
 80025c6:	6818      	ldr	r0, [r3, #0]
 80025c8:	6859      	ldr	r1, [r3, #4]
 80025ca:	3308      	adds	r3, #8
 80025cc:	c203      	stmia	r2!, {r0, r1}
 80025ce:	42ab      	cmp	r3, r5
 80025d0:	4614      	mov	r4, r2
 80025d2:	d1f7      	bne.n	80025c4 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80025d4:	f240 2301 	movw	r3, #513	; 0x201
  tmpreg = RCC->CFGR;
 80025d8:	4911      	ldr	r1, [pc, #68]	; (8002620 <HAL_RCC_GetSysClockFreq+0x68>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80025da:	f8ad 3004 	strh.w	r3, [sp, #4]
  tmpreg = RCC->CFGR;
 80025de:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 80025e0:	f003 020c 	and.w	r2, r3, #12
 80025e4:	2a08      	cmp	r2, #8
 80025e6:	d117      	bne.n	8002618 <HAL_RCC_GetSysClockFreq+0x60>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80025e8:	f3c3 4283 	ubfx	r2, r3, #18, #4
 80025ec:	3218      	adds	r2, #24
 80025ee:	446a      	add	r2, sp
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80025f0:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80025f2:	f812 0c10 	ldrb.w	r0, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80025f6:	d50c      	bpl.n	8002612 <HAL_RCC_GetSysClockFreq+0x5a>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80025f8:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80025fa:	4a0a      	ldr	r2, [pc, #40]	; (8002624 <HAL_RCC_GetSysClockFreq+0x6c>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80025fc:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002600:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002602:	3318      	adds	r3, #24
 8002604:	446b      	add	r3, sp
 8002606:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800260a:	fbb0 f0f3 	udiv	r0, r0, r3
}
 800260e:	b007      	add	sp, #28
 8002610:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002612:	4b05      	ldr	r3, [pc, #20]	; (8002628 <HAL_RCC_GetSysClockFreq+0x70>)
 8002614:	4358      	muls	r0, r3
 8002616:	e7fa      	b.n	800260e <HAL_RCC_GetSysClockFreq+0x56>
      sysclockfreq = HSE_VALUE;
 8002618:	4802      	ldr	r0, [pc, #8]	; (8002624 <HAL_RCC_GetSysClockFreq+0x6c>)
  return sysclockfreq;
 800261a:	e7f8      	b.n	800260e <HAL_RCC_GetSysClockFreq+0x56>
 800261c:	080052c8 	.word	0x080052c8
 8002620:	40021000 	.word	0x40021000
 8002624:	007a1200 	.word	0x007a1200
 8002628:	003d0900 	.word	0x003d0900

0800262c <HAL_RCC_ClockConfig>:
{
 800262c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002630:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 8002632:	4604      	mov	r4, r0
 8002634:	b910      	cbnz	r0, 800263c <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8002636:	2001      	movs	r0, #1
}
 8002638:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800263c:	4a44      	ldr	r2, [pc, #272]	; (8002750 <HAL_RCC_ClockConfig+0x124>)
 800263e:	6813      	ldr	r3, [r2, #0]
 8002640:	f003 0307 	and.w	r3, r3, #7
 8002644:	428b      	cmp	r3, r1
 8002646:	d328      	bcc.n	800269a <HAL_RCC_ClockConfig+0x6e>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002648:	6821      	ldr	r1, [r4, #0]
 800264a:	078e      	lsls	r6, r1, #30
 800264c:	d430      	bmi.n	80026b0 <HAL_RCC_ClockConfig+0x84>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800264e:	07ca      	lsls	r2, r1, #31
 8002650:	d443      	bmi.n	80026da <HAL_RCC_ClockConfig+0xae>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002652:	4a3f      	ldr	r2, [pc, #252]	; (8002750 <HAL_RCC_ClockConfig+0x124>)
 8002654:	6813      	ldr	r3, [r2, #0]
 8002656:	f003 0307 	and.w	r3, r3, #7
 800265a:	42ab      	cmp	r3, r5
 800265c:	d865      	bhi.n	800272a <HAL_RCC_ClockConfig+0xfe>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800265e:	6822      	ldr	r2, [r4, #0]
 8002660:	4d3c      	ldr	r5, [pc, #240]	; (8002754 <HAL_RCC_ClockConfig+0x128>)
 8002662:	f012 0f04 	tst.w	r2, #4
 8002666:	d16c      	bne.n	8002742 <HAL_RCC_ClockConfig+0x116>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002668:	0713      	lsls	r3, r2, #28
 800266a:	d506      	bpl.n	800267a <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800266c:	686b      	ldr	r3, [r5, #4]
 800266e:	6922      	ldr	r2, [r4, #16]
 8002670:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8002674:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8002678:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800267a:	f7ff ff9d 	bl	80025b8 <HAL_RCC_GetSysClockFreq>
 800267e:	686b      	ldr	r3, [r5, #4]
 8002680:	4a35      	ldr	r2, [pc, #212]	; (8002758 <HAL_RCC_ClockConfig+0x12c>)
 8002682:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002686:	5cd3      	ldrb	r3, [r2, r3]
 8002688:	40d8      	lsrs	r0, r3
 800268a:	4b34      	ldr	r3, [pc, #208]	; (800275c <HAL_RCC_ClockConfig+0x130>)
 800268c:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 800268e:	4b34      	ldr	r3, [pc, #208]	; (8002760 <HAL_RCC_ClockConfig+0x134>)
 8002690:	6818      	ldr	r0, [r3, #0]
 8002692:	f7ff f827 	bl	80016e4 <HAL_InitTick>
  return HAL_OK;
 8002696:	2000      	movs	r0, #0
 8002698:	e7ce      	b.n	8002638 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800269a:	6813      	ldr	r3, [r2, #0]
 800269c:	f023 0307 	bic.w	r3, r3, #7
 80026a0:	430b      	orrs	r3, r1
 80026a2:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80026a4:	6813      	ldr	r3, [r2, #0]
 80026a6:	f003 0307 	and.w	r3, r3, #7
 80026aa:	428b      	cmp	r3, r1
 80026ac:	d1c3      	bne.n	8002636 <HAL_RCC_ClockConfig+0xa>
 80026ae:	e7cb      	b.n	8002648 <HAL_RCC_ClockConfig+0x1c>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026b0:	4b28      	ldr	r3, [pc, #160]	; (8002754 <HAL_RCC_ClockConfig+0x128>)
 80026b2:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80026b6:	bf1e      	ittt	ne
 80026b8:	685a      	ldrne	r2, [r3, #4]
 80026ba:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 80026be:	605a      	strne	r2, [r3, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026c0:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80026c2:	bf42      	ittt	mi
 80026c4:	685a      	ldrmi	r2, [r3, #4]
 80026c6:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 80026ca:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026cc:	685a      	ldr	r2, [r3, #4]
 80026ce:	68a0      	ldr	r0, [r4, #8]
 80026d0:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80026d4:	4302      	orrs	r2, r0
 80026d6:	605a      	str	r2, [r3, #4]
 80026d8:	e7b9      	b.n	800264e <HAL_RCC_ClockConfig+0x22>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80026da:	6862      	ldr	r2, [r4, #4]
 80026dc:	4e1d      	ldr	r6, [pc, #116]	; (8002754 <HAL_RCC_ClockConfig+0x128>)
 80026de:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026e0:	6833      	ldr	r3, [r6, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80026e2:	d11a      	bne.n	800271a <HAL_RCC_ClockConfig+0xee>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026e4:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026e8:	d0a5      	beq.n	8002636 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80026ea:	6873      	ldr	r3, [r6, #4]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026ec:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80026f0:	f023 0303 	bic.w	r3, r3, #3
 80026f4:	4313      	orrs	r3, r2
 80026f6:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 80026f8:	f7ff f836 	bl	8001768 <HAL_GetTick>
 80026fc:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026fe:	6873      	ldr	r3, [r6, #4]
 8002700:	6862      	ldr	r2, [r4, #4]
 8002702:	f003 030c 	and.w	r3, r3, #12
 8002706:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800270a:	d0a2      	beq.n	8002652 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800270c:	f7ff f82c 	bl	8001768 <HAL_GetTick>
 8002710:	1bc0      	subs	r0, r0, r7
 8002712:	4540      	cmp	r0, r8
 8002714:	d9f3      	bls.n	80026fe <HAL_RCC_ClockConfig+0xd2>
        return HAL_TIMEOUT;
 8002716:	2003      	movs	r0, #3
 8002718:	e78e      	b.n	8002638 <HAL_RCC_ClockConfig+0xc>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800271a:	2a02      	cmp	r2, #2
 800271c:	d102      	bne.n	8002724 <HAL_RCC_ClockConfig+0xf8>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800271e:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002722:	e7e1      	b.n	80026e8 <HAL_RCC_ClockConfig+0xbc>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002724:	f013 0f02 	tst.w	r3, #2
 8002728:	e7de      	b.n	80026e8 <HAL_RCC_ClockConfig+0xbc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800272a:	6813      	ldr	r3, [r2, #0]
 800272c:	f023 0307 	bic.w	r3, r3, #7
 8002730:	432b      	orrs	r3, r5
 8002732:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002734:	6813      	ldr	r3, [r2, #0]
 8002736:	f003 0307 	and.w	r3, r3, #7
 800273a:	42ab      	cmp	r3, r5
 800273c:	f47f af7b 	bne.w	8002636 <HAL_RCC_ClockConfig+0xa>
 8002740:	e78d      	b.n	800265e <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002742:	686b      	ldr	r3, [r5, #4]
 8002744:	68e1      	ldr	r1, [r4, #12]
 8002746:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800274a:	430b      	orrs	r3, r1
 800274c:	606b      	str	r3, [r5, #4]
 800274e:	e78b      	b.n	8002668 <HAL_RCC_ClockConfig+0x3c>
 8002750:	40022000 	.word	0x40022000
 8002754:	40021000 	.word	0x40021000
 8002758:	080052b0 	.word	0x080052b0
 800275c:	20000000 	.word	0x20000000
 8002760:	20000008 	.word	0x20000008

08002764 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002764:	4b04      	ldr	r3, [pc, #16]	; (8002778 <HAL_RCC_GetPCLK1Freq+0x14>)
 8002766:	4a05      	ldr	r2, [pc, #20]	; (800277c <HAL_RCC_GetPCLK1Freq+0x18>)
 8002768:	685b      	ldr	r3, [r3, #4]
 800276a:	f3c3 2302 	ubfx	r3, r3, #8, #3
 800276e:	5cd3      	ldrb	r3, [r2, r3]
 8002770:	4a03      	ldr	r2, [pc, #12]	; (8002780 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002772:	6810      	ldr	r0, [r2, #0]
}
 8002774:	40d8      	lsrs	r0, r3
 8002776:	4770      	bx	lr
 8002778:	40021000 	.word	0x40021000
 800277c:	080052c0 	.word	0x080052c0
 8002780:	20000000 	.word	0x20000000

08002784 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002784:	4b04      	ldr	r3, [pc, #16]	; (8002798 <HAL_RCC_GetPCLK2Freq+0x14>)
 8002786:	4a05      	ldr	r2, [pc, #20]	; (800279c <HAL_RCC_GetPCLK2Freq+0x18>)
 8002788:	685b      	ldr	r3, [r3, #4]
 800278a:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 800278e:	5cd3      	ldrb	r3, [r2, r3]
 8002790:	4a03      	ldr	r2, [pc, #12]	; (80027a0 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8002792:	6810      	ldr	r0, [r2, #0]
}
 8002794:	40d8      	lsrs	r0, r3
 8002796:	4770      	bx	lr
 8002798:	40021000 	.word	0x40021000
 800279c:	080052c0 	.word	0x080052c0
 80027a0:	20000000 	.word	0x20000000

080027a4 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80027a4:	6803      	ldr	r3, [r0, #0]
{
 80027a6:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80027aa:	07d9      	lsls	r1, r3, #31
{
 80027ac:	4605      	mov	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80027ae:	d520      	bpl.n	80027f2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80027b0:	4c36      	ldr	r4, [pc, #216]	; (800288c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80027b2:	69e3      	ldr	r3, [r4, #28]
 80027b4:	00da      	lsls	r2, r3, #3
 80027b6:	d432      	bmi.n	800281e <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
 80027b8:	2601      	movs	r6, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 80027ba:	69e3      	ldr	r3, [r4, #28]
 80027bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027c0:	61e3      	str	r3, [r4, #28]
 80027c2:	69e3      	ldr	r3, [r4, #28]
 80027c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027c8:	9301      	str	r3, [sp, #4]
 80027ca:	9b01      	ldr	r3, [sp, #4]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027cc:	4f30      	ldr	r7, [pc, #192]	; (8002890 <HAL_RCCEx_PeriphCLKConfig+0xec>)
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	05db      	lsls	r3, r3, #23
 80027d2:	d526      	bpl.n	8002822 <HAL_RCCEx_PeriphCLKConfig+0x7e>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80027d4:	6a23      	ldr	r3, [r4, #32]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80027d6:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 80027da:	d136      	bne.n	800284a <HAL_RCCEx_PeriphCLKConfig+0xa6>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80027dc:	6a23      	ldr	r3, [r4, #32]
 80027de:	686a      	ldr	r2, [r5, #4]
 80027e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80027e4:	4313      	orrs	r3, r2
 80027e6:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80027e8:	b11e      	cbz	r6, 80027f2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80027ea:	69e3      	ldr	r3, [r4, #28]
 80027ec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80027f0:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80027f2:	6828      	ldr	r0, [r5, #0]
 80027f4:	0783      	lsls	r3, r0, #30
 80027f6:	d506      	bpl.n	8002806 <HAL_RCCEx_PeriphCLKConfig+0x62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80027f8:	4924      	ldr	r1, [pc, #144]	; (800288c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80027fa:	68ab      	ldr	r3, [r5, #8]
 80027fc:	684a      	ldr	r2, [r1, #4]
 80027fe:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8002802:	431a      	orrs	r2, r3
 8002804:	604a      	str	r2, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002806:	f010 0010 	ands.w	r0, r0, #16
 800280a:	d01b      	beq.n	8002844 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800280c:	4a1f      	ldr	r2, [pc, #124]	; (800288c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800280e:	68e9      	ldr	r1, [r5, #12]
 8002810:	6853      	ldr	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002812:	2000      	movs	r0, #0
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002814:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8002818:	430b      	orrs	r3, r1
 800281a:	6053      	str	r3, [r2, #4]
 800281c:	e012      	b.n	8002844 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    FlagStatus pwrclkchanged = RESET;
 800281e:	2600      	movs	r6, #0
 8002820:	e7d4      	b.n	80027cc <HAL_RCCEx_PeriphCLKConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002828:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 800282a:	f7fe ff9d 	bl	8001768 <HAL_GetTick>
 800282e:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	05d8      	lsls	r0, r3, #23
 8002834:	d4ce      	bmi.n	80027d4 <HAL_RCCEx_PeriphCLKConfig+0x30>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002836:	f7fe ff97 	bl	8001768 <HAL_GetTick>
 800283a:	eba0 0008 	sub.w	r0, r0, r8
 800283e:	2864      	cmp	r0, #100	; 0x64
 8002840:	d9f6      	bls.n	8002830 <HAL_RCCEx_PeriphCLKConfig+0x8c>
          return HAL_TIMEOUT;
 8002842:	2003      	movs	r0, #3
}
 8002844:	b002      	add	sp, #8
 8002846:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800284a:	686a      	ldr	r2, [r5, #4]
 800284c:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8002850:	429a      	cmp	r2, r3
 8002852:	d0c3      	beq.n	80027dc <HAL_RCCEx_PeriphCLKConfig+0x38>
      __HAL_RCC_BACKUPRESET_FORCE();
 8002854:	2001      	movs	r0, #1
 8002856:	4a0f      	ldr	r2, [pc, #60]	; (8002894 <HAL_RCCEx_PeriphCLKConfig+0xf0>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002858:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 800285a:	f8c2 0440 	str.w	r0, [r2, #1088]	; 0x440
      __HAL_RCC_BACKUPRESET_RELEASE();
 800285e:	2000      	movs	r0, #0
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002860:	f423 7140 	bic.w	r1, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002864:	f8c2 0440 	str.w	r0, [r2, #1088]	; 0x440
      RCC->BDCR = temp_reg;
 8002868:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800286a:	07d9      	lsls	r1, r3, #31
 800286c:	d5b6      	bpl.n	80027dc <HAL_RCCEx_PeriphCLKConfig+0x38>
        tickstart = HAL_GetTick();
 800286e:	f7fe ff7b 	bl	8001768 <HAL_GetTick>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002872:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8002876:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002878:	6a23      	ldr	r3, [r4, #32]
 800287a:	079a      	lsls	r2, r3, #30
 800287c:	d4ae      	bmi.n	80027dc <HAL_RCCEx_PeriphCLKConfig+0x38>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800287e:	f7fe ff73 	bl	8001768 <HAL_GetTick>
 8002882:	1bc0      	subs	r0, r0, r7
 8002884:	4540      	cmp	r0, r8
 8002886:	d9f7      	bls.n	8002878 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002888:	e7db      	b.n	8002842 <HAL_RCCEx_PeriphCLKConfig+0x9e>
 800288a:	bf00      	nop
 800288c:	40021000 	.word	0x40021000
 8002890:	40007000 	.word	0x40007000
 8002894:	42420000 	.word	0x42420000

08002898 <SPI_WaitFlagStateUntilTimeout.constprop.0>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 8002898:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800289c:	461c      	mov	r4, r3
 800289e:	4616      	mov	r6, r2
 80028a0:	460f      	mov	r7, r1
 80028a2:	4605      	mov	r5, r0
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80028a4:	f7fe ff60 	bl	8001768 <HAL_GetTick>
 80028a8:	4434      	add	r4, r6
 80028aa:	1a24      	subs	r4, r4, r0
  tmp_tickstart = HAL_GetTick();
 80028ac:	f7fe ff5c 	bl	8001768 <HAL_GetTick>
 80028b0:	4680      	mov	r8, r0

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80028b2:	4b23      	ldr	r3, [pc, #140]	; (8002940 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xa8>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 80028ba:	4363      	muls	r3, r4

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80028bc:	682a      	ldr	r2, [r5, #0]
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
      {
        tmp_timeout = 0U;
      }
      count--;
 80028be:	9301      	str	r3, [sp, #4]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80028c0:	6893      	ldr	r3, [r2, #8]
 80028c2:	ea37 0303 	bics.w	r3, r7, r3
 80028c6:	d001      	beq.n	80028cc <SPI_WaitFlagStateUntilTimeout.constprop.0+0x34>
    }
  }

  return HAL_OK;
 80028c8:	2000      	movs	r0, #0
 80028ca:	e02e      	b.n	800292a <SPI_WaitFlagStateUntilTimeout.constprop.0+0x92>
    if (Timeout != HAL_MAX_DELAY)
 80028cc:	1c73      	adds	r3, r6, #1
 80028ce:	d0f7      	beq.n	80028c0 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x28>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80028d0:	f7fe ff4a 	bl	8001768 <HAL_GetTick>
 80028d4:	eba0 0008 	sub.w	r0, r0, r8
 80028d8:	42a0      	cmp	r0, r4
 80028da:	d329      	bcc.n	8002930 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x98>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80028dc:	682b      	ldr	r3, [r5, #0]
 80028de:	685a      	ldr	r2, [r3, #4]
 80028e0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80028e4:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80028e6:	686a      	ldr	r2, [r5, #4]
 80028e8:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 80028ec:	d10a      	bne.n	8002904 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x6c>
 80028ee:	68aa      	ldr	r2, [r5, #8]
 80028f0:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80028f4:	d002      	beq.n	80028fc <SPI_WaitFlagStateUntilTimeout.constprop.0+0x64>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80028f6:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 80028fa:	d103      	bne.n	8002904 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x6c>
          __HAL_SPI_DISABLE(hspi);
 80028fc:	681a      	ldr	r2, [r3, #0]
 80028fe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002902:	601a      	str	r2, [r3, #0]
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002904:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8002906:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 800290a:	d107      	bne.n	800291c <SPI_WaitFlagStateUntilTimeout.constprop.0+0x84>
          SPI_RESET_CRC(hspi);
 800290c:	681a      	ldr	r2, [r3, #0]
 800290e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002912:	601a      	str	r2, [r3, #0]
 8002914:	681a      	ldr	r2, [r3, #0]
 8002916:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800291a:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 800291c:	2301      	movs	r3, #1
 800291e:	f885 3051 	strb.w	r3, [r5, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8002922:	2300      	movs	r3, #0
        return HAL_TIMEOUT;
 8002924:	2003      	movs	r0, #3
        __HAL_UNLOCK(hspi);
 8002926:	f885 3050 	strb.w	r3, [r5, #80]	; 0x50
}
 800292a:	b002      	add	sp, #8
 800292c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(count == 0U)
 8002930:	9b01      	ldr	r3, [sp, #4]
        tmp_timeout = 0U;
 8002932:	2b00      	cmp	r3, #0
      count--;
 8002934:	9b01      	ldr	r3, [sp, #4]
        tmp_timeout = 0U;
 8002936:	bf08      	it	eq
 8002938:	2400      	moveq	r4, #0
      count--;
 800293a:	3b01      	subs	r3, #1
 800293c:	e7be      	b.n	80028bc <SPI_WaitFlagStateUntilTimeout.constprop.0+0x24>
 800293e:	bf00      	nop
 8002940:	20000000 	.word	0x20000000

08002944 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002944:	b510      	push	{r4, lr}
 8002946:	4613      	mov	r3, r2
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002948:	460a      	mov	r2, r1
 800294a:	2180      	movs	r1, #128	; 0x80
{
 800294c:	4604      	mov	r4, r0
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800294e:	f7ff ffa3 	bl	8002898 <SPI_WaitFlagStateUntilTimeout.constprop.0>
 8002952:	b120      	cbz	r0, 800295e <SPI_EndRxTxTransaction+0x1a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
 8002954:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002956:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002958:	f043 0320 	orr.w	r3, r3, #32
 800295c:	6563      	str	r3, [r4, #84]	; 0x54
  }
  return HAL_OK;
}
 800295e:	bd10      	pop	{r4, pc}

08002960 <HAL_SPI_Init>:
{
 8002960:	b510      	push	{r4, lr}
  if (hspi == NULL)
 8002962:	4604      	mov	r4, r0
 8002964:	2800      	cmp	r0, #0
 8002966:	d051      	beq.n	8002a0c <HAL_SPI_Init+0xac>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002968:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800296a:	2b00      	cmp	r3, #0
 800296c:	d14a      	bne.n	8002a04 <HAL_SPI_Init+0xa4>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800296e:	6842      	ldr	r2, [r0, #4]
 8002970:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8002974:	d000      	beq.n	8002978 <HAL_SPI_Init+0x18>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002976:	61c3      	str	r3, [r0, #28]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002978:	2300      	movs	r3, #0
 800297a:	62a3      	str	r3, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 800297c:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
 8002980:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002984:	b923      	cbnz	r3, 8002990 <HAL_SPI_Init+0x30>
    HAL_SPI_MspInit(hspi);
 8002986:	4620      	mov	r0, r4
    hspi->Lock = HAL_UNLOCKED;
 8002988:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 800298c:	f7fe fd24 	bl	80013d8 <HAL_SPI_MspInit>
  hspi->State = HAL_SPI_STATE_BUSY;
 8002990:	2302      	movs	r3, #2
  __HAL_SPI_DISABLE(hspi);
 8002992:	6822      	ldr	r2, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 8002994:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8002998:	6813      	ldr	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800299a:	68a0      	ldr	r0, [r4, #8]
  __HAL_SPI_DISABLE(hspi);
 800299c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80029a0:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80029a2:	6863      	ldr	r3, [r4, #4]
 80029a4:	f400 4004 	and.w	r0, r0, #33792	; 0x8400
 80029a8:	f403 7382 	and.w	r3, r3, #260	; 0x104
 80029ac:	4303      	orrs	r3, r0
 80029ae:	68e0      	ldr	r0, [r4, #12]
 80029b0:	69a1      	ldr	r1, [r4, #24]
 80029b2:	f400 6000 	and.w	r0, r0, #2048	; 0x800
 80029b6:	4303      	orrs	r3, r0
 80029b8:	6920      	ldr	r0, [r4, #16]
 80029ba:	f000 0002 	and.w	r0, r0, #2
 80029be:	4303      	orrs	r3, r0
 80029c0:	6960      	ldr	r0, [r4, #20]
 80029c2:	f000 0001 	and.w	r0, r0, #1
 80029c6:	4303      	orrs	r3, r0
 80029c8:	f401 7000 	and.w	r0, r1, #512	; 0x200
 80029cc:	4303      	orrs	r3, r0
 80029ce:	69e0      	ldr	r0, [r4, #28]
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80029d0:	0c09      	lsrs	r1, r1, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80029d2:	f000 0038 	and.w	r0, r0, #56	; 0x38
 80029d6:	4303      	orrs	r3, r0
 80029d8:	6a20      	ldr	r0, [r4, #32]
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80029da:	f001 0104 	and.w	r1, r1, #4
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80029de:	f000 0080 	and.w	r0, r0, #128	; 0x80
 80029e2:	4303      	orrs	r3, r0
 80029e4:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80029e6:	f400 5000 	and.w	r0, r0, #8192	; 0x2000
 80029ea:	4303      	orrs	r3, r0
 80029ec:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80029ee:	6051      	str	r1, [r2, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80029f0:	69d3      	ldr	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80029f2:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80029f4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80029f8:	61d3      	str	r3, [r2, #28]
  hspi->State     = HAL_SPI_STATE_READY;
 80029fa:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80029fc:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80029fe:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
}
 8002a02:	bd10      	pop	{r4, pc}
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002a04:	2300      	movs	r3, #0
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002a06:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002a0a:	e7b5      	b.n	8002978 <HAL_SPI_Init+0x18>
    return HAL_ERROR;
 8002a0c:	2001      	movs	r0, #1
 8002a0e:	e7f8      	b.n	8002a02 <HAL_SPI_Init+0xa2>

08002a10 <HAL_SPI_Transmit>:
{
 8002a10:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8002a14:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 8002a16:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 8002a1a:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 8002a1c:	2b01      	cmp	r3, #1
{
 8002a1e:	460d      	mov	r5, r1
 8002a20:	4617      	mov	r7, r2
  __HAL_LOCK(hspi);
 8002a22:	f000 80a0 	beq.w	8002b66 <HAL_SPI_Transmit+0x156>
 8002a26:	2301      	movs	r3, #1
 8002a28:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 8002a2c:	f7fe fe9c 	bl	8001768 <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 8002a30:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  tickstart = HAL_GetTick();
 8002a34:	4680      	mov	r8, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8002a36:	2b01      	cmp	r3, #1
 8002a38:	b2d8      	uxtb	r0, r3
 8002a3a:	f040 8092 	bne.w	8002b62 <HAL_SPI_Transmit+0x152>
  if ((pData == NULL) || (Size == 0U))
 8002a3e:	2d00      	cmp	r5, #0
 8002a40:	d05d      	beq.n	8002afe <HAL_SPI_Transmit+0xee>
 8002a42:	2f00      	cmp	r7, #0
 8002a44:	d05b      	beq.n	8002afe <HAL_SPI_Transmit+0xee>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002a46:	2303      	movs	r3, #3
 8002a48:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002a4c:	2300      	movs	r3, #0
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002a4e:	68a2      	ldr	r2, [r4, #8]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002a50:	6563      	str	r3, [r4, #84]	; 0x54
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002a52:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
  hspi->RxISR       = NULL;
 8002a56:	e9c4 3310 	strd	r3, r3, [r4, #64]	; 0x40
  hspi->TxXferCount = Size;
 8002a5a:	86e7      	strh	r7, [r4, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002a5c:	63a3      	str	r3, [r4, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8002a5e:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002a60:	87e3      	strh	r3, [r4, #62]	; 0x3e
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002a62:	6325      	str	r5, [r4, #48]	; 0x30
    __HAL_SPI_DISABLE(hspi);
 8002a64:	6823      	ldr	r3, [r4, #0]
  hspi->TxXferSize  = Size;
 8002a66:	86a7      	strh	r7, [r4, #52]	; 0x34
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002a68:	d107      	bne.n	8002a7a <HAL_SPI_Transmit+0x6a>
    __HAL_SPI_DISABLE(hspi);
 8002a6a:	681a      	ldr	r2, [r3, #0]
 8002a6c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002a70:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002a72:	681a      	ldr	r2, [r3, #0]
 8002a74:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002a78:	601a      	str	r2, [r3, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002a7a:	681a      	ldr	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002a7c:	68e1      	ldr	r1, [r4, #12]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002a7e:	0652      	lsls	r2, r2, #25
    __HAL_SPI_ENABLE(hspi);
 8002a80:	bf5e      	ittt	pl
 8002a82:	681a      	ldrpl	r2, [r3, #0]
 8002a84:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
 8002a88:	601a      	strpl	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002a8a:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002a8e:	6862      	ldr	r2, [r4, #4]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002a90:	d141      	bne.n	8002b16 <HAL_SPI_Transmit+0x106>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002a92:	b10a      	cbz	r2, 8002a98 <HAL_SPI_Transmit+0x88>
 8002a94:	2f01      	cmp	r7, #1
 8002a96:	d107      	bne.n	8002aa8 <HAL_SPI_Transmit+0x98>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002a98:	f835 2b02 	ldrh.w	r2, [r5], #2
 8002a9c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002a9e:	6325      	str	r5, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8002aa0:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002aa2:	3b01      	subs	r3, #1
 8002aa4:	b29b      	uxth	r3, r3
 8002aa6:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8002aa8:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002aaa:	b29b      	uxth	r3, r3
 8002aac:	b9a3      	cbnz	r3, 8002ad8 <HAL_SPI_Transmit+0xc8>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002aae:	4642      	mov	r2, r8
 8002ab0:	4631      	mov	r1, r6
 8002ab2:	4620      	mov	r0, r4
 8002ab4:	f7ff ff46 	bl	8002944 <SPI_EndRxTxTransaction>
 8002ab8:	2800      	cmp	r0, #0
 8002aba:	d14f      	bne.n	8002b5c <HAL_SPI_Transmit+0x14c>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002abc:	68a3      	ldr	r3, [r4, #8]
 8002abe:	b933      	cbnz	r3, 8002ace <HAL_SPI_Transmit+0xbe>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002ac0:	9301      	str	r3, [sp, #4]
 8002ac2:	6823      	ldr	r3, [r4, #0]
 8002ac4:	68da      	ldr	r2, [r3, #12]
 8002ac6:	9201      	str	r2, [sp, #4]
 8002ac8:	689b      	ldr	r3, [r3, #8]
 8002aca:	9301      	str	r3, [sp, #4]
 8002acc:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002ace:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 8002ad0:	3800      	subs	r0, #0
 8002ad2:	bf18      	it	ne
 8002ad4:	2001      	movne	r0, #1
error:
 8002ad6:	e012      	b.n	8002afe <HAL_SPI_Transmit+0xee>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002ad8:	6822      	ldr	r2, [r4, #0]
 8002ada:	6893      	ldr	r3, [r2, #8]
 8002adc:	0798      	lsls	r0, r3, #30
 8002ade:	d505      	bpl.n	8002aec <HAL_SPI_Transmit+0xdc>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002ae0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002ae2:	f833 1b02 	ldrh.w	r1, [r3], #2
 8002ae6:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002ae8:	6323      	str	r3, [r4, #48]	; 0x30
 8002aea:	e7d9      	b.n	8002aa0 <HAL_SPI_Transmit+0x90>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002aec:	f7fe fe3c 	bl	8001768 <HAL_GetTick>
 8002af0:	eba0 0008 	sub.w	r0, r0, r8
 8002af4:	42b0      	cmp	r0, r6
 8002af6:	d30b      	bcc.n	8002b10 <HAL_SPI_Transmit+0x100>
 8002af8:	1c71      	adds	r1, r6, #1
 8002afa:	d0d5      	beq.n	8002aa8 <HAL_SPI_Transmit+0x98>
          errorcode = HAL_TIMEOUT;
 8002afc:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8002afe:	2301      	movs	r3, #1
 8002b00:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8002b04:	2300      	movs	r3, #0
 8002b06:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8002b0a:	b002      	add	sp, #8
 8002b0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002b10:	2e00      	cmp	r6, #0
 8002b12:	d1c9      	bne.n	8002aa8 <HAL_SPI_Transmit+0x98>
 8002b14:	e7f2      	b.n	8002afc <HAL_SPI_Transmit+0xec>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002b16:	b10a      	cbz	r2, 8002b1c <HAL_SPI_Transmit+0x10c>
 8002b18:	2f01      	cmp	r7, #1
 8002b1a:	d108      	bne.n	8002b2e <HAL_SPI_Transmit+0x11e>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002b1c:	782a      	ldrb	r2, [r5, #0]
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002b1e:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002b20:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002b22:	3301      	adds	r3, #1
 8002b24:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8002b26:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002b28:	3b01      	subs	r3, #1
 8002b2a:	b29b      	uxth	r3, r3
 8002b2c:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8002b2e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002b30:	b29b      	uxth	r3, r3
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d0bb      	beq.n	8002aae <HAL_SPI_Transmit+0x9e>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002b36:	6823      	ldr	r3, [r4, #0]
 8002b38:	689a      	ldr	r2, [r3, #8]
 8002b3a:	0792      	lsls	r2, r2, #30
 8002b3c:	d502      	bpl.n	8002b44 <HAL_SPI_Transmit+0x134>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002b3e:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8002b40:	7812      	ldrb	r2, [r2, #0]
 8002b42:	e7ec      	b.n	8002b1e <HAL_SPI_Transmit+0x10e>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002b44:	f7fe fe10 	bl	8001768 <HAL_GetTick>
 8002b48:	eba0 0008 	sub.w	r0, r0, r8
 8002b4c:	42b0      	cmp	r0, r6
 8002b4e:	d302      	bcc.n	8002b56 <HAL_SPI_Transmit+0x146>
 8002b50:	1c73      	adds	r3, r6, #1
 8002b52:	d0ec      	beq.n	8002b2e <HAL_SPI_Transmit+0x11e>
 8002b54:	e7d2      	b.n	8002afc <HAL_SPI_Transmit+0xec>
 8002b56:	2e00      	cmp	r6, #0
 8002b58:	d1e9      	bne.n	8002b2e <HAL_SPI_Transmit+0x11e>
 8002b5a:	e7cf      	b.n	8002afc <HAL_SPI_Transmit+0xec>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002b5c:	2320      	movs	r3, #32
 8002b5e:	6563      	str	r3, [r4, #84]	; 0x54
 8002b60:	e7ac      	b.n	8002abc <HAL_SPI_Transmit+0xac>
    errorcode = HAL_BUSY;
 8002b62:	2002      	movs	r0, #2
 8002b64:	e7cb      	b.n	8002afe <HAL_SPI_Transmit+0xee>
  __HAL_LOCK(hspi);
 8002b66:	2002      	movs	r0, #2
 8002b68:	e7cf      	b.n	8002b0a <HAL_SPI_Transmit+0xfa>

08002b6a <HAL_SPI_TransmitReceive>:
{
 8002b6a:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8002b6e:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 8002b70:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 8002b74:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 8002b76:	2b01      	cmp	r3, #1
{
 8002b78:	460d      	mov	r5, r1
 8002b7a:	4691      	mov	r9, r2
 8002b7c:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  __HAL_LOCK(hspi);
 8002b7e:	f000 80e6 	beq.w	8002d4e <HAL_SPI_TransmitReceive+0x1e4>
 8002b82:	2301      	movs	r3, #1
 8002b84:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 8002b88:	f7fe fdee 	bl	8001768 <HAL_GetTick>
  tmp_state           = hspi->State;
 8002b8c:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  tickstart = HAL_GetTick();
 8002b90:	4680      	mov	r8, r0
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002b92:	2b01      	cmp	r3, #1
  tmp_mode            = hspi->Init.Mode;
 8002b94:	6862      	ldr	r2, [r4, #4]
  tmp_state           = hspi->State;
 8002b96:	b2d9      	uxtb	r1, r3
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002b98:	d00a      	beq.n	8002bb0 <HAL_SPI_TransmitReceive+0x46>
 8002b9a:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8002b9e:	f040 80d4 	bne.w	8002d4a <HAL_SPI_TransmitReceive+0x1e0>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002ba2:	68a3      	ldr	r3, [r4, #8]
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	f040 80d0 	bne.w	8002d4a <HAL_SPI_TransmitReceive+0x1e0>
 8002baa:	2904      	cmp	r1, #4
 8002bac:	f040 80cd 	bne.w	8002d4a <HAL_SPI_TransmitReceive+0x1e0>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002bb0:	2d00      	cmp	r5, #0
 8002bb2:	d040      	beq.n	8002c36 <HAL_SPI_TransmitReceive+0xcc>
 8002bb4:	f1b9 0f00 	cmp.w	r9, #0
 8002bb8:	d03d      	beq.n	8002c36 <HAL_SPI_TransmitReceive+0xcc>
 8002bba:	2e00      	cmp	r6, #0
 8002bbc:	d03b      	beq.n	8002c36 <HAL_SPI_TransmitReceive+0xcc>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002bbe:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002bc2:	f8c4 9038 	str.w	r9, [r4, #56]	; 0x38
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002bc6:	2b04      	cmp	r3, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002bc8:	bf1c      	itt	ne
 8002bca:	2305      	movne	r3, #5
 8002bcc:	f884 3051 	strbne.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->TxISR       = NULL;
 8002bd4:	e9c4 3310 	strd	r3, r3, [r4, #64]	; 0x40
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002bd8:	6823      	ldr	r3, [r4, #0]
  hspi->RxXferCount = Size;
 8002bda:	87e6      	strh	r6, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 8002bdc:	86e6      	strh	r6, [r4, #54]	; 0x36
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002bde:	6819      	ldr	r1, [r3, #0]
  hspi->RxXferSize  = Size;
 8002be0:	87a6      	strh	r6, [r4, #60]	; 0x3c
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002be2:	0649      	lsls	r1, r1, #25
    __HAL_SPI_ENABLE(hspi);
 8002be4:	bf58      	it	pl
 8002be6:	6819      	ldrpl	r1, [r3, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002be8:	6325      	str	r5, [r4, #48]	; 0x30
    __HAL_SPI_ENABLE(hspi);
 8002bea:	bf58      	it	pl
 8002bec:	f041 0140 	orrpl.w	r1, r1, #64	; 0x40
  hspi->TxXferSize  = Size;
 8002bf0:	86a6      	strh	r6, [r4, #52]	; 0x34
    __HAL_SPI_ENABLE(hspi);
 8002bf2:	bf58      	it	pl
 8002bf4:	6019      	strpl	r1, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002bf6:	68e1      	ldr	r1, [r4, #12]
 8002bf8:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 8002bfc:	d152      	bne.n	8002ca4 <HAL_SPI_TransmitReceive+0x13a>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002bfe:	b10a      	cbz	r2, 8002c04 <HAL_SPI_TransmitReceive+0x9a>
 8002c00:	2e01      	cmp	r6, #1
 8002c02:	d107      	bne.n	8002c14 <HAL_SPI_TransmitReceive+0xaa>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002c04:	f835 2b02 	ldrh.w	r2, [r5], #2
 8002c08:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 8002c0a:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002c0c:	6325      	str	r5, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8002c0e:	3b01      	subs	r3, #1
 8002c10:	b29b      	uxth	r3, r3
 8002c12:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 8002c14:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002c16:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002c18:	b29b      	uxth	r3, r3
 8002c1a:	b973      	cbnz	r3, 8002c3a <HAL_SPI_TransmitReceive+0xd0>
 8002c1c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002c1e:	b29b      	uxth	r3, r3
 8002c20:	b95b      	cbnz	r3, 8002c3a <HAL_SPI_TransmitReceive+0xd0>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002c22:	4642      	mov	r2, r8
 8002c24:	4639      	mov	r1, r7
 8002c26:	4620      	mov	r0, r4
 8002c28:	f7ff fe8c 	bl	8002944 <SPI_EndRxTxTransaction>
 8002c2c:	2800      	cmp	r0, #0
 8002c2e:	f000 8081 	beq.w	8002d34 <HAL_SPI_TransmitReceive+0x1ca>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002c32:	2320      	movs	r3, #32
 8002c34:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 8002c36:	2001      	movs	r0, #1
 8002c38:	e02b      	b.n	8002c92 <HAL_SPI_TransmitReceive+0x128>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002c3a:	6821      	ldr	r1, [r4, #0]
 8002c3c:	688b      	ldr	r3, [r1, #8]
 8002c3e:	079e      	lsls	r6, r3, #30
 8002c40:	d50d      	bpl.n	8002c5e <HAL_SPI_TransmitReceive+0xf4>
 8002c42:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002c44:	b29b      	uxth	r3, r3
 8002c46:	b153      	cbz	r3, 8002c5e <HAL_SPI_TransmitReceive+0xf4>
 8002c48:	b14d      	cbz	r5, 8002c5e <HAL_SPI_TransmitReceive+0xf4>
        txallowed = 0U;
 8002c4a:	2500      	movs	r5, #0
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002c4c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002c4e:	f833 2b02 	ldrh.w	r2, [r3], #2
 8002c52:	60ca      	str	r2, [r1, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002c54:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8002c56:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002c58:	3b01      	subs	r3, #1
 8002c5a:	b29b      	uxth	r3, r3
 8002c5c:	86e3      	strh	r3, [r4, #54]	; 0x36
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002c5e:	688a      	ldr	r2, [r1, #8]
 8002c60:	f012 0201 	ands.w	r2, r2, #1
 8002c64:	d00c      	beq.n	8002c80 <HAL_SPI_TransmitReceive+0x116>
 8002c66:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002c68:	b29b      	uxth	r3, r3
 8002c6a:	b14b      	cbz	r3, 8002c80 <HAL_SPI_TransmitReceive+0x116>
        txallowed = 1U;
 8002c6c:	4615      	mov	r5, r2
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002c6e:	68c9      	ldr	r1, [r1, #12]
 8002c70:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002c72:	f823 1b02 	strh.w	r1, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002c76:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8002c78:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002c7a:	3b01      	subs	r3, #1
 8002c7c:	b29b      	uxth	r3, r3
 8002c7e:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002c80:	f7fe fd72 	bl	8001768 <HAL_GetTick>
 8002c84:	eba0 0008 	sub.w	r0, r0, r8
 8002c88:	42b8      	cmp	r0, r7
 8002c8a:	d3c4      	bcc.n	8002c16 <HAL_SPI_TransmitReceive+0xac>
 8002c8c:	1c78      	adds	r0, r7, #1
 8002c8e:	d0c2      	beq.n	8002c16 <HAL_SPI_TransmitReceive+0xac>
        errorcode = HAL_TIMEOUT;
 8002c90:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8002c92:	2301      	movs	r3, #1
 8002c94:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8002c98:	2300      	movs	r3, #0
 8002c9a:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8002c9e:	b003      	add	sp, #12
 8002ca0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002ca4:	b10a      	cbz	r2, 8002caa <HAL_SPI_TransmitReceive+0x140>
 8002ca6:	2e01      	cmp	r6, #1
 8002ca8:	d108      	bne.n	8002cbc <HAL_SPI_TransmitReceive+0x152>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002caa:	782a      	ldrb	r2, [r5, #0]
 8002cac:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002cae:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002cb0:	3301      	adds	r3, #1
 8002cb2:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8002cb4:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002cb6:	3b01      	subs	r3, #1
 8002cb8:	b29b      	uxth	r3, r3
 8002cba:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 8002cbc:	2501      	movs	r5, #1
 8002cbe:	e02d      	b.n	8002d1c <HAL_SPI_TransmitReceive+0x1b2>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002cc0:	6822      	ldr	r2, [r4, #0]
 8002cc2:	6893      	ldr	r3, [r2, #8]
 8002cc4:	0799      	lsls	r1, r3, #30
 8002cc6:	d50e      	bpl.n	8002ce6 <HAL_SPI_TransmitReceive+0x17c>
 8002cc8:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002cca:	b29b      	uxth	r3, r3
 8002ccc:	b15b      	cbz	r3, 8002ce6 <HAL_SPI_TransmitReceive+0x17c>
 8002cce:	b155      	cbz	r5, 8002ce6 <HAL_SPI_TransmitReceive+0x17c>
        txallowed = 0U;
 8002cd0:	2500      	movs	r5, #0
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002cd2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002cd4:	781b      	ldrb	r3, [r3, #0]
 8002cd6:	7313      	strb	r3, [r2, #12]
        hspi->pTxBuffPtr++;
 8002cd8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002cda:	3301      	adds	r3, #1
 8002cdc:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8002cde:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002ce0:	3b01      	subs	r3, #1
 8002ce2:	b29b      	uxth	r3, r3
 8002ce4:	86e3      	strh	r3, [r4, #54]	; 0x36
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002ce6:	6822      	ldr	r2, [r4, #0]
 8002ce8:	6891      	ldr	r1, [r2, #8]
 8002cea:	f011 0101 	ands.w	r1, r1, #1
 8002cee:	d00d      	beq.n	8002d0c <HAL_SPI_TransmitReceive+0x1a2>
 8002cf0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002cf2:	b29b      	uxth	r3, r3
 8002cf4:	b153      	cbz	r3, 8002d0c <HAL_SPI_TransmitReceive+0x1a2>
        txallowed = 1U;
 8002cf6:	460d      	mov	r5, r1
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002cf8:	68d2      	ldr	r2, [r2, #12]
 8002cfa:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002cfc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002cfe:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002d00:	3301      	adds	r3, #1
 8002d02:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8002d04:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002d06:	3b01      	subs	r3, #1
 8002d08:	b29b      	uxth	r3, r3
 8002d0a:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002d0c:	f7fe fd2c 	bl	8001768 <HAL_GetTick>
 8002d10:	eba0 0008 	sub.w	r0, r0, r8
 8002d14:	42b8      	cmp	r0, r7
 8002d16:	d30a      	bcc.n	8002d2e <HAL_SPI_TransmitReceive+0x1c4>
 8002d18:	1c7b      	adds	r3, r7, #1
 8002d1a:	d1b9      	bne.n	8002c90 <HAL_SPI_TransmitReceive+0x126>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002d1c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002d1e:	b29b      	uxth	r3, r3
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d1cd      	bne.n	8002cc0 <HAL_SPI_TransmitReceive+0x156>
 8002d24:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002d26:	b29b      	uxth	r3, r3
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d1c9      	bne.n	8002cc0 <HAL_SPI_TransmitReceive+0x156>
 8002d2c:	e779      	b.n	8002c22 <HAL_SPI_TransmitReceive+0xb8>
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002d2e:	2f00      	cmp	r7, #0
 8002d30:	d1f4      	bne.n	8002d1c <HAL_SPI_TransmitReceive+0x1b2>
 8002d32:	e7ad      	b.n	8002c90 <HAL_SPI_TransmitReceive+0x126>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002d34:	68a3      	ldr	r3, [r4, #8]
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d1ab      	bne.n	8002c92 <HAL_SPI_TransmitReceive+0x128>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002d3a:	6823      	ldr	r3, [r4, #0]
 8002d3c:	9001      	str	r0, [sp, #4]
 8002d3e:	68da      	ldr	r2, [r3, #12]
 8002d40:	9201      	str	r2, [sp, #4]
 8002d42:	689b      	ldr	r3, [r3, #8]
 8002d44:	9301      	str	r3, [sp, #4]
 8002d46:	9b01      	ldr	r3, [sp, #4]
 8002d48:	e7a3      	b.n	8002c92 <HAL_SPI_TransmitReceive+0x128>
    errorcode = HAL_BUSY;
 8002d4a:	2002      	movs	r0, #2
 8002d4c:	e7a1      	b.n	8002c92 <HAL_SPI_TransmitReceive+0x128>
  __HAL_LOCK(hspi);
 8002d4e:	2002      	movs	r0, #2
 8002d50:	e7a5      	b.n	8002c9e <HAL_SPI_TransmitReceive+0x134>
	...

08002d54 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002d54:	6a03      	ldr	r3, [r0, #32]
{
 8002d56:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002d58:	f023 0301 	bic.w	r3, r3, #1
 8002d5c:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002d5e:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002d60:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002d62:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002d64:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002d66:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8002d6a:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002d6c:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8002d6e:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8002d72:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002d74:	4d0a      	ldr	r5, [pc, #40]	; (8002da0 <TIM_OC1_SetConfig+0x4c>)
 8002d76:	42a8      	cmp	r0, r5
 8002d78:	d10b      	bne.n	8002d92 <TIM_OC1_SetConfig+0x3e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002d7a:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8002d7c:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8002d80:	432b      	orrs	r3, r5
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002d82:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002d86:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
 8002d8a:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8002d8c:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8002d90:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002d92:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002d94:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002d96:	684a      	ldr	r2, [r1, #4]
 8002d98:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002d9a:	6203      	str	r3, [r0, #32]
}
 8002d9c:	bd70      	pop	{r4, r5, r6, pc}
 8002d9e:	bf00      	nop
 8002da0:	40012c00 	.word	0x40012c00

08002da4 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002da4:	6a03      	ldr	r3, [r0, #32]
{
 8002da6:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002da8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002dac:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002dae:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002db0:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002db2:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002db4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002db6:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8002dba:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002dbc:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8002dbe:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002dc2:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002dc6:	4d0b      	ldr	r5, [pc, #44]	; (8002df4 <TIM_OC3_SetConfig+0x50>)
 8002dc8:	42a8      	cmp	r0, r5
 8002dca:	d10d      	bne.n	8002de8 <TIM_OC3_SetConfig+0x44>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002dcc:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8002dce:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002dd2:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002dd6:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002dda:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
 8002dde:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 8002de0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002de4:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002de8:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002dea:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002dec:	684a      	ldr	r2, [r1, #4]
 8002dee:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002df0:	6203      	str	r3, [r0, #32]
}
 8002df2:	bd70      	pop	{r4, r5, r6, pc}
 8002df4:	40012c00 	.word	0x40012c00

08002df8 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002df8:	6a03      	ldr	r3, [r0, #32]
{
 8002dfa:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002dfc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002e00:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002e02:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002e04:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002e06:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002e08:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002e0a:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002e0e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002e12:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8002e14:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002e18:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002e1c:	4d06      	ldr	r5, [pc, #24]	; (8002e38 <TIM_OC4_SetConfig+0x40>)
 8002e1e:	42a8      	cmp	r0, r5

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002e20:	bf02      	ittt	eq
 8002e22:	694d      	ldreq	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002e24:	f424 4480 	biceq.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002e28:	ea44 1485 	orreq.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002e2c:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002e2e:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002e30:	684a      	ldr	r2, [r1, #4]
 8002e32:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002e34:	6203      	str	r3, [r0, #32]
}
 8002e36:	bd30      	pop	{r4, r5, pc}
 8002e38:	40012c00 	.word	0x40012c00

08002e3c <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 8002e3c:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002e40:	2b01      	cmp	r3, #1
 8002e42:	d11c      	bne.n	8002e7e <HAL_TIM_Base_Start+0x42>
  htim->State = HAL_TIM_STATE_BUSY;
 8002e44:	2302      	movs	r3, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002e46:	4a0f      	ldr	r2, [pc, #60]	; (8002e84 <HAL_TIM_Base_Start+0x48>)
  htim->State = HAL_TIM_STATE_BUSY;
 8002e48:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002e4c:	6803      	ldr	r3, [r0, #0]
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d00a      	beq.n	8002e68 <HAL_TIM_Base_Start+0x2c>
 8002e52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e56:	d007      	beq.n	8002e68 <HAL_TIM_Base_Start+0x2c>
 8002e58:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8002e5c:	4293      	cmp	r3, r2
 8002e5e:	d003      	beq.n	8002e68 <HAL_TIM_Base_Start+0x2c>
 8002e60:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002e64:	4293      	cmp	r3, r2
 8002e66:	d104      	bne.n	8002e72 <HAL_TIM_Base_Start+0x36>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002e68:	689a      	ldr	r2, [r3, #8]
 8002e6a:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e6e:	2a06      	cmp	r2, #6
 8002e70:	d003      	beq.n	8002e7a <HAL_TIM_Base_Start+0x3e>
    __HAL_TIM_ENABLE(htim);
 8002e72:	681a      	ldr	r2, [r3, #0]
 8002e74:	f042 0201 	orr.w	r2, r2, #1
 8002e78:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8002e7a:	2000      	movs	r0, #0
}
 8002e7c:	4770      	bx	lr
    return HAL_ERROR;
 8002e7e:	2001      	movs	r0, #1
 8002e80:	4770      	bx	lr
 8002e82:	bf00      	nop
 8002e84:	40012c00 	.word	0x40012c00

08002e88 <HAL_TIM_PWM_MspInit>:
 8002e88:	4770      	bx	lr

08002e8a <TIM_DMADelayPulseCplt>:
{
 8002e8a:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002e8c:	6a44      	ldr	r4, [r0, #36]	; 0x24
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8002e8e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002e90:	4282      	cmp	r2, r0
 8002e92:	d10b      	bne.n	8002eac <TIM_DMADelayPulseCplt+0x22>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002e94:	2301      	movs	r3, #1
 8002e96:	7723      	strb	r3, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 8002e98:	6992      	ldr	r2, [r2, #24]
 8002e9a:	b90a      	cbnz	r2, 8002ea0 <TIM_DMADelayPulseCplt+0x16>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8002e9c:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ea0:	4620      	mov	r0, r4
 8002ea2:	f000 fff9 	bl	8003e98 <HAL_TIM_PWM_PulseFinishedCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	7723      	strb	r3, [r4, #28]
}
 8002eaa:	bd10      	pop	{r4, pc}
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8002eac:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002eae:	4283      	cmp	r3, r0
 8002eb0:	d108      	bne.n	8002ec4 <TIM_DMADelayPulseCplt+0x3a>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002eb2:	2202      	movs	r2, #2
 8002eb4:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 8002eb6:	699b      	ldr	r3, [r3, #24]
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d1f1      	bne.n	8002ea0 <TIM_DMADelayPulseCplt+0x16>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8002ebc:	2301      	movs	r3, #1
 8002ebe:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8002ec2:	e7ed      	b.n	8002ea0 <TIM_DMADelayPulseCplt+0x16>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8002ec4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002ec6:	4283      	cmp	r3, r0
 8002ec8:	d108      	bne.n	8002edc <TIM_DMADelayPulseCplt+0x52>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002eca:	2204      	movs	r2, #4
 8002ecc:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 8002ece:	699b      	ldr	r3, [r3, #24]
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d1e5      	bne.n	8002ea0 <TIM_DMADelayPulseCplt+0x16>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8002ed4:	2301      	movs	r3, #1
 8002ed6:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8002eda:	e7e1      	b.n	8002ea0 <TIM_DMADelayPulseCplt+0x16>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8002edc:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002ede:	4283      	cmp	r3, r0
 8002ee0:	d1de      	bne.n	8002ea0 <TIM_DMADelayPulseCplt+0x16>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002ee2:	2208      	movs	r2, #8
 8002ee4:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 8002ee6:	699b      	ldr	r3, [r3, #24]
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d1d9      	bne.n	8002ea0 <TIM_DMADelayPulseCplt+0x16>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8002eec:	2301      	movs	r3, #1
 8002eee:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8002ef2:	e7d5      	b.n	8002ea0 <TIM_DMADelayPulseCplt+0x16>

08002ef4 <TIM_DMADelayPulseHalfCplt>:
{
 8002ef4:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002ef6:	6a44      	ldr	r4, [r0, #36]	; 0x24
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8002ef8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002efa:	4283      	cmp	r3, r0
 8002efc:	d107      	bne.n	8002f0e <TIM_DMADelayPulseHalfCplt+0x1a>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002efe:	2301      	movs	r3, #1
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002f00:	7723      	strb	r3, [r4, #28]
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8002f02:	4620      	mov	r0, r4
 8002f04:	f000 ffb0 	bl	8003e68 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f08:	2300      	movs	r3, #0
 8002f0a:	7723      	strb	r3, [r4, #28]
}
 8002f0c:	bd10      	pop	{r4, pc}
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8002f0e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002f10:	4283      	cmp	r3, r0
 8002f12:	d101      	bne.n	8002f18 <TIM_DMADelayPulseHalfCplt+0x24>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002f14:	2302      	movs	r3, #2
 8002f16:	e7f3      	b.n	8002f00 <TIM_DMADelayPulseHalfCplt+0xc>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8002f18:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002f1a:	4283      	cmp	r3, r0
 8002f1c:	d101      	bne.n	8002f22 <TIM_DMADelayPulseHalfCplt+0x2e>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002f1e:	2304      	movs	r3, #4
 8002f20:	e7ee      	b.n	8002f00 <TIM_DMADelayPulseHalfCplt+0xc>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8002f22:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002f24:	4283      	cmp	r3, r0
 8002f26:	d1ec      	bne.n	8002f02 <TIM_DMADelayPulseHalfCplt+0xe>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002f28:	2308      	movs	r3, #8
 8002f2a:	e7e9      	b.n	8002f00 <TIM_DMADelayPulseHalfCplt+0xc>

08002f2c <HAL_TIM_ErrorCallback>:
 8002f2c:	4770      	bx	lr

08002f2e <TIM_DMAError>:
{
 8002f2e:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002f30:	6a44      	ldr	r4, [r0, #36]	; 0x24
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8002f32:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002f34:	4283      	cmp	r3, r0
 8002f36:	d109      	bne.n	8002f4c <TIM_DMAError+0x1e>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002f38:	2301      	movs	r3, #1
 8002f3a:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8002f3c:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  HAL_TIM_ErrorCallback(htim);
 8002f40:	4620      	mov	r0, r4
 8002f42:	f7ff fff3 	bl	8002f2c <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f46:	2300      	movs	r3, #0
 8002f48:	7723      	strb	r3, [r4, #28]
}
 8002f4a:	bd10      	pop	{r4, pc}
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8002f4c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002f4e:	4283      	cmp	r3, r0
 8002f50:	d105      	bne.n	8002f5e <TIM_DMAError+0x30>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002f52:	2302      	movs	r3, #2
 8002f54:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8002f56:	2301      	movs	r3, #1
 8002f58:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8002f5c:	e7f0      	b.n	8002f40 <TIM_DMAError+0x12>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8002f5e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002f60:	4283      	cmp	r3, r0
 8002f62:	f04f 0301 	mov.w	r3, #1
 8002f66:	d104      	bne.n	8002f72 <TIM_DMAError+0x44>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002f68:	2204      	movs	r2, #4
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8002f6a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002f6e:	7722      	strb	r2, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8002f70:	e7e6      	b.n	8002f40 <TIM_DMAError+0x12>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8002f72:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8002f74:	4282      	cmp	r2, r0
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002f76:	bf03      	ittte	eq
 8002f78:	2208      	moveq	r2, #8
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8002f7a:	f884 3041 	strbeq.w	r3, [r4, #65]	; 0x41
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002f7e:	7722      	strbeq	r2, [r4, #28]
    htim->State = HAL_TIM_STATE_READY;
 8002f80:	f884 303d 	strbne.w	r3, [r4, #61]	; 0x3d
 8002f84:	e7dc      	b.n	8002f40 <TIM_DMAError+0x12>
	...

08002f88 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002f88:	4a1a      	ldr	r2, [pc, #104]	; (8002ff4 <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 8002f8a:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002f8c:	4290      	cmp	r0, r2
 8002f8e:	d00a      	beq.n	8002fa6 <TIM_Base_SetConfig+0x1e>
 8002f90:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002f94:	d007      	beq.n	8002fa6 <TIM_Base_SetConfig+0x1e>
 8002f96:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8002f9a:	4290      	cmp	r0, r2
 8002f9c:	d003      	beq.n	8002fa6 <TIM_Base_SetConfig+0x1e>
 8002f9e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002fa2:	4290      	cmp	r0, r2
 8002fa4:	d115      	bne.n	8002fd2 <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= Structure->CounterMode;
 8002fa6:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002fa8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002fac:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002fae:	4a11      	ldr	r2, [pc, #68]	; (8002ff4 <TIM_Base_SetConfig+0x6c>)
 8002fb0:	4290      	cmp	r0, r2
 8002fb2:	d00a      	beq.n	8002fca <TIM_Base_SetConfig+0x42>
 8002fb4:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002fb8:	d007      	beq.n	8002fca <TIM_Base_SetConfig+0x42>
 8002fba:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8002fbe:	4290      	cmp	r0, r2
 8002fc0:	d003      	beq.n	8002fca <TIM_Base_SetConfig+0x42>
 8002fc2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002fc6:	4290      	cmp	r0, r2
 8002fc8:	d103      	bne.n	8002fd2 <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002fca:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8002fcc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002fd0:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002fd2:	694a      	ldr	r2, [r1, #20]
 8002fd4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002fd8:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8002fda:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002fdc:	688b      	ldr	r3, [r1, #8]
 8002fde:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8002fe0:	680b      	ldr	r3, [r1, #0]
 8002fe2:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002fe4:	4b03      	ldr	r3, [pc, #12]	; (8002ff4 <TIM_Base_SetConfig+0x6c>)
 8002fe6:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 8002fe8:	bf04      	itt	eq
 8002fea:	690b      	ldreq	r3, [r1, #16]
 8002fec:	6303      	streq	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8002fee:	2301      	movs	r3, #1
 8002ff0:	6143      	str	r3, [r0, #20]
}
 8002ff2:	4770      	bx	lr
 8002ff4:	40012c00 	.word	0x40012c00

08002ff8 <HAL_TIM_Base_Init>:
{
 8002ff8:	b510      	push	{r4, lr}
  if (htim == NULL)
 8002ffa:	4604      	mov	r4, r0
 8002ffc:	b330      	cbz	r0, 800304c <HAL_TIM_Base_Init+0x54>
  if (htim->State == HAL_TIM_STATE_RESET)
 8002ffe:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003002:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003006:	b91b      	cbnz	r3, 8003010 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8003008:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 800300c:	f7fe fa26 	bl	800145c <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8003010:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003012:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8003014:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003018:	1d21      	adds	r1, r4, #4
 800301a:	f7ff ffb5 	bl	8002f88 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800301e:	2301      	movs	r3, #1
  return HAL_OK;
 8003020:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003022:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003026:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800302a:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 800302e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8003032:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003036:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800303a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800303e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8003042:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 8003046:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 800304a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800304c:	2001      	movs	r0, #1
 800304e:	e7fc      	b.n	800304a <HAL_TIM_Base_Init+0x52>

08003050 <HAL_TIM_PWM_Init>:
{
 8003050:	b510      	push	{r4, lr}
  if (htim == NULL)
 8003052:	4604      	mov	r4, r0
 8003054:	b330      	cbz	r0, 80030a4 <HAL_TIM_PWM_Init+0x54>
  if (htim->State == HAL_TIM_STATE_RESET)
 8003056:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800305a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800305e:	b91b      	cbnz	r3, 8003068 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8003060:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8003064:	f7ff ff10 	bl	8002e88 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8003068:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800306a:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800306c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003070:	1d21      	adds	r1, r4, #4
 8003072:	f7ff ff89 	bl	8002f88 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003076:	2301      	movs	r3, #1
  return HAL_OK;
 8003078:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800307a:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800307e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8003082:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8003086:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800308a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800308e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003092:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003096:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800309a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 800309e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 80030a2:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80030a4:	2001      	movs	r0, #1
 80030a6:	e7fc      	b.n	80030a2 <HAL_TIM_PWM_Init+0x52>

080030a8 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80030a8:	6a03      	ldr	r3, [r0, #32]
{
 80030aa:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80030ac:	f023 0310 	bic.w	r3, r3, #16
 80030b0:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 80030b2:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80030b4:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80030b6:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80030b8:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80030ba:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80030be:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80030c2:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 80030c4:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80030c8:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80030cc:	4d0b      	ldr	r5, [pc, #44]	; (80030fc <TIM_OC2_SetConfig+0x54>)
 80030ce:	42a8      	cmp	r0, r5
 80030d0:	d10d      	bne.n	80030ee <TIM_OC2_SetConfig+0x46>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80030d2:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 80030d4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80030d8:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80030dc:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80030e0:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
 80030e4:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 80030e6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80030ea:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 80030ee:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 80030f0:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 80030f2:	684a      	ldr	r2, [r1, #4]
 80030f4:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 80030f6:	6203      	str	r3, [r0, #32]
}
 80030f8:	bd70      	pop	{r4, r5, r6, pc}
 80030fa:	bf00      	nop
 80030fc:	40012c00 	.word	0x40012c00

08003100 <HAL_TIM_PWM_ConfigChannel>:
{
 8003100:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8003102:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8003106:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8003108:	2b01      	cmp	r3, #1
 800310a:	d052      	beq.n	80031b2 <HAL_TIM_PWM_ConfigChannel+0xb2>
 800310c:	2301      	movs	r3, #1
  switch (Channel)
 800310e:	2a08      	cmp	r2, #8
  __HAL_LOCK(htim);
 8003110:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 8003114:	d03c      	beq.n	8003190 <HAL_TIM_PWM_ConfigChannel+0x90>
 8003116:	d806      	bhi.n	8003126 <HAL_TIM_PWM_ConfigChannel+0x26>
 8003118:	b1c2      	cbz	r2, 800314c <HAL_TIM_PWM_ConfigChannel+0x4c>
 800311a:	2a04      	cmp	r2, #4
 800311c:	d027      	beq.n	800316e <HAL_TIM_PWM_ConfigChannel+0x6e>
  __HAL_UNLOCK(htim);
 800311e:	2000      	movs	r0, #0
 8003120:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8003124:	bd38      	pop	{r3, r4, r5, pc}
  switch (Channel)
 8003126:	2a0c      	cmp	r2, #12
 8003128:	d1f9      	bne.n	800311e <HAL_TIM_PWM_ConfigChannel+0x1e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800312a:	6800      	ldr	r0, [r0, #0]
 800312c:	f7ff fe64 	bl	8002df8 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003130:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003132:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003134:	69da      	ldr	r2, [r3, #28]
 8003136:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800313a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800313c:	69da      	ldr	r2, [r3, #28]
 800313e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003142:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003144:	69da      	ldr	r2, [r3, #28]
 8003146:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800314a:	e030      	b.n	80031ae <HAL_TIM_PWM_ConfigChannel+0xae>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800314c:	6800      	ldr	r0, [r0, #0]
 800314e:	f7ff fe01 	bl	8002d54 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003152:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003154:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003156:	699a      	ldr	r2, [r3, #24]
 8003158:	f042 0208 	orr.w	r2, r2, #8
 800315c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800315e:	699a      	ldr	r2, [r3, #24]
 8003160:	f022 0204 	bic.w	r2, r2, #4
 8003164:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003166:	699a      	ldr	r2, [r3, #24]
 8003168:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800316a:	619a      	str	r2, [r3, #24]
      break;
 800316c:	e7d7      	b.n	800311e <HAL_TIM_PWM_ConfigChannel+0x1e>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800316e:	6800      	ldr	r0, [r0, #0]
 8003170:	f7ff ff9a 	bl	80030a8 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003174:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003176:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003178:	699a      	ldr	r2, [r3, #24]
 800317a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800317e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003180:	699a      	ldr	r2, [r3, #24]
 8003182:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003186:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003188:	699a      	ldr	r2, [r3, #24]
 800318a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800318e:	e7ec      	b.n	800316a <HAL_TIM_PWM_ConfigChannel+0x6a>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003190:	6800      	ldr	r0, [r0, #0]
 8003192:	f7ff fe07 	bl	8002da4 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003196:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003198:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800319a:	69da      	ldr	r2, [r3, #28]
 800319c:	f042 0208 	orr.w	r2, r2, #8
 80031a0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80031a2:	69da      	ldr	r2, [r3, #28]
 80031a4:	f022 0204 	bic.w	r2, r2, #4
 80031a8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80031aa:	69da      	ldr	r2, [r3, #28]
 80031ac:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80031ae:	61da      	str	r2, [r3, #28]
      break;
 80031b0:	e7b5      	b.n	800311e <HAL_TIM_PWM_ConfigChannel+0x1e>
  __HAL_LOCK(htim);
 80031b2:	2002      	movs	r0, #2
 80031b4:	e7b6      	b.n	8003124 <HAL_TIM_PWM_ConfigChannel+0x24>

080031b6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80031b6:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80031b8:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80031ba:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80031bc:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80031c0:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 80031c4:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80031c6:	6082      	str	r2, [r0, #8]
}
 80031c8:	bd10      	pop	{r4, pc}

080031ca <HAL_TIM_ConfigClockSource>:
{
 80031ca:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 80031cc:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 80031d0:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 80031d2:	2b01      	cmp	r3, #1
 80031d4:	f04f 0002 	mov.w	r0, #2
 80031d8:	d027      	beq.n	800322a <HAL_TIM_ConfigClockSource+0x60>
 80031da:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 80031dc:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 80031e0:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 80031e2:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 80031e6:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80031e8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80031ec:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 80031f0:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 80031f2:	680b      	ldr	r3, [r1, #0]
 80031f4:	2b60      	cmp	r3, #96	; 0x60
 80031f6:	d04d      	beq.n	8003294 <HAL_TIM_ConfigClockSource+0xca>
 80031f8:	d832      	bhi.n	8003260 <HAL_TIM_ConfigClockSource+0x96>
 80031fa:	2b40      	cmp	r3, #64	; 0x40
 80031fc:	d062      	beq.n	80032c4 <HAL_TIM_ConfigClockSource+0xfa>
 80031fe:	d815      	bhi.n	800322c <HAL_TIM_ConfigClockSource+0x62>
 8003200:	2b20      	cmp	r3, #32
 8003202:	d003      	beq.n	800320c <HAL_TIM_ConfigClockSource+0x42>
 8003204:	d809      	bhi.n	800321a <HAL_TIM_ConfigClockSource+0x50>
 8003206:	f033 0210 	bics.w	r2, r3, #16
 800320a:	d108      	bne.n	800321e <HAL_TIM_ConfigClockSource+0x54>
  tmpsmcr = TIMx->SMCR;
 800320c:	6882      	ldr	r2, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800320e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003212:	4313      	orrs	r3, r2
 8003214:	f043 0307 	orr.w	r3, r3, #7
 8003218:	e020      	b.n	800325c <HAL_TIM_ConfigClockSource+0x92>
  switch (sClockSourceConfig->ClockSource)
 800321a:	2b30      	cmp	r3, #48	; 0x30
 800321c:	d0f6      	beq.n	800320c <HAL_TIM_ConfigClockSource+0x42>
  htim->State = HAL_TIM_STATE_READY;
 800321e:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8003220:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8003222:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8003226:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 800322a:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 800322c:	2b50      	cmp	r3, #80	; 0x50
 800322e:	d1f6      	bne.n	800321e <HAL_TIM_ConfigClockSource+0x54>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003230:	684a      	ldr	r2, [r1, #4]
 8003232:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8003234:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003236:	6a05      	ldr	r5, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003238:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800323c:	f025 0501 	bic.w	r5, r5, #1
 8003240:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003242:	6983      	ldr	r3, [r0, #24]
  tmpccer |= TIM_ICPolarity;
 8003244:	430a      	orrs	r2, r1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003246:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800324a:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800324e:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8003250:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8003252:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003254:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003258:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 800325c:	6083      	str	r3, [r0, #8]
}
 800325e:	e7de      	b.n	800321e <HAL_TIM_ConfigClockSource+0x54>
  switch (sClockSourceConfig->ClockSource)
 8003260:	2b70      	cmp	r3, #112	; 0x70
 8003262:	d00c      	beq.n	800327e <HAL_TIM_ConfigClockSource+0xb4>
 8003264:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003268:	d1d9      	bne.n	800321e <HAL_TIM_ConfigClockSource+0x54>
      TIM_ETR_SetConfig(htim->Instance,
 800326a:	68cb      	ldr	r3, [r1, #12]
 800326c:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 8003270:	f7ff ffa1 	bl	80031b6 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003274:	6822      	ldr	r2, [r4, #0]
 8003276:	6893      	ldr	r3, [r2, #8]
 8003278:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800327c:	e008      	b.n	8003290 <HAL_TIM_ConfigClockSource+0xc6>
      TIM_ETR_SetConfig(htim->Instance,
 800327e:	68cb      	ldr	r3, [r1, #12]
 8003280:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 8003284:	f7ff ff97 	bl	80031b6 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003288:	6822      	ldr	r2, [r4, #0]
 800328a:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800328c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003290:	6093      	str	r3, [r2, #8]
      break;
 8003292:	e7c4      	b.n	800321e <HAL_TIM_ConfigClockSource+0x54>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003294:	684d      	ldr	r5, [r1, #4]
 8003296:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003298:	6a01      	ldr	r1, [r0, #32]
 800329a:	f021 0110 	bic.w	r1, r1, #16
 800329e:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80032a0:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 80032a2:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80032a4:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80032a8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 80032ac:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80032b0:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 80032b4:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80032b6:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 80032b8:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80032ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80032be:	f043 0367 	orr.w	r3, r3, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 80032c2:	e7cb      	b.n	800325c <HAL_TIM_ConfigClockSource+0x92>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80032c4:	684a      	ldr	r2, [r1, #4]
 80032c6:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 80032c8:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80032ca:	6a05      	ldr	r5, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80032cc:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80032d0:	f025 0501 	bic.w	r5, r5, #1
 80032d4:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80032d6:	6983      	ldr	r3, [r0, #24]
  tmpccer |= TIM_ICPolarity;
 80032d8:	430a      	orrs	r2, r1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80032da:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80032de:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 80032e2:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80032e4:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 80032e6:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80032e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80032ec:	f043 0347 	orr.w	r3, r3, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 80032f0:	e7b4      	b.n	800325c <HAL_TIM_ConfigClockSource+0x92>

080032f2 <TIM_SlaveTimer_SetConfig>:
  tmpsmcr = htim->Instance->SMCR;
 80032f2:	6800      	ldr	r0, [r0, #0]
{
 80032f4:	b538      	push	{r3, r4, r5, lr}
  tmpsmcr = htim->Instance->SMCR;
 80032f6:	6883      	ldr	r3, [r0, #8]
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80032f8:	684a      	ldr	r2, [r1, #4]
  tmpsmcr &= ~TIM_SMCR_TS;
 80032fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80032fe:	680c      	ldr	r4, [r1, #0]
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8003300:	4313      	orrs	r3, r2
  tmpsmcr &= ~TIM_SMCR_SMS;
 8003302:	f023 0307 	bic.w	r3, r3, #7
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8003306:	4323      	orrs	r3, r4
  switch (sSlaveConfig->InputTrigger)
 8003308:	2a60      	cmp	r2, #96	; 0x60
  htim->Instance->SMCR = tmpsmcr;
 800330a:	6083      	str	r3, [r0, #8]
  switch (sSlaveConfig->InputTrigger)
 800330c:	d02e      	beq.n	800336c <TIM_SlaveTimer_SetConfig+0x7a>
 800330e:	d805      	bhi.n	800331c <TIM_SlaveTimer_SetConfig+0x2a>
 8003310:	2a40      	cmp	r2, #64	; 0x40
 8003312:	d00b      	beq.n	800332c <TIM_SlaveTimer_SetConfig+0x3a>
 8003314:	2a50      	cmp	r2, #80	; 0x50
 8003316:	d019      	beq.n	800334c <TIM_SlaveTimer_SetConfig+0x5a>
  return HAL_OK;
 8003318:	2000      	movs	r0, #0
}
 800331a:	bd38      	pop	{r3, r4, r5, pc}
  switch (sSlaveConfig->InputTrigger)
 800331c:	2a70      	cmp	r2, #112	; 0x70
 800331e:	d1fb      	bne.n	8003318 <TIM_SlaveTimer_SetConfig+0x26>
      TIM_ETR_SetConfig(htim->Instance,
 8003320:	690b      	ldr	r3, [r1, #16]
 8003322:	e9d1 2102 	ldrd	r2, r1, [r1, #8]
 8003326:	f7ff ff46 	bl	80031b6 <TIM_ETR_SetConfig>
      break;
 800332a:	e7f5      	b.n	8003318 <TIM_SlaveTimer_SetConfig+0x26>
      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800332c:	2c05      	cmp	r4, #5
 800332e:	d030      	beq.n	8003392 <TIM_SlaveTimer_SetConfig+0xa0>
      tmpccer = htim->Instance->CCER;
 8003330:	6a02      	ldr	r2, [r0, #32]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8003332:	6a03      	ldr	r3, [r0, #32]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8003334:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8003336:	f023 0301 	bic.w	r3, r3, #1
 800333a:	6203      	str	r3, [r0, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800333c:	6983      	ldr	r3, [r0, #24]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800333e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8003342:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
      htim->Instance->CCMR1 = tmpccmr1;
 8003346:	6183      	str	r3, [r0, #24]
      htim->Instance->CCER = tmpccer;
 8003348:	6202      	str	r2, [r0, #32]
 800334a:	e7e5      	b.n	8003318 <TIM_SlaveTimer_SetConfig+0x26>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800334c:	688a      	ldr	r2, [r1, #8]
 800334e:	690d      	ldr	r5, [r1, #16]
  tmpccer = TIMx->CCER;
 8003350:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003352:	6a04      	ldr	r4, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003354:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003358:	f024 0401 	bic.w	r4, r4, #1
 800335c:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800335e:	6983      	ldr	r3, [r0, #24]
  tmpccer |= TIM_ICPolarity;
 8003360:	430a      	orrs	r2, r1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003362:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003366:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800336a:	e7ec      	b.n	8003346 <TIM_SlaveTimer_SetConfig+0x54>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800336c:	688c      	ldr	r4, [r1, #8]
 800336e:	690d      	ldr	r5, [r1, #16]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003370:	6a01      	ldr	r1, [r0, #32]
 8003372:	f021 0110 	bic.w	r1, r1, #16
 8003376:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003378:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 800337a:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800337c:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003380:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003384:	ea42 3205 	orr.w	r2, r2, r5, lsl #12
  tmpccer |= (TIM_ICPolarity << 4U);
 8003388:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
  TIMx->CCMR1 = tmpccmr1 ;
 800338c:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 800338e:	6203      	str	r3, [r0, #32]
 8003390:	e7c2      	b.n	8003318 <TIM_SlaveTimer_SetConfig+0x26>
        return HAL_ERROR;
 8003392:	2001      	movs	r0, #1
 8003394:	e7c1      	b.n	800331a <TIM_SlaveTimer_SetConfig+0x28>

08003396 <HAL_TIM_SlaveConfigSynchro>:
{
 8003396:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8003398:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 800339c:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 800339e:	2b01      	cmp	r3, #1
 80033a0:	f04f 0302 	mov.w	r3, #2
 80033a4:	d01c      	beq.n	80033e0 <HAL_TIM_SlaveConfigSynchro+0x4a>
 80033a6:	2501      	movs	r5, #1
  htim->State = HAL_TIM_STATE_BUSY;
 80033a8:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_LOCK(htim);
 80033ac:	f880 503c 	strb.w	r5, [r0, #60]	; 0x3c
  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80033b0:	f7ff ff9f 	bl	80032f2 <TIM_SlaveTimer_SetConfig>
 80033b4:	b130      	cbz	r0, 80033c4 <HAL_TIM_SlaveConfigSynchro+0x2e>
    __HAL_UNLOCK(htim);
 80033b6:	2300      	movs	r3, #0
    return HAL_ERROR;
 80033b8:	4628      	mov	r0, r5
    htim->State = HAL_TIM_STATE_READY;
 80033ba:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 80033be:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 80033c2:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80033c4:	6823      	ldr	r3, [r4, #0]
 80033c6:	68da      	ldr	r2, [r3, #12]
 80033c8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80033cc:	60da      	str	r2, [r3, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80033ce:	68da      	ldr	r2, [r3, #12]
 80033d0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80033d4:	60da      	str	r2, [r3, #12]
  htim->State = HAL_TIM_STATE_READY;
 80033d6:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80033da:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 80033de:	e7f0      	b.n	80033c2 <HAL_TIM_SlaveConfigSynchro+0x2c>
  __HAL_LOCK(htim);
 80033e0:	4618      	mov	r0, r3
 80033e2:	e7ee      	b.n	80033c2 <HAL_TIM_SlaveConfigSynchro+0x2c>

080033e4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80033e4:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80033e6:	2401      	movs	r4, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80033e8:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80033ea:	f001 011f 	and.w	r1, r1, #31
 80033ee:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 80033f0:	ea23 0304 	bic.w	r3, r3, r4
 80033f4:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80033f6:	6a03      	ldr	r3, [r0, #32]
 80033f8:	408a      	lsls	r2, r1
 80033fa:	431a      	orrs	r2, r3
 80033fc:	6202      	str	r2, [r0, #32]
}
 80033fe:	bd10      	pop	{r4, pc}

08003400 <HAL_TIM_OC_Start>:
{
 8003400:	b510      	push	{r4, lr}
 8003402:	4604      	mov	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003404:	b929      	cbnz	r1, 8003412 <HAL_TIM_OC_Start+0x12>
 8003406:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 800340a:	2b01      	cmp	r3, #1
 800340c:	d021      	beq.n	8003452 <HAL_TIM_OC_Start+0x52>
    return HAL_ERROR;
 800340e:	2001      	movs	r0, #1
}
 8003410:	bd10      	pop	{r4, pc}
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003412:	2904      	cmp	r1, #4
 8003414:	d107      	bne.n	8003426 <HAL_TIM_OC_Start+0x26>
 8003416:	f890 303f 	ldrb.w	r3, [r0, #63]	; 0x3f
 800341a:	2b01      	cmp	r3, #1
 800341c:	d1f7      	bne.n	800340e <HAL_TIM_OC_Start+0xe>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800341e:	2302      	movs	r3, #2
 8003420:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8003424:	e018      	b.n	8003458 <HAL_TIM_OC_Start+0x58>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003426:	2908      	cmp	r1, #8
 8003428:	d107      	bne.n	800343a <HAL_TIM_OC_Start+0x3a>
 800342a:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800342e:	2b01      	cmp	r3, #1
 8003430:	d1ed      	bne.n	800340e <HAL_TIM_OC_Start+0xe>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003432:	2302      	movs	r3, #2
 8003434:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8003438:	e00e      	b.n	8003458 <HAL_TIM_OC_Start+0x58>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800343a:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800343e:	2b01      	cmp	r3, #1
 8003440:	d1e5      	bne.n	800340e <HAL_TIM_OC_Start+0xe>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003442:	2904      	cmp	r1, #4
 8003444:	d0eb      	beq.n	800341e <HAL_TIM_OC_Start+0x1e>
 8003446:	2908      	cmp	r1, #8
 8003448:	d0f3      	beq.n	8003432 <HAL_TIM_OC_Start+0x32>
 800344a:	2302      	movs	r3, #2
 800344c:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
 8003450:	e002      	b.n	8003458 <HAL_TIM_OC_Start+0x58>
 8003452:	2302      	movs	r3, #2
 8003454:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003458:	2201      	movs	r2, #1
 800345a:	6820      	ldr	r0, [r4, #0]
 800345c:	f7ff ffc2 	bl	80033e4 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003460:	6823      	ldr	r3, [r4, #0]
 8003462:	4a0e      	ldr	r2, [pc, #56]	; (800349c <HAL_TIM_OC_Start+0x9c>)
 8003464:	4293      	cmp	r3, r2
 8003466:	d10a      	bne.n	800347e <HAL_TIM_OC_Start+0x7e>
    __HAL_TIM_MOE_ENABLE(htim);
 8003468:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800346a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800346e:	645a      	str	r2, [r3, #68]	; 0x44
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003470:	689a      	ldr	r2, [r3, #8]
 8003472:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003476:	2a06      	cmp	r2, #6
 8003478:	d10b      	bne.n	8003492 <HAL_TIM_OC_Start+0x92>
  return HAL_OK;
 800347a:	2000      	movs	r0, #0
 800347c:	e7c8      	b.n	8003410 <HAL_TIM_OC_Start+0x10>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800347e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003482:	d0f5      	beq.n	8003470 <HAL_TIM_OC_Start+0x70>
 8003484:	4a06      	ldr	r2, [pc, #24]	; (80034a0 <HAL_TIM_OC_Start+0xa0>)
 8003486:	4293      	cmp	r3, r2
 8003488:	d0f2      	beq.n	8003470 <HAL_TIM_OC_Start+0x70>
 800348a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800348e:	4293      	cmp	r3, r2
 8003490:	d0ee      	beq.n	8003470 <HAL_TIM_OC_Start+0x70>
    __HAL_TIM_ENABLE(htim);
 8003492:	681a      	ldr	r2, [r3, #0]
 8003494:	f042 0201 	orr.w	r2, r2, #1
 8003498:	601a      	str	r2, [r3, #0]
 800349a:	e7ee      	b.n	800347a <HAL_TIM_OC_Start+0x7a>
 800349c:	40012c00 	.word	0x40012c00
 80034a0:	40000400 	.word	0x40000400

080034a4 <HAL_TIM_PWM_Start>:
 80034a4:	f7ff bfac 	b.w	8003400 <HAL_TIM_OC_Start>

080034a8 <HAL_TIM_OC_Start_DMA>:
{
 80034a8:	b570      	push	{r4, r5, r6, lr}
 80034aa:	460d      	mov	r5, r1
 80034ac:	4604      	mov	r4, r0
 80034ae:	4611      	mov	r1, r2
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 80034b0:	b92d      	cbnz	r5, 80034be <HAL_TIM_OC_Start_DMA+0x16>
 80034b2:	f890 203e 	ldrb.w	r2, [r0, #62]	; 0x3e
 80034b6:	2a02      	cmp	r2, #2
 80034b8:	b2d0      	uxtb	r0, r2
 80034ba:	d112      	bne.n	80034e2 <HAL_TIM_OC_Start_DMA+0x3a>
}
 80034bc:	bd70      	pop	{r4, r5, r6, pc}
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 80034be:	2d04      	cmp	r5, #4
 80034c0:	d107      	bne.n	80034d2 <HAL_TIM_OC_Start_DMA+0x2a>
 80034c2:	f890 003f 	ldrb.w	r0, [r0, #63]	; 0x3f
 80034c6:	1e86      	subs	r6, r0, #2
 80034c8:	4270      	negs	r0, r6
 80034ca:	4170      	adcs	r0, r6
 80034cc:	b140      	cbz	r0, 80034e0 <HAL_TIM_OC_Start_DMA+0x38>
    return HAL_BUSY;
 80034ce:	2002      	movs	r0, #2
 80034d0:	e7f4      	b.n	80034bc <HAL_TIM_OC_Start_DMA+0x14>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 80034d2:	2d08      	cmp	r5, #8
 80034d4:	bf0c      	ite	eq
 80034d6:	f890 0040 	ldrbeq.w	r0, [r0, #64]	; 0x40
 80034da:	f894 0041 	ldrbne.w	r0, [r4, #65]	; 0x41
 80034de:	e7f2      	b.n	80034c6 <HAL_TIM_OC_Start_DMA+0x1e>
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 80034e0:	b93d      	cbnz	r5, 80034f2 <HAL_TIM_OC_Start_DMA+0x4a>
 80034e2:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 80034e6:	1e50      	subs	r0, r2, #1
 80034e8:	4242      	negs	r2, r0
 80034ea:	4142      	adcs	r2, r0
 80034ec:	bb4a      	cbnz	r2, 8003542 <HAL_TIM_OC_Start_DMA+0x9a>
      return HAL_ERROR;
 80034ee:	2001      	movs	r0, #1
 80034f0:	e7e4      	b.n	80034bc <HAL_TIM_OC_Start_DMA+0x14>
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 80034f2:	2d04      	cmp	r5, #4
 80034f4:	d102      	bne.n	80034fc <HAL_TIM_OC_Start_DMA+0x54>
 80034f6:	f894 203f 	ldrb.w	r2, [r4, #63]	; 0x3f
 80034fa:	e7f4      	b.n	80034e6 <HAL_TIM_OC_Start_DMA+0x3e>
 80034fc:	2d08      	cmp	r5, #8
 80034fe:	bf0c      	ite	eq
 8003500:	f894 2040 	ldrbeq.w	r2, [r4, #64]	; 0x40
 8003504:	f894 2041 	ldrbne.w	r2, [r4, #65]	; 0x41
 8003508:	2a01      	cmp	r2, #1
 800350a:	d1f0      	bne.n	80034ee <HAL_TIM_OC_Start_DMA+0x46>
    if ((pData == NULL) && (Length > 0U))
 800350c:	b909      	cbnz	r1, 8003512 <HAL_TIM_OC_Start_DMA+0x6a>
 800350e:	2b00      	cmp	r3, #0
 8003510:	d1ed      	bne.n	80034ee <HAL_TIM_OC_Start_DMA+0x46>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003512:	2d08      	cmp	r5, #8
 8003514:	f04f 0002 	mov.w	r0, #2
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8003518:	6822      	ldr	r2, [r4, #0]
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800351a:	d142      	bne.n	80035a2 <HAL_TIM_OC_Start_DMA+0xfa>
 800351c:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003520:	4e40      	ldr	r6, [pc, #256]	; (8003624 <HAL_TIM_OC_Start_DMA+0x17c>)
 8003522:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8003524:	323c      	adds	r2, #60	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003526:	6286      	str	r6, [r0, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003528:	4e3f      	ldr	r6, [pc, #252]	; (8003628 <HAL_TIM_OC_Start_DMA+0x180>)
 800352a:	62c6      	str	r6, [r0, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800352c:	4e3f      	ldr	r6, [pc, #252]	; (800362c <HAL_TIM_OC_Start_DMA+0x184>)
 800352e:	6306      	str	r6, [r0, #48]	; 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8003530:	f7fe fbec 	bl	8001d0c <HAL_DMA_Start_IT>
 8003534:	2800      	cmp	r0, #0
 8003536:	d1da      	bne.n	80034ee <HAL_TIM_OC_Start_DMA+0x46>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8003538:	6822      	ldr	r2, [r4, #0]
 800353a:	68d3      	ldr	r3, [r2, #12]
 800353c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003540:	e017      	b.n	8003572 <HAL_TIM_OC_Start_DMA+0xca>
    if ((pData == NULL) && (Length > 0U))
 8003542:	b909      	cbnz	r1, 8003548 <HAL_TIM_OC_Start_DMA+0xa0>
 8003544:	2b00      	cmp	r3, #0
 8003546:	d1d2      	bne.n	80034ee <HAL_TIM_OC_Start_DMA+0x46>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003548:	2202      	movs	r2, #2
 800354a:	b9a5      	cbnz	r5, 8003576 <HAL_TIM_OC_Start_DMA+0xce>
 800354c:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003550:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8003552:	4a34      	ldr	r2, [pc, #208]	; (8003624 <HAL_TIM_OC_Start_DMA+0x17c>)
 8003554:	6282      	str	r2, [r0, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003556:	4a34      	ldr	r2, [pc, #208]	; (8003628 <HAL_TIM_OC_Start_DMA+0x180>)
 8003558:	62c2      	str	r2, [r0, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800355a:	4a34      	ldr	r2, [pc, #208]	; (800362c <HAL_TIM_OC_Start_DMA+0x184>)
 800355c:	6302      	str	r2, [r0, #48]	; 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 800355e:	6822      	ldr	r2, [r4, #0]
 8003560:	3234      	adds	r2, #52	; 0x34
 8003562:	f7fe fbd3 	bl	8001d0c <HAL_DMA_Start_IT>
 8003566:	2800      	cmp	r0, #0
 8003568:	d1c1      	bne.n	80034ee <HAL_TIM_OC_Start_DMA+0x46>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800356a:	6822      	ldr	r2, [r4, #0]
 800356c:	68d3      	ldr	r3, [r2, #12]
 800356e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8003572:	60d3      	str	r3, [r2, #12]
      break;
 8003574:	e020      	b.n	80035b8 <HAL_TIM_OC_Start_DMA+0x110>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003576:	2d04      	cmp	r5, #4
 8003578:	d1cb      	bne.n	8003512 <HAL_TIM_OC_Start_DMA+0x6a>
 800357a:	f884 203f 	strb.w	r2, [r4, #63]	; 0x3f
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800357e:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8003580:	4a28      	ldr	r2, [pc, #160]	; (8003624 <HAL_TIM_OC_Start_DMA+0x17c>)
 8003582:	6282      	str	r2, [r0, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003584:	4a28      	ldr	r2, [pc, #160]	; (8003628 <HAL_TIM_OC_Start_DMA+0x180>)
 8003586:	62c2      	str	r2, [r0, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8003588:	4a28      	ldr	r2, [pc, #160]	; (800362c <HAL_TIM_OC_Start_DMA+0x184>)
 800358a:	6302      	str	r2, [r0, #48]	; 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 800358c:	6822      	ldr	r2, [r4, #0]
 800358e:	3238      	adds	r2, #56	; 0x38
 8003590:	f7fe fbbc 	bl	8001d0c <HAL_DMA_Start_IT>
 8003594:	2800      	cmp	r0, #0
 8003596:	d1aa      	bne.n	80034ee <HAL_TIM_OC_Start_DMA+0x46>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8003598:	6822      	ldr	r2, [r4, #0]
 800359a:	68d3      	ldr	r3, [r2, #12]
 800359c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80035a0:	e7e7      	b.n	8003572 <HAL_TIM_OC_Start_DMA+0xca>
  switch (Channel)
 80035a2:	2d0c      	cmp	r5, #12
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80035a4:	f884 0041 	strb.w	r0, [r4, #65]	; 0x41
  switch (Channel)
 80035a8:	d01a      	beq.n	80035e0 <HAL_TIM_OC_Start_DMA+0x138>
 80035aa:	d805      	bhi.n	80035b8 <HAL_TIM_OC_Start_DMA+0x110>
 80035ac:	2d08      	cmp	r5, #8
 80035ae:	d803      	bhi.n	80035b8 <HAL_TIM_OC_Start_DMA+0x110>
 80035b0:	2d00      	cmp	r5, #0
 80035b2:	d0cd      	beq.n	8003550 <HAL_TIM_OC_Start_DMA+0xa8>
 80035b4:	2d04      	cmp	r5, #4
 80035b6:	d0e2      	beq.n	800357e <HAL_TIM_OC_Start_DMA+0xd6>
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80035b8:	2201      	movs	r2, #1
 80035ba:	4629      	mov	r1, r5
 80035bc:	6820      	ldr	r0, [r4, #0]
 80035be:	f7ff ff11 	bl	80033e4 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80035c2:	6823      	ldr	r3, [r4, #0]
 80035c4:	4a1a      	ldr	r2, [pc, #104]	; (8003630 <HAL_TIM_OC_Start_DMA+0x188>)
 80035c6:	4293      	cmp	r3, r2
 80035c8:	d11c      	bne.n	8003604 <HAL_TIM_OC_Start_DMA+0x15c>
    __HAL_TIM_MOE_ENABLE(htim);
 80035ca:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80035cc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80035d0:	645a      	str	r2, [r3, #68]	; 0x44
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80035d2:	689a      	ldr	r2, [r3, #8]
 80035d4:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80035d8:	2a06      	cmp	r2, #6
 80035da:	d11d      	bne.n	8003618 <HAL_TIM_OC_Start_DMA+0x170>
  return HAL_OK;
 80035dc:	2000      	movs	r0, #0
 80035de:	e76d      	b.n	80034bc <HAL_TIM_OC_Start_DMA+0x14>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80035e0:	6b20      	ldr	r0, [r4, #48]	; 0x30
 80035e2:	4e10      	ldr	r6, [pc, #64]	; (8003624 <HAL_TIM_OC_Start_DMA+0x17c>)
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 80035e4:	3240      	adds	r2, #64	; 0x40
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80035e6:	6286      	str	r6, [r0, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80035e8:	4e0f      	ldr	r6, [pc, #60]	; (8003628 <HAL_TIM_OC_Start_DMA+0x180>)
 80035ea:	62c6      	str	r6, [r0, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 80035ec:	4e0f      	ldr	r6, [pc, #60]	; (800362c <HAL_TIM_OC_Start_DMA+0x184>)
 80035ee:	6306      	str	r6, [r0, #48]	; 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 80035f0:	f7fe fb8c 	bl	8001d0c <HAL_DMA_Start_IT>
 80035f4:	2800      	cmp	r0, #0
 80035f6:	f47f af7a 	bne.w	80034ee <HAL_TIM_OC_Start_DMA+0x46>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 80035fa:	6822      	ldr	r2, [r4, #0]
 80035fc:	68d3      	ldr	r3, [r2, #12]
 80035fe:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003602:	e7b6      	b.n	8003572 <HAL_TIM_OC_Start_DMA+0xca>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003604:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003608:	d0e3      	beq.n	80035d2 <HAL_TIM_OC_Start_DMA+0x12a>
 800360a:	4a0a      	ldr	r2, [pc, #40]	; (8003634 <HAL_TIM_OC_Start_DMA+0x18c>)
 800360c:	4293      	cmp	r3, r2
 800360e:	d0e0      	beq.n	80035d2 <HAL_TIM_OC_Start_DMA+0x12a>
 8003610:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003614:	4293      	cmp	r3, r2
 8003616:	d0dc      	beq.n	80035d2 <HAL_TIM_OC_Start_DMA+0x12a>
    __HAL_TIM_ENABLE(htim);
 8003618:	681a      	ldr	r2, [r3, #0]
 800361a:	f042 0201 	orr.w	r2, r2, #1
 800361e:	601a      	str	r2, [r3, #0]
 8003620:	e7dc      	b.n	80035dc <HAL_TIM_OC_Start_DMA+0x134>
 8003622:	bf00      	nop
 8003624:	08002e8b 	.word	0x08002e8b
 8003628:	08002ef5 	.word	0x08002ef5
 800362c:	08002f2f 	.word	0x08002f2f
 8003630:	40012c00 	.word	0x40012c00
 8003634:	40000400 	.word	0x40000400

08003638 <HAL_TIM_PWM_Start_DMA>:
 8003638:	f7ff bf36 	b.w	80034a8 <HAL_TIM_OC_Start_DMA>

0800363c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800363c:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800363e:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8003642:	4602      	mov	r2, r0
  __HAL_LOCK(htim);
 8003644:	2b01      	cmp	r3, #1
 8003646:	f04f 0002 	mov.w	r0, #2
 800364a:	d022      	beq.n	8003692 <HAL_TIMEx_MasterConfigSynchronization+0x56>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800364c:	6813      	ldr	r3, [r2, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800364e:	f882 003d 	strb.w	r0, [r2, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 8003652:	685c      	ldr	r4, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003654:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 8003656:	f024 0470 	bic.w	r4, r4, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800365a:	432c      	orrs	r4, r5
  tmpsmcr = htim->Instance->SMCR;
 800365c:	6898      	ldr	r0, [r3, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800365e:	605c      	str	r4, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003660:	4c0c      	ldr	r4, [pc, #48]	; (8003694 <HAL_TIMEx_MasterConfigSynchronization+0x58>)
 8003662:	42a3      	cmp	r3, r4
 8003664:	d00a      	beq.n	800367c <HAL_TIMEx_MasterConfigSynchronization+0x40>
 8003666:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800366a:	d007      	beq.n	800367c <HAL_TIMEx_MasterConfigSynchronization+0x40>
 800366c:	f5a4 3494 	sub.w	r4, r4, #75776	; 0x12800
 8003670:	42a3      	cmp	r3, r4
 8003672:	d003      	beq.n	800367c <HAL_TIMEx_MasterConfigSynchronization+0x40>
 8003674:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8003678:	42a3      	cmp	r3, r4
 800367a:	d104      	bne.n	8003686 <HAL_TIMEx_MasterConfigSynchronization+0x4a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800367c:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 800367e:	f020 0080 	bic.w	r0, r0, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003682:	4301      	orrs	r1, r0

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003684:	6099      	str	r1, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003686:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 8003688:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800368a:	f882 303d 	strb.w	r3, [r2, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800368e:	f882 003c 	strb.w	r0, [r2, #60]	; 0x3c

  return HAL_OK;
}
 8003692:	bd30      	pop	{r4, r5, pc}
 8003694:	40012c00 	.word	0x40012c00

08003698 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003698:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800369c:	2b01      	cmp	r3, #1
 800369e:	d01f      	beq.n	80036e0 <HAL_TIMEx_ConfigBreakDeadTime+0x48>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80036a0:	68cb      	ldr	r3, [r1, #12]
 80036a2:	688a      	ldr	r2, [r1, #8]
 80036a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80036a8:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80036aa:	684a      	ldr	r2, [r1, #4]
 80036ac:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80036b0:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80036b2:	680a      	ldr	r2, [r1, #0]
 80036b4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80036b8:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80036ba:	690a      	ldr	r2, [r1, #16]
 80036bc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80036c0:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80036c2:	694a      	ldr	r2, [r1, #20]
 80036c4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80036c8:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80036ca:	69ca      	ldr	r2, [r1, #28]
 80036cc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80036d0:	4313      	orrs	r3, r2


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80036d2:	6802      	ldr	r2, [r0, #0]
 80036d4:	6453      	str	r3, [r2, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80036d6:	2300      	movs	r3, #0
 80036d8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 80036dc:	4618      	mov	r0, r3
 80036de:	4770      	bx	lr
  __HAL_LOCK(htim);
 80036e0:	2002      	movs	r0, #2
}
 80036e2:	4770      	bx	lr

080036e4 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80036e4:	6803      	ldr	r3, [r0, #0]
 80036e6:	68da      	ldr	r2, [r3, #12]
 80036e8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80036ec:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80036ee:	695a      	ldr	r2, [r3, #20]
 80036f0:	f022 0201 	bic.w	r2, r2, #1
 80036f4:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80036f6:	6b02      	ldr	r2, [r0, #48]	; 0x30
 80036f8:	2a01      	cmp	r2, #1
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80036fa:	bf02      	ittt	eq
 80036fc:	68da      	ldreq	r2, [r3, #12]
 80036fe:	f022 0210 	biceq.w	r2, r2, #16
 8003702:	60da      	streq	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003704:	2320      	movs	r3, #32
 8003706:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800370a:	2300      	movs	r3, #0
 800370c:	6303      	str	r3, [r0, #48]	; 0x30
}
 800370e:	4770      	bx	lr

08003710 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003710:	b510      	push	{r4, lr}
 8003712:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003714:	6803      	ldr	r3, [r0, #0]
 8003716:	68c1      	ldr	r1, [r0, #12]
 8003718:	691a      	ldr	r2, [r3, #16]
 800371a:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800371e:	430a      	orrs	r2, r1
 8003720:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003722:	6882      	ldr	r2, [r0, #8]
 8003724:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 8003726:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003728:	4302      	orrs	r2, r0
 800372a:	6960      	ldr	r0, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 800372c:	f421 51b0 	bic.w	r1, r1, #5632	; 0x1600
 8003730:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003734:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 8003736:	430a      	orrs	r2, r1
 8003738:	60da      	str	r2, [r3, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800373a:	695a      	ldr	r2, [r3, #20]
 800373c:	69a1      	ldr	r1, [r4, #24]
 800373e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003742:	430a      	orrs	r2, r1
 8003744:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003746:	4a0e      	ldr	r2, [pc, #56]	; (8003780 <UART_SetConfig+0x70>)
 8003748:	4293      	cmp	r3, r2
 800374a:	d115      	bne.n	8003778 <UART_SetConfig+0x68>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800374c:	f7ff f81a 	bl	8002784 <HAL_RCC_GetPCLK2Freq>
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003750:	2319      	movs	r3, #25
 8003752:	4343      	muls	r3, r0
 8003754:	6862      	ldr	r2, [r4, #4]
 8003756:	6820      	ldr	r0, [r4, #0]
 8003758:	0092      	lsls	r2, r2, #2
 800375a:	fbb3 f3f2 	udiv	r3, r3, r2
 800375e:	2264      	movs	r2, #100	; 0x64
 8003760:	fbb3 f1f2 	udiv	r1, r3, r2
 8003764:	fb02 3311 	mls	r3, r2, r1, r3
 8003768:	011b      	lsls	r3, r3, #4
 800376a:	3332      	adds	r3, #50	; 0x32
 800376c:	fbb3 f3f2 	udiv	r3, r3, r2
 8003770:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 8003774:	6083      	str	r3, [r0, #8]
#endif /* USART_CR1_OVER8 */
}
 8003776:	bd10      	pop	{r4, pc}
    pclk = HAL_RCC_GetPCLK1Freq();
 8003778:	f7fe fff4 	bl	8002764 <HAL_RCC_GetPCLK1Freq>
 800377c:	e7e8      	b.n	8003750 <UART_SetConfig+0x40>
 800377e:	bf00      	nop
 8003780:	40013800 	.word	0x40013800

08003784 <HAL_UART_Init>:
{
 8003784:	b510      	push	{r4, lr}
  if (huart == NULL)
 8003786:	4604      	mov	r4, r0
 8003788:	b340      	cbz	r0, 80037dc <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 800378a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800378e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003792:	b91b      	cbnz	r3, 800379c <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8003794:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_UART_MspInit(huart);
 8003798:	f7fd ff0a 	bl	80015b0 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 800379c:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 800379e:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80037a0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UART_DISABLE(huart);
 80037a4:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 80037a6:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 80037a8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80037ac:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 80037ae:	f7ff ffaf 	bl	8003710 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80037b2:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037b4:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80037b6:	691a      	ldr	r2, [r3, #16]
 80037b8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80037bc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80037be:	695a      	ldr	r2, [r3, #20]
 80037c0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80037c4:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 80037c6:	68da      	ldr	r2, [r3, #12]
 80037c8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80037cc:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 80037ce:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037d0:	6420      	str	r0, [r4, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80037d2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80037d6:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
}
 80037da:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80037dc:	2001      	movs	r0, #1
 80037de:	e7fc      	b.n	80037da <HAL_UART_Init+0x56>

080037e0 <HAL_UART_TxCpltCallback>:
 80037e0:	4770      	bx	lr

080037e2 <HAL_UART_RxCpltCallback>:
 80037e2:	4770      	bx	lr

080037e4 <HAL_UART_ErrorCallback>:
 80037e4:	4770      	bx	lr

080037e6 <UART_DMAAbortOnError>:
{
 80037e6:	b508      	push	{r3, lr}
  huart->RxXferCount = 0x00U;
 80037e8:	2300      	movs	r3, #0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80037ea:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 80037ec:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80037ee:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 80037f0:	f7ff fff8 	bl	80037e4 <HAL_UART_ErrorCallback>
}
 80037f4:	bd08      	pop	{r3, pc}

080037f6 <HAL_UARTEx_RxEventCallback>:
}
 80037f6:	4770      	bx	lr

080037f8 <UART_Receive_IT.part.0.isra.0>:
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
 80037f8:	b507      	push	{r0, r1, r2, lr}
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80037fa:	6881      	ldr	r1, [r0, #8]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80037fc:	6a83      	ldr	r3, [r0, #40]	; 0x28
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80037fe:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003802:	6802      	ldr	r2, [r0, #0]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003804:	d134      	bne.n	8003870 <UART_Receive_IT.part.0.isra.0+0x78>
 8003806:	6901      	ldr	r1, [r0, #16]
 8003808:	2900      	cmp	r1, #0
 800380a:	d134      	bne.n	8003876 <UART_Receive_IT.part.0.isra.0+0x7e>
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800380c:	6852      	ldr	r2, [r2, #4]
 800380e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003812:	f823 2b02 	strh.w	r2, [r3], #2
    if (--huart->RxXferCount == 0U)
 8003816:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
      huart->pRxBuffPtr += 1U;
 8003818:	6283      	str	r3, [r0, #40]	; 0x28
    if (--huart->RxXferCount == 0U)
 800381a:	3a01      	subs	r2, #1
 800381c:	b292      	uxth	r2, r2
 800381e:	85c2      	strh	r2, [r0, #46]	; 0x2e
 8003820:	bb1a      	cbnz	r2, 800386a <UART_Receive_IT.part.0.isra.0+0x72>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003822:	6803      	ldr	r3, [r0, #0]
 8003824:	68d9      	ldr	r1, [r3, #12]
 8003826:	f021 0120 	bic.w	r1, r1, #32
 800382a:	60d9      	str	r1, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800382c:	68d9      	ldr	r1, [r3, #12]
 800382e:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8003832:	60d9      	str	r1, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003834:	6959      	ldr	r1, [r3, #20]
 8003836:	f021 0101 	bic.w	r1, r1, #1
 800383a:	6159      	str	r1, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 800383c:	2120      	movs	r1, #32
 800383e:	f880 103e 	strb.w	r1, [r0, #62]	; 0x3e
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003842:	6b01      	ldr	r1, [r0, #48]	; 0x30
 8003844:	2901      	cmp	r1, #1
 8003846:	d120      	bne.n	800388a <UART_Receive_IT.part.0.isra.0+0x92>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003848:	6302      	str	r2, [r0, #48]	; 0x30
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800384a:	68d9      	ldr	r1, [r3, #12]
 800384c:	f021 0110 	bic.w	r1, r1, #16
 8003850:	60d9      	str	r1, [r3, #12]
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003852:	6819      	ldr	r1, [r3, #0]
 8003854:	06c9      	lsls	r1, r1, #27
 8003856:	d505      	bpl.n	8003864 <UART_Receive_IT.part.0.isra.0+0x6c>
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003858:	9201      	str	r2, [sp, #4]
 800385a:	681a      	ldr	r2, [r3, #0]
 800385c:	9201      	str	r2, [sp, #4]
 800385e:	685b      	ldr	r3, [r3, #4]
 8003860:	9301      	str	r3, [sp, #4]
 8003862:	9b01      	ldr	r3, [sp, #4]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003864:	8d81      	ldrh	r1, [r0, #44]	; 0x2c
 8003866:	f7ff ffc6 	bl	80037f6 <HAL_UARTEx_RxEventCallback>
}
 800386a:	b003      	add	sp, #12
 800386c:	f85d fb04 	ldr.w	pc, [sp], #4
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003870:	b939      	cbnz	r1, 8003882 <UART_Receive_IT.part.0.isra.0+0x8a>
 8003872:	6901      	ldr	r1, [r0, #16]
 8003874:	b929      	cbnz	r1, 8003882 <UART_Receive_IT.part.0.isra.0+0x8a>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003876:	6852      	ldr	r2, [r2, #4]
 8003878:	b2d2      	uxtb	r2, r2
 800387a:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr += 1U;
 800387c:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800387e:	3301      	adds	r3, #1
 8003880:	e7c9      	b.n	8003816 <UART_Receive_IT.part.0.isra.0+0x1e>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003882:	6852      	ldr	r2, [r2, #4]
 8003884:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003888:	e7f7      	b.n	800387a <UART_Receive_IT.part.0.isra.0+0x82>
       HAL_UART_RxCpltCallback(huart);
 800388a:	f7ff ffaa 	bl	80037e2 <HAL_UART_RxCpltCallback>
 800388e:	e7ec      	b.n	800386a <UART_Receive_IT.part.0.isra.0+0x72>

08003890 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003890:	6803      	ldr	r3, [r0, #0]
{
 8003892:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003894:	681a      	ldr	r2, [r3, #0]
{
 8003896:	4604      	mov	r4, r0
  if (errorflags == RESET)
 8003898:	f012 0f0f 	tst.w	r2, #15
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800389c:	68d9      	ldr	r1, [r3, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800389e:	695d      	ldr	r5, [r3, #20]
  if (errorflags == RESET)
 80038a0:	d10c      	bne.n	80038bc <HAL_UART_IRQHandler+0x2c>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80038a2:	0695      	lsls	r5, r2, #26
 80038a4:	d567      	bpl.n	8003976 <HAL_UART_IRQHandler+0xe6>
 80038a6:	068d      	lsls	r5, r1, #26
 80038a8:	d565      	bpl.n	8003976 <HAL_UART_IRQHandler+0xe6>
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80038aa:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 80038ae:	2b22      	cmp	r3, #34	; 0x22
 80038b0:	d15b      	bne.n	800396a <HAL_UART_IRQHandler+0xda>
}
 80038b2:	b003      	add	sp, #12
 80038b4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80038b8:	f7ff bf9e 	b.w	80037f8 <UART_Receive_IT.part.0.isra.0>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80038bc:	f005 0001 	and.w	r0, r5, #1
 80038c0:	f401 7590 	and.w	r5, r1, #288	; 0x120
 80038c4:	4305      	orrs	r5, r0
 80038c6:	d056      	beq.n	8003976 <HAL_UART_IRQHandler+0xe6>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80038c8:	07d5      	lsls	r5, r2, #31
 80038ca:	d505      	bpl.n	80038d8 <HAL_UART_IRQHandler+0x48>
 80038cc:	05cb      	lsls	r3, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80038ce:	bf42      	ittt	mi
 80038d0:	6c23      	ldrmi	r3, [r4, #64]	; 0x40
 80038d2:	f043 0301 	orrmi.w	r3, r3, #1
 80038d6:	6423      	strmi	r3, [r4, #64]	; 0x40
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80038d8:	0755      	lsls	r5, r2, #29
 80038da:	d504      	bpl.n	80038e6 <HAL_UART_IRQHandler+0x56>
 80038dc:	b118      	cbz	r0, 80038e6 <HAL_UART_IRQHandler+0x56>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80038de:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80038e0:	f043 0302 	orr.w	r3, r3, #2
 80038e4:	6423      	str	r3, [r4, #64]	; 0x40
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80038e6:	0793      	lsls	r3, r2, #30
 80038e8:	d504      	bpl.n	80038f4 <HAL_UART_IRQHandler+0x64>
 80038ea:	b118      	cbz	r0, 80038f4 <HAL_UART_IRQHandler+0x64>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80038ec:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80038ee:	f043 0304 	orr.w	r3, r3, #4
 80038f2:	6423      	str	r3, [r4, #64]	; 0x40
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80038f4:	0715      	lsls	r5, r2, #28
 80038f6:	d507      	bpl.n	8003908 <HAL_UART_IRQHandler+0x78>
 80038f8:	f001 0320 	and.w	r3, r1, #32
 80038fc:	4303      	orrs	r3, r0
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80038fe:	bf1e      	ittt	ne
 8003900:	6c23      	ldrne	r3, [r4, #64]	; 0x40
 8003902:	f043 0308 	orrne.w	r3, r3, #8
 8003906:	6423      	strne	r3, [r4, #64]	; 0x40
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003908:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800390a:	b373      	cbz	r3, 800396a <HAL_UART_IRQHandler+0xda>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800390c:	0692      	lsls	r2, r2, #26
 800390e:	d508      	bpl.n	8003922 <HAL_UART_IRQHandler+0x92>
 8003910:	068b      	lsls	r3, r1, #26
 8003912:	d506      	bpl.n	8003922 <HAL_UART_IRQHandler+0x92>
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003914:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 8003918:	2b22      	cmp	r3, #34	; 0x22
 800391a:	d102      	bne.n	8003922 <HAL_UART_IRQHandler+0x92>
 800391c:	4620      	mov	r0, r4
 800391e:	f7ff ff6b 	bl	80037f8 <UART_Receive_IT.part.0.isra.0>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003922:	6823      	ldr	r3, [r4, #0]
        UART_EndRxTransfer(huart);
 8003924:	4620      	mov	r0, r4
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003926:	695b      	ldr	r3, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003928:	6c25      	ldr	r5, [r4, #64]	; 0x40
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800392a:	f003 0340 	and.w	r3, r3, #64	; 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800392e:	f005 0508 	and.w	r5, r5, #8
 8003932:	431d      	orrs	r5, r3
 8003934:	d01b      	beq.n	800396e <HAL_UART_IRQHandler+0xde>
        UART_EndRxTransfer(huart);
 8003936:	f7ff fed5 	bl	80036e4 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800393a:	6823      	ldr	r3, [r4, #0]
 800393c:	695a      	ldr	r2, [r3, #20]
 800393e:	0655      	lsls	r5, r2, #25
 8003940:	d510      	bpl.n	8003964 <HAL_UART_IRQHandler+0xd4>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003942:	695a      	ldr	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8003944:	6ba0      	ldr	r0, [r4, #56]	; 0x38
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003946:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800394a:	615a      	str	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 800394c:	b150      	cbz	r0, 8003964 <HAL_UART_IRQHandler+0xd4>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800394e:	4b53      	ldr	r3, [pc, #332]	; (8003a9c <HAL_UART_IRQHandler+0x20c>)
 8003950:	6343      	str	r3, [r0, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003952:	f7fe fa35 	bl	8001dc0 <HAL_DMA_Abort_IT>
 8003956:	b140      	cbz	r0, 800396a <HAL_UART_IRQHandler+0xda>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003958:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800395a:	6b43      	ldr	r3, [r0, #52]	; 0x34
}
 800395c:	b003      	add	sp, #12
 800395e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003962:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8003964:	4620      	mov	r0, r4
 8003966:	f7ff ff3d 	bl	80037e4 <HAL_UART_ErrorCallback>
}
 800396a:	b003      	add	sp, #12
 800396c:	bd30      	pop	{r4, r5, pc}
        HAL_UART_ErrorCallback(huart);
 800396e:	f7ff ff39 	bl	80037e4 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003972:	6425      	str	r5, [r4, #64]	; 0x40
 8003974:	e7f9      	b.n	800396a <HAL_UART_IRQHandler+0xda>
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003976:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8003978:	2801      	cmp	r0, #1
 800397a:	d155      	bne.n	8003a28 <HAL_UART_IRQHandler+0x198>
      &&((isrflags & USART_SR_IDLE) != 0U)
 800397c:	06d0      	lsls	r0, r2, #27
 800397e:	d553      	bpl.n	8003a28 <HAL_UART_IRQHandler+0x198>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8003980:	06cd      	lsls	r5, r1, #27
 8003982:	d551      	bpl.n	8003a28 <HAL_UART_IRQHandler+0x198>
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003984:	2100      	movs	r1, #0
 8003986:	9101      	str	r1, [sp, #4]
 8003988:	681a      	ldr	r2, [r3, #0]
 800398a:	9201      	str	r2, [sp, #4]
 800398c:	685a      	ldr	r2, [r3, #4]
 800398e:	9201      	str	r2, [sp, #4]
 8003990:	9a01      	ldr	r2, [sp, #4]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003992:	695a      	ldr	r2, [r3, #20]
 8003994:	f012 0240 	ands.w	r2, r2, #64	; 0x40
 8003998:	d02a      	beq.n	80039f0 <HAL_UART_IRQHandler+0x160>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800399a:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800399c:	6802      	ldr	r2, [r0, #0]
 800399e:	6852      	ldr	r2, [r2, #4]
 80039a0:	b292      	uxth	r2, r2
      if (  (nb_remaining_rx_data > 0U)
 80039a2:	2a00      	cmp	r2, #0
 80039a4:	d0e1      	beq.n	800396a <HAL_UART_IRQHandler+0xda>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80039a6:	8da5      	ldrh	r5, [r4, #44]	; 0x2c
 80039a8:	4295      	cmp	r5, r2
 80039aa:	d9de      	bls.n	800396a <HAL_UART_IRQHandler+0xda>
        huart->RxXferCount = nb_remaining_rx_data;
 80039ac:	85e2      	strh	r2, [r4, #46]	; 0x2e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80039ae:	6982      	ldr	r2, [r0, #24]
 80039b0:	2a20      	cmp	r2, #32
 80039b2:	d015      	beq.n	80039e0 <HAL_UART_IRQHandler+0x150>
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80039b4:	68da      	ldr	r2, [r3, #12]
 80039b6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80039ba:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80039bc:	695a      	ldr	r2, [r3, #20]
 80039be:	f022 0201 	bic.w	r2, r2, #1
 80039c2:	615a      	str	r2, [r3, #20]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80039c4:	695a      	ldr	r2, [r3, #20]
 80039c6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80039ca:	615a      	str	r2, [r3, #20]
          huart->RxState = HAL_UART_STATE_READY;
 80039cc:	2220      	movs	r2, #32
 80039ce:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039d2:	6321      	str	r1, [r4, #48]	; 0x30
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80039d4:	68da      	ldr	r2, [r3, #12]
 80039d6:	f022 0210 	bic.w	r2, r2, #16
 80039da:	60da      	str	r2, [r3, #12]
          (void)HAL_DMA_Abort(huart->hdmarx);
 80039dc:	f7fe f9d2 	bl	8001d84 <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80039e0:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
 80039e2:	8da1      	ldrh	r1, [r4, #44]	; 0x2c
 80039e4:	1ac9      	subs	r1, r1, r3
 80039e6:	b289      	uxth	r1, r1
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80039e8:	4620      	mov	r0, r4
 80039ea:	f7ff ff04 	bl	80037f6 <HAL_UARTEx_RxEventCallback>
 80039ee:	e7bc      	b.n	800396a <HAL_UART_IRQHandler+0xda>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80039f0:	8de1      	ldrh	r1, [r4, #46]	; 0x2e
 80039f2:	b288      	uxth	r0, r1
      if (  (huart->RxXferCount > 0U)
 80039f4:	8de1      	ldrh	r1, [r4, #46]	; 0x2e
 80039f6:	b289      	uxth	r1, r1
 80039f8:	2900      	cmp	r1, #0
 80039fa:	d0b6      	beq.n	800396a <HAL_UART_IRQHandler+0xda>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80039fc:	8da1      	ldrh	r1, [r4, #44]	; 0x2c
 80039fe:	1a09      	subs	r1, r1, r0
 8003a00:	b289      	uxth	r1, r1
          &&(nb_rx_data > 0U) )
 8003a02:	2900      	cmp	r1, #0
 8003a04:	d0b1      	beq.n	800396a <HAL_UART_IRQHandler+0xda>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003a06:	68d8      	ldr	r0, [r3, #12]
 8003a08:	f420 7090 	bic.w	r0, r0, #288	; 0x120
 8003a0c:	60d8      	str	r0, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a0e:	6958      	ldr	r0, [r3, #20]
 8003a10:	f020 0001 	bic.w	r0, r0, #1
 8003a14:	6158      	str	r0, [r3, #20]
        huart->RxState = HAL_UART_STATE_READY;
 8003a16:	2020      	movs	r0, #32
 8003a18:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a1c:	6322      	str	r2, [r4, #48]	; 0x30
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a1e:	68da      	ldr	r2, [r3, #12]
 8003a20:	f022 0210 	bic.w	r2, r2, #16
 8003a24:	60da      	str	r2, [r3, #12]
 8003a26:	e7df      	b.n	80039e8 <HAL_UART_IRQHandler+0x158>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003a28:	0610      	lsls	r0, r2, #24
 8003a2a:	d526      	bpl.n	8003a7a <HAL_UART_IRQHandler+0x1ea>
 8003a2c:	060d      	lsls	r5, r1, #24
 8003a2e:	d524      	bpl.n	8003a7a <HAL_UART_IRQHandler+0x1ea>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003a30:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 8003a34:	2a21      	cmp	r2, #33	; 0x21
 8003a36:	d198      	bne.n	800396a <HAL_UART_IRQHandler+0xda>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a38:	68a1      	ldr	r1, [r4, #8]
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8003a3a:	6a22      	ldr	r2, [r4, #32]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a3c:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8003a40:	d116      	bne.n	8003a70 <HAL_UART_IRQHandler+0x1e0>
 8003a42:	6921      	ldr	r1, [r4, #16]
 8003a44:	b9a1      	cbnz	r1, 8003a70 <HAL_UART_IRQHandler+0x1e0>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003a46:	f832 1b02 	ldrh.w	r1, [r2], #2
 8003a4a:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8003a4e:	6059      	str	r1, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003a50:	6222      	str	r2, [r4, #32]
    if (--huart->TxXferCount == 0U)
 8003a52:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8003a54:	3a01      	subs	r2, #1
 8003a56:	b292      	uxth	r2, r2
 8003a58:	84e2      	strh	r2, [r4, #38]	; 0x26
 8003a5a:	2a00      	cmp	r2, #0
 8003a5c:	d185      	bne.n	800396a <HAL_UART_IRQHandler+0xda>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003a5e:	68da      	ldr	r2, [r3, #12]
 8003a60:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003a64:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003a66:	68da      	ldr	r2, [r3, #12]
 8003a68:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003a6c:	60da      	str	r2, [r3, #12]
 8003a6e:	e77c      	b.n	800396a <HAL_UART_IRQHandler+0xda>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003a70:	1c51      	adds	r1, r2, #1
 8003a72:	6221      	str	r1, [r4, #32]
 8003a74:	7812      	ldrb	r2, [r2, #0]
 8003a76:	605a      	str	r2, [r3, #4]
 8003a78:	e7eb      	b.n	8003a52 <HAL_UART_IRQHandler+0x1c2>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003a7a:	0650      	lsls	r0, r2, #25
 8003a7c:	f57f af75 	bpl.w	800396a <HAL_UART_IRQHandler+0xda>
 8003a80:	064a      	lsls	r2, r1, #25
 8003a82:	f57f af72 	bpl.w	800396a <HAL_UART_IRQHandler+0xda>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003a86:	68da      	ldr	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 8003a88:	4620      	mov	r0, r4
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003a8a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003a8e:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8003a90:	2320      	movs	r3, #32
 8003a92:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  HAL_UART_TxCpltCallback(huart);
 8003a96:	f7ff fea3 	bl	80037e0 <HAL_UART_TxCpltCallback>
  return HAL_OK;
 8003a9a:	e766      	b.n	800396a <HAL_UART_IRQHandler+0xda>
 8003a9c:	080037e7 	.word	0x080037e7

08003aa0 <expanderSelect>:
#include "main.h"
#include "stm32f1xx_hal.h"

uint8_t expanderOk = 0;

void expanderSelect(void) {HAL_GPIO_WritePin(EXP_GPIO, EXP_PIN, 0);}
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003aa6:	4801      	ldr	r0, [pc, #4]	; (8003aac <expanderSelect+0xc>)
 8003aa8:	f7fe bb3c 	b.w	8002124 <HAL_GPIO_WritePin>
 8003aac:	40010800 	.word	0x40010800

08003ab0 <expanderDeselect>:
void expanderDeselect(void) {HAL_GPIO_WritePin(EXP_GPIO, EXP_PIN, 1);}
 8003ab0:	2201      	movs	r2, #1
 8003ab2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003ab6:	4801      	ldr	r0, [pc, #4]	; (8003abc <expanderDeselect+0xc>)
 8003ab8:	f7fe bb34 	b.w	8002124 <HAL_GPIO_WritePin>
 8003abc:	40010800 	.word	0x40010800

08003ac0 <expanderReadReg>:
	HAL_Delay(500);
	write8(0, 0);

}

uint8_t expanderReadReg(uint8_t addr) {
 8003ac0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	  uint8_t txData[3];
	  txData[0] = READ_CMD | (EXP_ADDR << 1) | 0x40;
 8003ac2:	2341      	movs	r3, #65	; 0x41
 8003ac4:	f88d 3008 	strb.w	r3, [sp, #8]
	  txData[1] = addr;
	  txData[2] = 0xFF; //dummy data for Tx
 8003ac8:	23ff      	movs	r3, #255	; 0xff
 8003aca:	f88d 300a 	strb.w	r3, [sp, #10]

	  uint8_t rxData[3] = {0x55, 0x55, 0x55};
 8003ace:	4b0d      	ldr	r3, [pc, #52]	; (8003b04 <expanderReadReg+0x44>)
	  txData[1] = addr;
 8003ad0:	f88d 0009 	strb.w	r0, [sp, #9]
	  uint8_t rxData[3] = {0x55, 0x55, 0x55};
 8003ad4:	881a      	ldrh	r2, [r3, #0]
 8003ad6:	789b      	ldrb	r3, [r3, #2]
 8003ad8:	f8ad 200c 	strh.w	r2, [sp, #12]
 8003adc:	f88d 300e 	strb.w	r3, [sp, #14]

	  expanderSelect();
 8003ae0:	f7ff ffde 	bl	8003aa0 <expanderSelect>
	  	  HAL_SPI_TransmitReceive(EXP_SPI_HANDLE, txData, rxData, 3, 1);
 8003ae4:	2301      	movs	r3, #1
 8003ae6:	aa03      	add	r2, sp, #12
 8003ae8:	9300      	str	r3, [sp, #0]
 8003aea:	a902      	add	r1, sp, #8
 8003aec:	2303      	movs	r3, #3
 8003aee:	4806      	ldr	r0, [pc, #24]	; (8003b08 <expanderReadReg+0x48>)
 8003af0:	f7ff f83b 	bl	8002b6a <HAL_SPI_TransmitReceive>
	  expanderDeselect();
 8003af4:	f7ff ffdc 	bl	8003ab0 <expanderDeselect>

	  return rxData[2];
}
 8003af8:	f89d 000e 	ldrb.w	r0, [sp, #14]
 8003afc:	b005      	add	sp, #20
 8003afe:	f85d fb04 	ldr.w	pc, [sp], #4
 8003b02:	bf00      	nop
 8003b04:	080052d9 	.word	0x080052d9
 8003b08:	200001f8 	.word	0x200001f8

08003b0c <expanderWriteReg>:

void expanderWriteReg(uint8_t addr, uint8_t value) {
	  uint8_t txData[3];
	  txData[0] = WRITE_CMD | (EXP_ADDR << 1) | 0x40;
 8003b0c:	2340      	movs	r3, #64	; 0x40
void expanderWriteReg(uint8_t addr, uint8_t value) {
 8003b0e:	b507      	push	{r0, r1, r2, lr}
	  txData[0] = WRITE_CMD | (EXP_ADDR << 1) | 0x40;
 8003b10:	f88d 3004 	strb.w	r3, [sp, #4]
	  txData[1] = addr;
 8003b14:	f88d 0005 	strb.w	r0, [sp, #5]
	  txData[2] = value;
 8003b18:	f88d 1006 	strb.w	r1, [sp, #6]

	  expanderSelect();
 8003b1c:	f7ff ffc0 	bl	8003aa0 <expanderSelect>
	  	  HAL_SPI_Transmit(EXP_SPI_HANDLE, txData, 3, 1);
 8003b20:	2301      	movs	r3, #1
 8003b22:	2203      	movs	r2, #3
 8003b24:	a901      	add	r1, sp, #4
 8003b26:	4804      	ldr	r0, [pc, #16]	; (8003b38 <expanderWriteReg+0x2c>)
 8003b28:	f7fe ff72 	bl	8002a10 <HAL_SPI_Transmit>
	  expanderDeselect();
 8003b2c:	f7ff ffc0 	bl	8003ab0 <expanderDeselect>
}
 8003b30:	b003      	add	sp, #12
 8003b32:	f85d fb04 	ldr.w	pc, [sp], #4
 8003b36:	bf00      	nop
 8003b38:	200001f8 	.word	0x200001f8

08003b3c <expanderInit>:
	expanderOk = 0;
 8003b3c:	2300      	movs	r3, #0
void expanderInit(void){
 8003b3e:	b510      	push	{r4, lr}
	expanderOk = 0;
 8003b40:	4c10      	ldr	r4, [pc, #64]	; (8003b84 <expanderInit+0x48>)
 8003b42:	7023      	strb	r3, [r4, #0]
	expanderDeselect();
 8003b44:	f7ff ffb4 	bl	8003ab0 <expanderDeselect>
	HAL_Delay(10);
 8003b48:	200a      	movs	r0, #10
 8003b4a:	f7fd fe13 	bl	8001774 <HAL_Delay>
  if (!port) return expanderReadReg(MCP23S17_GPIO_A);
  return 			expanderReadReg(MCP23S17_GPIO_B);
}

void setPolarity8(uint8_t port,  uint8_t mask){
  if (!port) 	expanderWriteReg(MCP23S17_POL_A, mask);
 8003b4e:	21be      	movs	r1, #190	; 0xbe
 8003b50:	2002      	movs	r0, #2
 8003b52:	f7ff ffdb 	bl	8003b0c <expanderWriteReg>
  else 			expanderWriteReg(MCP23S17_POL_B, mask);
}

int getPolarity8(uint8_t port){
	if (!port)	 return expanderReadReg(MCP23S17_POL_A);
 8003b56:	2002      	movs	r0, #2
 8003b58:	f7ff ffb2 	bl	8003ac0 <expanderReadReg>
	if (readBack == testVal){
 8003b5c:	28be      	cmp	r0, #190	; 0xbe
		expanderOk = 1;
 8003b5e:	bf04      	itt	eq
 8003b60:	2301      	moveq	r3, #1
 8003b62:	7023      	strbeq	r3, [r4, #0]
	write8(0, expanderOk*0xff);
 8003b64:	7821      	ldrb	r1, [r4, #0]
	if (!port) 	expanderWriteReg(MCP23S17_GPIO_A, value);
 8003b66:	2012      	movs	r0, #18
	write8(0, expanderOk*0xff);
 8003b68:	4249      	negs	r1, r1
	if (!port) 	expanderWriteReg(MCP23S17_GPIO_A, value);
 8003b6a:	b2c9      	uxtb	r1, r1
 8003b6c:	f7ff ffce 	bl	8003b0c <expanderWriteReg>
	HAL_Delay(500);
 8003b70:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003b74:	f7fd fdfe 	bl	8001774 <HAL_Delay>
}
 8003b78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	if (!port) 	expanderWriteReg(MCP23S17_GPIO_A, value);
 8003b7c:	2100      	movs	r1, #0
 8003b7e:	2012      	movs	r0, #18
 8003b80:	f7ff bfc4 	b.w	8003b0c <expanderWriteReg>
 8003b84:	20000328 	.word	0x20000328

08003b88 <agcPrasolovFloat>:
float Falpha = 0.02f;
float FR = 0.7f;
float FAn = 0;


void agcPrasolovFloat(q31_t* source, q31_t* destination, uint16_t blockSize){
 8003b88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	for (uint16_t i=0; i<blockSize; i++){
 8003b8c:	2500      	movs	r5, #0
		float input = Q31toF(source[i]);
		input = input * FAn;

		//float Anew =;
		FAn =  FAn * (1 - Falpha * fabs(input)) + Falpha * FR;
 8003b8e:	4b32      	ldr	r3, [pc, #200]	; (8003c58 <agcPrasolovFloat+0xd0>)
void agcPrasolovFloat(q31_t* source, q31_t* destination, uint16_t blockSize){
 8003b90:	b085      	sub	sp, #20
		FAn =  FAn * (1 - Falpha * fabs(input)) + Falpha * FR;
 8003b92:	681f      	ldr	r7, [r3, #0]
 8003b94:	4b31      	ldr	r3, [pc, #196]	; (8003c5c <agcPrasolovFloat+0xd4>)
		destination[i] = FtoQ31(input);
 8003b96:	f04f 4b9e 	mov.w	fp, #1325400064	; 0x4f000000
		FAn =  FAn * (1 - Falpha * fabs(input)) + Falpha * FR;
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f8df a0c0 	ldr.w	sl, [pc, #192]	; 8003c60 <agcPrasolovFloat+0xd8>
 8003ba0:	9300      	str	r3, [sp, #0]
	for (uint16_t i=0; i<blockSize; i++){
 8003ba2:	462b      	mov	r3, r5
void agcPrasolovFloat(q31_t* source, q31_t* destination, uint16_t blockSize){
 8003ba4:	e9cd 0101 	strd	r0, r1, [sp, #4]
 8003ba8:	f8da 4000 	ldr.w	r4, [sl]
 8003bac:	9203      	str	r2, [sp, #12]
	for (uint16_t i=0; i<blockSize; i++){
 8003bae:	9903      	ldr	r1, [sp, #12]
 8003bb0:	b2aa      	uxth	r2, r5
 8003bb2:	4291      	cmp	r1, r2
 8003bb4:	d805      	bhi.n	8003bc2 <agcPrasolovFloat+0x3a>
 8003bb6:	b10b      	cbz	r3, 8003bbc <agcPrasolovFloat+0x34>
 8003bb8:	f8ca 4000 	str.w	r4, [sl]
	}
}
 8003bbc:	b005      	add	sp, #20
 8003bbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		float input = Q31toF(source[i]);
 8003bc2:	9b01      	ldr	r3, [sp, #4]
 8003bc4:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8003bc8:	f7fc ff10 	bl	80009ec <__aeabi_i2f>
 8003bcc:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
 8003bd0:	f7fc ff60 	bl	8000a94 <__aeabi_fmul>
		input = input * FAn;
 8003bd4:	4621      	mov	r1, r4
 8003bd6:	f7fc ff5d 	bl	8000a94 <__aeabi_fmul>
 8003bda:	4606      	mov	r6, r0
		FAn =  FAn * (1 - Falpha * fabs(input)) + Falpha * FR;
 8003bdc:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8003be0:	f7fc fda2 	bl	8000728 <__aeabi_f2d>
 8003be4:	4680      	mov	r8, r0
 8003be6:	4638      	mov	r0, r7
 8003be8:	4689      	mov	r9, r1
 8003bea:	f7fc fd9d 	bl	8000728 <__aeabi_f2d>
 8003bee:	4602      	mov	r2, r0
 8003bf0:	460b      	mov	r3, r1
 8003bf2:	4640      	mov	r0, r8
 8003bf4:	4649      	mov	r1, r9
 8003bf6:	f7fc fb09 	bl	800020c <__aeabi_dmul>
 8003bfa:	4602      	mov	r2, r0
 8003bfc:	460b      	mov	r3, r1
 8003bfe:	2000      	movs	r0, #0
 8003c00:	4918      	ldr	r1, [pc, #96]	; (8003c64 <agcPrasolovFloat+0xdc>)
 8003c02:	f7fc fc31 	bl	8000468 <__aeabi_dsub>
 8003c06:	4680      	mov	r8, r0
 8003c08:	4620      	mov	r0, r4
 8003c0a:	4689      	mov	r9, r1
 8003c0c:	f7fc fd8c 	bl	8000728 <__aeabi_f2d>
 8003c10:	4602      	mov	r2, r0
 8003c12:	460b      	mov	r3, r1
 8003c14:	4640      	mov	r0, r8
 8003c16:	4649      	mov	r1, r9
 8003c18:	f7fc faf8 	bl	800020c <__aeabi_dmul>
 8003c1c:	4680      	mov	r8, r0
 8003c1e:	4689      	mov	r9, r1
 8003c20:	4638      	mov	r0, r7
 8003c22:	9900      	ldr	r1, [sp, #0]
 8003c24:	f7fc ff36 	bl	8000a94 <__aeabi_fmul>
 8003c28:	f7fc fd7e 	bl	8000728 <__aeabi_f2d>
 8003c2c:	460b      	mov	r3, r1
 8003c2e:	4602      	mov	r2, r0
 8003c30:	4649      	mov	r1, r9
 8003c32:	4640      	mov	r0, r8
 8003c34:	f7fc fc1a 	bl	800046c <__adddf3>
 8003c38:	f7fc fdce 	bl	80007d8 <__aeabi_d2f>
		destination[i] = FtoQ31(input);
 8003c3c:	4659      	mov	r1, fp
		FAn =  FAn * (1 - Falpha * fabs(input)) + Falpha * FR;
 8003c3e:	4604      	mov	r4, r0
		destination[i] = FtoQ31(input);
 8003c40:	4630      	mov	r0, r6
 8003c42:	f7fc ff27 	bl	8000a94 <__aeabi_fmul>
 8003c46:	f7fd f875 	bl	8000d34 <__aeabi_f2iz>
 8003c4a:	9b02      	ldr	r3, [sp, #8]
 8003c4c:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 8003c50:	2301      	movs	r3, #1
 8003c52:	3501      	adds	r5, #1
 8003c54:	e7ab      	b.n	8003bae <agcPrasolovFloat+0x26>
 8003c56:	bf00      	nop
 8003c58:	20000010 	.word	0x20000010
 8003c5c:	2000000c 	.word	0x2000000c
 8003c60:	2000032c 	.word	0x2000032c
 8003c64:	3ff00000 	.word	0x3ff00000

08003c68 <softClip>:
#include "audio.h"
#include "arm_math.h"
#include <stdbool.h>
#include <stdint.h>

q31_t softClip(q31_t* source, q31_t* destination, uint16_t blockSize){
 8003c68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003c6c:	b082      	sub	sp, #8
 8003c6e:	4614      	mov	r4, r2
	//in = in - 0.33333333333333f * in * in * in;
	//if (in > 0.999) in = 0.999;
	//if (in < -0.999) in = -0.999;

	q31_t multResult[blockSize];
 8003c70:	0093      	lsls	r3, r2, #2
 8003c72:	466a      	mov	r2, sp
 8003c74:	3307      	adds	r3, #7
 8003c76:	08db      	lsrs	r3, r3, #3
 8003c78:	eba2 03c3 	sub.w	r3, r2, r3, lsl #3
q31_t softClip(q31_t* source, q31_t* destination, uint16_t blockSize){
 8003c7c:	af02      	add	r7, sp, #8
	q31_t multResult[blockSize];
 8003c7e:	469d      	mov	sp, r3
q31_t softClip(q31_t* source, q31_t* destination, uint16_t blockSize){
 8003c80:	4606      	mov	r6, r0
 8003c82:	4688      	mov	r8, r1
	q31_t multResult[blockSize];
 8003c84:	ad02      	add	r5, sp, #8
	q31_t cilpA = FtoQ31(0.333333333f);

	arm_mult_q31(source, source, multResult, blockSize); // in^2
 8003c86:	4623      	mov	r3, r4
 8003c88:	462a      	mov	r2, r5
 8003c8a:	4601      	mov	r1, r0
 8003c8c:	f001 fa70 	bl	8005170 <arm_mult_q31>
	arm_mult_q31(source, multResult, multResult, blockSize); // in^3
 8003c90:	4623      	mov	r3, r4
 8003c92:	462a      	mov	r2, r5
 8003c94:	4629      	mov	r1, r5
 8003c96:	4630      	mov	r0, r6
 8003c98:	f001 fa6a 	bl	8005170 <arm_mult_q31>
	arm_scale_q31(multResult, cilpA, 0, multResult, blockSize); // in^3 * 1/3
 8003c9c:	462b      	mov	r3, r5
 8003c9e:	4628      	mov	r0, r5
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	4906      	ldr	r1, [pc, #24]	; (8003cbc <softClip+0x54>)
 8003ca4:	9400      	str	r4, [sp, #0]
 8003ca6:	f001 f98d 	bl	8004fc4 <arm_scale_q31>
	//arm_negate_q31(multResult, multResult, blockSize); // - (in^3 * 1/3)
	//arm_add_q31(source, multResult, destination, blockSize); // in - (in^3 * 1/3)
	arm_sub_q31(source, multResult, destination, blockSize); // in - (in^3 * 1/3)
 8003caa:	4630      	mov	r0, r6
 8003cac:	4623      	mov	r3, r4
 8003cae:	4642      	mov	r2, r8
 8003cb0:	4629      	mov	r1, r5
 8003cb2:	f001 f8fb 	bl	8004eac <arm_sub_q31>

		destination[i] = input - cube;

	}
	*/
}
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003cbc:	2aaaaac0 	.word	0x2aaaaac0

08003cc0 <dspInit>:

arm_fir_decimate_instance_q31	firInstanceDecI;
arm_fir_decimate_instance_q31	firInstanceDecQ;

int outStarted = 0;
void dspInit(void){
 8003cc0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	outStarted = 0;
 8003cc2:	2300      	movs	r3, #0
	firInit();

	arm_fir_init_q31(&firInstanceI, FIR_NUM_TAPS, firCoeffs, firStateI, DSP_BLOCK_SIZE);
 8003cc4:	2580      	movs	r5, #128	; 0x80
 8003cc6:	4c11      	ldr	r4, [pc, #68]	; (8003d0c <dspInit+0x4c>)
	outStarted = 0;
 8003cc8:	4e11      	ldr	r6, [pc, #68]	; (8003d10 <dspInit+0x50>)
	arm_fir_init_q31(&firInstanceI, FIR_NUM_TAPS, firCoeffs, firStateI, DSP_BLOCK_SIZE);
 8003cca:	4f12      	ldr	r7, [pc, #72]	; (8003d14 <dspInit+0x54>)
	outStarted = 0;
 8003ccc:	6033      	str	r3, [r6, #0]
	firInit();
 8003cce:	f000 f923 	bl	8003f18 <firInit>
	arm_fir_init_q31(&firInstanceI, FIR_NUM_TAPS, firCoeffs, firStateI, DSP_BLOCK_SIZE);
 8003cd2:	463b      	mov	r3, r7
 8003cd4:	4622      	mov	r2, r4
 8003cd6:	2120      	movs	r1, #32
 8003cd8:	480f      	ldr	r0, [pc, #60]	; (8003d18 <dspInit+0x58>)
 8003cda:	9500      	str	r5, [sp, #0]
 8003cdc:	f000 ff06 	bl	8004aec <arm_fir_init_q31>
	arm_fir_init_q31(&firInstanceQ, FIR_NUM_TAPS, firCoeffs, firStateQ, DSP_BLOCK_SIZE);
 8003ce0:	4622      	mov	r2, r4
 8003ce2:	2120      	movs	r1, #32
 8003ce4:	4b0d      	ldr	r3, [pc, #52]	; (8003d1c <dspInit+0x5c>)
 8003ce6:	480e      	ldr	r0, [pc, #56]	; (8003d20 <dspInit+0x60>)
 8003ce8:	9500      	str	r5, [sp, #0]
 8003cea:	f000 feff 	bl	8004aec <arm_fir_init_q31>

	arm_fir_decimate_init_q31(&firInstanceDecI, FIR_NUM_TAPS, 2, firCoeffs, firStateI, DSP_BLOCK_SIZE);
 8003cee:	4623      	mov	r3, r4
 8003cf0:	2202      	movs	r2, #2
 8003cf2:	2120      	movs	r1, #32
 8003cf4:	e9cd 7500 	strd	r7, r5, [sp]
 8003cf8:	480a      	ldr	r0, [pc, #40]	; (8003d24 <dspInit+0x64>)
 8003cfa:	f000 ffc5 	bl	8004c88 <arm_fir_decimate_init_q31>
	//arm_fir_decimate_init_q31(&firInstanceDecQ, FIR_NUM_TAPS, 2, firCoeffs, firStateQ, DSP_BLOCK_SIZE);


	 fftInit();
 8003cfe:	f000 f8e3 	bl	8003ec8 <fftInit>
	//arm_fir_init_q31(&S1, NUM_TAPS, firCoeffs32, firState1, DSP_BLOCK_SIZE);
	//arm_fir_init_q31(&S2, NUM_TAPS, firCoeffs32, firState2, DSP_BLOCK_SIZE);

	//arm_fir_decimate_init_q31(&S1, NUM_TAPS, 2, firCoeffs32, firState1, DSP_BLOCK_SIZE);
	//arm_fir_decimate_init_q31(&S1, NUM_TAPS, 2, firCoeffs32, firState1, DSP_BLOCK_SIZE);
	 outStarted = 1;
 8003d02:	2301      	movs	r3, #1
 8003d04:	6033      	str	r3, [r6, #0]

}
 8003d06:	b003      	add	sp, #12
 8003d08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003d0a:	bf00      	nop
 8003d0c:	080052e0 	.word	0x080052e0
 8003d10:	20001460 	.word	0x20001460
 8003d14:	20000958 	.word	0x20000958
 8003d18:	20000940 	.word	0x20000940
 8003d1c:	20000bdc 	.word	0x20000bdc
 8003d20:	2000094c 	.word	0x2000094c
 8003d24:	20000934 	.word	0x20000934

08003d28 <dspStart>:

void dspStart(void){
 8003d28:	b510      	push	{r4, lr}
	HAL_TIM_Base_Start(&htim1);
 8003d2a:	4c0b      	ldr	r4, [pc, #44]	; (8003d58 <dspStart+0x30>)
 8003d2c:	4620      	mov	r0, r4
 8003d2e:	f7ff f885 	bl	8002e3c <HAL_TIM_Base_Start>
	//HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2); // TIM1 CH2 = ADC trigger
 8003d32:	2104      	movs	r1, #4
 8003d34:	4620      	mov	r0, r4
 8003d36:	f7ff fbb5 	bl	80034a4 <HAL_TIM_PWM_Start>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)inBuf, ADC_BUFFER_LEN); // CH3 = audio output
 8003d3a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003d3e:	4907      	ldr	r1, [pc, #28]	; (8003d5c <dspStart+0x34>)
 8003d40:	4807      	ldr	r0, [pc, #28]	; (8003d60 <dspStart+0x38>)
 8003d42:	f7fd fe1d 	bl	8001980 <HAL_ADC_Start_DMA>
																	// ADC_BUFFER_LEN/(ADC_DMA_CHANNELS)
	//HAL_TIM_PWM_Start_DMA(&htim1, TIM_CHANNEL_3, (uint32_t*)outBuf, ADC_BUFFER_LEN/(ADC_DMA_CHANNELS)/2);

	#ifdef DSP_DECIMATED
		HAL_TIM_PWM_Start_DMA(&htim1, TIM_CHANNEL_3, (uint32_t*)outBuf, ADC_BUFFER_LEN/(ADC_DMA_CHANNELS));
 8003d46:	4620      	mov	r0, r4

	#ifndef DSP_DECIMATED
		HAL_TIM_PWM_Start_DMA(&htim1, TIM_CHANNEL_3, (uint32_t*)outBuf, ADC_BUFFER_LEN/(ADC_DMA_CHANNELS));
	#endif

}
 8003d48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		HAL_TIM_PWM_Start_DMA(&htim1, TIM_CHANNEL_3, (uint32_t*)outBuf, ADC_BUFFER_LEN/(ADC_DMA_CHANNELS));
 8003d4c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003d50:	2108      	movs	r1, #8
 8003d52:	4a04      	ldr	r2, [pc, #16]	; (8003d64 <dspStart+0x3c>)
 8003d54:	f7ff bc70 	b.w	8003638 <HAL_TIM_PWM_Start_DMA>
 8003d58:	20000250 	.word	0x20000250
 8003d5c:	20000e60 	.word	0x20000e60
 8003d60:	20000034 	.word	0x20000034
 8003d64:	20001260 	.word	0x20001260

08003d68 <dspPrepareInput>:
//int adcBuffStart = 0;

void dspPrepareInput(void){
	int adcBuffStart = ADC_BUFFER_LEN/2 * (dspRingHalf == HALF_LOWER);

	for (int i=0; i < DSP_BLOCK_SIZE; i++){
 8003d68:	2100      	movs	r1, #0
	int adcBuffStart = ADC_BUFFER_LEN/2 * (dspRingHalf == HALF_LOWER);
 8003d6a:	4b0f      	ldr	r3, [pc, #60]	; (8003da8 <dspPrepareInput+0x40>)
void dspPrepareInput(void){
 8003d6c:	b510      	push	{r4, lr}
	int adcBuffStart = ADC_BUFFER_LEN/2 * (dspRingHalf == HALF_LOWER);
 8003d6e:	781b      	ldrb	r3, [r3, #0]
	for (int i=0; i < DSP_BLOCK_SIZE; i++){
 8003d70:	4c0e      	ldr	r4, [pc, #56]	; (8003dac <dspPrepareInput+0x44>)
	int adcBuffStart = ADC_BUFFER_LEN/2 * (dspRingHalf == HALF_LOWER);
 8003d72:	f083 0201 	eor.w	r2, r3, #1
 8003d76:	4b0e      	ldr	r3, [pc, #56]	; (8003db0 <dspPrepareInput+0x48>)
 8003d78:	480e      	ldr	r0, [pc, #56]	; (8003db4 <dspPrepareInput+0x4c>)
 8003d7a:	eb03 2342 	add.w	r3, r3, r2, lsl #9
#define FtoQ31(x) 			(q31_t)(x * 2147483648.0f)
#define Q31toF(x) 			(float)(x / 2147483648.0f)
//#define q31ToPwm(x)			(uint16_t)((x >> 21) + PWM_HALF)
//#define adcToQ31(x)			(q31_t)((x - ADC_HALF) << 20)
inline uint16_t q31toPwm(q31_t input)	{return ((input >> 21) + PWM_HALF);}
inline q31_t	adcToQ31(int16_t input)	{return ((input - ADC_HALF) << 20);}
 8003d7e:	f9b3 2000 	ldrsh.w	r2, [r3]
	for (int i=0; i < DSP_BLOCK_SIZE; i++){
 8003d82:	3101      	adds	r1, #1
 8003d84:	f5a2 6200 	sub.w	r2, r2, #2048	; 0x800
 8003d88:	0512      	lsls	r2, r2, #20
		int ptr = i * ADC_DMA_CHANNELS + adcBuffStart;
		dspInI[i] = adcToQ31(inBuf[ptr]);
 8003d8a:	f844 2b04 	str.w	r2, [r4], #4
 8003d8e:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
	for (int i=0; i < DSP_BLOCK_SIZE; i++){
 8003d92:	2980      	cmp	r1, #128	; 0x80
 8003d94:	f5a2 6200 	sub.w	r2, r2, #2048	; 0x800
 8003d98:	ea4f 5202 	mov.w	r2, r2, lsl #20
		dspInQ[i] = adcToQ31(inBuf[ptr + 1]);
 8003d9c:	f840 2b04 	str.w	r2, [r0], #4
	for (int i=0; i < DSP_BLOCK_SIZE; i++){
 8003da0:	f103 0304 	add.w	r3, r3, #4
 8003da4:	d1eb      	bne.n	8003d7e <dspPrepareInput+0x16>
	}
}
 8003da6:	bd10      	pop	{r4, pc}
 8003da8:	20000931 	.word	0x20000931
 8003dac:	20000330 	.word	0x20000330
 8003db0:	20000e60 	.word	0x20000e60
 8003db4:	20000530 	.word	0x20000530

08003db8 <dspPrepareOutput>:
void dspPrepareOutput(void){

#ifdef DSP_DECIMATED
	int adcBuffStart = ADC_BUFFER_LEN/(ADC_DMA_CHANNELS*2) * (dspRingHalf == HALF_LOWER);

	for (int k=0; k < DSP_BLOCK_SIZE/2; k++){
 8003db8:	2100      	movs	r1, #0
	int adcBuffStart = ADC_BUFFER_LEN/(ADC_DMA_CHANNELS*2) * (dspRingHalf == HALF_LOWER);
 8003dba:	4b0b      	ldr	r3, [pc, #44]	; (8003de8 <dspPrepareOutput+0x30>)
 8003dbc:	480b      	ldr	r0, [pc, #44]	; (8003dec <dspPrepareOutput+0x34>)
 8003dbe:	781a      	ldrb	r2, [r3, #0]
 8003dc0:	f082 0301 	eor.w	r3, r2, #1
 8003dc4:	4a0a      	ldr	r2, [pc, #40]	; (8003df0 <dspPrepareOutput+0x38>)
 8003dc6:	eb02 2203 	add.w	r2, r2, r3, lsl #8
		int ptr = adcBuffStart + k*2;
		outBuf[ptr] = 		q31toPwm(dspOut[k]);
 8003dca:	f850 3b04 	ldr.w	r3, [r0], #4
	for (int k=0; k < DSP_BLOCK_SIZE/2; k++){
 8003dce:	3101      	adds	r1, #1
inline uint16_t q31toPwm(q31_t input)	{return ((input >> 21) + PWM_HALF);}
 8003dd0:	155b      	asrs	r3, r3, #21
 8003dd2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003dd6:	b29b      	uxth	r3, r3
 8003dd8:	2940      	cmp	r1, #64	; 0x40
		outBuf[ptr] = 		q31toPwm(dspOut[k]);
 8003dda:	8013      	strh	r3, [r2, #0]
		outBuf[ptr + 1] = 	q31toPwm(dspOut[k]);
 8003ddc:	8053      	strh	r3, [r2, #2]
	for (int k=0; k < DSP_BLOCK_SIZE/2; k++){
 8003dde:	f102 0204 	add.w	r2, r2, #4
 8003de2:	d1f2      	bne.n	8003dca <dspPrepareOutput+0x12>
	for (int k=0; k < DSP_BLOCK_SIZE; k++){
		outBuf[adcBuffStart + k] = 		q31toPwm(dspOut[k]);
	}
#endif

}
 8003de4:	4770      	bx	lr
 8003de6:	bf00      	nop
 8003de8:	20000931 	.word	0x20000931
 8003dec:	20000730 	.word	0x20000730
 8003df0:	20001260 	.word	0x20001260

08003df4 <dspProc>:

q31_t sinX = 0;
void dspProc(void){
 8003df4:	b538      	push	{r3, r4, r5, lr}

	if (!dspProcDone){
 8003df6:	4c16      	ldr	r4, [pc, #88]	; (8003e50 <dspProc+0x5c>)
 8003df8:	7823      	ldrb	r3, [r4, #0]
 8003dfa:	f003 05ff 	and.w	r5, r3, #255	; 0xff
 8003dfe:	bb33      	cbnz	r3, 8003e4e <dspProc+0x5a>

		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, 1);
 8003e00:	2201      	movs	r2, #1
 8003e02:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003e06:	4813      	ldr	r0, [pc, #76]	; (8003e54 <dspProc+0x60>)
 8003e08:	f7fe f98c 	bl	8002124 <HAL_GPIO_WritePin>

		//HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 1);

		//arm_scale_f32(blockIN, (1.0f/4096.0f), blockOUT, BUF_LEN/2);

		dspPrepareInput();
 8003e0c:	f7ff ffac 	bl	8003d68 <dspPrepareInput>
			//arm_scale_q31(dspInI, floatQ31(2.0), 0, dspOut, BUF_LEN/2);
			//arm_copy_q31(dspInI, dspOut, DSP_BLOCK_SIZE);


			//arm_cfft_q31(&fftS, blockOUT, 0, 1);
			fftProcess(dspOut);
 8003e10:	4811      	ldr	r0, [pc, #68]	; (8003e58 <dspProc+0x64>)
 8003e12:	f000 f85b 	bl	8003ecc <fftProcess>

			// main selection filter

#ifdef DSP_DECIMATED
			arm_fir_decimate_q31(&firInstanceDecI, dspInI, dspOut, DSP_BLOCK_SIZE);
 8003e16:	2380      	movs	r3, #128	; 0x80
 8003e18:	4a0f      	ldr	r2, [pc, #60]	; (8003e58 <dspProc+0x64>)
 8003e1a:	4910      	ldr	r1, [pc, #64]	; (8003e5c <dspProc+0x68>)
 8003e1c:	4810      	ldr	r0, [pc, #64]	; (8003e60 <dspProc+0x6c>)
 8003e1e:	f000 fe77 	bl	8004b10 <arm_fir_decimate_q31>
#ifndef DSP_DECIMATED
			arm_fir_q31(&firInstanceI, dspInI, dspOut, DSP_BLOCK_SIZE);
			//arm_fir_q31(&firInstanceQ, dspInQ, dspOut, DSP_BLOCK_SIZE);
#endif

				agcPrasolovFloat(dspOut, dspOut, DSP_BLOCK_SIZE_DEC);
 8003e22:	490d      	ldr	r1, [pc, #52]	; (8003e58 <dspProc+0x64>)
 8003e24:	2240      	movs	r2, #64	; 0x40
 8003e26:	4608      	mov	r0, r1
 8003e28:	f7ff feae 	bl	8003b88 <agcPrasolovFloat>
				softClip(dspOut, dspOut, DSP_BLOCK_SIZE_DEC);
 8003e2c:	490a      	ldr	r1, [pc, #40]	; (8003e58 <dspProc+0x64>)
 8003e2e:	2240      	movs	r2, #64	; 0x40
 8003e30:	4608      	mov	r0, r1
 8003e32:	f7ff ff19 	bl	8003c68 <softClip>


		dspPrepareOutput();
 8003e36:	f7ff ffbf 	bl	8003db8 <dspPrepareOutput>
		dspProcDone = 1;
 8003e3a:	2301      	movs	r3, #1
		//HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 0);
		//HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, 0);

		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, 0);
 8003e3c:	462a      	mov	r2, r5
		dspProcDone = 1;
 8003e3e:	7023      	strb	r3, [r4, #0]
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, 0);
 8003e40:	f44f 6180 	mov.w	r1, #1024	; 0x400
	}
}
 8003e44:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, 0);
 8003e48:	4802      	ldr	r0, [pc, #8]	; (8003e54 <dspProc+0x60>)
 8003e4a:	f7fe b96b 	b.w	8002124 <HAL_GPIO_WritePin>
}
 8003e4e:	bd38      	pop	{r3, r4, r5, pc}
 8003e50:	20000930 	.word	0x20000930
 8003e54:	40010c00 	.word	0x40010c00
 8003e58:	20000730 	.word	0x20000730
 8003e5c:	20000330 	.word	0x20000330
 8003e60:	20000934 	.word	0x20000934

08003e64 <HAL_ADC_ConvHalfCpltCallback>:
 8003e64:	4770      	bx	lr

08003e66 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc1){



}
 8003e66:	4770      	bx	lr

08003e68 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:

void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim1){
	//HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_4);


	dspRingHalf = HALF_UPPER;
 8003e68:	2201      	movs	r2, #1
void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim1){
 8003e6a:	b510      	push	{r4, lr}
	dspProcDone = 0;
 8003e6c:	2400      	movs	r4, #0
	dspRingHalf = HALF_UPPER;
 8003e6e:	4b06      	ldr	r3, [pc, #24]	; (8003e88 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x20>)
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11,dspRingHalf);
 8003e70:	f44f 6100 	mov.w	r1, #2048	; 0x800
	dspRingHalf = HALF_UPPER;
 8003e74:	701a      	strb	r2, [r3, #0]
	dspProcDone = 0;
 8003e76:	4a05      	ldr	r2, [pc, #20]	; (8003e8c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x24>)
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11,dspRingHalf);
 8003e78:	4805      	ldr	r0, [pc, #20]	; (8003e90 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x28>)
	dspProcDone = 0;
 8003e7a:	7014      	strb	r4, [r2, #0]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11,dspRingHalf);
 8003e7c:	781a      	ldrb	r2, [r3, #0]
 8003e7e:	f7fe f951 	bl	8002124 <HAL_GPIO_WritePin>
	elseDone = 0;
 8003e82:	4b04      	ldr	r3, [pc, #16]	; (8003e94 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x2c>)
 8003e84:	701c      	strb	r4, [r3, #0]
	//HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, dspRingHalf);
	//HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_4);

};
 8003e86:	bd10      	pop	{r4, pc}
 8003e88:	20000931 	.word	0x20000931
 8003e8c:	20000930 	.word	0x20000930
 8003e90:	40010c00 	.word	0x40010c00
 8003e94:	20000030 	.word	0x20000030

08003e98 <HAL_TIM_PWM_PulseFinishedCallback>:


void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim1){
 8003e98:	b510      	push	{r4, lr}


	//HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, dspRingHalf);
		//HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);

		dspRingHalf = HALF_LOWER;
 8003e9a:	2400      	movs	r4, #0
 8003e9c:	4b06      	ldr	r3, [pc, #24]	; (8003eb8 <HAL_TIM_PWM_PulseFinishedCallback+0x20>)
		dspProcDone = 0;
 8003e9e:	4a07      	ldr	r2, [pc, #28]	; (8003ebc <HAL_TIM_PWM_PulseFinishedCallback+0x24>)
		dspRingHalf = HALF_LOWER;
 8003ea0:	701c      	strb	r4, [r3, #0]
		dspProcDone = 0;
 8003ea2:	7014      	strb	r4, [r2, #0]
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11,dspRingHalf);
 8003ea4:	781a      	ldrb	r2, [r3, #0]
 8003ea6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003eaa:	4805      	ldr	r0, [pc, #20]	; (8003ec0 <HAL_TIM_PWM_PulseFinishedCallback+0x28>)
 8003eac:	f7fe f93a 	bl	8002124 <HAL_GPIO_WritePin>
		elseDone = 0;
 8003eb0:	4b04      	ldr	r3, [pc, #16]	; (8003ec4 <HAL_TIM_PWM_PulseFinishedCallback+0x2c>)
 8003eb2:	701c      	strb	r4, [r3, #0]
		//HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, dspRingHalf);
		//HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_4);

}
 8003eb4:	bd10      	pop	{r4, pc}
 8003eb6:	bf00      	nop
 8003eb8:	20000931 	.word	0x20000931
 8003ebc:	20000930 	.word	0x20000930
 8003ec0:	40010c00 	.word	0x40010c00
 8003ec4:	20000030 	.word	0x20000030

08003ec8 <fftInit>:

arm_cfft_instance_q31 fftS;

void fftInit(void) {
	//arm_cfft_radix4_init_q31(&fftS, FFT_LEN, 0, 1);
}
 8003ec8:	4770      	bx	lr
	...

08003ecc <fftProcess>:

q31_t fftBuf[FFT_LEN*2];
q31_t magnitudes[FFT_LEN/2];

void fftProcess(q31_t *inputF32) {
 8003ecc:	b537      	push	{r0, r1, r2, r4, r5, lr}
	//arm_cfft_radix4_q31(&fftS, inputF32);

	arm_copy_q31(inputF32, fftBuf, FFT_LEN);
 8003ece:	4c0e      	ldr	r4, [pc, #56]	; (8003f08 <fftProcess+0x3c>)
	arm_cfft_q31(&fftS, fftBuf, 0, 1);
	arm_cmplx_mag_q31(fftBuf, magnitudes, FFT_LEN);
 8003ed0:	4d0e      	ldr	r5, [pc, #56]	; (8003f0c <fftProcess+0x40>)
	arm_copy_q31(inputF32, fftBuf, FFT_LEN);
 8003ed2:	4621      	mov	r1, r4
 8003ed4:	2280      	movs	r2, #128	; 0x80
 8003ed6:	f000 f821 	bl	8003f1c <arm_copy_q31>
	arm_cfft_q31(&fftS, fftBuf, 0, 1);
 8003eda:	2301      	movs	r3, #1
 8003edc:	4621      	mov	r1, r4
 8003ede:	2200      	movs	r2, #0
 8003ee0:	480b      	ldr	r0, [pc, #44]	; (8003f10 <fftProcess+0x44>)
 8003ee2:	f000 f995 	bl	8004210 <arm_cfft_q31>
	arm_cmplx_mag_q31(fftBuf, magnitudes, FFT_LEN);
 8003ee6:	4629      	mov	r1, r5
 8003ee8:	4620      	mov	r0, r4
 8003eea:	2280      	movs	r2, #128	; 0x80
 8003eec:	f000 fee8 	bl	8004cc0 <arm_cmplx_mag_q31>

	arm_scale_q31(magnitudes, 2126008812, -24, magnitudes, FFT_LEN/2);
 8003ef0:	2340      	movs	r3, #64	; 0x40
 8003ef2:	f06f 0217 	mvn.w	r2, #23
 8003ef6:	9300      	str	r3, [sp, #0]
 8003ef8:	4628      	mov	r0, r5
 8003efa:	462b      	mov	r3, r5
 8003efc:	4905      	ldr	r1, [pc, #20]	; (8003f14 <fftProcess+0x48>)
 8003efe:	f001 f861 	bl	8004fc4 <arm_scale_q31>



	//arm_max_f32(fftMagnitudesdB, FFT_LEN, &maxValue, &maxIndex);
}
 8003f02:	b003      	add	sp, #12
 8003f04:	bd30      	pop	{r4, r5, pc}
 8003f06:	bf00      	nop
 8003f08:	20001464 	.word	0x20001464
 8003f0c:	20001874 	.word	0x20001874
 8003f10:	20001864 	.word	0x20001864
 8003f14:	7eb851ec 	.word	0x7eb851ec

08003f18 <firInit>:


	//arm_fir_decimate_init_q31(&firInstanceI, FIR_NUM_TAPS, 2, firCoeffs, firStateI, DSP_BLOCK_SIZE);
	//arm_fir_decimate_init_q31(&firInstanceQ, FIR_NUM_TAPS, 2, firCoeffs, firStateQ, DSP_BLOCK_SIZE);

}
 8003f18:	4770      	bx	lr
	...

08003f1c <arm_copy_q31>:
 8003f1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003f20:	ea5f 0892 	movs.w	r8, r2, lsr #2
 8003f24:	4696      	mov	lr, r2
 8003f26:	468c      	mov	ip, r1
 8003f28:	d01e      	beq.n	8003f68 <arm_copy_q31+0x4c>
 8003f2a:	4645      	mov	r5, r8
 8003f2c:	f100 0410 	add.w	r4, r0, #16
 8003f30:	f101 0310 	add.w	r3, r1, #16
 8003f34:	f854 2c0c 	ldr.w	r2, [r4, #-12]
 8003f38:	f854 7c08 	ldr.w	r7, [r4, #-8]
 8003f3c:	f854 6c04 	ldr.w	r6, [r4, #-4]
 8003f40:	f854 1c10 	ldr.w	r1, [r4, #-16]
 8003f44:	3d01      	subs	r5, #1
 8003f46:	f843 1c10 	str.w	r1, [r3, #-16]
 8003f4a:	f843 2c0c 	str.w	r2, [r3, #-12]
 8003f4e:	f843 7c08 	str.w	r7, [r3, #-8]
 8003f52:	f843 6c04 	str.w	r6, [r3, #-4]
 8003f56:	f104 0410 	add.w	r4, r4, #16
 8003f5a:	f103 0310 	add.w	r3, r3, #16
 8003f5e:	d1e9      	bne.n	8003f34 <arm_copy_q31+0x18>
 8003f60:	ea4f 1808 	mov.w	r8, r8, lsl #4
 8003f64:	4440      	add	r0, r8
 8003f66:	44c4      	add	ip, r8
 8003f68:	f01e 0203 	ands.w	r2, lr, #3
 8003f6c:	d007      	beq.n	8003f7e <arm_copy_q31+0x62>
 8003f6e:	f1ac 0104 	sub.w	r1, ip, #4
 8003f72:	f850 3b04 	ldr.w	r3, [r0], #4
 8003f76:	3a01      	subs	r2, #1
 8003f78:	f841 3f04 	str.w	r3, [r1, #4]!
 8003f7c:	d1f9      	bne.n	8003f72 <arm_copy_q31+0x56>
 8003f7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003f82:	bf00      	nop

08003f84 <arm_cfft_radix4by2_q31>:
 8003f84:	460b      	mov	r3, r1
 8003f86:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f8a:	085b      	lsrs	r3, r3, #1
 8003f8c:	b08b      	sub	sp, #44	; 0x2c
 8003f8e:	9107      	str	r1, [sp, #28]
 8003f90:	4682      	mov	sl, r0
 8003f92:	9205      	str	r2, [sp, #20]
 8003f94:	9306      	str	r3, [sp, #24]
 8003f96:	f000 8084 	beq.w	80040a2 <arm_cfft_radix4by2_q31+0x11e>
 8003f9a:	00db      	lsls	r3, r3, #3
 8003f9c:	eb00 0b03 	add.w	fp, r0, r3
 8003fa0:	46de      	mov	lr, fp
 8003fa2:	46d4      	mov	ip, sl
 8003fa4:	4691      	mov	r9, r2
 8003fa6:	9308      	str	r3, [sp, #32]
 8003fa8:	2500      	movs	r5, #0
 8003faa:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8003fae:	f85b 3035 	ldr.w	r3, [fp, r5, lsl #3]
 8003fb2:	f85a 2035 	ldr.w	r2, [sl, r5, lsl #3]
 8003fb6:	109e      	asrs	r6, r3, #2
 8003fb8:	9b05      	ldr	r3, [sp, #20]
 8003fba:	1092      	asrs	r2, r2, #2
 8003fbc:	f853 3035 	ldr.w	r3, [r3, r5, lsl #3]
 8003fc0:	1991      	adds	r1, r2, r6
 8003fc2:	2700      	movs	r7, #0
 8003fc4:	1b92      	subs	r2, r2, r6
 8003fc6:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8003fca:	f8d9 4004 	ldr.w	r4, [r9, #4]
 8003fce:	fbc3 6702 	smlal	r6, r7, r3, r2
 8003fd2:	f84a 1035 	str.w	r1, [sl, r5, lsl #3]
 8003fd6:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8003fda:	f8de 1004 	ldr.w	r1, [lr, #4]
 8003fde:	1080      	asrs	r0, r0, #2
 8003fe0:	1089      	asrs	r1, r1, #2
 8003fe2:	ebc1 0800 	rsb	r8, r1, r0
 8003fe6:	9701      	str	r7, [sp, #4]
 8003fe8:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8003fec:	2700      	movs	r7, #0
 8003fee:	fbc8 6703 	smlal	r6, r7, r8, r3
 8003ff2:	2300      	movs	r3, #0
 8003ff4:	9300      	str	r3, [sp, #0]
 8003ff6:	9302      	str	r3, [sp, #8]
 8003ff8:	fb82 2304 	smull	r2, r3, r2, r4
 8003ffc:	9703      	str	r7, [sp, #12]
 8003ffe:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8004002:	1ab6      	subs	r6, r6, r2
 8004004:	eb67 0703 	sbc.w	r7, r7, r3
 8004008:	4632      	mov	r2, r6
 800400a:	463b      	mov	r3, r7
 800400c:	e9dd 6700 	ldrd	r6, r7, [sp]
 8004010:	fbc4 6708 	smlal	r6, r7, r4, r8
 8004014:	f116 4600 	adds.w	r6, r6, #2147483648	; 0x80000000
 8004018:	f147 0700 	adc.w	r7, r7, #0
 800401c:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 8004020:	f143 0300 	adc.w	r3, r3, #0
 8004024:	005b      	lsls	r3, r3, #1
 8004026:	4401      	add	r1, r0
 8004028:	007a      	lsls	r2, r7, #1
 800402a:	f8cc 1004 	str.w	r1, [ip, #4]
 800402e:	f84b 2035 	str.w	r2, [fp, r5, lsl #3]
 8004032:	f8ce 3004 	str.w	r3, [lr, #4]
 8004036:	9b06      	ldr	r3, [sp, #24]
 8004038:	3501      	adds	r5, #1
 800403a:	429d      	cmp	r5, r3
 800403c:	f109 0908 	add.w	r9, r9, #8
 8004040:	f10c 0c08 	add.w	ip, ip, #8
 8004044:	f10e 0e08 	add.w	lr, lr, #8
 8004048:	d1b1      	bne.n	8003fae <arm_cfft_radix4by2_q31+0x2a>
 800404a:	9e05      	ldr	r6, [sp, #20]
 800404c:	4650      	mov	r0, sl
 800404e:	4629      	mov	r1, r5
 8004050:	4632      	mov	r2, r6
 8004052:	2302      	movs	r3, #2
 8004054:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8004056:	f000 f939 	bl	80042cc <arm_radix4_butterfly_q31>
 800405a:	9b07      	ldr	r3, [sp, #28]
 800405c:	4629      	mov	r1, r5
 800405e:	eb0a 0083 	add.w	r0, sl, r3, lsl #2
 8004062:	4632      	mov	r2, r6
 8004064:	2302      	movs	r3, #2
 8004066:	f000 f931 	bl	80042cc <arm_radix4_butterfly_q31>
 800406a:	9b08      	ldr	r3, [sp, #32]
 800406c:	f10a 0a04 	add.w	sl, sl, #4
 8004070:	449b      	add	fp, r3
 8004072:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8004076:	1d21      	adds	r1, r4, #4
 8004078:	c90e      	ldmia	r1, {r1, r2, r3}
 800407a:	0040      	lsls	r0, r0, #1
 800407c:	0049      	lsls	r1, r1, #1
 800407e:	0052      	lsls	r2, r2, #1
 8004080:	005b      	lsls	r3, r3, #1
 8004082:	f84a 0c04 	str.w	r0, [sl, #-4]
 8004086:	3410      	adds	r4, #16
 8004088:	f844 1c0c 	str.w	r1, [r4, #-12]
 800408c:	f844 2c08 	str.w	r2, [r4, #-8]
 8004090:	f844 3c04 	str.w	r3, [r4, #-4]
 8004094:	455c      	cmp	r4, fp
 8004096:	f10a 0a10 	add.w	sl, sl, #16
 800409a:	d1ea      	bne.n	8004072 <arm_cfft_radix4by2_q31+0xee>
 800409c:	b00b      	add	sp, #44	; 0x2c
 800409e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80040a2:	461c      	mov	r4, r3
 80040a4:	4619      	mov	r1, r3
 80040a6:	2302      	movs	r3, #2
 80040a8:	f000 f910 	bl	80042cc <arm_radix4_butterfly_q31>
 80040ac:	4621      	mov	r1, r4
 80040ae:	9b07      	ldr	r3, [sp, #28]
 80040b0:	9a05      	ldr	r2, [sp, #20]
 80040b2:	eb0a 0083 	add.w	r0, sl, r3, lsl #2
 80040b6:	2302      	movs	r3, #2
 80040b8:	b00b      	add	sp, #44	; 0x2c
 80040ba:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80040be:	f000 b905 	b.w	80042cc <arm_radix4_butterfly_q31>
 80040c2:	bf00      	nop

080040c4 <arm_cfft_radix4by2_inverse_q31>:
 80040c4:	460b      	mov	r3, r1
 80040c6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80040ca:	085b      	lsrs	r3, r3, #1
 80040cc:	b08b      	sub	sp, #44	; 0x2c
 80040ce:	9107      	str	r1, [sp, #28]
 80040d0:	4682      	mov	sl, r0
 80040d2:	4611      	mov	r1, r2
 80040d4:	9205      	str	r2, [sp, #20]
 80040d6:	9306      	str	r3, [sp, #24]
 80040d8:	f000 8089 	beq.w	80041ee <arm_cfft_radix4by2_inverse_q31+0x12a>
 80040dc:	00db      	lsls	r3, r3, #3
 80040de:	eb00 0b03 	add.w	fp, r0, r3
 80040e2:	46de      	mov	lr, fp
 80040e4:	4684      	mov	ip, r0
 80040e6:	9308      	str	r3, [sp, #32]
 80040e8:	2500      	movs	r5, #0
 80040ea:	9009      	str	r0, [sp, #36]	; 0x24
 80040ec:	f85b 2035 	ldr.w	r2, [fp, r5, lsl #3]
 80040f0:	f85a 3035 	ldr.w	r3, [sl, r5, lsl #3]
 80040f4:	9805      	ldr	r0, [sp, #20]
 80040f6:	1096      	asrs	r6, r2, #2
 80040f8:	f850 4035 	ldr.w	r4, [r0, r5, lsl #3]
 80040fc:	109b      	asrs	r3, r3, #2
 80040fe:	199a      	adds	r2, r3, r6
 8004100:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 8004104:	1b9b      	subs	r3, r3, r6
 8004106:	f04f 0900 	mov.w	r9, #0
 800410a:	6848      	ldr	r0, [r1, #4]
 800410c:	fbc4 8903 	smlal	r8, r9, r4, r3
 8004110:	f84a 2035 	str.w	r2, [sl, r5, lsl #3]
 8004114:	f8dc 7004 	ldr.w	r7, [ip, #4]
 8004118:	f8de 2004 	ldr.w	r2, [lr, #4]
 800411c:	10be      	asrs	r6, r7, #2
 800411e:	1092      	asrs	r2, r2, #2
 8004120:	9604      	str	r6, [sp, #16]
 8004122:	f8cd 9004 	str.w	r9, [sp, #4]
 8004126:	1ab6      	subs	r6, r6, r2
 8004128:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 800412c:	f04f 0900 	mov.w	r9, #0
 8004130:	fbc6 8904 	smlal	r8, r9, r6, r4
 8004134:	fb86 6700 	smull	r6, r7, r6, r0
 8004138:	2400      	movs	r4, #0
 800413a:	9400      	str	r4, [sp, #0]
 800413c:	f8cd 900c 	str.w	r9, [sp, #12]
 8004140:	e9dd 8900 	ldrd	r8, r9, [sp]
 8004144:	f8cd 8008 	str.w	r8, [sp, #8]
 8004148:	ebb8 0806 	subs.w	r8, r8, r6
 800414c:	eb69 0907 	sbc.w	r9, r9, r7
 8004150:	4646      	mov	r6, r8
 8004152:	464f      	mov	r7, r9
 8004154:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8004158:	fbc0 8903 	smlal	r8, r9, r0, r3
 800415c:	f116 4600 	adds.w	r6, r6, #2147483648	; 0x80000000
 8004160:	9b04      	ldr	r3, [sp, #16]
 8004162:	f147 0700 	adc.w	r7, r7, #0
 8004166:	441a      	add	r2, r3
 8004168:	007b      	lsls	r3, r7, #1
 800416a:	f8cc 2004 	str.w	r2, [ip, #4]
 800416e:	f118 4800 	adds.w	r8, r8, #2147483648	; 0x80000000
 8004172:	f84b 3035 	str.w	r3, [fp, r5, lsl #3]
 8004176:	9b06      	ldr	r3, [sp, #24]
 8004178:	f149 0900 	adc.w	r9, r9, #0
 800417c:	3501      	adds	r5, #1
 800417e:	ea4f 0249 	mov.w	r2, r9, lsl #1
 8004182:	429d      	cmp	r5, r3
 8004184:	f8ce 2004 	str.w	r2, [lr, #4]
 8004188:	f101 0108 	add.w	r1, r1, #8
 800418c:	f10c 0c08 	add.w	ip, ip, #8
 8004190:	f10e 0e08 	add.w	lr, lr, #8
 8004194:	d1aa      	bne.n	80040ec <arm_cfft_radix4by2_inverse_q31+0x28>
 8004196:	9e05      	ldr	r6, [sp, #20]
 8004198:	4650      	mov	r0, sl
 800419a:	4629      	mov	r1, r5
 800419c:	4632      	mov	r2, r6
 800419e:	2302      	movs	r3, #2
 80041a0:	9c09      	ldr	r4, [sp, #36]	; 0x24
 80041a2:	f000 faa1 	bl	80046e8 <arm_radix4_butterfly_inverse_q31>
 80041a6:	9b07      	ldr	r3, [sp, #28]
 80041a8:	4629      	mov	r1, r5
 80041aa:	eb0a 0083 	add.w	r0, sl, r3, lsl #2
 80041ae:	4632      	mov	r2, r6
 80041b0:	2302      	movs	r3, #2
 80041b2:	f000 fa99 	bl	80046e8 <arm_radix4_butterfly_inverse_q31>
 80041b6:	9b08      	ldr	r3, [sp, #32]
 80041b8:	f10a 0a04 	add.w	sl, sl, #4
 80041bc:	449b      	add	fp, r3
 80041be:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 80041c2:	1d21      	adds	r1, r4, #4
 80041c4:	c90e      	ldmia	r1, {r1, r2, r3}
 80041c6:	0040      	lsls	r0, r0, #1
 80041c8:	0049      	lsls	r1, r1, #1
 80041ca:	0052      	lsls	r2, r2, #1
 80041cc:	005b      	lsls	r3, r3, #1
 80041ce:	f84a 0c04 	str.w	r0, [sl, #-4]
 80041d2:	3410      	adds	r4, #16
 80041d4:	f844 1c0c 	str.w	r1, [r4, #-12]
 80041d8:	f844 2c08 	str.w	r2, [r4, #-8]
 80041dc:	f844 3c04 	str.w	r3, [r4, #-4]
 80041e0:	455c      	cmp	r4, fp
 80041e2:	f10a 0a10 	add.w	sl, sl, #16
 80041e6:	d1ea      	bne.n	80041be <arm_cfft_radix4by2_inverse_q31+0xfa>
 80041e8:	b00b      	add	sp, #44	; 0x2c
 80041ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80041ee:	461c      	mov	r4, r3
 80041f0:	4619      	mov	r1, r3
 80041f2:	2302      	movs	r3, #2
 80041f4:	f000 fa78 	bl	80046e8 <arm_radix4_butterfly_inverse_q31>
 80041f8:	4621      	mov	r1, r4
 80041fa:	9b07      	ldr	r3, [sp, #28]
 80041fc:	9a05      	ldr	r2, [sp, #20]
 80041fe:	eb0a 0083 	add.w	r0, sl, r3, lsl #2
 8004202:	2302      	movs	r3, #2
 8004204:	b00b      	add	sp, #44	; 0x2c
 8004206:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800420a:	f000 ba6d 	b.w	80046e8 <arm_radix4_butterfly_inverse_q31>
 800420e:	bf00      	nop

08004210 <arm_cfft_q31>:
 8004210:	b570      	push	{r4, r5, r6, lr}
 8004212:	2a01      	cmp	r2, #1
 8004214:	460d      	mov	r5, r1
 8004216:	4604      	mov	r4, r0
 8004218:	461e      	mov	r6, r3
 800421a:	8801      	ldrh	r1, [r0, #0]
 800421c:	d024      	beq.n	8004268 <arm_cfft_q31+0x58>
 800421e:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8004222:	d013      	beq.n	800424c <arm_cfft_q31+0x3c>
 8004224:	d808      	bhi.n	8004238 <arm_cfft_q31+0x28>
 8004226:	2920      	cmp	r1, #32
 8004228:	d031      	beq.n	800428e <arm_cfft_q31+0x7e>
 800422a:	d945      	bls.n	80042b8 <arm_cfft_q31+0xa8>
 800422c:	2940      	cmp	r1, #64	; 0x40
 800422e:	d00d      	beq.n	800424c <arm_cfft_q31+0x3c>
 8004230:	2980      	cmp	r1, #128	; 0x80
 8004232:	d02c      	beq.n	800428e <arm_cfft_q31+0x7e>
 8004234:	b98e      	cbnz	r6, 800425a <arm_cfft_q31+0x4a>
 8004236:	bd70      	pop	{r4, r5, r6, pc}
 8004238:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800423c:	d006      	beq.n	800424c <arm_cfft_q31+0x3c>
 800423e:	d923      	bls.n	8004288 <arm_cfft_q31+0x78>
 8004240:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 8004244:	d023      	beq.n	800428e <arm_cfft_q31+0x7e>
 8004246:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 800424a:	d1f3      	bne.n	8004234 <arm_cfft_q31+0x24>
 800424c:	4628      	mov	r0, r5
 800424e:	6862      	ldr	r2, [r4, #4]
 8004250:	2301      	movs	r3, #1
 8004252:	f000 f83b 	bl	80042cc <arm_radix4_butterfly_q31>
 8004256:	2e00      	cmp	r6, #0
 8004258:	d0ed      	beq.n	8004236 <arm_cfft_q31+0x26>
 800425a:	4628      	mov	r0, r5
 800425c:	89a1      	ldrh	r1, [r4, #12]
 800425e:	68a2      	ldr	r2, [r4, #8]
 8004260:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8004264:	f7fb bf72 	b.w	800014c <arm_bitreversal_32>
 8004268:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 800426c:	d01e      	beq.n	80042ac <arm_cfft_q31+0x9c>
 800426e:	d813      	bhi.n	8004298 <arm_cfft_q31+0x88>
 8004270:	2920      	cmp	r1, #32
 8004272:	d004      	beq.n	800427e <arm_cfft_q31+0x6e>
 8004274:	d927      	bls.n	80042c6 <arm_cfft_q31+0xb6>
 8004276:	2940      	cmp	r1, #64	; 0x40
 8004278:	d018      	beq.n	80042ac <arm_cfft_q31+0x9c>
 800427a:	2980      	cmp	r1, #128	; 0x80
 800427c:	d1da      	bne.n	8004234 <arm_cfft_q31+0x24>
 800427e:	4628      	mov	r0, r5
 8004280:	6862      	ldr	r2, [r4, #4]
 8004282:	f7ff ff1f 	bl	80040c4 <arm_cfft_radix4by2_inverse_q31>
 8004286:	e7d5      	b.n	8004234 <arm_cfft_q31+0x24>
 8004288:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800428c:	d1d2      	bne.n	8004234 <arm_cfft_q31+0x24>
 800428e:	4628      	mov	r0, r5
 8004290:	6862      	ldr	r2, [r4, #4]
 8004292:	f7ff fe77 	bl	8003f84 <arm_cfft_radix4by2_q31>
 8004296:	e7cd      	b.n	8004234 <arm_cfft_q31+0x24>
 8004298:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800429c:	d006      	beq.n	80042ac <arm_cfft_q31+0x9c>
 800429e:	d90e      	bls.n	80042be <arm_cfft_q31+0xae>
 80042a0:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 80042a4:	d0eb      	beq.n	800427e <arm_cfft_q31+0x6e>
 80042a6:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 80042aa:	d1c3      	bne.n	8004234 <arm_cfft_q31+0x24>
 80042ac:	4628      	mov	r0, r5
 80042ae:	6862      	ldr	r2, [r4, #4]
 80042b0:	2301      	movs	r3, #1
 80042b2:	f000 fa19 	bl	80046e8 <arm_radix4_butterfly_inverse_q31>
 80042b6:	e7bd      	b.n	8004234 <arm_cfft_q31+0x24>
 80042b8:	2910      	cmp	r1, #16
 80042ba:	d1bb      	bne.n	8004234 <arm_cfft_q31+0x24>
 80042bc:	e7c6      	b.n	800424c <arm_cfft_q31+0x3c>
 80042be:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 80042c2:	d0dc      	beq.n	800427e <arm_cfft_q31+0x6e>
 80042c4:	e7b6      	b.n	8004234 <arm_cfft_q31+0x24>
 80042c6:	2910      	cmp	r1, #16
 80042c8:	d1b4      	bne.n	8004234 <arm_cfft_q31+0x24>
 80042ca:	e7ef      	b.n	80042ac <arm_cfft_q31+0x9c>

080042cc <arm_radix4_butterfly_q31>:
 80042cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042d0:	461e      	mov	r6, r3
 80042d2:	b0a1      	sub	sp, #132	; 0x84
 80042d4:	910f      	str	r1, [sp, #60]	; 0x3c
 80042d6:	0889      	lsrs	r1, r1, #2
 80042d8:	930d      	str	r3, [sp, #52]	; 0x34
 80042da:	00cb      	lsls	r3, r1, #3
 80042dc:	4605      	mov	r5, r0
 80042de:	901e      	str	r0, [sp, #120]	; 0x78
 80042e0:	4418      	add	r0, r3
 80042e2:	4690      	mov	r8, r2
 80042e4:	9217      	str	r2, [sp, #92]	; 0x5c
 80042e6:	911f      	str	r1, [sp, #124]	; 0x7c
 80042e8:	9106      	str	r1, [sp, #24]
 80042ea:	9202      	str	r2, [sp, #8]
 80042ec:	9200      	str	r2, [sp, #0]
 80042ee:	eb06 0146 	add.w	r1, r6, r6, lsl #1
 80042f2:	18c2      	adds	r2, r0, r3
 80042f4:	3308      	adds	r3, #8
 80042f6:	eb02 0c03 	add.w	ip, r2, r3
 80042fa:	00cb      	lsls	r3, r1, #3
 80042fc:	930a      	str	r3, [sp, #40]	; 0x28
 80042fe:	0133      	lsls	r3, r6, #4
 8004300:	f102 0b08 	add.w	fp, r2, #8
 8004304:	9308      	str	r3, [sp, #32]
 8004306:	00f3      	lsls	r3, r6, #3
 8004308:	930c      	str	r3, [sp, #48]	; 0x30
 800430a:	465b      	mov	r3, fp
 800430c:	f105 0a08 	add.w	sl, r5, #8
 8004310:	46d3      	mov	fp, sl
 8004312:	469a      	mov	sl, r3
 8004314:	f100 0908 	add.w	r9, r0, #8
 8004318:	f8cd 8004 	str.w	r8, [sp, #4]
 800431c:	f85b 0c08 	ldr.w	r0, [fp, #-8]
 8004320:	f85a 2c08 	ldr.w	r2, [sl, #-8]
 8004324:	f85c 3c08 	ldr.w	r3, [ip, #-8]
 8004328:	f859 1c08 	ldr.w	r1, [r9, #-8]
 800432c:	ea4f 1820 	mov.w	r8, r0, asr #4
 8004330:	1112      	asrs	r2, r2, #4
 8004332:	111b      	asrs	r3, r3, #4
 8004334:	eb08 0402 	add.w	r4, r8, r2
 8004338:	eb03 1521 	add.w	r5, r3, r1, asr #4
 800433c:	1963      	adds	r3, r4, r5
 800433e:	9204      	str	r2, [sp, #16]
 8004340:	f85a 2c04 	ldr.w	r2, [sl, #-4]
 8004344:	f84b 3c08 	str.w	r3, [fp, #-8]
 8004348:	f85b 0c04 	ldr.w	r0, [fp, #-4]
 800434c:	f85c 3c04 	ldr.w	r3, [ip, #-4]
 8004350:	f859 1c04 	ldr.w	r1, [r9, #-4]
 8004354:	ea4f 1e22 	mov.w	lr, r2, asr #4
 8004358:	1106      	asrs	r6, r0, #4
 800435a:	111b      	asrs	r3, r3, #4
 800435c:	9607      	str	r6, [sp, #28]
 800435e:	eb03 1121 	add.w	r1, r3, r1, asr #4
 8004362:	4476      	add	r6, lr
 8004364:	1873      	adds	r3, r6, r1
 8004366:	f84b 3c04 	str.w	r3, [fp, #-4]
 800436a:	9b01      	ldr	r3, [sp, #4]
 800436c:	1a71      	subs	r1, r6, r1
 800436e:	685a      	ldr	r2, [r3, #4]
 8004370:	6818      	ldr	r0, [r3, #0]
 8004372:	fb81 6702 	smull	r6, r7, r1, r2
 8004376:	463e      	mov	r6, r7
 8004378:	1b63      	subs	r3, r4, r5
 800437a:	fb83 4500 	smull	r4, r5, r3, r0
 800437e:	fb80 0101 	smull	r0, r1, r0, r1
 8004382:	fb83 2302 	smull	r2, r3, r3, r2
 8004386:	442e      	add	r6, r5
 8004388:	1acd      	subs	r5, r1, r3
 800438a:	e91c 0006 	ldmdb	ip, {r1, r2}
 800438e:	1110      	asrs	r0, r2, #4
 8004390:	9a04      	ldr	r2, [sp, #16]
 8004392:	e919 0018 	ldmdb	r9, {r3, r4}
 8004396:	ebc2 0208 	rsb	r2, r2, r8
 800439a:	0076      	lsls	r6, r6, #1
 800439c:	ebc0 1824 	rsb	r8, r0, r4, asr #4
 80043a0:	006d      	lsls	r5, r5, #1
 80043a2:	9800      	ldr	r0, [sp, #0]
 80043a4:	f849 6c08 	str.w	r6, [r9, #-8]
 80043a8:	f849 5c04 	str.w	r5, [r9, #-4]
 80043ac:	6805      	ldr	r5, [r0, #0]
 80043ae:	9e07      	ldr	r6, [sp, #28]
 80043b0:	1109      	asrs	r1, r1, #4
 80043b2:	ebc1 1323 	rsb	r3, r1, r3, asr #4
 80043b6:	6841      	ldr	r1, [r0, #4]
 80043b8:	eb02 0008 	add.w	r0, r2, r8
 80043bc:	ebce 0e06 	rsb	lr, lr, r6
 80043c0:	fb80 6705 	smull	r6, r7, r0, r5
 80043c4:	ebc3 040e 	rsb	r4, r3, lr
 80043c8:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80043cc:	fb84 6701 	smull	r6, r7, r4, r1
 80043d0:	463e      	mov	r6, r7
 80043d2:	fb85 4504 	smull	r4, r5, r5, r4
 80043d6:	fb80 0101 	smull	r0, r1, r0, r1
 80043da:	9f05      	ldr	r7, [sp, #20]
 80043dc:	1a69      	subs	r1, r5, r1
 80043de:	443e      	add	r6, r7
 80043e0:	0070      	lsls	r0, r6, #1
 80043e2:	0049      	lsls	r1, r1, #1
 80043e4:	e90a 0003 	stmdb	sl, {r0, r1}
 80043e8:	9f02      	ldr	r7, [sp, #8]
 80043ea:	ebc8 0202 	rsb	r2, r8, r2
 80043ee:	6839      	ldr	r1, [r7, #0]
 80043f0:	687e      	ldr	r6, [r7, #4]
 80043f2:	fb82 4501 	smull	r4, r5, r2, r1
 80043f6:	4473      	add	r3, lr
 80043f8:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80043fc:	fb81 0103 	smull	r0, r1, r1, r3
 8004400:	fb83 4506 	smull	r4, r5, r3, r6
 8004404:	fb82 2306 	smull	r2, r3, r2, r6
 8004408:	9e08      	ldr	r6, [sp, #32]
 800440a:	1acb      	subs	r3, r1, r3
 800440c:	9901      	ldr	r1, [sp, #4]
 800440e:	9c03      	ldr	r4, [sp, #12]
 8004410:	4431      	add	r1, r6
 8004412:	9800      	ldr	r0, [sp, #0]
 8004414:	9101      	str	r1, [sp, #4]
 8004416:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004418:	442c      	add	r4, r5
 800441a:	005b      	lsls	r3, r3, #1
 800441c:	1841      	adds	r1, r0, r1
 800441e:	0062      	lsls	r2, r4, #1
 8004420:	e90c 000c 	stmdb	ip, {r2, r3}
 8004424:	9100      	str	r1, [sp, #0]
 8004426:	9b06      	ldr	r3, [sp, #24]
 8004428:	990a      	ldr	r1, [sp, #40]	; 0x28
 800442a:	3b01      	subs	r3, #1
 800442c:	4439      	add	r1, r7
 800442e:	f10b 0b08 	add.w	fp, fp, #8
 8004432:	f109 0908 	add.w	r9, r9, #8
 8004436:	f10a 0a08 	add.w	sl, sl, #8
 800443a:	9102      	str	r1, [sp, #8]
 800443c:	f10c 0c08 	add.w	ip, ip, #8
 8004440:	9306      	str	r3, [sp, #24]
 8004442:	f47f af6b 	bne.w	800431c <arm_radix4_butterfly_q31+0x50>
 8004446:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004448:	009b      	lsls	r3, r3, #2
 800444a:	9316      	str	r3, [sp, #88]	; 0x58
 800444c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800444e:	2b04      	cmp	r3, #4
 8004450:	f240 80f9 	bls.w	8004646 <arm_radix4_butterfly_q31+0x37a>
 8004454:	931c      	str	r3, [sp, #112]	; 0x70
 8004456:	930e      	str	r3, [sp, #56]	; 0x38
 8004458:	2300      	movs	r3, #0
 800445a:	9312      	str	r3, [sp, #72]	; 0x48
 800445c:	9315      	str	r3, [sp, #84]	; 0x54
 800445e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8004460:	980e      	ldr	r0, [sp, #56]	; 0x38
 8004462:	9314      	str	r3, [sp, #80]	; 0x50
 8004464:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004466:	ea4f 08c0 	mov.w	r8, r0, lsl #3
 800446a:	9313      	str	r3, [sp, #76]	; 0x4c
 800446c:	0883      	lsrs	r3, r0, #2
 800446e:	4619      	mov	r1, r3
 8004470:	931d      	str	r3, [sp, #116]	; 0x74
 8004472:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8004474:	1e4a      	subs	r2, r1, #1
 8004476:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800447a:	9218      	str	r2, [sp, #96]	; 0x60
 800447c:	00db      	lsls	r3, r3, #3
 800447e:	00ca      	lsls	r2, r1, #3
 8004480:	9219      	str	r2, [sp, #100]	; 0x64
 8004482:	931a      	str	r3, [sp, #104]	; 0x68
 8004484:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
 8004488:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 800448a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800448c:	4622      	mov	r2, r4
 800448e:	4618      	mov	r0, r3
 8004490:	00d9      	lsls	r1, r3, #3
 8004492:	440a      	add	r2, r1
 8004494:	011b      	lsls	r3, r3, #4
 8004496:	4411      	add	r1, r2
 8004498:	58e3      	ldr	r3, [r4, r3]
 800449a:	6849      	ldr	r1, [r1, #4]
 800449c:	6852      	ldr	r2, [r2, #4]
 800449e:	9310      	str	r3, [sp, #64]	; 0x40
 80044a0:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80044a2:	9104      	str	r1, [sp, #16]
 80044a4:	9202      	str	r2, [sp, #8]
 80044a6:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80044a8:	f854 2030 	ldr.w	r2, [r4, r0, lsl #3]
 80044ac:	18c3      	adds	r3, r0, r3
 80044ae:	9206      	str	r2, [sp, #24]
 80044b0:	9315      	str	r3, [sp, #84]	; 0x54
 80044b2:	680a      	ldr	r2, [r1, #0]
 80044b4:	684b      	ldr	r3, [r1, #4]
 80044b6:	9d19      	ldr	r5, [sp, #100]	; 0x64
 80044b8:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80044ba:	9207      	str	r2, [sp, #28]
 80044bc:	9311      	str	r3, [sp, #68]	; 0x44
 80044be:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80044c0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80044c2:	eb07 0a05 	add.w	sl, r7, r5
 80044c6:	eb0a 0b05 	add.w	fp, sl, r5
 80044ca:	4293      	cmp	r3, r2
 80044cc:	eb0b 0e05 	add.w	lr, fp, r5
 80044d0:	f240 80a0 	bls.w	8004614 <arm_radix4_butterfly_q31+0x348>
 80044d4:	4613      	mov	r3, r2
 80044d6:	46d8      	mov	r8, fp
 80044d8:	46d3      	mov	fp, sl
 80044da:	46ba      	mov	sl, r7
 80044dc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80044de:	f8dd 906c 	ldr.w	r9, [sp, #108]	; 0x6c
 80044e2:	4413      	add	r3, r2
 80044e4:	9300      	str	r3, [sp, #0]
 80044e6:	9b00      	ldr	r3, [sp, #0]
 80044e8:	f8da c000 	ldr.w	ip, [sl]
 80044ec:	f8d8 5000 	ldr.w	r5, [r8]
 80044f0:	f8db 2000 	ldr.w	r2, [fp]
 80044f4:	930c      	str	r3, [sp, #48]	; 0x30
 80044f6:	f8de 3000 	ldr.w	r3, [lr]
 80044fa:	eb0c 0705 	add.w	r7, ip, r5
 80044fe:	441a      	add	r2, r3
 8004500:	18b9      	adds	r1, r7, r2
 8004502:	1089      	asrs	r1, r1, #2
 8004504:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8004508:	f8ca 1000 	str.w	r1, [sl]
 800450c:	f8db 4004 	ldr.w	r4, [fp, #4]
 8004510:	f8da 1004 	ldr.w	r1, [sl, #4]
 8004514:	f8de 0004 	ldr.w	r0, [lr, #4]
 8004518:	18ce      	adds	r6, r1, r3
 800451a:	4420      	add	r0, r4
 800451c:	1834      	adds	r4, r6, r0
 800451e:	10a4      	asrs	r4, r4, #2
 8004520:	f8ca 4004 	str.w	r4, [sl, #4]
 8004524:	1ac9      	subs	r1, r1, r3
 8004526:	f8db 3004 	ldr.w	r3, [fp, #4]
 800452a:	ebc5 050c 	rsb	r5, r5, ip
 800452e:	469c      	mov	ip, r3
 8004530:	f8de 3004 	ldr.w	r3, [lr, #4]
 8004534:	f8de 4000 	ldr.w	r4, [lr]
 8004538:	ebc3 0c0c 	rsb	ip, r3, ip
 800453c:	f8db 3000 	ldr.w	r3, [fp]
 8004540:	1aba      	subs	r2, r7, r2
 8004542:	1b1b      	subs	r3, r3, r4
 8004544:	eb05 040c 	add.w	r4, r5, ip
 8004548:	ebcc 0c05 	rsb	ip, ip, r5
 800454c:	1acd      	subs	r5, r1, r3
 800454e:	440b      	add	r3, r1
 8004550:	9906      	ldr	r1, [sp, #24]
 8004552:	1a30      	subs	r0, r6, r0
 8004554:	fb84 6701 	smull	r6, r7, r4, r1
 8004558:	9902      	ldr	r1, [sp, #8]
 800455a:	9001      	str	r0, [sp, #4]
 800455c:	fb85 0101 	smull	r0, r1, r5, r1
 8004560:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004564:	9801      	ldr	r0, [sp, #4]
 8004566:	9904      	ldr	r1, [sp, #16]
 8004568:	44ca      	add	sl, r9
 800456a:	fb80 0101 	smull	r0, r1, r0, r1
 800456e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8004572:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004574:	19cf      	adds	r7, r1, r7
 8004576:	9910      	ldr	r1, [sp, #64]	; 0x40
 8004578:	970d      	str	r7, [sp, #52]	; 0x34
 800457a:	4608      	mov	r0, r1
 800457c:	fb82 6701 	smull	r6, r7, r2, r1
 8004580:	9901      	ldr	r1, [sp, #4]
 8004582:	fb81 0100 	smull	r0, r1, r1, r0
 8004586:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800458a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800458c:	19c6      	adds	r6, r0, r7
 800458e:	9601      	str	r6, [sp, #4]
 8004590:	9e04      	ldr	r6, [sp, #16]
 8004592:	4630      	mov	r0, r6
 8004594:	fb82 6700 	smull	r6, r7, r2, r0
 8004598:	9a06      	ldr	r2, [sp, #24]
 800459a:	fb85 0102 	smull	r0, r1, r5, r2
 800459e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80045a2:	9d02      	ldr	r5, [sp, #8]
 80045a4:	9907      	ldr	r1, [sp, #28]
 80045a6:	fb84 4505 	smull	r4, r5, r4, r5
 80045aa:	fb8c 0101 	smull	r0, r1, ip, r1
 80045ae:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80045b0:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80045b4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80045b6:	9911      	ldr	r1, [sp, #68]	; 0x44
 80045b8:	9c07      	ldr	r4, [sp, #28]
 80045ba:	1b40      	subs	r0, r0, r5
 80045bc:	1bd2      	subs	r2, r2, r7
 80045be:	fb83 4504 	smull	r4, r5, r3, r4
 80045c2:	fb83 6701 	smull	r6, r7, r3, r1
 80045c6:	9008      	str	r0, [sp, #32]
 80045c8:	fb8c 0101 	smull	r0, r1, ip, r1
 80045cc:	9e01      	ldr	r6, [sp, #4]
 80045ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80045d0:	1a69      	subs	r1, r5, r1
 80045d2:	1052      	asrs	r2, r2, #1
 80045d4:	1075      	asrs	r5, r6, #1
 80045d6:	f8cb 5000 	str.w	r5, [fp]
 80045da:	f8cb 2004 	str.w	r2, [fp, #4]
 80045de:	443b      	add	r3, r7
 80045e0:	9a00      	ldr	r2, [sp, #0]
 80045e2:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80045e4:	9808      	ldr	r0, [sp, #32]
 80045e6:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 80045e8:	105b      	asrs	r3, r3, #1
 80045ea:	442a      	add	r2, r5
 80045ec:	107c      	asrs	r4, r7, #1
 80045ee:	1040      	asrs	r0, r0, #1
 80045f0:	f8c8 4000 	str.w	r4, [r8]
 80045f4:	f8c8 0004 	str.w	r0, [r8, #4]
 80045f8:	9200      	str	r2, [sp, #0]
 80045fa:	f8ce 3000 	str.w	r3, [lr]
 80045fe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004600:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004602:	1049      	asrs	r1, r1, #1
 8004604:	429a      	cmp	r2, r3
 8004606:	f8ce 1004 	str.w	r1, [lr, #4]
 800460a:	44cb      	add	fp, r9
 800460c:	44c8      	add	r8, r9
 800460e:	44ce      	add	lr, r9
 8004610:	f63f af69 	bhi.w	80044e6 <arm_radix4_butterfly_q31+0x21a>
 8004614:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8004616:	991a      	ldr	r1, [sp, #104]	; 0x68
 8004618:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800461a:	440a      	add	r2, r1
 800461c:	9213      	str	r2, [sp, #76]	; 0x4c
 800461e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8004620:	3301      	adds	r3, #1
 8004622:	3208      	adds	r2, #8
 8004624:	9214      	str	r2, [sp, #80]	; 0x50
 8004626:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8004628:	9312      	str	r3, [sp, #72]	; 0x48
 800462a:	4293      	cmp	r3, r2
 800462c:	f67f af2c 	bls.w	8004488 <arm_radix4_butterfly_q31+0x1bc>
 8004630:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8004632:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8004634:	0092      	lsls	r2, r2, #2
 8004636:	089b      	lsrs	r3, r3, #2
 8004638:	9216      	str	r2, [sp, #88]	; 0x58
 800463a:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800463c:	2b04      	cmp	r3, #4
 800463e:	931c      	str	r3, [sp, #112]	; 0x70
 8004640:	920e      	str	r2, [sp, #56]	; 0x38
 8004642:	f63f af09 	bhi.w	8004458 <arm_radix4_butterfly_q31+0x18c>
 8004646:	981e      	ldr	r0, [sp, #120]	; 0x78
 8004648:	f8dd 907c 	ldr.w	r9, [sp, #124]	; 0x7c
 800464c:	3020      	adds	r0, #32
 800464e:	f850 2c20 	ldr.w	r2, [r0, #-32]
 8004652:	f850 3c18 	ldr.w	r3, [r0, #-24]
 8004656:	f850 1c14 	ldr.w	r1, [r0, #-20]
 800465a:	f850 8c1c 	ldr.w	r8, [r0, #-28]
 800465e:	f850 ac10 	ldr.w	sl, [r0, #-16]
 8004662:	f850 cc0c 	ldr.w	ip, [r0, #-12]
 8004666:	18d7      	adds	r7, r2, r3
 8004668:	1ad6      	subs	r6, r2, r3
 800466a:	1855      	adds	r5, r2, r1
 800466c:	1a52      	subs	r2, r2, r1
 800466e:	f850 ec08 	ldr.w	lr, [r0, #-8]
 8004672:	f850 bc04 	ldr.w	fp, [r0, #-4]
 8004676:	eb08 0401 	add.w	r4, r8, r1
 800467a:	4457      	add	r7, sl
 800467c:	ebc1 0108 	rsb	r1, r1, r8
 8004680:	4456      	add	r6, sl
 8004682:	ebca 0505 	rsb	r5, sl, r5
 8004686:	ebca 0202 	rsb	r2, sl, r2
 800468a:	ebc3 0a08 	rsb	sl, r3, r8
 800468e:	4443      	add	r3, r8
 8004690:	4461      	add	r1, ip
 8004692:	4464      	add	r4, ip
 8004694:	ebcc 080a 	rsb	r8, ip, sl
 8004698:	ebcc 0303 	rsb	r3, ip, r3
 800469c:	ebcb 0505 	rsb	r5, fp, r5
 80046a0:	445a      	add	r2, fp
 80046a2:	445c      	add	r4, fp
 80046a4:	4477      	add	r7, lr
 80046a6:	ebcb 0b01 	rsb	fp, fp, r1
 80046aa:	ebce 0606 	rsb	r6, lr, r6
 80046ae:	eb08 010e 	add.w	r1, r8, lr
 80046b2:	ebce 0303 	rsb	r3, lr, r3
 80046b6:	f1b9 0901 	subs.w	r9, r9, #1
 80046ba:	f840 7c20 	str.w	r7, [r0, #-32]
 80046be:	f840 6c18 	str.w	r6, [r0, #-24]
 80046c2:	f840 5c10 	str.w	r5, [r0, #-16]
 80046c6:	f840 2c08 	str.w	r2, [r0, #-8]
 80046ca:	f840 4c1c 	str.w	r4, [r0, #-28]
 80046ce:	f840 bc14 	str.w	fp, [r0, #-20]
 80046d2:	f840 1c0c 	str.w	r1, [r0, #-12]
 80046d6:	f840 3c04 	str.w	r3, [r0, #-4]
 80046da:	f100 0020 	add.w	r0, r0, #32
 80046de:	d1b6      	bne.n	800464e <arm_radix4_butterfly_q31+0x382>
 80046e0:	b021      	add	sp, #132	; 0x84
 80046e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80046e6:	bf00      	nop

080046e8 <arm_radix4_butterfly_inverse_q31>:
 80046e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046ec:	4605      	mov	r5, r0
 80046ee:	4617      	mov	r7, r2
 80046f0:	b0a1      	sub	sp, #132	; 0x84
 80046f2:	461e      	mov	r6, r3
 80046f4:	9111      	str	r1, [sp, #68]	; 0x44
 80046f6:	0889      	lsrs	r1, r1, #2
 80046f8:	930c      	str	r3, [sp, #48]	; 0x30
 80046fa:	00cb      	lsls	r3, r1, #3
 80046fc:	901e      	str	r0, [sp, #120]	; 0x78
 80046fe:	4418      	add	r0, r3
 8004700:	9218      	str	r2, [sp, #96]	; 0x60
 8004702:	4694      	mov	ip, r2
 8004704:	18c2      	adds	r2, r0, r3
 8004706:	3308      	adds	r3, #8
 8004708:	eb02 0b03 	add.w	fp, r2, r3
 800470c:	f102 0908 	add.w	r9, r2, #8
 8004710:	f105 0a08 	add.w	sl, r5, #8
 8004714:	46de      	mov	lr, fp
 8004716:	46d3      	mov	fp, sl
 8004718:	46ca      	mov	sl, r9
 800471a:	46b9      	mov	r9, r7
 800471c:	911f      	str	r1, [sp, #124]	; 0x7c
 800471e:	9102      	str	r1, [sp, #8]
 8004720:	eb06 0146 	add.w	r1, r6, r6, lsl #1
 8004724:	00cb      	lsls	r3, r1, #3
 8004726:	930b      	str	r3, [sp, #44]	; 0x2c
 8004728:	0133      	lsls	r3, r6, #4
 800472a:	930a      	str	r3, [sp, #40]	; 0x28
 800472c:	00f3      	lsls	r3, r6, #3
 800472e:	f100 0808 	add.w	r8, r0, #8
 8004732:	9309      	str	r3, [sp, #36]	; 0x24
 8004734:	9701      	str	r7, [sp, #4]
 8004736:	f85a 1c08 	ldr.w	r1, [sl, #-8]
 800473a:	f85e 3c08 	ldr.w	r3, [lr, #-8]
 800473e:	f85b 0c08 	ldr.w	r0, [fp, #-8]
 8004742:	f858 2c08 	ldr.w	r2, [r8, #-8]
 8004746:	1100      	asrs	r0, r0, #4
 8004748:	1109      	asrs	r1, r1, #4
 800474a:	111b      	asrs	r3, r3, #4
 800474c:	1846      	adds	r6, r0, r1
 800474e:	eb03 1722 	add.w	r7, r3, r2, asr #4
 8004752:	19f3      	adds	r3, r6, r7
 8004754:	f85a 2c04 	ldr.w	r2, [sl, #-4]
 8004758:	f84b 3c08 	str.w	r3, [fp, #-8]
 800475c:	9108      	str	r1, [sp, #32]
 800475e:	f85b 3c04 	ldr.w	r3, [fp, #-4]
 8004762:	f85e 1c04 	ldr.w	r1, [lr, #-4]
 8004766:	f858 4c04 	ldr.w	r4, [r8, #-4]
 800476a:	111b      	asrs	r3, r3, #4
 800476c:	1112      	asrs	r2, r2, #4
 800476e:	1109      	asrs	r1, r1, #4
 8004770:	9003      	str	r0, [sp, #12]
 8004772:	eb01 1424 	add.w	r4, r1, r4, asr #4
 8004776:	1898      	adds	r0, r3, r2
 8004778:	9304      	str	r3, [sp, #16]
 800477a:	1901      	adds	r1, r0, r4
 800477c:	9b01      	ldr	r3, [sp, #4]
 800477e:	f84b 1c04 	str.w	r1, [fp, #-4]
 8004782:	6859      	ldr	r1, [r3, #4]
 8004784:	681d      	ldr	r5, [r3, #0]
 8004786:	460b      	mov	r3, r1
 8004788:	1bf1      	subs	r1, r6, r7
 800478a:	fb81 6705 	smull	r6, r7, r1, r5
 800478e:	1b04      	subs	r4, r0, r4
 8004790:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8004794:	fb81 0103 	smull	r0, r1, r1, r3
 8004798:	fb84 6703 	smull	r6, r7, r4, r3
 800479c:	fb85 4504 	smull	r4, r5, r5, r4
 80047a0:	9b07      	ldr	r3, [sp, #28]
 80047a2:	194e      	adds	r6, r1, r5
 80047a4:	1bdf      	subs	r7, r3, r7
 80047a6:	007f      	lsls	r7, r7, #1
 80047a8:	0076      	lsls	r6, r6, #1
 80047aa:	e91e 0003 	ldmdb	lr, {r0, r1}
 80047ae:	f858 5c08 	ldr.w	r5, [r8, #-8]
 80047b2:	f858 4c04 	ldr.w	r4, [r8, #-4]
 80047b6:	f848 7c08 	str.w	r7, [r8, #-8]
 80047ba:	f848 6c04 	str.w	r6, [r8, #-4]
 80047be:	9b04      	ldr	r3, [sp, #16]
 80047c0:	9e03      	ldr	r6, [sp, #12]
 80047c2:	9f08      	ldr	r7, [sp, #32]
 80047c4:	1109      	asrs	r1, r1, #4
 80047c6:	1bf7      	subs	r7, r6, r7
 80047c8:	1a9a      	subs	r2, r3, r2
 80047ca:	1100      	asrs	r0, r0, #4
 80047cc:	ebc1 1324 	rsb	r3, r1, r4, asr #4
 80047d0:	ebc0 1625 	rsb	r6, r0, r5, asr #4
 80047d4:	1afd      	subs	r5, r7, r3
 80047d6:	e899 0011 	ldmia.w	r9, {r0, r4}
 80047da:	1991      	adds	r1, r2, r6
 80047dc:	9308      	str	r3, [sp, #32]
 80047de:	9203      	str	r2, [sp, #12]
 80047e0:	fb85 2300 	smull	r2, r3, r5, r0
 80047e4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80047e8:	fb81 2304 	smull	r2, r3, r1, r4
 80047ec:	fb85 4504 	smull	r4, r5, r5, r4
 80047f0:	fb80 0101 	smull	r0, r1, r0, r1
 80047f4:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80047f8:	9c05      	ldr	r4, [sp, #20]
 80047fa:	f10b 0b08 	add.w	fp, fp, #8
 80047fe:	1ae2      	subs	r2, r4, r3
 8004800:	9c07      	ldr	r4, [sp, #28]
 8004802:	0050      	lsls	r0, r2, #1
 8004804:	4421      	add	r1, r4
 8004806:	0049      	lsls	r1, r1, #1
 8004808:	e90a 0003 	stmdb	sl, {r0, r1}
 800480c:	9b08      	ldr	r3, [sp, #32]
 800480e:	9a03      	ldr	r2, [sp, #12]
 8004810:	f8dc 1000 	ldr.w	r1, [ip]
 8004814:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8004818:	1b92      	subs	r2, r2, r6
 800481a:	443b      	add	r3, r7
 800481c:	fb83 6701 	smull	r6, r7, r3, r1
 8004820:	fb82 4500 	smull	r4, r5, r2, r0
 8004824:	fb81 0102 	smull	r0, r1, r1, r2
 8004828:	f8dc 2004 	ldr.w	r2, [ip, #4]
 800482c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800482e:	fb83 2302 	smull	r2, r3, r3, r2
 8004832:	440b      	add	r3, r1
 8004834:	9901      	ldr	r1, [sp, #4]
 8004836:	1b7c      	subs	r4, r7, r5
 8004838:	4401      	add	r1, r0
 800483a:	005b      	lsls	r3, r3, #1
 800483c:	0062      	lsls	r2, r4, #1
 800483e:	9101      	str	r1, [sp, #4]
 8004840:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004842:	e90e 000c 	stmdb	lr, {r2, r3}
 8004846:	9b02      	ldr	r3, [sp, #8]
 8004848:	4489      	add	r9, r1
 800484a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800484c:	3b01      	subs	r3, #1
 800484e:	f108 0808 	add.w	r8, r8, #8
 8004852:	f10a 0a08 	add.w	sl, sl, #8
 8004856:	448c      	add	ip, r1
 8004858:	f10e 0e08 	add.w	lr, lr, #8
 800485c:	9302      	str	r3, [sp, #8]
 800485e:	f47f af6a 	bne.w	8004736 <arm_radix4_butterfly_inverse_q31+0x4e>
 8004862:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004864:	009b      	lsls	r3, r3, #2
 8004866:	9317      	str	r3, [sp, #92]	; 0x5c
 8004868:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800486a:	2b04      	cmp	r3, #4
 800486c:	f240 80ed 	bls.w	8004a4a <arm_radix4_butterfly_inverse_q31+0x362>
 8004870:	931c      	str	r3, [sp, #112]	; 0x70
 8004872:	9310      	str	r3, [sp, #64]	; 0x40
 8004874:	2300      	movs	r3, #0
 8004876:	9313      	str	r3, [sp, #76]	; 0x4c
 8004878:	9316      	str	r3, [sp, #88]	; 0x58
 800487a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800487c:	9810      	ldr	r0, [sp, #64]	; 0x40
 800487e:	9315      	str	r3, [sp, #84]	; 0x54
 8004880:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8004882:	ea4f 08c0 	mov.w	r8, r0, lsl #3
 8004886:	9314      	str	r3, [sp, #80]	; 0x50
 8004888:	0883      	lsrs	r3, r0, #2
 800488a:	4619      	mov	r1, r3
 800488c:	931d      	str	r3, [sp, #116]	; 0x74
 800488e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004890:	1e4a      	subs	r2, r1, #1
 8004892:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8004896:	9219      	str	r2, [sp, #100]	; 0x64
 8004898:	00db      	lsls	r3, r3, #3
 800489a:	00ca      	lsls	r2, r1, #3
 800489c:	921a      	str	r2, [sp, #104]	; 0x68
 800489e:	931b      	str	r3, [sp, #108]	; 0x6c
 80048a0:	f8cd 8048 	str.w	r8, [sp, #72]	; 0x48
 80048a4:	9c18      	ldr	r4, [sp, #96]	; 0x60
 80048a6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80048a8:	4622      	mov	r2, r4
 80048aa:	4618      	mov	r0, r3
 80048ac:	00d9      	lsls	r1, r3, #3
 80048ae:	440a      	add	r2, r1
 80048b0:	011b      	lsls	r3, r3, #4
 80048b2:	4411      	add	r1, r2
 80048b4:	58e3      	ldr	r3, [r4, r3]
 80048b6:	6849      	ldr	r1, [r1, #4]
 80048b8:	6852      	ldr	r2, [r2, #4]
 80048ba:	9304      	str	r3, [sp, #16]
 80048bc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80048be:	9106      	str	r1, [sp, #24]
 80048c0:	9208      	str	r2, [sp, #32]
 80048c2:	9914      	ldr	r1, [sp, #80]	; 0x50
 80048c4:	f854 2030 	ldr.w	r2, [r4, r0, lsl #3]
 80048c8:	18c3      	adds	r3, r0, r3
 80048ca:	9203      	str	r2, [sp, #12]
 80048cc:	9316      	str	r3, [sp, #88]	; 0x58
 80048ce:	680a      	ldr	r2, [r1, #0]
 80048d0:	684b      	ldr	r3, [r1, #4]
 80048d2:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 80048d4:	9f15      	ldr	r7, [sp, #84]	; 0x54
 80048d6:	9209      	str	r2, [sp, #36]	; 0x24
 80048d8:	930a      	str	r3, [sp, #40]	; 0x28
 80048da:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80048dc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80048de:	eb07 0a05 	add.w	sl, r7, r5
 80048e2:	eb0a 0b05 	add.w	fp, sl, r5
 80048e6:	4293      	cmp	r3, r2
 80048e8:	eb0b 0e05 	add.w	lr, fp, r5
 80048ec:	f240 8094 	bls.w	8004a18 <arm_radix4_butterfly_inverse_q31+0x330>
 80048f0:	4613      	mov	r3, r2
 80048f2:	f8cd b004 	str.w	fp, [sp, #4]
 80048f6:	46d3      	mov	fp, sl
 80048f8:	46ba      	mov	sl, r7
 80048fa:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80048fc:	9801      	ldr	r0, [sp, #4]
 80048fe:	4413      	add	r3, r2
 8004900:	9302      	str	r3, [sp, #8]
 8004902:	9b02      	ldr	r3, [sp, #8]
 8004904:	f8da c000 	ldr.w	ip, [sl]
 8004908:	6804      	ldr	r4, [r0, #0]
 800490a:	f8db 2000 	ldr.w	r2, [fp]
 800490e:	930b      	str	r3, [sp, #44]	; 0x2c
 8004910:	f8de 3000 	ldr.w	r3, [lr]
 8004914:	eb0c 0704 	add.w	r7, ip, r4
 8004918:	441a      	add	r2, r3
 800491a:	18b9      	adds	r1, r7, r2
 800491c:	1089      	asrs	r1, r1, #2
 800491e:	6843      	ldr	r3, [r0, #4]
 8004920:	f8ca 1000 	str.w	r1, [sl]
 8004924:	f8db 5004 	ldr.w	r5, [fp, #4]
 8004928:	f8da 1004 	ldr.w	r1, [sl, #4]
 800492c:	f8de 0004 	ldr.w	r0, [lr, #4]
 8004930:	18ce      	adds	r6, r1, r3
 8004932:	4428      	add	r0, r5
 8004934:	1835      	adds	r5, r6, r0
 8004936:	10ad      	asrs	r5, r5, #2
 8004938:	f8ca 5004 	str.w	r5, [sl, #4]
 800493c:	1ac9      	subs	r1, r1, r3
 800493e:	f8db 3004 	ldr.w	r3, [fp, #4]
 8004942:	ebc4 040c 	rsb	r4, r4, ip
 8004946:	469c      	mov	ip, r3
 8004948:	f8de 3004 	ldr.w	r3, [lr, #4]
 800494c:	f8de 5000 	ldr.w	r5, [lr]
 8004950:	ebc3 0c0c 	rsb	ip, r3, ip
 8004954:	f8db 3000 	ldr.w	r3, [fp]
 8004958:	1aba      	subs	r2, r7, r2
 800495a:	1b5b      	subs	r3, r3, r5
 800495c:	ebcc 0504 	rsb	r5, ip, r4
 8004960:	44a4      	add	ip, r4
 8004962:	18cc      	adds	r4, r1, r3
 8004964:	1acb      	subs	r3, r1, r3
 8004966:	9903      	ldr	r1, [sp, #12]
 8004968:	1a30      	subs	r0, r6, r0
 800496a:	fb85 6701 	smull	r6, r7, r5, r1
 800496e:	e9cd 670c 	strd	r6, r7, [sp, #48]	; 0x30
 8004972:	9e08      	ldr	r6, [sp, #32]
 8004974:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004976:	fb84 8906 	smull	r8, r9, r4, r6
 800497a:	ebc9 0101 	rsb	r1, r9, r1
 800497e:	910e      	str	r1, [sp, #56]	; 0x38
 8004980:	9904      	ldr	r1, [sp, #16]
 8004982:	9f06      	ldr	r7, [sp, #24]
 8004984:	4688      	mov	r8, r1
 8004986:	fb80 6707 	smull	r6, r7, r0, r7
 800498a:	fb82 8908 	smull	r8, r9, r2, r8
 800498e:	ebc7 0609 	rsb	r6, r7, r9
 8004992:	9f06      	ldr	r7, [sp, #24]
 8004994:	960c      	str	r6, [sp, #48]	; 0x30
 8004996:	fb82 6707 	smull	r6, r7, r2, r7
 800499a:	9a03      	ldr	r2, [sp, #12]
 800499c:	fb80 0101 	smull	r0, r1, r0, r1
 80049a0:	fb84 8902 	smull	r8, r9, r4, r2
 80049a4:	9c08      	ldr	r4, [sp, #32]
 80049a6:	187a      	adds	r2, r7, r1
 80049a8:	fb85 4504 	smull	r4, r5, r5, r4
 80049ac:	9909      	ldr	r1, [sp, #36]	; 0x24
 80049ae:	eb05 0409 	add.w	r4, r5, r9
 80049b2:	fb8c 6701 	smull	r6, r7, ip, r1
 80049b6:	940f      	str	r4, [sp, #60]	; 0x3c
 80049b8:	990a      	ldr	r1, [sp, #40]	; 0x28
 80049ba:	9c09      	ldr	r4, [sp, #36]	; 0x24
 80049bc:	fb83 0101 	smull	r0, r1, r3, r1
 80049c0:	fb83 4504 	smull	r4, r5, r3, r4
 80049c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80049c6:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 80049c8:	4698      	mov	r8, r3
 80049ca:	fb8c 8908 	smull	r8, r9, ip, r8
 80049ce:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80049d0:	1052      	asrs	r2, r2, #1
 80049d2:	f8cb 2004 	str.w	r2, [fp, #4]
 80049d6:	1a7b      	subs	r3, r7, r1
 80049d8:	9a02      	ldr	r2, [sp, #8]
 80049da:	eb09 0105 	add.w	r1, r9, r5
 80049de:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80049e0:	1075      	asrs	r5, r6, #1
 80049e2:	9e10      	ldr	r6, [sp, #64]	; 0x40
 80049e4:	f8cb 5000 	str.w	r5, [fp]
 80049e8:	9d01      	ldr	r5, [sp, #4]
 80049ea:	1040      	asrs	r0, r0, #1
 80049ec:	105b      	asrs	r3, r3, #1
 80049ee:	4432      	add	r2, r6
 80049f0:	1064      	asrs	r4, r4, #1
 80049f2:	9f12      	ldr	r7, [sp, #72]	; 0x48
 80049f4:	6068      	str	r0, [r5, #4]
 80049f6:	602c      	str	r4, [r5, #0]
 80049f8:	9202      	str	r2, [sp, #8]
 80049fa:	f8ce 3000 	str.w	r3, [lr]
 80049fe:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8004a00:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004a02:	1049      	asrs	r1, r1, #1
 8004a04:	19e8      	adds	r0, r5, r7
 8004a06:	429a      	cmp	r2, r3
 8004a08:	f8ce 1004 	str.w	r1, [lr, #4]
 8004a0c:	44ba      	add	sl, r7
 8004a0e:	44bb      	add	fp, r7
 8004a10:	9001      	str	r0, [sp, #4]
 8004a12:	44be      	add	lr, r7
 8004a14:	f63f af75 	bhi.w	8004902 <arm_radix4_butterfly_inverse_q31+0x21a>
 8004a18:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8004a1a:	991b      	ldr	r1, [sp, #108]	; 0x6c
 8004a1c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004a1e:	440a      	add	r2, r1
 8004a20:	9214      	str	r2, [sp, #80]	; 0x50
 8004a22:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8004a24:	3301      	adds	r3, #1
 8004a26:	3208      	adds	r2, #8
 8004a28:	9215      	str	r2, [sp, #84]	; 0x54
 8004a2a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8004a2c:	9313      	str	r3, [sp, #76]	; 0x4c
 8004a2e:	4293      	cmp	r3, r2
 8004a30:	f67f af38 	bls.w	80048a4 <arm_radix4_butterfly_inverse_q31+0x1bc>
 8004a34:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8004a36:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8004a38:	0092      	lsls	r2, r2, #2
 8004a3a:	089b      	lsrs	r3, r3, #2
 8004a3c:	9217      	str	r2, [sp, #92]	; 0x5c
 8004a3e:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8004a40:	2b04      	cmp	r3, #4
 8004a42:	931c      	str	r3, [sp, #112]	; 0x70
 8004a44:	9210      	str	r2, [sp, #64]	; 0x40
 8004a46:	f63f af15 	bhi.w	8004874 <arm_radix4_butterfly_inverse_q31+0x18c>
 8004a4a:	981e      	ldr	r0, [sp, #120]	; 0x78
 8004a4c:	f8dd 807c 	ldr.w	r8, [sp, #124]	; 0x7c
 8004a50:	3020      	adds	r0, #32
 8004a52:	f850 2c20 	ldr.w	r2, [r0, #-32]
 8004a56:	f850 1c18 	ldr.w	r1, [r0, #-24]
 8004a5a:	f850 3c14 	ldr.w	r3, [r0, #-20]
 8004a5e:	f850 9c1c 	ldr.w	r9, [r0, #-28]
 8004a62:	f850 ac10 	ldr.w	sl, [r0, #-16]
 8004a66:	f850 cc0c 	ldr.w	ip, [r0, #-12]
 8004a6a:	eb02 0e01 	add.w	lr, r2, r1
 8004a6e:	1a57      	subs	r7, r2, r1
 8004a70:	1ad6      	subs	r6, r2, r3
 8004a72:	441a      	add	r2, r3
 8004a74:	f850 4c08 	ldr.w	r4, [r0, #-8]
 8004a78:	f850 bc04 	ldr.w	fp, [r0, #-4]
 8004a7c:	eb09 0503 	add.w	r5, r9, r3
 8004a80:	44d6      	add	lr, sl
 8004a82:	4457      	add	r7, sl
 8004a84:	ebca 0606 	rsb	r6, sl, r6
 8004a88:	ebc3 0309 	rsb	r3, r3, r9
 8004a8c:	ebca 0a02 	rsb	sl, sl, r2
 8004a90:	eb09 0201 	add.w	r2, r9, r1
 8004a94:	ebc1 0109 	rsb	r1, r1, r9
 8004a98:	4463      	add	r3, ip
 8004a9a:	4465      	add	r5, ip
 8004a9c:	ebcc 0202 	rsb	r2, ip, r2
 8004aa0:	ebcc 0c01 	rsb	ip, ip, r1
 8004aa4:	445e      	add	r6, fp
 8004aa6:	ebcb 0a0a 	rsb	sl, fp, sl
 8004aaa:	445d      	add	r5, fp
 8004aac:	eb0e 0104 	add.w	r1, lr, r4
 8004ab0:	ebcb 0b03 	rsb	fp, fp, r3
 8004ab4:	1b3f      	subs	r7, r7, r4
 8004ab6:	1b12      	subs	r2, r2, r4
 8004ab8:	eb0c 0304 	add.w	r3, ip, r4
 8004abc:	f1b8 0801 	subs.w	r8, r8, #1
 8004ac0:	f840 1c20 	str.w	r1, [r0, #-32]
 8004ac4:	f840 7c18 	str.w	r7, [r0, #-24]
 8004ac8:	f840 6c10 	str.w	r6, [r0, #-16]
 8004acc:	f840 ac08 	str.w	sl, [r0, #-8]
 8004ad0:	f840 5c1c 	str.w	r5, [r0, #-28]
 8004ad4:	f840 bc14 	str.w	fp, [r0, #-20]
 8004ad8:	f840 2c0c 	str.w	r2, [r0, #-12]
 8004adc:	f840 3c04 	str.w	r3, [r0, #-4]
 8004ae0:	f100 0020 	add.w	r0, r0, #32
 8004ae4:	d1b5      	bne.n	8004a52 <arm_radix4_butterfly_inverse_q31+0x36a>
 8004ae6:	b021      	add	sp, #132	; 0x84
 8004ae8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08004aec <arm_fir_init_q31>:
 8004aec:	b538      	push	{r3, r4, r5, lr}
 8004aee:	4604      	mov	r4, r0
 8004af0:	461d      	mov	r5, r3
 8004af2:	9804      	ldr	r0, [sp, #16]
 8004af4:	60a2      	str	r2, [r4, #8]
 8004af6:	f100 4280 	add.w	r2, r0, #1073741824	; 0x40000000
 8004afa:	3a01      	subs	r2, #1
 8004afc:	440a      	add	r2, r1
 8004afe:	8021      	strh	r1, [r4, #0]
 8004b00:	0092      	lsls	r2, r2, #2
 8004b02:	4618      	mov	r0, r3
 8004b04:	2100      	movs	r1, #0
 8004b06:	f000 fbbf 	bl	8005288 <memset>
 8004b0a:	6065      	str	r5, [r4, #4]
 8004b0c:	bd38      	pop	{r3, r4, r5, pc}
 8004b0e:	bf00      	nop

08004b10 <arm_fir_decimate_q31>:
 8004b10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b14:	4680      	mov	r8, r0
 8004b16:	7805      	ldrb	r5, [r0, #0]
 8004b18:	8840      	ldrh	r0, [r0, #2]
 8004b1a:	fbb3 f9f5 	udiv	r9, r3, r5
 8004b1e:	f100 4c80 	add.w	ip, r0, #1073741824	; 0x40000000
 8004b22:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8004b26:	f8d8 e008 	ldr.w	lr, [r8, #8]
 8004b2a:	b087      	sub	sp, #28
 8004b2c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8004b30:	9005      	str	r0, [sp, #20]
 8004b32:	eb0e 0c8c 	add.w	ip, lr, ip, lsl #2
 8004b36:	461c      	mov	r4, r3
 8004b38:	9302      	str	r3, [sp, #8]
 8004b3a:	f1b9 0f00 	cmp.w	r9, #0
 8004b3e:	f000 80a0 	beq.w	8004c82 <arm_fir_decimate_q31+0x172>
 8004b42:	ea4f 0b90 	mov.w	fp, r0, lsr #2
 8004b46:	4692      	mov	sl, r2
 8004b48:	ea4f 120b 	mov.w	r2, fp, lsl #4
 8004b4c:	4603      	mov	r3, r0
 8004b4e:	9203      	str	r2, [sp, #12]
 8004b50:	4610      	mov	r0, r2
 8004b52:	4622      	mov	r2, r4
 8004b54:	f003 0303 	and.w	r3, r3, #3
 8004b58:	4402      	add	r2, r0
 8004b5a:	9204      	str	r2, [sp, #16]
 8004b5c:	9301      	str	r3, [sp, #4]
 8004b5e:	462b      	mov	r3, r5
 8004b60:	4608      	mov	r0, r1
 8004b62:	f1ac 0204 	sub.w	r2, ip, #4
 8004b66:	f850 4b04 	ldr.w	r4, [r0], #4
 8004b6a:	3b01      	subs	r3, #1
 8004b6c:	f842 4f04 	str.w	r4, [r2, #4]!
 8004b70:	d1f9      	bne.n	8004b66 <arm_fir_decimate_q31+0x56>
 8004b72:	00ad      	lsls	r5, r5, #2
 8004b74:	44ac      	add	ip, r5
 8004b76:	4429      	add	r1, r5
 8004b78:	f1bb 0f00 	cmp.w	fp, #0
 8004b7c:	d04b      	beq.n	8004c16 <arm_fir_decimate_q31+0x106>
 8004b7e:	9b02      	ldr	r3, [sp, #8]
 8004b80:	2600      	movs	r6, #0
 8004b82:	2700      	movs	r7, #0
 8004b84:	f103 0410 	add.w	r4, r3, #16
 8004b88:	465d      	mov	r5, fp
 8004b8a:	4632      	mov	r2, r6
 8004b8c:	463b      	mov	r3, r7
 8004b8e:	f10e 0010 	add.w	r0, lr, #16
 8004b92:	9100      	str	r1, [sp, #0]
 8004b94:	f854 6c10 	ldr.w	r6, [r4, #-16]
 8004b98:	f850 7c10 	ldr.w	r7, [r0, #-16]
 8004b9c:	3d01      	subs	r5, #1
 8004b9e:	fbc6 2307 	smlal	r2, r3, r6, r7
 8004ba2:	f850 6c0c 	ldr.w	r6, [r0, #-12]
 8004ba6:	f854 7c0c 	ldr.w	r7, [r4, #-12]
 8004baa:	f100 0010 	add.w	r0, r0, #16
 8004bae:	fbc7 2306 	smlal	r2, r3, r7, r6
 8004bb2:	e914 0082 	ldmdb	r4, {r1, r7}
 8004bb6:	f850 6c18 	ldr.w	r6, [r0, #-24]
 8004bba:	f104 0410 	add.w	r4, r4, #16
 8004bbe:	fbc1 2306 	smlal	r2, r3, r1, r6
 8004bc2:	f850 6c14 	ldr.w	r6, [r0, #-20]
 8004bc6:	fbc7 2306 	smlal	r2, r3, r7, r6
 8004bca:	d1e3      	bne.n	8004b94 <arm_fir_decimate_q31+0x84>
 8004bcc:	4616      	mov	r6, r2
 8004bce:	461f      	mov	r7, r3
 8004bd0:	9b03      	ldr	r3, [sp, #12]
 8004bd2:	9900      	ldr	r1, [sp, #0]
 8004bd4:	9c04      	ldr	r4, [sp, #16]
 8004bd6:	eb0e 0503 	add.w	r5, lr, r3
 8004bda:	9b01      	ldr	r3, [sp, #4]
 8004bdc:	b163      	cbz	r3, 8004bf8 <arm_fir_decimate_q31+0xe8>
 8004bde:	4618      	mov	r0, r3
 8004be0:	4632      	mov	r2, r6
 8004be2:	463b      	mov	r3, r7
 8004be4:	f854 6b04 	ldr.w	r6, [r4], #4
 8004be8:	f855 7b04 	ldr.w	r7, [r5], #4
 8004bec:	3801      	subs	r0, #1
 8004bee:	fbc6 2307 	smlal	r2, r3, r6, r7
 8004bf2:	d1f7      	bne.n	8004be4 <arm_fir_decimate_q31+0xd4>
 8004bf4:	4616      	mov	r6, r2
 8004bf6:	461f      	mov	r7, r3
 8004bf8:	f898 0000 	ldrb.w	r0, [r8]
 8004bfc:	0ff2      	lsrs	r2, r6, #31
 8004bfe:	ea42 0247 	orr.w	r2, r2, r7, lsl #1
 8004c02:	f1b9 0901 	subs.w	r9, r9, #1
 8004c06:	f84a 2b04 	str.w	r2, [sl], #4
 8004c0a:	eb0e 0e80 	add.w	lr, lr, r0, lsl #2
 8004c0e:	d007      	beq.n	8004c20 <arm_fir_decimate_q31+0x110>
 8004c10:	f898 5000 	ldrb.w	r5, [r8]
 8004c14:	e7a3      	b.n	8004b5e <arm_fir_decimate_q31+0x4e>
 8004c16:	9c02      	ldr	r4, [sp, #8]
 8004c18:	4675      	mov	r5, lr
 8004c1a:	2600      	movs	r6, #0
 8004c1c:	2700      	movs	r7, #0
 8004c1e:	e7dc      	b.n	8004bda <arm_fir_decimate_q31+0xca>
 8004c20:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004c24:	9b05      	ldr	r3, [sp, #20]
 8004c26:	1e59      	subs	r1, r3, #1
 8004c28:	088e      	lsrs	r6, r1, #2
 8004c2a:	d01d      	beq.n	8004c68 <arm_fir_decimate_q31+0x158>
 8004c2c:	4630      	mov	r0, r6
 8004c2e:	f104 0210 	add.w	r2, r4, #16
 8004c32:	f10e 0310 	add.w	r3, lr, #16
 8004c36:	f853 5c10 	ldr.w	r5, [r3, #-16]
 8004c3a:	3801      	subs	r0, #1
 8004c3c:	f842 5c10 	str.w	r5, [r2, #-16]
 8004c40:	f853 5c0c 	ldr.w	r5, [r3, #-12]
 8004c44:	f102 0210 	add.w	r2, r2, #16
 8004c48:	f842 5c1c 	str.w	r5, [r2, #-28]
 8004c4c:	f853 5c08 	ldr.w	r5, [r3, #-8]
 8004c50:	f103 0310 	add.w	r3, r3, #16
 8004c54:	f842 5c18 	str.w	r5, [r2, #-24]
 8004c58:	f853 5c14 	ldr.w	r5, [r3, #-20]
 8004c5c:	f842 5c14 	str.w	r5, [r2, #-20]
 8004c60:	d1e9      	bne.n	8004c36 <arm_fir_decimate_q31+0x126>
 8004c62:	0133      	lsls	r3, r6, #4
 8004c64:	441c      	add	r4, r3
 8004c66:	449e      	add	lr, r3
 8004c68:	f011 0303 	ands.w	r3, r1, #3
 8004c6c:	d006      	beq.n	8004c7c <arm_fir_decimate_q31+0x16c>
 8004c6e:	1f22      	subs	r2, r4, #4
 8004c70:	f85e 1b04 	ldr.w	r1, [lr], #4
 8004c74:	3b01      	subs	r3, #1
 8004c76:	f842 1f04 	str.w	r1, [r2, #4]!
 8004c7a:	d1f9      	bne.n	8004c70 <arm_fir_decimate_q31+0x160>
 8004c7c:	b007      	add	sp, #28
 8004c7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c82:	4674      	mov	r4, lr
 8004c84:	e7ce      	b.n	8004c24 <arm_fir_decimate_q31+0x114>
 8004c86:	bf00      	nop

08004c88 <arm_fir_decimate_init_q31>:
 8004c88:	b570      	push	{r4, r5, r6, lr}
 8004c8a:	4616      	mov	r6, r2
 8004c8c:	9a05      	ldr	r2, [sp, #20]
 8004c8e:	fbb2 f4f6 	udiv	r4, r2, r6
 8004c92:	fb06 2414 	mls	r4, r6, r4, r2
 8004c96:	b98c      	cbnz	r4, 8004cbc <arm_fir_decimate_init_q31+0x34>
 8004c98:	4605      	mov	r5, r0
 8004c9a:	f101 4080 	add.w	r0, r1, #1073741824	; 0x40000000
 8004c9e:	3801      	subs	r0, #1
 8004ca0:	4402      	add	r2, r0
 8004ca2:	8069      	strh	r1, [r5, #2]
 8004ca4:	606b      	str	r3, [r5, #4]
 8004ca6:	0092      	lsls	r2, r2, #2
 8004ca8:	9804      	ldr	r0, [sp, #16]
 8004caa:	4621      	mov	r1, r4
 8004cac:	f000 faec 	bl	8005288 <memset>
 8004cb0:	4620      	mov	r0, r4
 8004cb2:	9b04      	ldr	r3, [sp, #16]
 8004cb4:	702e      	strb	r6, [r5, #0]
 8004cb6:	60ab      	str	r3, [r5, #8]
 8004cb8:	b240      	sxtb	r0, r0
 8004cba:	bd70      	pop	{r4, r5, r6, pc}
 8004cbc:	20fe      	movs	r0, #254	; 0xfe
 8004cbe:	e7fb      	b.n	8004cb8 <arm_fir_decimate_init_q31+0x30>

08004cc0 <arm_cmplx_mag_q31>:
 8004cc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004cc4:	0893      	lsrs	r3, r2, #2
 8004cc6:	b085      	sub	sp, #20
 8004cc8:	e88d 0005 	stmia.w	sp, {r0, r2}
 8004ccc:	460e      	mov	r6, r1
 8004cce:	9302      	str	r3, [sp, #8]
 8004cd0:	d053      	beq.n	8004d7a <arm_cmplx_mag_q31+0xba>
 8004cd2:	461f      	mov	r7, r3
 8004cd4:	460d      	mov	r5, r1
 8004cd6:	46ba      	mov	sl, r7
 8004cd8:	f100 0420 	add.w	r4, r0, #32
 8004cdc:	9103      	str	r1, [sp, #12]
 8004cde:	f854 3c14 	ldr.w	r3, [r4, #-20]
 8004ce2:	f854 0c1c 	ldr.w	r0, [r4, #-28]
 8004ce6:	f854 6c20 	ldr.w	r6, [r4, #-32]
 8004cea:	f854 2c18 	ldr.w	r2, [r4, #-24]
 8004cee:	fb83 8903 	smull	r8, r9, r3, r3
 8004cf2:	fb80 0100 	smull	r0, r1, r0, r0
 8004cf6:	fb82 2302 	smull	r2, r3, r2, r2
 8004cfa:	fb86 6706 	smull	r6, r7, r6, r6
 8004cfe:	ea4f 0269 	mov.w	r2, r9, asr #1
 8004d02:	1048      	asrs	r0, r1, #1
 8004d04:	f854 9c04 	ldr.w	r9, [r4, #-4]
 8004d08:	f854 8c0c 	ldr.w	r8, [r4, #-12]
 8004d0c:	4629      	mov	r1, r5
 8004d0e:	eb00 0067 	add.w	r0, r0, r7, asr #1
 8004d12:	eb02 0763 	add.w	r7, r2, r3, asr #1
 8004d16:	f854 bc10 	ldr.w	fp, [r4, #-16]
 8004d1a:	f854 6c08 	ldr.w	r6, [r4, #-8]
 8004d1e:	f000 f849 	bl	8004db4 <arm_sqrt_q31>
 8004d22:	1d29      	adds	r1, r5, #4
 8004d24:	4638      	mov	r0, r7
 8004d26:	f000 f845 	bl	8004db4 <arm_sqrt_q31>
 8004d2a:	fb89 0109 	smull	r0, r1, r9, r9
 8004d2e:	fb88 8908 	smull	r8, r9, r8, r8
 8004d32:	fb8b 230b 	smull	r2, r3, fp, fp
 8004d36:	fb86 6706 	smull	r6, r7, r6, r6
 8004d3a:	ea4f 0069 	mov.w	r0, r9, asr #1
 8004d3e:	104e      	asrs	r6, r1, #1
 8004d40:	eb00 0063 	add.w	r0, r0, r3, asr #1
 8004d44:	f105 0108 	add.w	r1, r5, #8
 8004d48:	eb06 0667 	add.w	r6, r6, r7, asr #1
 8004d4c:	f000 f832 	bl	8004db4 <arm_sqrt_q31>
 8004d50:	f105 010c 	add.w	r1, r5, #12
 8004d54:	4630      	mov	r0, r6
 8004d56:	f000 f82d 	bl	8004db4 <arm_sqrt_q31>
 8004d5a:	f1ba 0a01 	subs.w	sl, sl, #1
 8004d5e:	f104 0420 	add.w	r4, r4, #32
 8004d62:	f105 0510 	add.w	r5, r5, #16
 8004d66:	d1ba      	bne.n	8004cde <arm_cmplx_mag_q31+0x1e>
 8004d68:	9b00      	ldr	r3, [sp, #0]
 8004d6a:	9a02      	ldr	r2, [sp, #8]
 8004d6c:	4619      	mov	r1, r3
 8004d6e:	9e03      	ldr	r6, [sp, #12]
 8004d70:	eb01 1342 	add.w	r3, r1, r2, lsl #5
 8004d74:	9300      	str	r3, [sp, #0]
 8004d76:	eb06 1602 	add.w	r6, r6, r2, lsl #4
 8004d7a:	9b01      	ldr	r3, [sp, #4]
 8004d7c:	f013 0503 	ands.w	r5, r3, #3
 8004d80:	d015      	beq.n	8004dae <arm_cmplx_mag_q31+0xee>
 8004d82:	9c00      	ldr	r4, [sp, #0]
 8004d84:	3408      	adds	r4, #8
 8004d86:	f854 0c04 	ldr.w	r0, [r4, #-4]
 8004d8a:	f854 2c08 	ldr.w	r2, [r4, #-8]
 8004d8e:	fb80 0100 	smull	r0, r1, r0, r0
 8004d92:	fb82 2302 	smull	r2, r3, r2, r2
 8004d96:	1048      	asrs	r0, r1, #1
 8004d98:	eb00 0063 	add.w	r0, r0, r3, asr #1
 8004d9c:	4631      	mov	r1, r6
 8004d9e:	f000 f809 	bl	8004db4 <arm_sqrt_q31>
 8004da2:	3d01      	subs	r5, #1
 8004da4:	f106 0604 	add.w	r6, r6, #4
 8004da8:	f104 0408 	add.w	r4, r4, #8
 8004dac:	d1eb      	bne.n	8004d86 <arm_cmplx_mag_q31+0xc6>
 8004dae:	b005      	add	sp, #20
 8004db0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08004db4 <arm_sqrt_q31>:
 8004db4:	2800      	cmp	r0, #0
 8004db6:	dd71      	ble.n	8004e9c <arm_sqrt_q31+0xe8>
 8004db8:	e92d 4df0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, fp, lr}
 8004dbc:	fab0 f580 	clz	r5, r0
 8004dc0:	1e6e      	subs	r6, r5, #1
 8004dc2:	f016 0701 	ands.w	r7, r6, #1
 8004dc6:	bf1a      	itte	ne
 8004dc8:	1eab      	subne	r3, r5, #2
 8004dca:	fa00 f403 	lslne.w	r4, r0, r3
 8004dce:	fa00 f406 	lsleq.w	r4, r0, r6
 8004dd2:	4620      	mov	r0, r4
 8004dd4:	4688      	mov	r8, r1
 8004dd6:	f7fb fe09 	bl	80009ec <__aeabi_i2f>
 8004dda:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
 8004dde:	f7fb fe59 	bl	8000a94 <__aeabi_fmul>
 8004de2:	1043      	asrs	r3, r0, #1
 8004de4:	4830      	ldr	r0, [pc, #192]	; (8004ea8 <arm_sqrt_q31+0xf4>)
 8004de6:	f04f 419d 	mov.w	r1, #1317011456	; 0x4e800000
 8004dea:	1ac0      	subs	r0, r0, r3
 8004dec:	f7fb fe52 	bl	8000a94 <__aeabi_fmul>
 8004df0:	f7fb ffa0 	bl	8000d34 <__aeabi_f2iz>
 8004df4:	fb80 ab00 	smull	sl, fp, r0, r0
 8004df8:	ea4f 72da 	mov.w	r2, sl, lsr #31
 8004dfc:	ea4f 0e64 	mov.w	lr, r4, asr #1
 8004e00:	ea42 024b 	orr.w	r2, r2, fp, lsl #1
 8004e04:	fb82 230e 	smull	r2, r3, r2, lr
 8004e08:	0fd2      	lsrs	r2, r2, #31
 8004e0a:	ea42 0243 	orr.w	r2, r2, r3, lsl #1
 8004e0e:	f1c2 5240 	rsb	r2, r2, #805306368	; 0x30000000
 8004e12:	fb80 0102 	smull	r0, r1, r0, r2
 8004e16:	0fc2      	lsrs	r2, r0, #31
 8004e18:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 8004e1c:	0093      	lsls	r3, r2, #2
 8004e1e:	fb83 ab03 	smull	sl, fp, r3, r3
 8004e22:	ea4f 70da 	mov.w	r0, sl, lsr #31
 8004e26:	ea40 004b 	orr.w	r0, r0, fp, lsl #1
 8004e2a:	fb8e 0100 	smull	r0, r1, lr, r0
 8004e2e:	0fc2      	lsrs	r2, r0, #31
 8004e30:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 8004e34:	f1c2 5240 	rsb	r2, r2, #805306368	; 0x30000000
 8004e38:	fb83 2302 	smull	r2, r3, r3, r2
 8004e3c:	0fd2      	lsrs	r2, r2, #31
 8004e3e:	ea42 0243 	orr.w	r2, r2, r3, lsl #1
 8004e42:	0093      	lsls	r3, r2, #2
 8004e44:	fb83 0103 	smull	r0, r1, r3, r3
 8004e48:	0fc0      	lsrs	r0, r0, #31
 8004e4a:	ea40 0041 	orr.w	r0, r0, r1, lsl #1
 8004e4e:	fb8e 0100 	smull	r0, r1, lr, r0
 8004e52:	0fc2      	lsrs	r2, r0, #31
 8004e54:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 8004e58:	f1c2 5240 	rsb	r2, r2, #805306368	; 0x30000000
 8004e5c:	fb83 2302 	smull	r2, r3, r3, r2
 8004e60:	0fd0      	lsrs	r0, r2, #31
 8004e62:	ea40 0043 	orr.w	r0, r0, r3, lsl #1
 8004e66:	0080      	lsls	r0, r0, #2
 8004e68:	fb84 0100 	smull	r0, r1, r4, r0
 8004e6c:	0fc3      	lsrs	r3, r0, #31
 8004e6e:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
 8004e72:	005b      	lsls	r3, r3, #1
 8004e74:	b157      	cbz	r7, 8004e8c <arm_sqrt_q31+0xd8>
 8004e76:	3d02      	subs	r5, #2
 8004e78:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004e7c:	106d      	asrs	r5, r5, #1
 8004e7e:	412b      	asrs	r3, r5
 8004e80:	f8c8 3000 	str.w	r3, [r8]
 8004e84:	2000      	movs	r0, #0
 8004e86:	b240      	sxtb	r0, r0
 8004e88:	e8bd 8df0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, fp, pc}
 8004e8c:	1076      	asrs	r6, r6, #1
 8004e8e:	4133      	asrs	r3, r6
 8004e90:	f8c8 3000 	str.w	r3, [r8]
 8004e94:	2000      	movs	r0, #0
 8004e96:	b240      	sxtb	r0, r0
 8004e98:	e8bd 8df0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, fp, pc}
 8004e9c:	2300      	movs	r3, #0
 8004e9e:	20ff      	movs	r0, #255	; 0xff
 8004ea0:	600b      	str	r3, [r1, #0]
 8004ea2:	b240      	sxtb	r0, r0
 8004ea4:	4770      	bx	lr
 8004ea6:	bf00      	nop
 8004ea8:	5f3759df 	.word	0x5f3759df

08004eac <arm_sub_q31>:
 8004eac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004eb0:	b085      	sub	sp, #20
 8004eb2:	9302      	str	r3, [sp, #8]
 8004eb4:	089b      	lsrs	r3, r3, #2
 8004eb6:	4683      	mov	fp, r0
 8004eb8:	468a      	mov	sl, r1
 8004eba:	9201      	str	r2, [sp, #4]
 8004ebc:	9303      	str	r3, [sp, #12]
 8004ebe:	d063      	beq.n	8004f88 <arm_sub_q31+0xdc>
 8004ec0:	461f      	mov	r7, r3
 8004ec2:	f100 0e10 	add.w	lr, r0, #16
 8004ec6:	f101 0610 	add.w	r6, r1, #16
 8004eca:	f102 0510 	add.w	r5, r2, #16
 8004ece:	f856 1c10 	ldr.w	r1, [r6, #-16]
 8004ed2:	f85e 2c10 	ldr.w	r2, [lr, #-16]
 8004ed6:	f856 4c0c 	ldr.w	r4, [r6, #-12]
 8004eda:	17d3      	asrs	r3, r2, #31
 8004edc:	1a52      	subs	r2, r2, r1
 8004ede:	eb63 73e1 	sbc.w	r3, r3, r1, asr #31
 8004ee2:	f85e 0c0c 	ldr.w	r0, [lr, #-12]
 8004ee6:	ea4f 7ce3 	mov.w	ip, r3, asr #31
 8004eea:	ebb3 7fe2 	cmp.w	r3, r2, asr #31
 8004eee:	f08c 4c00 	eor.w	ip, ip, #2147483648	; 0x80000000
 8004ef2:	ea6f 0c0c 	mvn.w	ip, ip
 8004ef6:	ea4f 71e0 	mov.w	r1, r0, asr #31
 8004efa:	bf08      	it	eq
 8004efc:	4694      	moveq	ip, r2
 8004efe:	1b00      	subs	r0, r0, r4
 8004f00:	eb61 71e4 	sbc.w	r1, r1, r4, asr #31
 8004f04:	ea4f 78e1 	mov.w	r8, r1, asr #31
 8004f08:	f088 4800 	eor.w	r8, r8, #2147483648	; 0x80000000
 8004f0c:	ea6f 0808 	mvn.w	r8, r8
 8004f10:	f856 4c08 	ldr.w	r4, [r6, #-8]
 8004f14:	f85e 2c08 	ldr.w	r2, [lr, #-8]
 8004f18:	ebb1 7fe0 	cmp.w	r1, r0, asr #31
 8004f1c:	bf18      	it	ne
 8004f1e:	4640      	movne	r0, r8
 8004f20:	17d3      	asrs	r3, r2, #31
 8004f22:	1b12      	subs	r2, r2, r4
 8004f24:	eb63 73e4 	sbc.w	r3, r3, r4, asr #31
 8004f28:	f85e 1c04 	ldr.w	r1, [lr, #-4]
 8004f2c:	17dc      	asrs	r4, r3, #31
 8004f2e:	f084 4400 	eor.w	r4, r4, #2147483648	; 0x80000000
 8004f32:	4688      	mov	r8, r1
 8004f34:	43e4      	mvns	r4, r4
 8004f36:	ea4f 79e1 	mov.w	r9, r1, asr #31
 8004f3a:	f856 1c04 	ldr.w	r1, [r6, #-4]
 8004f3e:	ebb3 7fe2 	cmp.w	r3, r2, asr #31
 8004f42:	bf18      	it	ne
 8004f44:	4622      	movne	r2, r4
 8004f46:	ebb8 0801 	subs.w	r8, r8, r1
 8004f4a:	eb69 79e1 	sbc.w	r9, r9, r1, asr #31
 8004f4e:	ea4f 73e9 	mov.w	r3, r9, asr #31
 8004f52:	ebb9 7fe8 	cmp.w	r9, r8, asr #31
 8004f56:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8004f5a:	ea6f 0303 	mvn.w	r3, r3
 8004f5e:	bf08      	it	eq
 8004f60:	4643      	moveq	r3, r8
 8004f62:	3f01      	subs	r7, #1
 8004f64:	f845 cc10 	str.w	ip, [r5, #-16]
 8004f68:	e905 000d 	stmdb	r5, {r0, r2, r3}
 8004f6c:	f10e 0e10 	add.w	lr, lr, #16
 8004f70:	f106 0610 	add.w	r6, r6, #16
 8004f74:	f105 0510 	add.w	r5, r5, #16
 8004f78:	d1a9      	bne.n	8004ece <arm_sub_q31+0x22>
 8004f7a:	9b03      	ldr	r3, [sp, #12]
 8004f7c:	9a01      	ldr	r2, [sp, #4]
 8004f7e:	011b      	lsls	r3, r3, #4
 8004f80:	441a      	add	r2, r3
 8004f82:	449b      	add	fp, r3
 8004f84:	449a      	add	sl, r3
 8004f86:	9201      	str	r2, [sp, #4]
 8004f88:	9b02      	ldr	r3, [sp, #8]
 8004f8a:	f013 0303 	ands.w	r3, r3, #3
 8004f8e:	d015      	beq.n	8004fbc <arm_sub_q31+0x110>
 8004f90:	9a01      	ldr	r2, [sp, #4]
 8004f92:	3a04      	subs	r2, #4
 8004f94:	f85a 4b04 	ldr.w	r4, [sl], #4
 8004f98:	f85b 0b04 	ldr.w	r0, [fp], #4
 8004f9c:	17c1      	asrs	r1, r0, #31
 8004f9e:	1b00      	subs	r0, r0, r4
 8004fa0:	eb61 71e4 	sbc.w	r1, r1, r4, asr #31
 8004fa4:	17cc      	asrs	r4, r1, #31
 8004fa6:	f084 4400 	eor.w	r4, r4, #2147483648	; 0x80000000
 8004faa:	43e4      	mvns	r4, r4
 8004fac:	ebb1 7fe0 	cmp.w	r1, r0, asr #31
 8004fb0:	bf18      	it	ne
 8004fb2:	4620      	movne	r0, r4
 8004fb4:	3b01      	subs	r3, #1
 8004fb6:	f842 0f04 	str.w	r0, [r2, #4]!
 8004fba:	d1eb      	bne.n	8004f94 <arm_sub_q31+0xe8>
 8004fbc:	b005      	add	sp, #20
 8004fbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004fc2:	bf00      	nop

08004fc4 <arm_scale_q31>:
 8004fc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fc8:	b089      	sub	sp, #36	; 0x24
 8004fca:	3201      	adds	r2, #1
 8004fcc:	9305      	str	r3, [sp, #20]
 8004fce:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004fd0:	fa4f fc82 	sxtb.w	ip, r2
 8004fd4:	089b      	lsrs	r3, r3, #2
 8004fd6:	f1bc 0f00 	cmp.w	ip, #0
 8004fda:	4683      	mov	fp, r0
 8004fdc:	468a      	mov	sl, r1
 8004fde:	9306      	str	r3, [sp, #24]
 8004fe0:	da48      	bge.n	8005074 <arm_scale_q31+0xb0>
 8004fe2:	b39b      	cbz	r3, 800504c <arm_scale_q31+0x88>
 8004fe4:	9b05      	ldr	r3, [sp, #20]
 8004fe6:	f8dd e018 	ldr.w	lr, [sp, #24]
 8004fea:	f1cc 0100 	rsb	r1, ip, #0
 8004fee:	f100 0210 	add.w	r2, r0, #16
 8004ff2:	3310      	adds	r3, #16
 8004ff4:	f852 6c10 	ldr.w	r6, [r2, #-16]
 8004ff8:	f852 5c0c 	ldr.w	r5, [r2, #-12]
 8004ffc:	fb86 670a 	smull	r6, r7, r6, sl
 8005000:	f852 0c04 	ldr.w	r0, [r2, #-4]
 8005004:	f852 4c08 	ldr.w	r4, [r2, #-8]
 8005008:	fb85 890a 	smull	r8, r9, r5, sl
 800500c:	fb84 450a 	smull	r4, r5, r4, sl
 8005010:	fa47 f401 	asr.w	r4, r7, r1
 8005014:	fb80 670a 	smull	r6, r7, r0, sl
 8005018:	410d      	asrs	r5, r1
 800501a:	fa49 f601 	asr.w	r6, r9, r1
 800501e:	fa47 f001 	asr.w	r0, r7, r1
 8005022:	f1be 0e01 	subs.w	lr, lr, #1
 8005026:	f843 4c10 	str.w	r4, [r3, #-16]
 800502a:	f843 6c0c 	str.w	r6, [r3, #-12]
 800502e:	f843 5c08 	str.w	r5, [r3, #-8]
 8005032:	f843 0c04 	str.w	r0, [r3, #-4]
 8005036:	f102 0210 	add.w	r2, r2, #16
 800503a:	f103 0310 	add.w	r3, r3, #16
 800503e:	d1d9      	bne.n	8004ff4 <arm_scale_q31+0x30>
 8005040:	9b06      	ldr	r3, [sp, #24]
 8005042:	9a05      	ldr	r2, [sp, #20]
 8005044:	011b      	lsls	r3, r3, #4
 8005046:	441a      	add	r2, r3
 8005048:	449b      	add	fp, r3
 800504a:	9205      	str	r2, [sp, #20]
 800504c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800504e:	f013 0103 	ands.w	r1, r3, #3
 8005052:	d00c      	beq.n	800506e <arm_scale_q31+0xaa>
 8005054:	9805      	ldr	r0, [sp, #20]
 8005056:	f1cc 0c00 	rsb	ip, ip, #0
 800505a:	f85b 2b04 	ldr.w	r2, [fp], #4
 800505e:	3901      	subs	r1, #1
 8005060:	fb82 230a 	smull	r2, r3, r2, sl
 8005064:	fa43 f30c 	asr.w	r3, r3, ip
 8005068:	f840 3b04 	str.w	r3, [r0], #4
 800506c:	d1f5      	bne.n	800505a <arm_scale_q31+0x96>
 800506e:	b009      	add	sp, #36	; 0x24
 8005070:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005074:	2b00      	cmp	r3, #0
 8005076:	d060      	beq.n	800513a <arm_scale_q31+0x176>
 8005078:	9304      	str	r3, [sp, #16]
 800507a:	9b05      	ldr	r3, [sp, #20]
 800507c:	f100 0210 	add.w	r2, r0, #16
 8005080:	f103 0910 	add.w	r9, r3, #16
 8005084:	9201      	str	r2, [sp, #4]
 8005086:	9007      	str	r0, [sp, #28]
 8005088:	9b01      	ldr	r3, [sp, #4]
 800508a:	f853 6c10 	ldr.w	r6, [r3, #-16]
 800508e:	f853 4c0c 	ldr.w	r4, [r3, #-12]
 8005092:	fb86 670a 	smull	r6, r7, r6, sl
 8005096:	f853 0c08 	ldr.w	r0, [r3, #-8]
 800509a:	fb84 450a 	smull	r4, r5, r4, sl
 800509e:	f853 3c04 	ldr.w	r3, [r3, #-4]
 80050a2:	fb80 010a 	smull	r0, r1, r0, sl
 80050a6:	17fe      	asrs	r6, r7, #31
 80050a8:	fb83 230a 	smull	r2, r3, r3, sl
 80050ac:	f086 4e00 	eor.w	lr, r6, #2147483648	; 0x80000000
 80050b0:	ea6f 0e0e 	mvn.w	lr, lr
 80050b4:	17ec      	asrs	r4, r5, #31
 80050b6:	17c8      	asrs	r0, r1, #31
 80050b8:	f084 4400 	eor.w	r4, r4, #2147483648	; 0x80000000
 80050bc:	43e4      	mvns	r4, r4
 80050be:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 80050c2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80050c6:	43c0      	mvns	r0, r0
 80050c8:	17db      	asrs	r3, r3, #31
 80050ca:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80050ce:	43db      	mvns	r3, r3
 80050d0:	fa07 f60c 	lsl.w	r6, r7, ip
 80050d4:	fa46 f80c 	asr.w	r8, r6, ip
 80050d8:	45b8      	cmp	r8, r7
 80050da:	bf18      	it	ne
 80050dc:	4676      	movne	r6, lr
 80050de:	fa05 f80c 	lsl.w	r8, r5, ip
 80050e2:	fa01 fe0c 	lsl.w	lr, r1, ip
 80050e6:	9f03      	ldr	r7, [sp, #12]
 80050e8:	fa48 fb0c 	asr.w	fp, r8, ip
 80050ec:	45ab      	cmp	fp, r5
 80050ee:	bf08      	it	eq
 80050f0:	4644      	moveq	r4, r8
 80050f2:	fa4e f50c 	asr.w	r5, lr, ip
 80050f6:	428d      	cmp	r5, r1
 80050f8:	bf08      	it	eq
 80050fa:	4670      	moveq	r0, lr
 80050fc:	fa07 f70c 	lsl.w	r7, r7, ip
 8005100:	9d03      	ldr	r5, [sp, #12]
 8005102:	fa47 f10c 	asr.w	r1, r7, ip
 8005106:	42a9      	cmp	r1, r5
 8005108:	bf08      	it	eq
 800510a:	463b      	moveq	r3, r7
 800510c:	9a01      	ldr	r2, [sp, #4]
 800510e:	e909 0009 	stmdb	r9, {r0, r3}
 8005112:	9b04      	ldr	r3, [sp, #16]
 8005114:	3210      	adds	r2, #16
 8005116:	3b01      	subs	r3, #1
 8005118:	f849 6c10 	str.w	r6, [r9, #-16]
 800511c:	f849 4c0c 	str.w	r4, [r9, #-12]
 8005120:	9201      	str	r2, [sp, #4]
 8005122:	f109 0910 	add.w	r9, r9, #16
 8005126:	9304      	str	r3, [sp, #16]
 8005128:	d1ae      	bne.n	8005088 <arm_scale_q31+0xc4>
 800512a:	9b06      	ldr	r3, [sp, #24]
 800512c:	9a05      	ldr	r2, [sp, #20]
 800512e:	011b      	lsls	r3, r3, #4
 8005130:	f8dd b01c 	ldr.w	fp, [sp, #28]
 8005134:	441a      	add	r2, r3
 8005136:	449b      	add	fp, r3
 8005138:	9205      	str	r2, [sp, #20]
 800513a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800513c:	f013 0003 	ands.w	r0, r3, #3
 8005140:	d095      	beq.n	800506e <arm_scale_q31+0xaa>
 8005142:	9905      	ldr	r1, [sp, #20]
 8005144:	f85b 4b04 	ldr.w	r4, [fp], #4
 8005148:	fb84 450a 	smull	r4, r5, r4, sl
 800514c:	17eb      	asrs	r3, r5, #31
 800514e:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8005152:	43db      	mvns	r3, r3
 8005154:	fa05 f20c 	lsl.w	r2, r5, ip
 8005158:	fa42 f40c 	asr.w	r4, r2, ip
 800515c:	42ac      	cmp	r4, r5
 800515e:	bf08      	it	eq
 8005160:	4613      	moveq	r3, r2
 8005162:	3801      	subs	r0, #1
 8005164:	f841 3b04 	str.w	r3, [r1], #4
 8005168:	d1ec      	bne.n	8005144 <arm_scale_q31+0x180>
 800516a:	b009      	add	sp, #36	; 0x24
 800516c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005170 <arm_mult_q31>:
 8005170:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005174:	ea5f 0b93 	movs.w	fp, r3, lsr #2
 8005178:	b083      	sub	sp, #12
 800517a:	469a      	mov	sl, r3
 800517c:	d04a      	beq.n	8005214 <arm_mult_q31+0xa4>
 800517e:	46dc      	mov	ip, fp
 8005180:	f8cd b004 	str.w	fp, [sp, #4]
 8005184:	468e      	mov	lr, r1
 8005186:	4683      	mov	fp, r0
 8005188:	f100 0510 	add.w	r5, r0, #16
 800518c:	f101 0410 	add.w	r4, r1, #16
 8005190:	f102 0310 	add.w	r3, r2, #16
 8005194:	f855 0c10 	ldr.w	r0, [r5, #-16]
 8005198:	f854 1c10 	ldr.w	r1, [r4, #-16]
 800519c:	f855 7c0c 	ldr.w	r7, [r5, #-12]
 80051a0:	fb80 0101 	smull	r0, r1, r0, r1
 80051a4:	f301 011e 	ssat	r1, #31, r1
 80051a8:	f854 0c0c 	ldr.w	r0, [r4, #-12]
 80051ac:	f854 6c04 	ldr.w	r6, [r4, #-4]
 80051b0:	fb87 8900 	smull	r8, r9, r7, r0
 80051b4:	f309 071e 	ssat	r7, #31, r9
 80051b8:	f855 0c08 	ldr.w	r0, [r5, #-8]
 80051bc:	0049      	lsls	r1, r1, #1
 80051be:	4680      	mov	r8, r0
 80051c0:	f854 0c08 	ldr.w	r0, [r4, #-8]
 80051c4:	f1bc 0c01 	subs.w	ip, ip, #1
 80051c8:	fb88 8900 	smull	r8, r9, r8, r0
 80051cc:	f309 001e 	ssat	r0, #31, r9
 80051d0:	ea4f 0847 	mov.w	r8, r7, lsl #1
 80051d4:	f855 7c04 	ldr.w	r7, [r5, #-4]
 80051d8:	ea4f 0040 	mov.w	r0, r0, lsl #1
 80051dc:	fb87 6706 	smull	r6, r7, r7, r6
 80051e0:	f307 061e 	ssat	r6, #31, r7
 80051e4:	ea4f 0646 	mov.w	r6, r6, lsl #1
 80051e8:	f843 1c10 	str.w	r1, [r3, #-16]
 80051ec:	f843 8c0c 	str.w	r8, [r3, #-12]
 80051f0:	e903 0041 	stmdb	r3, {r0, r6}
 80051f4:	f105 0510 	add.w	r5, r5, #16
 80051f8:	f104 0410 	add.w	r4, r4, #16
 80051fc:	f103 0310 	add.w	r3, r3, #16
 8005200:	d1c8      	bne.n	8005194 <arm_mult_q31+0x24>
 8005202:	4658      	mov	r0, fp
 8005204:	4671      	mov	r1, lr
 8005206:	f8dd b004 	ldr.w	fp, [sp, #4]
 800520a:	ea4f 1b0b 	mov.w	fp, fp, lsl #4
 800520e:	4458      	add	r0, fp
 8005210:	4459      	add	r1, fp
 8005212:	445a      	add	r2, fp
 8005214:	f01a 0a03 	ands.w	sl, sl, #3
 8005218:	d00e      	beq.n	8005238 <arm_mult_q31+0xc8>
 800521a:	f850 3b04 	ldr.w	r3, [r0], #4
 800521e:	f851 4b04 	ldr.w	r4, [r1], #4
 8005222:	f1ba 0a01 	subs.w	sl, sl, #1
 8005226:	fb83 4504 	smull	r4, r5, r3, r4
 800522a:	f305 031e 	ssat	r3, #31, r5
 800522e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8005232:	f842 3b04 	str.w	r3, [r2], #4
 8005236:	d1f0      	bne.n	800521a <arm_mult_q31+0xaa>
 8005238:	b003      	add	sp, #12
 800523a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800523e:	bf00      	nop

08005240 <__libc_init_array>:
 8005240:	b570      	push	{r4, r5, r6, lr}
 8005242:	2600      	movs	r6, #0
 8005244:	4d0c      	ldr	r5, [pc, #48]	; (8005278 <__libc_init_array+0x38>)
 8005246:	4c0d      	ldr	r4, [pc, #52]	; (800527c <__libc_init_array+0x3c>)
 8005248:	1b64      	subs	r4, r4, r5
 800524a:	10a4      	asrs	r4, r4, #2
 800524c:	42a6      	cmp	r6, r4
 800524e:	d109      	bne.n	8005264 <__libc_init_array+0x24>
 8005250:	f000 f822 	bl	8005298 <_init>
 8005254:	2600      	movs	r6, #0
 8005256:	4d0a      	ldr	r5, [pc, #40]	; (8005280 <__libc_init_array+0x40>)
 8005258:	4c0a      	ldr	r4, [pc, #40]	; (8005284 <__libc_init_array+0x44>)
 800525a:	1b64      	subs	r4, r4, r5
 800525c:	10a4      	asrs	r4, r4, #2
 800525e:	42a6      	cmp	r6, r4
 8005260:	d105      	bne.n	800526e <__libc_init_array+0x2e>
 8005262:	bd70      	pop	{r4, r5, r6, pc}
 8005264:	f855 3b04 	ldr.w	r3, [r5], #4
 8005268:	4798      	blx	r3
 800526a:	3601      	adds	r6, #1
 800526c:	e7ee      	b.n	800524c <__libc_init_array+0xc>
 800526e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005272:	4798      	blx	r3
 8005274:	3601      	adds	r6, #1
 8005276:	e7f2      	b.n	800525e <__libc_init_array+0x1e>
 8005278:	08005360 	.word	0x08005360
 800527c:	08005360 	.word	0x08005360
 8005280:	08005360 	.word	0x08005360
 8005284:	08005364 	.word	0x08005364

08005288 <memset>:
 8005288:	4603      	mov	r3, r0
 800528a:	4402      	add	r2, r0
 800528c:	4293      	cmp	r3, r2
 800528e:	d100      	bne.n	8005292 <memset+0xa>
 8005290:	4770      	bx	lr
 8005292:	f803 1b01 	strb.w	r1, [r3], #1
 8005296:	e7f9      	b.n	800528c <memset+0x4>

08005298 <_init>:
 8005298:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800529a:	bf00      	nop
 800529c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800529e:	bc08      	pop	{r3}
 80052a0:	469e      	mov	lr, r3
 80052a2:	4770      	bx	lr

080052a4 <_fini>:
 80052a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052a6:	bf00      	nop
 80052a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80052aa:	bc08      	pop	{r3}
 80052ac:	469e      	mov	lr, r3
 80052ae:	4770      	bx	lr
