-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity makePatches_ShadowQuilt_fromEdges_delete_patch is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    n_patches : OUT STD_LOGIC_VECTOR (7 downto 0);
    n_patches_ap_vld : OUT STD_LOGIC;
    n_patches_read : IN STD_LOGIC_VECTOR (7 downto 0);
    patches_superpoints_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    patches_superpoints_ce0 : OUT STD_LOGIC;
    patches_superpoints_we0 : OUT STD_LOGIC;
    patches_superpoints_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    patches_superpoints_ce1 : OUT STD_LOGIC;
    patches_superpoints_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    index : IN STD_LOGIC_VECTOR (8 downto 0);
    patches_parameters_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    patches_parameters_V_ce0 : OUT STD_LOGIC;
    patches_parameters_V_we0 : OUT STD_LOGIC;
    patches_parameters_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    patches_parameters_V_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    patches_parameters_V_ce1 : OUT STD_LOGIC;
    patches_parameters_V_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of makePatches_ShadowQuilt_fromEdges_delete_patch is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000010";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000100";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (9 downto 0) := "0000001000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (9 downto 0) := "0000010000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (9 downto 0) := "0000100000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (9 downto 0) := "0001000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (9 downto 0) := "0010000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (9 downto 0) := "0100000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv7_50 : STD_LOGIC_VECTOR (6 downto 0) := "1010000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv7_78 : STD_LOGIC_VECTOR (6 downto 0) := "1111000";
    constant ap_const_lv6_18 : STD_LOGIC_VECTOR (5 downto 0) := "011000";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal indvar_flatten_reg_213 : STD_LOGIC_VECTOR (6 downto 0);
    signal a_reg_224 : STD_LOGIC_VECTOR (2 downto 0);
    signal b_reg_235 : STD_LOGIC_VECTOR (4 downto 0);
    signal indvar_flatten21_reg_246 : STD_LOGIC_VECTOR (6 downto 0);
    signal a_3_reg_257 : STD_LOGIC_VECTOR (2 downto 0);
    signal indvar_flatten7_reg_268 : STD_LOGIC_VECTOR (5 downto 0);
    signal b_7_reg_279 : STD_LOGIC_VECTOR (2 downto 0);
    signal c_reg_290 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_74_fu_323_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_74_reg_877 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln361_fu_335_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln361_reg_881 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_fu_341_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_fu_345_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_reg_890 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln368_fu_351_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal add_ln374_fu_382_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln374_reg_904 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln374_1_fu_404_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln374_1_reg_910 : STD_LOGIC_VECTOR (10 downto 0);
    signal empty_124_fu_428_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal empty_124_reg_916 : STD_LOGIC_VECTOR (11 downto 0);
    signal empty_126_fu_456_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal empty_126_reg_921 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln370_1_fu_462_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_state3_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln370_fu_468_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln370_reg_931 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln370_1_fu_494_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln370_1_reg_935 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln374_6_fu_519_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln374_6_reg_941 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln372_fu_534_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln378_1_fu_570_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal ap_block_state6_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state7_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal icmp_ln378_fu_576_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln378_reg_961 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln378_1_fu_602_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln378_1_reg_965 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln380_1_fu_690_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln380_1_reg_970 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln384_5_fu_789_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln384_5_reg_980 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln382_fu_795_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln380_2_fu_807_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal i_19_fu_819_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal empty_128_fu_825_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal empty_132_fu_851_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state3 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_condition_pp1_exit_iter0_state6 : STD_LOGIC;
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal i_18_reg_203 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_a_phi_fu_228_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_a_3_phi_fu_261_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal ap_phi_mux_b_7_phi_fu_283_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_127_reg_301 : STD_LOGIC_VECTOR (6 downto 0);
    signal exitcond2110_fu_831_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_131_reg_312 : STD_LOGIC_VECTOR (6 downto 0);
    signal exitcond9_fu_857_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal zext_ln374_7_fu_529_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln374_8_fu_565_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln384_5_fu_784_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln384_6_fu_815_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast_fu_846_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast56_fu_872_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal zext_ln361_fu_331_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln368_fu_356_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_fu_360_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_fu_370_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln374_1_fu_378_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln374_fu_366_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_fu_392_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln374_3_fu_400_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln374_2_fu_388_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal empty_123_fu_410_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_131_cast_fu_413_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_48_fu_421_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal empty_125_fu_434_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_49_fu_445_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_133_cast_fu_437_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_134_cast_fu_452_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln372_fu_480_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln370_fu_474_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln374_4_fu_502_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln374_2_fu_506_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln370_fu_486_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_136_cast_fu_511_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln374_4_fu_523_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln374_fu_540_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln374_5_fu_543_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln374_3_fu_546_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_138_cast_fu_552_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln374_5_fu_560_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln380_fu_588_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln378_fu_582_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln384_1_fu_614_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln384_fu_618_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_75_fu_623_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln384_fu_610_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln384_1_fu_635_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_76_fu_640_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln382_fu_658_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln378_fu_652_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln378_fu_594_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal and_ln378_fu_664_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln380_fu_676_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln380_fu_670_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln384_2_fu_631_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln384_3_fu_698_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln384_2_fu_702_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal trunc_ln384_fu_708_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln384_1_fu_720_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl4_cast_fu_712_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl5_cast_fu_724_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln380_fu_648_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal add_ln384_3_fu_738_p2 : STD_LOGIC_VECTOR (62 downto 0);
    signal trunc_ln384_2_fu_744_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln384_3_fu_756_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl2_cast_fu_748_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl3_cast_fu_760_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln380_fu_682_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln384_fu_732_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln384_4_fu_774_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln384_4_fu_778_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln384_1_fu_768_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln380_1_fu_801_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_cast53_fu_837_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal empty_130_fu_841_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_cast55_fu_863_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal empty_134_fu_867_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((icmp_ln368_fu_351_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state3) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state3);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif (((icmp_ln368_fu_351_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp1_exit_iter0_state6) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp1_exit_iter0_state6) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone))) then 
                    ap_enable_reg_pp1_iter1 <= (ap_const_logic_1 xor ap_condition_pp1_exit_iter0_state6);
                elsif ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    a_3_reg_257_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                a_3_reg_257 <= ap_const_lv3_0;
            elsif (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln378_reg_961 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                a_3_reg_257 <= select_ln378_1_reg_965;
            end if; 
        end if;
    end process;

    a_reg_224_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln370_reg_931 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                a_reg_224 <= select_ln370_1_reg_935;
            elsif (((icmp_ln368_fu_351_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                a_reg_224 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    b_7_reg_279_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                b_7_reg_279 <= ap_const_lv3_0;
            elsif (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln378_reg_961 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                b_7_reg_279 <= select_ln380_1_reg_970;
            end if; 
        end if;
    end process;

    b_reg_235_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln370_fu_468_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                b_reg_235 <= add_ln372_fu_534_p2;
            elsif (((icmp_ln368_fu_351_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                b_reg_235 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    c_reg_290_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                c_reg_290 <= ap_const_lv3_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln378_fu_576_p2 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                c_reg_290 <= add_ln382_fu_795_p2;
            end if; 
        end if;
    end process;

    empty_127_reg_301_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond2110_fu_831_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                empty_127_reg_301 <= empty_128_fu_825_p2;
            elsif (((icmp_ln368_fu_351_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                empty_127_reg_301 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    empty_131_reg_312_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                empty_131_reg_312 <= ap_const_lv7_0;
            elsif (((exitcond9_fu_857_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                empty_131_reg_312 <= empty_132_fu_851_p2;
            end if; 
        end if;
    end process;

    i_18_reg_203_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                i_18_reg_203 <= i_19_fu_819_p2;
            elsif (((icmp_ln361_fu_335_p2 = ap_const_lv1_1) and (tmp_74_fu_323_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                i_18_reg_203 <= i_fu_341_p1;
            end if; 
        end if;
    end process;

    indvar_flatten21_reg_246_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                indvar_flatten21_reg_246 <= ap_const_lv7_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln378_fu_576_p2 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                indvar_flatten21_reg_246 <= add_ln378_1_fu_570_p2;
            end if; 
        end if;
    end process;

    indvar_flatten7_reg_268_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                indvar_flatten7_reg_268 <= ap_const_lv6_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln378_fu_576_p2 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                indvar_flatten7_reg_268 <= select_ln380_2_fu_807_p3;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_213_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln370_fu_468_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                indvar_flatten_reg_213 <= add_ln370_1_fu_462_p2;
            elsif (((icmp_ln368_fu_351_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                indvar_flatten_reg_213 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln368_fu_351_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                add_ln374_1_reg_910 <= add_ln374_1_fu_404_p2;
                add_ln374_reg_904 <= add_ln374_fu_382_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln378_fu_576_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                add_ln384_5_reg_980 <= add_ln384_5_fu_789_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln368_fu_351_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    empty_124_reg_916(11 downto 4) <= empty_124_fu_428_p2(11 downto 4);
                    empty_126_reg_921(11 downto 3) <= empty_126_fu_456_p2(11 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_74_fu_323_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                icmp_ln361_reg_881 <= icmp_ln361_fu_335_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln370_reg_931 <= icmp_ln370_fu_468_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                icmp_ln378_reg_961 <= icmp_ln378_fu_576_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln370_fu_468_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                select_ln370_1_reg_935 <= select_ln370_1_fu_494_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln378_fu_576_p2 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                select_ln378_1_reg_965 <= select_ln378_1_fu_602_p3;
                select_ln380_1_reg_970 <= select_ln380_1_fu_690_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln361_fu_335_p2 = ap_const_lv1_1) and (tmp_74_fu_323_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                sub_reg_890 <= sub_fu_345_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                tmp_74_reg_877 <= index(8 downto 8);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln370_fu_468_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                    zext_ln374_6_reg_941(4 downto 0) <= zext_ln374_6_fu_519_p1(4 downto 0);
            end if;
        end if;
    end process;
    empty_124_reg_916(3 downto 0) <= "0000";
    empty_126_reg_921(2 downto 0) <= "000";
    zext_ln374_6_reg_941(11 downto 5) <= "0000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, tmp_74_fu_323_p3, icmp_ln361_fu_335_p2, icmp_ln368_fu_351_p2, ap_CS_fsm_state2, ap_enable_reg_pp0_iter0, icmp_ln370_fu_468_p2, ap_enable_reg_pp1_iter0, icmp_ln378_fu_576_p2, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_block_pp0_stage0_subdone, ap_block_pp1_stage0_subdone, exitcond2110_fu_831_p2, exitcond9_fu_857_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((icmp_ln361_fu_335_p2 = ap_const_lv1_1) and (tmp_74_fu_323_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1) and ((icmp_ln361_fu_335_p2 = ap_const_lv1_0) or (tmp_74_fu_323_p3 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln368_fu_351_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((icmp_ln370_fu_468_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((icmp_ln370_fu_468_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
            when ap_ST_fsm_pp1_stage0 => 
                if (not(((icmp_ln378_fu_576_p2 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif (((icmp_ln378_fu_576_p2 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when ap_ST_fsm_state9 => 
                if (((exitcond2110_fu_831_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((exitcond9_fu_857_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXX";
        end case;
    end process;
    add_fu_360_p2 <= std_logic_vector(unsigned(trunc_ln368_fu_356_p1) + unsigned(ap_const_lv5_1));
    add_ln370_1_fu_462_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_213) + unsigned(ap_const_lv7_1));
    add_ln370_fu_474_p2 <= std_logic_vector(unsigned(ap_phi_mux_a_phi_fu_228_p4) + unsigned(ap_const_lv3_1));
    add_ln372_fu_534_p2 <= std_logic_vector(unsigned(select_ln370_fu_486_p3) + unsigned(ap_const_lv5_1));
    add_ln374_1_fu_404_p2 <= std_logic_vector(unsigned(zext_ln374_3_fu_400_p1) + unsigned(zext_ln374_2_fu_388_p1));
    add_ln374_2_fu_506_p2 <= std_logic_vector(unsigned(add_ln374_reg_904) + unsigned(zext_ln374_4_fu_502_p1));
    add_ln374_3_fu_546_p2 <= std_logic_vector(unsigned(trunc_ln374_fu_540_p1) + unsigned(zext_ln374_5_fu_543_p1));
    add_ln374_4_fu_523_p2 <= std_logic_vector(unsigned(tmp_136_cast_fu_511_p3) + unsigned(zext_ln374_6_fu_519_p1));
    add_ln374_5_fu_560_p2 <= std_logic_vector(unsigned(tmp_138_cast_fu_552_p3) + unsigned(zext_ln374_6_reg_941));
    add_ln374_fu_382_p2 <= std_logic_vector(unsigned(zext_ln374_1_fu_378_p1) + unsigned(zext_ln374_fu_366_p1));
    add_ln378_1_fu_570_p2 <= std_logic_vector(unsigned(indvar_flatten21_reg_246) + unsigned(ap_const_lv7_1));
    add_ln378_fu_582_p2 <= std_logic_vector(unsigned(ap_phi_mux_a_3_phi_fu_261_p4) + unsigned(ap_const_lv3_1));
    add_ln380_1_fu_801_p2 <= std_logic_vector(unsigned(indvar_flatten7_reg_268) + unsigned(ap_const_lv6_1));
    add_ln380_fu_670_p2 <= std_logic_vector(unsigned(select_ln378_fu_594_p3) + unsigned(ap_const_lv3_1));
    add_ln382_fu_795_p2 <= std_logic_vector(unsigned(select_ln380_fu_682_p3) + unsigned(ap_const_lv3_1));
    add_ln384_1_fu_635_p2 <= std_logic_vector(unsigned(add_ln374_1_reg_910) + unsigned(zext_ln384_fu_610_p1));
    add_ln384_2_fu_702_p2 <= std_logic_vector(unsigned(zext_ln384_2_fu_631_p1) + unsigned(zext_ln384_3_fu_698_p1));
    add_ln384_3_fu_738_p2 <= std_logic_vector(unsigned(zext_ln380_fu_648_p1) + unsigned(zext_ln384_3_fu_698_p1));
    add_ln384_4_fu_778_p2 <= std_logic_vector(unsigned(sub_ln384_fu_732_p2) + unsigned(zext_ln384_4_fu_774_p1));
    add_ln384_5_fu_789_p2 <= std_logic_vector(unsigned(sub_ln384_1_fu_768_p2) + unsigned(zext_ln384_4_fu_774_p1));
    add_ln384_fu_618_p2 <= std_logic_vector(unsigned(add_ln374_reg_904) + unsigned(zext_ln384_1_fu_614_p1));
    and_ln378_fu_664_p2 <= (xor_ln378_fu_652_p2 and icmp_ln382_fu_658_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(2);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(4);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(7);
    ap_CS_fsm_state11 <= ap_CS_fsm(8);
    ap_CS_fsm_state12 <= ap_CS_fsm(9);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state5 <= ap_CS_fsm(3);
    ap_CS_fsm_state8 <= ap_CS_fsm(5);
    ap_CS_fsm_state9 <= ap_CS_fsm(6);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp1_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state3_assign_proc : process(icmp_ln370_fu_468_p2)
    begin
        if ((icmp_ln370_fu_468_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state3 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp1_exit_iter0_state6_assign_proc : process(icmp_ln378_fu_576_p2)
    begin
        if ((icmp_ln378_fu_576_p2 = ap_const_lv1_1)) then 
            ap_condition_pp1_exit_iter0_state6 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter0_state6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_a_3_phi_fu_261_p4_assign_proc : process(a_3_reg_257, ap_CS_fsm_pp1_stage0, icmp_ln378_reg_961, select_ln378_1_reg_965, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln378_reg_961 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_a_3_phi_fu_261_p4 <= select_ln378_1_reg_965;
        else 
            ap_phi_mux_a_3_phi_fu_261_p4 <= a_3_reg_257;
        end if; 
    end process;


    ap_phi_mux_a_phi_fu_228_p4_assign_proc : process(a_reg_224, ap_CS_fsm_pp0_stage0, icmp_ln370_reg_931, select_ln370_1_reg_935, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln370_reg_931 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_a_phi_fu_228_p4 <= select_ln370_1_reg_935;
        else 
            ap_phi_mux_a_phi_fu_228_p4 <= a_reg_224;
        end if; 
    end process;


    ap_phi_mux_b_7_phi_fu_283_p4_assign_proc : process(b_7_reg_279, ap_CS_fsm_pp1_stage0, icmp_ln378_reg_961, select_ln380_1_reg_970, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln378_reg_961 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_b_7_phi_fu_283_p4 <= select_ln380_1_reg_970;
        else 
            ap_phi_mux_b_7_phi_fu_283_p4 <= b_7_reg_279;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    empty_123_fu_410_p1 <= sub_reg_890(6 - 1 downto 0);
    empty_124_fu_428_p2 <= std_logic_vector(unsigned(tmp_131_cast_fu_413_p3) + unsigned(tmp_48_fu_421_p3));
    empty_125_fu_434_p1 <= sub_reg_890(5 - 1 downto 0);
    empty_126_fu_456_p2 <= std_logic_vector(unsigned(tmp_133_cast_fu_437_p3) - unsigned(tmp_134_cast_fu_452_p1));
    empty_128_fu_825_p2 <= std_logic_vector(unsigned(empty_127_reg_301) + unsigned(ap_const_lv7_1));
    empty_130_fu_841_p2 <= std_logic_vector(unsigned(empty_124_reg_916) + unsigned(p_cast53_fu_837_p1));
    empty_132_fu_851_p2 <= std_logic_vector(unsigned(empty_131_reg_312) + unsigned(ap_const_lv7_1));
    empty_134_fu_867_p2 <= std_logic_vector(unsigned(empty_126_reg_921) + unsigned(p_cast55_fu_863_p1));
    exitcond2110_fu_831_p2 <= "1" when (empty_127_reg_301 = ap_const_lv7_50) else "0";
    exitcond9_fu_857_p2 <= "1" when (empty_131_reg_312 = ap_const_lv7_78) else "0";
    i_19_fu_819_p2 <= std_logic_vector(unsigned(i_18_reg_203) + unsigned(ap_const_lv8_1));
    i_fu_341_p1 <= index(8 - 1 downto 0);
    icmp_ln361_fu_335_p2 <= "1" when (signed(zext_ln361_fu_331_p1) > signed(index)) else "0";
    icmp_ln368_fu_351_p2 <= "1" when (unsigned(i_18_reg_203) < unsigned(sub_reg_890)) else "0";
    icmp_ln370_fu_468_p2 <= "1" when (indvar_flatten_reg_213 = ap_const_lv7_50) else "0";
    icmp_ln372_fu_480_p2 <= "1" when (b_reg_235 = ap_const_lv5_10) else "0";
    icmp_ln378_fu_576_p2 <= "1" when (indvar_flatten21_reg_246 = ap_const_lv7_78) else "0";
    icmp_ln380_fu_588_p2 <= "1" when (indvar_flatten7_reg_268 = ap_const_lv6_18) else "0";
    icmp_ln382_fu_658_p2 <= "1" when (c_reg_290 = ap_const_lv3_6) else "0";
    n_patches <= sub_reg_890;

    n_patches_ap_vld_assign_proc : process(tmp_74_reg_877, icmp_ln361_reg_881, ap_CS_fsm_state12)
    begin
        if (((icmp_ln361_reg_881 = ap_const_lv1_1) and (tmp_74_reg_877 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            n_patches_ap_vld <= ap_const_logic_1;
        else 
            n_patches_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    or_ln380_fu_676_p2 <= (icmp_ln380_fu_588_p2 or and_ln378_fu_664_p2);
    p_cast53_fu_837_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_127_reg_301),12));
    p_cast55_fu_863_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_131_reg_312),12));
    p_cast56_fu_872_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_134_fu_867_p2),64));
    p_cast_fu_846_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_130_fu_841_p2),64));
    p_shl2_cast_fu_748_p3 <= (trunc_ln384_2_fu_744_p1 & ap_const_lv3_0);
    p_shl3_cast_fu_760_p3 <= (trunc_ln384_3_fu_756_p1 & ap_const_lv1_0);
    p_shl4_cast_fu_712_p3 <= (trunc_ln384_fu_708_p1 & ap_const_lv3_0);
    p_shl5_cast_fu_724_p3 <= (trunc_ln384_1_fu_720_p1 & ap_const_lv1_0);

    patches_parameters_V_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_CS_fsm_state11, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, zext_ln384_6_fu_815_p1, p_cast56_fu_872_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            patches_parameters_V_address0 <= p_cast56_fu_872_p1(12 - 1 downto 0);
        elsif (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            patches_parameters_V_address0 <= zext_ln384_6_fu_815_p1(12 - 1 downto 0);
        else 
            patches_parameters_V_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;

    patches_parameters_V_address1 <= zext_ln384_5_fu_784_p1(12 - 1 downto 0);

    patches_parameters_V_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_CS_fsm_state11, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)))) then 
            patches_parameters_V_ce0 <= ap_const_logic_1;
        else 
            patches_parameters_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_parameters_V_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            patches_parameters_V_ce1 <= ap_const_logic_1;
        else 
            patches_parameters_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    patches_parameters_V_d0_assign_proc : process(patches_parameters_V_q1, ap_CS_fsm_pp1_stage0, ap_CS_fsm_state11, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            patches_parameters_V_d0 <= ap_const_lv32_0;
        elsif (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            patches_parameters_V_d0 <= patches_parameters_V_q1;
        else 
            patches_parameters_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patches_parameters_V_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, icmp_ln378_reg_961, ap_CS_fsm_state11, ap_enable_reg_pp1_iter1, exitcond9_fu_857_p2)
    begin
        if ((((exitcond9_fu_857_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln378_reg_961 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)))) then 
            patches_parameters_V_we0 <= ap_const_logic_1;
        else 
            patches_parameters_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_state9, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, zext_ln374_8_fu_565_p1, p_cast_fu_846_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            patches_superpoints_address0 <= p_cast_fu_846_p1(12 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            patches_superpoints_address0 <= zext_ln374_8_fu_565_p1(12 - 1 downto 0);
        else 
            patches_superpoints_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;

    patches_superpoints_address1 <= zext_ln374_7_fu_529_p1(12 - 1 downto 0);

    patches_superpoints_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_state9, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            patches_superpoints_ce0 <= ap_const_logic_1;
        else 
            patches_superpoints_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            patches_superpoints_ce1 <= ap_const_logic_1;
        else 
            patches_superpoints_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    patches_superpoints_d0_assign_proc : process(patches_superpoints_q1, ap_CS_fsm_pp0_stage0, ap_CS_fsm_state9, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            patches_superpoints_d0 <= ap_const_lv64_0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            patches_superpoints_d0 <= patches_superpoints_q1;
        else 
            patches_superpoints_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patches_superpoints_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln370_reg_931, ap_CS_fsm_state9, ap_enable_reg_pp0_iter1, exitcond2110_fu_831_p2)
    begin
        if ((((exitcond2110_fu_831_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln370_reg_931 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            patches_superpoints_we0 <= ap_const_logic_1;
        else 
            patches_superpoints_we0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln370_1_fu_494_p3 <= 
        add_ln370_fu_474_p2 when (icmp_ln372_fu_480_p2(0) = '1') else 
        ap_phi_mux_a_phi_fu_228_p4;
    select_ln370_fu_486_p3 <= 
        ap_const_lv5_0 when (icmp_ln372_fu_480_p2(0) = '1') else 
        b_reg_235;
    select_ln378_1_fu_602_p3 <= 
        add_ln378_fu_582_p2 when (icmp_ln380_fu_588_p2(0) = '1') else 
        ap_phi_mux_a_3_phi_fu_261_p4;
    select_ln378_fu_594_p3 <= 
        ap_const_lv3_0 when (icmp_ln380_fu_588_p2(0) = '1') else 
        ap_phi_mux_b_7_phi_fu_283_p4;
    select_ln380_1_fu_690_p3 <= 
        add_ln380_fu_670_p2 when (and_ln378_fu_664_p2(0) = '1') else 
        select_ln378_fu_594_p3;
    select_ln380_2_fu_807_p3 <= 
        ap_const_lv6_1 when (icmp_ln380_fu_588_p2(0) = '1') else 
        add_ln380_1_fu_801_p2;
    select_ln380_fu_682_p3 <= 
        ap_const_lv3_0 when (or_ln380_fu_676_p2(0) = '1') else 
        c_reg_290;
    sub_fu_345_p2 <= std_logic_vector(unsigned(n_patches_read) + unsigned(ap_const_lv8_FF));
    sub_ln384_1_fu_768_p2 <= std_logic_vector(unsigned(p_shl2_cast_fu_748_p3) - unsigned(p_shl3_cast_fu_760_p3));
    sub_ln384_fu_732_p2 <= std_logic_vector(unsigned(p_shl4_cast_fu_712_p3) - unsigned(p_shl5_cast_fu_724_p3));
    tmp_131_cast_fu_413_p3 <= (empty_123_fu_410_p1 & ap_const_lv6_0);
    tmp_133_cast_fu_437_p3 <= (empty_125_fu_434_p1 & ap_const_lv7_0);
    tmp_134_cast_fu_452_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_49_fu_445_p3),12));
    tmp_136_cast_fu_511_p3 <= (add_ln374_2_fu_506_p2 & ap_const_lv4_0);
    tmp_138_cast_fu_552_p3 <= (add_ln374_3_fu_546_p2 & ap_const_lv4_0);
    tmp_48_fu_421_p3 <= (sub_reg_890 & ap_const_lv4_0);
    tmp_49_fu_445_p3 <= (sub_reg_890 & ap_const_lv3_0);
    tmp_74_fu_323_p3 <= index(8 downto 8);
    tmp_75_fu_623_p3 <= (add_ln384_fu_618_p2 & ap_const_lv2_0);
    tmp_76_fu_640_p3 <= (add_ln384_1_fu_635_p2 & ap_const_lv2_0);
    tmp_fu_370_p3 <= (add_fu_360_p2 & ap_const_lv2_0);
    tmp_s_fu_392_p3 <= (i_18_reg_203 & ap_const_lv2_0);
    trunc_ln368_fu_356_p1 <= i_18_reg_203(5 - 1 downto 0);
    trunc_ln374_fu_540_p1 <= add_ln374_1_reg_910(8 - 1 downto 0);
    trunc_ln384_1_fu_720_p1 <= add_ln384_2_fu_702_p2(11 - 1 downto 0);
    trunc_ln384_2_fu_744_p1 <= add_ln384_3_fu_738_p2(9 - 1 downto 0);
    trunc_ln384_3_fu_756_p1 <= add_ln384_3_fu_738_p2(11 - 1 downto 0);
    trunc_ln384_fu_708_p1 <= add_ln384_2_fu_702_p2(9 - 1 downto 0);
    xor_ln378_fu_652_p2 <= (icmp_ln380_fu_588_p2 xor ap_const_lv1_1);
    zext_ln361_fu_331_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(n_patches_read),9));
    zext_ln374_1_fu_378_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_370_p3),8));
    zext_ln374_2_fu_388_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_18_reg_203),11));
    zext_ln374_3_fu_400_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_392_p3),11));
    zext_ln374_4_fu_502_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln370_1_fu_494_p3),8));
    zext_ln374_5_fu_543_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln370_1_reg_935),8));
    zext_ln374_6_fu_519_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln370_fu_486_p3),12));
    zext_ln374_7_fu_529_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln374_4_fu_523_p2),64));
    zext_ln374_8_fu_565_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln374_5_fu_560_p2),64));
    zext_ln374_fu_366_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_fu_360_p2),8));
    zext_ln380_fu_648_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_76_fu_640_p3),63));
    zext_ln384_1_fu_614_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln378_1_fu_602_p3),8));
    zext_ln384_2_fu_631_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_75_fu_623_p3),63));
    zext_ln384_3_fu_698_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln380_1_fu_690_p3),63));
    zext_ln384_4_fu_774_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln380_fu_682_p3),12));
    zext_ln384_5_fu_784_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln384_4_fu_778_p2),64));
    zext_ln384_6_fu_815_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln384_5_reg_980),64));
    zext_ln384_fu_610_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln378_1_fu_602_p3),11));
end behav;
