#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Jul  7 10:20:12 2022
# Process ID: 19230
# Current directory: /home/raesangur/github/ppu
# Command line: vivado
# Log file: /home/raesangur/github/ppu/vivado.log
# Journal file: /home/raesangur/github/ppu/vivado.jou
#-----------------------------------------------------------
start_gui
xhub::refresh_catalog [xhub::get_xstores xilinx_board_store]
xhub::refresh_catalog: Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 7243.184 ; gain = 0.035 ; free physical = 16890 ; free virtual = 26439
xhub::refresh_catalog [xhub::get_xstores Vivado_example_project]
xhub::refresh_catalog: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 7243.184 ; gain = 0.000 ; free physical = 16870 ; free virtual = 26430
xhub::install [xhub::get_xitems digilentinc.com:xilinx_board_store:zybo-z7-10:1.0]
INFO: [xhubtcl 76-32] Installing object 'digilentinc.com:xilinx_board_store:zybo-z7-10:1.0' ...
INFO: [Common 17-1570] Installing object digilentinc.com:xilinx_board_store:zybo-z7-10:1.0 from remote host https://github.com/Xilinx/XilinxBoardStore.git
INFO: [Common 17-1573] Object digilentinc.com:xilinx_board_store:zybo-z7-10:1.0 has been installed successfully.
set_param board.repoPaths {/home/raesangur/.Xilinx/Vivado/2020.2/xhub/board_store/xilinx_board_store}
create_project vivado /home/raesangur/github/ppu/vivado -part xc7z010clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/share/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property board_part digilentinc.com:zybo-z7-10:part0:1.0 [current_project]
add_files -norecurse {/home/raesangur/github/ppu/ppu.vhd /home/raesangur/github/ppu/tile.vhd /home/raesangur/github/ppu/tile_handler.vhd /home/raesangur/github/ppu/frame_printer.vhd /home/raesangur/github/ppu/ppu_package.vhd /home/raesangur/github/ppu/sprite_handler.vhd /home/raesangur/github/ppu/hit_handler.vhd /home/raesangur/github/ppu/pixelator.vhd /home/raesangur/github/ppu/color_converter.vhd /home/raesangur/github/ppu/hit_detector.vhd /home/raesangur/github/ppu/sprite.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ppu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj ppu_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/ppu_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/color_converter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'color_converter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/frame_printer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'frame_printer'
ERROR: [VRFC 10-1449] this construct is only supported in VHDL 1076-2008 [/home/raesangur/github/ppu/frame_printer.vhd:42]
ERROR: [VRFC 10-1449] this construct is only supported in VHDL 1076-2008 [/home/raesangur/github/ppu/frame_printer.vhd:43]
ERROR: [VRFC 10-1449] this construct is only supported in VHDL 1076-2008 [/home/raesangur/github/ppu/frame_printer.vhd:44]
ERROR: [VRFC 10-1449] this construct is only supported in VHDL 1076-2008 [/home/raesangur/github/ppu/frame_printer.vhd:45]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [/home/raesangur/github/ppu/frame_printer.vhd:27]
INFO: [VRFC 10-3070] VHDL file '/home/raesangur/github/ppu/frame_printer.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property file_type {VHDL 2008} [get_files  /home/raesangur/github/ppu/sprite_handler.vhd]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ppu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj ppu_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/ppu_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/color_converter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'color_converter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/frame_printer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'frame_printer'
ERROR: [VRFC 10-1449] this construct is only supported in VHDL 1076-2008 [/home/raesangur/github/ppu/frame_printer.vhd:42]
ERROR: [VRFC 10-1449] this construct is only supported in VHDL 1076-2008 [/home/raesangur/github/ppu/frame_printer.vhd:43]
ERROR: [VRFC 10-1449] this construct is only supported in VHDL 1076-2008 [/home/raesangur/github/ppu/frame_printer.vhd:44]
ERROR: [VRFC 10-1449] this construct is only supported in VHDL 1076-2008 [/home/raesangur/github/ppu/frame_printer.vhd:45]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [/home/raesangur/github/ppu/frame_printer.vhd:27]
INFO: [VRFC 10-3070] VHDL file '/home/raesangur/github/ppu/frame_printer.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property file_type {VHDL 2008} [get_files  /home/raesangur/github/ppu/frame_printer.vhd]
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  /home/raesangur/github/ppu/pixelator.vhd]
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  /home/raesangur/github/ppu/ppu.vhd]
set_property file_type {VHDL 2008} [get_files  /home/raesangur/github/ppu/tile_handler.vhd]
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  /home/raesangur/github/ppu/color_converter.vhd]
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  /home/raesangur/github/ppu/tile.vhd]
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  /home/raesangur/github/ppu/sprite.vhd]
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  /home/raesangur/github/ppu/hit_handler.vhd]
set_property file_type {VHDL 2008} [get_files  /home/raesangur/github/ppu/hit_detector.vhd]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ppu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj ppu_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/ppu_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/color_converter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'color_converter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/frame_printer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'frame_printer'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/pixelator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pixelator'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/sprite.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sprite'
ERROR: [VRFC 10-2989] 's_sprites_textures' is not declared [/home/raesangur/github/ppu/sprite.vhd:63]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [/home/raesangur/github/ppu/sprite.vhd:33]
INFO: [VRFC 10-3070] VHDL file '/home/raesangur/github/ppu/sprite.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ppu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj ppu_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/ppu_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/color_converter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'color_converter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/frame_printer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'frame_printer'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/pixelator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pixelator'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/sprite.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sprite'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/sprite_handler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sprite_handler'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/tile.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tile'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/tile_handler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tile_handler'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/ppu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ppu'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim'
xelab -wto b3efa2b100c3434d993a9e48abd21125 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ppu_behav xil_defaultlib.ppu -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /usr/share/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto b3efa2b100c3434d993a9e48abd21125 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ppu_behav xil_defaultlib.ppu -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3311] expression has 8 elements ; formal 'i_x' expects 9 [/home/raesangur/github/ppu/ppu.vhd:142]
ERROR: [VRFC 10-3311] expression has 8 elements ; formal 'i_y' expects 9 [/home/raesangur/github/ppu/ppu.vhd:143]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit ppu in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ppu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj ppu_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/frame_printer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'frame_printer'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/ppu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ppu'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim'
xelab -wto b3efa2b100c3434d993a9e48abd21125 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ppu_behav xil_defaultlib.ppu -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /usr/share/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto b3efa2b100c3434d993a9e48abd21125 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ppu_behav xil_defaultlib.ppu -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 6 elements ; expected 8 [/home/raesangur/github/ppu/tile.vhd:47]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit ppu in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ppu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj ppu_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/sprite.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sprite'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/sprite_handler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sprite_handler'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/tile.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tile'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/tile_handler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tile_handler'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/ppu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ppu'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim'
xelab -wto b3efa2b100c3434d993a9e48abd21125 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ppu_behav xil_defaultlib.ppu -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /usr/share/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto b3efa2b100c3434d993a9e48abd21125 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ppu_behav xil_defaultlib.ppu -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3311] expression has 8 elements ; formal 'i_reg_tex' expects 6 [/home/raesangur/github/ppu/ppu.vhd:156]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit ppu in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ppu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj ppu_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/sprite_handler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sprite_handler'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/tile_handler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tile_handler'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/ppu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ppu'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim'
xelab -wto b3efa2b100c3434d993a9e48abd21125 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ppu_behav xil_defaultlib.ppu -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /usr/share/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto b3efa2b100c3434d993a9e48abd21125 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ppu_behav xil_defaultlib.ppu -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 8 elements ; expected 6 [/home/raesangur/github/ppu/tile.vhd:47]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit ppu in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ppu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj ppu_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/tile.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tile'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim'
xelab -wto b3efa2b100c3434d993a9e48abd21125 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ppu_behav xil_defaultlib.ppu -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /usr/share/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto b3efa2b100c3434d993a9e48abd21125 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ppu_behav xil_defaultlib.ppu -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 1 elements ; expected 8 [/home/raesangur/github/ppu/tile.vhd:57]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit ppu in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ppu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj ppu_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/tile.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tile'
ERROR: [VRFC 10-3462] indexed name is not a 'vector_cc' [/home/raesangur/github/ppu/tile.vhd:57]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [/home/raesangur/github/ppu/tile.vhd:28]
INFO: [VRFC 10-3070] VHDL file '/home/raesangur/github/ppu/tile.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ppu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj ppu_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/sprite.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sprite'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/tile.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tile'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim'
xelab -wto b3efa2b100c3434d993a9e48abd21125 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ppu_behav xil_defaultlib.ppu -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /usr/share/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto b3efa2b100c3434d993a9e48abd21125 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ppu_behav xil_defaultlib.ppu -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1360] signal cannot be unconstrained [/home/raesangur/github/ppu/tile.vhd:35]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit ppu in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ppu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj ppu_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/ppu_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/sprite.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sprite'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/ppu/tile.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tile'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim'
xelab -wto b3efa2b100c3434d993a9e48abd21125 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ppu_behav xil_defaultlib.ppu -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /usr/share/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto b3efa2b100c3434d993a9e48abd21125 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot ppu_behav xil_defaultlib.ppu -log elaborate.log 
Using 8 slave threads.
ERROR: [VRFC 10-3006] '/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/ppu.vdb' needs to be re-saved since 'xil_defaultlib.ppu_package' changed
ERROR: [VRFC 10-3032] 'xil_defaultlib.ppu' failed to restore
ERROR: [XSIM 43-3225] Cannot find design unit xil_defaultlib.ppu in library work located at xsim.dir/work.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/raesangur/github/ppu/vivado/vivado.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul  7 15:30:17 2022...
