
SoundInSoundOut.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000044e4  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004044e4  004044e4  000144e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009c0  20400000  004044ec  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000940  204009c0  00404eac  000209c0  2**2
                  ALLOC
  4 .stack        00002000  20401300  004057ec  000209c0  2**0
                  ALLOC
  5 .heap         00000200  20403300  004077ec  000209c0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209c0  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209ee  2**0
                  CONTENTS, READONLY
  8 .debug_info   00017658  00000000  00000000  00020a47  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00003389  00000000  00000000  0003809f  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000448e  00000000  00000000  0003b428  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000008c8  00000000  00000000  0003f8b6  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000008b8  00000000  00000000  0004017e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00022a65  00000000  00000000  00040a36  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000e011  00000000  00000000  0006349b  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00093590  00000000  00000000  000714ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00001e90  00000000  00000000  00104a3c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	00 33 40 20 f5 10 40 00 f1 10 40 00 f1 10 40 00     .3@ ..@...@...@.
  400010:	f1 10 40 00 f1 10 40 00 f1 10 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	f1 10 40 00 f1 10 40 00 00 00 00 00 f1 10 40 00     ..@...@.......@.
  40003c:	f1 10 40 00 f1 10 40 00 f1 10 40 00 f1 10 40 00     ..@...@...@...@.
  40004c:	f1 10 40 00 f1 10 40 00 f1 10 40 00 f1 10 40 00     ..@...@...@...@.
  40005c:	f1 10 40 00 f1 10 40 00 00 00 00 00 25 0b 40 00     ..@...@.....%.@.
  40006c:	39 0b 40 00 4d 0b 40 00 f1 10 40 00 f1 10 40 00     9.@.M.@...@...@.
  40007c:	f1 10 40 00 61 0b 40 00 75 0b 40 00 f1 10 40 00     ..@.a.@.u.@...@.
  40008c:	f1 10 40 00 f1 10 40 00 f1 10 40 00 f1 10 40 00     ..@...@...@...@.
  40009c:	f1 10 40 00 f1 10 40 00 f1 10 40 00 f1 10 40 00     ..@...@...@...@.
  4000ac:	f1 10 40 00 f1 10 40 00 f1 10 40 00 f1 10 40 00     ..@...@...@...@.
  4000bc:	f1 10 40 00 f1 10 40 00 f1 10 40 00 f1 10 40 00     ..@...@...@...@.
  4000cc:	f1 10 40 00 00 00 00 00 f1 10 40 00 00 00 00 00     ..@.......@.....
  4000dc:	f1 10 40 00 f1 10 40 00 f1 10 40 00 f1 10 40 00     ..@...@...@...@.
  4000ec:	f1 10 40 00 f1 10 40 00 f1 10 40 00 f1 10 40 00     ..@...@...@...@.
  4000fc:	f1 10 40 00 f1 10 40 00 f1 10 40 00 f1 10 40 00     ..@...@...@...@.
  40010c:	f1 10 40 00 f1 10 40 00 f1 10 40 00 00 00 00 00     ..@...@...@.....
  40011c:	00 00 00 00 f1 10 40 00 f1 10 40 00 ad 01 40 00     ......@...@...@.
  40012c:	f1 10 40 00 f1 10 40 00 00 00 00 00 f1 10 40 00     ..@...@.......@.
  40013c:	f1 10 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009c0 	.word	0x204009c0
  40015c:	00000000 	.word	0x00000000
  400160:	004044ec 	.word	0x004044ec

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	004044ec 	.word	0x004044ec
  4001a0:	204009c4 	.word	0x204009c4
  4001a4:	004044ec 	.word	0x004044ec
  4001a8:	00000000 	.word	0x00000000

004001ac <XDMAC_Handler>:
 */
static inline uint32_t xdmac_channel_get_interrupt_status(Xdmac *xdmac, uint32_t channel_num)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	return xdmac->XDMAC_CHID[channel_num].XDMAC_CIS;
  4001ac:	4b11      	ldr	r3, [pc, #68]	; (4001f4 <XDMAC_Handler+0x48>)
  4001ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
void XDMAC_Handler(void)
{
	uint32_t dma_status;

	dma_status = xdmac_channel_get_interrupt_status(XDMAC, XDMA_CH_SSC_RX);
	if (dma_status & XDMAC_CIS_BIS)
  4001b0:	f013 0f01 	tst.w	r3, #1
  4001b4:	d01c      	beq.n	4001f0 <XDMAC_Handler+0x44>
{
  4001b6:	b470      	push	{r4, r5, r6}
	{
		int i;
		flag = 0;
  4001b8:	2200      	movs	r2, #0
  4001ba:	4b0f      	ldr	r3, [pc, #60]	; (4001f8 <XDMAC_Handler+0x4c>)
  4001bc:	601a      	str	r2, [r3, #0]
  4001be:	4c0f      	ldr	r4, [pc, #60]	; (4001fc <XDMAC_Handler+0x50>)
  4001c0:	1ea3      	subs	r3, r4, #2
  4001c2:	f204 74fe 	addw	r4, r4, #2046	; 0x7fe
		for (i = 0; i < BUF_SIZE; i++)
		{
			AudioBuffer[i] +=  SIN_WAVE[sin_idx++];
  4001c6:	490e      	ldr	r1, [pc, #56]	; (400200 <XDMAC_Handler+0x54>)
  4001c8:	4d0e      	ldr	r5, [pc, #56]	; (400204 <XDMAC_Handler+0x58>)

			if (sin_idx == 44) 
				sin_idx = 0;
  4001ca:	4616      	mov	r6, r2
  4001cc:	e001      	b.n	4001d2 <XDMAC_Handler+0x26>
		for (i = 0; i < BUF_SIZE; i++)
  4001ce:	42a3      	cmp	r3, r4
  4001d0:	d00d      	beq.n	4001ee <XDMAC_Handler+0x42>
			AudioBuffer[i] +=  SIN_WAVE[sin_idx++];
  4001d2:	680a      	ldr	r2, [r1, #0]
  4001d4:	1c50      	adds	r0, r2, #1
  4001d6:	6008      	str	r0, [r1, #0]
  4001d8:	f835 2012 	ldrh.w	r2, [r5, r2, lsl #1]
  4001dc:	8858      	ldrh	r0, [r3, #2]
  4001de:	4402      	add	r2, r0
  4001e0:	f823 2f02 	strh.w	r2, [r3, #2]!
			if (sin_idx == 44) 
  4001e4:	680a      	ldr	r2, [r1, #0]
  4001e6:	2a2c      	cmp	r2, #44	; 0x2c
  4001e8:	d1f1      	bne.n	4001ce <XDMAC_Handler+0x22>
				sin_idx = 0;
  4001ea:	600e      	str	r6, [r1, #0]
  4001ec:	e7ef      	b.n	4001ce <XDMAC_Handler+0x22>
		}
	}
}
  4001ee:	bc70      	pop	{r4, r5, r6}
  4001f0:	4770      	bx	lr
  4001f2:	bf00      	nop
  4001f4:	40078000 	.word	0x40078000
  4001f8:	204012d4 	.word	0x204012d4
  4001fc:	204009dc 	.word	0x204009dc
  400200:	2040121c 	.word	0x2040121c
  400204:	004042c8 	.word	0x004042c8

00400208 <configure_xdma>:

/********************************** Public Functions **********************************/
void configure_xdma(void)
{
  400208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40020c:	b088      	sub	sp, #32
	uint16_t *src;
	uint8_t i;

	xdmac_channel_config_t xdmac_channel_cfg = {0};
  40020e:	2420      	movs	r4, #32
  400210:	4622      	mov	r2, r4
  400212:	2100      	movs	r1, #0
  400214:	4668      	mov	r0, sp
  400216:	4b28      	ldr	r3, [pc, #160]	; (4002b8 <configure_xdma+0xb0>)
  400218:	4798      	blx	r3

	/* Initialize and enable DMA controller */
	pmc_enable_periph_clk(ID_XDMAC);
  40021a:	203a      	movs	r0, #58	; 0x3a
  40021c:	4b27      	ldr	r3, [pc, #156]	; (4002bc <configure_xdma+0xb4>)
  40021e:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400220:	4b27      	ldr	r3, [pc, #156]	; (4002c0 <configure_xdma+0xb8>)
  400222:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400226:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  40022a:	f883 433a 	strb.w	r4, [r3, #826]	; 0x33a
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40022e:	605a      	str	r2, [r3, #4]
	NVIC_ClearPendingIRQ(XDMAC_IRQn);
	NVIC_SetPriority(XDMAC_IRQn ,1);
	NVIC_EnableIRQ(XDMAC_IRQn);

	/* Initialize channel config */
	xdmac_channel_cfg.mbr_cfg = XDMAC_CC_TYPE_PER_TRAN
  400230:	4b24      	ldr	r3, [pc, #144]	; (4002c4 <configure_xdma+0xbc>)
  400232:	9303      	str	r3, [sp, #12]
	| XDMAC_CC_SIF_AHB_IF1
	| XDMAC_CC_DIF_AHB_IF0
	| XDMAC_CC_SAM_FIXED_AM
	| XDMAC_CC_DAM_INCREMENTED_AM
	| XDMAC_CC_PERID(33);
	xdmac_configure_transfer(XDMAC, XDMA_CH_SSC_RX, &xdmac_channel_cfg);
  400234:	4c24      	ldr	r4, [pc, #144]	; (4002c8 <configure_xdma+0xc0>)
  400236:	466a      	mov	r2, sp
  400238:	2100      	movs	r1, #0
  40023a:	4620      	mov	r0, r4
  40023c:	f8df a0a8 	ldr.w	sl, [pc, #168]	; 4002e8 <configure_xdma+0xe0>
  400240:	47d0      	blx	sl

	/* Initialize linked list descriptor */
	src = &AudioBuffer[0];
	for(i = 0; i < TOTAL_BUFFERS; i++) {
		linklist_read[i].mbr_ubc = XDMAC_UBC_NVIEW_NDV1
  400242:	4b22      	ldr	r3, [pc, #136]	; (4002cc <configure_xdma+0xc4>)
  400244:	4e22      	ldr	r6, [pc, #136]	; (4002d0 <configure_xdma+0xc8>)
  400246:	605e      	str	r6, [r3, #4]
		| XDMAC_UBC_NDE_FETCH_EN
		| XDMAC_UBC_NSEN_UPDATED
		| XDMAC_CBC_BLEN(MICROBLOCK_LEN);
		linklist_read[i].mbr_sa  = (uint32_t)&(SSC->SSC_RHR);
  400248:	4a22      	ldr	r2, [pc, #136]	; (4002d4 <configure_xdma+0xcc>)
  40024a:	609a      	str	r2, [r3, #8]
		linklist_read[i].mbr_da = (uint32_t)(src);
  40024c:	4f22      	ldr	r7, [pc, #136]	; (4002d8 <configure_xdma+0xd0>)
  40024e:	60df      	str	r7, [r3, #12]
		if ( i == (TOTAL_BUFFERS - 1)) {
			linklist_read[i].mbr_nda = (uint32_t)&linklist_read[0];
			} else {
			linklist_read[i].mbr_nda = (uint32_t)&linklist_read[i + 1];
  400250:	f103 0110 	add.w	r1, r3, #16
  400254:	6019      	str	r1, [r3, #0]
		linklist_read[i].mbr_ubc = XDMAC_UBC_NVIEW_NDV1
  400256:	615e      	str	r6, [r3, #20]
		linklist_read[i].mbr_sa  = (uint32_t)&(SSC->SSC_RHR);
  400258:	619a      	str	r2, [r3, #24]
		linklist_read[i].mbr_da = (uint32_t)(src);
  40025a:	f507 7900 	add.w	r9, r7, #512	; 0x200
  40025e:	f8c3 901c 	str.w	r9, [r3, #28]
			linklist_read[i].mbr_nda = (uint32_t)&linklist_read[0];
  400262:	611b      	str	r3, [r3, #16]
 */
static inline void xdmac_channel_set_descriptor_control(Xdmac *xdmac, uint32_t channel_num, uint32_t config)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CNDC = config;
  400264:	f04f 080f 	mov.w	r8, #15
  400268:	f8c4 806c 	str.w	r8, [r4, #108]	; 0x6c
	xdmac->XDMAC_CHID[channel_num].XDMAC_CNDA = (desc_addr & 0xFFFFFFFC) | ndaif;
  40026c:	f023 0303 	bic.w	r3, r3, #3
  400270:	66a3      	str	r3, [r4, #104]	; 0x68
	xdmac->XDMAC_GIE = ( XDMAC_GIE_IE0 << channel_num) ;
  400272:	2501      	movs	r5, #1
  400274:	60e5      	str	r5, [r4, #12]
	xdmac->XDMAC_CHID[channel_num].XDMAC_CIE = mask;
  400276:	6525      	str	r5, [r4, #80]	; 0x50
	xdmac_channel_set_descriptor_addr(XDMAC, XDMA_CH_SSC_RX, (uint32_t)(&linklist_read[0]), 0);

	xdmac_enable_interrupt(XDMAC, XDMA_CH_SSC_RX);
	xdmac_channel_enable_interrupt(XDMAC, XDMA_CH_SSC_RX, XDMAC_CIE_BIE);

	xdmac_channel_cfg.mbr_cfg = XDMAC_CC_TYPE_PER_TRAN
  400278:	4b18      	ldr	r3, [pc, #96]	; (4002dc <configure_xdma+0xd4>)
  40027a:	9303      	str	r3, [sp, #12]
	| XDMAC_CC_SIF_AHB_IF0
	| XDMAC_CC_DIF_AHB_IF1
	| XDMAC_CC_SAM_INCREMENTED_AM
	| XDMAC_CC_DAM_FIXED_AM
	| XDMAC_CC_PERID(32);
	xdmac_configure_transfer(XDMAC, XDMA_CH_SSC_TX, &xdmac_channel_cfg);
  40027c:	466a      	mov	r2, sp
  40027e:	4629      	mov	r1, r5
  400280:	4620      	mov	r0, r4
  400282:	47d0      	blx	sl

	src = &AudioBuffer[0];
	for(i = 0; i < TOTAL_BUFFERS; i++) {
		linklist_write[i].mbr_ubc = XDMAC_UBC_NVIEW_NDV1
  400284:	4b16      	ldr	r3, [pc, #88]	; (4002e0 <configure_xdma+0xd8>)
  400286:	605e      	str	r6, [r3, #4]
		| XDMAC_UBC_NDE_FETCH_EN
		| XDMAC_UBC_NSEN_UPDATED
		| XDMAC_CBC_BLEN(MICROBLOCK_LEN);
		linklist_write[i].mbr_sa = (uint32_t)(src);
  400288:	609f      	str	r7, [r3, #8]
		linklist_write[i].mbr_da = (uint32_t)&(SSC->SSC_THR);
  40028a:	4a16      	ldr	r2, [pc, #88]	; (4002e4 <configure_xdma+0xdc>)
  40028c:	60da      	str	r2, [r3, #12]
		if ( i == (TOTAL_BUFFERS - 1 )) {
			linklist_write[i].mbr_nda = (uint32_t)&linklist_write[0];
			} else {
			linklist_write[i].mbr_nda = (uint32_t)&linklist_write[i+1];
  40028e:	f103 0110 	add.w	r1, r3, #16
  400292:	6019      	str	r1, [r3, #0]
		linklist_write[i].mbr_ubc = XDMAC_UBC_NVIEW_NDV1
  400294:	615e      	str	r6, [r3, #20]
		linklist_write[i].mbr_sa = (uint32_t)(src);
  400296:	f8c3 9018 	str.w	r9, [r3, #24]
		linklist_write[i].mbr_da = (uint32_t)&(SSC->SSC_THR);
  40029a:	61da      	str	r2, [r3, #28]
			linklist_write[i].mbr_nda = (uint32_t)&linklist_write[0];
  40029c:	611b      	str	r3, [r3, #16]
	xdmac->XDMAC_CHID[channel_num].XDMAC_CNDC = config;
  40029e:	f8c4 80ac 	str.w	r8, [r4, #172]	; 0xac
	xdmac->XDMAC_CHID[channel_num].XDMAC_CNDA = (desc_addr & 0xFFFFFFFC) | ndaif;
  4002a2:	f023 0303 	bic.w	r3, r3, #3
  4002a6:	f8c4 30a8 	str.w	r3, [r4, #168]	; 0xa8
	xdmac->XDMAC_GIE = ( XDMAC_GIE_IE0 << channel_num) ;
  4002aa:	2302      	movs	r3, #2
  4002ac:	60e3      	str	r3, [r4, #12]
	xdmac->XDMAC_CHID[channel_num].XDMAC_CIE = mask;
  4002ae:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
	xdmac_channel_set_descriptor_addr(XDMAC, XDMA_CH_SSC_TX, (uint32_t)(&linklist_write[0]), 0);

	xdmac_enable_interrupt(XDMAC, XDMA_CH_SSC_TX);
	xdmac_channel_enable_interrupt(XDMAC, XDMA_CH_SSC_TX, XDMAC_CIE_BIE);

  4002b2:	b008      	add	sp, #32
  4002b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4002b8:	00401581 	.word	0x00401581
  4002bc:	00400ca9 	.word	0x00400ca9
  4002c0:	e000e100 	.word	0xe000e100
  4002c4:	21042801 	.word	0x21042801
  4002c8:	40078000 	.word	0x40078000
  4002cc:	204011dc 	.word	0x204011dc
  4002d0:	0b000100 	.word	0x0b000100
  4002d4:	40004020 	.word	0x40004020
  4002d8:	204009dc 	.word	0x204009dc
  4002dc:	20014811 	.word	0x20014811
  4002e0:	204011fc 	.word	0x204011fc
  4002e4:	40004024 	.word	0x40004024
  4002e8:	004010b5 	.word	0x004010b5

004002ec <configure_ssc>:

#include <asf.h>
#include "WM8904_Driver.h"

void configure_ssc(void)
{
  4002ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4002f0:	b09c      	sub	sp, #112	; 0x70
	clock_opt_t tx_clk_option, rx_clk_option;
	data_frame_opt_t tx_data_frame_option, rx_data_frame_option;

	/* Initialize clock */
	pmc_enable_periph_clk(ID_SSC);
  4002f2:	2016      	movs	r0, #22
  4002f4:	4b25      	ldr	r3, [pc, #148]	; (40038c <configure_ssc+0xa0>)
  4002f6:	4798      	blx	r3

	/* Reset SSC */
	ssc_reset(SSC);
  4002f8:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
  4002fc:	4b24      	ldr	r3, [pc, #144]	; (400390 <configure_ssc+0xa4>)
  4002fe:	4798      	blx	r3

	/* Transmitter clock mode configuration. */
	tx_clk_option.ul_cks = SSC_TCMR_CKS_TK;
  400300:	2302      	movs	r3, #2
  400302:	9315      	str	r3, [sp, #84]	; 0x54
	tx_clk_option.ul_cko = SSC_TCMR_CKO_NONE;
  400304:	2400      	movs	r4, #0
  400306:	9416      	str	r4, [sp, #88]	; 0x58
	tx_clk_option.ul_cki = 0;
  400308:	9417      	str	r4, [sp, #92]	; 0x5c
	tx_clk_option.ul_ckg = SSC_TCMR_CKG_CONTINUOUS;
  40030a:	9418      	str	r4, [sp, #96]	; 0x60
	tx_clk_option.ul_start_sel = SSC_TCMR_START_TF_EDGE;
  40030c:	f44f 68e0 	mov.w	r8, #1792	; 0x700
  400310:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
	tx_clk_option.ul_sttdly = SSC_TCMR_STTDLY(1);
  400314:	f44f 3780 	mov.w	r7, #65536	; 0x10000
  400318:	971a      	str	r7, [sp, #104]	; 0x68
	tx_clk_option.ul_period = SSC_TCMR_PERIOD(0);
  40031a:	9419      	str	r4, [sp, #100]	; 0x64
	/* Transmitter frame mode configuration. */
	tx_data_frame_option.ul_datlen = BITS_BY_SLOT - 1;
  40031c:	260f      	movs	r6, #15
  40031e:	9607      	str	r6, [sp, #28]
	tx_data_frame_option.ul_msbf = SSC_TFMR_MSBF;
  400320:	2580      	movs	r5, #128	; 0x80
  400322:	9508      	str	r5, [sp, #32]
	tx_data_frame_option.ul_datnb = 0;
  400324:	9409      	str	r4, [sp, #36]	; 0x24
	tx_data_frame_option.ul_fslen = SLOT_BY_FRAME - 1;
  400326:	940a      	str	r4, [sp, #40]	; 0x28
	tx_data_frame_option.ul_fslen_ext = 0;
  400328:	940b      	str	r4, [sp, #44]	; 0x2c
	tx_data_frame_option.ul_fsos = SSC_TFMR_FSOS_NONE;
  40032a:	940c      	str	r4, [sp, #48]	; 0x30
	tx_data_frame_option.ul_fsedge = SSC_TFMR_FSEDGE_POSITIVE;
  40032c:	940d      	str	r4, [sp, #52]	; 0x34
	/* Configure the SSC transmitter to I2S mode. */
	ssc_set_transmitter(SSC, &tx_clk_option, &tx_data_frame_option);
  40032e:	aa07      	add	r2, sp, #28
  400330:	a915      	add	r1, sp, #84	; 0x54
  400332:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
  400336:	4b17      	ldr	r3, [pc, #92]	; (400394 <configure_ssc+0xa8>)
  400338:	4798      	blx	r3

	/* Receiver clock mode configuration. */
	rx_clk_option.ul_cks = SSC_RCMR_CKS_TK;
  40033a:	2301      	movs	r3, #1
  40033c:	930e      	str	r3, [sp, #56]	; 0x38
	rx_clk_option.ul_cko = SSC_RCMR_CKO_NONE;
  40033e:	940f      	str	r4, [sp, #60]	; 0x3c
	rx_clk_option.ul_cki = SSC_RCMR_CKI;
  400340:	2320      	movs	r3, #32
  400342:	9310      	str	r3, [sp, #64]	; 0x40
	rx_clk_option.ul_ckg = SSC_RCMR_CKG_CONTINUOUS;
  400344:	9411      	str	r4, [sp, #68]	; 0x44
	rx_clk_option.ul_start_sel = SSC_RCMR_START_RF_EDGE;
  400346:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
	rx_clk_option.ul_sttdly = SSC_RCMR_STTDLY(1);
  40034a:	9713      	str	r7, [sp, #76]	; 0x4c
	rx_clk_option.ul_period = SSC_RCMR_PERIOD(0);
  40034c:	9412      	str	r4, [sp, #72]	; 0x48
	/* Receiver frame mode configuration. */
	rx_data_frame_option.ul_datlen = BITS_BY_SLOT - 1;
  40034e:	9600      	str	r6, [sp, #0]
	rx_data_frame_option.ul_msbf = SSC_RFMR_MSBF;
  400350:	9501      	str	r5, [sp, #4]
	rx_data_frame_option.ul_datnb = 0;
  400352:	9402      	str	r4, [sp, #8]
	rx_data_frame_option.ul_fslen = SLOT_BY_FRAME - 1;
  400354:	9403      	str	r4, [sp, #12]
	rx_data_frame_option.ul_fslen_ext = 0;
  400356:	9404      	str	r4, [sp, #16]
	rx_data_frame_option.ul_fsos = SSC_TFMR_FSOS_NONE;
  400358:	9405      	str	r4, [sp, #20]
	rx_data_frame_option.ul_fsedge = SSC_TFMR_FSEDGE_POSITIVE;
  40035a:	9406      	str	r4, [sp, #24]
	/* Configure the SSC transmitter to I2S mode. */
	ssc_set_receiver(SSC, &rx_clk_option, &rx_data_frame_option);
  40035c:	466a      	mov	r2, sp
  40035e:	a90e      	add	r1, sp, #56	; 0x38
  400360:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
  400364:	4b0c      	ldr	r3, [pc, #48]	; (400398 <configure_ssc+0xac>)
  400366:	4798      	blx	r3

	/* Disable transmitter first */
	ssc_disable_tx(SSC);
  400368:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
  40036c:	4b0b      	ldr	r3, [pc, #44]	; (40039c <configure_ssc+0xb0>)
  40036e:	4798      	blx	r3
	ssc_disable_rx(SSC);
  400370:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
  400374:	4b0a      	ldr	r3, [pc, #40]	; (4003a0 <configure_ssc+0xb4>)
  400376:	4798      	blx	r3

	/* Disable All Interrupt */
	ssc_disable_interrupt(SSC, 0xFFFFFFFF);
  400378:	f04f 31ff 	mov.w	r1, #4294967295
  40037c:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
  400380:	4b08      	ldr	r3, [pc, #32]	; (4003a4 <configure_ssc+0xb8>)
  400382:	4798      	blx	r3
}
  400384:	b01c      	add	sp, #112	; 0x70
  400386:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40038a:	bf00      	nop
  40038c:	00400ca9 	.word	0x00400ca9
  400390:	00400d69 	.word	0x00400d69
  400394:	00400e0d 	.word	0x00400e0d
  400398:	00400d99 	.word	0x00400d99
  40039c:	00400d91 	.word	0x00400d91
  4003a0:	00400d83 	.word	0x00400d83
  4003a4:	00400e81 	.word	0x00400e81

004003a8 <configure_codec>:


void configure_codec(void)
{
  4003a8:	b570      	push	{r4, r5, r6, lr}
	uint16_t data = 0;
	/* check that WM8904 is present */
	wm8904_write_register(WM8904_SW_RESET_AND_ID, 0xFFFF);
  4003aa:	f64f 71ff 	movw	r1, #65535	; 0xffff
  4003ae:	2000      	movs	r0, #0
  4003b0:	4b40      	ldr	r3, [pc, #256]	; (4004b4 <configure_codec+0x10c>)
  4003b2:	4798      	blx	r3
	data = wm8904_read_register(WM8904_SW_RESET_AND_ID);
  4003b4:	2000      	movs	r0, #0
  4003b6:	4b40      	ldr	r3, [pc, #256]	; (4004b8 <configure_codec+0x110>)
  4003b8:	4798      	blx	r3
	if(data != 0x8904) {
  4003ba:	f648 1304 	movw	r3, #35076	; 0x8904
  4003be:	4298      	cmp	r0, r3
  4003c0:	d003      	beq.n	4003ca <configure_codec+0x22>
		printf("WM8904 not found!\n\r");
  4003c2:	483e      	ldr	r0, [pc, #248]	; (4004bc <configure_codec+0x114>)
  4003c4:	4b3e      	ldr	r3, [pc, #248]	; (4004c0 <configure_codec+0x118>)
  4003c6:	4798      	blx	r3
  4003c8:	e7fe      	b.n	4003c8 <configure_codec+0x20>
		while(1);
	}

	wm8904_write_register(WM8904_BIAS_CONTROL_0, WM8904_ISEL_HP_BIAS);
  4003ca:	2108      	movs	r1, #8
  4003cc:	2004      	movs	r0, #4
  4003ce:	4c39      	ldr	r4, [pc, #228]	; (4004b4 <configure_codec+0x10c>)
  4003d0:	47a0      	blx	r4
	wm8904_write_register(WM8904_VMID_CONTROL_0, WM8904_VMID_BUF_ENA |
  4003d2:	2147      	movs	r1, #71	; 0x47
  4003d4:	2005      	movs	r0, #5
  4003d6:	47a0      	blx	r4
	WM8904_VMID_RES_FAST | WM8904_VMID_ENA);
	delay_ms(5);
  4003d8:	4e3a      	ldr	r6, [pc, #232]	; (4004c4 <configure_codec+0x11c>)
  4003da:	4630      	mov	r0, r6
  4003dc:	4d3a      	ldr	r5, [pc, #232]	; (4004c8 <configure_codec+0x120>)
  4003de:	47a8      	blx	r5
	wm8904_write_register(WM8904_VMID_CONTROL_0, WM8904_VMID_BUF_ENA |
  4003e0:	2143      	movs	r1, #67	; 0x43
  4003e2:	2005      	movs	r0, #5
  4003e4:	47a0      	blx	r4
	WM8904_VMID_RES_NORMAL | WM8904_VMID_ENA);
	wm8904_write_register(WM8904_BIAS_CONTROL_0, WM8904_ISEL_HP_BIAS | WM8904_BIAS_ENA);
  4003e6:	2109      	movs	r1, #9
  4003e8:	2004      	movs	r0, #4
  4003ea:	47a0      	blx	r4
	wm8904_write_register(WM8904_POWER_MANAGEMENT_0, WM8904_INL_ENA | WM8904_INR_ENA);
  4003ec:	2103      	movs	r1, #3
  4003ee:	200c      	movs	r0, #12
  4003f0:	47a0      	blx	r4
	wm8904_write_register(WM8904_POWER_MANAGEMENT_2, WM8904_HPL_PGA_ENA | WM8904_HPR_PGA_ENA);
  4003f2:	2103      	movs	r1, #3
  4003f4:	200e      	movs	r0, #14
  4003f6:	47a0      	blx	r4
	wm8904_write_register(WM8904_DAC_DIGITAL_1, WM8904_DEEMPH(0));
  4003f8:	2100      	movs	r1, #0
  4003fa:	2021      	movs	r0, #33	; 0x21
  4003fc:	47a0      	blx	r4
	wm8904_write_register(WM8904_ANALOGUE_OUT12_ZC, 0x0000);
  4003fe:	2100      	movs	r1, #0
  400400:	203d      	movs	r0, #61	; 0x3d
  400402:	47a0      	blx	r4
	wm8904_write_register(WM8904_CHARGE_PUMP_0, WM8904_CP_ENA);
  400404:	2101      	movs	r1, #1
  400406:	2062      	movs	r0, #98	; 0x62
  400408:	47a0      	blx	r4
	wm8904_write_register(WM8904_CLASS_W_0, WM8904_CP_DYN_PWR);
  40040a:	2101      	movs	r1, #1
  40040c:	2068      	movs	r0, #104	; 0x68
  40040e:	47a0      	blx	r4
	wm8904_write_register(WM8904_FLL_CONTROL_1, 0x0000);
  400410:	2100      	movs	r1, #0
  400412:	2074      	movs	r0, #116	; 0x74
  400414:	47a0      	blx	r4
	wm8904_write_register(WM8904_FLL_CONTROL_2, WM8904_FLL_OUTDIV(7)| WM8904_FLL_FRATIO(4));
  400416:	f240 7104 	movw	r1, #1796	; 0x704
  40041a:	2075      	movs	r0, #117	; 0x75
  40041c:	47a0      	blx	r4
	wm8904_write_register(WM8904_FLL_CONTROL_3, WM8904_FLL_K(0x8000));
  40041e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  400422:	2076      	movs	r0, #118	; 0x76
  400424:	47a0      	blx	r4
	wm8904_write_register(WM8904_FLL_CONTROL_4, WM8904_FLL_N(0xBB));
  400426:	f44f 51bb 	mov.w	r1, #5984	; 0x1760
  40042a:	2077      	movs	r0, #119	; 0x77
  40042c:	47a0      	blx	r4
	wm8904_write_register(WM8904_FLL_CONTROL_1, WM8904_FLL_FRACN_ENA | WM8904_FLL_ENA);
  40042e:	2105      	movs	r1, #5
  400430:	2074      	movs	r0, #116	; 0x74
  400432:	47a0      	blx	r4
	delay_ms(5);
  400434:	4630      	mov	r0, r6
  400436:	47a8      	blx	r5
	wm8904_write_register(WM8904_CLOCK_RATES_1, WM8904_CLK_SYS_RATE(3) | WM8904_SAMPLE_RATE(5));
  400438:	f640 4105 	movw	r1, #3077	; 0xc05
  40043c:	2015      	movs	r0, #21
  40043e:	47a0      	blx	r4
	wm8904_write_register(WM8904_CLOCK_RATES_0, 0x0000);
  400440:	2100      	movs	r1, #0
  400442:	2014      	movs	r0, #20
  400444:	47a0      	blx	r4
	wm8904_write_register(WM8904_CLOCK_RATES_2,
  400446:	f244 0106 	movw	r1, #16390	; 0x4006
  40044a:	2016      	movs	r0, #22
  40044c:	47a0      	blx	r4
	WM8904_SYSCLK_SRC | WM8904_CLK_SYS_ENA | WM8904_CLK_DSP_ENA);
	wm8904_write_register(WM8904_AUDIO_INTERFACE_1, WM8904_BCLK_DIR | WM8904_AIF_FMT_I2S);
  40044e:	2142      	movs	r1, #66	; 0x42
  400450:	2019      	movs	r0, #25
  400452:	47a0      	blx	r4
	wm8904_write_register(WM8904_AUDIO_INTERFACE_2, WM8904_BCLK_DIV(8));
  400454:	2108      	movs	r1, #8
  400456:	201a      	movs	r0, #26
  400458:	47a0      	blx	r4
	wm8904_write_register(WM8904_AUDIO_INTERFACE_3, WM8904_LRCLK_DIR | WM8904_LRCLK_RATE(0x20));
  40045a:	f44f 6102 	mov.w	r1, #2080	; 0x820
  40045e:	201b      	movs	r0, #27
  400460:	47a0      	blx	r4
	wm8904_write_register(WM8904_POWER_MANAGEMENT_6,
  400462:	210f      	movs	r1, #15
  400464:	2012      	movs	r0, #18
  400466:	47a0      	blx	r4
	WM8904_DACL_ENA | WM8904_DACR_ENA |
	WM8904_ADCL_ENA | WM8904_ADCR_ENA);
	delay_ms(5);
  400468:	4630      	mov	r0, r6
  40046a:	47a8      	blx	r5
	wm8904_write_register(WM8904_ANALOGUE_LEFT_INPUT_0, WM8904_LIN_VOL(0x10));
  40046c:	2110      	movs	r1, #16
  40046e:	202c      	movs	r0, #44	; 0x2c
  400470:	47a0      	blx	r4
	wm8904_write_register(WM8904_ANALOGUE_RIGHT_INPUT_0, WM8904_RIN_VOL(0x10));
  400472:	2110      	movs	r1, #16
  400474:	202d      	movs	r0, #45	; 0x2d
  400476:	47a0      	blx	r4
	wm8904_write_register(WM8904_ANALOGUE_HP_0,
  400478:	2111      	movs	r1, #17
  40047a:	205a      	movs	r0, #90	; 0x5a
  40047c:	47a0      	blx	r4
	WM8904_HPL_ENA | WM8904_HPR_ENA);
	wm8904_write_register(WM8904_ANALOGUE_HP_0,
  40047e:	2133      	movs	r1, #51	; 0x33
  400480:	205a      	movs	r0, #90	; 0x5a
  400482:	47a0      	blx	r4
	WM8904_HPL_ENA_DLY | WM8904_HPL_ENA |
	WM8904_HPR_ENA_DLY | WM8904_HPR_ENA);
	wm8904_write_register(WM8904_DC_SERVO_0,
  400484:	210f      	movs	r1, #15
  400486:	2043      	movs	r0, #67	; 0x43
  400488:	47a0      	blx	r4
	WM8904_DCS_ENA_CHAN_3 | WM8904_DCS_ENA_CHAN_2 |
	WM8904_DCS_ENA_CHAN_1 | WM8904_DCS_ENA_CHAN_0);
	wm8904_write_register(WM8904_DC_SERVO_1,
  40048a:	21f0      	movs	r1, #240	; 0xf0
  40048c:	2044      	movs	r0, #68	; 0x44
  40048e:	47a0      	blx	r4
	WM8904_DCS_TRIG_STARTUP_3 | WM8904_DCS_TRIG_STARTUP_2 |
	WM8904_DCS_TRIG_STARTUP_1 | WM8904_DCS_TRIG_STARTUP_0);
	delay_ms(100);
  400490:	4e0e      	ldr	r6, [pc, #56]	; (4004cc <configure_codec+0x124>)
  400492:	4630      	mov	r0, r6
  400494:	47a8      	blx	r5
	wm8904_write_register(WM8904_ANALOGUE_HP_0,
  400496:	2177      	movs	r1, #119	; 0x77
  400498:	205a      	movs	r0, #90	; 0x5a
  40049a:	47a0      	blx	r4
	WM8904_HPL_ENA_OUTP | WM8904_HPL_ENA_DLY | WM8904_HPL_ENA |
	WM8904_HPR_ENA_OUTP | WM8904_HPR_ENA_DLY | WM8904_HPR_ENA);
	wm8904_write_register(WM8904_ANALOGUE_HP_0,
  40049c:	21ff      	movs	r1, #255	; 0xff
  40049e:	205a      	movs	r0, #90	; 0x5a
  4004a0:	47a0      	blx	r4
	WM8904_HPL_RMV_SHORT | WM8904_HPL_ENA_OUTP | WM8904_HPL_ENA_DLY | WM8904_HPL_ENA |
	WM8904_HPR_RMV_SHORT | WM8904_HPR_ENA_OUTP | WM8904_HPR_ENA_DLY | WM8904_HPR_ENA);
	wm8904_write_register(WM8904_ANALOGUE_OUT1_LEFT, WM8904_HPOUT_VU | WM8904_HPOUTL_VOL(0x39));
  4004a2:	21b9      	movs	r1, #185	; 0xb9
  4004a4:	2039      	movs	r0, #57	; 0x39
  4004a6:	47a0      	blx	r4
	wm8904_write_register(WM8904_ANALOGUE_OUT1_RIGHT, WM8904_HPOUT_VU | WM8904_HPOUTR_VOL(0x39));
  4004a8:	21b9      	movs	r1, #185	; 0xb9
  4004aa:	203a      	movs	r0, #58	; 0x3a
  4004ac:	47a0      	blx	r4
	delay_ms(100);
  4004ae:	4630      	mov	r0, r6
  4004b0:	47a8      	blx	r5
  4004b2:	bd70      	pop	{r4, r5, r6, pc}
  4004b4:	004007b5 	.word	0x004007b5
  4004b8:	004007f1 	.word	0x004007f1
  4004bc:	00404320 	.word	0x00404320
  4004c0:	00401559 	.word	0x00401559
  4004c4:	0001ede1 	.word	0x0001ede1
  4004c8:	20400001 	.word	0x20400001
  4004cc:	00269593 	.word	0x00269593

004004d0 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4004d0:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4004d2:	4810      	ldr	r0, [pc, #64]	; (400514 <sysclk_init+0x44>)
  4004d4:	4b10      	ldr	r3, [pc, #64]	; (400518 <sysclk_init+0x48>)
  4004d6:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4004d8:	213e      	movs	r1, #62	; 0x3e
  4004da:	2000      	movs	r0, #0
  4004dc:	4b0f      	ldr	r3, [pc, #60]	; (40051c <sysclk_init+0x4c>)
  4004de:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4004e0:	4c0f      	ldr	r4, [pc, #60]	; (400520 <sysclk_init+0x50>)
  4004e2:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4004e4:	2800      	cmp	r0, #0
  4004e6:	d0fc      	beq.n	4004e2 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4004e8:	4b0e      	ldr	r3, [pc, #56]	; (400524 <sysclk_init+0x54>)
  4004ea:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4004ec:	4a0e      	ldr	r2, [pc, #56]	; (400528 <sysclk_init+0x58>)
  4004ee:	4b0f      	ldr	r3, [pc, #60]	; (40052c <sysclk_init+0x5c>)
  4004f0:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  4004f2:	4c0f      	ldr	r4, [pc, #60]	; (400530 <sysclk_init+0x60>)
  4004f4:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4004f6:	2800      	cmp	r0, #0
  4004f8:	d0fc      	beq.n	4004f4 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4004fa:	2002      	movs	r0, #2
  4004fc:	4b0d      	ldr	r3, [pc, #52]	; (400534 <sysclk_init+0x64>)
  4004fe:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400500:	2010      	movs	r0, #16
  400502:	4b0d      	ldr	r3, [pc, #52]	; (400538 <sysclk_init+0x68>)
  400504:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400506:	4b0d      	ldr	r3, [pc, #52]	; (40053c <sysclk_init+0x6c>)
  400508:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40050a:	480d      	ldr	r0, [pc, #52]	; (400540 <sysclk_init+0x70>)
  40050c:	4b02      	ldr	r3, [pc, #8]	; (400518 <sysclk_init+0x48>)
  40050e:	4798      	blx	r3
  400510:	bd10      	pop	{r4, pc}
  400512:	bf00      	nop
  400514:	11e1a300 	.word	0x11e1a300
  400518:	004012c9 	.word	0x004012c9
  40051c:	00400c25 	.word	0x00400c25
  400520:	00400c79 	.word	0x00400c79
  400524:	00400c89 	.word	0x00400c89
  400528:	20183f01 	.word	0x20183f01
  40052c:	400e0600 	.word	0x400e0600
  400530:	00400c99 	.word	0x00400c99
  400534:	00400b89 	.word	0x00400b89
  400538:	00400bc1 	.word	0x00400bc1
  40053c:	004011bd 	.word	0x004011bd
  400540:	08f0d180 	.word	0x08f0d180

00400544 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400544:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  400548:	b980      	cbnz	r0, 40056c <_read+0x28>
  40054a:	460c      	mov	r4, r1
  40054c:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  40054e:	2a00      	cmp	r2, #0
  400550:	dd0f      	ble.n	400572 <_read+0x2e>
  400552:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400554:	4e08      	ldr	r6, [pc, #32]	; (400578 <_read+0x34>)
  400556:	4d09      	ldr	r5, [pc, #36]	; (40057c <_read+0x38>)
  400558:	6830      	ldr	r0, [r6, #0]
  40055a:	4621      	mov	r1, r4
  40055c:	682b      	ldr	r3, [r5, #0]
  40055e:	4798      	blx	r3
		ptr++;
  400560:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  400562:	42bc      	cmp	r4, r7
  400564:	d1f8      	bne.n	400558 <_read+0x14>
		nChars++;
	}
	return nChars;
}
  400566:	4640      	mov	r0, r8
  400568:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  40056c:	f04f 38ff 	mov.w	r8, #4294967295
  400570:	e7f9      	b.n	400566 <_read+0x22>
	for (; len > 0; --len) {
  400572:	4680      	mov	r8, r0
  400574:	e7f7      	b.n	400566 <_read+0x22>
  400576:	bf00      	nop
  400578:	204012d0 	.word	0x204012d0
  40057c:	204012c8 	.word	0x204012c8

00400580 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400580:	3801      	subs	r0, #1
  400582:	2802      	cmp	r0, #2
  400584:	d815      	bhi.n	4005b2 <_write+0x32>
{
  400586:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40058a:	460e      	mov	r6, r1
  40058c:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  40058e:	b19a      	cbz	r2, 4005b8 <_write+0x38>
  400590:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400592:	f8df 8038 	ldr.w	r8, [pc, #56]	; 4005cc <_write+0x4c>
  400596:	4f0c      	ldr	r7, [pc, #48]	; (4005c8 <_write+0x48>)
  400598:	f8d8 0000 	ldr.w	r0, [r8]
  40059c:	f815 1b01 	ldrb.w	r1, [r5], #1
  4005a0:	683b      	ldr	r3, [r7, #0]
  4005a2:	4798      	blx	r3
  4005a4:	2800      	cmp	r0, #0
  4005a6:	db0a      	blt.n	4005be <_write+0x3e>
  4005a8:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  4005aa:	3c01      	subs	r4, #1
  4005ac:	d1f4      	bne.n	400598 <_write+0x18>
  4005ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  4005b2:	f04f 30ff 	mov.w	r0, #4294967295
  4005b6:	4770      	bx	lr
	for (; len != 0; --len) {
  4005b8:	4610      	mov	r0, r2
  4005ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  4005be:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  4005c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4005c6:	bf00      	nop
  4005c8:	204012cc 	.word	0x204012cc
  4005cc:	204012d0 	.word	0x204012d0

004005d0 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  4005d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4005d2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4005d6:	4b6f      	ldr	r3, [pc, #444]	; (400794 <board_init+0x1c4>)
  4005d8:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4005da:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4005de:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  4005e2:	4b6d      	ldr	r3, [pc, #436]	; (400798 <board_init+0x1c8>)
  4005e4:	2200      	movs	r2, #0
  4005e6:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  4005ea:	695a      	ldr	r2, [r3, #20]
  4005ec:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  4005f0:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  4005f2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4005f6:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  4005fa:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  4005fe:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400602:	f007 0007 	and.w	r0, r7, #7
  400606:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  400608:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  40060c:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  400610:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  400614:	f3bf 8f4f 	dsb	sy
  400618:	f04f 34ff 	mov.w	r4, #4294967295
  40061c:	fa04 fc00 	lsl.w	ip, r4, r0
  400620:	fa06 f000 	lsl.w	r0, r6, r0
  400624:	fa04 f40e 	lsl.w	r4, r4, lr
  400628:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  40062c:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  40062e:	463a      	mov	r2, r7
  400630:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  400632:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  400636:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  40063a:	3a01      	subs	r2, #1
  40063c:	4423      	add	r3, r4
  40063e:	f1b2 3fff 	cmp.w	r2, #4294967295
  400642:	d1f6      	bne.n	400632 <board_init+0x62>
        } while(sets--);
  400644:	3e01      	subs	r6, #1
  400646:	4460      	add	r0, ip
  400648:	f1b6 3fff 	cmp.w	r6, #4294967295
  40064c:	d1ef      	bne.n	40062e <board_init+0x5e>
  40064e:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400652:	4b51      	ldr	r3, [pc, #324]	; (400798 <board_init+0x1c8>)
  400654:	695a      	ldr	r2, [r3, #20]
  400656:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  40065a:	615a      	str	r2, [r3, #20]
  40065c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400660:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400664:	4a4d      	ldr	r2, [pc, #308]	; (40079c <board_init+0x1cc>)
  400666:	494e      	ldr	r1, [pc, #312]	; (4007a0 <board_init+0x1d0>)
  400668:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  40066a:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  40066e:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  400670:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400674:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400678:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  40067c:	f022 0201 	bic.w	r2, r2, #1
  400680:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400684:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400688:	f022 0201 	bic.w	r2, r2, #1
  40068c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  400690:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400694:	f3bf 8f6f 	isb	sy
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400698:	200a      	movs	r0, #10
  40069a:	4c42      	ldr	r4, [pc, #264]	; (4007a4 <board_init+0x1d4>)
  40069c:	47a0      	blx	r4
  40069e:	200b      	movs	r0, #11
  4006a0:	47a0      	blx	r4
  4006a2:	200c      	movs	r0, #12
  4006a4:	47a0      	blx	r4
  4006a6:	2010      	movs	r0, #16
  4006a8:	47a0      	blx	r4
  4006aa:	2011      	movs	r0, #17
  4006ac:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4006ae:	4b3e      	ldr	r3, [pc, #248]	; (4007a8 <board_init+0x1d8>)
  4006b0:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  4006b4:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4006b6:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4006ba:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4006bc:	493b      	ldr	r1, [pc, #236]	; (4007ac <board_init+0x1dc>)
  4006be:	f44f 7200 	mov.w	r2, #512	; 0x200
  4006c2:	610a      	str	r2, [r1, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4006c4:	f8c1 20a0 	str.w	r2, [r1, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4006c8:	630a      	str	r2, [r1, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4006ca:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4006cc:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  4006d0:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4006d2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4006d6:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  4006d8:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  4006da:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  4006de:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4006e0:	f421 7100 	bic.w	r1, r1, #512	; 0x200
  4006e4:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4006e6:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4006e8:	f421 7100 	bic.w	r1, r1, #512	; 0x200
  4006ec:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  4006ee:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  4006f2:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  4006f6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		base->PIO_PUDR = mask;
  4006fa:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4006fe:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400700:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400704:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400706:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400708:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  40070c:	6f19      	ldr	r1, [r3, #112]	; 0x70
  40070e:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  400712:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400714:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400716:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  40071a:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  40071c:	605a      	str	r2, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  40071e:	4924      	ldr	r1, [pc, #144]	; (4007b0 <board_init+0x1e0>)
  400720:	f8d1 2114 	ldr.w	r2, [r1, #276]	; 0x114
  400724:	f042 0210 	orr.w	r2, r2, #16
  400728:	f8c1 2114 	str.w	r2, [r1, #276]	; 0x114
		base->PIO_PUDR = mask;
  40072c:	f501 21b2 	add.w	r1, r1, #364544	; 0x59000
  400730:	2210      	movs	r2, #16
  400732:	660a      	str	r2, [r1, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400734:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
		base->PIO_MDDR = mask;
  400738:	654a      	str	r2, [r1, #84]	; 0x54
		base->PIO_IFDR = mask;
  40073a:	624a      	str	r2, [r1, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  40073c:	f8c1 2080 	str.w	r2, [r1, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  400740:	6f08      	ldr	r0, [r1, #112]	; 0x70
  400742:	4310      	orrs	r0, r2
  400744:	6708      	str	r0, [r1, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  400746:	6f48      	ldr	r0, [r1, #116]	; 0x74
  400748:	4310      	orrs	r0, r2
  40074a:	6748      	str	r0, [r1, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  40074c:	604a      	str	r2, [r1, #4]
		base->PIO_PUDR = mask;
  40074e:	2108      	movs	r1, #8
  400750:	6619      	str	r1, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400752:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400756:	6559      	str	r1, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400758:	6259      	str	r1, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  40075a:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  40075e:	6f18      	ldr	r0, [r3, #112]	; 0x70
  400760:	f020 0008 	bic.w	r0, r0, #8
  400764:	6718      	str	r0, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400766:	6f58      	ldr	r0, [r3, #116]	; 0x74
  400768:	f020 0008 	bic.w	r0, r0, #8
  40076c:	6758      	str	r0, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  40076e:	6059      	str	r1, [r3, #4]
		base->PIO_PUDR = mask;
  400770:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400772:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400776:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400778:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  40077a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  40077e:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400780:	f021 0110 	bic.w	r1, r1, #16
  400784:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400786:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400788:	f021 0110 	bic.w	r1, r1, #16
  40078c:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  40078e:	605a      	str	r2, [r3, #4]
  400790:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400792:	bf00      	nop
  400794:	400e1850 	.word	0x400e1850
  400798:	e000ed00 	.word	0xe000ed00
  40079c:	400e0c00 	.word	0x400e0c00
  4007a0:	5a00080c 	.word	0x5a00080c
  4007a4:	00400ca9 	.word	0x00400ca9
  4007a8:	400e0e00 	.word	0x400e0e00
  4007ac:	400e1200 	.word	0x400e1200
  4007b0:	40088000 	.word	0x40088000

004007b4 <wm8904_write_register>:
 *
 * \param uc_register_address Register address to write
 * \param us_data Data to write.
 */
void wm8904_write_register(uint8_t uc_register_address, uint16_t us_data)
{
  4007b4:	b500      	push	{lr}
  4007b6:	b087      	sub	sp, #28
	uint8_t uc_temp_data[2];
	twihs_packet_t packet;

	uc_temp_data[0] = (us_data & 0xff00) >> 8;
  4007b8:	0a0b      	lsrs	r3, r1, #8
  4007ba:	f88d 3014 	strb.w	r3, [sp, #20]
	uc_temp_data[1] = us_data & 0xff;
  4007be:	f88d 1015 	strb.w	r1, [sp, #21]

	packet.addr[0]     = uc_register_address;
  4007c2:	f88d 0000 	strb.w	r0, [sp]
	packet.addr_length = 0x1;
  4007c6:	2301      	movs	r3, #1
  4007c8:	9301      	str	r3, [sp, #4]
	packet.buffer      = uc_temp_data;
  4007ca:	ab05      	add	r3, sp, #20
  4007cc:	9302      	str	r3, [sp, #8]
	packet.length      = 0x2;
  4007ce:	2302      	movs	r3, #2
  4007d0:	9303      	str	r3, [sp, #12]
	packet.chip        = WM8904_SLAVE_ADDRESS;
  4007d2:	231a      	movs	r3, #26
  4007d4:	f88d 3010 	strb.w	r3, [sp, #16]

	twihs_master_write(WM8904_TWIHS, &packet);
  4007d8:	4669      	mov	r1, sp
  4007da:	4803      	ldr	r0, [pc, #12]	; (4007e8 <wm8904_write_register+0x34>)
  4007dc:	4b03      	ldr	r3, [pc, #12]	; (4007ec <wm8904_write_register+0x38>)
  4007de:	4798      	blx	r3
}
  4007e0:	b007      	add	sp, #28
  4007e2:	f85d fb04 	ldr.w	pc, [sp], #4
  4007e6:	bf00      	nop
  4007e8:	40018000 	.word	0x40018000
  4007ec:	00401015 	.word	0x00401015

004007f0 <wm8904_read_register>:
 *
 * \param uc_register_address Register address to write
 * \retun Register value.
 */
uint16_t wm8904_read_register(uint8_t uc_register_address)
{
  4007f0:	b500      	push	{lr}
  4007f2:	b087      	sub	sp, #28
	uint8_t uc_temp_data[2];
	twihs_packet_t packet;
	uint16_t us_data;

	packet.addr[0]     = uc_register_address;
  4007f4:	f88d 0000 	strb.w	r0, [sp]
	packet.addr_length = 0x1;
  4007f8:	2301      	movs	r3, #1
  4007fa:	9301      	str	r3, [sp, #4]
	packet.buffer      = uc_temp_data;
  4007fc:	ab05      	add	r3, sp, #20
  4007fe:	9302      	str	r3, [sp, #8]
	packet.length      = 0x2;
  400800:	2302      	movs	r3, #2
  400802:	9303      	str	r3, [sp, #12]
	packet.chip        = WM8904_SLAVE_ADDRESS;
  400804:	231a      	movs	r3, #26
  400806:	f88d 3010 	strb.w	r3, [sp, #16]

	twihs_master_read(WM8904_TWIHS, &packet);
  40080a:	4669      	mov	r1, sp
  40080c:	4805      	ldr	r0, [pc, #20]	; (400824 <wm8904_read_register+0x34>)
  40080e:	4b06      	ldr	r3, [pc, #24]	; (400828 <wm8904_read_register+0x38>)
  400810:	4798      	blx	r3
	us_data = (((uint16_t)uc_temp_data[0] << 8) & 0xff00) | uc_temp_data[1];
  400812:	f89d 0014 	ldrb.w	r0, [sp, #20]
  400816:	f89d 3015 	ldrb.w	r3, [sp, #21]

	return us_data;
}
  40081a:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
  40081e:	b007      	add	sp, #28
  400820:	f85d fb04 	ldr.w	pc, [sp], #4
  400824:	40018000 	.word	0x40018000
  400828:	00400f69 	.word	0x00400f69

0040082c <wm8904_twi_init>:
 * \brief Initialize TWIHS connect to WM8904.
 *
 * \retun TWIHS_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t wm8904_twi_init(void)
{
  40082c:	b510      	push	{r4, lr}
  40082e:	b084      	sub	sp, #16
	pio_configure_pin(WM8904_TK_PIO, WM8904_TK_FLAGS);
  400830:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400834:	2021      	movs	r0, #33	; 0x21
  400836:	4c15      	ldr	r4, [pc, #84]	; (40088c <wm8904_twi_init+0x60>)
  400838:	47a0      	blx	r4
	pio_configure_pin(WM8904_TF_PIO, WM8904_TF_FLAGS);
  40083a:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  40083e:	2020      	movs	r0, #32
  400840:	47a0      	blx	r4
	pio_configure_pin(WM8904_TD_PIO, WM8904_TD_FLAGS);
  400842:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400846:	207a      	movs	r0, #122	; 0x7a
  400848:	47a0      	blx	r4
	pio_configure_pin(WM8904_RK_PIO, WM8904_RK_FLAGS);
  40084a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40084e:	2016      	movs	r0, #22
  400850:	47a0      	blx	r4
	pio_configure_pin(WM8904_RF_PIO, WM8904_RF_FLAGS);
  400852:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400856:	2078      	movs	r0, #120	; 0x78
  400858:	47a0      	blx	r4
	pio_configure_pin(WM8904_RD_PIO, WM8904_RD_FLAGS);
  40085a:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40085e:	200a      	movs	r0, #10
  400860:	47a0      	blx	r4
	pio_configure_pin(WM8904_PCK2_PIO, WM8904_PCK2_FLAGS);
  400862:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400866:	2012      	movs	r0, #18
  400868:	47a0      	blx	r4

	twihs_options_t opt;
	opt.master_clk = sysclk_get_cpu_hz();
	opt.speed = WM8904_TWIHS_CLK;
  40086a:	4b09      	ldr	r3, [pc, #36]	; (400890 <wm8904_twi_init+0x64>)
  40086c:	9302      	str	r3, [sp, #8]
typedef twihs_packet_t twihs_package_t;

static inline uint32_t twihs_master_setup(twihs_master_t p_twihs,
		twihs_master_options_t *p_opt)
{
	p_opt->master_clk = sysclk_get_peripheral_hz();
  40086e:	4b09      	ldr	r3, [pc, #36]	; (400894 <wm8904_twi_init+0x68>)
  400870:	9301      	str	r3, [sp, #4]
	p_opt->smbus      = 0;
  400872:	2300      	movs	r3, #0
  400874:	f88d 300d 	strb.w	r3, [sp, #13]
  400878:	2013      	movs	r0, #19
  40087a:	4b07      	ldr	r3, [pc, #28]	; (400898 <wm8904_twi_init+0x6c>)
  40087c:	4798      	blx	r3
#endif		
	} else {
		// Do Nothing
	}
#endif
	return (twihs_master_init(p_twihs, p_opt));
  40087e:	a901      	add	r1, sp, #4
  400880:	4806      	ldr	r0, [pc, #24]	; (40089c <wm8904_twi_init+0x70>)
  400882:	4b07      	ldr	r3, [pc, #28]	; (4008a0 <wm8904_twi_init+0x74>)
  400884:	4798      	blx	r3
	return twihs_master_setup(WM8904_TWIHS, &opt);
}
  400886:	b004      	add	sp, #16
  400888:	bd10      	pop	{r4, pc}
  40088a:	bf00      	nop
  40088c:	004009a5 	.word	0x004009a5
  400890:	00061a80 	.word	0x00061a80
  400894:	047868c0 	.word	0x047868c0
  400898:	00400ca9 	.word	0x00400ca9
  40089c:	40018000 	.word	0x40018000
  4008a0:	00400f35 	.word	0x00400f35

004008a4 <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  4008a4:	6301      	str	r1, [r0, #48]	; 0x30
  4008a6:	4770      	bx	lr

004008a8 <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  4008a8:	6341      	str	r1, [r0, #52]	; 0x34
  4008aa:	4770      	bx	lr

004008ac <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  4008ac:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  4008ae:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  4008b2:	d03a      	beq.n	40092a <pio_set_peripheral+0x7e>
  4008b4:	d813      	bhi.n	4008de <pio_set_peripheral+0x32>
  4008b6:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  4008ba:	d025      	beq.n	400908 <pio_set_peripheral+0x5c>
  4008bc:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  4008c0:	d10a      	bne.n	4008d8 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4008c2:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4008c4:	4313      	orrs	r3, r2
  4008c6:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4008c8:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4008ca:	6f41      	ldr	r1, [r0, #116]	; 0x74
  4008cc:	400b      	ands	r3, r1
  4008ce:	ea23 0302 	bic.w	r3, r3, r2
  4008d2:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4008d4:	6042      	str	r2, [r0, #4]
  4008d6:	4770      	bx	lr
	switch (ul_type) {
  4008d8:	2900      	cmp	r1, #0
  4008da:	d1fb      	bne.n	4008d4 <pio_set_peripheral+0x28>
  4008dc:	4770      	bx	lr
  4008de:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  4008e2:	d021      	beq.n	400928 <pio_set_peripheral+0x7c>
  4008e4:	d809      	bhi.n	4008fa <pio_set_peripheral+0x4e>
  4008e6:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  4008ea:	d1f3      	bne.n	4008d4 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  4008ec:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4008ee:	4313      	orrs	r3, r2
  4008f0:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4008f2:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4008f4:	4313      	orrs	r3, r2
  4008f6:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4008f8:	e7ec      	b.n	4008d4 <pio_set_peripheral+0x28>
	switch (ul_type) {
  4008fa:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  4008fe:	d013      	beq.n	400928 <pio_set_peripheral+0x7c>
  400900:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400904:	d010      	beq.n	400928 <pio_set_peripheral+0x7c>
  400906:	e7e5      	b.n	4008d4 <pio_set_peripheral+0x28>
{
  400908:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  40090a:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40090c:	6f04      	ldr	r4, [r0, #112]	; 0x70
  40090e:	43d3      	mvns	r3, r2
  400910:	4021      	ands	r1, r4
  400912:	461c      	mov	r4, r3
  400914:	4019      	ands	r1, r3
  400916:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400918:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40091a:	6f41      	ldr	r1, [r0, #116]	; 0x74
  40091c:	400b      	ands	r3, r1
  40091e:	4023      	ands	r3, r4
  400920:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400922:	6042      	str	r2, [r0, #4]
}
  400924:	f85d 4b04 	ldr.w	r4, [sp], #4
  400928:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  40092a:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40092c:	6f01      	ldr	r1, [r0, #112]	; 0x70
  40092e:	400b      	ands	r3, r1
  400930:	ea23 0302 	bic.w	r3, r3, r2
  400934:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400936:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400938:	4313      	orrs	r3, r2
  40093a:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40093c:	e7ca      	b.n	4008d4 <pio_set_peripheral+0x28>

0040093e <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  40093e:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400940:	f012 0f01 	tst.w	r2, #1
  400944:	d10d      	bne.n	400962 <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  400946:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400948:	f012 0f0a 	tst.w	r2, #10
  40094c:	d00b      	beq.n	400966 <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  40094e:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  400950:	f012 0f02 	tst.w	r2, #2
  400954:	d109      	bne.n	40096a <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400956:	f012 0f08 	tst.w	r2, #8
  40095a:	d008      	beq.n	40096e <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  40095c:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  400960:	e005      	b.n	40096e <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  400962:	6641      	str	r1, [r0, #100]	; 0x64
  400964:	e7f0      	b.n	400948 <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  400966:	6241      	str	r1, [r0, #36]	; 0x24
  400968:	e7f2      	b.n	400950 <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  40096a:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  40096e:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400970:	6001      	str	r1, [r0, #0]
  400972:	4770      	bx	lr

00400974 <pio_set_output>:
{
  400974:	b410      	push	{r4}
  400976:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400978:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  40097a:	b94c      	cbnz	r4, 400990 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  40097c:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  40097e:	b14b      	cbz	r3, 400994 <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  400980:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  400982:	b94a      	cbnz	r2, 400998 <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  400984:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400986:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400988:	6001      	str	r1, [r0, #0]
}
  40098a:	f85d 4b04 	ldr.w	r4, [sp], #4
  40098e:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400990:	6641      	str	r1, [r0, #100]	; 0x64
  400992:	e7f4      	b.n	40097e <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  400994:	6541      	str	r1, [r0, #84]	; 0x54
  400996:	e7f4      	b.n	400982 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400998:	6301      	str	r1, [r0, #48]	; 0x30
  40099a:	e7f4      	b.n	400986 <pio_set_output+0x12>

0040099c <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  40099c:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  40099e:	4770      	bx	lr

004009a0 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  4009a0:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  4009a2:	4770      	bx	lr

004009a4 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  4009a4:	b570      	push	{r4, r5, r6, lr}
  4009a6:	b082      	sub	sp, #8
  4009a8:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  4009aa:	4c46      	ldr	r4, [pc, #280]	; (400ac4 <pio_configure_pin+0x120>)
  4009ac:	eb04 1450 	add.w	r4, r4, r0, lsr #5
  4009b0:	0264      	lsls	r4, r4, #9
	switch (ul_flags & PIO_TYPE_Msk) {
  4009b2:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  4009b6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4009ba:	d059      	beq.n	400a70 <pio_configure_pin+0xcc>
  4009bc:	d80a      	bhi.n	4009d4 <pio_configure_pin+0x30>
  4009be:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4009c2:	d02f      	beq.n	400a24 <pio_configure_pin+0x80>
  4009c4:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4009c8:	d03f      	beq.n	400a4a <pio_configure_pin+0xa6>
  4009ca:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4009ce:	d016      	beq.n	4009fe <pio_configure_pin+0x5a>
		return 0;
  4009d0:	2000      	movs	r0, #0
  4009d2:	e012      	b.n	4009fa <pio_configure_pin+0x56>
	switch (ul_flags & PIO_TYPE_Msk) {
  4009d4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4009d8:	d05d      	beq.n	400a96 <pio_configure_pin+0xf2>
  4009da:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4009de:	d05a      	beq.n	400a96 <pio_configure_pin+0xf2>
  4009e0:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4009e4:	d1f4      	bne.n	4009d0 <pio_configure_pin+0x2c>
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  4009e6:	f000 011f 	and.w	r1, r0, #31
  4009ea:	2601      	movs	r6, #1
  4009ec:	462a      	mov	r2, r5
  4009ee:	fa06 f101 	lsl.w	r1, r6, r1
  4009f2:	4620      	mov	r0, r4
  4009f4:	4b34      	ldr	r3, [pc, #208]	; (400ac8 <pio_configure_pin+0x124>)
  4009f6:	4798      	blx	r3
	return 1;
  4009f8:	4630      	mov	r0, r6
}
  4009fa:	b002      	add	sp, #8
  4009fc:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  4009fe:	f000 001f 	and.w	r0, r0, #31
  400a02:	2601      	movs	r6, #1
  400a04:	4086      	lsls	r6, r0
  400a06:	4632      	mov	r2, r6
  400a08:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400a0c:	4620      	mov	r0, r4
  400a0e:	4b2f      	ldr	r3, [pc, #188]	; (400acc <pio_configure_pin+0x128>)
  400a10:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400a12:	f015 0f01 	tst.w	r5, #1
  400a16:	d102      	bne.n	400a1e <pio_configure_pin+0x7a>
		p_pio->PIO_PUDR = ul_mask;
  400a18:	6626      	str	r6, [r4, #96]	; 0x60
	return 1;
  400a1a:	2001      	movs	r0, #1
  400a1c:	e7ed      	b.n	4009fa <pio_configure_pin+0x56>
		p_pio->PIO_PUER = ul_mask;
  400a1e:	6666      	str	r6, [r4, #100]	; 0x64
	return 1;
  400a20:	2001      	movs	r0, #1
  400a22:	e7ea      	b.n	4009fa <pio_configure_pin+0x56>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  400a24:	f000 001f 	and.w	r0, r0, #31
  400a28:	2601      	movs	r6, #1
  400a2a:	4086      	lsls	r6, r0
  400a2c:	4632      	mov	r2, r6
  400a2e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400a32:	4620      	mov	r0, r4
  400a34:	4b25      	ldr	r3, [pc, #148]	; (400acc <pio_configure_pin+0x128>)
  400a36:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400a38:	f015 0f01 	tst.w	r5, #1
  400a3c:	d102      	bne.n	400a44 <pio_configure_pin+0xa0>
		p_pio->PIO_PUDR = ul_mask;
  400a3e:	6626      	str	r6, [r4, #96]	; 0x60
	return 1;
  400a40:	2001      	movs	r0, #1
  400a42:	e7da      	b.n	4009fa <pio_configure_pin+0x56>
		p_pio->PIO_PUER = ul_mask;
  400a44:	6666      	str	r6, [r4, #100]	; 0x64
	return 1;
  400a46:	2001      	movs	r0, #1
  400a48:	e7d7      	b.n	4009fa <pio_configure_pin+0x56>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  400a4a:	f000 001f 	and.w	r0, r0, #31
  400a4e:	2601      	movs	r6, #1
  400a50:	4086      	lsls	r6, r0
  400a52:	4632      	mov	r2, r6
  400a54:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400a58:	4620      	mov	r0, r4
  400a5a:	4b1c      	ldr	r3, [pc, #112]	; (400acc <pio_configure_pin+0x128>)
  400a5c:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400a5e:	f015 0f01 	tst.w	r5, #1
  400a62:	d102      	bne.n	400a6a <pio_configure_pin+0xc6>
		p_pio->PIO_PUDR = ul_mask;
  400a64:	6626      	str	r6, [r4, #96]	; 0x60
	return 1;
  400a66:	2001      	movs	r0, #1
  400a68:	e7c7      	b.n	4009fa <pio_configure_pin+0x56>
		p_pio->PIO_PUER = ul_mask;
  400a6a:	6666      	str	r6, [r4, #100]	; 0x64
	return 1;
  400a6c:	2001      	movs	r0, #1
  400a6e:	e7c4      	b.n	4009fa <pio_configure_pin+0x56>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  400a70:	f000 001f 	and.w	r0, r0, #31
  400a74:	2601      	movs	r6, #1
  400a76:	4086      	lsls	r6, r0
  400a78:	4632      	mov	r2, r6
  400a7a:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400a7e:	4620      	mov	r0, r4
  400a80:	4b12      	ldr	r3, [pc, #72]	; (400acc <pio_configure_pin+0x128>)
  400a82:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400a84:	f015 0f01 	tst.w	r5, #1
  400a88:	d102      	bne.n	400a90 <pio_configure_pin+0xec>
		p_pio->PIO_PUDR = ul_mask;
  400a8a:	6626      	str	r6, [r4, #96]	; 0x60
	return 1;
  400a8c:	2001      	movs	r0, #1
  400a8e:	e7b4      	b.n	4009fa <pio_configure_pin+0x56>
		p_pio->PIO_PUER = ul_mask;
  400a90:	6666      	str	r6, [r4, #100]	; 0x64
	return 1;
  400a92:	2001      	movs	r0, #1
  400a94:	e7b1      	b.n	4009fa <pio_configure_pin+0x56>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400a96:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400a9a:	f000 011f 	and.w	r1, r0, #31
  400a9e:	2601      	movs	r6, #1
  400aa0:	ea05 0306 	and.w	r3, r5, r6
  400aa4:	9300      	str	r3, [sp, #0]
  400aa6:	f3c5 0380 	ubfx	r3, r5, #2, #1
  400aaa:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400aae:	bf14      	ite	ne
  400ab0:	2200      	movne	r2, #0
  400ab2:	2201      	moveq	r2, #1
  400ab4:	fa06 f101 	lsl.w	r1, r6, r1
  400ab8:	4620      	mov	r0, r4
  400aba:	4c05      	ldr	r4, [pc, #20]	; (400ad0 <pio_configure_pin+0x12c>)
  400abc:	47a0      	blx	r4
	return 1;
  400abe:	4630      	mov	r0, r6
		break;
  400ac0:	e79b      	b.n	4009fa <pio_configure_pin+0x56>
  400ac2:	bf00      	nop
  400ac4:	00200707 	.word	0x00200707
  400ac8:	0040093f 	.word	0x0040093f
  400acc:	004008ad 	.word	0x004008ad
  400ad0:	00400975 	.word	0x00400975

00400ad4 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400ad4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400ad8:	4604      	mov	r4, r0
  400ada:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400adc:	4b0e      	ldr	r3, [pc, #56]	; (400b18 <pio_handler_process+0x44>)
  400ade:	4798      	blx	r3
  400ae0:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400ae2:	4620      	mov	r0, r4
  400ae4:	4b0d      	ldr	r3, [pc, #52]	; (400b1c <pio_handler_process+0x48>)
  400ae6:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400ae8:	4005      	ands	r5, r0
  400aea:	d013      	beq.n	400b14 <pio_handler_process+0x40>
  400aec:	4c0c      	ldr	r4, [pc, #48]	; (400b20 <pio_handler_process+0x4c>)
  400aee:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400af2:	e003      	b.n	400afc <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400af4:	42b4      	cmp	r4, r6
  400af6:	d00d      	beq.n	400b14 <pio_handler_process+0x40>
  400af8:	3410      	adds	r4, #16
		while (status != 0) {
  400afa:	b15d      	cbz	r5, 400b14 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400afc:	6820      	ldr	r0, [r4, #0]
  400afe:	4540      	cmp	r0, r8
  400b00:	d1f8      	bne.n	400af4 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400b02:	6861      	ldr	r1, [r4, #4]
  400b04:	4229      	tst	r1, r5
  400b06:	d0f5      	beq.n	400af4 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400b08:	68e3      	ldr	r3, [r4, #12]
  400b0a:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400b0c:	6863      	ldr	r3, [r4, #4]
  400b0e:	ea25 0503 	bic.w	r5, r5, r3
  400b12:	e7ef      	b.n	400af4 <pio_handler_process+0x20>
  400b14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400b18:	0040099d 	.word	0x0040099d
  400b1c:	004009a1 	.word	0x004009a1
  400b20:	20401220 	.word	0x20401220

00400b24 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400b24:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400b26:	210a      	movs	r1, #10
  400b28:	4801      	ldr	r0, [pc, #4]	; (400b30 <PIOA_Handler+0xc>)
  400b2a:	4b02      	ldr	r3, [pc, #8]	; (400b34 <PIOA_Handler+0x10>)
  400b2c:	4798      	blx	r3
  400b2e:	bd08      	pop	{r3, pc}
  400b30:	400e0e00 	.word	0x400e0e00
  400b34:	00400ad5 	.word	0x00400ad5

00400b38 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400b38:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400b3a:	210b      	movs	r1, #11
  400b3c:	4801      	ldr	r0, [pc, #4]	; (400b44 <PIOB_Handler+0xc>)
  400b3e:	4b02      	ldr	r3, [pc, #8]	; (400b48 <PIOB_Handler+0x10>)
  400b40:	4798      	blx	r3
  400b42:	bd08      	pop	{r3, pc}
  400b44:	400e1000 	.word	0x400e1000
  400b48:	00400ad5 	.word	0x00400ad5

00400b4c <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400b4c:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400b4e:	210c      	movs	r1, #12
  400b50:	4801      	ldr	r0, [pc, #4]	; (400b58 <PIOC_Handler+0xc>)
  400b52:	4b02      	ldr	r3, [pc, #8]	; (400b5c <PIOC_Handler+0x10>)
  400b54:	4798      	blx	r3
  400b56:	bd08      	pop	{r3, pc}
  400b58:	400e1200 	.word	0x400e1200
  400b5c:	00400ad5 	.word	0x00400ad5

00400b60 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400b60:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400b62:	2110      	movs	r1, #16
  400b64:	4801      	ldr	r0, [pc, #4]	; (400b6c <PIOD_Handler+0xc>)
  400b66:	4b02      	ldr	r3, [pc, #8]	; (400b70 <PIOD_Handler+0x10>)
  400b68:	4798      	blx	r3
  400b6a:	bd08      	pop	{r3, pc}
  400b6c:	400e1400 	.word	0x400e1400
  400b70:	00400ad5 	.word	0x00400ad5

00400b74 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400b74:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  400b76:	2111      	movs	r1, #17
  400b78:	4801      	ldr	r0, [pc, #4]	; (400b80 <PIOE_Handler+0xc>)
  400b7a:	4b02      	ldr	r3, [pc, #8]	; (400b84 <PIOE_Handler+0x10>)
  400b7c:	4798      	blx	r3
  400b7e:	bd08      	pop	{r3, pc}
  400b80:	400e1600 	.word	0x400e1600
  400b84:	00400ad5 	.word	0x00400ad5

00400b88 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400b88:	2803      	cmp	r0, #3
  400b8a:	d011      	beq.n	400bb0 <pmc_mck_set_division+0x28>
  400b8c:	2804      	cmp	r0, #4
  400b8e:	d012      	beq.n	400bb6 <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400b90:	2802      	cmp	r0, #2
  400b92:	bf0c      	ite	eq
  400b94:	f44f 7180 	moveq.w	r1, #256	; 0x100
  400b98:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400b9a:	4a08      	ldr	r2, [pc, #32]	; (400bbc <pmc_mck_set_division+0x34>)
  400b9c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400b9e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  400ba2:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  400ba4:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400ba6:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400ba8:	f013 0f08 	tst.w	r3, #8
  400bac:	d0fb      	beq.n	400ba6 <pmc_mck_set_division+0x1e>
}
  400bae:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400bb0:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  400bb4:	e7f1      	b.n	400b9a <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400bb6:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  400bba:	e7ee      	b.n	400b9a <pmc_mck_set_division+0x12>
  400bbc:	400e0600 	.word	0x400e0600

00400bc0 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400bc0:	4a17      	ldr	r2, [pc, #92]	; (400c20 <pmc_switch_mck_to_pllack+0x60>)
  400bc2:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400bc4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400bc8:	4318      	orrs	r0, r3
  400bca:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400bcc:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400bce:	f013 0f08 	tst.w	r3, #8
  400bd2:	d10a      	bne.n	400bea <pmc_switch_mck_to_pllack+0x2a>
  400bd4:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400bd8:	4911      	ldr	r1, [pc, #68]	; (400c20 <pmc_switch_mck_to_pllack+0x60>)
  400bda:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400bdc:	f012 0f08 	tst.w	r2, #8
  400be0:	d103      	bne.n	400bea <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400be2:	3b01      	subs	r3, #1
  400be4:	d1f9      	bne.n	400bda <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  400be6:	2001      	movs	r0, #1
  400be8:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400bea:	4a0d      	ldr	r2, [pc, #52]	; (400c20 <pmc_switch_mck_to_pllack+0x60>)
  400bec:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400bee:	f023 0303 	bic.w	r3, r3, #3
  400bf2:	f043 0302 	orr.w	r3, r3, #2
  400bf6:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400bf8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400bfa:	f013 0f08 	tst.w	r3, #8
  400bfe:	d10a      	bne.n	400c16 <pmc_switch_mck_to_pllack+0x56>
  400c00:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400c04:	4906      	ldr	r1, [pc, #24]	; (400c20 <pmc_switch_mck_to_pllack+0x60>)
  400c06:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400c08:	f012 0f08 	tst.w	r2, #8
  400c0c:	d105      	bne.n	400c1a <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400c0e:	3b01      	subs	r3, #1
  400c10:	d1f9      	bne.n	400c06 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  400c12:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400c14:	4770      	bx	lr
	return 0;
  400c16:	2000      	movs	r0, #0
  400c18:	4770      	bx	lr
  400c1a:	2000      	movs	r0, #0
  400c1c:	4770      	bx	lr
  400c1e:	bf00      	nop
  400c20:	400e0600 	.word	0x400e0600

00400c24 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400c24:	b9a0      	cbnz	r0, 400c50 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400c26:	480e      	ldr	r0, [pc, #56]	; (400c60 <pmc_switch_mainck_to_xtal+0x3c>)
  400c28:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400c2a:	0209      	lsls	r1, r1, #8
  400c2c:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400c2e:	4a0d      	ldr	r2, [pc, #52]	; (400c64 <pmc_switch_mainck_to_xtal+0x40>)
  400c30:	401a      	ands	r2, r3
  400c32:	4b0d      	ldr	r3, [pc, #52]	; (400c68 <pmc_switch_mainck_to_xtal+0x44>)
  400c34:	4313      	orrs	r3, r2
  400c36:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400c38:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400c3a:	4602      	mov	r2, r0
  400c3c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400c3e:	f013 0f01 	tst.w	r3, #1
  400c42:	d0fb      	beq.n	400c3c <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400c44:	4a06      	ldr	r2, [pc, #24]	; (400c60 <pmc_switch_mainck_to_xtal+0x3c>)
  400c46:	6a11      	ldr	r1, [r2, #32]
  400c48:	4b08      	ldr	r3, [pc, #32]	; (400c6c <pmc_switch_mainck_to_xtal+0x48>)
  400c4a:	430b      	orrs	r3, r1
  400c4c:	6213      	str	r3, [r2, #32]
  400c4e:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400c50:	4903      	ldr	r1, [pc, #12]	; (400c60 <pmc_switch_mainck_to_xtal+0x3c>)
  400c52:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400c54:	4a06      	ldr	r2, [pc, #24]	; (400c70 <pmc_switch_mainck_to_xtal+0x4c>)
  400c56:	401a      	ands	r2, r3
  400c58:	4b06      	ldr	r3, [pc, #24]	; (400c74 <pmc_switch_mainck_to_xtal+0x50>)
  400c5a:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400c5c:	620b      	str	r3, [r1, #32]
  400c5e:	4770      	bx	lr
  400c60:	400e0600 	.word	0x400e0600
  400c64:	ffc8fffc 	.word	0xffc8fffc
  400c68:	00370001 	.word	0x00370001
  400c6c:	01370000 	.word	0x01370000
  400c70:	fec8fffc 	.word	0xfec8fffc
  400c74:	01370002 	.word	0x01370002

00400c78 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400c78:	4b02      	ldr	r3, [pc, #8]	; (400c84 <pmc_osc_is_ready_mainck+0xc>)
  400c7a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400c7c:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400c80:	4770      	bx	lr
  400c82:	bf00      	nop
  400c84:	400e0600 	.word	0x400e0600

00400c88 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400c88:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400c8c:	4b01      	ldr	r3, [pc, #4]	; (400c94 <pmc_disable_pllack+0xc>)
  400c8e:	629a      	str	r2, [r3, #40]	; 0x28
  400c90:	4770      	bx	lr
  400c92:	bf00      	nop
  400c94:	400e0600 	.word	0x400e0600

00400c98 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400c98:	4b02      	ldr	r3, [pc, #8]	; (400ca4 <pmc_is_locked_pllack+0xc>)
  400c9a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400c9c:	f000 0002 	and.w	r0, r0, #2
  400ca0:	4770      	bx	lr
  400ca2:	bf00      	nop
  400ca4:	400e0600 	.word	0x400e0600

00400ca8 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400ca8:	283f      	cmp	r0, #63	; 0x3f
  400caa:	d81e      	bhi.n	400cea <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400cac:	281f      	cmp	r0, #31
  400cae:	d80c      	bhi.n	400cca <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400cb0:	4b11      	ldr	r3, [pc, #68]	; (400cf8 <pmc_enable_periph_clk+0x50>)
  400cb2:	699a      	ldr	r2, [r3, #24]
  400cb4:	2301      	movs	r3, #1
  400cb6:	4083      	lsls	r3, r0
  400cb8:	4393      	bics	r3, r2
  400cba:	d018      	beq.n	400cee <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400cbc:	2301      	movs	r3, #1
  400cbe:	fa03 f000 	lsl.w	r0, r3, r0
  400cc2:	4b0d      	ldr	r3, [pc, #52]	; (400cf8 <pmc_enable_periph_clk+0x50>)
  400cc4:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400cc6:	2000      	movs	r0, #0
  400cc8:	4770      	bx	lr
		ul_id -= 32;
  400cca:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400ccc:	4b0a      	ldr	r3, [pc, #40]	; (400cf8 <pmc_enable_periph_clk+0x50>)
  400cce:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400cd2:	2301      	movs	r3, #1
  400cd4:	4083      	lsls	r3, r0
  400cd6:	4393      	bics	r3, r2
  400cd8:	d00b      	beq.n	400cf2 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  400cda:	2301      	movs	r3, #1
  400cdc:	fa03 f000 	lsl.w	r0, r3, r0
  400ce0:	4b05      	ldr	r3, [pc, #20]	; (400cf8 <pmc_enable_periph_clk+0x50>)
  400ce2:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  400ce6:	2000      	movs	r0, #0
  400ce8:	4770      	bx	lr
		return 1;
  400cea:	2001      	movs	r0, #1
  400cec:	4770      	bx	lr
	return 0;
  400cee:	2000      	movs	r0, #0
  400cf0:	4770      	bx	lr
  400cf2:	2000      	movs	r0, #0
}
  400cf4:	4770      	bx	lr
  400cf6:	bf00      	nop
  400cf8:	400e0600 	.word	0x400e0600

00400cfc <pmc_pck_set_prescaler>:
 *
 * \param ul_id Peripheral ID.
 * \param ul_pres Prescaler value.
 */
void pmc_pck_set_prescaler(uint32_t ul_id, uint32_t ul_pres)
{
  400cfc:	4a09      	ldr	r2, [pc, #36]	; (400d24 <pmc_pck_set_prescaler+0x28>)
  400cfe:	eb02 0280 	add.w	r2, r2, r0, lsl #2
	PMC->PMC_PCK[ul_id] =
			(PMC->PMC_PCK[ul_id] & ~PMC_PCK_PRES_Msk) | ul_pres;
  400d02:	6c13      	ldr	r3, [r2, #64]	; 0x40
  400d04:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
  400d08:	4319      	orrs	r1, r3
	PMC->PMC_PCK[ul_id] =
  400d0a:	6411      	str	r1, [r2, #64]	; 0x40
	while ((PMC->PMC_SCER & (PMC_SCER_PCK0 << ul_id))
  400d0c:	f44f 7380 	mov.w	r3, #256	; 0x100
  400d10:	fa03 f000 	lsl.w	r0, r3, r0
  400d14:	4b03      	ldr	r3, [pc, #12]	; (400d24 <pmc_pck_set_prescaler+0x28>)
  400d16:	681a      	ldr	r2, [r3, #0]
  400d18:	4202      	tst	r2, r0
  400d1a:	d002      	beq.n	400d22 <pmc_pck_set_prescaler+0x26>
			&& !(PMC->PMC_SR & (PMC_SR_PCKRDY0 << ul_id)));
  400d1c:	6e9a      	ldr	r2, [r3, #104]	; 0x68
  400d1e:	4210      	tst	r0, r2
  400d20:	d0f9      	beq.n	400d16 <pmc_pck_set_prescaler+0x1a>
  400d22:	4770      	bx	lr
  400d24:	400e0600 	.word	0x400e0600

00400d28 <pmc_pck_set_source>:
 *
 * \param ul_id Peripheral ID.
 * \param ul_source Source selection value.
 */
void pmc_pck_set_source(uint32_t ul_id, uint32_t ul_source)
{
  400d28:	4a09      	ldr	r2, [pc, #36]	; (400d50 <pmc_pck_set_source+0x28>)
  400d2a:	eb02 0280 	add.w	r2, r2, r0, lsl #2
	PMC->PMC_PCK[ul_id] =
			(PMC->PMC_PCK[ul_id] & ~PMC_PCK_CSS_Msk) | ul_source;
  400d2e:	6c13      	ldr	r3, [r2, #64]	; 0x40
  400d30:	f023 0307 	bic.w	r3, r3, #7
  400d34:	4319      	orrs	r1, r3
	PMC->PMC_PCK[ul_id] =
  400d36:	6411      	str	r1, [r2, #64]	; 0x40
	while ((PMC->PMC_SCER & (PMC_SCER_PCK0 << ul_id))
  400d38:	f44f 7380 	mov.w	r3, #256	; 0x100
  400d3c:	fa03 f000 	lsl.w	r0, r3, r0
  400d40:	4b03      	ldr	r3, [pc, #12]	; (400d50 <pmc_pck_set_source+0x28>)
  400d42:	681a      	ldr	r2, [r3, #0]
  400d44:	4202      	tst	r2, r0
  400d46:	d002      	beq.n	400d4e <pmc_pck_set_source+0x26>
			&& !(PMC->PMC_SR & (PMC_SR_PCKRDY0 << ul_id)));
  400d48:	6e9a      	ldr	r2, [r3, #104]	; 0x68
  400d4a:	4210      	tst	r0, r2
  400d4c:	d0f9      	beq.n	400d42 <pmc_pck_set_source+0x1a>
  400d4e:	4770      	bx	lr
  400d50:	400e0600 	.word	0x400e0600

00400d54 <pmc_enable_pck>:
 *
 * \param ul_id Id of the programmable clock.
 */
void pmc_enable_pck(uint32_t ul_id)
{
	PMC->PMC_SCER = PMC_SCER_PCK0 << ul_id;
  400d54:	f44f 7380 	mov.w	r3, #256	; 0x100
  400d58:	fa03 f000 	lsl.w	r0, r3, r0
  400d5c:	4b01      	ldr	r3, [pc, #4]	; (400d64 <pmc_enable_pck+0x10>)
  400d5e:	6018      	str	r0, [r3, #0]
  400d60:	4770      	bx	lr
  400d62:	bf00      	nop
  400d64:	400e0600 	.word	0x400e0600

00400d68 <ssc_reset>:
 *
 * \param p_ssc Pointer to an SSC instance.
 */
void ssc_reset(Ssc *p_ssc)
{
	p_ssc->SSC_CR = SSC_CR_SWRST;
  400d68:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400d6c:	6003      	str	r3, [r0, #0]
	p_ssc->SSC_CMR = 0;
  400d6e:	2300      	movs	r3, #0
  400d70:	6043      	str	r3, [r0, #4]
	p_ssc->SSC_RCMR = 0;
  400d72:	6103      	str	r3, [r0, #16]
	p_ssc->SSC_RFMR = 0;
  400d74:	6143      	str	r3, [r0, #20]
	p_ssc->SSC_TCMR = 0;
  400d76:	6183      	str	r3, [r0, #24]
	p_ssc->SSC_TFMR = 0;
  400d78:	61c3      	str	r3, [r0, #28]
  400d7a:	4770      	bx	lr

00400d7c <ssc_enable_rx>:
 *
 * \param p_ssc Pointer to an SSC instance.
 */
void ssc_enable_rx(Ssc *p_ssc)
{
	p_ssc->SSC_CR = SSC_CR_RXEN;
  400d7c:	2301      	movs	r3, #1
  400d7e:	6003      	str	r3, [r0, #0]
  400d80:	4770      	bx	lr

00400d82 <ssc_disable_rx>:
 *
 * \param p_ssc Pointer to an SSC instance.
 */
void ssc_disable_rx(Ssc *p_ssc)
{
	p_ssc->SSC_CR = SSC_CR_RXDIS;
  400d82:	2302      	movs	r3, #2
  400d84:	6003      	str	r3, [r0, #0]
  400d86:	4770      	bx	lr

00400d88 <ssc_enable_tx>:
 *
 * \param p_ssc Pointer to an SSC instance.
 */
void ssc_enable_tx(Ssc *p_ssc)
{
	p_ssc->SSC_CR = SSC_CR_TXEN;
  400d88:	f44f 7380 	mov.w	r3, #256	; 0x100
  400d8c:	6003      	str	r3, [r0, #0]
  400d8e:	4770      	bx	lr

00400d90 <ssc_disable_tx>:
 *
 * \param p_ssc Pointer to an SSC instance.
 */
void ssc_disable_tx(Ssc *p_ssc)
{
	p_ssc->SSC_CR = SSC_CR_TXDIS;
  400d90:	f44f 7300 	mov.w	r3, #512	; 0x200
  400d94:	6003      	str	r3, [r0, #0]
  400d96:	4770      	bx	lr

00400d98 <ssc_set_receiver>:
 * \param p_rx_clk_opt Pointer to the receiver clock configuration structure.
 * \param p_rx_data_frame Pointer to the receiver data frame configuration structure.
 */
void ssc_set_receiver(Ssc *p_ssc, clock_opt_t *p_rx_clk_opt,
		data_frame_opt_t *p_rx_data_frame)
{
  400d98:	b430      	push	{r4, r5}
	if (p_rx_clk_opt == NULL) {
  400d9a:	2900      	cmp	r1, #0
  400d9c:	d030      	beq.n	400e00 <ssc_set_receiver+0x68>
  400d9e:	460c      	mov	r4, r1
		p_ssc->SSC_RCMR = 0;
	} else {
		p_ssc->SSC_RCMR |= p_rx_clk_opt->ul_cks |
  400da0:	6901      	ldr	r1, [r0, #16]
  400da2:	6823      	ldr	r3, [r4, #0]
  400da4:	6865      	ldr	r5, [r4, #4]
  400da6:	432b      	orrs	r3, r5
  400da8:	430b      	orrs	r3, r1
  400daa:	68a1      	ldr	r1, [r4, #8]
  400dac:	430b      	orrs	r3, r1
  400dae:	68e1      	ldr	r1, [r4, #12]
  400db0:	430b      	orrs	r3, r1
  400db2:	69a1      	ldr	r1, [r4, #24]
  400db4:	430b      	orrs	r3, r1
				p_rx_clk_opt->ul_cko | p_rx_clk_opt->ul_cki |
				p_rx_clk_opt->ul_ckg |
				p_rx_clk_opt->ul_start_sel |
				SSC_RCMR_PERIOD(p_rx_clk_opt->ul_period) |
  400db6:	6921      	ldr	r1, [r4, #16]
		p_ssc->SSC_RCMR |= p_rx_clk_opt->ul_cks |
  400db8:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
				SSC_RCMR_STTDLY(p_rx_clk_opt->ul_sttdly);
  400dbc:	6961      	ldr	r1, [r4, #20]
  400dbe:	0409      	lsls	r1, r1, #16
  400dc0:	f401 017f 	and.w	r1, r1, #16711680	; 0xff0000
		p_ssc->SSC_RCMR |= p_rx_clk_opt->ul_cks |
  400dc4:	430b      	orrs	r3, r1
  400dc6:	6103      	str	r3, [r0, #16]
	}

	if (p_rx_data_frame == NULL) {
  400dc8:	b1ea      	cbz	r2, 400e06 <ssc_set_receiver+0x6e>
		p_ssc->SSC_RFMR = 0;
	} else {
		p_ssc->SSC_RFMR |= SSC_RFMR_DATLEN(p_rx_data_frame->ul_datlen) |
  400dca:	6941      	ldr	r1, [r0, #20]
  400dcc:	6853      	ldr	r3, [r2, #4]
  400dce:	6954      	ldr	r4, [r2, #20]
  400dd0:	4323      	orrs	r3, r4
  400dd2:	6994      	ldr	r4, [r2, #24]
  400dd4:	4323      	orrs	r3, r4
  400dd6:	430b      	orrs	r3, r1
  400dd8:	6811      	ldr	r1, [r2, #0]
  400dda:	f001 011f 	and.w	r1, r1, #31
  400dde:	430b      	orrs	r3, r1
				p_rx_data_frame->ul_msbf |
				SSC_RFMR_DATNB(p_rx_data_frame->ul_datnb) |
				SSC_RFMR_FSLEN(p_rx_data_frame->ul_fslen) |
				SSC_RFMR_FSLEN_EXT(p_rx_data_frame->ul_fslen_ext) |
  400de0:	6911      	ldr	r1, [r2, #16]
		p_ssc->SSC_RFMR |= SSC_RFMR_DATLEN(p_rx_data_frame->ul_datlen) |
  400de2:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
				SSC_RFMR_DATNB(p_rx_data_frame->ul_datnb) |
  400de6:	6891      	ldr	r1, [r2, #8]
  400de8:	0209      	lsls	r1, r1, #8
  400dea:	f401 6170 	and.w	r1, r1, #3840	; 0xf00
		p_ssc->SSC_RFMR |= SSC_RFMR_DATLEN(p_rx_data_frame->ul_datlen) |
  400dee:	430b      	orrs	r3, r1
				SSC_RFMR_FSLEN(p_rx_data_frame->ul_fslen) |
  400df0:	68d2      	ldr	r2, [r2, #12]
  400df2:	0412      	lsls	r2, r2, #16
  400df4:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
		p_ssc->SSC_RFMR |= SSC_RFMR_DATLEN(p_rx_data_frame->ul_datlen) |
  400df8:	4313      	orrs	r3, r2
  400dfa:	6143      	str	r3, [r0, #20]
				p_rx_data_frame->ul_fsos |
				p_rx_data_frame->ul_fsedge;
	}
}
  400dfc:	bc30      	pop	{r4, r5}
  400dfe:	4770      	bx	lr
		p_ssc->SSC_RCMR = 0;
  400e00:	2300      	movs	r3, #0
  400e02:	6103      	str	r3, [r0, #16]
  400e04:	e7e0      	b.n	400dc8 <ssc_set_receiver+0x30>
		p_ssc->SSC_RFMR = 0;
  400e06:	2300      	movs	r3, #0
  400e08:	6143      	str	r3, [r0, #20]
  400e0a:	e7f7      	b.n	400dfc <ssc_set_receiver+0x64>

00400e0c <ssc_set_transmitter>:
 * \param p_tx_clk_opt Pointer to the transmitter clock configuration structure.
 * \param p_tx_data_frame Pointer to the transmitter data frame configuration structure.
 */
void ssc_set_transmitter(Ssc *p_ssc, clock_opt_t *p_tx_clk_opt,
		data_frame_opt_t *p_tx_data_frame)
{
  400e0c:	b430      	push	{r4, r5}
	if (p_tx_clk_opt == NULL) {
  400e0e:	2900      	cmp	r1, #0
  400e10:	d030      	beq.n	400e74 <ssc_set_transmitter+0x68>
  400e12:	460c      	mov	r4, r1
		p_ssc->SSC_TCMR = 0;
	} else {
		p_ssc->SSC_TCMR |= p_tx_clk_opt->ul_cks |
  400e14:	6981      	ldr	r1, [r0, #24]
  400e16:	6823      	ldr	r3, [r4, #0]
  400e18:	6865      	ldr	r5, [r4, #4]
  400e1a:	432b      	orrs	r3, r5
  400e1c:	430b      	orrs	r3, r1
  400e1e:	68a1      	ldr	r1, [r4, #8]
  400e20:	430b      	orrs	r3, r1
  400e22:	68e1      	ldr	r1, [r4, #12]
  400e24:	430b      	orrs	r3, r1
  400e26:	69a1      	ldr	r1, [r4, #24]
  400e28:	430b      	orrs	r3, r1
				p_tx_clk_opt->ul_cko | p_tx_clk_opt->ul_cki |
				p_tx_clk_opt->ul_ckg |
				p_tx_clk_opt->ul_start_sel |
				SSC_TCMR_PERIOD(p_tx_clk_opt->ul_period) |
  400e2a:	6921      	ldr	r1, [r4, #16]
		p_ssc->SSC_TCMR |= p_tx_clk_opt->ul_cks |
  400e2c:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
				SSC_TCMR_STTDLY(p_tx_clk_opt->ul_sttdly);
  400e30:	6961      	ldr	r1, [r4, #20]
  400e32:	0409      	lsls	r1, r1, #16
  400e34:	f401 017f 	and.w	r1, r1, #16711680	; 0xff0000
		p_ssc->SSC_TCMR |= p_tx_clk_opt->ul_cks |
  400e38:	430b      	orrs	r3, r1
  400e3a:	6183      	str	r3, [r0, #24]
	}

	if (p_tx_data_frame == NULL) {
  400e3c:	b1ea      	cbz	r2, 400e7a <ssc_set_transmitter+0x6e>
		p_ssc->SSC_TFMR = 0;
	} else {
		p_ssc->SSC_TFMR |= SSC_RFMR_DATLEN(p_tx_data_frame->ul_datlen) |
  400e3e:	69c1      	ldr	r1, [r0, #28]
  400e40:	6853      	ldr	r3, [r2, #4]
  400e42:	6954      	ldr	r4, [r2, #20]
  400e44:	4323      	orrs	r3, r4
  400e46:	6994      	ldr	r4, [r2, #24]
  400e48:	4323      	orrs	r3, r4
  400e4a:	430b      	orrs	r3, r1
  400e4c:	6811      	ldr	r1, [r2, #0]
  400e4e:	f001 011f 	and.w	r1, r1, #31
  400e52:	430b      	orrs	r3, r1
				p_tx_data_frame->ul_msbf |
				SSC_TFMR_DATNB(p_tx_data_frame->ul_datnb) |
				SSC_TFMR_FSLEN(p_tx_data_frame->ul_fslen) |
				SSC_TFMR_FSLEN_EXT(p_tx_data_frame->ul_fslen_ext) |
  400e54:	6911      	ldr	r1, [r2, #16]
		p_ssc->SSC_TFMR |= SSC_RFMR_DATLEN(p_tx_data_frame->ul_datlen) |
  400e56:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
				SSC_TFMR_DATNB(p_tx_data_frame->ul_datnb) |
  400e5a:	6891      	ldr	r1, [r2, #8]
  400e5c:	0209      	lsls	r1, r1, #8
  400e5e:	f401 6170 	and.w	r1, r1, #3840	; 0xf00
		p_ssc->SSC_TFMR |= SSC_RFMR_DATLEN(p_tx_data_frame->ul_datlen) |
  400e62:	430b      	orrs	r3, r1
				SSC_TFMR_FSLEN(p_tx_data_frame->ul_fslen) |
  400e64:	68d2      	ldr	r2, [r2, #12]
  400e66:	0412      	lsls	r2, r2, #16
  400e68:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
		p_ssc->SSC_TFMR |= SSC_RFMR_DATLEN(p_tx_data_frame->ul_datlen) |
  400e6c:	4313      	orrs	r3, r2
  400e6e:	61c3      	str	r3, [r0, #28]
				p_tx_data_frame->ul_fsos |
				p_tx_data_frame->ul_fsedge;
	}
}
  400e70:	bc30      	pop	{r4, r5}
  400e72:	4770      	bx	lr
		p_ssc->SSC_TCMR = 0;
  400e74:	2300      	movs	r3, #0
  400e76:	6183      	str	r3, [r0, #24]
  400e78:	e7e0      	b.n	400e3c <ssc_set_transmitter+0x30>
		p_ssc->SSC_TFMR = 0;
  400e7a:	2300      	movs	r3, #0
  400e7c:	61c3      	str	r3, [r0, #28]
  400e7e:	e7f7      	b.n	400e70 <ssc_set_transmitter+0x64>

00400e80 <ssc_disable_interrupt>:
 * \param p_ssc Pointer to an SSC instance.
 * \param ul_sources Interrupts to be enabled.
 */
void ssc_disable_interrupt(Ssc *p_ssc, uint32_t ul_sources)
{
	p_ssc->SSC_IDR = ul_sources;
  400e80:	6481      	str	r1, [r0, #72]	; 0x48
  400e82:	4770      	bx	lr

00400e84 <twihs_set_speed>:
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;
	uint32_t cldiv, chdiv;

	/* High-Speed can be only used in slave mode, 400k is the max speed allowed for master */
	if (ul_speed > I2C_FAST_MODE_SPEED) {
  400e84:	4b28      	ldr	r3, [pc, #160]	; (400f28 <twihs_set_speed+0xa4>)
  400e86:	4299      	cmp	r1, r3
  400e88:	d84b      	bhi.n	400f22 <twihs_set_speed+0x9e>
		return FAIL;
	}

	/* Low level time not less than 1.3us of I2C Fast Mode. */
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
  400e8a:	f5a3 537a 	sub.w	r3, r3, #16000	; 0x3e80
  400e8e:	4299      	cmp	r1, r3
  400e90:	d92d      	bls.n	400eee <twihs_set_speed+0x6a>
{
  400e92:	b410      	push	{r4}
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  400e94:	4c25      	ldr	r4, [pc, #148]	; (400f2c <twihs_set_speed+0xa8>)
  400e96:	fba4 3402 	umull	r3, r4, r4, r2
  400e9a:	0ba4      	lsrs	r4, r4, #14
  400e9c:	3c03      	subs	r4, #3
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  400e9e:	4b24      	ldr	r3, [pc, #144]	; (400f30 <twihs_set_speed+0xac>)
  400ea0:	440b      	add	r3, r1
  400ea2:	009b      	lsls	r3, r3, #2
  400ea4:	fbb2 f2f3 	udiv	r2, r2, r3
  400ea8:	3a03      	subs	r2, #3
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  400eaa:	2cff      	cmp	r4, #255	; 0xff
  400eac:	d91d      	bls.n	400eea <twihs_set_speed+0x66>
  400eae:	2100      	movs	r1, #0
			/* Increase clock divider */
			ckdiv++;
  400eb0:	3101      	adds	r1, #1
			/* Divide cldiv value */
			cldiv /= TWIHS_CLK_DIVIDER;
  400eb2:	0864      	lsrs	r4, r4, #1
		while ((cldiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  400eb4:	2cff      	cmp	r4, #255	; 0xff
  400eb6:	d901      	bls.n	400ebc <twihs_set_speed+0x38>
  400eb8:	2906      	cmp	r1, #6
  400eba:	d9f9      	bls.n	400eb0 <twihs_set_speed+0x2c>
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  400ebc:	2aff      	cmp	r2, #255	; 0xff
  400ebe:	d907      	bls.n	400ed0 <twihs_set_speed+0x4c>
  400ec0:	2906      	cmp	r1, #6
  400ec2:	d805      	bhi.n	400ed0 <twihs_set_speed+0x4c>
			/* Increase clock divider */
			ckdiv++;
  400ec4:	3101      	adds	r1, #1
			/* Divide cldiv value */
			chdiv /= TWIHS_CLK_DIVIDER;
  400ec6:	0852      	lsrs	r2, r2, #1
		while ((chdiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  400ec8:	2aff      	cmp	r2, #255	; 0xff
  400eca:	d901      	bls.n	400ed0 <twihs_set_speed+0x4c>
  400ecc:	2906      	cmp	r1, #6
  400ece:	d9f9      	bls.n	400ec4 <twihs_set_speed+0x40>
		}

		/* set clock waveform generator register */
		p_twihs->TWIHS_CWGR =
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
  400ed0:	0213      	lsls	r3, r2, #8
  400ed2:	b29b      	uxth	r3, r3
				TWIHS_CWGR_CKDIV(ckdiv);
  400ed4:	0409      	lsls	r1, r1, #16
  400ed6:	f401 21e0 	and.w	r1, r1, #458752	; 0x70000
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
  400eda:	430b      	orrs	r3, r1
  400edc:	b2e4      	uxtb	r4, r4
  400ede:	4323      	orrs	r3, r4
		p_twihs->TWIHS_CWGR =
  400ee0:	6103      	str	r3, [r0, #16]
		p_twihs->TWIHS_CWGR =
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
				TWIHS_CWGR_CKDIV(ckdiv);
	}

	return PASS;
  400ee2:	2000      	movs	r0, #0
}
  400ee4:	f85d 4b04 	ldr.w	r4, [sp], #4
  400ee8:	4770      	bx	lr
	uint32_t ckdiv = 0;
  400eea:	2100      	movs	r1, #0
  400eec:	e7e6      	b.n	400ebc <twihs_set_speed+0x38>
		c_lh_div = ul_mck / (ul_speed * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  400eee:	0049      	lsls	r1, r1, #1
  400ef0:	fbb2 f2f1 	udiv	r2, r2, r1
  400ef4:	3a03      	subs	r2, #3
		while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  400ef6:	2aff      	cmp	r2, #255	; 0xff
  400ef8:	d911      	bls.n	400f1e <twihs_set_speed+0x9a>
  400efa:	2300      	movs	r3, #0
			ckdiv++;
  400efc:	3301      	adds	r3, #1
			c_lh_div /= TWIHS_CLK_DIVIDER;
  400efe:	0852      	lsrs	r2, r2, #1
		while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  400f00:	2aff      	cmp	r2, #255	; 0xff
  400f02:	d901      	bls.n	400f08 <twihs_set_speed+0x84>
  400f04:	2b06      	cmp	r3, #6
  400f06:	d9f9      	bls.n	400efc <twihs_set_speed+0x78>
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  400f08:	0211      	lsls	r1, r2, #8
  400f0a:	b289      	uxth	r1, r1
				TWIHS_CWGR_CKDIV(ckdiv);
  400f0c:	041b      	lsls	r3, r3, #16
  400f0e:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  400f12:	430b      	orrs	r3, r1
  400f14:	b2d2      	uxtb	r2, r2
  400f16:	431a      	orrs	r2, r3
		p_twihs->TWIHS_CWGR =
  400f18:	6102      	str	r2, [r0, #16]
	return PASS;
  400f1a:	2000      	movs	r0, #0
  400f1c:	4770      	bx	lr
	uint32_t ckdiv = 0;
  400f1e:	2300      	movs	r3, #0
  400f20:	e7f2      	b.n	400f08 <twihs_set_speed+0x84>
		return FAIL;
  400f22:	2001      	movs	r0, #1
  400f24:	4770      	bx	lr
  400f26:	bf00      	nop
  400f28:	00061a80 	.word	0x00061a80
  400f2c:	057619f1 	.word	0x057619f1
  400f30:	3ffd1200 	.word	0x3ffd1200

00400f34 <twihs_master_init>:
{
  400f34:	b508      	push	{r3, lr}
	p_twihs->TWIHS_IDR = ~0UL;
  400f36:	f04f 32ff 	mov.w	r2, #4294967295
  400f3a:	6282      	str	r2, [r0, #40]	; 0x28
	p_twihs->TWIHS_SR;
  400f3c:	6a02      	ldr	r2, [r0, #32]
 * \param p_twihs Pointer to a TWIHS instance.
 */
void twihs_reset(Twihs *p_twihs)
{
	/* Set SWRST bit to reset TWIHS peripheral */
	p_twihs->TWIHS_CR = TWIHS_CR_SWRST;
  400f3e:	2280      	movs	r2, #128	; 0x80
  400f40:	6002      	str	r2, [r0, #0]
	p_twihs->TWIHS_RHR;
  400f42:	6b02      	ldr	r2, [r0, #48]	; 0x30
	p_twihs->TWIHS_CR = TWIHS_CR_MSDIS;
  400f44:	2208      	movs	r2, #8
  400f46:	6002      	str	r2, [r0, #0]
	p_twihs->TWIHS_CR = TWIHS_CR_SVDIS;
  400f48:	2220      	movs	r2, #32
  400f4a:	6002      	str	r2, [r0, #0]
	p_twihs->TWIHS_CR = TWIHS_CR_MSEN;
  400f4c:	2204      	movs	r2, #4
  400f4e:	6002      	str	r2, [r0, #0]
	if (twihs_set_speed(p_twihs, p_opt->speed, p_opt->master_clk) == FAIL) {
  400f50:	680a      	ldr	r2, [r1, #0]
  400f52:	6849      	ldr	r1, [r1, #4]
  400f54:	4b03      	ldr	r3, [pc, #12]	; (400f64 <twihs_master_init+0x30>)
  400f56:	4798      	blx	r3
}
  400f58:	2801      	cmp	r0, #1
  400f5a:	bf14      	ite	ne
  400f5c:	2000      	movne	r0, #0
  400f5e:	2001      	moveq	r0, #1
  400f60:	bd08      	pop	{r3, pc}
  400f62:	bf00      	nop
  400f64:	00400e85 	.word	0x00400e85

00400f68 <twihs_master_read>:
	uint32_t status, cnt = p_packet->length;
  400f68:	68ca      	ldr	r2, [r1, #12]
	if (cnt == 0) {
  400f6a:	2a00      	cmp	r2, #0
  400f6c:	d04c      	beq.n	401008 <twihs_master_read+0xa0>
{
  400f6e:	b470      	push	{r4, r5, r6}
	uint8_t *buffer = p_packet->buffer;
  400f70:	688c      	ldr	r4, [r1, #8]
	p_twihs->TWIHS_MMR = 0;
  400f72:	2600      	movs	r6, #0
  400f74:	6046      	str	r6, [r0, #4]
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  400f76:	684b      	ldr	r3, [r1, #4]
  400f78:	021b      	lsls	r3, r3, #8
  400f7a:	f403 7340 	and.w	r3, r3, #768	; 0x300
	p_twihs->TWIHS_MMR = TWIHS_MMR_MREAD | TWIHS_MMR_DADR(p_packet->chip) |
  400f7e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
  400f82:	7c0d      	ldrb	r5, [r1, #16]
  400f84:	042d      	lsls	r5, r5, #16
  400f86:	f405 05fe 	and.w	r5, r5, #8323072	; 0x7f0000
  400f8a:	432b      	orrs	r3, r5
  400f8c:	6043      	str	r3, [r0, #4]
	p_twihs->TWIHS_IADR = 0;
  400f8e:	60c6      	str	r6, [r0, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  400f90:	684d      	ldr	r5, [r1, #4]
	if (len == 0)
  400f92:	b15d      	cbz	r5, 400fac <twihs_master_read+0x44>
	val = addr[0];
  400f94:	780b      	ldrb	r3, [r1, #0]
	if (len > 1) {
  400f96:	2d01      	cmp	r5, #1
  400f98:	dd02      	ble.n	400fa0 <twihs_master_read+0x38>
		val |= addr[1];
  400f9a:	784e      	ldrb	r6, [r1, #1]
  400f9c:	ea46 2303 	orr.w	r3, r6, r3, lsl #8
	if (len > 2) {
  400fa0:	2d02      	cmp	r5, #2
  400fa2:	dd04      	ble.n	400fae <twihs_master_read+0x46>
		val |= addr[2];
  400fa4:	7889      	ldrb	r1, [r1, #2]
  400fa6:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
  400faa:	e000      	b.n	400fae <twihs_master_read+0x46>
		return 0;
  400fac:	2300      	movs	r3, #0
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  400fae:	60c3      	str	r3, [r0, #12]
	p_twihs->TWIHS_CR = TWIHS_CR_START;
  400fb0:	2301      	movs	r3, #1
  400fb2:	6003      	str	r3, [r0, #0]
			p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  400fb4:	2502      	movs	r5, #2
  400fb6:	e012      	b.n	400fde <twihs_master_read+0x76>
  400fb8:	6005      	str	r5, [r0, #0]
		if (!(status & TWIHS_SR_RXRDY)) {
  400fba:	f013 0f02 	tst.w	r3, #2
  400fbe:	d01b      	beq.n	400ff8 <twihs_master_read+0x90>
		*buffer++ = p_twihs->TWIHS_RHR;
  400fc0:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400fc2:	7023      	strb	r3, [r4, #0]
	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  400fc4:	6a03      	ldr	r3, [r0, #32]
  400fc6:	f013 0f01 	tst.w	r3, #1
  400fca:	d0fb      	beq.n	400fc4 <twihs_master_read+0x5c>
	p_twihs->TWIHS_SR;
  400fcc:	6a03      	ldr	r3, [r0, #32]
	return TWIHS_SUCCESS;
  400fce:	2000      	movs	r0, #0
}
  400fd0:	bc70      	pop	{r4, r5, r6}
  400fd2:	4770      	bx	lr
		*buffer++ = p_twihs->TWIHS_RHR;
  400fd4:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400fd6:	f804 3b01 	strb.w	r3, [r4], #1
	while (cnt > 0) {
  400fda:	3a01      	subs	r2, #1
  400fdc:	d0f2      	beq.n	400fc4 <twihs_master_read+0x5c>
		status = p_twihs->TWIHS_SR;
  400fde:	6a03      	ldr	r3, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  400fe0:	f413 7f80 	tst.w	r3, #256	; 0x100
  400fe4:	d114      	bne.n	401010 <twihs_master_read+0xa8>
  400fe6:	f247 5130 	movw	r1, #30000	; 0x7530
		if (cnt == 1) {
  400fea:	2a01      	cmp	r2, #1
  400fec:	d0e4      	beq.n	400fb8 <twihs_master_read+0x50>
		if (!(status & TWIHS_SR_RXRDY)) {
  400fee:	f013 0f02 	tst.w	r3, #2
  400ff2:	d1ef      	bne.n	400fd4 <twihs_master_read+0x6c>
	while (cnt > 0) {
  400ff4:	2a00      	cmp	r2, #0
  400ff6:	d0e5      	beq.n	400fc4 <twihs_master_read+0x5c>
		status = p_twihs->TWIHS_SR;
  400ff8:	6a03      	ldr	r3, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  400ffa:	f413 7f80 	tst.w	r3, #256	; 0x100
  400ffe:	d105      	bne.n	40100c <twihs_master_read+0xa4>
		if (!timeout--) {
  401000:	3901      	subs	r1, #1
  401002:	d1f2      	bne.n	400fea <twihs_master_read+0x82>
			return TWIHS_ERROR_TIMEOUT;
  401004:	2009      	movs	r0, #9
  401006:	e7e3      	b.n	400fd0 <twihs_master_read+0x68>
		return TWIHS_INVALID_ARGUMENT;
  401008:	2001      	movs	r0, #1
  40100a:	4770      	bx	lr
			return TWIHS_RECEIVE_NACK;
  40100c:	2005      	movs	r0, #5
  40100e:	e7df      	b.n	400fd0 <twihs_master_read+0x68>
  401010:	2005      	movs	r0, #5
  401012:	e7dd      	b.n	400fd0 <twihs_master_read+0x68>

00401014 <twihs_master_write>:
	uint32_t status, cnt = p_packet->length;
  401014:	68cb      	ldr	r3, [r1, #12]
	if (cnt == 0) {
  401016:	2b00      	cmp	r3, #0
  401018:	d043      	beq.n	4010a2 <twihs_master_write+0x8e>
{
  40101a:	b470      	push	{r4, r5, r6}
	uint8_t *buffer = p_packet->buffer;
  40101c:	688c      	ldr	r4, [r1, #8]
	p_twihs->TWIHS_MMR = 0;
  40101e:	2600      	movs	r6, #0
  401020:	6046      	str	r6, [r0, #4]
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  401022:	7c0a      	ldrb	r2, [r1, #16]
  401024:	0412      	lsls	r2, r2, #16
  401026:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  40102a:	684d      	ldr	r5, [r1, #4]
  40102c:	022d      	lsls	r5, r5, #8
  40102e:	f405 7540 	and.w	r5, r5, #768	; 0x300
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  401032:	432a      	orrs	r2, r5
  401034:	6042      	str	r2, [r0, #4]
	p_twihs->TWIHS_IADR = 0;
  401036:	60c6      	str	r6, [r0, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  401038:	684d      	ldr	r5, [r1, #4]
	if (len == 0)
  40103a:	b15d      	cbz	r5, 401054 <twihs_master_write+0x40>
	val = addr[0];
  40103c:	780a      	ldrb	r2, [r1, #0]
	if (len > 1) {
  40103e:	2d01      	cmp	r5, #1
  401040:	dd02      	ble.n	401048 <twihs_master_write+0x34>
		val |= addr[1];
  401042:	784e      	ldrb	r6, [r1, #1]
  401044:	ea46 2202 	orr.w	r2, r6, r2, lsl #8
	if (len > 2) {
  401048:	2d02      	cmp	r5, #2
  40104a:	dd04      	ble.n	401056 <twihs_master_write+0x42>
		val |= addr[2];
  40104c:	7889      	ldrb	r1, [r1, #2]
  40104e:	ea41 2202 	orr.w	r2, r1, r2, lsl #8
  401052:	e000      	b.n	401056 <twihs_master_write+0x42>
		return 0;
  401054:	2200      	movs	r2, #0
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  401056:	60c2      	str	r2, [r0, #12]
  401058:	e004      	b.n	401064 <twihs_master_write+0x50>
		p_twihs->TWIHS_THR = *buffer++;
  40105a:	f814 2b01 	ldrb.w	r2, [r4], #1
  40105e:	6342      	str	r2, [r0, #52]	; 0x34
	while (cnt > 0) {
  401060:	3b01      	subs	r3, #1
  401062:	d00f      	beq.n	401084 <twihs_master_write+0x70>
		status = p_twihs->TWIHS_SR;
  401064:	6a02      	ldr	r2, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  401066:	f412 7f80 	tst.w	r2, #256	; 0x100
  40106a:	d11e      	bne.n	4010aa <twihs_master_write+0x96>
		if (!(status & TWIHS_SR_TXRDY)) {
  40106c:	f012 0f04 	tst.w	r2, #4
  401070:	d1f3      	bne.n	40105a <twihs_master_write+0x46>
		status = p_twihs->TWIHS_SR;
  401072:	6a02      	ldr	r2, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  401074:	f412 7f80 	tst.w	r2, #256	; 0x100
  401078:	d115      	bne.n	4010a6 <twihs_master_write+0x92>
		if (!(status & TWIHS_SR_TXRDY)) {
  40107a:	f012 0f04 	tst.w	r2, #4
  40107e:	d1ec      	bne.n	40105a <twihs_master_write+0x46>
	while (cnt > 0) {
  401080:	2b00      	cmp	r3, #0
  401082:	d1f6      	bne.n	401072 <twihs_master_write+0x5e>
		status = p_twihs->TWIHS_SR;
  401084:	6a03      	ldr	r3, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  401086:	f413 7f80 	tst.w	r3, #256	; 0x100
  40108a:	d111      	bne.n	4010b0 <twihs_master_write+0x9c>
		if (status & TWIHS_SR_TXRDY) {
  40108c:	f013 0f04 	tst.w	r3, #4
  401090:	d0f8      	beq.n	401084 <twihs_master_write+0x70>
	p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  401092:	2302      	movs	r3, #2
  401094:	6003      	str	r3, [r0, #0]
	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  401096:	6a03      	ldr	r3, [r0, #32]
  401098:	f013 0f01 	tst.w	r3, #1
  40109c:	d0fb      	beq.n	401096 <twihs_master_write+0x82>
	return TWIHS_SUCCESS;
  40109e:	2000      	movs	r0, #0
  4010a0:	e004      	b.n	4010ac <twihs_master_write+0x98>
		return TWIHS_INVALID_ARGUMENT;
  4010a2:	2001      	movs	r0, #1
  4010a4:	4770      	bx	lr
			return TWIHS_RECEIVE_NACK;
  4010a6:	2005      	movs	r0, #5
  4010a8:	e000      	b.n	4010ac <twihs_master_write+0x98>
  4010aa:	2005      	movs	r0, #5
}
  4010ac:	bc70      	pop	{r4, r5, r6}
  4010ae:	4770      	bx	lr
			return TWIHS_RECEIVE_NACK;
  4010b0:	2005      	movs	r0, #5
  4010b2:	e7fb      	b.n	4010ac <twihs_master_write+0x98>

004010b4 <xdmac_configure_transfer>:
	return xdmac->XDMAC_CHID[channel_num].XDMAC_CIS;
  4010b4:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  4010b8:	6dcb      	ldr	r3, [r1, #92]	; 0x5c
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	Assert(cfg);
	
	xdmac_channel_get_interrupt_status( xdmac, channel_num);
	xdmac_channel_set_source_addr(xdmac, channel_num, cfg->mbr_sa);
  4010ba:	6853      	ldr	r3, [r2, #4]
	xdmac->XDMAC_CHID[channel_num].XDMAC_CSA = src_addr;
  4010bc:	660b      	str	r3, [r1, #96]	; 0x60
	xdmac_channel_set_destination_addr(xdmac, channel_num, cfg->mbr_da);
  4010be:	6893      	ldr	r3, [r2, #8]
	xdmac->XDMAC_CHID[channel_num].XDMAC_CDA = dst_addr;
  4010c0:	664b      	str	r3, [r1, #100]	; 0x64
 */
static inline void xdmac_channel_set_microblock_control(Xdmac *xdmac, uint32_t channel_num, uint32_t ublen)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CUBC = XDMAC_CUBC_UBLEN(ublen);
  4010c2:	6813      	ldr	r3, [r2, #0]
  4010c4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  4010c8:	670b      	str	r3, [r1, #112]	; 0x70
 */
static inline void xdmac_channel_set_block_control(Xdmac *xdmac, uint32_t channel_num, uint32_t blen)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CBC = XDMAC_CBC_BLEN(blen);
  4010ca:	6913      	ldr	r3, [r2, #16]
  4010cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
  4010d0:	674b      	str	r3, [r1, #116]	; 0x74
	xdmac_channel_set_microblock_control(xdmac, channel_num, cfg->mbr_ubc);
	xdmac_channel_set_block_control(xdmac, channel_num, cfg->mbr_bc);
	xdmac_channel_set_datastride_mempattern(xdmac, channel_num, cfg->mbr_ds);
  4010d2:	6953      	ldr	r3, [r2, #20]
 */
static inline void xdmac_channel_set_datastride_mempattern(Xdmac *xdmac, uint32_t channel_num, uint32_t dds_msp)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CDS_MSP = dds_msp;
  4010d4:	67cb      	str	r3, [r1, #124]	; 0x7c
static inline void xdmac_channel_set_source_microblock_stride(Xdmac *xdmac,
		uint32_t channel_num, uint32_t subs)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CSUS = XDMAC_CSUS_SUBS(subs);
  4010d6:	6993      	ldr	r3, [r2, #24]
  4010d8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  4010dc:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
static inline void xdmac_channel_set_destination_microblock_stride(Xdmac *xdmac,
		uint32_t channel_num, uint32_t dubs)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CDUS = XDMAC_CDUS_DUBS(dubs);
  4010e0:	69d3      	ldr	r3, [r2, #28]
  4010e2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  4010e6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
	xdmac_channel_set_source_microblock_stride(xdmac, channel_num, cfg->mbr_sus);
	xdmac_channel_set_destination_microblock_stride(xdmac, channel_num, cfg->mbr_dus);
	xdmac_channel_set_config(xdmac, channel_num, cfg->mbr_cfg );
  4010ea:	68d3      	ldr	r3, [r2, #12]
	xdmac->XDMAC_CHID[channel_num].XDMAC_CC = config;
  4010ec:	678b      	str	r3, [r1, #120]	; 0x78
  4010ee:	4770      	bx	lr

004010f0 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4010f0:	e7fe      	b.n	4010f0 <Dummy_Handler>
	...

004010f4 <Reset_Handler>:
{
  4010f4:	b500      	push	{lr}
  4010f6:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  4010f8:	4b25      	ldr	r3, [pc, #148]	; (401190 <Reset_Handler+0x9c>)
  4010fa:	4a26      	ldr	r2, [pc, #152]	; (401194 <Reset_Handler+0xa0>)
  4010fc:	429a      	cmp	r2, r3
  4010fe:	d010      	beq.n	401122 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  401100:	4b25      	ldr	r3, [pc, #148]	; (401198 <Reset_Handler+0xa4>)
  401102:	4a23      	ldr	r2, [pc, #140]	; (401190 <Reset_Handler+0x9c>)
  401104:	429a      	cmp	r2, r3
  401106:	d20c      	bcs.n	401122 <Reset_Handler+0x2e>
  401108:	3b01      	subs	r3, #1
  40110a:	1a9b      	subs	r3, r3, r2
  40110c:	f023 0303 	bic.w	r3, r3, #3
  401110:	3304      	adds	r3, #4
  401112:	4413      	add	r3, r2
  401114:	491f      	ldr	r1, [pc, #124]	; (401194 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  401116:	f851 0b04 	ldr.w	r0, [r1], #4
  40111a:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  40111e:	429a      	cmp	r2, r3
  401120:	d1f9      	bne.n	401116 <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  401122:	4b1e      	ldr	r3, [pc, #120]	; (40119c <Reset_Handler+0xa8>)
  401124:	4a1e      	ldr	r2, [pc, #120]	; (4011a0 <Reset_Handler+0xac>)
  401126:	429a      	cmp	r2, r3
  401128:	d20a      	bcs.n	401140 <Reset_Handler+0x4c>
  40112a:	3b01      	subs	r3, #1
  40112c:	1a9b      	subs	r3, r3, r2
  40112e:	f023 0303 	bic.w	r3, r3, #3
  401132:	3304      	adds	r3, #4
  401134:	4413      	add	r3, r2
                *pDest++ = 0;
  401136:	2100      	movs	r1, #0
  401138:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  40113c:	4293      	cmp	r3, r2
  40113e:	d1fb      	bne.n	401138 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  401140:	4a18      	ldr	r2, [pc, #96]	; (4011a4 <Reset_Handler+0xb0>)
  401142:	4b19      	ldr	r3, [pc, #100]	; (4011a8 <Reset_Handler+0xb4>)
  401144:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401148:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  40114a:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  40114e:	fab3 f383 	clz	r3, r3
  401152:	095b      	lsrs	r3, r3, #5
  401154:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  401156:	b672      	cpsid	i
  __ASM volatile ("dmb");
  401158:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  40115c:	2200      	movs	r2, #0
  40115e:	4b13      	ldr	r3, [pc, #76]	; (4011ac <Reset_Handler+0xb8>)
  401160:	701a      	strb	r2, [r3, #0]
	return flags;
  401162:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  401164:	4a12      	ldr	r2, [pc, #72]	; (4011b0 <Reset_Handler+0xbc>)
  401166:	6813      	ldr	r3, [r2, #0]
  401168:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  40116c:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  40116e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401172:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  401176:	b129      	cbz	r1, 401184 <Reset_Handler+0x90>
		cpu_irq_enable();
  401178:	2201      	movs	r2, #1
  40117a:	4b0c      	ldr	r3, [pc, #48]	; (4011ac <Reset_Handler+0xb8>)
  40117c:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  40117e:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401182:	b662      	cpsie	i
        __libc_init_array();
  401184:	4b0b      	ldr	r3, [pc, #44]	; (4011b4 <Reset_Handler+0xc0>)
  401186:	4798      	blx	r3
        main();
  401188:	4b0b      	ldr	r3, [pc, #44]	; (4011b8 <Reset_Handler+0xc4>)
  40118a:	4798      	blx	r3
  40118c:	e7fe      	b.n	40118c <Reset_Handler+0x98>
  40118e:	bf00      	nop
  401190:	20400000 	.word	0x20400000
  401194:	004044ec 	.word	0x004044ec
  401198:	204009c0 	.word	0x204009c0
  40119c:	20401300 	.word	0x20401300
  4011a0:	204009c0 	.word	0x204009c0
  4011a4:	e000ed00 	.word	0xe000ed00
  4011a8:	00400000 	.word	0x00400000
  4011ac:	2040000a 	.word	0x2040000a
  4011b0:	e000ed88 	.word	0xe000ed88
  4011b4:	00401509 	.word	0x00401509
  4011b8:	0040140d 	.word	0x0040140d

004011bc <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  4011bc:	4b3b      	ldr	r3, [pc, #236]	; (4012ac <SystemCoreClockUpdate+0xf0>)
  4011be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4011c0:	f003 0303 	and.w	r3, r3, #3
  4011c4:	2b01      	cmp	r3, #1
  4011c6:	d01d      	beq.n	401204 <SystemCoreClockUpdate+0x48>
  4011c8:	b183      	cbz	r3, 4011ec <SystemCoreClockUpdate+0x30>
  4011ca:	2b02      	cmp	r3, #2
  4011cc:	d036      	beq.n	40123c <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  4011ce:	4b37      	ldr	r3, [pc, #220]	; (4012ac <SystemCoreClockUpdate+0xf0>)
  4011d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4011d2:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4011d6:	2b70      	cmp	r3, #112	; 0x70
  4011d8:	d05f      	beq.n	40129a <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4011da:	4b34      	ldr	r3, [pc, #208]	; (4012ac <SystemCoreClockUpdate+0xf0>)
  4011dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4011de:	4934      	ldr	r1, [pc, #208]	; (4012b0 <SystemCoreClockUpdate+0xf4>)
  4011e0:	f3c2 1202 	ubfx	r2, r2, #4, #3
  4011e4:	680b      	ldr	r3, [r1, #0]
  4011e6:	40d3      	lsrs	r3, r2
  4011e8:	600b      	str	r3, [r1, #0]
  4011ea:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  4011ec:	4b31      	ldr	r3, [pc, #196]	; (4012b4 <SystemCoreClockUpdate+0xf8>)
  4011ee:	695b      	ldr	r3, [r3, #20]
  4011f0:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4011f4:	bf14      	ite	ne
  4011f6:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4011fa:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  4011fe:	4b2c      	ldr	r3, [pc, #176]	; (4012b0 <SystemCoreClockUpdate+0xf4>)
  401200:	601a      	str	r2, [r3, #0]
  401202:	e7e4      	b.n	4011ce <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401204:	4b29      	ldr	r3, [pc, #164]	; (4012ac <SystemCoreClockUpdate+0xf0>)
  401206:	6a1b      	ldr	r3, [r3, #32]
  401208:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40120c:	d003      	beq.n	401216 <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  40120e:	4a2a      	ldr	r2, [pc, #168]	; (4012b8 <SystemCoreClockUpdate+0xfc>)
  401210:	4b27      	ldr	r3, [pc, #156]	; (4012b0 <SystemCoreClockUpdate+0xf4>)
  401212:	601a      	str	r2, [r3, #0]
  401214:	e7db      	b.n	4011ce <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401216:	4a29      	ldr	r2, [pc, #164]	; (4012bc <SystemCoreClockUpdate+0x100>)
  401218:	4b25      	ldr	r3, [pc, #148]	; (4012b0 <SystemCoreClockUpdate+0xf4>)
  40121a:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  40121c:	4b23      	ldr	r3, [pc, #140]	; (4012ac <SystemCoreClockUpdate+0xf0>)
  40121e:	6a1b      	ldr	r3, [r3, #32]
  401220:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401224:	2b10      	cmp	r3, #16
  401226:	d005      	beq.n	401234 <SystemCoreClockUpdate+0x78>
  401228:	2b20      	cmp	r3, #32
  40122a:	d1d0      	bne.n	4011ce <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  40122c:	4a22      	ldr	r2, [pc, #136]	; (4012b8 <SystemCoreClockUpdate+0xfc>)
  40122e:	4b20      	ldr	r3, [pc, #128]	; (4012b0 <SystemCoreClockUpdate+0xf4>)
  401230:	601a      	str	r2, [r3, #0]
          break;
  401232:	e7cc      	b.n	4011ce <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  401234:	4a22      	ldr	r2, [pc, #136]	; (4012c0 <SystemCoreClockUpdate+0x104>)
  401236:	4b1e      	ldr	r3, [pc, #120]	; (4012b0 <SystemCoreClockUpdate+0xf4>)
  401238:	601a      	str	r2, [r3, #0]
          break;
  40123a:	e7c8      	b.n	4011ce <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40123c:	4b1b      	ldr	r3, [pc, #108]	; (4012ac <SystemCoreClockUpdate+0xf0>)
  40123e:	6a1b      	ldr	r3, [r3, #32]
  401240:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401244:	d016      	beq.n	401274 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  401246:	4a1c      	ldr	r2, [pc, #112]	; (4012b8 <SystemCoreClockUpdate+0xfc>)
  401248:	4b19      	ldr	r3, [pc, #100]	; (4012b0 <SystemCoreClockUpdate+0xf4>)
  40124a:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  40124c:	4b17      	ldr	r3, [pc, #92]	; (4012ac <SystemCoreClockUpdate+0xf0>)
  40124e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401250:	f003 0303 	and.w	r3, r3, #3
  401254:	2b02      	cmp	r3, #2
  401256:	d1ba      	bne.n	4011ce <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401258:	4a14      	ldr	r2, [pc, #80]	; (4012ac <SystemCoreClockUpdate+0xf0>)
  40125a:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  40125c:	6a92      	ldr	r2, [r2, #40]	; 0x28
  40125e:	4814      	ldr	r0, [pc, #80]	; (4012b0 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401260:	f3c1 410a 	ubfx	r1, r1, #16, #11
  401264:	6803      	ldr	r3, [r0, #0]
  401266:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  40126a:	b2d2      	uxtb	r2, r2
  40126c:	fbb3 f3f2 	udiv	r3, r3, r2
  401270:	6003      	str	r3, [r0, #0]
  401272:	e7ac      	b.n	4011ce <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401274:	4a11      	ldr	r2, [pc, #68]	; (4012bc <SystemCoreClockUpdate+0x100>)
  401276:	4b0e      	ldr	r3, [pc, #56]	; (4012b0 <SystemCoreClockUpdate+0xf4>)
  401278:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  40127a:	4b0c      	ldr	r3, [pc, #48]	; (4012ac <SystemCoreClockUpdate+0xf0>)
  40127c:	6a1b      	ldr	r3, [r3, #32]
  40127e:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401282:	2b10      	cmp	r3, #16
  401284:	d005      	beq.n	401292 <SystemCoreClockUpdate+0xd6>
  401286:	2b20      	cmp	r3, #32
  401288:	d1e0      	bne.n	40124c <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  40128a:	4a0b      	ldr	r2, [pc, #44]	; (4012b8 <SystemCoreClockUpdate+0xfc>)
  40128c:	4b08      	ldr	r3, [pc, #32]	; (4012b0 <SystemCoreClockUpdate+0xf4>)
  40128e:	601a      	str	r2, [r3, #0]
          break;
  401290:	e7dc      	b.n	40124c <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  401292:	4a0b      	ldr	r2, [pc, #44]	; (4012c0 <SystemCoreClockUpdate+0x104>)
  401294:	4b06      	ldr	r3, [pc, #24]	; (4012b0 <SystemCoreClockUpdate+0xf4>)
  401296:	601a      	str	r2, [r3, #0]
          break;
  401298:	e7d8      	b.n	40124c <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  40129a:	4a05      	ldr	r2, [pc, #20]	; (4012b0 <SystemCoreClockUpdate+0xf4>)
  40129c:	6813      	ldr	r3, [r2, #0]
  40129e:	4909      	ldr	r1, [pc, #36]	; (4012c4 <SystemCoreClockUpdate+0x108>)
  4012a0:	fba1 1303 	umull	r1, r3, r1, r3
  4012a4:	085b      	lsrs	r3, r3, #1
  4012a6:	6013      	str	r3, [r2, #0]
  4012a8:	4770      	bx	lr
  4012aa:	bf00      	nop
  4012ac:	400e0600 	.word	0x400e0600
  4012b0:	2040000c 	.word	0x2040000c
  4012b4:	400e1810 	.word	0x400e1810
  4012b8:	00b71b00 	.word	0x00b71b00
  4012bc:	003d0900 	.word	0x003d0900
  4012c0:	007a1200 	.word	0x007a1200
  4012c4:	aaaaaaab 	.word	0xaaaaaaab

004012c8 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  4012c8:	4b16      	ldr	r3, [pc, #88]	; (401324 <system_init_flash+0x5c>)
  4012ca:	4298      	cmp	r0, r3
  4012cc:	d913      	bls.n	4012f6 <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  4012ce:	4b16      	ldr	r3, [pc, #88]	; (401328 <system_init_flash+0x60>)
  4012d0:	4298      	cmp	r0, r3
  4012d2:	d915      	bls.n	401300 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  4012d4:	4b15      	ldr	r3, [pc, #84]	; (40132c <system_init_flash+0x64>)
  4012d6:	4298      	cmp	r0, r3
  4012d8:	d916      	bls.n	401308 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  4012da:	4b15      	ldr	r3, [pc, #84]	; (401330 <system_init_flash+0x68>)
  4012dc:	4298      	cmp	r0, r3
  4012de:	d917      	bls.n	401310 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  4012e0:	4b14      	ldr	r3, [pc, #80]	; (401334 <system_init_flash+0x6c>)
  4012e2:	4298      	cmp	r0, r3
  4012e4:	d918      	bls.n	401318 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  4012e6:	4b14      	ldr	r3, [pc, #80]	; (401338 <system_init_flash+0x70>)
  4012e8:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4012ea:	bf94      	ite	ls
  4012ec:	4a13      	ldrls	r2, [pc, #76]	; (40133c <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  4012ee:	4a14      	ldrhi	r2, [pc, #80]	; (401340 <system_init_flash+0x78>)
  4012f0:	4b14      	ldr	r3, [pc, #80]	; (401344 <system_init_flash+0x7c>)
  4012f2:	601a      	str	r2, [r3, #0]
  4012f4:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4012f6:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4012fa:	4b12      	ldr	r3, [pc, #72]	; (401344 <system_init_flash+0x7c>)
  4012fc:	601a      	str	r2, [r3, #0]
  4012fe:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401300:	4a11      	ldr	r2, [pc, #68]	; (401348 <system_init_flash+0x80>)
  401302:	4b10      	ldr	r3, [pc, #64]	; (401344 <system_init_flash+0x7c>)
  401304:	601a      	str	r2, [r3, #0]
  401306:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401308:	4a10      	ldr	r2, [pc, #64]	; (40134c <system_init_flash+0x84>)
  40130a:	4b0e      	ldr	r3, [pc, #56]	; (401344 <system_init_flash+0x7c>)
  40130c:	601a      	str	r2, [r3, #0]
  40130e:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401310:	4a0f      	ldr	r2, [pc, #60]	; (401350 <system_init_flash+0x88>)
  401312:	4b0c      	ldr	r3, [pc, #48]	; (401344 <system_init_flash+0x7c>)
  401314:	601a      	str	r2, [r3, #0]
  401316:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401318:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  40131c:	4b09      	ldr	r3, [pc, #36]	; (401344 <system_init_flash+0x7c>)
  40131e:	601a      	str	r2, [r3, #0]
  401320:	4770      	bx	lr
  401322:	bf00      	nop
  401324:	015ef3bf 	.word	0x015ef3bf
  401328:	02bde77f 	.word	0x02bde77f
  40132c:	041cdb3f 	.word	0x041cdb3f
  401330:	057bceff 	.word	0x057bceff
  401334:	06dac2bf 	.word	0x06dac2bf
  401338:	0839b67f 	.word	0x0839b67f
  40133c:	04000500 	.word	0x04000500
  401340:	04000600 	.word	0x04000600
  401344:	400e0c00 	.word	0x400e0c00
  401348:	04000100 	.word	0x04000100
  40134c:	04000200 	.word	0x04000200
  401350:	04000300 	.word	0x04000300

00401354 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  401354:	4b0a      	ldr	r3, [pc, #40]	; (401380 <_sbrk+0x2c>)
  401356:	681b      	ldr	r3, [r3, #0]
  401358:	b153      	cbz	r3, 401370 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  40135a:	4b09      	ldr	r3, [pc, #36]	; (401380 <_sbrk+0x2c>)
  40135c:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  40135e:	181a      	adds	r2, r3, r0
  401360:	4908      	ldr	r1, [pc, #32]	; (401384 <_sbrk+0x30>)
  401362:	4291      	cmp	r1, r2
  401364:	db08      	blt.n	401378 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  401366:	4610      	mov	r0, r2
  401368:	4a05      	ldr	r2, [pc, #20]	; (401380 <_sbrk+0x2c>)
  40136a:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  40136c:	4618      	mov	r0, r3
  40136e:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  401370:	4a05      	ldr	r2, [pc, #20]	; (401388 <_sbrk+0x34>)
  401372:	4b03      	ldr	r3, [pc, #12]	; (401380 <_sbrk+0x2c>)
  401374:	601a      	str	r2, [r3, #0]
  401376:	e7f0      	b.n	40135a <_sbrk+0x6>
		return (caddr_t) -1;	
  401378:	f04f 30ff 	mov.w	r0, #4294967295
}
  40137c:	4770      	bx	lr
  40137e:	bf00      	nop
  401380:	20401290 	.word	0x20401290
  401384:	2045fffc 	.word	0x2045fffc
  401388:	20403500 	.word	0x20403500

0040138c <_close>:
}

extern int _close(int file)
{
	return -1;
}
  40138c:	f04f 30ff 	mov.w	r0, #4294967295
  401390:	4770      	bx	lr

00401392 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  401392:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  401396:	604b      	str	r3, [r1, #4]

	return 0;
}
  401398:	2000      	movs	r0, #0
  40139a:	4770      	bx	lr

0040139c <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  40139c:	2001      	movs	r0, #1
  40139e:	4770      	bx	lr

004013a0 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  4013a0:	2000      	movs	r0, #0
  4013a2:	4770      	bx	lr

004013a4 <SCB_CleanInvalidateDCache>:
/** \brief Clean & Invalidate D-Cache

    The function cleans and Invalidates D-Cache
  */
__STATIC_INLINE void SCB_CleanInvalidateDCache(void)
{
  4013a4:	b5f0      	push	{r4, r5, r6, r7, lr}
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  4013a6:	4b18      	ldr	r3, [pc, #96]	; (401408 <SCB_CleanInvalidateDCache+0x64>)
  4013a8:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  4013ac:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  4013b0:	f007 0007 	and.w	r0, r7, #7
  4013b4:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  4013b6:	f3c7 07c9 	ubfx	r7, r7, #3, #10
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  4013ba:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  4013be:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  4013c2:	f3bf 8f4f 	dsb	sy
  4013c6:	f04f 34ff 	mov.w	r4, #4294967295
  4013ca:	fa04 fc00 	lsl.w	ip, r4, r0
  4013ce:	fa06 f000 	lsl.w	r0, r6, r0
  4013d2:	fa04 f40e 	lsl.w	r4, r4, lr
  4013d6:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // clean & invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCCISW = sw;
  4013da:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  4013dc:	463a      	mov	r2, r7
  4013de:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  4013e0:	ea43 0100 	orr.w	r1, r3, r0
              SCB->DCCISW = sw;
  4013e4:	f8c5 1274 	str.w	r1, [r5, #628]	; 0x274
            } while(tmpways--);
  4013e8:	3a01      	subs	r2, #1
  4013ea:	4423      	add	r3, r4
  4013ec:	f1b2 3fff 	cmp.w	r2, #4294967295
  4013f0:	d1f6      	bne.n	4013e0 <SCB_CleanInvalidateDCache+0x3c>
        } while(sets--);
  4013f2:	3e01      	subs	r6, #1
  4013f4:	4460      	add	r0, ip
  4013f6:	f1b6 3fff 	cmp.w	r6, #4294967295
  4013fa:	d1ef      	bne.n	4013dc <SCB_CleanInvalidateDCache+0x38>
  4013fc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401400:	f3bf 8f6f 	isb	sy
  401404:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401406:	bf00      	nop
  401408:	e000ed00 	.word	0xe000ed00

0040140c <main>:

volatile int flag; 


int main(void)
{
  40140c:	b500      	push	{lr}
  40140e:	b083      	sub	sp, #12
	/* Initialize the SAM system. */
	sysclk_init();
  401410:	4b26      	ldr	r3, [pc, #152]	; (4014ac <main+0xa0>)
  401412:	4798      	blx	r3
	board_init();
  401414:	4b26      	ldr	r3, [pc, #152]	; (4014b0 <main+0xa4>)
  401416:	4798      	blx	r3

	/* Initialize WM8904 TWI interface*/
	if (wm8904_twi_init() != TWIHS_SUCCESS) {
  401418:	4b26      	ldr	r3, [pc, #152]	; (4014b4 <main+0xa8>)
  40141a:	4798      	blx	r3
  40141c:	b118      	cbz	r0, 401426 <main+0x1a>
		printf("-E-\tWM8904 initialization failed.\r");
  40141e:	4826      	ldr	r0, [pc, #152]	; (4014b8 <main+0xac>)
  401420:	4b26      	ldr	r3, [pc, #152]	; (4014bc <main+0xb0>)
  401422:	4798      	blx	r3
  401424:	e7fe      	b.n	401424 <main+0x18>
			/* Capture error */
		}
	}

	/* Configure test LED0 */ 
	pmc_enable_periph_clk(ID_PIOA);
  401426:	200a      	movs	r0, #10
  401428:	4b25      	ldr	r3, [pc, #148]	; (4014c0 <main+0xb4>)
  40142a:	4798      	blx	r3
	pio_set_output(PIOA, PIO_PA23, LOW, DISABLE, ENABLE);
  40142c:	4d25      	ldr	r5, [pc, #148]	; (4014c4 <main+0xb8>)
  40142e:	2401      	movs	r4, #1
  401430:	9400      	str	r4, [sp, #0]
  401432:	2300      	movs	r3, #0
  401434:	461a      	mov	r2, r3
  401436:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
  40143a:	4628      	mov	r0, r5
  40143c:	4e22      	ldr	r6, [pc, #136]	; (4014c8 <main+0xbc>)
  40143e:	47b0      	blx	r6
	pio_clear(PIOA, PIO_PA23);
  401440:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
  401444:	4628      	mov	r0, r5
  401446:	4b21      	ldr	r3, [pc, #132]	; (4014cc <main+0xc0>)
  401448:	4798      	blx	r3

	/* Configure CODEC */
	configure_codec();
  40144a:	4b21      	ldr	r3, [pc, #132]	; (4014d0 <main+0xc4>)
  40144c:	4798      	blx	r3

	/* Configure SSC */
	configure_ssc();
  40144e:	4b21      	ldr	r3, [pc, #132]	; (4014d4 <main+0xc8>)
  401450:	4798      	blx	r3

	/* Configure XDMA */
	configure_xdma();
  401452:	4b21      	ldr	r3, [pc, #132]	; (4014d8 <main+0xcc>)
  401454:	4798      	blx	r3

	/* Enable the DAC master clock */
	pmc_pck_set_prescaler(PMC_PCK_2, PMC_MCKR_PRES_CLK_1);
  401456:	2100      	movs	r1, #0
  401458:	2002      	movs	r0, #2
  40145a:	4b20      	ldr	r3, [pc, #128]	; (4014dc <main+0xd0>)
  40145c:	4798      	blx	r3
	pmc_pck_set_source(PMC_PCK_2, PMC_MCKR_CSS_SLOW_CLK);
  40145e:	2100      	movs	r1, #0
  401460:	2002      	movs	r0, #2
  401462:	4b1f      	ldr	r3, [pc, #124]	; (4014e0 <main+0xd4>)
  401464:	4798      	blx	r3
	pmc_enable_pck(PMC_PCK_2);
  401466:	2002      	movs	r0, #2
  401468:	4b1e      	ldr	r3, [pc, #120]	; (4014e4 <main+0xd8>)
  40146a:	4798      	blx	r3
	
	/* Start playing */
	ssc_enable_rx(SSC);
  40146c:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
  401470:	4b1d      	ldr	r3, [pc, #116]	; (4014e8 <main+0xdc>)
  401472:	4798      	blx	r3
	SCB_CleanInvalidateDCache();
  401474:	4e1d      	ldr	r6, [pc, #116]	; (4014ec <main+0xe0>)
  401476:	47b0      	blx	r6
	xdmac->XDMAC_GE = (XDMAC_GE_EN0 << channel_num);
  401478:	4d1d      	ldr	r5, [pc, #116]	; (4014f0 <main+0xe4>)
  40147a:	61ec      	str	r4, [r5, #28]
	xdmac_channel_enable(XDMAC, XDMA_CH_SSC_RX);
	delay_ms(300);
  40147c:	481d      	ldr	r0, [pc, #116]	; (4014f4 <main+0xe8>)
  40147e:	4b1e      	ldr	r3, [pc, #120]	; (4014f8 <main+0xec>)
  401480:	4798      	blx	r3
	ssc_enable_tx(SSC);
  401482:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
  401486:	4b1d      	ldr	r3, [pc, #116]	; (4014fc <main+0xf0>)
  401488:	4798      	blx	r3
	SCB_CleanInvalidateDCache();
  40148a:	47b0      	blx	r6
	xdmac->XDMAC_GE = (XDMAC_GE_EN0 << channel_num);
  40148c:	2302      	movs	r3, #2
  40148e:	61eb      	str	r3, [r5, #28]
	xdmac_channel_enable(XDMAC, XDMA_CH_SSC_TX);
	
	flag = 1;
  401490:	4b1b      	ldr	r3, [pc, #108]	; (401500 <main+0xf4>)
  401492:	601c      	str	r4, [r3, #0]

	while(1)
	{
		
		if(!flag)
  401494:	461c      	mov	r4, r3
		{
			pio_set(PIOA, PIO_PA23);
  401496:	4e0b      	ldr	r6, [pc, #44]	; (4014c4 <main+0xb8>)
  401498:	4d1a      	ldr	r5, [pc, #104]	; (401504 <main+0xf8>)
		if(!flag)
  40149a:	6823      	ldr	r3, [r4, #0]
  40149c:	2b00      	cmp	r3, #0
  40149e:	d1fc      	bne.n	40149a <main+0x8e>
			pio_set(PIOA, PIO_PA23);
  4014a0:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
  4014a4:	4630      	mov	r0, r6
  4014a6:	47a8      	blx	r5
  4014a8:	e7f7      	b.n	40149a <main+0x8e>
  4014aa:	bf00      	nop
  4014ac:	004004d1 	.word	0x004004d1
  4014b0:	004005d1 	.word	0x004005d1
  4014b4:	0040082d 	.word	0x0040082d
  4014b8:	00404334 	.word	0x00404334
  4014bc:	00401559 	.word	0x00401559
  4014c0:	00400ca9 	.word	0x00400ca9
  4014c4:	400e0e00 	.word	0x400e0e00
  4014c8:	00400975 	.word	0x00400975
  4014cc:	004008a9 	.word	0x004008a9
  4014d0:	004003a9 	.word	0x004003a9
  4014d4:	004002ed 	.word	0x004002ed
  4014d8:	00400209 	.word	0x00400209
  4014dc:	00400cfd 	.word	0x00400cfd
  4014e0:	00400d29 	.word	0x00400d29
  4014e4:	00400d55 	.word	0x00400d55
  4014e8:	00400d7d 	.word	0x00400d7d
  4014ec:	004013a5 	.word	0x004013a5
  4014f0:	40078000 	.word	0x40078000
  4014f4:	0073c0b7 	.word	0x0073c0b7
  4014f8:	20400001 	.word	0x20400001
  4014fc:	00400d89 	.word	0x00400d89
  401500:	204012d4 	.word	0x204012d4
  401504:	004008a5 	.word	0x004008a5

00401508 <__libc_init_array>:
  401508:	b570      	push	{r4, r5, r6, lr}
  40150a:	4e0f      	ldr	r6, [pc, #60]	; (401548 <__libc_init_array+0x40>)
  40150c:	4d0f      	ldr	r5, [pc, #60]	; (40154c <__libc_init_array+0x44>)
  40150e:	1b76      	subs	r6, r6, r5
  401510:	10b6      	asrs	r6, r6, #2
  401512:	bf18      	it	ne
  401514:	2400      	movne	r4, #0
  401516:	d005      	beq.n	401524 <__libc_init_array+0x1c>
  401518:	3401      	adds	r4, #1
  40151a:	f855 3b04 	ldr.w	r3, [r5], #4
  40151e:	4798      	blx	r3
  401520:	42a6      	cmp	r6, r4
  401522:	d1f9      	bne.n	401518 <__libc_init_array+0x10>
  401524:	4e0a      	ldr	r6, [pc, #40]	; (401550 <__libc_init_array+0x48>)
  401526:	4d0b      	ldr	r5, [pc, #44]	; (401554 <__libc_init_array+0x4c>)
  401528:	1b76      	subs	r6, r6, r5
  40152a:	f002 ffc9 	bl	4044c0 <_init>
  40152e:	10b6      	asrs	r6, r6, #2
  401530:	bf18      	it	ne
  401532:	2400      	movne	r4, #0
  401534:	d006      	beq.n	401544 <__libc_init_array+0x3c>
  401536:	3401      	adds	r4, #1
  401538:	f855 3b04 	ldr.w	r3, [r5], #4
  40153c:	4798      	blx	r3
  40153e:	42a6      	cmp	r6, r4
  401540:	d1f9      	bne.n	401536 <__libc_init_array+0x2e>
  401542:	bd70      	pop	{r4, r5, r6, pc}
  401544:	bd70      	pop	{r4, r5, r6, pc}
  401546:	bf00      	nop
  401548:	004044cc 	.word	0x004044cc
  40154c:	004044cc 	.word	0x004044cc
  401550:	004044d4 	.word	0x004044d4
  401554:	004044cc 	.word	0x004044cc

00401558 <iprintf>:
  401558:	b40f      	push	{r0, r1, r2, r3}
  40155a:	b500      	push	{lr}
  40155c:	4907      	ldr	r1, [pc, #28]	; (40157c <iprintf+0x24>)
  40155e:	b083      	sub	sp, #12
  401560:	ab04      	add	r3, sp, #16
  401562:	6808      	ldr	r0, [r1, #0]
  401564:	f853 2b04 	ldr.w	r2, [r3], #4
  401568:	6881      	ldr	r1, [r0, #8]
  40156a:	9301      	str	r3, [sp, #4]
  40156c:	f000 f896 	bl	40169c <_vfiprintf_r>
  401570:	b003      	add	sp, #12
  401572:	f85d eb04 	ldr.w	lr, [sp], #4
  401576:	b004      	add	sp, #16
  401578:	4770      	bx	lr
  40157a:	bf00      	nop
  40157c:	20400010 	.word	0x20400010

00401580 <memset>:
  401580:	b470      	push	{r4, r5, r6}
  401582:	0786      	lsls	r6, r0, #30
  401584:	d046      	beq.n	401614 <memset+0x94>
  401586:	1e54      	subs	r4, r2, #1
  401588:	2a00      	cmp	r2, #0
  40158a:	d041      	beq.n	401610 <memset+0x90>
  40158c:	b2ca      	uxtb	r2, r1
  40158e:	4603      	mov	r3, r0
  401590:	e002      	b.n	401598 <memset+0x18>
  401592:	f114 34ff 	adds.w	r4, r4, #4294967295
  401596:	d33b      	bcc.n	401610 <memset+0x90>
  401598:	f803 2b01 	strb.w	r2, [r3], #1
  40159c:	079d      	lsls	r5, r3, #30
  40159e:	d1f8      	bne.n	401592 <memset+0x12>
  4015a0:	2c03      	cmp	r4, #3
  4015a2:	d92e      	bls.n	401602 <memset+0x82>
  4015a4:	b2cd      	uxtb	r5, r1
  4015a6:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4015aa:	2c0f      	cmp	r4, #15
  4015ac:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4015b0:	d919      	bls.n	4015e6 <memset+0x66>
  4015b2:	f103 0210 	add.w	r2, r3, #16
  4015b6:	4626      	mov	r6, r4
  4015b8:	3e10      	subs	r6, #16
  4015ba:	2e0f      	cmp	r6, #15
  4015bc:	f842 5c10 	str.w	r5, [r2, #-16]
  4015c0:	f842 5c0c 	str.w	r5, [r2, #-12]
  4015c4:	f842 5c08 	str.w	r5, [r2, #-8]
  4015c8:	f842 5c04 	str.w	r5, [r2, #-4]
  4015cc:	f102 0210 	add.w	r2, r2, #16
  4015d0:	d8f2      	bhi.n	4015b8 <memset+0x38>
  4015d2:	f1a4 0210 	sub.w	r2, r4, #16
  4015d6:	f022 020f 	bic.w	r2, r2, #15
  4015da:	f004 040f 	and.w	r4, r4, #15
  4015de:	3210      	adds	r2, #16
  4015e0:	2c03      	cmp	r4, #3
  4015e2:	4413      	add	r3, r2
  4015e4:	d90d      	bls.n	401602 <memset+0x82>
  4015e6:	461e      	mov	r6, r3
  4015e8:	4622      	mov	r2, r4
  4015ea:	3a04      	subs	r2, #4
  4015ec:	2a03      	cmp	r2, #3
  4015ee:	f846 5b04 	str.w	r5, [r6], #4
  4015f2:	d8fa      	bhi.n	4015ea <memset+0x6a>
  4015f4:	1f22      	subs	r2, r4, #4
  4015f6:	f022 0203 	bic.w	r2, r2, #3
  4015fa:	3204      	adds	r2, #4
  4015fc:	4413      	add	r3, r2
  4015fe:	f004 0403 	and.w	r4, r4, #3
  401602:	b12c      	cbz	r4, 401610 <memset+0x90>
  401604:	b2c9      	uxtb	r1, r1
  401606:	441c      	add	r4, r3
  401608:	f803 1b01 	strb.w	r1, [r3], #1
  40160c:	429c      	cmp	r4, r3
  40160e:	d1fb      	bne.n	401608 <memset+0x88>
  401610:	bc70      	pop	{r4, r5, r6}
  401612:	4770      	bx	lr
  401614:	4614      	mov	r4, r2
  401616:	4603      	mov	r3, r0
  401618:	e7c2      	b.n	4015a0 <memset+0x20>
  40161a:	bf00      	nop

0040161c <__sprint_r.part.0>:
  40161c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401620:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  401622:	049c      	lsls	r4, r3, #18
  401624:	4693      	mov	fp, r2
  401626:	d52f      	bpl.n	401688 <__sprint_r.part.0+0x6c>
  401628:	6893      	ldr	r3, [r2, #8]
  40162a:	6812      	ldr	r2, [r2, #0]
  40162c:	b353      	cbz	r3, 401684 <__sprint_r.part.0+0x68>
  40162e:	460e      	mov	r6, r1
  401630:	4607      	mov	r7, r0
  401632:	f102 0908 	add.w	r9, r2, #8
  401636:	e919 0420 	ldmdb	r9, {r5, sl}
  40163a:	ea5f 089a 	movs.w	r8, sl, lsr #2
  40163e:	d017      	beq.n	401670 <__sprint_r.part.0+0x54>
  401640:	3d04      	subs	r5, #4
  401642:	2400      	movs	r4, #0
  401644:	e001      	b.n	40164a <__sprint_r.part.0+0x2e>
  401646:	45a0      	cmp	r8, r4
  401648:	d010      	beq.n	40166c <__sprint_r.part.0+0x50>
  40164a:	4632      	mov	r2, r6
  40164c:	f855 1f04 	ldr.w	r1, [r5, #4]!
  401650:	4638      	mov	r0, r7
  401652:	f001 f8bb 	bl	4027cc <_fputwc_r>
  401656:	1c43      	adds	r3, r0, #1
  401658:	f104 0401 	add.w	r4, r4, #1
  40165c:	d1f3      	bne.n	401646 <__sprint_r.part.0+0x2a>
  40165e:	2300      	movs	r3, #0
  401660:	f8cb 3008 	str.w	r3, [fp, #8]
  401664:	f8cb 3004 	str.w	r3, [fp, #4]
  401668:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40166c:	f8db 3008 	ldr.w	r3, [fp, #8]
  401670:	f02a 0a03 	bic.w	sl, sl, #3
  401674:	eba3 030a 	sub.w	r3, r3, sl
  401678:	f8cb 3008 	str.w	r3, [fp, #8]
  40167c:	f109 0908 	add.w	r9, r9, #8
  401680:	2b00      	cmp	r3, #0
  401682:	d1d8      	bne.n	401636 <__sprint_r.part.0+0x1a>
  401684:	2000      	movs	r0, #0
  401686:	e7ea      	b.n	40165e <__sprint_r.part.0+0x42>
  401688:	f001 fa0a 	bl	402aa0 <__sfvwrite_r>
  40168c:	2300      	movs	r3, #0
  40168e:	f8cb 3008 	str.w	r3, [fp, #8]
  401692:	f8cb 3004 	str.w	r3, [fp, #4]
  401696:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40169a:	bf00      	nop

0040169c <_vfiprintf_r>:
  40169c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4016a0:	b0ad      	sub	sp, #180	; 0xb4
  4016a2:	461d      	mov	r5, r3
  4016a4:	468b      	mov	fp, r1
  4016a6:	4690      	mov	r8, r2
  4016a8:	9307      	str	r3, [sp, #28]
  4016aa:	9006      	str	r0, [sp, #24]
  4016ac:	b118      	cbz	r0, 4016b6 <_vfiprintf_r+0x1a>
  4016ae:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4016b0:	2b00      	cmp	r3, #0
  4016b2:	f000 80f3 	beq.w	40189c <_vfiprintf_r+0x200>
  4016b6:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4016ba:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  4016be:	07df      	lsls	r7, r3, #31
  4016c0:	b281      	uxth	r1, r0
  4016c2:	d402      	bmi.n	4016ca <_vfiprintf_r+0x2e>
  4016c4:	058e      	lsls	r6, r1, #22
  4016c6:	f140 80fc 	bpl.w	4018c2 <_vfiprintf_r+0x226>
  4016ca:	048c      	lsls	r4, r1, #18
  4016cc:	d40a      	bmi.n	4016e4 <_vfiprintf_r+0x48>
  4016ce:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4016d2:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  4016d6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  4016da:	f8ab 100c 	strh.w	r1, [fp, #12]
  4016de:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  4016e2:	b289      	uxth	r1, r1
  4016e4:	0708      	lsls	r0, r1, #28
  4016e6:	f140 80b3 	bpl.w	401850 <_vfiprintf_r+0x1b4>
  4016ea:	f8db 3010 	ldr.w	r3, [fp, #16]
  4016ee:	2b00      	cmp	r3, #0
  4016f0:	f000 80ae 	beq.w	401850 <_vfiprintf_r+0x1b4>
  4016f4:	f001 031a 	and.w	r3, r1, #26
  4016f8:	2b0a      	cmp	r3, #10
  4016fa:	f000 80b5 	beq.w	401868 <_vfiprintf_r+0x1cc>
  4016fe:	2300      	movs	r3, #0
  401700:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  401704:	930b      	str	r3, [sp, #44]	; 0x2c
  401706:	9311      	str	r3, [sp, #68]	; 0x44
  401708:	9310      	str	r3, [sp, #64]	; 0x40
  40170a:	9303      	str	r3, [sp, #12]
  40170c:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  401710:	46ca      	mov	sl, r9
  401712:	f8cd b010 	str.w	fp, [sp, #16]
  401716:	f898 3000 	ldrb.w	r3, [r8]
  40171a:	4644      	mov	r4, r8
  40171c:	b1fb      	cbz	r3, 40175e <_vfiprintf_r+0xc2>
  40171e:	2b25      	cmp	r3, #37	; 0x25
  401720:	d102      	bne.n	401728 <_vfiprintf_r+0x8c>
  401722:	e01c      	b.n	40175e <_vfiprintf_r+0xc2>
  401724:	2b25      	cmp	r3, #37	; 0x25
  401726:	d003      	beq.n	401730 <_vfiprintf_r+0x94>
  401728:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  40172c:	2b00      	cmp	r3, #0
  40172e:	d1f9      	bne.n	401724 <_vfiprintf_r+0x88>
  401730:	eba4 0508 	sub.w	r5, r4, r8
  401734:	b19d      	cbz	r5, 40175e <_vfiprintf_r+0xc2>
  401736:	9b10      	ldr	r3, [sp, #64]	; 0x40
  401738:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40173a:	f8ca 8000 	str.w	r8, [sl]
  40173e:	3301      	adds	r3, #1
  401740:	442a      	add	r2, r5
  401742:	2b07      	cmp	r3, #7
  401744:	f8ca 5004 	str.w	r5, [sl, #4]
  401748:	9211      	str	r2, [sp, #68]	; 0x44
  40174a:	9310      	str	r3, [sp, #64]	; 0x40
  40174c:	dd7a      	ble.n	401844 <_vfiprintf_r+0x1a8>
  40174e:	2a00      	cmp	r2, #0
  401750:	f040 84b0 	bne.w	4020b4 <_vfiprintf_r+0xa18>
  401754:	9b03      	ldr	r3, [sp, #12]
  401756:	9210      	str	r2, [sp, #64]	; 0x40
  401758:	442b      	add	r3, r5
  40175a:	46ca      	mov	sl, r9
  40175c:	9303      	str	r3, [sp, #12]
  40175e:	7823      	ldrb	r3, [r4, #0]
  401760:	2b00      	cmp	r3, #0
  401762:	f000 83e0 	beq.w	401f26 <_vfiprintf_r+0x88a>
  401766:	2000      	movs	r0, #0
  401768:	f04f 0300 	mov.w	r3, #0
  40176c:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  401770:	f104 0801 	add.w	r8, r4, #1
  401774:	7862      	ldrb	r2, [r4, #1]
  401776:	4605      	mov	r5, r0
  401778:	4606      	mov	r6, r0
  40177a:	4603      	mov	r3, r0
  40177c:	f04f 34ff 	mov.w	r4, #4294967295
  401780:	f108 0801 	add.w	r8, r8, #1
  401784:	f1a2 0120 	sub.w	r1, r2, #32
  401788:	2958      	cmp	r1, #88	; 0x58
  40178a:	f200 82de 	bhi.w	401d4a <_vfiprintf_r+0x6ae>
  40178e:	e8df f011 	tbh	[pc, r1, lsl #1]
  401792:	0221      	.short	0x0221
  401794:	02dc02dc 	.word	0x02dc02dc
  401798:	02dc0229 	.word	0x02dc0229
  40179c:	02dc02dc 	.word	0x02dc02dc
  4017a0:	02dc02dc 	.word	0x02dc02dc
  4017a4:	028902dc 	.word	0x028902dc
  4017a8:	02dc0295 	.word	0x02dc0295
  4017ac:	02bd00a2 	.word	0x02bd00a2
  4017b0:	019f02dc 	.word	0x019f02dc
  4017b4:	01a401a4 	.word	0x01a401a4
  4017b8:	01a401a4 	.word	0x01a401a4
  4017bc:	01a401a4 	.word	0x01a401a4
  4017c0:	01a401a4 	.word	0x01a401a4
  4017c4:	02dc01a4 	.word	0x02dc01a4
  4017c8:	02dc02dc 	.word	0x02dc02dc
  4017cc:	02dc02dc 	.word	0x02dc02dc
  4017d0:	02dc02dc 	.word	0x02dc02dc
  4017d4:	02dc02dc 	.word	0x02dc02dc
  4017d8:	01b202dc 	.word	0x01b202dc
  4017dc:	02dc02dc 	.word	0x02dc02dc
  4017e0:	02dc02dc 	.word	0x02dc02dc
  4017e4:	02dc02dc 	.word	0x02dc02dc
  4017e8:	02dc02dc 	.word	0x02dc02dc
  4017ec:	02dc02dc 	.word	0x02dc02dc
  4017f0:	02dc0197 	.word	0x02dc0197
  4017f4:	02dc02dc 	.word	0x02dc02dc
  4017f8:	02dc02dc 	.word	0x02dc02dc
  4017fc:	02dc019b 	.word	0x02dc019b
  401800:	025302dc 	.word	0x025302dc
  401804:	02dc02dc 	.word	0x02dc02dc
  401808:	02dc02dc 	.word	0x02dc02dc
  40180c:	02dc02dc 	.word	0x02dc02dc
  401810:	02dc02dc 	.word	0x02dc02dc
  401814:	02dc02dc 	.word	0x02dc02dc
  401818:	021b025a 	.word	0x021b025a
  40181c:	02dc02dc 	.word	0x02dc02dc
  401820:	026e02dc 	.word	0x026e02dc
  401824:	02dc021b 	.word	0x02dc021b
  401828:	027302dc 	.word	0x027302dc
  40182c:	01f502dc 	.word	0x01f502dc
  401830:	02090182 	.word	0x02090182
  401834:	02dc02d7 	.word	0x02dc02d7
  401838:	02dc029a 	.word	0x02dc029a
  40183c:	02dc00a7 	.word	0x02dc00a7
  401840:	022e02dc 	.word	0x022e02dc
  401844:	f10a 0a08 	add.w	sl, sl, #8
  401848:	9b03      	ldr	r3, [sp, #12]
  40184a:	442b      	add	r3, r5
  40184c:	9303      	str	r3, [sp, #12]
  40184e:	e786      	b.n	40175e <_vfiprintf_r+0xc2>
  401850:	4659      	mov	r1, fp
  401852:	9806      	ldr	r0, [sp, #24]
  401854:	f000 fdac 	bl	4023b0 <__swsetup_r>
  401858:	bb18      	cbnz	r0, 4018a2 <_vfiprintf_r+0x206>
  40185a:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  40185e:	f001 031a 	and.w	r3, r1, #26
  401862:	2b0a      	cmp	r3, #10
  401864:	f47f af4b 	bne.w	4016fe <_vfiprintf_r+0x62>
  401868:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  40186c:	2b00      	cmp	r3, #0
  40186e:	f6ff af46 	blt.w	4016fe <_vfiprintf_r+0x62>
  401872:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  401876:	07db      	lsls	r3, r3, #31
  401878:	d405      	bmi.n	401886 <_vfiprintf_r+0x1ea>
  40187a:	058f      	lsls	r7, r1, #22
  40187c:	d403      	bmi.n	401886 <_vfiprintf_r+0x1ea>
  40187e:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  401882:	f001 fac3 	bl	402e0c <__retarget_lock_release_recursive>
  401886:	462b      	mov	r3, r5
  401888:	4642      	mov	r2, r8
  40188a:	4659      	mov	r1, fp
  40188c:	9806      	ldr	r0, [sp, #24]
  40188e:	f000 fd4d 	bl	40232c <__sbprintf>
  401892:	9003      	str	r0, [sp, #12]
  401894:	9803      	ldr	r0, [sp, #12]
  401896:	b02d      	add	sp, #180	; 0xb4
  401898:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40189c:	f000 fef4 	bl	402688 <__sinit>
  4018a0:	e709      	b.n	4016b6 <_vfiprintf_r+0x1a>
  4018a2:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4018a6:	07d9      	lsls	r1, r3, #31
  4018a8:	d404      	bmi.n	4018b4 <_vfiprintf_r+0x218>
  4018aa:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  4018ae:	059a      	lsls	r2, r3, #22
  4018b0:	f140 84aa 	bpl.w	402208 <_vfiprintf_r+0xb6c>
  4018b4:	f04f 33ff 	mov.w	r3, #4294967295
  4018b8:	9303      	str	r3, [sp, #12]
  4018ba:	9803      	ldr	r0, [sp, #12]
  4018bc:	b02d      	add	sp, #180	; 0xb4
  4018be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4018c2:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  4018c6:	f001 fa9f 	bl	402e08 <__retarget_lock_acquire_recursive>
  4018ca:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  4018ce:	b281      	uxth	r1, r0
  4018d0:	e6fb      	b.n	4016ca <_vfiprintf_r+0x2e>
  4018d2:	4276      	negs	r6, r6
  4018d4:	9207      	str	r2, [sp, #28]
  4018d6:	f043 0304 	orr.w	r3, r3, #4
  4018da:	f898 2000 	ldrb.w	r2, [r8]
  4018de:	e74f      	b.n	401780 <_vfiprintf_r+0xe4>
  4018e0:	9608      	str	r6, [sp, #32]
  4018e2:	069e      	lsls	r6, r3, #26
  4018e4:	f100 8450 	bmi.w	402188 <_vfiprintf_r+0xaec>
  4018e8:	9907      	ldr	r1, [sp, #28]
  4018ea:	06dd      	lsls	r5, r3, #27
  4018ec:	460a      	mov	r2, r1
  4018ee:	f100 83ef 	bmi.w	4020d0 <_vfiprintf_r+0xa34>
  4018f2:	0658      	lsls	r0, r3, #25
  4018f4:	f140 83ec 	bpl.w	4020d0 <_vfiprintf_r+0xa34>
  4018f8:	880e      	ldrh	r6, [r1, #0]
  4018fa:	3104      	adds	r1, #4
  4018fc:	2700      	movs	r7, #0
  4018fe:	2201      	movs	r2, #1
  401900:	9107      	str	r1, [sp, #28]
  401902:	f04f 0100 	mov.w	r1, #0
  401906:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  40190a:	2500      	movs	r5, #0
  40190c:	1c61      	adds	r1, r4, #1
  40190e:	f000 8116 	beq.w	401b3e <_vfiprintf_r+0x4a2>
  401912:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  401916:	9102      	str	r1, [sp, #8]
  401918:	ea56 0107 	orrs.w	r1, r6, r7
  40191c:	f040 8114 	bne.w	401b48 <_vfiprintf_r+0x4ac>
  401920:	2c00      	cmp	r4, #0
  401922:	f040 835c 	bne.w	401fde <_vfiprintf_r+0x942>
  401926:	2a00      	cmp	r2, #0
  401928:	f040 83b7 	bne.w	40209a <_vfiprintf_r+0x9fe>
  40192c:	f013 0301 	ands.w	r3, r3, #1
  401930:	9305      	str	r3, [sp, #20]
  401932:	f000 8457 	beq.w	4021e4 <_vfiprintf_r+0xb48>
  401936:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  40193a:	2330      	movs	r3, #48	; 0x30
  40193c:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  401940:	9b05      	ldr	r3, [sp, #20]
  401942:	42a3      	cmp	r3, r4
  401944:	bfb8      	it	lt
  401946:	4623      	movlt	r3, r4
  401948:	9301      	str	r3, [sp, #4]
  40194a:	b10d      	cbz	r5, 401950 <_vfiprintf_r+0x2b4>
  40194c:	3301      	adds	r3, #1
  40194e:	9301      	str	r3, [sp, #4]
  401950:	9b02      	ldr	r3, [sp, #8]
  401952:	f013 0302 	ands.w	r3, r3, #2
  401956:	9309      	str	r3, [sp, #36]	; 0x24
  401958:	d002      	beq.n	401960 <_vfiprintf_r+0x2c4>
  40195a:	9b01      	ldr	r3, [sp, #4]
  40195c:	3302      	adds	r3, #2
  40195e:	9301      	str	r3, [sp, #4]
  401960:	9b02      	ldr	r3, [sp, #8]
  401962:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  401966:	930a      	str	r3, [sp, #40]	; 0x28
  401968:	f040 8217 	bne.w	401d9a <_vfiprintf_r+0x6fe>
  40196c:	9b08      	ldr	r3, [sp, #32]
  40196e:	9a01      	ldr	r2, [sp, #4]
  401970:	1a9d      	subs	r5, r3, r2
  401972:	2d00      	cmp	r5, #0
  401974:	f340 8211 	ble.w	401d9a <_vfiprintf_r+0x6fe>
  401978:	2d10      	cmp	r5, #16
  40197a:	f340 8490 	ble.w	40229e <_vfiprintf_r+0xc02>
  40197e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  401980:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401982:	4ec4      	ldr	r6, [pc, #784]	; (401c94 <_vfiprintf_r+0x5f8>)
  401984:	46d6      	mov	lr, sl
  401986:	2710      	movs	r7, #16
  401988:	46a2      	mov	sl, r4
  40198a:	4619      	mov	r1, r3
  40198c:	9c06      	ldr	r4, [sp, #24]
  40198e:	e007      	b.n	4019a0 <_vfiprintf_r+0x304>
  401990:	f101 0c02 	add.w	ip, r1, #2
  401994:	f10e 0e08 	add.w	lr, lr, #8
  401998:	4601      	mov	r1, r0
  40199a:	3d10      	subs	r5, #16
  40199c:	2d10      	cmp	r5, #16
  40199e:	dd11      	ble.n	4019c4 <_vfiprintf_r+0x328>
  4019a0:	1c48      	adds	r0, r1, #1
  4019a2:	3210      	adds	r2, #16
  4019a4:	2807      	cmp	r0, #7
  4019a6:	9211      	str	r2, [sp, #68]	; 0x44
  4019a8:	e88e 00c0 	stmia.w	lr, {r6, r7}
  4019ac:	9010      	str	r0, [sp, #64]	; 0x40
  4019ae:	ddef      	ble.n	401990 <_vfiprintf_r+0x2f4>
  4019b0:	2a00      	cmp	r2, #0
  4019b2:	f040 81e4 	bne.w	401d7e <_vfiprintf_r+0x6e2>
  4019b6:	3d10      	subs	r5, #16
  4019b8:	2d10      	cmp	r5, #16
  4019ba:	4611      	mov	r1, r2
  4019bc:	f04f 0c01 	mov.w	ip, #1
  4019c0:	46ce      	mov	lr, r9
  4019c2:	dced      	bgt.n	4019a0 <_vfiprintf_r+0x304>
  4019c4:	4654      	mov	r4, sl
  4019c6:	4661      	mov	r1, ip
  4019c8:	46f2      	mov	sl, lr
  4019ca:	442a      	add	r2, r5
  4019cc:	2907      	cmp	r1, #7
  4019ce:	9211      	str	r2, [sp, #68]	; 0x44
  4019d0:	f8ca 6000 	str.w	r6, [sl]
  4019d4:	f8ca 5004 	str.w	r5, [sl, #4]
  4019d8:	9110      	str	r1, [sp, #64]	; 0x40
  4019da:	f300 82ec 	bgt.w	401fb6 <_vfiprintf_r+0x91a>
  4019de:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4019e2:	f10a 0a08 	add.w	sl, sl, #8
  4019e6:	1c48      	adds	r0, r1, #1
  4019e8:	2d00      	cmp	r5, #0
  4019ea:	f040 81de 	bne.w	401daa <_vfiprintf_r+0x70e>
  4019ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4019f0:	2b00      	cmp	r3, #0
  4019f2:	f000 81f8 	beq.w	401de6 <_vfiprintf_r+0x74a>
  4019f6:	3202      	adds	r2, #2
  4019f8:	a90e      	add	r1, sp, #56	; 0x38
  4019fa:	2302      	movs	r3, #2
  4019fc:	2807      	cmp	r0, #7
  4019fe:	9211      	str	r2, [sp, #68]	; 0x44
  401a00:	9010      	str	r0, [sp, #64]	; 0x40
  401a02:	e88a 000a 	stmia.w	sl, {r1, r3}
  401a06:	f340 81ea 	ble.w	401dde <_vfiprintf_r+0x742>
  401a0a:	2a00      	cmp	r2, #0
  401a0c:	f040 838c 	bne.w	402128 <_vfiprintf_r+0xa8c>
  401a10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401a12:	2b80      	cmp	r3, #128	; 0x80
  401a14:	f04f 0001 	mov.w	r0, #1
  401a18:	4611      	mov	r1, r2
  401a1a:	46ca      	mov	sl, r9
  401a1c:	f040 81e7 	bne.w	401dee <_vfiprintf_r+0x752>
  401a20:	9b08      	ldr	r3, [sp, #32]
  401a22:	9d01      	ldr	r5, [sp, #4]
  401a24:	1b5e      	subs	r6, r3, r5
  401a26:	2e00      	cmp	r6, #0
  401a28:	f340 81e1 	ble.w	401dee <_vfiprintf_r+0x752>
  401a2c:	2e10      	cmp	r6, #16
  401a2e:	4d9a      	ldr	r5, [pc, #616]	; (401c98 <_vfiprintf_r+0x5fc>)
  401a30:	f340 8450 	ble.w	4022d4 <_vfiprintf_r+0xc38>
  401a34:	46d4      	mov	ip, sl
  401a36:	2710      	movs	r7, #16
  401a38:	46a2      	mov	sl, r4
  401a3a:	9c06      	ldr	r4, [sp, #24]
  401a3c:	e007      	b.n	401a4e <_vfiprintf_r+0x3b2>
  401a3e:	f101 0e02 	add.w	lr, r1, #2
  401a42:	f10c 0c08 	add.w	ip, ip, #8
  401a46:	4601      	mov	r1, r0
  401a48:	3e10      	subs	r6, #16
  401a4a:	2e10      	cmp	r6, #16
  401a4c:	dd11      	ble.n	401a72 <_vfiprintf_r+0x3d6>
  401a4e:	1c48      	adds	r0, r1, #1
  401a50:	3210      	adds	r2, #16
  401a52:	2807      	cmp	r0, #7
  401a54:	9211      	str	r2, [sp, #68]	; 0x44
  401a56:	e88c 00a0 	stmia.w	ip, {r5, r7}
  401a5a:	9010      	str	r0, [sp, #64]	; 0x40
  401a5c:	ddef      	ble.n	401a3e <_vfiprintf_r+0x3a2>
  401a5e:	2a00      	cmp	r2, #0
  401a60:	f040 829d 	bne.w	401f9e <_vfiprintf_r+0x902>
  401a64:	3e10      	subs	r6, #16
  401a66:	2e10      	cmp	r6, #16
  401a68:	f04f 0e01 	mov.w	lr, #1
  401a6c:	4611      	mov	r1, r2
  401a6e:	46cc      	mov	ip, r9
  401a70:	dced      	bgt.n	401a4e <_vfiprintf_r+0x3b2>
  401a72:	4654      	mov	r4, sl
  401a74:	46e2      	mov	sl, ip
  401a76:	4432      	add	r2, r6
  401a78:	f1be 0f07 	cmp.w	lr, #7
  401a7c:	9211      	str	r2, [sp, #68]	; 0x44
  401a7e:	e88a 0060 	stmia.w	sl, {r5, r6}
  401a82:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  401a86:	f300 8369 	bgt.w	40215c <_vfiprintf_r+0xac0>
  401a8a:	f10a 0a08 	add.w	sl, sl, #8
  401a8e:	f10e 0001 	add.w	r0, lr, #1
  401a92:	4671      	mov	r1, lr
  401a94:	e1ab      	b.n	401dee <_vfiprintf_r+0x752>
  401a96:	9608      	str	r6, [sp, #32]
  401a98:	f013 0220 	ands.w	r2, r3, #32
  401a9c:	f040 838c 	bne.w	4021b8 <_vfiprintf_r+0xb1c>
  401aa0:	f013 0110 	ands.w	r1, r3, #16
  401aa4:	f040 831a 	bne.w	4020dc <_vfiprintf_r+0xa40>
  401aa8:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  401aac:	f000 8316 	beq.w	4020dc <_vfiprintf_r+0xa40>
  401ab0:	9807      	ldr	r0, [sp, #28]
  401ab2:	460a      	mov	r2, r1
  401ab4:	4601      	mov	r1, r0
  401ab6:	3104      	adds	r1, #4
  401ab8:	8806      	ldrh	r6, [r0, #0]
  401aba:	9107      	str	r1, [sp, #28]
  401abc:	2700      	movs	r7, #0
  401abe:	e720      	b.n	401902 <_vfiprintf_r+0x266>
  401ac0:	9608      	str	r6, [sp, #32]
  401ac2:	f043 0310 	orr.w	r3, r3, #16
  401ac6:	e7e7      	b.n	401a98 <_vfiprintf_r+0x3fc>
  401ac8:	9608      	str	r6, [sp, #32]
  401aca:	f043 0310 	orr.w	r3, r3, #16
  401ace:	e708      	b.n	4018e2 <_vfiprintf_r+0x246>
  401ad0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  401ad4:	f898 2000 	ldrb.w	r2, [r8]
  401ad8:	e652      	b.n	401780 <_vfiprintf_r+0xe4>
  401ada:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  401ade:	2600      	movs	r6, #0
  401ae0:	f818 2b01 	ldrb.w	r2, [r8], #1
  401ae4:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  401ae8:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  401aec:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  401af0:	2909      	cmp	r1, #9
  401af2:	d9f5      	bls.n	401ae0 <_vfiprintf_r+0x444>
  401af4:	e646      	b.n	401784 <_vfiprintf_r+0xe8>
  401af6:	9608      	str	r6, [sp, #32]
  401af8:	2800      	cmp	r0, #0
  401afa:	f040 8408 	bne.w	40230e <_vfiprintf_r+0xc72>
  401afe:	f043 0310 	orr.w	r3, r3, #16
  401b02:	069e      	lsls	r6, r3, #26
  401b04:	f100 834c 	bmi.w	4021a0 <_vfiprintf_r+0xb04>
  401b08:	06dd      	lsls	r5, r3, #27
  401b0a:	f100 82f3 	bmi.w	4020f4 <_vfiprintf_r+0xa58>
  401b0e:	0658      	lsls	r0, r3, #25
  401b10:	f140 82f0 	bpl.w	4020f4 <_vfiprintf_r+0xa58>
  401b14:	9d07      	ldr	r5, [sp, #28]
  401b16:	f9b5 6000 	ldrsh.w	r6, [r5]
  401b1a:	462a      	mov	r2, r5
  401b1c:	17f7      	asrs	r7, r6, #31
  401b1e:	3204      	adds	r2, #4
  401b20:	4630      	mov	r0, r6
  401b22:	4639      	mov	r1, r7
  401b24:	9207      	str	r2, [sp, #28]
  401b26:	2800      	cmp	r0, #0
  401b28:	f171 0200 	sbcs.w	r2, r1, #0
  401b2c:	f2c0 835d 	blt.w	4021ea <_vfiprintf_r+0xb4e>
  401b30:	1c61      	adds	r1, r4, #1
  401b32:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401b36:	f04f 0201 	mov.w	r2, #1
  401b3a:	f47f aeea 	bne.w	401912 <_vfiprintf_r+0x276>
  401b3e:	ea56 0107 	orrs.w	r1, r6, r7
  401b42:	f000 824d 	beq.w	401fe0 <_vfiprintf_r+0x944>
  401b46:	9302      	str	r3, [sp, #8]
  401b48:	2a01      	cmp	r2, #1
  401b4a:	f000 828c 	beq.w	402066 <_vfiprintf_r+0x9ca>
  401b4e:	2a02      	cmp	r2, #2
  401b50:	f040 825c 	bne.w	40200c <_vfiprintf_r+0x970>
  401b54:	980b      	ldr	r0, [sp, #44]	; 0x2c
  401b56:	46cb      	mov	fp, r9
  401b58:	0933      	lsrs	r3, r6, #4
  401b5a:	f006 010f 	and.w	r1, r6, #15
  401b5e:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  401b62:	093a      	lsrs	r2, r7, #4
  401b64:	461e      	mov	r6, r3
  401b66:	4617      	mov	r7, r2
  401b68:	5c43      	ldrb	r3, [r0, r1]
  401b6a:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  401b6e:	ea56 0307 	orrs.w	r3, r6, r7
  401b72:	d1f1      	bne.n	401b58 <_vfiprintf_r+0x4bc>
  401b74:	eba9 030b 	sub.w	r3, r9, fp
  401b78:	9305      	str	r3, [sp, #20]
  401b7a:	e6e1      	b.n	401940 <_vfiprintf_r+0x2a4>
  401b7c:	2800      	cmp	r0, #0
  401b7e:	f040 83c0 	bne.w	402302 <_vfiprintf_r+0xc66>
  401b82:	0699      	lsls	r1, r3, #26
  401b84:	f100 8367 	bmi.w	402256 <_vfiprintf_r+0xbba>
  401b88:	06da      	lsls	r2, r3, #27
  401b8a:	f100 80f1 	bmi.w	401d70 <_vfiprintf_r+0x6d4>
  401b8e:	065b      	lsls	r3, r3, #25
  401b90:	f140 80ee 	bpl.w	401d70 <_vfiprintf_r+0x6d4>
  401b94:	9a07      	ldr	r2, [sp, #28]
  401b96:	6813      	ldr	r3, [r2, #0]
  401b98:	3204      	adds	r2, #4
  401b9a:	9207      	str	r2, [sp, #28]
  401b9c:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  401ba0:	801a      	strh	r2, [r3, #0]
  401ba2:	e5b8      	b.n	401716 <_vfiprintf_r+0x7a>
  401ba4:	9807      	ldr	r0, [sp, #28]
  401ba6:	4a3d      	ldr	r2, [pc, #244]	; (401c9c <_vfiprintf_r+0x600>)
  401ba8:	9608      	str	r6, [sp, #32]
  401baa:	920b      	str	r2, [sp, #44]	; 0x2c
  401bac:	6806      	ldr	r6, [r0, #0]
  401bae:	2278      	movs	r2, #120	; 0x78
  401bb0:	2130      	movs	r1, #48	; 0x30
  401bb2:	3004      	adds	r0, #4
  401bb4:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  401bb8:	f043 0302 	orr.w	r3, r3, #2
  401bbc:	9007      	str	r0, [sp, #28]
  401bbe:	2700      	movs	r7, #0
  401bc0:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  401bc4:	2202      	movs	r2, #2
  401bc6:	e69c      	b.n	401902 <_vfiprintf_r+0x266>
  401bc8:	9608      	str	r6, [sp, #32]
  401bca:	2800      	cmp	r0, #0
  401bcc:	d099      	beq.n	401b02 <_vfiprintf_r+0x466>
  401bce:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  401bd2:	e796      	b.n	401b02 <_vfiprintf_r+0x466>
  401bd4:	f898 2000 	ldrb.w	r2, [r8]
  401bd8:	2d00      	cmp	r5, #0
  401bda:	f47f add1 	bne.w	401780 <_vfiprintf_r+0xe4>
  401bde:	2001      	movs	r0, #1
  401be0:	2520      	movs	r5, #32
  401be2:	e5cd      	b.n	401780 <_vfiprintf_r+0xe4>
  401be4:	f043 0301 	orr.w	r3, r3, #1
  401be8:	f898 2000 	ldrb.w	r2, [r8]
  401bec:	e5c8      	b.n	401780 <_vfiprintf_r+0xe4>
  401bee:	9608      	str	r6, [sp, #32]
  401bf0:	2800      	cmp	r0, #0
  401bf2:	f040 8393 	bne.w	40231c <_vfiprintf_r+0xc80>
  401bf6:	4929      	ldr	r1, [pc, #164]	; (401c9c <_vfiprintf_r+0x600>)
  401bf8:	910b      	str	r1, [sp, #44]	; 0x2c
  401bfa:	069f      	lsls	r7, r3, #26
  401bfc:	f100 82e8 	bmi.w	4021d0 <_vfiprintf_r+0xb34>
  401c00:	9807      	ldr	r0, [sp, #28]
  401c02:	06de      	lsls	r6, r3, #27
  401c04:	4601      	mov	r1, r0
  401c06:	f100 8270 	bmi.w	4020ea <_vfiprintf_r+0xa4e>
  401c0a:	065d      	lsls	r5, r3, #25
  401c0c:	f140 826d 	bpl.w	4020ea <_vfiprintf_r+0xa4e>
  401c10:	3104      	adds	r1, #4
  401c12:	8806      	ldrh	r6, [r0, #0]
  401c14:	9107      	str	r1, [sp, #28]
  401c16:	2700      	movs	r7, #0
  401c18:	07d8      	lsls	r0, r3, #31
  401c1a:	f140 8222 	bpl.w	402062 <_vfiprintf_r+0x9c6>
  401c1e:	ea56 0107 	orrs.w	r1, r6, r7
  401c22:	f000 821e 	beq.w	402062 <_vfiprintf_r+0x9c6>
  401c26:	2130      	movs	r1, #48	; 0x30
  401c28:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  401c2c:	f043 0302 	orr.w	r3, r3, #2
  401c30:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  401c34:	2202      	movs	r2, #2
  401c36:	e664      	b.n	401902 <_vfiprintf_r+0x266>
  401c38:	9608      	str	r6, [sp, #32]
  401c3a:	2800      	cmp	r0, #0
  401c3c:	f040 836b 	bne.w	402316 <_vfiprintf_r+0xc7a>
  401c40:	4917      	ldr	r1, [pc, #92]	; (401ca0 <_vfiprintf_r+0x604>)
  401c42:	910b      	str	r1, [sp, #44]	; 0x2c
  401c44:	e7d9      	b.n	401bfa <_vfiprintf_r+0x55e>
  401c46:	9907      	ldr	r1, [sp, #28]
  401c48:	9608      	str	r6, [sp, #32]
  401c4a:	680a      	ldr	r2, [r1, #0]
  401c4c:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  401c50:	f04f 0000 	mov.w	r0, #0
  401c54:	460a      	mov	r2, r1
  401c56:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  401c5a:	3204      	adds	r2, #4
  401c5c:	2001      	movs	r0, #1
  401c5e:	9001      	str	r0, [sp, #4]
  401c60:	9207      	str	r2, [sp, #28]
  401c62:	9005      	str	r0, [sp, #20]
  401c64:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  401c68:	9302      	str	r3, [sp, #8]
  401c6a:	2400      	movs	r4, #0
  401c6c:	e670      	b.n	401950 <_vfiprintf_r+0x2b4>
  401c6e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  401c72:	f898 2000 	ldrb.w	r2, [r8]
  401c76:	e583      	b.n	401780 <_vfiprintf_r+0xe4>
  401c78:	f898 2000 	ldrb.w	r2, [r8]
  401c7c:	2a6c      	cmp	r2, #108	; 0x6c
  401c7e:	bf03      	ittte	eq
  401c80:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  401c84:	f043 0320 	orreq.w	r3, r3, #32
  401c88:	f108 0801 	addeq.w	r8, r8, #1
  401c8c:	f043 0310 	orrne.w	r3, r3, #16
  401c90:	e576      	b.n	401780 <_vfiprintf_r+0xe4>
  401c92:	bf00      	nop
  401c94:	0040438c 	.word	0x0040438c
  401c98:	0040439c 	.word	0x0040439c
  401c9c:	00404370 	.word	0x00404370
  401ca0:	0040435c 	.word	0x0040435c
  401ca4:	9907      	ldr	r1, [sp, #28]
  401ca6:	680e      	ldr	r6, [r1, #0]
  401ca8:	460a      	mov	r2, r1
  401caa:	2e00      	cmp	r6, #0
  401cac:	f102 0204 	add.w	r2, r2, #4
  401cb0:	f6ff ae0f 	blt.w	4018d2 <_vfiprintf_r+0x236>
  401cb4:	9207      	str	r2, [sp, #28]
  401cb6:	f898 2000 	ldrb.w	r2, [r8]
  401cba:	e561      	b.n	401780 <_vfiprintf_r+0xe4>
  401cbc:	f898 2000 	ldrb.w	r2, [r8]
  401cc0:	2001      	movs	r0, #1
  401cc2:	252b      	movs	r5, #43	; 0x2b
  401cc4:	e55c      	b.n	401780 <_vfiprintf_r+0xe4>
  401cc6:	9907      	ldr	r1, [sp, #28]
  401cc8:	9608      	str	r6, [sp, #32]
  401cca:	f8d1 b000 	ldr.w	fp, [r1]
  401cce:	f04f 0200 	mov.w	r2, #0
  401cd2:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  401cd6:	1d0e      	adds	r6, r1, #4
  401cd8:	f1bb 0f00 	cmp.w	fp, #0
  401cdc:	f000 82e5 	beq.w	4022aa <_vfiprintf_r+0xc0e>
  401ce0:	1c67      	adds	r7, r4, #1
  401ce2:	f000 82c4 	beq.w	40226e <_vfiprintf_r+0xbd2>
  401ce6:	4622      	mov	r2, r4
  401ce8:	2100      	movs	r1, #0
  401cea:	4658      	mov	r0, fp
  401cec:	9301      	str	r3, [sp, #4]
  401cee:	f001 fbcf 	bl	403490 <memchr>
  401cf2:	9b01      	ldr	r3, [sp, #4]
  401cf4:	2800      	cmp	r0, #0
  401cf6:	f000 82e5 	beq.w	4022c4 <_vfiprintf_r+0xc28>
  401cfa:	eba0 020b 	sub.w	r2, r0, fp
  401cfe:	9205      	str	r2, [sp, #20]
  401d00:	9607      	str	r6, [sp, #28]
  401d02:	9302      	str	r3, [sp, #8]
  401d04:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401d08:	2400      	movs	r4, #0
  401d0a:	e619      	b.n	401940 <_vfiprintf_r+0x2a4>
  401d0c:	f898 2000 	ldrb.w	r2, [r8]
  401d10:	2a2a      	cmp	r2, #42	; 0x2a
  401d12:	f108 0701 	add.w	r7, r8, #1
  401d16:	f000 82e9 	beq.w	4022ec <_vfiprintf_r+0xc50>
  401d1a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  401d1e:	2909      	cmp	r1, #9
  401d20:	46b8      	mov	r8, r7
  401d22:	f04f 0400 	mov.w	r4, #0
  401d26:	f63f ad2d 	bhi.w	401784 <_vfiprintf_r+0xe8>
  401d2a:	f818 2b01 	ldrb.w	r2, [r8], #1
  401d2e:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  401d32:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  401d36:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  401d3a:	2909      	cmp	r1, #9
  401d3c:	d9f5      	bls.n	401d2a <_vfiprintf_r+0x68e>
  401d3e:	e521      	b.n	401784 <_vfiprintf_r+0xe8>
  401d40:	f043 0320 	orr.w	r3, r3, #32
  401d44:	f898 2000 	ldrb.w	r2, [r8]
  401d48:	e51a      	b.n	401780 <_vfiprintf_r+0xe4>
  401d4a:	9608      	str	r6, [sp, #32]
  401d4c:	2800      	cmp	r0, #0
  401d4e:	f040 82db 	bne.w	402308 <_vfiprintf_r+0xc6c>
  401d52:	2a00      	cmp	r2, #0
  401d54:	f000 80e7 	beq.w	401f26 <_vfiprintf_r+0x88a>
  401d58:	2101      	movs	r1, #1
  401d5a:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  401d5e:	f04f 0200 	mov.w	r2, #0
  401d62:	9101      	str	r1, [sp, #4]
  401d64:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  401d68:	9105      	str	r1, [sp, #20]
  401d6a:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  401d6e:	e77b      	b.n	401c68 <_vfiprintf_r+0x5cc>
  401d70:	9a07      	ldr	r2, [sp, #28]
  401d72:	6813      	ldr	r3, [r2, #0]
  401d74:	3204      	adds	r2, #4
  401d76:	9207      	str	r2, [sp, #28]
  401d78:	9a03      	ldr	r2, [sp, #12]
  401d7a:	601a      	str	r2, [r3, #0]
  401d7c:	e4cb      	b.n	401716 <_vfiprintf_r+0x7a>
  401d7e:	aa0f      	add	r2, sp, #60	; 0x3c
  401d80:	9904      	ldr	r1, [sp, #16]
  401d82:	4620      	mov	r0, r4
  401d84:	f7ff fc4a 	bl	40161c <__sprint_r.part.0>
  401d88:	2800      	cmp	r0, #0
  401d8a:	f040 8139 	bne.w	402000 <_vfiprintf_r+0x964>
  401d8e:	9910      	ldr	r1, [sp, #64]	; 0x40
  401d90:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401d92:	f101 0c01 	add.w	ip, r1, #1
  401d96:	46ce      	mov	lr, r9
  401d98:	e5ff      	b.n	40199a <_vfiprintf_r+0x2fe>
  401d9a:	9910      	ldr	r1, [sp, #64]	; 0x40
  401d9c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401d9e:	1c48      	adds	r0, r1, #1
  401da0:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401da4:	2d00      	cmp	r5, #0
  401da6:	f43f ae22 	beq.w	4019ee <_vfiprintf_r+0x352>
  401daa:	3201      	adds	r2, #1
  401dac:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  401db0:	2101      	movs	r1, #1
  401db2:	2807      	cmp	r0, #7
  401db4:	9211      	str	r2, [sp, #68]	; 0x44
  401db6:	9010      	str	r0, [sp, #64]	; 0x40
  401db8:	f8ca 5000 	str.w	r5, [sl]
  401dbc:	f8ca 1004 	str.w	r1, [sl, #4]
  401dc0:	f340 8108 	ble.w	401fd4 <_vfiprintf_r+0x938>
  401dc4:	2a00      	cmp	r2, #0
  401dc6:	f040 81bc 	bne.w	402142 <_vfiprintf_r+0xaa6>
  401dca:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401dcc:	2b00      	cmp	r3, #0
  401dce:	f43f ae1f 	beq.w	401a10 <_vfiprintf_r+0x374>
  401dd2:	ab0e      	add	r3, sp, #56	; 0x38
  401dd4:	2202      	movs	r2, #2
  401dd6:	4608      	mov	r0, r1
  401dd8:	931c      	str	r3, [sp, #112]	; 0x70
  401dda:	921d      	str	r2, [sp, #116]	; 0x74
  401ddc:	46ca      	mov	sl, r9
  401dde:	4601      	mov	r1, r0
  401de0:	f10a 0a08 	add.w	sl, sl, #8
  401de4:	3001      	adds	r0, #1
  401de6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401de8:	2b80      	cmp	r3, #128	; 0x80
  401dea:	f43f ae19 	beq.w	401a20 <_vfiprintf_r+0x384>
  401dee:	9b05      	ldr	r3, [sp, #20]
  401df0:	1ae4      	subs	r4, r4, r3
  401df2:	2c00      	cmp	r4, #0
  401df4:	dd2e      	ble.n	401e54 <_vfiprintf_r+0x7b8>
  401df6:	2c10      	cmp	r4, #16
  401df8:	4db3      	ldr	r5, [pc, #716]	; (4020c8 <_vfiprintf_r+0xa2c>)
  401dfa:	dd1e      	ble.n	401e3a <_vfiprintf_r+0x79e>
  401dfc:	46d6      	mov	lr, sl
  401dfe:	2610      	movs	r6, #16
  401e00:	9f06      	ldr	r7, [sp, #24]
  401e02:	f8dd a010 	ldr.w	sl, [sp, #16]
  401e06:	e006      	b.n	401e16 <_vfiprintf_r+0x77a>
  401e08:	1c88      	adds	r0, r1, #2
  401e0a:	f10e 0e08 	add.w	lr, lr, #8
  401e0e:	4619      	mov	r1, r3
  401e10:	3c10      	subs	r4, #16
  401e12:	2c10      	cmp	r4, #16
  401e14:	dd10      	ble.n	401e38 <_vfiprintf_r+0x79c>
  401e16:	1c4b      	adds	r3, r1, #1
  401e18:	3210      	adds	r2, #16
  401e1a:	2b07      	cmp	r3, #7
  401e1c:	9211      	str	r2, [sp, #68]	; 0x44
  401e1e:	e88e 0060 	stmia.w	lr, {r5, r6}
  401e22:	9310      	str	r3, [sp, #64]	; 0x40
  401e24:	ddf0      	ble.n	401e08 <_vfiprintf_r+0x76c>
  401e26:	2a00      	cmp	r2, #0
  401e28:	d165      	bne.n	401ef6 <_vfiprintf_r+0x85a>
  401e2a:	3c10      	subs	r4, #16
  401e2c:	2c10      	cmp	r4, #16
  401e2e:	f04f 0001 	mov.w	r0, #1
  401e32:	4611      	mov	r1, r2
  401e34:	46ce      	mov	lr, r9
  401e36:	dcee      	bgt.n	401e16 <_vfiprintf_r+0x77a>
  401e38:	46f2      	mov	sl, lr
  401e3a:	4422      	add	r2, r4
  401e3c:	2807      	cmp	r0, #7
  401e3e:	9211      	str	r2, [sp, #68]	; 0x44
  401e40:	f8ca 5000 	str.w	r5, [sl]
  401e44:	f8ca 4004 	str.w	r4, [sl, #4]
  401e48:	9010      	str	r0, [sp, #64]	; 0x40
  401e4a:	f300 8085 	bgt.w	401f58 <_vfiprintf_r+0x8bc>
  401e4e:	f10a 0a08 	add.w	sl, sl, #8
  401e52:	3001      	adds	r0, #1
  401e54:	9905      	ldr	r1, [sp, #20]
  401e56:	f8ca b000 	str.w	fp, [sl]
  401e5a:	440a      	add	r2, r1
  401e5c:	2807      	cmp	r0, #7
  401e5e:	9211      	str	r2, [sp, #68]	; 0x44
  401e60:	f8ca 1004 	str.w	r1, [sl, #4]
  401e64:	9010      	str	r0, [sp, #64]	; 0x40
  401e66:	f340 8082 	ble.w	401f6e <_vfiprintf_r+0x8d2>
  401e6a:	2a00      	cmp	r2, #0
  401e6c:	f040 8118 	bne.w	4020a0 <_vfiprintf_r+0xa04>
  401e70:	9b02      	ldr	r3, [sp, #8]
  401e72:	9210      	str	r2, [sp, #64]	; 0x40
  401e74:	0758      	lsls	r0, r3, #29
  401e76:	d535      	bpl.n	401ee4 <_vfiprintf_r+0x848>
  401e78:	9b08      	ldr	r3, [sp, #32]
  401e7a:	9901      	ldr	r1, [sp, #4]
  401e7c:	1a5c      	subs	r4, r3, r1
  401e7e:	2c00      	cmp	r4, #0
  401e80:	f340 80e7 	ble.w	402052 <_vfiprintf_r+0x9b6>
  401e84:	46ca      	mov	sl, r9
  401e86:	2c10      	cmp	r4, #16
  401e88:	f340 8218 	ble.w	4022bc <_vfiprintf_r+0xc20>
  401e8c:	9910      	ldr	r1, [sp, #64]	; 0x40
  401e8e:	4e8f      	ldr	r6, [pc, #572]	; (4020cc <_vfiprintf_r+0xa30>)
  401e90:	9f06      	ldr	r7, [sp, #24]
  401e92:	f8dd b010 	ldr.w	fp, [sp, #16]
  401e96:	2510      	movs	r5, #16
  401e98:	e006      	b.n	401ea8 <_vfiprintf_r+0x80c>
  401e9a:	1c88      	adds	r0, r1, #2
  401e9c:	f10a 0a08 	add.w	sl, sl, #8
  401ea0:	4619      	mov	r1, r3
  401ea2:	3c10      	subs	r4, #16
  401ea4:	2c10      	cmp	r4, #16
  401ea6:	dd11      	ble.n	401ecc <_vfiprintf_r+0x830>
  401ea8:	1c4b      	adds	r3, r1, #1
  401eaa:	3210      	adds	r2, #16
  401eac:	2b07      	cmp	r3, #7
  401eae:	9211      	str	r2, [sp, #68]	; 0x44
  401eb0:	f8ca 6000 	str.w	r6, [sl]
  401eb4:	f8ca 5004 	str.w	r5, [sl, #4]
  401eb8:	9310      	str	r3, [sp, #64]	; 0x40
  401eba:	ddee      	ble.n	401e9a <_vfiprintf_r+0x7fe>
  401ebc:	bb42      	cbnz	r2, 401f10 <_vfiprintf_r+0x874>
  401ebe:	3c10      	subs	r4, #16
  401ec0:	2c10      	cmp	r4, #16
  401ec2:	f04f 0001 	mov.w	r0, #1
  401ec6:	4611      	mov	r1, r2
  401ec8:	46ca      	mov	sl, r9
  401eca:	dced      	bgt.n	401ea8 <_vfiprintf_r+0x80c>
  401ecc:	4422      	add	r2, r4
  401ece:	2807      	cmp	r0, #7
  401ed0:	9211      	str	r2, [sp, #68]	; 0x44
  401ed2:	f8ca 6000 	str.w	r6, [sl]
  401ed6:	f8ca 4004 	str.w	r4, [sl, #4]
  401eda:	9010      	str	r0, [sp, #64]	; 0x40
  401edc:	dd51      	ble.n	401f82 <_vfiprintf_r+0x8e6>
  401ede:	2a00      	cmp	r2, #0
  401ee0:	f040 819b 	bne.w	40221a <_vfiprintf_r+0xb7e>
  401ee4:	9b03      	ldr	r3, [sp, #12]
  401ee6:	9a08      	ldr	r2, [sp, #32]
  401ee8:	9901      	ldr	r1, [sp, #4]
  401eea:	428a      	cmp	r2, r1
  401eec:	bfac      	ite	ge
  401eee:	189b      	addge	r3, r3, r2
  401ef0:	185b      	addlt	r3, r3, r1
  401ef2:	9303      	str	r3, [sp, #12]
  401ef4:	e04e      	b.n	401f94 <_vfiprintf_r+0x8f8>
  401ef6:	aa0f      	add	r2, sp, #60	; 0x3c
  401ef8:	4651      	mov	r1, sl
  401efa:	4638      	mov	r0, r7
  401efc:	f7ff fb8e 	bl	40161c <__sprint_r.part.0>
  401f00:	2800      	cmp	r0, #0
  401f02:	f040 813f 	bne.w	402184 <_vfiprintf_r+0xae8>
  401f06:	9910      	ldr	r1, [sp, #64]	; 0x40
  401f08:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401f0a:	1c48      	adds	r0, r1, #1
  401f0c:	46ce      	mov	lr, r9
  401f0e:	e77f      	b.n	401e10 <_vfiprintf_r+0x774>
  401f10:	aa0f      	add	r2, sp, #60	; 0x3c
  401f12:	4659      	mov	r1, fp
  401f14:	4638      	mov	r0, r7
  401f16:	f7ff fb81 	bl	40161c <__sprint_r.part.0>
  401f1a:	b960      	cbnz	r0, 401f36 <_vfiprintf_r+0x89a>
  401f1c:	9910      	ldr	r1, [sp, #64]	; 0x40
  401f1e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401f20:	1c48      	adds	r0, r1, #1
  401f22:	46ca      	mov	sl, r9
  401f24:	e7bd      	b.n	401ea2 <_vfiprintf_r+0x806>
  401f26:	9b11      	ldr	r3, [sp, #68]	; 0x44
  401f28:	f8dd b010 	ldr.w	fp, [sp, #16]
  401f2c:	2b00      	cmp	r3, #0
  401f2e:	f040 81d4 	bne.w	4022da <_vfiprintf_r+0xc3e>
  401f32:	2300      	movs	r3, #0
  401f34:	9310      	str	r3, [sp, #64]	; 0x40
  401f36:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  401f3a:	f013 0f01 	tst.w	r3, #1
  401f3e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  401f42:	d102      	bne.n	401f4a <_vfiprintf_r+0x8ae>
  401f44:	059a      	lsls	r2, r3, #22
  401f46:	f140 80de 	bpl.w	402106 <_vfiprintf_r+0xa6a>
  401f4a:	065b      	lsls	r3, r3, #25
  401f4c:	f53f acb2 	bmi.w	4018b4 <_vfiprintf_r+0x218>
  401f50:	9803      	ldr	r0, [sp, #12]
  401f52:	b02d      	add	sp, #180	; 0xb4
  401f54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401f58:	2a00      	cmp	r2, #0
  401f5a:	f040 8106 	bne.w	40216a <_vfiprintf_r+0xace>
  401f5e:	9a05      	ldr	r2, [sp, #20]
  401f60:	921d      	str	r2, [sp, #116]	; 0x74
  401f62:	2301      	movs	r3, #1
  401f64:	9211      	str	r2, [sp, #68]	; 0x44
  401f66:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  401f6a:	9310      	str	r3, [sp, #64]	; 0x40
  401f6c:	46ca      	mov	sl, r9
  401f6e:	f10a 0a08 	add.w	sl, sl, #8
  401f72:	9b02      	ldr	r3, [sp, #8]
  401f74:	0759      	lsls	r1, r3, #29
  401f76:	d504      	bpl.n	401f82 <_vfiprintf_r+0x8e6>
  401f78:	9b08      	ldr	r3, [sp, #32]
  401f7a:	9901      	ldr	r1, [sp, #4]
  401f7c:	1a5c      	subs	r4, r3, r1
  401f7e:	2c00      	cmp	r4, #0
  401f80:	dc81      	bgt.n	401e86 <_vfiprintf_r+0x7ea>
  401f82:	9b03      	ldr	r3, [sp, #12]
  401f84:	9908      	ldr	r1, [sp, #32]
  401f86:	9801      	ldr	r0, [sp, #4]
  401f88:	4281      	cmp	r1, r0
  401f8a:	bfac      	ite	ge
  401f8c:	185b      	addge	r3, r3, r1
  401f8e:	181b      	addlt	r3, r3, r0
  401f90:	9303      	str	r3, [sp, #12]
  401f92:	bb72      	cbnz	r2, 401ff2 <_vfiprintf_r+0x956>
  401f94:	2300      	movs	r3, #0
  401f96:	9310      	str	r3, [sp, #64]	; 0x40
  401f98:	46ca      	mov	sl, r9
  401f9a:	f7ff bbbc 	b.w	401716 <_vfiprintf_r+0x7a>
  401f9e:	aa0f      	add	r2, sp, #60	; 0x3c
  401fa0:	9904      	ldr	r1, [sp, #16]
  401fa2:	4620      	mov	r0, r4
  401fa4:	f7ff fb3a 	bl	40161c <__sprint_r.part.0>
  401fa8:	bb50      	cbnz	r0, 402000 <_vfiprintf_r+0x964>
  401faa:	9910      	ldr	r1, [sp, #64]	; 0x40
  401fac:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401fae:	f101 0e01 	add.w	lr, r1, #1
  401fb2:	46cc      	mov	ip, r9
  401fb4:	e548      	b.n	401a48 <_vfiprintf_r+0x3ac>
  401fb6:	2a00      	cmp	r2, #0
  401fb8:	f040 8140 	bne.w	40223c <_vfiprintf_r+0xba0>
  401fbc:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  401fc0:	2900      	cmp	r1, #0
  401fc2:	f000 811b 	beq.w	4021fc <_vfiprintf_r+0xb60>
  401fc6:	2201      	movs	r2, #1
  401fc8:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  401fcc:	4610      	mov	r0, r2
  401fce:	921d      	str	r2, [sp, #116]	; 0x74
  401fd0:	911c      	str	r1, [sp, #112]	; 0x70
  401fd2:	46ca      	mov	sl, r9
  401fd4:	4601      	mov	r1, r0
  401fd6:	f10a 0a08 	add.w	sl, sl, #8
  401fda:	3001      	adds	r0, #1
  401fdc:	e507      	b.n	4019ee <_vfiprintf_r+0x352>
  401fde:	9b02      	ldr	r3, [sp, #8]
  401fe0:	2a01      	cmp	r2, #1
  401fe2:	f000 8098 	beq.w	402116 <_vfiprintf_r+0xa7a>
  401fe6:	2a02      	cmp	r2, #2
  401fe8:	d10d      	bne.n	402006 <_vfiprintf_r+0x96a>
  401fea:	9302      	str	r3, [sp, #8]
  401fec:	2600      	movs	r6, #0
  401fee:	2700      	movs	r7, #0
  401ff0:	e5b0      	b.n	401b54 <_vfiprintf_r+0x4b8>
  401ff2:	aa0f      	add	r2, sp, #60	; 0x3c
  401ff4:	9904      	ldr	r1, [sp, #16]
  401ff6:	9806      	ldr	r0, [sp, #24]
  401ff8:	f7ff fb10 	bl	40161c <__sprint_r.part.0>
  401ffc:	2800      	cmp	r0, #0
  401ffe:	d0c9      	beq.n	401f94 <_vfiprintf_r+0x8f8>
  402000:	f8dd b010 	ldr.w	fp, [sp, #16]
  402004:	e797      	b.n	401f36 <_vfiprintf_r+0x89a>
  402006:	9302      	str	r3, [sp, #8]
  402008:	2600      	movs	r6, #0
  40200a:	2700      	movs	r7, #0
  40200c:	4649      	mov	r1, r9
  40200e:	e000      	b.n	402012 <_vfiprintf_r+0x976>
  402010:	4659      	mov	r1, fp
  402012:	08f2      	lsrs	r2, r6, #3
  402014:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  402018:	08f8      	lsrs	r0, r7, #3
  40201a:	f006 0307 	and.w	r3, r6, #7
  40201e:	4607      	mov	r7, r0
  402020:	4616      	mov	r6, r2
  402022:	3330      	adds	r3, #48	; 0x30
  402024:	ea56 0207 	orrs.w	r2, r6, r7
  402028:	f801 3c01 	strb.w	r3, [r1, #-1]
  40202c:	f101 3bff 	add.w	fp, r1, #4294967295
  402030:	d1ee      	bne.n	402010 <_vfiprintf_r+0x974>
  402032:	9a02      	ldr	r2, [sp, #8]
  402034:	07d6      	lsls	r6, r2, #31
  402036:	f57f ad9d 	bpl.w	401b74 <_vfiprintf_r+0x4d8>
  40203a:	2b30      	cmp	r3, #48	; 0x30
  40203c:	f43f ad9a 	beq.w	401b74 <_vfiprintf_r+0x4d8>
  402040:	3902      	subs	r1, #2
  402042:	2330      	movs	r3, #48	; 0x30
  402044:	f80b 3c01 	strb.w	r3, [fp, #-1]
  402048:	eba9 0301 	sub.w	r3, r9, r1
  40204c:	9305      	str	r3, [sp, #20]
  40204e:	468b      	mov	fp, r1
  402050:	e476      	b.n	401940 <_vfiprintf_r+0x2a4>
  402052:	9b03      	ldr	r3, [sp, #12]
  402054:	9a08      	ldr	r2, [sp, #32]
  402056:	428a      	cmp	r2, r1
  402058:	bfac      	ite	ge
  40205a:	189b      	addge	r3, r3, r2
  40205c:	185b      	addlt	r3, r3, r1
  40205e:	9303      	str	r3, [sp, #12]
  402060:	e798      	b.n	401f94 <_vfiprintf_r+0x8f8>
  402062:	2202      	movs	r2, #2
  402064:	e44d      	b.n	401902 <_vfiprintf_r+0x266>
  402066:	2f00      	cmp	r7, #0
  402068:	bf08      	it	eq
  40206a:	2e0a      	cmpeq	r6, #10
  40206c:	d352      	bcc.n	402114 <_vfiprintf_r+0xa78>
  40206e:	46cb      	mov	fp, r9
  402070:	4630      	mov	r0, r6
  402072:	4639      	mov	r1, r7
  402074:	220a      	movs	r2, #10
  402076:	2300      	movs	r3, #0
  402078:	f001 ff9e 	bl	403fb8 <__aeabi_uldivmod>
  40207c:	3230      	adds	r2, #48	; 0x30
  40207e:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  402082:	4630      	mov	r0, r6
  402084:	4639      	mov	r1, r7
  402086:	2300      	movs	r3, #0
  402088:	220a      	movs	r2, #10
  40208a:	f001 ff95 	bl	403fb8 <__aeabi_uldivmod>
  40208e:	4606      	mov	r6, r0
  402090:	460f      	mov	r7, r1
  402092:	ea56 0307 	orrs.w	r3, r6, r7
  402096:	d1eb      	bne.n	402070 <_vfiprintf_r+0x9d4>
  402098:	e56c      	b.n	401b74 <_vfiprintf_r+0x4d8>
  40209a:	9405      	str	r4, [sp, #20]
  40209c:	46cb      	mov	fp, r9
  40209e:	e44f      	b.n	401940 <_vfiprintf_r+0x2a4>
  4020a0:	aa0f      	add	r2, sp, #60	; 0x3c
  4020a2:	9904      	ldr	r1, [sp, #16]
  4020a4:	9806      	ldr	r0, [sp, #24]
  4020a6:	f7ff fab9 	bl	40161c <__sprint_r.part.0>
  4020aa:	2800      	cmp	r0, #0
  4020ac:	d1a8      	bne.n	402000 <_vfiprintf_r+0x964>
  4020ae:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4020b0:	46ca      	mov	sl, r9
  4020b2:	e75e      	b.n	401f72 <_vfiprintf_r+0x8d6>
  4020b4:	aa0f      	add	r2, sp, #60	; 0x3c
  4020b6:	9904      	ldr	r1, [sp, #16]
  4020b8:	9806      	ldr	r0, [sp, #24]
  4020ba:	f7ff faaf 	bl	40161c <__sprint_r.part.0>
  4020be:	2800      	cmp	r0, #0
  4020c0:	d19e      	bne.n	402000 <_vfiprintf_r+0x964>
  4020c2:	46ca      	mov	sl, r9
  4020c4:	f7ff bbc0 	b.w	401848 <_vfiprintf_r+0x1ac>
  4020c8:	0040439c 	.word	0x0040439c
  4020cc:	0040438c 	.word	0x0040438c
  4020d0:	3104      	adds	r1, #4
  4020d2:	6816      	ldr	r6, [r2, #0]
  4020d4:	9107      	str	r1, [sp, #28]
  4020d6:	2201      	movs	r2, #1
  4020d8:	2700      	movs	r7, #0
  4020da:	e412      	b.n	401902 <_vfiprintf_r+0x266>
  4020dc:	9807      	ldr	r0, [sp, #28]
  4020de:	4601      	mov	r1, r0
  4020e0:	3104      	adds	r1, #4
  4020e2:	6806      	ldr	r6, [r0, #0]
  4020e4:	9107      	str	r1, [sp, #28]
  4020e6:	2700      	movs	r7, #0
  4020e8:	e40b      	b.n	401902 <_vfiprintf_r+0x266>
  4020ea:	680e      	ldr	r6, [r1, #0]
  4020ec:	3104      	adds	r1, #4
  4020ee:	9107      	str	r1, [sp, #28]
  4020f0:	2700      	movs	r7, #0
  4020f2:	e591      	b.n	401c18 <_vfiprintf_r+0x57c>
  4020f4:	9907      	ldr	r1, [sp, #28]
  4020f6:	680e      	ldr	r6, [r1, #0]
  4020f8:	460a      	mov	r2, r1
  4020fa:	17f7      	asrs	r7, r6, #31
  4020fc:	3204      	adds	r2, #4
  4020fe:	9207      	str	r2, [sp, #28]
  402100:	4630      	mov	r0, r6
  402102:	4639      	mov	r1, r7
  402104:	e50f      	b.n	401b26 <_vfiprintf_r+0x48a>
  402106:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  40210a:	f000 fe7f 	bl	402e0c <__retarget_lock_release_recursive>
  40210e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  402112:	e71a      	b.n	401f4a <_vfiprintf_r+0x8ae>
  402114:	9b02      	ldr	r3, [sp, #8]
  402116:	9302      	str	r3, [sp, #8]
  402118:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  40211c:	3630      	adds	r6, #48	; 0x30
  40211e:	2301      	movs	r3, #1
  402120:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  402124:	9305      	str	r3, [sp, #20]
  402126:	e40b      	b.n	401940 <_vfiprintf_r+0x2a4>
  402128:	aa0f      	add	r2, sp, #60	; 0x3c
  40212a:	9904      	ldr	r1, [sp, #16]
  40212c:	9806      	ldr	r0, [sp, #24]
  40212e:	f7ff fa75 	bl	40161c <__sprint_r.part.0>
  402132:	2800      	cmp	r0, #0
  402134:	f47f af64 	bne.w	402000 <_vfiprintf_r+0x964>
  402138:	9910      	ldr	r1, [sp, #64]	; 0x40
  40213a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40213c:	1c48      	adds	r0, r1, #1
  40213e:	46ca      	mov	sl, r9
  402140:	e651      	b.n	401de6 <_vfiprintf_r+0x74a>
  402142:	aa0f      	add	r2, sp, #60	; 0x3c
  402144:	9904      	ldr	r1, [sp, #16]
  402146:	9806      	ldr	r0, [sp, #24]
  402148:	f7ff fa68 	bl	40161c <__sprint_r.part.0>
  40214c:	2800      	cmp	r0, #0
  40214e:	f47f af57 	bne.w	402000 <_vfiprintf_r+0x964>
  402152:	9910      	ldr	r1, [sp, #64]	; 0x40
  402154:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402156:	1c48      	adds	r0, r1, #1
  402158:	46ca      	mov	sl, r9
  40215a:	e448      	b.n	4019ee <_vfiprintf_r+0x352>
  40215c:	2a00      	cmp	r2, #0
  40215e:	f040 8091 	bne.w	402284 <_vfiprintf_r+0xbe8>
  402162:	2001      	movs	r0, #1
  402164:	4611      	mov	r1, r2
  402166:	46ca      	mov	sl, r9
  402168:	e641      	b.n	401dee <_vfiprintf_r+0x752>
  40216a:	aa0f      	add	r2, sp, #60	; 0x3c
  40216c:	9904      	ldr	r1, [sp, #16]
  40216e:	9806      	ldr	r0, [sp, #24]
  402170:	f7ff fa54 	bl	40161c <__sprint_r.part.0>
  402174:	2800      	cmp	r0, #0
  402176:	f47f af43 	bne.w	402000 <_vfiprintf_r+0x964>
  40217a:	9810      	ldr	r0, [sp, #64]	; 0x40
  40217c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40217e:	3001      	adds	r0, #1
  402180:	46ca      	mov	sl, r9
  402182:	e667      	b.n	401e54 <_vfiprintf_r+0x7b8>
  402184:	46d3      	mov	fp, sl
  402186:	e6d6      	b.n	401f36 <_vfiprintf_r+0x89a>
  402188:	9e07      	ldr	r6, [sp, #28]
  40218a:	3607      	adds	r6, #7
  40218c:	f026 0207 	bic.w	r2, r6, #7
  402190:	f102 0108 	add.w	r1, r2, #8
  402194:	e9d2 6700 	ldrd	r6, r7, [r2]
  402198:	9107      	str	r1, [sp, #28]
  40219a:	2201      	movs	r2, #1
  40219c:	f7ff bbb1 	b.w	401902 <_vfiprintf_r+0x266>
  4021a0:	9e07      	ldr	r6, [sp, #28]
  4021a2:	3607      	adds	r6, #7
  4021a4:	f026 0607 	bic.w	r6, r6, #7
  4021a8:	e9d6 0100 	ldrd	r0, r1, [r6]
  4021ac:	f106 0208 	add.w	r2, r6, #8
  4021b0:	9207      	str	r2, [sp, #28]
  4021b2:	4606      	mov	r6, r0
  4021b4:	460f      	mov	r7, r1
  4021b6:	e4b6      	b.n	401b26 <_vfiprintf_r+0x48a>
  4021b8:	9e07      	ldr	r6, [sp, #28]
  4021ba:	3607      	adds	r6, #7
  4021bc:	f026 0207 	bic.w	r2, r6, #7
  4021c0:	f102 0108 	add.w	r1, r2, #8
  4021c4:	e9d2 6700 	ldrd	r6, r7, [r2]
  4021c8:	9107      	str	r1, [sp, #28]
  4021ca:	2200      	movs	r2, #0
  4021cc:	f7ff bb99 	b.w	401902 <_vfiprintf_r+0x266>
  4021d0:	9e07      	ldr	r6, [sp, #28]
  4021d2:	3607      	adds	r6, #7
  4021d4:	f026 0107 	bic.w	r1, r6, #7
  4021d8:	f101 0008 	add.w	r0, r1, #8
  4021dc:	9007      	str	r0, [sp, #28]
  4021de:	e9d1 6700 	ldrd	r6, r7, [r1]
  4021e2:	e519      	b.n	401c18 <_vfiprintf_r+0x57c>
  4021e4:	46cb      	mov	fp, r9
  4021e6:	f7ff bbab 	b.w	401940 <_vfiprintf_r+0x2a4>
  4021ea:	252d      	movs	r5, #45	; 0x2d
  4021ec:	4276      	negs	r6, r6
  4021ee:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  4021f2:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4021f6:	2201      	movs	r2, #1
  4021f8:	f7ff bb88 	b.w	40190c <_vfiprintf_r+0x270>
  4021fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4021fe:	b9b3      	cbnz	r3, 40222e <_vfiprintf_r+0xb92>
  402200:	4611      	mov	r1, r2
  402202:	2001      	movs	r0, #1
  402204:	46ca      	mov	sl, r9
  402206:	e5f2      	b.n	401dee <_vfiprintf_r+0x752>
  402208:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  40220c:	f000 fdfe 	bl	402e0c <__retarget_lock_release_recursive>
  402210:	f04f 33ff 	mov.w	r3, #4294967295
  402214:	9303      	str	r3, [sp, #12]
  402216:	f7ff bb50 	b.w	4018ba <_vfiprintf_r+0x21e>
  40221a:	aa0f      	add	r2, sp, #60	; 0x3c
  40221c:	9904      	ldr	r1, [sp, #16]
  40221e:	9806      	ldr	r0, [sp, #24]
  402220:	f7ff f9fc 	bl	40161c <__sprint_r.part.0>
  402224:	2800      	cmp	r0, #0
  402226:	f47f aeeb 	bne.w	402000 <_vfiprintf_r+0x964>
  40222a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40222c:	e6a9      	b.n	401f82 <_vfiprintf_r+0x8e6>
  40222e:	ab0e      	add	r3, sp, #56	; 0x38
  402230:	2202      	movs	r2, #2
  402232:	931c      	str	r3, [sp, #112]	; 0x70
  402234:	921d      	str	r2, [sp, #116]	; 0x74
  402236:	2001      	movs	r0, #1
  402238:	46ca      	mov	sl, r9
  40223a:	e5d0      	b.n	401dde <_vfiprintf_r+0x742>
  40223c:	aa0f      	add	r2, sp, #60	; 0x3c
  40223e:	9904      	ldr	r1, [sp, #16]
  402240:	9806      	ldr	r0, [sp, #24]
  402242:	f7ff f9eb 	bl	40161c <__sprint_r.part.0>
  402246:	2800      	cmp	r0, #0
  402248:	f47f aeda 	bne.w	402000 <_vfiprintf_r+0x964>
  40224c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40224e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402250:	1c48      	adds	r0, r1, #1
  402252:	46ca      	mov	sl, r9
  402254:	e5a4      	b.n	401da0 <_vfiprintf_r+0x704>
  402256:	9a07      	ldr	r2, [sp, #28]
  402258:	9903      	ldr	r1, [sp, #12]
  40225a:	6813      	ldr	r3, [r2, #0]
  40225c:	17cd      	asrs	r5, r1, #31
  40225e:	4608      	mov	r0, r1
  402260:	3204      	adds	r2, #4
  402262:	4629      	mov	r1, r5
  402264:	9207      	str	r2, [sp, #28]
  402266:	e9c3 0100 	strd	r0, r1, [r3]
  40226a:	f7ff ba54 	b.w	401716 <_vfiprintf_r+0x7a>
  40226e:	4658      	mov	r0, fp
  402270:	9607      	str	r6, [sp, #28]
  402272:	9302      	str	r3, [sp, #8]
  402274:	f001 fc64 	bl	403b40 <strlen>
  402278:	2400      	movs	r4, #0
  40227a:	9005      	str	r0, [sp, #20]
  40227c:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  402280:	f7ff bb5e 	b.w	401940 <_vfiprintf_r+0x2a4>
  402284:	aa0f      	add	r2, sp, #60	; 0x3c
  402286:	9904      	ldr	r1, [sp, #16]
  402288:	9806      	ldr	r0, [sp, #24]
  40228a:	f7ff f9c7 	bl	40161c <__sprint_r.part.0>
  40228e:	2800      	cmp	r0, #0
  402290:	f47f aeb6 	bne.w	402000 <_vfiprintf_r+0x964>
  402294:	9910      	ldr	r1, [sp, #64]	; 0x40
  402296:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402298:	1c48      	adds	r0, r1, #1
  40229a:	46ca      	mov	sl, r9
  40229c:	e5a7      	b.n	401dee <_vfiprintf_r+0x752>
  40229e:	9910      	ldr	r1, [sp, #64]	; 0x40
  4022a0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4022a2:	4e20      	ldr	r6, [pc, #128]	; (402324 <_vfiprintf_r+0xc88>)
  4022a4:	3101      	adds	r1, #1
  4022a6:	f7ff bb90 	b.w	4019ca <_vfiprintf_r+0x32e>
  4022aa:	2c06      	cmp	r4, #6
  4022ac:	bf28      	it	cs
  4022ae:	2406      	movcs	r4, #6
  4022b0:	9405      	str	r4, [sp, #20]
  4022b2:	9607      	str	r6, [sp, #28]
  4022b4:	9401      	str	r4, [sp, #4]
  4022b6:	f8df b070 	ldr.w	fp, [pc, #112]	; 402328 <_vfiprintf_r+0xc8c>
  4022ba:	e4d5      	b.n	401c68 <_vfiprintf_r+0x5cc>
  4022bc:	9810      	ldr	r0, [sp, #64]	; 0x40
  4022be:	4e19      	ldr	r6, [pc, #100]	; (402324 <_vfiprintf_r+0xc88>)
  4022c0:	3001      	adds	r0, #1
  4022c2:	e603      	b.n	401ecc <_vfiprintf_r+0x830>
  4022c4:	9405      	str	r4, [sp, #20]
  4022c6:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4022ca:	9607      	str	r6, [sp, #28]
  4022cc:	9302      	str	r3, [sp, #8]
  4022ce:	4604      	mov	r4, r0
  4022d0:	f7ff bb36 	b.w	401940 <_vfiprintf_r+0x2a4>
  4022d4:	4686      	mov	lr, r0
  4022d6:	f7ff bbce 	b.w	401a76 <_vfiprintf_r+0x3da>
  4022da:	9806      	ldr	r0, [sp, #24]
  4022dc:	aa0f      	add	r2, sp, #60	; 0x3c
  4022de:	4659      	mov	r1, fp
  4022e0:	f7ff f99c 	bl	40161c <__sprint_r.part.0>
  4022e4:	2800      	cmp	r0, #0
  4022e6:	f43f ae24 	beq.w	401f32 <_vfiprintf_r+0x896>
  4022ea:	e624      	b.n	401f36 <_vfiprintf_r+0x89a>
  4022ec:	9907      	ldr	r1, [sp, #28]
  4022ee:	f898 2001 	ldrb.w	r2, [r8, #1]
  4022f2:	680c      	ldr	r4, [r1, #0]
  4022f4:	3104      	adds	r1, #4
  4022f6:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  4022fa:	46b8      	mov	r8, r7
  4022fc:	9107      	str	r1, [sp, #28]
  4022fe:	f7ff ba3f 	b.w	401780 <_vfiprintf_r+0xe4>
  402302:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  402306:	e43c      	b.n	401b82 <_vfiprintf_r+0x4e6>
  402308:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40230c:	e521      	b.n	401d52 <_vfiprintf_r+0x6b6>
  40230e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  402312:	f7ff bbf4 	b.w	401afe <_vfiprintf_r+0x462>
  402316:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40231a:	e491      	b.n	401c40 <_vfiprintf_r+0x5a4>
  40231c:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  402320:	e469      	b.n	401bf6 <_vfiprintf_r+0x55a>
  402322:	bf00      	nop
  402324:	0040438c 	.word	0x0040438c
  402328:	00404384 	.word	0x00404384

0040232c <__sbprintf>:
  40232c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402330:	460c      	mov	r4, r1
  402332:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  402336:	8989      	ldrh	r1, [r1, #12]
  402338:	6e66      	ldr	r6, [r4, #100]	; 0x64
  40233a:	89e5      	ldrh	r5, [r4, #14]
  40233c:	9619      	str	r6, [sp, #100]	; 0x64
  40233e:	f021 0102 	bic.w	r1, r1, #2
  402342:	4606      	mov	r6, r0
  402344:	69e0      	ldr	r0, [r4, #28]
  402346:	f8ad 100c 	strh.w	r1, [sp, #12]
  40234a:	4617      	mov	r7, r2
  40234c:	f44f 6180 	mov.w	r1, #1024	; 0x400
  402350:	6a62      	ldr	r2, [r4, #36]	; 0x24
  402352:	f8ad 500e 	strh.w	r5, [sp, #14]
  402356:	4698      	mov	r8, r3
  402358:	ad1a      	add	r5, sp, #104	; 0x68
  40235a:	2300      	movs	r3, #0
  40235c:	9007      	str	r0, [sp, #28]
  40235e:	a816      	add	r0, sp, #88	; 0x58
  402360:	9209      	str	r2, [sp, #36]	; 0x24
  402362:	9306      	str	r3, [sp, #24]
  402364:	9500      	str	r5, [sp, #0]
  402366:	9504      	str	r5, [sp, #16]
  402368:	9102      	str	r1, [sp, #8]
  40236a:	9105      	str	r1, [sp, #20]
  40236c:	f000 fd48 	bl	402e00 <__retarget_lock_init_recursive>
  402370:	4643      	mov	r3, r8
  402372:	463a      	mov	r2, r7
  402374:	4669      	mov	r1, sp
  402376:	4630      	mov	r0, r6
  402378:	f7ff f990 	bl	40169c <_vfiprintf_r>
  40237c:	1e05      	subs	r5, r0, #0
  40237e:	db07      	blt.n	402390 <__sbprintf+0x64>
  402380:	4630      	mov	r0, r6
  402382:	4669      	mov	r1, sp
  402384:	f000 f928 	bl	4025d8 <_fflush_r>
  402388:	2800      	cmp	r0, #0
  40238a:	bf18      	it	ne
  40238c:	f04f 35ff 	movne.w	r5, #4294967295
  402390:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  402394:	065b      	lsls	r3, r3, #25
  402396:	d503      	bpl.n	4023a0 <__sbprintf+0x74>
  402398:	89a3      	ldrh	r3, [r4, #12]
  40239a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40239e:	81a3      	strh	r3, [r4, #12]
  4023a0:	9816      	ldr	r0, [sp, #88]	; 0x58
  4023a2:	f000 fd2f 	bl	402e04 <__retarget_lock_close_recursive>
  4023a6:	4628      	mov	r0, r5
  4023a8:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  4023ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

004023b0 <__swsetup_r>:
  4023b0:	b538      	push	{r3, r4, r5, lr}
  4023b2:	4b30      	ldr	r3, [pc, #192]	; (402474 <__swsetup_r+0xc4>)
  4023b4:	681b      	ldr	r3, [r3, #0]
  4023b6:	4605      	mov	r5, r0
  4023b8:	460c      	mov	r4, r1
  4023ba:	b113      	cbz	r3, 4023c2 <__swsetup_r+0x12>
  4023bc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  4023be:	2a00      	cmp	r2, #0
  4023c0:	d038      	beq.n	402434 <__swsetup_r+0x84>
  4023c2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4023c6:	b293      	uxth	r3, r2
  4023c8:	0718      	lsls	r0, r3, #28
  4023ca:	d50c      	bpl.n	4023e6 <__swsetup_r+0x36>
  4023cc:	6920      	ldr	r0, [r4, #16]
  4023ce:	b1a8      	cbz	r0, 4023fc <__swsetup_r+0x4c>
  4023d0:	f013 0201 	ands.w	r2, r3, #1
  4023d4:	d01e      	beq.n	402414 <__swsetup_r+0x64>
  4023d6:	6963      	ldr	r3, [r4, #20]
  4023d8:	2200      	movs	r2, #0
  4023da:	425b      	negs	r3, r3
  4023dc:	61a3      	str	r3, [r4, #24]
  4023de:	60a2      	str	r2, [r4, #8]
  4023e0:	b1f0      	cbz	r0, 402420 <__swsetup_r+0x70>
  4023e2:	2000      	movs	r0, #0
  4023e4:	bd38      	pop	{r3, r4, r5, pc}
  4023e6:	06d9      	lsls	r1, r3, #27
  4023e8:	d53c      	bpl.n	402464 <__swsetup_r+0xb4>
  4023ea:	0758      	lsls	r0, r3, #29
  4023ec:	d426      	bmi.n	40243c <__swsetup_r+0x8c>
  4023ee:	6920      	ldr	r0, [r4, #16]
  4023f0:	f042 0308 	orr.w	r3, r2, #8
  4023f4:	81a3      	strh	r3, [r4, #12]
  4023f6:	b29b      	uxth	r3, r3
  4023f8:	2800      	cmp	r0, #0
  4023fa:	d1e9      	bne.n	4023d0 <__swsetup_r+0x20>
  4023fc:	f403 7220 	and.w	r2, r3, #640	; 0x280
  402400:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  402404:	d0e4      	beq.n	4023d0 <__swsetup_r+0x20>
  402406:	4628      	mov	r0, r5
  402408:	4621      	mov	r1, r4
  40240a:	f000 fd2f 	bl	402e6c <__smakebuf_r>
  40240e:	89a3      	ldrh	r3, [r4, #12]
  402410:	6920      	ldr	r0, [r4, #16]
  402412:	e7dd      	b.n	4023d0 <__swsetup_r+0x20>
  402414:	0799      	lsls	r1, r3, #30
  402416:	bf58      	it	pl
  402418:	6962      	ldrpl	r2, [r4, #20]
  40241a:	60a2      	str	r2, [r4, #8]
  40241c:	2800      	cmp	r0, #0
  40241e:	d1e0      	bne.n	4023e2 <__swsetup_r+0x32>
  402420:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402424:	061a      	lsls	r2, r3, #24
  402426:	d5dd      	bpl.n	4023e4 <__swsetup_r+0x34>
  402428:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40242c:	81a3      	strh	r3, [r4, #12]
  40242e:	f04f 30ff 	mov.w	r0, #4294967295
  402432:	bd38      	pop	{r3, r4, r5, pc}
  402434:	4618      	mov	r0, r3
  402436:	f000 f927 	bl	402688 <__sinit>
  40243a:	e7c2      	b.n	4023c2 <__swsetup_r+0x12>
  40243c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40243e:	b151      	cbz	r1, 402456 <__swsetup_r+0xa6>
  402440:	f104 0340 	add.w	r3, r4, #64	; 0x40
  402444:	4299      	cmp	r1, r3
  402446:	d004      	beq.n	402452 <__swsetup_r+0xa2>
  402448:	4628      	mov	r0, r5
  40244a:	f000 fa43 	bl	4028d4 <_free_r>
  40244e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  402452:	2300      	movs	r3, #0
  402454:	6323      	str	r3, [r4, #48]	; 0x30
  402456:	2300      	movs	r3, #0
  402458:	6920      	ldr	r0, [r4, #16]
  40245a:	6063      	str	r3, [r4, #4]
  40245c:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  402460:	6020      	str	r0, [r4, #0]
  402462:	e7c5      	b.n	4023f0 <__swsetup_r+0x40>
  402464:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  402468:	2309      	movs	r3, #9
  40246a:	602b      	str	r3, [r5, #0]
  40246c:	f04f 30ff 	mov.w	r0, #4294967295
  402470:	81a2      	strh	r2, [r4, #12]
  402472:	bd38      	pop	{r3, r4, r5, pc}
  402474:	20400010 	.word	0x20400010

00402478 <register_fini>:
  402478:	4b02      	ldr	r3, [pc, #8]	; (402484 <register_fini+0xc>)
  40247a:	b113      	cbz	r3, 402482 <register_fini+0xa>
  40247c:	4802      	ldr	r0, [pc, #8]	; (402488 <register_fini+0x10>)
  40247e:	f000 b805 	b.w	40248c <atexit>
  402482:	4770      	bx	lr
  402484:	00000000 	.word	0x00000000
  402488:	004026f9 	.word	0x004026f9

0040248c <atexit>:
  40248c:	2300      	movs	r3, #0
  40248e:	4601      	mov	r1, r0
  402490:	461a      	mov	r2, r3
  402492:	4618      	mov	r0, r3
  402494:	f001 bc68 	b.w	403d68 <__register_exitproc>

00402498 <__sflush_r>:
  402498:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  40249c:	b29a      	uxth	r2, r3
  40249e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4024a2:	460d      	mov	r5, r1
  4024a4:	0711      	lsls	r1, r2, #28
  4024a6:	4680      	mov	r8, r0
  4024a8:	d43a      	bmi.n	402520 <__sflush_r+0x88>
  4024aa:	686a      	ldr	r2, [r5, #4]
  4024ac:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4024b0:	2a00      	cmp	r2, #0
  4024b2:	81ab      	strh	r3, [r5, #12]
  4024b4:	dd6f      	ble.n	402596 <__sflush_r+0xfe>
  4024b6:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4024b8:	2c00      	cmp	r4, #0
  4024ba:	d049      	beq.n	402550 <__sflush_r+0xb8>
  4024bc:	2200      	movs	r2, #0
  4024be:	b29b      	uxth	r3, r3
  4024c0:	f8d8 6000 	ldr.w	r6, [r8]
  4024c4:	f8c8 2000 	str.w	r2, [r8]
  4024c8:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  4024cc:	d067      	beq.n	40259e <__sflush_r+0x106>
  4024ce:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  4024d0:	075f      	lsls	r7, r3, #29
  4024d2:	d505      	bpl.n	4024e0 <__sflush_r+0x48>
  4024d4:	6869      	ldr	r1, [r5, #4]
  4024d6:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4024d8:	1a52      	subs	r2, r2, r1
  4024da:	b10b      	cbz	r3, 4024e0 <__sflush_r+0x48>
  4024dc:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  4024de:	1ad2      	subs	r2, r2, r3
  4024e0:	2300      	movs	r3, #0
  4024e2:	69e9      	ldr	r1, [r5, #28]
  4024e4:	4640      	mov	r0, r8
  4024e6:	47a0      	blx	r4
  4024e8:	1c44      	adds	r4, r0, #1
  4024ea:	d03c      	beq.n	402566 <__sflush_r+0xce>
  4024ec:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  4024f0:	692a      	ldr	r2, [r5, #16]
  4024f2:	602a      	str	r2, [r5, #0]
  4024f4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4024f8:	2200      	movs	r2, #0
  4024fa:	81ab      	strh	r3, [r5, #12]
  4024fc:	04db      	lsls	r3, r3, #19
  4024fe:	606a      	str	r2, [r5, #4]
  402500:	d447      	bmi.n	402592 <__sflush_r+0xfa>
  402502:	6b29      	ldr	r1, [r5, #48]	; 0x30
  402504:	f8c8 6000 	str.w	r6, [r8]
  402508:	b311      	cbz	r1, 402550 <__sflush_r+0xb8>
  40250a:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40250e:	4299      	cmp	r1, r3
  402510:	d002      	beq.n	402518 <__sflush_r+0x80>
  402512:	4640      	mov	r0, r8
  402514:	f000 f9de 	bl	4028d4 <_free_r>
  402518:	2000      	movs	r0, #0
  40251a:	6328      	str	r0, [r5, #48]	; 0x30
  40251c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402520:	692e      	ldr	r6, [r5, #16]
  402522:	b1ae      	cbz	r6, 402550 <__sflush_r+0xb8>
  402524:	682c      	ldr	r4, [r5, #0]
  402526:	602e      	str	r6, [r5, #0]
  402528:	0791      	lsls	r1, r2, #30
  40252a:	bf0c      	ite	eq
  40252c:	696b      	ldreq	r3, [r5, #20]
  40252e:	2300      	movne	r3, #0
  402530:	1ba4      	subs	r4, r4, r6
  402532:	60ab      	str	r3, [r5, #8]
  402534:	e00a      	b.n	40254c <__sflush_r+0xb4>
  402536:	4623      	mov	r3, r4
  402538:	4632      	mov	r2, r6
  40253a:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  40253c:	69e9      	ldr	r1, [r5, #28]
  40253e:	4640      	mov	r0, r8
  402540:	47b8      	blx	r7
  402542:	2800      	cmp	r0, #0
  402544:	eba4 0400 	sub.w	r4, r4, r0
  402548:	4406      	add	r6, r0
  40254a:	dd04      	ble.n	402556 <__sflush_r+0xbe>
  40254c:	2c00      	cmp	r4, #0
  40254e:	dcf2      	bgt.n	402536 <__sflush_r+0x9e>
  402550:	2000      	movs	r0, #0
  402552:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402556:	89ab      	ldrh	r3, [r5, #12]
  402558:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40255c:	81ab      	strh	r3, [r5, #12]
  40255e:	f04f 30ff 	mov.w	r0, #4294967295
  402562:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402566:	f8d8 4000 	ldr.w	r4, [r8]
  40256a:	2c1d      	cmp	r4, #29
  40256c:	d8f3      	bhi.n	402556 <__sflush_r+0xbe>
  40256e:	4b19      	ldr	r3, [pc, #100]	; (4025d4 <__sflush_r+0x13c>)
  402570:	40e3      	lsrs	r3, r4
  402572:	43db      	mvns	r3, r3
  402574:	f013 0301 	ands.w	r3, r3, #1
  402578:	d1ed      	bne.n	402556 <__sflush_r+0xbe>
  40257a:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  40257e:	606b      	str	r3, [r5, #4]
  402580:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  402584:	6929      	ldr	r1, [r5, #16]
  402586:	81ab      	strh	r3, [r5, #12]
  402588:	04da      	lsls	r2, r3, #19
  40258a:	6029      	str	r1, [r5, #0]
  40258c:	d5b9      	bpl.n	402502 <__sflush_r+0x6a>
  40258e:	2c00      	cmp	r4, #0
  402590:	d1b7      	bne.n	402502 <__sflush_r+0x6a>
  402592:	6528      	str	r0, [r5, #80]	; 0x50
  402594:	e7b5      	b.n	402502 <__sflush_r+0x6a>
  402596:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  402598:	2a00      	cmp	r2, #0
  40259a:	dc8c      	bgt.n	4024b6 <__sflush_r+0x1e>
  40259c:	e7d8      	b.n	402550 <__sflush_r+0xb8>
  40259e:	2301      	movs	r3, #1
  4025a0:	69e9      	ldr	r1, [r5, #28]
  4025a2:	4640      	mov	r0, r8
  4025a4:	47a0      	blx	r4
  4025a6:	1c43      	adds	r3, r0, #1
  4025a8:	4602      	mov	r2, r0
  4025aa:	d002      	beq.n	4025b2 <__sflush_r+0x11a>
  4025ac:	89ab      	ldrh	r3, [r5, #12]
  4025ae:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4025b0:	e78e      	b.n	4024d0 <__sflush_r+0x38>
  4025b2:	f8d8 3000 	ldr.w	r3, [r8]
  4025b6:	2b00      	cmp	r3, #0
  4025b8:	d0f8      	beq.n	4025ac <__sflush_r+0x114>
  4025ba:	2b1d      	cmp	r3, #29
  4025bc:	d001      	beq.n	4025c2 <__sflush_r+0x12a>
  4025be:	2b16      	cmp	r3, #22
  4025c0:	d102      	bne.n	4025c8 <__sflush_r+0x130>
  4025c2:	f8c8 6000 	str.w	r6, [r8]
  4025c6:	e7c3      	b.n	402550 <__sflush_r+0xb8>
  4025c8:	89ab      	ldrh	r3, [r5, #12]
  4025ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4025ce:	81ab      	strh	r3, [r5, #12]
  4025d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4025d4:	20400001 	.word	0x20400001

004025d8 <_fflush_r>:
  4025d8:	b538      	push	{r3, r4, r5, lr}
  4025da:	460d      	mov	r5, r1
  4025dc:	4604      	mov	r4, r0
  4025de:	b108      	cbz	r0, 4025e4 <_fflush_r+0xc>
  4025e0:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4025e2:	b1bb      	cbz	r3, 402614 <_fflush_r+0x3c>
  4025e4:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  4025e8:	b188      	cbz	r0, 40260e <_fflush_r+0x36>
  4025ea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  4025ec:	07db      	lsls	r3, r3, #31
  4025ee:	d401      	bmi.n	4025f4 <_fflush_r+0x1c>
  4025f0:	0581      	lsls	r1, r0, #22
  4025f2:	d517      	bpl.n	402624 <_fflush_r+0x4c>
  4025f4:	4620      	mov	r0, r4
  4025f6:	4629      	mov	r1, r5
  4025f8:	f7ff ff4e 	bl	402498 <__sflush_r>
  4025fc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  4025fe:	07da      	lsls	r2, r3, #31
  402600:	4604      	mov	r4, r0
  402602:	d402      	bmi.n	40260a <_fflush_r+0x32>
  402604:	89ab      	ldrh	r3, [r5, #12]
  402606:	059b      	lsls	r3, r3, #22
  402608:	d507      	bpl.n	40261a <_fflush_r+0x42>
  40260a:	4620      	mov	r0, r4
  40260c:	bd38      	pop	{r3, r4, r5, pc}
  40260e:	4604      	mov	r4, r0
  402610:	4620      	mov	r0, r4
  402612:	bd38      	pop	{r3, r4, r5, pc}
  402614:	f000 f838 	bl	402688 <__sinit>
  402618:	e7e4      	b.n	4025e4 <_fflush_r+0xc>
  40261a:	6da8      	ldr	r0, [r5, #88]	; 0x58
  40261c:	f000 fbf6 	bl	402e0c <__retarget_lock_release_recursive>
  402620:	4620      	mov	r0, r4
  402622:	bd38      	pop	{r3, r4, r5, pc}
  402624:	6da8      	ldr	r0, [r5, #88]	; 0x58
  402626:	f000 fbef 	bl	402e08 <__retarget_lock_acquire_recursive>
  40262a:	e7e3      	b.n	4025f4 <_fflush_r+0x1c>

0040262c <_cleanup_r>:
  40262c:	4901      	ldr	r1, [pc, #4]	; (402634 <_cleanup_r+0x8>)
  40262e:	f000 bbaf 	b.w	402d90 <_fwalk_reent>
  402632:	bf00      	nop
  402634:	00403e51 	.word	0x00403e51

00402638 <std.isra.0>:
  402638:	b510      	push	{r4, lr}
  40263a:	2300      	movs	r3, #0
  40263c:	4604      	mov	r4, r0
  40263e:	8181      	strh	r1, [r0, #12]
  402640:	81c2      	strh	r2, [r0, #14]
  402642:	6003      	str	r3, [r0, #0]
  402644:	6043      	str	r3, [r0, #4]
  402646:	6083      	str	r3, [r0, #8]
  402648:	6643      	str	r3, [r0, #100]	; 0x64
  40264a:	6103      	str	r3, [r0, #16]
  40264c:	6143      	str	r3, [r0, #20]
  40264e:	6183      	str	r3, [r0, #24]
  402650:	4619      	mov	r1, r3
  402652:	2208      	movs	r2, #8
  402654:	305c      	adds	r0, #92	; 0x5c
  402656:	f7fe ff93 	bl	401580 <memset>
  40265a:	4807      	ldr	r0, [pc, #28]	; (402678 <std.isra.0+0x40>)
  40265c:	4907      	ldr	r1, [pc, #28]	; (40267c <std.isra.0+0x44>)
  40265e:	4a08      	ldr	r2, [pc, #32]	; (402680 <std.isra.0+0x48>)
  402660:	4b08      	ldr	r3, [pc, #32]	; (402684 <std.isra.0+0x4c>)
  402662:	6220      	str	r0, [r4, #32]
  402664:	61e4      	str	r4, [r4, #28]
  402666:	6261      	str	r1, [r4, #36]	; 0x24
  402668:	62a2      	str	r2, [r4, #40]	; 0x28
  40266a:	62e3      	str	r3, [r4, #44]	; 0x2c
  40266c:	f104 0058 	add.w	r0, r4, #88	; 0x58
  402670:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  402674:	f000 bbc4 	b.w	402e00 <__retarget_lock_init_recursive>
  402678:	00403ab5 	.word	0x00403ab5
  40267c:	00403ad9 	.word	0x00403ad9
  402680:	00403b15 	.word	0x00403b15
  402684:	00403b35 	.word	0x00403b35

00402688 <__sinit>:
  402688:	b510      	push	{r4, lr}
  40268a:	4604      	mov	r4, r0
  40268c:	4812      	ldr	r0, [pc, #72]	; (4026d8 <__sinit+0x50>)
  40268e:	f000 fbbb 	bl	402e08 <__retarget_lock_acquire_recursive>
  402692:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  402694:	b9d2      	cbnz	r2, 4026cc <__sinit+0x44>
  402696:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  40269a:	4810      	ldr	r0, [pc, #64]	; (4026dc <__sinit+0x54>)
  40269c:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  4026a0:	2103      	movs	r1, #3
  4026a2:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  4026a6:	63e0      	str	r0, [r4, #60]	; 0x3c
  4026a8:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  4026ac:	6860      	ldr	r0, [r4, #4]
  4026ae:	2104      	movs	r1, #4
  4026b0:	f7ff ffc2 	bl	402638 <std.isra.0>
  4026b4:	2201      	movs	r2, #1
  4026b6:	2109      	movs	r1, #9
  4026b8:	68a0      	ldr	r0, [r4, #8]
  4026ba:	f7ff ffbd 	bl	402638 <std.isra.0>
  4026be:	2202      	movs	r2, #2
  4026c0:	2112      	movs	r1, #18
  4026c2:	68e0      	ldr	r0, [r4, #12]
  4026c4:	f7ff ffb8 	bl	402638 <std.isra.0>
  4026c8:	2301      	movs	r3, #1
  4026ca:	63a3      	str	r3, [r4, #56]	; 0x38
  4026cc:	4802      	ldr	r0, [pc, #8]	; (4026d8 <__sinit+0x50>)
  4026ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4026d2:	f000 bb9b 	b.w	402e0c <__retarget_lock_release_recursive>
  4026d6:	bf00      	nop
  4026d8:	204012e4 	.word	0x204012e4
  4026dc:	0040262d 	.word	0x0040262d

004026e0 <__sfp_lock_acquire>:
  4026e0:	4801      	ldr	r0, [pc, #4]	; (4026e8 <__sfp_lock_acquire+0x8>)
  4026e2:	f000 bb91 	b.w	402e08 <__retarget_lock_acquire_recursive>
  4026e6:	bf00      	nop
  4026e8:	204012f8 	.word	0x204012f8

004026ec <__sfp_lock_release>:
  4026ec:	4801      	ldr	r0, [pc, #4]	; (4026f4 <__sfp_lock_release+0x8>)
  4026ee:	f000 bb8d 	b.w	402e0c <__retarget_lock_release_recursive>
  4026f2:	bf00      	nop
  4026f4:	204012f8 	.word	0x204012f8

004026f8 <__libc_fini_array>:
  4026f8:	b538      	push	{r3, r4, r5, lr}
  4026fa:	4c0a      	ldr	r4, [pc, #40]	; (402724 <__libc_fini_array+0x2c>)
  4026fc:	4d0a      	ldr	r5, [pc, #40]	; (402728 <__libc_fini_array+0x30>)
  4026fe:	1b64      	subs	r4, r4, r5
  402700:	10a4      	asrs	r4, r4, #2
  402702:	d00a      	beq.n	40271a <__libc_fini_array+0x22>
  402704:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  402708:	3b01      	subs	r3, #1
  40270a:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  40270e:	3c01      	subs	r4, #1
  402710:	f855 3904 	ldr.w	r3, [r5], #-4
  402714:	4798      	blx	r3
  402716:	2c00      	cmp	r4, #0
  402718:	d1f9      	bne.n	40270e <__libc_fini_array+0x16>
  40271a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40271e:	f001 bed9 	b.w	4044d4 <_fini>
  402722:	bf00      	nop
  402724:	004044e4 	.word	0x004044e4
  402728:	004044e0 	.word	0x004044e0

0040272c <__fputwc>:
  40272c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402730:	b082      	sub	sp, #8
  402732:	4680      	mov	r8, r0
  402734:	4689      	mov	r9, r1
  402736:	4614      	mov	r4, r2
  402738:	f000 fb54 	bl	402de4 <__locale_mb_cur_max>
  40273c:	2801      	cmp	r0, #1
  40273e:	d036      	beq.n	4027ae <__fputwc+0x82>
  402740:	464a      	mov	r2, r9
  402742:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  402746:	a901      	add	r1, sp, #4
  402748:	4640      	mov	r0, r8
  40274a:	f001 fabf 	bl	403ccc <_wcrtomb_r>
  40274e:	1c42      	adds	r2, r0, #1
  402750:	4606      	mov	r6, r0
  402752:	d025      	beq.n	4027a0 <__fputwc+0x74>
  402754:	b3a8      	cbz	r0, 4027c2 <__fputwc+0x96>
  402756:	f89d e004 	ldrb.w	lr, [sp, #4]
  40275a:	2500      	movs	r5, #0
  40275c:	f10d 0a04 	add.w	sl, sp, #4
  402760:	e009      	b.n	402776 <__fputwc+0x4a>
  402762:	6823      	ldr	r3, [r4, #0]
  402764:	1c5a      	adds	r2, r3, #1
  402766:	6022      	str	r2, [r4, #0]
  402768:	f883 e000 	strb.w	lr, [r3]
  40276c:	3501      	adds	r5, #1
  40276e:	42b5      	cmp	r5, r6
  402770:	d227      	bcs.n	4027c2 <__fputwc+0x96>
  402772:	f815 e00a 	ldrb.w	lr, [r5, sl]
  402776:	68a3      	ldr	r3, [r4, #8]
  402778:	3b01      	subs	r3, #1
  40277a:	2b00      	cmp	r3, #0
  40277c:	60a3      	str	r3, [r4, #8]
  40277e:	daf0      	bge.n	402762 <__fputwc+0x36>
  402780:	69a7      	ldr	r7, [r4, #24]
  402782:	42bb      	cmp	r3, r7
  402784:	4671      	mov	r1, lr
  402786:	4622      	mov	r2, r4
  402788:	4640      	mov	r0, r8
  40278a:	db02      	blt.n	402792 <__fputwc+0x66>
  40278c:	f1be 0f0a 	cmp.w	lr, #10
  402790:	d1e7      	bne.n	402762 <__fputwc+0x36>
  402792:	f001 fa43 	bl	403c1c <__swbuf_r>
  402796:	1c43      	adds	r3, r0, #1
  402798:	d1e8      	bne.n	40276c <__fputwc+0x40>
  40279a:	b002      	add	sp, #8
  40279c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4027a0:	89a3      	ldrh	r3, [r4, #12]
  4027a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4027a6:	81a3      	strh	r3, [r4, #12]
  4027a8:	b002      	add	sp, #8
  4027aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4027ae:	f109 33ff 	add.w	r3, r9, #4294967295
  4027b2:	2bfe      	cmp	r3, #254	; 0xfe
  4027b4:	d8c4      	bhi.n	402740 <__fputwc+0x14>
  4027b6:	fa5f fe89 	uxtb.w	lr, r9
  4027ba:	4606      	mov	r6, r0
  4027bc:	f88d e004 	strb.w	lr, [sp, #4]
  4027c0:	e7cb      	b.n	40275a <__fputwc+0x2e>
  4027c2:	4648      	mov	r0, r9
  4027c4:	b002      	add	sp, #8
  4027c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4027ca:	bf00      	nop

004027cc <_fputwc_r>:
  4027cc:	b530      	push	{r4, r5, lr}
  4027ce:	6e53      	ldr	r3, [r2, #100]	; 0x64
  4027d0:	f013 0f01 	tst.w	r3, #1
  4027d4:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  4027d8:	4614      	mov	r4, r2
  4027da:	b083      	sub	sp, #12
  4027dc:	4605      	mov	r5, r0
  4027de:	b29a      	uxth	r2, r3
  4027e0:	d101      	bne.n	4027e6 <_fputwc_r+0x1a>
  4027e2:	0590      	lsls	r0, r2, #22
  4027e4:	d51c      	bpl.n	402820 <_fputwc_r+0x54>
  4027e6:	0490      	lsls	r0, r2, #18
  4027e8:	d406      	bmi.n	4027f8 <_fputwc_r+0x2c>
  4027ea:	6e62      	ldr	r2, [r4, #100]	; 0x64
  4027ec:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  4027f0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4027f4:	81a3      	strh	r3, [r4, #12]
  4027f6:	6662      	str	r2, [r4, #100]	; 0x64
  4027f8:	4628      	mov	r0, r5
  4027fa:	4622      	mov	r2, r4
  4027fc:	f7ff ff96 	bl	40272c <__fputwc>
  402800:	6e63      	ldr	r3, [r4, #100]	; 0x64
  402802:	07da      	lsls	r2, r3, #31
  402804:	4605      	mov	r5, r0
  402806:	d402      	bmi.n	40280e <_fputwc_r+0x42>
  402808:	89a3      	ldrh	r3, [r4, #12]
  40280a:	059b      	lsls	r3, r3, #22
  40280c:	d502      	bpl.n	402814 <_fputwc_r+0x48>
  40280e:	4628      	mov	r0, r5
  402810:	b003      	add	sp, #12
  402812:	bd30      	pop	{r4, r5, pc}
  402814:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402816:	f000 faf9 	bl	402e0c <__retarget_lock_release_recursive>
  40281a:	4628      	mov	r0, r5
  40281c:	b003      	add	sp, #12
  40281e:	bd30      	pop	{r4, r5, pc}
  402820:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402822:	9101      	str	r1, [sp, #4]
  402824:	f000 faf0 	bl	402e08 <__retarget_lock_acquire_recursive>
  402828:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40282c:	9901      	ldr	r1, [sp, #4]
  40282e:	b29a      	uxth	r2, r3
  402830:	e7d9      	b.n	4027e6 <_fputwc_r+0x1a>
  402832:	bf00      	nop

00402834 <_malloc_trim_r>:
  402834:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402836:	4f24      	ldr	r7, [pc, #144]	; (4028c8 <_malloc_trim_r+0x94>)
  402838:	460c      	mov	r4, r1
  40283a:	4606      	mov	r6, r0
  40283c:	f000 ff76 	bl	40372c <__malloc_lock>
  402840:	68bb      	ldr	r3, [r7, #8]
  402842:	685d      	ldr	r5, [r3, #4]
  402844:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  402848:	310f      	adds	r1, #15
  40284a:	f025 0503 	bic.w	r5, r5, #3
  40284e:	4429      	add	r1, r5
  402850:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  402854:	f021 010f 	bic.w	r1, r1, #15
  402858:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  40285c:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  402860:	db07      	blt.n	402872 <_malloc_trim_r+0x3e>
  402862:	2100      	movs	r1, #0
  402864:	4630      	mov	r0, r6
  402866:	f001 f913 	bl	403a90 <_sbrk_r>
  40286a:	68bb      	ldr	r3, [r7, #8]
  40286c:	442b      	add	r3, r5
  40286e:	4298      	cmp	r0, r3
  402870:	d004      	beq.n	40287c <_malloc_trim_r+0x48>
  402872:	4630      	mov	r0, r6
  402874:	f000 ff60 	bl	403738 <__malloc_unlock>
  402878:	2000      	movs	r0, #0
  40287a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40287c:	4261      	negs	r1, r4
  40287e:	4630      	mov	r0, r6
  402880:	f001 f906 	bl	403a90 <_sbrk_r>
  402884:	3001      	adds	r0, #1
  402886:	d00d      	beq.n	4028a4 <_malloc_trim_r+0x70>
  402888:	4b10      	ldr	r3, [pc, #64]	; (4028cc <_malloc_trim_r+0x98>)
  40288a:	68ba      	ldr	r2, [r7, #8]
  40288c:	6819      	ldr	r1, [r3, #0]
  40288e:	1b2d      	subs	r5, r5, r4
  402890:	f045 0501 	orr.w	r5, r5, #1
  402894:	4630      	mov	r0, r6
  402896:	1b09      	subs	r1, r1, r4
  402898:	6055      	str	r5, [r2, #4]
  40289a:	6019      	str	r1, [r3, #0]
  40289c:	f000 ff4c 	bl	403738 <__malloc_unlock>
  4028a0:	2001      	movs	r0, #1
  4028a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4028a4:	2100      	movs	r1, #0
  4028a6:	4630      	mov	r0, r6
  4028a8:	f001 f8f2 	bl	403a90 <_sbrk_r>
  4028ac:	68ba      	ldr	r2, [r7, #8]
  4028ae:	1a83      	subs	r3, r0, r2
  4028b0:	2b0f      	cmp	r3, #15
  4028b2:	ddde      	ble.n	402872 <_malloc_trim_r+0x3e>
  4028b4:	4c06      	ldr	r4, [pc, #24]	; (4028d0 <_malloc_trim_r+0x9c>)
  4028b6:	4905      	ldr	r1, [pc, #20]	; (4028cc <_malloc_trim_r+0x98>)
  4028b8:	6824      	ldr	r4, [r4, #0]
  4028ba:	f043 0301 	orr.w	r3, r3, #1
  4028be:	1b00      	subs	r0, r0, r4
  4028c0:	6053      	str	r3, [r2, #4]
  4028c2:	6008      	str	r0, [r1, #0]
  4028c4:	e7d5      	b.n	402872 <_malloc_trim_r+0x3e>
  4028c6:	bf00      	nop
  4028c8:	204005b0 	.word	0x204005b0
  4028cc:	20401294 	.word	0x20401294
  4028d0:	204009b8 	.word	0x204009b8

004028d4 <_free_r>:
  4028d4:	2900      	cmp	r1, #0
  4028d6:	d044      	beq.n	402962 <_free_r+0x8e>
  4028d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4028dc:	460d      	mov	r5, r1
  4028de:	4680      	mov	r8, r0
  4028e0:	f000 ff24 	bl	40372c <__malloc_lock>
  4028e4:	f855 7c04 	ldr.w	r7, [r5, #-4]
  4028e8:	4969      	ldr	r1, [pc, #420]	; (402a90 <_free_r+0x1bc>)
  4028ea:	f027 0301 	bic.w	r3, r7, #1
  4028ee:	f1a5 0408 	sub.w	r4, r5, #8
  4028f2:	18e2      	adds	r2, r4, r3
  4028f4:	688e      	ldr	r6, [r1, #8]
  4028f6:	6850      	ldr	r0, [r2, #4]
  4028f8:	42b2      	cmp	r2, r6
  4028fa:	f020 0003 	bic.w	r0, r0, #3
  4028fe:	d05e      	beq.n	4029be <_free_r+0xea>
  402900:	07fe      	lsls	r6, r7, #31
  402902:	6050      	str	r0, [r2, #4]
  402904:	d40b      	bmi.n	40291e <_free_r+0x4a>
  402906:	f855 7c08 	ldr.w	r7, [r5, #-8]
  40290a:	1be4      	subs	r4, r4, r7
  40290c:	f101 0e08 	add.w	lr, r1, #8
  402910:	68a5      	ldr	r5, [r4, #8]
  402912:	4575      	cmp	r5, lr
  402914:	443b      	add	r3, r7
  402916:	d06d      	beq.n	4029f4 <_free_r+0x120>
  402918:	68e7      	ldr	r7, [r4, #12]
  40291a:	60ef      	str	r7, [r5, #12]
  40291c:	60bd      	str	r5, [r7, #8]
  40291e:	1815      	adds	r5, r2, r0
  402920:	686d      	ldr	r5, [r5, #4]
  402922:	07ed      	lsls	r5, r5, #31
  402924:	d53e      	bpl.n	4029a4 <_free_r+0xd0>
  402926:	f043 0201 	orr.w	r2, r3, #1
  40292a:	6062      	str	r2, [r4, #4]
  40292c:	50e3      	str	r3, [r4, r3]
  40292e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  402932:	d217      	bcs.n	402964 <_free_r+0x90>
  402934:	08db      	lsrs	r3, r3, #3
  402936:	1c58      	adds	r0, r3, #1
  402938:	109a      	asrs	r2, r3, #2
  40293a:	684d      	ldr	r5, [r1, #4]
  40293c:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  402940:	60a7      	str	r7, [r4, #8]
  402942:	2301      	movs	r3, #1
  402944:	4093      	lsls	r3, r2
  402946:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  40294a:	432b      	orrs	r3, r5
  40294c:	3a08      	subs	r2, #8
  40294e:	60e2      	str	r2, [r4, #12]
  402950:	604b      	str	r3, [r1, #4]
  402952:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  402956:	60fc      	str	r4, [r7, #12]
  402958:	4640      	mov	r0, r8
  40295a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40295e:	f000 beeb 	b.w	403738 <__malloc_unlock>
  402962:	4770      	bx	lr
  402964:	0a5a      	lsrs	r2, r3, #9
  402966:	2a04      	cmp	r2, #4
  402968:	d852      	bhi.n	402a10 <_free_r+0x13c>
  40296a:	099a      	lsrs	r2, r3, #6
  40296c:	f102 0739 	add.w	r7, r2, #57	; 0x39
  402970:	00ff      	lsls	r7, r7, #3
  402972:	f102 0538 	add.w	r5, r2, #56	; 0x38
  402976:	19c8      	adds	r0, r1, r7
  402978:	59ca      	ldr	r2, [r1, r7]
  40297a:	3808      	subs	r0, #8
  40297c:	4290      	cmp	r0, r2
  40297e:	d04f      	beq.n	402a20 <_free_r+0x14c>
  402980:	6851      	ldr	r1, [r2, #4]
  402982:	f021 0103 	bic.w	r1, r1, #3
  402986:	428b      	cmp	r3, r1
  402988:	d232      	bcs.n	4029f0 <_free_r+0x11c>
  40298a:	6892      	ldr	r2, [r2, #8]
  40298c:	4290      	cmp	r0, r2
  40298e:	d1f7      	bne.n	402980 <_free_r+0xac>
  402990:	68c3      	ldr	r3, [r0, #12]
  402992:	60a0      	str	r0, [r4, #8]
  402994:	60e3      	str	r3, [r4, #12]
  402996:	609c      	str	r4, [r3, #8]
  402998:	60c4      	str	r4, [r0, #12]
  40299a:	4640      	mov	r0, r8
  40299c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4029a0:	f000 beca 	b.w	403738 <__malloc_unlock>
  4029a4:	6895      	ldr	r5, [r2, #8]
  4029a6:	4f3b      	ldr	r7, [pc, #236]	; (402a94 <_free_r+0x1c0>)
  4029a8:	42bd      	cmp	r5, r7
  4029aa:	4403      	add	r3, r0
  4029ac:	d040      	beq.n	402a30 <_free_r+0x15c>
  4029ae:	68d0      	ldr	r0, [r2, #12]
  4029b0:	60e8      	str	r0, [r5, #12]
  4029b2:	f043 0201 	orr.w	r2, r3, #1
  4029b6:	6085      	str	r5, [r0, #8]
  4029b8:	6062      	str	r2, [r4, #4]
  4029ba:	50e3      	str	r3, [r4, r3]
  4029bc:	e7b7      	b.n	40292e <_free_r+0x5a>
  4029be:	07ff      	lsls	r7, r7, #31
  4029c0:	4403      	add	r3, r0
  4029c2:	d407      	bmi.n	4029d4 <_free_r+0x100>
  4029c4:	f855 2c08 	ldr.w	r2, [r5, #-8]
  4029c8:	1aa4      	subs	r4, r4, r2
  4029ca:	4413      	add	r3, r2
  4029cc:	68a0      	ldr	r0, [r4, #8]
  4029ce:	68e2      	ldr	r2, [r4, #12]
  4029d0:	60c2      	str	r2, [r0, #12]
  4029d2:	6090      	str	r0, [r2, #8]
  4029d4:	4a30      	ldr	r2, [pc, #192]	; (402a98 <_free_r+0x1c4>)
  4029d6:	6812      	ldr	r2, [r2, #0]
  4029d8:	f043 0001 	orr.w	r0, r3, #1
  4029dc:	4293      	cmp	r3, r2
  4029de:	6060      	str	r0, [r4, #4]
  4029e0:	608c      	str	r4, [r1, #8]
  4029e2:	d3b9      	bcc.n	402958 <_free_r+0x84>
  4029e4:	4b2d      	ldr	r3, [pc, #180]	; (402a9c <_free_r+0x1c8>)
  4029e6:	4640      	mov	r0, r8
  4029e8:	6819      	ldr	r1, [r3, #0]
  4029ea:	f7ff ff23 	bl	402834 <_malloc_trim_r>
  4029ee:	e7b3      	b.n	402958 <_free_r+0x84>
  4029f0:	4610      	mov	r0, r2
  4029f2:	e7cd      	b.n	402990 <_free_r+0xbc>
  4029f4:	1811      	adds	r1, r2, r0
  4029f6:	6849      	ldr	r1, [r1, #4]
  4029f8:	07c9      	lsls	r1, r1, #31
  4029fa:	d444      	bmi.n	402a86 <_free_r+0x1b2>
  4029fc:	6891      	ldr	r1, [r2, #8]
  4029fe:	68d2      	ldr	r2, [r2, #12]
  402a00:	60ca      	str	r2, [r1, #12]
  402a02:	4403      	add	r3, r0
  402a04:	f043 0001 	orr.w	r0, r3, #1
  402a08:	6091      	str	r1, [r2, #8]
  402a0a:	6060      	str	r0, [r4, #4]
  402a0c:	50e3      	str	r3, [r4, r3]
  402a0e:	e7a3      	b.n	402958 <_free_r+0x84>
  402a10:	2a14      	cmp	r2, #20
  402a12:	d816      	bhi.n	402a42 <_free_r+0x16e>
  402a14:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  402a18:	00ff      	lsls	r7, r7, #3
  402a1a:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  402a1e:	e7aa      	b.n	402976 <_free_r+0xa2>
  402a20:	10aa      	asrs	r2, r5, #2
  402a22:	2301      	movs	r3, #1
  402a24:	684d      	ldr	r5, [r1, #4]
  402a26:	4093      	lsls	r3, r2
  402a28:	432b      	orrs	r3, r5
  402a2a:	604b      	str	r3, [r1, #4]
  402a2c:	4603      	mov	r3, r0
  402a2e:	e7b0      	b.n	402992 <_free_r+0xbe>
  402a30:	f043 0201 	orr.w	r2, r3, #1
  402a34:	614c      	str	r4, [r1, #20]
  402a36:	610c      	str	r4, [r1, #16]
  402a38:	60e5      	str	r5, [r4, #12]
  402a3a:	60a5      	str	r5, [r4, #8]
  402a3c:	6062      	str	r2, [r4, #4]
  402a3e:	50e3      	str	r3, [r4, r3]
  402a40:	e78a      	b.n	402958 <_free_r+0x84>
  402a42:	2a54      	cmp	r2, #84	; 0x54
  402a44:	d806      	bhi.n	402a54 <_free_r+0x180>
  402a46:	0b1a      	lsrs	r2, r3, #12
  402a48:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  402a4c:	00ff      	lsls	r7, r7, #3
  402a4e:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  402a52:	e790      	b.n	402976 <_free_r+0xa2>
  402a54:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  402a58:	d806      	bhi.n	402a68 <_free_r+0x194>
  402a5a:	0bda      	lsrs	r2, r3, #15
  402a5c:	f102 0778 	add.w	r7, r2, #120	; 0x78
  402a60:	00ff      	lsls	r7, r7, #3
  402a62:	f102 0577 	add.w	r5, r2, #119	; 0x77
  402a66:	e786      	b.n	402976 <_free_r+0xa2>
  402a68:	f240 5054 	movw	r0, #1364	; 0x554
  402a6c:	4282      	cmp	r2, r0
  402a6e:	d806      	bhi.n	402a7e <_free_r+0x1aa>
  402a70:	0c9a      	lsrs	r2, r3, #18
  402a72:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  402a76:	00ff      	lsls	r7, r7, #3
  402a78:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  402a7c:	e77b      	b.n	402976 <_free_r+0xa2>
  402a7e:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  402a82:	257e      	movs	r5, #126	; 0x7e
  402a84:	e777      	b.n	402976 <_free_r+0xa2>
  402a86:	f043 0101 	orr.w	r1, r3, #1
  402a8a:	6061      	str	r1, [r4, #4]
  402a8c:	6013      	str	r3, [r2, #0]
  402a8e:	e763      	b.n	402958 <_free_r+0x84>
  402a90:	204005b0 	.word	0x204005b0
  402a94:	204005b8 	.word	0x204005b8
  402a98:	204009bc 	.word	0x204009bc
  402a9c:	204012c4 	.word	0x204012c4

00402aa0 <__sfvwrite_r>:
  402aa0:	6893      	ldr	r3, [r2, #8]
  402aa2:	2b00      	cmp	r3, #0
  402aa4:	d073      	beq.n	402b8e <__sfvwrite_r+0xee>
  402aa6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402aaa:	898b      	ldrh	r3, [r1, #12]
  402aac:	b083      	sub	sp, #12
  402aae:	460c      	mov	r4, r1
  402ab0:	0719      	lsls	r1, r3, #28
  402ab2:	9000      	str	r0, [sp, #0]
  402ab4:	4616      	mov	r6, r2
  402ab6:	d526      	bpl.n	402b06 <__sfvwrite_r+0x66>
  402ab8:	6922      	ldr	r2, [r4, #16]
  402aba:	b322      	cbz	r2, 402b06 <__sfvwrite_r+0x66>
  402abc:	f013 0002 	ands.w	r0, r3, #2
  402ac0:	6835      	ldr	r5, [r6, #0]
  402ac2:	d02c      	beq.n	402b1e <__sfvwrite_r+0x7e>
  402ac4:	f04f 0900 	mov.w	r9, #0
  402ac8:	4fb0      	ldr	r7, [pc, #704]	; (402d8c <__sfvwrite_r+0x2ec>)
  402aca:	46c8      	mov	r8, r9
  402acc:	46b2      	mov	sl, r6
  402ace:	45b8      	cmp	r8, r7
  402ad0:	4643      	mov	r3, r8
  402ad2:	464a      	mov	r2, r9
  402ad4:	bf28      	it	cs
  402ad6:	463b      	movcs	r3, r7
  402ad8:	9800      	ldr	r0, [sp, #0]
  402ada:	f1b8 0f00 	cmp.w	r8, #0
  402ade:	d050      	beq.n	402b82 <__sfvwrite_r+0xe2>
  402ae0:	69e1      	ldr	r1, [r4, #28]
  402ae2:	6a66      	ldr	r6, [r4, #36]	; 0x24
  402ae4:	47b0      	blx	r6
  402ae6:	2800      	cmp	r0, #0
  402ae8:	dd58      	ble.n	402b9c <__sfvwrite_r+0xfc>
  402aea:	f8da 3008 	ldr.w	r3, [sl, #8]
  402aee:	1a1b      	subs	r3, r3, r0
  402af0:	4481      	add	r9, r0
  402af2:	eba8 0800 	sub.w	r8, r8, r0
  402af6:	f8ca 3008 	str.w	r3, [sl, #8]
  402afa:	2b00      	cmp	r3, #0
  402afc:	d1e7      	bne.n	402ace <__sfvwrite_r+0x2e>
  402afe:	2000      	movs	r0, #0
  402b00:	b003      	add	sp, #12
  402b02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402b06:	4621      	mov	r1, r4
  402b08:	9800      	ldr	r0, [sp, #0]
  402b0a:	f7ff fc51 	bl	4023b0 <__swsetup_r>
  402b0e:	2800      	cmp	r0, #0
  402b10:	f040 8133 	bne.w	402d7a <__sfvwrite_r+0x2da>
  402b14:	89a3      	ldrh	r3, [r4, #12]
  402b16:	6835      	ldr	r5, [r6, #0]
  402b18:	f013 0002 	ands.w	r0, r3, #2
  402b1c:	d1d2      	bne.n	402ac4 <__sfvwrite_r+0x24>
  402b1e:	f013 0901 	ands.w	r9, r3, #1
  402b22:	d145      	bne.n	402bb0 <__sfvwrite_r+0x110>
  402b24:	464f      	mov	r7, r9
  402b26:	9601      	str	r6, [sp, #4]
  402b28:	b337      	cbz	r7, 402b78 <__sfvwrite_r+0xd8>
  402b2a:	059a      	lsls	r2, r3, #22
  402b2c:	f8d4 8008 	ldr.w	r8, [r4, #8]
  402b30:	f140 8083 	bpl.w	402c3a <__sfvwrite_r+0x19a>
  402b34:	4547      	cmp	r7, r8
  402b36:	46c3      	mov	fp, r8
  402b38:	f0c0 80ab 	bcc.w	402c92 <__sfvwrite_r+0x1f2>
  402b3c:	f413 6f90 	tst.w	r3, #1152	; 0x480
  402b40:	f040 80ac 	bne.w	402c9c <__sfvwrite_r+0x1fc>
  402b44:	6820      	ldr	r0, [r4, #0]
  402b46:	46ba      	mov	sl, r7
  402b48:	465a      	mov	r2, fp
  402b4a:	4649      	mov	r1, r9
  402b4c:	f000 fd8a 	bl	403664 <memmove>
  402b50:	68a2      	ldr	r2, [r4, #8]
  402b52:	6823      	ldr	r3, [r4, #0]
  402b54:	eba2 0208 	sub.w	r2, r2, r8
  402b58:	445b      	add	r3, fp
  402b5a:	60a2      	str	r2, [r4, #8]
  402b5c:	6023      	str	r3, [r4, #0]
  402b5e:	9a01      	ldr	r2, [sp, #4]
  402b60:	6893      	ldr	r3, [r2, #8]
  402b62:	eba3 030a 	sub.w	r3, r3, sl
  402b66:	44d1      	add	r9, sl
  402b68:	eba7 070a 	sub.w	r7, r7, sl
  402b6c:	6093      	str	r3, [r2, #8]
  402b6e:	2b00      	cmp	r3, #0
  402b70:	d0c5      	beq.n	402afe <__sfvwrite_r+0x5e>
  402b72:	89a3      	ldrh	r3, [r4, #12]
  402b74:	2f00      	cmp	r7, #0
  402b76:	d1d8      	bne.n	402b2a <__sfvwrite_r+0x8a>
  402b78:	f8d5 9000 	ldr.w	r9, [r5]
  402b7c:	686f      	ldr	r7, [r5, #4]
  402b7e:	3508      	adds	r5, #8
  402b80:	e7d2      	b.n	402b28 <__sfvwrite_r+0x88>
  402b82:	f8d5 9000 	ldr.w	r9, [r5]
  402b86:	f8d5 8004 	ldr.w	r8, [r5, #4]
  402b8a:	3508      	adds	r5, #8
  402b8c:	e79f      	b.n	402ace <__sfvwrite_r+0x2e>
  402b8e:	2000      	movs	r0, #0
  402b90:	4770      	bx	lr
  402b92:	4621      	mov	r1, r4
  402b94:	9800      	ldr	r0, [sp, #0]
  402b96:	f7ff fd1f 	bl	4025d8 <_fflush_r>
  402b9a:	b370      	cbz	r0, 402bfa <__sfvwrite_r+0x15a>
  402b9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402ba0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402ba4:	f04f 30ff 	mov.w	r0, #4294967295
  402ba8:	81a3      	strh	r3, [r4, #12]
  402baa:	b003      	add	sp, #12
  402bac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402bb0:	4681      	mov	r9, r0
  402bb2:	4633      	mov	r3, r6
  402bb4:	464e      	mov	r6, r9
  402bb6:	46a8      	mov	r8, r5
  402bb8:	469a      	mov	sl, r3
  402bba:	464d      	mov	r5, r9
  402bbc:	b34e      	cbz	r6, 402c12 <__sfvwrite_r+0x172>
  402bbe:	b380      	cbz	r0, 402c22 <__sfvwrite_r+0x182>
  402bc0:	6820      	ldr	r0, [r4, #0]
  402bc2:	6923      	ldr	r3, [r4, #16]
  402bc4:	6962      	ldr	r2, [r4, #20]
  402bc6:	45b1      	cmp	r9, r6
  402bc8:	46cb      	mov	fp, r9
  402bca:	bf28      	it	cs
  402bcc:	46b3      	movcs	fp, r6
  402bce:	4298      	cmp	r0, r3
  402bd0:	465f      	mov	r7, fp
  402bd2:	d904      	bls.n	402bde <__sfvwrite_r+0x13e>
  402bd4:	68a3      	ldr	r3, [r4, #8]
  402bd6:	4413      	add	r3, r2
  402bd8:	459b      	cmp	fp, r3
  402bda:	f300 80a6 	bgt.w	402d2a <__sfvwrite_r+0x28a>
  402bde:	4593      	cmp	fp, r2
  402be0:	db4b      	blt.n	402c7a <__sfvwrite_r+0x1da>
  402be2:	4613      	mov	r3, r2
  402be4:	6a67      	ldr	r7, [r4, #36]	; 0x24
  402be6:	69e1      	ldr	r1, [r4, #28]
  402be8:	9800      	ldr	r0, [sp, #0]
  402bea:	462a      	mov	r2, r5
  402bec:	47b8      	blx	r7
  402bee:	1e07      	subs	r7, r0, #0
  402bf0:	ddd4      	ble.n	402b9c <__sfvwrite_r+0xfc>
  402bf2:	ebb9 0907 	subs.w	r9, r9, r7
  402bf6:	d0cc      	beq.n	402b92 <__sfvwrite_r+0xf2>
  402bf8:	2001      	movs	r0, #1
  402bfa:	f8da 3008 	ldr.w	r3, [sl, #8]
  402bfe:	1bdb      	subs	r3, r3, r7
  402c00:	443d      	add	r5, r7
  402c02:	1bf6      	subs	r6, r6, r7
  402c04:	f8ca 3008 	str.w	r3, [sl, #8]
  402c08:	2b00      	cmp	r3, #0
  402c0a:	f43f af78 	beq.w	402afe <__sfvwrite_r+0x5e>
  402c0e:	2e00      	cmp	r6, #0
  402c10:	d1d5      	bne.n	402bbe <__sfvwrite_r+0x11e>
  402c12:	f108 0308 	add.w	r3, r8, #8
  402c16:	e913 0060 	ldmdb	r3, {r5, r6}
  402c1a:	4698      	mov	r8, r3
  402c1c:	3308      	adds	r3, #8
  402c1e:	2e00      	cmp	r6, #0
  402c20:	d0f9      	beq.n	402c16 <__sfvwrite_r+0x176>
  402c22:	4632      	mov	r2, r6
  402c24:	210a      	movs	r1, #10
  402c26:	4628      	mov	r0, r5
  402c28:	f000 fc32 	bl	403490 <memchr>
  402c2c:	2800      	cmp	r0, #0
  402c2e:	f000 80a1 	beq.w	402d74 <__sfvwrite_r+0x2d4>
  402c32:	3001      	adds	r0, #1
  402c34:	eba0 0905 	sub.w	r9, r0, r5
  402c38:	e7c2      	b.n	402bc0 <__sfvwrite_r+0x120>
  402c3a:	6820      	ldr	r0, [r4, #0]
  402c3c:	6923      	ldr	r3, [r4, #16]
  402c3e:	4298      	cmp	r0, r3
  402c40:	d802      	bhi.n	402c48 <__sfvwrite_r+0x1a8>
  402c42:	6963      	ldr	r3, [r4, #20]
  402c44:	429f      	cmp	r7, r3
  402c46:	d25d      	bcs.n	402d04 <__sfvwrite_r+0x264>
  402c48:	45b8      	cmp	r8, r7
  402c4a:	bf28      	it	cs
  402c4c:	46b8      	movcs	r8, r7
  402c4e:	4642      	mov	r2, r8
  402c50:	4649      	mov	r1, r9
  402c52:	f000 fd07 	bl	403664 <memmove>
  402c56:	68a3      	ldr	r3, [r4, #8]
  402c58:	6822      	ldr	r2, [r4, #0]
  402c5a:	eba3 0308 	sub.w	r3, r3, r8
  402c5e:	4442      	add	r2, r8
  402c60:	60a3      	str	r3, [r4, #8]
  402c62:	6022      	str	r2, [r4, #0]
  402c64:	b10b      	cbz	r3, 402c6a <__sfvwrite_r+0x1ca>
  402c66:	46c2      	mov	sl, r8
  402c68:	e779      	b.n	402b5e <__sfvwrite_r+0xbe>
  402c6a:	4621      	mov	r1, r4
  402c6c:	9800      	ldr	r0, [sp, #0]
  402c6e:	f7ff fcb3 	bl	4025d8 <_fflush_r>
  402c72:	2800      	cmp	r0, #0
  402c74:	d192      	bne.n	402b9c <__sfvwrite_r+0xfc>
  402c76:	46c2      	mov	sl, r8
  402c78:	e771      	b.n	402b5e <__sfvwrite_r+0xbe>
  402c7a:	465a      	mov	r2, fp
  402c7c:	4629      	mov	r1, r5
  402c7e:	f000 fcf1 	bl	403664 <memmove>
  402c82:	68a2      	ldr	r2, [r4, #8]
  402c84:	6823      	ldr	r3, [r4, #0]
  402c86:	eba2 020b 	sub.w	r2, r2, fp
  402c8a:	445b      	add	r3, fp
  402c8c:	60a2      	str	r2, [r4, #8]
  402c8e:	6023      	str	r3, [r4, #0]
  402c90:	e7af      	b.n	402bf2 <__sfvwrite_r+0x152>
  402c92:	6820      	ldr	r0, [r4, #0]
  402c94:	46b8      	mov	r8, r7
  402c96:	46ba      	mov	sl, r7
  402c98:	46bb      	mov	fp, r7
  402c9a:	e755      	b.n	402b48 <__sfvwrite_r+0xa8>
  402c9c:	6962      	ldr	r2, [r4, #20]
  402c9e:	6820      	ldr	r0, [r4, #0]
  402ca0:	6921      	ldr	r1, [r4, #16]
  402ca2:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  402ca6:	eba0 0a01 	sub.w	sl, r0, r1
  402caa:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  402cae:	f10a 0001 	add.w	r0, sl, #1
  402cb2:	ea4f 0868 	mov.w	r8, r8, asr #1
  402cb6:	4438      	add	r0, r7
  402cb8:	4540      	cmp	r0, r8
  402cba:	4642      	mov	r2, r8
  402cbc:	bf84      	itt	hi
  402cbe:	4680      	movhi	r8, r0
  402cc0:	4642      	movhi	r2, r8
  402cc2:	055b      	lsls	r3, r3, #21
  402cc4:	d544      	bpl.n	402d50 <__sfvwrite_r+0x2b0>
  402cc6:	4611      	mov	r1, r2
  402cc8:	9800      	ldr	r0, [sp, #0]
  402cca:	f000 f919 	bl	402f00 <_malloc_r>
  402cce:	4683      	mov	fp, r0
  402cd0:	2800      	cmp	r0, #0
  402cd2:	d055      	beq.n	402d80 <__sfvwrite_r+0x2e0>
  402cd4:	4652      	mov	r2, sl
  402cd6:	6921      	ldr	r1, [r4, #16]
  402cd8:	f000 fc2a 	bl	403530 <memcpy>
  402cdc:	89a3      	ldrh	r3, [r4, #12]
  402cde:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  402ce2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402ce6:	81a3      	strh	r3, [r4, #12]
  402ce8:	eb0b 000a 	add.w	r0, fp, sl
  402cec:	eba8 030a 	sub.w	r3, r8, sl
  402cf0:	f8c4 b010 	str.w	fp, [r4, #16]
  402cf4:	f8c4 8014 	str.w	r8, [r4, #20]
  402cf8:	6020      	str	r0, [r4, #0]
  402cfa:	60a3      	str	r3, [r4, #8]
  402cfc:	46b8      	mov	r8, r7
  402cfe:	46ba      	mov	sl, r7
  402d00:	46bb      	mov	fp, r7
  402d02:	e721      	b.n	402b48 <__sfvwrite_r+0xa8>
  402d04:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  402d08:	42b9      	cmp	r1, r7
  402d0a:	bf28      	it	cs
  402d0c:	4639      	movcs	r1, r7
  402d0e:	464a      	mov	r2, r9
  402d10:	fb91 f1f3 	sdiv	r1, r1, r3
  402d14:	9800      	ldr	r0, [sp, #0]
  402d16:	6a66      	ldr	r6, [r4, #36]	; 0x24
  402d18:	fb03 f301 	mul.w	r3, r3, r1
  402d1c:	69e1      	ldr	r1, [r4, #28]
  402d1e:	47b0      	blx	r6
  402d20:	f1b0 0a00 	subs.w	sl, r0, #0
  402d24:	f73f af1b 	bgt.w	402b5e <__sfvwrite_r+0xbe>
  402d28:	e738      	b.n	402b9c <__sfvwrite_r+0xfc>
  402d2a:	461a      	mov	r2, r3
  402d2c:	4629      	mov	r1, r5
  402d2e:	9301      	str	r3, [sp, #4]
  402d30:	f000 fc98 	bl	403664 <memmove>
  402d34:	6822      	ldr	r2, [r4, #0]
  402d36:	9b01      	ldr	r3, [sp, #4]
  402d38:	9800      	ldr	r0, [sp, #0]
  402d3a:	441a      	add	r2, r3
  402d3c:	6022      	str	r2, [r4, #0]
  402d3e:	4621      	mov	r1, r4
  402d40:	f7ff fc4a 	bl	4025d8 <_fflush_r>
  402d44:	9b01      	ldr	r3, [sp, #4]
  402d46:	2800      	cmp	r0, #0
  402d48:	f47f af28 	bne.w	402b9c <__sfvwrite_r+0xfc>
  402d4c:	461f      	mov	r7, r3
  402d4e:	e750      	b.n	402bf2 <__sfvwrite_r+0x152>
  402d50:	9800      	ldr	r0, [sp, #0]
  402d52:	f000 fcf7 	bl	403744 <_realloc_r>
  402d56:	4683      	mov	fp, r0
  402d58:	2800      	cmp	r0, #0
  402d5a:	d1c5      	bne.n	402ce8 <__sfvwrite_r+0x248>
  402d5c:	9d00      	ldr	r5, [sp, #0]
  402d5e:	6921      	ldr	r1, [r4, #16]
  402d60:	4628      	mov	r0, r5
  402d62:	f7ff fdb7 	bl	4028d4 <_free_r>
  402d66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402d6a:	220c      	movs	r2, #12
  402d6c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  402d70:	602a      	str	r2, [r5, #0]
  402d72:	e715      	b.n	402ba0 <__sfvwrite_r+0x100>
  402d74:	f106 0901 	add.w	r9, r6, #1
  402d78:	e722      	b.n	402bc0 <__sfvwrite_r+0x120>
  402d7a:	f04f 30ff 	mov.w	r0, #4294967295
  402d7e:	e6bf      	b.n	402b00 <__sfvwrite_r+0x60>
  402d80:	9a00      	ldr	r2, [sp, #0]
  402d82:	230c      	movs	r3, #12
  402d84:	6013      	str	r3, [r2, #0]
  402d86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402d8a:	e709      	b.n	402ba0 <__sfvwrite_r+0x100>
  402d8c:	7ffffc00 	.word	0x7ffffc00

00402d90 <_fwalk_reent>:
  402d90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  402d94:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  402d98:	d01f      	beq.n	402dda <_fwalk_reent+0x4a>
  402d9a:	4688      	mov	r8, r1
  402d9c:	4606      	mov	r6, r0
  402d9e:	f04f 0900 	mov.w	r9, #0
  402da2:	687d      	ldr	r5, [r7, #4]
  402da4:	68bc      	ldr	r4, [r7, #8]
  402da6:	3d01      	subs	r5, #1
  402da8:	d411      	bmi.n	402dce <_fwalk_reent+0x3e>
  402daa:	89a3      	ldrh	r3, [r4, #12]
  402dac:	2b01      	cmp	r3, #1
  402dae:	f105 35ff 	add.w	r5, r5, #4294967295
  402db2:	d908      	bls.n	402dc6 <_fwalk_reent+0x36>
  402db4:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  402db8:	3301      	adds	r3, #1
  402dba:	4621      	mov	r1, r4
  402dbc:	4630      	mov	r0, r6
  402dbe:	d002      	beq.n	402dc6 <_fwalk_reent+0x36>
  402dc0:	47c0      	blx	r8
  402dc2:	ea49 0900 	orr.w	r9, r9, r0
  402dc6:	1c6b      	adds	r3, r5, #1
  402dc8:	f104 0468 	add.w	r4, r4, #104	; 0x68
  402dcc:	d1ed      	bne.n	402daa <_fwalk_reent+0x1a>
  402dce:	683f      	ldr	r7, [r7, #0]
  402dd0:	2f00      	cmp	r7, #0
  402dd2:	d1e6      	bne.n	402da2 <_fwalk_reent+0x12>
  402dd4:	4648      	mov	r0, r9
  402dd6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402dda:	46b9      	mov	r9, r7
  402ddc:	4648      	mov	r0, r9
  402dde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402de2:	bf00      	nop

00402de4 <__locale_mb_cur_max>:
  402de4:	4b04      	ldr	r3, [pc, #16]	; (402df8 <__locale_mb_cur_max+0x14>)
  402de6:	4a05      	ldr	r2, [pc, #20]	; (402dfc <__locale_mb_cur_max+0x18>)
  402de8:	681b      	ldr	r3, [r3, #0]
  402dea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  402dec:	2b00      	cmp	r3, #0
  402dee:	bf08      	it	eq
  402df0:	4613      	moveq	r3, r2
  402df2:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  402df6:	4770      	bx	lr
  402df8:	20400010 	.word	0x20400010
  402dfc:	20400444 	.word	0x20400444

00402e00 <__retarget_lock_init_recursive>:
  402e00:	4770      	bx	lr
  402e02:	bf00      	nop

00402e04 <__retarget_lock_close_recursive>:
  402e04:	4770      	bx	lr
  402e06:	bf00      	nop

00402e08 <__retarget_lock_acquire_recursive>:
  402e08:	4770      	bx	lr
  402e0a:	bf00      	nop

00402e0c <__retarget_lock_release_recursive>:
  402e0c:	4770      	bx	lr
  402e0e:	bf00      	nop

00402e10 <__swhatbuf_r>:
  402e10:	b570      	push	{r4, r5, r6, lr}
  402e12:	460c      	mov	r4, r1
  402e14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  402e18:	2900      	cmp	r1, #0
  402e1a:	b090      	sub	sp, #64	; 0x40
  402e1c:	4615      	mov	r5, r2
  402e1e:	461e      	mov	r6, r3
  402e20:	db14      	blt.n	402e4c <__swhatbuf_r+0x3c>
  402e22:	aa01      	add	r2, sp, #4
  402e24:	f001 f876 	bl	403f14 <_fstat_r>
  402e28:	2800      	cmp	r0, #0
  402e2a:	db0f      	blt.n	402e4c <__swhatbuf_r+0x3c>
  402e2c:	9a02      	ldr	r2, [sp, #8]
  402e2e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  402e32:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  402e36:	fab2 f282 	clz	r2, r2
  402e3a:	0952      	lsrs	r2, r2, #5
  402e3c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402e40:	f44f 6000 	mov.w	r0, #2048	; 0x800
  402e44:	6032      	str	r2, [r6, #0]
  402e46:	602b      	str	r3, [r5, #0]
  402e48:	b010      	add	sp, #64	; 0x40
  402e4a:	bd70      	pop	{r4, r5, r6, pc}
  402e4c:	89a2      	ldrh	r2, [r4, #12]
  402e4e:	2300      	movs	r3, #0
  402e50:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  402e54:	6033      	str	r3, [r6, #0]
  402e56:	d004      	beq.n	402e62 <__swhatbuf_r+0x52>
  402e58:	2240      	movs	r2, #64	; 0x40
  402e5a:	4618      	mov	r0, r3
  402e5c:	602a      	str	r2, [r5, #0]
  402e5e:	b010      	add	sp, #64	; 0x40
  402e60:	bd70      	pop	{r4, r5, r6, pc}
  402e62:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402e66:	602b      	str	r3, [r5, #0]
  402e68:	b010      	add	sp, #64	; 0x40
  402e6a:	bd70      	pop	{r4, r5, r6, pc}

00402e6c <__smakebuf_r>:
  402e6c:	898a      	ldrh	r2, [r1, #12]
  402e6e:	0792      	lsls	r2, r2, #30
  402e70:	460b      	mov	r3, r1
  402e72:	d506      	bpl.n	402e82 <__smakebuf_r+0x16>
  402e74:	f101 0243 	add.w	r2, r1, #67	; 0x43
  402e78:	2101      	movs	r1, #1
  402e7a:	601a      	str	r2, [r3, #0]
  402e7c:	611a      	str	r2, [r3, #16]
  402e7e:	6159      	str	r1, [r3, #20]
  402e80:	4770      	bx	lr
  402e82:	b5f0      	push	{r4, r5, r6, r7, lr}
  402e84:	b083      	sub	sp, #12
  402e86:	ab01      	add	r3, sp, #4
  402e88:	466a      	mov	r2, sp
  402e8a:	460c      	mov	r4, r1
  402e8c:	4606      	mov	r6, r0
  402e8e:	f7ff ffbf 	bl	402e10 <__swhatbuf_r>
  402e92:	9900      	ldr	r1, [sp, #0]
  402e94:	4605      	mov	r5, r0
  402e96:	4630      	mov	r0, r6
  402e98:	f000 f832 	bl	402f00 <_malloc_r>
  402e9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402ea0:	b1d8      	cbz	r0, 402eda <__smakebuf_r+0x6e>
  402ea2:	9a01      	ldr	r2, [sp, #4]
  402ea4:	4f15      	ldr	r7, [pc, #84]	; (402efc <__smakebuf_r+0x90>)
  402ea6:	9900      	ldr	r1, [sp, #0]
  402ea8:	63f7      	str	r7, [r6, #60]	; 0x3c
  402eaa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402eae:	81a3      	strh	r3, [r4, #12]
  402eb0:	6020      	str	r0, [r4, #0]
  402eb2:	6120      	str	r0, [r4, #16]
  402eb4:	6161      	str	r1, [r4, #20]
  402eb6:	b91a      	cbnz	r2, 402ec0 <__smakebuf_r+0x54>
  402eb8:	432b      	orrs	r3, r5
  402eba:	81a3      	strh	r3, [r4, #12]
  402ebc:	b003      	add	sp, #12
  402ebe:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402ec0:	4630      	mov	r0, r6
  402ec2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  402ec6:	f001 f839 	bl	403f3c <_isatty_r>
  402eca:	b1a0      	cbz	r0, 402ef6 <__smakebuf_r+0x8a>
  402ecc:	89a3      	ldrh	r3, [r4, #12]
  402ece:	f023 0303 	bic.w	r3, r3, #3
  402ed2:	f043 0301 	orr.w	r3, r3, #1
  402ed6:	b21b      	sxth	r3, r3
  402ed8:	e7ee      	b.n	402eb8 <__smakebuf_r+0x4c>
  402eda:	059a      	lsls	r2, r3, #22
  402edc:	d4ee      	bmi.n	402ebc <__smakebuf_r+0x50>
  402ede:	f023 0303 	bic.w	r3, r3, #3
  402ee2:	f104 0243 	add.w	r2, r4, #67	; 0x43
  402ee6:	f043 0302 	orr.w	r3, r3, #2
  402eea:	2101      	movs	r1, #1
  402eec:	81a3      	strh	r3, [r4, #12]
  402eee:	6022      	str	r2, [r4, #0]
  402ef0:	6122      	str	r2, [r4, #16]
  402ef2:	6161      	str	r1, [r4, #20]
  402ef4:	e7e2      	b.n	402ebc <__smakebuf_r+0x50>
  402ef6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402efa:	e7dd      	b.n	402eb8 <__smakebuf_r+0x4c>
  402efc:	0040262d 	.word	0x0040262d

00402f00 <_malloc_r>:
  402f00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402f04:	f101 060b 	add.w	r6, r1, #11
  402f08:	2e16      	cmp	r6, #22
  402f0a:	b083      	sub	sp, #12
  402f0c:	4605      	mov	r5, r0
  402f0e:	f240 809e 	bls.w	40304e <_malloc_r+0x14e>
  402f12:	f036 0607 	bics.w	r6, r6, #7
  402f16:	f100 80bd 	bmi.w	403094 <_malloc_r+0x194>
  402f1a:	42b1      	cmp	r1, r6
  402f1c:	f200 80ba 	bhi.w	403094 <_malloc_r+0x194>
  402f20:	f000 fc04 	bl	40372c <__malloc_lock>
  402f24:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  402f28:	f0c0 8293 	bcc.w	403452 <_malloc_r+0x552>
  402f2c:	0a73      	lsrs	r3, r6, #9
  402f2e:	f000 80b8 	beq.w	4030a2 <_malloc_r+0x1a2>
  402f32:	2b04      	cmp	r3, #4
  402f34:	f200 8179 	bhi.w	40322a <_malloc_r+0x32a>
  402f38:	09b3      	lsrs	r3, r6, #6
  402f3a:	f103 0039 	add.w	r0, r3, #57	; 0x39
  402f3e:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  402f42:	00c3      	lsls	r3, r0, #3
  402f44:	4fbf      	ldr	r7, [pc, #764]	; (403244 <_malloc_r+0x344>)
  402f46:	443b      	add	r3, r7
  402f48:	f1a3 0108 	sub.w	r1, r3, #8
  402f4c:	685c      	ldr	r4, [r3, #4]
  402f4e:	42a1      	cmp	r1, r4
  402f50:	d106      	bne.n	402f60 <_malloc_r+0x60>
  402f52:	e00c      	b.n	402f6e <_malloc_r+0x6e>
  402f54:	2a00      	cmp	r2, #0
  402f56:	f280 80aa 	bge.w	4030ae <_malloc_r+0x1ae>
  402f5a:	68e4      	ldr	r4, [r4, #12]
  402f5c:	42a1      	cmp	r1, r4
  402f5e:	d006      	beq.n	402f6e <_malloc_r+0x6e>
  402f60:	6863      	ldr	r3, [r4, #4]
  402f62:	f023 0303 	bic.w	r3, r3, #3
  402f66:	1b9a      	subs	r2, r3, r6
  402f68:	2a0f      	cmp	r2, #15
  402f6a:	ddf3      	ble.n	402f54 <_malloc_r+0x54>
  402f6c:	4670      	mov	r0, lr
  402f6e:	693c      	ldr	r4, [r7, #16]
  402f70:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 403258 <_malloc_r+0x358>
  402f74:	4574      	cmp	r4, lr
  402f76:	f000 81ab 	beq.w	4032d0 <_malloc_r+0x3d0>
  402f7a:	6863      	ldr	r3, [r4, #4]
  402f7c:	f023 0303 	bic.w	r3, r3, #3
  402f80:	1b9a      	subs	r2, r3, r6
  402f82:	2a0f      	cmp	r2, #15
  402f84:	f300 8190 	bgt.w	4032a8 <_malloc_r+0x3a8>
  402f88:	2a00      	cmp	r2, #0
  402f8a:	f8c7 e014 	str.w	lr, [r7, #20]
  402f8e:	f8c7 e010 	str.w	lr, [r7, #16]
  402f92:	f280 809d 	bge.w	4030d0 <_malloc_r+0x1d0>
  402f96:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  402f9a:	f080 8161 	bcs.w	403260 <_malloc_r+0x360>
  402f9e:	08db      	lsrs	r3, r3, #3
  402fa0:	f103 0c01 	add.w	ip, r3, #1
  402fa4:	1099      	asrs	r1, r3, #2
  402fa6:	687a      	ldr	r2, [r7, #4]
  402fa8:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  402fac:	f8c4 8008 	str.w	r8, [r4, #8]
  402fb0:	2301      	movs	r3, #1
  402fb2:	408b      	lsls	r3, r1
  402fb4:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  402fb8:	4313      	orrs	r3, r2
  402fba:	3908      	subs	r1, #8
  402fbc:	60e1      	str	r1, [r4, #12]
  402fbe:	607b      	str	r3, [r7, #4]
  402fc0:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  402fc4:	f8c8 400c 	str.w	r4, [r8, #12]
  402fc8:	1082      	asrs	r2, r0, #2
  402fca:	2401      	movs	r4, #1
  402fcc:	4094      	lsls	r4, r2
  402fce:	429c      	cmp	r4, r3
  402fd0:	f200 808b 	bhi.w	4030ea <_malloc_r+0x1ea>
  402fd4:	421c      	tst	r4, r3
  402fd6:	d106      	bne.n	402fe6 <_malloc_r+0xe6>
  402fd8:	f020 0003 	bic.w	r0, r0, #3
  402fdc:	0064      	lsls	r4, r4, #1
  402fde:	421c      	tst	r4, r3
  402fe0:	f100 0004 	add.w	r0, r0, #4
  402fe4:	d0fa      	beq.n	402fdc <_malloc_r+0xdc>
  402fe6:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  402fea:	46cc      	mov	ip, r9
  402fec:	4680      	mov	r8, r0
  402fee:	f8dc 300c 	ldr.w	r3, [ip, #12]
  402ff2:	459c      	cmp	ip, r3
  402ff4:	d107      	bne.n	403006 <_malloc_r+0x106>
  402ff6:	e16d      	b.n	4032d4 <_malloc_r+0x3d4>
  402ff8:	2a00      	cmp	r2, #0
  402ffa:	f280 817b 	bge.w	4032f4 <_malloc_r+0x3f4>
  402ffe:	68db      	ldr	r3, [r3, #12]
  403000:	459c      	cmp	ip, r3
  403002:	f000 8167 	beq.w	4032d4 <_malloc_r+0x3d4>
  403006:	6859      	ldr	r1, [r3, #4]
  403008:	f021 0103 	bic.w	r1, r1, #3
  40300c:	1b8a      	subs	r2, r1, r6
  40300e:	2a0f      	cmp	r2, #15
  403010:	ddf2      	ble.n	402ff8 <_malloc_r+0xf8>
  403012:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  403016:	f8d3 8008 	ldr.w	r8, [r3, #8]
  40301a:	9300      	str	r3, [sp, #0]
  40301c:	199c      	adds	r4, r3, r6
  40301e:	4628      	mov	r0, r5
  403020:	f046 0601 	orr.w	r6, r6, #1
  403024:	f042 0501 	orr.w	r5, r2, #1
  403028:	605e      	str	r6, [r3, #4]
  40302a:	f8c8 c00c 	str.w	ip, [r8, #12]
  40302e:	f8cc 8008 	str.w	r8, [ip, #8]
  403032:	617c      	str	r4, [r7, #20]
  403034:	613c      	str	r4, [r7, #16]
  403036:	f8c4 e00c 	str.w	lr, [r4, #12]
  40303a:	f8c4 e008 	str.w	lr, [r4, #8]
  40303e:	6065      	str	r5, [r4, #4]
  403040:	505a      	str	r2, [r3, r1]
  403042:	f000 fb79 	bl	403738 <__malloc_unlock>
  403046:	9b00      	ldr	r3, [sp, #0]
  403048:	f103 0408 	add.w	r4, r3, #8
  40304c:	e01e      	b.n	40308c <_malloc_r+0x18c>
  40304e:	2910      	cmp	r1, #16
  403050:	d820      	bhi.n	403094 <_malloc_r+0x194>
  403052:	f000 fb6b 	bl	40372c <__malloc_lock>
  403056:	2610      	movs	r6, #16
  403058:	2318      	movs	r3, #24
  40305a:	2002      	movs	r0, #2
  40305c:	4f79      	ldr	r7, [pc, #484]	; (403244 <_malloc_r+0x344>)
  40305e:	443b      	add	r3, r7
  403060:	f1a3 0208 	sub.w	r2, r3, #8
  403064:	685c      	ldr	r4, [r3, #4]
  403066:	4294      	cmp	r4, r2
  403068:	f000 813d 	beq.w	4032e6 <_malloc_r+0x3e6>
  40306c:	6863      	ldr	r3, [r4, #4]
  40306e:	68e1      	ldr	r1, [r4, #12]
  403070:	68a6      	ldr	r6, [r4, #8]
  403072:	f023 0303 	bic.w	r3, r3, #3
  403076:	4423      	add	r3, r4
  403078:	4628      	mov	r0, r5
  40307a:	685a      	ldr	r2, [r3, #4]
  40307c:	60f1      	str	r1, [r6, #12]
  40307e:	f042 0201 	orr.w	r2, r2, #1
  403082:	608e      	str	r6, [r1, #8]
  403084:	605a      	str	r2, [r3, #4]
  403086:	f000 fb57 	bl	403738 <__malloc_unlock>
  40308a:	3408      	adds	r4, #8
  40308c:	4620      	mov	r0, r4
  40308e:	b003      	add	sp, #12
  403090:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403094:	2400      	movs	r4, #0
  403096:	230c      	movs	r3, #12
  403098:	4620      	mov	r0, r4
  40309a:	602b      	str	r3, [r5, #0]
  40309c:	b003      	add	sp, #12
  40309e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4030a2:	2040      	movs	r0, #64	; 0x40
  4030a4:	f44f 7300 	mov.w	r3, #512	; 0x200
  4030a8:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  4030ac:	e74a      	b.n	402f44 <_malloc_r+0x44>
  4030ae:	4423      	add	r3, r4
  4030b0:	68e1      	ldr	r1, [r4, #12]
  4030b2:	685a      	ldr	r2, [r3, #4]
  4030b4:	68a6      	ldr	r6, [r4, #8]
  4030b6:	f042 0201 	orr.w	r2, r2, #1
  4030ba:	60f1      	str	r1, [r6, #12]
  4030bc:	4628      	mov	r0, r5
  4030be:	608e      	str	r6, [r1, #8]
  4030c0:	605a      	str	r2, [r3, #4]
  4030c2:	f000 fb39 	bl	403738 <__malloc_unlock>
  4030c6:	3408      	adds	r4, #8
  4030c8:	4620      	mov	r0, r4
  4030ca:	b003      	add	sp, #12
  4030cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4030d0:	4423      	add	r3, r4
  4030d2:	4628      	mov	r0, r5
  4030d4:	685a      	ldr	r2, [r3, #4]
  4030d6:	f042 0201 	orr.w	r2, r2, #1
  4030da:	605a      	str	r2, [r3, #4]
  4030dc:	f000 fb2c 	bl	403738 <__malloc_unlock>
  4030e0:	3408      	adds	r4, #8
  4030e2:	4620      	mov	r0, r4
  4030e4:	b003      	add	sp, #12
  4030e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4030ea:	68bc      	ldr	r4, [r7, #8]
  4030ec:	6863      	ldr	r3, [r4, #4]
  4030ee:	f023 0803 	bic.w	r8, r3, #3
  4030f2:	45b0      	cmp	r8, r6
  4030f4:	d304      	bcc.n	403100 <_malloc_r+0x200>
  4030f6:	eba8 0306 	sub.w	r3, r8, r6
  4030fa:	2b0f      	cmp	r3, #15
  4030fc:	f300 8085 	bgt.w	40320a <_malloc_r+0x30a>
  403100:	f8df 9158 	ldr.w	r9, [pc, #344]	; 40325c <_malloc_r+0x35c>
  403104:	4b50      	ldr	r3, [pc, #320]	; (403248 <_malloc_r+0x348>)
  403106:	f8d9 2000 	ldr.w	r2, [r9]
  40310a:	681b      	ldr	r3, [r3, #0]
  40310c:	3201      	adds	r2, #1
  40310e:	4433      	add	r3, r6
  403110:	eb04 0a08 	add.w	sl, r4, r8
  403114:	f000 8155 	beq.w	4033c2 <_malloc_r+0x4c2>
  403118:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  40311c:	330f      	adds	r3, #15
  40311e:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  403122:	f02b 0b0f 	bic.w	fp, fp, #15
  403126:	4659      	mov	r1, fp
  403128:	4628      	mov	r0, r5
  40312a:	f000 fcb1 	bl	403a90 <_sbrk_r>
  40312e:	1c41      	adds	r1, r0, #1
  403130:	4602      	mov	r2, r0
  403132:	f000 80fc 	beq.w	40332e <_malloc_r+0x42e>
  403136:	4582      	cmp	sl, r0
  403138:	f200 80f7 	bhi.w	40332a <_malloc_r+0x42a>
  40313c:	4b43      	ldr	r3, [pc, #268]	; (40324c <_malloc_r+0x34c>)
  40313e:	6819      	ldr	r1, [r3, #0]
  403140:	4459      	add	r1, fp
  403142:	6019      	str	r1, [r3, #0]
  403144:	f000 814d 	beq.w	4033e2 <_malloc_r+0x4e2>
  403148:	f8d9 0000 	ldr.w	r0, [r9]
  40314c:	3001      	adds	r0, #1
  40314e:	bf1b      	ittet	ne
  403150:	eba2 0a0a 	subne.w	sl, r2, sl
  403154:	4451      	addne	r1, sl
  403156:	f8c9 2000 	streq.w	r2, [r9]
  40315a:	6019      	strne	r1, [r3, #0]
  40315c:	f012 0107 	ands.w	r1, r2, #7
  403160:	f000 8115 	beq.w	40338e <_malloc_r+0x48e>
  403164:	f1c1 0008 	rsb	r0, r1, #8
  403168:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  40316c:	4402      	add	r2, r0
  40316e:	3108      	adds	r1, #8
  403170:	eb02 090b 	add.w	r9, r2, fp
  403174:	f3c9 090b 	ubfx	r9, r9, #0, #12
  403178:	eba1 0909 	sub.w	r9, r1, r9
  40317c:	4649      	mov	r1, r9
  40317e:	4628      	mov	r0, r5
  403180:	9301      	str	r3, [sp, #4]
  403182:	9200      	str	r2, [sp, #0]
  403184:	f000 fc84 	bl	403a90 <_sbrk_r>
  403188:	1c43      	adds	r3, r0, #1
  40318a:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40318e:	f000 8143 	beq.w	403418 <_malloc_r+0x518>
  403192:	1a80      	subs	r0, r0, r2
  403194:	4448      	add	r0, r9
  403196:	f040 0001 	orr.w	r0, r0, #1
  40319a:	6819      	ldr	r1, [r3, #0]
  40319c:	60ba      	str	r2, [r7, #8]
  40319e:	4449      	add	r1, r9
  4031a0:	42bc      	cmp	r4, r7
  4031a2:	6050      	str	r0, [r2, #4]
  4031a4:	6019      	str	r1, [r3, #0]
  4031a6:	d017      	beq.n	4031d8 <_malloc_r+0x2d8>
  4031a8:	f1b8 0f0f 	cmp.w	r8, #15
  4031ac:	f240 80fb 	bls.w	4033a6 <_malloc_r+0x4a6>
  4031b0:	6860      	ldr	r0, [r4, #4]
  4031b2:	f1a8 020c 	sub.w	r2, r8, #12
  4031b6:	f022 0207 	bic.w	r2, r2, #7
  4031ba:	eb04 0e02 	add.w	lr, r4, r2
  4031be:	f000 0001 	and.w	r0, r0, #1
  4031c2:	f04f 0c05 	mov.w	ip, #5
  4031c6:	4310      	orrs	r0, r2
  4031c8:	2a0f      	cmp	r2, #15
  4031ca:	6060      	str	r0, [r4, #4]
  4031cc:	f8ce c004 	str.w	ip, [lr, #4]
  4031d0:	f8ce c008 	str.w	ip, [lr, #8]
  4031d4:	f200 8117 	bhi.w	403406 <_malloc_r+0x506>
  4031d8:	4b1d      	ldr	r3, [pc, #116]	; (403250 <_malloc_r+0x350>)
  4031da:	68bc      	ldr	r4, [r7, #8]
  4031dc:	681a      	ldr	r2, [r3, #0]
  4031de:	4291      	cmp	r1, r2
  4031e0:	bf88      	it	hi
  4031e2:	6019      	strhi	r1, [r3, #0]
  4031e4:	4b1b      	ldr	r3, [pc, #108]	; (403254 <_malloc_r+0x354>)
  4031e6:	681a      	ldr	r2, [r3, #0]
  4031e8:	4291      	cmp	r1, r2
  4031ea:	6862      	ldr	r2, [r4, #4]
  4031ec:	bf88      	it	hi
  4031ee:	6019      	strhi	r1, [r3, #0]
  4031f0:	f022 0203 	bic.w	r2, r2, #3
  4031f4:	4296      	cmp	r6, r2
  4031f6:	eba2 0306 	sub.w	r3, r2, r6
  4031fa:	d801      	bhi.n	403200 <_malloc_r+0x300>
  4031fc:	2b0f      	cmp	r3, #15
  4031fe:	dc04      	bgt.n	40320a <_malloc_r+0x30a>
  403200:	4628      	mov	r0, r5
  403202:	f000 fa99 	bl	403738 <__malloc_unlock>
  403206:	2400      	movs	r4, #0
  403208:	e740      	b.n	40308c <_malloc_r+0x18c>
  40320a:	19a2      	adds	r2, r4, r6
  40320c:	f043 0301 	orr.w	r3, r3, #1
  403210:	f046 0601 	orr.w	r6, r6, #1
  403214:	6066      	str	r6, [r4, #4]
  403216:	4628      	mov	r0, r5
  403218:	60ba      	str	r2, [r7, #8]
  40321a:	6053      	str	r3, [r2, #4]
  40321c:	f000 fa8c 	bl	403738 <__malloc_unlock>
  403220:	3408      	adds	r4, #8
  403222:	4620      	mov	r0, r4
  403224:	b003      	add	sp, #12
  403226:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40322a:	2b14      	cmp	r3, #20
  40322c:	d971      	bls.n	403312 <_malloc_r+0x412>
  40322e:	2b54      	cmp	r3, #84	; 0x54
  403230:	f200 80a3 	bhi.w	40337a <_malloc_r+0x47a>
  403234:	0b33      	lsrs	r3, r6, #12
  403236:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  40323a:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  40323e:	00c3      	lsls	r3, r0, #3
  403240:	e680      	b.n	402f44 <_malloc_r+0x44>
  403242:	bf00      	nop
  403244:	204005b0 	.word	0x204005b0
  403248:	204012c4 	.word	0x204012c4
  40324c:	20401294 	.word	0x20401294
  403250:	204012bc 	.word	0x204012bc
  403254:	204012c0 	.word	0x204012c0
  403258:	204005b8 	.word	0x204005b8
  40325c:	204009b8 	.word	0x204009b8
  403260:	0a5a      	lsrs	r2, r3, #9
  403262:	2a04      	cmp	r2, #4
  403264:	d95b      	bls.n	40331e <_malloc_r+0x41e>
  403266:	2a14      	cmp	r2, #20
  403268:	f200 80ae 	bhi.w	4033c8 <_malloc_r+0x4c8>
  40326c:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  403270:	00c9      	lsls	r1, r1, #3
  403272:	325b      	adds	r2, #91	; 0x5b
  403274:	eb07 0c01 	add.w	ip, r7, r1
  403278:	5879      	ldr	r1, [r7, r1]
  40327a:	f1ac 0c08 	sub.w	ip, ip, #8
  40327e:	458c      	cmp	ip, r1
  403280:	f000 8088 	beq.w	403394 <_malloc_r+0x494>
  403284:	684a      	ldr	r2, [r1, #4]
  403286:	f022 0203 	bic.w	r2, r2, #3
  40328a:	4293      	cmp	r3, r2
  40328c:	d273      	bcs.n	403376 <_malloc_r+0x476>
  40328e:	6889      	ldr	r1, [r1, #8]
  403290:	458c      	cmp	ip, r1
  403292:	d1f7      	bne.n	403284 <_malloc_r+0x384>
  403294:	f8dc 200c 	ldr.w	r2, [ip, #12]
  403298:	687b      	ldr	r3, [r7, #4]
  40329a:	60e2      	str	r2, [r4, #12]
  40329c:	f8c4 c008 	str.w	ip, [r4, #8]
  4032a0:	6094      	str	r4, [r2, #8]
  4032a2:	f8cc 400c 	str.w	r4, [ip, #12]
  4032a6:	e68f      	b.n	402fc8 <_malloc_r+0xc8>
  4032a8:	19a1      	adds	r1, r4, r6
  4032aa:	f046 0c01 	orr.w	ip, r6, #1
  4032ae:	f042 0601 	orr.w	r6, r2, #1
  4032b2:	f8c4 c004 	str.w	ip, [r4, #4]
  4032b6:	4628      	mov	r0, r5
  4032b8:	6179      	str	r1, [r7, #20]
  4032ba:	6139      	str	r1, [r7, #16]
  4032bc:	f8c1 e00c 	str.w	lr, [r1, #12]
  4032c0:	f8c1 e008 	str.w	lr, [r1, #8]
  4032c4:	604e      	str	r6, [r1, #4]
  4032c6:	50e2      	str	r2, [r4, r3]
  4032c8:	f000 fa36 	bl	403738 <__malloc_unlock>
  4032cc:	3408      	adds	r4, #8
  4032ce:	e6dd      	b.n	40308c <_malloc_r+0x18c>
  4032d0:	687b      	ldr	r3, [r7, #4]
  4032d2:	e679      	b.n	402fc8 <_malloc_r+0xc8>
  4032d4:	f108 0801 	add.w	r8, r8, #1
  4032d8:	f018 0f03 	tst.w	r8, #3
  4032dc:	f10c 0c08 	add.w	ip, ip, #8
  4032e0:	f47f ae85 	bne.w	402fee <_malloc_r+0xee>
  4032e4:	e02d      	b.n	403342 <_malloc_r+0x442>
  4032e6:	68dc      	ldr	r4, [r3, #12]
  4032e8:	42a3      	cmp	r3, r4
  4032ea:	bf08      	it	eq
  4032ec:	3002      	addeq	r0, #2
  4032ee:	f43f ae3e 	beq.w	402f6e <_malloc_r+0x6e>
  4032f2:	e6bb      	b.n	40306c <_malloc_r+0x16c>
  4032f4:	4419      	add	r1, r3
  4032f6:	461c      	mov	r4, r3
  4032f8:	684a      	ldr	r2, [r1, #4]
  4032fa:	68db      	ldr	r3, [r3, #12]
  4032fc:	f854 6f08 	ldr.w	r6, [r4, #8]!
  403300:	f042 0201 	orr.w	r2, r2, #1
  403304:	604a      	str	r2, [r1, #4]
  403306:	4628      	mov	r0, r5
  403308:	60f3      	str	r3, [r6, #12]
  40330a:	609e      	str	r6, [r3, #8]
  40330c:	f000 fa14 	bl	403738 <__malloc_unlock>
  403310:	e6bc      	b.n	40308c <_malloc_r+0x18c>
  403312:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  403316:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  40331a:	00c3      	lsls	r3, r0, #3
  40331c:	e612      	b.n	402f44 <_malloc_r+0x44>
  40331e:	099a      	lsrs	r2, r3, #6
  403320:	f102 0139 	add.w	r1, r2, #57	; 0x39
  403324:	00c9      	lsls	r1, r1, #3
  403326:	3238      	adds	r2, #56	; 0x38
  403328:	e7a4      	b.n	403274 <_malloc_r+0x374>
  40332a:	42bc      	cmp	r4, r7
  40332c:	d054      	beq.n	4033d8 <_malloc_r+0x4d8>
  40332e:	68bc      	ldr	r4, [r7, #8]
  403330:	6862      	ldr	r2, [r4, #4]
  403332:	f022 0203 	bic.w	r2, r2, #3
  403336:	e75d      	b.n	4031f4 <_malloc_r+0x2f4>
  403338:	f859 3908 	ldr.w	r3, [r9], #-8
  40333c:	4599      	cmp	r9, r3
  40333e:	f040 8086 	bne.w	40344e <_malloc_r+0x54e>
  403342:	f010 0f03 	tst.w	r0, #3
  403346:	f100 30ff 	add.w	r0, r0, #4294967295
  40334a:	d1f5      	bne.n	403338 <_malloc_r+0x438>
  40334c:	687b      	ldr	r3, [r7, #4]
  40334e:	ea23 0304 	bic.w	r3, r3, r4
  403352:	607b      	str	r3, [r7, #4]
  403354:	0064      	lsls	r4, r4, #1
  403356:	429c      	cmp	r4, r3
  403358:	f63f aec7 	bhi.w	4030ea <_malloc_r+0x1ea>
  40335c:	2c00      	cmp	r4, #0
  40335e:	f43f aec4 	beq.w	4030ea <_malloc_r+0x1ea>
  403362:	421c      	tst	r4, r3
  403364:	4640      	mov	r0, r8
  403366:	f47f ae3e 	bne.w	402fe6 <_malloc_r+0xe6>
  40336a:	0064      	lsls	r4, r4, #1
  40336c:	421c      	tst	r4, r3
  40336e:	f100 0004 	add.w	r0, r0, #4
  403372:	d0fa      	beq.n	40336a <_malloc_r+0x46a>
  403374:	e637      	b.n	402fe6 <_malloc_r+0xe6>
  403376:	468c      	mov	ip, r1
  403378:	e78c      	b.n	403294 <_malloc_r+0x394>
  40337a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40337e:	d815      	bhi.n	4033ac <_malloc_r+0x4ac>
  403380:	0bf3      	lsrs	r3, r6, #15
  403382:	f103 0078 	add.w	r0, r3, #120	; 0x78
  403386:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  40338a:	00c3      	lsls	r3, r0, #3
  40338c:	e5da      	b.n	402f44 <_malloc_r+0x44>
  40338e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  403392:	e6ed      	b.n	403170 <_malloc_r+0x270>
  403394:	687b      	ldr	r3, [r7, #4]
  403396:	1092      	asrs	r2, r2, #2
  403398:	2101      	movs	r1, #1
  40339a:	fa01 f202 	lsl.w	r2, r1, r2
  40339e:	4313      	orrs	r3, r2
  4033a0:	607b      	str	r3, [r7, #4]
  4033a2:	4662      	mov	r2, ip
  4033a4:	e779      	b.n	40329a <_malloc_r+0x39a>
  4033a6:	2301      	movs	r3, #1
  4033a8:	6053      	str	r3, [r2, #4]
  4033aa:	e729      	b.n	403200 <_malloc_r+0x300>
  4033ac:	f240 5254 	movw	r2, #1364	; 0x554
  4033b0:	4293      	cmp	r3, r2
  4033b2:	d822      	bhi.n	4033fa <_malloc_r+0x4fa>
  4033b4:	0cb3      	lsrs	r3, r6, #18
  4033b6:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  4033ba:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  4033be:	00c3      	lsls	r3, r0, #3
  4033c0:	e5c0      	b.n	402f44 <_malloc_r+0x44>
  4033c2:	f103 0b10 	add.w	fp, r3, #16
  4033c6:	e6ae      	b.n	403126 <_malloc_r+0x226>
  4033c8:	2a54      	cmp	r2, #84	; 0x54
  4033ca:	d829      	bhi.n	403420 <_malloc_r+0x520>
  4033cc:	0b1a      	lsrs	r2, r3, #12
  4033ce:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  4033d2:	00c9      	lsls	r1, r1, #3
  4033d4:	326e      	adds	r2, #110	; 0x6e
  4033d6:	e74d      	b.n	403274 <_malloc_r+0x374>
  4033d8:	4b20      	ldr	r3, [pc, #128]	; (40345c <_malloc_r+0x55c>)
  4033da:	6819      	ldr	r1, [r3, #0]
  4033dc:	4459      	add	r1, fp
  4033de:	6019      	str	r1, [r3, #0]
  4033e0:	e6b2      	b.n	403148 <_malloc_r+0x248>
  4033e2:	f3ca 000b 	ubfx	r0, sl, #0, #12
  4033e6:	2800      	cmp	r0, #0
  4033e8:	f47f aeae 	bne.w	403148 <_malloc_r+0x248>
  4033ec:	eb08 030b 	add.w	r3, r8, fp
  4033f0:	68ba      	ldr	r2, [r7, #8]
  4033f2:	f043 0301 	orr.w	r3, r3, #1
  4033f6:	6053      	str	r3, [r2, #4]
  4033f8:	e6ee      	b.n	4031d8 <_malloc_r+0x2d8>
  4033fa:	207f      	movs	r0, #127	; 0x7f
  4033fc:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  403400:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  403404:	e59e      	b.n	402f44 <_malloc_r+0x44>
  403406:	f104 0108 	add.w	r1, r4, #8
  40340a:	4628      	mov	r0, r5
  40340c:	9300      	str	r3, [sp, #0]
  40340e:	f7ff fa61 	bl	4028d4 <_free_r>
  403412:	9b00      	ldr	r3, [sp, #0]
  403414:	6819      	ldr	r1, [r3, #0]
  403416:	e6df      	b.n	4031d8 <_malloc_r+0x2d8>
  403418:	2001      	movs	r0, #1
  40341a:	f04f 0900 	mov.w	r9, #0
  40341e:	e6bc      	b.n	40319a <_malloc_r+0x29a>
  403420:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  403424:	d805      	bhi.n	403432 <_malloc_r+0x532>
  403426:	0bda      	lsrs	r2, r3, #15
  403428:	f102 0178 	add.w	r1, r2, #120	; 0x78
  40342c:	00c9      	lsls	r1, r1, #3
  40342e:	3277      	adds	r2, #119	; 0x77
  403430:	e720      	b.n	403274 <_malloc_r+0x374>
  403432:	f240 5154 	movw	r1, #1364	; 0x554
  403436:	428a      	cmp	r2, r1
  403438:	d805      	bhi.n	403446 <_malloc_r+0x546>
  40343a:	0c9a      	lsrs	r2, r3, #18
  40343c:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  403440:	00c9      	lsls	r1, r1, #3
  403442:	327c      	adds	r2, #124	; 0x7c
  403444:	e716      	b.n	403274 <_malloc_r+0x374>
  403446:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  40344a:	227e      	movs	r2, #126	; 0x7e
  40344c:	e712      	b.n	403274 <_malloc_r+0x374>
  40344e:	687b      	ldr	r3, [r7, #4]
  403450:	e780      	b.n	403354 <_malloc_r+0x454>
  403452:	08f0      	lsrs	r0, r6, #3
  403454:	f106 0308 	add.w	r3, r6, #8
  403458:	e600      	b.n	40305c <_malloc_r+0x15c>
  40345a:	bf00      	nop
  40345c:	20401294 	.word	0x20401294

00403460 <__ascii_mbtowc>:
  403460:	b082      	sub	sp, #8
  403462:	b149      	cbz	r1, 403478 <__ascii_mbtowc+0x18>
  403464:	b15a      	cbz	r2, 40347e <__ascii_mbtowc+0x1e>
  403466:	b16b      	cbz	r3, 403484 <__ascii_mbtowc+0x24>
  403468:	7813      	ldrb	r3, [r2, #0]
  40346a:	600b      	str	r3, [r1, #0]
  40346c:	7812      	ldrb	r2, [r2, #0]
  40346e:	1c10      	adds	r0, r2, #0
  403470:	bf18      	it	ne
  403472:	2001      	movne	r0, #1
  403474:	b002      	add	sp, #8
  403476:	4770      	bx	lr
  403478:	a901      	add	r1, sp, #4
  40347a:	2a00      	cmp	r2, #0
  40347c:	d1f3      	bne.n	403466 <__ascii_mbtowc+0x6>
  40347e:	4610      	mov	r0, r2
  403480:	b002      	add	sp, #8
  403482:	4770      	bx	lr
  403484:	f06f 0001 	mvn.w	r0, #1
  403488:	e7f4      	b.n	403474 <__ascii_mbtowc+0x14>
  40348a:	bf00      	nop
  40348c:	0000      	movs	r0, r0
	...

00403490 <memchr>:
  403490:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  403494:	2a10      	cmp	r2, #16
  403496:	db2b      	blt.n	4034f0 <memchr+0x60>
  403498:	f010 0f07 	tst.w	r0, #7
  40349c:	d008      	beq.n	4034b0 <memchr+0x20>
  40349e:	f810 3b01 	ldrb.w	r3, [r0], #1
  4034a2:	3a01      	subs	r2, #1
  4034a4:	428b      	cmp	r3, r1
  4034a6:	d02d      	beq.n	403504 <memchr+0x74>
  4034a8:	f010 0f07 	tst.w	r0, #7
  4034ac:	b342      	cbz	r2, 403500 <memchr+0x70>
  4034ae:	d1f6      	bne.n	40349e <memchr+0xe>
  4034b0:	b4f0      	push	{r4, r5, r6, r7}
  4034b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  4034b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  4034ba:	f022 0407 	bic.w	r4, r2, #7
  4034be:	f07f 0700 	mvns.w	r7, #0
  4034c2:	2300      	movs	r3, #0
  4034c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  4034c8:	3c08      	subs	r4, #8
  4034ca:	ea85 0501 	eor.w	r5, r5, r1
  4034ce:	ea86 0601 	eor.w	r6, r6, r1
  4034d2:	fa85 f547 	uadd8	r5, r5, r7
  4034d6:	faa3 f587 	sel	r5, r3, r7
  4034da:	fa86 f647 	uadd8	r6, r6, r7
  4034de:	faa5 f687 	sel	r6, r5, r7
  4034e2:	b98e      	cbnz	r6, 403508 <memchr+0x78>
  4034e4:	d1ee      	bne.n	4034c4 <memchr+0x34>
  4034e6:	bcf0      	pop	{r4, r5, r6, r7}
  4034e8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4034ec:	f002 0207 	and.w	r2, r2, #7
  4034f0:	b132      	cbz	r2, 403500 <memchr+0x70>
  4034f2:	f810 3b01 	ldrb.w	r3, [r0], #1
  4034f6:	3a01      	subs	r2, #1
  4034f8:	ea83 0301 	eor.w	r3, r3, r1
  4034fc:	b113      	cbz	r3, 403504 <memchr+0x74>
  4034fe:	d1f8      	bne.n	4034f2 <memchr+0x62>
  403500:	2000      	movs	r0, #0
  403502:	4770      	bx	lr
  403504:	3801      	subs	r0, #1
  403506:	4770      	bx	lr
  403508:	2d00      	cmp	r5, #0
  40350a:	bf06      	itte	eq
  40350c:	4635      	moveq	r5, r6
  40350e:	3803      	subeq	r0, #3
  403510:	3807      	subne	r0, #7
  403512:	f015 0f01 	tst.w	r5, #1
  403516:	d107      	bne.n	403528 <memchr+0x98>
  403518:	3001      	adds	r0, #1
  40351a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40351e:	bf02      	ittt	eq
  403520:	3001      	addeq	r0, #1
  403522:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  403526:	3001      	addeq	r0, #1
  403528:	bcf0      	pop	{r4, r5, r6, r7}
  40352a:	3801      	subs	r0, #1
  40352c:	4770      	bx	lr
  40352e:	bf00      	nop

00403530 <memcpy>:
  403530:	4684      	mov	ip, r0
  403532:	ea41 0300 	orr.w	r3, r1, r0
  403536:	f013 0303 	ands.w	r3, r3, #3
  40353a:	d16d      	bne.n	403618 <memcpy+0xe8>
  40353c:	3a40      	subs	r2, #64	; 0x40
  40353e:	d341      	bcc.n	4035c4 <memcpy+0x94>
  403540:	f851 3b04 	ldr.w	r3, [r1], #4
  403544:	f840 3b04 	str.w	r3, [r0], #4
  403548:	f851 3b04 	ldr.w	r3, [r1], #4
  40354c:	f840 3b04 	str.w	r3, [r0], #4
  403550:	f851 3b04 	ldr.w	r3, [r1], #4
  403554:	f840 3b04 	str.w	r3, [r0], #4
  403558:	f851 3b04 	ldr.w	r3, [r1], #4
  40355c:	f840 3b04 	str.w	r3, [r0], #4
  403560:	f851 3b04 	ldr.w	r3, [r1], #4
  403564:	f840 3b04 	str.w	r3, [r0], #4
  403568:	f851 3b04 	ldr.w	r3, [r1], #4
  40356c:	f840 3b04 	str.w	r3, [r0], #4
  403570:	f851 3b04 	ldr.w	r3, [r1], #4
  403574:	f840 3b04 	str.w	r3, [r0], #4
  403578:	f851 3b04 	ldr.w	r3, [r1], #4
  40357c:	f840 3b04 	str.w	r3, [r0], #4
  403580:	f851 3b04 	ldr.w	r3, [r1], #4
  403584:	f840 3b04 	str.w	r3, [r0], #4
  403588:	f851 3b04 	ldr.w	r3, [r1], #4
  40358c:	f840 3b04 	str.w	r3, [r0], #4
  403590:	f851 3b04 	ldr.w	r3, [r1], #4
  403594:	f840 3b04 	str.w	r3, [r0], #4
  403598:	f851 3b04 	ldr.w	r3, [r1], #4
  40359c:	f840 3b04 	str.w	r3, [r0], #4
  4035a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4035a4:	f840 3b04 	str.w	r3, [r0], #4
  4035a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4035ac:	f840 3b04 	str.w	r3, [r0], #4
  4035b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4035b4:	f840 3b04 	str.w	r3, [r0], #4
  4035b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4035bc:	f840 3b04 	str.w	r3, [r0], #4
  4035c0:	3a40      	subs	r2, #64	; 0x40
  4035c2:	d2bd      	bcs.n	403540 <memcpy+0x10>
  4035c4:	3230      	adds	r2, #48	; 0x30
  4035c6:	d311      	bcc.n	4035ec <memcpy+0xbc>
  4035c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4035cc:	f840 3b04 	str.w	r3, [r0], #4
  4035d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4035d4:	f840 3b04 	str.w	r3, [r0], #4
  4035d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4035dc:	f840 3b04 	str.w	r3, [r0], #4
  4035e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4035e4:	f840 3b04 	str.w	r3, [r0], #4
  4035e8:	3a10      	subs	r2, #16
  4035ea:	d2ed      	bcs.n	4035c8 <memcpy+0x98>
  4035ec:	320c      	adds	r2, #12
  4035ee:	d305      	bcc.n	4035fc <memcpy+0xcc>
  4035f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4035f4:	f840 3b04 	str.w	r3, [r0], #4
  4035f8:	3a04      	subs	r2, #4
  4035fa:	d2f9      	bcs.n	4035f0 <memcpy+0xc0>
  4035fc:	3204      	adds	r2, #4
  4035fe:	d008      	beq.n	403612 <memcpy+0xe2>
  403600:	07d2      	lsls	r2, r2, #31
  403602:	bf1c      	itt	ne
  403604:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403608:	f800 3b01 	strbne.w	r3, [r0], #1
  40360c:	d301      	bcc.n	403612 <memcpy+0xe2>
  40360e:	880b      	ldrh	r3, [r1, #0]
  403610:	8003      	strh	r3, [r0, #0]
  403612:	4660      	mov	r0, ip
  403614:	4770      	bx	lr
  403616:	bf00      	nop
  403618:	2a08      	cmp	r2, #8
  40361a:	d313      	bcc.n	403644 <memcpy+0x114>
  40361c:	078b      	lsls	r3, r1, #30
  40361e:	d08d      	beq.n	40353c <memcpy+0xc>
  403620:	f010 0303 	ands.w	r3, r0, #3
  403624:	d08a      	beq.n	40353c <memcpy+0xc>
  403626:	f1c3 0304 	rsb	r3, r3, #4
  40362a:	1ad2      	subs	r2, r2, r3
  40362c:	07db      	lsls	r3, r3, #31
  40362e:	bf1c      	itt	ne
  403630:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403634:	f800 3b01 	strbne.w	r3, [r0], #1
  403638:	d380      	bcc.n	40353c <memcpy+0xc>
  40363a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40363e:	f820 3b02 	strh.w	r3, [r0], #2
  403642:	e77b      	b.n	40353c <memcpy+0xc>
  403644:	3a04      	subs	r2, #4
  403646:	d3d9      	bcc.n	4035fc <memcpy+0xcc>
  403648:	3a01      	subs	r2, #1
  40364a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40364e:	f800 3b01 	strb.w	r3, [r0], #1
  403652:	d2f9      	bcs.n	403648 <memcpy+0x118>
  403654:	780b      	ldrb	r3, [r1, #0]
  403656:	7003      	strb	r3, [r0, #0]
  403658:	784b      	ldrb	r3, [r1, #1]
  40365a:	7043      	strb	r3, [r0, #1]
  40365c:	788b      	ldrb	r3, [r1, #2]
  40365e:	7083      	strb	r3, [r0, #2]
  403660:	4660      	mov	r0, ip
  403662:	4770      	bx	lr

00403664 <memmove>:
  403664:	4288      	cmp	r0, r1
  403666:	b5f0      	push	{r4, r5, r6, r7, lr}
  403668:	d90d      	bls.n	403686 <memmove+0x22>
  40366a:	188b      	adds	r3, r1, r2
  40366c:	4298      	cmp	r0, r3
  40366e:	d20a      	bcs.n	403686 <memmove+0x22>
  403670:	1884      	adds	r4, r0, r2
  403672:	2a00      	cmp	r2, #0
  403674:	d051      	beq.n	40371a <memmove+0xb6>
  403676:	4622      	mov	r2, r4
  403678:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40367c:	f802 4d01 	strb.w	r4, [r2, #-1]!
  403680:	4299      	cmp	r1, r3
  403682:	d1f9      	bne.n	403678 <memmove+0x14>
  403684:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403686:	2a0f      	cmp	r2, #15
  403688:	d948      	bls.n	40371c <memmove+0xb8>
  40368a:	ea41 0300 	orr.w	r3, r1, r0
  40368e:	079b      	lsls	r3, r3, #30
  403690:	d146      	bne.n	403720 <memmove+0xbc>
  403692:	f100 0410 	add.w	r4, r0, #16
  403696:	f101 0310 	add.w	r3, r1, #16
  40369a:	4615      	mov	r5, r2
  40369c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  4036a0:	f844 6c10 	str.w	r6, [r4, #-16]
  4036a4:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  4036a8:	f844 6c0c 	str.w	r6, [r4, #-12]
  4036ac:	f853 6c08 	ldr.w	r6, [r3, #-8]
  4036b0:	f844 6c08 	str.w	r6, [r4, #-8]
  4036b4:	3d10      	subs	r5, #16
  4036b6:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4036ba:	f844 6c04 	str.w	r6, [r4, #-4]
  4036be:	2d0f      	cmp	r5, #15
  4036c0:	f103 0310 	add.w	r3, r3, #16
  4036c4:	f104 0410 	add.w	r4, r4, #16
  4036c8:	d8e8      	bhi.n	40369c <memmove+0x38>
  4036ca:	f1a2 0310 	sub.w	r3, r2, #16
  4036ce:	f023 030f 	bic.w	r3, r3, #15
  4036d2:	f002 0e0f 	and.w	lr, r2, #15
  4036d6:	3310      	adds	r3, #16
  4036d8:	f1be 0f03 	cmp.w	lr, #3
  4036dc:	4419      	add	r1, r3
  4036de:	4403      	add	r3, r0
  4036e0:	d921      	bls.n	403726 <memmove+0xc2>
  4036e2:	1f1e      	subs	r6, r3, #4
  4036e4:	460d      	mov	r5, r1
  4036e6:	4674      	mov	r4, lr
  4036e8:	3c04      	subs	r4, #4
  4036ea:	f855 7b04 	ldr.w	r7, [r5], #4
  4036ee:	f846 7f04 	str.w	r7, [r6, #4]!
  4036f2:	2c03      	cmp	r4, #3
  4036f4:	d8f8      	bhi.n	4036e8 <memmove+0x84>
  4036f6:	f1ae 0404 	sub.w	r4, lr, #4
  4036fa:	f024 0403 	bic.w	r4, r4, #3
  4036fe:	3404      	adds	r4, #4
  403700:	4421      	add	r1, r4
  403702:	4423      	add	r3, r4
  403704:	f002 0203 	and.w	r2, r2, #3
  403708:	b162      	cbz	r2, 403724 <memmove+0xc0>
  40370a:	3b01      	subs	r3, #1
  40370c:	440a      	add	r2, r1
  40370e:	f811 4b01 	ldrb.w	r4, [r1], #1
  403712:	f803 4f01 	strb.w	r4, [r3, #1]!
  403716:	428a      	cmp	r2, r1
  403718:	d1f9      	bne.n	40370e <memmove+0xaa>
  40371a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40371c:	4603      	mov	r3, r0
  40371e:	e7f3      	b.n	403708 <memmove+0xa4>
  403720:	4603      	mov	r3, r0
  403722:	e7f2      	b.n	40370a <memmove+0xa6>
  403724:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403726:	4672      	mov	r2, lr
  403728:	e7ee      	b.n	403708 <memmove+0xa4>
  40372a:	bf00      	nop

0040372c <__malloc_lock>:
  40372c:	4801      	ldr	r0, [pc, #4]	; (403734 <__malloc_lock+0x8>)
  40372e:	f7ff bb6b 	b.w	402e08 <__retarget_lock_acquire_recursive>
  403732:	bf00      	nop
  403734:	204012e8 	.word	0x204012e8

00403738 <__malloc_unlock>:
  403738:	4801      	ldr	r0, [pc, #4]	; (403740 <__malloc_unlock+0x8>)
  40373a:	f7ff bb67 	b.w	402e0c <__retarget_lock_release_recursive>
  40373e:	bf00      	nop
  403740:	204012e8 	.word	0x204012e8

00403744 <_realloc_r>:
  403744:	2900      	cmp	r1, #0
  403746:	f000 8095 	beq.w	403874 <_realloc_r+0x130>
  40374a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40374e:	460d      	mov	r5, r1
  403750:	4616      	mov	r6, r2
  403752:	b083      	sub	sp, #12
  403754:	4680      	mov	r8, r0
  403756:	f106 070b 	add.w	r7, r6, #11
  40375a:	f7ff ffe7 	bl	40372c <__malloc_lock>
  40375e:	f855 ec04 	ldr.w	lr, [r5, #-4]
  403762:	2f16      	cmp	r7, #22
  403764:	f02e 0403 	bic.w	r4, lr, #3
  403768:	f1a5 0908 	sub.w	r9, r5, #8
  40376c:	d83c      	bhi.n	4037e8 <_realloc_r+0xa4>
  40376e:	2210      	movs	r2, #16
  403770:	4617      	mov	r7, r2
  403772:	42be      	cmp	r6, r7
  403774:	d83d      	bhi.n	4037f2 <_realloc_r+0xae>
  403776:	4294      	cmp	r4, r2
  403778:	da43      	bge.n	403802 <_realloc_r+0xbe>
  40377a:	4bc4      	ldr	r3, [pc, #784]	; (403a8c <_realloc_r+0x348>)
  40377c:	6899      	ldr	r1, [r3, #8]
  40377e:	eb09 0004 	add.w	r0, r9, r4
  403782:	4288      	cmp	r0, r1
  403784:	f000 80b4 	beq.w	4038f0 <_realloc_r+0x1ac>
  403788:	6843      	ldr	r3, [r0, #4]
  40378a:	f023 0101 	bic.w	r1, r3, #1
  40378e:	4401      	add	r1, r0
  403790:	6849      	ldr	r1, [r1, #4]
  403792:	07c9      	lsls	r1, r1, #31
  403794:	d54c      	bpl.n	403830 <_realloc_r+0xec>
  403796:	f01e 0f01 	tst.w	lr, #1
  40379a:	f000 809b 	beq.w	4038d4 <_realloc_r+0x190>
  40379e:	4631      	mov	r1, r6
  4037a0:	4640      	mov	r0, r8
  4037a2:	f7ff fbad 	bl	402f00 <_malloc_r>
  4037a6:	4606      	mov	r6, r0
  4037a8:	2800      	cmp	r0, #0
  4037aa:	d03a      	beq.n	403822 <_realloc_r+0xde>
  4037ac:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4037b0:	f023 0301 	bic.w	r3, r3, #1
  4037b4:	444b      	add	r3, r9
  4037b6:	f1a0 0208 	sub.w	r2, r0, #8
  4037ba:	429a      	cmp	r2, r3
  4037bc:	f000 8121 	beq.w	403a02 <_realloc_r+0x2be>
  4037c0:	1f22      	subs	r2, r4, #4
  4037c2:	2a24      	cmp	r2, #36	; 0x24
  4037c4:	f200 8107 	bhi.w	4039d6 <_realloc_r+0x292>
  4037c8:	2a13      	cmp	r2, #19
  4037ca:	f200 80db 	bhi.w	403984 <_realloc_r+0x240>
  4037ce:	4603      	mov	r3, r0
  4037d0:	462a      	mov	r2, r5
  4037d2:	6811      	ldr	r1, [r2, #0]
  4037d4:	6019      	str	r1, [r3, #0]
  4037d6:	6851      	ldr	r1, [r2, #4]
  4037d8:	6059      	str	r1, [r3, #4]
  4037da:	6892      	ldr	r2, [r2, #8]
  4037dc:	609a      	str	r2, [r3, #8]
  4037de:	4629      	mov	r1, r5
  4037e0:	4640      	mov	r0, r8
  4037e2:	f7ff f877 	bl	4028d4 <_free_r>
  4037e6:	e01c      	b.n	403822 <_realloc_r+0xde>
  4037e8:	f027 0707 	bic.w	r7, r7, #7
  4037ec:	2f00      	cmp	r7, #0
  4037ee:	463a      	mov	r2, r7
  4037f0:	dabf      	bge.n	403772 <_realloc_r+0x2e>
  4037f2:	2600      	movs	r6, #0
  4037f4:	230c      	movs	r3, #12
  4037f6:	4630      	mov	r0, r6
  4037f8:	f8c8 3000 	str.w	r3, [r8]
  4037fc:	b003      	add	sp, #12
  4037fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403802:	462e      	mov	r6, r5
  403804:	1be3      	subs	r3, r4, r7
  403806:	2b0f      	cmp	r3, #15
  403808:	d81e      	bhi.n	403848 <_realloc_r+0x104>
  40380a:	f8d9 3004 	ldr.w	r3, [r9, #4]
  40380e:	f003 0301 	and.w	r3, r3, #1
  403812:	4323      	orrs	r3, r4
  403814:	444c      	add	r4, r9
  403816:	f8c9 3004 	str.w	r3, [r9, #4]
  40381a:	6863      	ldr	r3, [r4, #4]
  40381c:	f043 0301 	orr.w	r3, r3, #1
  403820:	6063      	str	r3, [r4, #4]
  403822:	4640      	mov	r0, r8
  403824:	f7ff ff88 	bl	403738 <__malloc_unlock>
  403828:	4630      	mov	r0, r6
  40382a:	b003      	add	sp, #12
  40382c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403830:	f023 0303 	bic.w	r3, r3, #3
  403834:	18e1      	adds	r1, r4, r3
  403836:	4291      	cmp	r1, r2
  403838:	db1f      	blt.n	40387a <_realloc_r+0x136>
  40383a:	68c3      	ldr	r3, [r0, #12]
  40383c:	6882      	ldr	r2, [r0, #8]
  40383e:	462e      	mov	r6, r5
  403840:	60d3      	str	r3, [r2, #12]
  403842:	460c      	mov	r4, r1
  403844:	609a      	str	r2, [r3, #8]
  403846:	e7dd      	b.n	403804 <_realloc_r+0xc0>
  403848:	f8d9 2004 	ldr.w	r2, [r9, #4]
  40384c:	eb09 0107 	add.w	r1, r9, r7
  403850:	f002 0201 	and.w	r2, r2, #1
  403854:	444c      	add	r4, r9
  403856:	f043 0301 	orr.w	r3, r3, #1
  40385a:	4317      	orrs	r7, r2
  40385c:	f8c9 7004 	str.w	r7, [r9, #4]
  403860:	604b      	str	r3, [r1, #4]
  403862:	6863      	ldr	r3, [r4, #4]
  403864:	f043 0301 	orr.w	r3, r3, #1
  403868:	3108      	adds	r1, #8
  40386a:	6063      	str	r3, [r4, #4]
  40386c:	4640      	mov	r0, r8
  40386e:	f7ff f831 	bl	4028d4 <_free_r>
  403872:	e7d6      	b.n	403822 <_realloc_r+0xde>
  403874:	4611      	mov	r1, r2
  403876:	f7ff bb43 	b.w	402f00 <_malloc_r>
  40387a:	f01e 0f01 	tst.w	lr, #1
  40387e:	d18e      	bne.n	40379e <_realloc_r+0x5a>
  403880:	f855 1c08 	ldr.w	r1, [r5, #-8]
  403884:	eba9 0a01 	sub.w	sl, r9, r1
  403888:	f8da 1004 	ldr.w	r1, [sl, #4]
  40388c:	f021 0103 	bic.w	r1, r1, #3
  403890:	440b      	add	r3, r1
  403892:	4423      	add	r3, r4
  403894:	4293      	cmp	r3, r2
  403896:	db25      	blt.n	4038e4 <_realloc_r+0x1a0>
  403898:	68c2      	ldr	r2, [r0, #12]
  40389a:	6881      	ldr	r1, [r0, #8]
  40389c:	4656      	mov	r6, sl
  40389e:	60ca      	str	r2, [r1, #12]
  4038a0:	6091      	str	r1, [r2, #8]
  4038a2:	f8da 100c 	ldr.w	r1, [sl, #12]
  4038a6:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4038aa:	1f22      	subs	r2, r4, #4
  4038ac:	2a24      	cmp	r2, #36	; 0x24
  4038ae:	60c1      	str	r1, [r0, #12]
  4038b0:	6088      	str	r0, [r1, #8]
  4038b2:	f200 8094 	bhi.w	4039de <_realloc_r+0x29a>
  4038b6:	2a13      	cmp	r2, #19
  4038b8:	d96f      	bls.n	40399a <_realloc_r+0x256>
  4038ba:	6829      	ldr	r1, [r5, #0]
  4038bc:	f8ca 1008 	str.w	r1, [sl, #8]
  4038c0:	6869      	ldr	r1, [r5, #4]
  4038c2:	f8ca 100c 	str.w	r1, [sl, #12]
  4038c6:	2a1b      	cmp	r2, #27
  4038c8:	f200 80a2 	bhi.w	403a10 <_realloc_r+0x2cc>
  4038cc:	3508      	adds	r5, #8
  4038ce:	f10a 0210 	add.w	r2, sl, #16
  4038d2:	e063      	b.n	40399c <_realloc_r+0x258>
  4038d4:	f855 3c08 	ldr.w	r3, [r5, #-8]
  4038d8:	eba9 0a03 	sub.w	sl, r9, r3
  4038dc:	f8da 1004 	ldr.w	r1, [sl, #4]
  4038e0:	f021 0103 	bic.w	r1, r1, #3
  4038e4:	1863      	adds	r3, r4, r1
  4038e6:	4293      	cmp	r3, r2
  4038e8:	f6ff af59 	blt.w	40379e <_realloc_r+0x5a>
  4038ec:	4656      	mov	r6, sl
  4038ee:	e7d8      	b.n	4038a2 <_realloc_r+0x15e>
  4038f0:	6841      	ldr	r1, [r0, #4]
  4038f2:	f021 0b03 	bic.w	fp, r1, #3
  4038f6:	44a3      	add	fp, r4
  4038f8:	f107 0010 	add.w	r0, r7, #16
  4038fc:	4583      	cmp	fp, r0
  4038fe:	da56      	bge.n	4039ae <_realloc_r+0x26a>
  403900:	f01e 0f01 	tst.w	lr, #1
  403904:	f47f af4b 	bne.w	40379e <_realloc_r+0x5a>
  403908:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40390c:	eba9 0a01 	sub.w	sl, r9, r1
  403910:	f8da 1004 	ldr.w	r1, [sl, #4]
  403914:	f021 0103 	bic.w	r1, r1, #3
  403918:	448b      	add	fp, r1
  40391a:	4558      	cmp	r0, fp
  40391c:	dce2      	bgt.n	4038e4 <_realloc_r+0x1a0>
  40391e:	4656      	mov	r6, sl
  403920:	f8da 100c 	ldr.w	r1, [sl, #12]
  403924:	f856 0f08 	ldr.w	r0, [r6, #8]!
  403928:	1f22      	subs	r2, r4, #4
  40392a:	2a24      	cmp	r2, #36	; 0x24
  40392c:	60c1      	str	r1, [r0, #12]
  40392e:	6088      	str	r0, [r1, #8]
  403930:	f200 808f 	bhi.w	403a52 <_realloc_r+0x30e>
  403934:	2a13      	cmp	r2, #19
  403936:	f240 808a 	bls.w	403a4e <_realloc_r+0x30a>
  40393a:	6829      	ldr	r1, [r5, #0]
  40393c:	f8ca 1008 	str.w	r1, [sl, #8]
  403940:	6869      	ldr	r1, [r5, #4]
  403942:	f8ca 100c 	str.w	r1, [sl, #12]
  403946:	2a1b      	cmp	r2, #27
  403948:	f200 808a 	bhi.w	403a60 <_realloc_r+0x31c>
  40394c:	3508      	adds	r5, #8
  40394e:	f10a 0210 	add.w	r2, sl, #16
  403952:	6829      	ldr	r1, [r5, #0]
  403954:	6011      	str	r1, [r2, #0]
  403956:	6869      	ldr	r1, [r5, #4]
  403958:	6051      	str	r1, [r2, #4]
  40395a:	68a9      	ldr	r1, [r5, #8]
  40395c:	6091      	str	r1, [r2, #8]
  40395e:	eb0a 0107 	add.w	r1, sl, r7
  403962:	ebab 0207 	sub.w	r2, fp, r7
  403966:	f042 0201 	orr.w	r2, r2, #1
  40396a:	6099      	str	r1, [r3, #8]
  40396c:	604a      	str	r2, [r1, #4]
  40396e:	f8da 3004 	ldr.w	r3, [sl, #4]
  403972:	f003 0301 	and.w	r3, r3, #1
  403976:	431f      	orrs	r7, r3
  403978:	4640      	mov	r0, r8
  40397a:	f8ca 7004 	str.w	r7, [sl, #4]
  40397e:	f7ff fedb 	bl	403738 <__malloc_unlock>
  403982:	e751      	b.n	403828 <_realloc_r+0xe4>
  403984:	682b      	ldr	r3, [r5, #0]
  403986:	6003      	str	r3, [r0, #0]
  403988:	686b      	ldr	r3, [r5, #4]
  40398a:	6043      	str	r3, [r0, #4]
  40398c:	2a1b      	cmp	r2, #27
  40398e:	d82d      	bhi.n	4039ec <_realloc_r+0x2a8>
  403990:	f100 0308 	add.w	r3, r0, #8
  403994:	f105 0208 	add.w	r2, r5, #8
  403998:	e71b      	b.n	4037d2 <_realloc_r+0x8e>
  40399a:	4632      	mov	r2, r6
  40399c:	6829      	ldr	r1, [r5, #0]
  40399e:	6011      	str	r1, [r2, #0]
  4039a0:	6869      	ldr	r1, [r5, #4]
  4039a2:	6051      	str	r1, [r2, #4]
  4039a4:	68a9      	ldr	r1, [r5, #8]
  4039a6:	6091      	str	r1, [r2, #8]
  4039a8:	461c      	mov	r4, r3
  4039aa:	46d1      	mov	r9, sl
  4039ac:	e72a      	b.n	403804 <_realloc_r+0xc0>
  4039ae:	eb09 0107 	add.w	r1, r9, r7
  4039b2:	ebab 0b07 	sub.w	fp, fp, r7
  4039b6:	f04b 0201 	orr.w	r2, fp, #1
  4039ba:	6099      	str	r1, [r3, #8]
  4039bc:	604a      	str	r2, [r1, #4]
  4039be:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4039c2:	f003 0301 	and.w	r3, r3, #1
  4039c6:	431f      	orrs	r7, r3
  4039c8:	4640      	mov	r0, r8
  4039ca:	f845 7c04 	str.w	r7, [r5, #-4]
  4039ce:	f7ff feb3 	bl	403738 <__malloc_unlock>
  4039d2:	462e      	mov	r6, r5
  4039d4:	e728      	b.n	403828 <_realloc_r+0xe4>
  4039d6:	4629      	mov	r1, r5
  4039d8:	f7ff fe44 	bl	403664 <memmove>
  4039dc:	e6ff      	b.n	4037de <_realloc_r+0x9a>
  4039de:	4629      	mov	r1, r5
  4039e0:	4630      	mov	r0, r6
  4039e2:	461c      	mov	r4, r3
  4039e4:	46d1      	mov	r9, sl
  4039e6:	f7ff fe3d 	bl	403664 <memmove>
  4039ea:	e70b      	b.n	403804 <_realloc_r+0xc0>
  4039ec:	68ab      	ldr	r3, [r5, #8]
  4039ee:	6083      	str	r3, [r0, #8]
  4039f0:	68eb      	ldr	r3, [r5, #12]
  4039f2:	60c3      	str	r3, [r0, #12]
  4039f4:	2a24      	cmp	r2, #36	; 0x24
  4039f6:	d017      	beq.n	403a28 <_realloc_r+0x2e4>
  4039f8:	f100 0310 	add.w	r3, r0, #16
  4039fc:	f105 0210 	add.w	r2, r5, #16
  403a00:	e6e7      	b.n	4037d2 <_realloc_r+0x8e>
  403a02:	f850 3c04 	ldr.w	r3, [r0, #-4]
  403a06:	f023 0303 	bic.w	r3, r3, #3
  403a0a:	441c      	add	r4, r3
  403a0c:	462e      	mov	r6, r5
  403a0e:	e6f9      	b.n	403804 <_realloc_r+0xc0>
  403a10:	68a9      	ldr	r1, [r5, #8]
  403a12:	f8ca 1010 	str.w	r1, [sl, #16]
  403a16:	68e9      	ldr	r1, [r5, #12]
  403a18:	f8ca 1014 	str.w	r1, [sl, #20]
  403a1c:	2a24      	cmp	r2, #36	; 0x24
  403a1e:	d00c      	beq.n	403a3a <_realloc_r+0x2f6>
  403a20:	3510      	adds	r5, #16
  403a22:	f10a 0218 	add.w	r2, sl, #24
  403a26:	e7b9      	b.n	40399c <_realloc_r+0x258>
  403a28:	692b      	ldr	r3, [r5, #16]
  403a2a:	6103      	str	r3, [r0, #16]
  403a2c:	696b      	ldr	r3, [r5, #20]
  403a2e:	6143      	str	r3, [r0, #20]
  403a30:	f105 0218 	add.w	r2, r5, #24
  403a34:	f100 0318 	add.w	r3, r0, #24
  403a38:	e6cb      	b.n	4037d2 <_realloc_r+0x8e>
  403a3a:	692a      	ldr	r2, [r5, #16]
  403a3c:	f8ca 2018 	str.w	r2, [sl, #24]
  403a40:	696a      	ldr	r2, [r5, #20]
  403a42:	f8ca 201c 	str.w	r2, [sl, #28]
  403a46:	3518      	adds	r5, #24
  403a48:	f10a 0220 	add.w	r2, sl, #32
  403a4c:	e7a6      	b.n	40399c <_realloc_r+0x258>
  403a4e:	4632      	mov	r2, r6
  403a50:	e77f      	b.n	403952 <_realloc_r+0x20e>
  403a52:	4629      	mov	r1, r5
  403a54:	4630      	mov	r0, r6
  403a56:	9301      	str	r3, [sp, #4]
  403a58:	f7ff fe04 	bl	403664 <memmove>
  403a5c:	9b01      	ldr	r3, [sp, #4]
  403a5e:	e77e      	b.n	40395e <_realloc_r+0x21a>
  403a60:	68a9      	ldr	r1, [r5, #8]
  403a62:	f8ca 1010 	str.w	r1, [sl, #16]
  403a66:	68e9      	ldr	r1, [r5, #12]
  403a68:	f8ca 1014 	str.w	r1, [sl, #20]
  403a6c:	2a24      	cmp	r2, #36	; 0x24
  403a6e:	d003      	beq.n	403a78 <_realloc_r+0x334>
  403a70:	3510      	adds	r5, #16
  403a72:	f10a 0218 	add.w	r2, sl, #24
  403a76:	e76c      	b.n	403952 <_realloc_r+0x20e>
  403a78:	692a      	ldr	r2, [r5, #16]
  403a7a:	f8ca 2018 	str.w	r2, [sl, #24]
  403a7e:	696a      	ldr	r2, [r5, #20]
  403a80:	f8ca 201c 	str.w	r2, [sl, #28]
  403a84:	3518      	adds	r5, #24
  403a86:	f10a 0220 	add.w	r2, sl, #32
  403a8a:	e762      	b.n	403952 <_realloc_r+0x20e>
  403a8c:	204005b0 	.word	0x204005b0

00403a90 <_sbrk_r>:
  403a90:	b538      	push	{r3, r4, r5, lr}
  403a92:	4c07      	ldr	r4, [pc, #28]	; (403ab0 <_sbrk_r+0x20>)
  403a94:	2300      	movs	r3, #0
  403a96:	4605      	mov	r5, r0
  403a98:	4608      	mov	r0, r1
  403a9a:	6023      	str	r3, [r4, #0]
  403a9c:	f7fd fc5a 	bl	401354 <_sbrk>
  403aa0:	1c43      	adds	r3, r0, #1
  403aa2:	d000      	beq.n	403aa6 <_sbrk_r+0x16>
  403aa4:	bd38      	pop	{r3, r4, r5, pc}
  403aa6:	6823      	ldr	r3, [r4, #0]
  403aa8:	2b00      	cmp	r3, #0
  403aaa:	d0fb      	beq.n	403aa4 <_sbrk_r+0x14>
  403aac:	602b      	str	r3, [r5, #0]
  403aae:	bd38      	pop	{r3, r4, r5, pc}
  403ab0:	204012fc 	.word	0x204012fc

00403ab4 <__sread>:
  403ab4:	b510      	push	{r4, lr}
  403ab6:	460c      	mov	r4, r1
  403ab8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403abc:	f000 fa66 	bl	403f8c <_read_r>
  403ac0:	2800      	cmp	r0, #0
  403ac2:	db03      	blt.n	403acc <__sread+0x18>
  403ac4:	6d23      	ldr	r3, [r4, #80]	; 0x50
  403ac6:	4403      	add	r3, r0
  403ac8:	6523      	str	r3, [r4, #80]	; 0x50
  403aca:	bd10      	pop	{r4, pc}
  403acc:	89a3      	ldrh	r3, [r4, #12]
  403ace:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  403ad2:	81a3      	strh	r3, [r4, #12]
  403ad4:	bd10      	pop	{r4, pc}
  403ad6:	bf00      	nop

00403ad8 <__swrite>:
  403ad8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403adc:	4616      	mov	r6, r2
  403ade:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  403ae2:	461f      	mov	r7, r3
  403ae4:	05d3      	lsls	r3, r2, #23
  403ae6:	460c      	mov	r4, r1
  403ae8:	4605      	mov	r5, r0
  403aea:	d507      	bpl.n	403afc <__swrite+0x24>
  403aec:	2200      	movs	r2, #0
  403aee:	2302      	movs	r3, #2
  403af0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403af4:	f000 fa34 	bl	403f60 <_lseek_r>
  403af8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403afc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  403b00:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  403b04:	81a2      	strh	r2, [r4, #12]
  403b06:	463b      	mov	r3, r7
  403b08:	4632      	mov	r2, r6
  403b0a:	4628      	mov	r0, r5
  403b0c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  403b10:	f000 b914 	b.w	403d3c <_write_r>

00403b14 <__sseek>:
  403b14:	b510      	push	{r4, lr}
  403b16:	460c      	mov	r4, r1
  403b18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403b1c:	f000 fa20 	bl	403f60 <_lseek_r>
  403b20:	89a3      	ldrh	r3, [r4, #12]
  403b22:	1c42      	adds	r2, r0, #1
  403b24:	bf0e      	itee	eq
  403b26:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  403b2a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  403b2e:	6520      	strne	r0, [r4, #80]	; 0x50
  403b30:	81a3      	strh	r3, [r4, #12]
  403b32:	bd10      	pop	{r4, pc}

00403b34 <__sclose>:
  403b34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403b38:	f000 b978 	b.w	403e2c <_close_r>
  403b3c:	0000      	movs	r0, r0
	...

00403b40 <strlen>:
  403b40:	f890 f000 	pld	[r0]
  403b44:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  403b48:	f020 0107 	bic.w	r1, r0, #7
  403b4c:	f06f 0c00 	mvn.w	ip, #0
  403b50:	f010 0407 	ands.w	r4, r0, #7
  403b54:	f891 f020 	pld	[r1, #32]
  403b58:	f040 8049 	bne.w	403bee <strlen+0xae>
  403b5c:	f04f 0400 	mov.w	r4, #0
  403b60:	f06f 0007 	mvn.w	r0, #7
  403b64:	e9d1 2300 	ldrd	r2, r3, [r1]
  403b68:	f891 f040 	pld	[r1, #64]	; 0x40
  403b6c:	f100 0008 	add.w	r0, r0, #8
  403b70:	fa82 f24c 	uadd8	r2, r2, ip
  403b74:	faa4 f28c 	sel	r2, r4, ip
  403b78:	fa83 f34c 	uadd8	r3, r3, ip
  403b7c:	faa2 f38c 	sel	r3, r2, ip
  403b80:	bb4b      	cbnz	r3, 403bd6 <strlen+0x96>
  403b82:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  403b86:	fa82 f24c 	uadd8	r2, r2, ip
  403b8a:	f100 0008 	add.w	r0, r0, #8
  403b8e:	faa4 f28c 	sel	r2, r4, ip
  403b92:	fa83 f34c 	uadd8	r3, r3, ip
  403b96:	faa2 f38c 	sel	r3, r2, ip
  403b9a:	b9e3      	cbnz	r3, 403bd6 <strlen+0x96>
  403b9c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  403ba0:	fa82 f24c 	uadd8	r2, r2, ip
  403ba4:	f100 0008 	add.w	r0, r0, #8
  403ba8:	faa4 f28c 	sel	r2, r4, ip
  403bac:	fa83 f34c 	uadd8	r3, r3, ip
  403bb0:	faa2 f38c 	sel	r3, r2, ip
  403bb4:	b97b      	cbnz	r3, 403bd6 <strlen+0x96>
  403bb6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  403bba:	f101 0120 	add.w	r1, r1, #32
  403bbe:	fa82 f24c 	uadd8	r2, r2, ip
  403bc2:	f100 0008 	add.w	r0, r0, #8
  403bc6:	faa4 f28c 	sel	r2, r4, ip
  403bca:	fa83 f34c 	uadd8	r3, r3, ip
  403bce:	faa2 f38c 	sel	r3, r2, ip
  403bd2:	2b00      	cmp	r3, #0
  403bd4:	d0c6      	beq.n	403b64 <strlen+0x24>
  403bd6:	2a00      	cmp	r2, #0
  403bd8:	bf04      	itt	eq
  403bda:	3004      	addeq	r0, #4
  403bdc:	461a      	moveq	r2, r3
  403bde:	ba12      	rev	r2, r2
  403be0:	fab2 f282 	clz	r2, r2
  403be4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  403be8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  403bec:	4770      	bx	lr
  403bee:	e9d1 2300 	ldrd	r2, r3, [r1]
  403bf2:	f004 0503 	and.w	r5, r4, #3
  403bf6:	f1c4 0000 	rsb	r0, r4, #0
  403bfa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  403bfe:	f014 0f04 	tst.w	r4, #4
  403c02:	f891 f040 	pld	[r1, #64]	; 0x40
  403c06:	fa0c f505 	lsl.w	r5, ip, r5
  403c0a:	ea62 0205 	orn	r2, r2, r5
  403c0e:	bf1c      	itt	ne
  403c10:	ea63 0305 	ornne	r3, r3, r5
  403c14:	4662      	movne	r2, ip
  403c16:	f04f 0400 	mov.w	r4, #0
  403c1a:	e7a9      	b.n	403b70 <strlen+0x30>

00403c1c <__swbuf_r>:
  403c1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403c1e:	460d      	mov	r5, r1
  403c20:	4614      	mov	r4, r2
  403c22:	4606      	mov	r6, r0
  403c24:	b110      	cbz	r0, 403c2c <__swbuf_r+0x10>
  403c26:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403c28:	2b00      	cmp	r3, #0
  403c2a:	d04b      	beq.n	403cc4 <__swbuf_r+0xa8>
  403c2c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403c30:	69a3      	ldr	r3, [r4, #24]
  403c32:	60a3      	str	r3, [r4, #8]
  403c34:	b291      	uxth	r1, r2
  403c36:	0708      	lsls	r0, r1, #28
  403c38:	d539      	bpl.n	403cae <__swbuf_r+0x92>
  403c3a:	6923      	ldr	r3, [r4, #16]
  403c3c:	2b00      	cmp	r3, #0
  403c3e:	d036      	beq.n	403cae <__swbuf_r+0x92>
  403c40:	b2ed      	uxtb	r5, r5
  403c42:	0489      	lsls	r1, r1, #18
  403c44:	462f      	mov	r7, r5
  403c46:	d515      	bpl.n	403c74 <__swbuf_r+0x58>
  403c48:	6822      	ldr	r2, [r4, #0]
  403c4a:	6961      	ldr	r1, [r4, #20]
  403c4c:	1ad3      	subs	r3, r2, r3
  403c4e:	428b      	cmp	r3, r1
  403c50:	da1c      	bge.n	403c8c <__swbuf_r+0x70>
  403c52:	3301      	adds	r3, #1
  403c54:	68a1      	ldr	r1, [r4, #8]
  403c56:	1c50      	adds	r0, r2, #1
  403c58:	3901      	subs	r1, #1
  403c5a:	60a1      	str	r1, [r4, #8]
  403c5c:	6020      	str	r0, [r4, #0]
  403c5e:	7015      	strb	r5, [r2, #0]
  403c60:	6962      	ldr	r2, [r4, #20]
  403c62:	429a      	cmp	r2, r3
  403c64:	d01a      	beq.n	403c9c <__swbuf_r+0x80>
  403c66:	89a3      	ldrh	r3, [r4, #12]
  403c68:	07db      	lsls	r3, r3, #31
  403c6a:	d501      	bpl.n	403c70 <__swbuf_r+0x54>
  403c6c:	2d0a      	cmp	r5, #10
  403c6e:	d015      	beq.n	403c9c <__swbuf_r+0x80>
  403c70:	4638      	mov	r0, r7
  403c72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403c74:	6e61      	ldr	r1, [r4, #100]	; 0x64
  403c76:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  403c7a:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  403c7e:	81a2      	strh	r2, [r4, #12]
  403c80:	6822      	ldr	r2, [r4, #0]
  403c82:	6661      	str	r1, [r4, #100]	; 0x64
  403c84:	6961      	ldr	r1, [r4, #20]
  403c86:	1ad3      	subs	r3, r2, r3
  403c88:	428b      	cmp	r3, r1
  403c8a:	dbe2      	blt.n	403c52 <__swbuf_r+0x36>
  403c8c:	4621      	mov	r1, r4
  403c8e:	4630      	mov	r0, r6
  403c90:	f7fe fca2 	bl	4025d8 <_fflush_r>
  403c94:	b940      	cbnz	r0, 403ca8 <__swbuf_r+0x8c>
  403c96:	6822      	ldr	r2, [r4, #0]
  403c98:	2301      	movs	r3, #1
  403c9a:	e7db      	b.n	403c54 <__swbuf_r+0x38>
  403c9c:	4621      	mov	r1, r4
  403c9e:	4630      	mov	r0, r6
  403ca0:	f7fe fc9a 	bl	4025d8 <_fflush_r>
  403ca4:	2800      	cmp	r0, #0
  403ca6:	d0e3      	beq.n	403c70 <__swbuf_r+0x54>
  403ca8:	f04f 37ff 	mov.w	r7, #4294967295
  403cac:	e7e0      	b.n	403c70 <__swbuf_r+0x54>
  403cae:	4621      	mov	r1, r4
  403cb0:	4630      	mov	r0, r6
  403cb2:	f7fe fb7d 	bl	4023b0 <__swsetup_r>
  403cb6:	2800      	cmp	r0, #0
  403cb8:	d1f6      	bne.n	403ca8 <__swbuf_r+0x8c>
  403cba:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403cbe:	6923      	ldr	r3, [r4, #16]
  403cc0:	b291      	uxth	r1, r2
  403cc2:	e7bd      	b.n	403c40 <__swbuf_r+0x24>
  403cc4:	f7fe fce0 	bl	402688 <__sinit>
  403cc8:	e7b0      	b.n	403c2c <__swbuf_r+0x10>
  403cca:	bf00      	nop

00403ccc <_wcrtomb_r>:
  403ccc:	b5f0      	push	{r4, r5, r6, r7, lr}
  403cce:	4606      	mov	r6, r0
  403cd0:	b085      	sub	sp, #20
  403cd2:	461f      	mov	r7, r3
  403cd4:	b189      	cbz	r1, 403cfa <_wcrtomb_r+0x2e>
  403cd6:	4c10      	ldr	r4, [pc, #64]	; (403d18 <_wcrtomb_r+0x4c>)
  403cd8:	4d10      	ldr	r5, [pc, #64]	; (403d1c <_wcrtomb_r+0x50>)
  403cda:	6824      	ldr	r4, [r4, #0]
  403cdc:	6b64      	ldr	r4, [r4, #52]	; 0x34
  403cde:	2c00      	cmp	r4, #0
  403ce0:	bf08      	it	eq
  403ce2:	462c      	moveq	r4, r5
  403ce4:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  403ce8:	47a0      	blx	r4
  403cea:	1c43      	adds	r3, r0, #1
  403cec:	d103      	bne.n	403cf6 <_wcrtomb_r+0x2a>
  403cee:	2200      	movs	r2, #0
  403cf0:	238a      	movs	r3, #138	; 0x8a
  403cf2:	603a      	str	r2, [r7, #0]
  403cf4:	6033      	str	r3, [r6, #0]
  403cf6:	b005      	add	sp, #20
  403cf8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403cfa:	460c      	mov	r4, r1
  403cfc:	4906      	ldr	r1, [pc, #24]	; (403d18 <_wcrtomb_r+0x4c>)
  403cfe:	4a07      	ldr	r2, [pc, #28]	; (403d1c <_wcrtomb_r+0x50>)
  403d00:	6809      	ldr	r1, [r1, #0]
  403d02:	6b49      	ldr	r1, [r1, #52]	; 0x34
  403d04:	2900      	cmp	r1, #0
  403d06:	bf08      	it	eq
  403d08:	4611      	moveq	r1, r2
  403d0a:	4622      	mov	r2, r4
  403d0c:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  403d10:	a901      	add	r1, sp, #4
  403d12:	47a0      	blx	r4
  403d14:	e7e9      	b.n	403cea <_wcrtomb_r+0x1e>
  403d16:	bf00      	nop
  403d18:	20400010 	.word	0x20400010
  403d1c:	20400444 	.word	0x20400444

00403d20 <__ascii_wctomb>:
  403d20:	b121      	cbz	r1, 403d2c <__ascii_wctomb+0xc>
  403d22:	2aff      	cmp	r2, #255	; 0xff
  403d24:	d804      	bhi.n	403d30 <__ascii_wctomb+0x10>
  403d26:	700a      	strb	r2, [r1, #0]
  403d28:	2001      	movs	r0, #1
  403d2a:	4770      	bx	lr
  403d2c:	4608      	mov	r0, r1
  403d2e:	4770      	bx	lr
  403d30:	238a      	movs	r3, #138	; 0x8a
  403d32:	6003      	str	r3, [r0, #0]
  403d34:	f04f 30ff 	mov.w	r0, #4294967295
  403d38:	4770      	bx	lr
  403d3a:	bf00      	nop

00403d3c <_write_r>:
  403d3c:	b570      	push	{r4, r5, r6, lr}
  403d3e:	460d      	mov	r5, r1
  403d40:	4c08      	ldr	r4, [pc, #32]	; (403d64 <_write_r+0x28>)
  403d42:	4611      	mov	r1, r2
  403d44:	4606      	mov	r6, r0
  403d46:	461a      	mov	r2, r3
  403d48:	4628      	mov	r0, r5
  403d4a:	2300      	movs	r3, #0
  403d4c:	6023      	str	r3, [r4, #0]
  403d4e:	f7fc fc17 	bl	400580 <_write>
  403d52:	1c43      	adds	r3, r0, #1
  403d54:	d000      	beq.n	403d58 <_write_r+0x1c>
  403d56:	bd70      	pop	{r4, r5, r6, pc}
  403d58:	6823      	ldr	r3, [r4, #0]
  403d5a:	2b00      	cmp	r3, #0
  403d5c:	d0fb      	beq.n	403d56 <_write_r+0x1a>
  403d5e:	6033      	str	r3, [r6, #0]
  403d60:	bd70      	pop	{r4, r5, r6, pc}
  403d62:	bf00      	nop
  403d64:	204012fc 	.word	0x204012fc

00403d68 <__register_exitproc>:
  403d68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  403d6c:	4d2c      	ldr	r5, [pc, #176]	; (403e20 <__register_exitproc+0xb8>)
  403d6e:	4606      	mov	r6, r0
  403d70:	6828      	ldr	r0, [r5, #0]
  403d72:	4698      	mov	r8, r3
  403d74:	460f      	mov	r7, r1
  403d76:	4691      	mov	r9, r2
  403d78:	f7ff f846 	bl	402e08 <__retarget_lock_acquire_recursive>
  403d7c:	4b29      	ldr	r3, [pc, #164]	; (403e24 <__register_exitproc+0xbc>)
  403d7e:	681c      	ldr	r4, [r3, #0]
  403d80:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  403d84:	2b00      	cmp	r3, #0
  403d86:	d03e      	beq.n	403e06 <__register_exitproc+0x9e>
  403d88:	685a      	ldr	r2, [r3, #4]
  403d8a:	2a1f      	cmp	r2, #31
  403d8c:	dc1c      	bgt.n	403dc8 <__register_exitproc+0x60>
  403d8e:	f102 0e01 	add.w	lr, r2, #1
  403d92:	b176      	cbz	r6, 403db2 <__register_exitproc+0x4a>
  403d94:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  403d98:	2401      	movs	r4, #1
  403d9a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  403d9e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  403da2:	4094      	lsls	r4, r2
  403da4:	4320      	orrs	r0, r4
  403da6:	2e02      	cmp	r6, #2
  403da8:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  403dac:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  403db0:	d023      	beq.n	403dfa <__register_exitproc+0x92>
  403db2:	3202      	adds	r2, #2
  403db4:	f8c3 e004 	str.w	lr, [r3, #4]
  403db8:	6828      	ldr	r0, [r5, #0]
  403dba:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  403dbe:	f7ff f825 	bl	402e0c <__retarget_lock_release_recursive>
  403dc2:	2000      	movs	r0, #0
  403dc4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403dc8:	4b17      	ldr	r3, [pc, #92]	; (403e28 <__register_exitproc+0xc0>)
  403dca:	b30b      	cbz	r3, 403e10 <__register_exitproc+0xa8>
  403dcc:	f44f 70c8 	mov.w	r0, #400	; 0x190
  403dd0:	f3af 8000 	nop.w
  403dd4:	4603      	mov	r3, r0
  403dd6:	b1d8      	cbz	r0, 403e10 <__register_exitproc+0xa8>
  403dd8:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  403ddc:	6002      	str	r2, [r0, #0]
  403dde:	2100      	movs	r1, #0
  403de0:	6041      	str	r1, [r0, #4]
  403de2:	460a      	mov	r2, r1
  403de4:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  403de8:	f04f 0e01 	mov.w	lr, #1
  403dec:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  403df0:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  403df4:	2e00      	cmp	r6, #0
  403df6:	d0dc      	beq.n	403db2 <__register_exitproc+0x4a>
  403df8:	e7cc      	b.n	403d94 <__register_exitproc+0x2c>
  403dfa:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  403dfe:	430c      	orrs	r4, r1
  403e00:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  403e04:	e7d5      	b.n	403db2 <__register_exitproc+0x4a>
  403e06:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  403e0a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  403e0e:	e7bb      	b.n	403d88 <__register_exitproc+0x20>
  403e10:	6828      	ldr	r0, [r5, #0]
  403e12:	f7fe fffb 	bl	402e0c <__retarget_lock_release_recursive>
  403e16:	f04f 30ff 	mov.w	r0, #4294967295
  403e1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403e1e:	bf00      	nop
  403e20:	20400440 	.word	0x20400440
  403e24:	00404358 	.word	0x00404358
  403e28:	00000000 	.word	0x00000000

00403e2c <_close_r>:
  403e2c:	b538      	push	{r3, r4, r5, lr}
  403e2e:	4c07      	ldr	r4, [pc, #28]	; (403e4c <_close_r+0x20>)
  403e30:	2300      	movs	r3, #0
  403e32:	4605      	mov	r5, r0
  403e34:	4608      	mov	r0, r1
  403e36:	6023      	str	r3, [r4, #0]
  403e38:	f7fd faa8 	bl	40138c <_close>
  403e3c:	1c43      	adds	r3, r0, #1
  403e3e:	d000      	beq.n	403e42 <_close_r+0x16>
  403e40:	bd38      	pop	{r3, r4, r5, pc}
  403e42:	6823      	ldr	r3, [r4, #0]
  403e44:	2b00      	cmp	r3, #0
  403e46:	d0fb      	beq.n	403e40 <_close_r+0x14>
  403e48:	602b      	str	r3, [r5, #0]
  403e4a:	bd38      	pop	{r3, r4, r5, pc}
  403e4c:	204012fc 	.word	0x204012fc

00403e50 <_fclose_r>:
  403e50:	b570      	push	{r4, r5, r6, lr}
  403e52:	b159      	cbz	r1, 403e6c <_fclose_r+0x1c>
  403e54:	4605      	mov	r5, r0
  403e56:	460c      	mov	r4, r1
  403e58:	b110      	cbz	r0, 403e60 <_fclose_r+0x10>
  403e5a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403e5c:	2b00      	cmp	r3, #0
  403e5e:	d03c      	beq.n	403eda <_fclose_r+0x8a>
  403e60:	6e63      	ldr	r3, [r4, #100]	; 0x64
  403e62:	07d8      	lsls	r0, r3, #31
  403e64:	d505      	bpl.n	403e72 <_fclose_r+0x22>
  403e66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403e6a:	b92b      	cbnz	r3, 403e78 <_fclose_r+0x28>
  403e6c:	2600      	movs	r6, #0
  403e6e:	4630      	mov	r0, r6
  403e70:	bd70      	pop	{r4, r5, r6, pc}
  403e72:	89a3      	ldrh	r3, [r4, #12]
  403e74:	0599      	lsls	r1, r3, #22
  403e76:	d53c      	bpl.n	403ef2 <_fclose_r+0xa2>
  403e78:	4621      	mov	r1, r4
  403e7a:	4628      	mov	r0, r5
  403e7c:	f7fe fb0c 	bl	402498 <__sflush_r>
  403e80:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  403e82:	4606      	mov	r6, r0
  403e84:	b133      	cbz	r3, 403e94 <_fclose_r+0x44>
  403e86:	69e1      	ldr	r1, [r4, #28]
  403e88:	4628      	mov	r0, r5
  403e8a:	4798      	blx	r3
  403e8c:	2800      	cmp	r0, #0
  403e8e:	bfb8      	it	lt
  403e90:	f04f 36ff 	movlt.w	r6, #4294967295
  403e94:	89a3      	ldrh	r3, [r4, #12]
  403e96:	061a      	lsls	r2, r3, #24
  403e98:	d422      	bmi.n	403ee0 <_fclose_r+0x90>
  403e9a:	6b21      	ldr	r1, [r4, #48]	; 0x30
  403e9c:	b141      	cbz	r1, 403eb0 <_fclose_r+0x60>
  403e9e:	f104 0340 	add.w	r3, r4, #64	; 0x40
  403ea2:	4299      	cmp	r1, r3
  403ea4:	d002      	beq.n	403eac <_fclose_r+0x5c>
  403ea6:	4628      	mov	r0, r5
  403ea8:	f7fe fd14 	bl	4028d4 <_free_r>
  403eac:	2300      	movs	r3, #0
  403eae:	6323      	str	r3, [r4, #48]	; 0x30
  403eb0:	6c61      	ldr	r1, [r4, #68]	; 0x44
  403eb2:	b121      	cbz	r1, 403ebe <_fclose_r+0x6e>
  403eb4:	4628      	mov	r0, r5
  403eb6:	f7fe fd0d 	bl	4028d4 <_free_r>
  403eba:	2300      	movs	r3, #0
  403ebc:	6463      	str	r3, [r4, #68]	; 0x44
  403ebe:	f7fe fc0f 	bl	4026e0 <__sfp_lock_acquire>
  403ec2:	6e63      	ldr	r3, [r4, #100]	; 0x64
  403ec4:	2200      	movs	r2, #0
  403ec6:	07db      	lsls	r3, r3, #31
  403ec8:	81a2      	strh	r2, [r4, #12]
  403eca:	d50e      	bpl.n	403eea <_fclose_r+0x9a>
  403ecc:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403ece:	f7fe ff99 	bl	402e04 <__retarget_lock_close_recursive>
  403ed2:	f7fe fc0b 	bl	4026ec <__sfp_lock_release>
  403ed6:	4630      	mov	r0, r6
  403ed8:	bd70      	pop	{r4, r5, r6, pc}
  403eda:	f7fe fbd5 	bl	402688 <__sinit>
  403ede:	e7bf      	b.n	403e60 <_fclose_r+0x10>
  403ee0:	6921      	ldr	r1, [r4, #16]
  403ee2:	4628      	mov	r0, r5
  403ee4:	f7fe fcf6 	bl	4028d4 <_free_r>
  403ee8:	e7d7      	b.n	403e9a <_fclose_r+0x4a>
  403eea:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403eec:	f7fe ff8e 	bl	402e0c <__retarget_lock_release_recursive>
  403ef0:	e7ec      	b.n	403ecc <_fclose_r+0x7c>
  403ef2:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403ef4:	f7fe ff88 	bl	402e08 <__retarget_lock_acquire_recursive>
  403ef8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403efc:	2b00      	cmp	r3, #0
  403efe:	d1bb      	bne.n	403e78 <_fclose_r+0x28>
  403f00:	6e66      	ldr	r6, [r4, #100]	; 0x64
  403f02:	f016 0601 	ands.w	r6, r6, #1
  403f06:	d1b1      	bne.n	403e6c <_fclose_r+0x1c>
  403f08:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403f0a:	f7fe ff7f 	bl	402e0c <__retarget_lock_release_recursive>
  403f0e:	4630      	mov	r0, r6
  403f10:	bd70      	pop	{r4, r5, r6, pc}
  403f12:	bf00      	nop

00403f14 <_fstat_r>:
  403f14:	b538      	push	{r3, r4, r5, lr}
  403f16:	460b      	mov	r3, r1
  403f18:	4c07      	ldr	r4, [pc, #28]	; (403f38 <_fstat_r+0x24>)
  403f1a:	4605      	mov	r5, r0
  403f1c:	4611      	mov	r1, r2
  403f1e:	4618      	mov	r0, r3
  403f20:	2300      	movs	r3, #0
  403f22:	6023      	str	r3, [r4, #0]
  403f24:	f7fd fa35 	bl	401392 <_fstat>
  403f28:	1c43      	adds	r3, r0, #1
  403f2a:	d000      	beq.n	403f2e <_fstat_r+0x1a>
  403f2c:	bd38      	pop	{r3, r4, r5, pc}
  403f2e:	6823      	ldr	r3, [r4, #0]
  403f30:	2b00      	cmp	r3, #0
  403f32:	d0fb      	beq.n	403f2c <_fstat_r+0x18>
  403f34:	602b      	str	r3, [r5, #0]
  403f36:	bd38      	pop	{r3, r4, r5, pc}
  403f38:	204012fc 	.word	0x204012fc

00403f3c <_isatty_r>:
  403f3c:	b538      	push	{r3, r4, r5, lr}
  403f3e:	4c07      	ldr	r4, [pc, #28]	; (403f5c <_isatty_r+0x20>)
  403f40:	2300      	movs	r3, #0
  403f42:	4605      	mov	r5, r0
  403f44:	4608      	mov	r0, r1
  403f46:	6023      	str	r3, [r4, #0]
  403f48:	f7fd fa28 	bl	40139c <_isatty>
  403f4c:	1c43      	adds	r3, r0, #1
  403f4e:	d000      	beq.n	403f52 <_isatty_r+0x16>
  403f50:	bd38      	pop	{r3, r4, r5, pc}
  403f52:	6823      	ldr	r3, [r4, #0]
  403f54:	2b00      	cmp	r3, #0
  403f56:	d0fb      	beq.n	403f50 <_isatty_r+0x14>
  403f58:	602b      	str	r3, [r5, #0]
  403f5a:	bd38      	pop	{r3, r4, r5, pc}
  403f5c:	204012fc 	.word	0x204012fc

00403f60 <_lseek_r>:
  403f60:	b570      	push	{r4, r5, r6, lr}
  403f62:	460d      	mov	r5, r1
  403f64:	4c08      	ldr	r4, [pc, #32]	; (403f88 <_lseek_r+0x28>)
  403f66:	4611      	mov	r1, r2
  403f68:	4606      	mov	r6, r0
  403f6a:	461a      	mov	r2, r3
  403f6c:	4628      	mov	r0, r5
  403f6e:	2300      	movs	r3, #0
  403f70:	6023      	str	r3, [r4, #0]
  403f72:	f7fd fa15 	bl	4013a0 <_lseek>
  403f76:	1c43      	adds	r3, r0, #1
  403f78:	d000      	beq.n	403f7c <_lseek_r+0x1c>
  403f7a:	bd70      	pop	{r4, r5, r6, pc}
  403f7c:	6823      	ldr	r3, [r4, #0]
  403f7e:	2b00      	cmp	r3, #0
  403f80:	d0fb      	beq.n	403f7a <_lseek_r+0x1a>
  403f82:	6033      	str	r3, [r6, #0]
  403f84:	bd70      	pop	{r4, r5, r6, pc}
  403f86:	bf00      	nop
  403f88:	204012fc 	.word	0x204012fc

00403f8c <_read_r>:
  403f8c:	b570      	push	{r4, r5, r6, lr}
  403f8e:	460d      	mov	r5, r1
  403f90:	4c08      	ldr	r4, [pc, #32]	; (403fb4 <_read_r+0x28>)
  403f92:	4611      	mov	r1, r2
  403f94:	4606      	mov	r6, r0
  403f96:	461a      	mov	r2, r3
  403f98:	4628      	mov	r0, r5
  403f9a:	2300      	movs	r3, #0
  403f9c:	6023      	str	r3, [r4, #0]
  403f9e:	f7fc fad1 	bl	400544 <_read>
  403fa2:	1c43      	adds	r3, r0, #1
  403fa4:	d000      	beq.n	403fa8 <_read_r+0x1c>
  403fa6:	bd70      	pop	{r4, r5, r6, pc}
  403fa8:	6823      	ldr	r3, [r4, #0]
  403faa:	2b00      	cmp	r3, #0
  403fac:	d0fb      	beq.n	403fa6 <_read_r+0x1a>
  403fae:	6033      	str	r3, [r6, #0]
  403fb0:	bd70      	pop	{r4, r5, r6, pc}
  403fb2:	bf00      	nop
  403fb4:	204012fc 	.word	0x204012fc

00403fb8 <__aeabi_uldivmod>:
  403fb8:	b953      	cbnz	r3, 403fd0 <__aeabi_uldivmod+0x18>
  403fba:	b94a      	cbnz	r2, 403fd0 <__aeabi_uldivmod+0x18>
  403fbc:	2900      	cmp	r1, #0
  403fbe:	bf08      	it	eq
  403fc0:	2800      	cmpeq	r0, #0
  403fc2:	bf1c      	itt	ne
  403fc4:	f04f 31ff 	movne.w	r1, #4294967295
  403fc8:	f04f 30ff 	movne.w	r0, #4294967295
  403fcc:	f000 b97a 	b.w	4042c4 <__aeabi_idiv0>
  403fd0:	f1ad 0c08 	sub.w	ip, sp, #8
  403fd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  403fd8:	f000 f806 	bl	403fe8 <__udivmoddi4>
  403fdc:	f8dd e004 	ldr.w	lr, [sp, #4]
  403fe0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403fe4:	b004      	add	sp, #16
  403fe6:	4770      	bx	lr

00403fe8 <__udivmoddi4>:
  403fe8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403fec:	468c      	mov	ip, r1
  403fee:	460d      	mov	r5, r1
  403ff0:	4604      	mov	r4, r0
  403ff2:	9e08      	ldr	r6, [sp, #32]
  403ff4:	2b00      	cmp	r3, #0
  403ff6:	d151      	bne.n	40409c <__udivmoddi4+0xb4>
  403ff8:	428a      	cmp	r2, r1
  403ffa:	4617      	mov	r7, r2
  403ffc:	d96d      	bls.n	4040da <__udivmoddi4+0xf2>
  403ffe:	fab2 fe82 	clz	lr, r2
  404002:	f1be 0f00 	cmp.w	lr, #0
  404006:	d00b      	beq.n	404020 <__udivmoddi4+0x38>
  404008:	f1ce 0c20 	rsb	ip, lr, #32
  40400c:	fa01 f50e 	lsl.w	r5, r1, lr
  404010:	fa20 fc0c 	lsr.w	ip, r0, ip
  404014:	fa02 f70e 	lsl.w	r7, r2, lr
  404018:	ea4c 0c05 	orr.w	ip, ip, r5
  40401c:	fa00 f40e 	lsl.w	r4, r0, lr
  404020:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  404024:	0c25      	lsrs	r5, r4, #16
  404026:	fbbc f8fa 	udiv	r8, ip, sl
  40402a:	fa1f f987 	uxth.w	r9, r7
  40402e:	fb0a cc18 	mls	ip, sl, r8, ip
  404032:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  404036:	fb08 f309 	mul.w	r3, r8, r9
  40403a:	42ab      	cmp	r3, r5
  40403c:	d90a      	bls.n	404054 <__udivmoddi4+0x6c>
  40403e:	19ed      	adds	r5, r5, r7
  404040:	f108 32ff 	add.w	r2, r8, #4294967295
  404044:	f080 8123 	bcs.w	40428e <__udivmoddi4+0x2a6>
  404048:	42ab      	cmp	r3, r5
  40404a:	f240 8120 	bls.w	40428e <__udivmoddi4+0x2a6>
  40404e:	f1a8 0802 	sub.w	r8, r8, #2
  404052:	443d      	add	r5, r7
  404054:	1aed      	subs	r5, r5, r3
  404056:	b2a4      	uxth	r4, r4
  404058:	fbb5 f0fa 	udiv	r0, r5, sl
  40405c:	fb0a 5510 	mls	r5, sl, r0, r5
  404060:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  404064:	fb00 f909 	mul.w	r9, r0, r9
  404068:	45a1      	cmp	r9, r4
  40406a:	d909      	bls.n	404080 <__udivmoddi4+0x98>
  40406c:	19e4      	adds	r4, r4, r7
  40406e:	f100 33ff 	add.w	r3, r0, #4294967295
  404072:	f080 810a 	bcs.w	40428a <__udivmoddi4+0x2a2>
  404076:	45a1      	cmp	r9, r4
  404078:	f240 8107 	bls.w	40428a <__udivmoddi4+0x2a2>
  40407c:	3802      	subs	r0, #2
  40407e:	443c      	add	r4, r7
  404080:	eba4 0409 	sub.w	r4, r4, r9
  404084:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  404088:	2100      	movs	r1, #0
  40408a:	2e00      	cmp	r6, #0
  40408c:	d061      	beq.n	404152 <__udivmoddi4+0x16a>
  40408e:	fa24 f40e 	lsr.w	r4, r4, lr
  404092:	2300      	movs	r3, #0
  404094:	6034      	str	r4, [r6, #0]
  404096:	6073      	str	r3, [r6, #4]
  404098:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40409c:	428b      	cmp	r3, r1
  40409e:	d907      	bls.n	4040b0 <__udivmoddi4+0xc8>
  4040a0:	2e00      	cmp	r6, #0
  4040a2:	d054      	beq.n	40414e <__udivmoddi4+0x166>
  4040a4:	2100      	movs	r1, #0
  4040a6:	e886 0021 	stmia.w	r6, {r0, r5}
  4040aa:	4608      	mov	r0, r1
  4040ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4040b0:	fab3 f183 	clz	r1, r3
  4040b4:	2900      	cmp	r1, #0
  4040b6:	f040 808e 	bne.w	4041d6 <__udivmoddi4+0x1ee>
  4040ba:	42ab      	cmp	r3, r5
  4040bc:	d302      	bcc.n	4040c4 <__udivmoddi4+0xdc>
  4040be:	4282      	cmp	r2, r0
  4040c0:	f200 80fa 	bhi.w	4042b8 <__udivmoddi4+0x2d0>
  4040c4:	1a84      	subs	r4, r0, r2
  4040c6:	eb65 0503 	sbc.w	r5, r5, r3
  4040ca:	2001      	movs	r0, #1
  4040cc:	46ac      	mov	ip, r5
  4040ce:	2e00      	cmp	r6, #0
  4040d0:	d03f      	beq.n	404152 <__udivmoddi4+0x16a>
  4040d2:	e886 1010 	stmia.w	r6, {r4, ip}
  4040d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4040da:	b912      	cbnz	r2, 4040e2 <__udivmoddi4+0xfa>
  4040dc:	2701      	movs	r7, #1
  4040de:	fbb7 f7f2 	udiv	r7, r7, r2
  4040e2:	fab7 fe87 	clz	lr, r7
  4040e6:	f1be 0f00 	cmp.w	lr, #0
  4040ea:	d134      	bne.n	404156 <__udivmoddi4+0x16e>
  4040ec:	1beb      	subs	r3, r5, r7
  4040ee:	0c3a      	lsrs	r2, r7, #16
  4040f0:	fa1f fc87 	uxth.w	ip, r7
  4040f4:	2101      	movs	r1, #1
  4040f6:	fbb3 f8f2 	udiv	r8, r3, r2
  4040fa:	0c25      	lsrs	r5, r4, #16
  4040fc:	fb02 3318 	mls	r3, r2, r8, r3
  404100:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  404104:	fb0c f308 	mul.w	r3, ip, r8
  404108:	42ab      	cmp	r3, r5
  40410a:	d907      	bls.n	40411c <__udivmoddi4+0x134>
  40410c:	19ed      	adds	r5, r5, r7
  40410e:	f108 30ff 	add.w	r0, r8, #4294967295
  404112:	d202      	bcs.n	40411a <__udivmoddi4+0x132>
  404114:	42ab      	cmp	r3, r5
  404116:	f200 80d1 	bhi.w	4042bc <__udivmoddi4+0x2d4>
  40411a:	4680      	mov	r8, r0
  40411c:	1aed      	subs	r5, r5, r3
  40411e:	b2a3      	uxth	r3, r4
  404120:	fbb5 f0f2 	udiv	r0, r5, r2
  404124:	fb02 5510 	mls	r5, r2, r0, r5
  404128:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  40412c:	fb0c fc00 	mul.w	ip, ip, r0
  404130:	45a4      	cmp	ip, r4
  404132:	d907      	bls.n	404144 <__udivmoddi4+0x15c>
  404134:	19e4      	adds	r4, r4, r7
  404136:	f100 33ff 	add.w	r3, r0, #4294967295
  40413a:	d202      	bcs.n	404142 <__udivmoddi4+0x15a>
  40413c:	45a4      	cmp	ip, r4
  40413e:	f200 80b8 	bhi.w	4042b2 <__udivmoddi4+0x2ca>
  404142:	4618      	mov	r0, r3
  404144:	eba4 040c 	sub.w	r4, r4, ip
  404148:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  40414c:	e79d      	b.n	40408a <__udivmoddi4+0xa2>
  40414e:	4631      	mov	r1, r6
  404150:	4630      	mov	r0, r6
  404152:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404156:	f1ce 0420 	rsb	r4, lr, #32
  40415a:	fa05 f30e 	lsl.w	r3, r5, lr
  40415e:	fa07 f70e 	lsl.w	r7, r7, lr
  404162:	fa20 f804 	lsr.w	r8, r0, r4
  404166:	0c3a      	lsrs	r2, r7, #16
  404168:	fa25 f404 	lsr.w	r4, r5, r4
  40416c:	ea48 0803 	orr.w	r8, r8, r3
  404170:	fbb4 f1f2 	udiv	r1, r4, r2
  404174:	ea4f 4518 	mov.w	r5, r8, lsr #16
  404178:	fb02 4411 	mls	r4, r2, r1, r4
  40417c:	fa1f fc87 	uxth.w	ip, r7
  404180:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  404184:	fb01 f30c 	mul.w	r3, r1, ip
  404188:	42ab      	cmp	r3, r5
  40418a:	fa00 f40e 	lsl.w	r4, r0, lr
  40418e:	d909      	bls.n	4041a4 <__udivmoddi4+0x1bc>
  404190:	19ed      	adds	r5, r5, r7
  404192:	f101 30ff 	add.w	r0, r1, #4294967295
  404196:	f080 808a 	bcs.w	4042ae <__udivmoddi4+0x2c6>
  40419a:	42ab      	cmp	r3, r5
  40419c:	f240 8087 	bls.w	4042ae <__udivmoddi4+0x2c6>
  4041a0:	3902      	subs	r1, #2
  4041a2:	443d      	add	r5, r7
  4041a4:	1aeb      	subs	r3, r5, r3
  4041a6:	fa1f f588 	uxth.w	r5, r8
  4041aa:	fbb3 f0f2 	udiv	r0, r3, r2
  4041ae:	fb02 3310 	mls	r3, r2, r0, r3
  4041b2:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4041b6:	fb00 f30c 	mul.w	r3, r0, ip
  4041ba:	42ab      	cmp	r3, r5
  4041bc:	d907      	bls.n	4041ce <__udivmoddi4+0x1e6>
  4041be:	19ed      	adds	r5, r5, r7
  4041c0:	f100 38ff 	add.w	r8, r0, #4294967295
  4041c4:	d26f      	bcs.n	4042a6 <__udivmoddi4+0x2be>
  4041c6:	42ab      	cmp	r3, r5
  4041c8:	d96d      	bls.n	4042a6 <__udivmoddi4+0x2be>
  4041ca:	3802      	subs	r0, #2
  4041cc:	443d      	add	r5, r7
  4041ce:	1aeb      	subs	r3, r5, r3
  4041d0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  4041d4:	e78f      	b.n	4040f6 <__udivmoddi4+0x10e>
  4041d6:	f1c1 0720 	rsb	r7, r1, #32
  4041da:	fa22 f807 	lsr.w	r8, r2, r7
  4041de:	408b      	lsls	r3, r1
  4041e0:	fa05 f401 	lsl.w	r4, r5, r1
  4041e4:	ea48 0303 	orr.w	r3, r8, r3
  4041e8:	fa20 fe07 	lsr.w	lr, r0, r7
  4041ec:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  4041f0:	40fd      	lsrs	r5, r7
  4041f2:	ea4e 0e04 	orr.w	lr, lr, r4
  4041f6:	fbb5 f9fc 	udiv	r9, r5, ip
  4041fa:	ea4f 441e 	mov.w	r4, lr, lsr #16
  4041fe:	fb0c 5519 	mls	r5, ip, r9, r5
  404202:	fa1f f883 	uxth.w	r8, r3
  404206:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  40420a:	fb09 f408 	mul.w	r4, r9, r8
  40420e:	42ac      	cmp	r4, r5
  404210:	fa02 f201 	lsl.w	r2, r2, r1
  404214:	fa00 fa01 	lsl.w	sl, r0, r1
  404218:	d908      	bls.n	40422c <__udivmoddi4+0x244>
  40421a:	18ed      	adds	r5, r5, r3
  40421c:	f109 30ff 	add.w	r0, r9, #4294967295
  404220:	d243      	bcs.n	4042aa <__udivmoddi4+0x2c2>
  404222:	42ac      	cmp	r4, r5
  404224:	d941      	bls.n	4042aa <__udivmoddi4+0x2c2>
  404226:	f1a9 0902 	sub.w	r9, r9, #2
  40422a:	441d      	add	r5, r3
  40422c:	1b2d      	subs	r5, r5, r4
  40422e:	fa1f fe8e 	uxth.w	lr, lr
  404232:	fbb5 f0fc 	udiv	r0, r5, ip
  404236:	fb0c 5510 	mls	r5, ip, r0, r5
  40423a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  40423e:	fb00 f808 	mul.w	r8, r0, r8
  404242:	45a0      	cmp	r8, r4
  404244:	d907      	bls.n	404256 <__udivmoddi4+0x26e>
  404246:	18e4      	adds	r4, r4, r3
  404248:	f100 35ff 	add.w	r5, r0, #4294967295
  40424c:	d229      	bcs.n	4042a2 <__udivmoddi4+0x2ba>
  40424e:	45a0      	cmp	r8, r4
  404250:	d927      	bls.n	4042a2 <__udivmoddi4+0x2ba>
  404252:	3802      	subs	r0, #2
  404254:	441c      	add	r4, r3
  404256:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  40425a:	eba4 0408 	sub.w	r4, r4, r8
  40425e:	fba0 8902 	umull	r8, r9, r0, r2
  404262:	454c      	cmp	r4, r9
  404264:	46c6      	mov	lr, r8
  404266:	464d      	mov	r5, r9
  404268:	d315      	bcc.n	404296 <__udivmoddi4+0x2ae>
  40426a:	d012      	beq.n	404292 <__udivmoddi4+0x2aa>
  40426c:	b156      	cbz	r6, 404284 <__udivmoddi4+0x29c>
  40426e:	ebba 030e 	subs.w	r3, sl, lr
  404272:	eb64 0405 	sbc.w	r4, r4, r5
  404276:	fa04 f707 	lsl.w	r7, r4, r7
  40427a:	40cb      	lsrs	r3, r1
  40427c:	431f      	orrs	r7, r3
  40427e:	40cc      	lsrs	r4, r1
  404280:	6037      	str	r7, [r6, #0]
  404282:	6074      	str	r4, [r6, #4]
  404284:	2100      	movs	r1, #0
  404286:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40428a:	4618      	mov	r0, r3
  40428c:	e6f8      	b.n	404080 <__udivmoddi4+0x98>
  40428e:	4690      	mov	r8, r2
  404290:	e6e0      	b.n	404054 <__udivmoddi4+0x6c>
  404292:	45c2      	cmp	sl, r8
  404294:	d2ea      	bcs.n	40426c <__udivmoddi4+0x284>
  404296:	ebb8 0e02 	subs.w	lr, r8, r2
  40429a:	eb69 0503 	sbc.w	r5, r9, r3
  40429e:	3801      	subs	r0, #1
  4042a0:	e7e4      	b.n	40426c <__udivmoddi4+0x284>
  4042a2:	4628      	mov	r0, r5
  4042a4:	e7d7      	b.n	404256 <__udivmoddi4+0x26e>
  4042a6:	4640      	mov	r0, r8
  4042a8:	e791      	b.n	4041ce <__udivmoddi4+0x1e6>
  4042aa:	4681      	mov	r9, r0
  4042ac:	e7be      	b.n	40422c <__udivmoddi4+0x244>
  4042ae:	4601      	mov	r1, r0
  4042b0:	e778      	b.n	4041a4 <__udivmoddi4+0x1bc>
  4042b2:	3802      	subs	r0, #2
  4042b4:	443c      	add	r4, r7
  4042b6:	e745      	b.n	404144 <__udivmoddi4+0x15c>
  4042b8:	4608      	mov	r0, r1
  4042ba:	e708      	b.n	4040ce <__udivmoddi4+0xe6>
  4042bc:	f1a8 0802 	sub.w	r8, r8, #2
  4042c0:	443d      	add	r5, r7
  4042c2:	e72b      	b.n	40411c <__udivmoddi4+0x134>

004042c4 <__aeabi_idiv0>:
  4042c4:	4770      	bx	lr
  4042c6:	bf00      	nop

004042c8 <SIN_WAVE>:
  4042c8:	7fff 922c a3fa b50e c50e d3a9 e091 eb84     ..,.............
  4042d8:	f44a fab4 fea1 fffe fec2 faf5 f4aa ec02     J...............
  4042e8:	e129 d459 c5d3 b5e2 a4da 9313 80e8 6eb9     ).Y............n
  4042f8:	5ce4 4bc5 3bb5 2d07 2007 14f9 0c17 058e     .\.K.;.-. ......
  404308:	0180 0002 011c 04c9 0af4 137f 1e3d 2af6     ............=..*
  404318:	3968 4949 5a45 6c05 4d57 3938 3430 6e20     h9IIEZ.lWM8904 n
  404328:	746f 6620 756f 646e 0a21 000d 452d 092d     ot found!...-E-.
  404338:	4d57 3938 3430 6920 696e 6974 6c61 7a69     WM8904 initializ
  404348:	7461 6f69 206e 6166 6c69 6465 0d2e 0000     ation failed....

00404358 <_global_impure_ptr>:
  404358:	0018 2040 3130 3332 3534 3736 3938 4241     ..@ 0123456789AB
  404368:	4443 4645 0000 0000 3130 3332 3534 3736     CDEF....01234567
  404378:	3938 6261 6463 6665 0000 0000 6e28 6c75     89abcdef....(nul
  404388:	296c 0000                                   l)..

0040438c <blanks.7217>:
  40438c:	2020 2020 2020 2020 2020 2020 2020 2020                     

0040439c <zeroes.7218>:
  40439c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  4043ac:	0043 0000 4f50 4953 0058 0000 002e 0000     C...POSIX.......

004043bc <_ctype_>:
  4043bc:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  4043cc:	2020 2020 2020 2020 2020 2020 2020 2020                     
  4043dc:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  4043ec:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  4043fc:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  40440c:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  40441c:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  40442c:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  40443c:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

004044c0 <_init>:
  4044c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4044c2:	bf00      	nop
  4044c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4044c6:	bc08      	pop	{r3}
  4044c8:	469e      	mov	lr, r3
  4044ca:	4770      	bx	lr

004044cc <__init_array_start>:
  4044cc:	00402479 	.word	0x00402479

004044d0 <__frame_dummy_init_array_entry>:
  4044d0:	00400165                                e.@.

004044d4 <_fini>:
  4044d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4044d6:	bf00      	nop
  4044d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4044da:	bc08      	pop	{r3}
  4044dc:	469e      	mov	lr, r3
  4044de:	4770      	bx	lr

004044e0 <__fini_array_start>:
  4044e0:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr

2040000a <g_interrupt_enabled>:
2040000a:	0001                                        ..

2040000c <SystemCoreClock>:
2040000c:	0900 003d                                   ..=.

20400010 <_impure_ptr>:
20400010:	0018 2040 0000 0000                         ..@ ....

20400018 <impure_data>:
20400018:	0000 0000 0304 2040 036c 2040 03d4 2040     ......@ l.@ ..@ 
	...
204000c0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000d0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400440 <__atexit_recursive_mutex>:
20400440:	12d8 2040                                   ..@ 

20400444 <__global_locale>:
20400444:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400464:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400484:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004a4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004c4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004e4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400504:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400524:	3d21 0040 3461 0040 0000 0000 43bc 0040     !=@.a4@......C@.
20400534:	43b8 0040 436c 0040 436c 0040 436c 0040     .C@.lC@.lC@.lC@.
20400544:	436c 0040 436c 0040 436c 0040 436c 0040     lC@.lC@.lC@.lC@.
20400554:	436c 0040 436c 0040 ffff ffff ffff ffff     lC@.lC@.........
20400564:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
2040058c:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...

204005b0 <__malloc_av_>:
	...
204005b8:	05b0 2040 05b0 2040 05b8 2040 05b8 2040     ..@ ..@ ..@ ..@ 
204005c8:	05c0 2040 05c0 2040 05c8 2040 05c8 2040     ..@ ..@ ..@ ..@ 
204005d8:	05d0 2040 05d0 2040 05d8 2040 05d8 2040     ..@ ..@ ..@ ..@ 
204005e8:	05e0 2040 05e0 2040 05e8 2040 05e8 2040     ..@ ..@ ..@ ..@ 
204005f8:	05f0 2040 05f0 2040 05f8 2040 05f8 2040     ..@ ..@ ..@ ..@ 
20400608:	0600 2040 0600 2040 0608 2040 0608 2040     ..@ ..@ ..@ ..@ 
20400618:	0610 2040 0610 2040 0618 2040 0618 2040     ..@ ..@ ..@ ..@ 
20400628:	0620 2040 0620 2040 0628 2040 0628 2040      .@  .@ (.@ (.@ 
20400638:	0630 2040 0630 2040 0638 2040 0638 2040     0.@ 0.@ 8.@ 8.@ 
20400648:	0640 2040 0640 2040 0648 2040 0648 2040     @.@ @.@ H.@ H.@ 
20400658:	0650 2040 0650 2040 0658 2040 0658 2040     P.@ P.@ X.@ X.@ 
20400668:	0660 2040 0660 2040 0668 2040 0668 2040     `.@ `.@ h.@ h.@ 
20400678:	0670 2040 0670 2040 0678 2040 0678 2040     p.@ p.@ x.@ x.@ 
20400688:	0680 2040 0680 2040 0688 2040 0688 2040     ..@ ..@ ..@ ..@ 
20400698:	0690 2040 0690 2040 0698 2040 0698 2040     ..@ ..@ ..@ ..@ 
204006a8:	06a0 2040 06a0 2040 06a8 2040 06a8 2040     ..@ ..@ ..@ ..@ 
204006b8:	06b0 2040 06b0 2040 06b8 2040 06b8 2040     ..@ ..@ ..@ ..@ 
204006c8:	06c0 2040 06c0 2040 06c8 2040 06c8 2040     ..@ ..@ ..@ ..@ 
204006d8:	06d0 2040 06d0 2040 06d8 2040 06d8 2040     ..@ ..@ ..@ ..@ 
204006e8:	06e0 2040 06e0 2040 06e8 2040 06e8 2040     ..@ ..@ ..@ ..@ 
204006f8:	06f0 2040 06f0 2040 06f8 2040 06f8 2040     ..@ ..@ ..@ ..@ 
20400708:	0700 2040 0700 2040 0708 2040 0708 2040     ..@ ..@ ..@ ..@ 
20400718:	0710 2040 0710 2040 0718 2040 0718 2040     ..@ ..@ ..@ ..@ 
20400728:	0720 2040 0720 2040 0728 2040 0728 2040      .@  .@ (.@ (.@ 
20400738:	0730 2040 0730 2040 0738 2040 0738 2040     0.@ 0.@ 8.@ 8.@ 
20400748:	0740 2040 0740 2040 0748 2040 0748 2040     @.@ @.@ H.@ H.@ 
20400758:	0750 2040 0750 2040 0758 2040 0758 2040     P.@ P.@ X.@ X.@ 
20400768:	0760 2040 0760 2040 0768 2040 0768 2040     `.@ `.@ h.@ h.@ 
20400778:	0770 2040 0770 2040 0778 2040 0778 2040     p.@ p.@ x.@ x.@ 
20400788:	0780 2040 0780 2040 0788 2040 0788 2040     ..@ ..@ ..@ ..@ 
20400798:	0790 2040 0790 2040 0798 2040 0798 2040     ..@ ..@ ..@ ..@ 
204007a8:	07a0 2040 07a0 2040 07a8 2040 07a8 2040     ..@ ..@ ..@ ..@ 
204007b8:	07b0 2040 07b0 2040 07b8 2040 07b8 2040     ..@ ..@ ..@ ..@ 
204007c8:	07c0 2040 07c0 2040 07c8 2040 07c8 2040     ..@ ..@ ..@ ..@ 
204007d8:	07d0 2040 07d0 2040 07d8 2040 07d8 2040     ..@ ..@ ..@ ..@ 
204007e8:	07e0 2040 07e0 2040 07e8 2040 07e8 2040     ..@ ..@ ..@ ..@ 
204007f8:	07f0 2040 07f0 2040 07f8 2040 07f8 2040     ..@ ..@ ..@ ..@ 
20400808:	0800 2040 0800 2040 0808 2040 0808 2040     ..@ ..@ ..@ ..@ 
20400818:	0810 2040 0810 2040 0818 2040 0818 2040     ..@ ..@ ..@ ..@ 
20400828:	0820 2040 0820 2040 0828 2040 0828 2040      .@  .@ (.@ (.@ 
20400838:	0830 2040 0830 2040 0838 2040 0838 2040     0.@ 0.@ 8.@ 8.@ 
20400848:	0840 2040 0840 2040 0848 2040 0848 2040     @.@ @.@ H.@ H.@ 
20400858:	0850 2040 0850 2040 0858 2040 0858 2040     P.@ P.@ X.@ X.@ 
20400868:	0860 2040 0860 2040 0868 2040 0868 2040     `.@ `.@ h.@ h.@ 
20400878:	0870 2040 0870 2040 0878 2040 0878 2040     p.@ p.@ x.@ x.@ 
20400888:	0880 2040 0880 2040 0888 2040 0888 2040     ..@ ..@ ..@ ..@ 
20400898:	0890 2040 0890 2040 0898 2040 0898 2040     ..@ ..@ ..@ ..@ 
204008a8:	08a0 2040 08a0 2040 08a8 2040 08a8 2040     ..@ ..@ ..@ ..@ 
204008b8:	08b0 2040 08b0 2040 08b8 2040 08b8 2040     ..@ ..@ ..@ ..@ 
204008c8:	08c0 2040 08c0 2040 08c8 2040 08c8 2040     ..@ ..@ ..@ ..@ 
204008d8:	08d0 2040 08d0 2040 08d8 2040 08d8 2040     ..@ ..@ ..@ ..@ 
204008e8:	08e0 2040 08e0 2040 08e8 2040 08e8 2040     ..@ ..@ ..@ ..@ 
204008f8:	08f0 2040 08f0 2040 08f8 2040 08f8 2040     ..@ ..@ ..@ ..@ 
20400908:	0900 2040 0900 2040 0908 2040 0908 2040     ..@ ..@ ..@ ..@ 
20400918:	0910 2040 0910 2040 0918 2040 0918 2040     ..@ ..@ ..@ ..@ 
20400928:	0920 2040 0920 2040 0928 2040 0928 2040      .@  .@ (.@ (.@ 
20400938:	0930 2040 0930 2040 0938 2040 0938 2040     0.@ 0.@ 8.@ 8.@ 
20400948:	0940 2040 0940 2040 0948 2040 0948 2040     @.@ @.@ H.@ H.@ 
20400958:	0950 2040 0950 2040 0958 2040 0958 2040     P.@ P.@ X.@ X.@ 
20400968:	0960 2040 0960 2040 0968 2040 0968 2040     `.@ `.@ h.@ h.@ 
20400978:	0970 2040 0970 2040 0978 2040 0978 2040     p.@ p.@ x.@ x.@ 
20400988:	0980 2040 0980 2040 0988 2040 0988 2040     ..@ ..@ ..@ ..@ 
20400998:	0990 2040 0990 2040 0998 2040 0998 2040     ..@ ..@ ..@ ..@ 
204009a8:	09a0 2040 09a0 2040 09a8 2040 09a8 2040     ..@ ..@ ..@ ..@ 

204009b8 <__malloc_sbrk_base>:
204009b8:	ffff ffff                                   ....

204009bc <__malloc_trim_threshold>:
204009bc:	0000 0002                                   ....
