#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001b5e30abb00 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000001b5e313f890_0 .net "PC", 31 0, L_000001b5e31caab0;  1 drivers
v000001b5e313f9d0_0 .net "cycles_consumed", 31 0, v000001b5e3140b50_0;  1 drivers
v000001b5e313fd90_0 .var "input_clk", 0 0;
v000001b5e31406f0_0 .var "rst", 0 0;
S_000001b5e2ed9f80 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000001b5e30abb00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000001b5e3081110 .functor NOR 1, v000001b5e313fd90_0, v000001b5e3135390_0, C4<0>, C4<0>;
L_000001b5e3081260 .functor AND 1, v000001b5e3113e00_0, v000001b5e3113720_0, C4<1>, C4<1>;
L_000001b5e3080ee0 .functor AND 1, L_000001b5e3081260, L_000001b5e3140a10, C4<1>, C4<1>;
L_000001b5e307ff90 .functor AND 1, v000001b5e3101a80_0, v000001b5e3102f20_0, C4<1>, C4<1>;
L_000001b5e3080620 .functor AND 1, L_000001b5e307ff90, L_000001b5e313e8f0, C4<1>, C4<1>;
L_000001b5e30809a0 .functor AND 1, v000001b5e3134fd0_0, v000001b5e31365b0_0, C4<1>, C4<1>;
L_000001b5e3080540 .functor AND 1, L_000001b5e30809a0, L_000001b5e313fe30, C4<1>, C4<1>;
L_000001b5e3080af0 .functor AND 1, v000001b5e3113e00_0, v000001b5e3113720_0, C4<1>, C4<1>;
L_000001b5e3081340 .functor AND 1, L_000001b5e3080af0, L_000001b5e3140510, C4<1>, C4<1>;
L_000001b5e3080b60 .functor AND 1, v000001b5e3101a80_0, v000001b5e3102f20_0, C4<1>, C4<1>;
L_000001b5e30813b0 .functor AND 1, L_000001b5e3080b60, L_000001b5e3140790, C4<1>, C4<1>;
L_000001b5e307f970 .functor AND 1, v000001b5e3134fd0_0, v000001b5e31365b0_0, C4<1>, C4<1>;
L_000001b5e3080d20 .functor AND 1, L_000001b5e307f970, L_000001b5e3140ab0, C4<1>, C4<1>;
L_000001b5e3145860 .functor NOT 1, L_000001b5e3081110, C4<0>, C4<0>, C4<0>;
L_000001b5e3145780 .functor NOT 1, L_000001b5e3081110, C4<0>, C4<0>, C4<0>;
L_000001b5e31aa6d0 .functor NOT 1, L_000001b5e3081110, C4<0>, C4<0>, C4<0>;
L_000001b5e31abd20 .functor NOT 1, L_000001b5e3081110, C4<0>, C4<0>, C4<0>;
L_000001b5e31abb60 .functor NOT 1, L_000001b5e3081110, C4<0>, C4<0>, C4<0>;
L_000001b5e31caab0 .functor BUFZ 32, v000001b5e3133630_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b5e3136d30_0 .net "EX1_ALU_OPER1", 31 0, L_000001b5e3145e80;  1 drivers
v000001b5e3137550_0 .net "EX1_ALU_OPER2", 31 0, L_000001b5e31ab620;  1 drivers
v000001b5e3137410_0 .net "EX1_PC", 31 0, v000001b5e3112b40_0;  1 drivers
v000001b5e3137190_0 .net "EX1_PFC", 31 0, v000001b5e3111420_0;  1 drivers
v000001b5e3137d70_0 .net "EX1_PFC_to_IF", 31 0, L_000001b5e313d270;  1 drivers
v000001b5e3137690_0 .net "EX1_forward_to_B", 31 0, v000001b5e3111600_0;  1 drivers
v000001b5e3138db0_0 .net "EX1_is_beq", 0 0, v000001b5e3112d20_0;  1 drivers
v000001b5e31384f0_0 .net "EX1_is_bne", 0 0, v000001b5e3112460_0;  1 drivers
v000001b5e3138130_0 .net "EX1_is_jal", 0 0, v000001b5e3111100_0;  1 drivers
v000001b5e31374b0_0 .net "EX1_is_jr", 0 0, v000001b5e3111240_0;  1 drivers
v000001b5e3136fb0_0 .net "EX1_is_oper2_immed", 0 0, v000001b5e3112500_0;  1 drivers
v000001b5e3138590_0 .net "EX1_memread", 0 0, v000001b5e3112a00_0;  1 drivers
v000001b5e3138bd0_0 .net "EX1_memwrite", 0 0, v000001b5e31120a0_0;  1 drivers
v000001b5e3138310_0 .net "EX1_opcode", 11 0, v000001b5e31125a0_0;  1 drivers
v000001b5e3138630_0 .net "EX1_predicted", 0 0, v000001b5e31112e0_0;  1 drivers
v000001b5e3137e10_0 .net "EX1_rd_ind", 4 0, v000001b5e3111380_0;  1 drivers
v000001b5e31375f0_0 .net "EX1_rd_indzero", 0 0, v000001b5e3111e20_0;  1 drivers
v000001b5e3137ff0_0 .net "EX1_regwrite", 0 0, v000001b5e3111b00_0;  1 drivers
v000001b5e3137c30_0 .net "EX1_rs1", 31 0, v000001b5e31116a0_0;  1 drivers
v000001b5e31389f0_0 .net "EX1_rs1_ind", 4 0, v000001b5e3112dc0_0;  1 drivers
v000001b5e3137370_0 .net "EX1_rs2", 31 0, v000001b5e3110c00_0;  1 drivers
v000001b5e31383b0_0 .net "EX1_rs2_ind", 4 0, v000001b5e31114c0_0;  1 drivers
v000001b5e3137870_0 .net "EX1_rs2_out", 31 0, L_000001b5e31ab3f0;  1 drivers
v000001b5e31386d0_0 .net "EX2_ALU_OPER1", 31 0, v000001b5e3113ea0_0;  1 drivers
v000001b5e31377d0_0 .net "EX2_ALU_OPER2", 31 0, v000001b5e3113860_0;  1 drivers
v000001b5e3138450_0 .net "EX2_ALU_OUT", 31 0, L_000001b5e313c410;  1 drivers
v000001b5e3137050_0 .net "EX2_PC", 31 0, v000001b5e3114440_0;  1 drivers
v000001b5e31388b0_0 .net "EX2_PFC_to_IF", 31 0, v000001b5e31144e0_0;  1 drivers
v000001b5e3138e50_0 .net "EX2_forward_to_B", 31 0, v000001b5e3114260_0;  1 drivers
v000001b5e3137230_0 .net "EX2_is_beq", 0 0, v000001b5e3114580_0;  1 drivers
v000001b5e3139030_0 .net "EX2_is_bne", 0 0, v000001b5e3114620_0;  1 drivers
v000001b5e3137910_0 .net "EX2_is_jal", 0 0, v000001b5e31139a0_0;  1 drivers
v000001b5e3136e70_0 .net "EX2_is_jr", 0 0, v000001b5e31146c0_0;  1 drivers
v000001b5e3138c70_0 .net "EX2_is_oper2_immed", 0 0, v000001b5e3113180_0;  1 drivers
v000001b5e31379b0_0 .net "EX2_memread", 0 0, v000001b5e3113220_0;  1 drivers
v000001b5e3136dd0_0 .net "EX2_memwrite", 0 0, v000001b5e31132c0_0;  1 drivers
v000001b5e3138f90_0 .net "EX2_opcode", 11 0, v000001b5e31135e0_0;  1 drivers
v000001b5e3137eb0_0 .net "EX2_predicted", 0 0, v000001b5e3113c20_0;  1 drivers
v000001b5e3136f10_0 .net "EX2_rd_ind", 4 0, v000001b5e3113680_0;  1 drivers
v000001b5e3139170_0 .net "EX2_rd_indzero", 0 0, v000001b5e3113720_0;  1 drivers
v000001b5e3138770_0 .net "EX2_regwrite", 0 0, v000001b5e3113e00_0;  1 drivers
v000001b5e3137f50_0 .net "EX2_rs1", 31 0, v000001b5e31137c0_0;  1 drivers
v000001b5e3138810_0 .net "EX2_rs1_ind", 4 0, v000001b5e3113cc0_0;  1 drivers
v000001b5e3136bf0_0 .net "EX2_rs2_ind", 4 0, v000001b5e3113a40_0;  1 drivers
v000001b5e3138950_0 .net "EX2_rs2_out", 31 0, v000001b5e3114080_0;  1 drivers
v000001b5e3138a90_0 .net "ID_INST", 31 0, v000001b5e3119e50_0;  1 drivers
v000001b5e3137730_0 .net "ID_PC", 31 0, v000001b5e3119ef0_0;  1 drivers
v000001b5e3137cd0_0 .net "ID_PFC_to_EX", 31 0, L_000001b5e31424f0;  1 drivers
v000001b5e3138b30_0 .net "ID_PFC_to_IF", 31 0, L_000001b5e3143710;  1 drivers
v000001b5e3139210_0 .net "ID_forward_to_B", 31 0, L_000001b5e3142270;  1 drivers
v000001b5e3138d10_0 .net "ID_is_beq", 0 0, L_000001b5e3142ef0;  1 drivers
v000001b5e3137a50_0 .net "ID_is_bne", 0 0, L_000001b5e31432b0;  1 drivers
v000001b5e31390d0_0 .net "ID_is_j", 0 0, L_000001b5e3143850;  1 drivers
v000001b5e3138090_0 .net "ID_is_jal", 0 0, L_000001b5e3143a30;  1 drivers
v000001b5e3136ab0_0 .net "ID_is_jr", 0 0, L_000001b5e3143350;  1 drivers
v000001b5e3137af0_0 .net "ID_is_oper2_immed", 0 0, L_000001b5e3144c20;  1 drivers
v000001b5e3137b90_0 .net "ID_memread", 0 0, L_000001b5e3143cb0;  1 drivers
v000001b5e31381d0_0 .net "ID_memwrite", 0 0, L_000001b5e3143f30;  1 drivers
v000001b5e3138270_0 .net "ID_opcode", 11 0, v000001b5e31320f0_0;  1 drivers
v000001b5e3136b50_0 .net "ID_predicted", 0 0, v000001b5e311bd90_0;  1 drivers
v000001b5e31395d0_0 .net "ID_rd_ind", 4 0, v000001b5e3133f90_0;  1 drivers
v000001b5e3139670_0 .net "ID_regwrite", 0 0, L_000001b5e3143e90;  1 drivers
v000001b5e3139350_0 .net "ID_rs1", 31 0, v000001b5e3116570_0;  1 drivers
v000001b5e31398f0_0 .net "ID_rs1_ind", 4 0, v000001b5e3132230_0;  1 drivers
v000001b5e31393f0_0 .net "ID_rs2", 31 0, v000001b5e3116cf0_0;  1 drivers
v000001b5e3139850_0 .net "ID_rs2_ind", 4 0, v000001b5e3133e50_0;  1 drivers
v000001b5e3139490_0 .net "IF_INST", 31 0, L_000001b5e3145630;  1 drivers
v000001b5e3139990_0 .net "IF_pc", 31 0, v000001b5e3133630_0;  1 drivers
v000001b5e31392b0_0 .net "MEM_ALU_OUT", 31 0, v000001b5e3103240_0;  1 drivers
v000001b5e3139530_0 .net "MEM_Data_mem_out", 31 0, v000001b5e3134710_0;  1 drivers
v000001b5e31397b0_0 .net "MEM_memread", 0 0, v000001b5e3101b20_0;  1 drivers
v000001b5e3139710_0 .net "MEM_memwrite", 0 0, v000001b5e3101580_0;  1 drivers
v000001b5e3140290_0 .net "MEM_opcode", 11 0, v000001b5e3103560_0;  1 drivers
v000001b5e31408d0_0 .net "MEM_rd_ind", 4 0, v000001b5e3103740_0;  1 drivers
v000001b5e313fed0_0 .net "MEM_rd_indzero", 0 0, v000001b5e3102f20_0;  1 drivers
v000001b5e313fa70_0 .net "MEM_regwrite", 0 0, v000001b5e3101a80_0;  1 drivers
v000001b5e313e990_0 .net "MEM_rs2", 31 0, v000001b5e31032e0_0;  1 drivers
v000001b5e313fbb0_0 .net "PC", 31 0, L_000001b5e31caab0;  alias, 1 drivers
v000001b5e313edf0_0 .net "STALL_ID1_FLUSH", 0 0, v000001b5e311c330_0;  1 drivers
v000001b5e313ea30_0 .net "STALL_ID2_FLUSH", 0 0, v000001b5e311c470_0;  1 drivers
v000001b5e3140c90_0 .net "STALL_IF_FLUSH", 0 0, v000001b5e311d2d0_0;  1 drivers
v000001b5e3140f10_0 .net "WB_ALU_OUT", 31 0, v000001b5e31351b0_0;  1 drivers
v000001b5e313ecb0_0 .net "WB_Data_mem_out", 31 0, v000001b5e3134c10_0;  1 drivers
v000001b5e313ead0_0 .net "WB_memread", 0 0, v000001b5e3134cb0_0;  1 drivers
v000001b5e313ed50_0 .net "WB_rd_ind", 4 0, v000001b5e3135250_0;  1 drivers
v000001b5e313efd0_0 .net "WB_rd_indzero", 0 0, v000001b5e31365b0_0;  1 drivers
v000001b5e313eb70_0 .net "WB_regwrite", 0 0, v000001b5e3134fd0_0;  1 drivers
v000001b5e3140dd0_0 .net "Wrong_prediction", 0 0, L_000001b5e31abe70;  1 drivers
v000001b5e3140bf0_0 .net *"_ivl_1", 0 0, L_000001b5e3081260;  1 drivers
v000001b5e31401f0_0 .net *"_ivl_13", 0 0, L_000001b5e30809a0;  1 drivers
v000001b5e31405b0_0 .net *"_ivl_14", 0 0, L_000001b5e313fe30;  1 drivers
v000001b5e313f2f0_0 .net *"_ivl_19", 0 0, L_000001b5e3080af0;  1 drivers
v000001b5e313ee90_0 .net *"_ivl_2", 0 0, L_000001b5e3140a10;  1 drivers
v000001b5e3140d30_0 .net *"_ivl_20", 0 0, L_000001b5e3140510;  1 drivers
v000001b5e313f070_0 .net *"_ivl_25", 0 0, L_000001b5e3080b60;  1 drivers
v000001b5e313ec10_0 .net *"_ivl_26", 0 0, L_000001b5e3140790;  1 drivers
v000001b5e3140830_0 .net *"_ivl_31", 0 0, L_000001b5e307f970;  1 drivers
v000001b5e313f610_0 .net *"_ivl_32", 0 0, L_000001b5e3140ab0;  1 drivers
v000001b5e3140e70_0 .net *"_ivl_40", 31 0, L_000001b5e3143d50;  1 drivers
L_000001b5e3160c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b5e313ef30_0 .net *"_ivl_43", 26 0, L_000001b5e3160c58;  1 drivers
L_000001b5e3160ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b5e3140650_0 .net/2u *"_ivl_44", 31 0, L_000001b5e3160ca0;  1 drivers
v000001b5e313f430_0 .net *"_ivl_52", 31 0, L_000001b5e31b54c0;  1 drivers
L_000001b5e3160d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b5e313f110_0 .net *"_ivl_55", 26 0, L_000001b5e3160d30;  1 drivers
L_000001b5e3160d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b5e313f1b0_0 .net/2u *"_ivl_56", 31 0, L_000001b5e3160d78;  1 drivers
v000001b5e3140150_0 .net *"_ivl_7", 0 0, L_000001b5e307ff90;  1 drivers
v000001b5e313fb10_0 .net *"_ivl_8", 0 0, L_000001b5e313e8f0;  1 drivers
v000001b5e31403d0_0 .net "alu_selA", 1 0, L_000001b5e3140010;  1 drivers
v000001b5e313f4d0_0 .net "alu_selB", 1 0, L_000001b5e3142090;  1 drivers
v000001b5e313f570_0 .net "clk", 0 0, L_000001b5e3081110;  1 drivers
v000001b5e3140b50_0 .var "cycles_consumed", 31 0;
v000001b5e313f930_0 .net "exhaz", 0 0, L_000001b5e3080620;  1 drivers
v000001b5e313f250_0 .net "exhaz2", 0 0, L_000001b5e30813b0;  1 drivers
v000001b5e313f390_0 .net "hlt", 0 0, v000001b5e3135390_0;  1 drivers
v000001b5e3140330_0 .net "idhaz", 0 0, L_000001b5e3080ee0;  1 drivers
v000001b5e3140970_0 .net "idhaz2", 0 0, L_000001b5e3081340;  1 drivers
v000001b5e31400b0_0 .net "if_id_write", 0 0, v000001b5e311cdd0_0;  1 drivers
v000001b5e313ff70_0 .net "input_clk", 0 0, v000001b5e313fd90_0;  1 drivers
v000001b5e3140470_0 .net "is_branch_and_taken", 0 0, L_000001b5e3145b00;  1 drivers
v000001b5e313fc50_0 .net "memhaz", 0 0, L_000001b5e3080540;  1 drivers
v000001b5e313f6b0_0 .net "memhaz2", 0 0, L_000001b5e3080d20;  1 drivers
v000001b5e3140fb0_0 .net "pc_src", 2 0, L_000001b5e3142810;  1 drivers
v000001b5e313fcf0_0 .net "pc_write", 0 0, v000001b5e311d230_0;  1 drivers
v000001b5e313f750_0 .net "rst", 0 0, v000001b5e31406f0_0;  1 drivers
v000001b5e313f7f0_0 .net "store_rs2_forward", 1 0, L_000001b5e3141230;  1 drivers
v000001b5e313e850_0 .net "wdata_to_reg_file", 31 0, L_000001b5e31cb060;  1 drivers
E_000001b5e3089350/0 .event negedge, v000001b5e311ac10_0;
E_000001b5e3089350/1 .event posedge, v000001b5e3102de0_0;
E_000001b5e3089350 .event/or E_000001b5e3089350/0, E_000001b5e3089350/1;
L_000001b5e3140a10 .cmp/eq 5, v000001b5e3113680_0, v000001b5e3112dc0_0;
L_000001b5e313e8f0 .cmp/eq 5, v000001b5e3103740_0, v000001b5e3112dc0_0;
L_000001b5e313fe30 .cmp/eq 5, v000001b5e3135250_0, v000001b5e3112dc0_0;
L_000001b5e3140510 .cmp/eq 5, v000001b5e3113680_0, v000001b5e31114c0_0;
L_000001b5e3140790 .cmp/eq 5, v000001b5e3103740_0, v000001b5e31114c0_0;
L_000001b5e3140ab0 .cmp/eq 5, v000001b5e3135250_0, v000001b5e31114c0_0;
L_000001b5e3143d50 .concat [ 5 27 0 0], v000001b5e3133f90_0, L_000001b5e3160c58;
L_000001b5e3143df0 .cmp/ne 32, L_000001b5e3143d50, L_000001b5e3160ca0;
L_000001b5e31b54c0 .concat [ 5 27 0 0], v000001b5e3113680_0, L_000001b5e3160d30;
L_000001b5e31b5060 .cmp/ne 32, L_000001b5e31b54c0, L_000001b5e3160d78;
S_000001b5e2ee96a0 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000001b5e2ed9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000001b5e3080690 .functor NOT 1, L_000001b5e3080620, C4<0>, C4<0>, C4<0>;
L_000001b5e30812d0 .functor AND 1, L_000001b5e3080540, L_000001b5e3080690, C4<1>, C4<1>;
L_000001b5e3080700 .functor OR 1, L_000001b5e3080ee0, L_000001b5e30812d0, C4<0>, C4<0>;
L_000001b5e307fb30 .functor OR 1, L_000001b5e3080ee0, L_000001b5e3080620, C4<0>, C4<0>;
v000001b5e30aab40_0 .net *"_ivl_12", 0 0, L_000001b5e307fb30;  1 drivers
v000001b5e30aa8c0_0 .net *"_ivl_2", 0 0, L_000001b5e3080690;  1 drivers
v000001b5e30aa140_0 .net *"_ivl_5", 0 0, L_000001b5e30812d0;  1 drivers
v000001b5e30aae60_0 .net *"_ivl_7", 0 0, L_000001b5e3080700;  1 drivers
v000001b5e30aa1e0_0 .net "alu_selA", 1 0, L_000001b5e3140010;  alias, 1 drivers
v000001b5e30a9a60_0 .net "exhaz", 0 0, L_000001b5e3080620;  alias, 1 drivers
v000001b5e30ab5e0_0 .net "idhaz", 0 0, L_000001b5e3080ee0;  alias, 1 drivers
v000001b5e30a9c40_0 .net "memhaz", 0 0, L_000001b5e3080540;  alias, 1 drivers
L_000001b5e3140010 .concat8 [ 1 1 0 0], L_000001b5e3080700, L_000001b5e307fb30;
S_000001b5e2ea6000 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000001b5e2ed9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000001b5e307f890 .functor NOT 1, L_000001b5e30813b0, C4<0>, C4<0>, C4<0>;
L_000001b5e3080bd0 .functor AND 1, L_000001b5e3080d20, L_000001b5e307f890, C4<1>, C4<1>;
L_000001b5e307f900 .functor OR 1, L_000001b5e3081340, L_000001b5e3080bd0, C4<0>, C4<0>;
L_000001b5e307fc10 .functor NOT 1, v000001b5e3112500_0, C4<0>, C4<0>, C4<0>;
L_000001b5e307fcf0 .functor AND 1, L_000001b5e307f900, L_000001b5e307fc10, C4<1>, C4<1>;
L_000001b5e307fd60 .functor OR 1, L_000001b5e3081340, L_000001b5e30813b0, C4<0>, C4<0>;
L_000001b5e307ff20 .functor NOT 1, v000001b5e3112500_0, C4<0>, C4<0>, C4<0>;
L_000001b5e3081650 .functor AND 1, L_000001b5e307fd60, L_000001b5e307ff20, C4<1>, C4<1>;
v000001b5e30ab680_0 .net "EX1_is_oper2_immed", 0 0, v000001b5e3112500_0;  alias, 1 drivers
v000001b5e30aabe0_0 .net *"_ivl_11", 0 0, L_000001b5e307fcf0;  1 drivers
v000001b5e30a9ba0_0 .net *"_ivl_16", 0 0, L_000001b5e307fd60;  1 drivers
v000001b5e30ab360_0 .net *"_ivl_17", 0 0, L_000001b5e307ff20;  1 drivers
v000001b5e30a9e20_0 .net *"_ivl_2", 0 0, L_000001b5e307f890;  1 drivers
v000001b5e30aa460_0 .net *"_ivl_20", 0 0, L_000001b5e3081650;  1 drivers
v000001b5e30aa5a0_0 .net *"_ivl_5", 0 0, L_000001b5e3080bd0;  1 drivers
v000001b5e30aafa0_0 .net *"_ivl_7", 0 0, L_000001b5e307f900;  1 drivers
v000001b5e30a9b00_0 .net *"_ivl_8", 0 0, L_000001b5e307fc10;  1 drivers
v000001b5e30aa640_0 .net "alu_selB", 1 0, L_000001b5e3142090;  alias, 1 drivers
v000001b5e30aa780_0 .net "exhaz", 0 0, L_000001b5e30813b0;  alias, 1 drivers
v000001b5e30aa960_0 .net "idhaz", 0 0, L_000001b5e3081340;  alias, 1 drivers
v000001b5e30aaaa0_0 .net "memhaz", 0 0, L_000001b5e3080d20;  alias, 1 drivers
L_000001b5e3142090 .concat8 [ 1 1 0 0], L_000001b5e307fcf0, L_000001b5e3081650;
S_000001b5e2ea6190 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000001b5e2ed9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000001b5e30816c0 .functor NOT 1, L_000001b5e30813b0, C4<0>, C4<0>, C4<0>;
L_000001b5e3081420 .functor AND 1, L_000001b5e3080d20, L_000001b5e30816c0, C4<1>, C4<1>;
L_000001b5e3081730 .functor OR 1, L_000001b5e3081340, L_000001b5e3081420, C4<0>, C4<0>;
L_000001b5e3081490 .functor OR 1, L_000001b5e3081340, L_000001b5e30813b0, C4<0>, C4<0>;
v000001b5e30aac80_0 .net *"_ivl_12", 0 0, L_000001b5e3081490;  1 drivers
v000001b5e30aadc0_0 .net *"_ivl_2", 0 0, L_000001b5e30816c0;  1 drivers
v000001b5e30aaf00_0 .net *"_ivl_5", 0 0, L_000001b5e3081420;  1 drivers
v000001b5e30ab040_0 .net *"_ivl_7", 0 0, L_000001b5e3081730;  1 drivers
v000001b5e30ab400_0 .net "exhaz", 0 0, L_000001b5e30813b0;  alias, 1 drivers
v000001b5e30ab720_0 .net "idhaz", 0 0, L_000001b5e3081340;  alias, 1 drivers
v000001b5e3025af0_0 .net "memhaz", 0 0, L_000001b5e3080d20;  alias, 1 drivers
v000001b5e30261d0_0 .net "store_rs2_forward", 1 0, L_000001b5e3141230;  alias, 1 drivers
L_000001b5e3141230 .concat8 [ 1 1 0 0], L_000001b5e3081730, L_000001b5e3081490;
S_000001b5e2de69c0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_000001b5e2ed9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000001b5e3026590_0 .net "EX_ALU_OUT", 31 0, L_000001b5e313c410;  alias, 1 drivers
v000001b5e3026b30_0 .net "EX_memread", 0 0, v000001b5e3113220_0;  alias, 1 drivers
v000001b5e300f070_0 .net "EX_memwrite", 0 0, v000001b5e31132c0_0;  alias, 1 drivers
v000001b5e300f390_0 .net "EX_opcode", 11 0, v000001b5e31135e0_0;  alias, 1 drivers
v000001b5e31011c0_0 .net "EX_rd_ind", 4 0, v000001b5e3113680_0;  alias, 1 drivers
v000001b5e31037e0_0 .net "EX_rd_indzero", 0 0, L_000001b5e31b5060;  1 drivers
v000001b5e3101c60_0 .net "EX_regwrite", 0 0, v000001b5e3113e00_0;  alias, 1 drivers
v000001b5e31034c0_0 .net "EX_rs2_out", 31 0, v000001b5e3114080_0;  alias, 1 drivers
v000001b5e3103240_0 .var "MEM_ALU_OUT", 31 0;
v000001b5e3101b20_0 .var "MEM_memread", 0 0;
v000001b5e3101580_0 .var "MEM_memwrite", 0 0;
v000001b5e3103560_0 .var "MEM_opcode", 11 0;
v000001b5e3103740_0 .var "MEM_rd_ind", 4 0;
v000001b5e3102f20_0 .var "MEM_rd_indzero", 0 0;
v000001b5e3101a80_0 .var "MEM_regwrite", 0 0;
v000001b5e31032e0_0 .var "MEM_rs2", 31 0;
v000001b5e3101260_0 .net "clk", 0 0, L_000001b5e31abd20;  1 drivers
v000001b5e3102de0_0 .net "rst", 0 0, v000001b5e31406f0_0;  alias, 1 drivers
E_000001b5e3088d50 .event posedge, v000001b5e3102de0_0, v000001b5e3101260_0;
S_000001b5e2de6b50 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000001b5e2ed9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000001b5e2eb1470 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b5e2eb14a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b5e2eb14e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b5e2eb1518 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b5e2eb1550 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b5e2eb1588 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b5e2eb15c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b5e2eb15f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b5e2eb1630 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b5e2eb1668 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b5e2eb16a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b5e2eb16d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b5e2eb1710 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b5e2eb1748 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b5e2eb1780 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b5e2eb17b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b5e2eb17f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b5e2eb1828 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b5e2eb1860 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b5e2eb1898 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b5e2eb18d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b5e2eb1908 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b5e2eb1940 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b5e2eb1978 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b5e2eb19b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001b5e31aac80 .functor XOR 1, L_000001b5e31aac10, v000001b5e3113c20_0, C4<0>, C4<0>;
L_000001b5e31abe00 .functor NOT 1, L_000001b5e31aac80, C4<0>, C4<0>, C4<0>;
L_000001b5e31abc40 .functor OR 1, v000001b5e31406f0_0, L_000001b5e31abe00, C4<0>, C4<0>;
L_000001b5e31abe70 .functor NOT 1, L_000001b5e31abc40, C4<0>, C4<0>, C4<0>;
v000001b5e31053b0_0 .net "ALU_OP", 3 0, v000001b5e3105130_0;  1 drivers
v000001b5e31079d0_0 .net "BranchDecision", 0 0, L_000001b5e31aac10;  1 drivers
v000001b5e3107b10_0 .net "CF", 0 0, v000001b5e31067b0_0;  1 drivers
v000001b5e3108470_0 .net "EX_opcode", 11 0, v000001b5e31135e0_0;  alias, 1 drivers
v000001b5e3107bb0_0 .net "Wrong_prediction", 0 0, L_000001b5e31abe70;  alias, 1 drivers
v000001b5e3107ed0_0 .net "ZF", 0 0, L_000001b5e31aacf0;  1 drivers
L_000001b5e3160ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b5e3108e70_0 .net/2u *"_ivl_0", 31 0, L_000001b5e3160ce8;  1 drivers
v000001b5e3108c90_0 .net *"_ivl_11", 0 0, L_000001b5e31abc40;  1 drivers
v000001b5e3107c50_0 .net *"_ivl_2", 31 0, L_000001b5e313d770;  1 drivers
v000001b5e3107cf0_0 .net *"_ivl_6", 0 0, L_000001b5e31aac80;  1 drivers
v000001b5e3108bf0_0 .net *"_ivl_8", 0 0, L_000001b5e31abe00;  1 drivers
v000001b5e3108510_0 .net "alu_out", 31 0, L_000001b5e313c410;  alias, 1 drivers
v000001b5e3107930_0 .net "alu_outw", 31 0, v000001b5e3105090_0;  1 drivers
v000001b5e3108970_0 .net "is_beq", 0 0, v000001b5e3114580_0;  alias, 1 drivers
v000001b5e3107d90_0 .net "is_bne", 0 0, v000001b5e3114620_0;  alias, 1 drivers
v000001b5e3108d30_0 .net "is_jal", 0 0, v000001b5e31139a0_0;  alias, 1 drivers
v000001b5e3108650_0 .net "oper1", 31 0, v000001b5e3113ea0_0;  alias, 1 drivers
v000001b5e3107e30_0 .net "oper2", 31 0, v000001b5e3113860_0;  alias, 1 drivers
v000001b5e3108790_0 .net "pc", 31 0, v000001b5e3114440_0;  alias, 1 drivers
v000001b5e31085b0_0 .net "predicted", 0 0, v000001b5e3113c20_0;  alias, 1 drivers
v000001b5e3108330_0 .net "rst", 0 0, v000001b5e31406f0_0;  alias, 1 drivers
L_000001b5e313d770 .arith/sum 32, v000001b5e3114440_0, L_000001b5e3160ce8;
L_000001b5e313c410 .functor MUXZ 32, v000001b5e3105090_0, L_000001b5e313d770, v000001b5e31139a0_0, C4<>;
S_000001b5e2ec9ad0 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000001b5e2de6b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000001b5e31aa9e0 .functor AND 1, v000001b5e3114580_0, L_000001b5e31aa970, C4<1>, C4<1>;
L_000001b5e31aaac0 .functor NOT 1, L_000001b5e31aa970, C4<0>, C4<0>, C4<0>;
L_000001b5e31aab30 .functor AND 1, v000001b5e3114620_0, L_000001b5e31aaac0, C4<1>, C4<1>;
L_000001b5e31aac10 .functor OR 1, L_000001b5e31aa9e0, L_000001b5e31aab30, C4<0>, C4<0>;
v000001b5e3107110_0 .net "BranchDecision", 0 0, L_000001b5e31aac10;  alias, 1 drivers
v000001b5e3105ef0_0 .net *"_ivl_2", 0 0, L_000001b5e31aaac0;  1 drivers
v000001b5e31076b0_0 .net "is_beq", 0 0, v000001b5e3114580_0;  alias, 1 drivers
v000001b5e3106fd0_0 .net "is_beq_taken", 0 0, L_000001b5e31aa9e0;  1 drivers
v000001b5e3107750_0 .net "is_bne", 0 0, v000001b5e3114620_0;  alias, 1 drivers
v000001b5e31056d0_0 .net "is_bne_taken", 0 0, L_000001b5e31aab30;  1 drivers
v000001b5e31077f0_0 .net "is_eq", 0 0, L_000001b5e31aa970;  1 drivers
v000001b5e3105f90_0 .net "oper1", 31 0, v000001b5e3113ea0_0;  alias, 1 drivers
v000001b5e3105770_0 .net "oper2", 31 0, v000001b5e3113860_0;  alias, 1 drivers
S_000001b5e2ec9c60 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000001b5e2ec9ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000001b5e31aaba0 .functor XOR 1, L_000001b5e313c730, L_000001b5e313ccd0, C4<0>, C4<0>;
L_000001b5e31aadd0 .functor XOR 1, L_000001b5e313d810, L_000001b5e313d1d0, C4<0>, C4<0>;
L_000001b5e31aae40 .functor XOR 1, L_000001b5e313ca50, L_000001b5e313d8b0, C4<0>, C4<0>;
L_000001b5e31ab4d0 .functor XOR 1, L_000001b5e313cd70, L_000001b5e313d090, C4<0>, C4<0>;
L_000001b5e31aaeb0 .functor XOR 1, L_000001b5e313d130, L_000001b5e313d310, C4<0>, C4<0>;
L_000001b5e31abaf0 .functor XOR 1, L_000001b5e313d3b0, L_000001b5e313d590, C4<0>, C4<0>;
L_000001b5e31ab2a0 .functor XOR 1, L_000001b5e31b3f80, L_000001b5e31b34e0, C4<0>, C4<0>;
L_000001b5e31aa040 .functor XOR 1, L_000001b5e31b3300, L_000001b5e31b27c0, C4<0>, C4<0>;
L_000001b5e31ab1c0 .functor XOR 1, L_000001b5e31b2180, L_000001b5e31b2400, C4<0>, C4<0>;
L_000001b5e31aaf90 .functor XOR 1, L_000001b5e31b4700, L_000001b5e31b2220, C4<0>, C4<0>;
L_000001b5e31aaa50 .functor XOR 1, L_000001b5e31b31c0, L_000001b5e31b2ea0, C4<0>, C4<0>;
L_000001b5e31aa4a0 .functor XOR 1, L_000001b5e31b2f40, L_000001b5e31b2540, C4<0>, C4<0>;
L_000001b5e31ab8c0 .functor XOR 1, L_000001b5e31b33a0, L_000001b5e31b1fa0, C4<0>, C4<0>;
L_000001b5e31ab5b0 .functor XOR 1, L_000001b5e31b3580, L_000001b5e31b4020, C4<0>, C4<0>;
L_000001b5e31ab690 .functor XOR 1, L_000001b5e31b3620, L_000001b5e31b2cc0, C4<0>, C4<0>;
L_000001b5e31ab380 .functor XOR 1, L_000001b5e31b3b20, L_000001b5e31b2e00, C4<0>, C4<0>;
L_000001b5e31ab700 .functor XOR 1, L_000001b5e31b36c0, L_000001b5e31b22c0, C4<0>, C4<0>;
L_000001b5e31ab770 .functor XOR 1, L_000001b5e31b2720, L_000001b5e31b3a80, C4<0>, C4<0>;
L_000001b5e31ab930 .functor XOR 1, L_000001b5e31b2860, L_000001b5e31b4660, C4<0>, C4<0>;
L_000001b5e31aa270 .functor XOR 1, L_000001b5e31b2ae0, L_000001b5e31b2900, C4<0>, C4<0>;
L_000001b5e31aa2e0 .functor XOR 1, L_000001b5e31b29a0, L_000001b5e31b25e0, C4<0>, C4<0>;
L_000001b5e31a9f60 .functor XOR 1, L_000001b5e31b3260, L_000001b5e31b3bc0, C4<0>, C4<0>;
L_000001b5e31aa7b0 .functor XOR 1, L_000001b5e31b39e0, L_000001b5e31b3760, C4<0>, C4<0>;
L_000001b5e31aa350 .functor XOR 1, L_000001b5e31b40c0, L_000001b5e31b3800, C4<0>, C4<0>;
L_000001b5e31aa3c0 .functor XOR 1, L_000001b5e31b2fe0, L_000001b5e31b42a0, C4<0>, C4<0>;
L_000001b5e31aa430 .functor XOR 1, L_000001b5e31b3ee0, L_000001b5e31b4160, C4<0>, C4<0>;
L_000001b5e31aa510 .functor XOR 1, L_000001b5e31b3c60, L_000001b5e31b3440, C4<0>, C4<0>;
L_000001b5e31aa580 .functor XOR 1, L_000001b5e31b38a0, L_000001b5e31b24a0, C4<0>, C4<0>;
L_000001b5e31aa5f0 .functor XOR 1, L_000001b5e31b2040, L_000001b5e31b2680, C4<0>, C4<0>;
L_000001b5e31aa660 .functor XOR 1, L_000001b5e31b2a40, L_000001b5e31b3940, C4<0>, C4<0>;
L_000001b5e31aa900 .functor XOR 1, L_000001b5e31b2b80, L_000001b5e31b3da0, C4<0>, C4<0>;
L_000001b5e31aa820 .functor XOR 1, L_000001b5e31b43e0, L_000001b5e31b20e0, C4<0>, C4<0>;
L_000001b5e31aa970/0/0 .functor OR 1, L_000001b5e31b2c20, L_000001b5e31b2d60, L_000001b5e31b3080, L_000001b5e31b4200;
L_000001b5e31aa970/0/4 .functor OR 1, L_000001b5e31b3d00, L_000001b5e31b3120, L_000001b5e31b3e40, L_000001b5e31b4340;
L_000001b5e31aa970/0/8 .functor OR 1, L_000001b5e31b4480, L_000001b5e31b4520, L_000001b5e31b45c0, L_000001b5e31b5ce0;
L_000001b5e31aa970/0/12 .functor OR 1, L_000001b5e31b6f00, L_000001b5e31b5880, L_000001b5e31b52e0, L_000001b5e31b68c0;
L_000001b5e31aa970/0/16 .functor OR 1, L_000001b5e31b6b40, L_000001b5e31b4fc0, L_000001b5e31b63c0, L_000001b5e31b6960;
L_000001b5e31aa970/0/20 .functor OR 1, L_000001b5e31b59c0, L_000001b5e31b4980, L_000001b5e31b4de0, L_000001b5e31b6aa0;
L_000001b5e31aa970/0/24 .functor OR 1, L_000001b5e31b5c40, L_000001b5e31b5f60, L_000001b5e31b6140, L_000001b5e31b47a0;
L_000001b5e31aa970/0/28 .functor OR 1, L_000001b5e31b6dc0, L_000001b5e31b4840, L_000001b5e31b5740, L_000001b5e31b6640;
L_000001b5e31aa970/1/0 .functor OR 1, L_000001b5e31aa970/0/0, L_000001b5e31aa970/0/4, L_000001b5e31aa970/0/8, L_000001b5e31aa970/0/12;
L_000001b5e31aa970/1/4 .functor OR 1, L_000001b5e31aa970/0/16, L_000001b5e31aa970/0/20, L_000001b5e31aa970/0/24, L_000001b5e31aa970/0/28;
L_000001b5e31aa970 .functor NOR 1, L_000001b5e31aa970/1/0, L_000001b5e31aa970/1/4, C4<0>, C4<0>;
v000001b5e3102fc0_0 .net *"_ivl_0", 0 0, L_000001b5e31aaba0;  1 drivers
v000001b5e3103600_0 .net *"_ivl_101", 0 0, L_000001b5e31b22c0;  1 drivers
v000001b5e3102980_0 .net *"_ivl_102", 0 0, L_000001b5e31ab770;  1 drivers
v000001b5e3102200_0 .net *"_ivl_105", 0 0, L_000001b5e31b2720;  1 drivers
v000001b5e31022a0_0 .net *"_ivl_107", 0 0, L_000001b5e31b3a80;  1 drivers
v000001b5e3103060_0 .net *"_ivl_108", 0 0, L_000001b5e31ab930;  1 drivers
v000001b5e31013a0_0 .net *"_ivl_11", 0 0, L_000001b5e313d1d0;  1 drivers
v000001b5e3101440_0 .net *"_ivl_111", 0 0, L_000001b5e31b2860;  1 drivers
v000001b5e31036a0_0 .net *"_ivl_113", 0 0, L_000001b5e31b4660;  1 drivers
v000001b5e31014e0_0 .net *"_ivl_114", 0 0, L_000001b5e31aa270;  1 drivers
v000001b5e3102520_0 .net *"_ivl_117", 0 0, L_000001b5e31b2ae0;  1 drivers
v000001b5e31016c0_0 .net *"_ivl_119", 0 0, L_000001b5e31b2900;  1 drivers
v000001b5e3101bc0_0 .net *"_ivl_12", 0 0, L_000001b5e31aae40;  1 drivers
v000001b5e3101620_0 .net *"_ivl_120", 0 0, L_000001b5e31aa2e0;  1 drivers
v000001b5e3102020_0 .net *"_ivl_123", 0 0, L_000001b5e31b29a0;  1 drivers
v000001b5e3101ee0_0 .net *"_ivl_125", 0 0, L_000001b5e31b25e0;  1 drivers
v000001b5e3101800_0 .net *"_ivl_126", 0 0, L_000001b5e31a9f60;  1 drivers
v000001b5e31023e0_0 .net *"_ivl_129", 0 0, L_000001b5e31b3260;  1 drivers
v000001b5e3102340_0 .net *"_ivl_131", 0 0, L_000001b5e31b3bc0;  1 drivers
v000001b5e3102480_0 .net *"_ivl_132", 0 0, L_000001b5e31aa7b0;  1 drivers
v000001b5e3101760_0 .net *"_ivl_135", 0 0, L_000001b5e31b39e0;  1 drivers
v000001b5e3101080_0 .net *"_ivl_137", 0 0, L_000001b5e31b3760;  1 drivers
v000001b5e31018a0_0 .net *"_ivl_138", 0 0, L_000001b5e31aa350;  1 drivers
v000001b5e3102ac0_0 .net *"_ivl_141", 0 0, L_000001b5e31b40c0;  1 drivers
v000001b5e3102700_0 .net *"_ivl_143", 0 0, L_000001b5e31b3800;  1 drivers
v000001b5e3101120_0 .net *"_ivl_144", 0 0, L_000001b5e31aa3c0;  1 drivers
v000001b5e3102660_0 .net *"_ivl_147", 0 0, L_000001b5e31b2fe0;  1 drivers
v000001b5e3102840_0 .net *"_ivl_149", 0 0, L_000001b5e31b42a0;  1 drivers
v000001b5e3102a20_0 .net *"_ivl_15", 0 0, L_000001b5e313ca50;  1 drivers
v000001b5e3102ca0_0 .net *"_ivl_150", 0 0, L_000001b5e31aa430;  1 drivers
v000001b5e3101940_0 .net *"_ivl_153", 0 0, L_000001b5e31b3ee0;  1 drivers
v000001b5e31025c0_0 .net *"_ivl_155", 0 0, L_000001b5e31b4160;  1 drivers
v000001b5e31019e0_0 .net *"_ivl_156", 0 0, L_000001b5e31aa510;  1 drivers
v000001b5e3101d00_0 .net *"_ivl_159", 0 0, L_000001b5e31b3c60;  1 drivers
v000001b5e3103100_0 .net *"_ivl_161", 0 0, L_000001b5e31b3440;  1 drivers
v000001b5e3102b60_0 .net *"_ivl_162", 0 0, L_000001b5e31aa580;  1 drivers
v000001b5e31031a0_0 .net *"_ivl_165", 0 0, L_000001b5e31b38a0;  1 drivers
v000001b5e3101da0_0 .net *"_ivl_167", 0 0, L_000001b5e31b24a0;  1 drivers
v000001b5e3103380_0 .net *"_ivl_168", 0 0, L_000001b5e31aa5f0;  1 drivers
v000001b5e3103420_0 .net *"_ivl_17", 0 0, L_000001b5e313d8b0;  1 drivers
v000001b5e3102c00_0 .net *"_ivl_171", 0 0, L_000001b5e31b2040;  1 drivers
v000001b5e3102d40_0 .net *"_ivl_173", 0 0, L_000001b5e31b2680;  1 drivers
v000001b5e3101e40_0 .net *"_ivl_174", 0 0, L_000001b5e31aa660;  1 drivers
v000001b5e3101f80_0 .net *"_ivl_177", 0 0, L_000001b5e31b2a40;  1 drivers
v000001b5e31020c0_0 .net *"_ivl_179", 0 0, L_000001b5e31b3940;  1 drivers
v000001b5e3102160_0 .net *"_ivl_18", 0 0, L_000001b5e31ab4d0;  1 drivers
v000001b5e31027a0_0 .net *"_ivl_180", 0 0, L_000001b5e31aa900;  1 drivers
v000001b5e31028e0_0 .net *"_ivl_183", 0 0, L_000001b5e31b2b80;  1 drivers
v000001b5e3102e80_0 .net *"_ivl_185", 0 0, L_000001b5e31b3da0;  1 drivers
v000001b5e3104460_0 .net *"_ivl_186", 0 0, L_000001b5e31aa820;  1 drivers
v000001b5e3104640_0 .net *"_ivl_190", 0 0, L_000001b5e31b43e0;  1 drivers
v000001b5e31045a0_0 .net *"_ivl_192", 0 0, L_000001b5e31b20e0;  1 drivers
v000001b5e3103920_0 .net *"_ivl_194", 0 0, L_000001b5e31b2c20;  1 drivers
v000001b5e3103ba0_0 .net *"_ivl_196", 0 0, L_000001b5e31b2d60;  1 drivers
v000001b5e3104d20_0 .net *"_ivl_198", 0 0, L_000001b5e31b3080;  1 drivers
v000001b5e3104f00_0 .net *"_ivl_200", 0 0, L_000001b5e31b4200;  1 drivers
v000001b5e3103c40_0 .net *"_ivl_202", 0 0, L_000001b5e31b3d00;  1 drivers
v000001b5e3104be0_0 .net *"_ivl_204", 0 0, L_000001b5e31b3120;  1 drivers
v000001b5e3104500_0 .net *"_ivl_206", 0 0, L_000001b5e31b3e40;  1 drivers
v000001b5e3104a00_0 .net *"_ivl_208", 0 0, L_000001b5e31b4340;  1 drivers
v000001b5e31039c0_0 .net *"_ivl_21", 0 0, L_000001b5e313cd70;  1 drivers
v000001b5e3103a60_0 .net *"_ivl_210", 0 0, L_000001b5e31b4480;  1 drivers
v000001b5e3104e60_0 .net *"_ivl_212", 0 0, L_000001b5e31b4520;  1 drivers
v000001b5e3103ce0_0 .net *"_ivl_214", 0 0, L_000001b5e31b45c0;  1 drivers
v000001b5e31046e0_0 .net *"_ivl_216", 0 0, L_000001b5e31b5ce0;  1 drivers
v000001b5e3104c80_0 .net *"_ivl_218", 0 0, L_000001b5e31b6f00;  1 drivers
v000001b5e3103880_0 .net *"_ivl_220", 0 0, L_000001b5e31b5880;  1 drivers
v000001b5e3103b00_0 .net *"_ivl_222", 0 0, L_000001b5e31b52e0;  1 drivers
v000001b5e3103d80_0 .net *"_ivl_224", 0 0, L_000001b5e31b68c0;  1 drivers
v000001b5e3103f60_0 .net *"_ivl_226", 0 0, L_000001b5e31b6b40;  1 drivers
v000001b5e31040a0_0 .net *"_ivl_228", 0 0, L_000001b5e31b4fc0;  1 drivers
v000001b5e3103e20_0 .net *"_ivl_23", 0 0, L_000001b5e313d090;  1 drivers
v000001b5e3104b40_0 .net *"_ivl_230", 0 0, L_000001b5e31b63c0;  1 drivers
v000001b5e3104000_0 .net *"_ivl_232", 0 0, L_000001b5e31b6960;  1 drivers
v000001b5e3103ec0_0 .net *"_ivl_234", 0 0, L_000001b5e31b59c0;  1 drivers
v000001b5e3104280_0 .net *"_ivl_236", 0 0, L_000001b5e31b4980;  1 drivers
v000001b5e3104140_0 .net *"_ivl_238", 0 0, L_000001b5e31b4de0;  1 drivers
v000001b5e3104780_0 .net *"_ivl_24", 0 0, L_000001b5e31aaeb0;  1 drivers
v000001b5e31041e0_0 .net *"_ivl_240", 0 0, L_000001b5e31b6aa0;  1 drivers
v000001b5e3104320_0 .net *"_ivl_242", 0 0, L_000001b5e31b5c40;  1 drivers
v000001b5e31043c0_0 .net *"_ivl_244", 0 0, L_000001b5e31b5f60;  1 drivers
v000001b5e3104aa0_0 .net *"_ivl_246", 0 0, L_000001b5e31b6140;  1 drivers
v000001b5e3104820_0 .net *"_ivl_248", 0 0, L_000001b5e31b47a0;  1 drivers
v000001b5e31048c0_0 .net *"_ivl_250", 0 0, L_000001b5e31b6dc0;  1 drivers
v000001b5e3104960_0 .net *"_ivl_252", 0 0, L_000001b5e31b4840;  1 drivers
v000001b5e3104dc0_0 .net *"_ivl_254", 0 0, L_000001b5e31b5740;  1 drivers
v000001b5e3025550_0 .net *"_ivl_256", 0 0, L_000001b5e31b6640;  1 drivers
v000001b5e3107390_0 .net *"_ivl_27", 0 0, L_000001b5e313d130;  1 drivers
v000001b5e31060d0_0 .net *"_ivl_29", 0 0, L_000001b5e313d310;  1 drivers
v000001b5e3105bd0_0 .net *"_ivl_3", 0 0, L_000001b5e313c730;  1 drivers
v000001b5e31063f0_0 .net *"_ivl_30", 0 0, L_000001b5e31abaf0;  1 drivers
v000001b5e3107070_0 .net *"_ivl_33", 0 0, L_000001b5e313d3b0;  1 drivers
v000001b5e3105810_0 .net *"_ivl_35", 0 0, L_000001b5e313d590;  1 drivers
v000001b5e3107610_0 .net *"_ivl_36", 0 0, L_000001b5e31ab2a0;  1 drivers
v000001b5e3106a30_0 .net *"_ivl_39", 0 0, L_000001b5e31b3f80;  1 drivers
v000001b5e3107430_0 .net *"_ivl_41", 0 0, L_000001b5e31b34e0;  1 drivers
v000001b5e3105590_0 .net *"_ivl_42", 0 0, L_000001b5e31aa040;  1 drivers
v000001b5e31058b0_0 .net *"_ivl_45", 0 0, L_000001b5e31b3300;  1 drivers
v000001b5e3105270_0 .net *"_ivl_47", 0 0, L_000001b5e31b27c0;  1 drivers
v000001b5e3105950_0 .net *"_ivl_48", 0 0, L_000001b5e31ab1c0;  1 drivers
v000001b5e31072f0_0 .net *"_ivl_5", 0 0, L_000001b5e313ccd0;  1 drivers
v000001b5e31051d0_0 .net *"_ivl_51", 0 0, L_000001b5e31b2180;  1 drivers
v000001b5e3106df0_0 .net *"_ivl_53", 0 0, L_000001b5e31b2400;  1 drivers
v000001b5e3105c70_0 .net *"_ivl_54", 0 0, L_000001b5e31aaf90;  1 drivers
v000001b5e3106d50_0 .net *"_ivl_57", 0 0, L_000001b5e31b4700;  1 drivers
v000001b5e3107250_0 .net *"_ivl_59", 0 0, L_000001b5e31b2220;  1 drivers
v000001b5e31071b0_0 .net *"_ivl_6", 0 0, L_000001b5e31aadd0;  1 drivers
v000001b5e3105d10_0 .net *"_ivl_60", 0 0, L_000001b5e31aaa50;  1 drivers
v000001b5e3105db0_0 .net *"_ivl_63", 0 0, L_000001b5e31b31c0;  1 drivers
v000001b5e3106850_0 .net *"_ivl_65", 0 0, L_000001b5e31b2ea0;  1 drivers
v000001b5e31059f0_0 .net *"_ivl_66", 0 0, L_000001b5e31aa4a0;  1 drivers
v000001b5e3106210_0 .net *"_ivl_69", 0 0, L_000001b5e31b2f40;  1 drivers
v000001b5e3106b70_0 .net *"_ivl_71", 0 0, L_000001b5e31b2540;  1 drivers
v000001b5e31054f0_0 .net *"_ivl_72", 0 0, L_000001b5e31ab8c0;  1 drivers
v000001b5e3106e90_0 .net *"_ivl_75", 0 0, L_000001b5e31b33a0;  1 drivers
v000001b5e3106350_0 .net *"_ivl_77", 0 0, L_000001b5e31b1fa0;  1 drivers
v000001b5e3105a90_0 .net *"_ivl_78", 0 0, L_000001b5e31ab5b0;  1 drivers
v000001b5e31065d0_0 .net *"_ivl_81", 0 0, L_000001b5e31b3580;  1 drivers
v000001b5e3105b30_0 .net *"_ivl_83", 0 0, L_000001b5e31b4020;  1 drivers
v000001b5e31074d0_0 .net *"_ivl_84", 0 0, L_000001b5e31ab690;  1 drivers
v000001b5e3106c10_0 .net *"_ivl_87", 0 0, L_000001b5e31b3620;  1 drivers
v000001b5e3106710_0 .net *"_ivl_89", 0 0, L_000001b5e31b2cc0;  1 drivers
v000001b5e3106cb0_0 .net *"_ivl_9", 0 0, L_000001b5e313d810;  1 drivers
v000001b5e3105450_0 .net *"_ivl_90", 0 0, L_000001b5e31ab380;  1 drivers
v000001b5e3105630_0 .net *"_ivl_93", 0 0, L_000001b5e31b3b20;  1 drivers
v000001b5e3106f30_0 .net *"_ivl_95", 0 0, L_000001b5e31b2e00;  1 drivers
v000001b5e3106170_0 .net *"_ivl_96", 0 0, L_000001b5e31ab700;  1 drivers
v000001b5e3106ad0_0 .net *"_ivl_99", 0 0, L_000001b5e31b36c0;  1 drivers
v000001b5e31062b0_0 .net "a", 31 0, v000001b5e3113ea0_0;  alias, 1 drivers
v000001b5e3107570_0 .net "b", 31 0, v000001b5e3113860_0;  alias, 1 drivers
v000001b5e3106490_0 .net "out", 0 0, L_000001b5e31aa970;  alias, 1 drivers
v000001b5e3105e50_0 .net "temp", 31 0, L_000001b5e31b2360;  1 drivers
L_000001b5e313c730 .part v000001b5e3113ea0_0, 0, 1;
L_000001b5e313ccd0 .part v000001b5e3113860_0, 0, 1;
L_000001b5e313d810 .part v000001b5e3113ea0_0, 1, 1;
L_000001b5e313d1d0 .part v000001b5e3113860_0, 1, 1;
L_000001b5e313ca50 .part v000001b5e3113ea0_0, 2, 1;
L_000001b5e313d8b0 .part v000001b5e3113860_0, 2, 1;
L_000001b5e313cd70 .part v000001b5e3113ea0_0, 3, 1;
L_000001b5e313d090 .part v000001b5e3113860_0, 3, 1;
L_000001b5e313d130 .part v000001b5e3113ea0_0, 4, 1;
L_000001b5e313d310 .part v000001b5e3113860_0, 4, 1;
L_000001b5e313d3b0 .part v000001b5e3113ea0_0, 5, 1;
L_000001b5e313d590 .part v000001b5e3113860_0, 5, 1;
L_000001b5e31b3f80 .part v000001b5e3113ea0_0, 6, 1;
L_000001b5e31b34e0 .part v000001b5e3113860_0, 6, 1;
L_000001b5e31b3300 .part v000001b5e3113ea0_0, 7, 1;
L_000001b5e31b27c0 .part v000001b5e3113860_0, 7, 1;
L_000001b5e31b2180 .part v000001b5e3113ea0_0, 8, 1;
L_000001b5e31b2400 .part v000001b5e3113860_0, 8, 1;
L_000001b5e31b4700 .part v000001b5e3113ea0_0, 9, 1;
L_000001b5e31b2220 .part v000001b5e3113860_0, 9, 1;
L_000001b5e31b31c0 .part v000001b5e3113ea0_0, 10, 1;
L_000001b5e31b2ea0 .part v000001b5e3113860_0, 10, 1;
L_000001b5e31b2f40 .part v000001b5e3113ea0_0, 11, 1;
L_000001b5e31b2540 .part v000001b5e3113860_0, 11, 1;
L_000001b5e31b33a0 .part v000001b5e3113ea0_0, 12, 1;
L_000001b5e31b1fa0 .part v000001b5e3113860_0, 12, 1;
L_000001b5e31b3580 .part v000001b5e3113ea0_0, 13, 1;
L_000001b5e31b4020 .part v000001b5e3113860_0, 13, 1;
L_000001b5e31b3620 .part v000001b5e3113ea0_0, 14, 1;
L_000001b5e31b2cc0 .part v000001b5e3113860_0, 14, 1;
L_000001b5e31b3b20 .part v000001b5e3113ea0_0, 15, 1;
L_000001b5e31b2e00 .part v000001b5e3113860_0, 15, 1;
L_000001b5e31b36c0 .part v000001b5e3113ea0_0, 16, 1;
L_000001b5e31b22c0 .part v000001b5e3113860_0, 16, 1;
L_000001b5e31b2720 .part v000001b5e3113ea0_0, 17, 1;
L_000001b5e31b3a80 .part v000001b5e3113860_0, 17, 1;
L_000001b5e31b2860 .part v000001b5e3113ea0_0, 18, 1;
L_000001b5e31b4660 .part v000001b5e3113860_0, 18, 1;
L_000001b5e31b2ae0 .part v000001b5e3113ea0_0, 19, 1;
L_000001b5e31b2900 .part v000001b5e3113860_0, 19, 1;
L_000001b5e31b29a0 .part v000001b5e3113ea0_0, 20, 1;
L_000001b5e31b25e0 .part v000001b5e3113860_0, 20, 1;
L_000001b5e31b3260 .part v000001b5e3113ea0_0, 21, 1;
L_000001b5e31b3bc0 .part v000001b5e3113860_0, 21, 1;
L_000001b5e31b39e0 .part v000001b5e3113ea0_0, 22, 1;
L_000001b5e31b3760 .part v000001b5e3113860_0, 22, 1;
L_000001b5e31b40c0 .part v000001b5e3113ea0_0, 23, 1;
L_000001b5e31b3800 .part v000001b5e3113860_0, 23, 1;
L_000001b5e31b2fe0 .part v000001b5e3113ea0_0, 24, 1;
L_000001b5e31b42a0 .part v000001b5e3113860_0, 24, 1;
L_000001b5e31b3ee0 .part v000001b5e3113ea0_0, 25, 1;
L_000001b5e31b4160 .part v000001b5e3113860_0, 25, 1;
L_000001b5e31b3c60 .part v000001b5e3113ea0_0, 26, 1;
L_000001b5e31b3440 .part v000001b5e3113860_0, 26, 1;
L_000001b5e31b38a0 .part v000001b5e3113ea0_0, 27, 1;
L_000001b5e31b24a0 .part v000001b5e3113860_0, 27, 1;
L_000001b5e31b2040 .part v000001b5e3113ea0_0, 28, 1;
L_000001b5e31b2680 .part v000001b5e3113860_0, 28, 1;
L_000001b5e31b2a40 .part v000001b5e3113ea0_0, 29, 1;
L_000001b5e31b3940 .part v000001b5e3113860_0, 29, 1;
L_000001b5e31b2b80 .part v000001b5e3113ea0_0, 30, 1;
L_000001b5e31b3da0 .part v000001b5e3113860_0, 30, 1;
LS_000001b5e31b2360_0_0 .concat8 [ 1 1 1 1], L_000001b5e31aaba0, L_000001b5e31aadd0, L_000001b5e31aae40, L_000001b5e31ab4d0;
LS_000001b5e31b2360_0_4 .concat8 [ 1 1 1 1], L_000001b5e31aaeb0, L_000001b5e31abaf0, L_000001b5e31ab2a0, L_000001b5e31aa040;
LS_000001b5e31b2360_0_8 .concat8 [ 1 1 1 1], L_000001b5e31ab1c0, L_000001b5e31aaf90, L_000001b5e31aaa50, L_000001b5e31aa4a0;
LS_000001b5e31b2360_0_12 .concat8 [ 1 1 1 1], L_000001b5e31ab8c0, L_000001b5e31ab5b0, L_000001b5e31ab690, L_000001b5e31ab380;
LS_000001b5e31b2360_0_16 .concat8 [ 1 1 1 1], L_000001b5e31ab700, L_000001b5e31ab770, L_000001b5e31ab930, L_000001b5e31aa270;
LS_000001b5e31b2360_0_20 .concat8 [ 1 1 1 1], L_000001b5e31aa2e0, L_000001b5e31a9f60, L_000001b5e31aa7b0, L_000001b5e31aa350;
LS_000001b5e31b2360_0_24 .concat8 [ 1 1 1 1], L_000001b5e31aa3c0, L_000001b5e31aa430, L_000001b5e31aa510, L_000001b5e31aa580;
LS_000001b5e31b2360_0_28 .concat8 [ 1 1 1 1], L_000001b5e31aa5f0, L_000001b5e31aa660, L_000001b5e31aa900, L_000001b5e31aa820;
LS_000001b5e31b2360_1_0 .concat8 [ 4 4 4 4], LS_000001b5e31b2360_0_0, LS_000001b5e31b2360_0_4, LS_000001b5e31b2360_0_8, LS_000001b5e31b2360_0_12;
LS_000001b5e31b2360_1_4 .concat8 [ 4 4 4 4], LS_000001b5e31b2360_0_16, LS_000001b5e31b2360_0_20, LS_000001b5e31b2360_0_24, LS_000001b5e31b2360_0_28;
L_000001b5e31b2360 .concat8 [ 16 16 0 0], LS_000001b5e31b2360_1_0, LS_000001b5e31b2360_1_4;
L_000001b5e31b43e0 .part v000001b5e3113ea0_0, 31, 1;
L_000001b5e31b20e0 .part v000001b5e3113860_0, 31, 1;
L_000001b5e31b2c20 .part L_000001b5e31b2360, 0, 1;
L_000001b5e31b2d60 .part L_000001b5e31b2360, 1, 1;
L_000001b5e31b3080 .part L_000001b5e31b2360, 2, 1;
L_000001b5e31b4200 .part L_000001b5e31b2360, 3, 1;
L_000001b5e31b3d00 .part L_000001b5e31b2360, 4, 1;
L_000001b5e31b3120 .part L_000001b5e31b2360, 5, 1;
L_000001b5e31b3e40 .part L_000001b5e31b2360, 6, 1;
L_000001b5e31b4340 .part L_000001b5e31b2360, 7, 1;
L_000001b5e31b4480 .part L_000001b5e31b2360, 8, 1;
L_000001b5e31b4520 .part L_000001b5e31b2360, 9, 1;
L_000001b5e31b45c0 .part L_000001b5e31b2360, 10, 1;
L_000001b5e31b5ce0 .part L_000001b5e31b2360, 11, 1;
L_000001b5e31b6f00 .part L_000001b5e31b2360, 12, 1;
L_000001b5e31b5880 .part L_000001b5e31b2360, 13, 1;
L_000001b5e31b52e0 .part L_000001b5e31b2360, 14, 1;
L_000001b5e31b68c0 .part L_000001b5e31b2360, 15, 1;
L_000001b5e31b6b40 .part L_000001b5e31b2360, 16, 1;
L_000001b5e31b4fc0 .part L_000001b5e31b2360, 17, 1;
L_000001b5e31b63c0 .part L_000001b5e31b2360, 18, 1;
L_000001b5e31b6960 .part L_000001b5e31b2360, 19, 1;
L_000001b5e31b59c0 .part L_000001b5e31b2360, 20, 1;
L_000001b5e31b4980 .part L_000001b5e31b2360, 21, 1;
L_000001b5e31b4de0 .part L_000001b5e31b2360, 22, 1;
L_000001b5e31b6aa0 .part L_000001b5e31b2360, 23, 1;
L_000001b5e31b5c40 .part L_000001b5e31b2360, 24, 1;
L_000001b5e31b5f60 .part L_000001b5e31b2360, 25, 1;
L_000001b5e31b6140 .part L_000001b5e31b2360, 26, 1;
L_000001b5e31b47a0 .part L_000001b5e31b2360, 27, 1;
L_000001b5e31b6dc0 .part L_000001b5e31b2360, 28, 1;
L_000001b5e31b4840 .part L_000001b5e31b2360, 29, 1;
L_000001b5e31b5740 .part L_000001b5e31b2360, 30, 1;
L_000001b5e31b6640 .part L_000001b5e31b2360, 31, 1;
S_000001b5e2f0c8c0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000001b5e2de6b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001b5e3089890 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000001b5e31aacf0 .functor NOT 1, L_000001b5e313c190, C4<0>, C4<0>, C4<0>;
v000001b5e3106670_0 .net "A", 31 0, v000001b5e3113ea0_0;  alias, 1 drivers
v000001b5e3106530_0 .net "ALUOP", 3 0, v000001b5e3105130_0;  alias, 1 drivers
v000001b5e3106030_0 .net "B", 31 0, v000001b5e3113860_0;  alias, 1 drivers
v000001b5e31067b0_0 .var "CF", 0 0;
v000001b5e31068f0_0 .net "ZF", 0 0, L_000001b5e31aacf0;  alias, 1 drivers
v000001b5e3106990_0 .net *"_ivl_1", 0 0, L_000001b5e313c190;  1 drivers
v000001b5e3105090_0 .var "res", 31 0;
E_000001b5e3089490 .event anyedge, v000001b5e3106530_0, v000001b5e31062b0_0, v000001b5e3107570_0, v000001b5e31067b0_0;
L_000001b5e313c190 .reduce/or v000001b5e3105090_0;
S_000001b5e2f0ca50 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000001b5e2de6b50;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001b5e30bbe40 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b5e30bbe78 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b5e30bbeb0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b5e30bbee8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b5e30bbf20 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b5e30bbf58 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b5e30bbf90 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b5e30bbfc8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b5e30bc000 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b5e30bc038 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b5e30bc070 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b5e30bc0a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b5e30bc0e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b5e30bc118 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b5e30bc150 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b5e30bc188 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b5e30bc1c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b5e30bc1f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b5e30bc230 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b5e30bc268 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b5e30bc2a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b5e30bc2d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b5e30bc310 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b5e30bc348 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b5e30bc380 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b5e3105130_0 .var "ALU_OP", 3 0;
v000001b5e3105310_0 .net "opcode", 11 0, v000001b5e31135e0_0;  alias, 1 drivers
E_000001b5e3089190 .event anyedge, v000001b5e300f390_0;
S_000001b5e2f13170 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000001b5e2ed9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000001b5e3110980_0 .net "EX1_forward_to_B", 31 0, v000001b5e3111600_0;  alias, 1 drivers
v000001b5e31128c0_0 .net "EX_PFC", 31 0, v000001b5e3111420_0;  alias, 1 drivers
v000001b5e3112960_0 .net "EX_PFC_to_IF", 31 0, L_000001b5e313d270;  alias, 1 drivers
v000001b5e3111f60_0 .net "alu_selA", 1 0, L_000001b5e3140010;  alias, 1 drivers
v000001b5e3111a60_0 .net "alu_selB", 1 0, L_000001b5e3142090;  alias, 1 drivers
v000001b5e3111ec0_0 .net "ex_haz", 31 0, v000001b5e3103240_0;  alias, 1 drivers
v000001b5e3112be0_0 .net "id_haz", 31 0, L_000001b5e313c410;  alias, 1 drivers
v000001b5e3111d80_0 .net "is_jr", 0 0, v000001b5e3111240_0;  alias, 1 drivers
v000001b5e3112aa0_0 .net "mem_haz", 31 0, L_000001b5e31cb060;  alias, 1 drivers
v000001b5e3110a20_0 .net "oper1", 31 0, L_000001b5e3145e80;  alias, 1 drivers
v000001b5e3112f00_0 .net "oper2", 31 0, L_000001b5e31ab620;  alias, 1 drivers
v000001b5e3112c80_0 .net "pc", 31 0, v000001b5e3112b40_0;  alias, 1 drivers
v000001b5e3110b60_0 .net "rs1", 31 0, v000001b5e31116a0_0;  alias, 1 drivers
v000001b5e31117e0_0 .net "rs2_in", 31 0, v000001b5e3110c00_0;  alias, 1 drivers
v000001b5e3112320_0 .net "rs2_out", 31 0, L_000001b5e31ab3f0;  alias, 1 drivers
v000001b5e3112000_0 .net "store_rs2_forward", 1 0, L_000001b5e3141230;  alias, 1 drivers
L_000001b5e313d270 .functor MUXZ 32, v000001b5e3111420_0, L_000001b5e3145e80, v000001b5e3111240_0, C4<>;
S_000001b5e2f13300 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000001b5e2f13170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001b5e3089390 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001b5e31446e0 .functor NOT 1, L_000001b5e313cb90, C4<0>, C4<0>, C4<0>;
L_000001b5e3144750 .functor NOT 1, L_000001b5e313de50, C4<0>, C4<0>, C4<0>;
L_000001b5e3144ec0 .functor NOT 1, L_000001b5e313e670, C4<0>, C4<0>, C4<0>;
L_000001b5e31448a0 .functor NOT 1, L_000001b5e313c4b0, C4<0>, C4<0>, C4<0>;
L_000001b5e3145010 .functor AND 32, L_000001b5e3144de0, v000001b5e31116a0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b5e3145080 .functor AND 32, L_000001b5e3144e50, L_000001b5e31cb060, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b5e31451d0 .functor OR 32, L_000001b5e3145010, L_000001b5e3145080, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b5e3145240 .functor AND 32, L_000001b5e3144f30, v000001b5e3103240_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b5e3145f60 .functor OR 32, L_000001b5e31451d0, L_000001b5e3145240, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b5e3145e10 .functor AND 32, L_000001b5e3144910, L_000001b5e313c410, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b5e3145e80 .functor OR 32, L_000001b5e3145f60, L_000001b5e3145e10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b5e3108ab0_0 .net *"_ivl_1", 0 0, L_000001b5e313cb90;  1 drivers
v000001b5e3108b50_0 .net *"_ivl_13", 0 0, L_000001b5e313e670;  1 drivers
v000001b5e3108dd0_0 .net *"_ivl_14", 0 0, L_000001b5e3144ec0;  1 drivers
v000001b5e3108f10_0 .net *"_ivl_19", 0 0, L_000001b5e313d450;  1 drivers
v000001b5e3107890_0 .net *"_ivl_2", 0 0, L_000001b5e31446e0;  1 drivers
v000001b5e310cd00_0 .net *"_ivl_23", 0 0, L_000001b5e313db30;  1 drivers
v000001b5e310a960_0 .net *"_ivl_27", 0 0, L_000001b5e313c4b0;  1 drivers
v000001b5e310bae0_0 .net *"_ivl_28", 0 0, L_000001b5e31448a0;  1 drivers
v000001b5e310bc20_0 .net *"_ivl_33", 0 0, L_000001b5e313df90;  1 drivers
v000001b5e310aaa0_0 .net *"_ivl_37", 0 0, L_000001b5e313c230;  1 drivers
v000001b5e310c080_0 .net *"_ivl_40", 31 0, L_000001b5e3145010;  1 drivers
v000001b5e310ad20_0 .net *"_ivl_42", 31 0, L_000001b5e3145080;  1 drivers
v000001b5e310c300_0 .net *"_ivl_44", 31 0, L_000001b5e31451d0;  1 drivers
v000001b5e310c580_0 .net *"_ivl_46", 31 0, L_000001b5e3145240;  1 drivers
v000001b5e310bcc0_0 .net *"_ivl_48", 31 0, L_000001b5e3145f60;  1 drivers
v000001b5e310adc0_0 .net *"_ivl_50", 31 0, L_000001b5e3145e10;  1 drivers
v000001b5e310c8a0_0 .net *"_ivl_7", 0 0, L_000001b5e313de50;  1 drivers
v000001b5e310b360_0 .net *"_ivl_8", 0 0, L_000001b5e3144750;  1 drivers
v000001b5e310b900_0 .net "ina", 31 0, v000001b5e31116a0_0;  alias, 1 drivers
v000001b5e310c260_0 .net "inb", 31 0, L_000001b5e31cb060;  alias, 1 drivers
v000001b5e310ba40_0 .net "inc", 31 0, v000001b5e3103240_0;  alias, 1 drivers
v000001b5e310cbc0_0 .net "ind", 31 0, L_000001b5e313c410;  alias, 1 drivers
v000001b5e310b9a0_0 .net "out", 31 0, L_000001b5e3145e80;  alias, 1 drivers
v000001b5e310b400_0 .net "s0", 31 0, L_000001b5e3144de0;  1 drivers
v000001b5e310bd60_0 .net "s1", 31 0, L_000001b5e3144e50;  1 drivers
v000001b5e310c940_0 .net "s2", 31 0, L_000001b5e3144f30;  1 drivers
v000001b5e310b040_0 .net "s3", 31 0, L_000001b5e3144910;  1 drivers
v000001b5e310ce40_0 .net "sel", 1 0, L_000001b5e3140010;  alias, 1 drivers
L_000001b5e313cb90 .part L_000001b5e3140010, 1, 1;
LS_000001b5e313da90_0_0 .concat [ 1 1 1 1], L_000001b5e31446e0, L_000001b5e31446e0, L_000001b5e31446e0, L_000001b5e31446e0;
LS_000001b5e313da90_0_4 .concat [ 1 1 1 1], L_000001b5e31446e0, L_000001b5e31446e0, L_000001b5e31446e0, L_000001b5e31446e0;
LS_000001b5e313da90_0_8 .concat [ 1 1 1 1], L_000001b5e31446e0, L_000001b5e31446e0, L_000001b5e31446e0, L_000001b5e31446e0;
LS_000001b5e313da90_0_12 .concat [ 1 1 1 1], L_000001b5e31446e0, L_000001b5e31446e0, L_000001b5e31446e0, L_000001b5e31446e0;
LS_000001b5e313da90_0_16 .concat [ 1 1 1 1], L_000001b5e31446e0, L_000001b5e31446e0, L_000001b5e31446e0, L_000001b5e31446e0;
LS_000001b5e313da90_0_20 .concat [ 1 1 1 1], L_000001b5e31446e0, L_000001b5e31446e0, L_000001b5e31446e0, L_000001b5e31446e0;
LS_000001b5e313da90_0_24 .concat [ 1 1 1 1], L_000001b5e31446e0, L_000001b5e31446e0, L_000001b5e31446e0, L_000001b5e31446e0;
LS_000001b5e313da90_0_28 .concat [ 1 1 1 1], L_000001b5e31446e0, L_000001b5e31446e0, L_000001b5e31446e0, L_000001b5e31446e0;
LS_000001b5e313da90_1_0 .concat [ 4 4 4 4], LS_000001b5e313da90_0_0, LS_000001b5e313da90_0_4, LS_000001b5e313da90_0_8, LS_000001b5e313da90_0_12;
LS_000001b5e313da90_1_4 .concat [ 4 4 4 4], LS_000001b5e313da90_0_16, LS_000001b5e313da90_0_20, LS_000001b5e313da90_0_24, LS_000001b5e313da90_0_28;
L_000001b5e313da90 .concat [ 16 16 0 0], LS_000001b5e313da90_1_0, LS_000001b5e313da90_1_4;
L_000001b5e313de50 .part L_000001b5e3140010, 0, 1;
LS_000001b5e313c370_0_0 .concat [ 1 1 1 1], L_000001b5e3144750, L_000001b5e3144750, L_000001b5e3144750, L_000001b5e3144750;
LS_000001b5e313c370_0_4 .concat [ 1 1 1 1], L_000001b5e3144750, L_000001b5e3144750, L_000001b5e3144750, L_000001b5e3144750;
LS_000001b5e313c370_0_8 .concat [ 1 1 1 1], L_000001b5e3144750, L_000001b5e3144750, L_000001b5e3144750, L_000001b5e3144750;
LS_000001b5e313c370_0_12 .concat [ 1 1 1 1], L_000001b5e3144750, L_000001b5e3144750, L_000001b5e3144750, L_000001b5e3144750;
LS_000001b5e313c370_0_16 .concat [ 1 1 1 1], L_000001b5e3144750, L_000001b5e3144750, L_000001b5e3144750, L_000001b5e3144750;
LS_000001b5e313c370_0_20 .concat [ 1 1 1 1], L_000001b5e3144750, L_000001b5e3144750, L_000001b5e3144750, L_000001b5e3144750;
LS_000001b5e313c370_0_24 .concat [ 1 1 1 1], L_000001b5e3144750, L_000001b5e3144750, L_000001b5e3144750, L_000001b5e3144750;
LS_000001b5e313c370_0_28 .concat [ 1 1 1 1], L_000001b5e3144750, L_000001b5e3144750, L_000001b5e3144750, L_000001b5e3144750;
LS_000001b5e313c370_1_0 .concat [ 4 4 4 4], LS_000001b5e313c370_0_0, LS_000001b5e313c370_0_4, LS_000001b5e313c370_0_8, LS_000001b5e313c370_0_12;
LS_000001b5e313c370_1_4 .concat [ 4 4 4 4], LS_000001b5e313c370_0_16, LS_000001b5e313c370_0_20, LS_000001b5e313c370_0_24, LS_000001b5e313c370_0_28;
L_000001b5e313c370 .concat [ 16 16 0 0], LS_000001b5e313c370_1_0, LS_000001b5e313c370_1_4;
L_000001b5e313e670 .part L_000001b5e3140010, 1, 1;
LS_000001b5e313d630_0_0 .concat [ 1 1 1 1], L_000001b5e3144ec0, L_000001b5e3144ec0, L_000001b5e3144ec0, L_000001b5e3144ec0;
LS_000001b5e313d630_0_4 .concat [ 1 1 1 1], L_000001b5e3144ec0, L_000001b5e3144ec0, L_000001b5e3144ec0, L_000001b5e3144ec0;
LS_000001b5e313d630_0_8 .concat [ 1 1 1 1], L_000001b5e3144ec0, L_000001b5e3144ec0, L_000001b5e3144ec0, L_000001b5e3144ec0;
LS_000001b5e313d630_0_12 .concat [ 1 1 1 1], L_000001b5e3144ec0, L_000001b5e3144ec0, L_000001b5e3144ec0, L_000001b5e3144ec0;
LS_000001b5e313d630_0_16 .concat [ 1 1 1 1], L_000001b5e3144ec0, L_000001b5e3144ec0, L_000001b5e3144ec0, L_000001b5e3144ec0;
LS_000001b5e313d630_0_20 .concat [ 1 1 1 1], L_000001b5e3144ec0, L_000001b5e3144ec0, L_000001b5e3144ec0, L_000001b5e3144ec0;
LS_000001b5e313d630_0_24 .concat [ 1 1 1 1], L_000001b5e3144ec0, L_000001b5e3144ec0, L_000001b5e3144ec0, L_000001b5e3144ec0;
LS_000001b5e313d630_0_28 .concat [ 1 1 1 1], L_000001b5e3144ec0, L_000001b5e3144ec0, L_000001b5e3144ec0, L_000001b5e3144ec0;
LS_000001b5e313d630_1_0 .concat [ 4 4 4 4], LS_000001b5e313d630_0_0, LS_000001b5e313d630_0_4, LS_000001b5e313d630_0_8, LS_000001b5e313d630_0_12;
LS_000001b5e313d630_1_4 .concat [ 4 4 4 4], LS_000001b5e313d630_0_16, LS_000001b5e313d630_0_20, LS_000001b5e313d630_0_24, LS_000001b5e313d630_0_28;
L_000001b5e313d630 .concat [ 16 16 0 0], LS_000001b5e313d630_1_0, LS_000001b5e313d630_1_4;
L_000001b5e313d450 .part L_000001b5e3140010, 0, 1;
LS_000001b5e313e490_0_0 .concat [ 1 1 1 1], L_000001b5e313d450, L_000001b5e313d450, L_000001b5e313d450, L_000001b5e313d450;
LS_000001b5e313e490_0_4 .concat [ 1 1 1 1], L_000001b5e313d450, L_000001b5e313d450, L_000001b5e313d450, L_000001b5e313d450;
LS_000001b5e313e490_0_8 .concat [ 1 1 1 1], L_000001b5e313d450, L_000001b5e313d450, L_000001b5e313d450, L_000001b5e313d450;
LS_000001b5e313e490_0_12 .concat [ 1 1 1 1], L_000001b5e313d450, L_000001b5e313d450, L_000001b5e313d450, L_000001b5e313d450;
LS_000001b5e313e490_0_16 .concat [ 1 1 1 1], L_000001b5e313d450, L_000001b5e313d450, L_000001b5e313d450, L_000001b5e313d450;
LS_000001b5e313e490_0_20 .concat [ 1 1 1 1], L_000001b5e313d450, L_000001b5e313d450, L_000001b5e313d450, L_000001b5e313d450;
LS_000001b5e313e490_0_24 .concat [ 1 1 1 1], L_000001b5e313d450, L_000001b5e313d450, L_000001b5e313d450, L_000001b5e313d450;
LS_000001b5e313e490_0_28 .concat [ 1 1 1 1], L_000001b5e313d450, L_000001b5e313d450, L_000001b5e313d450, L_000001b5e313d450;
LS_000001b5e313e490_1_0 .concat [ 4 4 4 4], LS_000001b5e313e490_0_0, LS_000001b5e313e490_0_4, LS_000001b5e313e490_0_8, LS_000001b5e313e490_0_12;
LS_000001b5e313e490_1_4 .concat [ 4 4 4 4], LS_000001b5e313e490_0_16, LS_000001b5e313e490_0_20, LS_000001b5e313e490_0_24, LS_000001b5e313e490_0_28;
L_000001b5e313e490 .concat [ 16 16 0 0], LS_000001b5e313e490_1_0, LS_000001b5e313e490_1_4;
L_000001b5e313db30 .part L_000001b5e3140010, 1, 1;
LS_000001b5e313c870_0_0 .concat [ 1 1 1 1], L_000001b5e313db30, L_000001b5e313db30, L_000001b5e313db30, L_000001b5e313db30;
LS_000001b5e313c870_0_4 .concat [ 1 1 1 1], L_000001b5e313db30, L_000001b5e313db30, L_000001b5e313db30, L_000001b5e313db30;
LS_000001b5e313c870_0_8 .concat [ 1 1 1 1], L_000001b5e313db30, L_000001b5e313db30, L_000001b5e313db30, L_000001b5e313db30;
LS_000001b5e313c870_0_12 .concat [ 1 1 1 1], L_000001b5e313db30, L_000001b5e313db30, L_000001b5e313db30, L_000001b5e313db30;
LS_000001b5e313c870_0_16 .concat [ 1 1 1 1], L_000001b5e313db30, L_000001b5e313db30, L_000001b5e313db30, L_000001b5e313db30;
LS_000001b5e313c870_0_20 .concat [ 1 1 1 1], L_000001b5e313db30, L_000001b5e313db30, L_000001b5e313db30, L_000001b5e313db30;
LS_000001b5e313c870_0_24 .concat [ 1 1 1 1], L_000001b5e313db30, L_000001b5e313db30, L_000001b5e313db30, L_000001b5e313db30;
LS_000001b5e313c870_0_28 .concat [ 1 1 1 1], L_000001b5e313db30, L_000001b5e313db30, L_000001b5e313db30, L_000001b5e313db30;
LS_000001b5e313c870_1_0 .concat [ 4 4 4 4], LS_000001b5e313c870_0_0, LS_000001b5e313c870_0_4, LS_000001b5e313c870_0_8, LS_000001b5e313c870_0_12;
LS_000001b5e313c870_1_4 .concat [ 4 4 4 4], LS_000001b5e313c870_0_16, LS_000001b5e313c870_0_20, LS_000001b5e313c870_0_24, LS_000001b5e313c870_0_28;
L_000001b5e313c870 .concat [ 16 16 0 0], LS_000001b5e313c870_1_0, LS_000001b5e313c870_1_4;
L_000001b5e313c4b0 .part L_000001b5e3140010, 0, 1;
LS_000001b5e313ceb0_0_0 .concat [ 1 1 1 1], L_000001b5e31448a0, L_000001b5e31448a0, L_000001b5e31448a0, L_000001b5e31448a0;
LS_000001b5e313ceb0_0_4 .concat [ 1 1 1 1], L_000001b5e31448a0, L_000001b5e31448a0, L_000001b5e31448a0, L_000001b5e31448a0;
LS_000001b5e313ceb0_0_8 .concat [ 1 1 1 1], L_000001b5e31448a0, L_000001b5e31448a0, L_000001b5e31448a0, L_000001b5e31448a0;
LS_000001b5e313ceb0_0_12 .concat [ 1 1 1 1], L_000001b5e31448a0, L_000001b5e31448a0, L_000001b5e31448a0, L_000001b5e31448a0;
LS_000001b5e313ceb0_0_16 .concat [ 1 1 1 1], L_000001b5e31448a0, L_000001b5e31448a0, L_000001b5e31448a0, L_000001b5e31448a0;
LS_000001b5e313ceb0_0_20 .concat [ 1 1 1 1], L_000001b5e31448a0, L_000001b5e31448a0, L_000001b5e31448a0, L_000001b5e31448a0;
LS_000001b5e313ceb0_0_24 .concat [ 1 1 1 1], L_000001b5e31448a0, L_000001b5e31448a0, L_000001b5e31448a0, L_000001b5e31448a0;
LS_000001b5e313ceb0_0_28 .concat [ 1 1 1 1], L_000001b5e31448a0, L_000001b5e31448a0, L_000001b5e31448a0, L_000001b5e31448a0;
LS_000001b5e313ceb0_1_0 .concat [ 4 4 4 4], LS_000001b5e313ceb0_0_0, LS_000001b5e313ceb0_0_4, LS_000001b5e313ceb0_0_8, LS_000001b5e313ceb0_0_12;
LS_000001b5e313ceb0_1_4 .concat [ 4 4 4 4], LS_000001b5e313ceb0_0_16, LS_000001b5e313ceb0_0_20, LS_000001b5e313ceb0_0_24, LS_000001b5e313ceb0_0_28;
L_000001b5e313ceb0 .concat [ 16 16 0 0], LS_000001b5e313ceb0_1_0, LS_000001b5e313ceb0_1_4;
L_000001b5e313df90 .part L_000001b5e3140010, 1, 1;
LS_000001b5e313d950_0_0 .concat [ 1 1 1 1], L_000001b5e313df90, L_000001b5e313df90, L_000001b5e313df90, L_000001b5e313df90;
LS_000001b5e313d950_0_4 .concat [ 1 1 1 1], L_000001b5e313df90, L_000001b5e313df90, L_000001b5e313df90, L_000001b5e313df90;
LS_000001b5e313d950_0_8 .concat [ 1 1 1 1], L_000001b5e313df90, L_000001b5e313df90, L_000001b5e313df90, L_000001b5e313df90;
LS_000001b5e313d950_0_12 .concat [ 1 1 1 1], L_000001b5e313df90, L_000001b5e313df90, L_000001b5e313df90, L_000001b5e313df90;
LS_000001b5e313d950_0_16 .concat [ 1 1 1 1], L_000001b5e313df90, L_000001b5e313df90, L_000001b5e313df90, L_000001b5e313df90;
LS_000001b5e313d950_0_20 .concat [ 1 1 1 1], L_000001b5e313df90, L_000001b5e313df90, L_000001b5e313df90, L_000001b5e313df90;
LS_000001b5e313d950_0_24 .concat [ 1 1 1 1], L_000001b5e313df90, L_000001b5e313df90, L_000001b5e313df90, L_000001b5e313df90;
LS_000001b5e313d950_0_28 .concat [ 1 1 1 1], L_000001b5e313df90, L_000001b5e313df90, L_000001b5e313df90, L_000001b5e313df90;
LS_000001b5e313d950_1_0 .concat [ 4 4 4 4], LS_000001b5e313d950_0_0, LS_000001b5e313d950_0_4, LS_000001b5e313d950_0_8, LS_000001b5e313d950_0_12;
LS_000001b5e313d950_1_4 .concat [ 4 4 4 4], LS_000001b5e313d950_0_16, LS_000001b5e313d950_0_20, LS_000001b5e313d950_0_24, LS_000001b5e313d950_0_28;
L_000001b5e313d950 .concat [ 16 16 0 0], LS_000001b5e313d950_1_0, LS_000001b5e313d950_1_4;
L_000001b5e313c230 .part L_000001b5e3140010, 0, 1;
LS_000001b5e313e350_0_0 .concat [ 1 1 1 1], L_000001b5e313c230, L_000001b5e313c230, L_000001b5e313c230, L_000001b5e313c230;
LS_000001b5e313e350_0_4 .concat [ 1 1 1 1], L_000001b5e313c230, L_000001b5e313c230, L_000001b5e313c230, L_000001b5e313c230;
LS_000001b5e313e350_0_8 .concat [ 1 1 1 1], L_000001b5e313c230, L_000001b5e313c230, L_000001b5e313c230, L_000001b5e313c230;
LS_000001b5e313e350_0_12 .concat [ 1 1 1 1], L_000001b5e313c230, L_000001b5e313c230, L_000001b5e313c230, L_000001b5e313c230;
LS_000001b5e313e350_0_16 .concat [ 1 1 1 1], L_000001b5e313c230, L_000001b5e313c230, L_000001b5e313c230, L_000001b5e313c230;
LS_000001b5e313e350_0_20 .concat [ 1 1 1 1], L_000001b5e313c230, L_000001b5e313c230, L_000001b5e313c230, L_000001b5e313c230;
LS_000001b5e313e350_0_24 .concat [ 1 1 1 1], L_000001b5e313c230, L_000001b5e313c230, L_000001b5e313c230, L_000001b5e313c230;
LS_000001b5e313e350_0_28 .concat [ 1 1 1 1], L_000001b5e313c230, L_000001b5e313c230, L_000001b5e313c230, L_000001b5e313c230;
LS_000001b5e313e350_1_0 .concat [ 4 4 4 4], LS_000001b5e313e350_0_0, LS_000001b5e313e350_0_4, LS_000001b5e313e350_0_8, LS_000001b5e313e350_0_12;
LS_000001b5e313e350_1_4 .concat [ 4 4 4 4], LS_000001b5e313e350_0_16, LS_000001b5e313e350_0_20, LS_000001b5e313e350_0_24, LS_000001b5e313e350_0_28;
L_000001b5e313e350 .concat [ 16 16 0 0], LS_000001b5e313e350_1_0, LS_000001b5e313e350_1_4;
S_000001b5e2ec8230 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001b5e2f13300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b5e3144de0 .functor AND 32, L_000001b5e313da90, L_000001b5e313c370, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b5e31086f0_0 .net "in1", 31 0, L_000001b5e313da90;  1 drivers
v000001b5e3107a70_0 .net "in2", 31 0, L_000001b5e313c370;  1 drivers
v000001b5e3108830_0 .net "out", 31 0, L_000001b5e3144de0;  alias, 1 drivers
S_000001b5e2ec83c0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001b5e2f13300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b5e3144e50 .functor AND 32, L_000001b5e313d630, L_000001b5e313e490, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b5e3107f70_0 .net "in1", 31 0, L_000001b5e313d630;  1 drivers
v000001b5e31083d0_0 .net "in2", 31 0, L_000001b5e313e490;  1 drivers
v000001b5e3108010_0 .net "out", 31 0, L_000001b5e3144e50;  alias, 1 drivers
S_000001b5e2f01570 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001b5e2f13300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b5e3144f30 .functor AND 32, L_000001b5e313c870, L_000001b5e313ceb0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b5e31080b0_0 .net "in1", 31 0, L_000001b5e313c870;  1 drivers
v000001b5e3108150_0 .net "in2", 31 0, L_000001b5e313ceb0;  1 drivers
v000001b5e3108290_0 .net "out", 31 0, L_000001b5e3144f30;  alias, 1 drivers
S_000001b5e3109bc0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001b5e2f13300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b5e3144910 .functor AND 32, L_000001b5e313d950, L_000001b5e313e350, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b5e31081f0_0 .net "in1", 31 0, L_000001b5e313d950;  1 drivers
v000001b5e31088d0_0 .net "in2", 31 0, L_000001b5e313e350;  1 drivers
v000001b5e3108a10_0 .net "out", 31 0, L_000001b5e3144910;  alias, 1 drivers
S_000001b5e310a6b0 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000001b5e2f13170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001b5e3088c50 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001b5e3145c50 .functor NOT 1, L_000001b5e313d9f0, C4<0>, C4<0>, C4<0>;
L_000001b5e3145ef0 .functor NOT 1, L_000001b5e313dbd0, C4<0>, C4<0>, C4<0>;
L_000001b5e3145da0 .functor NOT 1, L_000001b5e313e3f0, C4<0>, C4<0>, C4<0>;
L_000001b5e31ab310 .functor NOT 1, L_000001b5e313dc70, C4<0>, C4<0>, C4<0>;
L_000001b5e31a9fd0 .functor AND 32, L_000001b5e3145cc0, v000001b5e3111600_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b5e31aa0b0 .functor AND 32, L_000001b5e3145d30, L_000001b5e31cb060, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b5e31ab7e0 .functor OR 32, L_000001b5e31a9fd0, L_000001b5e31aa0b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b5e31ab150 .functor AND 32, L_000001b5e3080d90, v000001b5e3103240_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b5e31aba10 .functor OR 32, L_000001b5e31ab7e0, L_000001b5e31ab150, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b5e31aa120 .functor AND 32, L_000001b5e31aa740, L_000001b5e313c410, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b5e31ab620 .functor OR 32, L_000001b5e31aba10, L_000001b5e31aa120, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b5e310b720_0 .net *"_ivl_1", 0 0, L_000001b5e313d9f0;  1 drivers
v000001b5e310a8c0_0 .net *"_ivl_13", 0 0, L_000001b5e313e3f0;  1 drivers
v000001b5e310b540_0 .net *"_ivl_14", 0 0, L_000001b5e3145da0;  1 drivers
v000001b5e310abe0_0 .net *"_ivl_19", 0 0, L_000001b5e313cff0;  1 drivers
v000001b5e310bfe0_0 .net *"_ivl_2", 0 0, L_000001b5e3145c50;  1 drivers
v000001b5e310ac80_0 .net *"_ivl_23", 0 0, L_000001b5e313d4f0;  1 drivers
v000001b5e310cee0_0 .net *"_ivl_27", 0 0, L_000001b5e313dc70;  1 drivers
v000001b5e310afa0_0 .net *"_ivl_28", 0 0, L_000001b5e31ab310;  1 drivers
v000001b5e310c3a0_0 .net *"_ivl_33", 0 0, L_000001b5e313e030;  1 drivers
v000001b5e310b0e0_0 .net *"_ivl_37", 0 0, L_000001b5e313ddb0;  1 drivers
v000001b5e310b5e0_0 .net *"_ivl_40", 31 0, L_000001b5e31a9fd0;  1 drivers
v000001b5e310ae60_0 .net *"_ivl_42", 31 0, L_000001b5e31aa0b0;  1 drivers
v000001b5e310b860_0 .net *"_ivl_44", 31 0, L_000001b5e31ab7e0;  1 drivers
v000001b5e310b680_0 .net *"_ivl_46", 31 0, L_000001b5e31ab150;  1 drivers
v000001b5e310b7c0_0 .net *"_ivl_48", 31 0, L_000001b5e31aba10;  1 drivers
v000001b5e310c9e0_0 .net *"_ivl_50", 31 0, L_000001b5e31aa120;  1 drivers
v000001b5e310c120_0 .net *"_ivl_7", 0 0, L_000001b5e313dbd0;  1 drivers
v000001b5e310c1c0_0 .net *"_ivl_8", 0 0, L_000001b5e3145ef0;  1 drivers
v000001b5e310b180_0 .net "ina", 31 0, v000001b5e3111600_0;  alias, 1 drivers
v000001b5e310cf80_0 .net "inb", 31 0, L_000001b5e31cb060;  alias, 1 drivers
v000001b5e310b2c0_0 .net "inc", 31 0, v000001b5e3103240_0;  alias, 1 drivers
v000001b5e310c440_0 .net "ind", 31 0, L_000001b5e313c410;  alias, 1 drivers
v000001b5e310c4e0_0 .net "out", 31 0, L_000001b5e31ab620;  alias, 1 drivers
v000001b5e310c620_0 .net "s0", 31 0, L_000001b5e3145cc0;  1 drivers
v000001b5e310c6c0_0 .net "s1", 31 0, L_000001b5e3145d30;  1 drivers
v000001b5e310ca80_0 .net "s2", 31 0, L_000001b5e3080d90;  1 drivers
v000001b5e310c760_0 .net "s3", 31 0, L_000001b5e31aa740;  1 drivers
v000001b5e310c800_0 .net "sel", 1 0, L_000001b5e3142090;  alias, 1 drivers
L_000001b5e313d9f0 .part L_000001b5e3142090, 1, 1;
LS_000001b5e313e170_0_0 .concat [ 1 1 1 1], L_000001b5e3145c50, L_000001b5e3145c50, L_000001b5e3145c50, L_000001b5e3145c50;
LS_000001b5e313e170_0_4 .concat [ 1 1 1 1], L_000001b5e3145c50, L_000001b5e3145c50, L_000001b5e3145c50, L_000001b5e3145c50;
LS_000001b5e313e170_0_8 .concat [ 1 1 1 1], L_000001b5e3145c50, L_000001b5e3145c50, L_000001b5e3145c50, L_000001b5e3145c50;
LS_000001b5e313e170_0_12 .concat [ 1 1 1 1], L_000001b5e3145c50, L_000001b5e3145c50, L_000001b5e3145c50, L_000001b5e3145c50;
LS_000001b5e313e170_0_16 .concat [ 1 1 1 1], L_000001b5e3145c50, L_000001b5e3145c50, L_000001b5e3145c50, L_000001b5e3145c50;
LS_000001b5e313e170_0_20 .concat [ 1 1 1 1], L_000001b5e3145c50, L_000001b5e3145c50, L_000001b5e3145c50, L_000001b5e3145c50;
LS_000001b5e313e170_0_24 .concat [ 1 1 1 1], L_000001b5e3145c50, L_000001b5e3145c50, L_000001b5e3145c50, L_000001b5e3145c50;
LS_000001b5e313e170_0_28 .concat [ 1 1 1 1], L_000001b5e3145c50, L_000001b5e3145c50, L_000001b5e3145c50, L_000001b5e3145c50;
LS_000001b5e313e170_1_0 .concat [ 4 4 4 4], LS_000001b5e313e170_0_0, LS_000001b5e313e170_0_4, LS_000001b5e313e170_0_8, LS_000001b5e313e170_0_12;
LS_000001b5e313e170_1_4 .concat [ 4 4 4 4], LS_000001b5e313e170_0_16, LS_000001b5e313e170_0_20, LS_000001b5e313e170_0_24, LS_000001b5e313e170_0_28;
L_000001b5e313e170 .concat [ 16 16 0 0], LS_000001b5e313e170_1_0, LS_000001b5e313e170_1_4;
L_000001b5e313dbd0 .part L_000001b5e3142090, 0, 1;
LS_000001b5e313c550_0_0 .concat [ 1 1 1 1], L_000001b5e3145ef0, L_000001b5e3145ef0, L_000001b5e3145ef0, L_000001b5e3145ef0;
LS_000001b5e313c550_0_4 .concat [ 1 1 1 1], L_000001b5e3145ef0, L_000001b5e3145ef0, L_000001b5e3145ef0, L_000001b5e3145ef0;
LS_000001b5e313c550_0_8 .concat [ 1 1 1 1], L_000001b5e3145ef0, L_000001b5e3145ef0, L_000001b5e3145ef0, L_000001b5e3145ef0;
LS_000001b5e313c550_0_12 .concat [ 1 1 1 1], L_000001b5e3145ef0, L_000001b5e3145ef0, L_000001b5e3145ef0, L_000001b5e3145ef0;
LS_000001b5e313c550_0_16 .concat [ 1 1 1 1], L_000001b5e3145ef0, L_000001b5e3145ef0, L_000001b5e3145ef0, L_000001b5e3145ef0;
LS_000001b5e313c550_0_20 .concat [ 1 1 1 1], L_000001b5e3145ef0, L_000001b5e3145ef0, L_000001b5e3145ef0, L_000001b5e3145ef0;
LS_000001b5e313c550_0_24 .concat [ 1 1 1 1], L_000001b5e3145ef0, L_000001b5e3145ef0, L_000001b5e3145ef0, L_000001b5e3145ef0;
LS_000001b5e313c550_0_28 .concat [ 1 1 1 1], L_000001b5e3145ef0, L_000001b5e3145ef0, L_000001b5e3145ef0, L_000001b5e3145ef0;
LS_000001b5e313c550_1_0 .concat [ 4 4 4 4], LS_000001b5e313c550_0_0, LS_000001b5e313c550_0_4, LS_000001b5e313c550_0_8, LS_000001b5e313c550_0_12;
LS_000001b5e313c550_1_4 .concat [ 4 4 4 4], LS_000001b5e313c550_0_16, LS_000001b5e313c550_0_20, LS_000001b5e313c550_0_24, LS_000001b5e313c550_0_28;
L_000001b5e313c550 .concat [ 16 16 0 0], LS_000001b5e313c550_1_0, LS_000001b5e313c550_1_4;
L_000001b5e313e3f0 .part L_000001b5e3142090, 1, 1;
LS_000001b5e313e0d0_0_0 .concat [ 1 1 1 1], L_000001b5e3145da0, L_000001b5e3145da0, L_000001b5e3145da0, L_000001b5e3145da0;
LS_000001b5e313e0d0_0_4 .concat [ 1 1 1 1], L_000001b5e3145da0, L_000001b5e3145da0, L_000001b5e3145da0, L_000001b5e3145da0;
LS_000001b5e313e0d0_0_8 .concat [ 1 1 1 1], L_000001b5e3145da0, L_000001b5e3145da0, L_000001b5e3145da0, L_000001b5e3145da0;
LS_000001b5e313e0d0_0_12 .concat [ 1 1 1 1], L_000001b5e3145da0, L_000001b5e3145da0, L_000001b5e3145da0, L_000001b5e3145da0;
LS_000001b5e313e0d0_0_16 .concat [ 1 1 1 1], L_000001b5e3145da0, L_000001b5e3145da0, L_000001b5e3145da0, L_000001b5e3145da0;
LS_000001b5e313e0d0_0_20 .concat [ 1 1 1 1], L_000001b5e3145da0, L_000001b5e3145da0, L_000001b5e3145da0, L_000001b5e3145da0;
LS_000001b5e313e0d0_0_24 .concat [ 1 1 1 1], L_000001b5e3145da0, L_000001b5e3145da0, L_000001b5e3145da0, L_000001b5e3145da0;
LS_000001b5e313e0d0_0_28 .concat [ 1 1 1 1], L_000001b5e3145da0, L_000001b5e3145da0, L_000001b5e3145da0, L_000001b5e3145da0;
LS_000001b5e313e0d0_1_0 .concat [ 4 4 4 4], LS_000001b5e313e0d0_0_0, LS_000001b5e313e0d0_0_4, LS_000001b5e313e0d0_0_8, LS_000001b5e313e0d0_0_12;
LS_000001b5e313e0d0_1_4 .concat [ 4 4 4 4], LS_000001b5e313e0d0_0_16, LS_000001b5e313e0d0_0_20, LS_000001b5e313e0d0_0_24, LS_000001b5e313e0d0_0_28;
L_000001b5e313e0d0 .concat [ 16 16 0 0], LS_000001b5e313e0d0_1_0, LS_000001b5e313e0d0_1_4;
L_000001b5e313cff0 .part L_000001b5e3142090, 0, 1;
LS_000001b5e313e530_0_0 .concat [ 1 1 1 1], L_000001b5e313cff0, L_000001b5e313cff0, L_000001b5e313cff0, L_000001b5e313cff0;
LS_000001b5e313e530_0_4 .concat [ 1 1 1 1], L_000001b5e313cff0, L_000001b5e313cff0, L_000001b5e313cff0, L_000001b5e313cff0;
LS_000001b5e313e530_0_8 .concat [ 1 1 1 1], L_000001b5e313cff0, L_000001b5e313cff0, L_000001b5e313cff0, L_000001b5e313cff0;
LS_000001b5e313e530_0_12 .concat [ 1 1 1 1], L_000001b5e313cff0, L_000001b5e313cff0, L_000001b5e313cff0, L_000001b5e313cff0;
LS_000001b5e313e530_0_16 .concat [ 1 1 1 1], L_000001b5e313cff0, L_000001b5e313cff0, L_000001b5e313cff0, L_000001b5e313cff0;
LS_000001b5e313e530_0_20 .concat [ 1 1 1 1], L_000001b5e313cff0, L_000001b5e313cff0, L_000001b5e313cff0, L_000001b5e313cff0;
LS_000001b5e313e530_0_24 .concat [ 1 1 1 1], L_000001b5e313cff0, L_000001b5e313cff0, L_000001b5e313cff0, L_000001b5e313cff0;
LS_000001b5e313e530_0_28 .concat [ 1 1 1 1], L_000001b5e313cff0, L_000001b5e313cff0, L_000001b5e313cff0, L_000001b5e313cff0;
LS_000001b5e313e530_1_0 .concat [ 4 4 4 4], LS_000001b5e313e530_0_0, LS_000001b5e313e530_0_4, LS_000001b5e313e530_0_8, LS_000001b5e313e530_0_12;
LS_000001b5e313e530_1_4 .concat [ 4 4 4 4], LS_000001b5e313e530_0_16, LS_000001b5e313e530_0_20, LS_000001b5e313e530_0_24, LS_000001b5e313e530_0_28;
L_000001b5e313e530 .concat [ 16 16 0 0], LS_000001b5e313e530_1_0, LS_000001b5e313e530_1_4;
L_000001b5e313d4f0 .part L_000001b5e3142090, 1, 1;
LS_000001b5e313c5f0_0_0 .concat [ 1 1 1 1], L_000001b5e313d4f0, L_000001b5e313d4f0, L_000001b5e313d4f0, L_000001b5e313d4f0;
LS_000001b5e313c5f0_0_4 .concat [ 1 1 1 1], L_000001b5e313d4f0, L_000001b5e313d4f0, L_000001b5e313d4f0, L_000001b5e313d4f0;
LS_000001b5e313c5f0_0_8 .concat [ 1 1 1 1], L_000001b5e313d4f0, L_000001b5e313d4f0, L_000001b5e313d4f0, L_000001b5e313d4f0;
LS_000001b5e313c5f0_0_12 .concat [ 1 1 1 1], L_000001b5e313d4f0, L_000001b5e313d4f0, L_000001b5e313d4f0, L_000001b5e313d4f0;
LS_000001b5e313c5f0_0_16 .concat [ 1 1 1 1], L_000001b5e313d4f0, L_000001b5e313d4f0, L_000001b5e313d4f0, L_000001b5e313d4f0;
LS_000001b5e313c5f0_0_20 .concat [ 1 1 1 1], L_000001b5e313d4f0, L_000001b5e313d4f0, L_000001b5e313d4f0, L_000001b5e313d4f0;
LS_000001b5e313c5f0_0_24 .concat [ 1 1 1 1], L_000001b5e313d4f0, L_000001b5e313d4f0, L_000001b5e313d4f0, L_000001b5e313d4f0;
LS_000001b5e313c5f0_0_28 .concat [ 1 1 1 1], L_000001b5e313d4f0, L_000001b5e313d4f0, L_000001b5e313d4f0, L_000001b5e313d4f0;
LS_000001b5e313c5f0_1_0 .concat [ 4 4 4 4], LS_000001b5e313c5f0_0_0, LS_000001b5e313c5f0_0_4, LS_000001b5e313c5f0_0_8, LS_000001b5e313c5f0_0_12;
LS_000001b5e313c5f0_1_4 .concat [ 4 4 4 4], LS_000001b5e313c5f0_0_16, LS_000001b5e313c5f0_0_20, LS_000001b5e313c5f0_0_24, LS_000001b5e313c5f0_0_28;
L_000001b5e313c5f0 .concat [ 16 16 0 0], LS_000001b5e313c5f0_1_0, LS_000001b5e313c5f0_1_4;
L_000001b5e313dc70 .part L_000001b5e3142090, 0, 1;
LS_000001b5e313c2d0_0_0 .concat [ 1 1 1 1], L_000001b5e31ab310, L_000001b5e31ab310, L_000001b5e31ab310, L_000001b5e31ab310;
LS_000001b5e313c2d0_0_4 .concat [ 1 1 1 1], L_000001b5e31ab310, L_000001b5e31ab310, L_000001b5e31ab310, L_000001b5e31ab310;
LS_000001b5e313c2d0_0_8 .concat [ 1 1 1 1], L_000001b5e31ab310, L_000001b5e31ab310, L_000001b5e31ab310, L_000001b5e31ab310;
LS_000001b5e313c2d0_0_12 .concat [ 1 1 1 1], L_000001b5e31ab310, L_000001b5e31ab310, L_000001b5e31ab310, L_000001b5e31ab310;
LS_000001b5e313c2d0_0_16 .concat [ 1 1 1 1], L_000001b5e31ab310, L_000001b5e31ab310, L_000001b5e31ab310, L_000001b5e31ab310;
LS_000001b5e313c2d0_0_20 .concat [ 1 1 1 1], L_000001b5e31ab310, L_000001b5e31ab310, L_000001b5e31ab310, L_000001b5e31ab310;
LS_000001b5e313c2d0_0_24 .concat [ 1 1 1 1], L_000001b5e31ab310, L_000001b5e31ab310, L_000001b5e31ab310, L_000001b5e31ab310;
LS_000001b5e313c2d0_0_28 .concat [ 1 1 1 1], L_000001b5e31ab310, L_000001b5e31ab310, L_000001b5e31ab310, L_000001b5e31ab310;
LS_000001b5e313c2d0_1_0 .concat [ 4 4 4 4], LS_000001b5e313c2d0_0_0, LS_000001b5e313c2d0_0_4, LS_000001b5e313c2d0_0_8, LS_000001b5e313c2d0_0_12;
LS_000001b5e313c2d0_1_4 .concat [ 4 4 4 4], LS_000001b5e313c2d0_0_16, LS_000001b5e313c2d0_0_20, LS_000001b5e313c2d0_0_24, LS_000001b5e313c2d0_0_28;
L_000001b5e313c2d0 .concat [ 16 16 0 0], LS_000001b5e313c2d0_1_0, LS_000001b5e313c2d0_1_4;
L_000001b5e313e030 .part L_000001b5e3142090, 1, 1;
LS_000001b5e313c7d0_0_0 .concat [ 1 1 1 1], L_000001b5e313e030, L_000001b5e313e030, L_000001b5e313e030, L_000001b5e313e030;
LS_000001b5e313c7d0_0_4 .concat [ 1 1 1 1], L_000001b5e313e030, L_000001b5e313e030, L_000001b5e313e030, L_000001b5e313e030;
LS_000001b5e313c7d0_0_8 .concat [ 1 1 1 1], L_000001b5e313e030, L_000001b5e313e030, L_000001b5e313e030, L_000001b5e313e030;
LS_000001b5e313c7d0_0_12 .concat [ 1 1 1 1], L_000001b5e313e030, L_000001b5e313e030, L_000001b5e313e030, L_000001b5e313e030;
LS_000001b5e313c7d0_0_16 .concat [ 1 1 1 1], L_000001b5e313e030, L_000001b5e313e030, L_000001b5e313e030, L_000001b5e313e030;
LS_000001b5e313c7d0_0_20 .concat [ 1 1 1 1], L_000001b5e313e030, L_000001b5e313e030, L_000001b5e313e030, L_000001b5e313e030;
LS_000001b5e313c7d0_0_24 .concat [ 1 1 1 1], L_000001b5e313e030, L_000001b5e313e030, L_000001b5e313e030, L_000001b5e313e030;
LS_000001b5e313c7d0_0_28 .concat [ 1 1 1 1], L_000001b5e313e030, L_000001b5e313e030, L_000001b5e313e030, L_000001b5e313e030;
LS_000001b5e313c7d0_1_0 .concat [ 4 4 4 4], LS_000001b5e313c7d0_0_0, LS_000001b5e313c7d0_0_4, LS_000001b5e313c7d0_0_8, LS_000001b5e313c7d0_0_12;
LS_000001b5e313c7d0_1_4 .concat [ 4 4 4 4], LS_000001b5e313c7d0_0_16, LS_000001b5e313c7d0_0_20, LS_000001b5e313c7d0_0_24, LS_000001b5e313c7d0_0_28;
L_000001b5e313c7d0 .concat [ 16 16 0 0], LS_000001b5e313c7d0_1_0, LS_000001b5e313c7d0_1_4;
L_000001b5e313ddb0 .part L_000001b5e3142090, 0, 1;
LS_000001b5e313e5d0_0_0 .concat [ 1 1 1 1], L_000001b5e313ddb0, L_000001b5e313ddb0, L_000001b5e313ddb0, L_000001b5e313ddb0;
LS_000001b5e313e5d0_0_4 .concat [ 1 1 1 1], L_000001b5e313ddb0, L_000001b5e313ddb0, L_000001b5e313ddb0, L_000001b5e313ddb0;
LS_000001b5e313e5d0_0_8 .concat [ 1 1 1 1], L_000001b5e313ddb0, L_000001b5e313ddb0, L_000001b5e313ddb0, L_000001b5e313ddb0;
LS_000001b5e313e5d0_0_12 .concat [ 1 1 1 1], L_000001b5e313ddb0, L_000001b5e313ddb0, L_000001b5e313ddb0, L_000001b5e313ddb0;
LS_000001b5e313e5d0_0_16 .concat [ 1 1 1 1], L_000001b5e313ddb0, L_000001b5e313ddb0, L_000001b5e313ddb0, L_000001b5e313ddb0;
LS_000001b5e313e5d0_0_20 .concat [ 1 1 1 1], L_000001b5e313ddb0, L_000001b5e313ddb0, L_000001b5e313ddb0, L_000001b5e313ddb0;
LS_000001b5e313e5d0_0_24 .concat [ 1 1 1 1], L_000001b5e313ddb0, L_000001b5e313ddb0, L_000001b5e313ddb0, L_000001b5e313ddb0;
LS_000001b5e313e5d0_0_28 .concat [ 1 1 1 1], L_000001b5e313ddb0, L_000001b5e313ddb0, L_000001b5e313ddb0, L_000001b5e313ddb0;
LS_000001b5e313e5d0_1_0 .concat [ 4 4 4 4], LS_000001b5e313e5d0_0_0, LS_000001b5e313e5d0_0_4, LS_000001b5e313e5d0_0_8, LS_000001b5e313e5d0_0_12;
LS_000001b5e313e5d0_1_4 .concat [ 4 4 4 4], LS_000001b5e313e5d0_0_16, LS_000001b5e313e5d0_0_20, LS_000001b5e313e5d0_0_24, LS_000001b5e313e5d0_0_28;
L_000001b5e313e5d0 .concat [ 16 16 0 0], LS_000001b5e313e5d0_1_0, LS_000001b5e313e5d0_1_4;
S_000001b5e3109d50 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001b5e310a6b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b5e3145cc0 .functor AND 32, L_000001b5e313e170, L_000001b5e313c550, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b5e310aa00_0 .net "in1", 31 0, L_000001b5e313e170;  1 drivers
v000001b5e310d020_0 .net "in2", 31 0, L_000001b5e313c550;  1 drivers
v000001b5e310cda0_0 .net "out", 31 0, L_000001b5e3145cc0;  alias, 1 drivers
S_000001b5e3109ee0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001b5e310a6b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b5e3145d30 .functor AND 32, L_000001b5e313e0d0, L_000001b5e313e530, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b5e310b4a0_0 .net "in1", 31 0, L_000001b5e313e0d0;  1 drivers
v000001b5e310af00_0 .net "in2", 31 0, L_000001b5e313e530;  1 drivers
v000001b5e310be00_0 .net "out", 31 0, L_000001b5e3145d30;  alias, 1 drivers
S_000001b5e310a200 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001b5e310a6b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b5e3080d90 .functor AND 32, L_000001b5e313c5f0, L_000001b5e313c2d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b5e310bb80_0 .net "in1", 31 0, L_000001b5e313c5f0;  1 drivers
v000001b5e310cc60_0 .net "in2", 31 0, L_000001b5e313c2d0;  1 drivers
v000001b5e310bea0_0 .net "out", 31 0, L_000001b5e3080d90;  alias, 1 drivers
S_000001b5e31098a0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001b5e310a6b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b5e31aa740 .functor AND 32, L_000001b5e313c7d0, L_000001b5e313e5d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b5e310bf40_0 .net "in1", 31 0, L_000001b5e313c7d0;  1 drivers
v000001b5e310b220_0 .net "in2", 31 0, L_000001b5e313e5d0;  1 drivers
v000001b5e310ab40_0 .net "out", 31 0, L_000001b5e31aa740;  alias, 1 drivers
S_000001b5e310a070 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000001b5e2f13170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001b5e3089510 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001b5e31aba80 .functor NOT 1, L_000001b5e313c690, C4<0>, C4<0>, C4<0>;
L_000001b5e31ab000 .functor NOT 1, L_000001b5e313d6d0, C4<0>, C4<0>, C4<0>;
L_000001b5e31ab230 .functor NOT 1, L_000001b5e313e210, C4<0>, C4<0>, C4<0>;
L_000001b5e31aa200 .functor NOT 1, L_000001b5e313c910, C4<0>, C4<0>, C4<0>;
L_000001b5e31aa890 .functor AND 32, L_000001b5e31ab070, v000001b5e3110c00_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b5e31aad60 .functor AND 32, L_000001b5e31ab0e0, L_000001b5e31cb060, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b5e31ab540 .functor OR 32, L_000001b5e31aa890, L_000001b5e31aad60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b5e31aaf20 .functor AND 32, L_000001b5e31aa190, v000001b5e3103240_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b5e31ab460 .functor OR 32, L_000001b5e31ab540, L_000001b5e31aaf20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b5e31ab9a0 .functor AND 32, L_000001b5e31ab850, L_000001b5e313c410, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b5e31ab3f0 .functor OR 32, L_000001b5e31ab460, L_000001b5e31ab9a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b5e310dc00_0 .net *"_ivl_1", 0 0, L_000001b5e313c690;  1 drivers
v000001b5e310e2e0_0 .net *"_ivl_13", 0 0, L_000001b5e313e210;  1 drivers
v000001b5e310e100_0 .net *"_ivl_14", 0 0, L_000001b5e31ab230;  1 drivers
v000001b5e310d8e0_0 .net *"_ivl_19", 0 0, L_000001b5e313def0;  1 drivers
v000001b5e310e1a0_0 .net *"_ivl_2", 0 0, L_000001b5e31aba80;  1 drivers
v000001b5e310d980_0 .net *"_ivl_23", 0 0, L_000001b5e313e710;  1 drivers
v000001b5e310d2a0_0 .net *"_ivl_27", 0 0, L_000001b5e313c910;  1 drivers
v000001b5e310e560_0 .net *"_ivl_28", 0 0, L_000001b5e31aa200;  1 drivers
v000001b5e310d480_0 .net *"_ivl_33", 0 0, L_000001b5e313e7b0;  1 drivers
v000001b5e310d3e0_0 .net *"_ivl_37", 0 0, L_000001b5e313c0f0;  1 drivers
v000001b5e310e6a0_0 .net *"_ivl_40", 31 0, L_000001b5e31aa890;  1 drivers
v000001b5e310d5c0_0 .net *"_ivl_42", 31 0, L_000001b5e31aad60;  1 drivers
v000001b5e310da20_0 .net *"_ivl_44", 31 0, L_000001b5e31ab540;  1 drivers
v000001b5e310dac0_0 .net *"_ivl_46", 31 0, L_000001b5e31aaf20;  1 drivers
v000001b5e310d7a0_0 .net *"_ivl_48", 31 0, L_000001b5e31ab460;  1 drivers
v000001b5e310e600_0 .net *"_ivl_50", 31 0, L_000001b5e31ab9a0;  1 drivers
v000001b5e310db60_0 .net *"_ivl_7", 0 0, L_000001b5e313d6d0;  1 drivers
v000001b5e310dca0_0 .net *"_ivl_8", 0 0, L_000001b5e31ab000;  1 drivers
v000001b5e310e740_0 .net "ina", 31 0, v000001b5e3110c00_0;  alias, 1 drivers
v000001b5e310dd40_0 .net "inb", 31 0, L_000001b5e31cb060;  alias, 1 drivers
v000001b5e310e380_0 .net "inc", 31 0, v000001b5e3103240_0;  alias, 1 drivers
v000001b5e310dde0_0 .net "ind", 31 0, L_000001b5e313c410;  alias, 1 drivers
v000001b5e310df20_0 .net "out", 31 0, L_000001b5e31ab3f0;  alias, 1 drivers
v000001b5e310e240_0 .net "s0", 31 0, L_000001b5e31ab070;  1 drivers
v000001b5e310d0c0_0 .net "s1", 31 0, L_000001b5e31ab0e0;  1 drivers
v000001b5e310d160_0 .net "s2", 31 0, L_000001b5e31aa190;  1 drivers
v000001b5e31123c0_0 .net "s3", 31 0, L_000001b5e31ab850;  1 drivers
v000001b5e3112820_0 .net "sel", 1 0, L_000001b5e3141230;  alias, 1 drivers
L_000001b5e313c690 .part L_000001b5e3141230, 1, 1;
LS_000001b5e313ce10_0_0 .concat [ 1 1 1 1], L_000001b5e31aba80, L_000001b5e31aba80, L_000001b5e31aba80, L_000001b5e31aba80;
LS_000001b5e313ce10_0_4 .concat [ 1 1 1 1], L_000001b5e31aba80, L_000001b5e31aba80, L_000001b5e31aba80, L_000001b5e31aba80;
LS_000001b5e313ce10_0_8 .concat [ 1 1 1 1], L_000001b5e31aba80, L_000001b5e31aba80, L_000001b5e31aba80, L_000001b5e31aba80;
LS_000001b5e313ce10_0_12 .concat [ 1 1 1 1], L_000001b5e31aba80, L_000001b5e31aba80, L_000001b5e31aba80, L_000001b5e31aba80;
LS_000001b5e313ce10_0_16 .concat [ 1 1 1 1], L_000001b5e31aba80, L_000001b5e31aba80, L_000001b5e31aba80, L_000001b5e31aba80;
LS_000001b5e313ce10_0_20 .concat [ 1 1 1 1], L_000001b5e31aba80, L_000001b5e31aba80, L_000001b5e31aba80, L_000001b5e31aba80;
LS_000001b5e313ce10_0_24 .concat [ 1 1 1 1], L_000001b5e31aba80, L_000001b5e31aba80, L_000001b5e31aba80, L_000001b5e31aba80;
LS_000001b5e313ce10_0_28 .concat [ 1 1 1 1], L_000001b5e31aba80, L_000001b5e31aba80, L_000001b5e31aba80, L_000001b5e31aba80;
LS_000001b5e313ce10_1_0 .concat [ 4 4 4 4], LS_000001b5e313ce10_0_0, LS_000001b5e313ce10_0_4, LS_000001b5e313ce10_0_8, LS_000001b5e313ce10_0_12;
LS_000001b5e313ce10_1_4 .concat [ 4 4 4 4], LS_000001b5e313ce10_0_16, LS_000001b5e313ce10_0_20, LS_000001b5e313ce10_0_24, LS_000001b5e313ce10_0_28;
L_000001b5e313ce10 .concat [ 16 16 0 0], LS_000001b5e313ce10_1_0, LS_000001b5e313ce10_1_4;
L_000001b5e313d6d0 .part L_000001b5e3141230, 0, 1;
LS_000001b5e313dd10_0_0 .concat [ 1 1 1 1], L_000001b5e31ab000, L_000001b5e31ab000, L_000001b5e31ab000, L_000001b5e31ab000;
LS_000001b5e313dd10_0_4 .concat [ 1 1 1 1], L_000001b5e31ab000, L_000001b5e31ab000, L_000001b5e31ab000, L_000001b5e31ab000;
LS_000001b5e313dd10_0_8 .concat [ 1 1 1 1], L_000001b5e31ab000, L_000001b5e31ab000, L_000001b5e31ab000, L_000001b5e31ab000;
LS_000001b5e313dd10_0_12 .concat [ 1 1 1 1], L_000001b5e31ab000, L_000001b5e31ab000, L_000001b5e31ab000, L_000001b5e31ab000;
LS_000001b5e313dd10_0_16 .concat [ 1 1 1 1], L_000001b5e31ab000, L_000001b5e31ab000, L_000001b5e31ab000, L_000001b5e31ab000;
LS_000001b5e313dd10_0_20 .concat [ 1 1 1 1], L_000001b5e31ab000, L_000001b5e31ab000, L_000001b5e31ab000, L_000001b5e31ab000;
LS_000001b5e313dd10_0_24 .concat [ 1 1 1 1], L_000001b5e31ab000, L_000001b5e31ab000, L_000001b5e31ab000, L_000001b5e31ab000;
LS_000001b5e313dd10_0_28 .concat [ 1 1 1 1], L_000001b5e31ab000, L_000001b5e31ab000, L_000001b5e31ab000, L_000001b5e31ab000;
LS_000001b5e313dd10_1_0 .concat [ 4 4 4 4], LS_000001b5e313dd10_0_0, LS_000001b5e313dd10_0_4, LS_000001b5e313dd10_0_8, LS_000001b5e313dd10_0_12;
LS_000001b5e313dd10_1_4 .concat [ 4 4 4 4], LS_000001b5e313dd10_0_16, LS_000001b5e313dd10_0_20, LS_000001b5e313dd10_0_24, LS_000001b5e313dd10_0_28;
L_000001b5e313dd10 .concat [ 16 16 0 0], LS_000001b5e313dd10_1_0, LS_000001b5e313dd10_1_4;
L_000001b5e313e210 .part L_000001b5e3141230, 1, 1;
LS_000001b5e313e2b0_0_0 .concat [ 1 1 1 1], L_000001b5e31ab230, L_000001b5e31ab230, L_000001b5e31ab230, L_000001b5e31ab230;
LS_000001b5e313e2b0_0_4 .concat [ 1 1 1 1], L_000001b5e31ab230, L_000001b5e31ab230, L_000001b5e31ab230, L_000001b5e31ab230;
LS_000001b5e313e2b0_0_8 .concat [ 1 1 1 1], L_000001b5e31ab230, L_000001b5e31ab230, L_000001b5e31ab230, L_000001b5e31ab230;
LS_000001b5e313e2b0_0_12 .concat [ 1 1 1 1], L_000001b5e31ab230, L_000001b5e31ab230, L_000001b5e31ab230, L_000001b5e31ab230;
LS_000001b5e313e2b0_0_16 .concat [ 1 1 1 1], L_000001b5e31ab230, L_000001b5e31ab230, L_000001b5e31ab230, L_000001b5e31ab230;
LS_000001b5e313e2b0_0_20 .concat [ 1 1 1 1], L_000001b5e31ab230, L_000001b5e31ab230, L_000001b5e31ab230, L_000001b5e31ab230;
LS_000001b5e313e2b0_0_24 .concat [ 1 1 1 1], L_000001b5e31ab230, L_000001b5e31ab230, L_000001b5e31ab230, L_000001b5e31ab230;
LS_000001b5e313e2b0_0_28 .concat [ 1 1 1 1], L_000001b5e31ab230, L_000001b5e31ab230, L_000001b5e31ab230, L_000001b5e31ab230;
LS_000001b5e313e2b0_1_0 .concat [ 4 4 4 4], LS_000001b5e313e2b0_0_0, LS_000001b5e313e2b0_0_4, LS_000001b5e313e2b0_0_8, LS_000001b5e313e2b0_0_12;
LS_000001b5e313e2b0_1_4 .concat [ 4 4 4 4], LS_000001b5e313e2b0_0_16, LS_000001b5e313e2b0_0_20, LS_000001b5e313e2b0_0_24, LS_000001b5e313e2b0_0_28;
L_000001b5e313e2b0 .concat [ 16 16 0 0], LS_000001b5e313e2b0_1_0, LS_000001b5e313e2b0_1_4;
L_000001b5e313def0 .part L_000001b5e3141230, 0, 1;
LS_000001b5e313caf0_0_0 .concat [ 1 1 1 1], L_000001b5e313def0, L_000001b5e313def0, L_000001b5e313def0, L_000001b5e313def0;
LS_000001b5e313caf0_0_4 .concat [ 1 1 1 1], L_000001b5e313def0, L_000001b5e313def0, L_000001b5e313def0, L_000001b5e313def0;
LS_000001b5e313caf0_0_8 .concat [ 1 1 1 1], L_000001b5e313def0, L_000001b5e313def0, L_000001b5e313def0, L_000001b5e313def0;
LS_000001b5e313caf0_0_12 .concat [ 1 1 1 1], L_000001b5e313def0, L_000001b5e313def0, L_000001b5e313def0, L_000001b5e313def0;
LS_000001b5e313caf0_0_16 .concat [ 1 1 1 1], L_000001b5e313def0, L_000001b5e313def0, L_000001b5e313def0, L_000001b5e313def0;
LS_000001b5e313caf0_0_20 .concat [ 1 1 1 1], L_000001b5e313def0, L_000001b5e313def0, L_000001b5e313def0, L_000001b5e313def0;
LS_000001b5e313caf0_0_24 .concat [ 1 1 1 1], L_000001b5e313def0, L_000001b5e313def0, L_000001b5e313def0, L_000001b5e313def0;
LS_000001b5e313caf0_0_28 .concat [ 1 1 1 1], L_000001b5e313def0, L_000001b5e313def0, L_000001b5e313def0, L_000001b5e313def0;
LS_000001b5e313caf0_1_0 .concat [ 4 4 4 4], LS_000001b5e313caf0_0_0, LS_000001b5e313caf0_0_4, LS_000001b5e313caf0_0_8, LS_000001b5e313caf0_0_12;
LS_000001b5e313caf0_1_4 .concat [ 4 4 4 4], LS_000001b5e313caf0_0_16, LS_000001b5e313caf0_0_20, LS_000001b5e313caf0_0_24, LS_000001b5e313caf0_0_28;
L_000001b5e313caf0 .concat [ 16 16 0 0], LS_000001b5e313caf0_1_0, LS_000001b5e313caf0_1_4;
L_000001b5e313e710 .part L_000001b5e3141230, 1, 1;
LS_000001b5e313c9b0_0_0 .concat [ 1 1 1 1], L_000001b5e313e710, L_000001b5e313e710, L_000001b5e313e710, L_000001b5e313e710;
LS_000001b5e313c9b0_0_4 .concat [ 1 1 1 1], L_000001b5e313e710, L_000001b5e313e710, L_000001b5e313e710, L_000001b5e313e710;
LS_000001b5e313c9b0_0_8 .concat [ 1 1 1 1], L_000001b5e313e710, L_000001b5e313e710, L_000001b5e313e710, L_000001b5e313e710;
LS_000001b5e313c9b0_0_12 .concat [ 1 1 1 1], L_000001b5e313e710, L_000001b5e313e710, L_000001b5e313e710, L_000001b5e313e710;
LS_000001b5e313c9b0_0_16 .concat [ 1 1 1 1], L_000001b5e313e710, L_000001b5e313e710, L_000001b5e313e710, L_000001b5e313e710;
LS_000001b5e313c9b0_0_20 .concat [ 1 1 1 1], L_000001b5e313e710, L_000001b5e313e710, L_000001b5e313e710, L_000001b5e313e710;
LS_000001b5e313c9b0_0_24 .concat [ 1 1 1 1], L_000001b5e313e710, L_000001b5e313e710, L_000001b5e313e710, L_000001b5e313e710;
LS_000001b5e313c9b0_0_28 .concat [ 1 1 1 1], L_000001b5e313e710, L_000001b5e313e710, L_000001b5e313e710, L_000001b5e313e710;
LS_000001b5e313c9b0_1_0 .concat [ 4 4 4 4], LS_000001b5e313c9b0_0_0, LS_000001b5e313c9b0_0_4, LS_000001b5e313c9b0_0_8, LS_000001b5e313c9b0_0_12;
LS_000001b5e313c9b0_1_4 .concat [ 4 4 4 4], LS_000001b5e313c9b0_0_16, LS_000001b5e313c9b0_0_20, LS_000001b5e313c9b0_0_24, LS_000001b5e313c9b0_0_28;
L_000001b5e313c9b0 .concat [ 16 16 0 0], LS_000001b5e313c9b0_1_0, LS_000001b5e313c9b0_1_4;
L_000001b5e313c910 .part L_000001b5e3141230, 0, 1;
LS_000001b5e313cc30_0_0 .concat [ 1 1 1 1], L_000001b5e31aa200, L_000001b5e31aa200, L_000001b5e31aa200, L_000001b5e31aa200;
LS_000001b5e313cc30_0_4 .concat [ 1 1 1 1], L_000001b5e31aa200, L_000001b5e31aa200, L_000001b5e31aa200, L_000001b5e31aa200;
LS_000001b5e313cc30_0_8 .concat [ 1 1 1 1], L_000001b5e31aa200, L_000001b5e31aa200, L_000001b5e31aa200, L_000001b5e31aa200;
LS_000001b5e313cc30_0_12 .concat [ 1 1 1 1], L_000001b5e31aa200, L_000001b5e31aa200, L_000001b5e31aa200, L_000001b5e31aa200;
LS_000001b5e313cc30_0_16 .concat [ 1 1 1 1], L_000001b5e31aa200, L_000001b5e31aa200, L_000001b5e31aa200, L_000001b5e31aa200;
LS_000001b5e313cc30_0_20 .concat [ 1 1 1 1], L_000001b5e31aa200, L_000001b5e31aa200, L_000001b5e31aa200, L_000001b5e31aa200;
LS_000001b5e313cc30_0_24 .concat [ 1 1 1 1], L_000001b5e31aa200, L_000001b5e31aa200, L_000001b5e31aa200, L_000001b5e31aa200;
LS_000001b5e313cc30_0_28 .concat [ 1 1 1 1], L_000001b5e31aa200, L_000001b5e31aa200, L_000001b5e31aa200, L_000001b5e31aa200;
LS_000001b5e313cc30_1_0 .concat [ 4 4 4 4], LS_000001b5e313cc30_0_0, LS_000001b5e313cc30_0_4, LS_000001b5e313cc30_0_8, LS_000001b5e313cc30_0_12;
LS_000001b5e313cc30_1_4 .concat [ 4 4 4 4], LS_000001b5e313cc30_0_16, LS_000001b5e313cc30_0_20, LS_000001b5e313cc30_0_24, LS_000001b5e313cc30_0_28;
L_000001b5e313cc30 .concat [ 16 16 0 0], LS_000001b5e313cc30_1_0, LS_000001b5e313cc30_1_4;
L_000001b5e313e7b0 .part L_000001b5e3141230, 1, 1;
LS_000001b5e313c050_0_0 .concat [ 1 1 1 1], L_000001b5e313e7b0, L_000001b5e313e7b0, L_000001b5e313e7b0, L_000001b5e313e7b0;
LS_000001b5e313c050_0_4 .concat [ 1 1 1 1], L_000001b5e313e7b0, L_000001b5e313e7b0, L_000001b5e313e7b0, L_000001b5e313e7b0;
LS_000001b5e313c050_0_8 .concat [ 1 1 1 1], L_000001b5e313e7b0, L_000001b5e313e7b0, L_000001b5e313e7b0, L_000001b5e313e7b0;
LS_000001b5e313c050_0_12 .concat [ 1 1 1 1], L_000001b5e313e7b0, L_000001b5e313e7b0, L_000001b5e313e7b0, L_000001b5e313e7b0;
LS_000001b5e313c050_0_16 .concat [ 1 1 1 1], L_000001b5e313e7b0, L_000001b5e313e7b0, L_000001b5e313e7b0, L_000001b5e313e7b0;
LS_000001b5e313c050_0_20 .concat [ 1 1 1 1], L_000001b5e313e7b0, L_000001b5e313e7b0, L_000001b5e313e7b0, L_000001b5e313e7b0;
LS_000001b5e313c050_0_24 .concat [ 1 1 1 1], L_000001b5e313e7b0, L_000001b5e313e7b0, L_000001b5e313e7b0, L_000001b5e313e7b0;
LS_000001b5e313c050_0_28 .concat [ 1 1 1 1], L_000001b5e313e7b0, L_000001b5e313e7b0, L_000001b5e313e7b0, L_000001b5e313e7b0;
LS_000001b5e313c050_1_0 .concat [ 4 4 4 4], LS_000001b5e313c050_0_0, LS_000001b5e313c050_0_4, LS_000001b5e313c050_0_8, LS_000001b5e313c050_0_12;
LS_000001b5e313c050_1_4 .concat [ 4 4 4 4], LS_000001b5e313c050_0_16, LS_000001b5e313c050_0_20, LS_000001b5e313c050_0_24, LS_000001b5e313c050_0_28;
L_000001b5e313c050 .concat [ 16 16 0 0], LS_000001b5e313c050_1_0, LS_000001b5e313c050_1_4;
L_000001b5e313c0f0 .part L_000001b5e3141230, 0, 1;
LS_000001b5e313cf50_0_0 .concat [ 1 1 1 1], L_000001b5e313c0f0, L_000001b5e313c0f0, L_000001b5e313c0f0, L_000001b5e313c0f0;
LS_000001b5e313cf50_0_4 .concat [ 1 1 1 1], L_000001b5e313c0f0, L_000001b5e313c0f0, L_000001b5e313c0f0, L_000001b5e313c0f0;
LS_000001b5e313cf50_0_8 .concat [ 1 1 1 1], L_000001b5e313c0f0, L_000001b5e313c0f0, L_000001b5e313c0f0, L_000001b5e313c0f0;
LS_000001b5e313cf50_0_12 .concat [ 1 1 1 1], L_000001b5e313c0f0, L_000001b5e313c0f0, L_000001b5e313c0f0, L_000001b5e313c0f0;
LS_000001b5e313cf50_0_16 .concat [ 1 1 1 1], L_000001b5e313c0f0, L_000001b5e313c0f0, L_000001b5e313c0f0, L_000001b5e313c0f0;
LS_000001b5e313cf50_0_20 .concat [ 1 1 1 1], L_000001b5e313c0f0, L_000001b5e313c0f0, L_000001b5e313c0f0, L_000001b5e313c0f0;
LS_000001b5e313cf50_0_24 .concat [ 1 1 1 1], L_000001b5e313c0f0, L_000001b5e313c0f0, L_000001b5e313c0f0, L_000001b5e313c0f0;
LS_000001b5e313cf50_0_28 .concat [ 1 1 1 1], L_000001b5e313c0f0, L_000001b5e313c0f0, L_000001b5e313c0f0, L_000001b5e313c0f0;
LS_000001b5e313cf50_1_0 .concat [ 4 4 4 4], LS_000001b5e313cf50_0_0, LS_000001b5e313cf50_0_4, LS_000001b5e313cf50_0_8, LS_000001b5e313cf50_0_12;
LS_000001b5e313cf50_1_4 .concat [ 4 4 4 4], LS_000001b5e313cf50_0_16, LS_000001b5e313cf50_0_20, LS_000001b5e313cf50_0_24, LS_000001b5e313cf50_0_28;
L_000001b5e313cf50 .concat [ 16 16 0 0], LS_000001b5e313cf50_1_0, LS_000001b5e313cf50_1_4;
S_000001b5e310a390 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001b5e310a070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b5e31ab070 .functor AND 32, L_000001b5e313ce10, L_000001b5e313dd10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b5e310cb20_0 .net "in1", 31 0, L_000001b5e313ce10;  1 drivers
v000001b5e310e420_0 .net "in2", 31 0, L_000001b5e313dd10;  1 drivers
v000001b5e310d520_0 .net "out", 31 0, L_000001b5e31ab070;  alias, 1 drivers
S_000001b5e3109a30 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001b5e310a070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b5e31ab0e0 .functor AND 32, L_000001b5e313e2b0, L_000001b5e313caf0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b5e310d200_0 .net "in1", 31 0, L_000001b5e313e2b0;  1 drivers
v000001b5e310d660_0 .net "in2", 31 0, L_000001b5e313caf0;  1 drivers
v000001b5e310d340_0 .net "out", 31 0, L_000001b5e31ab0e0;  alias, 1 drivers
S_000001b5e310a520 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001b5e310a070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b5e31aa190 .functor AND 32, L_000001b5e313c9b0, L_000001b5e313cc30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b5e310e4c0_0 .net "in1", 31 0, L_000001b5e313c9b0;  1 drivers
v000001b5e310d700_0 .net "in2", 31 0, L_000001b5e313cc30;  1 drivers
v000001b5e310d840_0 .net "out", 31 0, L_000001b5e31aa190;  alias, 1 drivers
S_000001b5e310ef00 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001b5e310a070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b5e31ab850 .functor AND 32, L_000001b5e313c050, L_000001b5e313cf50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b5e310e060_0 .net "in1", 31 0, L_000001b5e313c050;  1 drivers
v000001b5e310de80_0 .net "in2", 31 0, L_000001b5e313cf50;  1 drivers
v000001b5e310dfc0_0 .net "out", 31 0, L_000001b5e31ab850;  alias, 1 drivers
S_000001b5e310f9f0 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000001b5e2ed9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000001b5e3114890 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b5e31148c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b5e3114900 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b5e3114938 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b5e3114970 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b5e31149a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b5e31149e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b5e3114a18 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b5e3114a50 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b5e3114a88 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b5e3114ac0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b5e3114af8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b5e3114b30 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b5e3114b68 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b5e3114ba0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b5e3114bd8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b5e3114c10 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b5e3114c48 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b5e3114c80 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b5e3114cb8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b5e3114cf0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b5e3114d28 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b5e3114d60 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b5e3114d98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b5e3114dd0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b5e3112b40_0 .var "EX1_PC", 31 0;
v000001b5e3111420_0 .var "EX1_PFC", 31 0;
v000001b5e3111600_0 .var "EX1_forward_to_B", 31 0;
v000001b5e3112d20_0 .var "EX1_is_beq", 0 0;
v000001b5e3112460_0 .var "EX1_is_bne", 0 0;
v000001b5e3111100_0 .var "EX1_is_jal", 0 0;
v000001b5e3111240_0 .var "EX1_is_jr", 0 0;
v000001b5e3112500_0 .var "EX1_is_oper2_immed", 0 0;
v000001b5e3112a00_0 .var "EX1_memread", 0 0;
v000001b5e31120a0_0 .var "EX1_memwrite", 0 0;
v000001b5e31125a0_0 .var "EX1_opcode", 11 0;
v000001b5e31112e0_0 .var "EX1_predicted", 0 0;
v000001b5e3111380_0 .var "EX1_rd_ind", 4 0;
v000001b5e3111e20_0 .var "EX1_rd_indzero", 0 0;
v000001b5e3111b00_0 .var "EX1_regwrite", 0 0;
v000001b5e31116a0_0 .var "EX1_rs1", 31 0;
v000001b5e3112dc0_0 .var "EX1_rs1_ind", 4 0;
v000001b5e3110c00_0 .var "EX1_rs2", 31 0;
v000001b5e31114c0_0 .var "EX1_rs2_ind", 4 0;
v000001b5e3111060_0 .net "FLUSH", 0 0, v000001b5e311c330_0;  alias, 1 drivers
v000001b5e3112640_0 .net "ID_PC", 31 0, v000001b5e3119ef0_0;  alias, 1 drivers
v000001b5e3111560_0 .net "ID_PFC_to_EX", 31 0, L_000001b5e31424f0;  alias, 1 drivers
v000001b5e3112fa0_0 .net "ID_forward_to_B", 31 0, L_000001b5e3142270;  alias, 1 drivers
v000001b5e31111a0_0 .net "ID_is_beq", 0 0, L_000001b5e3142ef0;  alias, 1 drivers
v000001b5e3110ac0_0 .net "ID_is_bne", 0 0, L_000001b5e31432b0;  alias, 1 drivers
v000001b5e3112780_0 .net "ID_is_jal", 0 0, L_000001b5e3143a30;  alias, 1 drivers
v000001b5e3111740_0 .net "ID_is_jr", 0 0, L_000001b5e3143350;  alias, 1 drivers
v000001b5e3112e60_0 .net "ID_is_oper2_immed", 0 0, L_000001b5e3144c20;  alias, 1 drivers
v000001b5e3110de0_0 .net "ID_memread", 0 0, L_000001b5e3143cb0;  alias, 1 drivers
v000001b5e3112140_0 .net "ID_memwrite", 0 0, L_000001b5e3143f30;  alias, 1 drivers
v000001b5e31126e0_0 .net "ID_opcode", 11 0, v000001b5e31320f0_0;  alias, 1 drivers
v000001b5e3111880_0 .net "ID_predicted", 0 0, v000001b5e311bd90_0;  alias, 1 drivers
v000001b5e3113040_0 .net "ID_rd_ind", 4 0, v000001b5e3133f90_0;  alias, 1 drivers
v000001b5e31108e0_0 .net "ID_rd_indzero", 0 0, L_000001b5e3143df0;  1 drivers
v000001b5e31121e0_0 .net "ID_regwrite", 0 0, L_000001b5e3143e90;  alias, 1 drivers
v000001b5e3110ca0_0 .net "ID_rs1", 31 0, v000001b5e3116570_0;  alias, 1 drivers
v000001b5e3111920_0 .net "ID_rs1_ind", 4 0, v000001b5e3132230_0;  alias, 1 drivers
v000001b5e31119c0_0 .net "ID_rs2", 31 0, v000001b5e3116cf0_0;  alias, 1 drivers
v000001b5e3110d40_0 .net "ID_rs2_ind", 4 0, v000001b5e3133e50_0;  alias, 1 drivers
v000001b5e3111ba0_0 .net "clk", 0 0, L_000001b5e3145780;  1 drivers
v000001b5e3111c40_0 .net "rst", 0 0, v000001b5e31406f0_0;  alias, 1 drivers
E_000001b5e3089590 .event posedge, v000001b5e3102de0_0, v000001b5e3111ba0_0;
S_000001b5e3110030 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000001b5e2ed9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000001b5e3114e10 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b5e3114e48 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b5e3114e80 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b5e3114eb8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b5e3114ef0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b5e3114f28 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b5e3114f60 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b5e3114f98 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b5e3114fd0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b5e3115008 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b5e3115040 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b5e3115078 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b5e31150b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b5e31150e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b5e3115120 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b5e3115158 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b5e3115190 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b5e31151c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b5e3115200 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b5e3115238 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b5e3115270 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b5e31152a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b5e31152e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b5e3115318 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b5e3115350 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b5e3110e80_0 .net "EX1_ALU_OPER1", 31 0, L_000001b5e3145e80;  alias, 1 drivers
v000001b5e3110f20_0 .net "EX1_ALU_OPER2", 31 0, L_000001b5e31ab620;  alias, 1 drivers
v000001b5e3111ce0_0 .net "EX1_PC", 31 0, v000001b5e3112b40_0;  alias, 1 drivers
v000001b5e3110fc0_0 .net "EX1_PFC_to_IF", 31 0, L_000001b5e313d270;  alias, 1 drivers
v000001b5e3112280_0 .net "EX1_forward_to_B", 31 0, v000001b5e3111600_0;  alias, 1 drivers
v000001b5e3113ae0_0 .net "EX1_is_beq", 0 0, v000001b5e3112d20_0;  alias, 1 drivers
v000001b5e3114300_0 .net "EX1_is_bne", 0 0, v000001b5e3112460_0;  alias, 1 drivers
v000001b5e31141c0_0 .net "EX1_is_jal", 0 0, v000001b5e3111100_0;  alias, 1 drivers
v000001b5e3113400_0 .net "EX1_is_jr", 0 0, v000001b5e3111240_0;  alias, 1 drivers
v000001b5e3114760_0 .net "EX1_is_oper2_immed", 0 0, v000001b5e3112500_0;  alias, 1 drivers
v000001b5e3113360_0 .net "EX1_memread", 0 0, v000001b5e3112a00_0;  alias, 1 drivers
v000001b5e31134a0_0 .net "EX1_memwrite", 0 0, v000001b5e31120a0_0;  alias, 1 drivers
v000001b5e3113fe0_0 .net "EX1_opcode", 11 0, v000001b5e31125a0_0;  alias, 1 drivers
v000001b5e3113d60_0 .net "EX1_predicted", 0 0, v000001b5e31112e0_0;  alias, 1 drivers
v000001b5e3113b80_0 .net "EX1_rd_ind", 4 0, v000001b5e3111380_0;  alias, 1 drivers
v000001b5e3113900_0 .net "EX1_rd_indzero", 0 0, v000001b5e3111e20_0;  alias, 1 drivers
v000001b5e3113540_0 .net "EX1_regwrite", 0 0, v000001b5e3111b00_0;  alias, 1 drivers
v000001b5e31143a0_0 .net "EX1_rs1", 31 0, v000001b5e31116a0_0;  alias, 1 drivers
v000001b5e3113f40_0 .net "EX1_rs1_ind", 4 0, v000001b5e3112dc0_0;  alias, 1 drivers
v000001b5e3114120_0 .net "EX1_rs2_ind", 4 0, v000001b5e31114c0_0;  alias, 1 drivers
v000001b5e31130e0_0 .net "EX1_rs2_out", 31 0, L_000001b5e31ab3f0;  alias, 1 drivers
v000001b5e3113ea0_0 .var "EX2_ALU_OPER1", 31 0;
v000001b5e3113860_0 .var "EX2_ALU_OPER2", 31 0;
v000001b5e3114440_0 .var "EX2_PC", 31 0;
v000001b5e31144e0_0 .var "EX2_PFC_to_IF", 31 0;
v000001b5e3114260_0 .var "EX2_forward_to_B", 31 0;
v000001b5e3114580_0 .var "EX2_is_beq", 0 0;
v000001b5e3114620_0 .var "EX2_is_bne", 0 0;
v000001b5e31139a0_0 .var "EX2_is_jal", 0 0;
v000001b5e31146c0_0 .var "EX2_is_jr", 0 0;
v000001b5e3113180_0 .var "EX2_is_oper2_immed", 0 0;
v000001b5e3113220_0 .var "EX2_memread", 0 0;
v000001b5e31132c0_0 .var "EX2_memwrite", 0 0;
v000001b5e31135e0_0 .var "EX2_opcode", 11 0;
v000001b5e3113c20_0 .var "EX2_predicted", 0 0;
v000001b5e3113680_0 .var "EX2_rd_ind", 4 0;
v000001b5e3113720_0 .var "EX2_rd_indzero", 0 0;
v000001b5e3113e00_0 .var "EX2_regwrite", 0 0;
v000001b5e31137c0_0 .var "EX2_rs1", 31 0;
v000001b5e3113cc0_0 .var "EX2_rs1_ind", 4 0;
v000001b5e3113a40_0 .var "EX2_rs2_ind", 4 0;
v000001b5e3114080_0 .var "EX2_rs2_out", 31 0;
v000001b5e311a710_0 .net "FLUSH", 0 0, v000001b5e311c470_0;  alias, 1 drivers
v000001b5e311aa30_0 .net "clk", 0 0, L_000001b5e31aa6d0;  1 drivers
v000001b5e311aad0_0 .net "rst", 0 0, v000001b5e31406f0_0;  alias, 1 drivers
E_000001b5e3088d90 .event posedge, v000001b5e3102de0_0, v000001b5e311aa30_0;
S_000001b5e310fb80 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000001b5e2ed9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000001b5e311d3a0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b5e311d3d8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b5e311d410 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b5e311d448 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b5e311d480 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b5e311d4b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b5e311d4f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b5e311d528 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b5e311d560 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b5e311d598 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b5e311d5d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b5e311d608 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b5e311d640 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b5e311d678 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b5e311d6b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b5e311d6e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b5e311d720 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b5e311d758 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b5e311d790 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b5e311d7c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b5e311d800 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b5e311d838 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b5e311d870 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b5e311d8a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b5e311d8e0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001b5e3144ad0 .functor OR 1, L_000001b5e3142ef0, L_000001b5e31432b0, C4<0>, C4<0>;
L_000001b5e3145b00 .functor AND 1, L_000001b5e3144ad0, L_000001b5e3144b40, C4<1>, C4<1>;
L_000001b5e31449f0 .functor OR 1, L_000001b5e3142ef0, L_000001b5e31432b0, C4<0>, C4<0>;
L_000001b5e31457f0 .functor AND 1, L_000001b5e31449f0, L_000001b5e3144b40, C4<1>, C4<1>;
L_000001b5e3144440 .functor OR 1, L_000001b5e3142ef0, L_000001b5e31432b0, C4<0>, C4<0>;
L_000001b5e3145be0 .functor AND 1, L_000001b5e3144440, v000001b5e311bd90_0, C4<1>, C4<1>;
v000001b5e3118190_0 .net "EX1_memread", 0 0, v000001b5e3112a00_0;  alias, 1 drivers
v000001b5e31187d0_0 .net "EX1_opcode", 11 0, v000001b5e31125a0_0;  alias, 1 drivers
v000001b5e31199f0_0 .net "EX1_rd_ind", 4 0, v000001b5e3111380_0;  alias, 1 drivers
v000001b5e311a2b0_0 .net "EX1_rd_indzero", 0 0, v000001b5e3111e20_0;  alias, 1 drivers
v000001b5e3118f50_0 .net "EX2_memread", 0 0, v000001b5e3113220_0;  alias, 1 drivers
v000001b5e3118e10_0 .net "EX2_opcode", 11 0, v000001b5e31135e0_0;  alias, 1 drivers
v000001b5e3117d30_0 .net "EX2_rd_ind", 4 0, v000001b5e3113680_0;  alias, 1 drivers
v000001b5e3118ff0_0 .net "EX2_rd_indzero", 0 0, v000001b5e3113720_0;  alias, 1 drivers
v000001b5e3119090_0 .net "ID_EX1_flush", 0 0, v000001b5e311c330_0;  alias, 1 drivers
v000001b5e311a030_0 .net "ID_EX2_flush", 0 0, v000001b5e311c470_0;  alias, 1 drivers
v000001b5e31193b0_0 .net "ID_is_beq", 0 0, L_000001b5e3142ef0;  alias, 1 drivers
v000001b5e3118050_0 .net "ID_is_bne", 0 0, L_000001b5e31432b0;  alias, 1 drivers
v000001b5e31189b0_0 .net "ID_is_j", 0 0, L_000001b5e3143850;  alias, 1 drivers
v000001b5e3118690_0 .net "ID_is_jal", 0 0, L_000001b5e3143a30;  alias, 1 drivers
v000001b5e311a210_0 .net "ID_is_jr", 0 0, L_000001b5e3143350;  alias, 1 drivers
v000001b5e3117c90_0 .net "ID_opcode", 11 0, v000001b5e31320f0_0;  alias, 1 drivers
v000001b5e3118b90_0 .net "ID_rs1_ind", 4 0, v000001b5e3132230_0;  alias, 1 drivers
v000001b5e3118870_0 .net "ID_rs2_ind", 4 0, v000001b5e3133e50_0;  alias, 1 drivers
v000001b5e3118a50_0 .net "IF_ID_flush", 0 0, v000001b5e311d2d0_0;  alias, 1 drivers
v000001b5e31194f0_0 .net "IF_ID_write", 0 0, v000001b5e311cdd0_0;  alias, 1 drivers
v000001b5e311a350_0 .net "PC_src", 2 0, L_000001b5e3142810;  alias, 1 drivers
v000001b5e3118eb0_0 .net "PFC_to_EX", 31 0, L_000001b5e31424f0;  alias, 1 drivers
v000001b5e3119bd0_0 .net "PFC_to_IF", 31 0, L_000001b5e3143710;  alias, 1 drivers
v000001b5e3119130_0 .net "WB_rd_ind", 4 0, v000001b5e3135250_0;  alias, 1 drivers
v000001b5e311a0d0_0 .net "Wrong_prediction", 0 0, L_000001b5e31abe70;  alias, 1 drivers
v000001b5e3119450_0 .net *"_ivl_11", 0 0, L_000001b5e31457f0;  1 drivers
v000001b5e31180f0_0 .net *"_ivl_13", 9 0, L_000001b5e31435d0;  1 drivers
v000001b5e3119630_0 .net *"_ivl_15", 9 0, L_000001b5e3141410;  1 drivers
v000001b5e3119270_0 .net *"_ivl_16", 9 0, L_000001b5e3142bd0;  1 drivers
v000001b5e311a170_0 .net *"_ivl_19", 9 0, L_000001b5e3142310;  1 drivers
v000001b5e31191d0_0 .net *"_ivl_20", 9 0, L_000001b5e3142630;  1 drivers
v000001b5e3119590_0 .net *"_ivl_25", 0 0, L_000001b5e3144440;  1 drivers
v000001b5e3118230_0 .net *"_ivl_27", 0 0, L_000001b5e3145be0;  1 drivers
v000001b5e3118af0_0 .net *"_ivl_29", 9 0, L_000001b5e31423b0;  1 drivers
v000001b5e3118c30_0 .net *"_ivl_3", 0 0, L_000001b5e3144ad0;  1 drivers
L_000001b5e31601f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000001b5e3117bf0_0 .net/2u *"_ivl_30", 9 0, L_000001b5e31601f0;  1 drivers
v000001b5e3119310_0 .net *"_ivl_32", 9 0, L_000001b5e3143170;  1 drivers
v000001b5e3118910_0 .net *"_ivl_35", 9 0, L_000001b5e3142770;  1 drivers
v000001b5e3119a90_0 .net *"_ivl_37", 9 0, L_000001b5e3142c70;  1 drivers
v000001b5e3119b30_0 .net *"_ivl_38", 9 0, L_000001b5e3143670;  1 drivers
v000001b5e31196d0_0 .net *"_ivl_40", 9 0, L_000001b5e3142450;  1 drivers
L_000001b5e3160238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b5e3119c70_0 .net/2s *"_ivl_45", 21 0, L_000001b5e3160238;  1 drivers
L_000001b5e3160280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b5e31182d0_0 .net/2s *"_ivl_50", 21 0, L_000001b5e3160280;  1 drivers
v000001b5e3119d10_0 .net *"_ivl_9", 0 0, L_000001b5e31449f0;  1 drivers
v000001b5e3117dd0_0 .net "clk", 0 0, L_000001b5e3081110;  alias, 1 drivers
v000001b5e3119f90_0 .net "forward_to_B", 31 0, L_000001b5e3142270;  alias, 1 drivers
v000001b5e3119770_0 .net "imm", 31 0, v000001b5e3116110_0;  1 drivers
v000001b5e3118730_0 .net "inst", 31 0, v000001b5e3119e50_0;  alias, 1 drivers
v000001b5e3117e70_0 .net "is_branch_and_taken", 0 0, L_000001b5e3145b00;  alias, 1 drivers
v000001b5e3118410_0 .net "is_oper2_immed", 0 0, L_000001b5e3144c20;  alias, 1 drivers
v000001b5e3117f10_0 .net "mem_read", 0 0, L_000001b5e3143cb0;  alias, 1 drivers
v000001b5e3117fb0_0 .net "mem_write", 0 0, L_000001b5e3143f30;  alias, 1 drivers
v000001b5e3118370_0 .net "pc", 31 0, v000001b5e3119ef0_0;  alias, 1 drivers
v000001b5e31184b0_0 .net "pc_write", 0 0, v000001b5e311d230_0;  alias, 1 drivers
v000001b5e3118550_0 .net "predicted", 0 0, L_000001b5e3144b40;  1 drivers
v000001b5e3119810_0 .net "predicted_to_EX", 0 0, v000001b5e311bd90_0;  alias, 1 drivers
v000001b5e31185f0_0 .net "reg_write", 0 0, L_000001b5e3143e90;  alias, 1 drivers
v000001b5e3118cd0_0 .net "reg_write_from_wb", 0 0, v000001b5e3134fd0_0;  alias, 1 drivers
v000001b5e3118d70_0 .net "rs1", 31 0, v000001b5e3116570_0;  alias, 1 drivers
v000001b5e31198b0_0 .net "rs2", 31 0, v000001b5e3116cf0_0;  alias, 1 drivers
v000001b5e3119950_0 .net "rst", 0 0, v000001b5e31406f0_0;  alias, 1 drivers
v000001b5e3119db0_0 .net "wr_reg_data", 31 0, L_000001b5e31cb060;  alias, 1 drivers
L_000001b5e3142270 .functor MUXZ 32, v000001b5e3116cf0_0, v000001b5e3116110_0, L_000001b5e3144c20, C4<>;
L_000001b5e31435d0 .part v000001b5e3119ef0_0, 0, 10;
L_000001b5e3141410 .part v000001b5e3119e50_0, 0, 10;
L_000001b5e3142bd0 .arith/sum 10, L_000001b5e31435d0, L_000001b5e3141410;
L_000001b5e3142310 .part v000001b5e3119e50_0, 0, 10;
L_000001b5e3142630 .functor MUXZ 10, L_000001b5e3142310, L_000001b5e3142bd0, L_000001b5e31457f0, C4<>;
L_000001b5e31423b0 .part v000001b5e3119ef0_0, 0, 10;
L_000001b5e3143170 .arith/sum 10, L_000001b5e31423b0, L_000001b5e31601f0;
L_000001b5e3142770 .part v000001b5e3119ef0_0, 0, 10;
L_000001b5e3142c70 .part v000001b5e3119e50_0, 0, 10;
L_000001b5e3143670 .arith/sum 10, L_000001b5e3142770, L_000001b5e3142c70;
L_000001b5e3142450 .functor MUXZ 10, L_000001b5e3143670, L_000001b5e3143170, L_000001b5e3145be0, C4<>;
L_000001b5e3143710 .concat8 [ 10 22 0 0], L_000001b5e3142630, L_000001b5e3160238;
L_000001b5e31424f0 .concat8 [ 10 22 0 0], L_000001b5e3142450, L_000001b5e3160280;
S_000001b5e3110670 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000001b5e310fb80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000001b5e311d920 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b5e311d958 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b5e311d990 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b5e311d9c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b5e311da00 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b5e311da38 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b5e311da70 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b5e311daa8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b5e311dae0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b5e311db18 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b5e311db50 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b5e311db88 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b5e311dbc0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b5e311dbf8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b5e311dc30 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b5e311dc68 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b5e311dca0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b5e311dcd8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b5e311dd10 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b5e311dd48 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b5e311dd80 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b5e311ddb8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b5e311ddf0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b5e311de28 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b5e311de60 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001b5e3145550 .functor OR 1, L_000001b5e3144b40, L_000001b5e3141050, C4<0>, C4<0>;
L_000001b5e31440c0 .functor OR 1, L_000001b5e3145550, L_000001b5e31410f0, C4<0>, C4<0>;
v000001b5e311b4d0_0 .net "EX1_opcode", 11 0, v000001b5e31125a0_0;  alias, 1 drivers
v000001b5e311af30_0 .net "EX2_opcode", 11 0, v000001b5e31135e0_0;  alias, 1 drivers
v000001b5e311b750_0 .net "ID_opcode", 11 0, v000001b5e31320f0_0;  alias, 1 drivers
v000001b5e311acb0_0 .net "PC_src", 2 0, L_000001b5e3142810;  alias, 1 drivers
v000001b5e311c510_0 .net "Wrong_prediction", 0 0, L_000001b5e31abe70;  alias, 1 drivers
L_000001b5e31603e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001b5e311c790_0 .net/2u *"_ivl_0", 2 0, L_000001b5e31603e8;  1 drivers
v000001b5e311bed0_0 .net *"_ivl_10", 0 0, L_000001b5e31417d0;  1 drivers
L_000001b5e3160508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001b5e311c6f0_0 .net/2u *"_ivl_12", 2 0, L_000001b5e3160508;  1 drivers
L_000001b5e3160550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001b5e311ad50_0 .net/2u *"_ivl_14", 11 0, L_000001b5e3160550;  1 drivers
v000001b5e311adf0_0 .net *"_ivl_16", 0 0, L_000001b5e3141050;  1 drivers
v000001b5e311a670_0 .net *"_ivl_19", 0 0, L_000001b5e3145550;  1 drivers
L_000001b5e3160430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000001b5e311c290_0 .net/2u *"_ivl_2", 11 0, L_000001b5e3160430;  1 drivers
L_000001b5e3160598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001b5e311c970_0 .net/2u *"_ivl_20", 11 0, L_000001b5e3160598;  1 drivers
v000001b5e311a7b0_0 .net *"_ivl_22", 0 0, L_000001b5e31410f0;  1 drivers
v000001b5e311afd0_0 .net *"_ivl_25", 0 0, L_000001b5e31440c0;  1 drivers
L_000001b5e31605e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001b5e311cb50_0 .net/2u *"_ivl_26", 2 0, L_000001b5e31605e0;  1 drivers
L_000001b5e3160628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001b5e311b570_0 .net/2u *"_ivl_28", 2 0, L_000001b5e3160628;  1 drivers
v000001b5e311b070_0 .net *"_ivl_30", 2 0, L_000001b5e3141d70;  1 drivers
v000001b5e311b110_0 .net *"_ivl_32", 2 0, L_000001b5e3141e10;  1 drivers
v000001b5e311b7f0_0 .net *"_ivl_34", 2 0, L_000001b5e3142950;  1 drivers
v000001b5e311b1b0_0 .net *"_ivl_4", 0 0, L_000001b5e3141cd0;  1 drivers
L_000001b5e3160478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001b5e311ca10_0 .net/2u *"_ivl_6", 2 0, L_000001b5e3160478;  1 drivers
L_000001b5e31604c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001b5e311b890_0 .net/2u *"_ivl_8", 11 0, L_000001b5e31604c0;  1 drivers
v000001b5e311bb10_0 .net "clk", 0 0, L_000001b5e3081110;  alias, 1 drivers
v000001b5e311c150_0 .net "predicted", 0 0, L_000001b5e3144b40;  alias, 1 drivers
v000001b5e311b930_0 .net "predicted_to_EX", 0 0, v000001b5e311bd90_0;  alias, 1 drivers
v000001b5e311c1f0_0 .net "rst", 0 0, v000001b5e31406f0_0;  alias, 1 drivers
v000001b5e311c5b0_0 .net "state", 1 0, v000001b5e311b2f0_0;  1 drivers
L_000001b5e3141cd0 .cmp/eq 12, v000001b5e31320f0_0, L_000001b5e3160430;
L_000001b5e31417d0 .cmp/eq 12, v000001b5e31125a0_0, L_000001b5e31604c0;
L_000001b5e3141050 .cmp/eq 12, v000001b5e31320f0_0, L_000001b5e3160550;
L_000001b5e31410f0 .cmp/eq 12, v000001b5e31320f0_0, L_000001b5e3160598;
L_000001b5e3141d70 .functor MUXZ 3, L_000001b5e3160628, L_000001b5e31605e0, L_000001b5e31440c0, C4<>;
L_000001b5e3141e10 .functor MUXZ 3, L_000001b5e3141d70, L_000001b5e3160508, L_000001b5e31417d0, C4<>;
L_000001b5e3142950 .functor MUXZ 3, L_000001b5e3141e10, L_000001b5e3160478, L_000001b5e3141cd0, C4<>;
L_000001b5e3142810 .functor MUXZ 3, L_000001b5e3142950, L_000001b5e31603e8, L_000001b5e31abe70, C4<>;
S_000001b5e31101c0 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000001b5e3110670;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000001b5e311dea0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b5e311ded8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b5e311df10 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b5e311df48 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b5e311df80 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b5e311dfb8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b5e311dff0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b5e311e028 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b5e311e060 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b5e311e098 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b5e311e0d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b5e311e108 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b5e311e140 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b5e311e178 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b5e311e1b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b5e311e1e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b5e311e220 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b5e311e258 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b5e311e290 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b5e311e2c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b5e311e300 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b5e311e338 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b5e311e370 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b5e311e3a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b5e311e3e0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001b5e3145470 .functor OR 1, L_000001b5e3141c30, L_000001b5e3142590, C4<0>, C4<0>;
L_000001b5e3144050 .functor OR 1, L_000001b5e31415f0, L_000001b5e31437b0, C4<0>, C4<0>;
L_000001b5e31450f0 .functor AND 1, L_000001b5e3145470, L_000001b5e3144050, C4<1>, C4<1>;
L_000001b5e31454e0 .functor NOT 1, L_000001b5e31450f0, C4<0>, C4<0>, C4<0>;
L_000001b5e3144c90 .functor OR 1, v000001b5e31406f0_0, L_000001b5e31454e0, C4<0>, C4<0>;
L_000001b5e3144b40 .functor NOT 1, L_000001b5e3144c90, C4<0>, C4<0>, C4<0>;
v000001b5e311a490_0 .net "EX_opcode", 11 0, v000001b5e31135e0_0;  alias, 1 drivers
v000001b5e311a5d0_0 .net "ID_opcode", 11 0, v000001b5e31320f0_0;  alias, 1 drivers
v000001b5e311a990_0 .net "Wrong_prediction", 0 0, L_000001b5e31abe70;  alias, 1 drivers
L_000001b5e31602c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001b5e311b390_0 .net/2u *"_ivl_0", 11 0, L_000001b5e31602c8;  1 drivers
L_000001b5e3160358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001b5e311b610_0 .net/2u *"_ivl_10", 1 0, L_000001b5e3160358;  1 drivers
v000001b5e311b6b0_0 .net *"_ivl_12", 0 0, L_000001b5e31415f0;  1 drivers
L_000001b5e31603a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001b5e311a530_0 .net/2u *"_ivl_14", 1 0, L_000001b5e31603a0;  1 drivers
v000001b5e311c0b0_0 .net *"_ivl_16", 0 0, L_000001b5e31437b0;  1 drivers
v000001b5e311ab70_0 .net *"_ivl_19", 0 0, L_000001b5e3144050;  1 drivers
v000001b5e311cab0_0 .net *"_ivl_2", 0 0, L_000001b5e3141c30;  1 drivers
v000001b5e311a8f0_0 .net *"_ivl_21", 0 0, L_000001b5e31450f0;  1 drivers
v000001b5e311a850_0 .net *"_ivl_22", 0 0, L_000001b5e31454e0;  1 drivers
v000001b5e311be30_0 .net *"_ivl_25", 0 0, L_000001b5e3144c90;  1 drivers
L_000001b5e3160310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001b5e311ba70_0 .net/2u *"_ivl_4", 11 0, L_000001b5e3160310;  1 drivers
v000001b5e311c830_0 .net *"_ivl_6", 0 0, L_000001b5e3142590;  1 drivers
v000001b5e311b250_0 .net *"_ivl_9", 0 0, L_000001b5e3145470;  1 drivers
v000001b5e311ac10_0 .net "clk", 0 0, L_000001b5e3081110;  alias, 1 drivers
v000001b5e311c3d0_0 .net "predicted", 0 0, L_000001b5e3144b40;  alias, 1 drivers
v000001b5e311bd90_0 .var "predicted_to_EX", 0 0;
v000001b5e311ae90_0 .net "rst", 0 0, v000001b5e31406f0_0;  alias, 1 drivers
v000001b5e311b2f0_0 .var "state", 1 0;
E_000001b5e3089690 .event posedge, v000001b5e311ac10_0, v000001b5e3102de0_0;
L_000001b5e3141c30 .cmp/eq 12, v000001b5e31320f0_0, L_000001b5e31602c8;
L_000001b5e3142590 .cmp/eq 12, v000001b5e31320f0_0, L_000001b5e3160310;
L_000001b5e31415f0 .cmp/eq 2, v000001b5e311b2f0_0, L_000001b5e3160358;
L_000001b5e31437b0 .cmp/eq 2, v000001b5e311b2f0_0, L_000001b5e31603a0;
S_000001b5e310f860 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000001b5e310fb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000001b5e3128440 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b5e3128478 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b5e31284b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b5e31284e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b5e3128520 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b5e3128558 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b5e3128590 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b5e31285c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b5e3128600 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b5e3128638 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b5e3128670 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b5e31286a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b5e31286e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b5e3128718 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b5e3128750 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b5e3128788 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b5e31287c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b5e31287f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b5e3128830 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b5e3128868 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b5e31288a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b5e31288d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b5e3128910 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b5e3128948 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b5e3128980 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b5e311b9d0_0 .net "EX1_memread", 0 0, v000001b5e3112a00_0;  alias, 1 drivers
v000001b5e311bbb0_0 .net "EX1_rd_ind", 4 0, v000001b5e3111380_0;  alias, 1 drivers
v000001b5e311bc50_0 .net "EX1_rd_indzero", 0 0, v000001b5e3111e20_0;  alias, 1 drivers
v000001b5e311bcf0_0 .net "EX2_memread", 0 0, v000001b5e3113220_0;  alias, 1 drivers
v000001b5e311bf70_0 .net "EX2_rd_ind", 4 0, v000001b5e3113680_0;  alias, 1 drivers
v000001b5e311c010_0 .net "EX2_rd_indzero", 0 0, v000001b5e3113720_0;  alias, 1 drivers
v000001b5e311c330_0 .var "ID_EX1_flush", 0 0;
v000001b5e311c470_0 .var "ID_EX2_flush", 0 0;
v000001b5e311c650_0 .net "ID_opcode", 11 0, v000001b5e31320f0_0;  alias, 1 drivers
v000001b5e311c8d0_0 .net "ID_rs1_ind", 4 0, v000001b5e3132230_0;  alias, 1 drivers
v000001b5e311a3f0_0 .net "ID_rs2_ind", 4 0, v000001b5e3133e50_0;  alias, 1 drivers
v000001b5e311cdd0_0 .var "IF_ID_Write", 0 0;
v000001b5e311d2d0_0 .var "IF_ID_flush", 0 0;
v000001b5e311d230_0 .var "PC_Write", 0 0;
v000001b5e311d0f0_0 .net "Wrong_prediction", 0 0, L_000001b5e31abe70;  alias, 1 drivers
E_000001b5e30888d0/0 .event anyedge, v000001b5e3107bb0_0, v000001b5e3112a00_0, v000001b5e3111e20_0, v000001b5e3111920_0;
E_000001b5e30888d0/1 .event anyedge, v000001b5e3111380_0, v000001b5e3110d40_0, v000001b5e3026b30_0, v000001b5e3113720_0;
E_000001b5e30888d0/2 .event anyedge, v000001b5e31011c0_0, v000001b5e31126e0_0;
E_000001b5e30888d0 .event/or E_000001b5e30888d0/0, E_000001b5e30888d0/1, E_000001b5e30888d0/2;
S_000001b5e310f090 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000001b5e310fb80;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000001b5e31289c0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b5e31289f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b5e3128a30 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b5e3128a68 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b5e3128aa0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b5e3128ad8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b5e3128b10 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b5e3128b48 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b5e3128b80 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b5e3128bb8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b5e3128bf0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b5e3128c28 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b5e3128c60 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b5e3128c98 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b5e3128cd0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b5e3128d08 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b5e3128d40 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b5e3128d78 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b5e3128db0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b5e3128de8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b5e3128e20 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b5e3128e58 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b5e3128e90 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b5e3128ec8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b5e3128f00 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001b5e3144830 .functor OR 1, L_000001b5e31426d0, L_000001b5e3141870, C4<0>, C4<0>;
L_000001b5e31455c0 .functor OR 1, L_000001b5e3144830, L_000001b5e3141eb0, C4<0>, C4<0>;
L_000001b5e31456a0 .functor OR 1, L_000001b5e31455c0, L_000001b5e3141910, C4<0>, C4<0>;
L_000001b5e3144bb0 .functor OR 1, L_000001b5e31456a0, L_000001b5e3141f50, C4<0>, C4<0>;
L_000001b5e3144fa0 .functor OR 1, L_000001b5e3144bb0, L_000001b5e3143210, C4<0>, C4<0>;
L_000001b5e3144130 .functor OR 1, L_000001b5e3144fa0, L_000001b5e31429f0, C4<0>, C4<0>;
L_000001b5e3144d70 .functor OR 1, L_000001b5e3144130, L_000001b5e3142d10, C4<0>, C4<0>;
L_000001b5e3144c20 .functor OR 1, L_000001b5e3144d70, L_000001b5e3142db0, C4<0>, C4<0>;
L_000001b5e3144280 .functor OR 1, L_000001b5e3143ad0, L_000001b5e3143b70, C4<0>, C4<0>;
L_000001b5e3145710 .functor OR 1, L_000001b5e3144280, L_000001b5e3143c10, C4<0>, C4<0>;
L_000001b5e3144590 .functor OR 1, L_000001b5e3145710, L_000001b5e31438f0, C4<0>, C4<0>;
L_000001b5e3144670 .functor OR 1, L_000001b5e3144590, L_000001b5e3143990, C4<0>, C4<0>;
v000001b5e311d190_0 .net "ID_opcode", 11 0, v000001b5e31320f0_0;  alias, 1 drivers
L_000001b5e3160670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000001b5e311cf10_0 .net/2u *"_ivl_0", 11 0, L_000001b5e3160670;  1 drivers
L_000001b5e3160700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000001b5e311cfb0_0 .net/2u *"_ivl_10", 11 0, L_000001b5e3160700;  1 drivers
L_000001b5e3160bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001b5e311cc90_0 .net/2u *"_ivl_102", 11 0, L_000001b5e3160bc8;  1 drivers
L_000001b5e3160c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001b5e311cbf0_0 .net/2u *"_ivl_106", 11 0, L_000001b5e3160c10;  1 drivers
v000001b5e311ce70_0 .net *"_ivl_12", 0 0, L_000001b5e3141eb0;  1 drivers
v000001b5e311cd30_0 .net *"_ivl_15", 0 0, L_000001b5e31455c0;  1 drivers
L_000001b5e3160748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000001b5e311d050_0 .net/2u *"_ivl_16", 11 0, L_000001b5e3160748;  1 drivers
v000001b5e3115e90_0 .net *"_ivl_18", 0 0, L_000001b5e3141910;  1 drivers
v000001b5e3117470_0 .net *"_ivl_2", 0 0, L_000001b5e31426d0;  1 drivers
v000001b5e31155d0_0 .net *"_ivl_21", 0 0, L_000001b5e31456a0;  1 drivers
L_000001b5e3160790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001b5e31176f0_0 .net/2u *"_ivl_22", 11 0, L_000001b5e3160790;  1 drivers
v000001b5e3115670_0 .net *"_ivl_24", 0 0, L_000001b5e3141f50;  1 drivers
v000001b5e31175b0_0 .net *"_ivl_27", 0 0, L_000001b5e3144bb0;  1 drivers
L_000001b5e31607d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001b5e31171f0_0 .net/2u *"_ivl_28", 11 0, L_000001b5e31607d8;  1 drivers
v000001b5e3117ab0_0 .net *"_ivl_30", 0 0, L_000001b5e3143210;  1 drivers
v000001b5e31169d0_0 .net *"_ivl_33", 0 0, L_000001b5e3144fa0;  1 drivers
L_000001b5e3160820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001b5e3115530_0 .net/2u *"_ivl_34", 11 0, L_000001b5e3160820;  1 drivers
v000001b5e31170b0_0 .net *"_ivl_36", 0 0, L_000001b5e31429f0;  1 drivers
v000001b5e3115990_0 .net *"_ivl_39", 0 0, L_000001b5e3144130;  1 drivers
L_000001b5e31606b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000001b5e3117830_0 .net/2u *"_ivl_4", 11 0, L_000001b5e31606b8;  1 drivers
L_000001b5e3160868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000001b5e31158f0_0 .net/2u *"_ivl_40", 11 0, L_000001b5e3160868;  1 drivers
v000001b5e31161b0_0 .net *"_ivl_42", 0 0, L_000001b5e3142d10;  1 drivers
v000001b5e3116e30_0 .net *"_ivl_45", 0 0, L_000001b5e3144d70;  1 drivers
L_000001b5e31608b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000001b5e3116a70_0 .net/2u *"_ivl_46", 11 0, L_000001b5e31608b0;  1 drivers
v000001b5e31178d0_0 .net *"_ivl_48", 0 0, L_000001b5e3142db0;  1 drivers
L_000001b5e31608f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001b5e3116250_0 .net/2u *"_ivl_52", 11 0, L_000001b5e31608f8;  1 drivers
L_000001b5e3160940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001b5e3117510_0 .net/2u *"_ivl_56", 11 0, L_000001b5e3160940;  1 drivers
v000001b5e3115a30_0 .net *"_ivl_6", 0 0, L_000001b5e3141870;  1 drivers
L_000001b5e3160988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001b5e3116ed0_0 .net/2u *"_ivl_60", 11 0, L_000001b5e3160988;  1 drivers
L_000001b5e31609d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001b5e3117150_0 .net/2u *"_ivl_64", 11 0, L_000001b5e31609d0;  1 drivers
L_000001b5e3160a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001b5e31167f0_0 .net/2u *"_ivl_68", 11 0, L_000001b5e3160a18;  1 drivers
L_000001b5e3160a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001b5e3115850_0 .net/2u *"_ivl_72", 11 0, L_000001b5e3160a60;  1 drivers
v000001b5e31173d0_0 .net *"_ivl_74", 0 0, L_000001b5e3143ad0;  1 drivers
L_000001b5e3160aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001b5e3116d90_0 .net/2u *"_ivl_76", 11 0, L_000001b5e3160aa8;  1 drivers
v000001b5e3117010_0 .net *"_ivl_78", 0 0, L_000001b5e3143b70;  1 drivers
v000001b5e3116430_0 .net *"_ivl_81", 0 0, L_000001b5e3144280;  1 drivers
L_000001b5e3160af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001b5e3117790_0 .net/2u *"_ivl_82", 11 0, L_000001b5e3160af0;  1 drivers
v000001b5e3117970_0 .net *"_ivl_84", 0 0, L_000001b5e3143c10;  1 drivers
v000001b5e3115fd0_0 .net *"_ivl_87", 0 0, L_000001b5e3145710;  1 drivers
L_000001b5e3160b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001b5e3117a10_0 .net/2u *"_ivl_88", 11 0, L_000001b5e3160b38;  1 drivers
v000001b5e31164d0_0 .net *"_ivl_9", 0 0, L_000001b5e3144830;  1 drivers
v000001b5e3115f30_0 .net *"_ivl_90", 0 0, L_000001b5e31438f0;  1 drivers
v000001b5e3116f70_0 .net *"_ivl_93", 0 0, L_000001b5e3144590;  1 drivers
L_000001b5e3160b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001b5e3116750_0 .net/2u *"_ivl_94", 11 0, L_000001b5e3160b80;  1 drivers
v000001b5e3117650_0 .net *"_ivl_96", 0 0, L_000001b5e3143990;  1 drivers
v000001b5e31162f0_0 .net *"_ivl_99", 0 0, L_000001b5e3144670;  1 drivers
v000001b5e3117b50_0 .net "is_beq", 0 0, L_000001b5e3142ef0;  alias, 1 drivers
v000001b5e31153f0_0 .net "is_bne", 0 0, L_000001b5e31432b0;  alias, 1 drivers
v000001b5e3115b70_0 .net "is_j", 0 0, L_000001b5e3143850;  alias, 1 drivers
v000001b5e3117290_0 .net "is_jal", 0 0, L_000001b5e3143a30;  alias, 1 drivers
v000001b5e3115490_0 .net "is_jr", 0 0, L_000001b5e3143350;  alias, 1 drivers
v000001b5e3115710_0 .net "is_oper2_immed", 0 0, L_000001b5e3144c20;  alias, 1 drivers
v000001b5e31157b0_0 .net "memread", 0 0, L_000001b5e3143cb0;  alias, 1 drivers
v000001b5e3115c10_0 .net "memwrite", 0 0, L_000001b5e3143f30;  alias, 1 drivers
v000001b5e3115ad0_0 .net "regwrite", 0 0, L_000001b5e3143e90;  alias, 1 drivers
L_000001b5e31426d0 .cmp/eq 12, v000001b5e31320f0_0, L_000001b5e3160670;
L_000001b5e3141870 .cmp/eq 12, v000001b5e31320f0_0, L_000001b5e31606b8;
L_000001b5e3141eb0 .cmp/eq 12, v000001b5e31320f0_0, L_000001b5e3160700;
L_000001b5e3141910 .cmp/eq 12, v000001b5e31320f0_0, L_000001b5e3160748;
L_000001b5e3141f50 .cmp/eq 12, v000001b5e31320f0_0, L_000001b5e3160790;
L_000001b5e3143210 .cmp/eq 12, v000001b5e31320f0_0, L_000001b5e31607d8;
L_000001b5e31429f0 .cmp/eq 12, v000001b5e31320f0_0, L_000001b5e3160820;
L_000001b5e3142d10 .cmp/eq 12, v000001b5e31320f0_0, L_000001b5e3160868;
L_000001b5e3142db0 .cmp/eq 12, v000001b5e31320f0_0, L_000001b5e31608b0;
L_000001b5e3142ef0 .cmp/eq 12, v000001b5e31320f0_0, L_000001b5e31608f8;
L_000001b5e31432b0 .cmp/eq 12, v000001b5e31320f0_0, L_000001b5e3160940;
L_000001b5e3143350 .cmp/eq 12, v000001b5e31320f0_0, L_000001b5e3160988;
L_000001b5e3143a30 .cmp/eq 12, v000001b5e31320f0_0, L_000001b5e31609d0;
L_000001b5e3143850 .cmp/eq 12, v000001b5e31320f0_0, L_000001b5e3160a18;
L_000001b5e3143ad0 .cmp/eq 12, v000001b5e31320f0_0, L_000001b5e3160a60;
L_000001b5e3143b70 .cmp/eq 12, v000001b5e31320f0_0, L_000001b5e3160aa8;
L_000001b5e3143c10 .cmp/eq 12, v000001b5e31320f0_0, L_000001b5e3160af0;
L_000001b5e31438f0 .cmp/eq 12, v000001b5e31320f0_0, L_000001b5e3160b38;
L_000001b5e3143990 .cmp/eq 12, v000001b5e31320f0_0, L_000001b5e3160b80;
L_000001b5e3143e90 .reduce/nor L_000001b5e3144670;
L_000001b5e3143cb0 .cmp/eq 12, v000001b5e31320f0_0, L_000001b5e3160bc8;
L_000001b5e3143f30 .cmp/eq 12, v000001b5e31320f0_0, L_000001b5e3160c10;
S_000001b5e310fea0 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000001b5e310fb80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001b5e3128f40 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b5e3128f78 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b5e3128fb0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b5e3128fe8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b5e3129020 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b5e3129058 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b5e3129090 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b5e31290c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b5e3129100 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b5e3129138 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b5e3129170 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b5e31291a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b5e31291e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b5e3129218 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b5e3129250 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b5e3129288 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b5e31292c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b5e31292f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b5e3129330 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b5e3129368 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b5e31293a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b5e31293d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b5e3129410 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b5e3129448 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b5e3129480 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b5e3116110_0 .var "Immed", 31 0;
v000001b5e3115cb0_0 .net "Inst", 31 0, v000001b5e3119e50_0;  alias, 1 drivers
v000001b5e3115d50_0 .net "opcode", 11 0, v000001b5e31320f0_0;  alias, 1 drivers
E_000001b5e3088910 .event anyedge, v000001b5e31126e0_0, v000001b5e3115cb0_0;
S_000001b5e310f6d0 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000001b5e310fb80;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000001b5e3116570_0 .var "Read_data1", 31 0;
v000001b5e3116cf0_0 .var "Read_data2", 31 0;
v000001b5e3116070_0 .net "Read_reg1", 4 0, v000001b5e3132230_0;  alias, 1 drivers
v000001b5e3116890_0 .net "Read_reg2", 4 0, v000001b5e3133e50_0;  alias, 1 drivers
v000001b5e3116390_0 .net "Write_data", 31 0, L_000001b5e31cb060;  alias, 1 drivers
v000001b5e3116610_0 .net "Write_en", 0 0, v000001b5e3134fd0_0;  alias, 1 drivers
v000001b5e31166b0_0 .net "Write_reg", 4 0, v000001b5e3135250_0;  alias, 1 drivers
v000001b5e3116930_0 .net "clk", 0 0, L_000001b5e3081110;  alias, 1 drivers
v000001b5e3116b10_0 .var/i "i", 31 0;
v000001b5e3116bb0 .array "reg_file", 0 31, 31 0;
v000001b5e3116c50_0 .net "rst", 0 0, v000001b5e31406f0_0;  alias, 1 drivers
E_000001b5e3088950 .event posedge, v000001b5e311ac10_0;
S_000001b5e310fd10 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000001b5e310f6d0;
 .timescale 0 0;
v000001b5e3117330_0 .var/i "i", 31 0;
S_000001b5e310f220 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000001b5e2ed9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001b5e31294c0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b5e31294f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b5e3129530 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b5e3129568 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b5e31295a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b5e31295d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b5e3129610 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b5e3129648 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b5e3129680 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b5e31296b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b5e31296f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b5e3129728 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b5e3129760 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b5e3129798 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b5e31297d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b5e3129808 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b5e3129840 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b5e3129878 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b5e31298b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b5e31298e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b5e3129920 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b5e3129958 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b5e3129990 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b5e31299c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b5e3129a00 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b5e3119e50_0 .var "ID_INST", 31 0;
v000001b5e3119ef0_0 .var "ID_PC", 31 0;
v000001b5e31320f0_0 .var "ID_opcode", 11 0;
v000001b5e3133f90_0 .var "ID_rd_ind", 4 0;
v000001b5e3132230_0 .var "ID_rs1_ind", 4 0;
v000001b5e3133e50_0 .var "ID_rs2_ind", 4 0;
v000001b5e3133590_0 .net "IF_FLUSH", 0 0, v000001b5e311d2d0_0;  alias, 1 drivers
v000001b5e3133db0_0 .net "IF_INST", 31 0, L_000001b5e3145630;  alias, 1 drivers
v000001b5e3131fb0_0 .net "IF_PC", 31 0, v000001b5e3133630_0;  alias, 1 drivers
v000001b5e31322d0_0 .net "clk", 0 0, L_000001b5e3145860;  1 drivers
v000001b5e3131c90_0 .net "if_id_Write", 0 0, v000001b5e311cdd0_0;  alias, 1 drivers
v000001b5e3133a90_0 .net "rst", 0 0, v000001b5e31406f0_0;  alias, 1 drivers
E_000001b5e30895d0 .event posedge, v000001b5e3102de0_0, v000001b5e31322d0_0;
S_000001b5e310f3b0 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000001b5e2ed9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000001b5e31363d0_0 .net "EX1_PFC", 31 0, L_000001b5e313d270;  alias, 1 drivers
v000001b5e31343f0_0 .net "EX2_PFC", 31 0, v000001b5e31144e0_0;  alias, 1 drivers
v000001b5e3136970_0 .net "ID_PFC", 31 0, L_000001b5e3143710;  alias, 1 drivers
v000001b5e3135570_0 .net "PC_src", 2 0, L_000001b5e3142810;  alias, 1 drivers
v000001b5e3134530_0 .net "PC_write", 0 0, v000001b5e311d230_0;  alias, 1 drivers
L_000001b5e3160088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b5e31348f0_0 .net/2u *"_ivl_0", 31 0, L_000001b5e3160088;  1 drivers
v000001b5e31356b0_0 .net "clk", 0 0, L_000001b5e3081110;  alias, 1 drivers
v000001b5e3134670_0 .net "inst", 31 0, L_000001b5e3145630;  alias, 1 drivers
v000001b5e3134e90_0 .net "inst_mem_in", 31 0, v000001b5e3133630_0;  alias, 1 drivers
v000001b5e3136330_0 .net "pc_reg_in", 31 0, L_000001b5e3144980;  1 drivers
v000001b5e3134350_0 .net "rst", 0 0, v000001b5e31406f0_0;  alias, 1 drivers
L_000001b5e31421d0 .arith/sum 32, v000001b5e3133630_0, L_000001b5e3160088;
S_000001b5e310ed70 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000001b5e310f3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000001b5e3145630 .functor BUFZ 32, L_000001b5e31428b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b5e3132d70_0 .net "Data_Out", 31 0, L_000001b5e3145630;  alias, 1 drivers
v000001b5e3132690 .array "InstMem", 0 1023, 31 0;
v000001b5e3133ef0_0 .net *"_ivl_0", 31 0, L_000001b5e31428b0;  1 drivers
v000001b5e3133130_0 .net *"_ivl_3", 9 0, L_000001b5e3142b30;  1 drivers
v000001b5e31324b0_0 .net *"_ivl_4", 11 0, L_000001b5e3141b90;  1 drivers
L_000001b5e31601a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b5e3133bd0_0 .net *"_ivl_7", 1 0, L_000001b5e31601a8;  1 drivers
v000001b5e31331d0_0 .net "addr", 31 0, v000001b5e3133630_0;  alias, 1 drivers
v000001b5e31334f0_0 .net "clk", 0 0, L_000001b5e3081110;  alias, 1 drivers
v000001b5e3132550_0 .var/i "i", 31 0;
L_000001b5e31428b0 .array/port v000001b5e3132690, L_000001b5e3141b90;
L_000001b5e3142b30 .part v000001b5e3133630_0, 0, 10;
L_000001b5e3141b90 .concat [ 10 2 0 0], L_000001b5e3142b30, L_000001b5e31601a8;
S_000001b5e310f540 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000001b5e310f3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001b5e3088a10 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000001b5e3133270_0 .net "DataIn", 31 0, L_000001b5e3144980;  alias, 1 drivers
v000001b5e3133630_0 .var "DataOut", 31 0;
v000001b5e3132910_0 .net "PC_Write", 0 0, v000001b5e311d230_0;  alias, 1 drivers
v000001b5e3131dd0_0 .net "clk", 0 0, L_000001b5e3081110;  alias, 1 drivers
v000001b5e31338b0_0 .net "rst", 0 0, v000001b5e31406f0_0;  alias, 1 drivers
S_000001b5e310ea50 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000001b5e310f3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001b5e30896d0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000001b5e3081500 .functor NOT 1, L_000001b5e3141550, C4<0>, C4<0>, C4<0>;
L_000001b5e3081570 .functor NOT 1, L_000001b5e3141ff0, C4<0>, C4<0>, C4<0>;
L_000001b5e30815e0 .functor AND 1, L_000001b5e3081500, L_000001b5e3081570, C4<1>, C4<1>;
L_000001b5e301d880 .functor NOT 1, L_000001b5e3141190, C4<0>, C4<0>, C4<0>;
L_000001b5e301dab0 .functor AND 1, L_000001b5e30815e0, L_000001b5e301d880, C4<1>, C4<1>;
L_000001b5e301dff0 .functor AND 32, L_000001b5e3142a90, L_000001b5e31421d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b5e301e060 .functor NOT 1, L_000001b5e3143030, C4<0>, C4<0>, C4<0>;
L_000001b5e31452b0 .functor NOT 1, L_000001b5e31433f0, C4<0>, C4<0>, C4<0>;
L_000001b5e3144a60 .functor AND 1, L_000001b5e301e060, L_000001b5e31452b0, C4<1>, C4<1>;
L_000001b5e31441a0 .functor AND 1, L_000001b5e3144a60, L_000001b5e3143490, C4<1>, C4<1>;
L_000001b5e31458d0 .functor AND 32, L_000001b5e31412d0, L_000001b5e3143710, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b5e3144600 .functor OR 32, L_000001b5e301dff0, L_000001b5e31458d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b5e31459b0 .functor NOT 1, L_000001b5e3141690, C4<0>, C4<0>, C4<0>;
L_000001b5e3144210 .functor AND 1, L_000001b5e31459b0, L_000001b5e31414b0, C4<1>, C4<1>;
L_000001b5e31444b0 .functor NOT 1, L_000001b5e31419b0, C4<0>, C4<0>, C4<0>;
L_000001b5e3145390 .functor AND 1, L_000001b5e3144210, L_000001b5e31444b0, C4<1>, C4<1>;
L_000001b5e31443d0 .functor AND 32, L_000001b5e3141730, v000001b5e3133630_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b5e3145160 .functor OR 32, L_000001b5e3144600, L_000001b5e31443d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b5e3145940 .functor NOT 1, L_000001b5e3141a50, C4<0>, C4<0>, C4<0>;
L_000001b5e3145a20 .functor AND 1, L_000001b5e3145940, L_000001b5e3141af0, C4<1>, C4<1>;
L_000001b5e3145320 .functor AND 1, L_000001b5e3145a20, L_000001b5e3142e50, C4<1>, C4<1>;
L_000001b5e3144520 .functor AND 32, L_000001b5e3141370, L_000001b5e313d270, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b5e31442f0 .functor OR 32, L_000001b5e3145160, L_000001b5e3144520, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b5e31447c0 .functor NOT 1, L_000001b5e3143530, C4<0>, C4<0>, C4<0>;
L_000001b5e3145b70 .functor AND 1, L_000001b5e3142f90, L_000001b5e31447c0, C4<1>, C4<1>;
L_000001b5e3145a90 .functor NOT 1, L_000001b5e31430d0, C4<0>, C4<0>, C4<0>;
L_000001b5e3145400 .functor AND 1, L_000001b5e3145b70, L_000001b5e3145a90, C4<1>, C4<1>;
L_000001b5e3144360 .functor AND 32, L_000001b5e3142130, v000001b5e31144e0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b5e3144980 .functor OR 32, L_000001b5e31442f0, L_000001b5e3144360, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b5e3134030_0 .net *"_ivl_1", 0 0, L_000001b5e3141550;  1 drivers
v000001b5e3131e70_0 .net *"_ivl_11", 0 0, L_000001b5e3141190;  1 drivers
v000001b5e31336d0_0 .net *"_ivl_12", 0 0, L_000001b5e301d880;  1 drivers
v000001b5e3133b30_0 .net *"_ivl_14", 0 0, L_000001b5e301dab0;  1 drivers
v000001b5e31340d0_0 .net *"_ivl_16", 31 0, L_000001b5e3142a90;  1 drivers
v000001b5e3133770_0 .net *"_ivl_18", 31 0, L_000001b5e301dff0;  1 drivers
v000001b5e31339f0_0 .net *"_ivl_2", 0 0, L_000001b5e3081500;  1 drivers
v000001b5e3134170_0 .net *"_ivl_21", 0 0, L_000001b5e3143030;  1 drivers
v000001b5e3134210_0 .net *"_ivl_22", 0 0, L_000001b5e301e060;  1 drivers
v000001b5e3131b50_0 .net *"_ivl_25", 0 0, L_000001b5e31433f0;  1 drivers
v000001b5e31325f0_0 .net *"_ivl_26", 0 0, L_000001b5e31452b0;  1 drivers
v000001b5e3132e10_0 .net *"_ivl_28", 0 0, L_000001b5e3144a60;  1 drivers
v000001b5e31329b0_0 .net *"_ivl_31", 0 0, L_000001b5e3143490;  1 drivers
v000001b5e3131ab0_0 .net *"_ivl_32", 0 0, L_000001b5e31441a0;  1 drivers
v000001b5e3132c30_0 .net *"_ivl_34", 31 0, L_000001b5e31412d0;  1 drivers
v000001b5e3131d30_0 .net *"_ivl_36", 31 0, L_000001b5e31458d0;  1 drivers
v000001b5e3131f10_0 .net *"_ivl_38", 31 0, L_000001b5e3144600;  1 drivers
v000001b5e3133950_0 .net *"_ivl_41", 0 0, L_000001b5e3141690;  1 drivers
v000001b5e3131bf0_0 .net *"_ivl_42", 0 0, L_000001b5e31459b0;  1 drivers
v000001b5e3132050_0 .net *"_ivl_45", 0 0, L_000001b5e31414b0;  1 drivers
v000001b5e3132190_0 .net *"_ivl_46", 0 0, L_000001b5e3144210;  1 drivers
v000001b5e3132370_0 .net *"_ivl_49", 0 0, L_000001b5e31419b0;  1 drivers
v000001b5e3132a50_0 .net *"_ivl_5", 0 0, L_000001b5e3141ff0;  1 drivers
v000001b5e3132cd0_0 .net *"_ivl_50", 0 0, L_000001b5e31444b0;  1 drivers
v000001b5e3133090_0 .net *"_ivl_52", 0 0, L_000001b5e3145390;  1 drivers
v000001b5e3132730_0 .net *"_ivl_54", 31 0, L_000001b5e3141730;  1 drivers
v000001b5e3133810_0 .net *"_ivl_56", 31 0, L_000001b5e31443d0;  1 drivers
v000001b5e31327d0_0 .net *"_ivl_58", 31 0, L_000001b5e3145160;  1 drivers
v000001b5e3133310_0 .net *"_ivl_6", 0 0, L_000001b5e3081570;  1 drivers
v000001b5e3132870_0 .net *"_ivl_61", 0 0, L_000001b5e3141a50;  1 drivers
v000001b5e3133c70_0 .net *"_ivl_62", 0 0, L_000001b5e3145940;  1 drivers
v000001b5e3133d10_0 .net *"_ivl_65", 0 0, L_000001b5e3141af0;  1 drivers
v000001b5e3132eb0_0 .net *"_ivl_66", 0 0, L_000001b5e3145a20;  1 drivers
v000001b5e3132af0_0 .net *"_ivl_69", 0 0, L_000001b5e3142e50;  1 drivers
v000001b5e3132b90_0 .net *"_ivl_70", 0 0, L_000001b5e3145320;  1 drivers
v000001b5e3132f50_0 .net *"_ivl_72", 31 0, L_000001b5e3141370;  1 drivers
v000001b5e3132ff0_0 .net *"_ivl_74", 31 0, L_000001b5e3144520;  1 drivers
v000001b5e31333b0_0 .net *"_ivl_76", 31 0, L_000001b5e31442f0;  1 drivers
v000001b5e3133450_0 .net *"_ivl_79", 0 0, L_000001b5e3142f90;  1 drivers
v000001b5e31366f0_0 .net *"_ivl_8", 0 0, L_000001b5e30815e0;  1 drivers
v000001b5e3135110_0 .net *"_ivl_81", 0 0, L_000001b5e3143530;  1 drivers
v000001b5e3134d50_0 .net *"_ivl_82", 0 0, L_000001b5e31447c0;  1 drivers
v000001b5e3136790_0 .net *"_ivl_84", 0 0, L_000001b5e3145b70;  1 drivers
v000001b5e3134490_0 .net *"_ivl_87", 0 0, L_000001b5e31430d0;  1 drivers
v000001b5e3136650_0 .net *"_ivl_88", 0 0, L_000001b5e3145a90;  1 drivers
v000001b5e3134990_0 .net *"_ivl_90", 0 0, L_000001b5e3145400;  1 drivers
v000001b5e31345d0_0 .net *"_ivl_92", 31 0, L_000001b5e3142130;  1 drivers
v000001b5e3136470_0 .net *"_ivl_94", 31 0, L_000001b5e3144360;  1 drivers
v000001b5e31361f0_0 .net "ina", 31 0, L_000001b5e31421d0;  1 drivers
v000001b5e3136830_0 .net "inb", 31 0, L_000001b5e3143710;  alias, 1 drivers
v000001b5e3134df0_0 .net "inc", 31 0, v000001b5e3133630_0;  alias, 1 drivers
v000001b5e31368d0_0 .net "ind", 31 0, L_000001b5e313d270;  alias, 1 drivers
v000001b5e3135e30_0 .net "ine", 31 0, v000001b5e31144e0_0;  alias, 1 drivers
L_000001b5e31600d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b5e3135610_0 .net "inf", 31 0, L_000001b5e31600d0;  1 drivers
L_000001b5e3160118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b5e31354d0_0 .net "ing", 31 0, L_000001b5e3160118;  1 drivers
L_000001b5e3160160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b5e3135890_0 .net "inh", 31 0, L_000001b5e3160160;  1 drivers
v000001b5e3135a70_0 .net "out", 31 0, L_000001b5e3144980;  alias, 1 drivers
v000001b5e3134b70_0 .net "sel", 2 0, L_000001b5e3142810;  alias, 1 drivers
L_000001b5e3141550 .part L_000001b5e3142810, 2, 1;
L_000001b5e3141ff0 .part L_000001b5e3142810, 1, 1;
L_000001b5e3141190 .part L_000001b5e3142810, 0, 1;
LS_000001b5e3142a90_0_0 .concat [ 1 1 1 1], L_000001b5e301dab0, L_000001b5e301dab0, L_000001b5e301dab0, L_000001b5e301dab0;
LS_000001b5e3142a90_0_4 .concat [ 1 1 1 1], L_000001b5e301dab0, L_000001b5e301dab0, L_000001b5e301dab0, L_000001b5e301dab0;
LS_000001b5e3142a90_0_8 .concat [ 1 1 1 1], L_000001b5e301dab0, L_000001b5e301dab0, L_000001b5e301dab0, L_000001b5e301dab0;
LS_000001b5e3142a90_0_12 .concat [ 1 1 1 1], L_000001b5e301dab0, L_000001b5e301dab0, L_000001b5e301dab0, L_000001b5e301dab0;
LS_000001b5e3142a90_0_16 .concat [ 1 1 1 1], L_000001b5e301dab0, L_000001b5e301dab0, L_000001b5e301dab0, L_000001b5e301dab0;
LS_000001b5e3142a90_0_20 .concat [ 1 1 1 1], L_000001b5e301dab0, L_000001b5e301dab0, L_000001b5e301dab0, L_000001b5e301dab0;
LS_000001b5e3142a90_0_24 .concat [ 1 1 1 1], L_000001b5e301dab0, L_000001b5e301dab0, L_000001b5e301dab0, L_000001b5e301dab0;
LS_000001b5e3142a90_0_28 .concat [ 1 1 1 1], L_000001b5e301dab0, L_000001b5e301dab0, L_000001b5e301dab0, L_000001b5e301dab0;
LS_000001b5e3142a90_1_0 .concat [ 4 4 4 4], LS_000001b5e3142a90_0_0, LS_000001b5e3142a90_0_4, LS_000001b5e3142a90_0_8, LS_000001b5e3142a90_0_12;
LS_000001b5e3142a90_1_4 .concat [ 4 4 4 4], LS_000001b5e3142a90_0_16, LS_000001b5e3142a90_0_20, LS_000001b5e3142a90_0_24, LS_000001b5e3142a90_0_28;
L_000001b5e3142a90 .concat [ 16 16 0 0], LS_000001b5e3142a90_1_0, LS_000001b5e3142a90_1_4;
L_000001b5e3143030 .part L_000001b5e3142810, 2, 1;
L_000001b5e31433f0 .part L_000001b5e3142810, 1, 1;
L_000001b5e3143490 .part L_000001b5e3142810, 0, 1;
LS_000001b5e31412d0_0_0 .concat [ 1 1 1 1], L_000001b5e31441a0, L_000001b5e31441a0, L_000001b5e31441a0, L_000001b5e31441a0;
LS_000001b5e31412d0_0_4 .concat [ 1 1 1 1], L_000001b5e31441a0, L_000001b5e31441a0, L_000001b5e31441a0, L_000001b5e31441a0;
LS_000001b5e31412d0_0_8 .concat [ 1 1 1 1], L_000001b5e31441a0, L_000001b5e31441a0, L_000001b5e31441a0, L_000001b5e31441a0;
LS_000001b5e31412d0_0_12 .concat [ 1 1 1 1], L_000001b5e31441a0, L_000001b5e31441a0, L_000001b5e31441a0, L_000001b5e31441a0;
LS_000001b5e31412d0_0_16 .concat [ 1 1 1 1], L_000001b5e31441a0, L_000001b5e31441a0, L_000001b5e31441a0, L_000001b5e31441a0;
LS_000001b5e31412d0_0_20 .concat [ 1 1 1 1], L_000001b5e31441a0, L_000001b5e31441a0, L_000001b5e31441a0, L_000001b5e31441a0;
LS_000001b5e31412d0_0_24 .concat [ 1 1 1 1], L_000001b5e31441a0, L_000001b5e31441a0, L_000001b5e31441a0, L_000001b5e31441a0;
LS_000001b5e31412d0_0_28 .concat [ 1 1 1 1], L_000001b5e31441a0, L_000001b5e31441a0, L_000001b5e31441a0, L_000001b5e31441a0;
LS_000001b5e31412d0_1_0 .concat [ 4 4 4 4], LS_000001b5e31412d0_0_0, LS_000001b5e31412d0_0_4, LS_000001b5e31412d0_0_8, LS_000001b5e31412d0_0_12;
LS_000001b5e31412d0_1_4 .concat [ 4 4 4 4], LS_000001b5e31412d0_0_16, LS_000001b5e31412d0_0_20, LS_000001b5e31412d0_0_24, LS_000001b5e31412d0_0_28;
L_000001b5e31412d0 .concat [ 16 16 0 0], LS_000001b5e31412d0_1_0, LS_000001b5e31412d0_1_4;
L_000001b5e3141690 .part L_000001b5e3142810, 2, 1;
L_000001b5e31414b0 .part L_000001b5e3142810, 1, 1;
L_000001b5e31419b0 .part L_000001b5e3142810, 0, 1;
LS_000001b5e3141730_0_0 .concat [ 1 1 1 1], L_000001b5e3145390, L_000001b5e3145390, L_000001b5e3145390, L_000001b5e3145390;
LS_000001b5e3141730_0_4 .concat [ 1 1 1 1], L_000001b5e3145390, L_000001b5e3145390, L_000001b5e3145390, L_000001b5e3145390;
LS_000001b5e3141730_0_8 .concat [ 1 1 1 1], L_000001b5e3145390, L_000001b5e3145390, L_000001b5e3145390, L_000001b5e3145390;
LS_000001b5e3141730_0_12 .concat [ 1 1 1 1], L_000001b5e3145390, L_000001b5e3145390, L_000001b5e3145390, L_000001b5e3145390;
LS_000001b5e3141730_0_16 .concat [ 1 1 1 1], L_000001b5e3145390, L_000001b5e3145390, L_000001b5e3145390, L_000001b5e3145390;
LS_000001b5e3141730_0_20 .concat [ 1 1 1 1], L_000001b5e3145390, L_000001b5e3145390, L_000001b5e3145390, L_000001b5e3145390;
LS_000001b5e3141730_0_24 .concat [ 1 1 1 1], L_000001b5e3145390, L_000001b5e3145390, L_000001b5e3145390, L_000001b5e3145390;
LS_000001b5e3141730_0_28 .concat [ 1 1 1 1], L_000001b5e3145390, L_000001b5e3145390, L_000001b5e3145390, L_000001b5e3145390;
LS_000001b5e3141730_1_0 .concat [ 4 4 4 4], LS_000001b5e3141730_0_0, LS_000001b5e3141730_0_4, LS_000001b5e3141730_0_8, LS_000001b5e3141730_0_12;
LS_000001b5e3141730_1_4 .concat [ 4 4 4 4], LS_000001b5e3141730_0_16, LS_000001b5e3141730_0_20, LS_000001b5e3141730_0_24, LS_000001b5e3141730_0_28;
L_000001b5e3141730 .concat [ 16 16 0 0], LS_000001b5e3141730_1_0, LS_000001b5e3141730_1_4;
L_000001b5e3141a50 .part L_000001b5e3142810, 2, 1;
L_000001b5e3141af0 .part L_000001b5e3142810, 1, 1;
L_000001b5e3142e50 .part L_000001b5e3142810, 0, 1;
LS_000001b5e3141370_0_0 .concat [ 1 1 1 1], L_000001b5e3145320, L_000001b5e3145320, L_000001b5e3145320, L_000001b5e3145320;
LS_000001b5e3141370_0_4 .concat [ 1 1 1 1], L_000001b5e3145320, L_000001b5e3145320, L_000001b5e3145320, L_000001b5e3145320;
LS_000001b5e3141370_0_8 .concat [ 1 1 1 1], L_000001b5e3145320, L_000001b5e3145320, L_000001b5e3145320, L_000001b5e3145320;
LS_000001b5e3141370_0_12 .concat [ 1 1 1 1], L_000001b5e3145320, L_000001b5e3145320, L_000001b5e3145320, L_000001b5e3145320;
LS_000001b5e3141370_0_16 .concat [ 1 1 1 1], L_000001b5e3145320, L_000001b5e3145320, L_000001b5e3145320, L_000001b5e3145320;
LS_000001b5e3141370_0_20 .concat [ 1 1 1 1], L_000001b5e3145320, L_000001b5e3145320, L_000001b5e3145320, L_000001b5e3145320;
LS_000001b5e3141370_0_24 .concat [ 1 1 1 1], L_000001b5e3145320, L_000001b5e3145320, L_000001b5e3145320, L_000001b5e3145320;
LS_000001b5e3141370_0_28 .concat [ 1 1 1 1], L_000001b5e3145320, L_000001b5e3145320, L_000001b5e3145320, L_000001b5e3145320;
LS_000001b5e3141370_1_0 .concat [ 4 4 4 4], LS_000001b5e3141370_0_0, LS_000001b5e3141370_0_4, LS_000001b5e3141370_0_8, LS_000001b5e3141370_0_12;
LS_000001b5e3141370_1_4 .concat [ 4 4 4 4], LS_000001b5e3141370_0_16, LS_000001b5e3141370_0_20, LS_000001b5e3141370_0_24, LS_000001b5e3141370_0_28;
L_000001b5e3141370 .concat [ 16 16 0 0], LS_000001b5e3141370_1_0, LS_000001b5e3141370_1_4;
L_000001b5e3142f90 .part L_000001b5e3142810, 2, 1;
L_000001b5e3143530 .part L_000001b5e3142810, 1, 1;
L_000001b5e31430d0 .part L_000001b5e3142810, 0, 1;
LS_000001b5e3142130_0_0 .concat [ 1 1 1 1], L_000001b5e3145400, L_000001b5e3145400, L_000001b5e3145400, L_000001b5e3145400;
LS_000001b5e3142130_0_4 .concat [ 1 1 1 1], L_000001b5e3145400, L_000001b5e3145400, L_000001b5e3145400, L_000001b5e3145400;
LS_000001b5e3142130_0_8 .concat [ 1 1 1 1], L_000001b5e3145400, L_000001b5e3145400, L_000001b5e3145400, L_000001b5e3145400;
LS_000001b5e3142130_0_12 .concat [ 1 1 1 1], L_000001b5e3145400, L_000001b5e3145400, L_000001b5e3145400, L_000001b5e3145400;
LS_000001b5e3142130_0_16 .concat [ 1 1 1 1], L_000001b5e3145400, L_000001b5e3145400, L_000001b5e3145400, L_000001b5e3145400;
LS_000001b5e3142130_0_20 .concat [ 1 1 1 1], L_000001b5e3145400, L_000001b5e3145400, L_000001b5e3145400, L_000001b5e3145400;
LS_000001b5e3142130_0_24 .concat [ 1 1 1 1], L_000001b5e3145400, L_000001b5e3145400, L_000001b5e3145400, L_000001b5e3145400;
LS_000001b5e3142130_0_28 .concat [ 1 1 1 1], L_000001b5e3145400, L_000001b5e3145400, L_000001b5e3145400, L_000001b5e3145400;
LS_000001b5e3142130_1_0 .concat [ 4 4 4 4], LS_000001b5e3142130_0_0, LS_000001b5e3142130_0_4, LS_000001b5e3142130_0_8, LS_000001b5e3142130_0_12;
LS_000001b5e3142130_1_4 .concat [ 4 4 4 4], LS_000001b5e3142130_0_16, LS_000001b5e3142130_0_20, LS_000001b5e3142130_0_24, LS_000001b5e3142130_0_28;
L_000001b5e3142130 .concat [ 16 16 0 0], LS_000001b5e3142130_1_0, LS_000001b5e3142130_1_4;
S_000001b5e310e8c0 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_000001b5e2ed9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000001b5e3135070_0 .net "Write_Data", 31 0, v000001b5e31032e0_0;  alias, 1 drivers
v000001b5e31352f0_0 .net "addr", 31 0, v000001b5e3103240_0;  alias, 1 drivers
v000001b5e3135c50_0 .net "clk", 0 0, L_000001b5e3081110;  alias, 1 drivers
v000001b5e31347b0_0 .net "mem_out", 31 0, v000001b5e3134710_0;  alias, 1 drivers
v000001b5e3134f30_0 .net "mem_read", 0 0, v000001b5e3101b20_0;  alias, 1 drivers
v000001b5e3136290_0 .net "mem_write", 0 0, v000001b5e3101580_0;  alias, 1 drivers
S_000001b5e3110350 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000001b5e310e8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000001b5e3135750 .array "DataMem", 1023 0, 31 0;
v000001b5e3136a10_0 .net "Data_In", 31 0, v000001b5e31032e0_0;  alias, 1 drivers
v000001b5e3134710_0 .var "Data_Out", 31 0;
v000001b5e3135cf0_0 .net "Write_en", 0 0, v000001b5e3101580_0;  alias, 1 drivers
v000001b5e3135930_0 .net "addr", 31 0, v000001b5e3103240_0;  alias, 1 drivers
v000001b5e31342b0_0 .net "clk", 0 0, L_000001b5e3081110;  alias, 1 drivers
v000001b5e31357f0_0 .var/i "i", 31 0;
S_000001b5e31104e0 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_000001b5e2ed9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000001b5e313ba70 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b5e313baa8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b5e313bae0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b5e313bb18 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b5e313bb50 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b5e313bb88 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b5e313bbc0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b5e313bbf8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b5e313bc30 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b5e313bc68 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b5e313bca0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b5e313bcd8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b5e313bd10 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b5e313bd48 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b5e313bd80 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b5e313bdb8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b5e313bdf0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b5e313be28 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b5e313be60 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b5e313be98 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b5e313bed0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b5e313bf08 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b5e313bf40 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b5e313bf78 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b5e313bfb0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b5e3136510_0 .net "MEM_ALU_OUT", 31 0, v000001b5e3103240_0;  alias, 1 drivers
v000001b5e3134ad0_0 .net "MEM_Data_mem_out", 31 0, v000001b5e3134710_0;  alias, 1 drivers
v000001b5e31359d0_0 .net "MEM_memread", 0 0, v000001b5e3101b20_0;  alias, 1 drivers
v000001b5e3135d90_0 .net "MEM_opcode", 11 0, v000001b5e3103560_0;  alias, 1 drivers
v000001b5e3134850_0 .net "MEM_rd_ind", 4 0, v000001b5e3103740_0;  alias, 1 drivers
v000001b5e3134a30_0 .net "MEM_rd_indzero", 0 0, v000001b5e3102f20_0;  alias, 1 drivers
v000001b5e31360b0_0 .net "MEM_regwrite", 0 0, v000001b5e3101a80_0;  alias, 1 drivers
v000001b5e31351b0_0 .var "WB_ALU_OUT", 31 0;
v000001b5e3134c10_0 .var "WB_Data_mem_out", 31 0;
v000001b5e3134cb0_0 .var "WB_memread", 0 0;
v000001b5e3135250_0 .var "WB_rd_ind", 4 0;
v000001b5e31365b0_0 .var "WB_rd_indzero", 0 0;
v000001b5e3134fd0_0 .var "WB_regwrite", 0 0;
v000001b5e3135ed0_0 .net "clk", 0 0, L_000001b5e31abb60;  1 drivers
v000001b5e3135390_0 .var "hlt", 0 0;
v000001b5e3135430_0 .net "rst", 0 0, v000001b5e31406f0_0;  alias, 1 drivers
E_000001b5e3088fd0 .event posedge, v000001b5e3102de0_0, v000001b5e3135ed0_0;
S_000001b5e310ebe0 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_000001b5e2ed9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000001b5e31abd90 .functor AND 32, v000001b5e3134c10_0, L_000001b5e31b6500, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b5e31abbd0 .functor NOT 1, v000001b5e3134cb0_0, C4<0>, C4<0>, C4<0>;
L_000001b5e31abcb0 .functor AND 32, v000001b5e31351b0_0, L_000001b5e31b6be0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b5e31cb060 .functor OR 32, L_000001b5e31abd90, L_000001b5e31abcb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b5e3135b10_0 .net "Write_Data_RegFile", 31 0, L_000001b5e31cb060;  alias, 1 drivers
v000001b5e3135bb0_0 .net *"_ivl_0", 31 0, L_000001b5e31b6500;  1 drivers
v000001b5e3135f70_0 .net *"_ivl_2", 31 0, L_000001b5e31abd90;  1 drivers
v000001b5e3136010_0 .net *"_ivl_4", 0 0, L_000001b5e31abbd0;  1 drivers
v000001b5e3136150_0 .net *"_ivl_6", 31 0, L_000001b5e31b6be0;  1 drivers
v000001b5e31372d0_0 .net *"_ivl_8", 31 0, L_000001b5e31abcb0;  1 drivers
v000001b5e3136c90_0 .net "alu_out", 31 0, v000001b5e31351b0_0;  alias, 1 drivers
v000001b5e31370f0_0 .net "mem_out", 31 0, v000001b5e3134c10_0;  alias, 1 drivers
v000001b5e3138ef0_0 .net "mem_read", 0 0, v000001b5e3134cb0_0;  alias, 1 drivers
LS_000001b5e31b6500_0_0 .concat [ 1 1 1 1], v000001b5e3134cb0_0, v000001b5e3134cb0_0, v000001b5e3134cb0_0, v000001b5e3134cb0_0;
LS_000001b5e31b6500_0_4 .concat [ 1 1 1 1], v000001b5e3134cb0_0, v000001b5e3134cb0_0, v000001b5e3134cb0_0, v000001b5e3134cb0_0;
LS_000001b5e31b6500_0_8 .concat [ 1 1 1 1], v000001b5e3134cb0_0, v000001b5e3134cb0_0, v000001b5e3134cb0_0, v000001b5e3134cb0_0;
LS_000001b5e31b6500_0_12 .concat [ 1 1 1 1], v000001b5e3134cb0_0, v000001b5e3134cb0_0, v000001b5e3134cb0_0, v000001b5e3134cb0_0;
LS_000001b5e31b6500_0_16 .concat [ 1 1 1 1], v000001b5e3134cb0_0, v000001b5e3134cb0_0, v000001b5e3134cb0_0, v000001b5e3134cb0_0;
LS_000001b5e31b6500_0_20 .concat [ 1 1 1 1], v000001b5e3134cb0_0, v000001b5e3134cb0_0, v000001b5e3134cb0_0, v000001b5e3134cb0_0;
LS_000001b5e31b6500_0_24 .concat [ 1 1 1 1], v000001b5e3134cb0_0, v000001b5e3134cb0_0, v000001b5e3134cb0_0, v000001b5e3134cb0_0;
LS_000001b5e31b6500_0_28 .concat [ 1 1 1 1], v000001b5e3134cb0_0, v000001b5e3134cb0_0, v000001b5e3134cb0_0, v000001b5e3134cb0_0;
LS_000001b5e31b6500_1_0 .concat [ 4 4 4 4], LS_000001b5e31b6500_0_0, LS_000001b5e31b6500_0_4, LS_000001b5e31b6500_0_8, LS_000001b5e31b6500_0_12;
LS_000001b5e31b6500_1_4 .concat [ 4 4 4 4], LS_000001b5e31b6500_0_16, LS_000001b5e31b6500_0_20, LS_000001b5e31b6500_0_24, LS_000001b5e31b6500_0_28;
L_000001b5e31b6500 .concat [ 16 16 0 0], LS_000001b5e31b6500_1_0, LS_000001b5e31b6500_1_4;
LS_000001b5e31b6be0_0_0 .concat [ 1 1 1 1], L_000001b5e31abbd0, L_000001b5e31abbd0, L_000001b5e31abbd0, L_000001b5e31abbd0;
LS_000001b5e31b6be0_0_4 .concat [ 1 1 1 1], L_000001b5e31abbd0, L_000001b5e31abbd0, L_000001b5e31abbd0, L_000001b5e31abbd0;
LS_000001b5e31b6be0_0_8 .concat [ 1 1 1 1], L_000001b5e31abbd0, L_000001b5e31abbd0, L_000001b5e31abbd0, L_000001b5e31abbd0;
LS_000001b5e31b6be0_0_12 .concat [ 1 1 1 1], L_000001b5e31abbd0, L_000001b5e31abbd0, L_000001b5e31abbd0, L_000001b5e31abbd0;
LS_000001b5e31b6be0_0_16 .concat [ 1 1 1 1], L_000001b5e31abbd0, L_000001b5e31abbd0, L_000001b5e31abbd0, L_000001b5e31abbd0;
LS_000001b5e31b6be0_0_20 .concat [ 1 1 1 1], L_000001b5e31abbd0, L_000001b5e31abbd0, L_000001b5e31abbd0, L_000001b5e31abbd0;
LS_000001b5e31b6be0_0_24 .concat [ 1 1 1 1], L_000001b5e31abbd0, L_000001b5e31abbd0, L_000001b5e31abbd0, L_000001b5e31abbd0;
LS_000001b5e31b6be0_0_28 .concat [ 1 1 1 1], L_000001b5e31abbd0, L_000001b5e31abbd0, L_000001b5e31abbd0, L_000001b5e31abbd0;
LS_000001b5e31b6be0_1_0 .concat [ 4 4 4 4], LS_000001b5e31b6be0_0_0, LS_000001b5e31b6be0_0_4, LS_000001b5e31b6be0_0_8, LS_000001b5e31b6be0_0_12;
LS_000001b5e31b6be0_1_4 .concat [ 4 4 4 4], LS_000001b5e31b6be0_0_16, LS_000001b5e31b6be0_0_20, LS_000001b5e31b6be0_0_24, LS_000001b5e31b6be0_0_28;
L_000001b5e31b6be0 .concat [ 16 16 0 0], LS_000001b5e31b6be0_1_0, LS_000001b5e31b6be0_1_4;
    .scope S_000001b5e310f540;
T_0 ;
    %wait E_000001b5e3089690;
    %load/vec4 v000001b5e31338b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001b5e3133630_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001b5e3132910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001b5e3133270_0;
    %assign/vec4 v000001b5e3133630_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001b5e310ed70;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b5e3132550_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001b5e3132550_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b5e3132550_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b5e3132690, 0, 4;
    %load/vec4 v000001b5e3132550_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b5e3132550_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b5e3132690, 0, 4;
    %pushi/vec4 538116098, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b5e3132690, 0, 4;
    %pushi/vec4 538378239, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b5e3132690, 0, 4;
    %pushi/vec4 41220130, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b5e3132690, 0, 4;
    %pushi/vec4 65013802, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b5e3132690, 0, 4;
    %pushi/vec4 270532625, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b5e3132690, 0, 4;
    %pushi/vec4 2389180416, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b5e3132690, 0, 4;
    %pushi/vec4 576913407, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b5e3132690, 0, 4;
    %pushi/vec4 5642283, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b5e3132690, 0, 4;
    %pushi/vec4 274726921, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b5e3132690, 0, 4;
    %pushi/vec4 2353332224, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b5e3132690, 0, 4;
    %pushi/vec4 11018283, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b5e3132690, 0, 4;
    %pushi/vec4 6567972, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b5e3132690, 0, 4;
    %pushi/vec4 283115525, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b5e3132690, 0, 4;
    %pushi/vec4 541458433, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b5e3132690, 0, 4;
    %pushi/vec4 2898591744, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b5e3132690, 0, 4;
    %pushi/vec4 541261823, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b5e3132690, 0, 4;
    %pushi/vec4 134217736, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b5e3132690, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b5e3132690, 0, 4;
    %pushi/vec4 2890399744, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b5e3132690, 0, 4;
    %pushi/vec4 577961985, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b5e3132690, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b5e3132690, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b5e3132690, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b5e3132690, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b5e3132690, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b5e3132690, 0, 4;
    %end;
    .thread T_1;
    .scope S_000001b5e310f220;
T_2 ;
    %wait E_000001b5e30895d0;
    %load/vec4 v000001b5e3133a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001b5e3119ef0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b5e3119e50_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b5e3133f90_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b5e3133e50_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b5e3132230_0, 0;
    %assign/vec4 v000001b5e31320f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001b5e3131c90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001b5e3133590_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001b5e3119ef0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b5e3119e50_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b5e3133f90_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b5e3133e50_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b5e3132230_0, 0;
    %assign/vec4 v000001b5e31320f0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001b5e3131c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001b5e3133db0_0;
    %assign/vec4 v000001b5e3119e50_0, 0;
    %load/vec4 v000001b5e3131fb0_0;
    %assign/vec4 v000001b5e3119ef0_0, 0;
    %load/vec4 v000001b5e3133db0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001b5e3133e50_0, 0;
    %load/vec4 v000001b5e3133db0_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001b5e31320f0_0, 4, 5;
    %load/vec4 v000001b5e3133db0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001b5e3133db0_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001b5e31320f0_0, 4, 5;
    %load/vec4 v000001b5e3133db0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001b5e3133db0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b5e3133db0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001b5e3133db0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000001b5e3133db0_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000001b5e3133db0_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000001b5e3132230_0, 0;
    %load/vec4 v000001b5e3133db0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001b5e3133db0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001b5e3133f90_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001b5e3133db0_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001b5e3133f90_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001b5e3133db0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001b5e3133f90_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001b5e310f6d0;
T_3 ;
    %wait E_000001b5e3089690;
    %load/vec4 v000001b5e3116c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b5e3116b10_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001b5e3116b10_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b5e3116b10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b5e3116bb0, 0, 4;
    %load/vec4 v000001b5e3116b10_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b5e3116b10_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001b5e31166b0_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000001b5e3116610_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001b5e3116390_0;
    %load/vec4 v000001b5e31166b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b5e3116bb0, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b5e3116bb0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001b5e310f6d0;
T_4 ;
    %wait E_000001b5e3088950;
    %load/vec4 v000001b5e31166b0_0;
    %load/vec4 v000001b5e3116070_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000001b5e31166b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001b5e3116610_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001b5e3116390_0;
    %assign/vec4 v000001b5e3116570_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001b5e3116070_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001b5e3116bb0, 4;
    %assign/vec4 v000001b5e3116570_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001b5e310f6d0;
T_5 ;
    %wait E_000001b5e3088950;
    %load/vec4 v000001b5e31166b0_0;
    %load/vec4 v000001b5e3116890_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000001b5e31166b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001b5e3116610_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001b5e3116390_0;
    %assign/vec4 v000001b5e3116cf0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001b5e3116890_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001b5e3116bb0, 4;
    %assign/vec4 v000001b5e3116cf0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001b5e310f6d0;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000001b5e310fd10;
    %jmp t_0;
    .scope S_000001b5e310fd10;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b5e3117330_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001b5e3117330_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001b5e3117330_0;
    %ix/getv/s 4, v000001b5e3117330_0;
    %load/vec4a v000001b5e3116bb0, 4;
    %ix/getv/s 4, v000001b5e3117330_0;
    %load/vec4a v000001b5e3116bb0, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001b5e3117330_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b5e3117330_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001b5e310f6d0;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001b5e310fea0;
T_7 ;
    %wait E_000001b5e3088910;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b5e3116110_0, 0, 32;
    %load/vec4 v000001b5e3115d50_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b5e3115d50_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001b5e3115cb0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001b5e3116110_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001b5e3115d50_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b5e3115d50_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b5e3115d50_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001b5e3115cb0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001b5e3116110_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001b5e3115d50_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b5e3115d50_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b5e3115d50_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b5e3115d50_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b5e3115d50_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b5e3115d50_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v000001b5e3115cb0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001b5e3115cb0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001b5e3116110_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001b5e31101c0;
T_8 ;
    %wait E_000001b5e3089690;
    %load/vec4 v000001b5e311ae90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b5e311b2f0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001b5e311a490_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b5e311a490_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001b5e311b2f0_0;
    %load/vec4 v000001b5e311a990_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001b5e311b2f0_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b5e311b2f0_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001b5e311b2f0_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001b5e311b2f0_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001b5e311b2f0_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001b5e311b2f0_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001b5e31101c0;
T_9 ;
    %wait E_000001b5e3089690;
    %load/vec4 v000001b5e311ae90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b5e311bd90_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001b5e311c3d0_0;
    %assign/vec4 v000001b5e311bd90_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001b5e310f860;
T_10 ;
    %wait E_000001b5e30888d0;
    %load/vec4 v000001b5e311d0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b5e311d230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b5e311cdd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b5e311d2d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b5e311c330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b5e311c470_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001b5e311b9d0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000001b5e311bc50_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000001b5e311c8d0_0;
    %load/vec4 v000001b5e311bbb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000001b5e311a3f0_0;
    %load/vec4 v000001b5e311bbb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000001b5e311bcf0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000001b5e311c010_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000001b5e311c8d0_0;
    %load/vec4 v000001b5e311bf70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000001b5e311a3f0_0;
    %load/vec4 v000001b5e311bf70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b5e311d230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b5e311cdd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b5e311d2d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b5e311c330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b5e311c470_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001b5e311c650_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b5e311d230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b5e311cdd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b5e311d2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b5e311c330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b5e311c470_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b5e311d230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b5e311cdd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b5e311d2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b5e311c330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b5e311c470_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001b5e310f9f0;
T_11 ;
    %wait E_000001b5e3089590;
    %load/vec4 v000001b5e3111c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001b5e3111e20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b5e3111600_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b5e3111100_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b5e3111240_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b5e3112460_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b5e3112d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b5e3112500_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b5e31112e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b5e3111420_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b5e31120a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b5e3112a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b5e3111b00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b5e3110c00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b5e31116a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b5e3112b40_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b5e3111380_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b5e31114c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b5e3112dc0_0, 0;
    %assign/vec4 v000001b5e31125a0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001b5e3111060_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001b5e31126e0_0;
    %assign/vec4 v000001b5e31125a0_0, 0;
    %load/vec4 v000001b5e3111920_0;
    %assign/vec4 v000001b5e3112dc0_0, 0;
    %load/vec4 v000001b5e3110d40_0;
    %assign/vec4 v000001b5e31114c0_0, 0;
    %load/vec4 v000001b5e3113040_0;
    %assign/vec4 v000001b5e3111380_0, 0;
    %load/vec4 v000001b5e3112640_0;
    %assign/vec4 v000001b5e3112b40_0, 0;
    %load/vec4 v000001b5e3110ca0_0;
    %assign/vec4 v000001b5e31116a0_0, 0;
    %load/vec4 v000001b5e31119c0_0;
    %assign/vec4 v000001b5e3110c00_0, 0;
    %load/vec4 v000001b5e31121e0_0;
    %assign/vec4 v000001b5e3111b00_0, 0;
    %load/vec4 v000001b5e3110de0_0;
    %assign/vec4 v000001b5e3112a00_0, 0;
    %load/vec4 v000001b5e3112140_0;
    %assign/vec4 v000001b5e31120a0_0, 0;
    %load/vec4 v000001b5e3111560_0;
    %assign/vec4 v000001b5e3111420_0, 0;
    %load/vec4 v000001b5e3111880_0;
    %assign/vec4 v000001b5e31112e0_0, 0;
    %load/vec4 v000001b5e3112e60_0;
    %assign/vec4 v000001b5e3112500_0, 0;
    %load/vec4 v000001b5e31111a0_0;
    %assign/vec4 v000001b5e3112d20_0, 0;
    %load/vec4 v000001b5e3110ac0_0;
    %assign/vec4 v000001b5e3112460_0, 0;
    %load/vec4 v000001b5e3111740_0;
    %assign/vec4 v000001b5e3111240_0, 0;
    %load/vec4 v000001b5e3112780_0;
    %assign/vec4 v000001b5e3111100_0, 0;
    %load/vec4 v000001b5e3112fa0_0;
    %assign/vec4 v000001b5e3111600_0, 0;
    %load/vec4 v000001b5e31108e0_0;
    %assign/vec4 v000001b5e3111e20_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001b5e3111e20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b5e3111600_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b5e3111100_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b5e3111240_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b5e3112460_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b5e3112d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b5e3112500_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b5e31112e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b5e3111420_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b5e31120a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b5e3112a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b5e3111b00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b5e3110c00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b5e31116a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b5e3112b40_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b5e3111380_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b5e31114c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b5e3112dc0_0, 0;
    %assign/vec4 v000001b5e31125a0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001b5e3110030;
T_12 ;
    %wait E_000001b5e3088d90;
    %load/vec4 v000001b5e311aad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001b5e3113720_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b5e31144e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b5e3114260_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b5e31139a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b5e31146c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b5e3114620_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b5e3114580_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b5e3113180_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b5e3113c20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b5e31132c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b5e3113220_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b5e3113e00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b5e3114080_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b5e31137c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b5e3114440_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b5e3113680_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b5e3113a40_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b5e3113cc0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001b5e31135e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b5e3113860_0, 0;
    %assign/vec4 v000001b5e3113ea0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001b5e311a710_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001b5e3110e80_0;
    %assign/vec4 v000001b5e3113ea0_0, 0;
    %load/vec4 v000001b5e3110f20_0;
    %assign/vec4 v000001b5e3113860_0, 0;
    %load/vec4 v000001b5e3113fe0_0;
    %assign/vec4 v000001b5e31135e0_0, 0;
    %load/vec4 v000001b5e3113f40_0;
    %assign/vec4 v000001b5e3113cc0_0, 0;
    %load/vec4 v000001b5e3114120_0;
    %assign/vec4 v000001b5e3113a40_0, 0;
    %load/vec4 v000001b5e3113b80_0;
    %assign/vec4 v000001b5e3113680_0, 0;
    %load/vec4 v000001b5e3111ce0_0;
    %assign/vec4 v000001b5e3114440_0, 0;
    %load/vec4 v000001b5e31143a0_0;
    %assign/vec4 v000001b5e31137c0_0, 0;
    %load/vec4 v000001b5e31130e0_0;
    %assign/vec4 v000001b5e3114080_0, 0;
    %load/vec4 v000001b5e3113540_0;
    %assign/vec4 v000001b5e3113e00_0, 0;
    %load/vec4 v000001b5e3113360_0;
    %assign/vec4 v000001b5e3113220_0, 0;
    %load/vec4 v000001b5e31134a0_0;
    %assign/vec4 v000001b5e31132c0_0, 0;
    %load/vec4 v000001b5e3113d60_0;
    %assign/vec4 v000001b5e3113c20_0, 0;
    %load/vec4 v000001b5e3114760_0;
    %assign/vec4 v000001b5e3113180_0, 0;
    %load/vec4 v000001b5e3113ae0_0;
    %assign/vec4 v000001b5e3114580_0, 0;
    %load/vec4 v000001b5e3114300_0;
    %assign/vec4 v000001b5e3114620_0, 0;
    %load/vec4 v000001b5e3113400_0;
    %assign/vec4 v000001b5e31146c0_0, 0;
    %load/vec4 v000001b5e31141c0_0;
    %assign/vec4 v000001b5e31139a0_0, 0;
    %load/vec4 v000001b5e3112280_0;
    %assign/vec4 v000001b5e3114260_0, 0;
    %load/vec4 v000001b5e3110fc0_0;
    %assign/vec4 v000001b5e31144e0_0, 0;
    %load/vec4 v000001b5e3113900_0;
    %assign/vec4 v000001b5e3113720_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001b5e3113720_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b5e31144e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b5e3114260_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b5e31139a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b5e31146c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b5e3114620_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b5e3114580_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b5e3113180_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b5e3113c20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b5e31132c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b5e3113220_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b5e3113e00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b5e3114080_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b5e31137c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b5e3114440_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b5e3113680_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b5e3113a40_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b5e3113cc0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001b5e31135e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b5e3113860_0, 0;
    %assign/vec4 v000001b5e3113ea0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001b5e2f0ca50;
T_13 ;
    %wait E_000001b5e3089190;
    %load/vec4 v000001b5e3105310_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b5e3105130_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b5e3105130_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b5e3105130_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b5e3105130_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b5e3105130_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b5e3105130_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b5e3105130_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b5e3105130_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b5e3105130_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b5e3105130_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001b5e3105130_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001b5e3105130_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001b5e3105130_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001b5e3105130_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001b5e3105130_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001b5e3105130_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001b5e3105130_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001b5e3105130_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001b5e3105130_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001b5e3105130_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001b5e3105130_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001b5e3105130_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001b5e2f0c8c0;
T_14 ;
    %wait E_000001b5e3089490;
    %load/vec4 v000001b5e3106530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000001b5e3106670_0;
    %pad/u 33;
    %load/vec4 v000001b5e3106030_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000001b5e3105090_0, 0;
    %assign/vec4 v000001b5e31067b0_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000001b5e3106670_0;
    %pad/u 33;
    %load/vec4 v000001b5e3106030_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000001b5e3105090_0, 0;
    %assign/vec4 v000001b5e31067b0_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000001b5e3106670_0;
    %pad/u 33;
    %load/vec4 v000001b5e3106030_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000001b5e3105090_0, 0;
    %assign/vec4 v000001b5e31067b0_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000001b5e3106670_0;
    %pad/u 33;
    %load/vec4 v000001b5e3106030_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000001b5e3105090_0, 0;
    %assign/vec4 v000001b5e31067b0_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000001b5e3106670_0;
    %pad/u 33;
    %load/vec4 v000001b5e3106030_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000001b5e3105090_0, 0;
    %assign/vec4 v000001b5e31067b0_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000001b5e3106670_0;
    %pad/u 33;
    %load/vec4 v000001b5e3106030_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000001b5e3105090_0, 0;
    %assign/vec4 v000001b5e31067b0_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000001b5e3106030_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000001b5e31067b0_0;
    %load/vec4 v000001b5e3106030_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001b5e3106670_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001b5e3106030_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001b5e3106030_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000001b5e31067b0_0, 0;
    %load/vec4 v000001b5e3106670_0;
    %ix/getv 4, v000001b5e3106030_0;
    %shiftl 4;
    %assign/vec4 v000001b5e3105090_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000001b5e3106030_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000001b5e31067b0_0;
    %load/vec4 v000001b5e3106030_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001b5e3106670_0;
    %load/vec4 v000001b5e3106030_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001b5e3106030_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000001b5e31067b0_0, 0;
    %load/vec4 v000001b5e3106670_0;
    %ix/getv 4, v000001b5e3106030_0;
    %shiftr 4;
    %assign/vec4 v000001b5e3105090_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b5e31067b0_0, 0;
    %load/vec4 v000001b5e3106670_0;
    %load/vec4 v000001b5e3106030_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000001b5e3105090_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b5e31067b0_0, 0;
    %load/vec4 v000001b5e3106030_0;
    %load/vec4 v000001b5e3106670_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000001b5e3105090_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001b5e2de69c0;
T_15 ;
    %wait E_000001b5e3088d50;
    %load/vec4 v000001b5e3102de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000001b5e3102f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b5e3101a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b5e3101580_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b5e3101b20_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001b5e3103560_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b5e3103740_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b5e31032e0_0, 0;
    %assign/vec4 v000001b5e3103240_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001b5e3026590_0;
    %assign/vec4 v000001b5e3103240_0, 0;
    %load/vec4 v000001b5e31034c0_0;
    %assign/vec4 v000001b5e31032e0_0, 0;
    %load/vec4 v000001b5e31011c0_0;
    %assign/vec4 v000001b5e3103740_0, 0;
    %load/vec4 v000001b5e300f390_0;
    %assign/vec4 v000001b5e3103560_0, 0;
    %load/vec4 v000001b5e3026b30_0;
    %assign/vec4 v000001b5e3101b20_0, 0;
    %load/vec4 v000001b5e300f070_0;
    %assign/vec4 v000001b5e3101580_0, 0;
    %load/vec4 v000001b5e3101c60_0;
    %assign/vec4 v000001b5e3101a80_0, 0;
    %load/vec4 v000001b5e31037e0_0;
    %assign/vec4 v000001b5e3102f20_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001b5e3110350;
T_16 ;
    %wait E_000001b5e3088950;
    %load/vec4 v000001b5e3135cf0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001b5e3136a10_0;
    %load/vec4 v000001b5e3135930_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b5e3135750, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001b5e3110350;
T_17 ;
    %wait E_000001b5e3088950;
    %load/vec4 v000001b5e3135930_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001b5e3135750, 4;
    %assign/vec4 v000001b5e3134710_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001b5e3110350;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b5e31357f0_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001b5e31357f0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b5e31357f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b5e3135750, 0, 4;
    %load/vec4 v000001b5e31357f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b5e31357f0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b5e3135750, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b5e3135750, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b5e3135750, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b5e3135750, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b5e3135750, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b5e3135750, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b5e3135750, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b5e3135750, 0, 4;
    %pushi/vec4 255, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b5e3135750, 0, 4;
    %pushi/vec4 85, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b5e3135750, 0, 4;
    %end;
    .thread T_18;
    .scope S_000001b5e3110350;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b5e31357f0_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001b5e31357f0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001b5e31357f0_0;
    %load/vec4a v000001b5e3135750, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000001b5e31357f0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001b5e31357f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b5e31357f0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000001b5e31104e0;
T_20 ;
    %wait E_000001b5e3088fd0;
    %load/vec4 v000001b5e3135430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000001b5e31365b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b5e3135390_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b5e3134fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b5e3134cb0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b5e3135250_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b5e3134c10_0, 0;
    %assign/vec4 v000001b5e31351b0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001b5e3136510_0;
    %assign/vec4 v000001b5e31351b0_0, 0;
    %load/vec4 v000001b5e3134ad0_0;
    %assign/vec4 v000001b5e3134c10_0, 0;
    %load/vec4 v000001b5e31359d0_0;
    %assign/vec4 v000001b5e3134cb0_0, 0;
    %load/vec4 v000001b5e3134850_0;
    %assign/vec4 v000001b5e3135250_0, 0;
    %load/vec4 v000001b5e31360b0_0;
    %assign/vec4 v000001b5e3134fd0_0, 0;
    %load/vec4 v000001b5e3134a30_0;
    %assign/vec4 v000001b5e31365b0_0, 0;
    %load/vec4 v000001b5e3135d90_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000001b5e3135390_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001b5e2ed9f80;
T_21 ;
    %wait E_000001b5e3089350;
    %load/vec4 v000001b5e313f750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b5e3140b50_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001b5e3140b50_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001b5e3140b50_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001b5e30abb00;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b5e313fd90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b5e31406f0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001b5e30abb00;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000001b5e313fd90_0;
    %inv;
    %assign/vec4 v000001b5e313fd90_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001b5e30abb00;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./InsertionSort(SiliCore_version)/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b5e31406f0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b5e31406f0_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000001b5e313f9d0_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
