# shell layout
#      +-------------+
# DDR3 | SLR2        |
#      +-------------+
# DDR2 | SLR1 | base | DDR1
#      +-------------+
# DDR0 | SLR0        |
#      +-------------+

[connectivity]
nk=CUCoreLoopTop:2:CUCoreLoopTop_0.CUCoreLoopTop_1

slr=CUCoreLoopTop_1:SLR0
sp=CUCoreLoopTop_1.in_dataBuff:DDR[0]
sp=CUCoreLoopTop_1.in_metaInfo:DDR[0]
sp=CUCoreLoopTop_1.base_dataBuff:DDR[0]
sp=CUCoreLoopTop_1.base_metaInfo:DDR[0]
sp=CUCoreLoopTop_1.out_dataBuff:DDR[2]
sp=CUCoreLoopTop_1.out_metaInfo:DDR[2]

slr=CUCoreLoopTop_0:SLR1
sp=CUCoreLoopTop_0.in_dataBuff:DDR[2]
sp=CUCoreLoopTop_0.in_metaInfo:DDR[2]
sp=CUCoreLoopTop_0.base_dataBuff:DDR[2]
sp=CUCoreLoopTop_0.base_metaInfo:DDR[2]
sp=CUCoreLoopTop_0.out_dataBuff:DDR[0]
sp=CUCoreLoopTop_0.out_metaInfo:DDR[0]
        
