// Seed: 2352447359
module module_0 (
    input uwire id_0,
    input supply0 id_1,
    output tri id_2,
    input supply0 id_3,
    input wor id_4,
    output wand id_5,
    input supply1 id_6
);
  assign id_2 = 1;
  wire id_8;
  supply1 id_9;
  assign id_9 = id_6;
endmodule
module module_1 (
    output tri id_0,
    output tri0 id_1,
    output wor id_2,
    output supply0 id_3,
    input tri0 id_4,
    inout supply1 id_5,
    output tri0 id_6,
    input wor id_7,
    input tri1 id_8,
    output supply0 id_9,
    input tri0 id_10,
    output wand id_11,
    input wire id_12
);
  assign id_0 = 1;
  assign id_0 = id_7;
  always @(posedge id_8) begin
    id_6 = id_7 - 1;
  end
  module_0(
      id_8, id_5, id_1, id_5, id_8, id_9, id_7
  ); id_14(
      .id_0(id_12), .id_1('b0), .id_2(id_9)
  );
endmodule
