Analysis & Synthesis report for SG_PnR_proj
Wed Apr 24 12:24:19 2013
Quartus II 64-Bit Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_cur_st
 11. State Machine - |top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|mp_enc:mp_enc1|cur_st
 12. State Machine - |top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|uart_tx:uart_tx_c|cur_st
 13. State Machine - |top_synthesis|mds_top:mds_top_inst|rx_path:rx_path_inst|wbm_cur_st
 14. State Machine - |top_synthesis|mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st
 15. State Machine - |top_synthesis|mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st
 16. State Machine - |top_synthesis|mds_top:mds_top_inst|sdram_controller:sdr_ctrl|next_state
 17. State Machine - |top_synthesis|mds_top:mds_top_inst|sdram_controller:sdr_ctrl|next_init_state
 18. State Machine - |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|current_sm
 19. State Machine - |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|current_sm
 20. State Machine - |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|cur_st
 21. State Machine - |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|cur_st
 22. State Machine - |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_cur_st
 23. State Machine - |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|wbs_cur_st
 24. State Machine - |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st
 25. State Machine - |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wbs_cur_st
 26. Registers Protected by Synthesis
 27. Registers Removed During Synthesis
 28. Removed Registers Triggering Further Register Optimizations
 29. General Register Statistics
 30. Inverted Register Statistics
 31. Registers Added for RAM Pass-Through Logic
 32. Multiplexer Restructuring Statistics (Restructuring Performed)
 33. Source assignments for mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated
 34. Source assignments for mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1
 35. Source assignments for mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated
 36. Source assignments for mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1
 37. Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component
 38. Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated
 39. Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p
 40. Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_jgc:wrptr_g1p
 41. Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp
 42. Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram
 43. Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12
 44. Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr
 45. Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp
 46. Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5
 47. Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr
 48. Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp
 49. Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp
 50. Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_4e8:ws_dgrp
 51. Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe9
 52. Source assignments for mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated
 53. Source assignments for mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|altsyncram:mem_rtl_0|altsyncram_8ig1:auto_generated
 54. Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|altsyncram:mem_rtl_0|altsyncram_4rg1:auto_generated
 55. Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|altsyncram:mem_rtl_0|altsyncram_4rg1:auto_generated
 56. Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated
 57. Source assignments for mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated
 58. Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|altsyncram:mem_rtl_0|altsyncram_2rg1:auto_generated
 59. Parameter Settings for User Entity Instance: Top-level Entity: |top_synthesis
 60. Parameter Settings for User Entity Instance: global_nets_top:global_nets_inst
 61. Parameter Settings for User Entity Instance: global_nets_top:global_nets_inst|clk_blk_top:clk_blk_inst|pll:pll_inst|altpll:altpll_component
 62. Parameter Settings for User Entity Instance: global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst
 63. Parameter Settings for User Entity Instance: global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst
 64. Parameter Settings for User Entity Instance: global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst
 65. Parameter Settings for User Entity Instance: global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst
 66. Parameter Settings for User Entity Instance: global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_vesa_inst
 67. Parameter Settings for User Entity Instance: mds_top:mds_top_inst
 68. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|intercon:intercon_z_inst
 69. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|intercon:intercon_y_inst
 70. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|intercon_mux:intercon_x_inst
 71. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|mem_mng_top:mem_mng_inst
 72. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst
 73. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component
 74. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst
 75. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst
 76. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst
 77. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst
 78. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component
 79. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst
 80. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst
 81. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_reg:gen_reg_type_inst
 82. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_reg:\dbg_reg_generate:2:gen_reg_dbg_inst
 83. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_reg:\dbg_reg_generate:1:gen_reg_dbg_inst
 84. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_reg:\dbg_reg_generate:0:gen_reg_dbg_inst
 85. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|wbs_reg:wbs_reg_inst
 86. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst
 87. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst
 88. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst
 89. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component
 90. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst
 91. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst
 92. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst
 93. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_type_inst
 94. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_upper_frame_inst
 95. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_lower_frame_inst
 96. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_opcode_unite_inst
 97. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_version_inst
 98. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|wbs_reg:wbs_reg_inst
 99. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst
100. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst
101. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst
102. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A
103. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B
104. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|mux2:mux2_inst
105. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|sdram_controller:sdr_ctrl
106. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|rx_path:rx_path_inst
107. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c
108. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1
109. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1
110. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|rx_path:rx_path_inst|checksum_calc:checksum_inst_dec
111. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|tx_path:tx_path_inst
112. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|tx_path:tx_path_inst|uart_tx:uart_tx_c
113. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|tx_path:tx_path_inst|mp_enc:mp_enc1
114. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|tx_path:tx_path_inst|checksum_calc:checksum_inst_enc
115. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1
116. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1
117. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|tx_path:tx_path_inst|gen_reg:gen_reg_type_inst
118. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|tx_path:tx_path_inst|gen_reg:gen_dbg_cmd_reg_inst
119. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|tx_path:tx_path_inst|gen_reg:gen_reg_addr_reg_inst
120. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|tx_path:tx_path_inst|gen_reg:\rd_burst_reg_generate:1:gen_rd_burst_reg_inst
121. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|tx_path:tx_path_inst|gen_reg:\rd_burst_reg_generate:0:gen_rd_burst_reg_inst
122. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|tx_path:tx_path_inst|wbs_reg:wbs_reg_inst
123. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst
124. Parameter Settings for User Entity Instance: mds_top:mds_top_inst|led:led_inst
125. Parameter Settings for Inferred Entity Instance: mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0
126. Parameter Settings for Inferred Entity Instance: mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|altsyncram:mem_rtl_0
127. Parameter Settings for Inferred Entity Instance: mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|altsyncram:mem_rtl_0
128. Parameter Settings for Inferred Entity Instance: mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|altsyncram:mem_rtl_0
129. Parameter Settings for Inferred Entity Instance: mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0
130. Parameter Settings for Inferred Entity Instance: mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0
131. Parameter Settings for Inferred Entity Instance: mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|altsyncram:mem_rtl_0
132. altpll Parameter Settings by Entity Instance
133. altsyncram Parameter Settings by Entity Instance
134. dcfifo Parameter Settings by Entity Instance
135. Port Connectivity Checks: "mds_top:mds_top_inst|led:led_inst"
136. Port Connectivity Checks: "mds_top:mds_top_inst|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst"
137. Port Connectivity Checks: "mds_top:mds_top_inst|tx_path:tx_path_inst|gen_reg:\rd_burst_reg_generate:0:gen_rd_burst_reg_inst"
138. Port Connectivity Checks: "mds_top:mds_top_inst|tx_path:tx_path_inst|gen_reg:\rd_burst_reg_generate:1:gen_rd_burst_reg_inst"
139. Port Connectivity Checks: "mds_top:mds_top_inst|tx_path:tx_path_inst|gen_reg:gen_reg_addr_reg_inst"
140. Port Connectivity Checks: "mds_top:mds_top_inst|tx_path:tx_path_inst|gen_reg:gen_reg_type_inst"
141. Port Connectivity Checks: "mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1"
142. Port Connectivity Checks: "mds_top:mds_top_inst|tx_path:tx_path_inst|mp_enc:mp_enc1"
143. Port Connectivity Checks: "mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1"
144. Port Connectivity Checks: "mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1"
145. Port Connectivity Checks: "mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c"
146. Port Connectivity Checks: "mds_top:mds_top_inst|sdram_controller:sdr_ctrl"
147. Port Connectivity Checks: "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B"
148. Port Connectivity Checks: "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A"
149. Port Connectivity Checks: "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst"
150. Port Connectivity Checks: "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst"
151. Port Connectivity Checks: "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|wbs_reg:wbs_reg_inst"
152. Port Connectivity Checks: "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_version_inst"
153. Port Connectivity Checks: "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_opcode_unite_inst"
154. Port Connectivity Checks: "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_lower_frame_inst"
155. Port Connectivity Checks: "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_upper_frame_inst"
156. Port Connectivity Checks: "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_type_inst"
157. Port Connectivity Checks: "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst"
158. Port Connectivity Checks: "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst"
159. Port Connectivity Checks: "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst"
160. Port Connectivity Checks: "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst"
161. Port Connectivity Checks: "mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_reg:\dbg_reg_generate:0:gen_reg_dbg_inst"
162. Port Connectivity Checks: "mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_reg:\dbg_reg_generate:1:gen_reg_dbg_inst"
163. Port Connectivity Checks: "mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_reg:\dbg_reg_generate:2:gen_reg_dbg_inst"
164. Port Connectivity Checks: "mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_reg:gen_reg_type_inst"
165. Port Connectivity Checks: "mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst"
166. Port Connectivity Checks: "mds_top:mds_top_inst|intercon_mux:intercon_x_inst"
167. Elapsed Time Per Partition
168. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Apr 24 12:24:18 2013          ;
; Quartus II 64-Bit Version          ; 12.0 Build 263 08/02/2012 SP 2 SJ Full Version ;
; Revision Name                      ; SG_PnR_proj                                    ;
; Top-level Entity Name              ; top_synthesis                                  ;
; Family                             ; Cyclone II                                     ;
; Total logic elements               ; 4,445                                          ;
;     Total combinational functions  ; 3,644                                          ;
;     Dedicated logic registers      ; 2,426                                          ;
; Total registers                    ; 2426                                           ;
; Total pins                         ; 142                                            ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 121,716                                        ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 1                                              ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; top_synthesis      ; SG_PnR_proj        ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                             ;
+--------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+---------+
; File Name with User-Entered Path                 ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                         ; Library ;
+--------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+---------+
; ../SG_Project/VHDL/wbs_reg.vhd                   ; yes             ; User VHDL File               ; H:/Project/SG_Project/VHDL/wbs_reg.vhd                               ;         ;
; ../SG_Project/VHDL/vesa_gen_ctrl.vhd             ; yes             ; User VHDL File               ; H:/Project/SG_Project/VHDL/vesa_gen_ctrl.vhd                         ;         ;
; ../SG_Project/VHDL/uart_tx.vhd                   ; yes             ; User VHDL File               ; H:/Project/SG_Project/VHDL/uart_tx.vhd                               ;         ;
; ../SG_Project/VHDL/uart_rx.vhd                   ; yes             ; User VHDL File               ; H:/Project/SG_Project/VHDL/uart_rx.vhd                               ;         ;
; ../SG_Project/VHDL/tx_path_wbm.vhd               ; yes             ; User VHDL File               ; H:/Project/SG_Project/VHDL/tx_path_wbm.vhd                           ;         ;
; ../SG_Project/VHDL/tx_path.vhd                   ; yes             ; User VHDL File               ; H:/Project/SG_Project/VHDL/tx_path.vhd                               ;         ;
; ../SG_Project/VHDL/top_synthesis.vhd             ; yes             ; User VHDL File               ; H:/Project/SG_Project/VHDL/top_synthesis.vhd                         ;         ;
; ../SG_Project/VHDL/synthetic_frame_generator.vhd ; yes             ; User VHDL File               ; H:/Project/SG_Project/VHDL/synthetic_frame_generator.vhd             ;         ;
; ../SG_Project/VHDL/sync_rst_gen.vhd              ; yes             ; User VHDL File               ; H:/Project/SG_Project/VHDL/sync_rst_gen.vhd                          ;         ;
; ../SG_Project/VHDL/sdram_controller.vhd          ; yes             ; User VHDL File               ; H:/Project/SG_Project/VHDL/sdram_controller.vhd                      ;         ;
; ../SG_Project/VHDL/rx_path.vhd                   ; yes             ; User VHDL File               ; H:/Project/SG_Project/VHDL/rx_path.vhd                               ;         ;
; ../SG_Project/VHDL/reset_debouncer.vhd           ; yes             ; User VHDL File               ; H:/Project/SG_Project/VHDL/reset_debouncer.vhd                       ;         ;
; ../SG_Project/VHDL/reset_blk_top.vhd             ; yes             ; User VHDL File               ; H:/Project/SG_Project/VHDL/reset_blk_top.vhd                         ;         ;
; ../SG_Project/VHDL/ram_simple.vhd                ; yes             ; User VHDL File               ; H:/Project/SG_Project/VHDL/ram_simple.vhd                            ;         ;
; ../SG_Project/VHDL/pll.vhd                       ; yes             ; User Wizard-Generated File   ; H:/Project/SG_Project/VHDL/pll.vhd                                   ;         ;
; ../SG_Project/VHDL/pixel_mng.vhd                 ; yes             ; User VHDL File               ; H:/Project/SG_Project/VHDL/pixel_mng.vhd                             ;         ;
; ../SG_Project/VHDL/mp_enc.vhd                    ; yes             ; User VHDL File               ; H:/Project/SG_Project/VHDL/mp_enc.vhd                                ;         ;
; ../SG_Project/VHDL/mp_dec.vhd                    ; yes             ; User VHDL File               ; H:/Project/SG_Project/VHDL/mp_dec.vhd                                ;         ;
; ../SG_Project/VHDL/mem_mng_top.vhd               ; yes             ; User VHDL File               ; H:/Project/SG_Project/VHDL/mem_mng_top.vhd                           ;         ;
; ../SG_Project/VHDL/mem_mng_arbiter.vhd           ; yes             ; User VHDL File               ; H:/Project/SG_Project/VHDL/mem_mng_arbiter.vhd                       ;         ;
; ../SG_Project/VHDL/mem_ctrl_wr_wbs.vhd           ; yes             ; User VHDL File               ; H:/Project/SG_Project/VHDL/mem_ctrl_wr_wbs.vhd                       ;         ;
; ../SG_Project/VHDL/mem_ctrl_wr_wbm.vhd           ; yes             ; User VHDL File               ; H:/Project/SG_Project/VHDL/mem_ctrl_wr_wbm.vhd                       ;         ;
; ../SG_Project/VHDL/mem_ctrl_wr.vhd               ; yes             ; User VHDL File               ; H:/Project/SG_Project/VHDL/mem_ctrl_wr.vhd                           ;         ;
; ../SG_Project/VHDL/mem_ctrl_rd_wbs.vhd           ; yes             ; User VHDL File               ; H:/Project/SG_Project/VHDL/mem_ctrl_rd_wbs.vhd                       ;         ;
; ../SG_Project/VHDL/mem_ctrl_rd_wbm.vhd           ; yes             ; User VHDL File               ; H:/Project/SG_Project/VHDL/mem_ctrl_rd_wbm.vhd                       ;         ;
; ../SG_Project/VHDL/mem_ctrl_rd.vhd               ; yes             ; User VHDL File               ; H:/Project/SG_Project/VHDL/mem_ctrl_rd.vhd                           ;         ;
; ../SG_Project/VHDL/mds_top.vhd                   ; yes             ; User VHDL File               ; H:/Project/SG_Project/VHDL/mds_top.vhd                               ;         ;
; ../SG_Project/VHDL/intercon_pkg.vhd              ; yes             ; User VHDL File               ; H:/Project/SG_Project/VHDL/intercon_pkg.vhd                          ;         ;
; ../SG_Project/VHDL/intercon_mux.vhd              ; yes             ; User VHDL File               ; H:/Project/SG_Project/VHDL/intercon_mux.vhd                          ;         ;
; ../SG_Project/VHDL/intercon.vhd                  ; yes             ; User VHDL File               ; H:/Project/SG_Project/VHDL/intercon.vhd                              ;         ;
; ../SG_Project/VHDL/Hexss.vhd                     ; yes             ; User VHDL File               ; H:/Project/SG_Project/VHDL/Hexss.vhd                                 ;         ;
; ../SG_Project/VHDL/global_nets_top.vhd           ; yes             ; User VHDL File               ; H:/Project/SG_Project/VHDL/global_nets_top.vhd                       ;         ;
; ../SG_Project/VHDL/gen_reg.vhd                   ; yes             ; User VHDL File               ; H:/Project/SG_Project/VHDL/gen_reg.vhd                               ;         ;
; ../SG_Project/VHDL/disp_ctrl_top.vhd             ; yes             ; User VHDL File               ; H:/Project/SG_Project/VHDL/disp_ctrl_top.vhd                         ;         ;
; ../SG_Project/VHDL/dc_fifo.vhd                   ; yes             ; User Wizard-Generated File   ; H:/Project/SG_Project/VHDL/dc_fifo.vhd                               ;         ;
; ../SG_Project/VHDL/clk_blk_top.vhd               ; yes             ; User VHDL File               ; H:/Project/SG_Project/VHDL/clk_blk_top.vhd                           ;         ;
; ../SG_Project/VHDL/checksum_calc.vhd             ; yes             ; User VHDL File               ; H:/Project/SG_Project/VHDL/checksum_calc.vhd                         ;         ;
; ../SG_Project/VHDL/altera_16to8_dc_ram.vhd       ; yes             ; User Wizard-Generated File   ; H:/Project/SG_Project/VHDL/altera_16to8_dc_ram.vhd                   ;         ;
; ../SG_Project/VHDL/altera_8to16_dc_ram.vhd       ; yes             ; User Wizard-Generated File   ; H:/Project/SG_Project/VHDL/altera_8to16_dc_ram.vhd                   ;         ;
; ../SG_Project/VHDL/SG/Symbol_Generator_Top.vhd   ; yes             ; User VHDL File               ; H:/Project/SG_Project/VHDL/SG/Symbol_Generator_Top.vhd               ;         ;
; ../SG_Project/VHDL/SG/SG_WBM_IF.vhd              ; yes             ; User VHDL File               ; H:/Project/SG_Project/VHDL/SG/SG_WBM_IF.vhd                          ;         ;
; ../SG_Project/VHDL/SG/RAM_300.vhd                ; yes             ; User VHDL File               ; H:/Project/SG_Project/VHDL/SG/RAM_300.vhd                            ;         ;
; ../SG_Project/VHDL/SG/opcode_unite.vhd           ; yes             ; User VHDL File               ; H:/Project/SG_Project/VHDL/SG/opcode_unite.vhd                       ;         ;
; ../SG_Project/VHDL/SG/opcode_store.vhd           ; yes             ; User VHDL File               ; H:/Project/SG_Project/VHDL/SG/opcode_store.vhd                       ;         ;
; ../SG_Project/VHDL/SG/mux2.vhd                   ; yes             ; User VHDL File               ; H:/Project/SG_Project/VHDL/SG/mux2.vhd                               ;         ;
; ../SG_Project/VHDL/SG/manager.vhd                ; yes             ; User VHDL File               ; H:/Project/SG_Project/VHDL/SG/manager.vhd                            ;         ;
; ../SG_Project/VHDL/SG/general_fifo.vhd           ; yes             ; User VHDL File               ; H:/Project/SG_Project/VHDL/SG/general_fifo.vhd                       ;         ;
; ../SG_Project/VHDL/SG/led.vhd                    ; yes             ; User VHDL File               ; H:/Project/SG_Project/VHDL/SG/led.vhd                                ;         ;
; altpll.tdf                                       ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal120.inc                                   ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/aglobal120.inc        ;         ;
; stratix_pll.inc                                  ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                                ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                                ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; altsyncram.tdf                                   ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                            ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                                      ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                                   ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                                    ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                                       ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                                       ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                                     ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_a4l1.tdf                           ; yes             ; Auto-Generated Megafunction  ; H:/Project/SG_PnR_proj/db/altsyncram_a4l1.tdf                        ;         ;
; db/altsyncram_s8l1.tdf                           ; yes             ; Auto-Generated Megafunction  ; H:/Project/SG_PnR_proj/db/altsyncram_s8l1.tdf                        ;         ;
; db/altsyncram_b4l1.tdf                           ; yes             ; Auto-Generated Megafunction  ; H:/Project/SG_PnR_proj/db/altsyncram_b4l1.tdf                        ;         ;
; db/altsyncram_t8l1.tdf                           ; yes             ; Auto-Generated Megafunction  ; H:/Project/SG_PnR_proj/db/altsyncram_t8l1.tdf                        ;         ;
; dcfifo.tdf                                       ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/dcfifo.tdf            ;         ;
; lpm_counter.inc                                  ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/lpm_counter.inc       ;         ;
; lpm_add_sub.inc                                  ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; a_graycounter.inc                                ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/a_graycounter.inc     ;         ;
; a_fefifo.inc                                     ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/a_fefifo.inc          ;         ;
; a_gray2bin.inc                                   ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/a_gray2bin.inc        ;         ;
; dffpipe.inc                                      ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/dffpipe.inc           ;         ;
; alt_sync_fifo.inc                                ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/alt_sync_fifo.inc     ;         ;
; lpm_compare.inc                                  ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/lpm_compare.inc       ;         ;
; altsyncram_fifo.inc                              ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/altsyncram_fifo.inc   ;         ;
; db/dcfifo_k3n1.tdf                               ; yes             ; Auto-Generated Megafunction  ; H:/Project/SG_PnR_proj/db/dcfifo_k3n1.tdf                            ;         ;
; db/a_gray2bin_odb.tdf                            ; yes             ; Auto-Generated Megafunction  ; H:/Project/SG_PnR_proj/db/a_gray2bin_odb.tdf                         ;         ;
; db/a_graycounter_s96.tdf                         ; yes             ; Auto-Generated Megafunction  ; H:/Project/SG_PnR_proj/db/a_graycounter_s96.tdf                      ;         ;
; db/a_graycounter_jgc.tdf                         ; yes             ; Auto-Generated Megafunction  ; H:/Project/SG_PnR_proj/db/a_graycounter_jgc.tdf                      ;         ;
; db/a_graycounter_igc.tdf                         ; yes             ; Auto-Generated Megafunction  ; H:/Project/SG_PnR_proj/db/a_graycounter_igc.tdf                      ;         ;
; db/altsyncram_1p61.tdf                           ; yes             ; Auto-Generated Megafunction  ; H:/Project/SG_PnR_proj/db/altsyncram_1p61.tdf                        ;         ;
; db/altsyncram_dve1.tdf                           ; yes             ; Auto-Generated Megafunction  ; H:/Project/SG_PnR_proj/db/altsyncram_dve1.tdf                        ;         ;
; db/decode_o37.tdf                                ; yes             ; Auto-Generated Megafunction  ; H:/Project/SG_PnR_proj/db/decode_o37.tdf                             ;         ;
; db/mux_8u7.tdf                                   ; yes             ; Auto-Generated Megafunction  ; H:/Project/SG_PnR_proj/db/mux_8u7.tdf                                ;         ;
; db/dffpipe_ahe.tdf                               ; yes             ; Auto-Generated Megafunction  ; H:/Project/SG_PnR_proj/db/dffpipe_ahe.tdf                            ;         ;
; db/alt_synch_pipe_0eb.tdf                        ; yes             ; Auto-Generated Megafunction  ; H:/Project/SG_PnR_proj/db/alt_synch_pipe_0eb.tdf                     ;         ;
; db/dffpipe_ue9.tdf                               ; yes             ; Auto-Generated Megafunction  ; H:/Project/SG_PnR_proj/db/dffpipe_ue9.tdf                            ;         ;
; db/dffpipe_9d9.tdf                               ; yes             ; Auto-Generated Megafunction  ; H:/Project/SG_PnR_proj/db/dffpipe_9d9.tdf                            ;         ;
; db/dffpipe_se9.tdf                               ; yes             ; Auto-Generated Megafunction  ; H:/Project/SG_PnR_proj/db/dffpipe_se9.tdf                            ;         ;
; db/alt_synch_pipe_4e8.tdf                        ; yes             ; Auto-Generated Megafunction  ; H:/Project/SG_PnR_proj/db/alt_synch_pipe_4e8.tdf                     ;         ;
; db/dffpipe_ve9.tdf                               ; yes             ; Auto-Generated Megafunction  ; H:/Project/SG_PnR_proj/db/dffpipe_ve9.tdf                            ;         ;
; db/cmpr_r16.tdf                                  ; yes             ; Auto-Generated Megafunction  ; H:/Project/SG_PnR_proj/db/cmpr_r16.tdf                               ;         ;
; db/mux_1u7.tdf                                   ; yes             ; Auto-Generated Megafunction  ; H:/Project/SG_PnR_proj/db/mux_1u7.tdf                                ;         ;
; db/altsyncram_utg1.tdf                           ; yes             ; Auto-Generated Megafunction  ; H:/Project/SG_PnR_proj/db/altsyncram_utg1.tdf                        ;         ;
; db/altsyncram_8ig1.tdf                           ; yes             ; Auto-Generated Megafunction  ; H:/Project/SG_PnR_proj/db/altsyncram_8ig1.tdf                        ;         ;
; db/altsyncram_4rg1.tdf                           ; yes             ; Auto-Generated Megafunction  ; H:/Project/SG_PnR_proj/db/altsyncram_4rg1.tdf                        ;         ;
; db/altsyncram_uqg1.tdf                           ; yes             ; Auto-Generated Megafunction  ; H:/Project/SG_PnR_proj/db/altsyncram_uqg1.tdf                        ;         ;
; db/altsyncram_5di1.tdf                           ; yes             ; Auto-Generated Megafunction  ; H:/Project/SG_PnR_proj/db/altsyncram_5di1.tdf                        ;         ;
; db/altsyncram_2rg1.tdf                           ; yes             ; Auto-Generated Megafunction  ; H:/Project/SG_PnR_proj/db/altsyncram_2rg1.tdf                        ;         ;
+--------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                        ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 4,445                                                                                                ;
;                                             ;                                                                                                      ;
; Total combinational functions               ; 3644                                                                                                 ;
; Logic element usage by number of LUT inputs ;                                                                                                      ;
;     -- 4 input functions                    ; 1510                                                                                                 ;
;     -- 3 input functions                    ; 873                                                                                                  ;
;     -- <=2 input functions                  ; 1261                                                                                                 ;
;                                             ;                                                                                                      ;
; Logic elements by mode                      ;                                                                                                      ;
;     -- normal mode                          ; 2744                                                                                                 ;
;     -- arithmetic mode                      ; 900                                                                                                  ;
;                                             ;                                                                                                      ;
; Total registers                             ; 2426                                                                                                 ;
;     -- Dedicated logic registers            ; 2426                                                                                                 ;
;     -- I/O registers                        ; 0                                                                                                    ;
;                                             ;                                                                                                      ;
; I/O pins                                    ; 142                                                                                                  ;
; Total memory bits                           ; 121716                                                                                               ;
; Total PLLs                                  ; 1                                                                                                    ;
;     -- PLLs                                 ; 1                                                                                                    ;
;                                             ;                                                                                                      ;
; Maximum fan-out node                        ; global_nets_top:global_nets_inst|clk_blk_top:clk_blk_inst|pll:pll_inst|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 2523                                                                                                 ;
; Total fan-out                               ; 22735                                                                                                ;
; Average fan-out                             ; 3.60                                                                                                 ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                        ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                               ; Library Name ;
+-------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top_synthesis                                                    ; 3644 (1)          ; 2426 (0)     ; 121716      ; 0            ; 0       ; 0         ; 142  ; 0            ; |top_synthesis                                                                                                                                                                                                                    ;              ;
;    |global_nets_top:global_nets_inst|                             ; 4 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|global_nets_top:global_nets_inst                                                                                                                                                                                   ;              ;
;       |clk_blk_top:clk_blk_inst|                                  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|global_nets_top:global_nets_inst|clk_blk_top:clk_blk_inst                                                                                                                                                          ;              ;
;          |pll:pll_inst|                                           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|global_nets_top:global_nets_inst|clk_blk_top:clk_blk_inst|pll:pll_inst                                                                                                                                             ;              ;
;             |altpll:altpll_component|                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|global_nets_top:global_nets_inst|clk_blk_top:clk_blk_inst|pll:pll_inst|altpll:altpll_component                                                                                                                     ;              ;
;       |reset_blk_top:reset_blk_inst|                              ; 4 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst                                                                                                                                                      ;              ;
;          |reset_debouncer:rst_deb_inst|                           ; 4 (4)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst                                                                                                                         ;              ;
;          |sync_rst_gen:sync_rst_sdram_inst|                       ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst                                                                                                                     ;              ;
;          |sync_rst_gen:sync_rst_sys_inst|                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst                                                                                                                       ;              ;
;          |sync_rst_gen:sync_rst_vesa_inst|                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_vesa_inst                                                                                                                      ;              ;
;    |hexss:lsb_disp_hexss_inst|                                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|hexss:lsb_disp_hexss_inst                                                                                                                                                                                          ;              ;
;    |hexss:lsb_mem_hexss_inst|                                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|hexss:lsb_mem_hexss_inst                                                                                                                                                                                           ;              ;
;    |hexss:lsb_tx_hexss_inst|                                      ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|hexss:lsb_tx_hexss_inst                                                                                                                                                                                            ;              ;
;    |hexss:lsb_version_hexss_inst|                                 ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|hexss:lsb_version_hexss_inst                                                                                                                                                                                       ;              ;
;    |hexss:msb_disp_hexss_inst|                                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|hexss:msb_disp_hexss_inst                                                                                                                                                                                          ;              ;
;    |hexss:msb_mem_hexss_inst|                                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|hexss:msb_mem_hexss_inst                                                                                                                                                                                           ;              ;
;    |hexss:msb_tx_hexss_inst|                                      ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|hexss:msb_tx_hexss_inst                                                                                                                                                                                            ;              ;
;    |hexss:msb_version_hexss_inst|                                 ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|hexss:msb_version_hexss_inst                                                                                                                                                                                       ;              ;
;    |mds_top:mds_top_inst|                                         ; 3583 (0)          ; 2406 (0)     ; 121716      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst                                                                                                                                                                                               ;              ;
;       |disp_ctrl_top:disp_ctrl_inst|                              ; 1383 (54)         ; 993 (57)     ; 88876       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst                                                                                                                                                                  ;              ;
;          |SG_WBM_IF:SG_WBM_IF_inst|                               ; 227 (227)         ; 98 (98)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst                                                                                                                                         ;              ;
;          |Symbol_Generator_Top:Symbol_Generator_Top_inst|         ; 627 (0)           ; 522 (0)      ; 23340       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst                                                                                                                   ;              ;
;             |RAM_300:RAM_300_inst|                                ; 37 (37)           ; 49 (49)      ; 3900        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst                                                                                              ;              ;
;                |altsyncram:mem_rtl_0|                             ; 0 (0)             ; 0 (0)        ; 3900        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0                                                                         ;              ;
;                   |altsyncram_uqg1:auto_generated|                ; 0 (0)             ; 0 (0)        ; 3900        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated                                          ;              ;
;             |general_fifo:fifo_A|                                 ; 92 (92)           ; 66 (66)      ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A                                                                                               ;              ;
;                |altsyncram:mem_rtl_0|                             ; 0 (0)             ; 0 (0)        ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|altsyncram:mem_rtl_0                                                                          ;              ;
;                   |altsyncram_4rg1:auto_generated|                ; 0 (0)             ; 0 (0)        ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|altsyncram:mem_rtl_0|altsyncram_4rg1:auto_generated                                           ;              ;
;             |general_fifo:fifo_B|                                 ; 92 (92)           ; 66 (66)      ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B                                                                                               ;              ;
;                |altsyncram:mem_rtl_0|                             ; 0 (0)             ; 0 (0)        ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|altsyncram:mem_rtl_0                                                                          ;              ;
;                   |altsyncram_4rg1:auto_generated|                ; 0 (0)             ; 0 (0)        ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|altsyncram:mem_rtl_0|altsyncram_4rg1:auto_generated                                           ;              ;
;             |manager:manager_inst|                                ; 191 (191)         ; 121 (121)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst                                                                                              ;              ;
;             |mux2:mux2_inst|                                      ; 9 (9)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|mux2:mux2_inst                                                                                                    ;              ;
;             |opcode_store:opcode_store_inst|                      ; 176 (73)          ; 181 (75)     ; 9200        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst                                                                                    ;              ;
;                |general_fifo:general_fifo_inst|                   ; 103 (103)         ; 106 (106)    ; 9200        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst                                                     ;              ;
;                   |altsyncram:mem_rtl_0|                          ; 0 (0)             ; 0 (0)        ; 9200        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|altsyncram:mem_rtl_0                                ;              ;
;                      |altsyncram_2rg1:auto_generated|             ; 0 (0)             ; 0 (0)        ; 9200        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|altsyncram:mem_rtl_0|altsyncram_2rg1:auto_generated ;              ;
;             |opcode_unite:opcode_unite_inst|                      ; 30 (30)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst                                                                                    ;              ;
;          |dc_fifo:dc_fifo_inst|                                   ; 79 (0)            ; 104 (0)      ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst                                                                                                                                             ;              ;
;             |dcfifo:dcfifo_component|                             ; 79 (0)            ; 104 (0)      ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component                                                                                                                     ;              ;
;                |dcfifo_k3n1:auto_generated|                       ; 79 (4)            ; 104 (31)     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated                                                                                          ;              ;
;                   |a_graycounter_igc:wrptr_gp|                    ; 26 (26)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp                                                               ;              ;
;                   |a_graycounter_s96:rdptr_g1p|                   ; 26 (26)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p                                                              ;              ;
;                   |alt_synch_pipe_0eb:rs_dgwp|                    ; 0 (0)             ; 28 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp                                                               ;              ;
;                      |dffpipe_ue9:dffpipe5|                       ; 0 (0)             ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5                                          ;              ;
;                   |altsyncram_1p61:fifo_ram|                      ; 3 (0)             ; 3 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram                                                                 ;              ;
;                      |altsyncram_dve1:altsyncram12|               ; 3 (1)             ; 3 (3)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12                                    ;              ;
;                         |decode_o37:decode15|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|decode_o37:decode15                ;              ;
;                   |dffpipe_9d9:wraclr|                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr                                                                       ;              ;
;                   |dffpipe_ahe:rdaclr|                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr                                                                       ;              ;
;                   |mux_1u7:rdemp_eq_comp_lsb_mux|                 ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|mux_1u7:rdemp_eq_comp_lsb_mux                                                            ;              ;
;                   |mux_1u7:rdemp_eq_comp_msb_mux|                 ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|mux_1u7:rdemp_eq_comp_msb_mux                                                            ;              ;
;          |gen_reg:gen_reg_lower_frame_inst|                       ; 5 (5)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_lower_frame_inst                                                                                                                                 ;              ;
;          |gen_reg:gen_reg_opcode_unite_inst|                      ; 4 (4)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_opcode_unite_inst                                                                                                                                ;              ;
;          |gen_reg:gen_reg_type_inst|                              ; 1 (1)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_type_inst                                                                                                                                        ;              ;
;          |gen_reg:gen_reg_upper_frame_inst|                       ; 5 (5)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_upper_frame_inst                                                                                                                                 ;              ;
;          |gen_reg:gen_reg_version_inst|                           ; 2 (2)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_version_inst                                                                                                                                     ;              ;
;          |synthetic_frame_generator:synth_pic_gen_inst|           ; 122 (122)         ; 79 (79)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst                                                                                                                     ;              ;
;          |vesa_gen_ctrl:vesa_gen_ctrl_inst|                       ; 254 (254)         ; 92 (92)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst                                                                                                                                 ;              ;
;          |wbs_reg:wbs_reg_inst|                                   ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|wbs_reg:wbs_reg_inst                                                                                                                                             ;              ;
;       |intercon:intercon_y_inst|                                  ; 26 (26)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|intercon:intercon_y_inst                                                                                                                                                                      ;              ;
;       |intercon:intercon_z_inst|                                  ; 109 (109)         ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|intercon:intercon_z_inst                                                                                                                                                                      ;              ;
;       |intercon_mux:intercon_x_inst|                              ; 97 (97)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|intercon_mux:intercon_x_inst                                                                                                                                                                  ;              ;
;       |led:led_inst|                                              ; 50 (50)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|led:led_inst                                                                                                                                                                                  ;              ;
;       |mem_mng_top:mem_mng_inst|                                  ; 891 (69)          ; 581 (1)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst                                                                                                                                                                      ;              ;
;          |gen_reg:\dbg_reg_generate:0:gen_reg_dbg_inst|           ; 1 (1)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_reg:\dbg_reg_generate:0:gen_reg_dbg_inst                                                                                                                         ;              ;
;          |gen_reg:\dbg_reg_generate:1:gen_reg_dbg_inst|           ; 4 (4)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_reg:\dbg_reg_generate:1:gen_reg_dbg_inst                                                                                                                         ;              ;
;          |gen_reg:\dbg_reg_generate:2:gen_reg_dbg_inst|           ; 1 (1)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_reg:\dbg_reg_generate:2:gen_reg_dbg_inst                                                                                                                         ;              ;
;          |gen_reg:gen_reg_type_inst|                              ; 2 (2)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_reg:gen_reg_type_inst                                                                                                                                            ;              ;
;          |mem_ctrl_rd:mem_ctrl_rd_inst|                           ; 410 (4)           ; 290 (83)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst                                                                                                                                         ;              ;
;             |altera_16to8_dc_ram:ram1_inst|                       ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst                                                                                                           ;              ;
;                |altsyncram:altsyncram_component|                  ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component                                                                           ;              ;
;                   |altsyncram_b4l1:auto_generated|                ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated                                            ;              ;
;                      |altsyncram_t8l1:altsyncram1|                ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1                ;              ;
;             |mem_ctrl_rd_wbm:wbm_inst|                            ; 359 (359)         ; 153 (153)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst                                                                                                                ;              ;
;             |mem_ctrl_rd_wbs:wbs_inst|                            ; 47 (47)           ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst                                                                                                                ;              ;
;          |mem_ctrl_wr:mem_ctrl_wr_inst|                           ; 357 (1)           ; 251 (27)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst                                                                                                                                         ;              ;
;             |altera_8to16_dc_ram:ram1_inst|                       ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst                                                                                                           ;              ;
;                |altsyncram:altsyncram_component|                  ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component                                                                           ;              ;
;                   |altsyncram_a4l1:auto_generated|                ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated                                            ;              ;
;                      |altsyncram_s8l1:altsyncram1|                ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1                ;              ;
;             |mem_ctrl_wr_wbm:wbm_inst|                            ; 286 (286)         ; 186 (186)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst                                                                                                                ;              ;
;             |mem_ctrl_wr_wbs:wbs_inst|                            ; 70 (70)           ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst                                                                                                                ;              ;
;          |mem_mng_arbiter:arbiter_inst|                           ; 37 (37)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst                                                                                                                                         ;              ;
;          |wbs_reg:wbs_reg_inst|                                   ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|wbs_reg:wbs_reg_inst                                                                                                                                                 ;              ;
;       |rx_path:rx_path_inst|                                      ; 340 (133)         ; 291 (76)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|rx_path:rx_path_inst                                                                                                                                                                          ;              ;
;          |checksum_calc:checksum_inst_dec|                        ; 10 (10)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|rx_path:rx_path_inst|checksum_calc:checksum_inst_dec                                                                                                                                          ;              ;
;          |mp_dec:mp_dec1|                                         ; 96 (96)           ; 130 (130)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1                                                                                                                                                           ;              ;
;          |ram_simple:ram_inst1|                                   ; 19 (19)           ; 35 (35)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1                                                                                                                                                     ;              ;
;             |altsyncram:ram_data_rtl_0|                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0                                                                                                                           ;              ;
;                |altsyncram_utg1:auto_generated|                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated                                                                                            ;              ;
;          |uart_rx:uart_rx_c|                                      ; 82 (82)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c                                                                                                                                                        ;              ;
;       |sdram_controller:sdr_ctrl|                                 ; 236 (236)         ; 162 (162)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|sdram_controller:sdr_ctrl                                                                                                                                                                     ;              ;
;       |tx_path:tx_path_inst|                                      ; 451 (12)          ; 342 (1)      ; 8264        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst                                                                                                                                                                          ;              ;
;          |checksum_calc:checksum_inst_enc|                        ; 10 (10)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|checksum_calc:checksum_inst_enc                                                                                                                                          ;              ;
;          |gen_reg:\rd_burst_reg_generate:0:gen_rd_burst_reg_inst| ; 1 (1)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|gen_reg:\rd_burst_reg_generate:0:gen_rd_burst_reg_inst                                                                                                                   ;              ;
;          |gen_reg:\rd_burst_reg_generate:1:gen_rd_burst_reg_inst| ; 2 (2)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|gen_reg:\rd_burst_reg_generate:1:gen_rd_burst_reg_inst                                                                                                                   ;              ;
;          |gen_reg:gen_dbg_cmd_reg_inst|                           ; 10 (10)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|gen_reg:gen_dbg_cmd_reg_inst                                                                                                                                             ;              ;
;          |gen_reg:gen_reg_addr_reg_inst|                          ; 3 (3)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|gen_reg:gen_reg_addr_reg_inst                                                                                                                                            ;              ;
;          |gen_reg:gen_reg_type_inst|                              ; 2 (2)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|gen_reg:gen_reg_type_inst                                                                                                                                                ;              ;
;          |general_fifo:fifo_inst1|                                ; 35 (35)           ; 42 (42)      ; 72          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1                                                                                                                                                  ;              ;
;             |altsyncram:mem_rtl_0|                                ; 0 (0)             ; 0 (0)        ; 72          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|altsyncram:mem_rtl_0                                                                                                                             ;              ;
;                |altsyncram_8ig1:auto_generated|                   ; 0 (0)             ; 0 (0)        ; 72          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|altsyncram:mem_rtl_0|altsyncram_8ig1:auto_generated                                                                                              ;              ;
;          |mp_enc:mp_enc1|                                         ; 175 (175)         ; 106 (106)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|mp_enc:mp_enc1                                                                                                                                                           ;              ;
;          |ram_simple:ram_inst1|                                   ; 19 (19)           ; 37 (37)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1                                                                                                                                                     ;              ;
;             |altsyncram:ram_data_rtl_0|                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0                                                                                                                           ;              ;
;                |altsyncram_5di1:auto_generated|                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated                                                                                            ;              ;
;          |tx_path_wbm:tx_wbm_inst|                                ; 128 (128)         ; 71 (71)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst                                                                                                                                                  ;              ;
;          |uart_tx:uart_tx_c|                                      ; 51 (51)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|uart_tx:uart_tx_c                                                                                                                                                        ;              ;
;          |wbs_reg:wbs_reg_inst|                                   ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|wbs_reg:wbs_reg_inst                                                                                                                                                     ;              ;
+-------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated|ALTSYNCRAM                                          ; AUTO ; Simple Dual Port ; 300          ; 13           ; 300          ; 13           ; 3900  ; None ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|altsyncram:mem_rtl_0|altsyncram_4rg1:auto_generated|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; 640          ; 8            ; 640          ; 8            ; 5120  ; None ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|altsyncram:mem_rtl_0|altsyncram_4rg1:auto_generated|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; 640          ; 8            ; 640          ; 8            ; 5120  ; None ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|altsyncram:mem_rtl_0|altsyncram_2rg1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 400          ; 23           ; 400          ; 23           ; 9200  ; None ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ALTSYNCRAM                                    ; AUTO ; True Dual Port   ; 8192         ; 8            ; 8192         ; 8            ; 65536 ; None ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ALTSYNCRAM                ; AUTO ; True Dual Port   ; 1024         ; 8            ; 512          ; 16           ; 8192  ; None ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ALTSYNCRAM                ; AUTO ; True Dual Port   ; 512          ; 16           ; 1024         ; 8            ; 8192  ; None ;
; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated|ALTSYNCRAM                                                                                            ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|altsyncram:mem_rtl_0|altsyncram_8ig1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; 9            ; 8            ; 9            ; 8            ; 72    ; None ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated|ALTSYNCRAM                                                                                            ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                         ; IP Include File                                    ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |top_synthesis|global_nets_top:global_nets_inst|clk_blk_top:clk_blk_inst|pll:pll_inst                                   ; H:/Project/SG_Project/VHDL/pll.vhd                 ;
; Altera ; FIFO         ; N/A     ; N/A          ; N/A          ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst                                   ; H:/Project/SG_Project/VHDL/dc_fifo.vhd             ;
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst ; H:/Project/SG_Project/VHDL/altera_16to8_dc_ram.vhd ;
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst ; H:/Project/SG_Project/VHDL/altera_8to16_dc_ram.vhd ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------+
; State Machine - |top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|wbm_cur_st ;
+------------------------------+------------------------------+----------------------+------------------------+
; Name                         ; wbm_cur_st.wbm_wait_burst_st ; wbm_cur_st.wbm_rx_st ; wbm_cur_st.wbm_idle_st ;
+------------------------------+------------------------------+----------------------+------------------------+
; wbm_cur_st.wbm_idle_st       ; 0                            ; 0                    ; 0                      ;
; wbm_cur_st.wbm_rx_st         ; 0                            ; 1                    ; 1                      ;
; wbm_cur_st.wbm_wait_burst_st ; 1                            ; 0                    ; 1                      ;
+------------------------------+------------------------------+----------------------+------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|mp_enc:mp_enc1|cur_st                                                                            ;
+-------------------+---------------+---------------+-------------------+----------------+---------------+----------------+----------------+---------------+----------------+
; Name              ; cur_st.eof_st ; cur_st.crc_st ; cur_st.reg_crc_st ; cur_st.data_st ; cur_st.len_st ; cur_st.addr_st ; cur_st.type_st ; cur_st.sof_st ; cur_st.idle_st ;
+-------------------+---------------+---------------+-------------------+----------------+---------------+----------------+----------------+---------------+----------------+
; cur_st.idle_st    ; 0             ; 0             ; 0                 ; 0              ; 0             ; 0              ; 0              ; 0             ; 0              ;
; cur_st.sof_st     ; 0             ; 0             ; 0                 ; 0              ; 0             ; 0              ; 0              ; 1             ; 1              ;
; cur_st.type_st    ; 0             ; 0             ; 0                 ; 0              ; 0             ; 0              ; 1              ; 0             ; 1              ;
; cur_st.addr_st    ; 0             ; 0             ; 0                 ; 0              ; 0             ; 1              ; 0              ; 0             ; 1              ;
; cur_st.len_st     ; 0             ; 0             ; 0                 ; 0              ; 1             ; 0              ; 0              ; 0             ; 1              ;
; cur_st.data_st    ; 0             ; 0             ; 0                 ; 1              ; 0             ; 0              ; 0              ; 0             ; 1              ;
; cur_st.reg_crc_st ; 0             ; 0             ; 1                 ; 0              ; 0             ; 0              ; 0              ; 0             ; 1              ;
; cur_st.crc_st     ; 0             ; 1             ; 0                 ; 0              ; 0             ; 0              ; 0              ; 0             ; 1              ;
; cur_st.eof_st     ; 1             ; 0             ; 0                 ; 0              ; 0             ; 0              ; 0              ; 0             ; 1              ;
+-------------------+---------------+---------------+-------------------+----------------+---------------+----------------+----------------+---------------+----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|uart_tx:uart_tx_c|cur_st ;
+-------------------+--------------+-------------------+--------------------------------------------+
; Name              ; cur_st.TX_ST ; cur_st.REGDATA_ST ; cur_st.IDLE_ST                             ;
+-------------------+--------------+-------------------+--------------------------------------------+
; cur_st.IDLE_ST    ; 0            ; 0                 ; 0                                          ;
; cur_st.REGDATA_ST ; 0            ; 1                 ; 1                                          ;
; cur_st.TX_ST      ; 1            ; 0                 ; 1                                          ;
+-------------------+--------------+-------------------+--------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_synthesis|mds_top:mds_top_inst|rx_path:rx_path_inst|wbm_cur_st                                                                                                           ;
+------------------------------+-----------------------------+---------------------------+------------------------------+----------------------+-----------------------+------------------------+
; Name                         ; wbm_cur_st.wbm_wait_type_st ; wbm_cur_st.wbm_tx_type_st ; wbm_cur_st.wbm_wait_burst_st ; wbm_cur_st.wbm_tx_st ; wbm_cur_st.wbm_neg_st ; wbm_cur_st.wbm_idle_st ;
+------------------------------+-----------------------------+---------------------------+------------------------------+----------------------+-----------------------+------------------------+
; wbm_cur_st.wbm_idle_st       ; 0                           ; 0                         ; 0                            ; 0                    ; 0                     ; 0                      ;
; wbm_cur_st.wbm_neg_st        ; 0                           ; 0                         ; 0                            ; 0                    ; 1                     ; 1                      ;
; wbm_cur_st.wbm_tx_st         ; 0                           ; 0                         ; 0                            ; 1                    ; 0                     ; 1                      ;
; wbm_cur_st.wbm_wait_burst_st ; 0                           ; 0                         ; 1                            ; 0                    ; 0                     ; 1                      ;
; wbm_cur_st.wbm_tx_type_st    ; 0                           ; 1                         ; 0                            ; 0                    ; 0                     ; 1                      ;
; wbm_cur_st.wbm_wait_type_st  ; 1                           ; 0                         ; 0                            ; 0                    ; 0                     ; 1                      ;
+------------------------------+-----------------------------+---------------------------+------------------------------+----------------------+-----------------------+------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_synthesis|mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|cur_st                                    ;
+----------------+---------------+---------------+----------------+---------------+----------------+----------------+---------------+
; Name           ; cur_st.eof_st ; cur_st.crc_st ; cur_st.data_st ; cur_st.len_st ; cur_st.addr_st ; cur_st.type_st ; cur_st.sof_st ;
+----------------+---------------+---------------+----------------+---------------+----------------+----------------+---------------+
; cur_st.sof_st  ; 0             ; 0             ; 0              ; 0             ; 0              ; 0              ; 0             ;
; cur_st.type_st ; 0             ; 0             ; 0              ; 0             ; 0              ; 1              ; 1             ;
; cur_st.addr_st ; 0             ; 0             ; 0              ; 0             ; 1              ; 0              ; 1             ;
; cur_st.len_st  ; 0             ; 0             ; 0              ; 1             ; 0              ; 0              ; 1             ;
; cur_st.data_st ; 0             ; 0             ; 1              ; 0             ; 0              ; 0              ; 1             ;
; cur_st.crc_st  ; 0             ; 1             ; 0              ; 0             ; 0              ; 0              ; 1             ;
; cur_st.eof_st  ; 1             ; 0             ; 0              ; 0             ; 0              ; 0              ; 1             ;
+----------------+---------------+---------------+----------------+---------------+----------------+----------------+---------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------+
; State Machine - |top_synthesis|mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st              ;
+--------------------+-------------------+------------------+--------------+--------------------+----------------+
; Name               ; cur_st.STOPBIT_ST ; cur_st.PARITY_ST ; cur_st.RX_ST ; cur_st.STARTBIT_ST ; cur_st.IDLE_ST ;
+--------------------+-------------------+------------------+--------------+--------------------+----------------+
; cur_st.IDLE_ST     ; 0                 ; 0                ; 0            ; 0                  ; 0              ;
; cur_st.STARTBIT_ST ; 0                 ; 0                ; 0            ; 1                  ; 1              ;
; cur_st.RX_ST       ; 0                 ; 0                ; 1            ; 0                  ; 1              ;
; cur_st.PARITY_ST   ; 0                 ; 1                ; 0            ; 0                  ; 1              ;
; cur_st.STOPBIT_ST  ; 1                 ; 0                ; 0            ; 0                  ; 1              ;
+--------------------+-------------------+------------------+--------------+--------------------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_synthesis|mds_top:mds_top_inst|sdram_controller:sdr_ctrl|next_state                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------+------------------------+-----------------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+------------------------------+----------------------+----------------------+------------------------+-------------------+----------------------------+-----------------------+--------------------+
; Name                         ; next_state.WAIT_PRE_ST ; next_state.READ_BST_STOP_ST ; next_state.READ5_ST ; next_state.READ4_ST ; next_state.READ3_ST ; next_state.READ2_ST ; next_state.READ1_ST ; next_state.READ0_ST ; next_state.WRITE_BST_STOP_ST ; next_state.WRITE1_ST ; next_state.WRITE0_ST ; next_state.WAIT_ACT_ST ; next_state.ACT_ST ; next_state.REFRESH_WAIT_ST ; next_state.REFRESH_ST ; next_state.IDLE_ST ;
+------------------------------+------------------------+-----------------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+------------------------------+----------------------+----------------------+------------------------+-------------------+----------------------------+-----------------------+--------------------+
; next_state.IDLE_ST           ; 0                      ; 0                           ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                            ; 0                    ; 0                    ; 0                      ; 0                 ; 0                          ; 0                     ; 0                  ;
; next_state.REFRESH_ST        ; 0                      ; 0                           ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                            ; 0                    ; 0                    ; 0                      ; 0                 ; 0                          ; 1                     ; 1                  ;
; next_state.REFRESH_WAIT_ST   ; 0                      ; 0                           ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                            ; 0                    ; 0                    ; 0                      ; 0                 ; 1                          ; 0                     ; 1                  ;
; next_state.ACT_ST            ; 0                      ; 0                           ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                            ; 0                    ; 0                    ; 0                      ; 1                 ; 0                          ; 0                     ; 1                  ;
; next_state.WAIT_ACT_ST       ; 0                      ; 0                           ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                            ; 0                    ; 0                    ; 1                      ; 0                 ; 0                          ; 0                     ; 1                  ;
; next_state.WRITE0_ST         ; 0                      ; 0                           ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                            ; 0                    ; 1                    ; 0                      ; 0                 ; 0                          ; 0                     ; 1                  ;
; next_state.WRITE1_ST         ; 0                      ; 0                           ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                            ; 1                    ; 0                    ; 0                      ; 0                 ; 0                          ; 0                     ; 1                  ;
; next_state.WRITE_BST_STOP_ST ; 0                      ; 0                           ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                            ; 0                    ; 0                    ; 0                      ; 0                 ; 0                          ; 0                     ; 1                  ;
; next_state.READ0_ST          ; 0                      ; 0                           ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                            ; 0                    ; 0                    ; 0                      ; 0                 ; 0                          ; 0                     ; 1                  ;
; next_state.READ1_ST          ; 0                      ; 0                           ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                            ; 0                    ; 0                    ; 0                      ; 0                 ; 0                          ; 0                     ; 1                  ;
; next_state.READ2_ST          ; 0                      ; 0                           ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                            ; 0                    ; 0                    ; 0                      ; 0                 ; 0                          ; 0                     ; 1                  ;
; next_state.READ3_ST          ; 0                      ; 0                           ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                            ; 0                    ; 0                    ; 0                      ; 0                 ; 0                          ; 0                     ; 1                  ;
; next_state.READ4_ST          ; 0                      ; 0                           ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                            ; 0                    ; 0                    ; 0                      ; 0                 ; 0                          ; 0                     ; 1                  ;
; next_state.READ5_ST          ; 0                      ; 0                           ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                            ; 0                    ; 0                    ; 0                      ; 0                 ; 0                          ; 0                     ; 1                  ;
; next_state.READ_BST_STOP_ST  ; 0                      ; 1                           ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                            ; 0                    ; 0                    ; 0                      ; 0                 ; 0                          ; 0                     ; 1                  ;
; next_state.WAIT_PRE_ST       ; 1                      ; 0                           ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                            ; 0                    ; 0                    ; 0                      ; 0                 ; 0                          ; 0                     ; 1                  ;
+------------------------------+------------------------+-----------------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+------------------------------+----------------------+----------------------+------------------------+-------------------+----------------------------+-----------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_synthesis|mds_top:mds_top_inst|sdram_controller:sdr_ctrl|next_init_state                                                                                                                                                                                                                                          ;
+---------------------------------------+---------------------------------------+----------------------------------+---------------------------------------+----------------------------------+----------------------------------+-----------------------------------+------------------------------------+------------------------------+
; Name                                  ; next_init_state.INIT_WAIT_MODE_REG_ST ; next_init_state.INIT_MODE_REG_ST ; next_init_state.INIT_AUTO_REF_WAIT_ST ; next_init_state.INIT_AUTO_REF_ST ; next_init_state.INIT_WAIT_PRE_ST ; next_init_state.INIT_PRECHARGE_ST ; next_init_state.INIT_WAIT_200us_ST ; next_init_state.INIT_IDLE_ST ;
+---------------------------------------+---------------------------------------+----------------------------------+---------------------------------------+----------------------------------+----------------------------------+-----------------------------------+------------------------------------+------------------------------+
; next_init_state.INIT_IDLE_ST          ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                ; 0                                 ; 0                                  ; 0                            ;
; next_init_state.INIT_WAIT_200us_ST    ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                ; 0                                 ; 1                                  ; 1                            ;
; next_init_state.INIT_PRECHARGE_ST     ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                ; 1                                 ; 0                                  ; 1                            ;
; next_init_state.INIT_WAIT_PRE_ST      ; 0                                     ; 0                                ; 0                                     ; 0                                ; 1                                ; 0                                 ; 0                                  ; 1                            ;
; next_init_state.INIT_AUTO_REF_ST      ; 0                                     ; 0                                ; 0                                     ; 1                                ; 0                                ; 0                                 ; 0                                  ; 1                            ;
; next_init_state.INIT_AUTO_REF_WAIT_ST ; 0                                     ; 0                                ; 1                                     ; 0                                ; 0                                ; 0                                 ; 0                                  ; 1                            ;
; next_init_state.INIT_MODE_REG_ST      ; 0                                     ; 1                                ; 0                                     ; 0                                ; 0                                ; 0                                 ; 0                                  ; 1                            ;
; next_init_state.INIT_WAIT_MODE_REG_ST ; 1                                     ; 0                                ; 0                                     ; 0                                ; 0                                ; 0                                 ; 0                                  ; 1                            ;
+---------------------------------------+---------------------------------------+----------------------------------+---------------------------------------+----------------------------------+----------------------------------+-----------------------------------+------------------------------------+------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|current_sm ;
+------------------------------+------------------------------+------------------------------+----------------------+-----------------------+---------------------+
; Name                         ; current_sm.read_a_write_b_st ; current_sm.write_a_read_b_st ; current_sm.read_b_st ; current_sm.write_a_st ; current_sm.idle_st  ;
+------------------------------+------------------------------+------------------------------+----------------------+-----------------------+---------------------+
; current_sm.idle_st           ; 0                            ; 0                            ; 0                    ; 0                     ; 0                   ;
; current_sm.write_a_st        ; 0                            ; 0                            ; 0                    ; 1                     ; 1                   ;
; current_sm.read_b_st         ; 0                            ; 0                            ; 1                    ; 0                     ; 1                   ;
; current_sm.write_a_read_b_st ; 0                            ; 1                            ; 0                    ; 0                     ; 1                   ;
; current_sm.read_a_write_b_st ; 1                            ; 0                            ; 0                    ; 0                     ; 1                   ;
+------------------------------+------------------------------+------------------------------+----------------------+-----------------------+---------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|current_sm ;
+--------------------+-------------------+-------------------+--------------------------------------------------------------------------------------------------------------+
; Name               ; current_sm.mp2_st ; current_sm.mp1_st ; current_sm.idle_st                                                                                           ;
+--------------------+-------------------+-------------------+--------------------------------------------------------------------------------------------------------------+
; current_sm.idle_st ; 0                 ; 0                 ; 0                                                                                                            ;
; current_sm.mp1_st  ; 0                 ; 1                 ; 1                                                                                                            ;
; current_sm.mp2_st  ; 1                 ; 0                 ; 1                                                                                                            ;
+--------------------+-------------------+-------------------+--------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|cur_st                                                                                                                                                                                                         ;
+----------------------------------+-------------------+----------------------------------+--------------------------+-------------------+------------------+-----------------------+--------------------------------+------------------------+-------------------------------+-----------------------+--------------------+
; Name                             ; cur_st.restart_st ; cur_st.wbm_undbg_type_end_cyc_st ; cur_st.wbm_undbg_type_st ; cur_st.end_cyc_st ; cur_st.wbm_rx_st ; cur_st.wbm_init_rx_st ; cur_st.wbm_dbg_type_end_cyc_st ; cur_st.wbm_dbg_type_st ; cur_st.wbm_dbg_adr_end_cyc_st ; cur_st.wbm_dbg_adr_st ; cur_st.wbm_idle_st ;
+----------------------------------+-------------------+----------------------------------+--------------------------+-------------------+------------------+-----------------------+--------------------------------+------------------------+-------------------------------+-----------------------+--------------------+
; cur_st.wbm_idle_st               ; 0                 ; 0                                ; 0                        ; 0                 ; 0                ; 0                     ; 0                              ; 0                      ; 0                             ; 0                     ; 0                  ;
; cur_st.wbm_dbg_adr_st            ; 0                 ; 0                                ; 0                        ; 0                 ; 0                ; 0                     ; 0                              ; 0                      ; 0                             ; 1                     ; 1                  ;
; cur_st.wbm_dbg_adr_end_cyc_st    ; 0                 ; 0                                ; 0                        ; 0                 ; 0                ; 0                     ; 0                              ; 0                      ; 1                             ; 0                     ; 1                  ;
; cur_st.wbm_dbg_type_st           ; 0                 ; 0                                ; 0                        ; 0                 ; 0                ; 0                     ; 0                              ; 1                      ; 0                             ; 0                     ; 1                  ;
; cur_st.wbm_dbg_type_end_cyc_st   ; 0                 ; 0                                ; 0                        ; 0                 ; 0                ; 0                     ; 1                              ; 0                      ; 0                             ; 0                     ; 1                  ;
; cur_st.wbm_init_rx_st            ; 0                 ; 0                                ; 0                        ; 0                 ; 0                ; 1                     ; 0                              ; 0                      ; 0                             ; 0                     ; 1                  ;
; cur_st.wbm_rx_st                 ; 0                 ; 0                                ; 0                        ; 0                 ; 1                ; 0                     ; 0                              ; 0                      ; 0                             ; 0                     ; 1                  ;
; cur_st.end_cyc_st                ; 0                 ; 0                                ; 0                        ; 1                 ; 0                ; 0                     ; 0                              ; 0                      ; 0                             ; 0                     ; 1                  ;
; cur_st.wbm_undbg_type_st         ; 0                 ; 0                                ; 1                        ; 0                 ; 0                ; 0                     ; 0                              ; 0                      ; 0                             ; 0                     ; 1                  ;
; cur_st.wbm_undbg_type_end_cyc_st ; 0                 ; 1                                ; 0                        ; 0                 ; 0                ; 0                     ; 0                              ; 0                      ; 0                             ; 0                     ; 1                  ;
; cur_st.restart_st                ; 1                 ; 0                                ; 0                        ; 0                 ; 0                ; 0                     ; 0                              ; 0                      ; 0                             ; 0                     ; 1                  ;
+----------------------------------+-------------------+----------------------------------+--------------------------+-------------------+------------------+-----------------------+--------------------------------+------------------------+-------------------------------+-----------------------+--------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|cur_st                                           ;
+------------------------+------------------------+----------------------+-------------------+------------------+-----------------------+--------------------+
; Name                   ; cur_st.restart_wack_st ; cur_st.restart_rd_st ; cur_st.end_cyc_st ; cur_st.wbm_rx_st ; cur_st.wbm_init_rx_st ; cur_st.wbm_idle_st ;
+------------------------+------------------------+----------------------+-------------------+------------------+-----------------------+--------------------+
; cur_st.wbm_idle_st     ; 0                      ; 0                    ; 0                 ; 0                ; 0                     ; 0                  ;
; cur_st.wbm_init_rx_st  ; 0                      ; 0                    ; 0                 ; 0                ; 1                     ; 1                  ;
; cur_st.wbm_rx_st       ; 0                      ; 0                    ; 0                 ; 1                ; 0                     ; 1                  ;
; cur_st.end_cyc_st      ; 0                      ; 0                    ; 1                 ; 0                ; 0                     ; 1                  ;
; cur_st.restart_rd_st   ; 0                      ; 1                    ; 0                 ; 0                ; 0                     ; 1                  ;
; cur_st.restart_wack_st ; 1                      ; 0                    ; 0                 ; 0                ; 0                     ; 1                  ;
+------------------------+------------------------+----------------------+-------------------+------------------+-----------------------+--------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_cur_st                    ;
+------------------------------+------------------------+------------------------------+----------------------+---------------------------+------------------------+
; Name                         ; wbm_cur_st.wbm_bank_st ; wbm_cur_st.wbm_wait_burst_st ; wbm_cur_st.wbm_rx_st ; wbm_cur_st.wbm_req_arb_st ; wbm_cur_st.wbm_idle_st ;
+------------------------------+------------------------+------------------------------+----------------------+---------------------------+------------------------+
; wbm_cur_st.wbm_idle_st       ; 0                      ; 0                            ; 0                    ; 0                         ; 0                      ;
; wbm_cur_st.wbm_req_arb_st    ; 0                      ; 0                            ; 0                    ; 1                         ; 1                      ;
; wbm_cur_st.wbm_rx_st         ; 0                      ; 0                            ; 1                    ; 0                         ; 1                      ;
; wbm_cur_st.wbm_wait_burst_st ; 0                      ; 1                            ; 0                    ; 0                         ; 1                      ;
; wbm_cur_st.wbm_bank_st       ; 1                      ; 0                            ; 0                    ; 0                         ; 1                      ;
+------------------------------+------------------------+------------------------------+----------------------+---------------------------+------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|wbs_cur_st                                                                                              ;
+---------------------------------+------------------------+--------------------------------+----------------------+-----------------------------+--------------------------------+---------------------------------+------------------------+
; Name                            ; wbs_cur_st.wbs_done_st ; wbs_cur_st.wbs_wait_end_cyc_st ; wbs_cur_st.wbs_tx_st ; wbs_cur_st.wbs_ram_delay_st ; wbs_cur_st.wbs_wait_ram_rdy_st ; wbs_cur_st.wbs_init_sdram_rx_st ; wbs_cur_st.wbs_idle_st ;
+---------------------------------+------------------------+--------------------------------+----------------------+-----------------------------+--------------------------------+---------------------------------+------------------------+
; wbs_cur_st.wbs_idle_st          ; 0                      ; 0                              ; 0                    ; 0                           ; 0                              ; 0                               ; 0                      ;
; wbs_cur_st.wbs_init_sdram_rx_st ; 0                      ; 0                              ; 0                    ; 0                           ; 0                              ; 1                               ; 1                      ;
; wbs_cur_st.wbs_wait_ram_rdy_st  ; 0                      ; 0                              ; 0                    ; 0                           ; 1                              ; 0                               ; 1                      ;
; wbs_cur_st.wbs_ram_delay_st     ; 0                      ; 0                              ; 0                    ; 1                           ; 0                              ; 0                               ; 1                      ;
; wbs_cur_st.wbs_tx_st            ; 0                      ; 0                              ; 1                    ; 0                           ; 0                              ; 0                               ; 1                      ;
; wbs_cur_st.wbs_wait_end_cyc_st  ; 0                      ; 1                              ; 0                    ; 0                           ; 0                              ; 0                               ; 1                      ;
; wbs_cur_st.wbs_done_st          ; 1                      ; 0                              ; 0                    ; 0                           ; 0                              ; 0                               ; 1                      ;
+---------------------------------+------------------------+--------------------------------+----------------------+-----------------------------+--------------------------------+---------------------------------+------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_cur_st                                                                                                                                                                            ;
+--------------------------------+-----------------------+----------------------------+------------------------+-------------------------------+--------------------------------+-------------------------------+------------------------------+----------------------+---------------------------+------------------------+
; Name                           ; wbm_cur_st.wbm_sum_st ; wbm_cur_st.wbm_wait_sum_st ; wbm_cur_st.wbm_bank_st ; wbm_cur_st.wbm_bank_switch_st ; wbm_cur_st.wbm_wait2_switch_st ; wbm_cur_st.wbm_wait_switch_st ; wbm_cur_st.wbm_wait_burst_st ; wbm_cur_st.wbm_tx_st ; wbm_cur_st.wbm_req_arb_st ; wbm_cur_st.wbm_idle_st ;
+--------------------------------+-----------------------+----------------------------+------------------------+-------------------------------+--------------------------------+-------------------------------+------------------------------+----------------------+---------------------------+------------------------+
; wbm_cur_st.wbm_idle_st         ; 0                     ; 0                          ; 0                      ; 0                             ; 0                              ; 0                             ; 0                            ; 0                    ; 0                         ; 0                      ;
; wbm_cur_st.wbm_req_arb_st      ; 0                     ; 0                          ; 0                      ; 0                             ; 0                              ; 0                             ; 0                            ; 0                    ; 1                         ; 1                      ;
; wbm_cur_st.wbm_tx_st           ; 0                     ; 0                          ; 0                      ; 0                             ; 0                              ; 0                             ; 0                            ; 1                    ; 0                         ; 1                      ;
; wbm_cur_st.wbm_wait_burst_st   ; 0                     ; 0                          ; 0                      ; 0                             ; 0                              ; 0                             ; 1                            ; 0                    ; 0                         ; 1                      ;
; wbm_cur_st.wbm_wait_switch_st  ; 0                     ; 0                          ; 0                      ; 0                             ; 0                              ; 1                             ; 0                            ; 0                    ; 0                         ; 1                      ;
; wbm_cur_st.wbm_wait2_switch_st ; 0                     ; 0                          ; 0                      ; 0                             ; 1                              ; 0                             ; 0                            ; 0                    ; 0                         ; 1                      ;
; wbm_cur_st.wbm_bank_switch_st  ; 0                     ; 0                          ; 0                      ; 1                             ; 0                              ; 0                             ; 0                            ; 0                    ; 0                         ; 1                      ;
; wbm_cur_st.wbm_bank_st         ; 0                     ; 0                          ; 1                      ; 0                             ; 0                              ; 0                             ; 0                            ; 0                    ; 0                         ; 1                      ;
; wbm_cur_st.wbm_wait_sum_st     ; 0                     ; 1                          ; 0                      ; 0                             ; 0                              ; 0                             ; 0                            ; 0                    ; 0                         ; 1                      ;
; wbm_cur_st.wbm_sum_st          ; 1                     ; 0                          ; 0                      ; 0                             ; 0                              ; 0                             ; 0                            ; 0                    ; 0                         ; 1                      ;
+--------------------------------+-----------------------+----------------------------+------------------------+-------------------------------+--------------------------------+-------------------------------+------------------------------+----------------------+---------------------------+------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wbs_cur_st                          ;
+--------------------------------+------------------------+--------------------------------+----------------------+-----------------------------+------------------------+
; Name                           ; wbs_cur_st.wbs_done_st ; wbs_cur_st.wbs_wait_end_cyc_st ; wbs_cur_st.wbs_rx_st ; wbs_cur_st.wbs_neg_stall_st ; wbs_cur_st.wbs_idle_st ;
+--------------------------------+------------------------+--------------------------------+----------------------+-----------------------------+------------------------+
; wbs_cur_st.wbs_idle_st         ; 0                      ; 0                              ; 0                    ; 0                           ; 0                      ;
; wbs_cur_st.wbs_neg_stall_st    ; 0                      ; 0                              ; 0                    ; 1                           ; 1                      ;
; wbs_cur_st.wbs_rx_st           ; 0                      ; 0                              ; 1                    ; 0                           ; 1                      ;
; wbs_cur_st.wbs_wait_end_cyc_st ; 0                      ; 1                              ; 0                    ; 0                           ; 1                      ;
; wbs_cur_st.wbs_done_st         ; 1                      ; 0                              ; 0                    ; 0                           ; 1                      ;
+--------------------------------+------------------------+--------------------------------+----------------------+-----------------------------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; yes                                                              ; yes                                        ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr|dffe18a[0] ; yes                                                              ; yes                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                      ; Reason for Removal                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|parity_bit                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d1[0..3,5,7..9]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[8,9]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|right_frame_rg_d1[0..3,5,7..9]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[8,9]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d2[0..3,5,7..9]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d2[8,9]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|right_frame_rg_d2[0..3,5,7..9]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d2[8,9]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|sdram_addr_rd[0..3,22,23]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[0..3,8,9]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[0,1,7..9]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|right_frame[0..3,8,9]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|lower_frame[0,1,7..9]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|addrstall_reg_a[0] ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|wbm_tga_o[2..4,6..9]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_max_b                                                                                                               ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|type_reg_wbm_d2[0]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[21]                                                                                                  ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[21]                                                                                                  ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[21]                                                                            ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[20]                                                                                                  ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[20]                                                                                                  ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[20]                                                                            ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[19]                                                                                                  ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[19]                                                                                                  ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[19]                                                                            ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[18]                                                                                                  ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[18]                                                                                                  ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[18]                                                                            ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[17]                                                                                                  ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[17]                                                                                                  ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[17]                                                                            ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[16]                                                                                                  ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[16]                                                                                                  ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[16]                                                                            ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[15]                                                                                                  ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[15]                                                                                                  ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[15]                                                                            ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[14]                                                                                                  ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[14]                                                                                                  ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[14]                                                                            ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[13]                                                                                                  ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[13]                                                                                                  ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[13]                                                                            ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[12]                                                                                                  ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[12]                                                                                                  ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[12]                                                                            ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[11]                                                                                                  ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[11]                                                                                                  ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[11]                                                                            ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[10]                                                                                                  ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[10]                                                                                                  ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[10]                                                                            ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[9]                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[9]                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[9]                                                                             ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[8]                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[8]                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[8]                                                                             ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[7]                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[7]                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[7]                                                                             ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[6]                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[6]                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[6]                                                                             ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[5]                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[5]                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[5]                                                                             ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[4]                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[4]                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[4]                                                                             ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[3]                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[3]                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[3]                                                                             ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[2]                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[2]                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[2]                                                                             ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[1]                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[1]                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[1]                                                                             ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[0]                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[0]                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[0]                                                                             ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|intercon:intercon_y_inst|wbs_gnt                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|left_frame[0..3,8,9]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|right_frame[0..3,8,9]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame[8,9]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame[8,9]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|din_fifo[23]                                                       ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[23]                                                         ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|mp_enc:mp_enc1|sof_blk[0,1,3,4,7]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|mp_enc:mp_enc1|eof_blk[0..2,4,5]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|eof_blk[0..2,4,5]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|fifo_used_s[9]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|ack_err_cnt[0..10]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_cnt[0..18]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|rd_adr[0..9]                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|end_burst_b                                                                                                             ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|pixels_req[0]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_req_add[0]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|pixels_req[1]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_req_add[1]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|pixels_req[2]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_req_add[2]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|right_frame_rg_d1[4]                                                                                                                             ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|right_frame_rg_d1[6]                                                                                                          ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|right_frame_rg_d1[6]                                                                                                                             ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d1[4]                                                                                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d1[4]                                                                                                                              ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d1[6]                                                                                                           ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|read_addr[3]                                                                                                                     ; Merged with mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|read_addr_dup[3]                                                                                              ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|read_addr[2]                                                                                                                     ; Merged with mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|read_addr_dup[2]                                                                                              ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|read_addr[1]                                                                                                                     ; Merged with mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|read_addr_dup[1]                                                                                              ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|read_addr[0]                                                                                                                     ; Merged with mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|read_addr_dup[0]                                                                                              ;
; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_udqm                                                                                                                                           ; Merged with mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_ldqm                                                                                                                        ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d2[4]                                                                                                                              ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d2[6]                                                                                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|right_frame_rg_d2[4,6]                                                                                                                           ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d2[6]                                                                                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|read_addr[9]                                                                  ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|read_addr_dup[9]                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|read_addr[8]                                                                  ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|read_addr_dup[8]                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|read_addr[7]                                                                  ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|read_addr_dup[7]                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|read_addr[6]                                                                  ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|read_addr_dup[6]                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|read_addr[5]                                                                  ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|read_addr_dup[5]                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|read_addr[4]                                                                  ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|read_addr_dup[4]                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|read_addr[3]                                                                  ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|read_addr_dup[3]                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|read_addr[2]                                                                  ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|read_addr_dup[2]                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|read_addr[1]                                                                  ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|read_addr_dup[1]                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|read_addr[0]                                                                  ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|read_addr_dup[0]                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|read_addr[9]                                                                  ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|read_addr_dup[9]                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|read_addr[8]                                                                  ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|read_addr_dup[8]                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|read_addr[7]                                                                  ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|read_addr_dup[7]                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|read_addr[6]                                                                  ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|read_addr_dup[6]                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|read_addr[5]                                                                  ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|read_addr_dup[5]                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|read_addr[4]                                                                  ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|read_addr_dup[4]                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|read_addr[3]                                                                  ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|read_addr_dup[3]                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|read_addr[2]                                                                  ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|read_addr_dup[2]                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|read_addr[1]                                                                  ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|read_addr_dup[1]                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|read_addr[0]                                                                  ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|read_addr_dup[0]                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|req_trig_d1                                                                                                             ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|req_in_trg_1                                              ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|req_trig_d2                                                                                                             ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|req_in_trg_2                                              ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|req_trig_d3                                                                                                             ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|req_in_trg_3                                              ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_d1                                                                                                                ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_1                                 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_d2                                                                                                                ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_2                                 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|vsync_sig                                                                                                               ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|start_trigger_3                                 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|read_addr[8]                        ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|read_addr_dup[8] ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|read_addr[7]                        ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|read_addr_dup[7] ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|read_addr[6]                        ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|read_addr_dup[6] ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|read_addr[5]                        ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|read_addr_dup[5] ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|read_addr[4]                        ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|read_addr_dup[4] ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|read_addr[3]                        ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|read_addr_dup[3] ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|read_addr[2]                        ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|read_addr_dup[2] ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|read_addr[1]                        ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|read_addr_dup[1] ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|read_addr[0]                        ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|read_addr_dup[0] ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[5]                                                                                       ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[7]                                                                    ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[4]                                                                                       ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[6]                                                                    ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[2]                                                                                      ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[6]                                                                    ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|right_frame[4,6]                                                                                    ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[6]                                                                    ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|lower_frame[2]                                                                                      ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[6]                                                                    ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[3,4]                                                                                    ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[5]                                                                   ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|right_frame[5]                                                                                      ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|right_frame[7]                                                                   ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|frame_state[1]                                                                                      ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|lower_frame[6]                                                                   ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|lower_frame[3,4]                                                                                    ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|lower_frame[5]                                                                   ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|image_tx_en_i                                                                                                   ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vesa_en_i                                                                                    ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[0,3]                                                                                               ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[9]                                                                              ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[8,9]                                                                                              ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[9]                                                                              ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[1,2,8]                                                                                             ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[9]                                                                              ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|right_frame_i[0..2]                                                                                             ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|right_frame_i[3]                                                                             ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|tot_req_pix[0,1]                                                                                                        ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|tot_req_pix[2]                                                                                       ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|bank_switch                                                                                    ; Merged with mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt_en                                                                   ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|mp_enc:mp_enc1|eof_blk[6,7]                                                                                                                              ; Merged with mds_top:mds_top_inst|tx_path:tx_path_inst|mp_enc:mp_enc1|eof_blk[3]                                                                                                             ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|mp_enc:mp_enc1|sof_blk[2,5,6]                                                                                                                            ; Merged with mds_top:mds_top_inst|tx_path:tx_path_inst|mp_enc:mp_enc1|eof_blk[3]                                                                                                             ;
; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|eof_blk[6,7]                                                                                                                              ; Merged with mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|eof_blk[3]                                                                                                             ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|left_frame[7]                                                                                                                                    ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|left_frame[5]                                                                                                                 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|left_frame[6]                                                                                                                                    ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|left_frame[4]                                                                                                                 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|right_frame[4,6]                                                                                                                                 ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|left_frame[4]                                                                                                                 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|right_frame[7]                                                                                                                                   ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|right_frame[5]                                                                                                                ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[7]                                                                                                 ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[5]                                                                              ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[6]                                                                                                 ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[4]                                                                              ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|we_internal                                                                                                             ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|wbm_tgc_o                                                                                            ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|dbg_adr[1..3,22,23]                                                                                                     ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|dbg_adr[0]                                                                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[9]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|tot_req_pix[2]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|pixels_req[3]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_req_add[3]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|pixels_req[4]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_req_add[4]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|tot_req_pix[3,4]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|lower_frame[6]                                                                                      ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[5]                                                                   ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|right_frame_i[3]                                                                                                ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|right_frame_i[9]                                                                             ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|flush_fifo                                                         ; Merged with mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|restart_i                                                                   ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem~23                                                                       ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem~19                                                     ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem~19                                                                        ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem~19                                                     ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem~19                                                                        ; Merged with mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem~13                                                                                                        ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem~13                                                                                                                           ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem~34           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem~34                              ; Merged with mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data~19                                                                                                      ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[20]                                                                                                           ; Merged with mds_top:mds_top_inst|tx_path:tx_path_inst|mp_enc:mp_enc1|ram_addr_i[9]                                                                                                          ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[18]                                                                                                           ; Merged with mds_top:mds_top_inst|tx_path:tx_path_inst|mp_enc:mp_enc1|ram_addr_i[8]                                                                                                          ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[16]                                                                                                           ; Merged with mds_top:mds_top_inst|tx_path:tx_path_inst|mp_enc:mp_enc1|ram_addr_i[7]                                                                                                          ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[14]                                                                                                           ; Merged with mds_top:mds_top_inst|tx_path:tx_path_inst|mp_enc:mp_enc1|ram_addr_i[6]                                                                                                          ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[12]                                                                                                           ; Merged with mds_top:mds_top_inst|tx_path:tx_path_inst|mp_enc:mp_enc1|ram_addr_i[5]                                                                                                          ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[10]                                                                                                           ; Merged with mds_top:mds_top_inst|tx_path:tx_path_inst|mp_enc:mp_enc1|ram_addr_i[4]                                                                                                          ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[8]                                                                                                            ; Merged with mds_top:mds_top_inst|tx_path:tx_path_inst|mp_enc:mp_enc1|ram_addr_i[3]                                                                                                          ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[6]                                                                                                            ; Merged with mds_top:mds_top_inst|tx_path:tx_path_inst|mp_enc:mp_enc1|ram_addr_i[2]                                                                                                          ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[4]                                                                                                            ; Merged with mds_top:mds_top_inst|tx_path:tx_path_inst|mp_enc:mp_enc1|ram_addr_i[1]                                                                                                          ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[2]                                                                                                            ; Merged with mds_top:mds_top_inst|tx_path:tx_path_inst|mp_enc:mp_enc1|ram_addr_i[0]                                                                                                          ;
; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[20]                                                                                                           ; Merged with mds_top:mds_top_inst|rx_path:rx_path_inst|ram_addr_out[9]                                                                                                                       ;
; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[18]                                                                                                           ; Merged with mds_top:mds_top_inst|rx_path:rx_path_inst|ram_addr_out[8]                                                                                                                       ;
; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[16]                                                                                                           ; Merged with mds_top:mds_top_inst|rx_path:rx_path_inst|ram_addr_out[7]                                                                                                                       ;
; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[14]                                                                                                           ; Merged with mds_top:mds_top_inst|rx_path:rx_path_inst|ram_addr_out[6]                                                                                                                       ;
; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[12]                                                                                                           ; Merged with mds_top:mds_top_inst|rx_path:rx_path_inst|ram_addr_out[5]                                                                                                                       ;
; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[10]                                                                                                           ; Merged with mds_top:mds_top_inst|rx_path:rx_path_inst|ram_addr_out[4]                                                                                                                       ;
; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[8]                                                                                                            ; Merged with mds_top:mds_top_inst|rx_path:rx_path_inst|ram_addr_out[3]                                                                                                                       ;
; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[6]                                                                                                            ; Merged with mds_top:mds_top_inst|rx_path:rx_path_inst|ram_addr_out[2]                                                                                                                       ;
; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[4]                                                                                                            ; Merged with mds_top:mds_top_inst|rx_path:rx_path_inst|ram_addr_out[1]                                                                                                                       ;
; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[2]                                                                                                            ; Merged with mds_top:mds_top_inst|rx_path:rx_path_inst|ram_addr_out[0]                                                                                                                       ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0_bypass[2]                                                                                                              ; Merged with mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|read_addr_dup[0]                                                                                              ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0_bypass[8]                                                                                                              ; Merged with mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|read_addr_dup[3]                                                                                              ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0_bypass[6]                                                                                                              ; Merged with mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|read_addr_dup[2]                                                                                              ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0_bypass[4]                                                                                                              ; Merged with mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|read_addr_dup[1]                                                                                              ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0_bypass[20]                                                          ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|read_addr_dup[9]                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0_bypass[18]                                                          ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|read_addr_dup[8]                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0_bypass[16]                                                          ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|read_addr_dup[7]                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0_bypass[14]                                                          ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|read_addr_dup[6]                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0_bypass[12]                                                          ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|read_addr_dup[5]                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0_bypass[10]                                                          ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|read_addr_dup[4]                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0_bypass[8]                                                           ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|read_addr_dup[3]                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0_bypass[6]                                                           ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|read_addr_dup[2]                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0_bypass[4]                                                           ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|read_addr_dup[1]                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0_bypass[2]                                                           ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|read_addr_dup[0]                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0_bypass[20]                                                          ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|read_addr_dup[9]                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0_bypass[18]                                                          ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|read_addr_dup[8]                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0_bypass[16]                                                          ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|read_addr_dup[7]                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0_bypass[14]                                                          ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|read_addr_dup[6]                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0_bypass[12]                                                          ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|read_addr_dup[5]                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0_bypass[10]                                                          ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|read_addr_dup[4]                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0_bypass[8]                                                           ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|read_addr_dup[3]                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0_bypass[6]                                                           ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|read_addr_dup[2]                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0_bypass[4]                                                           ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|read_addr_dup[1]                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0_bypass[2]                                                           ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|read_addr_dup[0]                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0_bypass[2]                                                          ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|ram_addr_rd[0]                                            ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0_bypass[4]                                                          ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|ram_addr_rd[1]                                            ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0_bypass[6]                                                          ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|ram_addr_rd[2]                                            ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0_bypass[8]                                                          ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|ram_addr_rd[3]                                            ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0_bypass[10]                                                         ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|ram_addr_rd[4]                                            ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0_bypass[12]                                                         ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|ram_addr_rd[5]                                            ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0_bypass[14]                                                         ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|ram_addr_rd[6]                                            ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0_bypass[16]                                                         ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|ram_addr_rd[7]                                            ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0_bypass[18]                                                         ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|ram_addr_rd[8]                                            ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0_bypass[18]                ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|read_addr_dup[8] ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0_bypass[16]                ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|read_addr_dup[7] ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0_bypass[14]                ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|read_addr_dup[6] ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0_bypass[12]                ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|read_addr_dup[5] ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0_bypass[10]                ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|read_addr_dup[4] ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0_bypass[8]                 ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|read_addr_dup[3] ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0_bypass[6]                 ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|read_addr_dup[2] ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0_bypass[4]                 ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|read_addr_dup[1] ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0_bypass[2]                 ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|read_addr_dup[0] ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[6]                                                                                      ; Merged with mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|lower_frame[5]                                                                   ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|cur_st.restart_st                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|req_trig_sig                                                                                                            ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_req_add[5]                                                                                                          ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|tot_req_pix[5]                                                                                                          ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_req_add[6]                                                                                                          ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|tot_req_pix[6]                                                                                                          ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_req_add[7]                                                                                                          ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|tot_req_pix[7]                                                                                                          ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_req_add[8]                                                                                                          ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|tot_req_pix[8]                                                                                                          ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_req_add[9]                                                                                                          ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|tot_req_pix[9..18]                                                                                                      ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|pixels_req[5]                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|req_trig_b                                                                                                              ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|pixels_req[6..9]                                                                                                ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|cur_st.wbm_idle_st                                                                                                      ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|cur_st.wbm_init_rx_st                                                                                                   ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|cur_st.wbm_rx_st                                                                                                        ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|cur_st.end_cyc_st                                                                                                       ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|cur_st.restart_rd_st                                                                                                    ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|cur_st.restart_wack_st                                                                                                  ; Lost fanout                                                                                                                                                                                 ;
; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|cur_st.PARITY_ST                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|parity_err_i                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data~19                                                                                                                         ; Merged with mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|restart_i                                                                   ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|rd_bank_val                                                                                                                                          ; Merged with mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|wr_bank_val                                                                                                                       ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|dbg_adr[0]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                      ;
; Total Number of Removed Registers = 436                                                                                                                                                            ;                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|type_reg_wbm_d2[0]                                                ; Stuck at GND              ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[21],                                         ;
;                                                                                                                                              ; due to stuck port data_in ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[21],                                         ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[21],                   ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[20],                                         ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[20],                                         ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[20],                   ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[19],                                         ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[19],                                         ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[19],                   ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[18],                                         ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[18],                                         ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[18],                   ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[17],                                         ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[17],                                         ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[17],                   ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[16],                                         ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[16],                                         ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[16],                   ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[15],                                         ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[15],                                         ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[15],                   ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[14],                                         ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[14],                                         ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[14],                   ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[13],                                         ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[13],                                         ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[13],                   ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[12],                                         ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[12],                                         ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[12],                   ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[11],                                         ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[11],                                         ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[11],                   ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[10],                                         ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[10],                                         ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[10],                   ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[9],                                          ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[9],                                          ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[9],                    ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[8],                                          ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[8],                                          ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[8],                    ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[7],                                          ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[7],                                          ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[7],                    ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[6],                                          ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[6],                                          ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[6],                    ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[5],                                          ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[5],                                          ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[5],                    ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[4],                                          ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[4],                                          ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[4],                    ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[3],                                          ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[3],                                          ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[3],                    ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[2],                                          ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[2],                                          ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[2],                    ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[1],                                          ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[1],                                          ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[1],                    ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d2[0],                                          ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wr_addr_reg_wbm_d1[0],                                          ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wr_addr_reg_wbm[0]                     ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|pixels_req[0]                                             ; Stuck at GND              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_req_add[0],                                                 ;
;                                                                                                                                              ; due to stuck port data_in ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|tot_req_pix[5],                                                 ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|tot_req_pix[6],                                                 ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|tot_req_pix[7],                                                 ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_req_add[8],                                                 ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|tot_req_pix[8],                                                 ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|tot_req_pix[9],                                                 ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|tot_req_pix[10],                                                ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|tot_req_pix[11],                                                ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|tot_req_pix[12],                                                ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|tot_req_pix[13],                                                ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|tot_req_pix[14],                                                ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|tot_req_pix[15],                                                ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|tot_req_pix[16],                                                ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|tot_req_pix[17],                                                ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|tot_req_pix[18],                                                ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|req_trig_b,                                                     ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|cur_st.wbm_idle_st                                              ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|right_frame_rg_d1[9]                                                                       ; Stuck at GND              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|right_frame_rg_d2[9],                                                                    ;
;                                                                                                                                              ; due to stuck port data_in ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|right_frame[9],                                                                          ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|pixels_req[3],                                          ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_req_add[3],                                                 ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_req_add[5],                                                 ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_req_add[6],                                                 ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_req_add[7],                                                 ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|pixels_req[5],                                          ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|pixels_req[9],                                          ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|pixels_req[8],                                          ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|pixels_req[7]                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d1[9]                                                                        ; Stuck at GND              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d2[9],                                                                     ;
;                                                                                                                                              ; due to stuck port data_in ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|left_frame[9],                                                                           ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|left_frame_i[9],                                        ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|pixels_req[4],                                          ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_req_add[4]                                                  ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_cnt[18]                                                       ; Stuck at GND              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|tot_req_pix[2],                                                 ;
;                                                                                                                                              ; due to stuck port data_in ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|tot_req_pix[4],                                                 ;
;                                                                                                                                              ;                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|tot_req_pix[3]                                                  ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d1[8]                                                                        ; Stuck at GND              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d2[8],                                                                     ;
;                                                                                                                                              ; due to stuck port data_in ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|left_frame[8]                                                                            ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d1[3]                                                                        ; Stuck at GND              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d2[3],                                                                     ;
;                                                                                                                                              ; due to stuck port data_in ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|left_frame[3]                                                                            ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d1[2]                                                                        ; Stuck at GND              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d2[2],                                                                     ;
;                                                                                                                                              ; due to stuck port data_in ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|left_frame[2]                                                                            ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d1[1]                                                                        ; Stuck at GND              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d2[1],                                                                     ;
;                                                                                                                                              ; due to stuck port data_in ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|left_frame[1]                                                                            ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d1[0]                                                                        ; Stuck at GND              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d2[0],                                                                     ;
;                                                                                                                                              ; due to stuck port data_in ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|left_frame[0]                                                                            ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[9]                                                                       ; Stuck at GND              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d2[9],                                                                    ;
;                                                                                                                                              ; due to stuck port data_in ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame[9]                                                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d1[8]                                                                       ; Stuck at GND              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame_rg_d2[8],                                                                    ;
;                                                                                                                                              ; due to stuck port data_in ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|upper_frame[8]                                                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|right_frame_rg_d1[8]                                                                       ; Stuck at GND              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|right_frame_rg_d2[8],                                                                    ;
;                                                                                                                                              ; due to stuck port data_in ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|right_frame[8]                                                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|right_frame_rg_d1[3]                                                                       ; Stuck at GND              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|right_frame_rg_d2[3],                                                                    ;
;                                                                                                                                              ; due to stuck port data_in ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|right_frame[3]                                                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|right_frame_rg_d1[2]                                                                       ; Stuck at GND              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|right_frame_rg_d2[2],                                                                    ;
;                                                                                                                                              ; due to stuck port data_in ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|right_frame[2]                                                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|right_frame_rg_d1[1]                                                                       ; Stuck at GND              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|right_frame_rg_d2[1],                                                                    ;
;                                                                                                                                              ; due to stuck port data_in ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|right_frame[1]                                                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|right_frame_rg_d1[0]                                                                       ; Stuck at GND              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|right_frame_rg_d2[0],                                                                    ;
;                                                                                                                                              ; due to stuck port data_in ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|right_frame[0]                                                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[9]                                                                       ; Stuck at GND              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d2[9],                                                                    ;
;                                                                                                                                              ; due to stuck port data_in ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame[9]                                                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d1[8]                                                                       ; Stuck at GND              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame_rg_d2[8],                                                                    ;
;                                                                                                                                              ; due to stuck port data_in ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|lower_frame[8]                                                                           ;
; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|parity_bit                                                                       ; Stuck at GND              ; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|parity_err_i                                                                   ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                            ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d1[7]                                                                        ; Stuck at GND              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d2[7]                                                                      ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                            ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d1[5]                                                                        ; Stuck at GND              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|left_frame_rg_d2[5]                                                                      ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                            ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|right_frame_rg_d1[7]                                                                       ; Stuck at GND              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|right_frame_rg_d2[7]                                                                     ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                            ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|right_frame_rg_d1[5]                                                                       ; Stuck at GND              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|right_frame_rg_d2[5]                                                                     ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                            ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|sdram_addr_rd[0]       ; Stuck at GND              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|dbg_adr[0]                                                      ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                            ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|din_fifo[23] ; Lost Fanouts              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst|opcode[23] ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|ack_err_cnt[10]                                                   ; Stuck at GND              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|req_trig_sig                                                    ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                            ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|pixels_req[1]                                             ; Stuck at GND              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_req_add[1]                                                  ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                            ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|pixels_req[2]                                             ; Stuck at GND              ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|pix_req_add[2]                                                  ;
;                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2426  ;
; Number of registers using Synchronous Clear  ; 221   ;
; Number of registers using Synchronous Load   ; 310   ;
; Number of registers using Asynchronous Clear ; 2129  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1310  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                   ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[10]                                             ; 1       ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[8]                                              ; 1       ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[6]                                              ; 1       ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|release_arb_cnt[5]                                              ; 1       ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|ram_addr_wr[8]                      ; 4       ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|ram_addr_wr[5]                      ; 4       ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|ram_addr_wr[4]                      ; 4       ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|ram_addr_wr[2]                      ; 4       ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|ram_addr_wr[3]                      ; 4       ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|ram_addr_wr[6]                      ; 4       ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|ram_addr_wr[7]                      ; 4       ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|uart_tx:uart_tx_c|dout                                                                                                    ; 1       ;
; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_cas_n_r                                                                                                         ; 1       ;
; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_ldqm                                                                                                            ; 3       ;
; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_ras_n_r                                                                                                         ; 1       ;
; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_we_n_r                                                                                                          ; 1       ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst|wr_gnt_i                                                                                 ; 47      ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_version_inst|reg_data[0]                                                                          ; 8       ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|uart_tx:uart_tx_c|sr[0]                                                                                                   ; 1       ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[9]                                                                          ; 10      ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[8]                                                                          ; 10      ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|right_frame_i[8]                                                                 ; 3       ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|right_frame_i[9]                                                                 ; 6       ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[6]                                                                          ; 8       ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_lsb_aeb                     ; 3       ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|rdemp_eq_comp_msb_aeb                     ; 3       ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[9]                                                                          ; 7       ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[6]                                                                          ; 6       ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[4]                                                                          ; 8       ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                                                                          ; 7       ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1]                                                                          ; 6       ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0]                                                                          ; 7       ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[9]                                                                 ; 2       ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[6]                                                                 ; 2       ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[4]                                                                 ; 2       ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2]                                                                 ; 2       ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[1]                                                                 ; 2       ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[0]                                                                 ; 2       ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|right_frame_i[4]                                                                 ; 2       ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[2]                                                                          ; 6       ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[1]                                                                          ; 8       ;
; mds_top:mds_top_inst|intercon:intercon_z_inst|wbm_gnt                                                                                                               ; 56      ;
; mds_top:mds_top_inst|intercon:intercon_z_inst|wbs_gnt[1]                                                                                                            ; 26      ;
; mds_top:mds_top_inst|intercon:intercon_y_inst|wbm_gnt                                                                                                               ; 32      ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[8]                                                    ; 9       ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[7]                                                    ; 2       ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[6]                                                    ; 2       ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[5]                                                    ; 2       ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[4]                                                    ; 2       ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[3]                                                    ; 2       ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[2]                                                    ; 2       ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[1]                                                    ; 2       ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[0]                                                    ; 2       ;
; mds_top:mds_top_inst|sdram_controller:sdr_ctrl|stall_r                                                                                                              ; 5       ;
; mds_top:mds_top_inst|rx_path:rx_path_inst|dat_1st_bool                                                                                                              ; 9       ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|wbs_stall_o                                                     ; 3       ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|wbs_stall_o_int                                                 ; 4       ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ack_cnt_zero_b                                                                                    ; 4       ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|first_rx_bool                                                   ; 21      ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|restart_i                                                       ; 99      ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|uart_tx:uart_tx_c|sample_cnt[0]                                                                                           ; 2       ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|left_frame[7]                                                        ; 1       ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|upper_frame[5]                                                       ; 9       ;
; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|blk_pos[0]                                                                                                 ; 8       ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d3                                                                            ; 2       ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d4                                                                            ; 1       ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|dat_1st_bool                                                    ; 17      ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp|sub_parity10a0 ; 1       ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity4a0 ; 1       ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wbm_busy_d2                                                                              ; 1       ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|wbm_busy_d2                                                                              ; 1       ;
; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|din_d2                                                                                                  ; 6       ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d2                                                                            ; 1       ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_latch_1st_dat                                               ; 2       ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_upper_frame_inst|reg_data[5]                                                                      ; 1       ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_upper_frame_inst|reg_data[4]                                                                      ; 1       ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_upper_frame_inst|reg_data[3]                                                                      ; 1       ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_upper_frame_inst|reg_data[2]                                                                      ; 1       ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_lower_frame_inst|reg_data[5]                                                                      ; 1       ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_lower_frame_inst|reg_data[4]                                                                      ; 1       ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_lower_frame_inst|reg_data[3]                                                                      ; 1       ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_lower_frame_inst|reg_data[2]                                                                      ; 1       ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|wbm_busy_d1                                                                              ; 1       ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|wbm_busy_d1                                                                              ; 1       ;
; mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|din_d1                                                                                                  ; 1       ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|restart_rd_d1                                                                            ; 1       ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|mp_enc:mp_enc1|blk_pos[0]                                                                                                 ; 7       ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_busy                                                        ; 1       ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|done_cnt[1]                                                     ; 2       ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|done_cnt[0]                                                     ; 3       ;
; mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|reset_crc                                                                                                  ; 10      ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_zero                                                     ; 1       ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_busy                                                        ; 1       ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|ram_addr_wr[1]                      ; 3       ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|ram_addr_wr[0]                      ; 3       ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[0]                                                                 ; 3       ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|mp_enc:mp_enc1|reset_crc                                                                                                  ; 10      ;
; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|dat_1st_bool                                                    ; 2       ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_opcode_unite_inst|reg_data[5]                                                                     ; 1       ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_opcode_unite_inst|reg_data[3]                                                                     ; 1       ;
; Total number of inverted registers = 101*                                                                                                                           ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register Name                                                                                                                                                                       ; RAM Name                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[0]                                                                                             ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                            ;
; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[1]                                                                                             ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                            ;
; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[2]                                                                                             ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                            ;
; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[3]                                                                                             ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                            ;
; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[4]                                                                                             ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                            ;
; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[5]                                                                                             ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                            ;
; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[6]                                                                                             ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                            ;
; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[7]                                                                                             ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                            ;
; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[8]                                                                                             ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                            ;
; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[9]                                                                                             ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                            ;
; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[10]                                                                                            ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                            ;
; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[11]                                                                                            ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                            ;
; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[12]                                                                                            ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                            ;
; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[13]                                                                                            ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                            ;
; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[14]                                                                                            ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                            ;
; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[15]                                                                                            ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                            ;
; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[16]                                                                                            ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                            ;
; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[17]                                                                                            ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                            ;
; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[18]                                                                                            ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                            ;
; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[19]                                                                                            ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                            ;
; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[20]                                                                                            ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                            ;
; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[21]                                                                                            ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                            ;
; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[22]                                                                                            ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                            ;
; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[23]                                                                                            ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                            ;
; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[24]                                                                                            ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                            ;
; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[25]                                                                                            ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                            ;
; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[26]                                                                                            ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                            ;
; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[27]                                                                                            ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                            ;
; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[28]                                                                                            ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                            ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0_bypass[0]                                                                                               ; mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0                                                                                              ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0_bypass[1]                                                                                               ; mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0                                                                                              ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0_bypass[2]                                                                                               ; mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0                                                                                              ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0_bypass[3]                                                                                               ; mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0                                                                                              ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0_bypass[4]                                                                                               ; mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0                                                                                              ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0_bypass[5]                                                                                               ; mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0                                                                                              ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0_bypass[6]                                                                                               ; mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0                                                                                              ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0_bypass[7]                                                                                               ; mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0                                                                                              ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0_bypass[8]                                                                                               ; mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0                                                                                              ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0_bypass[9]                                                                                               ; mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0                                                                                              ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0_bypass[10]                                                                                              ; mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0                                                                                              ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0_bypass[11]                                                                                              ; mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0                                                                                              ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0_bypass[12]                                                                                              ; mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0                                                                                              ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0_bypass[13]                                                                                              ; mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0                                                                                              ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0_bypass[14]                                                                                              ; mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0                                                                                              ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0_bypass[15]                                                                                              ; mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0                                                                                              ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0_bypass[16]                                                                                              ; mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0                                                                                              ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0_bypass[0]                                            ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0_bypass[1]                                            ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0_bypass[2]                                            ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0_bypass[3]                                            ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0_bypass[4]                                            ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0_bypass[5]                                            ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0_bypass[6]                                            ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0_bypass[7]                                            ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0_bypass[8]                                            ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0_bypass[9]                                            ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0_bypass[10]                                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0_bypass[11]                                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0_bypass[12]                                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0_bypass[13]                                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0_bypass[14]                                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0_bypass[15]                                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0_bypass[16]                                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0_bypass[17]                                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0_bypass[18]                                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0_bypass[19]                                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0_bypass[20]                                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0_bypass[21]                                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0_bypass[22]                                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0_bypass[23]                                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0_bypass[24]                                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0_bypass[25]                                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0_bypass[26]                                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0_bypass[27]                                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0_bypass[28]                                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0_bypass[0]                                            ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0_bypass[1]                                            ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0_bypass[2]                                            ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0_bypass[3]                                            ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0_bypass[4]                                            ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0_bypass[5]                                            ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0_bypass[6]                                            ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0_bypass[7]                                            ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0_bypass[8]                                            ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0_bypass[9]                                            ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0_bypass[10]                                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0_bypass[11]                                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0_bypass[12]                                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0_bypass[13]                                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0_bypass[14]                                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0_bypass[15]                                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0_bypass[16]                                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0_bypass[17]                                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0_bypass[18]                                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0_bypass[19]                                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0_bypass[20]                                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0_bypass[21]                                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0_bypass[22]                                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0_bypass[23]                                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0_bypass[24]                                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0_bypass[25]                                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0_bypass[26]                                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0_bypass[27]                                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0_bypass[28]                                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0                                           ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0_bypass[0]                                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0                                          ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0_bypass[1]                                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0                                          ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0_bypass[2]                                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0                                          ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0_bypass[3]                                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0                                          ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0_bypass[4]                                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0                                          ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0_bypass[5]                                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0                                          ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0_bypass[6]                                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0                                          ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0_bypass[7]                                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0                                          ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0_bypass[8]                                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0                                          ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0_bypass[9]                                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0                                          ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0_bypass[10]                                          ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0                                          ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0_bypass[11]                                          ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0                                          ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0_bypass[12]                                          ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0                                          ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0_bypass[13]                                          ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0                                          ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0_bypass[14]                                          ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0                                          ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0_bypass[15]                                          ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0                                          ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0_bypass[16]                                          ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0                                          ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0_bypass[17]                                          ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0                                          ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0_bypass[18]                                          ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0                                          ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0_bypass[19]                                          ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0                                          ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0_bypass[20]                                          ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0                                          ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0_bypass[21]                                          ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0                                          ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0_bypass[22]                                          ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0                                          ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0_bypass[23]                                          ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0                                          ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0_bypass[24]                                          ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0                                          ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0_bypass[25]                                          ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0                                          ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0_bypass[26]                                          ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0                                          ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0_bypass[27]                                          ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0                                          ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0_bypass[28]                                          ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0                                          ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0_bypass[29]                                          ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0                                          ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0_bypass[30]                                          ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0                                          ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0_bypass[31]                                          ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0                                          ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[0]                                                                                             ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                            ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[1]                                                                                             ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                            ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[2]                                                                                             ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                            ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[3]                                                                                             ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                            ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[4]                                                                                             ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                            ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[5]                                                                                             ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                            ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[6]                                                                                             ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                            ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[7]                                                                                             ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                            ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[8]                                                                                             ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                            ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[9]                                                                                             ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                            ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[10]                                                                                            ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                            ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[11]                                                                                            ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                            ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[12]                                                                                            ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                            ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[13]                                                                                            ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                            ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[14]                                                                                            ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                            ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[15]                                                                                            ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                            ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[16]                                                                                            ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                            ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[17]                                                                                            ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                            ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[18]                                                                                            ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                            ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[19]                                                                                            ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                            ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[20]                                                                                            ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                            ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[21]                                                                                            ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                            ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[22]                                                                                            ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                            ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[23]                                                                                            ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                            ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[24]                                                                                            ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                            ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[25]                                                                                            ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                            ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[26]                                                                                            ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                            ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[27]                                                                                            ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                            ;
; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0_bypass[28]                                                                                            ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0                                                                                            ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0_bypass[0]  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0_bypass[1]  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0_bypass[2]  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0_bypass[3]  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0_bypass[4]  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0_bypass[5]  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0_bypass[6]  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0_bypass[7]  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0_bypass[8]  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0_bypass[9]  ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0_bypass[10] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0_bypass[11] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0_bypass[12] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0_bypass[13] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0_bypass[14] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0_bypass[15] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0_bypass[16] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0_bypass[17] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0_bypass[18] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0_bypass[19] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0_bypass[20] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0_bypass[21] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0_bypass[22] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0_bypass[23] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0_bypass[24] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0_bypass[25] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0_bypass[26] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0_bypass[27] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0_bypass[28] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0_bypass[29] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0_bypass[30] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0_bypass[31] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0_bypass[32] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0_bypass[33] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0_bypass[34] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0_bypass[35] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0_bypass[36] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0_bypass[37] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0_bypass[38] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0_bypass[39] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0_bypass[40] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0 ;
; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0_bypass[41] ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                                                                                                                                                  ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |top_synthesis|mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1|w_addr[11]                                                                                                          ;                            ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wr_cnt[17]                                                               ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|gen_reg:gen_reg_addr_reg_inst|reg_data[6]                                                                                          ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|gen_reg:gen_dbg_cmd_reg_inst|reg_data[7]                                                                                           ;                            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; |top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|uart_tx:uart_tx_c|sample_cnt[2]                                                                                                    ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |top_synthesis|mds_top:mds_top_inst|sdram_controller:sdr_ctrl|tRCD_tRP_tRSC_cntr[0]                                                                                                         ;                            ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|row_count[1]                                           ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|mux2:mux2_inst|mux_dout[5]                                                  ;                            ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|sdram_addr_rd[19]                                      ;                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[10]                                                                                  ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; |top_synthesis|mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dat_o_r[5]                                                                                                                    ;                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|req_cnt[5]                                             ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |top_synthesis|mds_top:mds_top_inst|rx_path:rx_path_inst|checksum_calc:checksum_inst_dec|checksum_i[5]                                                                                      ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|checksum_calc:checksum_inst_enc|checksum_i[6]                                                                                      ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |top_synthesis|mds_top:mds_top_inst|sdram_controller:sdr_ctrl|tRC_cntr[1]                                                                                                                   ;                            ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; |top_synthesis|mds_top:mds_top_inst|sdram_controller:sdr_ctrl|wait_200us_cntr[5]                                                                                                            ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |top_synthesis|mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|data_out[4]                                                                                                   ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|dout[0]                                                                                                    ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|dout[5]                                                 ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|dout[4]                                                 ;                            ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|ram_data_out[5]                                        ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|data_out[6]                                                                                                   ;                            ;
; 3:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|dout[7]       ;                            ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|upper_frame_i[3]                                                                          ;                            ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|ram_data[0]                                  ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_delay_cnt[1]                                                         ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|mp_enc:mp_enc1|crc_blk[4]                                                                                                          ;                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|mp_enc:mp_enc1|ram_addr_i[12]                                                                                                      ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|uart_tx:uart_tx_c|pos_cnt[3]                                                                                                       ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |top_synthesis|mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r[8]                                                                                                                ;                            ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|ack_cnt[8]                                                                                        ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; |top_synthesis|mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_bank_r[1]                                                                                                                ;                            ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; |top_synthesis|mds_top:mds_top_inst|rx_path:rx_path_inst|ack_i_cnt[6]                                                                                                                       ;                            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ack_i_cnt[8]                                                             ;                            ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; |top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ack_i_cnt[6]                                                                                               ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |top_synthesis|mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|pos_cnt[3]                                                                                                       ;                            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_expect_adr[5]                                                        ;                            ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|tot_req_pix[14]                                                                                   ;                            ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|rd_cnt_i[7]                                                              ;                            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; |top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|uart_tx:uart_tx_c|sr[1]                                                                                                            ;                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|sym_col[0]                                             ;                            ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|sum_wr_cnt[13]                                                           ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|sdram_wait_count_en                                    ;                            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|req_lines_cnt[2]                                                                          ;                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|sdram_addr_rd[8]                                       ;                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|inside_row[0]                                          ;                            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|counter[5]                                   ;                            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|write_addr[6] ;                            ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; |top_synthesis|mds_top:mds_top_inst|sdram_controller:sdr_ctrl|rfsh_int_cntr[2]                                                                                                              ;                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[8]                                                          ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst|ram_words_in[0]                                                          ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|b_out[3]                                                                      ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|r_out[4]                                                                      ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|g_out[0]                                                                      ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|mp_enc:mp_enc1|len_blk[14]                                                                                                         ;                            ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_words_i[5]                                                           ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; |top_synthesis|mds_top:mds_top_inst|sdram_controller:sdr_ctrl|dram_addr_r[1]                                                                                                                ;                            ;
; 5:1                ; 24 bits   ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|g_out[3]                                                                                  ;                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; |top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|count[1]                                                                                                   ;                            ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|count[9]                                                ;                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[3]                                                                                   ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|sdram_wait_counter[2]                                  ;                            ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|hcnt[3]                                                                       ;                            ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|count[4]                                                ;                            ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_1st_data[14]                                                         ;                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|sym_row[2]                                             ;                            ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst|vcnt[0]                                                                       ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|wbm_tga_o[5]                                                             ;                            ;
; 6:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|count[6]      ;                            ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; |top_synthesis|mds_top:mds_top_inst|rx_path:rx_path_inst|ram_bytes_left[4]                                                                                                                  ;                            ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; |top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_words_left[4]                                                                                          ;                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_tga_o[7]                                                             ;                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|addr_pipe[0]                                                             ;                            ;
; 6:1                ; 21 bits   ; 84 LEs        ; 21 LEs               ; 63 LEs                 ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|cur_wr_addr[14]                                                          ;                            ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_left[0]                                                        ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; |top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|cur_rd_addr[8]                                                                                             ;                            ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; |top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|mp_enc:mp_enc1|data_crc[0]                                                                                                         ;                            ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|cur_rd_addr[0]                                                                                             ;                            ;
; 8:1                ; 9 bits    ; 45 LEs        ; 9 LEs                ; 36 LEs                 ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_left[7]                                                        ;                            ;
; 9:1                ; 3 bits    ; 18 LEs        ; 15 LEs               ; 3 LEs                  ; |top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|mp_enc:mp_enc1|dout[4]                                                                                                             ;                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; |top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|mp_enc:mp_enc1|dout[5]                                                                                                             ;                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; |top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|mp_enc:mp_enc1|dout[7]                                                                                                             ;                            ;
; 9:1                ; 5 bits    ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; |top_synthesis|mds_top:mds_top_inst|rx_path:rx_path_inst|wbm_adr_internal[6]                                                                                                                ;                            ;
; 7:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; |top_synthesis|mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|sample_cnt[7]                                                                                                    ;                            ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |top_synthesis|mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|sample_cnt[3]                                                                                                    ;                            ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|addr_pipe[6]                                                             ;                            ;
; 10:1               ; 5 bits    ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; |top_synthesis|mds_top:mds_top_inst|rx_path:rx_path_inst|wbm_adr_internal[3]                                                                                                                ;                            ;
; 10:1               ; 9 bits    ; 54 LEs        ; 9 LEs                ; 45 LEs                 ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_addr_in_i[0]                                                         ;                            ;
; 10:1               ; 9 bits    ; 54 LEs        ; 9 LEs                ; 45 LEs                 ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_addr_out_i[0]                                                        ;                            ;
; 10:1               ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|ram_words_cnt[7]                                                         ;                            ;
; 5:1                ; 18 bits   ; 54 LEs        ; 18 LEs               ; 36 LEs                 ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|dbg_adr[16]                                                                                       ;                            ;
; 11:1               ; 7 bits    ; 49 LEs        ; 21 LEs               ; 28 LEs                 ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_words_cnt[5]                                                         ;                            ;
; 11:1               ; 21 bits   ; 147 LEs       ; 42 LEs               ; 105 LEs                ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|cur_rd_addr[13]                                                          ;                            ;
; 10:1               ; 9 bits    ; 54 LEs        ; 18 LEs               ; 36 LEs                 ; |top_synthesis|mds_top:mds_top_inst|sdram_controller:sdr_ctrl|blen_cnt[1]                                                                                                                   ;                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; |top_synthesis|mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|one_cnt[1]                                                                                                       ;                            ;
; 12:1               ; 6 bits    ; 48 LEs        ; 6 LEs                ; 42 LEs                 ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|adr_internal[5]                                                                                   ;                            ;
; 12:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|\fsm_proc:cnt[2]                                                                                  ;                            ;
; 14:1               ; 3 bits    ; 27 LEs        ; 6 LEs                ; 21 LEs                 ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|adr_internal[0]                                                                                   ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|done_cnt[1]                                                              ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ack_i_cnt[5]                                                             ;                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[9]                                                                                   ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[1]                                                                          ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst|tot_req_pix[7]                                                                                    ;                            ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2]                                                                                   ;                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|mp_enc:mp_enc1|cur_st                                                                                                              ;                            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; |top_synthesis|mds_top:mds_top_inst|intercon:intercon_z_inst|ic_wbs_stb_i                                                                                                                   ;                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |top_synthesis|mds_top:mds_top_inst|intercon:intercon_z_inst|ic_wbm_stall_i[0]                                                                                                              ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |top_synthesis|mds_top:mds_top_inst|intercon:intercon_z_inst|ic_wbs_dat_i[16]                                                                                                               ;                            ;
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; |top_synthesis|mds_top:mds_top_inst|intercon:intercon_z_inst|ic_wbs_stb_i[1]                                                                                                                ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |top_synthesis|mds_top:mds_top_inst|intercon:intercon_y_inst|ic_wbs_tgc_i[0]                                                                                                                ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|cyc_internal                                                                                      ;                            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; |top_synthesis|mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c|dout_i                                                                                                           ;                            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|ram_addr_rd                                            ;                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst|ram_expect_adr                                                           ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|read_addr_dup                                                                                              ;                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|read_addr_dup                                           ;                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|read_addr_dup                                           ;                            ;
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; |top_synthesis|mds_top:mds_top_inst|intercon:intercon_z_inst|ic_wbs_adr_i[6]                                                                                                                ;                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; |top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ram_in_addr_i                                                                                              ;                            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; |top_synthesis|mds_top:mds_top_inst|tx_path:tx_path_inst|mp_enc:mp_enc1|ram_addr_i                                                                                                          ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |top_synthesis|mds_top:mds_top_inst|sdram_controller:sdr_ctrl|next_state                                                                                                                    ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|wbs_dat_i[3]                                                                                                                   ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |top_synthesis|mds_top:mds_top_inst|intercon:intercon_z_inst|ic_wbs_dat_i                                                                                                                   ;                            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|read_addr_dup ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_tga_o                                                                ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|wbm_tga_o                                                                ;                            ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; |top_synthesis|mds_top:mds_top_inst|intercon:intercon_y_inst|ic_wbs_adr_i[2]                                                                                                                ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|fifo_a_data_in                                         ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; |top_synthesis|mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|wbs_reg_dout[0]                                                                                                                ;                            ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |top_synthesis|mds_top:mds_top_inst|intercon_mux:intercon_x_inst|inc_wbm_err_i                                                                                                              ;                            ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; |top_synthesis|mds_top:mds_top_inst|rx_path:rx_path_inst|Selector18                                                                                                                         ;                            ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|wbm_dat_o                                                                                         ;                            ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|Selector10                                             ;                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst|Selector12                                             ;                            ;
; 15:1               ; 2 bits    ; 20 LEs        ; 6 LEs                ; 14 LEs                 ; |top_synthesis|mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst|Selector80                                                                                        ;                            ;
; 19:1               ; 4 bits    ; 48 LEs        ; 36 LEs               ; 12 LEs                 ; |top_synthesis|mds_top:mds_top_inst|intercon_mux:intercon_x_inst|inc_wbm_dat_i[1]                                                                                                           ;                            ;
; 19:1               ; 2 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; |top_synthesis|mds_top:mds_top_inst|intercon_mux:intercon_x_inst|inc_wbm_dat_i[6]                                                                                                           ;                            ;
; 19:1               ; 2 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; |top_synthesis|mds_top:mds_top_inst|intercon_mux:intercon_x_inst|inc_wbm_dat_i[5]                                                                                                           ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                                               ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; p0addr                                                                                          ;
; POWER_UP_LEVEL                  ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                           ;
; POWER_UP_LEVEL                  ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity4a0                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity3                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_jgc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter6a0                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity7                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity10a0                                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity9                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                   ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                    ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_4e8:ws_dgrp ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                   ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                    ;
+-----------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe9 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_utg1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|altsyncram:mem_rtl_0|altsyncram_8ig1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|altsyncram:mem_rtl_0|altsyncram_4rg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|altsyncram:mem_rtl_0|altsyncram_4rg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0|altsyncram_uqg1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0|altsyncram_5di1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|altsyncram:mem_rtl_0|altsyncram_2rg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top_synthesis ;
+------------------+-----------+------------------------------------------------+
; Parameter Name   ; Value     ; Type                                           ;
+------------------+-----------+------------------------------------------------+
; sys_clk_g        ; 100000000 ; Signed Integer                                 ;
; baudrate_g       ; 115200    ; Signed Integer                                 ;
; reset_polarity_g ; '0'       ; Enumerated                                     ;
+------------------+-----------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: global_nets_top:global_nets_inst ;
+------------------+-------+----------------------------------------------------+
; Parameter Name   ; Value ; Type                                               ;
+------------------+-------+----------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                         ;
+------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: global_nets_top:global_nets_inst|clk_blk_top:clk_blk_inst|pll:pll_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+-------------------------------------------------------------------------------------+
; Parameter Name                ; Value                 ; Type                                                                                ;
+-------------------------------+-----------------------+-------------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                                                                             ;
; PLL_TYPE                      ; AUTO                  ; Untyped                                                                             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                                                                             ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                                                                             ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                                                                             ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                                                                             ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                                                                             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer                                                                      ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                                                                             ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                                                                             ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                                                                             ;
; LOCK_HIGH                     ; 1                     ; Untyped                                                                             ;
; LOCK_LOW                      ; 1                     ; Untyped                                                                             ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Signed Integer                                                                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Signed Integer                                                                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                                                                             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                                                                             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                                                                             ;
; SKIP_VCO                      ; OFF                   ; Untyped                                                                             ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                                                                             ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                                                                             ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                                                                             ;
; BANDWIDTH                     ; 0                     ; Untyped                                                                             ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                                                                             ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                                                                             ;
; DOWN_SPREAD                   ; 0                     ; Untyped                                                                             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                                                                             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                                                                             ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                                                                             ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                                                                             ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                                                                             ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                                                                             ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                                                                             ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                                                                             ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                                                                             ;
; CLK2_MULTIPLY_BY              ; 4                     ; Signed Integer                                                                      ;
; CLK1_MULTIPLY_BY              ; 2                     ; Signed Integer                                                                      ;
; CLK0_MULTIPLY_BY              ; 8                     ; Signed Integer                                                                      ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                                                                             ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                                                                             ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                                                                             ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                                                                             ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                                                                             ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                                                                             ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                                                                             ;
; CLK2_DIVIDE_BY                ; 5                     ; Signed Integer                                                                      ;
; CLK1_DIVIDE_BY                ; 1                     ; Signed Integer                                                                      ;
; CLK0_DIVIDE_BY                ; 3                     ; Signed Integer                                                                      ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                                                                             ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                                                                             ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                                                                             ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                                                                             ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                                                                             ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                                                                             ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                                                                             ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                                                                             ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                                                                             ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                                                                             ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                                                                             ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                                                                             ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                                                                             ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                                                                             ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                                                                             ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                                                                             ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                                                                             ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                                                                             ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                                                                             ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                                                                             ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                                                                             ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                                                                             ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                                                                             ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer                                                                      ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer                                                                      ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer                                                                      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                                             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                                             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                                             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                                             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                                             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                                             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                                             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                                             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                                             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                                             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                                             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                                             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                                             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                                             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                                             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                                             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                                             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                                             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                                             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                                             ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                                                                             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                                                                             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                                                                             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                                                                             ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                                                                             ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                                                                             ;
; DPA_DIVIDER                   ; 0                     ; Untyped                                                                             ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                                                                             ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                                                                             ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                                                                             ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                                                                             ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                                                                             ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                                                                             ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                                                                             ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                                                                             ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                                                                             ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                                                                             ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                                                                             ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                                                                             ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                                                                             ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                                                                             ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                                                                             ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                                                                             ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                                                                             ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                                                                             ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                                                                             ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                                                                             ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                                                                             ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                                                                             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                                                                             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                                                                             ;
; VCO_MIN                       ; 0                     ; Untyped                                                                             ;
; VCO_MAX                       ; 0                     ; Untyped                                                                             ;
; VCO_CENTER                    ; 0                     ; Untyped                                                                             ;
; PFD_MIN                       ; 0                     ; Untyped                                                                             ;
; PFD_MAX                       ; 0                     ; Untyped                                                                             ;
; M_INITIAL                     ; 0                     ; Untyped                                                                             ;
; M                             ; 0                     ; Untyped                                                                             ;
; N                             ; 1                     ; Untyped                                                                             ;
; M2                            ; 1                     ; Untyped                                                                             ;
; N2                            ; 1                     ; Untyped                                                                             ;
; SS                            ; 1                     ; Untyped                                                                             ;
; C0_HIGH                       ; 0                     ; Untyped                                                                             ;
; C1_HIGH                       ; 0                     ; Untyped                                                                             ;
; C2_HIGH                       ; 0                     ; Untyped                                                                             ;
; C3_HIGH                       ; 0                     ; Untyped                                                                             ;
; C4_HIGH                       ; 0                     ; Untyped                                                                             ;
; C5_HIGH                       ; 0                     ; Untyped                                                                             ;
; C6_HIGH                       ; 0                     ; Untyped                                                                             ;
; C7_HIGH                       ; 0                     ; Untyped                                                                             ;
; C8_HIGH                       ; 0                     ; Untyped                                                                             ;
; C9_HIGH                       ; 0                     ; Untyped                                                                             ;
; C0_LOW                        ; 0                     ; Untyped                                                                             ;
; C1_LOW                        ; 0                     ; Untyped                                                                             ;
; C2_LOW                        ; 0                     ; Untyped                                                                             ;
; C3_LOW                        ; 0                     ; Untyped                                                                             ;
; C4_LOW                        ; 0                     ; Untyped                                                                             ;
; C5_LOW                        ; 0                     ; Untyped                                                                             ;
; C6_LOW                        ; 0                     ; Untyped                                                                             ;
; C7_LOW                        ; 0                     ; Untyped                                                                             ;
; C8_LOW                        ; 0                     ; Untyped                                                                             ;
; C9_LOW                        ; 0                     ; Untyped                                                                             ;
; C0_INITIAL                    ; 0                     ; Untyped                                                                             ;
; C1_INITIAL                    ; 0                     ; Untyped                                                                             ;
; C2_INITIAL                    ; 0                     ; Untyped                                                                             ;
; C3_INITIAL                    ; 0                     ; Untyped                                                                             ;
; C4_INITIAL                    ; 0                     ; Untyped                                                                             ;
; C5_INITIAL                    ; 0                     ; Untyped                                                                             ;
; C6_INITIAL                    ; 0                     ; Untyped                                                                             ;
; C7_INITIAL                    ; 0                     ; Untyped                                                                             ;
; C8_INITIAL                    ; 0                     ; Untyped                                                                             ;
; C9_INITIAL                    ; 0                     ; Untyped                                                                             ;
; C0_MODE                       ; BYPASS                ; Untyped                                                                             ;
; C1_MODE                       ; BYPASS                ; Untyped                                                                             ;
; C2_MODE                       ; BYPASS                ; Untyped                                                                             ;
; C3_MODE                       ; BYPASS                ; Untyped                                                                             ;
; C4_MODE                       ; BYPASS                ; Untyped                                                                             ;
; C5_MODE                       ; BYPASS                ; Untyped                                                                             ;
; C6_MODE                       ; BYPASS                ; Untyped                                                                             ;
; C7_MODE                       ; BYPASS                ; Untyped                                                                             ;
; C8_MODE                       ; BYPASS                ; Untyped                                                                             ;
; C9_MODE                       ; BYPASS                ; Untyped                                                                             ;
; C0_PH                         ; 0                     ; Untyped                                                                             ;
; C1_PH                         ; 0                     ; Untyped                                                                             ;
; C2_PH                         ; 0                     ; Untyped                                                                             ;
; C3_PH                         ; 0                     ; Untyped                                                                             ;
; C4_PH                         ; 0                     ; Untyped                                                                             ;
; C5_PH                         ; 0                     ; Untyped                                                                             ;
; C6_PH                         ; 0                     ; Untyped                                                                             ;
; C7_PH                         ; 0                     ; Untyped                                                                             ;
; C8_PH                         ; 0                     ; Untyped                                                                             ;
; C9_PH                         ; 0                     ; Untyped                                                                             ;
; L0_HIGH                       ; 1                     ; Untyped                                                                             ;
; L1_HIGH                       ; 1                     ; Untyped                                                                             ;
; G0_HIGH                       ; 1                     ; Untyped                                                                             ;
; G1_HIGH                       ; 1                     ; Untyped                                                                             ;
; G2_HIGH                       ; 1                     ; Untyped                                                                             ;
; G3_HIGH                       ; 1                     ; Untyped                                                                             ;
; E0_HIGH                       ; 1                     ; Untyped                                                                             ;
; E1_HIGH                       ; 1                     ; Untyped                                                                             ;
; E2_HIGH                       ; 1                     ; Untyped                                                                             ;
; E3_HIGH                       ; 1                     ; Untyped                                                                             ;
; L0_LOW                        ; 1                     ; Untyped                                                                             ;
; L1_LOW                        ; 1                     ; Untyped                                                                             ;
; G0_LOW                        ; 1                     ; Untyped                                                                             ;
; G1_LOW                        ; 1                     ; Untyped                                                                             ;
; G2_LOW                        ; 1                     ; Untyped                                                                             ;
; G3_LOW                        ; 1                     ; Untyped                                                                             ;
; E0_LOW                        ; 1                     ; Untyped                                                                             ;
; E1_LOW                        ; 1                     ; Untyped                                                                             ;
; E2_LOW                        ; 1                     ; Untyped                                                                             ;
; E3_LOW                        ; 1                     ; Untyped                                                                             ;
; L0_INITIAL                    ; 1                     ; Untyped                                                                             ;
; L1_INITIAL                    ; 1                     ; Untyped                                                                             ;
; G0_INITIAL                    ; 1                     ; Untyped                                                                             ;
; G1_INITIAL                    ; 1                     ; Untyped                                                                             ;
; G2_INITIAL                    ; 1                     ; Untyped                                                                             ;
; G3_INITIAL                    ; 1                     ; Untyped                                                                             ;
; E0_INITIAL                    ; 1                     ; Untyped                                                                             ;
; E1_INITIAL                    ; 1                     ; Untyped                                                                             ;
; E2_INITIAL                    ; 1                     ; Untyped                                                                             ;
; E3_INITIAL                    ; 1                     ; Untyped                                                                             ;
; L0_MODE                       ; BYPASS                ; Untyped                                                                             ;
; L1_MODE                       ; BYPASS                ; Untyped                                                                             ;
; G0_MODE                       ; BYPASS                ; Untyped                                                                             ;
; G1_MODE                       ; BYPASS                ; Untyped                                                                             ;
; G2_MODE                       ; BYPASS                ; Untyped                                                                             ;
; G3_MODE                       ; BYPASS                ; Untyped                                                                             ;
; E0_MODE                       ; BYPASS                ; Untyped                                                                             ;
; E1_MODE                       ; BYPASS                ; Untyped                                                                             ;
; E2_MODE                       ; BYPASS                ; Untyped                                                                             ;
; E3_MODE                       ; BYPASS                ; Untyped                                                                             ;
; L0_PH                         ; 0                     ; Untyped                                                                             ;
; L1_PH                         ; 0                     ; Untyped                                                                             ;
; G0_PH                         ; 0                     ; Untyped                                                                             ;
; G1_PH                         ; 0                     ; Untyped                                                                             ;
; G2_PH                         ; 0                     ; Untyped                                                                             ;
; G3_PH                         ; 0                     ; Untyped                                                                             ;
; E0_PH                         ; 0                     ; Untyped                                                                             ;
; E1_PH                         ; 0                     ; Untyped                                                                             ;
; E2_PH                         ; 0                     ; Untyped                                                                             ;
; E3_PH                         ; 0                     ; Untyped                                                                             ;
; M_PH                          ; 0                     ; Untyped                                                                             ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                                                                             ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                                                                             ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                                                                             ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                                                                             ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                                                                             ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                                                                             ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                                                                             ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                                                                             ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                                                                             ;
; CLK0_COUNTER                  ; G0                    ; Untyped                                                                             ;
; CLK1_COUNTER                  ; G0                    ; Untyped                                                                             ;
; CLK2_COUNTER                  ; G0                    ; Untyped                                                                             ;
; CLK3_COUNTER                  ; G0                    ; Untyped                                                                             ;
; CLK4_COUNTER                  ; G0                    ; Untyped                                                                             ;
; CLK5_COUNTER                  ; G0                    ; Untyped                                                                             ;
; CLK6_COUNTER                  ; E0                    ; Untyped                                                                             ;
; CLK7_COUNTER                  ; E1                    ; Untyped                                                                             ;
; CLK8_COUNTER                  ; E2                    ; Untyped                                                                             ;
; CLK9_COUNTER                  ; E3                    ; Untyped                                                                             ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                                                                             ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                                                                             ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                                                                             ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                                                                             ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                                                                             ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                                                                             ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                                                                             ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                                                                             ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                                                                             ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                                                                             ;
; M_TIME_DELAY                  ; 0                     ; Untyped                                                                             ;
; N_TIME_DELAY                  ; 0                     ; Untyped                                                                             ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                                                                             ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                                                                             ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                                                                             ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                                                                             ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                                                                             ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                                                                             ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                                                                             ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                                                                             ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                                                                             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                                                                             ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                                                                             ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                                                                             ;
; VCO_POST_SCALE                ; 0                     ; Untyped                                                                             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                                                             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                                                             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                                                             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II            ; Untyped                                                                             ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                                                                             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                                                                             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                                                                             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                                                                             ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                                                                             ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                                                                             ;
; PORT_CLK2                     ; PORT_USED             ; Untyped                                                                             ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                                                                             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                                                                             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                                                                             ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                                                                             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                                                                             ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                                                                             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                                                                             ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                                                                             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                                                                             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                                                                             ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                                                                             ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                                                                             ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                                                                             ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                                                                             ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                                                                             ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                                                                             ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                                                                             ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                                                                             ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                                                                             ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                                                                             ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                                                                             ;
; CBXI_PARAMETER                ; NOTHING               ; Untyped                                                                             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                                                                             ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                                                                             ;
; WIDTH_CLOCK                   ; 6                     ; Untyped                                                                             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                                                                             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                                                                             ;
; DEVICE_FAMILY                 ; Cyclone II            ; Untyped                                                                             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                                                                             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                                                                             ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE                                                                      ;
+-------------------------------+-----------------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst ;
+------------------+-------+---------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                            ;
+------------------+-------+---------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                      ;
+------------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                         ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                                                   ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                             ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                                                       ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sys_inst ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                           ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                                                     ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_vesa_inst ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                            ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                                                      ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst ;
+----------------+-----------+--------------------------------------+
; Parameter Name ; Value     ; Type                                 ;
+----------------+-----------+--------------------------------------+
; sys_clk_g      ; 100000000 ; Signed Integer                       ;
; baudrate_g     ; 115200    ; Signed Integer                       ;
+----------------+-----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|intercon:intercon_z_inst ;
+------------------+-------+-----------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                            ;
+------------------+-------+-----------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                      ;
; num_of_wbm_g     ; 2     ; Signed Integer                                                  ;
; num_of_wbs_g     ; 3     ; Signed Integer                                                  ;
; id               ; icz   ; String                                                          ;
; adr_width_g      ; 10    ; Signed Integer                                                  ;
; blen_width_g     ; 10    ; Signed Integer                                                  ;
; data_width_g     ; 8     ; Signed Integer                                                  ;
+------------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|intercon:intercon_y_inst ;
+------------------+-------+-----------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                            ;
+------------------+-------+-----------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                      ;
; num_of_wbm_g     ; 2     ; Signed Integer                                                  ;
; num_of_wbs_g     ; 1     ; Signed Integer                                                  ;
; id               ; icy   ; String                                                          ;
; adr_width_g      ; 10    ; Signed Integer                                                  ;
; blen_width_g     ; 10    ; Signed Integer                                                  ;
; data_width_g     ; 8     ; Signed Integer                                                  ;
+------------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|intercon_mux:intercon_x_inst ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; adr_width_g    ; 10    ; Signed Integer                                                        ;
; blen_width_g   ; 10    ; Signed Integer                                                        ;
; data_width_g   ; 8     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|mem_mng_top:mem_mng_inst ;
+------------------+-------+-----------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                            ;
+------------------+-------+-----------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                      ;
; mode_g           ; 0     ; Signed Integer                                                  ;
; message_g        ; 1     ; Signed Integer                                                  ;
; img_hor_pixels_g ; 640   ; Signed Integer                                                  ;
; img_ver_lines_g  ; 480   ; Signed Integer                                                  ;
+------------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst ;
+------------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                         ;
+------------------+-------+----------------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                                   ;
; mode_g           ; 0     ; Signed Integer                                                                               ;
; message_g        ; 1     ; Signed Integer                                                                               ;
; img_hor_pixels_g ; 640   ; Signed Integer                                                                               ;
; img_ver_lines_g  ; 480   ; Signed Integer                                                                               ;
+------------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                   ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                                            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                                                                            ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                                                                                            ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_a4l1      ; Untyped                                                                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                  ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                                                            ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                  ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                                                            ;
; mode_g           ; 0     ; Signed Integer                                                                                                        ;
; message_g        ; 1     ; Signed Integer                                                                                                        ;
; img_hor_pixels_g ; 640   ; Signed Integer                                                                                                        ;
; img_ver_lines_g  ; 480   ; Signed Integer                                                                                                        ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst ;
+------------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                         ;
+------------------+-------+----------------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                                   ;
+------------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst ;
+------------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                         ;
+------------------+-------+----------------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                                   ;
; mode_g           ; 0     ; Signed Integer                                                                               ;
; img_hor_pixels_g ; 640   ; Signed Integer                                                                               ;
; img_ver_lines_g  ; 480   ; Signed Integer                                                                               ;
+------------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                   ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                                                            ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                                                            ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                            ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                                            ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_b4l1      ; Untyped                                                                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                  ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                                                            ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                  ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                                                            ;
; mode_g           ; 0     ; Signed Integer                                                                                                        ;
; img_hor_pixels_g ; 640   ; Signed Integer                                                                                                        ;
; img_ver_lines_g  ; 480   ; Signed Integer                                                                                                        ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_reg:gen_reg_type_inst ;
+------------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                      ;
+------------------+-------+-------------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                                ;
; width_g          ; 8     ; Signed Integer                                                                            ;
; addr_en_g        ; true  ; Enumerated                                                                                ;
; addr_val_g       ; 13    ; Signed Integer                                                                            ;
; addr_width_g     ; 4     ; Signed Integer                                                                            ;
; read_en_g        ; true  ; Enumerated                                                                                ;
; write_en_g       ; true  ; Enumerated                                                                                ;
; clear_on_read_g  ; false ; Enumerated                                                                                ;
; default_value_g  ; 0     ; Signed Integer                                                                            ;
; addr_space_g     ; 1     ; Signed Integer                                                                            ;
+------------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_reg:\dbg_reg_generate:2:gen_reg_dbg_inst ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                         ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                                                   ;
; width_g          ; 8     ; Signed Integer                                                                                               ;
; addr_en_g        ; true  ; Enumerated                                                                                                   ;
; addr_val_g       ; 4     ; Signed Integer                                                                                               ;
; addr_width_g     ; 4     ; Signed Integer                                                                                               ;
; read_en_g        ; true  ; Enumerated                                                                                                   ;
; write_en_g       ; true  ; Enumerated                                                                                                   ;
; clear_on_read_g  ; false ; Enumerated                                                                                                   ;
; default_value_g  ; 0     ; Signed Integer                                                                                               ;
; addr_space_g     ; 1     ; Signed Integer                                                                                               ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_reg:\dbg_reg_generate:1:gen_reg_dbg_inst ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                         ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                                                   ;
; width_g          ; 8     ; Signed Integer                                                                                               ;
; addr_en_g        ; true  ; Enumerated                                                                                                   ;
; addr_val_g       ; 3     ; Signed Integer                                                                                               ;
; addr_width_g     ; 4     ; Signed Integer                                                                                               ;
; read_en_g        ; true  ; Enumerated                                                                                                   ;
; write_en_g       ; true  ; Enumerated                                                                                                   ;
; clear_on_read_g  ; false ; Enumerated                                                                                                   ;
; default_value_g  ; 0     ; Signed Integer                                                                                               ;
; addr_space_g     ; 1     ; Signed Integer                                                                                               ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_reg:\dbg_reg_generate:0:gen_reg_dbg_inst ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                         ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                                                   ;
; width_g          ; 8     ; Signed Integer                                                                                               ;
; addr_en_g        ; true  ; Enumerated                                                                                                   ;
; addr_val_g       ; 2     ; Signed Integer                                                                                               ;
; addr_width_g     ; 4     ; Signed Integer                                                                                               ;
; read_en_g        ; true  ; Enumerated                                                                                                   ;
; write_en_g       ; true  ; Enumerated                                                                                                   ;
; clear_on_read_g  ; false ; Enumerated                                                                                                   ;
; default_value_g  ; 0     ; Signed Integer                                                                                               ;
; addr_space_g     ; 1     ; Signed Integer                                                                                               ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|wbs_reg:wbs_reg_inst ;
+------------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                 ;
+------------------+-------+--------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                           ;
; width_g          ; 8     ; Signed Integer                                                                       ;
; addr_width_g     ; 4     ; Signed Integer                                                                       ;
+------------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst ;
+-----------------------+-----------+------------------------------------------------------------+
; Parameter Name        ; Value     ; Type                                                       ;
+-----------------------+-----------+------------------------------------------------------------+
; reset_polarity_g      ; '0'       ; Enumerated                                                 ;
; hsync_polarity_g      ; '1'       ; Enumerated                                                 ;
; vsync_polarity_g      ; '1'       ; Enumerated                                                 ;
; blank_polarity_g      ; '0'       ; Enumerated                                                 ;
; red_default_color_g   ; 0         ; Signed Integer                                             ;
; green_default_color_g ; 0         ; Signed Integer                                             ;
; blue_default_color_g  ; 0         ; Signed Integer                                             ;
; red_width_g           ; 8         ; Signed Integer                                             ;
; green_width_g         ; 8         ; Signed Integer                                             ;
; blue_width_g          ; 8         ; Signed Integer                                             ;
; req_delay_g           ; 1         ; Signed Integer                                             ;
; req_lines_g           ; 1         ; Signed Integer                                             ;
; hor_active_pixels_g   ; 800       ; Signed Integer                                             ;
; ver_active_lines_g    ; 600       ; Signed Integer                                             ;
; hor_left_border_g     ; 0         ; Signed Integer                                             ;
; hor_right_border_g    ; 0         ; Signed Integer                                             ;
; hor_back_porch_g      ; 88        ; Signed Integer                                             ;
; hor_front_porch_g     ; 40        ; Signed Integer                                             ;
; hor_sync_time_g       ; 128       ; Signed Integer                                             ;
; ver_top_border_g      ; 0         ; Signed Integer                                             ;
; ver_buttom_border_g   ; 0         ; Signed Integer                                             ;
; ver_back_porch_g      ; 23        ; Signed Integer                                             ;
; ver_front_porch_g     ; 1         ; Signed Integer                                             ;
; ver_sync_time_g       ; 4         ; Signed Integer                                             ;
; synth_bit_g           ; 2         ; Signed Integer                                             ;
; fifo_depth_g          ; 4864      ; Signed Integer                                             ;
; fifo_log_depth_g      ; 13        ; Signed Integer                                             ;
; change_frame_clk_g    ; 120000000 ; Signed Integer                                             ;
; hor_pres_pixels_g     ; 640       ; Signed Integer                                             ;
; ver_pres_lines_g      ; 480       ; Signed Integer                                             ;
; reg_addr_width_g      ; 10        ; Signed Integer                                             ;
+-----------------------+-----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst ;
+------------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                         ;
+------------------+-------+----------------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                                   ;
; vsync_polarity_g ; '1'   ; Enumerated                                                                                   ;
; screen_hor_pix_g ; 800   ; Signed Integer                                                                               ;
; hor_pixels_g     ; 640   ; Signed Integer                                                                               ;
; ver_lines_g      ; 480   ; Signed Integer                                                                               ;
; req_lines_g      ; 1     ; Signed Integer                                                                               ;
+------------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; read_length_g  ; 32    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                      ;
; LPM_WIDTH               ; 8           ; Signed Integer                                                                                      ;
; LPM_NUMWORDS            ; 8192        ; Signed Integer                                                                                      ;
; LPM_WIDTHU              ; 13          ; Signed Integer                                                                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                             ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                             ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                             ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                             ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                             ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                                      ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                                      ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                             ;
; MAXIMIZE_SPEED          ; 7           ; Untyped                                                                                             ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                             ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                             ;
; WRITE_ACLR_SYNCH        ; ON          ; Untyped                                                                                             ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                             ;
; CBXI_PARAMETER          ; dcfifo_k3n1 ; Untyped                                                                                             ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst ;
+------------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                          ;
+------------------+-------+-----------------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                                    ;
; width_g          ; 8     ; Signed Integer                                                                                ;
; depth_g          ; 4864  ; Signed Integer                                                                                ;
; log_depth_g      ; 13    ; Signed Integer                                                                                ;
; almost_full_g    ; 8     ; Signed Integer                                                                                ;
; almost_empty_g   ; 1     ; Signed Integer                                                                                ;
+------------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                            ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------+
; reset_polarity_g      ; '0'   ; Enumerated                                                                                      ;
; hsync_polarity_g      ; '1'   ; Enumerated                                                                                      ;
; vsync_polarity_g      ; '1'   ; Enumerated                                                                                      ;
; blank_polarity_g      ; '0'   ; Enumerated                                                                                      ;
; red_default_color_g   ; 0     ; Signed Integer                                                                                  ;
; green_default_color_g ; 0     ; Signed Integer                                                                                  ;
; blue_default_color_g  ; 0     ; Signed Integer                                                                                  ;
; red_width_g           ; 8     ; Signed Integer                                                                                  ;
; green_width_g         ; 8     ; Signed Integer                                                                                  ;
; blue_width_g          ; 8     ; Signed Integer                                                                                  ;
; req_delay_g           ; 1     ; Signed Integer                                                                                  ;
; req_lines_g           ; 1     ; Signed Integer                                                                                  ;
; hor_active_pixels_g   ; 800   ; Signed Integer                                                                                  ;
; ver_active_lines_g    ; 600   ; Signed Integer                                                                                  ;
; hor_left_border_g     ; 0     ; Signed Integer                                                                                  ;
; hor_right_border_g    ; 0     ; Signed Integer                                                                                  ;
; hor_back_porch_g      ; 88    ; Signed Integer                                                                                  ;
; hor_front_porch_g     ; 40    ; Signed Integer                                                                                  ;
; hor_sync_time_g       ; 128   ; Signed Integer                                                                                  ;
; ver_top_border_g      ; 0     ; Signed Integer                                                                                  ;
; ver_buttom_border_g   ; 0     ; Signed Integer                                                                                  ;
; ver_back_porch_g      ; 23    ; Signed Integer                                                                                  ;
; ver_front_porch_g     ; 1     ; Signed Integer                                                                                  ;
; ver_sync_time_g       ; 4     ; Signed Integer                                                                                  ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst ;
+---------------------+-----------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value     ; Type                                                                                                      ;
+---------------------+-----------+-----------------------------------------------------------------------------------------------------------+
; reset_polarity_g    ; '0'       ; Enumerated                                                                                                ;
; hsync_polarity_g    ; '1'       ; Enumerated                                                                                                ;
; vsync_polarity_g    ; '1'       ; Enumerated                                                                                                ;
; change_frame_clk_g  ; 120000000 ; Signed Integer                                                                                            ;
; hor_pres_pixels_g   ; 640       ; Signed Integer                                                                                            ;
; ver_pres_lines_g    ; 480       ; Signed Integer                                                                                            ;
; hor_active_pixels_g ; 800       ; Signed Integer                                                                                            ;
; ver_active_lines_g  ; 600       ; Signed Integer                                                                                            ;
; red_width_g         ; 8         ; Signed Integer                                                                                            ;
; green_width_g       ; 8         ; Signed Integer                                                                                            ;
; blue_width_g        ; 8         ; Signed Integer                                                                                            ;
+---------------------+-----------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_type_inst ;
+------------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                          ;
+------------------+-------+-----------------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                                    ;
; width_g          ; 8     ; Signed Integer                                                                                ;
; addr_en_g        ; true  ; Enumerated                                                                                    ;
; addr_val_g       ; 14    ; Signed Integer                                                                                ;
; addr_width_g     ; 10    ; Signed Integer                                                                                ;
; read_en_g        ; true  ; Enumerated                                                                                    ;
; write_en_g       ; true  ; Enumerated                                                                                    ;
; clear_on_read_g  ; false ; Enumerated                                                                                    ;
; default_value_g  ; 0     ; Signed Integer                                                                                ;
; addr_space_g     ; 1     ; Signed Integer                                                                                ;
+------------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_upper_frame_inst ;
+------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                 ;
+------------------+-------+------------------------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                                           ;
; width_g          ; 8     ; Signed Integer                                                                                       ;
; addr_en_g        ; true  ; Enumerated                                                                                           ;
; addr_val_g       ; 7     ; Signed Integer                                                                                       ;
; addr_width_g     ; 10    ; Signed Integer                                                                                       ;
; read_en_g        ; true  ; Enumerated                                                                                           ;
; write_en_g       ; true  ; Enumerated                                                                                           ;
; clear_on_read_g  ; false ; Enumerated                                                                                           ;
; default_value_g  ; 60    ; Signed Integer                                                                                       ;
; addr_space_g     ; 1     ; Signed Integer                                                                                       ;
+------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_lower_frame_inst ;
+------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                 ;
+------------------+-------+------------------------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                                           ;
; width_g          ; 8     ; Signed Integer                                                                                       ;
; addr_en_g        ; true  ; Enumerated                                                                                           ;
; addr_val_g       ; 8     ; Signed Integer                                                                                       ;
; addr_width_g     ; 10    ; Signed Integer                                                                                       ;
; read_en_g        ; true  ; Enumerated                                                                                           ;
; write_en_g       ; true  ; Enumerated                                                                                           ;
; clear_on_read_g  ; false ; Enumerated                                                                                           ;
; default_value_g  ; 60    ; Signed Integer                                                                                       ;
; addr_space_g     ; 1     ; Signed Integer                                                                                       ;
+------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_opcode_unite_inst ;
+------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                  ;
+------------------+-------+-------------------------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                                            ;
; width_g          ; 8     ; Signed Integer                                                                                        ;
; addr_en_g        ; true  ; Enumerated                                                                                            ;
; addr_val_g       ; 16    ; Signed Integer                                                                                        ;
; addr_width_g     ; 10    ; Signed Integer                                                                                        ;
; read_en_g        ; true  ; Enumerated                                                                                            ;
; write_en_g       ; true  ; Enumerated                                                                                            ;
; clear_on_read_g  ; false ; Enumerated                                                                                            ;
; default_value_g  ; 42    ; Signed Integer                                                                                        ;
; addr_space_g     ; 900   ; Signed Integer                                                                                        ;
+------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_version_inst ;
+------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                             ;
+------------------+-------+--------------------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                                       ;
; width_g          ; 8     ; Signed Integer                                                                                   ;
; addr_en_g        ; true  ; Enumerated                                                                                       ;
; addr_val_g       ; 1     ; Signed Integer                                                                                   ;
; addr_width_g     ; 10    ; Signed Integer                                                                                   ;
; read_en_g        ; true  ; Enumerated                                                                                       ;
; write_en_g       ; true  ; Enumerated                                                                                       ;
; clear_on_read_g  ; false ; Enumerated                                                                                       ;
; default_value_g  ; 1     ; Signed Integer                                                                                   ;
; addr_space_g     ; 1     ; Signed Integer                                                                                   ;
+------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|wbs_reg:wbs_reg_inst ;
+------------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                     ;
+------------------+-------+------------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                               ;
; width_g          ; 8     ; Signed Integer                                                                           ;
; addr_width_g     ; 10    ; Signed Integer                                                                           ;
+------------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; hor_active_pixels_g ; 640   ; Signed Integer                                                                                                  ;
; ver_active_lines_g  ; 480   ; Signed Integer                                                                                                  ;
; hor_left_border_g   ; 0     ; Signed Integer                                                                                                  ;
; hor_right_border_g  ; 0     ; Signed Integer                                                                                                  ;
; hor_back_porch_g    ; 48    ; Signed Integer                                                                                                  ;
; hor_front_porch_g   ; 16    ; Signed Integer                                                                                                  ;
; hor_sync_time_g     ; 96    ; Signed Integer                                                                                                  ;
; ver_top_border_g    ; 0     ; Signed Integer                                                                                                  ;
; ver_buttom_border_g ; 0     ; Signed Integer                                                                                                  ;
; ver_back_porch_g    ; 31    ; Signed Integer                                                                                                  ;
; ver_front_porch_g   ; 11    ; Signed Integer                                                                                                  ;
; ver_sync_time_g     ; 2     ; Signed Integer                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                             ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                                                                                                                       ;
; width_g          ; 24    ; Signed Integer                                                                                                                                                                   ;
; depth_g          ; 400   ; Signed Integer                                                                                                                                                                   ;
; log_depth_g      ; 9     ; Signed Integer                                                                                                                                                                   ;
; almost_full_g    ; 8     ; Signed Integer                                                                                                                                                                   ;
; almost_empty_g   ; 1     ; Signed Integer                                                                                                                                                                   ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; sym_row_g           ; 15    ; Signed Integer                                                                                                                       ;
; sym_col_g           ; 20    ; Signed Integer                                                                                                                       ;
; inside_row_g        ; 32    ; Signed Integer                                                                                                                       ;
; sdram_burst_g       ; 16    ; Signed Integer                                                                                                                       ;
; hor_active_pixels_g ; 640   ; Signed Integer                                                                                                                       ;
; ver_active_lines_g  ; 480   ; Signed Integer                                                                                                                       ;
; hor_left_border_g   ; 0     ; Signed Integer                                                                                                                       ;
; hor_right_border_g  ; 0     ; Signed Integer                                                                                                                       ;
; hor_back_porch_g    ; 48    ; Signed Integer                                                                                                                       ;
; hor_front_porch_g   ; 16    ; Signed Integer                                                                                                                       ;
; hor_sync_time_g     ; 96    ; Signed Integer                                                                                                                       ;
; ver_top_border_g    ; 0     ; Signed Integer                                                                                                                       ;
; ver_buttom_border_g ; 0     ; Signed Integer                                                                                                                       ;
; ver_back_porch_g    ; 31    ; Signed Integer                                                                                                                       ;
; ver_front_porch_g   ; 11    ; Signed Integer                                                                                                                       ;
; ver_sync_time_g     ; 2     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                   ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                                                                             ;
; width_g          ; 8     ; Signed Integer                                                                                                                         ;
; depth_g          ; 640   ; Signed Integer                                                                                                                         ;
; log_depth_g      ; 10    ; Signed Integer                                                                                                                         ;
; almost_full_g    ; 8     ; Signed Integer                                                                                                                         ;
; almost_empty_g   ; 1     ; Signed Integer                                                                                                                         ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                   ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                                                                             ;
; width_g          ; 8     ; Signed Integer                                                                                                                         ;
; depth_g          ; 640   ; Signed Integer                                                                                                                         ;
; log_depth_g      ; 10    ; Signed Integer                                                                                                                         ;
; almost_full_g    ; 8     ; Signed Integer                                                                                                                         ;
; almost_empty_g   ; 1     ; Signed Integer                                                                                                                         ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|mux2:mux2_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; width_g        ; 8     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|sdram_controller:sdr_ctrl ;
+------------------+-------+------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                             ;
+------------------+-------+------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                       ;
+------------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|rx_path:rx_path_inst ;
+----------------------+-----------+-----------------------------------------------------+
; Parameter Name       ; Value     ; Type                                                ;
+----------------------+-----------+-----------------------------------------------------+
; reset_polarity_g     ; '0'       ; Enumerated                                          ;
; len_dec1_g           ; true      ; Enumerated                                          ;
; sof_d_g              ; 1         ; Signed Integer                                      ;
; type_d_g             ; 1         ; Signed Integer                                      ;
; addr_d_g             ; 2         ; Signed Integer                                      ;
; len_d_g              ; 2         ; Signed Integer                                      ;
; crc_d_g              ; 1         ; Signed Integer                                      ;
; eof_d_g              ; 1         ; Signed Integer                                      ;
; sof_val_g            ; 100       ; Signed Integer                                      ;
; eof_val_g            ; 200       ; Signed Integer                                      ;
; width_g              ; 8         ; Signed Integer                                      ;
; parity_en_g          ; 0         ; Signed Integer                                      ;
; parity_odd_g         ; false     ; Enumerated                                          ;
; uart_idle_g          ; '1'       ; Enumerated                                          ;
; baudrate_g           ; 115200    ; Signed Integer                                      ;
; clkrate_g            ; 100000000 ; Signed Integer                                      ;
; databits_g           ; 8         ; Signed Integer                                      ;
; width_in_g           ; 8         ; Signed Integer                                      ;
; addr_bits_g          ; 10        ; Signed Integer                                      ;
; signed_checksum_g    ; false     ; Enumerated                                          ;
; checksum_init_val_g  ; 0         ; Signed Integer                                      ;
; checksum_out_width_g ; 8         ; Signed Integer                                      ;
; data_width_g         ; 8         ; Signed Integer                                      ;
+----------------------+-----------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c ;
+------------------+-----------+---------------------------------------------------------------------------+
; Parameter Name   ; Value     ; Type                                                                      ;
+------------------+-----------+---------------------------------------------------------------------------+
; parity_en_g      ; 0         ; Signed Integer                                                            ;
; parity_odd_g     ; false     ; Enumerated                                                                ;
; uart_idle_g      ; '1'       ; Enumerated                                                                ;
; baudrate_g       ; 115200    ; Signed Integer                                                            ;
; clkrate_g        ; 100000000 ; Signed Integer                                                            ;
; databits_g       ; 8         ; Signed Integer                                                            ;
; reset_polarity_g ; '0'       ; Enumerated                                                                ;
+------------------+-----------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1 ;
+------------------+-------+----------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                       ;
+------------------+-------+----------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                 ;
; len_dec1_g       ; true  ; Enumerated                                                                 ;
; sof_d_g          ; 1     ; Signed Integer                                                             ;
; type_d_g         ; 1     ; Signed Integer                                                             ;
; addr_d_g         ; 2     ; Signed Integer                                                             ;
; len_d_g          ; 2     ; Signed Integer                                                             ;
; crc_d_g          ; 1     ; Signed Integer                                                             ;
; eof_d_g          ; 1     ; Signed Integer                                                             ;
; sof_val_g        ; 100   ; Signed Integer                                                             ;
; eof_val_g        ; 200   ; Signed Integer                                                             ;
; width_g          ; 8     ; Signed Integer                                                             ;
+------------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1 ;
+------------------+-------+----------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                             ;
+------------------+-------+----------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                       ;
; width_in_g       ; 8     ; Signed Integer                                                                   ;
; addr_bits_g      ; 10    ; Signed Integer                                                                   ;
+------------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|rx_path:rx_path_inst|checksum_calc:checksum_inst_dec ;
+----------------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------+
; reset_polarity_g     ; '0'   ; Enumerated                                                                              ;
; signed_checksum_g    ; false ; Enumerated                                                                              ;
; checksum_init_val_g  ; 0     ; Signed Integer                                                                          ;
; checksum_out_width_g ; 8     ; Signed Integer                                                                          ;
; data_width_g         ; 8     ; Signed Integer                                                                          ;
+----------------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|tx_path:tx_path_inst ;
+----------------------+-----------+-----------------------------------------------------+
; Parameter Name       ; Value     ; Type                                                ;
+----------------------+-----------+-----------------------------------------------------+
; reset_polarity_g     ; '0'       ; Enumerated                                          ;
; len_dec1_g           ; true      ; Enumerated                                          ;
; sof_d_g              ; 1         ; Signed Integer                                      ;
; type_d_g             ; 1         ; Signed Integer                                      ;
; addr_d_g             ; 1         ; Signed Integer                                      ;
; len_d_g              ; 2         ; Signed Integer                                      ;
; crc_d_g              ; 1         ; Signed Integer                                      ;
; eof_d_g              ; 1         ; Signed Integer                                      ;
; sof_val_g            ; 100       ; Signed Integer                                      ;
; eof_val_g            ; 200       ; Signed Integer                                      ;
; width_g              ; 8         ; Signed Integer                                      ;
; parity_en_g          ; 1         ; Signed Integer                                      ;
; parity_odd_g         ; false     ; Enumerated                                          ;
; uart_idle_g          ; '1'       ; Enumerated                                          ;
; clkrate_g            ; 100000000 ; Signed Integer                                      ;
; baudrate_g           ; 115200    ; Signed Integer                                      ;
; databits_g           ; 8         ; Signed Integer                                      ;
; width_in_g           ; 8         ; Signed Integer                                      ;
; addr_bits_g          ; 10        ; Signed Integer                                      ;
; signed_checksum_g    ; false     ; Enumerated                                          ;
; checksum_init_val_g  ; 0         ; Signed Integer                                      ;
; checksum_out_width_g ; 8         ; Signed Integer                                      ;
; data_width_g         ; 8         ; Signed Integer                                      ;
; depth_g              ; 9         ; Signed Integer                                      ;
; log_depth_g          ; 4         ; Signed Integer                                      ;
; almost_full_g        ; 8         ; Signed Integer                                      ;
; almost_empty_g       ; 1         ; Signed Integer                                      ;
; addr_en_g            ; true      ; Enumerated                                          ;
; addr_val_g           ; 0         ; Signed Integer                                      ;
; addr_width_g         ; 4         ; Signed Integer                                      ;
; read_en_g            ; true      ; Enumerated                                          ;
; write_en_g           ; true      ; Enumerated                                          ;
; clear_on_read_g      ; false     ; Enumerated                                          ;
; default_value_g      ; 0         ; Signed Integer                                      ;
+----------------------+-----------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|tx_path:tx_path_inst|uart_tx:uart_tx_c ;
+------------------+-----------+---------------------------------------------------------------------------+
; Parameter Name   ; Value     ; Type                                                                      ;
+------------------+-----------+---------------------------------------------------------------------------+
; parity_en_g      ; 1         ; Signed Integer                                                            ;
; parity_odd_g     ; false     ; Enumerated                                                                ;
; uart_idle_g      ; '1'       ; Enumerated                                                                ;
; baudrate_g       ; 115200    ; Signed Integer                                                            ;
; clkrate_g        ; 100000000 ; Signed Integer                                                            ;
; databits_g       ; 8         ; Signed Integer                                                            ;
; reset_polarity_g ; '0'       ; Enumerated                                                                ;
+------------------+-----------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|tx_path:tx_path_inst|mp_enc:mp_enc1 ;
+------------------+-------+----------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                       ;
+------------------+-------+----------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                 ;
; len_dec1_g       ; true  ; Enumerated                                                                 ;
; sof_d_g          ; 1     ; Signed Integer                                                             ;
; type_d_g         ; 1     ; Signed Integer                                                             ;
; addr_d_g         ; 1     ; Signed Integer                                                             ;
; len_d_g          ; 2     ; Signed Integer                                                             ;
; crc_d_g          ; 1     ; Signed Integer                                                             ;
; eof_d_g          ; 1     ; Signed Integer                                                             ;
; sof_val_g        ; 100   ; Signed Integer                                                             ;
; eof_val_g        ; 200   ; Signed Integer                                                             ;
; width_g          ; 8     ; Signed Integer                                                             ;
+------------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|tx_path:tx_path_inst|checksum_calc:checksum_inst_enc ;
+----------------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------+
; reset_polarity_g     ; '0'   ; Enumerated                                                                              ;
; signed_checksum_g    ; false ; Enumerated                                                                              ;
; checksum_init_val_g  ; 0     ; Signed Integer                                                                          ;
; checksum_out_width_g ; 8     ; Signed Integer                                                                          ;
; data_width_g         ; 8     ; Signed Integer                                                                          ;
+----------------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1 ;
+------------------+-------+----------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                             ;
+------------------+-------+----------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                       ;
; width_in_g       ; 8     ; Signed Integer                                                                   ;
; addr_bits_g      ; 10    ; Signed Integer                                                                   ;
+------------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1 ;
+------------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                ;
+------------------+-------+-------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                          ;
; width_g          ; 8     ; Signed Integer                                                                      ;
; depth_g          ; 9     ; Signed Integer                                                                      ;
; log_depth_g      ; 4     ; Signed Integer                                                                      ;
; almost_full_g    ; 8     ; Signed Integer                                                                      ;
; almost_empty_g   ; 1     ; Signed Integer                                                                      ;
+------------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|tx_path:tx_path_inst|gen_reg:gen_reg_type_inst ;
+------------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                  ;
+------------------+-------+---------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                            ;
; width_g          ; 8     ; Signed Integer                                                                        ;
; addr_en_g        ; true  ; Enumerated                                                                            ;
; addr_val_g       ; 15    ; Signed Integer                                                                        ;
; addr_width_g     ; 4     ; Signed Integer                                                                        ;
; read_en_g        ; true  ; Enumerated                                                                            ;
; write_en_g       ; true  ; Enumerated                                                                            ;
; clear_on_read_g  ; false ; Enumerated                                                                            ;
; default_value_g  ; 0     ; Signed Integer                                                                        ;
; addr_space_g     ; 1     ; Signed Integer                                                                        ;
+------------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|tx_path:tx_path_inst|gen_reg:gen_dbg_cmd_reg_inst ;
+------------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                     ;
+------------------+-------+------------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                               ;
; width_g          ; 8     ; Signed Integer                                                                           ;
; addr_en_g        ; true  ; Enumerated                                                                               ;
; addr_val_g       ; 11    ; Signed Integer                                                                           ;
; addr_width_g     ; 4     ; Signed Integer                                                                           ;
; read_en_g        ; true  ; Enumerated                                                                               ;
; write_en_g       ; true  ; Enumerated                                                                               ;
; clear_on_read_g  ; false ; Enumerated                                                                               ;
; default_value_g  ; 0     ; Signed Integer                                                                           ;
; addr_space_g     ; 1     ; Signed Integer                                                                           ;
+------------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|tx_path:tx_path_inst|gen_reg:gen_reg_addr_reg_inst ;
+------------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                      ;
+------------------+-------+-------------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                                ;
; width_g          ; 8     ; Signed Integer                                                                            ;
; addr_en_g        ; true  ; Enumerated                                                                                ;
; addr_val_g       ; 12    ; Signed Integer                                                                            ;
; addr_width_g     ; 4     ; Signed Integer                                                                            ;
; read_en_g        ; true  ; Enumerated                                                                                ;
; write_en_g       ; true  ; Enumerated                                                                                ;
; clear_on_read_g  ; true  ; Enumerated                                                                                ;
; default_value_g  ; 0     ; Signed Integer                                                                            ;
; addr_space_g     ; 1     ; Signed Integer                                                                            ;
+------------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|tx_path:tx_path_inst|gen_reg:\rd_burst_reg_generate:1:gen_rd_burst_reg_inst ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                               ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                                                         ;
; width_g          ; 8     ; Signed Integer                                                                                                     ;
; addr_en_g        ; true  ; Enumerated                                                                                                         ;
; addr_val_g       ; 10    ; Signed Integer                                                                                                     ;
; addr_width_g     ; 4     ; Signed Integer                                                                                                     ;
; read_en_g        ; true  ; Enumerated                                                                                                         ;
; write_en_g       ; true  ; Enumerated                                                                                                         ;
; clear_on_read_g  ; false ; Enumerated                                                                                                         ;
; default_value_g  ; 0     ; Signed Integer                                                                                                     ;
; addr_space_g     ; 1     ; Signed Integer                                                                                                     ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|tx_path:tx_path_inst|gen_reg:\rd_burst_reg_generate:0:gen_rd_burst_reg_inst ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                               ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                                                         ;
; width_g          ; 8     ; Signed Integer                                                                                                     ;
; addr_en_g        ; true  ; Enumerated                                                                                                         ;
; addr_val_g       ; 9     ; Signed Integer                                                                                                     ;
; addr_width_g     ; 4     ; Signed Integer                                                                                                     ;
; read_en_g        ; true  ; Enumerated                                                                                                         ;
; write_en_g       ; true  ; Enumerated                                                                                                         ;
; clear_on_read_g  ; false ; Enumerated                                                                                                         ;
; default_value_g  ; 0     ; Signed Integer                                                                                                     ;
; addr_space_g     ; 1     ; Signed Integer                                                                                                     ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|tx_path:tx_path_inst|wbs_reg:wbs_reg_inst ;
+------------------+-------+----------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                             ;
+------------------+-------+----------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                       ;
; width_g          ; 8     ; Signed Integer                                                                   ;
; addr_width_g     ; 4     ; Signed Integer                                                                   ;
+------------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst ;
+------------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                ;
+------------------+-------+-------------------------------------------------------------------------------------+
; reset_polarity_g ; '0'   ; Enumerated                                                                          ;
; data_width_g     ; 8     ; Signed Integer                                                                      ;
; addr_width_g     ; 10    ; Signed Integer                                                                      ;
+------------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mds_top:mds_top_inst|led:led_inst ;
+------------------+-----------+-------------------------------------------------+
; Parameter Name   ; Value     ; Type                                            ;
+------------------+-----------+-------------------------------------------------+
; reset_polarity_g ; '0'       ; Enumerated                                      ;
; timer_freq_g     ; 1         ; Signed Integer                                  ;
; clk_freq_g       ; 100000000 ; Signed Integer                                  ;
+------------------+-----------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                       ;
; WIDTH_A                            ; 8                    ; Untyped                                                                       ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                       ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 8                    ; Untyped                                                                       ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                       ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_utg1      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                     ;
; WIDTH_A                            ; 8                    ; Untyped                                                                     ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                                     ;
; NUMWORDS_A                         ; 9                    ; Untyped                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_B                            ; 8                    ; Untyped                                                                     ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                                     ;
; NUMWORDS_B                         ; 9                    ; Untyped                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                     ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_8ig1      ; Untyped                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                        ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                        ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                                                        ;
; NUMWORDS_A                         ; 640                  ; Untyped                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                        ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                                        ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                                                        ;
; NUMWORDS_B                         ; 640                  ; Untyped                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_4rg1      ; Untyped                                                                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                        ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                        ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                                                        ;
; NUMWORDS_A                         ; 640                  ; Untyped                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                        ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                                        ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                                                        ;
; NUMWORDS_B                         ; 640                  ; Untyped                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_4rg1      ; Untyped                                                                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                            ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                         ;
; WIDTH_A                            ; 13                   ; Untyped                                                                                                                         ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                                                                                         ;
; NUMWORDS_A                         ; 300                  ; Untyped                                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                         ;
; WIDTH_B                            ; 13                   ; Untyped                                                                                                                         ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                                                                                         ;
; NUMWORDS_B                         ; 300                  ; Untyped                                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_uqg1      ; Untyped                                                                                                                         ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                       ;
; WIDTH_A                            ; 8                    ; Untyped                                                                       ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                       ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 8                    ; Untyped                                                                       ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                       ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_5di1      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                  ;
; WIDTH_A                            ; 23                   ; Untyped                                                                                                                                                                  ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                                                                                                                                  ;
; NUMWORDS_A                         ; 400                  ; Untyped                                                                                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                  ;
; WIDTH_B                            ; 23                   ; Untyped                                                                                                                                                                  ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                                                                                                                                  ;
; NUMWORDS_B                         ; 400                  ; Untyped                                                                                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_2rg1      ; Untyped                                                                                                                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                   ;
+-------------------------------+------------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                          ;
+-------------------------------+------------------------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                                              ;
; Entity Instance               ; global_nets_top:global_nets_inst|clk_blk_top:clk_blk_inst|pll:pll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                                         ;
;     -- PLL_TYPE               ; AUTO                                                                                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                              ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                              ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                              ;
+-------------------------------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 9                                                                                                                                                                                   ;
; Entity Instance                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component                                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                        ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                           ;
; Entity Instance                           ; mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component                                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                           ;
; Entity Instance                           ; mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0                                                                                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                            ;
; Entity Instance                           ; mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|altsyncram:mem_rtl_0                                                                                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 9                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 9                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                            ;
; Entity Instance                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|altsyncram:mem_rtl_0                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 640                                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 640                                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                            ;
; Entity Instance                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|altsyncram:mem_rtl_0                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 640                                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 640                                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                            ;
; Entity Instance                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0                                          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 13                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 300                                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                        ;
;     -- WIDTH_B                            ; 13                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 300                                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                            ;
; Entity Instance                           ; mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0                                                                                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                            ;
; Entity Instance                           ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 23                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 400                                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                        ;
;     -- WIDTH_B                            ; 23                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 400                                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                            ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                ;
+----------------------------+------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                          ;
+----------------------------+------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                              ;
; Entity Instance            ; mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                     ;
;     -- LPM_WIDTH           ; 8                                                                                              ;
;     -- LPM_NUMWORDS        ; 8192                                                                                           ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                            ;
;     -- USE_EAB             ; ON                                                                                             ;
+----------------------------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:mds_top_inst|led:led_inst" ;
+--------+-------+----------+-----------------------------------+
; Port   ; Type  ; Severity ; Details                           ;
+--------+-------+----------+-----------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                      ;
+--------+-------+----------+-----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:mds_top_inst|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst" ;
+-----------------+-------+----------+----------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                  ;
+-----------------+-------+----------+----------------------------------------------------------+
; init_addr[9..8] ; Input ; Info     ; Stuck at GND                                             ;
+-----------------+-------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:mds_top_inst|tx_path:tx_path_inst|gen_reg:\rd_burst_reg_generate:0:gen_rd_burst_reg_inst" ;
+-------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                           ;
+-------+-------+----------+---------------------------------------------------------------------------------------------------+
; clear ; Input ; Info     ; Stuck at GND                                                                                      ;
+-------+-------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:mds_top_inst|tx_path:tx_path_inst|gen_reg:\rd_burst_reg_generate:1:gen_rd_burst_reg_inst" ;
+-------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                           ;
+-------+-------+----------+---------------------------------------------------------------------------------------------------+
; clear ; Input ; Info     ; Stuck at GND                                                                                      ;
+-------+-------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:mds_top_inst|tx_path:tx_path_inst|gen_reg:gen_reg_addr_reg_inst" ;
+-------+-------+----------+--------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                  ;
+-------+-------+----------+--------------------------------------------------------------------------+
; clear ; Input ; Info     ; Stuck at GND                                                             ;
+-------+-------+----------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:mds_top_inst|tx_path:tx_path_inst|gen_reg:gen_reg_type_inst" ;
+-------+-------+----------+----------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                              ;
+-------+-------+----------+----------------------------------------------------------------------+
; clear ; Input ; Info     ; Stuck at GND                                                         ;
+-------+-------+----------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1"                    ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; flush  ; Input  ; Info     ; Stuck at GND                                                                        ;
; afull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; aempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; used   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:mds_top_inst|tx_path:tx_path_inst|mp_enc:mp_enc1"                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; mp_done           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; read_addr[15..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1"                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; dout_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1"                                         ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; addr_reg[15..10]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; len_reg[15..10]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; write_addr[15..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c"                              ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; parity_err ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:mds_top_inst|sdram_controller:sdr_ctrl" ;
+------------+-------+----------+--------------------------------------------+
; Port       ; Type  ; Severity ; Details                                    ;
+------------+-------+----------+--------------------------------------------+
; pll_locked ; Input ; Info     ; Stuck at VCC                               ;
+------------+-------+----------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B" ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                             ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; flush  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; afull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                 ;
; full   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                 ;
; aempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                 ;
; used   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                 ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A" ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                             ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; flush  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; afull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                 ;
; full   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                 ;
; aempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                 ;
; used   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                 ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                   ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; dout[23]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
; dout_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
; afull      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
; aempty     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                  ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; op_str_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
; op_str_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
; op_str_used  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|wbs_reg:wbs_reg_inst" ;
+------------+-------+----------+--------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                            ;
+------------+-------+----------+--------------------------------------------------------------------+
; din_ack    ; Input ; Info     ; Stuck at VCC                                                       ;
; dout_valid ; Input ; Info     ; Stuck at VCC                                                       ;
+------------+-------+----------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_version_inst"           ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; clear      ; Input  ; Info     ; Stuck at GND                                                                        ;
; din_ack    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dout_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_opcode_unite_inst"      ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; clear      ; Input  ; Info     ; Stuck at GND                                                                        ;
; dout_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_lower_frame_inst"       ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; clear      ; Input  ; Info     ; Stuck at GND                                                                        ;
; din_ack    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dout_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_upper_frame_inst"       ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; clear      ; Input  ; Info     ; Stuck at GND                                                                        ;
; din_ack    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dout_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_type_inst"              ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; clear      ; Input  ; Info     ; Stuck at GND                                                                        ;
; din_ack    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dout_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst" ;
+-------------+-------+----------+-------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                       ;
+-------------+-------+----------+-------------------------------------------------------------------------------+
; vesa_en     ; Input ; Info     ; Stuck at VCC                                                                  ;
; image_tx_en ; Input ; Info     ; Stuck at VCC                                                                  ;
+-------------+-------+----------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst"              ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; dout       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dout_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; afull      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; full       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; aempty     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; used       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst"                       ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; wrfull         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrusedw[11..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst"                ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; wbm_ack_i   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbm_err_i   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbm_stall_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbm_dat_i   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbm_cyc_o   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbm_stb_o   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbm_adr_o   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbm_tga_o   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbm_tgc_o   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_reg:\dbg_reg_generate:0:gen_reg_dbg_inst" ;
+-------+-------+----------+---------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                     ;
+-------+-------+----------+---------------------------------------------------------------------------------------------+
; clear ; Input ; Info     ; Stuck at GND                                                                                ;
+-------+-------+----------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_reg:\dbg_reg_generate:1:gen_reg_dbg_inst" ;
+-------+-------+----------+---------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                     ;
+-------+-------+----------+---------------------------------------------------------------------------------------------+
; clear ; Input ; Info     ; Stuck at GND                                                                                ;
+-------+-------+----------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_reg:\dbg_reg_generate:2:gen_reg_dbg_inst" ;
+-------+-------+----------+---------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                     ;
+-------+-------+----------+---------------------------------------------------------------------------------------------+
; clear ; Input ; Info     ; Stuck at GND                                                                                ;
+-------+-------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_reg:gen_reg_type_inst" ;
+-------+-------+----------+--------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                  ;
+-------+-------+----------+--------------------------------------------------------------------------+
; clear ; Input ; Info     ; Stuck at GND                                                             ;
+-------+-------+----------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst" ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                   ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------+
; type_reg_wbm[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.       ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "mds_top:mds_top_inst|intercon_mux:intercon_x_inst" ;
+---------------+-------+----------+--------------------------------------------+
; Port          ; Type  ; Severity ; Details                                    ;
+---------------+-------+----------+--------------------------------------------+
; inc_wbm_dat_o ; Input ; Info     ; Stuck at GND                               ;
+---------------+-------+----------+--------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:14     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version
    Info: Processing started: Wed Apr 24 12:23:49 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SG_PnR_proj -c SG_PnR_proj
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/sg/pll_27/pll_27.vhd
    Info (12022): Found design unit 1: pll_27-SYN
    Info (12023): Found entity 1: pll_27
Info (12021): Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/sg/pll_50/pll_50.vhd
    Info (12022): Found design unit 1: pll_50-SYN
    Info (12023): Found entity 1: pll_50
Info (12021): Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/wbs_reg.vhd
    Info (12022): Found design unit 1: wbs_reg-rtl_wbs_reg
    Info (12023): Found entity 1: wbs_reg
Info (12021): Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/vesa_pic_gen.vhd
    Info (12022): Found design unit 1: vesa_pic_gen-sim_vesa_pic_gen
    Info (12023): Found entity 1: vesa_pic_gen
Info (12021): Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/vesa_pic_col.vhd
    Info (12022): Found design unit 1: vesa_pic_col-sim_vesa_pic_col
    Info (12023): Found entity 1: vesa_pic_col
Info (12021): Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/vesa_gen_ctrl.vhd
    Info (12022): Found design unit 1: vesa_gen_ctrl-rtl_vesa_gen_ctrl
    Info (12023): Found entity 1: vesa_gen_ctrl
Info (12021): Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/uart_tx_gen_model.vhd
    Info (12022): Found design unit 1: uart_tx_gen_model-arc_uart_tx_gen_model
    Info (12023): Found entity 1: uart_tx_gen_model
Info (12021): Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/uart_tx.vhd
    Info (12022): Found design unit 1: uart_tx-arc_uart_tx
    Info (12023): Found entity 1: uart_tx
Info (12021): Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/uart_rx.vhd
    Info (12022): Found design unit 1: uart_rx-arc_uart_rx
    Info (12023): Found entity 1: uart_rx
Info (12021): Found 2 design units, including 0 entities, in source file /project/sg_project/vhdl/txt_util_pkg.vhd
    Info (12022): Found design unit 1: txt_util_pkg
    Info (12022): Found design unit 2: txt_util_pkg-body
Info (12021): Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/tx_path_wbm.vhd
    Info (12022): Found design unit 1: tx_path_wbm-rtl_tx_path_wbm
    Info (12023): Found entity 1: tx_path_wbm
Info (12021): Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/tx_path.vhd
    Info (12022): Found design unit 1: tx_path-arc_tx_path
    Info (12023): Found entity 1: tx_path
Info (12021): Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/top_synthesis.vhd
    Info (12022): Found design unit 1: top_synthesis-top_synthesis_rtl
    Info (12023): Found entity 1: top_synthesis
Info (12021): Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/synthetic_frame_generator.vhd
    Info (12022): Found design unit 1: synthetic_frame_generator-rtl_synthetic_frame_generator
    Info (12023): Found entity 1: synthetic_frame_generator
Info (12021): Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/sync_rst_gen.vhd
    Info (12022): Found design unit 1: sync_rst_gen-rtl_sync_rst_gen
    Info (12023): Found entity 1: sync_rst_gen
Info (12021): Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/sdram_rw.vhd
    Info (12022): Found design unit 1: sdram_rw-arc_sdram_rw
    Info (12023): Found entity 1: sdram_rw
Info (12021): Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/sdram_model.vhd
    Info (12022): Found design unit 1: SDRAM_MODEL-SDRAM_MODEL
    Info (12023): Found entity 1: SDRAM_MODEL
Info (12021): Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/sdram_controller.vhd
    Info (12022): Found design unit 1: sdram_controller-rtl_sdram_controller
    Info (12023): Found entity 1: sdram_controller
Info (12021): Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/sdram_altddio_out.vhd
    Info (12022): Found design unit 1: sdram_altddio_out-SYN
    Info (12023): Found entity 1: sdram_altddio_out
Info (12021): Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/rx_path.vhd
    Info (12022): Found design unit 1: rx_path-rtl_rx_path
    Info (12023): Found entity 1: rx_path
Info (12021): Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/reset_debouncer.vhd
    Info (12022): Found design unit 1: reset_debouncer-rtl_reset_debouncer
    Info (12023): Found entity 1: reset_debouncer
Info (12021): Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/reset_blk_top.vhd
    Info (12022): Found design unit 1: reset_blk_top-rtl_reset_blk_top
    Info (12023): Found entity 1: reset_blk_top
Info (12021): Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/rd_wr_ctr.vhd
    Info (12022): Found design unit 1: rd_wr_ctr-rtl_rd_wr_ctr
    Info (12023): Found entity 1: rd_wr_ctr
Info (12021): Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/ram_simple.vhd
    Info (12022): Found design unit 1: ram_simple-arc_ram_simple
    Info (12023): Found entity 1: ram_simple
Info (12021): Found 2 design units, including 0 entities, in source file /project/sg_project/vhdl/ram_generic_pkg.vhd
    Info (12022): Found design unit 1: ram_generic_pkg
    Info (12022): Found design unit 2: ram_generic_pkg-body
Info (12021): Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/ram_generic.vhd
    Info (12022): Found design unit 1: ram_generic-rtl_ram_generic
    Info (12023): Found entity 1: ram_generic
Info (12021): Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/pll.vhd
    Info (12022): Found design unit 1: pll-SYN
    Info (12023): Found entity 1: pll
Info (12021): Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/pixel_mng.vhd
    Info (12022): Found design unit 1: pixel_mng-rtl_pixel_mng
    Info (12023): Found entity 1: pixel_mng
Info (12021): Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/mux_generic.vhd
    Info (12022): Found design unit 1: mux_generic-mux_generic_arc
    Info (12023): Found entity 1: mux_generic
Info (12021): Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/mp_enc.vhd
    Info (12022): Found design unit 1: mp_enc-rtl_mp_enc
    Info (12023): Found entity 1: mp_enc
Info (12021): Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/mp_dec.vhd
    Info (12022): Found design unit 1: mp_dec-rtl_mp_dec
    Info (12023): Found entity 1: mp_dec
Info (12021): Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/mem_mng_top.vhd
    Info (12022): Found design unit 1: mem_mng_top-rtl_mem_mng_top
    Info (12023): Found entity 1: mem_mng_top
Info (12021): Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/mem_mng_arbiter.vhd
    Info (12022): Found design unit 1: mem_mng_arbiter-rtl_mem_mng_arbiter
    Info (12023): Found entity 1: mem_mng_arbiter
Info (12021): Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/mem_ctrl_wr_wbs.vhd
    Info (12022): Found design unit 1: mem_ctrl_wr_wbs-rtl_mem_ctrl_wr_wbs
    Info (12023): Found entity 1: mem_ctrl_wr_wbs
Info (12021): Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/mem_ctrl_wr_wbm.vhd
    Info (12022): Found design unit 1: mem_ctrl_wr_wbm-rtl_mem_ctrl_wr_wbm
    Info (12023): Found entity 1: mem_ctrl_wr_wbm
Info (12021): Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/mem_ctrl_wr.vhd
    Info (12022): Found design unit 1: mem_ctrl_wr-rtl_mem_ctrl_wr
    Info (12023): Found entity 1: mem_ctrl_wr
Info (12021): Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/mem_ctrl_rd_wbs.vhd
    Info (12022): Found design unit 1: mem_ctrl_rd_wbs-rtl_mem_ctrl_rd_wbs
    Info (12023): Found entity 1: mem_ctrl_rd_wbs
Info (12021): Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/mem_ctrl_rd_wbm.vhd
    Info (12022): Found design unit 1: mem_ctrl_rd_wbm-rtl_mem_ctrl_rd_wbm
    Info (12023): Found entity 1: mem_ctrl_rd_wbm
Info (12021): Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/mem_ctrl_rd.vhd
    Info (12022): Found design unit 1: mem_ctrl_rd-rtl_mem_ctrl_rd
    Info (12023): Found entity 1: mem_ctrl_rd
Info (12021): Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/mds_top_tb.vhd
    Info (12022): Found design unit 1: mds_top_tb-sim_mds_top_tb
    Info (12023): Found entity 1: mds_top_tb
Info (12021): Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/mds_top.vhd
    Info (12022): Found design unit 1: mds_top-rtl_mds_top
    Info (12023): Found entity 1: mds_top
Info (12021): Found 2 design units, including 0 entities, in source file /project/sg_project/vhdl/intercon_pkg.vhd
    Info (12022): Found design unit 1: intercon_pkg
    Info (12022): Found design unit 2: intercon_pkg-body
Info (12021): Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/intercon_mux.vhd
    Info (12022): Found design unit 1: intercon_mux-intercon_mux_rtl
    Info (12023): Found entity 1: intercon_mux
Info (12021): Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/intercon.vhd
    Info (12022): Found design unit 1: intercon-intercon_rtl
    Info (12023): Found entity 1: intercon
Info (12021): Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/img_man_top.vhd
    Info (12022): Found design unit 1: img_man_top-rtl_img_man_top
    Info (12023): Found entity 1: img_man_top
Info (12021): Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/img_man_manager.vhd
    Info (12022): Found design unit 1: img_man_manager-rtl_img_man_manager
    Info (12023): Found entity 1: img_man_manager
Info (12021): Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/hexss.vhd
    Info (12022): Found design unit 1: hexss-arc_hexss
    Info (12023): Found entity 1: hexss
Info (12021): Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/global_nets_top.vhd
    Info (12022): Found design unit 1: global_nets_top-rtl_global_nets_top
    Info (12023): Found entity 1: global_nets_top
Info (12021): Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/gen_reg.vhd
    Info (12022): Found design unit 1: gen_reg-rtl_gen_reg
    Info (12023): Found entity 1: gen_reg
Info (12021): Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/disp_ctrl_top.vhd
    Info (12022): Found design unit 1: disp_ctrl_top-rtl_disp_ctrl_top
    Info (12023): Found entity 1: disp_ctrl_top
Info (12021): Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/dec_generic.vhd
    Info (12022): Found design unit 1: dec_generic-dec_generic_arc
    Info (12023): Found entity 1: dec_generic
Info (12021): Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/dc_fifo.vhd
    Info (12022): Found design unit 1: dc_fifo-SYN
    Info (12023): Found entity 1: dc_fifo
Info (12021): Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/clk_blk_top.vhd
    Info (12022): Found design unit 1: clk_blk_top-rtl_clk_blk_top
    Info (12023): Found entity 1: clk_blk_top
Info (12021): Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/checksum_calc.vhd
    Info (12022): Found design unit 1: checksum_calc-arc_checksum_calc
    Info (12023): Found entity 1: checksum_calc
Info (12021): Found 2 design units, including 0 entities, in source file /project/sg_project/vhdl/bmp_io_package.vhd
    Info (12022): Found design unit 1: BMP_io_package
    Info (12022): Found design unit 2: BMP_io_package-body
Info (12021): Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/bilinear.vhd
    Info (12022): Found design unit 1: bilinear-rtl_bilinear
    Info (12023): Found entity 1: bilinear
Info (12021): Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/altera_16to8_dc_ram.vhd
    Info (12022): Found design unit 1: altera_16to8_dc_ram-SYN
    Info (12023): Found entity 1: altera_16to8_dc_ram
Info (12021): Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/altera_8to16_dc_ram.vhd
    Info (12022): Found design unit 1: altera_8to16_dc_ram-SYN
    Info (12023): Found entity 1: altera_8to16_dc_ram
Info (12021): Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/addr_calc.vhd
    Info (12022): Found design unit 1: addr_calc-arc_addr_calc
    Info (12023): Found entity 1: addr_calc
Info (12021): Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/sg/symbol_generator_top.vhd
    Info (12022): Found design unit 1: Symbol_Generator_Top-rtl_Symbol_Generator_Top
    Info (12023): Found entity 1: Symbol_Generator_Top
Info (12021): Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/sg/sg_wbm_if.vhd
    Info (12022): Found design unit 1: SG_WBM_IF-rtl_SG_WBM_IF
    Info (12023): Found entity 1: SG_WBM_IF
Info (12021): Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/sg/ram_300.vhd
    Info (12022): Found design unit 1: RAM_300-RAM_300_rtl
    Info (12023): Found entity 1: RAM_300
Info (12021): Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/sg/opcode_unite.vhd
    Info (12022): Found design unit 1: opcode_unite-opcode_unite_rtl
    Info (12023): Found entity 1: opcode_unite
Info (12021): Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/sg/opcode_store.vhd
    Info (12022): Found design unit 1: opcode_store-opcode_store_rtl
    Info (12023): Found entity 1: opcode_store
Info (12021): Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/sg/mux2.vhd
    Info (12022): Found design unit 1: mux2-mux2_rtl
    Info (12023): Found entity 1: mux2
Info (12021): Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/sg/manager.vhd
    Info (12022): Found design unit 1: manager-manager_rtl
    Info (12023): Found entity 1: manager
Info (12021): Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/sg/clk_reset_model.vhd
    Info (12022): Found design unit 1: clk_reset_model-sim_clk_reset_model
    Info (12023): Found entity 1: clk_reset_model
Info (12021): Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/sg/general_fifo.vhd
    Info (12022): Found design unit 1: general_fifo-arc_general_fifo
    Info (12023): Found entity 1: general_fifo
Info (12021): Found 2 design units, including 1 entities, in source file /project/sg_project/vhdl/sg/led.vhd
    Info (12022): Found design unit 1: led-led_rtl
    Info (12023): Found entity 1: led
Info (12127): Elaborating entity "top_synthesis" for the top level hierarchy
Info (12128): Elaborating entity "global_nets_top" for hierarchy "global_nets_top:global_nets_inst"
Info (12128): Elaborating entity "clk_blk_top" for hierarchy "global_nets_top:global_nets_inst|clk_blk_top:clk_blk_inst"
Info (12128): Elaborating entity "pll" for hierarchy "global_nets_top:global_nets_inst|clk_blk_top:clk_blk_inst|pll:pll_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "global_nets_top:global_nets_inst|clk_blk_top:clk_blk_inst|pll:pll_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "global_nets_top:global_nets_inst|clk_blk_top:clk_blk_inst|pll:pll_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "global_nets_top:global_nets_inst|clk_blk_top:clk_blk_inst|pll:pll_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "3"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "8"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "5"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "4"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12128): Elaborating entity "reset_blk_top" for hierarchy "global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst"
Info (12128): Elaborating entity "reset_debouncer" for hierarchy "global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|reset_debouncer:rst_deb_inst"
Info (12128): Elaborating entity "sync_rst_gen" for hierarchy "global_nets_top:global_nets_inst|reset_blk_top:reset_blk_inst|sync_rst_gen:sync_rst_sdram_inst"
Info (12128): Elaborating entity "mds_top" for hierarchy "mds_top:mds_top_inst"
Warning (10036): Verilog HDL or VHDL warning at mds_top.vhd(634): object "OPEN_disp_dat_o" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mds_top.vhd(635): object "OPEN_disp_we_o" assigned a value but never read
Info (12128): Elaborating entity "intercon" for hierarchy "mds_top:mds_top_inst|intercon:intercon_z_inst"
Warning (10542): VHDL Variable Declaration warning at intercon_pkg.vhd(40): used initial value expression for variable "SG_BASE_ADDR" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at intercon_pkg.vhd(41): used initial value expression for variable "SG_ADDR_SPACE" because variable was never assigned a value
Info (12128): Elaborating entity "intercon" for hierarchy "mds_top:mds_top_inst|intercon:intercon_y_inst"
Warning (10542): VHDL Variable Declaration warning at intercon_pkg.vhd(40): used initial value expression for variable "SG_BASE_ADDR" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at intercon_pkg.vhd(41): used initial value expression for variable "SG_ADDR_SPACE" because variable was never assigned a value
Info (12128): Elaborating entity "intercon_mux" for hierarchy "mds_top:mds_top_inst|intercon_mux:intercon_x_inst"
Info (12128): Elaborating entity "mem_mng_top" for hierarchy "mds_top:mds_top_inst|mem_mng_top:mem_mng_inst"
Info (12128): Elaborating entity "mem_ctrl_wr" for hierarchy "mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst"
Warning (10036): Verilog HDL or VHDL warning at mem_ctrl_wr.vhd(218): object "ram_rst" assigned a value but never read
Info (12128): Elaborating entity "altera_8to16_dc_ram" for hierarchy "mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a4l1.tdf
    Info (12023): Found entity 1: altsyncram_a4l1
Info (12128): Elaborating entity "altsyncram_a4l1" for hierarchy "mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s8l1.tdf
    Info (12023): Found entity 1: altsyncram_s8l1
Info (12128): Elaborating entity "altsyncram_s8l1" for hierarchy "mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|altera_8to16_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1"
Info (12128): Elaborating entity "mem_ctrl_wr_wbs" for hierarchy "mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbs:wbs_inst"
Info (12128): Elaborating entity "mem_ctrl_wr_wbm" for hierarchy "mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst"
Info (12128): Elaborating entity "mem_mng_arbiter" for hierarchy "mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_mng_arbiter:arbiter_inst"
Info (12128): Elaborating entity "mem_ctrl_rd" for hierarchy "mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst"
Warning (10036): Verilog HDL or VHDL warning at mem_ctrl_rd.vhd(241): object "type_reg_d2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mem_ctrl_rd.vhd(242): object "rd_addr_reg_d2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mem_ctrl_rd.vhd(260): object "ram_rst" assigned a value but never read
Info (12128): Elaborating entity "altera_16to8_dc_ram" for hierarchy "mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b4l1.tdf
    Info (12023): Found entity 1: altsyncram_b4l1
Info (12128): Elaborating entity "altsyncram_b4l1" for hierarchy "mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t8l1.tdf
    Info (12023): Found entity 1: altsyncram_t8l1
Info (12128): Elaborating entity "altsyncram_t8l1" for hierarchy "mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|altera_16to8_dc_ram:ram1_inst|altsyncram:altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1"
Info (12128): Elaborating entity "mem_ctrl_rd_wbs" for hierarchy "mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbs:wbs_inst"
Info (12128): Elaborating entity "mem_ctrl_rd_wbm" for hierarchy "mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst"
Info (12128): Elaborating entity "gen_reg" for hierarchy "mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_reg:gen_reg_type_inst"
Info (12128): Elaborating entity "gen_reg" for hierarchy "mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_reg:\dbg_reg_generate:2:gen_reg_dbg_inst"
Info (12128): Elaborating entity "gen_reg" for hierarchy "mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_reg:\dbg_reg_generate:1:gen_reg_dbg_inst"
Info (12128): Elaborating entity "gen_reg" for hierarchy "mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|gen_reg:\dbg_reg_generate:0:gen_reg_dbg_inst"
Info (12128): Elaborating entity "wbs_reg" for hierarchy "mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|wbs_reg:wbs_reg_inst"
Info (12128): Elaborating entity "disp_ctrl_top" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst"
Warning (10036): Verilog HDL or VHDL warning at disp_ctrl_top.vhd(173): object "wrusedw" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at disp_ctrl_top.vhd(174): object "sc_fifo_full" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at disp_ctrl_top.vhd(176): object "sc_fifo_dout" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at disp_ctrl_top.vhd(177): object "sc_fifo_dout_val" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at disp_ctrl_top.vhd(221): used implicit default value for signal "left_frame_reg_din_ack" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at disp_ctrl_top.vhd(222): object "left_frame_reg_rd_en" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at disp_ctrl_top.vhd(223): used implicit default value for signal "left_frame_reg_dout_valid" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at disp_ctrl_top.vhd(224): used implicit default value for signal "right_frame_reg_din_ack" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at disp_ctrl_top.vhd(225): object "right_frame_reg_rd_en" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at disp_ctrl_top.vhd(226): used implicit default value for signal "right_frame_reg_dout_valid" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at disp_ctrl_top.vhd(253): object "opcode_unite_reg_dout_valid" assigned a value but never read
Warning (10540): VHDL Signal Declaration warning at disp_ctrl_top.vhd(272): used explicit default value for signal "zero_s" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at disp_ctrl_top.vhd(273): used explicit default value for signal "zeros_s" because signal was never assigned a value
Info (12128): Elaborating entity "pixel_mng" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|pixel_mng:pixel_mng_inst"
Info (12128): Elaborating entity "SG_WBM_IF" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|SG_WBM_IF:SG_WBM_IF_inst"
Warning (10036): Verilog HDL or VHDL warning at SG_WBM_IF.vhd(98): object "dbg_cnt" assigned a value but never read
Info (12128): Elaborating entity "dc_fifo" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst"
Info (12128): Elaborating entity "dcfifo" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=7,"
    Info (12134): Parameter "lpm_numwords" = "8192"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "13"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_k3n1.tdf
    Info (12023): Found entity 1: dcfifo_k3n1
Info (12128): Elaborating entity "dcfifo_k3n1" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_odb.tdf
    Info (12023): Found entity 1: a_gray2bin_odb
Info (12128): Elaborating entity "a_gray2bin_odb" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_gray2bin_odb:wrptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_s96.tdf
    Info (12023): Found entity 1: a_graycounter_s96
Info (12128): Elaborating entity "a_graycounter_s96" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_s96:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_jgc.tdf
    Info (12023): Found entity 1: a_graycounter_jgc
Info (12128): Elaborating entity "a_graycounter_jgc" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_jgc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_igc.tdf
    Info (12023): Found entity 1: a_graycounter_igc
Info (12128): Elaborating entity "a_graycounter_igc" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|a_graycounter_igc:wrptr_gp"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1p61.tdf
    Info (12023): Found entity 1: altsyncram_1p61
Info (12128): Elaborating entity "altsyncram_1p61" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dve1.tdf
    Info (12023): Found entity 1: altsyncram_dve1
Info (12128): Elaborating entity "altsyncram_dve1" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_o37.tdf
    Info (12023): Found entity 1: decode_o37
Info (12128): Elaborating entity "decode_o37" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|decode_o37:decode14"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_8u7.tdf
    Info (12023): Found entity 1: mux_8u7
Info (12128): Elaborating entity "mux_8u7" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|mux_8u7:mux16"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ahe.tdf
    Info (12023): Found entity 1: dffpipe_ahe
Info (12128): Elaborating entity "dffpipe_ahe" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_ahe:rdaclr"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0eb.tdf
    Info (12023): Found entity 1: alt_synch_pipe_0eb
Info (12128): Elaborating entity "alt_synch_pipe_0eb" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf
    Info (12023): Found entity 1: dffpipe_ue9
Info (12128): Elaborating entity "dffpipe_ue9" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_0eb:rs_dgwp|dffpipe_ue9:dffpipe5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_9d9.tdf
    Info (12023): Found entity 1: dffpipe_9d9
Info (12128): Elaborating entity "dffpipe_9d9" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_9d9:wraclr"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|dffpipe_se9:ws_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_4e8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_4e8
Info (12128): Elaborating entity "alt_synch_pipe_4e8" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_4e8:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ve9.tdf
    Info (12023): Found entity 1: dffpipe_ve9
Info (12128): Elaborating entity "dffpipe_ve9" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe9"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_r16.tdf
    Info (12023): Found entity 1: cmpr_r16
Info (12128): Elaborating entity "cmpr_r16" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|cmpr_r16:rdempty_eq_comp1_lsb"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_1u7.tdf
    Info (12023): Found entity 1: mux_1u7
Info (12128): Elaborating entity "mux_1u7" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|dc_fifo:dc_fifo_inst|dcfifo:dcfifo_component|dcfifo_k3n1:auto_generated|mux_1u7:rdemp_eq_comp_lsb_mux"
Info (12128): Elaborating entity "general_fifo" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|general_fifo:sc_fifo_inst"
Info (12128): Elaborating entity "vesa_gen_ctrl" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst"
Info (12128): Elaborating entity "synthetic_frame_generator" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|synthetic_frame_generator:synth_pic_gen_inst"
Info (12128): Elaborating entity "gen_reg" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_type_inst"
Info (12128): Elaborating entity "gen_reg" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_upper_frame_inst"
Info (12128): Elaborating entity "gen_reg" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_lower_frame_inst"
Info (12128): Elaborating entity "gen_reg" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_opcode_unite_inst"
Info (12128): Elaborating entity "gen_reg" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|gen_reg:gen_reg_version_inst"
Info (12128): Elaborating entity "wbs_reg" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|wbs_reg:wbs_reg_inst"
Info (12128): Elaborating entity "Symbol_Generator_Top" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst"
Warning (10036): Verilog HDL or VHDL warning at Symbol_Generator_Top.vhd(216): object "op_str_empty" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Symbol_Generator_Top.vhd(217): object "op_str_full" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Symbol_Generator_Top.vhd(218): object "op_str_used" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Symbol_Generator_Top.vhd(225): object "fifo_a_used" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Symbol_Generator_Top.vhd(226): object "fifo_a_full" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Symbol_Generator_Top.vhd(228): object "fifo_b_used" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Symbol_Generator_Top.vhd(229): object "fifo_b_full" assigned a value but never read
Warning (10540): VHDL Signal Declaration warning at Symbol_Generator_Top.vhd(239): used explicit default value for signal "fifo_a_flush" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at Symbol_Generator_Top.vhd(240): used explicit default value for signal "fifo_b_flush" because signal was never assigned a value
Info (12128): Elaborating entity "opcode_unite" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_unite:opcode_unite_inst"
Info (12128): Elaborating entity "opcode_store" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst"
Warning (10036): Verilog HDL or VHDL warning at opcode_store.vhd(80): object "op_cnt_i" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at opcode_store.vhd(91): object "dout_valid_fifo" assigned a value but never read
Info (12128): Elaborating entity "general_fifo" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst"
Info (12128): Elaborating entity "RAM_300" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst"
Info (12128): Elaborating entity "manager" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|manager:manager_inst"
Warning (10036): Verilog HDL or VHDL warning at manager.vhd(130): object "req_in_trg_dev_active" assigned a value but never read
Info (12128): Elaborating entity "general_fifo" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A"
Info (12128): Elaborating entity "mux2" for hierarchy "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|mux2:mux2_inst"
Info (12128): Elaborating entity "sdram_controller" for hierarchy "mds_top:mds_top_inst|sdram_controller:sdr_ctrl"
Info (12128): Elaborating entity "rx_path" for hierarchy "mds_top:mds_top_inst|rx_path:rx_path_inst"
Warning (10036): Verilog HDL or VHDL warning at rx_path.vhd(229): object "ram_dout_valid" assigned a value but never read
Info (12128): Elaborating entity "uart_rx" for hierarchy "mds_top:mds_top_inst|rx_path:rx_path_inst|uart_rx:uart_rx_c"
Info (12128): Elaborating entity "mp_dec" for hierarchy "mds_top:mds_top_inst|rx_path:rx_path_inst|mp_dec:mp_dec1"
Warning (10541): VHDL Signal Declaration warning at mp_dec.vhd(152): used implicit default value for signal "sof_sr" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at mp_dec.vhd(153): used implicit default value for signal "sof_sr_cnt" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "ram_simple" for hierarchy "mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1"
Info (12128): Elaborating entity "checksum_calc" for hierarchy "mds_top:mds_top_inst|rx_path:rx_path_inst|checksum_calc:checksum_inst_dec"
Warning (10492): VHDL Process Statement warning at checksum_calc.vhd(123): signal "checksum_init_val" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "tx_path" for hierarchy "mds_top:mds_top_inst|tx_path:tx_path_inst"
Warning (10036): Verilog HDL or VHDL warning at tx_path.vhd(381): object "mp_enc_done" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at tx_path.vhd(421): object "wbs_reg_stb" assigned a value but never read
Info (12128): Elaborating entity "uart_tx" for hierarchy "mds_top:mds_top_inst|tx_path:tx_path_inst|uart_tx:uart_tx_c"
Info (12128): Elaborating entity "mp_enc" for hierarchy "mds_top:mds_top_inst|tx_path:tx_path_inst|mp_enc:mp_enc1"
Info (12128): Elaborating entity "general_fifo" for hierarchy "mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1"
Info (12128): Elaborating entity "gen_reg" for hierarchy "mds_top:mds_top_inst|tx_path:tx_path_inst|gen_reg:gen_reg_type_inst"
Info (12128): Elaborating entity "gen_reg" for hierarchy "mds_top:mds_top_inst|tx_path:tx_path_inst|gen_reg:gen_dbg_cmd_reg_inst"
Info (12128): Elaborating entity "gen_reg" for hierarchy "mds_top:mds_top_inst|tx_path:tx_path_inst|gen_reg:gen_reg_addr_reg_inst"
Info (12128): Elaborating entity "gen_reg" for hierarchy "mds_top:mds_top_inst|tx_path:tx_path_inst|gen_reg:\rd_burst_reg_generate:1:gen_rd_burst_reg_inst"
Info (12128): Elaborating entity "gen_reg" for hierarchy "mds_top:mds_top_inst|tx_path:tx_path_inst|gen_reg:\rd_burst_reg_generate:0:gen_rd_burst_reg_inst"
Info (12128): Elaborating entity "tx_path_wbm" for hierarchy "mds_top:mds_top_inst|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst"
Info (12128): Elaborating entity "led" for hierarchy "mds_top:mds_top_inst|led:led_inst"
Info (12128): Elaborating entity "hexss" for hierarchy "hexss:lsb_mem_hexss_inst"
Warning (276020): Inferred RAM node "mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 7 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 9
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 9
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 640
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 640
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_A|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 640
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 640
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 13
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 300
        Info (286033): Parameter WIDTH_B set to 13
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 300
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|ram_data_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 23
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 400
        Info (286033): Parameter WIDTH_B set to 23
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 400
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0"
Info (12133): Instantiated megafunction "mds_top:mds_top_inst|rx_path:rx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_utg1.tdf
    Info (12023): Found entity 1: altsyncram_utg1
Info (12130): Elaborated megafunction instantiation "mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "mds_top:mds_top_inst|tx_path:tx_path_inst|general_fifo:fifo_inst1|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "9"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "9"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8ig1.tdf
    Info (12023): Found entity 1: altsyncram_8ig1
Info (12130): Elaborated megafunction instantiation "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|general_fifo:fifo_B|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "640"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "640"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4rg1.tdf
    Info (12023): Found entity 1: altsyncram_4rg1
Info (12130): Elaborated megafunction instantiation "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|RAM_300:RAM_300_inst|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "13"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "300"
    Info (12134): Parameter "WIDTH_B" = "13"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "300"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uqg1.tdf
    Info (12023): Found entity 1: altsyncram_uqg1
Info (12130): Elaborated megafunction instantiation "mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0"
Info (12133): Instantiated megafunction "mds_top:mds_top_inst|tx_path:tx_path_inst|ram_simple:ram_inst1|altsyncram:ram_data_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5di1.tdf
    Info (12023): Found entity 1: altsyncram_5di1
Info (12130): Elaborated megafunction instantiation "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|Symbol_Generator_Top:Symbol_Generator_Top_inst|opcode_store:opcode_store_inst|general_fifo:general_fifo_inst|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "23"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "400"
    Info (12134): Parameter "WIDTH_B" = "23"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "400"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2rg1.tdf
    Info (12023): Found entity 1: altsyncram_2rg1
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "dram_cke" is stuck at VCC
    Warning (13410): Pin "dram_cs_n" is stuck at GND
    Warning (13410): Pin "r_out[0]" is stuck at GND
    Warning (13410): Pin "r_out[1]" is stuck at GND
    Warning (13410): Pin "g_out[0]" is stuck at GND
    Warning (13410): Pin "g_out[1]" is stuck at GND
    Warning (13410): Pin "b_out[0]" is stuck at GND
    Warning (13410): Pin "b_out[1]" is stuck at GND
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[9] will power up to High
    Critical Warning (18010): Register mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[8] will power up to High
    Critical Warning (18010): Register mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[6] will power up to High
    Critical Warning (18010): Register mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|right_frame_i[9] will power up to High
    Critical Warning (18010): Register mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[9] will power up to High
    Critical Warning (18010): Register mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[6] will power up to High
    Critical Warning (18010): Register mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[4] will power up to High
    Critical Warning (18010): Register mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[9] will power up to High
    Critical Warning (18010): Register mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[6] will power up to High
    Critical Warning (18010): Register mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[4] will power up to High
    Critical Warning (18010): Register mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[2] will power up to High
    Critical Warning (18010): Register mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[2] will power up to High
    Critical Warning (18010): Register mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[1] will power up to High
    Critical Warning (18010): Register mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[1] will power up to High
    Critical Warning (18010): Register mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|lower_frame_i[0] will power up to High
    Critical Warning (18010): Register mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|vcnt[0] will power up to High
    Critical Warning (18010): Register mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|right_frame_i[8] will power up to High
    Critical Warning (18010): Register mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|right_frame_i[4] will power up to High
    Critical Warning (18010): Register mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[2] will power up to High
    Critical Warning (18010): Register mds_top:mds_top_inst|disp_ctrl_top:disp_ctrl_inst|vesa_gen_ctrl:vesa_gen_ctrl_inst|hcnt[1] will power up to High
    Critical Warning (18010): Register mds_top:mds_top_inst|intercon:intercon_z_inst|wbm_gnt will power up to High
    Critical Warning (18010): Register mds_top:mds_top_inst|intercon:intercon_z_inst|wbs_gnt[1] will power up to High
    Critical Warning (18010): Register mds_top:mds_top_inst|intercon:intercon_y_inst|wbm_gnt will power up to High
    Critical Warning (18010): Register mds_top:mds_top_inst|rx_path:rx_path_inst|dat_1st_bool will power up to High
    Critical Warning (18010): Register mds_top:mds_top_inst|tx_path:tx_path_inst|tx_path_wbm:tx_wbm_inst|ack_cnt_zero_b will power up to High
    Critical Warning (18010): Register mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|first_rx_bool will power up to High
    Critical Warning (18010): Register mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|dat_1st_bool will power up to High
    Critical Warning (18010): Register mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_wr:mem_ctrl_wr_inst|mem_ctrl_wr_wbm:wbm_inst|ram_latch_1st_dat will power up to High
    Critical Warning (18010): Register mds_top:mds_top_inst|mem_mng_top:mem_mng_inst|mem_ctrl_rd:mem_ctrl_rd_inst|mem_ctrl_rd_wbm:wbm_inst|dat_1st_bool will power up to High
Info (17049): 113 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4850 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 123 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 4599 logic cells
    Info (21064): Implemented 108 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 88 warnings
    Info: Peak virtual memory: 517 megabytes
    Info: Processing ended: Wed Apr 24 12:24:19 2013
    Info: Elapsed time: 00:00:30
    Info: Total CPU time (on all processors): 00:00:20


