<?xml version="1.0" encoding="UTF-8"?>
<TEI xml:space="preserve" xmlns="http://www.tei-c.org/ns/1.0" 
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" 
xsi:schemaLocation="http://www.tei-c.org/ns/1.0 https://raw.githubusercontent.com/kermitt2/grobid/master/grobid-home/schemas/xsd/Grobid.xsd"
 xmlns:xlink="http://www.w3.org/1999/xlink">
	<teiHeader xml:lang="en">
		<fileDesc>
			<titleStmt>
				<title level="a" type="main">AI/ML Algorithms and Applications in VLSI Design and Technology</title>
			</titleStmt>
			<publicationStmt>
				<publisher/>
				<availability status="unknown"><licence/></availability>
			</publicationStmt>
			<sourceDesc>
				<biblStruct>
					<analytic>
						<author>
							<persName><forename type="first">Deepthi</forename><surname>Amuru</surname></persName>
							<email>deepthi.amuru@research.iiit.ac.in</email>
							<affiliation key="aff0">
								<orgName type="department" key="dep1">Center for VLSI and Embedded Systems Technology (CVEST)</orgName>
								<orgName type="department" key="dep2">International Institute of Information Technology</orgName>
								<orgName type="institution">Hyderabad (IIIT-H)</orgName>
								<address>
									<postCode>500032</postCode>
									<settlement>Gachibowli Hyderabad</settlement>
									<country key="IN">India</country>
								</address>
							</affiliation>
						</author>
						<author>
							<persName><forename type="first">Harsha</forename><forename type="middle">V</forename><surname>Vudumula</surname></persName>
							<affiliation key="aff0">
								<orgName type="department" key="dep1">Center for VLSI and Embedded Systems Technology (CVEST)</orgName>
								<orgName type="department" key="dep2">International Institute of Information Technology</orgName>
								<orgName type="institution">Hyderabad (IIIT-H)</orgName>
								<address>
									<postCode>500032</postCode>
									<settlement>Gachibowli Hyderabad</settlement>
									<country key="IN">India</country>
								</address>
							</affiliation>
						</author>
						<author>
							<persName><forename type="first">Pavan</forename><forename type="middle">K</forename><surname>Cherupally</surname></persName>
							<affiliation key="aff0">
								<orgName type="department" key="dep1">Center for VLSI and Embedded Systems Technology (CVEST)</orgName>
								<orgName type="department" key="dep2">International Institute of Information Technology</orgName>
								<orgName type="institution">Hyderabad (IIIT-H)</orgName>
								<address>
									<postCode>500032</postCode>
									<settlement>Gachibowli Hyderabad</settlement>
									<country key="IN">India</country>
								</address>
							</affiliation>
						</author>
						<author>
							<persName><forename type="first">Sushanth</forename><forename type="middle">R</forename><surname>Gurram</surname></persName>
							<email>sushanth.reddy@students.iiit.ac.in</email>
							<affiliation key="aff0">
								<orgName type="department" key="dep1">Center for VLSI and Embedded Systems Technology (CVEST)</orgName>
								<orgName type="department" key="dep2">International Institute of Information Technology</orgName>
								<orgName type="institution">Hyderabad (IIIT-H)</orgName>
								<address>
									<postCode>500032</postCode>
									<settlement>Gachibowli Hyderabad</settlement>
									<country key="IN">India</country>
								</address>
							</affiliation>
						</author>
						<author>
							<persName><forename type="first">Amir</forename><surname>Ahmad</surname></persName>
							<email>amirahmad01@gmail.com</email>
							<affiliation key="aff1">
								<orgName type="department">College of IT</orgName>
								<orgName type="institution">UAE University</orgName>
								<address>
									<addrLine>Al Ain</addrLine>
									<postCode>15551</postCode>
									<settlement>Abu Dhabi</settlement>
									<country key="AE">UAE</country>
								</address>
							</affiliation>
						</author>
						<author>
							<persName><forename type="first">Andleeb</forename><surname>Zahra</surname></persName>
							<email>andleebiitd@gmail.com</email>
							<affiliation key="aff0">
								<orgName type="department" key="dep1">Center for VLSI and Embedded Systems Technology (CVEST)</orgName>
								<orgName type="department" key="dep2">International Institute of Information Technology</orgName>
								<orgName type="institution">Hyderabad (IIIT-H)</orgName>
								<address>
									<postCode>500032</postCode>
									<settlement>Gachibowli Hyderabad</settlement>
									<country key="IN">India</country>
								</address>
							</affiliation>
						</author>
						<author>
							<persName><forename type="first">Zia</forename><surname>Abbas</surname></persName>
							<email>zia.abbas@iiit.ac.in</email>
							<affiliation key="aff0">
								<orgName type="department" key="dep1">Center for VLSI and Embedded Systems Technology (CVEST)</orgName>
								<orgName type="department" key="dep2">International Institute of Information Technology</orgName>
								<orgName type="institution">Hyderabad (IIIT-H)</orgName>
								<address>
									<postCode>500032</postCode>
									<settlement>Gachibowli Hyderabad</settlement>
									<country key="IN">India</country>
								</address>
							</affiliation>
						</author>
						<title level="a" type="main">AI/ML Algorithms and Applications in VLSI Design and Technology</title>
					</analytic>
					<monogr>
						<imprint>
							<date/>
						</imprint>
					</monogr>
					<idno type="MD5">734E03D2A5434DFF4A68F58D6F7D5F31</idno>
					<note type="submission">Preprint submitted to Elsevier</note>
				</biblStruct>
			</sourceDesc>
		</fileDesc>
		<encodingDesc>
			<appInfo>
				<application version="0.8.2" ident="GROBID" when="2025-11-28T12:49+0000">
					<desc>GROBID - A machine learning software for extracting information from scholarly documents</desc>
					<label type="revision">a91ee48</label>
					<label type="parameters">startPage=-1, endPage=-1, consolidateCitations=0, consolidateHeader=0, consolidateFunders=0, includeRawAffiliations=false, includeRawCitations=false, includeRawCopyrights=false, generateTeiIds=false, generateTeiCoordinates=[], sentenceSegmentation=false, flavor=null</label>
					<ref target="https://github.com/kermitt2/grobid"/>
				</application>
			</appInfo>
		</encodingDesc>
		<profileDesc>
			<textClass>
				<keywords>Artificial Intelligence (AI) Machine learning (ML) Manufacturing CMOS VLSI Design</keywords>
			</textClass>
			<abstract>
<div xmlns="http://www.tei-c.org/ns/1.0"><p>An evident challenge ahead for the integrated circuit (IC) industry is the investigation and development of methods to reduce the design complexity ensuing from growing process variations and curtail the turnaround time of chip manufacturing. Conventional methodologies employed for such tasks are largely manual, time-consuming, and resource-intensive. In contrast, the unique learning strategies of artificial intelligence (AI) provide numerous exciting automated approaches for handling complex and data-intensive tasks in very-large-scale integration (VLSI) design and testing. Employing AI and machine learning (ML) algorithms in VLSI design and manufacturing reduces the time and effort for understanding and processing the data within and across different abstraction levels. It, in turn, improves the IC yield and reduces the manufacturing turnaround time. This paper thoroughly reviews the AI/ML automated approaches introduced in the past toward VLSI design and manufacturing. Moreover, we discuss the future scope of AI/ML applications to revolutionize the field of VLSI design, aiming for high-speed, highly intelligent, and efficient implementations.</p></div>
			</abstract>
		</profileDesc>
	</teiHeader>
	<text xml:lang="en">
		<body>
<div xmlns="http://www.tei-c.org/ns/1.0"><head n="1.">Introduction</head><p>A dramatic revolution has been triggered in the field of electronics by the advent of complementary metal-oxidesemiconductor (CMOS) transistors in the integrated circuit (IC) industry, leading to the era of semiconductor devices. Thenceforth, CMOS technology has been the predominant technology in the field of microelectronics. The number of transistors fabricated on a single chip has increased exponentially since the 1960s <ref type="bibr" target="#b0">[1]</ref>, <ref type="bibr" target="#b1">[2]</ref>. The continuous downscaling of transistors over many technological generations has improved the density and performance of these devices <ref type="bibr" target="#b2">[3]</ref>, leading to tremendous growth in the microelectronics industry. The realization of complex digital systems on a single chip is enabled by modern very-large-scale integration (VLSI) technology. The high demand for portable electronics in recent years has significantly increased the demand for power-sensitive designs with sophisticated features. Highly advanced and scalable VLSI circuits meet the ever-increasing demand in the electronics industry. Continuous device downscaling is one of the major driving forces of IC technology advancement with improved device performance. Currently, devices are being scaled down to the sub-3-nm-gate regime and beyond.</p><p>Aggressive downscaling of CMOS technology has created many challenges for device engineers and new opportunities. The semiconductor process complexity increases as the transistor dimensions decrease. As we approach atomic dimensions, simple scaling eventually stops. Although devices are small, many aspects of their performance deteriorate, e.g., leakage increases <ref type="bibr" target="#b3">[4,</ref><ref type="bibr" target="#b4">5,</ref><ref type="bibr" target="#b5">6]</ref>; gain decreases; and sensitivity to process variations in manufacturing increases <ref type="bibr" target="#b6">[7]</ref>. The profound increase in process variations significantly impacts the circuit operation, leading to a variable performance in identical-sized transistors. It further impacts the propagation delay of the circuit, which behaves as a stochastic random variable, thereby complicating the timingclosure techniques and strongly affecting the chip yield <ref type="bibr" target="#b7">[8]</ref>. Increasing process variations in the nanometer regime is one of the major causes of parametric yield loss. Multi-gate fieldeffect transistors (FETs) <ref type="bibr" target="#b8">[9]</ref> are more tolerant to process variations than CMOS transistors. However, their performance parameters are also affected by aggressive scaling <ref type="bibr" target="#b9">[10,</ref><ref type="bibr" target="#b10">11]</ref>.</p><p>Advanced and affordable design techniques with finer optimization must be adopted in the VLSI design flow to maintain future performance trends in circuits and systems. The turnaround time of a chip depends on the performance of electronic design automation (EDA) tools in overcoming design constraints. The traditional rule-based methodologies in EDA take longer to yield an optimal solution for the set design constraints. In addition, to a certain level, the conventional solutions employed for such tasks are largely manual; thus, they are time-critical and resource intensive, resulting in time-to-market delays. Moreover, once the data are fed back, it is difficult and time-consuming for the designers to understand the underlying functionalities, i.e., the root cause of issues, and apply fixes if required. This difficulty increases under the impact of the process and environmental variations <ref type="bibr" target="#b11">[12,</ref><ref type="bibr" target="#b6">7]</ref>.</p><p>Artificial intelligence (AI) has provided prominent solutions to many problems in various fields. The principle of AI is based on human intelligence, interpreted in such a way that a machine can easily mimic it and execute tasks of varying complexity. Machine learning (ML) is a subset of AI.</p><p>The goals of AI/ML are learning, reasoning, predicting, and perceiving. AI/ML can quickly identify the trends and patterns in large volumes of data, enabling users to make relevant decisions. AI/ML algorithms can handle multidimensional and multivariate data at high computational speeds. These algorithms continuously gain experience and improve the accuracy and efficiency of their predictions. Further, they facilitate decision-making by optimizing the relevant processes. Considering the numerous advantages of AI/ML algorithms, their applications are endless. Over the last decade, AI/ML strategies have been extensively applied in VLSI design and technology.</p><p>VLSI-computer-aided design (CAD) tools are involved in several stages of the chip design flow, from design entry to full-custom layouts. Design and performance evaluation of highly complex digital and analog ICs depends on the CAD tools' capability. Advancement of VLSI-CAD tools is becoming increasingly challenging and complex with the tremendous increase in transistors per chip. Numer-ous opportunities are available in semiconductor and EDA technology for developing/incorporating AI/ML solutions to automate processes at various VLSI design and manufacturing levels for quick convergence <ref type="bibr" target="#b12">[13]</ref>, <ref type="bibr" target="#b13">[14]</ref>. These intelligent learning algorithms are steered and designed to achieve relatively fast turnaround times with efficient, automated solutions for chip fabrication.</p><p>This work thoroughly attempts to summarize the literature on AI/ML algorithms for VLSI design and modeling at different abstraction levels. It is the first paper that provides a detailed review encompassing circuit modeling to systemon-chip (SoC) design, along with physical design, testing, and manufacturing. We also briefly present the VLSI design flow and introduction to artificial intelligence for the benefit of the readers.</p><p>We organized the paper as follows. Section 2 briefly discusses the existing review articles on AI/ML-VLSI. An overview of artificial intelligence and machine learning and a brief on different steps in the VLSI design and manufacturing are presented in sections 3 and 4, respectively. A detailed survey of AI/ML-CAD-oriented work in circuit simulation at various abstraction levels (device level, gate level, circuit level, register-transfer level (RTL), and postlayout simulation) is presented in Section 5. A review of AI/ML algorithms at the architecture level and SoC level is reported in sections 6 and 7. A survey of the learning strategies proposed in physical design and manufacturing (lithography, reliability analysis, yield prediction, and management) is discussed in sections 8 and 9, respectively. The AI/ML approaches proposed in testing are reported in Section 10. Sources of training data for AI/ML-VLSI are presented in Section 11, followed by challenges and opportunities for AI/ML approaches in the field of VLSI in Section 12.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head n="2.">Existing Reviews</head><p>The impact of AI on VLSI design was first demonstrated in 1985 by Robert. S. Kirk <ref type="bibr" target="#b14">[15]</ref>. He briefly explained the scope and necessity for AI techniques in CAD tools at different levels of VLSI design. His paper included a brief on the existing VLSI-AI tools and stressed the importance of incorporating the expanded capabilities of AI in CAD tools. The advantages of incorporating AI in the VLSI design process and its applications are briefed in <ref type="bibr" target="#b15">[16]</ref> and <ref type="bibr" target="#b16">[17]</ref>. Khan et al. <ref type="bibr" target="#b16">[17]</ref> focused on the applications of AI in the IC industry, particularly in expert systems; different knowledge-based systems, such as design automation assistant, design advisor by NCR, and REDESIGN, being used in the VLSI industry. Rapid developments in AI/ML have drawn the attention of researchers who have made numerous pioneering efforts to design, develop, and apply learning strategies to VLSI design and manufacturing. The implementation of neural networks (NNs) for digital and analog VLSI circuits and knowledge-based systems has been reported in <ref type="bibr" target="#b17">[18]</ref>. The scope for the joint optimization of physical design with data analytics and ML is reviewed in <ref type="bibr" target="#b18">[19]</ref>.</p><p>Many recent applications and opportunities for ML in physical design are reviewed in <ref type="bibr" target="#b19">[20]</ref>. Beerel et al. <ref type="bibr" target="#b20">[21]</ref> stated the challenges and opportunities associated with ML-based algorithms in asynchronous CAD/VLSI; they proposed the development of an ML-based recommendation tool, called design advisor, that monitors and records the actions taken by various designers during the usage of standard RTL, logic synthesis, and place route tools. The design advisor chooses the best action for a given scenario by running powerful training engines. Subsequently, the design advisor is deployed and used by circuit designers to obtain design recommendations. Overall, these design advisors focus more on asynchronous CAD/ML tools. Stratigopoulos et al. reviewed IC testing by demonstrating various ML techniques in the field of testing and provided recommendations for future practitioners <ref type="bibr" target="#b21">[22]</ref>.</p><p>Elfadel et al. <ref type="bibr" target="#b22">[23]</ref> discussed in detail various ML methods used in the fields of physical design; yield prediction; failure, power, and thermal analysis; and analog design. Khailany et al. <ref type="bibr" target="#b23">[24]</ref> highlighted the application of ML in chip designing. They focused on ML-based approaches in micro-architectural design space exploration, power analysis, VLSI physical design, and analog design to optimize the prediction speed and tape-out time. They proposed an AIdriven physical design flow with a deep reinforcement learning (DRL) optimization loop to automatically explore the design space for high-quality physical floorplans, timing constraints, and placements, which can achieve good-quality results, downstream clock-tree synthesis (CTS), and routing steps.</p><p>ML in EDA is currently gaining the attention of researchers and research communities. Employing ML in IC design and manufacturing augments the designers by reducing their time and effort in data analysis, optimizing the design flow, and improving time to market <ref type="bibr" target="#b24">[25]</ref>. Rapp et al. presented a comprehensive presentation of state of the art on ML for CAD at different abstract levels <ref type="bibr" target="#b25">[26]</ref>. Interestingly, the paper also presents a meta-study of ML usage in CAD to capture the overall trend of suitable ML algorithms at various levels of the VLSI cycle. As per the meta-study, the trend for ML-CAD is shifting toward Physical design with NN-implementations compared to other abstraction levels and algorithms. The paper also discusses open challenges while employing ML for CAD, such as the problem of combinatorial optimization, limited availability of training data, and practical limitations. However, the reviews and summaries have been presented only for the last five years, limited to five key conferences and journals. Another survey <ref type="bibr" target="#b26">[27]</ref> summarizes ML-CAD works in a well-tabulated manner covering many abstraction levels in digital/analog design flow. However, there needed to be more focus on challenges and future directions. In <ref type="bibr" target="#b27">[28]</ref>, a comprehensive review of Graphical Neural Networks (GNNs) for EDA is presented, highlighting the areas of logic synthesis, physical design, and verification. As graphs are an intuitive way of representing circuits, netlists, and layout, GNN can easily fit into EDA to solve combinatorial optimization problems at various levels and improve the QoR (Quality of Results) <ref type="bibr" target="#b28">[29]</ref>. A review of ML achievements in placement and routing with benchmark results on benchmark ISPD 2015 datasets is presented in <ref type="bibr" target="#b29">[30]</ref>.</p><p>Recently, a brief review of recent machine learning and deep learning techniques incorporated in analog and digital VLSI, including physical design, is discussed in <ref type="bibr" target="#b30">[31]</ref>. VLSI Computer-Aided Design at different abstraction levels from a machine-learning perspective is presented in <ref type="bibr" target="#b31">[32]</ref>. In <ref type="bibr" target="#b32">[33]</ref>, applications, opportunities, and challenges of reinforcement learning to EDA, mainly macro chip placement, analog transistor sizing, and logic synthesis, are discussed with practical implementations.</p><p>The reviews mentioned above break down to provide a detailed discussion of the AI/ML approaches proposed in the literature, mainly covering all the abstraction levels of the digital VLSI design flow. This review summarizes the literature on AI/ML algorithms for VLSI design and modeling at different abstraction levels. We also discuss the challenges, opportunities, and scope for incorporating automated learning strategies at various levels in the semiconductor design flow. The design abstraction levels covered in this review under different sections are shown through a dendrogram in fig. <ref type="figure" target="#fig_0">1</ref>. A concise VLSI design flow with the traditional commercial CAD tools used in the industry and the surrogate AI/ML techniques proposed by researchers is given in fig. <ref type="figure" target="#fig_1">2</ref>. Figure <ref type="figure" target="#fig_5">6</ref> provides a summary of the AI/ML techniques proposed in the literature for VLSI circuit simulation for estimating circuit performance parameters, such as the transistor characteristics, statistical static timing analysis (SSTA), leakage power, power consumption, and post-layout behavior.</p><p>In the following sections, we present a brief background of AI/ML and a brief description of the different stages of the VLSI design flow.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head n="3.">Brief on VLSI Design Flow</head><p>A traditional digital IC design flow has many hierarchical levels, as shown in fig. <ref type="figure" target="#fig_1">2</ref>; the flowchart covers a generalized design flow, including the front-end and back-end of full-custom/semi-custom IC designs. The design specifications abstractly describe the functionality, interface, and overall architecture of the digital circuit to be designed. They include block diagrams providing the functional description, timing specifications, propagation delays, package type required, and design constraints. They also act as an agreement between the design engineer and vendor. The architectural design level comprises the system's basic architecture. It includes decisions such as reduced instruction set computing/complex instruction set computing (RISC/CISC) processors and the number of arithmetic logic units (ALUs) and floating-point units. The outcome of this level is a micro-architectural specification that contains the functional descriptions of subsystem units. Architects can estimate the design performance and power based on such descriptions.</p><p>The behavioral design level is the next; it provides the functional description of the design, often written using Verilog HDL/VHDL. The behavioral level comprises a highlevel description of the functionality, hiding the underlying implementation details. The timing information is checked and validated in the next level, i.e., the RTL description (register transfer level). A high-level synthesis (HLS) tool can automatically convert C/C++-based system specifications to HDL. Alternatively, the logic synthesis tool produces the netlist, i.e., a gate-level description for the high-level behavioral description. The logic synthesis tool ensures that the gate-level netlist meets the timing, area, and power specifications. Logic verification is performed through testbench/simulation. Formal verification and scan insertion through design for testability (DFT) are performed at this stage to examine the RTL mapping <ref type="bibr" target="#b33">[34]</ref>. Next, system partitioning, which divides large and complex systems into small modules, is performed, followed by floor planning, placement, and routing. The primary function of the floor planner is to estimate the required chip area for standard cell/module design implementation and is responsible for improving the design performance. The place and route tool place the submodules, gates, and flip-flops, followed by CTS (clock tree synthesis) and reset routing. Subsequently, the routing of each block is performed. After placement and routing, layout verification is performed to determine if the designed layout conforms to the electrical/physical design rules and source schematic. These processes are implemented using tools such as design rule check (DRC) and electrical rule check (ERC). After the post-layout simulation, where parasitic resistance and capacitance extraction and verification are performed, the chip moves to the sign-off stage <ref type="bibr" target="#b34">[35]</ref>. GDS-II is the resultant file sent to the semiconductor foundries for IC fabrication.</p><p>IC fabrication involves many advanced and complex physical and chemical processes that must be performed with utmost precision. It comprises numerous stages, from wafer preparation to reliability testing. A detailed description of each stage is presented in <ref type="bibr" target="#b35">[36]</ref>. In brief, silicon crystals are grown and sliced to produce wafers. The wafers must be polished to near perfection to achieve extremely small dimensions of VLSI devices. The fabrication process comprises several steps, including the deposition and diffusion of various materials on the wafer. The layout data from the GDS-II file is converted into photolithographic masks, one for each layer. The masks define the spaces on the wafer where certain materials need to be deposited, diffused, or even removed. During each step, one mask is used. Several dozen masks may be used to complete the fabrication process. Lithography is the step that involves mask preparation and verification as well as the definition of different materials in specific areas of the IC. It is a crucial step during fabrication and is repeated numerous times at different stages. It is the step most affected by the downscaling of technology nodes and the increase in process variations. After the chip is fabricated, the wafer is diced, and individual chips are separated. Subsequently, each chip is packaged and tested to validate the design specifications and functional behavior. Post-silicon validation is the last step in IC manufacturing and is used to detect and fix bugs in ICs and systems after production <ref type="bibr" target="#b36">[37]</ref>.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head n="4.">Brief on AI/ML algorithms</head><p>In modern times, statistical learning plays a crucial role in nearly every emerging field of science and technology. The vast amount of data generated and communicated within each field can be mined for learning patterns and dependencies among the parameters for future analyses and predictions. The statistical learning approach can be applied to solve many real-world problems. AI is a technology that enables a machine to simulate human behavior. ML and deep learning are the two main subsets of AI. ML allows a machine to automatically learn from past data without explicit programming. Deep learning is the prime subset of ML (Fig. <ref type="figure" target="#fig_2">3(a)</ref>). ML includes learning and self-correction when new data is introduced. ML can handle structured and semi-structured data, whereas AI can handle structured, semi-structured, and unstructured data. ML can be divided into three main types: supervised, unsupervised, and reinforcement learning. Supervised learning is performed when the output label is present for every element in the given data. Unsupervised learning is performed when only input variables are present in the data. The learning that involves data with a few labeled samples and the rest is unlabeled is referred to as semi-supervised learning <ref type="bibr" target="#b37">[38]</ref>.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head n="4.1.">Supervised Learning</head><p>Supervised learning is further divided into two classes: classification and regression. Classification is a form of data analysis that extracts models describing important data classes. Such models, called classifiers, predict discrete categorical class labels <ref type="bibr" target="#b38">[39]</ref>. In contrast, regression is used to predict missing or unavailable numerical data rather than discrete class labels. Regression analysis is a statistical methodology generally used for the numeric prediction of continuous-valued functions <ref type="bibr" target="#b39">[40]</ref>. The term prediction refers to both numeric and class-label predictions. The classification/regression process can be viewed as a learning function to predict a mapping of ùëå = ùëì (ùëã) where ùëå is a set of output variables for ùëã input variables. The mapping function is estimated for predicting the associated class label y of a given new tuple ùëã (Fig. <ref type="figure" target="#fig_2">3(b)</ref>). The most considerable drawback of supervised learning is that it requires a massive amount of unbiased labeled training data, which is hard to produce in specific applications such as VLSI. Most popular regression and classification algorithms include linear, polynomial, and ridge regressions; decision trees (DT); random forest (RF); support vector machines (SVMs); and ensembled learning <ref type="bibr" target="#b40">[41,</ref><ref type="bibr" target="#b41">42]</ref>.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head n="4.2.">Unsupervised Learning</head><p>In contrast to supervised learning, unsupervised learning does not require a label for each training tuple. Hence, it requires less effort to generate the data than supervised learning. However, point estimates/desired output for a required input vector is harder to achieve with unsupervised learning. It is employed to identify unknown patterns in the data. Clustering and dimensionality reduction through principal component analysis and other methods are powerful applications associated with unsupervised learning. Clustering involves grouping or segmenting objects into subsets or "clusters" such that the objects in each cluster are more closely related to one another than to the objects of different clusters. For a more detailed discussion, refer to <ref type="bibr" target="#b42">[43]</ref>. Common clustering algorithms include K-nearest neighbors (KNN), K-means clustering, hierarchical Clustering, and agglomerative clustering <ref type="bibr" target="#b43">[44]</ref>.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head n="4.3.">Semi-supervised Learning</head><p>Semi-supervised learning acts as a bridge between supervised and unsupervised methodologies. It is useful when training data has limited labeled samples and a large set of unlabeled samples. It works great to automate data labeling. It works better than supervised/unsupervised learning alone in some applications. The training starts with limited labeled data and then applies algorithms to model the unlabeled dataset with pseudo labels in the next step. Then, the labeled data is linked with pseudo labels and later with unlabeled data to improve the accuracy <ref type="bibr" target="#b44">[45,</ref><ref type="bibr" target="#b45">46]</ref>. However, many efforts are needed to converge both parts of the semi-supervised methodology in certain complex applications.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head n="4.4.">Reinforcement Learning</head><p>Reinforcement learning is an area of machine learning that maps the situations to actions to maximize a numerical reward signal; it is focused on goal-directed learning based on interactions <ref type="bibr" target="#b46">[47]</ref>. It does not rely on examples of correct behavior as in the case of supervised learning or does not try to find a hidden pattern as in unsupervised learning. Reinforcement learning is trying to learn from experience and find an optimum solution that maximizes a reward signal.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head n="4.5.">Deep Learning</head><p>Deep learning is a subset of ML and is particularly suitable for big-data processing. Deep learning enables the computer to build complex concepts from simple concepts <ref type="bibr" target="#b47">[48]</ref>. A feed-forward network or multi-layer perceptron (MLP) is an essential example of a deep learning model or artificial neural network (ANN) (Fig. <ref type="figure" target="#fig_2">3(c)</ref>). An MLP is a mathematical function mapping a set of input and output values. The function is formed by composing many simple functions. A shallow neural network (SNN) is an NN with one or two hidden layers. A network with tens to hundreds of such layers is called a deep neural network (DNN). DNNs extract features layer by layer and combines low-level features to form high-level features; thus, they can be used to find distributed expressions of data <ref type="bibr" target="#b48">[49]</ref>. Compared with shallow neural networks (SNNs), DNNs have better feature expression and the ability to model complex mapping. Frequently used DNNs include deep belief networks, stacked autoencoder (SAE), and deep convolution NNs (DCNNs) <ref type="bibr" target="#b47">[48]</ref>. Recently, DNNs have revolutionized the field of computer vision. DCNNs are suitable for computer vision tasks <ref type="bibr" target="#b49">[50]</ref>. Other popular deep learning techniques include recurrent NNs (RNNs) <ref type="bibr" target="#b50">[51]</ref>; generative adversarial networks (GANs) <ref type="bibr" target="#b51">[52,</ref><ref type="bibr" target="#b52">53]</ref>; and DRL (deep reinforcement learning) <ref type="bibr" target="#b53">[54]</ref>. Refer to the research works mentioned in fig. <ref type="figure" target="#fig_1">2</ref> for implementation details of these algorithms.</p><p>Rapid development in several fields of AI/ML is increasing the scope for solution creation to address many divergent problems associated with IC design and manufacturing. In the following sections, we discuss the applications of AI/ML at different abstraction levels of VLSI design and analysis, starting with circuit simulation.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head n="5.">AI at the Circuit Simulation</head><p>Simulation plays a vital role in IC device modeling. Performance evaluation of designed circuits through simulations is becoming quite challenging in the nanometer regime due to increasing process and environmental variations <ref type="bibr" target="#b54">[55,</ref><ref type="bibr" target="#b55">56,</ref><ref type="bibr" target="#b56">57]</ref>. The ability to discover functional and electrical performance variations early in the design cycle can improve the IC yield, which depends on the simulation tools' capability. By assimilating the automated learning capabilities offered by AI/ML algorithms in E-CAD tools, the turnaround time and performance of the chip can be revamped with reduced design effort. Researchers have proposed surrogate methodologies targeting the characterization of the leakage power, total power, dynamic power, propagation delay, and IRdrop estimation ranging from stack-level transistor models to the subsystem level <ref type="bibr" target="#b57">[58]</ref>. Different AI/ML algorithms have been explored for circuit modeling at different abstraction levels, including linear regression (LR), polynomial regression (PR), response surface modeling (RSM), SVM, ensembled techniques, Bayes theorem, ANNs, and pattern recognition models <ref type="bibr" target="#b58">[59]</ref>. The following subsections describe the learning strategies proposed in the literature for VLSI device/circuit characterization at different abstraction levels.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head n="5.1.">DEVICE LEVEL</head><p>Parametric yield estimation of the circuit and device modeling at the transistor level is the primary focus area at this level. Parametric yield estimation of statistical-aware VLSI circuits is not new; this process has been evolving along with ML algorithms since the 1980s. Statistical parametric yield estimation was proposed <ref type="bibr" target="#b59">[60]</ref> for determining the overall parametric yield of MOS circuits. Alvarez et al. and Young et al. proposed a statistical design anal-ysis through a response surface methodology (RSM) for computer-aided VLSI device design <ref type="bibr" target="#b60">[61,</ref><ref type="bibr" target="#b61">62]</ref>. The proposed models have been successfully applied to optimize the BiC-MOS transistor design. RSM has inspired industrial experimentation since its development in the 1950s. Refer to <ref type="bibr" target="#b62">[63]</ref>, <ref type="bibr" target="#b63">[64]</ref> for a comprehensive review of RSM. Khan et al. <ref type="bibr" target="#b64">[65]</ref> proposed the multivariate polynomial regression (MPR) method for approximating the early voltage and MOSFET characteristics in saturation; they considered a curve-fitting approach using the least-squares method in MPR for simplifying the complexity in BSIM3, and BSIM4 equations <ref type="bibr" target="#b65">[66]</ref> to calculate the MOSFET characteristics realistically.</p><p>Considering the drastic decrease in the dimensions of technology nodes, conducting a thorough analysis of the characteristics at the device level is of utmost necessity. The randomness in the behavior of transistors due to the interdie and intra-die variations in the process causes exponential changes in the device currents, particularly in the sub-threshold <ref type="bibr" target="#b55">[56]</ref>. Statistical sampling techniques are more effective than conventional corner-based methods for estimating the effect of the process parameters on the device <ref type="bibr" target="#b66">[67]</ref>. The datasets generated from the statistical sampling techniques are best suited for learning strategies. The development of AI/ML algorithms for analyzing device parameters at different technology nodes facilitates the optimization of the device parameters and estimating the parametric yield at very high computational speeds. Owing to this fact, an ML-based Tikhonov regularization (TR) approach is implemented to analyze the impact of the process on ùëâ ùëá ùêª in GaN-based high electron mobility transistors (HEMTs) <ref type="bibr" target="#b67">[68]</ref>. In <ref type="bibr" target="#b68">[69]</ref>, neural network-based variability analysis of ferroelectric field-effect transistor (FeFET) with raw data in the form of polarization maps from the metrology as inputs is proposed. High/low threshold voltage, on-state current, and sub-threshold slope are sampled as outputs from the model. The experiments show that ML predictions are 10 6 times faster and &gt; 98% accurate compared to TCAD simulations. A hybrid analytical and deep-learning-assisted MOSFET I-V (current-voltage) modeling is proposed in <ref type="bibr" target="#b69">[70]</ref>. For modeling the I-V characteristics of a 12nm gate length GAAFET (Gate-all-around transistor) technology, a 3-layer NN with 18 neurons was employed.</p><p>Performance evaluation of FinFET devices and circuits designed at 7 nm and above is becoming challenging. Accurate estimation of the reliability of these devices prior to manufacturing is another concern <ref type="bibr" target="#b70">[71]</ref>. Identifying the trend in ML applications for device modeling from RSM to ANNs over the years and noticing the future requirements in advanced technologies, we propose inductive transfer learning <ref type="bibr" target="#b71">[72,</ref><ref type="bibr" target="#b72">73]</ref> as a promising technique for investigating the device behavior in forthcoming technology nodes from the knowledge of existing technology nodes.</p><p>Given a source domain, ùê∑ ùëÜ , a corresponding source task, ùëá ùëÜ , a target domain, ùê∑ ùëá , and a target task, ùëá ùëá , the objective of transfer learning is to enable the learning of the target conditional probability distribution, ùëÉ (ùëå ùëá |ùëã ùëá ) in ùê∑ ùëá with the information gained from ùê∑ ùëÜ and ùëá ùëÜ where ùê∑ ùëÜ ‚â† ùê∑ ùëá or ùëá ùëÜ ‚â† ùëá ùëá . In most cases, a limited number of labeled target examples are assumed to be available, exponentially smaller than the number of labeled source examples. Fig. <ref type="figure" target="#fig_3">4</ref> shows the proposed methodology for developing a learning system using transfer learning to analyze the behavior of devices in upcoming technology nodes.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head n="5.2.">GATE LEVEL</head><p>Researchers have explored the application and development of AI/ML techniques for gate-level circuit design and evaluation. Figure <ref type="figure" target="#fig_4">5</ref> shows generalized modeling of statistical aware circuit simulation at the gate level. Down the line, RSM modeling was popular for estimating process variation effects on the circuit design. Mutlu et al. presented a detailed analysis of the development of RSMs to estimate the process variation effects on the circuit design <ref type="bibr" target="#b73">[74]</ref>. Basu et al. <ref type="bibr" target="#b74">[75]</ref> developed a library of statistical intra-gate variation tolerant cells by building RSM-based gate-delay models with reduced dimensions; the developed, optimized standard cells can be used for chip-level optimization to realize the timing of critical paths. In <ref type="bibr" target="#b75">[76]</ref>, <ref type="bibr" target="#b76">[77]</ref> RSM learning models were developed via a combination of statistical design of experiment (DoE) and an automatic selection algorithm for the SSTA of the gate-level library-cell characterization of VLSI circuits. Their models considered the threshold voltage (ùëâ ùë°‚Ñé ) and current gain (ùõΩ) as model parameters for a compact transistor model characterization of power, delay, and output transitions. In <ref type="bibr" target="#b75">[76]</ref>, the RSM and linear sensitivity approaches were proposed to increase the analysis speed by one and two orders of magnitude, respectively, when compared to that of Monte Carlo (MC) simulations, albeit at the cost of a decrease in accuracy of up to 2% and 7% respectively. In <ref type="bibr" target="#b76">[77]</ref>, on average, s-DoE has an error of 0.22% at the tails of 3ùúé distribution compared to the 10x error given by sensitivity analysis by cadence encounter library characterizer (ELC).</p><p>Miranda et al. <ref type="bibr" target="#b77">[78]</ref> also proposed a variation-aware statistical design of experiments approach (s-DoE) for predicting the parametric yield of static random access memory (SRAM) circuits under process variability. Their approach achieved an accuracy of approximately two orders of magnitude better than that for the sensitivity analysis in the tail response under 3ùúé process variations and a CPU time 10-100 times less than that in MC simulations. The case studies in the article demonstrate the advantage of s-DoE in choosing the region of interest in the distribution to improve accuracy while reducing the number of simulations. Under similar lines, Chaudhuri et al. [79] developed accurate RSM-based analytical leakage models for 22nm shorted-gate and independent-gate FinFETs using a central composite rotatable design to estimate the leakage current in FinFET standard cells by considering the process variations. Their results agreed well with the quasi-MC simulations performed in TCAD using 2D cross-sections.</p><p>Exploration of possible patterns in simulated data and reuse of the data across various stages of circuit design was of great interest. In this fashion, Cao et al. <ref type="bibr" target="#b79">[80]</ref> proposed a robust table-lookup method for estimating the gate-level circuit leakage power and switching energy of all possible states using the Bayesian interface (BI) and neural networks (NNs). Their model uses pattern recognition by classifying the possible states based on the average power consumption values using NNs. The idea is centered on using the statistical information on a circuit's available SPICE power data points to characterize the correlation between the statetransition patterns and power consumption values of the circuit. Such correlated pattern information is further utilized to predict the power consumption of any seen and unforeseen state transition in the entire state-transition space of the circuit. The estimation errors obtained using NNs always exhibit normal distributions, with much smaller variations than benchmark curves. Moreover, the estimation error decreases with the number of clusters and complexity of the NNs when appropriate features are extracted. Additionally, the time required to train and validate the NNs is negligible compared to the computing time required to generate statistical distributions using the SPICE environment.</p><p>Applying BI, Yu et al. <ref type="bibr" target="#b80">[81]</ref> proposed a novel nonlinear analytical timing model for statistical characterization of the delay and slew of standard library cells in bulk silicon, SOI technologies, and non-FinFET and FinFET technologies, using a limited combination of output capacitance, input slew rate, and supply voltage. Utilizing the Bayesian inference framework, they extract the new timing model parameters using an ultra-small set of additional timing measurements from the target technology, achieving a 15√ó runtime speedup in simulation runs without compromising accuracy, which is better than the traditional lookup table approach. They employed ML to develop priors of timing model coefficients using old libraries and sparse sampling to provide the additional data points required for building the new library in the target technology.</p><p>Over time, polynomial regression was another important analytical modeling technique. A statistical leakage estimation through PR was proposed by <ref type="bibr" target="#b81">[82]</ref>. Experimental results on the MCNC benchmark <ref type="bibr" target="#b82">[83]</ref> show that the leakage estimation is five times more efficient than Wilkinson's approach <ref type="bibr" target="#b83">[84]</ref> with no accuracy loss in mean estimation and about 1% in standard deviation. On these lines, Moshrefi et al. <ref type="bibr" target="#b84">[85]</ref> proposed an accurate, low-cost Burr distribution as a function for delay estimation at varying threshold voltages ¬±10% from mean. The samples are generated at the 90, 45, and 22nm technology nodes. Statistical data from MATLAB were applied to HSPICE for simulations to obtain delay variations. The relation between the threshold voltage and delay variations was determined as a fourth-order polynomial equation. In addition to the mean and variance of the estimated distributions, the maximum likelihood was considered the third parameter, forming a three-parameter probability density function. The proposed Burr distribution benefits with one more degree of freedom to the normal distribution <ref type="bibr" target="#b85">[86]</ref>, and with lower error distribution.</p><p>The AI/ML predictive algorithms are intermittently applied for the process-voltage-temperature (PVT) variationaware library-cell characterization of digital circuit design and simulation. The accurate performance modeling of digital circuits is becoming difficult with the acute downscaling of transistor dimensions in the deep sub-micrometer regime <ref type="bibr" target="#b86">[87]</ref>, <ref type="bibr" target="#b87">[88]</ref>. To address the concern regarding the performance modeling of digital circuits in the sub-micrometer regime, Stillmaker et al. <ref type="bibr" target="#b88">[89]</ref> developed polynomial equations for curve-fitting the measurements of the CMOS circuit delay, power, and energy dissipation based on HSPICE simulated data using predictive technology models (PTMs) <ref type="bibr" target="#b89">[90]</ref> at technology nodes ranging from 180 nm to 7 nm. Secondorder and third-order polynomial models were developed with iterative power, delay, and energy measurement experiments, attaining a coefficient of determination (R2score <ref type="bibr" target="#b90">[91]</ref>) of 0.95. The scaling models proposed in <ref type="bibr" target="#b91">[92]</ref> and <ref type="bibr" target="#b88">[89]</ref> are more accurate for comparing devices at different technology nodes and supply voltages than the classical scaling methods.</p><p>Development of MPR and ANN models for measuring the PVT-aware (process voltage temperature) leakage in CMOS and FinFET digital logic cells was reported in <ref type="bibr" target="#b90">[91]</ref>, and <ref type="bibr" target="#b92">[93]</ref> respectively. <ref type="bibr" target="#b90">[91]</ref> also models total power with the same MPR model. The developed models demonstrated high accuracy with &lt; 1% error w.r.t. the HSPICE simulations. Amuru et al. <ref type="bibr" target="#b93">[94]</ref> reported a PVT-aware estimation of leakage power and propagation delay with a Gradient boosting algorithm, which yields a &lt; 1% error in estimations with 10 4 times improvement in computational speed compared to HSPICE simulations. These characterized library-cell estimations can be used for estimating the overall leakage power and propagation delay of complex circuits, avoiding the relatively long simulation runs of traditional compilers. Bhavesh et al. <ref type="bibr" target="#b94">[95]</ref> propose an estimation of power consumption of the MOSFET-based digital circuits using regression algorithms. PMOS-based Resistive Load Inverter (RLI), NMOS-based RLI, and CMOS-based NAND gate layout are employed at 90nm MOS technology to create the dataset. The feature vectors extracted for modeling are capacitance, resistance, number of MOSFET, their respective width and length, and the average power consumption of the respective layout. As per the experimental results, Extra tree and polynomial regressors demonstrate better performance over Linear, RF, and DT regressors. GPU-based circuit analysis is required at the present state of complex-circuit analysis. Recently, XT-PRAGGMA, a tool to eliminate false aggressors and accurately predict crosstalk-induced delta delays using GPUaccelerated dynamic gate-level simulations and machine learning, is proposed in <ref type="bibr" target="#b95">[96]</ref>. It shows a speedup of 1800x compared to SPICE-based simulations.</p><p>An accurate yield estimation in the early stage of the design cycle can positively impact the cost and quality of IC manufacturing <ref type="bibr" target="#b96">[97]</ref>, <ref type="bibr" target="#b97">[98]</ref>. Comprehensive analysis of VLSI circuits' delay and power characteristics being designed at the sub-nanometer scale under expanding PVT variations is extremely important for parametric yield estimation. As reported earlier, accurate predictions are made by welltrained AI/ML algorithms, such as PR, ANNs, GB, and BI, with power and delay estimations that are very close to those of the most-reliable HSPICE models. Incorporating such efficient ML models in EDA tools for library-cell characterization at the transistor level and gate level facilitates the performance evaluation of complex VLSI circuits at very high computational speeds, facilitating the analysis of the yield. These advanced computing EDA tools drastically improve the turnaround time of the IC.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head n="5.3.">CIRCUIT LEVEL</head><p>Statistical characterization of VLSI circuits under process variations is essential for avoiding silicon re-spins. Similar to gate-level, explorations for the design of MLbased surrogate models at the circuit level were reported in the literature. Hou et al. <ref type="bibr" target="#b98">[99]</ref> reported the power estimation of VLSI circuits using NNs. Trained NNs can estimate the power using the input/output (I/O) and cell number without requiring circuit information such as net structures. This approach requires the power estimation results of benchmark circuits to train the target NN. Limited experimental results have shown that this method can give acceptable results with a specific net structure at a considerably high speed. Stockman et al. <ref type="bibr" target="#b99">[100]</ref> discussed a novel approach for predicting power consumption based on memory activity counters, exploiting the statistical relationship between power consumption and potential variables. The proposed ML models for the prediction include support vector regression (SVR), genetic algorithms, and NNs. They showed that a NN with two hidden layers and five nodes per layer is the best predictor among the chosen ML models, with a mean square error of 0.047. In addition, they explained that the ML approaches are significantly less costly and less complex than a hardware solution, with reduced run time. Janakiraman et al. <ref type="bibr" target="#b100">[101]</ref> proposed an efficient ANN model for characterizing the voltage-and temperature-aware statistical analysis of leakage power. Trained transistor-level stack models used for circuit leakage estimation. The designed model showed 100x improvement in runtime with &lt; 1% and &lt; 2% error in the mean and standard deviation of Monte-Carlo statistical leakage estimations. The complexity of the comprehensive model is reported as ùëÇ(ùëÅ) on par with existing linear and quadratic models <ref type="bibr" target="#b101">[102,</ref><ref type="bibr" target="#b102">103,</ref><ref type="bibr" target="#b83">84,</ref><ref type="bibr" target="#b103">104]</ref>.</p><p>Garg et al. presented SVM-based macro models for characterizing transistor stacks of CMOS gates with an average increase in the runtime of 17√ó compared to those of the HSPICE computations for estimating the leakage power <ref type="bibr" target="#b104">[105]</ref>. Kahng et al. <ref type="bibr" target="#b105">[106]</ref> proposed a hybrid surrogate model that combines the predictions of ANN and SVM models to estimate the incremental delay due to the signal integrity aware path delay in a 28-nm FDSOI technology, demonstrating a worst-case error of &lt; 10ùëùùë†. An accurate power estimation of CMOS VLSI circuit using Random Forest (RF) that performs better than NNs is proposed in <ref type="bibr" target="#b106">[107]</ref>. Results show a good agreement with ISCAS'89 Benchmark circuits. A fast and efficient ResNet-based digital circuit optimization framework for leakage and delay is proposed in <ref type="bibr" target="#b107">[108]</ref>. Results on 22nm Metal Gate High-K digital cells show 36.7% and 18.8% reduction in delay and leakage using a genetic algorithm.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head n="5.4.">RTL level</head><p>The effect of process variability on guard bands and its mitigation are detailed in <ref type="bibr" target="#b108">[109]</ref>. Jiao et al. <ref type="bibr" target="#b109">[110]</ref> proposed a supervised-learning model for the bit-level static timing error prediction modeled at the RTL level, aiming for a guardband reduction in error-resilient applications. They considered floating-point pipelined circuits in their analysis. The circuit's behavior was characterized by timing errors using the Synopsys design and Synopsys IC compilers as frontend and backend design tools, respectively. Synopsys prime-time was used for voltage and temperature scaling, followed by a post-layout simulation with the SDF back-annotation in Mentor Graphics ModelSim to extract the bit-level timing error information. The logistic regression model shows an average accuracy of 95% at various voltage/temperature corners and unseen workload, with an average guard-band reduction of 10%. ML-based power estimation techniques at the RTL level that outperform commercial RTL tools <ref type="bibr" target="#b110">[111,</ref><ref type="bibr" target="#b111">112,</ref><ref type="bibr" target="#b112">113,</ref><ref type="bibr" target="#b113">114]</ref> were proposed in <ref type="bibr" target="#b114">[115]</ref>. Their experiments recommend CNN over ridge regression, gradient tree boosting, and multi-layer perceptron for accurate power estimations. The average power estimation from the RTL simulations using a GNN <ref type="bibr" target="#b115">[116]</ref>, GRANNITE, was presented in <ref type="bibr" target="#b116">[117]</ref>. GRANNITE achieved &gt; 18.7ùëã speedup when compared to traditional per-cycle gate-level simulations.</p><p>The AI/ML strategies can be extended to the circuit and RTL level to build macrocell models for parametric yield estimation and optimization. The models built using ANNs, CNNs, and deep learning techniques are helpful for complex cell design optimization and power-delay product prediction as they are less dependent on the complete circuit description. Another critical bottleneck is the generation of big data for ML algorithms. ML algorithms require a large amount of simulated data to accurately develop I/O relationships, which is possible at some levels of digital circuits and their applications. The concept of GANs can help address this concern. Generative models aim to estimate the training data's probability distribution and generate samples belonging to the same data distribution manifold <ref type="bibr" target="#b117">[118]</ref>. GAN-based semi-supervised method architectures for the regression task proposed recently <ref type="bibr" target="#b118">[119]</ref> strengthen the possibilities of applying GAN to the regression tasks of digital circuits. Different measures and techniques need to be explored to keep the quantization error introduced by these networks in check.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head n="5.5.">POST LAYOUT SIMULATION</head><p>ML models also facilitate the efficient use of resources in repeated dynamic IR-drop simulations. The model proposed in <ref type="bibr" target="#b119">[120]</ref> reduces the training time by building small-region models for cell instances for IR-drop violations instead of building a global model for the entire chip. Further, ML models work on the regional clusters to extract the required features and predict the violations. Experiments on validated industry designs show that the XGBoost model outperforms CNNs for IR-drop prediction, requiring less than 2 min for each ECO iteration. Zhiyao Xie et al. <ref type="bibr" target="#b120">[121]</ref> developed a fast design independent dynamic IR-drop estimation technique named PowerNet based on CNNs. Design-dependent, MLbased IR-drop estimation techniques are proposed in <ref type="bibr" target="#b119">[120,</ref><ref type="bibr" target="#b121">122,</ref><ref type="bibr" target="#b122">123,</ref><ref type="bibr" target="#b123">124,</ref><ref type="bibr" target="#b124">125]</ref>.</p><p>Han et al. <ref type="bibr" target="#b125">[126]</ref> proposed an ML-based tool called Golden Timer eXtension (GTX) for sign-off timing analysis. Using the proposed tool, they attempted to predict the timing slack between different timing tools and the correlation between the sign-off tool and implementation tool across multiple technology nodes. The poor yield due to the inaccurate timing estimation by the STA sign-off, particularly at nodes below 16 nm at low voltages, can be improved using surrogate tools, supporting advanced processes for accurate timing calibration. ML techniques in chip design and manufacturing, notably addressing the effect of process variations on chip manufacturing at the sub-22-nm regime, are discussed in <ref type="bibr" target="#b126">[127]</ref>. The authors discuss pattern-matching techniques integrated with ML techniques for pre-silicon HD, post-silicon variation extraction, bug localization, and learning techniques for post-silicon time tuning. <ref type="bibr" target="#b127">[128]</ref> reviews some of the on-chip power grid design solutions using AI/ML approaches. It thoroughly discusses Power grid analysis using probabilistic, heuristic, and machine-learning approaches. It further recommends that it is necessary to obtain the electromigration-aware aging prediction of the power grid networks during the design phase itself.</p><p>Power delivery networks (PDNs) supply low-noise power to the active components of the ICs. As the supply volt-age scaled down, the variations in power supply voltage increased, affecting the system's performance, especially at higher frequencies. The effects of this power supply noise can be minimized with a proper design of impedancecontrolled PDN. The probability of system failure increases with the PDN ratio (The ratio of the actual impedance of the PDN to the target impedance). It can be minimized by efficiently selecting and placing decoupling capacitors on the board and/or the package. A fast ML-based surrogateassisted meta-heuristic optimization framework for decoupling capacitor optimization is proposed in <ref type="bibr" target="#b128">[129]</ref>.</p><p>Further, a low-cost machine learning-based chip performance prediction framework using on-chip resources is proposed <ref type="bibr" target="#b129">[130]</ref>. It predicts the maximum operating frequency of chips for speed binning with an accuracy of over 90% w.r.t Automatic Test equipment (ATE). Experimental results on 12ùëõùëö industrial chips show that linear regression is more suitable with less training time and model size than XGBoost. It also proposes a sensor selection method to minimize the area overhead on on-chip sensors. Sadiqbatcha et al. <ref type="bibr" target="#b130">[131]</ref> propose RealMaps, a framework for real-time estimation of full-chip heatmaps using an LSTM-NN (Long short-term memory) model with existing embedded temperature sensors and system-level utilization information. The experiments to identify the dominant spatial features through 2D spatial DCT (Discrete Cosine Transform) shows that only 36 DCT coefficients are required to maintain sufficient accuracy. Fig 6 presents a summary of the AI/ML algorithms proposed in the literature to address VLSI circuit simulation.</p><p>As reported earlier, AI and ML can be incorporated into EDA tools and methodologies at various stages of circuit simulation to address different statistical/parameter estimations, including the leakage power, total power, propagation delay, and effects induced due to aging, yield, and power consumption. Assimilation of these automated learning strategies into VLSI circuit design and simulation will revolutionize the field of CAD-VLSI considering the numerous related advantages.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head n="6.">AI in Architectures</head><p>Design of VLSI architectures became dynamic with the evolution of AI/ML techniques <ref type="bibr" target="#b131">[132,</ref><ref type="bibr" target="#b132">133]</ref>. Advances in NN algorithms and innovations in high bandwidth and highperformance semiconductor designs have paved a new way to address the challenges in hardware implementations of advanced real-time applications. Over the last few decades, different architectures have inspired the advancement of VLSI technology. Most design developments/improvements are motivated by the need for edge applications with high processing speeds, improved reliability, low implementation cost, and time-to-market windows. The architectural designs proposed in the literature are majorly for the application domains of image processing and signal processing, speech processing, IoT, and automobile.</p><p>This survey presents a broad review of VLSI architectural modifications at the memory and systolic array architectures in this section and at the SoC level in the next section to provide the authors with an overview and scope of research in VLSI architectures for ML.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head n="6.1.">Memory Systems</head><p>Memory systems are one of the computational systems' essential and dominant components. Different scalable memory architectures have been designed for the real-time processing of ML algorithms in various IoT (Internet of Things) and embedded system applications. Various AI applications involve large datasets and demand a faster interface between the computing unit and memory. Different memory architectures were proposed in the past, addressing data movement and processing issues. Kang et al. <ref type="bibr" target="#b133">[134]</ref> proposed deep embedding of computation in an SRAM parallel processing architecture for pattern recognition in 256 √ó 256 images; their model enables multi-row read access and analog signal processing without degrading the system performance. Their method employs two models: multi-row READ and the analog sum of absolute difference (SAD) computation. This architecture differs from conventional architecture as a data path between the processor and memory is not required. The SAD is computed at different locations of the array in parallel with multiple windows of the template pattern. For high-performance computations, Zhang et al. <ref type="bibr" target="#b131">[132]</ref> proposed a 6T-SRAM array that stores an ML classifier model, which is an ultra-low energy detector for image classification. The prototype is a 128 √ó 128 SRAM array that operates at 300 MHz, with an accuracy equivalent to that of a discrete SRAM/digital-MAC system.</p><p>Gonugondla et al. <ref type="bibr" target="#b134">[135]</ref> presented a robust, deep-inmemory ML classifier with a stochastic gradient descent based on an on-chip trainer using a standard 16 kB 6T-SRAM bit-cell array. In-memory computing is a technology that uses memory devices assembled in an array to execute MAC operations <ref type="bibr" target="#b135">[136]</ref>. Kang et al. <ref type="bibr" target="#b132">[133]</ref> worked on deep inmemory architecture (DIMA) as a substitute for the regular von Neuman architecture for realizing energy and latencyefficient ML SoCs. This architecture was employed mainly for targeted applications, such as IoT and autonomous driving, which require computing heavy ML algorithms. DIMA eliminates the need for separate computation and memory by implanting the conventional memory periphery with the computation hardware. The design employs 6T SRAM with a changeless bit-cell structure to maintain the storage density. In <ref type="bibr" target="#b136">[137]</ref>, MAC circuit architecture in a 2T-1C configuration (two MoS2 FETs and one metal-insulator-metal capacitor) is the core module for the convolution operation in an artificial neural network. The memory portion of this circuit is similar to Dynamic Random Access Memory (DRAM) but with a longer retention time owing to the ultralow leakage current of the MoS2 transistors.</p><p>Wang et al. <ref type="bibr" target="#b137">[138]</ref> discussed parallel digital VLSI architecture for combined SVM training and classification. In this parallel architecture, a multi-layer system bus and multiple distributed memories fully utilize parallelism. Before this, many SVMs were developed and discussed in <ref type="bibr" target="#b138">[139,</ref><ref type="bibr" target="#b139">140,</ref><ref type="bibr" target="#b140">141]</ref>, primarily focusing on the 90-nm technology node. Distinctively, Wang et al. in <ref type="bibr" target="#b137">[138]</ref> developed the SVM on a 45-nm node on a commercial GPU with an enhanced speedup of 29√ó compared with traditional SVMs on digital hardware.</p><p>A part of the computation tasks can be performed inside the memory to solve the data movement issue, thus avoiding the memory access bottleneck and accelerating the application performance significantly. Such architectures are processing in-memory (PIM) architectures. <ref type="bibr" target="#b141">[142]</ref> proposes NNPIM, a novel PIM architecture, to accelerate NN's interface inside the memory. The memory architecture combines crossbar memory architecture for faster operations, optimization techniques to improve the NN performance and reduce energy consumption, and weight sharing mechanism to reduce the computational requirement of NNs. <ref type="bibr" target="#b142">[143,</ref><ref type="bibr" target="#b143">144]</ref> are some of the significant state-of-the-art DRAM PIM architectures.</p><p>Another evolved computing technique is near-memory processing (NMP). Near-memory processing incorporates the memory and logic chips in 3D storage packages to provide high bandwidth. Schuiki et al. <ref type="bibr" target="#b144">[145]</ref> proposed a near-memory architecture for training DNNs. This model was developed for accelerating DNN training instead of interference. The training engine, NTX, was used to train the DNNs at scale. They explored the RISC-V cores and NTX coprocessor by reducing the overhead on the main processor by seven times. The NTX combined with the RISC-V processor core offers a shared memory space with singlecycle access on a 128-kB tightly coupled data memory. The architecture employs a hybrid memory cube as the memory module for training the DNNs in data centers.</p><p>In <ref type="bibr" target="#b145">[146]</ref>, a general-purpose vector architecture for migration of ML kernels for near-data processing (NDP) to achieve high speedup with low energy consumption is presented. Their architecture shows a speedup of up to 10x for KNN, 11√ó for MLP, and 3√ó for convolution when processing near-data compared to a high-performance √ó86 baseline. The work also includes an NDP intrinsics library that supports validating NDP architectures based on large vectors. A machine-learning framework is proposed in <ref type="bibr" target="#b146">[147]</ref> to effectively predict the suitable NSP system (among an HBM-based (High Bandwidth Memory) NDP system, an HMC-based (Hybrid Memory Cube) NDP system, and a conventional DDR4-based system) for a given application based on the rankings in performance for a given workload. Kaplan et al. worked on K-means and KNN algorithm evaluation for processing in-storage acceleration of ML (PRINS) <ref type="bibr" target="#b147">[148]</ref>, a system employing resistive content addressable memory (ReCAM). This architecture functions both as a storage and a massively parallel associative processor. This design works better than the von Neumann architecture model in managing the bottleneck between the storage and main memory. These algorithms outperformed CPU, GPU, and field-programmable gate array (FPGA) in fetching timeaccessing data from the main memory. The ReCAM is more efficient than traditional CAMs as it implements line-byline execution of the truth table of the expression. PRINS enhances the power efficiency and performance compared to other hardware for both K-means and KNN evaluation.</p><p>A survey on the architectural aspects, dimensions, challenges, and limitations of In-memory computing processingin-memory (CIM) is presented in <ref type="bibr" target="#b148">[149]</ref>. A robust and areaefficient CIM approach with 6T foundry bit-cells that has improved dynamic voltage range for dot product computations, withstanding bit-cell ùëâ ùë° variations, and eliminating any read disturb issues is proposed in <ref type="bibr" target="#b149">[150]</ref>. Recent stateof-the-art works on CIM chips are presented in <ref type="bibr" target="#b150">[151]</ref>. As per their research, the SRAM-based CIM solution can be a potential choice for AI processors than NVM-based (nonvolatile memory) CIMs. NVM-based CIMs or mem-ristive devices include resistive random-access memory (RRAM), magneto-resistance RAM (MRAM), and phase-change memory (PCM) <ref type="bibr" target="#b151">[152,</ref><ref type="bibr" target="#b152">153]</ref>. A survey on the mem-ristive simulation frameworks, their comparisons, and future modeling is highlighted in <ref type="bibr" target="#b153">[154]</ref>.</p><p>In the past, Cheng et al. <ref type="bibr" target="#b154">[155]</ref> introduced the training-inmemory architecture for the memristor-based DNN named TIME. It reduced the computation time of the regular training systems. This architecture supports not only interference but also backpropagation and update during the training of the NNs. It is based on metal-oxide resistive random access memory, which enhances performance and efficiency. The main module is divided into three subarrays: full-function, buffer, and memory. The full-function subarray manages the memory and training operations such as interference, backpropagation, and update. The memory subarray manages data storage, and the buffer subarray holds the intermediate data for the full-function subarray. This architecture improves energy efficiency in deep reinforcement learning and supervised learning.</p><p>A thorough survey on hardware accelerators is outside the scope of this paper. Interested readers can refer to <ref type="bibr" target="#b155">[156]</ref>, a review of accelerators and similar works <ref type="bibr" target="#b156">[157,</ref><ref type="bibr" target="#b157">158,</ref><ref type="bibr" target="#b158">159]</ref>. However, we could provide the overview of different design aspects at the architecture level to speed up the ML computations</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head n="6.2.">Systolic Arrays</head><p>A systolic array is a subset of the data-flow architecture comprising several identical cells, with each cell locally connected to its nearest neighbor. A wavefront of computation is propagated in the array with a throughput proportional to the I/O bandwidth. Systolic arrays are fine-grained and highly concurrent architectures. The progress of IoT-based smart applications has exponentially increased the demand for deep learning algorithms and, in turn, systolic arraybased architectures.</p><p>In these lines, an automatic design space exploration framework for CNN-based systolic array architecture implementations on an FPGA under high resource utilization and at higher speeds was proposed in <ref type="bibr" target="#b159">[160,</ref><ref type="bibr" target="#b160">161]</ref>. They utilize analytical models to provide in-depth resource estimation and performance analysis. However, systolic array implementations on FPGAs are affected much by the sparsity problem of deep neural networks. Researchers earlier worked towards this problem. An approach of packing sparse convolutional neural networks into a denser format for efficient implementations using systolic arrays is proposed in <ref type="bibr" target="#b161">[162]</ref>. However, these designs create irregular sparse models that fail to exploit the data-reuse rate feature of the systolic array. Structured pruning was introduced in <ref type="bibr" target="#b162">[163,</ref><ref type="bibr" target="#b163">164]</ref> to overcome the problem associated with the data-reuse rate that produces DNNs compatible with the synchronous and rhythmic flow of data from memory to the systolic arrays.</p><p>Further, <ref type="bibr" target="#b164">[165]</ref> propose Eridanus, an approach for structural pruning the zero-values in sparse DNN models be-fore implementing them on systolic arrays. The approach examines the correlation among all the filters to extract the locally-dense blocks, the widths of which match the width of the target systolic array, thus reducing the sparsity problem. Similarly, optimization for the systolic array architecture of deep learning accelerators for sparse CNN models on FPGA platforms is necessary as the zeros in the filter matrix of CNN occupy the computation units resulting in sub-optimal efficiency. A sparse matrix packing method with bit-map representation that condenses sparse filters to reduce the computation required for systolic array accelerators is proposed in <ref type="bibr" target="#b165">[166]</ref>.</p><p>Many systolic array architectural modifications were proposed in the literature addressing specific applications. In <ref type="bibr" target="#b166">[167]</ref>, an MLP training accelerator as a systolic array on Xilinx U50 Alveo FPGA card is proposed to address the attack detection on a massive amount of traffic logs in network intrusion detection in a short time. The processing speed per power consumption was 11.5 times better than the CPU and 21.4 times better than the GPU. An approximate systolic array architecture combines timing error prediction and approximate computing to relax the timing constraints of MACs <ref type="bibr" target="#b167">[168]</ref>. The proposed array on CIFAR-10 image classification could obtain a 36% energy reduction with only a 1% accuracy loss. A reconfigurable systolic ring architecture to reduce on-chip memory requirement and power consumption <ref type="bibr" target="#b168">[169]</ref>.</p><p>Matrix multiplication is one of the primary computations in most computing architectures. <ref type="bibr" target="#b169">[170]</ref> proposes a novel systolic array based on factoring and radix-8 multipliers to significantly reduce the area, delay, and power from the conventional radix-4 design providing the same functionality. FusedGCN <ref type="bibr" target="#b170">[171]</ref>, a systolic architecture that computes the triple matrix multiplication to accelerate graph convolutions. It supports compressed sparse representations and tiled computations without losing the regularity of a systolic architecture. Recently, a hybrid accumulator factored systolic array based on partial factoring of carry propagate adder is proposed <ref type="bibr" target="#b171">[172]</ref> with a significant improvement in area, delay, and power.</p><p>The functional safety of the accelerators is another critical concern. Faults manifested due to manufacturing defects in the data paths of GPU/TPU accelerated DNNs on systolic arrays may lead to a functional safety violation. An extensive functional safety assessment of a DNN accelerator exposed to faults in the data path is presented in <ref type="bibr" target="#b172">[173]</ref>.</p><p>From the directions of the state-of-the-art works, it demands systolic array architectures that are more flexible, with more data-flow strategies and multiple data transmission modes in the future to handle the increasing depths of deep neural networks.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head n="7.">AI at the SOC</head><p>Artificial intelligence, more specifically deep learning, is feasible in most hardware applications due to the advancements in computing and semiconductor fields. Many attempts have been made to replicate the human brain in nextgeneration applications, often referred to as neuromorphic computing. Several critical modifications are made to the SoC architectures to incorporate deep-learning capabilities. These design modifications impact general-purpose SoC designs and specialized systems that include specialized processing technologies with heterogeneous and massive parallel matrix computations, innovative memory architectures, and high-speed data connectivity.</p><p>AI-SoC models must be compressed to ensure their operation at constrained memory architectures in mobile, communications, automobile, and IoT edge applications. The model compression is performed through controlled pruning without compromising accuracy. However, power, latency, and other areas could be trade-offs. Therefore, the architectural modifications are to be carefully chosen with the combined efforts on memory and datapath subsystems.</p><p>FPGA (Field Programmable Gate Array) is one of the widespread and commercially available programmable logic devices to accelerate the computing power of AI on hardware <ref type="bibr" target="#b137">[138,</ref><ref type="bibr" target="#b164">165]</ref>. FPGA became a robust device for hardware accelerators because of its low cost, high energy efficiency, reusability, and flexibility. ASIC (Application Specific Integrated Circuits) are at their best for implementing specialized applications.</p><p>NNs are biologically inspired and perform parallel computations. Digital units such as DSP models, floating-point units, ALUs, and high-speed multipliers can be effectively implemented using NN techniques. The fundamental advantage of NNs for digital applications is that high-speed circuits can be realized efficiently because of the almost constant operation time, regardless of the increasing number of bits in the circuit. Exploiting the parallelism in NN computations also provides a balance between using internal and off-chip memory.</p><p>Many ML and deep learning applications were reported in the past for the performance evaluation of SoCs. Joseph et al. <ref type="bibr" target="#b173">[174]</ref> developed empirical models for processors using LR to characterize the relationship between proces-sor response and micro-architectural parameters. Lee et al. <ref type="bibr" target="#b174">[175]</ref>, Yun et.al <ref type="bibr" target="#b175">[176]</ref> proposed power estimation models established via regression analysis for accurate performance prediction and power of microprocessor applications in the micro-architectural design space. The model proposed in <ref type="bibr" target="#b174">[175]</ref> reduces the simulation cost with increased profiling efficiency and improved performance by effectively assessing and modeling the sensitivity according to the number of samples simulated for the model formulation and finding fewer than 4000 sufficient samples from a design space of approximately 22 billion points. Depending on the application, 50% -90% of predictions achieve error rates of &lt; 10%. The maximum outlier error percent reported is approximately 20% -33%. Wherein hierarchical Clustering is employed in <ref type="bibr" target="#b175">[176]</ref> to determine the best predictors among the ten considered events. The proposed model shows an average estimation error of approximately 4% between the actual and estimated power consumptions when applied to an Intel-XScale-architecture-based PXA320 mobile processor.</p><p>An investigation and comparative analysis on the application of Machine Learning algorithms for logic synthesis of incompletely-specified functions is presented in <ref type="bibr" target="#b176">[177]</ref>. Periodic performance monitoring of SoCs is essential for high-speed and energy-efficient computing systems. However, performance monitoring is dependent on the accu-rate sampling of critical paths. These critical paths dras-tically vary with PVT conditions, particularly at advanced nodes. Addressing this issue, Wang et. Al <ref type="bibr" target="#b178">[178]</ref> proposes a machine-learning-based SoC real-time performance monitoring methodology incorporating physical parasitic characteristics and PVT variations with unknown critical paths.</p><p>Several SoC architectures were reported targeting specific applications. MLSoC for multimedia content analysis (implemented in TSMC 90-nm CMOS technology) <ref type="bibr" target="#b179">[179]</ref>. Jokic et al. <ref type="bibr" target="#b180">[180]</ref> presents a complete end-to-end dual-engine SOC for face analysis that achieves &gt;2X improvement in energy efficiency compared to the state-of-art systems. The efficiency comes with the hierarchical implementation of the Binary Decision Tree in the first level and more powerhungry CNN in the next level, which can be triggered when needed. Machine efficiency monitoring is significant to achieve high productivity, failure, and cost reduction. An SoC-based tool wear monitoring system with a combination of signal processing, deep learning, and decision making is proposed in <ref type="bibr" target="#b181">[181]</ref>. The sensor fusion data collected from the three-axial accelerometer and MEMS microphone, combined with the measurement of tool flank wear at different scenarios using a camera, is fed to a CNN to detect any machining variation. Extreme learning machines (ELMs) are NN architectures to increase computational efficiency and performance for large data processing <ref type="bibr" target="#b182">[182]</ref>. A lowcost real-time neuromorphic hardware system of spiking Extreme Learning Machine (ELM) with on-chip tripletbased reward-modulated spike-timing-dependent plasticity (R-STDP) learning capability is proposed in <ref type="bibr" target="#b183">[183]</ref>.</p><p>A thorough timing analysis of an SoC is also essential to meet the design specifications. In <ref type="bibr" target="#b184">[184]</ref>, ensemble learningbased timing analysis in an SoC physical design was performed. Ensemble learning is a combination of multiple machine learning models to improve the performance of the base learners. Many floor plan files with different parameter settings, followed by slack time from Synopsys IC Compiler tool as the label, were used for training supervised learning algorithms. The idea was to feedback on the prediction results at an early stage to the physical design flow to modify the improper floorplan. Bigram-based multi-voltage aware timing path slack divergence prediction <ref type="bibr" target="#b185">[185]</ref> utilizes the classification and regression tree (CART) approach. Experimental results show an accuracy of 95 to 97% in predicting cell delays and endpoint timing slack.</p><p>CAD tools capable of delivering industrial-quality chip designs must be tuned for optimal PPA (performance, power, area). A holistic approach that involves online and offline machine learning approaches working together for industrial design flow tuning is proposed in <ref type="bibr" target="#b186">[186]</ref>. The work highlights SynTunSys (STS), an online system that optimizes designs and generates data for a recommender system that performs offline training and recommendation. The work also proposes adaptable Online &amp; offline Systems for the future that dynamically adapts to the trials originating from the onlinelearning algorithm and the recommender system in the due lifespan of the system across various STS iterations. Addressing the challenges in meeting timing constraints in modern ICs, Ajirlou et al. <ref type="bibr" target="#b187">[187]</ref> proposed an additional ML pipeline stage in the baseline pipelined RISC processor to classify instructions into propagation delay classes and enhance temporal resource utilization. The critical challenges in deploying ML-based SoC design for real design flows are presented in <ref type="bibr" target="#b188">[188]</ref>. The work highlights the challenges due to limited data, insufficient open-source benchmarks and datasets, EDA tool-based data generation, and Synthetic data generation.</p><p>AI-SoC architectures are at the beginning of their capabilities with tightly coupled processors and memory architectures. There is a long way to reach their full capacity mimicking the human brain in edge applications.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head n="8.">AI in Physical design</head><p>VLSI Physical design has numerous combinatorial problems that require many iterations to converge. Semiconductor technology scaling has increased the complexity of these design problems with complex design rules and design for manufacturing (DFM) constraints, making it challenging to achieve optimal solutions <ref type="bibr" target="#b189">[189]</ref>. Traditionally, these issues/violations are detected and fixed manually. However, the traditional manual approach to design closure at advanced nodes is striving hard to meet the market windows. In addition to that, the design quality and manufacturing process in the later stages of the design flow becomes extremely sensitive to the changes in the early stages, in turn increasing the turnaround time and retarding the design closure. Thus, the early-stage prediction of valid designs is critical, particularly at the current technology nodes. Machine learning and pattern-matching techniques provide reasonably good abstraction and quality of results at several stages of physical design. They act as a bridge to connect each step and provide valuable feedback to achieve early design closure.</p><p>Broadly, physical design can be divided into four stages: partitioning, floor planning, placement &amp; clock tree synthesis, and routing (Fig. <ref type="figure" target="#fig_6">7</ref>). We review AI/ML approaches proposed by the researchers in these stages through the following subsections.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head n="8.1.">AI for Partitioning, Floor planning and Placement</head><p>Partitioning is one of the dominant areas of VLSI physical design. The main objective of partitioning is to divide the complex circuit into sub-blocks, design them individually, and then assemble them separately to reduce the design complexity. Floor planning and placement are the other critical stages in the design flow for design quality and design closure. Floor planning maps the logic description from partitioning and the physical description to minimize chip area and delay. The floor planning goals are arranging the chip's sub-blocks and deciding the type and location of I/O pads, power pads, and power and clock distributions. Placement determines the physical locations of logic gates (cells) in the circuit layout, and its solution largely impacts the subsequent routing and post-routing closure. Global placement, legalization, and detailed placement are the three stages of placement. The global placement provides the rough locations of standard cells, and legalization removes any design rule violations and overlaps based on the global placement solution. Detailed placement incrementally improves the overall placement quality <ref type="bibr" target="#b190">[190]</ref>.</p><p>Chip floor planning is modeled as a reinforcement learning problem in <ref type="bibr" target="#b191">[191]</ref>. An edge-based graph convolutional neural network architecture capable of learning rich and transferable chip representations is modeled out of RL. The method was used to design the next generation of Google's artificial intelligence accelerators and has shown the potential to save thousands of hours of human effort for each new generation. A machine learning-based methodology to predict post P&amp;R (place and route) slack of SRAMs at the floor planning stage, given only a netlist, constraints, and floor plan context tested on 28nm foundry FDSOI technology shows a worst-case error of 224ps <ref type="bibr" target="#b192">[192]</ref>. Cheng et al. propose <ref type="bibr" target="#b193">[193]</ref> regression methodology to quickly evaluate routing congestion and half-perimeter wire length in each macro placement during floor planning. They explored solutions using different regression techniques -LR, DTR (decision tree regressor), booster DTR, NN, and Poisson regression. Among these, DTR showed a better performance. A multichip module (MCM) has many small chips integrated into a package and joined by interconnects <ref type="bibr" target="#b194">[194]</ref>. Multi-chip partitioning is harder due to sparse search space. An RL solution for partitioning ML models in MCM is presented in <ref type="bibr" target="#b198">[195]</ref>.</p><p>Moving to placement, high regularity of data paths is essential for compact layout design during placement. However, the data paths are frequently mixed with other circuits, such as random logic. For designs with many embedded data paths, it is crucial to extract and place them appropriately for high-quality placement. Existing analytical placement techniques handle them sub-optimally <ref type="bibr" target="#b200">[196]</ref>. However, modern placers fail to handle data paths effectively due to technological constraints. ML plays a crucial role in such scenarios. Ward et al. <ref type="bibr" target="#b202">[197]</ref> proposed PADE to demonstrate the capability of automatic datapath extraction for large-scale designs mixed with random and datapath circuits. The effective features are extracted by analyzing the global placement netlist to predict the direction of the datapath. PADE employs a combination of SVM and NN for cluster classification and evaluation. Experimental results on hybrid benchmarks showed promising improvements in halfperimeter and Steiner tree wire lengths. Wang et al. present a connection vector-based and learning-based data path logic extraction strategies <ref type="bibr" target="#b204">[198]</ref>. SVM and CNN are employed for machine learning based extraction. Results on MISPD 2011 data path benchmarks show that both the strategies equally perform in classifying data path and non-data path parts.</p><p>Chip placement is one of the chip design cycle's most time-consuming and complex stages. AI will provide the necessary means to shorten the chip design cycle, ultimately forming a symbiotic relationship between the hardware and AI, each promoting the advancement of the other. To reduce the time required by the chip placement, Mirhoseini et al. proposed an approach that can learn from past experiences and improve over time <ref type="bibr" target="#b206">[199]</ref>. The authors posed placement as an RL problem and trained an agent to place the nodes of a chip netlist onto a chip canvas such that the final PPA is optimized while adhering to the constraints imposed by the placement density and routing congestion. The RL agent (policy network) sequentially places the macros, and once all macros are placed, a force-directed method produces a rough placement of the standard cells. This RL agent becomes faster and better at chip placement as it gains experience on numerous chip netlists. The results ensured that the proposed approach generates placements in under 6 hours, whereas the strongest baselines require human experts in the loop, and the overall process may take several weeks. In <ref type="bibr" target="#b208">[200]</ref>, quantum machine learning techniques are proposed for faster and optimal solutions with low-error rates to VLSI placement problems. A complete placement was achieved using the variational quantum Eigen solver (VQE) <ref type="bibr" target="#b209">[201]</ref> approach, tested on two circuits: a toy circuit (comprising eight gates) and another circuit called "Apte," taken from the MCNC benchmark suite <ref type="bibr" target="#b82">[83]</ref>. Research on GPU acceleration for placement and timing analysis achieved 500x speedup for static timing analysis on a million-gate design harnessing the power of machine learning techniques with heterogeneous parallelism <ref type="bibr" target="#b211">[202]</ref>.</p><p>Placement and routing are two highly dependent physical design stages. Tight cooperation between them is highly recommendable for optimized chip layout. Traditional placement algorithms that estimate routability using pin delay or through wirelength models can never meet their objectives due to increased manufacturing constraints, and complex standard cell layouts <ref type="bibr" target="#b213">[203]</ref>. A deep-learning model (CNN based) to estimate the routability of a placement to quickly analyze the degree of routing difficulty to be encountered by the detailed router is presented in <ref type="bibr" target="#b216">[204]</ref>. In <ref type="bibr" target="#b218">[205]</ref>, a CNNbased RL model is proposed for detailed Placement, keeping optimal routability for current Placement. A generalized placement optimization framework to meet the post-layout PPA metrics with a small runtime overhead is proposed in <ref type="bibr" target="#b221">[206]</ref>. Given an initial placement, unsupervised learn-ing discovers the critical cell clusters for post-route PPA improvements from timing, power, and congestion analysis. A directed-placement optimization followed them. The approach is validated on industrial benchmarks in a 5nm technology node.</p><p>A machine-learning model for predicting the sensitivity of minimum valid block-level area of various physical layout factors that provides 100x speedup compared to conventional design technology co-optimization (DTCO) and system technology co-optimization (STCO) approaches is proposed in <ref type="bibr" target="#b222">[207]</ref>. This research suggests bootstrap aggregation and gradient boosting techniques for block-level area sensitivity prediction from their experiments across various ML algorithms. Further, <ref type="bibr" target="#b223">[208]</ref> quotes MAGICAL (Fully automated analog layout from netlists to GDSII, includ-ing automatic layout constraint generation, placement, and routing), an open-source VLSI placement engine. Magical 1.0 is open-source. <ref type="bibr" target="#b195">[209]</ref> presents automated floor planning by exploration with different floor plan alternatives and placement styles.</p><p>RL is being proposed as the best solution for the physical design of an IC as it does not depend on any external data or prior knowledge for training and could produce unusual solutions based on the design space exploration by the agent. Some RL approaches for placement optimizations <ref type="bibr" target="#b197">[210,</ref><ref type="bibr" target="#b199">211]</ref>.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head n="8.2.">AI for Clock Tree Synthesis(CTS)</head><p>Clock tree synthesis is one of the crucial steps in the VLSI physical design. It is used to reduce clock skew and insertion delay. As the clock network contributes a large percentage of the overall power in the final full-chip design, it is vital to have an optimized clock tree that prevents serious design problems, including excessive power consumption, high routing congestion (caused when extra shielding techniques are used), and protracted time closure. With the downscaling of devices, the run time and complexity of existing EDA tools for accomplishing CTS have increased. Highly efficient clock trees that optimize key-desired parameters, such as the clock power, skew, and clock wire length, are required. It is a very time-consuming process involv-ing searching for parameters in a wide range of candidate parameters. Several ML algorithms have been proposed to automate the prediction of clock-network metrics.</p><p>Data mining tools such as the cubist data mining tool <ref type="bibr" target="#b201">[212]</ref> are used to achieve skew and insertion delay efficiently. In <ref type="bibr" target="#b203">[213]</ref>, statistical learning and meta-modeling methods (including surrogate models) were employed to predict essential parameters, such as the clock power and clock wire length, as shown in Fig. <ref type="figure" target="#fig_7">8</ref>. In <ref type="bibr" target="#b205">[214]</ref>, the authors implement a hierarchical hybrid surrogate model for CTS prediction, mitigating parameter multi-collinearity challenges in relatively high dimensions. They tackle the high-dimensionality problem by dividing the architectural and floor planning parameters into two groupsone with low multi-collinearity and the other with parameters that exhibit large linear dependence. Later the models from these groups are combined through least-squares regression (LSQR). [215] presents an ANN-based transient clock power estimation that can be applied to pre-CTS netlists.</p><p>Ray et al.</p><p>[216] employ ML-based parameter tuning in multi-source CTS to build a high-performance clock network with a quick turnaround time. GAN-CTS, a conditional GAN framework for CTS outcome prediction and optimization, outperforms commercial auto-generated clock tree tools in terms of clock power, skew, and wire length (target CTS metrics) <ref type="bibr">[217]</ref>. Design features are directly extracted from placement layout images to perform practical CTS outcome predictions. The framework also employs RL to supervise the generator of GAN toward clock tree optimization. A modified GAN-CTS <ref type="bibr" target="#b212">[218]</ref> employs a multitask learning technique to simultaneously predict the target CTS metrics using multi-output deep NN. It achieves higher accuracy in a shorter training time compared to the meta-learning approach [217]. An RL-based solution reduces over 40% of the peak current of a design at the CTS stage compared to the heuristic CTS solutions utilized by physical design EDA tools <ref type="bibr" target="#b214">[219]</ref>.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head n="8.3.">AI for Routing</head><p>Routing lays physical connections to the circuit blocks and pins assigned during the placement as per logical connectivity and design rules. Global routing (GR) and detailed routing are two routing stages. Global routing partitions the routing region into tiles and decides tile-to-tile paths for all nets while attempting to optimize specific objectives such as minimum wire length and timing budget. The actual geometric layout of each net within the assigned routing regions is carried out in the detailed routing stage <ref type="bibr" target="#b217">[220]</ref>.</p><p>Routing congestion <ref type="bibr">[221]</ref> is the major bottleneck in the GR stage which is caused when an overflow of net assignment occurs in a region. Another area for improvement in routing is DRVs (detailed routing violations). The heuristic and probabilistic approaches employed in traditional GR solutions <ref type="bibr">[222,</ref><ref type="bibr">223]</ref> suffer from scalability limitations associated with advanced nodes. Early prediction of routing requirements enables the design engineers to create highquality layouts faster. Some research efforts were made to address these challenges using machine-learning-based approaches.</p><p>MARS (multivariate adaptive regression splines), a nonparametric flexible regression modeling for high-dimensional data, is used for modeling routing congestion in <ref type="bibr">[224]</ref>. <ref type="bibr">Qi et al. [225]</ref> also utilize MARS to construct a routing congestion model that directly estimates detailed routing congestion through a mapping function that maps global routes and layout data to detailed routing congestion. Router-friendly placement solutions can be obtained from congestion estimators. SVM for classifying BEOL (back end of line) stackspecific placements routability based on the DRVs/DRCs (design rule check) from P &amp; R tools at the post-route stage achieved significant improvements than employing only congestion maps <ref type="bibr" target="#b225">[226]</ref>. <ref type="bibr">Xie et al.</ref> propose RouteNet <ref type="bibr" target="#b226">[227]</ref> to evaluate the overall routability of cell placement solutions without global routing or predict the locations of DRC (Design Rule Checking) hotspots. RouteNet is built over CNNs and shows 50% higher accuracy than GR. An ML approach predicts any short violations before detailed routing with placement and global routing congestion information and sends it as feedback to the placement system for improvement <ref type="bibr" target="#b229">[228,</ref><ref type="bibr" target="#b232">229,</ref><ref type="bibr" target="#b234">230]</ref>.</p><p>Figure <ref type="figure" target="#fig_8">9</ref> shows the general procedure of ML-based routing shorts prediction. In the routing step, each circuit under training is routed using a detailed routing tool, and the locations of any identified shorts are collected. In feature extraction, the circuit area is divided into small tiles, and occurrences of shorts are investigated inside these tiles. Each tile is described by a feature vector (appropriate features that contribute to routing violations) and is considered as an instance. An instance belongs to the negative (N) class and is labeled with the target value of 0, i.e., there is no short in its tile area. An instance belongs to the positive (P) class and is labeled with the target value of 1 if any short violation is observed in its tile area after detailed routing. The collected data are fed to a supervised-learning algorithm.</p><p>Zhang et al. propose a density and pins peaks-based fast neural network algorithm in NTHU-Route 2.0 <ref type="bibr" target="#b237">[231]</ref> to predict congestion map <ref type="bibr" target="#b240">[232]</ref>. A GAN-based congestion estimator can produce congestion heatmaps from placement, and netlist information <ref type="bibr" target="#b243">[233]</ref>. A deep learning framework for predicting the shorts violations by extracting useful features after placement and analyzing them drastically decreases the prediction time and requirement of a global router <ref type="bibr" target="#b245">[234]</ref>. Interestingly, the framework considers a short prediction problem as a binary classification problem with imbalanced data. The results show that the model is 14x faster than NCTU-GR <ref type="bibr">[235]</ref> for smaller designs and up to 96x faster for larger designs. A CNN-based GR congestion estimation algorithm <ref type="bibr" target="#b248">[236]</ref> that utilizes the 3D congestion information similar to <ref type="bibr" target="#b250">[237]</ref> showed an incremental improvement in the number of overflows, wire length, and vias. The congestion heatmaps and placement information extracted from hyperimages of the design feature extraction algorithm act as inputs to the congestion model. Goswami et al. proposed a regression-based routing congestion prediction problem for FPGAs <ref type="bibr" target="#b251">[238]</ref>. The paper reports important features through thorough feature engineering for modeling the regression algorithms -RF, MLP, LR, and MARS. On average, the proposed methodology is 25 to 50 times faster than Xilinx Vivado-based routing calculation tool, which reports actual congestion after detailed routing.</p><p>One solution for reducing the overall time of physical design is to predict the circuit performance after physical design. Li and Franzon <ref type="bibr" target="#b253">[239]</ref> proposed an ML approach using surrogate modeling (SUMO). They employed surrogate models to predict the results after the GR step. In the first stage, SUMO generates models for each output to predict the GR results in the future. In the second stage, after analyzing the linear relationships among thousands of GR results and detailed routing results, these results were set as inputs and outputs in ML models. These trained ML models precisely predict the after-detailed routing results using the GR results.</p><p>NNs and decision trees are the most used ML models for this problem. A machine learning-based pre-routing timing prediction approach <ref type="bibr" target="#b254">[240]</ref> shows a closer match with postrouting analysis from Synopsys PrimeTime. RF performed well in their analysis compared to lasso and NN techniques.</p><p>Substrate routing automation framework through supervised learning algorithms is proposed in <ref type="bibr" target="#b256">[241]</ref>. It combines manual and automated results as training data to a CNN for improved design cycle and performance. A GNNbased congestion estimation approach that can predict the detail routed lower metal layer congestion values from a technology-specific gate-level netlist for every cell in a design is proposed in <ref type="bibr" target="#b259">[242]</ref>. The training dataset is built from the detail-routed congestion maps by dividing them into discrete grids and assigning the congestion value of each grid as the target value. Another GNN-based routing short violations prediction at the placement stage is proposed in [243]. The information is fed back to the placement system, and a new placement result is generated with reduced DRC violations. GraphSAGE (Graph sample and aggregate) is applied effectively to combine the adjacency matrix with the features of each tile. [244] presents a survey of the recent development of machine learning-based routing algorithms.</p><p>XGBoost is employed to predict post-detailed routing timing at the post-GR stage in <ref type="bibr" target="#b228">[245]</ref>. When employed for post-GR optimization, it improves the circuit performance.</p><p>Supervised learning, NNs in particular, and RL-based solutions reported in the literature produced many valuable feedbacks and solutions for different complex modeling tasks at various physical design stages.</p><p>After placement and routing, the layout is generated and the design is ready for fabrication.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head n="9.">AI in Manufacturing</head><p>Numerous processes are involved in manufacturing an IC, including wafer preparation, epitaxy, oxidation, diffusion, ion implantation, lithography, etching, and metallization <ref type="bibr" target="#b231">[246]</ref>. All the steps are performed in highly sophisticated fabrication units with constant human supervision. The fabricated ICs are packaged in special packages to protect them from external/environmental damage.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head n="9.1.">AI for Lithography</head><p>Most chip-manufacturing processes are complex chemical processes, except for the lithography process. Lithography transforms layout data into geometric patterns as masks and from masks to the resist material on the semiconductor. After the physical design, lithography is a crucial step in chip manufacturing. Masks identify spaces on the wafer where certain materials need to be deposited, diffused, or removed. The fabrication process involves several dozen steps of deposition and diffusion based on the circuit's complexity. During each step, one mask is used. The exposure parameters required to achieve accurate pattern transfer from the mask to the photosensitive layer primarily depend on the wavelength of the radiation source and the dose required to achieve the desired change in the properties of the photoresist. Identifying defects during mask synthesis and verifying each lithography stage before proceeding to the next stage is crucial for yield enhancement but very difficult in the nanometer dimensions, mainly due to the increased random variations in the process. Introduction/improvement of automated procedures at various stages of lithography is necessary to increase the manufacturing yield and reduce the cost and turnaround time. Traditionally, this was a very laborious process; fortunately, the introduction of ML has afforded many opportunities for increasing the processing speed, particularly in mask synthesis and verification <ref type="bibr">[247]</ref>.</p><p>The need for Machine Learning in the lithography process is discussed in <ref type="bibr" target="#b233">[248]</ref>. It also highlights various algorithms and their trade-offs used for hotspot detection (HD), optical proximity correction (OPC), sub-resolution assist feature (SRAF), phase shift masks (PSM), and resist modelling. They also propose a Gaussian process to reduce the false positive outcomes of ML algorithms. In detail, we discuss the research on ML-Lithography in the following sub-sections.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head n="9.1.1.">At Mask Synthesis</head><p>Optical lithography is the most widely used technique in IC manufacturing, where a geometric mask is projected into a photo-resist-coated semiconductor through a photonbased technique. Moore's law has driven features to ever smaller dimensions, and the technology has been scaled down to the limit of light wavelength. Consequently, the printed patterns get distorted due to diffraction, resulting in process defects. Various resolution enhancement techniques (RETs) are employed to improve the performance of photolithography. OPC and SRAF insertion are the most used RETs to maximize the process window and ensure accurate patterns on the wafer. However, these enhancement techniques suffer from an extremely long runtime owing to their laborious iterative process. Many state-of-the-art methods use machine learning to identify defective lithographic patterns.</p><p>LR was the first ML technique used in OPC. An LR model for predicting the optimum starting point for a traditionaliterative-model-based OPC has been proposed <ref type="bibr" target="#b236">[249]</ref>. Using discrete cosine transform coefficients from the lowpassfiltered 2 √ó 2 um layout patterns as inputs and creating separate models for normal edge, concave corner, and convex corner fragments; they achieved a 32% reduction in the runtime. When Luo <ref type="bibr" target="#b239">[250]</ref> proposed a three-layer MLP to generate the optimal mask pattern for OPC, deep learning came into use. Using the steepest descent method to generate the training set, his model drastically reduced computation time. A hierarchical Bayes model (HBM) was proposed in [251], for OPC, along with a new feature-extracting technique known as concentric circle area sampling (CCAS). HBM provides a flexible model that is not constrained by the linearity of the model parameters or the number of samples; this model utilizes a Bayes inference technique to learn the optimal parameters from the given data. All parameters are estimated using the Markov chain MC method [252]. This approach has shown better results than other ML techniques, such as LR and SVMs. Most ML OPCs use local pattern densities or pixel values of rasterized layouts as parameters, which are typically huge numbers. It leads to overfitting and, consequently, reduced accuracy. Choi et al. [253] proposed the usage of basic functions of polar Fourier transform (PFT) as parameters of ML OPC. The PFT signals obtained from the layout are used as input parameters for an MLP whose number of layers and neurons are decided empirically. Experimental results show that this model achieves an 80% reduction in the OPC time and a 35% reduction in error.</p><p>ML is also explored in inverse lithography technology (ILT) [254], a popular pixel-based OPC method. ILT treats the OPC as an inverse imaging problem and follows a rigorous approach to determine the mask shapes that produce the desired on-wafer results. Jia and Lam <ref type="bibr" target="#b246">[255]</ref> developed a stochastic gradient descent model for mask optimization that showed promising results in robust mask production. <ref type="bibr">Luo et al. [256]</ref> proposed an SVM-based layout retargeting method for ILT for fast convergence. A solution to ILT was achieved through a hybrid approach by combining physicsbased feature maps <ref type="bibr" target="#b249">[257]</ref> with image space information as model inputs to DCNN (deep CNN) <ref type="bibr">[258]</ref>.</p><p>SRAFSs are small rectangular patterns on a mask that assist in printing target patterns; they are not printed even though they are on the mask. The process of SRAF generation is similar to OPC and is computationally expensive. Recently, ML was applied to SRAF generation. Xu et al. <ref type="bibr" target="#b252">[259]</ref> demonstrated an SRAF generation technique with supervised-learning data for the first time. In their model, features are extracted using CCAS and compacted to reduce training data size. Logistic regression and SVM models were employed for training and testing. Instead of using binary classification models, the author uses the models as probability maxima. SRAFs are inserted at the grids with the probability maxima. This model shows a drastic speedup in computation with less error. Shim et al. <ref type="bibr" target="#b255">[260]</ref> used decision trees and logistic regression for SRAF generation, which showed a 10√ó improvement in runtime.</p><p>Etching and mask synthesis are performed simultaneously. Recently, ML has been used to predict the etch bias (over-etched or under-etched). ANNs <ref type="bibr" target="#b257">[261,</ref><ref type="bibr" target="#b258">262,</ref><ref type="bibr" target="#b260">263]</ref> have been used to predict the etch proximity correction to compensate for the etch bias, yielding better accuracy than traditional methods.</p><p>Although these ML models achieve high accuracy, they require a large amount of data for training. In the field of lithography, where the technology shrinks very rapidly, and old data cannot be used for the new models, data generation is a very laborious task. One of the solutions to this problem is to use transfer learning, <ref type="bibr" target="#b261">[264]</ref> which takes the data generated through old technology nodes and information about the evolution of nodes, e.  GANs <ref type="bibr" target="#b52">[53]</ref> are one of the hottest prospects in deep learning. Figure <ref type="figure" target="#fig_11">11</ref> shows the general design of the primary optimization flow of a generative adversarial network. It contains two networks interacting with each other. The first one is called the "generator" and takes random vectors as input and generates samples as close to the true dataset distribution as possible. The second one is called the "discriminator" and attempts to distinguish the true dataset from the generated samples. At convergence, ideally, the generator is expected to generate samples with the same distribution as the true dataset. This technique was exploited in lithography modeling. GANs were used for OPC where intermediate ILT results initialize the generator; this improves the training process, allowing the network to produce an improved mask <ref type="bibr" target="#b262">[265]</ref>. In <ref type="bibr" target="#b263">[266]</ref>, CGAN was used for the generation of SRAF. Conditional GAN is an extension of GAN, where the generator and discriminator are conditioned on some auxiliary information, such as class labels or data, from other modalities. A new technique for data preparation, i.e., a novel multichannel heatmap encoding/decoding scheme that maps layouts to images suitable for CGAN training while preserving the layout details, was also proposed here. This model achieves a 14√ó reduction in computation costs compared to state-of-the-art ML techniques. LithoGAN <ref type="bibr" target="#b264">[267]</ref> is an endto-end lithography modeling approach where the mask pattern is directly mapped to the resist pattern. Here, a CGAN is used to predict the shape of the resist pattern, and a CNN is used to determine the center location of the resist pattern. This technique overcomes the laborious process of building and training a model for each stage, resulting in a reduction in computation time of approximately 190 times compared to other ML techniques.</p><p>Different OPC engines work on different design patterns, each of which has advantages and disadvantages. Compared to the model-based OPC, ILTs generally promise good mask printability owing to their relatively large solution space. However, this conclusion only sometimes holds as ILTs need to solve a highly non-convex optimization problem, which is occasionally challenging to converge. GAN yields good results; however, it is difficult to train for some patterns. To overcome these challenges, Yang et al. <ref type="bibr" target="#b265">[268]</ref> proposed a heterogeneous OPC flow, where a deterministic ML model decides the appropriate OPC engine for a given pattern, taking advantage of both ILT and model-based OPC with negligible overhead. They designed a classification model with a task-aware loss function to capture the design characteristics better and achieve their objectives. Yang et al. [269] also proposed an active-learning-based layout pattern sampling and HD flow for effective, optimized pattern selection. The experiments show that the proposed flow significantly reduces the lithography simulation overhead with satisfactory detection accuracy.</p><p>E-beam lithography is another prominent patterning method to electronically transfer the layouts onto the wafer. Non-uniformities caused by parallel e-beam maskless lithography result in variations within the targets. Scatterometry measures the defects caused by simulated dose variations in patterned multi-beam maskless lithography. An ML-based scatterometry to quantify critical dimension (measured parameter for variation detection) and sensitivity analysis in detecting beam defects is proposed in <ref type="bibr" target="#b268">[270]</ref>. A fast inline EUV resist characterization using scatterometry in conjunction with machine learning algorithms is presented in <ref type="bibr" target="#b269">[271]</ref>.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head n="9.1.2.">At Mask Verification</head><p>Due to complicated design rules and various RETs such as OPC and SRAF, there may still be many lithographic hotspots that may cause opens, shorts, and reductions in yield (Fig. <ref type="figure" target="#fig_12">12</ref>). Therefore, detecting and removing these hotspots are critical for achieving a high yield. Traditionally, pattern-matching techniques are widely used in HD. Hotspot patterns are stored in a predefined library, and given a new testing pattern; a hotspot is detected if it can be matched to the existing patterns. This technique is accurate for alreadyknown hotspot patterns but does not work well for new, unknown patterns. ML-based approaches show better accuracy for both seen and unseen patterns.</p><p>Early ML usage in lithography HD included classifiers such as simple NNs (including ANNs) <ref type="bibr" target="#b270">[272,</ref><ref type="bibr" target="#b271">273]</ref>, which detect hotspots from given patterns. Clustering algorithms were also extensively used, <ref type="bibr" target="#b272">[274,</ref><ref type="bibr" target="#b273">275]</ref>, where a large dataset of hotspots is divided into multiple classes using these algorithms, and pattern-matching techniques are used for the detection of new hotspots. As the detected hotspots in the same class share similar geometric shapes, it is expected that they can be fixed using a standard fixing solution. False alarms are a critical issue in HD in many ML methods. Researchers have been attempting to overcome this challenge. Ding et al. <ref type="bibr" target="#b274">[276]</ref> attempted to successfully refine the SVM and ANN classifiers to identify the hotspot patterns more accurately Topological classification is another method where feedback learning is employed to reduce false alarms. Yu et al. <ref type="bibr" target="#b275">[277]</ref> classified the already-known hotspots and non-hotspot patterns into clusters according to the topologies in their core regions. Subsequently, they extracted critical features and constructed an SVM kernel with multiple feedback learning from the mispredicted non-hotspots. Combining different ML techniques yields better outcomes most times. Ding et al. <ref type="bibr" target="#b276">[278]</ref> proposed a new algorithm that combines ML and pattern matching, and Matsunawa et al. <ref type="bibr" target="#b277">[279]</ref> used the AdaBoost classifier; both approaches resulted in a significant reduction in false alarms and outperformed many other ML techniques. Semi-supervised learning <ref type="bibr" target="#b278">[280]</ref> is also being used for detection; it leverages both labeled and unlabeled data, thereby reducing the dependence on labeled training data. It is advantageous as obtaining labeled hotspot regions is considerably more difficult. This method combines Classification and Clustering, creating a multitasking network that groups the unlabeled data with labeled data and then uses them for learning. It reduces the pre-processing time and amount of labeled training data required.</p><p>CNNs are a widely used NN technique in image processing, classification, etc. HD is very similar to image classification; CNNs <ref type="bibr" target="#b279">[281,</ref><ref type="bibr" target="#b280">282]</ref> have recently been used in this field, yielding better accuracy than other state-of-the-art ML approaches. Pooling layers are one of the building blocks of CNNs. These layers reduce the number of parameters and computation steps in the network by extracting the statistical summary of the local regions of the previous layer, thereby reducing the feature map dimension and drastically lowering the sensitivity of the NN to small changes. However, in the HD process, these layers may ignore small edge displacements and turn them into non-hotspot regions. Yang et al. <ref type="bibr" target="#b281">[283]</ref> proposed a pooling-free CNN architecture that overcomes this defect, yielding increased accuracy. Online learning is another method in ML where the model is trained and updated with new data that is fed over time to build the predictor for future data. This method can adapt over time and works well with new models; thus, it can be used in HD. Although CNN has the potential to perform well in HD, hotspot patterns are always minorities in the VLSI mask design as less number of patterns are available for training, resulting in an imbalanced training data set; this results in a model with high false negatives.</p><p>Yang et al. <ref type="bibr" target="#b282">[284]</ref> attempted to apply minority up-sampling and random-mirror flipping before training the network and achieved better performance than state-of-the-art hotspot detectors. In this pre-processing technique, the training dataset is first augmented with a mirror-flipped, 180¬∞-rotated version of the original layout clips, followed by up-sampling. In this technique, overfitting can be reduced through random mirroring. Zhang et al. <ref type="bibr" target="#b283">[285]</ref> built an online learning model with a novel critical feature extraction technique. They constructed an ensemble classifier using smooth boosting and modified Naive Bayes. Their technique outperformed state-of-the-art methods in terms of accuracy and false alarms. Subsequently, they extended this technique to online learning, which yielded even better performance. Ye <ref type="bibr" target="#b284">[286]</ref> proposed litho-GPA, a Gaussian process assurance (confidence value), provided along with each prediction. The framework also incorporated a set of weak classifiers and active data sampling for learning, reducing the amount of training data and computations required.</p><p>Park et al. <ref type="bibr" target="#b285">[287]</ref> propose an SVM model trained with lithographic information that detects pinching and bridging hotspots during mask transferring to wafer. They further incorporate domain knowledge of lithographic information in the SVM kernel to accomplish an accurate decision function to classify them into four categorieshorizontal bridging (HB), vertical bridging (VB), horizontal pinching (HP), and vertical pinching (VP). A hybrid pattern matching-SVM classifier for HD is presented in <ref type="bibr" target="#b286">[288]</ref>. CNN-based HD is proposed in <ref type="bibr" target="#b287">[289,</ref><ref type="bibr" target="#b288">290]</ref>. The framework in <ref type="bibr" target="#b288">[290]</ref> also has a transfer learning scheme to reduce the training sample requirement for modeling HD at a more advanced node. A modified DNN by replacing pooling layers with convolution layers for HD is proposed in <ref type="bibr" target="#b289">[291]</ref>. They applied hotspot folding, rotating, and mirror-flipping for highly imbalanced datasets to maximize the training samples. Addressing the challenge of an imbalanced dataset in HD, <ref type="bibr" target="#b290">[292]</ref> propose a dataset sampling technique based on autoencoders. The autoencoders identify latent data features that can reconstruct the input patterns, which are then grouped using Density-based spatial clustering of applications with noise (DBSCAN). These clustered patterns are sampled to reduce the training set size. An automatic layout generation tool that can synthesize different layout patterns given a set of design rules is proposed in <ref type="bibr" target="#b291">[293]</ref>. The tool supports via and unidirectional metal layer generation. It's robustness in HD is tested using state-of-the-art ML models.</p><p>SONR (state of nature reduction) <ref type="bibr" target="#b292">[294]</ref>, a semi-supervised feature vector-based ML tool for lithographic HD at different stages and cross products based on known hotspots, is a fast and effective method to optimize OPC verification flow and improve manufacturing yield. The proposed workflow is available as Mentor's Calibre SONR tool. <ref type="bibr" target="#b293">[295]</ref> demonstrates an HD case study based on ADAPT, a framework for the fast migration of machine learning models across different IC technologies. It is an unsupervised Bayesian approach to significantly reduce model cost and provide customized learning with fewer data techniques and labeling strategies. An ML-based color defect detection for after develop inspections in lithography exhibited more sensitivity and specificity in a trial comparison against the reference method <ref type="bibr" target="#b294">[296,</ref><ref type="bibr" target="#b295">297]</ref>.</p><p>Automation in SEM (scanning electron microscope) image pre-processing using dimensionality reduction and feature detection dramatically reduces the computation time of lithography patterning <ref type="bibr" target="#b296">[298]</ref>. A framework combining ML models for automatically mining lithographic hotspots from massive SEM images detects hard defects such as bridging and necking and soft defects such as scumming that are hard to detect by manual inspection <ref type="bibr" target="#b297">[299]</ref>. However, they propose manual inspection on top of their framework for the final decision on the detected hotspots. The solution proposed could reduce the workload to a large extent compared with the traditional way. Recently, many researchers have been searching for efficient solutions beyond ML <ref type="bibr" target="#b298">[300,</ref><ref type="bibr" target="#b299">301]</ref>. A circuit-based hybrid quantum-classical machine learning using variational quantum layers for lithography HD from SEM images is proposed in <ref type="bibr" target="#b298">[300]</ref>. The hybrid approach adds quantum circuits to the conventional CNN for enhanced performance. Quantum computing simulation has been performed with CuQuantum, an Nvidia software development kit with optimized libraries and tools for accelerating quantum computing workflows. Virtual metrology model using CNNs to predict the overlay errors of the photo-lithography process <ref type="bibr" target="#b299">[301]</ref>.</p><p>Layout patterns play an essential role as resources for flows of various DFM that we have already discussed. However, VLSI layout pattern libraries are not readily available due to the long and iterative technology life cycle, which can slow down the technology node development. However, significant effort has been devoted to enlarging existing libraries by exploiting existing patterns, including flipping, rotating, and using a random generator. These methods are coupled with complex manuals for guidance and hardly increase the layout diversity owing to their deterministic strategy. To address these problems, Zhang et al. <ref type="bibr" target="#b300">[302]</ref> proposed a pattern generation and legalization framework comprising two learning-based modules for pattern topology generation and design rule legalization. In the generation stage, a variational convolutional autoencoder (VCAE) <ref type="bibr" target="#b301">[303]</ref> is designed to efficiently generate realistic pattern topologies via Gaussian perturbation. For the legalization stage, a CGAN <ref type="bibr" target="#b302">[304]</ref> model is used to transform the generated samples from blurry patterns to smooth ones, significantly reducing the DRC violation risks. Based on an adversarial autoencoder, a pattern style detection tool is designed to examine the pattern styles and filter out unrealistic generated patterns. A novel confidence-aware deep learning model for postfabrication wafer map defect is proposed in <ref type="bibr" target="#b303">[305]</ref>. The experiment results on industrial wafer datasets demonstrate superior accuracy compared to the traditional approach. The paper also discusses the scope of DL-based approaches for manufacturing and yield in the near future.</p><p>Evidently, ML is no longer a novelty in chip fabrication. Chip manufacturers will continue to leverage the technology as it matures. ML provides solutions to many problems in lithography. However, unlike areas such as image processing, where a large amount of data is available, it is difficult and expensive to obtain enough data in VLSI design for training robust and accurate models. Therefore, developing techniques for improving modeling accuracy with a relaxed demand for big data is critical to promote the widespread adoption of ML.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head n="9.2.">Reliability Analysis</head><p>Over the last few decades, shrinking CMOS geometries have increased manufacturing defect levels and on-chip fault rates. Increased fault rates have considerably impacted the performance and reliability of circuits. The multiplied fault rates have necessitated an accurate and robust reliability analysis. The fundamental reliability analysis evaluates logic circuit errors due to hot-carrier insertion, electro-migration, NBTI (negative-bias temperature instability), and electrostatic ejection. Reliability engineers focus on correcting the functionality and enhancing the circuit's lifetime.</p><p>Precise reliability analysis involves numerous mathematical equations. However, mathematical equations fall apart due to the complexity involved in the reliability estimation of large circuits with millions of gates. Reliability engineers have worked on MC simulations, which are rigorous and time-consuming. Therefore, the evolution of ML has aided engineers in developing exhaustive and rapid reliability analysis algorithms. Patel et al. <ref type="bibr" target="#b304">[306]</ref> and Krishnaswamy et al. <ref type="bibr" target="#b305">[307]</ref> developed probabilistic transfer matrices, which perform simultaneous analyses over all the possible I/O combinations. The major limitation of the method is the large memory requirement for the matrices. Choudhury et al. <ref type="bibr" target="#b306">[308]</ref> recommended algorithms for reliability analysis based on a single pass, observability, and a max-k gate. The methods are precise for PVT and aging-related degradation. Beg et al. <ref type="bibr" target="#b307">[309]</ref> presented an NN-based nanocircuit reliability estimation method as an alternative to traditional mathematical methods. This method is time efficient for the analysis of the circuits.</p><p>Circuit aging is one of the essential concerns in the nanometer regime in designing future reliable ICs. Several operating conditions, such as temperature, voltage bias, and process parameters, influence the performance degradation of the IC. NBTI is a significant phenomenon occurring at present and future technology nodes and contributes significantly to the performance degradation of an IC due to aging. It shifts the threshold voltage during the lifetime, degrades the device drive current, and degrades the device performance. It is necessary to evaluate the impact of NBTI on the performance of a circuit under stress early in the design phase to incorporate appropriate design solutions. Many researchers have contributed to the NBTI estimation early in the design phase through ML algorithms.</p><p>Karmi et al. <ref type="bibr" target="#b308">[310]</ref> proposed an aging prognosis approach based on nonlinear regression models that map circuit operating conditions to critical path delay estimation. The approach also considered the effects due to process variations. The experiments showed that the impact of IC aging on critical path delays could be accurately estimated through nonlinear regression models. Such modeling facilitates the implementation of preventive actions before the circuit experiences aging-related malfunctions. A gate-level timing prediction under dynamic on-chip variations is proposed in <ref type="bibr" target="#b309">[311]</ref>. The high-dimensional features added to the statistical timing analysis for modeling the NBTI increase with increasing circuit complexity. The proposed learning-based approach efficiently captures these high-dimensional correlations and estimates the NBTI-induced delay degradation, with a maximum absolute error of 4% across all the designs. SVR and random forest models were applied to the timing estimation. Analysis and estimation of the impact of NBTIinduced variations at multi-gate transistors in digital circuits are becoming highly challenging <ref type="bibr" target="#b310">[312]</ref>. A quick and accurate estimation of process variation impact and device aging on the delay of any path within a circuit is possible through GNNs <ref type="bibr" target="#b311">[313]</ref>.</p><p>Electro-migration is another concern successfully addressed by various AI strategies. A new data-driven learningbased approach for fast 2D analysis of electric potential and electric fields based on DNNs is proposed in <ref type="bibr" target="#b312">[314]</ref>. As an extension, Lamichhane et al. <ref type="bibr" target="#b313">[315]</ref> proposed an imagegenerative learning framework for electrostatic analysis for VLSI dielectric aging estimation. It speeds up the analysis compared to the conventional numerical method, COSMOL. Compared to the similar CNN-based method, the proposed GAN-based approach gives 1.54x more speedup with around similar accuracy.</p><p>Reliability analysis and failure prediction of 3D ICs has gained considerable attention over the past few years. A study on the 3D X-ray tomographic images combined with AI deep learning based on a CNN for non-destructive analysis of solder interconnects demonstrates an accuracy of 89.9% in predicting the interconnect operational faults of solder joints of 3D ICs <ref type="bibr" target="#b314">[316]</ref>. Adaptive lifetime prediction techniques (ADLPT) that minimize redundant prediction operations in 3D NAND flash memories by exploiting reliability variation are presented in <ref type="bibr" target="#b315">[317]</ref>.</p><p>Kundu et al. <ref type="bibr" target="#b316">[318]</ref> confer the reliability issues of different AI/ML hardware. The paper explores and analyzes the impact of DRAM faults on the performance of the DNN accelerator by implementing MLP on MNIST datasets. Further, they discussed the impact of the circuit and transistorlevel hazards such as PVT variations, runtime power supply voltage noise and droop, circuit aging, and radiation-induced soft errors on AI/ML accelerator performance. The accuracy impact on MAC units due to these hazards has been estimated. The paper also highlights the reliability issues of neuromorphic hardware and proposes RENEU, a reliabilityoriented approach to map machine learning applications to it.</p><p>The ever-growing circuit complexity is also raising concerns about hardware security. ML can aid in detecting hardware attacks and could take necessary counter-attacks with suitable design <ref type="bibr" target="#b317">[319]</ref>. Hardware assurance and verification in manufactured ICs are also important to identify hardware Trojans. Manual verification to identify such security threats is becoming challenging at the present scale of circuit design. Addressing these issues, <ref type="bibr" target="#b318">[320]</ref> proposed CNN-based arithmetic circuit classification, taking the image generated from a circuit's conjunctive normal form description. However, the structural information of circuits is difficult to capture in the CNN framework. Resolving it, <ref type="bibr" target="#b319">[321]</ref> proposes a GNN framework for ASIC circuit netlist recognition, which classifies circuits according to their structural similarity. Case studies on four designs of adder circuits exhibit 98.3% accuracy. Several environmental, performance and process-related embedded instruments (EI) are present in an SoC with a JTAG interface. The EI data is systemati-cally collected over time and analyzed using PCA (principal component analysis) and a power-law-based degradation model to predict the remaining valid lifetime of an SoC <ref type="bibr" target="#b320">[322]</ref>. Liakos et al. <ref type="bibr" target="#b321">[323]</ref> proposed hardware trojan learning analysis (ATLAS) that identifies hardware trojan-infected circuits using a gradient boosting model on data from the gate-level netlists phase. The feature extraction was based on the area and power analysis from Synopsis Design Compiler NXT industrial tool. ATLAS model was trained and tested on all circuits available in the Trust-HUB benchmark suite. The experimental results show that the classification performance is better than the existing models. In <ref type="bibr" target="#b322">[324]</ref>, GNNs are proposed for reverse engineering of gate-level netlists without manual intervention or post-processing. The experimental results on EPFL benchmarks <ref type="bibr" target="#b323">[325]</ref>, the ISCAS-85 benchmarks, and the 74X series benchmark show an average accuracy of 98.82% in terms of mapping individual gates to modules.</p><p>Numerical methods and MC simulations, which reliability engineers widely use, have memory and timing constraint bottlenecks. The NNs and Bayesian-statistical models are exhaustive and consume less memory. Recently, hyperdimensional computing, an emerging alternative to ML, has been proposed to address the circuit reliability issues <ref type="bibr" target="#b324">[326]</ref>. The experiments to estimate transistor electrical characteristics and manufacturing variability on industrial 14nm FinFET Intel instruments demonstrate 4x smaller error with 20x fewer training samples. Thus, ML and more advanced models will play a significant role in reliability estimation in the future.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head n="9.3.">Yield Estimation and Management</head><p>Many complex and interrelated components during the manufacturing process affect the yield of an IC. Yield learning and optimization are critical for advanced IC design and manufacturing. A yield prediction model is necessary to precisely evaluate the productivity of new wafer maps because the yield is directly related to the productivity and the design of the wafer map affects the yield <ref type="bibr" target="#b325">[327]</ref>. Many statistical approaches <ref type="bibr" target="#b326">[328,</ref><ref type="bibr" target="#b327">329]</ref> for yield modeling and optimization have been proposed since the 1980s; however, with the uncertainty in nanoscale fabrication and the growing complexity of the process, large volumes of data are being generated daily, traditional approaches have limits in extracting the full benefits of the data. Even the most complex sophisticated process results in poor exploitation of data. AI/ML could aid in continuous quality improvement in a large and complex process.</p><p>Cycle time(CT) is one of the critical performance measures of the semiconductor production line. It is a mandate to understand the key factors influencing CT for its effective reduction and yield enhancement. A data-driven approach to predict the CT understanding the key factors influencing it is proposed in <ref type="bibr" target="#b328">[330,</ref><ref type="bibr" target="#b329">331]</ref>. The approach of data mining and ML can be used for analyzing the extracted information and knowledge from different stages of manufacturing for troubleshooting and defect diagnosis, which decreases the turnaround time. Learning approaches are proposed in <ref type="bibr" target="#b330">[332]</ref> for yield enhancement. A backend final test yield prediction at the wafer fabrication stage using a Gaussian Mixture Models (GMM) clustering approach through a weighted ensembled regressor is proposed in <ref type="bibr" target="#b331">[333]</ref>. Yield prediction at an early stage helps in cost reduction and quality control. However, there are some limitations to GMM -sensitive to initial guesses of parameters and high chances of getting stuck at the local minimum. As an extension to this, <ref type="bibr" target="#b332">[334]</ref> propose a final test yield optimization approach through wafer acceptance test parameters' inverse design.</p><p>Classification aids in minimizing wafer yield loss and package yield improvement by thoroughly analyzing data across fab measurements, wafer tests, and package tests <ref type="bibr" target="#b333">[335]</ref>. In <ref type="bibr" target="#b334">[336]</ref>, an ROI-based (return on investment) wafer productivity model using DNNs as a yield prediction technique and differential evolution for optimization is proposed. The DNNs are trained using geometric features of dies. A DNN approach exploits spatial relationships among positions of dies on a wafer and die-level yield variations collected from a wafer test to predict the yield for preevaluating the productivity of new wafers <ref type="bibr" target="#b325">[327]</ref>.</p><p>ML is gradually being utilized in yield prediction and optimization and is still in its early stages. There is scope for significant growth in using various ML techniques in yield enhancement.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head n="10.">AI at Testing</head><p>VLSI testing is the process of detecting possible faults in an IC after chip fabrication. It is the most critical step in the VLSI design flow. The earlier a defect is detected, the lesser the final product cost. Rule of 10 <ref type="bibr" target="#b335">[337]</ref> states that the cost of fault detection increases by order of 10 moving from one stage to the next in the IC design flow. Improving the yield is a necessity for any company; shipping defective parts can destroy a company's reputation <ref type="bibr" target="#b336">[338]</ref>. Almost 70% of the design development time and resources are spent on VLSI testing. Different stages of the design flow involve different testing procedures. Broadly different levels of testing are functional verification testing, acceptance testing, manufacturing testing, wafer level testing, packaging level testing, and so on <ref type="bibr" target="#b337">[339]</ref>. We highlight the significant areas of testing that has AI/ML contributions.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head n="10.1.">Functional Verification</head><p>Functional verification is verifying that a design conforms to its specifications. A set of input vectors is provided to the CUT (circuit under test), and its output is compared to the golden output of the specification for checking the possibility of faults. Functional verification <ref type="bibr" target="#b338">[340]</ref> is very difficult because of the sheer volume of possible test cases, even in a simple design. Manufacturers generally employ a random test pattern generator <ref type="bibr" target="#b339">[341]</ref>, which provides significant fault coverage; however, it may only cover some of the faults and has a very long runtime. ML is being used to predict the best test set to achieve the maximum fault coverage with a minimum number of test vectors. In <ref type="bibr" target="#b340">[342]</ref>, the nearest neighbor algorithm was used to generate efficient patterns for BIST (built-in self-test) test pattern generation, improving the fault coverage. This algorithm detects random pattern-resistant faults and produces test patterns directed toward them. Bayesian networks were used <ref type="bibr" target="#b341">[343,</ref><ref type="bibr" target="#b342">344]</ref> to predict the test pattern set. A Bayesian network is a graphical representation of the joint probability distribution for a set of variables. The Bayesian network model describes the relations between the test directives and coverage space and is used to achieve the required test patterns for a given coverage area. It was further enhanced by clustering the coverage events and working on them as a group. Hughes et al. <ref type="bibr" target="#b343">[345]</ref> proposed an ML approach for functional verification, where a NN model is used with RL to track the coverage results of a simulation and, after that, to generate a set of verification input data recommendations, which will increase the probability of hitting functional coverage statements and identifying hard-to-hit faults while adjusting itself.</p><p>The initial stage of the CUT greatly impacts the time taken and the ability of stimuli generators to generate the requested stimuli successfully. Some initial states can lead to poor fault coverage, resulting in faulty products. Bayesian networks are employed to automatically and approximately identify the region of favorable initial states; however, they require a certain level of human guidance to select one of the initial states <ref type="bibr" target="#b344">[346]</ref>. Identification of power-risky test patterns is also essential, as excessive test power can lead to failure due to IR drop and noise. However, simulation of all the patterns is impossible due to the long runtime. Thus, the pre-selection and creation of a subset of patterns are crucial. Dhotre et al. <ref type="bibr" target="#b345">[347]</ref> proposed a transient power activity metric to identify potentially power-risky patterns. The method uses the layout and power information to rank the patterns approximately according to their power dissipation and subsequently uses a K-means clustering to cluster all the instances with concentrated high switching activity.</p><p>The application of ML can be extended to delay test measurements as well. Wang et al. <ref type="bibr" target="#b346">[348,</ref><ref type="bibr" target="#b347">349]</ref> proposed models for ùêπ ùëöùëéùë• prediction based on the results of structural delay test measurements to determine the optimum conditions for improving the correlation between the golden reference and potential low-cost alternative for measuring the performance variability of the chip design. The performance and robustness of the proposed methodology with a new dataset pruning method, called "conformity check," is demonstrated on a high-performance microprocessor design using KNN, least-squares fit, ridge regression, SVR, and Gaussian process regression (GPR) models. GPR has proven effective in achieving accurate functional and system ùêπ ùëöùëéùë• prediction.</p><p>In <ref type="bibr" target="#b348">[350]</ref>, an explainable ML approach called Sentences in Feature Subsets (SiFS) for test point insertion (TPI) is proposed. The proposed ML methodology can also apply to human-readable classification in EDA. An ANN-guided ATPG (automatic test pattern generation) <ref type="bibr" target="#b349">[351,</ref><ref type="bibr" target="#b350">352]</ref> proposed in the recent past reduces the backtracks for PODEM and improves the backtraces, particularly in reconvergent fault-free circuits with reduced CPU time. The training parameters include input-output distances and testability values from cop (controllability and observability program) for signal nodes. Unifying ANN for ATPG incurs a onetime cost, after which ML imparted to ATPG can have longterm benefits. Design2Vec, a deep architecture that learns representations of RTL syntax and semantic abstractions of hardware designs using a GNN, is proposed in <ref type="bibr" target="#b351">[353]</ref>. These representations are applied to several tasks within verification, such as test point coverage and new test generation to cover desired points. Pattern identification and reordering method are presented in <ref type="bibr" target="#b352">[354]</ref>. An ML algorithm was used to select the most effective test patterns, and then an optimal pattern sequence was determined using the weighted SVMRANK (SVM Rank classification) algorithm. Experiments show time-saving of 3.89 times at the expense of 2% prediction accuracy. In <ref type="bibr" target="#b353">[355]</ref>, a KNN method is proposed to divide the test patterns into valid and invalid patterns and then use only valid patterns to reduce the test time. Experiments show that compared to the traditional method; this methodology reduces the test time by 1.75 times. Chen et al. proposed an RL-based test program generation technique for transition delay fault (TDF) detection <ref type="bibr" target="#b354">[356]</ref>.</p><p>Even though ML has shown significant progress and promise for functional verification, more is needed to perfect accuracy and human intervention. Intelligent data collection procedures and a novel feature extraction scheme with should be inducted into CAD tools as initial steps for IC testing to become fully automated.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head n="10.2.">Fault Diagnosis</head><p>After functional verification, the following test procedure identifies the fault location and type, called fault diagnosis. Traditionally, this step is not fully automated, and the engineer's experience and intuition play a part in developing the test strategies. At present, digital circuits and systems are almost fully automated and have been extensively explored. In contrast, analog circuits are more difficult to diagnose; over the last few years, extensive research on analog fault diagnosis has been conducted, and many ML models have been reported. Most of these models focus on obtaining the output response of a circuit for the test pattern; different pre-processing techniques are applied, bore applying this data as input to the ML model, which attempts to classify the fault. In <ref type="bibr" target="#b355">[357]</ref>, the Fourier harmonic components of the CUT response are simulated from a sinusoidal input signal and supplied to a two-layer MLP, which attempts to identify the fault. Additionally, a selection criterion for determining the best components that describe the circuit behavior under fault-free (nominal) and fault situations is used and provided as input to a NN <ref type="bibr" target="#b356">[358]</ref>. The NN, along with clustering, classifies the faults into a fault dictionary.</p><p>In <ref type="bibr" target="#b357">[359]</ref>, wavelet transform along with PCA was used as a pre-processing technique to extract the optimal number of features from the circuit node voltages. A two-layer NN was trained on these features to the probability of input features belonging to different fault classes. This model yields a 95%-98% accuracy on nonlinear circuits. It was improved in <ref type="bibr" target="#b358">[360]</ref> by dividing the circuit successively into modules. At each stage of module subdivision, a NN is trained to determine the sub-module that inherits the fault of interest from the parent module. It led to an increase in the training efficiency of the NN, resulting in 100% accuracy in the classification. A novel anomaly detection technique <ref type="bibr" target="#b359">[361]</ref> for post-silicon bug diagnosis was proposed to detect aberrant behaviors or anomalies and identify a bug's time and location. This algorithm comprises two stages. In the first stage, it collects data online by running multiple executions of the same test on the post-silicon platform, after which it records compact measurements of the signal activity. In the second stage, it analyzes the data offline. The authors measured the amount of time the signal's value was one during the time step and applied ML to the measurements to locate the bug. The fundamental goal of testing is to determine the defects' root causes and eliminate them.</p><p>Automatic defect classification, which has existed for several years, has been revolutionized by ML in terms of speed and accuracy, although ML-based defect analysis is still not ideal for industrial standards. Much focus is needed on automated defect analysis to locate the root cause of the defect.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head n="10.3.">Scan Chain Diagnosis</head><p>Scan chain structures are widely used in VLSI circuits under design for testing. They increase the fault coverage and diagnosability by enhancing the controllability and observability of the digital circuit logic <ref type="bibr" target="#b360">[362]</ref>. Figure <ref type="figure" target="#fig_13">13</ref> shows the design of a preliminary scan chain. During normal circuit operation, these structures function like a regular flip-flop, and during testing, they shift and capture data at intermediate nodes, aiding the identification of the fault location. However, the circuit cannot be tested if a fault occurs in the scan chain. Therefore, scan chain diagnosis is very crucial. Traditionally, many special-tester-based and hardware-based diagnostic techniques were used. Although they provide high accuracy, they are computationally expensive and timeconsuming. Recently, software-based diagnostic methods have attracted significant attention; however, these methods do not provide satisfactory results. ML is widely used in scan chain diagnosis to achieve sufficient resolution and accuracy.</p><p>An unsupervised-learning model was proposed <ref type="bibr" target="#b361">[363]</ref>, where a Bayesian model was employed for diagnosis. The failing probabilities of each scan cell were supplied as input to the model, which partitioned the scan cells into multiple clusters. After that, the defective scan cell is found at the boundaries of adjacent clusters. This model yielded 100% accuracy for both permanent and intermittent faults, although only for single stuck-at faults. ANNs have come into use recently, providing sufficient resolution and accuracy. For example, in <ref type="bibr" target="#b362">[364]</ref>, a coarse global neural network was used to select several suspected scan cells (affine group) from all the scan-chain cells, and a refined local neural network to identify the final suspected scan cell in the affine group. This successively refined focus increased the resolution and accuracy but significantly increased the training time due to multiple networks. A two-stage NN model was proposed to identify the exact location of a stuck-at-fault and transition fault in <ref type="bibr" target="#b363">[365]</ref>. The 1st stage ANN trained with entire scan data with all faults predicts a scan window with successive candidates. The 2nd stage ANN analyzes the fail data locally to identify the exact fault location. Liu et al. proposed RF classification to predict test chip design exploration synthesis outcomes <ref type="bibr" target="#b364">[366]</ref>. In <ref type="bibr" target="#b365">[367]</ref>, a DTbased screening method is proposed to predict unreliable dies that would fail the HTOL (high-temperature operating life) test <ref type="bibr" target="#b365">[367]</ref>. The HTOL test is a popular test to determine the device's intrinsic reliability and predict the device's longterm failure rate and lifetime of the device <ref type="bibr" target="#b366">[368]</ref>. SVM and autoencoder-based early stage system level testing (SLT) failure estimation reduces the testing cost by 40% with a minor impact on defective parts per million (DPPM) <ref type="bibr" target="#b367">[369]</ref>. In addition, adaptive test methods that analyze the failing data and test logs, dynamically reorder the test patterns and adjust the testing process bring down the testing cost by several orders <ref type="bibr" target="#b368">[370,</ref><ref type="bibr" target="#b369">371]</ref>.</p><p>The state-of-the-art DL for IC test (GCNs (Graph Convolutional Networks) and ANNs in particular) is discussed in <ref type="bibr" target="#b370">[372]</ref>. The work systematically investigates the robustness of ML metrics and models in the context of IC testing and highlights the opportunities and challenges in adopting them. A novel physics-informed neural network (PINN) to model electrostatic problems for VLSI modeling applications achieves an error rate of 9.3% in electric potential estimation without labeled data and yields 5.7% error with the assistance of a limited number of coarse labeling data <ref type="bibr" target="#b371">[373]</ref>. The paper also highlights the implementation of ML models for data exploration for IC testing and reliability analysis. In a survey of ML applications on analog and digital IC testing, significant challenges and opportunities are presented <ref type="bibr" target="#b372">[374]</ref>.</p><p>We observe that deep NNs, GNNs in particular and Bayesian networks are the most suitable approaches to act as an alternative to various laborious manual testing procedures.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head n="11.">Sources of Training data for AI/ML-VLSI</head><p>The techniques of AI/ML would aid in solving many challenges in the IC industry. Nevertheless, the limited data availability for training the necessary algorithms is a known difficulty in VLSI domain. Although there is a plethora of tools for designing, manufacturing, and testing VLSI circuits, a systematical way of capturing relevant and sufficient data for training AI/ML algorithms still needs to be solved. A structured methodology for automated data capture across different design levels needs to be incorporated into the IC design flow to resolve the challenge of data scarcity to a certain extent.</p><p>This section presents a brief on sources of training data explored and implemented in literature for future research interest (Fig. <ref type="figure" target="#fig_14">14</ref>). SIS is an interactive tool for synthesizing and optimizing sequential circuits that produces an optimized netlist in the target technology <ref type="bibr" target="#b373">[375]</ref>. Benchmark circuits to analyze hardware security are available at Trust-HUB <ref type="bibr" target="#b374">[376]</ref>. The research community utilized EDA tools from Cadence, Synopsys, and Mentor Graphics, while ISCAS and ISPD benchmarks were used by many to generate training datasets and for testing/model validation.</p></div>
<div xmlns="http://www.tei-c.org/ns/1.0"><head n="12.">Challenges and Opportunities for AI/ML in VLSI</head><p>The dimensions of devices are decreasing; however, as we approach atomic dimensions, many aspects of their performance deteriorate, e.g., leakage increases (particularly in the sub-threshold region), gain decreases, and sensitivity to fluctuations in manufacturing processes increase drastically <ref type="bibr" target="#b6">[7]</ref>. This results in less reliability and yield. The growing process variability and environmental sources of variation in nanometer technology are leading to the deterioration of the overall circuit performance. Modeling these effects based on worst-case process corners would no longer be valid as most parameters vary statistically. Moreover, many parameters exhibit complex correlations and wide variances.</p><p>Presently, the computationally efficient methods for estimating the outputs corresponding to the inputs are some of the areas attracting significant interest in the field of circuit modeling of VLSI-CAD. To maximize chip relia-bility and yield, each design in VLSI is optimally tuned to consume and dissipate low power, occupy a minimum area, and achieve high throughput. Device models coupled with circuit simulation tools significantly improve design productivity, providing insights for improving the design choices and circuit performance <ref type="bibr" target="#b6">[7]</ref>. Accurate and fast estimation techniques are required during circuit design and modeling to estimate and verify the effect of the process variations on the circuit output; this can aid the incorporation of corrective measures/methodologies to improve the yield, thereby guaranteeing the design quality. The primary challenge under process variations is to identify the dominant parameters causing the variations, estimate the relationship between the dominant parameters and the circuit performance parameters, develop models for performance evaluation, and incorporate these models into design tools. This problem is more pronounced in the nanometer regime with the increased complexity of digital design. Traditional models estimating the circuit performance comprise many parameters and have complicated equations that significantly slow the simulation speed. At the current technology nodes, there is a need for compact device models with essential capabilities of scalability and universality (i.e., the ability to support different technologies). Nevertheless, one can see many opportunities to address these challenges.</p><p>Surrogate ML/AI models provide solutions to these problems. These models forecast the device performance and can be easily extended to circuit-level and system-level design and analysis. Such models have been proposed in the literature to improve the turnaround time, and yield of ICs <ref type="bibr" target="#b90">[91,</ref><ref type="bibr" target="#b92">93]</ref>. This learning methodology can also be applied for post-layout simulation and ECO, aiding the achievement of timing closure <ref type="bibr" target="#b119">[120]</ref>. Surrogate AI/ML models offer comparable simulation rates to traditional EDA tools with reasonable accuracy. Potential risks in the advanced silicon nodes can be estimated and analyzed with prior design data using ML algorithms. These algorithms can better capture complex electrical behavior in advanced technology nodes than traditional EDA tools. The best methodologies for incorporating computationally effective AI/ML models into VLSI-CAD design tools need to be explored.</p><p>Estimation and analysis of the subsystem behavior are also crucial in IC technology. For instance, accurately estimating the subsystem power consumption of commercial smartphones is necessary for various applications in many research areas. In this regard, learning algorithms will improve the end-to-end performance, promoting a high utilization ratio and high data bandwidth <ref type="bibr" target="#b375">[377]</ref>. Memory designs on nanometer technology nodes are becoming increasingly challenging because they are the smallest devices on the chip and are thus affected the most in terms of functionality and yield. Increasing the inter-die and intra-die variabilities will exacerbate the cell-stability concerns. The AI/ML approach also increases the statistical analysis rate of memory designs. The learning strategies of AI/ML have been extended to high-level SoC designs <ref type="bibr" target="#b376">[378]</ref> in the past. <ref type="bibr">Kong and Bohr [379,</ref><ref type="bibr" target="#b378">380]</ref> discuss the survey of design challenges in the nanometer regime. A vast network of AI is employed in hardware acceleration to implement dynamic high-level digital circuits onto the hardware. High-speed VLSI hardware systems provide the necessary driving capability for AI/ML algorithms to achieve their maximum potential. Dense NNs used extensively in embedded systems, such as IoT sensors, cars, and cameras, need high classification speeds, which are possible with high-speed hardware accelerators <ref type="bibr" target="#b379">[381,</ref><ref type="bibr" target="#b380">382]</ref>. In-memory-based computing by IBM <ref type="bibr" target="#b381">[383]</ref> demonstrates how the completion speed of tasks by ML can be increased significantly with reduced power consumption. The realization of AI/ML learning algorithms in hardware reduces the learning time and increases the speed of the prediction process by many orders of magnitude. Interconnect datasets need to be built carefully with many SoC parameters, floor planning, routing constraints, and clock characteristics, creating ample design space for exploration. Current GPUs offer high acceleration rates with parallel computing facilities and superior performance for large design spaces.</p><p>Present ASIC design methodologies break down in light of the new economic and technological realities; new design methodologies are required for which the physical implementation of the design is more predictable. A database and interface, from design-to-manufacturing to effectively managing the parameter variability and increasing the data volume, must be provided <ref type="bibr" target="#b377">[379]</ref>. A paradigm shift in CAD tool research is required to manage complex functional and physical variabilities. The AI/ML algorithms can be unfolded to the CAD-tool methodologies in physical design to manage the involved complexities. Data mining approaches, such as clustering and classification, can be imbibed into VLSI partitioning, paving a new route for recognizing hidden patterns in data and predicting the relationships between the attributes that enable forecasting outcomes <ref type="bibr" target="#b382">[384]</ref>.</p><p>Similarly, learning strategies can be applied to find costeffective solutions for placement and routing <ref type="bibr" target="#b22">[23]</ref>. Reducing the design cost of an IC is the primary driving force for downscaling <ref type="bibr" target="#b383">[385]</ref>. The continued shrinkage of logic devices has brought about new challenges in chip manufacturing. It is increasingly difficult to resolve fine patterns and place them accurately on the die, particularly at sizes below 20 nm. ML techniques can be utilized in the chip-manufacturingprocess-optimized compact-patterning models in the lithography process, mask synthesis, and correction and can be extended to physical verification to validate the design's manufacturability. For automated recovery and repair and big data debugging, the challenges in chip manufacturing need to be addressed. Post-silicon validation is also possible using ML algorithms with available training data from the pre-silicon stage. The cost of testing a VLSI chip/subsystem can be reduced using AI algorithms. For instance, finding an efficient solution for rearranging the test cases using AI heuristic search algorithms can reduce power dissipation during testing <ref type="bibr" target="#b384">[386]</ref>.</p><p>Having stated that there are many critical problems, such as high variability and deteriorated reliability, a wide variety of AI and ML approaches -supervised/unsupervised/semisupervised learning; NNs, MLP structures <ref type="bibr" target="#b385">[387]</ref>, <ref type="bibr" target="#b42">[43]</ref>, <ref type="bibr" target="#b58">[59]</ref> -CNNs and deep learning <ref type="bibr" target="#b386">[388]</ref>, provide opportunities to solve the numerous problems and challenges in the field of VLSI design. There is a trade-off between selecting suitable algorithms and architectures with available training data and other model constraints. Fitting these new techniques in the classical flow of VLSI is another big challenge. Another issue is the availability of standardized, licensed ML algorithms with a thorough debugging facility. High-yielding implementations are achievable by critically channeling ML designers' domain knowledge with CAD designers.</p><p>The availability of limited training data can be maximally solved if the data flow across the design cycle can be effectively captured and explored. The chip designing industries should understand the importance of systematic generation, the capture of data, the incorporation of distributed bid data systems for chip workflows, and datadriven optimizations to accelerate the quality, cost, and time of results <ref type="bibr" target="#b387">[389]</ref>. It could be beneficial to have benchmark datasets for AI/ML training for future research and automated IC design flow development. To address the dearth of training data, the critical challenge for employing AI/ML, standardized statistical training data for circuit modeling should be developed. Such open-source contributions in the VLSI community help to address the challenges more effectively. Further, researchers can use them as a baseline and rapidly progress <ref type="bibr" target="#b388">[390]</ref>.</p><p>Different abstraction levels in the design flow, ranging from circuit design to chip fabrication and testing, inherently comprise numerous models relating inputs to outputs. An enormous amount of data flows across billions of devices or components integrated/to be integrated on the chip <ref type="bibr" target="#b22">[23]</ref>. The complex I/O relationships between the components, processes and various abstraction levels within each abstraction level can be explored via AI/ML algorithms using the information accumulated during different kinds of simulations/analyses. Further, we need to analyze the data streams associated with file operations, which clustering algorithms can use to deliver high application performance. AI/ML solutions can be employed in VLSI-CAD for design-flow optimization.</p><p>Future advancements in differential programming and quantum ML approaches can lead to incredible breakthroughs in the EDA industry.</p></div><figure xmlns="http://www.tei-c.org/ns/1.0" xml:id="fig_0"><head>Figure 1 :</head><label>1</label><figDesc>Figure 1: Different areas of VLSI Technology reviewed in the paper</figDesc><graphic coords="2,128.50,54.57,342.10,197.60" type="bitmap" /></figure>
<figure xmlns="http://www.tei-c.org/ns/1.0" xml:id="fig_1"><head>Figure 2 :</head><label>2</label><figDesc>Figure 2: Modern Chip Design Flow</figDesc><graphic coords="4,52.80,54.57,484.35,486.70" type="bitmap" /></figure>
<figure xmlns="http://www.tei-c.org/ns/1.0" xml:id="fig_2"><head>Figure 3 :</head><label>3</label><figDesc>Figure 3: (a) Overview of Artificial Intelligence techniques (b) Learning function of classification/regression algorithms (c) Deep learning training and prediction</figDesc><graphic coords="6,124.80,54.57,346.06,165.10" type="bitmap" /></figure>
<figure xmlns="http://www.tei-c.org/ns/1.0" xml:id="fig_3"><head>Figure 4 :</head><label>4</label><figDesc>Figure 4: Block diagram of the proposed inductive transfer learning for device modeling at upcoming lower technology nodes</figDesc><graphic coords="8,126.35,56.97,341.45,196.78" type="bitmap" /></figure>
<figure xmlns="http://www.tei-c.org/ns/1.0" xml:id="fig_4"><head>Figure 5 :</head><label>5</label><figDesc>Figure 5: Generalized statistical aware modeling for VLSI circuit simulation</figDesc><graphic coords="9,56.40,54.57,483.48,230.90" type="bitmap" /></figure>
<figure xmlns="http://www.tei-c.org/ns/1.0" xml:id="fig_5"><head>Figure 6 :</head><label>6</label><figDesc>Figure 6: Summary of proposed AI/ML algorithms in literature for circuit simulation parameter estimation/performance evaluation</figDesc><graphic coords="11,63.70,57.92,466.10,475.40" type="bitmap" /></figure>
<figure xmlns="http://www.tei-c.org/ns/1.0" xml:id="fig_6"><head>Figure 7 :</head><label>7</label><figDesc>Figure 7: Physical Design Flow</figDesc><graphic coords="16,97.95,54.58,142.65,140.73" type="bitmap" /></figure>
<figure xmlns="http://www.tei-c.org/ns/1.0" xml:id="fig_7"><head>Figure 8 :</head><label>8</label><figDesc>Figure 8: Meta Modeling Flow</figDesc><graphic coords="17,117.60,54.57,358.66,107.60" type="bitmap" /></figure>
<figure xmlns="http://www.tei-c.org/ns/1.0" xml:id="fig_8"><head>Figure 9 :</head><label>9</label><figDesc>Figure 9: Typical flow of ML-based routing techniques</figDesc><graphic coords="19,88.95,54.57,157.15,212.06" type="bitmap" /></figure>
<figure xmlns="http://www.tei-c.org/ns/1.0" xml:id="fig_9"><head>Figure 10 :</head><label>10</label><figDesc>Figure 10: Typical procedure of ML-based mask Synthesis Flow</figDesc><graphic coords="20,171.60,54.58,249.95,229.47" type="bitmap" /></figure>
<figure xmlns="http://www.tei-c.org/ns/1.0" xml:id="fig_10"><figDesc>g., from 10 to 7 nm, and uses them for model training. The authors also employ active data selection to use the unlabeled data for training using Clustering. ResNet is used along with these two active learning and transfer learning techniques, yielding high accuracy with very few data samples for training.</figDesc></figure>
<figure xmlns="http://www.tei-c.org/ns/1.0" xml:id="fig_11"><head>Figure 11 :</head><label>11</label><figDesc>Figure 11: Generative Adversarial Networks</figDesc><graphic coords="21,61.95,54.57,216.41,142.70" type="bitmap" /></figure>
<figure xmlns="http://www.tei-c.org/ns/1.0" xml:id="fig_12"><head>Figure 12 :</head><label>12</label><figDesc>Figure 12: Examples of lithography hotspot Patterns</figDesc><graphic coords="21,321.80,66.47,207.65,119.80" type="bitmap" /></figure>
<figure xmlns="http://www.tei-c.org/ns/1.0" xml:id="fig_13"><head>Figure 13 :</head><label>13</label><figDesc>Figure 13: A Typical Scan Chain Design</figDesc><graphic coords="27,160.80,54.58,273.55,129.58" type="bitmap" /></figure>
<figure xmlns="http://www.tei-c.org/ns/1.0" xml:id="fig_14"><head>Figure 14 :</head><label>14</label><figDesc>Figure 14: Sources of training data in the literature</figDesc><graphic coords="28,60.00,57.60,475.60,661.61" type="bitmap" /></figure>
		</body>
		<back>
			<div type="references">

				<listBibl>

<biblStruct xml:id="b0">
	<analytic>
		<title level="a" type="main">Itrs 2.0: Toward a re-framing of the semiconductor technology roadmap</title>
		<author>
			<persName><forename type="first">J</forename><surname>Carballo</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W</forename><forename type="middle">J</forename><surname>Chan</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P</forename><forename type="middle">A</forename><surname>Gargini</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><forename type="middle">B</forename><surname>Kahng</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Nath</surname></persName>
		</author>
		<idno type="DOI">10.1109/ICCD.2014.6974673</idno>
	</analytic>
	<monogr>
		<title level="m">IEEE 32nd International Conference on Computer Design (ICCD)</title>
		<imprint>
			<date type="published" when="2014">2014. 2014</date>
			<biblScope unit="page" from="139" to="146" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b1">
	<analytic>
		<title level="a" type="main">Cramming more components onto integrated circuits, reprinted from electronics</title>
		<author>
			<persName><forename type="first">G</forename><forename type="middle">E</forename><surname>Moore</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Solid-State Circuits Society Newsletter</title>
		<imprint>
			<biblScope unit="volume">38</biblScope>
			<biblScope unit="page" from="33" to="35" />
			<date type="published" when="1965-04-19">april 19, 1965. 2006</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b2">
	<monogr>
		<author>
			<persName><forename type="first">H</forename><forename type="middle">. P</forename><surname>Wong</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><forename type="middle">J</forename><surname>Frank</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P</forename><forename type="middle">M</forename><surname>Solomon</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><forename type="middle">H J</forename><surname>Wann</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><forename type="middle">J</forename><surname>Welser</surname></persName>
		</author>
		<title level="m">Nanoscale cmos, Proceedings of the IEEE</title>
		<imprint>
			<date type="published" when="1999">1999</date>
			<biblScope unit="volume">87</biblScope>
			<biblScope unit="page" from="537" to="570" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b3">
	<monogr>
		<title level="m" type="main">Device and circuit design challenges in the digital subthreshold region for ultralow-power applications</title>
		<author>
			<persName><forename type="first">R</forename><surname>Vaddi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Dasgupta</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><forename type="middle">P</forename><surname>Agarwal</surname></persName>
		</author>
		<imprint>
			<date type="published" when="2009">2009. 2009</date>
			<publisher>VLSI Des</publisher>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b4">
	<analytic>
		<title level="a" type="main">Power-driven challenges in nanometer design</title>
		<author>
			<persName><forename type="first">D</forename><surname>Sylvester</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Kaul</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Des. Test</title>
		<imprint>
			<biblScope unit="volume">18</biblScope>
			<biblScope unit="page" from="12" to="22" />
			<date type="published" when="2001">2001</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b5">
	<monogr>
		<author>
			<persName><forename type="first">H</forename><surname>Iwai</surname></persName>
		</author>
		<idno type="DOI">10.1109/IPFA.2009.5232710</idno>
		<title level="m">16th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits</title>
		<imprint>
			<date type="published" when="2009">2009. 2009</date>
			<biblScope unit="page" from="7" to="10" />
		</imprint>
	</monogr>
	<note>Logic lsi technology roadmap for 22 nm and beyond</note>
</biblStruct>

<biblStruct xml:id="b6">
	<analytic>
		<title level="a" type="main">Digital circuit design challenges and opportunities in the era of nanoscale cmos</title>
		<author>
			<persName><forename type="first">B</forename><forename type="middle">H</forename><surname>Calhoun</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Cao</surname></persName>
		</author>
		<author>
			<persName><forename type="first">X</forename><surname>Li</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K</forename><surname>Mai</surname></persName>
		</author>
		<author>
			<persName><forename type="first">L</forename><forename type="middle">T</forename><surname>Pileggi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><forename type="middle">A</forename><surname>Rutenbar</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K</forename><forename type="middle">L</forename><surname>Shepard</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">Proceedings of the IEEE</title>
		<imprint>
			<biblScope unit="volume">96</biblScope>
			<biblScope unit="page" from="343" to="365" />
			<date type="published" when="2008">2008</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b7">
	<analytic>
		<title level="a" type="main">Variability in vlsi circuits: Sources and design considerations, in</title>
		<author>
			<persName><forename type="first">M</forename><forename type="middle">H</forename><surname>Abu-Rahma</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Anis</surname></persName>
		</author>
		<idno type="DOI">10.1109/ISCAS.2007.378156</idno>
	</analytic>
	<monogr>
		<title level="m">IEEE International Symposium on Circuits and Systems</title>
		<imprint>
			<date type="published" when="2007">2007. 2007</date>
			<biblScope unit="page" from="3215" to="3218" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b8">
	<analytic>
		<title level="a" type="main">Finfet logic circuit optimization with different finfet styles: Lower power possible at higher supply voltage</title>
		<author>
			<persName><forename type="first">S</forename><surname>Chaudhuri</surname></persName>
		</author>
		<author>
			<persName><forename type="first">N</forename><forename type="middle">K</forename><surname>Jha</surname></persName>
		</author>
		<idno type="DOI">10.1109/VLSID.2014.89</idno>
	</analytic>
	<monogr>
		<title level="m">27th International Conference on VLSI Design and 2014 13th International Conference on Embedded Systems</title>
		<imprint>
			<date type="published" when="2014">2014. 2014</date>
			<biblScope unit="page" from="476" to="482" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b9">
	<analytic>
		<title level="a" type="main">Threshold voltage variability induced by statistical parameters fluctuations in nanoscale bulk and soi finfets</title>
		<author>
			<persName><forename type="first">R</forename><forename type="middle">S</forename><surname>Rathore</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><forename type="middle">K</forename><surname>Rana</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><surname>Sharma</surname></persName>
		</author>
		<idno type="DOI">10.1109/ISPCC.2017.8269707</idno>
	</analytic>
	<monogr>
		<title level="m">2017 4th International Conference on Signal Processing, Computing and Control (ISPCC)</title>
		<imprint>
			<date type="published" when="2017">2017</date>
			<biblScope unit="page" from="377" to="380" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b10">
	<analytic>
		<title level="a" type="main">Comparative simulation analysis of process-induced variability in nanoscale soi and bulk trigate finfets</title>
		<author>
			<persName><forename type="first">A</forename><forename type="middle">R</forename><surname>Brown</surname></persName>
		</author>
		<author>
			<persName><forename type="first">N</forename><surname>Daval</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K</forename><forename type="middle">K</forename><surname>Bourdelle</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Nguyen</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Asenov</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Electron Devices</title>
		<imprint>
			<biblScope unit="volume">60</biblScope>
			<biblScope unit="page" from="3611" to="3617" />
			<date type="published" when="2013">2013</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b11">
	<analytic>
		<title level="a" type="main">Designing digital circuits with nano-scale devices: Challenges and opportunities</title>
		<author>
			<persName><forename type="first">M</forename><surname>Belleville</surname></persName>
		</author>
		<author>
			<persName><forename type="first">O</forename><surname>Thomas</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Valentian</surname></persName>
		</author>
		<author>
			<persName><forename type="first">F</forename><surname>Clermidy</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">Solid-State Electronics</title>
		<imprint>
			<biblScope unit="volume">84</biblScope>
			<biblScope unit="page" from="38" to="45" />
			<date type="published" when="2013">2013</date>
		</imprint>
	</monogr>
	<note>Selected Papers from the ESSDERC 2012 Conference</note>
</biblStruct>

<biblStruct xml:id="b12">
	<analytic>
		<title level="a" type="main">Machine learning applications and opportunities in ic design flow</title>
		<author>
			<persName><forename type="first">L</forename><surname>Wang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Luo</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">2019 International Symposium on VLSI Design, Automation and Test</title>
		<imprint>
			<date type="published" when="2019">2019</date>
			<biblScope unit="page" from="1" to="3" />
		</imprint>
		<respStmt>
			<orgName>VLSI-DAT</orgName>
		</respStmt>
	</monogr>
</biblStruct>

<biblStruct xml:id="b13">
	<analytic>
		<title level="a" type="main">Deep learning creativity in eda</title>
		<author>
			<persName><forename type="first">C</forename><forename type="middle">K C</forename><surname>Lee</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">2020 International Symposium on VLSI Design, Automation and Test</title>
		<imprint>
			<date type="published" when="2020">2020</date>
			<biblScope unit="page" from="1" to="1" />
		</imprint>
		<respStmt>
			<orgName>VLSI-DAT</orgName>
		</respStmt>
	</monogr>
</biblStruct>

<biblStruct xml:id="b14">
	<monogr>
		<title level="m" type="main">The impact of ai technology on vlsi design, in: Managing Requirements Knowledge, International Workshop on</title>
		<author>
			<persName><forename type="first">R</forename><forename type="middle">S</forename><surname>Kirk</surname></persName>
		</author>
		<imprint>
			<date type="published" when="1985">1985</date>
			<publisher>IEEE Computer Society</publisher>
			<biblScope unit="page" from="125" to="125" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b15">
	<analytic>
		<title level="a" type="main">Vlsi and ai are getting closer</title>
		<author>
			<persName><forename type="first">G</forename><surname>Rabbat</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Circuits and Devices Magazine</title>
		<imprint>
			<biblScope unit="volume">4</biblScope>
			<biblScope unit="page" from="15" to="18" />
			<date type="published" when="1988">1988</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b16">
	<monogr>
		<title level="m" type="main">Application of vlsi in artificial intelligence</title>
		<author>
			<persName><forename type="first">M</forename><forename type="middle">Z A</forename><surname>Khan</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Saleem</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename></persName>
		</author>
		<imprint>
			<date type="published" when="2012">2012</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b17">
	<analytic>
		<title/>
		<author>
			<persName><forename type="first">J</forename><surname>Delgado-Frias</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W</forename><surname>Moore</surname></persName>
		</author>
		<idno type="DOI">10.1007/978-1-4613-1619-0</idno>
	</analytic>
	<monogr>
		<title level="j">VLSI for Artificial Intelligence</title>
		<imprint>
			<biblScope unit="volume">68</biblScope>
			<date type="published" when="1989">1989</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b18">
	<analytic>
		<title level="a" type="main">Data analytics and machine learning for designprocess-yield optimization in electronic design automation and ic semiconductor manufacturing</title>
		<author>
			<persName><forename type="first">L</forename><surname>Capodieci</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">2017 China Semiconductor Technology International Conference (CSTIC)</title>
		<imprint>
			<date type="published" when="2017">2017</date>
			<biblScope unit="page" from="1" to="3" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b19">
	<analytic>
		<title level="a" type="main">Machine learning applications in physical design: Recent results and directions</title>
		<author>
			<persName><forename type="first">A</forename><forename type="middle">B</forename><surname>Kahng</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">Proceedings of the 2018 International Symposium on Physical Design</title>
		<meeting>the 2018 International Symposium on Physical Design</meeting>
		<imprint>
			<date type="published" when="2018">2018</date>
			<biblScope unit="page" from="68" to="73" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b20">
	<analytic>
		<title level="a" type="main">Opportunities for machine learning in electronic design automation</title>
		<author>
			<persName><forename type="first">P</forename><forename type="middle">A</forename><surname>Beerel</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Pedram</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">IEEE International Symposium on Circuits and Systems (ISCAS)</title>
		<imprint>
			<date type="published" when="2018">2018. 2018</date>
			<biblScope unit="page" from="1" to="5" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b21">
	<analytic>
		<title level="a" type="main">Machine learning applications in ic testing</title>
		<author>
			<persName><forename type="first">H.-G</forename><surname>Stratigopoulos</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">IEEE 23rd European Test Symposium (ETS)</title>
		<imprint>
			<publisher>IEEE</publisher>
			<date type="published" when="2018">2018. 2018</date>
			<biblScope unit="page" from="1" to="10" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b22">
	<monogr>
		<author>
			<persName><forename type="first">I</forename><forename type="middle">A</forename><surname>Elfadel</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Boning</surname></persName>
		</author>
		<author>
			<persName><forename type="first">X</forename><surname>Li</surname></persName>
		</author>
		<idno type="DOI">10.1007/978-3-030-04666-8</idno>
		<title level="m">Machine Learning in VLSI Computer-Aided Design</title>
		<imprint>
			<date type="published" when="2019">2019</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b23">
	<analytic>
		<title level="a" type="main">Accelerating chip design with machine learning</title>
		<author>
			<persName><forename type="first">B</forename><surname>Khailany</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Ren</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Dai</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Godil</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Keller</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><surname>Kirby</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Klinefelter</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><surname>Venkatesan</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Zhang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Catanzaro</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Micro</title>
		<imprint>
			<biblScope unit="volume">40</biblScope>
			<biblScope unit="page" from="23" to="32" />
			<date type="published" when="2020">2020</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b24">
	<analytic>
		<title level="a" type="main">Deploying new nodes faster with machine learning for ic design and manufacturing</title>
		<author>
			<persName><forename type="first">C</forename><surname>Schuermyer</surname></persName>
		</author>
		<idno type="DOI">10.1109/VLSI-TSA.2019.8804650</idno>
	</analytic>
	<monogr>
		<title level="m">International Symposium on VLSI Technology, Systems and Application (VLSI-TSA)</title>
		<imprint>
			<date type="published" when="2019">2019. 2019</date>
			<biblScope unit="page" from="1" to="3" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b25">
	<analytic>
		<title level="a" type="main">Mlcad: A survey of research in machine learning for cad keynote paper</title>
		<author>
			<persName><forename type="first">M</forename><surname>Rapp</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Amrouch</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Lin</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Yu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><forename type="middle">Z</forename><surname>Pan</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Wolf</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Henkel</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</title>
		<imprint>
			<biblScope unit="page" from="1" to="1" />
			<date type="published" when="2021">2021</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b26">
	<analytic>
		<title level="a" type="main">Machine learning for electronic design automation: A survey</title>
		<author>
			<persName><forename type="first">G</forename><surname>Huang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Hu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>He</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Liu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Ma</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Z</forename><surname>Shen</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Wu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Xu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Zhang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K</forename><surname>Zhong</surname></persName>
		</author>
		<author>
			<persName><forename type="first">X</forename><surname>Ning</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Ma</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Yang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Yu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Yang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Wang</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">ACM Trans. Des. Autom. Electron. Syst</title>
		<imprint>
			<biblScope unit="volume">26</biblScope>
			<date type="published" when="2021">2021</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b27">
	<analytic>
		<title level="a" type="main">A survey of graph neural networks for electronic design automation</title>
		<author>
			<persName><forename type="first">D</forename><forename type="middle">S</forename><surname>Lopera</surname></persName>
		</author>
		<author>
			<persName><forename type="first">L</forename><surname>Servadei</surname></persName>
		</author>
		<author>
			<persName><forename type="first">G</forename><forename type="middle">N</forename><surname>Kiprit</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Hazra</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><surname>Wille</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W</forename><surname>Ecker</surname></persName>
		</author>
		<idno type="DOI">10.1109/MLCAD52597.2021.9531070</idno>
	</analytic>
	<monogr>
		<title level="m">2021 ACM/IEEE 3rd Workshop on Machine Learning for CAD (MLCAD)</title>
		<imprint>
			<date type="published" when="2021">2021</date>
			<biblScope unit="page" from="1" to="6" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b28">
	<monogr>
		<title level="m" type="main">Understanding Graphs in EDA: From Shallow to Deep Learning</title>
		<author>
			<persName><forename type="first">Y</forename><surname>Ma</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Z</forename><surname>He</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W</forename><surname>Li</surname></persName>
		</author>
		<author>
			<persName><forename type="first">L</forename><surname>Zhang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Yu</surname></persName>
		</author>
		<idno type="DOI">10.1145/3372780.3378173</idno>
		<ptr target="https://doi.org/10.1145/3372780.3378173" />
		<imprint>
			<date type="published" when="2020">2020</date>
			<publisher>Association for Computing Machinery</publisher>
			<biblScope unit="page" from="119" to="126" />
			<pubPlace>New York, NY, USA</pubPlace>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b29">
	<analytic>
		<title level="a" type="main">A survey of machine learning methods and applications in electronic design automation</title>
		<author>
			<persName><forename type="first">V</forename><surname>Hamolia</surname></persName>
		</author>
		<author>
			<persName><forename type="first">V</forename><surname>Melnyk</surname></persName>
		</author>
		<idno type="DOI">10.1109/ACIT52158.2021.9548117</idno>
	</analytic>
	<monogr>
		<title level="m">2021 11th International Conference on Advanced Computer Information Technologies (ACIT)</title>
		<imprint>
			<date type="published" when="2021">2021</date>
			<biblScope unit="page" from="757" to="760" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b30">
	<analytic>
		<title level="a" type="main">Implementation of ai in the field of vlsi: A review</title>
		<author>
			<persName><forename type="first">A</forename><surname>Malhotra</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Singh</surname></persName>
		</author>
		<idno type="DOI">10.1109/ICPC2T53885.2022.9776845</idno>
	</analytic>
	<monogr>
		<title level="m">2022 Second International Conference on Power, Control and Computing Technologies (ICPC2T)</title>
		<imprint>
			<date type="published" when="2022">2022</date>
			<biblScope unit="page" from="1" to="5" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b31">
	<analytic>
		<title level="a" type="main">Machine learning perspective in vlsi computeraided design at different abstraction levels</title>
		<author>
			<persName><forename type="first">M</forename><surname>Bansal</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Priya</forename></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">Mobile Computing and Sustainable Informatics</title>
		<editor>
			<persName><forename type="first">S</forename><surname>Shakya</surname></persName>
		</editor>
		<editor>
			<persName><forename type="first">R</forename><surname>Bestak</surname></persName>
		</editor>
		<editor>
			<persName><forename type="first">R</forename><surname>Palanisamy</surname></persName>
		</editor>
		<editor>
			<persName><forename type="first">K</forename><forename type="middle">A</forename><surname>Kamel</surname></persName>
		</editor>
		<meeting><address><addrLine>Singapore; Singapore</addrLine></address></meeting>
		<imprint>
			<publisher>Springer</publisher>
			<date type="published" when="2022">2022</date>
			<biblScope unit="page" from="95" to="112" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b32">
	<analytic>
		<title level="a" type="main">Pan, Reinforcement learning for electronic design automation: Case studies and perspectives</title>
		<author>
			<persName><forename type="first">A</forename><forename type="middle">F</forename><surname>Budak</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Z</forename><surname>Jiang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K</forename><surname>Zhu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Mirhoseini</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Goldie</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><forename type="middle">Z</forename></persName>
		</author>
		<idno type="DOI">10.1109/ASP-DAC52403.2022.9712578</idno>
	</analytic>
	<monogr>
		<title level="m">2022 27th Asia and South Pacific Design Automation Conference (ASP-DAC)</title>
		<imprint>
			<date type="published" when="2022">2022</date>
			<biblScope unit="page" from="500" to="505" />
		</imprint>
	</monogr>
	<note>invited paper</note>
</biblStruct>

<biblStruct xml:id="b33">
	<monogr>
		<author>
			<persName><forename type="first">L.-T</forename><surname>Wang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C.-W</forename><surname>Wu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">X</forename><surname>Wen</surname></persName>
		</author>
		<title level="m">VLSI Test Principles and Architectures: Design for Testability</title>
		<meeting><address><addrLine>San Francisco, CA, USA</addrLine></address></meeting>
		<imprint>
			<publisher>Morgan Kaufmann Publishers Inc</publisher>
			<date type="published" when="2006">2006</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b34">
	<monogr>
		<author>
			<persName><forename type="first">N</forename><surname>Weste</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Harris</surname></persName>
		</author>
		<title level="m">CMOS VLSI Design: A Circuits and Systems Perspective, 4</title>
		<meeting><address><addrLine>USA</addrLine></address></meeting>
		<imprint>
			<publisher>Addison-Wesley Publishing Company</publisher>
			<date type="published" when="2010">2010</date>
		</imprint>
	</monogr>
	<note>th ed.</note>
</biblStruct>

<biblStruct xml:id="b35">
	<monogr>
		<author>
			<persName><forename type="first">S</forename><forename type="middle">M S M</forename><surname>Sze</surname></persName>
		</author>
		<title level="m">VLSI technology</title>
		<editor>
			<persName><forename type="first">S</forename><forename type="middle">M</forename><surname>Sze</surname></persName>
		</editor>
		<editor>
			<persName><surname>Mcgraw-Hill</surname></persName>
		</editor>
		<meeting><address><addrLine>New York</addrLine></address></meeting>
		<imprint>
			<publisher>McGraw-Hill</publisher>
			<date type="published" when="1988">1988</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b36">
	<analytic>
		<title level="a" type="main">Post-silicon validation opportunities, challenges and recent advances</title>
		<author>
			<persName><forename type="first">S</forename><surname>Mitra</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><forename type="middle">A</forename><surname>Seshia</surname></persName>
		</author>
		<author>
			<persName><forename type="first">N</forename><surname>Nicolici</surname></persName>
		</author>
		<idno type="DOI">10.1145/1837274.1837280</idno>
		<idno>doi:10.1145/1837274.1837280</idno>
		<ptr target="https://doi.org/10.1145/1837274.1837280" />
	</analytic>
	<monogr>
		<title level="m">Proceedings of the 47th Design Automation Conference, DAC &apos;10, Association for Computing Machinery</title>
		<meeting>the 47th Design Automation Conference, DAC &apos;10, Association for Computing Machinery<address><addrLine>New York, NY, USA</addrLine></address></meeting>
		<imprint>
			<date type="published" when="2010">2010</date>
			<biblScope unit="page" from="12" to="17" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b37">
	<monogr>
		<title level="m" type="main">Introduction to machine learning</title>
		<author>
			<persName><forename type="first">E</forename><surname>Alpaydin</surname></persName>
		</author>
		<imprint>
			<date type="published" when="2020">2020</date>
			<publisher>MIT press</publisher>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b38">
	<analytic>
		<title level="a" type="main">Basic concepts</title>
		<author>
			<persName><forename type="first">J</forename><surname>Han</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Kamber</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Pei</surname></persName>
		</author>
		<idno type="DOI">10.1016/B978-0-12-381479-1.00008-3</idno>
		<ptr target="https://doi.org/10.1016/B978-0-12-381479-1.00008-3" />
	</analytic>
	<monogr>
		<title level="m">The Morgan Kaufmann Series in Data Management Systems</title>
		<editor>
			<persName><forename type="first">J</forename><surname>Han</surname></persName>
		</editor>
		<editor>
			<persName><forename type="first">M</forename><surname>Kamber</surname></persName>
		</editor>
		<editor>
			<persName><forename type="first">J</forename><surname>Pei</surname></persName>
		</editor>
		<meeting><address><addrLine>Boston</addrLine></address></meeting>
		<imprint>
			<publisher>Morgan Kaufmann</publisher>
			<date type="published" when="2012">2012</date>
			<biblScope unit="page" from="327" to="391" />
		</imprint>
	</monogr>
	<note>Third Edition Data Mining third edition ed.</note>
</biblStruct>

<biblStruct xml:id="b39">
	<monogr>
		<title level="m" type="main">Supervised machine learning: A review of classification techniques, Emerging artificial intelligence applications in computer engineering</title>
		<author>
			<persName><forename type="first">S</forename><forename type="middle">B</forename><surname>Kotsiantis</surname></persName>
		</author>
		<author>
			<persName><forename type="first">I</forename><surname>Zaharakis</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P</forename><surname>Pintelas</surname></persName>
		</author>
		<imprint>
			<date type="published" when="2007">2007</date>
			<biblScope unit="volume">160</biblScope>
			<biblScope unit="page" from="3" to="24" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b40">
	<analytic>
		<title/>
		<author>
			<persName><forename type="first">T</forename><forename type="middle">G</forename><surname>Dietterich</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">Machine-learning research</title>
		<imprint>
			<biblScope unit="volume">18</biblScope>
			<biblScope unit="page" from="97" to="97" />
			<date type="published" when="1997">1997</date>
		</imprint>
	</monogr>
	<note>AI magazine</note>
</biblStruct>

<biblStruct xml:id="b41">
	<analytic>
		<title level="a" type="main">Ensemble methods in machine learning</title>
		<author>
			<persName><forename type="first">T</forename><forename type="middle">G</forename><surname>Dietterich</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">Multiple Classifier Systems</title>
		<meeting><address><addrLine>Berlin Heidelberg, Berlin, Heidelberg</addrLine></address></meeting>
		<imprint>
			<publisher>Springer</publisher>
			<date type="published" when="2000">2000</date>
			<biblScope unit="page" from="1" to="15" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b42">
	<monogr>
		<title level="m" type="main">The elements of statistical learningdata mining, inference, and prediction</title>
		<author>
			<persName><forename type="first">T</forename><surname>Hastie</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><surname>Tibshirani</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Friedman</surname></persName>
		</author>
		<imprint>
			<date type="published" when="2008">2008</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b43">
	<monogr>
		<title/>
		<author>
			<persName><forename type="first">R</forename><surname>Xu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Wunsch</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Clustering</forename></persName>
		</author>
		<imprint>
			<date type="published" when="2008">2008</date>
			<publisher>John Wiley &amp; Sons</publisher>
			<biblScope unit="volume">10</biblScope>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b44">
	<monogr>
		<title/>
		<idno type="DOI">10.1002/9781118557693.ch4</idno>
		<ptr target="https://doi.org/10.1002/9781118557693.ch4" />
		<imprint>
			<date type="published" when="2013">2013</date>
			<publisher>Ltd</publisher>
			<biblScope unit="page" from="127" to="181" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b45">
	<monogr>
		<title level="m" type="main">Introduction to Semi-Supervised Learning</title>
		<author>
			<persName><forename type="first">O</forename><surname>Chapelle</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Sch√∂lkopf</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Zien</surname></persName>
		</author>
		<imprint>
			<date type="published" when="2006">2006</date>
			<biblScope unit="page" from="1" to="12" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b46">
	<monogr>
		<author>
			<persName><forename type="first">R</forename><forename type="middle">S</forename><surname>Sutton</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><forename type="middle">G</forename><surname>Barto</surname></persName>
		</author>
		<title level="m">Reinforcement Learning: An Introduction, A Bradford Book</title>
		<meeting><address><addrLine>Cambridge, MA, USA</addrLine></address></meeting>
		<imprint>
			<date type="published" when="2018">2018</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b47">
	<monogr>
		<title/>
		<author>
			<persName><forename type="first">I</forename><surname>Goodfellow</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Bengio</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Courville</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Deep</forename><surname>Learning</surname></persName>
		</author>
		<ptr target="http://www.deeplearningbook.org" />
		<imprint>
			<date type="published" when="2016">2016</date>
			<publisher>MIT Press</publisher>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b48">
	<analytic>
		<title level="a" type="main">A study on deep neural networks framework</title>
		<author>
			<persName><forename type="first">Huang</forename><surname>Yi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Sun</forename><surname>Shiyu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Duan</forename><surname>Xiusheng</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Chen</forename><surname>Zhigang</surname></persName>
		</author>
		<idno type="DOI">10.1109/IMCEC.2016.7867471</idno>
	</analytic>
	<monogr>
		<title level="m">IEEE Advanced Information Management, Communicates, Electronic and Automation Control Conference (IMCEC)</title>
		<imprint>
			<date type="published" when="2016">2016. 2016</date>
			<biblScope unit="page" from="1519" to="1522" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b49">
	<analytic>
		<title level="a" type="main">Computer vision approaches based on deep learning and neural networks: Deep neural networks for video analysis of human pose estimation</title>
		<author>
			<persName><forename type="first">E</forename><surname>Nishani</surname></persName>
			<affiliation>
				<orgName type="collaboration">MECO</orgName>
			</affiliation>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>√ái√ßo</surname></persName>
			<affiliation>
				<orgName type="collaboration">MECO</orgName>
			</affiliation>
		</author>
		<idno type="DOI">10.1109/MECO.2017.7977207</idno>
	</analytic>
	<monogr>
		<title level="m">2017 6th Mediterranean Conference on Embedded Computing</title>
		<imprint>
			<date type="published" when="2017">2017</date>
			<biblScope unit="page" from="1" to="4" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b50">
	<analytic>
		<title level="a" type="main">On improving recurrent neural network for image classification</title>
		<author>
			<persName><forename type="first">B</forename><surname>Chandra</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><forename type="middle">K</forename><surname>Sharma</surname></persName>
		</author>
		<idno type="DOI">10.1109/IJCNN.2017.7966083</idno>
	</analytic>
	<monogr>
		<title level="m">2017 International Joint Conference on Neural Networks (IJCNN)</title>
		<imprint>
			<date type="published" when="2017">2017</date>
			<biblScope unit="page" from="1904" to="1907" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b51">
	<analytic>
		<title level="a" type="main">Unsupervised ocr model evaluation using gan</title>
		<author>
			<persName><forename type="first">A</forename><surname>Sinha</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Jenckel</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><forename type="middle">S</forename><surname>Bukhari</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Dengel</surname></persName>
		</author>
		<idno type="DOI">10.1109/ICDAR.2019.00-42</idno>
	</analytic>
	<monogr>
		<title level="m">2019 International Conference on Document Analysis and Recognition (ICDAR)</title>
		<imprint>
			<date type="published" when="2019">2019</date>
			<biblScope unit="page" from="1256" to="1261" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b52">
	<analytic>
		<title level="a" type="main">Generative adversarial nets</title>
		<author>
			<persName><forename type="first">I</forename><surname>Goodfellow</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Pouget-Abadie</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Mirza</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Xu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Warde-Farley</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Ozair</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Courville</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Bengio</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">Advances in neural information processing systems</title>
		<imprint>
			<date type="published" when="2014">2014</date>
			<biblScope unit="page" from="2672" to="2680" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b53">
	<analytic>
		<title level="a" type="main">Comparison of deep reinforcement learning approaches for intelligent game playing</title>
		<author>
			<persName><forename type="first">A</forename><surname>Jeerige</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Bein</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Verma</surname></persName>
		</author>
		<idno type="DOI">10.1109/CCWC.2019.8666545</idno>
	</analytic>
	<monogr>
		<title level="m">IEEE 9th Annual Computing and Communication Workshop and Conference (CCWC)</title>
		<imprint>
			<date type="published" when="2019">2019. 2019</date>
			<biblScope unit="page" from="366" to="0371" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b54">
	<monogr>
		<title level="m" type="main">Stochastic Process Variation in Deep-Submicron CMOS</title>
		<author>
			<persName><forename type="first">A</forename><surname>Zjajo</surname></persName>
		</author>
		<imprint>
			<date type="published" when="2016">2016</date>
			<publisher>Springer</publisher>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b55">
	<monogr>
		<title level="m" type="main">Comparative simulation analysis of process parameter variations in 20 nm triangular finfet, Active and Passive Electronic Components</title>
		<author>
			<persName><forename type="first">S</forename><surname>Shukla</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><forename type="middle">S</forename><surname>Gill</surname></persName>
		</author>
		<author>
			<persName><forename type="first">N</forename><surname>Kaur</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Jatana</surname></persName>
		</author>
		<author>
			<persName><forename type="first">V</forename><surname>Nehru</surname></persName>
		</author>
		<imprint>
			<date type="published" when="2017">2017. 2017</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b56">
	<analytic>
		<title level="a" type="main">Impact of technology scaling on leakage power in nano-scale bulk cmos digital standard cells</title>
		<author>
			<persName><forename type="first">Z</forename><surname>Abbas</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Olivieri</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">Microelectronics Journal</title>
		<imprint>
			<biblScope unit="volume">45</biblScope>
			<biblScope unit="page" from="179" to="195" />
			<date type="published" when="2014">2014</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b57">
	<analytic>
		<title level="a" type="main">Logic drivers: A propagation delay modeling paradigm for statistical simulation of standard cell designs</title>
		<author>
			<persName><forename type="first">M</forename><surname>Olivieri</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Mastrandrea</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Very Large Scale Integration (VLSI) Systems</title>
		<imprint>
			<biblScope unit="volume">22</biblScope>
			<biblScope unit="page" from="1429" to="1440" />
			<date type="published" when="2013">2013</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b58">
	<monogr>
		<author>
			<persName><forename type="first">C</forename><forename type="middle">M</forename><surname>Bishop</surname></persName>
		</author>
		<title level="m">Pattern Recognition and Machine Learning (Information Science and Statistics)</title>
		<meeting><address><addrLine>Berlin, Heidelberg</addrLine></address></meeting>
		<imprint>
			<publisher>Springer-Verlag</publisher>
			<date type="published" when="2006">2006</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b59">
	<analytic>
		<title level="a" type="main">Statistical modeling for efficient parametric yield estimation of mos vlsi circuits</title>
		<author>
			<persName><forename type="first">P</forename><surname>Cox</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Ping</forename><surname>Yang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><forename type="middle">S</forename><surname>Mahant-Shetti</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P</forename><surname>Chatterjee</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Electron Devices</title>
		<imprint>
			<biblScope unit="volume">32</biblScope>
			<biblScope unit="page" from="471" to="478" />
			<date type="published" when="1985">1985</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b60">
	<analytic>
		<title level="a" type="main">Application of statistical design and response surface methods to computer-aided vlsi device design</title>
		<author>
			<persName><forename type="first">A</forename><forename type="middle">R</forename><surname>Alvarez</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><forename type="middle">L</forename><surname>Abdi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><forename type="middle">L</forename><surname>Young</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><forename type="middle">D</forename><surname>Weed</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Teplik</surname></persName>
		</author>
		<author>
			<persName><forename type="first">E</forename><forename type="middle">R</forename><surname>Herald</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</title>
		<imprint>
			<biblScope unit="volume">7</biblScope>
			<biblScope unit="page" from="272" to="288" />
			<date type="published" when="1988">1988</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b61">
	<analytic>
		<title level="a" type="main">Application of statistical design and response surface methods to computer-aided vlsi device design ii. desirability functions and taguchi methods</title>
		<author>
			<persName><forename type="first">D</forename><forename type="middle">L</forename><surname>Young</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Teplik</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><forename type="middle">D</forename><surname>Weed</surname></persName>
		</author>
		<author>
			<persName><forename type="first">N</forename><forename type="middle">T</forename><surname>Tracht</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><forename type="middle">R</forename><surname>Alvarez</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</title>
		<imprint>
			<biblScope unit="volume">10</biblScope>
			<biblScope unit="page" from="103" to="115" />
			<date type="published" when="1991">1991</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b62">
	<analytic>
		<title level="a" type="main">Response surface methodology: A retrospective and literature survey</title>
		<author>
			<persName><forename type="first">R</forename><forename type="middle">H</forename><surname>Myers</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><forename type="middle">C</forename><surname>Montgomery</surname></persName>
		</author>
		<author>
			<persName><forename type="first">G</forename><forename type="middle">G</forename><surname>Vining</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><forename type="middle">M</forename><surname>Borror</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><forename type="middle">M</forename><surname>Kowalski</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">Journal of Quality Technology</title>
		<imprint>
			<biblScope unit="volume">36</biblScope>
			<biblScope unit="page" from="53" to="77" />
			<date type="published" when="2004">2004</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b63">
	<analytic>
		<title level="a" type="main">Response Surface Methodology: Process and Product Optimization Using Designed Experiments</title>
		<author>
			<persName><forename type="first">R</forename><surname>Myers</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Montgomery</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Anderson-Cook</surname></persName>
		</author>
		<ptr target="https://books.google.co.in/books?id=vOBbCwAAQBAJ" />
	</analytic>
	<monogr>
		<title level="m">Wiley Series in Probability and Statistics</title>
		<imprint>
			<publisher>Wiley</publisher>
			<date type="published" when="2016">2016</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b64">
	<analytic>
		<title level="a" type="main">Multiple polynomial regression for modeling a mosfet in saturation to validate the early voltage</title>
		<author>
			<persName><forename type="first">M</forename><forename type="middle">A H</forename><surname>Khan</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><forename type="middle">S M Z</forename><surname>Rahman</surname></persName>
		</author>
		<author>
			<persName><forename type="first">T</forename><surname>Muntasir</surname></persName>
		</author>
		<author>
			<persName><forename type="first">U</forename><forename type="middle">K</forename><surname>Acharjee</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><forename type="middle">A</forename><surname>Layek</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">2011 IEEE Symposium on Industrial Electronics and Applications</title>
		<imprint>
			<date type="published" when="2011">2011</date>
			<biblScope unit="page" from="261" to="266" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b65">
	<analytic>
		<title level="a" type="main">Bsimindustry standard compact mosfet models</title>
		<author>
			<persName><forename type="first">Y</forename><forename type="middle">S</forename><surname>Chauhan</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Venugopalan</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><forename type="middle">A</forename><surname>Karim</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Khandelwal</surname></persName>
		</author>
		<author>
			<persName><forename type="first">N</forename><surname>Paydavosi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P</forename><surname>Thakur</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><forename type="middle">M</forename><surname>Niknejad</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><forename type="middle">C</forename><surname>Hu</surname></persName>
		</author>
		<idno type="DOI">10.1109/ESSCIRC.2012.6341249</idno>
	</analytic>
	<monogr>
		<title level="m">2012 Proceedings of the ESSCIRC (ESSCIRC)</title>
		<imprint>
			<date type="published" when="2012">2012</date>
			<biblScope unit="page" from="30" to="33" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b66">
	<analytic>
		<title level="a" type="main">Optimal transistor sizing for maximum yield in variation-aware standard cell design</title>
		<author>
			<persName><forename type="first">Z</forename><surname>Abbas</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Olivieri</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">International Journal of Circuit Theory and Applications</title>
		<imprint>
			<biblScope unit="volume">44</biblScope>
			<biblScope unit="page" from="1400" to="1424" />
			<date type="published" when="2016">2016</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b67">
	<analytic>
		<title level="a" type="main">Machine learning-based statistical approach to analyze process dependencies on threshold voltage in recessed gate algan/gan mis-hemts</title>
		<author>
			<persName><forename type="first">T.-L</forename><surname>Wu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><forename type="middle">B</forename><surname>Kutub</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Electron Devices</title>
		<imprint>
			<biblScope unit="volume">67</biblScope>
			<biblScope unit="page" from="5448" to="5453" />
			<date type="published" when="2020">2020</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b68">
	<analytic>
		<title level="a" type="main">Machine learning assisted statistical variation analysis of ferroelectric transistors: From experimental metrology to predictive modeling</title>
		<author>
			<persName><forename type="first">G</forename><surname>Choe</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P</forename><surname>Ravindran</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Lu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Hur</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Lederer</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Reck</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Lombardo</surname></persName>
		</author>
		<author>
			<persName><forename type="first">N</forename><surname>Afroze</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Kacher</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><forename type="middle">I</forename><surname>Khan</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Yu</surname></persName>
		</author>
		<idno type="DOI">10.1109/VLSITechnologyandCir46769.2022.9830392</idno>
	</analytic>
	<monogr>
		<title level="m">2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits</title>
		<imprint>
			<date type="published" when="2022">2022</date>
			<biblScope unit="page" from="336" to="337" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b69">
	<analytic>
		<title level="a" type="main">Deep-learning-assisted physics-driven mosfet current-voltage modeling</title>
		<author>
			<persName><forename type="first">M.-Y</forename><surname>Kao</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Kam</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Hu</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Electron Device Letters</title>
		<imprint>
			<biblScope unit="volume">43</biblScope>
			<biblScope unit="page" from="974" to="977" />
			<date type="published" when="2022">2022</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b70">
	<analytic>
		<title level="a" type="main">Modeling performance and thermal induced reliability issues of a 3nm finfet logic chip operation in a fan-out and a flip-chip packages</title>
		<author>
			<persName><forename type="first">M</forename><surname>Choi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">X</forename><surname>Xu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">V</forename><surname>Moroz</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">2019 18th IEEE Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems (ITherm)</title>
		<imprint>
			<date type="published" when="2019">2019</date>
			<biblScope unit="page" from="107" to="112" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b71">
	<analytic>
		<title level="a" type="main">A survey on transfer learning</title>
		<author>
			<persName><forename type="first">S</forename><forename type="middle">J</forename><surname>Pan</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Q</forename><surname>Yang</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Knowledge and Data Engineering</title>
		<imprint>
			<biblScope unit="volume">22</biblScope>
			<biblScope unit="page" from="1345" to="1359" />
			<date type="published" when="2010">2010</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b72">
	<analytic>
		<title level="a" type="main">A comprehensive survey on transfer learning</title>
		<author>
			<persName><forename type="first">F</forename><surname>Zhuang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Z</forename><surname>Qi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K</forename><surname>Duan</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Xi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Zhu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Zhu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Xiong</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Q</forename><surname>He</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">Proceedings of the IEEE</title>
		<imprint>
			<biblScope unit="volume">109</biblScope>
			<biblScope unit="page" from="43" to="76" />
			<date type="published" when="2021">2021</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b73">
	<analytic>
		<title level="a" type="main">Statistical methods for the estimation of process variation effects on circuit operation</title>
		<author>
			<persName><forename type="first">A</forename><forename type="middle">A</forename><surname>Mutlu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Rahman</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Electronics Packaging Manufacturing</title>
		<imprint>
			<biblScope unit="volume">28</biblScope>
			<biblScope unit="page" from="364" to="375" />
			<date type="published" when="2005">2005</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b74">
	<analytic>
		<title level="a" type="main">Process variation tolerant standard cell library development using reduced dimension statistical modeling and optimization techniques</title>
		<author>
			<persName><forename type="first">S</forename><surname>Basu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P</forename><surname>Thakore</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><surname>Vemuri</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">th International Symposium on Quality Electronic Design (ISQED&apos;07)</title>
		<imprint>
			<date type="published" when="2007">2007</date>
			<biblScope unit="page" from="814" to="820" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b75">
	<analytic>
		<title level="a" type="main">Fast and accurate statistical characterization of standard cell libraries</title>
		<author>
			<persName><forename type="first">L</forename><surname>Brusamarello</surname></persName>
		</author>
		<author>
			<persName><forename type="first">G</forename><surname>Wirth</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P</forename><surname>Roussel</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Miranda</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">Microelectronics Reliability</title>
		<imprint>
			<biblScope unit="volume">51</biblScope>
			<biblScope unit="page" from="2341" to="2350" />
			<date type="published" when="2011">2011</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b76">
	<analytic>
		<title level="a" type="main">Statistical characterization of standard cells using design of experiments with response surface modeling</title>
		<author>
			<persName><forename type="first">M</forename><surname>Miranda</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P</forename><surname>Roussel</surname></persName>
		</author>
		<author>
			<persName><forename type="first">L</forename><surname>Brusamarello</surname></persName>
		</author>
		<author>
			<persName><forename type="first">G</forename><surname>Wirth</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC)</title>
		<imprint>
			<date type="published" when="2011">2011</date>
			<biblScope unit="page" from="77" to="82" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b77">
	<analytic>
		<title level="a" type="main">Variability aware modeling for yield enhancement of sram and logic</title>
		<author>
			<persName><forename type="first">M</forename><surname>Miranda</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P</forename><surname>Zuber</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P</forename><surname>Dobrovoln√Ω</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P</forename><surname>Roussel</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">2011 Design, Automation Test in Europe</title>
		<imprint>
			<date type="published" when="2011">2011</date>
			<biblScope unit="page" from="1" to="6" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b78">
	<analytic>
		<title level="a" type="main">Accurate leakage estimation for finfet standard cells using the response surface methodology</title>
		<author>
			<persName><forename type="first">S</forename><surname>Chaudhuri</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P</forename><surname>Mishra</surname></persName>
		</author>
		<author>
			<persName><forename type="first">N</forename><forename type="middle">K</forename><surname>Jha</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">25th International Conference on VLSI Design</title>
		<imprint>
			<publisher>IEEE</publisher>
			<date type="published" when="2012">2012. 2012</date>
			<biblScope unit="page" from="238" to="244" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b79">
	<analytic>
		<title level="a" type="main">Circuit power estimation using pattern recognition techniques</title>
		<author>
			<persName><forename type="first">L</forename><surname>Cao</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design</title>
		<meeting>the 2002 IEEE/ACM international conference on Computer-aided design</meeting>
		<imprint>
			<date type="published" when="2002">2002</date>
			<biblScope unit="page" from="412" to="417" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b80">
	<analytic>
		<title level="a" type="main">Boning, Statistical library characterization using belief propagation across multiple technology nodes</title>
		<author>
			<persName><forename type="first">L</forename><surname>Yu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Saxena</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Hess</surname></persName>
		</author>
		<author>
			<persName><forename type="first">I</forename><forename type="middle">A M</forename><surname>Elfadel</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Antoniadis</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">2015 Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE)</title>
		<imprint>
			<publisher>IEEE</publisher>
			<date type="published" when="2015">2015</date>
			<biblScope unit="page" from="1383" to="1388" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b81">
	<analytic>
		<title level="a" type="main">Efficient additive statistical leakage estimation</title>
		<author>
			<persName><forename type="first">L</forename><surname>Cheng</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P</forename><surname>Gupta</surname></persName>
		</author>
		<author>
			<persName><forename type="first">L</forename><surname>He</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</title>
		<imprint>
			<biblScope unit="volume">28</biblScope>
			<biblScope unit="page" from="1777" to="1781" />
			<date type="published" when="2009">2009</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b82">
	<monogr>
		<ptr target="https://www.carolana.com/NC/NC_Manuals/NC_Manual_1993_1994.pdf" />
		<title level="m">Mcnc designers&apos; manual</title>
		<imprint>
			<date type="published" when="1993">1993</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b83">
	<analytic>
		<title level="a" type="main">Full-chip analysis of leakage power under process variations, including spatial correlations</title>
		<author>
			<persName><forename type="first">H</forename><surname>Chang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Sapatnekar</surname></persName>
		</author>
		<idno type="DOI">10.1109/DAC.2005.193865</idno>
	</analytic>
	<monogr>
		<title level="m">Proceedings. 42nd Design Automation Conference</title>
		<meeting>42nd Design Automation Conference</meeting>
		<imprint>
			<date type="published" when="2005">2005. 2005</date>
			<biblScope unit="page" from="523" to="528" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b84">
	<analytic>
		<title level="a" type="main">Statistical estimation of delay in nano-scale cmos circuits using burr distribution</title>
		<author>
			<persName><forename type="first">A</forename><surname>Moshrefi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Aghababa</surname></persName>
		</author>
		<author>
			<persName><forename type="first">O</forename><surname>Shoaei</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">Microelectron. J</title>
		<imprint>
			<biblScope unit="volume">79</biblScope>
			<biblScope unit="page" from="30" to="37" />
			<date type="published" when="2018">2018</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b85">
	<analytic>
		<title level="a" type="main">Statistical analysis and optimization of asynchronous digital circuits</title>
		<author>
			<persName><forename type="first">T.-T</forename><surname>Liu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><forename type="middle">M</forename><surname>Rabaey</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">IEEE 18th International Symposium on Asynchronous Circuits and Systems</title>
		<imprint>
			<publisher>IEEE</publisher>
			<date type="published" when="2012">2012. 2012</date>
			<biblScope unit="page" from="1" to="8" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b86">
	<analytic>
		<title level="a" type="main">Considerations for ultimate cmos scaling</title>
		<author>
			<persName><forename type="first">K</forename><forename type="middle">J</forename><surname>Kuhn</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Electron Devices</title>
		<imprint>
			<biblScope unit="volume">59</biblScope>
			<biblScope unit="page" from="1813" to="1828" />
			<date type="published" when="2012">2012</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b87">
	<analytic>
		<title level="a" type="main">Cmos transistor scaling past 32nm and implications on variation</title>
		<author>
			<persName><forename type="first">K</forename><forename type="middle">J</forename><surname>Kuhn</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">IEEE/SEMI Advanced Semiconductor Manufacturing Conference (ASMC)</title>
		<imprint>
			<date type="published" when="2010">2010. 2010</date>
			<biblScope unit="page" from="241" to="246" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b88">
	<analytic>
		<title level="a" type="main">Scaling equations for the accurate prediction of cmos device performance from 180 nm to 7 nm</title>
		<author>
			<persName><forename type="first">A</forename><surname>Stillmaker</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Baas</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">Integration</title>
		<imprint>
			<biblScope unit="volume">58</biblScope>
			<biblScope unit="page" from="74" to="81" />
			<date type="published" when="2017">2017</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b89">
	<monogr>
		<ptr target="http://ptm.asu.edu/" />
		<title level="m">Predictive technology model</title>
		<imprint>
			<date type="published" when="2012">2012</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b90">
	<analytic>
		<title level="a" type="main">Statistical variation aware leakage and total power estimation of 16 nm vlsi digital circuits based on regression models</title>
		<author>
			<persName><forename type="first">D</forename><surname>Amuru</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Zahra</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Z</forename><surname>Abbas</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">VLSI Design and Test</title>
		<editor>
			<persName><forename type="first">A</forename><surname>Sengupta</surname></persName>
		</editor>
		<editor>
			<persName><forename type="first">S</forename><surname>Dasgupta</surname></persName>
		</editor>
		<editor>
			<persName><forename type="first">V</forename><surname>Singh</surname></persName>
		</editor>
		<editor>
			<persName><forename type="first">R</forename><surname>Sharma</surname></persName>
		</editor>
		<editor>
			<persName><forename type="first">S</forename><forename type="middle">Kumar</forename><surname>Vishvakarma</surname></persName>
		</editor>
		<meeting><address><addrLine>Singapore; Singapore</addrLine></address></meeting>
		<imprint>
			<publisher>Springer</publisher>
			<date type="published" when="2019">2019</date>
			<biblScope unit="page" from="565" to="578" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b91">
	<monogr>
		<title level="m" type="main">Toward more accurate scaling estimates of cmos circuits from 180 nm to 22 nm</title>
		<author>
			<persName><forename type="first">A</forename><surname>Stillmaker</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Z</forename><surname>Xiao</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Baas</surname></persName>
		</author>
		<imprint>
			<date type="published" when="2012">2012</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b92">
	<analytic>
		<title level="a" type="main">A highly accurate machine learning approach to modelling pvt variation aware leakage power in finfet digital circuits</title>
		<author>
			<persName><forename type="first">S</forename><surname>Gourishetty</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Mandadapu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Zahra</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Z</forename><surname>Abbas</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)</title>
		<imprint>
			<date type="published" when="2019">2019. 2019</date>
			<biblScope unit="page" from="61" to="64" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b93">
	<analytic>
		<title level="a" type="main">An efficient gradient boosting approach for pvt aware estimation of leakage power and propagation delay in cmos/finfet digital cells</title>
		<author>
			<persName><forename type="first">D</forename><surname>Amuru</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><forename type="middle">S</forename><surname>Ahmed</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Z</forename><surname>Abbas</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">2020 IEEE International Symposium on Circuits and Systems (ISCAS)</title>
		<imprint>
			<date type="published" when="2020">2020</date>
			<biblScope unit="page" from="1" to="5" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b94">
	<analytic>
		<title level="a" type="main">Power consumption prediction of digital circuits using machine learning</title>
		<author>
			<persName><forename type="first">M</forename><forename type="middle">D</forename><surname>Bhavesh</surname></persName>
		</author>
		<author>
			<persName><forename type="first">N</forename><forename type="middle">A</forename><surname>Anilkumar</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><forename type="middle">I</forename><surname>Patel</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><surname>Gajjar</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename></persName>
		</author>
		<idno type="DOI">10.1109/AISP53593.2022.9760542</idno>
	</analytic>
	<monogr>
		<title level="m">2022 2nd International Conference on Artificial Intelligence and Signal Processing</title>
		<imprint>
			<date type="published" when="2022">2022</date>
			<biblScope unit="page" from="1" to="6" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b95">
	<analytic>
		<title level="a" type="main">Xt-praggma: Crosstalk pessimism reduction achieved with gpu gate-level simulations and machine learning</title>
		<author>
			<persName><forename type="first">V</forename><forename type="middle">A</forename><surname>Chhabria</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Keller</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Zhang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Vollala</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Pratty</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Ren</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Khailany</surname></persName>
		</author>
		<idno type="DOI">10.1109/MLCAD55463.2022.9900084</idno>
	</analytic>
	<monogr>
		<title level="m">2022 ACM/IEEE 4th Workshop on Machine Learning for CAD (ML-CAD)</title>
		<imprint>
			<date type="published" when="2022">2022</date>
			<biblScope unit="page" from="63" to="69" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b96">
	<analytic>
		<title level="a" type="main">Ic yield estimation at early stages of the design cycle</title>
		<author>
			<persName><forename type="first">T</forename><surname>Chen</surname></persName>
		</author>
		<author>
			<persName><forename type="first">V.-K</forename><surname>Kim</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Tegethoff</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">Microelectronics journal</title>
		<imprint>
			<biblScope unit="volume">30</biblScope>
			<biblScope unit="page" from="725" to="732" />
			<date type="published" when="1999">1999</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b97">
	<analytic>
		<title level="a" type="main">Parametric yield estimation considering leakage variability</title>
		<author>
			<persName><forename type="first">R</forename><forename type="middle">R</forename><surname>Rao</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Devgan</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Blaauw</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Sylvester</surname></persName>
		</author>
		<idno type="DOI">10.1145/996566.996693</idno>
		<idno>doi:10.1145/996566. 996693</idno>
		<ptr target="https://doi.org/10.1145/996566.996693" />
	</analytic>
	<monogr>
		<title level="m">Proceedings of the 41st Annual Design Automation Conference, DAC &apos;04</title>
		<meeting>the 41st Annual Design Automation Conference, DAC &apos;04<address><addrLine>New York, NY, USA</addrLine></address></meeting>
		<imprint>
			<publisher>Association for Computing Machinery</publisher>
			<date type="published" when="2004">2004</date>
			<biblScope unit="page" from="442" to="447" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b98">
	<analytic>
		<title level="a" type="main">Neural network based vlsi power estimation</title>
		<author>
			<persName><forename type="first">L</forename><surname>Hou</surname></persName>
		</author>
		<author>
			<persName><forename type="first">L</forename><surname>Zheng</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W</forename><surname>Wu</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">2006 8th International Conference on Solid-State and Integrated Circuit Technology Proceedings</title>
		<imprint>
			<date type="published" when="2006">2006</date>
			<biblScope unit="page" from="1919" to="1921" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b99">
	<analytic>
		<title level="a" type="main">A novel approach to memory power estimation using machine learning</title>
		<author>
			<persName><forename type="first">M</forename><surname>Stockman</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Awad</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><surname>Khanna</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Le</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>David</surname></persName>
		</author>
		<author>
			<persName><forename type="first">E</forename><surname>Gorbatov</surname></persName>
		</author>
		<author>
			<persName><forename type="first">U</forename><surname>Hanebutte</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">2010 International Conference on Energy Aware Computing</title>
		<imprint>
			<publisher>IEEE</publisher>
			<date type="published" when="2010">2010</date>
			<biblScope unit="page" from="1" to="3" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b100">
	<analytic>
		<title level="a" type="main">Voltage and temperature aware statistical leakage analysis framework using artificial neural networks</title>
		<author>
			<persName><forename type="first">V</forename><surname>Janakiraman</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Bharadwaj</surname></persName>
		</author>
		<author>
			<persName><forename type="first">V</forename><surname>Visvanathan</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</title>
		<imprint>
			<biblScope unit="volume">29</biblScope>
			<biblScope unit="page" from="1056" to="1069" />
			<date type="published" when="2010">2010</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b101">
	<analytic>
		<title level="a" type="main">Full-chip sub-threshold leakage power prediction model for sub-0.18 /spl mu/m cmos</title>
		<author>
			<persName><forename type="first">S</forename><surname>Narendra</surname></persName>
		</author>
		<author>
			<persName><forename type="first">V</forename><surname>De</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Borkar</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Antoniadis</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Chandrakasan</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">Proceedings of the International Symposium on Low Power Electronics and Design</title>
		<meeting>the International Symposium on Low Power Electronics and Design</meeting>
		<imprint>
			<date type="published" when="2002">2002</date>
			<biblScope unit="page" from="19" to="23" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b102">
	<analytic>
		<title level="a" type="main">Analytical yield prediction considering leakage/performance correlation</title>
		<author>
			<persName><forename type="first">R</forename><forename type="middle">R</forename><surname>Rao</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Devgan</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Blaauw</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Sylvester</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</title>
		<imprint>
			<biblScope unit="volume">25</biblScope>
			<biblScope unit="page" from="1685" to="1695" />
			<date type="published" when="2006">2006</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b103">
	<analytic>
		<title level="a" type="main">Prediction of leakage power under process uncertainties</title>
		<author>
			<persName><forename type="first">H</forename><surname>Chang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><forename type="middle">S</forename><surname>Sapatnekar</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">ACM Trans. Des. Autom. Electron. Syst</title>
		<imprint>
			<biblScope unit="volume">12</biblScope>
			<biblScope unit="page">12</biblScope>
			<date type="published" when="2007">2007</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b104">
	<analytic>
		<title level="a" type="main">Variability aware support vector machine based macromodels for statistical estimation of subthreshold leakage power</title>
		<author>
			<persName><forename type="first">L</forename><surname>Garg</surname></persName>
		</author>
		<author>
			<persName><forename type="first">V</forename><surname>Sahula</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">2012 International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design</title>
		<imprint>
			<date type="published" when="2012">2012</date>
			<biblScope unit="page" from="253" to="256" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b105">
	<analytic>
		<title level="a" type="main">Si for free: machine learning of interconnect coupling delay and transition effects</title>
		<author>
			<persName><forename type="first">A</forename><forename type="middle">B</forename><surname>Kahng</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Luo</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Nath</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">ACM/IEEE International Workshop on System Level Interconnect Prediction (SLIP)</title>
		<imprint>
			<date type="published" when="2015">2015. 2015</date>
			<biblScope unit="page" from="1" to="8" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b106">
	<analytic>
		<title level="a" type="main">Machine learning based power estimation for cmos vlsi circuits</title>
		<author>
			<persName><forename type="first">V</forename><surname>Govindaraj</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Arunadevi</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">Applied Artificial Intelligence</title>
		<imprint>
			<biblScope unit="volume">35</biblScope>
			<biblScope unit="page" from="1043" to="1055" />
			<date type="published" when="2021">2021</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b107">
	<analytic>
		<title level="a" type="main">Fast and efficient resnn and genetic optimization for pvt aware performance enhancement in digital circuits</title>
		<author>
			<persName><forename type="first">K</forename><surname>Agarwal</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Jain</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Amuru</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Z</forename><surname>Abbas</surname></persName>
		</author>
		<idno type="DOI">10.1109/VLSI-DAT54769.2022.9768067</idno>
	</analytic>
	<monogr>
		<title level="m">2022 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)</title>
		<imprint>
			<date type="published" when="2022">2022</date>
			<biblScope unit="page" from="1" to="4" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b108">
	<analytic>
		<title level="a" type="main">Hierarchically focused guardbanding: An adaptive approach to mitigate pvt variations and aging</title>
		<author>
			<persName><forename type="first">A</forename><surname>Rahimi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">L</forename><surname>Benini</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><forename type="middle">K</forename><surname>Gupta</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">2013 Design, Automation Test in Europe Conference Exhibition (DATE)</title>
		<imprint>
			<date type="published" when="2013">2013</date>
			<biblScope unit="page" from="1695" to="1700" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b109">
	<analytic>
		<title level="a" type="main">Supervised learning based model for predicting variability-induced timing errors</title>
		<author>
			<persName><forename type="first">X</forename><surname>Jiao</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Rahimi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Narayanaswamy</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Fatemi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><forename type="middle">P</forename><surname>De Gyvez</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><forename type="middle">K</forename><surname>Gupta</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">IEEE 13th International New Circuits and Systems Conference (NEWCAS)</title>
		<imprint>
			<date type="published" when="2015">2015. 2015</date>
			<biblScope unit="page" from="1" to="4" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b110">
	<analytic>
		<title level="a" type="main">Regression-based rtl power modeling</title>
		<author>
			<persName><forename type="first">A</forename><surname>Bogliolo</surname></persName>
		</author>
		<author>
			<persName><forename type="first">L</forename><surname>Benini</surname></persName>
		</author>
		<author>
			<persName><forename type="first">G</forename><forename type="middle">De</forename><surname>Micheli</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">ACM Trans. Des. Autom. Electron. Syst</title>
		<imprint>
			<biblScope unit="volume">5</biblScope>
			<biblScope unit="page" from="337" to="372" />
			<date type="published" when="2000">2000</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b111">
	<analytic>
		<title level="a" type="main">Power estimation techniques for fpgas</title>
		<author>
			<persName><forename type="first">J</forename><forename type="middle">H</forename><surname>Anderson</surname></persName>
		</author>
		<author>
			<persName><forename type="first">F</forename><forename type="middle">N</forename><surname>Najm</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Very Large Scale Integration (VLSI) Systems</title>
		<imprint>
			<biblScope unit="volume">12</biblScope>
			<biblScope unit="page" from="1015" to="1027" />
			<date type="published" when="2004">2004</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b112">
	<analytic>
		<title level="a" type="main">Power estimation methodology for a high-level synthesis framework</title>
		<author>
			<persName><forename type="first">S</forename><surname>Ahuja</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><forename type="middle">A</forename><surname>Mathaikutty</surname></persName>
		</author>
		<author>
			<persName><forename type="first">G</forename><surname>Singh</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Stetzer</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><forename type="middle">K</forename><surname>Shukla</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Dingankar</surname></persName>
		</author>
		<idno type="DOI">10.1109/ISQED.2009.4810352</idno>
	</analytic>
	<monogr>
		<title level="m">2009 10th International Symposium on Quality Electronic Design</title>
		<imprint>
			<date type="published" when="2009">2009</date>
			<biblScope unit="page" from="541" to="546" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b113">
	<analytic>
		<title level="a" type="main">An fpgaaccelerated power estimation methodology for complex systems</title>
		<author>
			<persName><forename type="first">D</forename><surname>Sunwoo</surname></persName>
		</author>
		<author>
			<persName><forename type="first">G</forename><forename type="middle">Y</forename><surname>Wu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">N</forename><forename type="middle">A</forename><surname>Patil</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Chiou</surname></persName>
		</author>
		<idno type="DOI">10.1109/FPL.2010.69</idno>
	</analytic>
	<monogr>
		<title level="m">2010 International Conference on Field Programmable Logic and Applications</title>
		<meeting><address><addrLine>Presto</addrLine></address></meeting>
		<imprint>
			<date type="published" when="2010">2010</date>
			<biblScope unit="page" from="310" to="317" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b114">
	<analytic>
		<title level="a" type="main">Primal: Power inference using machine learning</title>
		<author>
			<persName><forename type="first">Y</forename><surname>Zhou</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Ren</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Zhang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Keller</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Khailany</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Z</forename><surname>Zhang</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">2019 56th ACM/IEEE Design Automation Conference (DAC)</title>
		<imprint>
			<date type="published" when="2019">2019</date>
			<biblScope unit="page" from="1" to="6" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b115">
	<monogr>
		<author>
			<persName><forename type="first">J</forename><surname>Zhou</surname></persName>
		</author>
		<author>
			<persName><forename type="first">G</forename><surname>Cui</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Z</forename><surname>Zhang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Yang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Z</forename><surname>Liu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">L</forename><surname>Wang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Li</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Sun</surname></persName>
		</author>
		<idno type="arXiv">arXiv:1812.08434</idno>
		<title level="m">Graph neural networks: A review of methods and applications</title>
		<imprint>
			<date type="published" when="2019">2019</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b116">
	<analytic>
		<title level="a" type="main">Grannite: Graph neural network inference for transferable power estimation</title>
		<author>
			<persName><forename type="first">Y</forename><surname>Zhang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Ren</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Khailany</surname></persName>
		</author>
		<idno type="DOI">10.1109/DAC18072.2020.9218643</idno>
	</analytic>
	<monogr>
		<title level="m">2020 57th ACM/IEEE Design Automation Conference (DAC)</title>
		<imprint>
			<date type="published" when="2020">2020</date>
			<biblScope unit="page" from="1" to="6" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b117">
	<analytic>
		<title level="a" type="main">Generative mixture of networks</title>
		<author>
			<persName><forename type="first">E</forename><surname>Banijamali</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Ghodsi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P</forename><surname>Popuart</surname></persName>
		</author>
		<idno type="DOI">10.1109/IJCNN.2017.7966329</idno>
	</analytic>
	<monogr>
		<title level="m">2017 International Joint Conference on Neural Networks (IJCNN)</title>
		<imprint>
			<date type="published" when="2017">2017</date>
			<biblScope unit="page" from="3753" to="3760" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b118">
	<analytic>
		<title level="a" type="main">Reg-gan: Semi-supervised learning based on generative adversarial networks for regression</title>
		<author>
			<persName><forename type="first">M</forename><surname>Rezagholiradeh</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><forename type="middle">A</forename><surname>Haidar</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">2018 IEEE International Conference on Acoustics, Speech and Signal Processing</title>
		<imprint>
			<date type="published" when="2018">2018</date>
			<biblScope unit="page" from="2806" to="2810" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b119">
	<analytic>
		<title level="a" type="main">Machine-learning-based dynamic ir drop prediction for eco</title>
		<author>
			<persName><forename type="first">Y</forename><surname>Fang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Lin</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Sui</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Li</surname></persName>
		</author>
		<author>
			<persName><forename type="first">E</forename><forename type="middle">J</forename><surname>Fang</surname></persName>
		</author>
		<idno type="DOI">10.1145/3240765.3240823</idno>
	</analytic>
	<monogr>
		<title level="j">IEEE/ACM International Conference on Computer-Aided Design</title>
		<imprint>
			<biblScope unit="page" from="1" to="7" />
			<date type="published" when="2018">2018. 2018</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b120">
	<monogr>
		<author>
			<persName><forename type="first">Z</forename><surname>Xie</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Ren</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Khailany</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Sheng</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Santosh</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Hu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Chen</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Powernet</forename></persName>
		</author>
		<idno type="DOI">10.1109/ASP-DAC47756.2020.9045574</idno>
		<title level="m">Transferable dynamic ir drop estimation via maximum convolutional neural network, in: 2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC)</title>
		<imprint>
			<date type="published" when="2020">2020</date>
			<biblScope unit="page" from="13" to="18" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b121">
	<analytic>
		<title level="a" type="main">Ir drop prediction of eco-revised circuits using machine learning</title>
		<author>
			<persName><forename type="first">S</forename><surname>Lin</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Fang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Li</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Liu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">T</forename><surname>Yang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Lin</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Li</surname></persName>
		</author>
		<author>
			<persName><forename type="first">E</forename><forename type="middle">J</forename><surname>Fang</surname></persName>
		</author>
		<idno type="DOI">10.1109/VTS.2018.8368657</idno>
	</analytic>
	<monogr>
		<title level="m">IEEE 36th VLSI Test Symposium (VTS)</title>
		<imprint>
			<date type="published" when="2018">2018. 2018</date>
			<biblScope unit="page" from="1" to="6" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b122">
	<analytic>
		<title level="a" type="main">A fast and accurate per-cell dynamic ir-drop estimation method for at-speed scan test pattern validation</title>
		<author>
			<persName><forename type="first">Y</forename><surname>Yamato</surname></persName>
		</author>
		<author>
			<persName><forename type="first">T</forename><surname>Yoneda</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K</forename><surname>Hatayama</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Inoue</surname></persName>
		</author>
		<idno type="DOI">10.1109/TEST.2012.6401549</idno>
	</analytic>
	<monogr>
		<title level="m">IEEE International Test Conference</title>
		<imprint>
			<date type="published" when="2012">2012. 2012</date>
			<biblScope unit="page" from="1" to="8" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b123">
	<analytic>
		<title level="a" type="main">Onchip voltage-droop prediction using support-vector machines</title>
		<author>
			<persName><forename type="first">F</forename><surname>Ye</surname></persName>
		</author>
		<author>
			<persName><forename type="first">F</forename><surname>Firouzi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Yang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K</forename><surname>Chakrabarty</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><forename type="middle">B</forename><surname>Tahoori</surname></persName>
		</author>
		<idno type="DOI">10.1109/VTS.2014.6818798</idno>
	</analytic>
	<monogr>
		<title level="m">IEEE 32nd VLSI Test Symposium (VTS)</title>
		<imprint>
			<date type="published" when="2014">2014. 2014</date>
			<biblScope unit="page" from="1" to="6" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b124">
	<analytic>
		<title level="a" type="main">Machine learning based ir drop prediction on eco revised design for faster convergence</title>
		<author>
			<persName><forename type="first">S</forename><surname>Kundu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Prasad</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Nishad</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Nachireddy</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><forename type="middle">K</forename><surname>Mlir</surname></persName>
		</author>
		<idno type="DOI">10.1109/VLSID2022.2022.00025</idno>
	</analytic>
	<monogr>
		<title level="m">2022 35th International Conference on VLSI Design and 2022 21st International Conference on Embedded Systems (VLSID)</title>
		<imprint>
			<date type="published" when="2022">2022</date>
			<biblScope unit="page" from="68" to="73" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b125">
	<analytic>
		<title level="a" type="main">A deep learning methodology to proliferate golden signoff timing</title>
		<author>
			<persName><forename type="first">S</forename><surname>Han</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><forename type="middle">B</forename><surname>Kahng</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Nath</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><forename type="middle">S</forename><surname>Vydyanathan</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">2014 Design, Automation Test in Europe Conference Exhibition (DATE)</title>
		<imprint>
			<date type="published" when="2014">2014</date>
			<biblScope unit="page" from="1" to="6" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b126">
	<analytic>
		<title level="a" type="main">Accelerating chip design with machine learning: From pre-silicon to post-silicon</title>
		<author>
			<persName><forename type="first">C</forename><surname>Zhuo</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Yu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Gao</surname></persName>
		</author>
		<idno type="DOI">10.1109/SOCC.2017.8226046</idno>
	</analytic>
	<monogr>
		<title level="m">2017 30th IEEE International System-on-Chip Conference</title>
		<imprint>
			<date type="published" when="2017">2017</date>
			<biblScope unit="page" from="227" to="232" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b127">
	<analytic>
		<title level="a" type="main">Machine learning for vlsi cad: A case study in on-chip power grid design</title>
		<author>
			<persName><forename type="first">S</forename><surname>Dey</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Nandi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">G</forename><surname>Trivedi</surname></persName>
		</author>
		<idno type="DOI">10.1109/ISVLSI51109.2021.00075</idno>
	</analytic>
	<monogr>
		<title level="m">2021 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)</title>
		<imprint>
			<date type="published" when="2021">2021</date>
			<biblScope unit="page" from="378" to="383" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b128">
	<analytic>
		<title level="a" type="main">A machine learning based metaheuristic technique for decoupling capacitor optimization</title>
		<author>
			<persName><forename type="first">H</forename><surname>Vaghasiya</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Jain</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><forename type="middle">N</forename><surname>Tripathi</surname></persName>
		</author>
		<idno type="DOI">10.1109/SPI54345.2022.9874924</idno>
	</analytic>
	<monogr>
		<title level="m">2022 IEEE 26th Workshop on Signal and Power Integrity (SPI)</title>
		<imprint>
			<date type="published" when="2022">2022</date>
			<biblScope unit="page" from="1" to="4" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b129">
	<analytic>
		<title level="a" type="main">Chip performance prediction using machine learning techniques</title>
		<author>
			<persName><forename type="first">M.-Y</forename><surname>Su</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W.-C</forename><surname>Lin</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y.-T</forename><surname>Kuo</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C.-M</forename><surname>Li</surname></persName>
		</author>
		<author>
			<persName><forename type="first">E</forename><forename type="middle">J</forename></persName>
		</author>
		<author>
			<persName><forename type="first">-W</forename><surname>Fang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><forename type="middle">S</forename></persName>
		</author>
		<author>
			<persName><forename type="first">-Y</forename><surname>Hsueh</surname></persName>
		</author>
		<idno type="DOI">10.1109/VLSI-DAT52063.2021.9427338</idno>
	</analytic>
	<monogr>
		<title level="m">2021 International Symposium on VLSI Design, Automation and Test</title>
		<imprint>
			<date type="published" when="2021">2021</date>
			<biblScope unit="page" from="1" to="4" />
		</imprint>
		<respStmt>
			<orgName>VLSI-DAT</orgName>
		</respStmt>
	</monogr>
</biblStruct>

<biblStruct xml:id="b130">
	<analytic>
		<title level="a" type="main">Real-time fullchip thermal tracking: A post-silicon, machine learning perspective</title>
		<author>
			<persName><forename type="first">S</forename><surname>Sadiqbatcha</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Zhang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Amrouch</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><forename type="middle">X</forename></persName>
		</author>
		<author>
			<persName><forename type="first">-D</forename><surname>Tan</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Computers</title>
		<imprint>
			<biblScope unit="volume">71</biblScope>
			<biblScope unit="page" from="1411" to="1424" />
			<date type="published" when="2022">2022</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b131">
	<analytic>
		<title level="a" type="main">In-memory computation of a machinelearning classifier in a standard 6t sram array</title>
		<author>
			<persName><forename type="first">J</forename><surname>Zhang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Z</forename><surname>Wang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">N</forename><surname>Verma</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Journal of Solid-State Circuits</title>
		<imprint>
			<biblScope unit="volume">52</biblScope>
			<biblScope unit="page" from="915" to="924" />
			<date type="published" when="2017">2017</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b132">
	<analytic>
		<title level="a" type="main">Deep in-memory architectures for machine learning-accuracy versus efficiency tradeoffs</title>
		<author>
			<persName><forename type="first">M</forename><surname>Kang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Kim</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><forename type="middle">D</forename><surname>Patil</surname></persName>
		</author>
		<author>
			<persName><forename type="first">N</forename><forename type="middle">R</forename><surname>Shanbhag</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Circuits and Systems I: Regular Papers</title>
		<imprint>
			<biblScope unit="volume">67</biblScope>
			<biblScope unit="page" from="1627" to="1639" />
			<date type="published" when="2020">2020</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b133">
	<analytic>
		<title level="a" type="main">An energy-efficient vlsi architecture for pattern recognition via deep embedding of computation in sram</title>
		<author>
			<persName><forename type="first">M</forename><surname>Kang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M.-S</forename><surname>Keel</surname></persName>
		</author>
		<author>
			<persName><forename type="first">N</forename><forename type="middle">R</forename><surname>Shanbhag</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Eilert</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K</forename><surname>Curewitz</surname></persName>
		</author>
		<idno type="DOI">10.1109/ICASSP.2014.6855225</idno>
	</analytic>
	<monogr>
		<title level="m">2014 IEEE International Conference on Acoustics, Speech and Signal Processing</title>
		<imprint>
			<date type="published" when="2014">2014</date>
			<biblScope unit="page" from="8326" to="8330" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b134">
	<analytic>
		<title level="a" type="main">A 42pj/decision 3.12tops/w robust in-memory machine learning classifier with onchip training</title>
		<author>
			<persName><forename type="first">S</forename><forename type="middle">K</forename><surname>Gonugondla</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Kang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">N</forename><surname>Shanbhag</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">2018 IEEE International Solid -State Circuits Conference -(ISSCC)</title>
		<imprint>
			<date type="published" when="2018">2018</date>
			<biblScope unit="page" from="490" to="492" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b135">
	<analytic>
		<title level="a" type="main">Memory devices and applications for in-memory computing</title>
		<author>
			<persName><forename type="first">A</forename><surname>Sebastian</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><forename type="middle">Le</forename><surname>Gallo</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><surname>Khaddam-Aljameh</surname></persName>
		</author>
		<author>
			<persName><forename type="first">E</forename><surname>Eleftheriou</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">Nature Nanotechnology</title>
		<imprint>
			<biblScope unit="volume">15</biblScope>
			<biblScope unit="page" from="529" to="544" />
			<date type="published" when="2020">2020</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b136">
	<analytic>
		<title level="a" type="main">An in-memory computing architecture based on two-dimensional semiconductors for multiply-accumulate operations</title>
		<author>
			<persName><forename type="first">Y</forename><surname>Wang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Tang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Xie</surname></persName>
		</author>
		<author>
			<persName><forename type="first">X</forename><surname>Chen</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Ma</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Z</forename><surname>Sun</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Q</forename><surname>Sun</surname></persName>
		</author>
		<author>
			<persName><forename type="first">L</forename><surname>Chen</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Zhu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Wan</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Z</forename><surname>Xu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><forename type="middle">W</forename><surname>Zhang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P</forename><surname>Zhou</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W</forename><surname>Bao</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">Nature Communications</title>
		<imprint>
			<biblScope unit="volume">12</biblScope>
			<biblScope unit="page">3347</biblScope>
			<date type="published" when="2021">2021</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b137">
	<analytic>
		<title level="a" type="main">A parallel digital vlsi architecture for integrated support vector machine training and classification</title>
		<author>
			<persName><forename type="first">Q</forename><surname>Wang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P</forename><surname>Li</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Kim</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Very Large Scale Integration (VLSI) Systems</title>
		<imprint>
			<biblScope unit="volume">23</biblScope>
			<biblScope unit="page" from="1471" to="1484" />
			<date type="published" when="2015">2015</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b138">
	<analytic>
		<title level="a" type="main">An on-chip-trainable gaussian-kernel analog support vector machine</title>
		<author>
			<persName><forename type="first">K</forename><surname>Kang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">T</forename><surname>Shibata</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Circuits and Systems I: Regular Papers</title>
		<imprint>
			<biblScope unit="volume">57</biblScope>
			<biblScope unit="page" from="1513" to="1524" />
			<date type="published" when="2010">2010</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b139">
	<analytic>
		<title level="a" type="main">Vlsi design of an svm learning core on sequential minimal optimization algorithm</title>
		<author>
			<persName><forename type="first">T</forename><surname>Kuan</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Wang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Wang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P</forename><surname>Lin</surname></persName>
		</author>
		<author>
			<persName><forename type="first">G</forename><surname>Gu</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Very Large Scale Integration (VLSI) Systems</title>
		<imprint>
			<biblScope unit="volume">20</biblScope>
			<biblScope unit="page" from="673" to="683" />
			<date type="published" when="2012">2012</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b140">
	<analytic>
		<title level="a" type="main">Novel cascade fpga accelerator for support vector machines classification</title>
		<author>
			<persName><forename type="first">M</forename><surname>Papadonikolakis</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Bouganis</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Neural Networks and Learning Systems</title>
		<imprint>
			<biblScope unit="volume">23</biblScope>
			<biblScope unit="page" from="1040" to="1052" />
			<date type="published" when="2012">2012</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b141">
	<analytic>
		<title level="a" type="main">Nnpim: A processing in-memory architecture for neural network acceleration</title>
		<author>
			<persName><forename type="first">S</forename><surname>Gupta</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Imani</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Kaur</surname></persName>
		</author>
		<author>
			<persName><forename type="first">T</forename><forename type="middle">S</forename><surname>Rosing</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Computers</title>
		<imprint>
			<biblScope unit="volume">68</biblScope>
			<biblScope unit="page" from="1325" to="1337" />
			<date type="published" when="2019">2019</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b142">
	<analytic>
		<title level="a" type="main">A dram-maker&apos;s acceleratorinmemory (aim) architecture for machine learning</title>
		<author>
			<persName><forename type="first">M</forename><surname>He</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Song</surname></persName>
		</author>
		<author>
			<persName><forename type="first">I</forename><surname>Kim</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Jeong</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Kim</surname></persName>
		</author>
		<author>
			<persName><forename type="first">I</forename><surname>Park</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Thot-Tethodi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">T</forename><forename type="middle">N</forename><surname>Vijaykumar</surname></persName>
		</author>
		<idno type="DOI">10.1109/MICRO50266.2020.00040</idno>
	</analytic>
	<monogr>
		<title level="m">2020 53rd Annual IEEE/ACM International Symposium on Microarchitecture</title>
		<meeting><address><addrLine>Newton</addrLine></address></meeting>
		<imprint>
			<date type="published" when="2020">2020</date>
			<biblScope unit="page" from="372" to="385" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b143">
	<analytic>
		<title level="a" type="main">A general offloading approach for near-dram processing-in-memory architectures</title>
		<author>
			<persName><forename type="first">D</forename><surname>Chen</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Jin</surname></persName>
		</author>
		<author>
			<persName><forename type="first">L</forename><surname>Zheng</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Huang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P</forename><surname>Yao</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Gui</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Q</forename><surname>Wang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Liu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>He</surname></persName>
		</author>
		<author>
			<persName><forename type="first">X</forename><surname>Liao</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><surname>Zheng</surname></persName>
		</author>
		<idno type="DOI">10.1109/IPDPS53621.2022.00032</idno>
	</analytic>
	<monogr>
		<title level="m">2022 IEEE International Parallel and Distributed Processing Symposium (IPDPS)</title>
		<imprint>
			<date type="published" when="2022">2022</date>
			<biblScope unit="page" from="246" to="257" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b144">
	<analytic>
		<title level="a" type="main">A scalable near-memory architecture for training deep neural networks on large in-memory datasets</title>
		<author>
			<persName><forename type="first">F</forename><surname>Schuiki</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Schaffner</surname></persName>
		</author>
		<author>
			<persName><forename type="first">F</forename><forename type="middle">K</forename><surname>G√ºrkaynak</surname></persName>
		</author>
		<author>
			<persName><forename type="first">L</forename><surname>Benini</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Computers</title>
		<imprint>
			<biblScope unit="volume">68</biblScope>
			<biblScope unit="page" from="484" to="497" />
			<date type="published" when="2019">2019</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b145">
	<analytic>
		<title level="a" type="main">Machine learning migration for efficient near-data processing</title>
		<author>
			<persName><forename type="first">A</forename><forename type="middle">S</forename><surname>Cordeiro</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><forename type="middle">R D</forename><surname>Santos</surname></persName>
		</author>
		<author>
			<persName><forename type="first">F</forename><forename type="middle">B</forename><surname>Moreira</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P</forename><forename type="middle">C</forename><surname>Santos</surname></persName>
		</author>
		<author>
			<persName><forename type="first">L</forename><surname>Carro</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><forename type="middle">A Z</forename><surname>Alves</surname></persName>
		</author>
		<idno type="DOI">10.1109/PDP52278.2021.00041</idno>
	</analytic>
	<monogr>
		<title level="m">2021 29th Euromicro International Conference on Parallel, Distributed and Network-Based Processing</title>
		<imprint>
			<date type="published" when="2021">2021</date>
			<biblScope unit="page" from="212" to="219" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b146">
	<analytic>
		<title level="a" type="main">Near-dataprocessing architectures performance estimation and ranking using machine learning predictors</title>
		<author>
			<persName><forename type="first">V</forename><surname>Iskandar</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><forename type="middle">A</forename><surname>Abd El Ghany</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Goehringer</surname></persName>
		</author>
		<idno type="DOI">10.1109/DSD53832.2021.00033</idno>
	</analytic>
	<monogr>
		<title level="m">2021 24th Euromicro Conference on Digital System Design (DSD)</title>
		<imprint>
			<date type="published" when="2021">2021</date>
			<biblScope unit="page" from="158" to="165" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b147">
	<analytic>
		<title level="a" type="main">Processing-in-storage acceleration of machine learning</title>
		<author>
			<persName><forename type="first">R</forename><surname>Kaplan</surname></persName>
		</author>
		<author>
			<persName><forename type="first">L</forename><surname>Yavits</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><surname>Ginosar</surname></persName>
		</author>
		<author>
			<persName><surname>Prins</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Nanotechnology</title>
		<imprint>
			<biblScope unit="volume">17</biblScope>
			<biblScope unit="page" from="889" to="896" />
			<date type="published" when="2018">2018</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b148">
	<analytic>
		<title level="a" type="main">A review of in-memory computing architectures for machine learning applications</title>
		<author>
			<persName><forename type="first">S</forename><surname>Bavikadi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P</forename><forename type="middle">R</forename><surname>Sutradhar</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K</forename><forename type="middle">N</forename><surname>Khasawneh</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Ganguly</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><forename type="middle">M</forename><surname>Pudukotai Dinakarrao</surname></persName>
		</author>
		<idno type="DOI">10.1145/3386263.3407649</idno>
		<idno>doi:10. 1145/3386263.3407649</idno>
		<ptr target="https://doi.org/10.1145/3386263.3407649" />
	</analytic>
	<monogr>
		<title level="m">Proceedings of the 2020 on Great Lakes Symposium on VLSI, GLSVLSI &apos;20</title>
		<meeting>the 2020 on Great Lakes Symposium on VLSI, GLSVLSI &apos;20<address><addrLine>New York, NY, USA</addrLine></address></meeting>
		<imprint>
			<publisher>Association for Computing Machinery</publisher>
			<date type="published" when="2020">2020</date>
			<biblScope unit="page" from="89" to="94" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b149">
	<analytic>
		<title level="a" type="main">An area-efficient 6t-sram based compute-in-memory architecture with reconfigurable sar adcs for energy-efficient deep neural networks in edge ml applications</title>
		<author>
			<persName><forename type="first">A</forename><surname>Biswas</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Sanghvi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Mehendale</surname></persName>
		</author>
		<author>
			<persName><forename type="first">G</forename><surname>Preet</surname></persName>
		</author>
		<idno type="DOI">10.1109/CICC53496.2022.9772789</idno>
	</analytic>
	<monogr>
		<title level="m">2022 IEEE Custom Integrated Circuits Conference (CICC)</title>
		<imprint>
			<date type="published" when="2022">2022</date>
			<biblScope unit="page" from="1" to="2" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b150">
	<analytic>
		<title level="a" type="main">Energy-efficient computing-in-memory architecture for ai processor: device, circuit, architecture perspective</title>
		<author>
			<persName><forename type="first">L</forename><surname>Chang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Li</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Z</forename><surname>Zhang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Xiao</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Q</forename><surname>Liu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Z</forename><surname>Zhu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W</forename><surname>Li</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Z</forename><surname>Zhu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Yang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Zhou</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">Science China Information Sciences</title>
		<imprint>
			<biblScope unit="volume">64</biblScope>
			<biblScope unit="page">160403</biblScope>
			<date type="published" when="2021">2021</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b151">
	<analytic>
		<title level="a" type="main">1 a 74 tmacs/w cmos-rram neurosynaptic core with dynamically reconfigurable dataflow and in-situ transposable weights for probabilistic graphical models</title>
		<author>
			<persName><forename type="first">W</forename><surname>Wan</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><surname>Kubendran</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><forename type="middle">B</forename><surname>Eryilmaz</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W</forename><surname>Zhang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Liao</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Wu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Deiss</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Gao</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P</forename><surname>Raina</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Joshi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Wu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">G</forename><surname>Cauwenberghs</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H.-S</forename><forename type="middle">P</forename><surname>Wong</surname></persName>
		</author>
		<idno type="DOI">10.1109/ISSCC19947.2020.9062979</idno>
	</analytic>
	<monogr>
		<title level="m">2020 IEEE International Solid-State Circuits Conference -(ISSCC)</title>
		<imprint>
			<date type="published" when="2020">2020</date>
			<biblScope unit="volume">33</biblScope>
			<biblScope unit="page" from="498" to="500" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b152">
	<analytic>
		<title level="a" type="main">Prime: A novel processing-in-memory architecture for neural network computation in reram-based main memory</title>
		<author>
			<persName><forename type="first">P</forename><surname>Chi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Li</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Xu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">T</forename><surname>Zhang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Zhao</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Liu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Wang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Xie</surname></persName>
		</author>
		<idno type="DOI">10.1109/ISCA.2016.13</idno>
	</analytic>
	<monogr>
		<title level="m">ACM/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA)</title>
		<imprint>
			<date type="published" when="2016">2016. 2016</date>
			<biblScope unit="page" from="27" to="39" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b153">
	<analytic>
		<title level="a" type="main">Modeling and simulating in-memory memristive deep learning systems: An overview of current efforts</title>
		<author>
			<persName><forename type="first">C</forename><surname>Lammie</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W</forename><surname>Xiang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><forename type="middle">Rahimi</forename><surname>Azghadi</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">Array</title>
		<imprint>
			<biblScope unit="volume">13</biblScope>
			<biblScope unit="page">100116</biblScope>
			<date type="published" when="2022">2022</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b154">
	<monogr>
		<title level="m" type="main">Time: A training-in-memory architec-ture for memristor-based deep neural networks</title>
		<author>
			<persName><forename type="first">Ming</forename><surname>Cheng</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Lixue</forename><surname>Xia</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Zhenhua</forename><surname>Zhu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Yi</forename><surname>Cai</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Yuan</forename><surname>Xie</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Yu</forename><surname>Wang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Huazhong</forename><surname>Yang</surname></persName>
		</author>
		<imprint>
			<date type="published" when="2017">2017</date>
			<biblScope unit="page" from="1" to="6" />
		</imprint>
	</monogr>
	<note>in: 2017 54th ACM</note>
</biblStruct>

<biblStruct xml:id="b155">
	<analytic>
		<title level="a" type="main">Hardware acceleration of sparse and irregular tensor computations of ml models: A survey and insights</title>
		<author>
			<persName><forename type="first">S</forename><surname>Dave</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><surname>Baghdadi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">T</forename><surname>Nowatzki</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Avancha</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Shrivastava</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Li</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">Proceedings of the IEEE</title>
		<imprint>
			<biblScope unit="volume">109</biblScope>
			<biblScope unit="page" from="1706" to="1752" />
			<date type="published" when="2021">2021</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b156">
	<analytic>
		<title level="a" type="main">A dual-memory architecture for reinforcement learning on neuromorphic platforms</title>
		<author>
			<persName><forename type="first">W</forename><surname>Olin-Ammentorp</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Sokolov</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Bazhenov</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">Neuromorphic Computing and Engineering</title>
		<imprint>
			<biblScope unit="volume">1</biblScope>
			<biblScope unit="page">24003</biblScope>
			<date type="published" when="2021">2021</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b157">
	<analytic>
		<title level="a" type="main">Nanoscale hfo2-based memristive devices for neuromorphic computing</title>
		<author>
			<persName><forename type="first">S</forename><surname>Hoffmann-Eifert</surname></persName>
		</author>
		<idno type="DOI">10.1109/DRC55272.2022.9855810</idno>
	</analytic>
	<monogr>
		<title level="m">2022 Device Research Conference (DRC)</title>
		<imprint>
			<date type="published" when="2022">2022</date>
			<biblScope unit="page" from="1" to="2" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b158">
	<analytic>
		<title level="a" type="main">Neurometer: An integrated power, area, and timing modeling framework for machine learning accelerators industry track paper</title>
		<author>
			<persName><forename type="first">T</forename><surname>Tang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Li</surname></persName>
		</author>
		<author>
			<persName><forename type="first">L</forename><surname>Nai</surname></persName>
		</author>
		<author>
			<persName><forename type="first">N</forename><surname>Jouppi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Xie</surname></persName>
		</author>
		<idno type="DOI">10.1109/HPCA51647.2021.00075</idno>
	</analytic>
	<monogr>
		<title level="m">2021 IEEE International Symposium on High-Performance Computer Architecture (HPCA)</title>
		<imprint>
			<date type="published" when="2021">2021</date>
			<biblScope unit="page" from="841" to="853" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b159">
	<analytic>
		<title level="a" type="main">Automated systolic array architecture synthesis for high throughput cnn inference on fpgas</title>
		<author>
			<persName><forename type="first">X</forename><surname>Wei</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><forename type="middle">H</forename><surname>Yu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P</forename><surname>Zhang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Chen</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Wang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Hu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Liang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Cong</surname></persName>
		</author>
		<idno type="DOI">10.1145/3061639.3062207</idno>
	</analytic>
	<monogr>
		<title level="m">2017 54th ACM/EDAC/IEEE Design Automation Conference</title>
		<imprint>
			<date type="published" when="2017">2017</date>
			<biblScope unit="page" from="1" to="6" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b160">
	<monogr>
		<title level="m" type="main">Systimator: A design space exploration methodology for systolic array based cnns acceleration on the fpga-based edge nodes</title>
		<author>
			<persName><forename type="first">H</forename><surname>Ahmad</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Tanvir</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><forename type="middle">A</forename><surname>Hanif</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><forename type="middle">U</forename><surname>Javed</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><surname>Hafiz</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Shafique</surname></persName>
		</author>
		<idno type="arXiv">arXiv:1901.04986</idno>
		<imprint>
			<date type="published" when="2019">2019</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b161">
	<analytic>
		<title level="a" type="main">Packing sparse convolu-tional neural networks for efficient systolic array implementations: Column combining under joint optimization</title>
		<author>
			<persName><forename type="first">H</forename><surname>Kung</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Mcdanel</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><forename type="middle">Q</forename><surname>Zhang</surname></persName>
		</author>
		<idno type="DOI">10.1145/3297858.3304028</idno>
		<idno>doi:10.1145/3297858.3304028</idno>
		<ptr target="https://doi.org/10.1145/3297858.3304028" />
	</analytic>
	<monogr>
		<title level="m">Proceedings of the Twenty-Fourth International Conference on Architectural Sup-port for Programming Languages and Operating Systems, ASPLOS &apos;19</title>
		<meeting>the Twenty-Fourth International Conference on Architectural Sup-port for Programming Languages and Operating Systems, ASPLOS &apos;19<address><addrLine>New York, NY, USA</addrLine></address></meeting>
		<imprint>
			<publisher>Association for Computing Machinery</publisher>
			<date type="published" when="2019">2019</date>
			<biblScope unit="page" from="821" to="834" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b162">
	<monogr>
		<title level="m" type="main">Deep compression: Compressing deep neural networks with pruning, trained quantization and huffman coding</title>
		<author>
			<persName><forename type="first">S</forename><surname>Han</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Mao</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W</forename><forename type="middle">J</forename><surname>Dally</surname></persName>
		</author>
		<idno type="arXiv">arXiv:1510.00149</idno>
		<imprint>
			<date type="published" when="2016">2016</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b163">
	<monogr>
		<title level="m" type="main">Pruning convolutional neural networks for resource efficient inference</title>
		<author>
			<persName><forename type="first">P</forename><surname>Molchanov</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Tyree</surname></persName>
		</author>
		<author>
			<persName><forename type="first">T</forename><surname>Karras</surname></persName>
		</author>
		<author>
			<persName><forename type="first">T</forename><surname>Aila</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Kautz</surname></persName>
		</author>
		<idno type="arXiv">arXiv:1611.06440</idno>
		<imprint>
			<date type="published" when="2017">2017</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b164">
	<analytic>
		<title level="a" type="main">Eridanus: Efficiently running inference of dnns using systolic arrays</title>
		<author>
			<persName><forename type="first">B</forename><surname>Asgari</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><surname>Hadidi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Kim</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Yalamanchili</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Micro</title>
		<imprint>
			<biblScope unit="volume">39</biblScope>
			<biblScope unit="page" from="46" to="54" />
			<date type="published" when="2019">2019</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b165">
	<analytic>
		<title level="a" type="main">Optimized fpga-based deep learning accelerator for sparse cnn using high bandwidth memory</title>
		<author>
			<persName><forename type="first">C</forename><surname>Jiang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Ojika</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Patel</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Lam</surname></persName>
		</author>
		<idno type="DOI">10.1109/FCCM51124.2021.00026</idno>
	</analytic>
	<monogr>
		<title level="m">2021 IEEE 29th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)</title>
		<imprint>
			<date type="published" when="2021">2021</date>
			<biblScope unit="page" from="157" to="164" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b166">
	<analytic>
		<title level="a" type="main">A multilayer perceptron training accelerator using systolic array</title>
		<author>
			<persName><forename type="first">T</forename><surname>Senoo</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Jinguji</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><surname>Kuramochi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Nakahara</surname></persName>
		</author>
		<idno type="DOI">10.1109/APCCAS51387.2021.9687773</idno>
	</analytic>
	<monogr>
		<title level="m">2021 IEEE Asia Pacific Conference on Circuit and Systems (APCCAS)</title>
		<imprint>
			<date type="published" when="2021">2021</date>
			<biblScope unit="page" from="77" to="80" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b167">
	<analytic>
		<title level="a" type="main">An energyefficient approximate systolic array based on timing error prediction and prevention</title>
		<author>
			<persName><forename type="first">N.-C</forename><surname>Huang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W.-K</forename><surname>Tseng</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H.-J</forename><surname>Chou</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K.-C</forename><surname>Wu</surname></persName>
		</author>
		<idno type="DOI">10.1109/VTS50974.2021.9441004</idno>
	</analytic>
	<monogr>
		<title level="m">2021 IEEE 39th VLSI Test Symposium (VTS)</title>
		<imprint>
			<date type="published" when="2021">2021</date>
			<biblScope unit="page" from="1" to="7" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b168">
	<analytic>
		<title level="a" type="main">A resource-efficient multiplierless systolic array architecture for convolutions in deep networks</title>
		<author>
			<persName><forename type="first">Y</forename><surname>Parmar</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K</forename><surname>Sridharan</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Circuits and Systems</title>
		<imprint>
			<biblScope unit="volume">II</biblScope>
			<biblScope unit="page" from="370" to="374" />
			<date type="published" when="2020">2020</date>
		</imprint>
	</monogr>
	<note>Express Briefs</note>
</biblStruct>

<biblStruct xml:id="b169">
	<analytic>
		<title level="a" type="main">Factored radix-8 systolic array for tensor processing</title>
		<author>
			<persName><forename type="first">I</forename><surname>Ullah</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K</forename><surname>Inayat</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J.-S</forename><surname>Yang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Chung</surname></persName>
		</author>
		<idno type="DOI">10.1109/DAC18072.2020.9218585</idno>
	</analytic>
	<monogr>
		<title level="m">2020 57th ACM/IEEE Design Automation Conference (DAC)</title>
		<imprint>
			<date type="published" when="2020">2020</date>
			<biblScope unit="page" from="1" to="6" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b170">
	<analytic>
		<title level="a" type="main">Fusedgcn: A systolic three-matrix multiplication architecture for graph convolutional networks</title>
		<author>
			<persName><forename type="first">C</forename><surname>Peltekis</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Filippas</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Nicopoulos</surname></persName>
		</author>
		<author>
			<persName><forename type="first">G</forename><surname>Dimitrakopoulos</surname></persName>
		</author>
		<idno type="DOI">10.1109/ASAP54787.2022.00024</idno>
	</analytic>
	<monogr>
		<title level="m">2022 IEEE 33rd International Conference on Application-specific Systems, Architectures and Processors (ASAP)</title>
		<imprint>
			<date type="published" when="2022">2022</date>
			<biblScope unit="page" from="93" to="97" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b171">
	<monogr>
		<title level="m" type="main">Hybrid accumulator factored systolic array for machine learning acceleration, IEEE on Very Large Scale Integration (VLSI) Systems</title>
		<author>
			<persName><forename type="first">K</forename><surname>Inayat</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Chung</surname></persName>
		</author>
		<imprint>
			<date type="published" when="2022">2022</date>
			<biblScope unit="volume">30</biblScope>
			<biblScope unit="page" from="881" to="892" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b172">
	<analytic>
		<title level="a" type="main">Toward functional safety of systolic array-based deep learning hardware accelerators</title>
		<author>
			<persName><forename type="first">S</forename><surname>Kundu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Banerjee</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Raha</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Natarajan</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K</forename><surname>Basu</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Very Large Scale Integration (VLSI) Systems</title>
		<imprint>
			<biblScope unit="volume">29</biblScope>
			<biblScope unit="page" from="485" to="498" />
			<date type="published" when="2021">2021</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b173">
	<analytic>
		<title level="a" type="main">Construction and use of linear regression models for processor performance analysis</title>
		<author>
			<persName><forename type="first">P</forename><surname>Joseph</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K</forename><surname>Vaswani</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Thazhuthaveetil</surname></persName>
		</author>
		<idno type="DOI">10.1109/HPCA.2006.1598116</idno>
	</analytic>
	<monogr>
		<title level="m">The Twelfth International Symposium on High-Performance Computer Architecture</title>
		<imprint>
			<date type="published" when="2006">2006. 2006</date>
			<biblScope unit="page" from="99" to="108" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b174">
	<analytic>
		<title level="a" type="main">Accurate and efficient regression modeling for microarchitectural performance and power prediction</title>
		<author>
			<persName><forename type="first">B</forename><forename type="middle">C</forename><surname>Lee</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><forename type="middle">M</forename><surname>Brooks</surname></persName>
		</author>
		<idno type="DOI">10.1145/1168857.1168881</idno>
		<idno>doi:10.1145/1168857.1168881</idno>
		<ptr target="https://doi.org/10.1145/1168857.1168881" />
	</analytic>
	<monogr>
		<title level="m">Proceedings of the 12th International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS XII</title>
		<meeting>the 12th International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS XII<address><addrLine>New York, NY, USA</addrLine></address></meeting>
		<imprint>
			<publisher>Association for Computing Machinery</publisher>
			<date type="published" when="2006">2006</date>
			<biblScope unit="page" from="185" to="194" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b175">
	<analytic>
		<title level="a" type="main">Power prediction of mobile processors based on statistical analysis of performance monitoring events</title>
		<author>
			<persName><forename type="first">H.-S</forename><surname>Yun</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S.-J</forename><surname>Lee</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">Journal of KIISE: Computing Practices and Letters</title>
		<imprint>
			<biblScope unit="volume">15</biblScope>
			<biblScope unit="page" from="469" to="477" />
			<date type="published" when="2009">2009</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b176">
	<monogr>
		<title/>
		<author>
			<persName><forename type="first">S</forename><surname>Rai</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W</forename><forename type="middle">L</forename><surname>Neto</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Miyasaka</surname></persName>
		</author>
		<author>
			<persName><forename type="first">X</forename><surname>Zhang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Yu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Q</forename><forename type="middle">Y M</forename><surname>Fujita</surname></persName>
		</author>
		<author>
			<persName><forename type="first">G</forename><forename type="middle">B</forename><surname>Manske</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><forename type="middle">F</forename><surname>Pontes</surname></persName>
		</author>
		<author>
			<persName><forename type="first">L</forename><forename type="middle">S</forename><surname>Da Rosa Junior</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><forename type="middle">S</forename><surname>De</surname></persName>
		</author>
		<imprint/>
	</monogr>
</biblStruct>

<biblStruct xml:id="b177">
	<monogr>
		<title level="m" type="main">Logic synthesis meets machine learning: Trading exactness for generalization</title>
		<author>
			<persName><forename type="first">P</forename><forename type="middle">F</forename><surname>Aguiar</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P.-C</forename><surname>Butzen</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y.-S</forename><surname>Chien</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H.-R</forename><surname>Huang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J.-H</forename><forename type="middle">R</forename><surname>Wang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Jiang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Z</forename><surname>Gu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Z</forename><surname>Zhao</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><forename type="middle">Z</forename><surname>Jiang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><forename type="middle">A</forename><surname>Pan</surname></persName>
		</author>
		<author>
			<persName><forename type="first">I</forename><surname>De Abreu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>De Souza Campos</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Berndt</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><forename type="middle">T</forename><surname>Meinhardt</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Carvalho</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Grellert</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Bampi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Lohana</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W</forename><surname>Kumar</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Zeng</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><forename type="middle">O</forename><surname>Davoodi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Topaloglu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Zhou</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Dotzel</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Zhang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Z</forename><surname>Wang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">V</forename><surname>Zhang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P.-E</forename><surname>Tenace</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Gaillardon</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Mishchenko</surname></persName>
		</author>
		<author>
			<persName><surname>Chatterjee</surname></persName>
		</author>
		<idno type="arXiv">arXiv:2012.02530</idno>
		<imprint>
			<date type="published" when="2020">2020</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b178">
	<analytic>
		<title level="a" type="main">A novel machine-learning based soc performance monitoring methodology under wide-range pvt variations with unknown critical paths</title>
		<author>
			<persName><forename type="first">D.-H</forename><surname>Wang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P.-J</forename><surname>Lin</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H.-T</forename><surname>Yang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C.-A</forename><surname>Hsu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S.-H</forename><surname>Huang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><forename type="middle">P</forename></persName>
		</author>
		<author>
			<persName><forename type="first">-H</forename><surname>Lin</surname></persName>
		</author>
		<idno type="DOI">10.1109/DAC18074.2021.9586155</idno>
	</analytic>
	<monogr>
		<title level="m">2021 58th ACM/IEEE Design Automation Conference (DAC)</title>
		<imprint>
			<date type="published" when="2021">2021</date>
			<biblScope unit="page" from="1370" to="1371" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b179">
	<analytic>
		<title level="a" type="main">Tera-scale performance machine learning soc (mlsoc) with dual stream processor architecture for multimedia content analysis</title>
		<author>
			<persName><forename type="first">T.-W</forename><surname>Chen</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C.-S</forename><surname>Tang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S.-F</forename><surname>Tsai</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C.-H</forename><surname>Tsai</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S.-Y</forename><surname>Chien</surname></persName>
		</author>
		<author>
			<persName><forename type="first">L.-G</forename><surname>Chen</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Journal of Solid-State Circuits</title>
		<imprint>
			<biblScope unit="volume">45</biblScope>
			<biblScope unit="page" from="2321" to="2329" />
			<date type="published" when="2010">2010</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b180">
	<analytic>
		<title level="a" type="main">A sub-mw dual-engine ml inference system-on-chip for complete end-to-end face-analysis at the edge</title>
		<author>
			<persName><forename type="first">P</forename><surname>Jokic</surname></persName>
		</author>
		<author>
			<persName><forename type="first">E</forename><surname>Azarkhish</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><surname>Cattenoz</surname></persName>
		</author>
		<author>
			<persName><forename type="first">E</forename><surname>T√ºretken</surname></persName>
		</author>
		<author>
			<persName><forename type="first">L</forename><surname>Benini</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Emery</surname></persName>
		</author>
		<idno type="DOI">10.23919/VLSICircuits52068.2021.9492401</idno>
	</analytic>
	<monogr>
		<title level="m">2021 Symposium on VLSI Circuits</title>
		<imprint>
			<date type="published" when="2021">2021</date>
			<biblScope unit="page" from="1" to="2" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b181">
	<analytic>
		<title level="a" type="main">Soc-based early failure detection system using deep learning for tool wear</title>
		<author>
			<persName><forename type="first">C.-W</forename><surname>Hung</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C.-H</forename><surname>Lee</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C.-C</forename><surname>Kuo</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S.-X</forename><surname>Zeng</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Access</title>
		<imprint>
			<biblScope unit="volume">10</biblScope>
			<biblScope unit="page" from="70491" to="70501" />
			<date type="published" when="2022">2022</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b182">
	<analytic>
		<title level="a" type="main">System-on-a-chip (soc)-based hardware acceleration for extreme learning machine</title>
		<author>
			<persName><forename type="first">A</forename><surname>Safaei</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Q</forename><forename type="middle">M J</forename><surname>Wu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Yang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">T</forename><surname>Akƒ±lan</surname></persName>
		</author>
		<idno type="DOI">10.1109/ICECS.2017.8292050</idno>
	</analytic>
	<monogr>
		<title level="m">24th IEEE International Conference on Electronics, Circuits and Systems (ICECS)</title>
		<imprint>
			<date type="published" when="2017">2017. 2017</date>
			<biblScope unit="page" from="470" to="473" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b183">
	<analytic>
		<title level="a" type="main">A low-cost fpga implementation of spiking extreme learning machine with on-chip reward-modulated stdp learning</title>
		<author>
			<persName><forename type="first">Z</forename><surname>He</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Shi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">T</forename><surname>Wang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Wang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Tian</surname></persName>
		</author>
		<author>
			<persName><forename type="first">X</forename><surname>Zhou</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P</forename><surname>Li</surname></persName>
		</author>
		<author>
			<persName><forename type="first">L</forename><surname>Liu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">N</forename><surname>Wu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">G</forename><surname>Luo</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Circuits and Systems II: Express Briefs</title>
		<imprint>
			<biblScope unit="volume">69</biblScope>
			<biblScope unit="page" from="1657" to="1661" />
			<date type="published" when="2022">2022</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b184">
	<analytic>
		<title level="a" type="main">Machine-learning-based early-stage timing prediction in soc physical design</title>
		<author>
			<persName><forename type="first">L</forename><surname>Bai</surname></persName>
		</author>
		<author>
			<persName><forename type="first">L</forename><surname>Chen</surname></persName>
		</author>
		<idno type="DOI">10.1109/ICSICT.2018.8565778</idno>
	</analytic>
	<monogr>
		<title level="m">14th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT)</title>
		<imprint>
			<date type="published" when="2018">2018. 2018</date>
			<biblScope unit="page" from="1" to="3" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b185">
	<analytic>
		<title level="a" type="main">Simultaneous multi voltage aware timing analysis methodology for soc using machine learning</title>
		<author>
			<persName><forename type="first">V</forename><surname>Gotra</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><forename type="middle">K R</forename><surname>Reddy</surname></persName>
		</author>
		<idno type="DOI">10.1109/SOCC49529.2020.9524780</idno>
	</analytic>
	<monogr>
		<title level="m">IEEE 33rd International System-on-Chip Conference (SOCC)</title>
		<imprint>
			<date type="published" when="2020">2020. 2020</date>
			<biblScope unit="page" from="254" to="257" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b186">
	<analytic>
		<title level="a" type="main">Online and offline machine learning for industrial design flow tuning</title>
		<author>
			<persName><forename type="first">M</forename><forename type="middle">M</forename><surname>Ziegler</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Kwon</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H.-Y</forename><surname>Liu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">L</forename><forename type="middle">P</forename><surname>Carloni</surname></persName>
		</author>
		<idno type="DOI">10.1109/ICCAD51958.2021.9643577</idno>
	</analytic>
	<monogr>
		<title level="m">2021 IEEE/ACM International Conference On Computer Aided Design (ICCAD)</title>
		<imprint>
			<date type="published" when="2021">2021</date>
			<biblScope unit="page" from="1" to="9" />
		</imprint>
	</monogr>
	<note>invited -iccad special session paper</note>
</biblStruct>

<biblStruct xml:id="b187">
	<analytic>
		<title level="a" type="main">A machine learning pipeline stage for adaptive frequency adjustment</title>
		<author>
			<persName><forename type="first">A</forename><forename type="middle">F</forename><surname>Ajirlou</surname></persName>
		</author>
		<author>
			<persName><forename type="first">I</forename><surname>Partin-Vaisband</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Computers</title>
		<imprint>
			<biblScope unit="volume">71</biblScope>
			<biblScope unit="page" from="587" to="598" />
			<date type="published" when="2022">2022</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b188">
	<analytic>
		<title level="a" type="main">Challenges in building deployable machine learning solutions for soc design</title>
		<author>
			<persName><forename type="first">S</forename><surname>Kapoor</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P</forename><surname>Agarwal</surname></persName>
		</author>
		<author>
			<persName><forename type="first">L</forename><surname>Kostas</surname></persName>
		</author>
		<idno type="DOI">10.1109/WINTECHCON55229.2022.9832287</idno>
	</analytic>
	<monogr>
		<title level="m">2022 IEEE Women in Technology Conference (WINTECHCON)</title>
		<imprint>
			<date type="published" when="2022">2022</date>
			<biblScope unit="page" from="1" to="6" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b189">
	<monogr>
		<author>
			<persName><forename type="first">I</forename><forename type="middle">M</forename><surname>Elfadel</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><forename type="middle">S</forename><surname>Boning</surname></persName>
		</author>
		<author>
			<persName><forename type="first">X</forename><surname>Li</surname></persName>
		</author>
		<title level="m">Machine Learning in VLSI Computer-Aided Design</title>
		<imprint>
			<publisher>Springer</publisher>
			<date type="published" when="2019">2019</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b190">
	<analytic>
		<title level="a" type="main">Abcdplace: Accelerated batch-based concurrent detailed placement on multithreaded cpus and gpus</title>
		<author>
			<persName><forename type="first">Y</forename><surname>Lin</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W</forename><surname>Li</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Gu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Ren</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Khailany</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><forename type="middle">Z</forename><surname>Pan</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</title>
		<imprint>
			<biblScope unit="volume">39</biblScope>
			<biblScope unit="page" from="5083" to="5096" />
			<date type="published" when="2020">2020</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b191">
	<analytic>
		<title level="a" type="main">A graph placement methodology for fast chip design</title>
		<author>
			<persName><forename type="first">A</forename><surname>Mirhoseini</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Goldie</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Yazgan</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><forename type="middle">W</forename><surname>Jiang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">E</forename><surname>Songhori</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Wang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y.-J</forename><surname>Lee</surname></persName>
		</author>
		<author>
			<persName><forename type="first">E</forename><surname>Johnson</surname></persName>
		</author>
		<author>
			<persName><forename type="first">O</forename><surname>Pathak</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Nazi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Pak</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Tong</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K</forename><surname>Srinivasa</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W</forename><surname>Hang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">E</forename><surname>Tuncer</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Q</forename><forename type="middle">V</forename><surname>Le</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Laudon</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><surname>Ho</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><surname>Carpenter</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Dean</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">Nature</title>
		<imprint>
			<biblScope unit="volume">594</biblScope>
			<biblScope unit="page" from="207" to="212" />
			<date type="published" when="2021">2021</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b192">
	<analytic>
		<title level="a" type="main">Learning-based prediction of embedded memory timing failures during initial floorplan design</title>
		<author>
			<persName><forename type="first">W.-T</forename><forename type="middle">J</forename><surname>Chan</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K</forename><forename type="middle">Y</forename><surname>Chung</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><forename type="middle">B</forename><surname>Kahng</surname></persName>
		</author>
		<author>
			<persName><forename type="first">N</forename><forename type="middle">D</forename><surname>Macdonald</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Nath</surname></persName>
		</author>
		<idno type="DOI">10.1109/ASPDAC.2016.7428008</idno>
	</analytic>
	<monogr>
		<title level="m">st Asia and South Pacific Design Automation Conference (ASP-DAC</title>
		<imprint>
			<date type="published" when="2016">2016 21. 2016</date>
			<biblScope unit="page" from="178" to="185" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b193">
	<analytic>
		<title level="a" type="main">Evaluation of routability-driven macro placement with machine-learning technique</title>
		<author>
			<persName><forename type="first">W.-K</forename><surname>Cheng</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y.-Y</forename><surname>Guo</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C.-S</forename><surname>Wu</surname></persName>
		</author>
		<idno type="DOI">10.1109/ISNE.2018.8394712</idno>
	</analytic>
	<monogr>
		<title level="m">2018 7th International Symposium on Next Generation Electronics (ISNE)</title>
		<imprint>
			<date type="published" when="2018">2018</date>
			<biblScope unit="page" from="1" to="3" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b194">
	<monogr>
		<title level="m" type="main">Mcm-gpu: Multi-chip-module gpus for continued performance scalability</title>
		<author>
			<persName><forename type="first">A</forename><surname>Arunkumar</surname></persName>
		</author>
		<author>
			<persName><forename type="first">E</forename><surname>Bolotin</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Cho</surname></persName>
		</author>
		<author>
			<persName><forename type="first">U</forename><surname>Milic</surname></persName>
		</author>
		<author>
			<persName><forename type="first">E</forename><surname>Ebrahimi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">O</forename><surname>Villa</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Jaleel</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C.-J</forename><surname>Wu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Nellans</surname></persName>
		</author>
		<imprint>
			<date type="published" when="2017">2017</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b195">
	<analytic>
		<title level="a" type="main">Automatic floorplanning for ai socs</title>
		<author>
			<persName><forename type="first">T.-C</forename><surname>Chen</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P.-Y</forename><surname>Lee</surname></persName>
		</author>
		<author>
			<persName><forename type="first">T.-C</forename><surname>Chen</surname></persName>
		</author>
		<idno type="DOI">10.1109/VLSI-DAT49148.2020.9196464</idno>
		<idno>VLSI-DAT49148.2020.9196464</idno>
	</analytic>
	<monogr>
		<title level="m">2020 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)</title>
		<imprint>
			<date type="published" when="2020">2020</date>
			<biblScope unit="page" from="1" to="2" />
		</imprint>
	</monogr>
	<note>th Annual International Symposium on Computer Architecture</note>
</biblStruct>

<biblStruct xml:id="b196">
	<monogr>
		<title/>
		<author>
			<persName><surname>Isca</surname></persName>
		</author>
		<idno type="DOI">10.1145/3079856.3080231</idno>
		<imprint>
			<date type="published" when="2017">2017</date>
			<biblScope unit="page" from="320" to="332" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b197">
	<monogr>
		<title/>
		<author>
			<persName><forename type="first">Q</forename><surname>Cai</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W</forename><surname>Hang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Mirhoseini</surname></persName>
		</author>
		<author>
			<persName><forename type="first">G</forename><surname>Tucker</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Wang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W</forename><surname>Wei</surname></persName>
		</author>
		<imprint/>
	</monogr>
</biblStruct>

<biblStruct xml:id="b198">
	<monogr>
		<title level="m" type="main">Reinforcement learning driven heuristic optimization</title>
		<author>
			<persName><forename type="first">X</forename><surname>Xie</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P</forename><surname>Prabhu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">U</forename><surname>Beaugnon</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P</forename><forename type="middle">M</forename><surname>Phothilimthana</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Roy</surname></persName>
		</author>
		<author>
			<persName><forename type="first">;</forename><forename type="middle">A</forename><surname>Mirhoseini</surname></persName>
		</author>
		<author>
			<persName><forename type="first">E</forename><surname>Brevdo</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Laudon</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Zhou</surname></persName>
		</author>
		<author>
			<persName><surname>Transferable</surname></persName>
		</author>
		<idno type="DOI">10.48550/ARXIV.1906.06639</idno>
		<ptr target="https://arxiv.org/abs/1906.06639" />
		<imprint>
			<date type="published" when="2019">2019</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b199">
	<analytic>
		<title level="a" type="main">Placement optimization with deep remodules</title>
		<author>
			<persName><forename type="first">A</forename><surname>Goldie</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Mirhoseini</surname></persName>
		</author>
		<idno type="DOI">10.48550/ARXIV.2112.04041</idno>
		<idno>ARXIV.2112.04041</idno>
		<ptr target="https://arxiv.org/abs/2112.04041" />
	</analytic>
	<monogr>
		<title level="m">Symposium on Physical Design, ISPD &apos;20, Association for Com</title>
		<imprint>
			<date type="published" when="2021">2021</date>
			<biblScope unit="volume">48550</biblScope>
		</imprint>
	</monogr>
	<note>inforcement learning, in: Proceedings of the 2020 International</note>
</biblStruct>

<biblStruct xml:id="b200">
	<analytic>
		<title level="a" type="main">URL: https: Quantifying academic placer performance on custom designs</title>
		<author>
			<persName><forename type="first">S</forename><forename type="middle">I</forename><surname>Ward</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><forename type="middle">A</forename><surname>Papa</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Z</forename><surname>Li</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><forename type="middle">N</forename><surname>Sze</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><forename type="middle">J</forename><surname>Alpert</surname></persName>
		</author>
		<author>
			<persName><forename type="first">E</forename><surname>Swartzlander</surname></persName>
		</author>
		<author>
			<persName><surname>Machinery</surname></persName>
		</author>
		<idno type="DOI">10.1145/3372780.3378174</idno>
		<idno>doi:10.1145/3372780.3378174</idno>
	</analytic>
	<monogr>
		<title level="m">Proceedings of the 2011 International Symposium on Physical De</title>
		<meeting>the 2011 International Symposium on Physical De<address><addrLine>New York, NY, USA</addrLine></address></meeting>
		<imprint>
			<date type="published" when="2020">2020</date>
			<biblScope unit="page" from="3" to="7" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b201">
	<analytic>
		<title level="a" type="main">A system for automatic recording and sign, ISPD &apos;11</title>
		<author>
			<persName><forename type="first">A</forename><forename type="middle">B</forename><surname>Kahng</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Mantik</surname></persName>
		</author>
		<idno type="DOI">10.1145/1960397.1960420</idno>
		<idno>doi:10.1145/1960397.1960420</idno>
		<ptr target="https://doi.org/10.1145/1960397" />
	</analytic>
	<monogr>
		<title level="m">nd International Symposium on Quality Electronic Design</title>
		<meeting><address><addrLine>New York; NY, USA</addrLine></address></meeting>
		<imprint>
			<publisher>Association for Computing Machinery</publisher>
			<date type="published" when="2001">2011. 2001. 1960420. 2001</date>
			<biblScope unit="page" from="81" to="86" />
		</imprint>
	</monogr>
	<note>prediction of design quality metrics Proceedings of the IEEE</note>
</biblStruct>

<biblStruct xml:id="b202">
	<monogr>
		<title/>
		<author>
			<persName><forename type="first">S</forename><surname>Ward</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Ding</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><forename type="middle">Z</forename><surname>Pan</surname></persName>
		</author>
		<imprint>
			<pubPlace>Pade</pubPlace>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b203">
	<analytic>
		<title level="a" type="main">Enhanced metamodeling techniques with automatic datapath extraction and evaluation through high-for high-dimensional ic design estimation problems, in: 2013 dimensional data learning</title>
		<author>
			<persName><forename type="first">A</forename><forename type="middle">B</forename><surname>Kahng</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Lin</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Nath</surname></persName>
		</author>
		<idno type="DOI">10.7873/DATE.2013.371</idno>
	</analytic>
	<monogr>
		<title level="m">DAC Design Automation Conference Design, Automation &amp; Test in Europe Conference &amp; Exhibition</title>
		<imprint>
			<date type="published" when="2012">2012. 2012. 2013</date>
			<biblScope unit="page" from="1861" to="1866" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b204">
	<monogr>
		<title level="m" type="main">Effective datapath logic extraction</title>
		<author>
			<persName><forename type="first">Y</forename><surname>Wang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Yeo</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Shin</surname></persName>
		</author>
		<imprint/>
	</monogr>
</biblStruct>

<biblStruct xml:id="b205">
	<analytic>
		<title level="a" type="main">High-dimensional metamodeling for techniques using connection vectors, IET Circuits, Devices &amp; prediction of clock tree synthesis outcomes</title>
		<author>
			<persName><forename type="first">A</forename><forename type="middle">B</forename><surname>Kahng</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Lin</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Nath</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">ACM/IEEE Systems</title>
		<imprint>
			<biblScope unit="volume">13</biblScope>
			<biblScope unit="page" from="741" to="747" />
			<date type="published" when="2013">2013. 2019</date>
		</imprint>
	</monogr>
	<note>International Workshop on System Level Interconnect Prediction</note>
</biblStruct>

<biblStruct xml:id="b206">
	<monogr>
		<title/>
		<author>
			<persName><forename type="first">A</forename><surname>Mirhoseini</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Goldie</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Yazgan</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Jiang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">E</forename><surname>Songhori</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Wang</surname></persName>
		</author>
		<imprint>
			<date type="published" when="2013">2013</date>
			<biblScope unit="page" from="1" to="7" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b207">
	<analytic>
		<title level="a" type="main">Transient clock power estimation K</title>
		<author>
			<persName><forename type="first">Y.-J</forename><surname>Lee</surname></persName>
		</author>
		<author>
			<persName><forename type="first">E</forename><surname>Johnson</surname></persName>
		</author>
		<author>
			<persName><forename type="first">O</forename><surname>Pathak</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Bae</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Nazi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Pak</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Tong ; Y. Kwon</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Jung</surname></persName>
		</author>
		<author>
			<persName><forename type="first">I</forename><surname>Han</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Shin ; Srinivasa</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W</forename><surname>Hang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">E</forename><surname>Tuncer</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Babu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Q</forename><forename type="middle">V</forename><surname>Le</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Laudon</surname></persName>
		</author>
		<author>
			<persName><forename type="first">;</forename><forename type="middle">R</forename><surname>Ho</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><surname>Carpenter</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Dean</surname></persName>
		</author>
		<idno type="DOI">10.1109/ISCAS.2018.8351430</idno>
		<idno type="arXiv">arXiv:2004.10746.2018.8351430</idno>
	</analytic>
	<monogr>
		<title level="m">Chip placement with deep reinforce-Circuits and Systems (ISCAS)</title>
		<title level="s">of pre-cts netlist</title>
		<imprint>
			<date type="published" when="2018">2018. 2020</date>
			<biblScope unit="page" from="1" to="4" />
		</imprint>
	</monogr>
	<note>2018 IEEE International Symposium on</note>
</biblStruct>

<biblStruct xml:id="b208">
	<monogr>
		<title level="m" type="main">Machine learning based parameter Machine Learning to VLSI Placement, Association for Computing tuning for performance and power optimization of multisource clock Machinery</title>
		<author>
			<persName><forename type="first">I</forename><surname>Turtletaub</surname></persName>
		</author>
		<author>
			<persName><forename type="first">G</forename><surname>Li</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Ibrahim</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P</forename><surname>Franzon</surname></persName>
		</author>
		<author>
			<persName><forename type="first">;</forename><forename type="middle">P</forename><surname>Ray</surname></persName>
		</author>
		<author>
			<persName><forename type="first">V</forename><forename type="middle">S</forename><surname>Prashant</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><forename type="middle">P</forename><surname>Rao</surname></persName>
		</author>
		<idno type="DOI">10.1109/SOCC56010.2022.9908123</idno>
		<idno>doi:10.1109/SOCC56010.2022</idno>
		<imprint>
			<date type="published" when="2020">2020. 2022</date>
			<biblScope unit="page" from="1" to="2" />
			<pubPlace>New York, NY, USA</pubPlace>
		</imprint>
	</monogr>
	<note>Application of Quantum URL: https: tree synthesis in: 2022 IEEE 35th</note>
</biblStruct>

<biblStruct xml:id="b209">
	<monogr>
		<title/>
		<author>
			<persName><forename type="first">A</forename><surname>Peruzzo</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Mcclean</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P</forename><surname>Shadbolt</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M.-H</forename><surname>Yung</surname></persName>
		</author>
		<author>
			<persName><forename type="first">X.-Q</forename><surname>Zhou</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P</forename><forename type="middle">J</forename></persName>
		</author>
		<idno type="DOI">10.1109/SOCC56010.2022.9908123</idno>
		<imprint>
			<biblScope unit="page">9908123</biblScope>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b210">
	<monogr>
		<title level="m" type="main">Gansolver on a photonic quantum processor, Nature Communications cts: A generative adversarial framework for clock tree prediction</title>
		<author>
			<persName><forename type="first">A</forename><surname>Love</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><forename type="middle">L</forename><surname>Aspuru-Guzik</surname></persName>
		</author>
		<author>
			<persName><forename type="first">; Y.-C</forename><surname>O'brien</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Lu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Lee</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K</forename><surname>Agnesina</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><forename type="middle">K</forename><surname>Samadi</surname></persName>
		</author>
		<author>
			<persName><surname>Lim</surname></persName>
		</author>
		<imprint>
			<date type="published" when="2014">2014. 2019</date>
			<biblScope unit="volume">5</biblScope>
		</imprint>
	</monogr>
	<note>and optimization</note>
</biblStruct>

<biblStruct xml:id="b211">
	<monogr>
		<author>
			<persName><forename type="first">T.-W</forename><surname>Huang</surname></persName>
		</author>
		<idno type="DOI">10.1109/VLSI-DAT52063.2021.9427323</idno>
		<idno>doi:10.1109</idno>
		<title level="m">2021 International Symposium on VLSI Design, ICCAD45719.2019.8942063. Automation and Test</title>
		<imprint>
			<date type="published" when="2019">2019. 2021</date>
			<biblScope unit="page" from="1" to="1" />
		</imprint>
		<respStmt>
			<orgName>VLSI-DAT</orgName>
		</respStmt>
	</monogr>
	<note>Machine learning system-enabled gpu acceleration on Computer-Aided Design (ICCAD)</note>
</biblStruct>

<biblStruct xml:id="b212">
	<monogr>
		<title level="m" type="main">A clock tree VLSI-DAT52063.2021.9427323. prediction and optimization framework using generative adversarial</title>
		<author>
			<persName><forename type="first">Y.-C</forename><surname>Lu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Lee</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Agnesina</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K</forename><surname>Samadi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><forename type="middle">K</forename><surname>Lim</surname></persName>
		</author>
		<idno type="DOI">10.1109/VLSI-DAT52063.2021.9427323</idno>
		<imprint/>
	</monogr>
</biblStruct>

<biblStruct xml:id="b213">
	<analytic>
		<title level="a" type="main">Advancing placement</title>
		<author>
			<persName><forename type="first">A</forename><forename type="middle">B</forename><surname>Kahng</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">Proceedings of the learning, IEEE Transactions on Computer-Aided Design of Inte-2021 International Symposium on Physical Design, ISPD &apos;21, As-grated Circuits and Systems</title>
		<meeting>the learning, IEEE Transactions on Computer-Aided Design of Inte-2021 International Symposium on Physical Design, ISPD &apos;21, As-grated Circuits and Systems<address><addrLine>New York, NY, USA</addrLine></address></meeting>
		<imprint>
			<publisher>sociation for Computing Machinery</publisher>
			<date type="published" when="2021">2022. 2021</date>
			<biblScope unit="volume">41</biblScope>
			<biblScope unit="page" from="3104" to="3117" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b214">
	<monogr>
		<title/>
		<author>
			<persName><forename type="first">S</forename><forename type="middle">A</forename><surname>Beheshti-Shirazi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Vakil</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Manoj</surname></persName>
		</author>
		<author>
			<persName><forename type="first">I</forename><surname>Savidis</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Homayoun</surname></persName>
		</author>
		<idno type="DOI">10.1145/3439706.3446884</idno>
		<idno>doi:10</idno>
		<ptr target="https://doi.org/10.1145/3439706.3446884" />
		<imprint>
			<biblScope unit="page" from="15" to="22" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b215">
	<analytic>
		<title level="a" type="main">A reinforced learning solution for clock skew engineering 1145/3439706.3446884. to reduce peak current and ir drop</title>
		<author>
			<persName><forename type="first">A</forename><surname>Sasan</surname></persName>
		</author>
		<idno type="DOI">10.1145/3439706.3446884</idno>
	</analytic>
	<monogr>
		<title level="m">Proceedings of the 2021</title>
		<meeting>the 2021</meeting>
		<imprint/>
	</monogr>
</biblStruct>

<biblStruct xml:id="b216">
	<analytic>
		<title level="a" type="main">A deep on Great Lakes Symposium on VLSI, GLSVLSI &apos;21, Associalearning framework to predict routability for fpga circuit placement, tion for Computing Machinery</title>
		<author>
			<persName><forename type="first">A</forename><surname>Alhyari</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Shamli</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Z</forename><surname>Abuwaimer</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Areibi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">G</forename><surname>Grewal</surname></persName>
		</author>
		<idno type="DOI">10.1109/FPL.2019.00060</idno>
		<idno>doi:10.1109/FPL. 1145/3453688.3461754. 2019.00060</idno>
		<ptr target="https://doi.org/10.1145/3453688.3461754" />
	</analytic>
	<monogr>
		<title level="m">29th International Conference on Field Programmable 181-187</title>
		<meeting><address><addrLine>New York, NY, USA</addrLine></address></meeting>
		<imprint>
			<date type="published" when="2019">2021. 2019. 2019</date>
			<biblScope unit="page" from="334" to="341" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b217">
	<monogr>
		<title/>
		<author>
			<persName><forename type="first">L.-T</forename><surname>Wang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y.-W</forename><surname>Chang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K.-T</forename><forename type="middle">T</forename><surname>Cheng</surname></persName>
		</author>
		<imprint/>
	</monogr>
</biblStruct>

<biblStruct xml:id="b218">
	<monogr>
		<title level="m" type="main">Routability-tomation: Synthesis, Verification, and Test, Morgan Kaufmann Pubdriven detailed placement using reinforcement learning</title>
		<author>
			<persName><forename type="first">S</forename><forename type="middle">F</forename><surname>Almeida</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Lu√≠s</surname></persName>
		</author>
		<author>
			<persName><forename type="first">L</forename><surname>G√ºntzel</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Behjat</surname></persName>
		</author>
		<author>
			<persName><surname>Meinhardt</surname></persName>
		</author>
		<imprint>
			<date type="published" when="2009">2009</date>
			<publisher>2022 lishers Inc</publisher>
			<pubPlace>San Francisco, CA, USA</pubPlace>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b219">
	<monogr>
		<author>
			<persName><forename type="first">Y</forename><surname>Wei</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Sze</surname></persName>
		</author>
		<author>
			<persName><forename type="first">N</forename><surname>Viswanathan</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Z</forename><surname>Li</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><forename type="middle">J</forename><surname>Alpert</surname></persName>
		</author>
		<author>
			<persName><forename type="first">L</forename><surname>Reddy</surname></persName>
		</author>
		<idno type="DOI">10.1109/VLSI-SoC54400.2022.9939602</idno>
		<title level="m">tegration (VLSI-SoC)</title>
		<imprint>
			<date type="published" when="2022">2022</date>
			<biblScope unit="page" from="1" to="2" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b220">
	<monogr>
		<title level="m" type="main">Techniques 2022.9939602. for scalable and effective routability evaluation</title>
		<author>
			<persName><forename type="first">A</forename><forename type="middle">D</forename><surname>Huber</surname></persName>
		</author>
		<author>
			<persName><forename type="first">G</forename><forename type="middle">E</forename><surname>Tellez</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Keller</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><forename type="middle">S</forename><surname>Sapatnekar</surname></persName>
		</author>
		<idno type="DOI">10.1109/VLSI-SoC54400.2022.9939602</idno>
		<imprint>
			<publisher>ACM Trans. Des</publisher>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b221">
	<analytic>
		<title level="a" type="main">Placement optimization via Autom</title>
		<author>
			<persName><forename type="first">Y.-C</forename><surname>Lu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">T</forename><surname>Yang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><forename type="middle">K</forename><surname>Lim</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Ren</surname></persName>
		</author>
		<author>
			<persName><forename type="first">;</forename><forename type="middle">G</forename><surname>Udgirkar</surname></persName>
		</author>
		<author>
			<persName><forename type="first">G</forename><surname>Indumathi</surname></persName>
		</author>
		<idno type="DOI">10.1109/MLCAD55463.2022.9900089</idno>
		<idno>1109/MLCAD55463.2022.9900089</idno>
	</analytic>
	<monogr>
		<title level="m">Vlsi global routing algorithms: A survey, on Machine Learning for CAD (MLCAD)</title>
		<imprint>
			<date type="published" when="2014">2014. 2022. 2022. 2016</date>
			<biblScope unit="volume">19</biblScope>
			<biblScope unit="page" from="2528" to="2533" />
		</imprint>
	</monogr>
	<note>ppa-directed graph clustering 2016 3rd International Conference on Computing for Sustainable Electron. Syst.</note>
</biblStruct>

<biblStruct xml:id="b222">
	<analytic>
		<title level="a" type="main">Vfgr: A very fast parallel prediction for design and system technology co-optimization sensi-global router with accurate congestion modeling</title>
		<author>
			<persName><forename type="first">C.-K</forename><surname>Cheng</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C.-T</forename><surname>Ho</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Holtz</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Lee</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Lin</surname></persName>
		</author>
		<author>
			<persName><forename type="first">;</forename><forename type="middle">Z</forename><surname>Qi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Cai</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Q</forename><surname>Zhou</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Z</forename><surname>Li</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Chen</surname></persName>
		</author>
		<idno type="DOI">10.1109/ASPDAC.2014.6742945</idno>
	</analytic>
	<monogr>
		<title level="m">th tivity analysis, IEEE Transactions on Very Large Scale Integration Asia and South Pacific Design Automation Conference (ASP-DAC), (VLSI) Systems</title>
		<imprint>
			<date type="published" when="2014">2014 19. 2022. 2014</date>
			<biblScope unit="volume">30</biblScope>
			<biblScope unit="page" from="525" to="530" />
		</imprint>
	</monogr>
	<note>Machine learning [223]</note>
</biblStruct>

<biblStruct xml:id="b223">
	<analytic>
		<title level="a" type="main">Multivariate adaptive regression splines, Ann. intelligent and open-source eda</title>
		<author>
			<persName><forename type="first">D</forename><forename type="middle">Z</forename><surname>Pan</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><forename type="middle">H</forename><surname>Friedman</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE International Paral-Statist</title>
		<imprint>
			<biblScope unit="volume">19</biblScope>
			<biblScope unit="page" from="1" to="67" />
			<date type="published" when="1991">2022. 1991</date>
		</imprint>
	</monogr>
	<note>Edaml 2022 keynote speaker: Machine learning for agile</note>
</biblStruct>

<biblStruct xml:id="b224">
	<analytic>
		<title level="a" type="main">Accurate prediction of detailed routing 2022</title>
		<author>
			<persName><forename type="first">Z</forename><surname>Qi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Cai</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Q</forename><surname>Zhou</surname></persName>
		</author>
		<idno type="DOI">10.1109/IPDPSW55747.2022.00193</idno>
	</analytic>
	<monogr>
		<title level="m">IEEE 32nd International Conference on Computer Design (ICCD)</title>
		<meeting><address><addrLine>Large Scale</addrLine></address></meeting>
		<imprint>
			<date type="published" when="2014">2014. 2014. 2019</date>
			<biblScope unit="page" from="97" to="103" />
		</imprint>
	</monogr>
	<note>congestion using supervised data learning lel and Distributed Processing Symposium Workshops (IPDPSW)</note>
</biblStruct>

<biblStruct xml:id="b225">
	<analytic>
		<title level="a" type="main">/VLSI-SoC. aware routability prediction from placement using data mining tech-2019.8920342. niques</title>
		<author>
			<persName><forename type="first">W</forename><forename type="middle">J</forename><surname>Chan</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Du</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><forename type="middle">B</forename><surname>Kahng</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Nath</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K</forename><surname>Samadi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">;</forename><forename type="middle">X</forename><surname>Chen</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Z</forename><surname>Di</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W</forename><surname>Wu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Q</forename><surname>Wu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Shi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Q</forename><surname>Feng</surname></persName>
		</author>
		<idno type="DOI">10.1109/ICCD.2016.7753259</idno>
	</analytic>
	<monogr>
		<title level="m">IEEE 34th International Conference on Computer</title>
		<imprint>
			<date type="published" when="2016">2019. 2016. 2016</date>
			<biblScope unit="page" from="41" to="48" />
		</imprint>
		<respStmt>
			<orgName>VLSI-SoC</orgName>
		</respStmt>
	</monogr>
	<note>Beol stack-Integration Detailed routing Design short violation prediction using graph-based deep learning model</note>
</biblStruct>

<biblStruct xml:id="b226">
	<monogr>
		<author>
			<persName><forename type="first">Z</forename><surname>Xie</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Huang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">G</forename><surname>Fang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Ren</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Fang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Chen</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Hu</surname></persName>
		</author>
		<title level="m">IEEE Transactions on Circuits and Systems II: Express Briefs 69 Routenet: Routability prediction for mixed-size designs using con</title>
		<imprint>
			<date type="published" when="2022">2022</date>
			<biblScope unit="page" from="564" to="568" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b227">
	<analytic>
		<title level="a" type="main">A survey on machine learning-based routing ference on Computer-Aided Design (ICCAD)</title>
		<author>
			<persName><forename type="first">L</forename><surname>Li</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Cai</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Q</forename><surname>Zhou</surname></persName>
		</author>
		<idno type="DOI">10.1145/3240765.3240843</idno>
		<idno>51-56. 1145/3240765.3240843</idno>
	</analytic>
	<monogr>
		<title level="j">Integr. VLSI J</title>
		<imprint>
			<biblScope unit="volume">86</biblScope>
			<biblScope unit="page" from="1" to="8" />
			<date type="published" when="2018">2018. 2018. 2022</date>
		</imprint>
	</monogr>
	<note>IEEE/ACM</note>
</biblStruct>

<biblStruct xml:id="b228">
	<monogr>
		<title/>
		<author>
			<persName><forename type="first">V</forename><forename type="middle">A</forename><surname>Chhabria</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W</forename><surname>Jiang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><forename type="middle">B</forename><surname>Kahng</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><forename type="middle">S</forename><surname>Sapatnekar</surname></persName>
		</author>
		<imprint/>
	</monogr>
</biblStruct>

<biblStruct xml:id="b229">
	<analytic>
		<title level="a" type="main">De-global route to detailed route: Ml for fast and accurate wire parasitics tailed routing violation prediction during placement using machine and timing prediction</title>
		<author>
			<persName><forename type="first">A</forename><forename type="middle">F</forename><surname>Tabrizi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">N</forename><forename type="middle">K</forename><surname>Darav</surname></persName>
		</author>
		<author>
			<persName><forename type="first">L</forename><surname>Rakai</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Kennings</surname></persName>
		</author>
		<author>
			<persName><forename type="first">L</forename><surname>Behjat</surname></persName>
		</author>
		<idno type="DOI">10.1109/MLCAD55463.2022.9900099</idno>
	</analytic>
	<monogr>
		<title level="m">2017 International Symposium on VLSI Design, Machine Learning for CAD (MLCAD)</title>
		<imprint>
			<date type="published" when="2017">2022. 2017</date>
			<biblScope unit="page" from="1" to="4" />
		</imprint>
		<respStmt>
			<orgName>VLSI-DAT</orgName>
		</respStmt>
	</monogr>
	<note>2022 ACM/IEEE 4th Workshop on learning / Automation and Test</note>
</biblStruct>

<biblStruct xml:id="b230">
	<monogr>
		<title/>
		<author>
			<persName><surname>Vlsi-Dat</surname></persName>
		</author>
		<idno type="DOI">10.1109/VLSI-DAT.2017.7939657</idno>
		<imprint>
			<date type="published" when="2017">2017</date>
			<biblScope unit="volume">7939657</biblScope>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b231">
	<analytic>
		<title/>
		<author>
			<persName><forename type="first">S</forename><forename type="middle">M</forename><surname>Sze</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">VLSI technology</title>
		<imprint>
			<date type="published" when="1988">1988</date>
			<publisher>McGraw-hill</publisher>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b232">
	<analytic>
		<title level="a" type="main">Handbook of VLSI microlithography, Cambridge based methodology for routability prediction in placement</title>
		<author>
			<persName><forename type="first">L.-C</forename><surname>Chen</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C.-C</forename><surname>Huang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y.-L</forename><surname>Chang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H.-M</forename><surname>Chen</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><forename type="middle">N</forename><surname>Helbert</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">International Symposium on VLSI Design</title>
		<imprint>
			<publisher>2018 University Press</publisher>
			<date type="published" when="2001">2001</date>
		</imprint>
		<respStmt>
			<orgName>Automation and Test</orgName>
		</respStmt>
	</monogr>
</biblStruct>

<biblStruct xml:id="b233">
	<monogr>
		<title/>
		<author>
			<persName><forename type="first">M</forename><surname>Phute</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Sahastrabudhe</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Pimparkhede</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Potphode</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K</forename><surname>Ren</surname></persName>
		</author>
		<author>
			<persName><forename type="first">-(</forename><surname>Vlsi-Dat</surname></persName>
		</author>
		<idno type="DOI">10.1109/VLSI-DAT.2018.8373272</idno>
		<imprint>
			<date type="published" when="2018">2018</date>
			<biblScope unit="page" from="1" to="4" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b234">
	<monogr>
		<author>
			<persName><forename type="first">Y.-Y</forename><surname>Huang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C.-T</forename><surname>Lin</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W.-L</forename><surname>Liang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H.-M</forename><surname>Chen</surname></persName>
		</author>
		<idno type="DOI">10.1109/AIMV53313.2021.9670977</idno>
		<idno>VLSI- 2021.9670977</idno>
		<title level="m">Learning based in: 2021 International Conference on Artificial Intelligence and placement refinement to reduce drc short violations, in: 2021 Inter-Machine Vision (AIMV), 2021</title>
		<imprint>
			<biblScope unit="page" from="1" to="6" />
		</imprint>
	</monogr>
	<note>national Symposium on VLSI Design, Automation and Test</note>
</biblStruct>

<biblStruct xml:id="b235">
	<monogr>
		<title/>
		<author>
			<persName><surname>Dat</surname></persName>
		</author>
		<idno type="DOI">10.1109/VLSI-DAT52063.2021.9427321</idno>
		<imprint>
			<date type="published" when="2021">2021</date>
			<biblScope unit="page" from="1" to="4" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b236">
	<monogr>
		<author>
			<persName><forename type="first">A</forename><surname>Gu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Zakhor</surname></persName>
		</author>
		<title level="m">Optical proximity correction with linear re</title>
		<imprint/>
	</monogr>
</biblStruct>

<biblStruct xml:id="b237">
	<analytic>
		<title level="a" type="main">A new global router for modern gression</title>
		<author>
			<persName><forename type="first">J.-R</forename><surname>Gao</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P.-C</forename><surname>Wu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">T.-C</forename><surname>Wang</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Semiconductor Manufacturing</title>
		<imprint>
			<biblScope unit="volume">21</biblScope>
			<biblScope unit="page" from="263" to="271" />
			<date type="published" when="2008">2008. 2008</date>
		</imprint>
	</monogr>
	<note>Asia and South Pacific Design Automation</note>
</biblStruct>

<biblStruct xml:id="b238">
	<monogr>
		<title/>
		<author>
			<persName><surname>Conference</surname></persName>
		</author>
		<idno type="DOI">10.1109/ASPDAC.2008.4483948</idno>
		<imprint>
			<date type="published" when="2008">2008</date>
			<biblScope unit="page" from="232" to="237" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b239">
	<monogr>
		<title level="m" type="main">Optical proximity correction using a multilayer perceptron</title>
		<author>
			<persName><forename type="first">R</forename><surname>Luo</surname></persName>
		</author>
		<imprint/>
	</monogr>
</biblStruct>

<biblStruct xml:id="b240">
	<analytic>
		<title/>
		<author>
			<persName><forename type="first">T</forename><surname>Zhang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">X</forename><surname>Liu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W</forename><surname>Tang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Chen</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Z</forename><surname>Xiao</surname></persName>
		</author>
		<author>
			<persName><forename type="first">F</forename><surname>Zhang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W</forename><surname>Hu</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">Journal of Optics</title>
		<imprint>
			<biblScope unit="volume">15</biblScope>
			<biblScope unit="page">75708</biblScope>
			<date type="published" when="2013">2013</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b241">
	<monogr>
		<title level="m" type="main">Predicted congestion using a density-based fast</title>
		<author>
			<persName><forename type="first">Z</forename><surname>Zhou</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Cheng</surname></persName>
		</author>
		<imprint/>
	</monogr>
</biblStruct>

<biblStruct xml:id="b242">
	<analytic>
		<title level="a" type="main">Optical proximity correction with neural network algorithm in global routing</title>
		<author>
			<persName><forename type="first">T</forename><surname>Matsunawa</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Yu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><forename type="middle">Z</forename><surname>Pan</surname></persName>
		</author>
		<idno type="DOI">10.1109/EDSSC.2019.8754196</idno>
	</analytic>
	<monogr>
		<title level="m">Optical Microlithography XXVIII, national Conference on Electron Devices and Solid-State Circuits</title>
		<imprint>
			<date type="published" when="2015">2019. 2015. 2019</date>
			<biblScope unit="volume">9426</biblScope>
			<biblScope unit="page">94260</biblScope>
		</imprint>
	</monogr>
	<note>IEEE Inter-hierarchical bayes model</note>
</biblStruct>

<biblStruct xml:id="b243">
	<analytic>
		<title/>
		<author>
			<persName><forename type="first">Z</forename><surname>Zhou</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Z</forename><surname>Zhu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Chen</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Ma</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Yu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">T.-Y</forename><surname>Ho</surname></persName>
		</author>
		<author>
			<persName><forename type="first">G</forename><surname>Lemieux</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="s">Markov chain monte carlo. hoboken</title>
		<imprint>
			<date type="published" when="2005">2005</date>
			<publisher>W. Gilks</publisher>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b244">
	<analytic>
		<title level="a" type="main">Machine learning (ml)-guided opc using tional generative adversarial networks</title>
		<author>
			<persName><forename type="first">A</forename><surname>Ivanov</surname></persName>
		</author>
		<author>
			<persName><forename type="first">;</forename><forename type="middle">S</forename><surname>Choi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Shim</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Shin</surname></persName>
		</author>
		<idno type="DOI">10.1109/MLCAD48534.2019.9142082</idno>
	</analytic>
	<monogr>
		<title level="m">ACM/IEEE 1st basis functions of polar fourier transform, in: Optical Microlithog-Workshop on Machine Learning for CAD (MLCAD)</title>
		<imprint>
			<date type="published" when="2016">2019. 2019. 2016</date>
			<biblScope unit="volume">XXIX</biblScope>
			<biblScope unit="page">97800</biblScope>
		</imprint>
	</monogr>
	<note>Congestion-aware global routing using deep convolu</note>
</biblStruct>

<biblStruct xml:id="b245">
	<analytic>
		<title level="a" type="main">Inverse lithography technology (ilt): hjat, Eh?predictor: A deep learning framework to identify detailed What is the impact to the photomask industry?, in: Photomask and routing short violations from a placed netlist</title>
		<author>
			<persName><forename type="first">A</forename><forename type="middle">F</forename><surname>Tabrizi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">N</forename><forename type="middle">K</forename><surname>Darav</surname></persName>
		</author>
		<author>
			<persName><forename type="first">L</forename><surname>Rakai</surname></persName>
		</author>
		<author>
			<persName><forename type="first">I</forename><surname>Bustany</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Kennings</surname></persName>
		</author>
		<author>
			<persName><forename type="first">L</forename><surname>Be</surname></persName>
		</author>
		<author>
			<persName><forename type="first">;</forename><forename type="middle">L</forename><surname>Pang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Liu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Abrams</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions Next-Generation Lithography Mask Technology</title>
		<imprint>
			<biblScope unit="volume">XIII</biblScope>
			<biblScope unit="page" from="1177" to="1190" />
			<date type="published" when="2006">2006. 2020</date>
			<publisher>International Society for Optics and Photonics</publisher>
		</imprint>
	</monogr>
	<note>Computer-Aided Design of Integrated Circuits and Systems</note>
</biblStruct>

<biblStruct xml:id="b246">
	<analytic>
		<title level="a" type="main">Nctu-gr: Efficient simulated stochastic gradient descent for robust photomask synthesis</title>
		<author>
			<persName><forename type="first">N</forename><surname>Jia</surname></persName>
		</author>
		<author>
			<persName><forename type="first">E</forename><forename type="middle">Y</forename><surname>Lam</surname></persName>
		</author>
		<author>
			<persName><forename type="first">; K.-R</forename><surname>Dai</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W.-H</forename><surname>Liu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y.-L</forename><surname>Li</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">Journal evolution-based rerouting and congestion-relaxed layer assignment of Optics</title>
		<imprint>
			<biblScope unit="volume">12</biblScope>
			<biblScope unit="page">45601</biblScope>
			<date type="published" when="2010">2010</date>
		</imprint>
	</monogr>
	<note>Machine learning for inverse lithography: using [235]</note>
</biblStruct>

<biblStruct xml:id="b247">
	<analytic>
		<title/>
		<author>
			<persName><forename type="first">K.-S</forename><surname>Luo</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Z</forename><surname>Shi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">X</forename><surname>-L. Yan</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">Z. Geng, Svm based layout retargeting Integration (VLSI) Systems</title>
		<imprint>
			<biblScope unit="volume">20</biblScope>
			<biblScope unit="page" from="459" to="472" />
			<date type="published" when="2012">2012</date>
		</imprint>
	</monogr>
	<note>Journal of Zhejiang</note>
</biblStruct>

<biblStruct xml:id="b248">
	<monogr>
		<author>
			<persName><forename type="first">Y</forename><surname>Pan</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Z</forename><surname>Zhou</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Ivanov</surname></persName>
		</author>
		<title level="m">Routability-driven global routing with University SCIENCE C</title>
		<imprint>
			<date type="published" when="2014">2014</date>
			<biblScope unit="volume">15</biblScope>
			<biblScope unit="page" from="390" to="400" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b249">
	<analytic>
		<title level="a" type="main">Ai computational lithography</title>
		<author>
			<persName><forename type="first">X</forename><surname>Shi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Zhao</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Chen</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Li</surname></persName>
		</author>
		<idno type="DOI">10.1109/CSTIC49141.2020.9282529</idno>
		<idno>doi:10.1109/CSTIC49141.2020.9282529</idno>
	</analytic>
	<monogr>
		<title level="m">rd International Symposium on Quality Electronic Design in: 2020 China Semiconductor Technology International Conference (ISQED)</title>
		<imprint>
			<date type="published" when="2020">2022. 2022. 2020</date>
			<biblScope unit="page" from="1" to="4" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b250">
	<analytic>
		<title level="a" type="main">Fast and routability-driven 3d global routing with probabilistic resource accurate machine learning inverse lithography using physics-based model</title>
		<author>
			<persName><forename type="first">J</forename><surname>Liu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C.-W</forename><surname>Pui</surname></persName>
		</author>
		<author>
			<persName><forename type="first">F</forename><surname>Wang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">E</forename><forename type="middle">F Y</forename><surname>Young</surname></persName>
		</author>
		<author>
			<persName><forename type="first">;</forename><forename type="middle">X</forename><surname>Cugr</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Shi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">T</forename><surname>Yan</surname></persName>
		</author>
		<author>
			<persName><forename type="first">X</forename><surname>Zhou</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Yu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Li</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Chen</surname></persName>
		</author>
		<author>
			<persName><surname>Zhao</surname></persName>
		</author>
		<idno type="DOI">10.1109/DAC18072.2020.9218646</idno>
	</analytic>
	<monogr>
		<title level="m">2020 57th ACM/IEEE Design Automation Conference feature maps and specially designed dcnn, in: 2020 International (DAC)</title>
		<imprint>
			<date type="published" when="2020">2020</date>
			<biblScope unit="page" from="1" to="6" />
		</imprint>
	</monogr>
	<note>Workshop on Advanced Patterning Solutions (IWAPS), 2020</note>
</biblStruct>

<biblStruct xml:id="b251">
	<analytic>
		<title level="a" type="main">sion based learning methods</title>
		<author>
			<persName><forename type="first">P</forename><surname>Goswami</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Bhatia</surname></persName>
		</author>
		<idno type="DOI">10.1109/IWAPS51164.2020.9286814</idno>
	</analytic>
	<monogr>
		<title level="m">Congestion prediction in fpga using regres-1-3</title>
		<imprint>
			<date type="published" when="2021">2021</date>
			<biblScope unit="volume">10</biblScope>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b252">
	<monogr>
		<title/>
		<author>
			<persName><forename type="first">X</forename><surname>Xu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Lin</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Li</surname></persName>
		</author>
		<author>
			<persName><forename type="first">T</forename><surname>Matsunawa</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Nojima</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Kodama</surname></persName>
		</author>
		<imprint/>
	</monogr>
</biblStruct>

<biblStruct xml:id="b253">
	<analytic>
		<title level="a" type="main">Subresolution assist feature generation with 2016 IEEE 25th Conference on Electrical Performance Of Electronic supervised data learning</title>
		<author>
			<persName><forename type="first">B</forename><surname>Li</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P</forename><forename type="middle">D</forename><surname>Franzon</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">Machine learning in physical design</title>
		<editor>
			<persName><forename type="first">T</forename><surname>Kotani</surname></persName>
		</editor>
		<editor>
			<persName><forename type="first">D</forename><forename type="middle">Z</forename><surname>Pan</surname></persName>
		</editor>
		<imprint>
			<publisher>EPEPS</publisher>
			<date type="published" when="2016">2016. 2017</date>
			<biblScope unit="volume">37</biblScope>
			<biblScope unit="page" from="1225" to="1236" />
		</imprint>
	</monogr>
	<note>Design of Integrated Circuits and Systems</note>
</biblStruct>

<biblStruct xml:id="b254">
	<analytic>
		<title/>
		<author>
			<persName><forename type="first">E</forename><forename type="middle">C</forename><surname>Barboza</surname></persName>
		</author>
		<author>
			<persName><forename type="first">N</forename><surname>Shukla</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Chen</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Hu</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">Machine learning-based</title>
		<imprint/>
	</monogr>
</biblStruct>

<biblStruct xml:id="b255">
	<analytic>
		<title level="a" type="main">Machine learning (ml)-based lithography pre-routing timing prediction with reduced pessimism</title>
		<author>
			<persName><forename type="first">S</forename><surname>Shim</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Choi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Shin</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">IEEE Asia Pacific Conference on Circuits ACM/IEEE Design Automation Conference (DAC)</title>
		<imprint>
			<date type="published" when="2016">2019 56th. 2016. 2019. 2016</date>
			<biblScope unit="page" from="530" to="533" />
		</imprint>
	</monogr>
	<note>and Systems (APCCAS</note>
</biblStruct>

<biblStruct xml:id="b256">
	<monogr>
		<title/>
		<author>
			<persName><forename type="first">Y.-H</forename><surname>Yeh</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><forename type="middle">Y</forename><surname>-H. Chen</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H.-M</forename><surname>Chen</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D.-Y</forename><surname>Tu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">G.-Q</forename><surname>Fang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y.-C</forename></persName>
		</author>
		<imprint/>
	</monogr>
</biblStruct>

<biblStruct xml:id="b257">
	<analytic>
		<title level="a" type="main">Substrate signal routing solution exploration for tion</title>
		<author>
			<persName><forename type="first">S</forename><surname>Shim</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Shin ; Kuo</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P.-Y</forename><surname>Chen</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Semiconductor Manufacturing</title>
		<imprint>
			<biblScope unit="volume">30</biblScope>
			<biblScope unit="page" from="2022" to="2023" />
			<date type="published" when="2017">2017</date>
		</imprint>
	</monogr>
	<note>high-density packages with machine learning Symposium on VLSI Design, Automation and Test (VLSI-DAT</note>
</biblStruct>

<biblStruct xml:id="b258">
	<analytic>
		<title/>
		<author>
			<persName><forename type="first">R</forename><surname>Chen</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Hu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">X</forename><surname>Li</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Chen</surname></persName>
		</author>
		<author>
			<persName><forename type="first">X</forename><surname>Su</surname></persName>
		</author>
		<author>
			<persName><forename type="first">L</forename><surname>Dong</surname></persName>
		</author>
		<author>
			<persName><forename type="first">L</forename><surname>Qu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Li</surname></persName>
		</author>
		<author>
			<persName><forename type="first">;</forename><forename type="middle">J</forename><surname>Yan</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Wei</surname></persName>
		</author>
		<idno type="DOI">10.1109/VLSI-DAT54769.2022.9768081</idno>
	</analytic>
	<monogr>
		<title level="j">Etch model based on machine learning</title>
		<imprint>
			<biblScope unit="page" from="1" to="4" />
			<date type="published" when="2022">2022</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b259">
	<monogr>
		<author>
			<persName><forename type="first">R</forename><surname>Kirby</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Godil</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><surname>Roy</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Catanzaro</surname></persName>
		</author>
		<idno type="DOI">10.1109/CSTIC49141.2020.9282462</idno>
		<title level="m">Congestionnet: Rout-2020 China Semiconductor Technology International Conference ing congestion prediction using deep graph neural networks, in: (CSTIC)</title>
		<imprint>
			<date type="published" when="2020">2020</date>
			<biblScope unit="page" from="1" to="4" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b260">
	<analytic>
		<title level="a" type="main">Machine learning models for edge placement error based etch bias</title>
		<author>
			<persName><forename type="first">Y</forename><surname>Meng</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y.-C</forename><surname>Kim</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Guo</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Z</forename><surname>Shu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Zhang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Q</forename><surname>Liu</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Semiconductor Manufacturing</title>
		<imprint>
			<biblScope unit="volume">34</biblScope>
			<biblScope unit="page" from="42" to="48" />
			<date type="published" when="2021">2021</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b261">
	<analytic>
		<title level="a" type="main">Pan, Data efficient lithography modeling with transfer learning and active data selection</title>
		<author>
			<persName><forename type="first">Y</forename><surname>Lin</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Li</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Watanabe</surname></persName>
		</author>
		<author>
			<persName><forename type="first">T</forename><surname>Kimura</surname></persName>
		</author>
		<author>
			<persName><forename type="first">T</forename><surname>Matsunawa</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Nojima</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><forename type="middle">Z</forename></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</title>
		<imprint>
			<biblScope unit="volume">38</biblScope>
			<biblScope unit="page" from="1900" to="1913" />
			<date type="published" when="2019">2019</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b262">
	<analytic>
		<title level="a" type="main">Gan-opc: Mask optimization with lithography-guided generative adversarial nets</title>
		<author>
			<persName><forename type="first">H</forename><surname>Yang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Li</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Ma</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Yu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">E</forename><forename type="middle">F</forename><surname>Young</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">Proceedings of the 55th Annual Design Automation Conference</title>
		<meeting>the 55th Annual Design Automation Conference</meeting>
		<imprint>
			<date type="published" when="2018">2018</date>
			<biblScope unit="page" from="1" to="6" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b263">
	<analytic>
		<title level="a" type="main">Gansraf: Sub-resolution assist feature generation using conditional generative adversarial networks</title>
		<author>
			<persName><forename type="first">M</forename><forename type="middle">B</forename><surname>Alawieh</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Lin</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Z</forename><surname>Zhang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Li</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Q</forename><surname>Huang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><forename type="middle">Z</forename><surname>Pan</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">Proceedings of the 56th Annual Design Automation Conference</title>
		<meeting>the 56th Annual Design Automation Conference</meeting>
		<imprint>
			<date type="published" when="2019">2019. 2019</date>
			<biblScope unit="page" from="1" to="6" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b264">
	<analytic>
		<title level="a" type="main">End-to-end lithography modeling with generative adversarial networks</title>
		<author>
			<persName><forename type="first">W</forename><surname>Ye</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><forename type="middle">B</forename><surname>Alawieh</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Lin</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><forename type="middle">Z</forename><surname>Pan</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Lithogan</forename></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">2019 56th ACM/IEEE Design Automation Conference (DAC)</title>
		<imprint>
			<publisher>IEEE</publisher>
			<date type="published" when="2019">2019</date>
			<biblScope unit="page" from="1" to="6" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b265">
	<monogr>
		<title level="m" type="main">Vlsi mask optimization: From shallow to deep learning</title>
		<author>
			<persName><forename type="first">H</forename><surname>Yang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W</forename><surname>Zhong</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Ma</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Geng</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><surname>Chen</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W</forename><surname>Chen</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Yu</surname></persName>
		</author>
		<imprint/>
	</monogr>
	<note>in: 2020 25th</note>
</biblStruct>

<biblStruct xml:id="b266">
	<monogr>
		<title level="m">Asia and South Pacific Design Automation Conference (ASP-DAC)</title>
		<imprint>
			<publisher>IEEE</publisher>
			<date type="published" when="2020">2020</date>
			<biblScope unit="page" from="434" to="439" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b267">
	<analytic>
		<title level="a" type="main">Bridging the gap between layout pattern sampling and hotspot detection via batch active learning</title>
		<author>
			<persName><forename type="first">H</forename><surname>Yang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Li</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Tabery</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Lin</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Yu</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</title>
		<imprint>
			<biblScope unit="volume">40</biblScope>
			<biblScope unit="page" from="1464" to="1475" />
			<date type="published" when="2021">2021</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b268">
	<analytic>
		<title level="a" type="main">Application of scatterometry-based machine learning to control multiple electron beam lithography: Am: Advanced metrology</title>
		<author>
			<persName><forename type="first">N</forename><surname>Figueiro</surname></persName>
		</author>
		<author>
			<persName><forename type="first">F</forename><surname>Sanchez</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><surname>Koret</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Shifrin</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Etzioni</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Wolfling</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Sendelbach</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Blancquaert</surname></persName>
		</author>
		<author>
			<persName><forename type="first">T</forename><surname>Labbaye</surname></persName>
		</author>
		<author>
			<persName><forename type="first">G</forename><surname>Rademaker</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Pradelles</surname></persName>
		</author>
		<author>
			<persName><forename type="first">L</forename><surname>Mourier</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Rey</surname></persName>
		</author>
		<author>
			<persName><forename type="first">L</forename><surname>Pain</surname></persName>
		</author>
		<idno type="DOI">10.1109/ASMC.2018.8373222</idno>
	</analytic>
	<monogr>
		<title level="m">th Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC)</title>
		<imprint>
			<date type="published" when="2018">2018 29. 2018</date>
			<biblScope unit="page" from="328" to="333" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b269">
	<analytic>
		<title level="a" type="main">Enhanced defect detection in after develop inspection with machine learning disposition</title>
		<author>
			<persName><forename type="first">M</forename><forename type="middle">P</forename><surname>Mclaughlin</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Stamper</surname></persName>
		</author>
		<author>
			<persName><forename type="first">G</forename><surname>Barber</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Paduano</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P</forename><surname>Mennell</surname></persName>
		</author>
		<author>
			<persName><forename type="first">E</forename><surname>Benn</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Linnane</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Zwick</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Khatumria</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><forename type="middle">L</forename><surname>Isaacson</surname></persName>
		</author>
		<author>
			<persName><forename type="first">N</forename><surname>Hoffman</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Menser</surname></persName>
		</author>
		<idno type="DOI">10.1109/ASMC51741.2021.9435721</idno>
	</analytic>
	<monogr>
		<title level="m">2021 32nd Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC)</title>
		<imprint>
			<date type="published" when="2021">2021</date>
			<biblScope unit="page" from="1" to="5" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b270">
	<monogr>
		<title level="m" type="main">Study of hot spot detection using neural networks judgment, in: Photomask and Next-Generation Lithography Mask Technology XIV</title>
		<author>
			<persName><forename type="first">N</forename><surname>Nagase</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K</forename><surname>Suzuki</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K</forename><surname>Takahashi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Minemura</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Yamauchi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">T</forename><surname>Okada</surname></persName>
		</author>
		<imprint>
			<date type="published" when="2007">2007</date>
			<publisher>International Society for Optics and Photonics</publisher>
			<biblScope unit="volume">6607</biblScope>
			<biblScope unit="page">66071B</biblScope>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b271">
	<analytic>
		<title level="a" type="main">Machine learning based lithographic hotspot detection with critical-feature extraction and classification</title>
		<author>
			<persName><forename type="first">D</forename><surname>Ding</surname></persName>
		</author>
		<author>
			<persName><forename type="first">X</forename><surname>Wu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Ghosh</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><forename type="middle">Z</forename><surname>Pan</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">2009 IEEE International Conference on IC Design and Technology</title>
		<imprint>
			<publisher>IEEE</publisher>
			<date type="published" when="2009">2009</date>
			<biblScope unit="page" from="219" to="222" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b272">
	<monogr>
		<title level="m" type="main">Automatic hotspot classification using pattern-based clustering, in: Design for Manufacturability through Design-Process Integration II</title>
		<author>
			<persName><forename type="first">N</forename><surname>Ma</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Ghan</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Mishra</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Spanos</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K</forename><surname>Poolla</surname></persName>
		</author>
		<author>
			<persName><forename type="first">N</forename><surname>Rodriguez</surname></persName>
		</author>
		<author>
			<persName><forename type="first">L</forename><surname>Capodieci</surname></persName>
		</author>
		<imprint>
			<date type="published" when="2008">2008</date>
			<publisher>International Society for Optics and Photonics</publisher>
			<biblScope unit="volume">6925</biblScope>
			<biblScope unit="page">692505</biblScope>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b273">
	<monogr>
		<title level="m" type="main">Clustering and pattern matching for an automatic hotspot classification and detection system, in: Design for Manufacturability through Design-Process Integration III</title>
		<author>
			<persName><forename type="first">J</forename><surname>Ghan</surname></persName>
		</author>
		<author>
			<persName><forename type="first">N</forename><surname>Ma</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Mishra</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Spanos</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K</forename><surname>Poolla</surname></persName>
		</author>
		<author>
			<persName><forename type="first">N</forename><surname>Rodriguez</surname></persName>
		</author>
		<author>
			<persName><forename type="first">L</forename><surname>Capodieci</surname></persName>
		</author>
		<imprint>
			<date type="published" when="2009">2009</date>
			<publisher>International Society for Optics and Photonics</publisher>
			<biblScope unit="volume">7275</biblScope>
			<biblScope unit="page">727516</biblScope>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b274">
	<analytic>
		<title level="a" type="main">High performance lithography hotspot detection with successively refined pattern identifications and machine learning</title>
		<author>
			<persName><forename type="first">D</forename><surname>Ding</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><forename type="middle">A</forename><surname>Torres</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><forename type="middle">Z</forename><surname>Pan</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</title>
		<imprint>
			<biblScope unit="volume">30</biblScope>
			<biblScope unit="page" from="1621" to="1634" />
			<date type="published" when="2011">2011</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b275">
	<analytic>
		<title level="a" type="main">Machine-learningbased hotspot detection using topological classification and critical feature extraction</title>
		<author>
			<persName><forename type="first">Y.-T</forename><surname>Yu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">G.-H</forename><surname>Lin</surname></persName>
		</author>
		<author>
			<persName><forename type="first">I</forename><forename type="middle">H</forename><surname>-R</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Jiang</surname></persName>
		</author>
		<author>
			<persName><surname>Chiang</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</title>
		<imprint>
			<biblScope unit="volume">34</biblScope>
			<biblScope unit="page" from="460" to="470" />
			<date type="published" when="2015">2015</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b276">
	<analytic>
		<title level="a" type="main">Epic: Efficient prediction of ic manufacturing hotspots with a unified meta-classification formulation</title>
		<author>
			<persName><forename type="first">D</forename><surname>Ding</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Yu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Ghosh</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><forename type="middle">Z</forename><surname>Pan</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">th Asia and South Pacific Design Automation Conference</title>
		<imprint>
			<publisher>IEEE</publisher>
			<date type="published" when="2012">2012</date>
			<biblScope unit="page" from="263" to="270" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b277">
	<monogr>
		<title level="m" type="main">A new lithography hotspot detection framework based on adaboost classifier and simplified feature extraction, in: Design-Process-Technology Cooptimization for Manufacturability IX</title>
		<author>
			<persName><forename type="first">T</forename><surname>Matsunawa</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J.-R</forename><surname>Gao</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Yu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><forename type="middle">Z</forename><surname>Pan</surname></persName>
		</author>
		<imprint>
			<date type="published" when="2015">2015</date>
			<publisher>International Society for Optics and Photonics</publisher>
			<biblScope unit="volume">9427</biblScope>
			<biblScope unit="page">94270</biblScope>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b278">
	<analytic>
		<title level="a" type="main">Semi-supervised hotspot detection with self-paced multi-task learning</title>
		<author>
			<persName><forename type="first">Y</forename><surname>Chen</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Lin</surname></persName>
		</author>
		<author>
			<persName><forename type="first">T</forename><surname>Gai</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Su</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Wei</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><forename type="middle">Z</forename><surname>Pan</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</title>
		<imprint>
			<date type="published" when="2019">2019</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b279">
	<analytic>
		<title level="a" type="main">Accurate lithography hotspot detection using deep convolutional neural networks</title>
		<author>
			<persName><forename type="first">M</forename><surname>Shin</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J.-H</forename><surname>Lee</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">Journal of Micro/Nanolithography, MEMS, and MOEMS</title>
		<imprint>
			<biblScope unit="volume">15</biblScope>
			<biblScope unit="page">43507</biblScope>
			<date type="published" when="2016">2016</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b280">
	<analytic>
		<title level="a" type="main">Lithography hotspots detection using deep learning</title>
		<author>
			<persName><forename type="first">V</forename><surname>Borisov</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Scheible</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">15th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)</title>
		<imprint>
			<publisher>IEEE</publisher>
			<date type="published" when="2018">2018. 2018</date>
			<biblScope unit="page" from="145" to="148" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b281">
	<analytic>
		<title level="a" type="main">Lithography hotspot detection: From shallow to deep learning</title>
		<author>
			<persName><forename type="first">H</forename><surname>Yang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Lin</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Yu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">E</forename><forename type="middle">F</forename><surname>Young</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">2017 30th IEEE International System-on-Chip Conference (SOCC)</title>
		<imprint>
			<publisher>IEEE</publisher>
			<date type="published" when="2017">2017</date>
			<biblScope unit="page" from="233" to="238" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b282">
	<analytic>
		<title level="a" type="main">Imbalance aware lithography hotspot detection: a deep learning approach</title>
		<author>
			<persName><forename type="first">H</forename><surname>Yang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">L</forename><surname>Luo</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Su</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Lin</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Yu</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">Journal of Micro/Nanolithography, MEMS, and MOEMS</title>
		<imprint>
			<biblScope unit="volume">16</biblScope>
			<biblScope unit="page">33504</biblScope>
			<date type="published" when="2017">2017</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b283">
	<analytic>
		<title level="a" type="main">Enabling online learning in lithography hotspot detection with information-theoretic feature optimization</title>
		<author>
			<persName><forename type="first">H</forename><surname>Zhang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Yu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">E</forename><forename type="middle">F</forename><surname>Young</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">Proceedings of the 35th International Conference on Computer-Aided Design</title>
		<meeting>the 35th International Conference on Computer-Aided Design</meeting>
		<imprint>
			<date type="published" when="2016">2016</date>
			<biblScope unit="page" from="1" to="8" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b284">
	<monogr>
		<author>
			<persName><forename type="first">W</forename><surname>Ye</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><forename type="middle">B</forename><surname>Alawieh</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Li</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Lin</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><forename type="middle">Z</forename><surname>Pan</surname></persName>
		</author>
		<title level="m">Litho-gpa: Gaussian process assurance for lithography hotspot detection, in: 2019 Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE)</title>
		<imprint>
			<publisher>IEEE</publisher>
			<date type="published" when="2019">2019</date>
			<biblScope unit="page" from="54" to="59" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b285">
	<analytic>
		<title level="a" type="main">Litho-aware machine learning for hotspot detection</title>
		<author>
			<persName><forename type="first">J</forename><forename type="middle">W</forename><surname>Park</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Torres</surname></persName>
		</author>
		<author>
			<persName><forename type="first">X</forename><surname>Song</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</title>
		<imprint>
			<biblScope unit="volume">37</biblScope>
			<biblScope unit="page" from="1510" to="1514" />
			<date type="published" when="2018">2018</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b286">
	<analytic>
		<title level="a" type="main">Hotspot detection using machine learning</title>
		<author>
			<persName><forename type="first">K</forename><surname>Madkour</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Mohamed</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Tantawy</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Anis</surname></persName>
		</author>
		<idno type="DOI">10.1109/ISQED.2016.7479235</idno>
	</analytic>
	<monogr>
		<title level="m">17th International Symposium on Quality Electronic Design</title>
		<imprint>
			<date type="published" when="2016">2016. 2016</date>
			<biblScope unit="page" from="405" to="409" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b287">
	<analytic>
		<title level="a" type="main">Layout hotspot detection with feature tensor generation and deep biased learning</title>
		<author>
			<persName><forename type="first">H</forename><surname>Yang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Su</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Zou</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Ma</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Yu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">E</forename><forename type="middle">F Y</forename><surname>Young</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</title>
		<imprint>
			<biblScope unit="volume">38</biblScope>
			<biblScope unit="page" from="1175" to="1187" />
			<date type="published" when="2019">2019</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b288">
	<analytic>
		<title level="a" type="main">Flexible hotspot detection based on fully convolutional network with transfer learning</title>
		<author>
			<persName><forename type="first">T</forename><surname>Gai</surname></persName>
		</author>
		<author>
			<persName><forename type="first">T</forename><surname>Qu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Wang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">X</forename><surname>Su</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><surname>Xu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Wang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Xue</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Su</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Wei</surname></persName>
		</author>
		<author>
			<persName><forename type="first">T</forename><surname>Ye</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</title>
		<imprint>
			<biblScope unit="volume">41</biblScope>
			<biblScope unit="page" from="4626" to="4638" />
			<date type="published" when="2022">2022</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b289">
	<analytic>
		<title level="a" type="main">Modified deep learning approach for layout hotspot detection</title>
		<author>
			<persName><forename type="first">Y</forename><surname>Zhang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Zhang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Li</surname></persName>
		</author>
		<author>
			<persName><forename type="first">L</forename><surname>Zhao</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Yang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Z</forename><surname>Wang</surname></persName>
		</author>
		<idno type="DOI">10.1109/EDSSC.2018.8487177</idno>
	</analytic>
	<monogr>
		<title level="m">2018 IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC)</title>
		<imprint>
			<date type="published" when="2018">2018</date>
			<biblScope unit="page" from="1" to="2" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b290">
	<analytic>
		<title level="a" type="main">Autoencoderbased data sampling for machine learning-based lithography hotspot detection</title>
		<author>
			<persName><forename type="first">M</forename><forename type="middle">T</forename><surname>Ismail</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Sharara</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K</forename><surname>Madkour</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K</forename><surname>Seddik</surname></persName>
		</author>
		<idno type="DOI">10.1109/MLCAD55463.2022.9900096</idno>
	</analytic>
	<monogr>
		<title level="m">2022 ACM/IEEE 4th Workshop on Machine Learning for CAD (MLCAD)</title>
		<imprint>
			<date type="published" when="2022">2022</date>
			<biblScope unit="page" from="91" to="96" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b291">
	<analytic>
		<title level="a" type="main">Automatic layout generation with applications in machine learning engine evaluation</title>
		<author>
			<persName><forename type="first">H</forename><surname>Yang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W</forename><surname>Chen</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P</forename><surname>Pathak</surname></persName>
		</author>
		<author>
			<persName><forename type="first">F</forename><surname>Gennari</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y.-C</forename><surname>Lai</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Yu</surname></persName>
		</author>
		<idno type="DOI">10.1109/MLCAD48534.2019.9142121</idno>
	</analytic>
	<monogr>
		<title level="m">ACM/IEEE 1st Workshop on Machine Learning for CAD (MLCAD)</title>
		<imprint>
			<date type="published" when="2019">2019. 2019</date>
			<biblScope unit="page" from="1" to="6" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b292">
	<analytic>
		<title level="a" type="main">A workflow of hotspot prediction based on semi-supervised machine learning methodology</title>
		<author>
			<persName><forename type="first">W</forename><surname>Zhang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K</forename><surname>Chen</surname></persName>
		</author>
		<author>
			<persName><forename type="first">X</forename><surname>Li</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Ma</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Zhu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Chen</surname></persName>
		</author>
		<author>
			<persName><forename type="first">X</forename><surname>Gao</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K</forename><surname>Kim</surname></persName>
		</author>
		<idno type="DOI">10.1109/IWAPS54037.2021.9671068</idno>
	</analytic>
	<monogr>
		<title level="m">2021 International Workshop on Advanced Patterning Solutions (IWAPS)</title>
		<imprint>
			<date type="published" when="2021">2021</date>
			<biblScope unit="page" from="1" to="3" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b293">
	<analytic>
		<title level="a" type="main">Adapt: An adaptive machine learning framework with application to lithography hotspot detection</title>
		<author>
			<persName><forename type="first">M</forename><forename type="middle">B</forename><surname>Alawieh</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><forename type="middle">Z</forename><surname>Pan</surname></persName>
		</author>
		<idno type="DOI">10.1109/MLCAD52597.2021.9531210</idno>
	</analytic>
	<monogr>
		<title level="m">2021 ACM/IEEE 3rd Workshop on Machine Learning for CAD (MLCAD)</title>
		<imprint>
			<date type="published" when="2021">2021</date>
			<biblScope unit="page" from="1" to="6" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b294">
	<analytic>
		<title level="a" type="main">Advanced euv resist characterization using scatterometry and machine learning</title>
		<author>
			<persName><forename type="first">D</forename><surname>Schmidt</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K</forename><surname>Petrillo</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Breton</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Fullam</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><surname>Koret</surname></persName>
		</author>
		<author>
			<persName><forename type="first">I</forename><surname>Turovets</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Cepler</surname></persName>
		</author>
		<idno type="DOI">10.1109/ASMC51741.2021.9435698</idno>
	</analytic>
	<monogr>
		<title level="m">2021 32nd Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC)</title>
		<imprint>
			<date type="published" when="2021">2021</date>
			<biblScope unit="page" from="1" to="4" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b295">
	<analytic>
		<title level="a" type="main">Improved color defect detection with machine learning for after develop inspections in lithography</title>
		<author>
			<persName><forename type="first">M</forename><forename type="middle">P</forename><surname>Mclaughlin</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P</forename><surname>Mennell</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Stamper</surname></persName>
		</author>
		<author>
			<persName><forename type="first">G</forename><surname>Barber</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Paduano</surname></persName>
		</author>
		<author>
			<persName><forename type="first">E</forename><surname>Benn</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Linnane</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Zwick</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Khatumria</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><forename type="middle">L</forename><surname>Isaacson</surname></persName>
		</author>
		<author>
			<persName><forename type="first">N</forename><surname>Hoffman</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Menser</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Semiconductor Manufacturing</title>
		<imprint>
			<biblScope unit="volume">35</biblScope>
			<biblScope unit="page" from="418" to="424" />
			<date type="published" when="2022">2022</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b296">
	<analytic>
		<title level="a" type="main">Intelligent photolithography corrections using dimensionality reductions</title>
		<author>
			<persName><forename type="first">P</forename><surname>Parashar</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Akbar</surname></persName>
		</author>
		<author>
			<persName><forename type="first">T</forename><forename type="middle">S</forename><surname>Rawat</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Pratik</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><surname>Butola</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><forename type="middle">H</forename><surname>Chen</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y.-S</forename><surname>Chang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Nuannimnoi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><forename type="middle">S</forename><surname>Lin</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Photonics Journal</title>
		<imprint>
			<biblScope unit="volume">11</biblScope>
			<biblScope unit="page" from="1" to="15" />
			<date type="published" when="2019">2019</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b297">
	<analytic>
		<title level="a" type="main">Mining lithography hotspots from massive sem images using machine learning model</title>
		<author>
			<persName><forename type="first">T</forename><surname>Zhou</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Xu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Li</surname></persName>
		</author>
		<author>
			<persName><forename type="first">X</forename><surname>Diao</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Yan</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Chen</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Zhao</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K</forename><surname>Zhou</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W</forename><surname>Zhou</surname></persName>
		</author>
		<author>
			<persName><forename type="first">X</forename><surname>Zeng</surname></persName>
		</author>
		<author>
			<persName><forename type="first">X</forename><surname>Shi</surname></persName>
		</author>
		<idno type="DOI">10.1109/CSTIC52283.2021.9461533</idno>
	</analytic>
	<monogr>
		<title level="m">2021 China Semiconductor Technology International Conference (CSTIC)</title>
		<imprint>
			<date type="published" when="2021">2021</date>
			<biblScope unit="page" from="1" to="3" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b298">
	<analytic>
		<title level="a" type="main">Hybrid quantum-classical machine learning for lithography hotspot detection</title>
		<author>
			<persName><forename type="first">Y.-F</forename><surname>Yang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Sun</surname></persName>
		</author>
		<idno type="DOI">10.1109/ASMC54647.2022.9792509</idno>
	</analytic>
	<monogr>
		<title level="m">2022 33rd Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC)</title>
		<imprint>
			<date type="published" when="2022">2022</date>
			<biblScope unit="page" from="1" to="6" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b299">
	<analytic>
		<title level="a" type="main">Virtual metrology in semiconductor fabrication foundry using deep learning neural networks</title>
		<author>
			<persName><forename type="first">T</forename><forename type="middle">C</forename><surname>Tin</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><forename type="middle">C</forename><surname>Tan</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><forename type="middle">K</forename><surname>Lee</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Access</title>
		<imprint>
			<biblScope unit="volume">10</biblScope>
			<biblScope unit="page" from="81960" to="81973" />
			<date type="published" when="2022">2022</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b300">
	<analytic>
		<title level="a" type="main">Layout pattern generation and legalization with generative learning models</title>
		<author>
			<persName><forename type="first">X</forename><surname>Zhang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Shiely</surname></persName>
		</author>
		<author>
			<persName><forename type="first">E</forename><forename type="middle">F</forename><surname>Young</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">2020 IEEE/ACM International Conference On Computer Aided Design (ICCAD)</title>
		<imprint>
			<date type="published" when="2020">2020</date>
			<biblScope unit="page" from="1" to="9" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b301">
	<analytic>
		<title level="a" type="main">An introduction to variational autoencoders</title>
		<author>
			<persName><forename type="first">D</forename><forename type="middle">P</forename><surname>Kingma</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Welling</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">Found. Trends Mach. Learn</title>
		<imprint>
			<biblScope unit="volume">12</biblScope>
			<biblScope unit="page" from="307" to="392" />
			<date type="published" when="2019">2019</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b302">
	<monogr>
		<title level="m" type="main">Conditional generative adversarial nets</title>
		<author>
			<persName><forename type="first">M</forename><surname>Mirza</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Osindero</surname></persName>
		</author>
		<idno>CoRR abs/1411.1784</idno>
		<imprint>
			<date type="published" when="2014">2014</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b303">
	<analytic>
		<title level="a" type="main">Re-examining vlsi manufacturing and yield through the lens of deep learning</title>
		<author>
			<persName><forename type="first">M</forename><forename type="middle">B</forename><surname>Alawieh</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W</forename><surname>Ye</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><forename type="middle">Z</forename><surname>Pan</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">2020 IEEE/ACM International Conference On Computer Aided Design (ICCAD)</title>
		<imprint>
			<date type="published" when="2020">2020</date>
			<biblScope unit="page" from="1" to="8" />
		</imprint>
	</monogr>
	<note>invited talk</note>
</biblStruct>

<biblStruct xml:id="b304">
	<monogr>
		<title level="m" type="main">Evaluating circuit reliability under probabilistic gate-level fault models</title>
		<author>
			<persName><forename type="first">K</forename><forename type="middle">N</forename><surname>Patel</surname></persName>
		</author>
		<author>
			<persName><forename type="first">I</forename><surname>Markov</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Hayes</surname></persName>
		</author>
		<imprint>
			<date type="published" when="2003">2003</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b305">
	<analytic>
		<title level="a" type="main">Accurate reliability evaluation and enhancement via probabilistic transfer matrices</title>
		<author>
			<persName><forename type="first">S</forename><surname>Krishnaswamy</surname></persName>
		</author>
		<author>
			<persName><forename type="first">G</forename><forename type="middle">F</forename><surname>Viamontes</surname></persName>
		</author>
		<author>
			<persName><forename type="first">I</forename><forename type="middle">L</forename><surname>Markov</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><forename type="middle">P</forename><surname>Hayes</surname></persName>
		</author>
		<idno type="DOI">10.1109/DATE.2005.47</idno>
	</analytic>
	<monogr>
		<title level="m">Design, Automation and Test in Europe</title>
		<imprint>
			<date type="published" when="2005">2005</date>
			<biblScope unit="volume">1</biblScope>
			<biblScope unit="page" from="282" to="287" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b306">
	<monogr>
		<title level="m" type="main">Accurate and scalable reliability analysis of logic circuits, in: 2007 Design, Automation Test in Europe Conference Exhibition</title>
		<author>
			<persName><forename type="first">M</forename><forename type="middle">R</forename><surname>Choudhury</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K</forename><surname>Mohanram</surname></persName>
		</author>
		<idno type="DOI">10.1109/DATE.2007.364503</idno>
		<imprint>
			<date type="published" when="2007">2007</date>
			<biblScope unit="page" from="1" to="6" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b307">
	<analytic>
		<title level="a" type="main">On the reliability estimation of nano-circuits using neural networks</title>
		<author>
			<persName><forename type="first">A</forename><surname>Beg</surname></persName>
		</author>
		<author>
			<persName><forename type="first">F</forename><surname>Awwad</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W</forename><surname>Ibrahim</surname></persName>
		</author>
		<author>
			<persName><forename type="first">F</forename><surname>Ahmed</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">Microprocessors and Microsystems</title>
		<imprint>
			<biblScope unit="volume">39</biblScope>
			<biblScope unit="page" from="674" to="685" />
			<date type="published" when="2015">2015</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b308">
	<analytic>
		<title level="a" type="main">Prognosis of nbti aging using a machine learning scheme</title>
		<author>
			<persName><forename type="first">N</forename><surname>Karimi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K</forename><surname>Huang</surname></persName>
		</author>
		<idno type="DOI">10.1109/DFT.2016.7684060</idno>
	</analytic>
	<monogr>
		<title level="m">IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)</title>
		<imprint>
			<date type="published" when="2016">2016. 2016</date>
			<biblScope unit="page" from="7" to="10" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b309">
	<analytic>
		<title level="a" type="main">Learning-based static timing analysis for high-dimensional correlated on-chip variations</title>
		<author>
			<persName><forename type="first">S</forename><surname>Bian</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Hiromoto</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Shintani</surname></persName>
		</author>
		<author>
			<persName><forename type="first">T</forename><surname>Sato</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Lsta</forename></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">2017 54th ACM/EDAC/IEEE Design Automation Conference</title>
		<imprint>
			<date type="published" when="2017">2017</date>
			<biblScope unit="page" from="1" to="6" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b310">
	<analytic>
		<title level="a" type="main">Reliability analysis of p-type soi finfets with multiple sige channels on the degradation of nbti</title>
		<author>
			<persName><forename type="first">T</forename><surname>Cho</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><surname>Liang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">G</forename><surname>Yu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Xu</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Silicon Nanoelectronics Workshop</title>
		<imprint>
			<biblScope unit="page" from="101" to="102" />
			<date type="published" when="2020">2020. 2020</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b311">
	<analytic>
		<title level="a" type="main">Gnn4rel: Graph neural networks for predicting circuit reliability degradation</title>
		<author>
			<persName><forename type="first">L</forename><surname>Alrahis</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Knechtel</surname></persName>
		</author>
		<author>
			<persName><forename type="first">F</forename><surname>Klemme</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Amrouch</surname></persName>
		</author>
		<author>
			<persName><forename type="first">O</forename><surname>Sinanoglu</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</title>
		<imprint>
			<biblScope unit="volume">41</biblScope>
			<biblScope unit="page" from="3826" to="3837" />
			<date type="published" when="2022">2022</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b312">
	<analytic>
		<title level="a" type="main">Data-driven fast electrostatics and tddb aging analysis</title>
		<author>
			<persName><forename type="first">S</forename><surname>Peng</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W</forename><surname>Jin</surname></persName>
		</author>
		<author>
			<persName><forename type="first">L</forename><surname>Chen</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><forename type="middle">X</forename></persName>
		</author>
		<author>
			<persName><forename type="first">-D</forename><surname>Tan</surname></persName>
		</author>
		<idno type="DOI">10.1145/3380446.3430620</idno>
		<idno>doi:10. 1145/3380446.3430620</idno>
		<ptr target="https://doi.org/10.1145/3380446.3430620" />
	</analytic>
	<monogr>
		<title level="m">Proceedings of the 2020 ACM/IEEE Workshop on Machine Learning for CAD, MLCAD &apos;20</title>
		<meeting>the 2020 ACM/IEEE Workshop on Machine Learning for CAD, MLCAD &apos;20<address><addrLine>New York, NY, USA</addrLine></address></meeting>
		<imprint>
			<publisher>Association for Computing Machinery</publisher>
			<date type="published" when="2020">2020</date>
			<biblScope unit="page" from="71" to="76" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b313">
	<analytic>
		<title level="a" type="main">Fast electrostatic analysis for vlsi aging based on generative learning</title>
		<author>
			<persName><forename type="first">S</forename><surname>Lamichhane</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Peng</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W</forename><surname>Jin</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><forename type="middle">X</forename></persName>
		</author>
		<author>
			<persName><forename type="first">-D</forename><surname>Tan</surname></persName>
		</author>
		<idno type="DOI">10.1109/MLCAD52597.2021.9531320</idno>
	</analytic>
	<monogr>
		<title level="m">2021 ACM/IEEE 3rd Workshop on Machine Learning for CAD (MLCAD)</title>
		<imprint>
			<date type="published" when="2021">2021</date>
			<biblScope unit="page" from="1" to="6" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b314">
	<analytic>
		<title level="a" type="main">Artificial intelligence deep learning for 3d ic reliability prediction</title>
		<author>
			<persName><forename type="first">P.-N</forename><surname>Hsu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K.-C</forename><surname>Shie</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K.-P</forename><surname>Chen</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J.-C</forename><surname>Tu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C.-C</forename><surname>Wu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">N.-T</forename><surname>Tsou</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y.-C</forename><surname>Lo</surname></persName>
		</author>
		<author>
			<persName><forename type="first">N.-Y</forename><surname>Chen</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y.-F</forename><surname>Hsieh</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Wu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Chen</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K.-N</forename><surname>Tu</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">Scientific Reports</title>
		<imprint>
			<biblScope unit="volume">12</biblScope>
			<biblScope unit="page">6711</biblScope>
			<date type="published" when="2022">2022</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b315">
	<analytic>
		<title level="a" type="main">Adlpt: Improving 3d nand flash memory reliability by adaptive lifetime prediction techniques</title>
		<author>
			<persName><forename type="first">Y</forename><surname>Pan</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Z</forename><surname>Lu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Zhang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Zhang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><forename type="middle">T</forename><surname>Arafin</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Z</forename><surname>Liu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">G</forename><surname>Qu</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Computers</title>
		<imprint>
			<biblScope unit="page" from="1" to="14" />
			<date type="published" when="2022">2022</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b316">
	<analytic>
		<title level="a" type="main">Special session: Reliability analysis for ai/ml hardware</title>
		<author>
			<persName><forename type="first">S</forename><surname>Kundu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K</forename><surname>Basu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Sadi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">T</forename><surname>Titirsha</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Song</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Das</surname></persName>
		</author>
		<author>
			<persName><forename type="first">U</forename><surname>Guin</surname></persName>
		</author>
		<idno type="DOI">10.1109/VTS50974.2021.9441050</idno>
	</analytic>
	<monogr>
		<title level="m">2021 IEEE 39th VLSI Test Symposium (VTS)</title>
		<imprint>
			<date type="published" when="2021">2021</date>
			<biblScope unit="page" from="1" to="10" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b317">
	<monogr>
		<title level="m" type="main">Machine learning and hardware security: Challenges and opportunities -invited talk</title>
		<author>
			<persName><forename type="first">F</forename><surname>Regazzoni</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Bhasin</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><forename type="middle">A</forename><surname>Pour</surname></persName>
		</author>
		<author>
			<persName><forename type="first">I</forename><surname>Alshaer</surname></persName>
		</author>
		<author>
			<persName><forename type="first">F</forename><surname>Aydin</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Aysu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">V</forename><surname>Beroulle</surname></persName>
		</author>
		<author>
			<persName><forename type="first">G</forename><surname>Di Natale</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P</forename><surname>Franzon</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Hely</surname></persName>
		</author>
		<author>
			<persName><forename type="first">N</forename><surname>Homma</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Ito</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Jap</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P</forename><surname>Kashyap</surname></persName>
		</author>
		<author>
			<persName><forename type="first">I</forename><surname>Polian</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Potluri</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><surname>Ueno</surname></persName>
		</author>
		<author>
			<persName><forename type="first">E.-I</forename><surname>Vatajelu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">V</forename><surname>Yli-M√§yry</surname></persName>
		</author>
		<imprint>
			<date type="published" when="2020">2020. 2020</date>
			<biblScope unit="page" from="1" to="6" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b318">
	<analytic>
		<title level="a" type="main">Arithmetic circuit classification using convolutional neural networks</title>
		<author>
			<persName><forename type="first">L</forename><forename type="middle">M</forename><surname>Silva</surname></persName>
		</author>
		<author>
			<persName><forename type="first">F</forename><forename type="middle">V</forename><surname>Andrade</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><forename type="middle">O</forename><surname>Fernandes</surname></persName>
		</author>
		<author>
			<persName><forename type="first">L</forename><forename type="middle">F M</forename><surname>Vieira</surname></persName>
		</author>
		<idno type="DOI">10.1109/IJCNN.2018.8489382</idno>
	</analytic>
	<monogr>
		<title level="m">2018 International Joint Conference on Neural Networks (IJCNN)</title>
		<imprint>
			<date type="published" when="2018">2018</date>
			<biblScope unit="page" from="1" to="7" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b319">
	<analytic>
		<title level="a" type="main">Asic circuit netlist recognition using graph neural network</title>
		<author>
			<persName><forename type="first">X</forename><surname>Hong</surname></persName>
		</author>
		<author>
			<persName><forename type="first">T</forename><surname>Lin</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Shi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><forename type="middle">H</forename><surname>Gwee</surname></persName>
		</author>
		<idno type="DOI">10.1109/IPFA53173.2021.9617311</idno>
	</analytic>
	<monogr>
		<title level="m">2021 IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA)</title>
		<imprint>
			<date type="published" when="2021">2021</date>
			<biblScope unit="page" from="1" to="5" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b320">
	<analytic>
		<title level="a" type="main">On-chip embedded instruments data fusion and life-time prognostics of dependable vlsi-socs using machine-learning</title>
		<author>
			<persName><forename type="first">G</forename><surname>Ali</surname></persName>
		</author>
		<author>
			<persName><forename type="first">L</forename><surname>Bagheriye</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><forename type="middle">G</forename><surname>Kerkhoff</surname></persName>
		</author>
		<idno type="DOI">10.1109/ISCAS45731.2020.9180773</idno>
	</analytic>
	<monogr>
		<title level="m">2020 IEEE International Symposium on Circuits and Systems (ISCAS)</title>
		<imprint>
			<date type="published" when="2020">2020</date>
			<biblScope unit="page" from="1" to="5" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b321">
	<analytic>
		<title level="a" type="main">Hardware trojan classification at gate-level netlists based on area and power machine learning analysis</title>
		<author>
			<persName><forename type="first">K</forename><forename type="middle">G</forename><surname>Liakos</surname></persName>
		</author>
		<author>
			<persName><forename type="first">G</forename><forename type="middle">K</forename><surname>Georgakilas</surname></persName>
		</author>
		<author>
			<persName><forename type="first">F</forename><forename type="middle">C</forename><surname>Plessas</surname></persName>
		</author>
		<idno type="DOI">10.1109/ISVLSI51109.2021.00081</idno>
	</analytic>
	<monogr>
		<title level="m">2021 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)</title>
		<imprint>
			<date type="published" when="2021">2021</date>
			<biblScope unit="page" from="412" to="417" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b322">
	<analytic>
		<title level="a" type="main">Gnn-re: Graph neural networks for reverse engineering of gate-level netlists</title>
		<author>
			<persName><forename type="first">L</forename><surname>Alrahis</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Sengupta</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Knechtel</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Patnaik</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Saleh</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Mohammad</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Al-Qutayri</surname></persName>
		</author>
		<author>
			<persName><forename type="first">O</forename><surname>Sinanoglu</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</title>
		<imprint>
			<biblScope unit="volume">41</biblScope>
			<biblScope unit="page" from="2435" to="2448" />
			<date type="published" when="2022">2022</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b323">
	<analytic>
		<title level="a" type="main">The epfl combinational benchmark suite</title>
		<author>
			<persName><forename type="first">L</forename><surname>Amar√∫</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P.-E</forename><surname>Gaillardon</surname></persName>
		</author>
		<author>
			<persName><forename type="first">G</forename><forename type="middle">De</forename><surname>Micheli</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="m">Proceedings of the 24th International Workshop on Logic &amp; Synthesis (IWLS)</title>
		<meeting>the 24th International Workshop on Logic &amp; Synthesis (IWLS)</meeting>
		<imprint>
			<publisher>CONF</publisher>
			<date type="published" when="2015">2015</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b324">
	<analytic>
		<title level="a" type="main">Brain-inspired computing for circuit reliability characterization</title>
		<author>
			<persName><forename type="first">P</forename><forename type="middle">R</forename><surname>Genssler</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Amrouch</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Computers</title>
		<imprint>
			<biblScope unit="volume">71</biblScope>
			<biblScope unit="page" from="3336" to="3348" />
			<date type="published" when="2022">2022</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b325">
	<analytic>
		<title level="a" type="main">A wafer map yield prediction based on machine learning for productivity enhancement</title>
		<author>
			<persName><forename type="first">S.-J</forename><surname>Jang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J.-S</forename><surname>Kim</surname></persName>
		</author>
		<author>
			<persName><forename type="first">T.-W</forename><surname>Kim</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H.-J</forename><surname>Lee</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Ko</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Semiconductor Manufacturing</title>
		<imprint>
			<biblScope unit="volume">32</biblScope>
			<biblScope unit="page" from="400" to="407" />
			<date type="published" when="2019">2019</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b326">
	<analytic>
		<title level="a" type="main">Vlsi yield prediction and estimation: A unified framework</title>
		<author>
			<persName><forename type="first">W</forename><surname>Maly</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><forename type="middle">J</forename><surname>Strojwas</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><forename type="middle">W</forename><surname>Director</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</title>
		<imprint>
			<biblScope unit="volume">5</biblScope>
			<biblScope unit="page" from="114" to="130" />
			<date type="published" when="1986">1986</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b327">
	<analytic>
		<title level="a" type="main">Defect tolerance in vlsi circuits: techniques and yield analysis</title>
		<author>
			<persName><forename type="first">I</forename><surname>Koren</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Z</forename><surname>Koren</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">Proceedings of the IEEE</title>
		<imprint>
			<biblScope unit="volume">86</biblScope>
			<biblScope unit="page" from="1819" to="1838" />
			<date type="published" when="1998">1998</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b328">
	<analytic>
		<title level="a" type="main">Factory cycle-time prediction with a data-mining approach</title>
		<author>
			<persName><forename type="first">P</forename><surname>Backus</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Janakiram</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Mowzoon</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Runger</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Bhargava</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Semiconductor Manufacturing</title>
		<imprint>
			<biblScope unit="volume">19</biblScope>
			<biblScope unit="page" from="252" to="258" />
			<date type="published" when="2006">2006</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b329">
	<analytic>
		<title level="a" type="main">Cycle-time key factor identification and prediction in semiconductor manufacturing using machine learning and data mining</title>
		<author>
			<persName><forename type="first">Y</forename><surname>Meidan</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Lerner</surname></persName>
		</author>
		<author>
			<persName><forename type="first">G</forename><surname>Rabinowitz</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Hassoun</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Semiconductor Manufacturing</title>
		<imprint>
			<biblScope unit="volume">24</biblScope>
			<biblScope unit="page" from="237" to="248" />
			<date type="published" when="2011">2011</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b330">
	<analytic>
		<title level="a" type="main">Data mining for yield enhancement in semiconductor manufacturing and an empirical study</title>
		<author>
			<persName><forename type="first">C.-F</forename><surname>Chien</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W.-C</forename><surname>Wang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J.-C</forename><surname>Cheng</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">Expert Systems with Applications</title>
		<imprint>
			<biblScope unit="volume">33</biblScope>
			<biblScope unit="page" from="192" to="198" />
			<date type="published" when="2007">2007</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b331">
	<analytic>
		<title level="a" type="main">A gaussian mixture model clustering ensemble regressor for semiconductor manufacturing final test yield prediction</title>
		<author>
			<persName><forename type="first">D</forename><surname>Jiang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W</forename><surname>Lin</surname></persName>
		</author>
		<author>
			<persName><forename type="first">N</forename><surname>Raghavan</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Access</title>
		<imprint>
			<biblScope unit="volume">9</biblScope>
			<biblScope unit="page" from="22253" to="22263" />
			<date type="published" when="2021">2021</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b332">
	<analytic>
		<title level="a" type="main">Semiconductor manufacturing final test yield optimization and wafer acceptance test parameter inverse design using multi-objective optimization algorithms</title>
		<author>
			<persName><forename type="first">D</forename><surname>Jiang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W</forename><surname>Lin</surname></persName>
		</author>
		<author>
			<persName><forename type="first">N</forename><surname>Raghavan</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Access</title>
		<imprint>
			<biblScope unit="volume">9</biblScope>
			<biblScope unit="page" from="137655" to="137666" />
			<date type="published" when="2021">2021</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b333">
	<analytic>
		<title level="a" type="main">Package yield enhancement using machine learning in semiconductor manufacturing</title>
		<author>
			<persName><forename type="first">H</forename><surname>Kim</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><forename type="middle">S</forename><surname>Han</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J.-H</forename><surname>Lee</surname></persName>
		</author>
		<idno type="DOI">10.1109/IAEAC.2015.7428567</idno>
	</analytic>
	<monogr>
		<title level="m">IEEE Advanced Information Technology, Electronic and Automation Control Conference (IAEAC)</title>
		<imprint>
			<date type="published" when="2015">2015. 2015</date>
			<biblScope unit="page" from="316" to="320" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b334">
	<analytic>
		<title level="a" type="main">A productivityoriented wafer map optimization using yield model based on machine learning</title>
		<author>
			<persName><forename type="first">J.-S</forename><surname>Kim</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S.-J</forename><surname>Jang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">T.-W</forename><surname>Kim</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H.-J</forename><surname>Lee</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J.-B</forename><surname>Lee</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Semiconductor Manufacturing</title>
		<imprint>
			<biblScope unit="volume">32</biblScope>
			<biblScope unit="page" from="39" to="47" />
			<date type="published" when="2019">2019</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b335">
	<monogr>
		<title level="m" type="main">Introduction to VLSI systems</title>
		<author>
			<persName><forename type="first">C</forename><surname>Mead</surname></persName>
		</author>
		<author>
			<persName><forename type="first">L</forename><surname>Conway</surname></persName>
		</author>
		<imprint>
			<date type="published" when="1980">1980</date>
			<biblScope unit="volume">1080</biblScope>
			<pubPlace>Addison-Wesley Reading, MA</pubPlace>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b336">
	<analytic>
		<title level="a" type="main">Pentium fdiv flaw-lessons learned</title>
		<author>
			<persName><forename type="first">D</forename><surname>Price</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Micro</title>
		<imprint>
			<biblScope unit="volume">15</biblScope>
			<biblScope unit="page" from="86" to="88" />
			<date type="published" when="1995">1995</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b337">
	<monogr>
		<author>
			<persName><forename type="first">L.-T</forename><surname>Wang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C.-W</forename><surname>Wu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">X</forename><surname>Wen</surname></persName>
		</author>
		<title level="m">VLSI Test Principles and Architectures: Design for Testability</title>
		<meeting><address><addrLine>San Francisco, CA, USA</addrLine></address></meeting>
		<imprint>
			<publisher>Morgan Kaufmann Publishers Inc</publisher>
			<date type="published" when="2006">2006</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b338">
	<monogr>
		<title level="m" type="main">Comprehensive Functional Verification: The Complete Industry Cycle</title>
		<author>
			<persName><forename type="first">B</forename><surname>Wile</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Goss</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W</forename><surname>Roesner</surname></persName>
		</author>
		<imprint>
			<date type="published" when="2005">2005</date>
			<publisher>Morgan Kaufmann Publishers Inc</publisher>
			<pubPlace>San Francisco, CA, USA</pubPlace>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b339">
	<analytic>
		<title level="a" type="main">Testability-driven random test-pattern generation</title>
		<author>
			<persName><forename type="first">R</forename><surname>Lisanke</surname></persName>
		</author>
		<author>
			<persName><forename type="first">F</forename><surname>Brglez</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>De Geus</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Gregory</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</title>
		<imprint>
			<biblScope unit="volume">6</biblScope>
			<biblScope unit="page" from="1082" to="1087" />
			<date type="published" when="1987">1987</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b340">
	<analytic>
		<title level="a" type="main">On using machine learning for logic bist</title>
		<author>
			<persName><forename type="first">C</forename><surname>Fagot</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P</forename><surname>Girard</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Landrault</surname></persName>
		</author>
		<idno type="DOI">10.1109/TEST.1997.639635</idno>
	</analytic>
	<monogr>
		<title level="m">Proceedings International Test Conference 1997</title>
		<meeting>International Test Conference 1997</meeting>
		<imprint>
			<date type="published" when="1997">1997</date>
			<biblScope unit="page" from="338" to="346" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b341">
	<analytic>
		<title level="a" type="main">Coverage directed test generation for functional verification using bayesian networks</title>
		<author>
			<persName><forename type="first">S</forename><surname>Fine</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Ziv</surname></persName>
		</author>
		<idno type="DOI">10.1145/775832.775907</idno>
	</analytic>
	<monogr>
		<title level="m">Proceedings 2003. Design Automation Conference</title>
		<meeting>2003. Design Automation Conference</meeting>
		<imprint>
			<publisher>IEEE Cat</publisher>
			<date type="published" when="2003">2003</date>
			<biblScope unit="page" from="286" to="291" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b342">
	<analytic>
		<title level="a" type="main">Enhancing the efficiency of bayesian network based coverage directed test generation</title>
		<author>
			<persName><forename type="first">M</forename><surname>Braun</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Fine</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Ziv</surname></persName>
		</author>
		<idno type="DOI">10.1109/HLDVT.2004.1431241</idno>
	</analytic>
	<monogr>
		<title level="m">Proceedings. Ninth IEEE International High-Level Design Validation and Test Workshop</title>
		<meeting>Ninth IEEE International High-Level Design Validation and Test Workshop</meeting>
		<imprint>
			<date type="published" when="2004">2004</date>
			<biblScope unit="page" from="75" to="80" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b343">
	<monogr>
		<title level="m" type="main">Optimizing design verification using machine learning: Doing better than random</title>
		<author>
			<persName><forename type="first">W</forename><surname>Hughes</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Srinivasan</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><surname>Suvarna</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Kulkarni</surname></persName>
		</author>
		<idno>CoRR abs/1909.13168</idno>
		<imprint>
			<date type="published" when="2019">2019</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b344">
	<analytic>
		<title level="a" type="main">Harnessing machine learning to improve the success rate of stimuli generation</title>
		<author>
			<persName><forename type="first">S</forename><surname>Fine</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Freund</surname></persName>
		</author>
		<author>
			<persName><forename type="first">I</forename><surname>Jaeger</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Mansour</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Naveh</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Ziv</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Computers</title>
		<imprint>
			<biblScope unit="volume">55</biblScope>
			<biblScope unit="page" from="1344" to="1355" />
			<date type="published" when="2006">2006</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b345">
	<analytic>
		<title level="a" type="main">Drechsler, Machine learning based test pattern analysis for localizing critical power activity areas</title>
		<author>
			<persName><forename type="first">H</forename><surname>Dhotre</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Eggersgl√º√ü</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Dehbashi</surname></persName>
		</author>
		<author>
			<persName><forename type="first">U</forename><surname>Pfannkuchen</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename></persName>
		</author>
		<idno type="DOI">10.1109/DFT.2017.8244464</idno>
	</analytic>
	<monogr>
		<title level="m">2017 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)</title>
		<imprint>
			<date type="published" when="2017">2017</date>
			<biblScope unit="page" from="1" to="6" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b346">
	<analytic>
		<title level="a" type="main">Data learning techniques and methodology for fmax prediction</title>
		<author>
			<persName><forename type="first">J</forename><surname>Chen</surname></persName>
		</author>
		<author>
			<persName><forename type="first">L.-C</forename><surname>Wang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P.-H</forename><surname>Chang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Zeng</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Yu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Mateja</surname></persName>
		</author>
		<idno type="DOI">10.1109/TEST.2009.5355620</idno>
	</analytic>
	<monogr>
		<title level="m">2009 International Test Conference</title>
		<imprint>
			<date type="published" when="2009">2009</date>
			<biblScope unit="page" from="1" to="10" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b347">
	<analytic>
		<title level="a" type="main">Data learning techniques for functional/system fmax prediction</title>
		<author>
			<persName><forename type="first">L.-C</forename><surname>Wang</surname></persName>
		</author>
		<idno type="DOI">10.1109/DFT.2009.61</idno>
	</analytic>
	<monogr>
		<title level="m">24th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems</title>
		<imprint>
			<date type="published" when="2009">2009. 2009</date>
			<biblScope unit="page" from="451" to="451" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b348">
	<analytic>
		<title level="a" type="main">Explaining and interpreting machine learning cad decisions: An ic testing case study</title>
		<author>
			<persName><forename type="first">P</forename><surname>Krishnamurthy</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><forename type="middle">B</forename><surname>Chowdhury</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Tan</surname></persName>
		</author>
		<author>
			<persName><forename type="first">F</forename><surname>Khorrami</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><surname>Karri</surname></persName>
		</author>
		<idno type="DOI">10.1145/3380446.3430643</idno>
	</analytic>
	<monogr>
		<title level="m">ACM/IEEE 2nd Workshop on Machine Learning for CAD (MLCAD)</title>
		<imprint>
			<date type="published" when="2020">2020. 2020</date>
			<biblScope unit="page" from="129" to="134" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b349">
	<analytic>
		<title level="a" type="main">Training neural network for machine intelligence in automatic test pattern generator</title>
		<author>
			<persName><forename type="first">S</forename><surname>Roy</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><forename type="middle">K</forename><surname>Millican</surname></persName>
		</author>
		<author>
			<persName><forename type="first">V</forename><forename type="middle">D</forename></persName>
		</author>
		<idno type="DOI">10.1109/VLSID51830.2021.00059</idno>
	</analytic>
	<monogr>
		<title level="m">2021 34th International Conference on VLSI Design and 2021 20th International Conference on Embedded Systems (VLSID)</title>
		<imprint>
			<date type="published" when="2021">2021</date>
			<biblScope unit="page" from="316" to="321" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b350">
	<analytic>
		<title level="a" type="main">Multi-heuristic machine intelligence guidance in automatic test pattern generation</title>
		<author>
			<persName><forename type="first">S</forename><surname>Roy</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><forename type="middle">K</forename><surname>Millican</surname></persName>
		</author>
		<author>
			<persName><forename type="first">V</forename><forename type="middle">D</forename></persName>
		</author>
		<idno type="DOI">10.1109/MDTS54894.2022.9826985</idno>
	</analytic>
	<monogr>
		<title level="m">2022 IEEE 31st Microelectronics Design &amp; Test Symposium (MDTS)</title>
		<imprint>
			<date type="published" when="2022">2022</date>
			<biblScope unit="page" from="1" to="6" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b351">
	<analytic>
		<title level="a" type="main">Learning semantic representations to verify hardware designs</title>
		<author>
			<persName><forename type="first">S</forename><surname>Vasudevan</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W</forename><forename type="middle">J</forename><surname>Jiang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Bieber</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><surname>Singh</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><forename type="middle">R</forename><surname>Ho</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Sutton</surname></persName>
		</author>
		<ptr target="https://proceedings.neurips.cc/paper/2021/file/c5aa65949" />
	</analytic>
	<monogr>
		<title level="m">Advances in Neural Information Processing Systems</title>
		<editor>
			<persName><forename type="first">M</forename><surname>Ranzato</surname></persName>
		</editor>
		<editor>
			<persName><forename type="first">A</forename><surname>Beygelzimer</surname></persName>
		</editor>
		<editor>
			<persName><forename type="first">Y</forename><surname>Dauphin</surname></persName>
		</editor>
		<editor>
			<persName><forename type="first">P</forename><surname>Liang</surname></persName>
		</editor>
		<editor>
			<persName><forename type="first">J</forename><forename type="middle">W</forename><surname>Vaughan</surname></persName>
		</editor>
		<imprint>
			<publisher>Curran Associates, Inc</publisher>
			<date type="published" when="2021">2021</date>
			<biblScope unit="volume">34</biblScope>
			<biblScope unit="page" from="23491" to="23504" />
		</imprint>
	</monogr>
	<note>d20f6b20e1a922c13d974e7-Paper.pdf</note>
</biblStruct>

<biblStruct xml:id="b352">
	<analytic>
		<title level="a" type="main">Pattern reorder for test cost reduction through improved svmrank algorithm</title>
		<author>
			<persName><forename type="first">T</forename><surname>Song</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Liang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">T</forename><surname>Ni</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Z</forename><surname>Huang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Lu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Wan</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Yan</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Access</title>
		<imprint>
			<biblScope unit="volume">8</biblScope>
			<biblScope unit="page" from="147965" to="147972" />
			<date type="published" when="2020">2020</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b353">
	<analytic>
		<title level="a" type="main">Machine learning classification algorithm for vlsi test cost reduction</title>
		<author>
			<persName><forename type="first">T</forename><surname>Song</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Z</forename><surname>Huang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Yan</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">Integration</title>
		<imprint>
			<biblScope unit="volume">87</biblScope>
			<biblScope unit="page" from="40" to="48" />
			<date type="published" when="2022">2022</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b354">
	<analytic>
		<title level="a" type="main">Reinforcement-learning-based test program generation for software-based self-test</title>
		<author>
			<persName><forename type="first">C.-Y</forename><surname>Chen</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J.-L</forename><surname>Huang</surname></persName>
		</author>
		<idno type="DOI">10.1109/ATS47505.2019.00013</idno>
	</analytic>
	<monogr>
		<title level="m">IEEE 28th Asian Test Symposium (ATS)</title>
		<imprint>
			<date type="published" when="2019">2019. 2019</date>
			<biblScope unit="page" from="73" to="735" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b355">
	<analytic>
		<title level="a" type="main">Diagnosis of multifaults in analogue circuits using multilayer perceptrons</title>
		<author>
			<persName><forename type="first">Y</forename><surname>Maidon</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Jervis</surname></persName>
		</author>
		<author>
			<persName><forename type="first">N</forename><surname>Dutton</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Lesage</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEE Proceedings-Circuits, Devices and Systems</title>
		<imprint>
			<biblScope unit="volume">144</biblScope>
			<biblScope unit="page" from="149" to="154" />
			<date type="published" when="1997">1997</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b356">
	<analytic>
		<title level="a" type="main">A combined clustering and neural network approach for analog multiple hard fault classification</title>
		<author>
			<persName><forename type="first">M</forename><forename type="middle">A</forename><surname>El-Gamal</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><forename type="middle">A</forename><surname>El-Yazeed</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">Journal of Electronic Testing</title>
		<imprint>
			<biblScope unit="volume">14</biblScope>
			<biblScope unit="page" from="207" to="217" />
			<date type="published" when="1999">1999</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b357">
	<analytic>
		<title level="a" type="main">Fault diagnosis of nonlinear analog circuits using neural networks with wavelet and fourier transforms as preprocessors</title>
		<author>
			<persName><forename type="first">F</forename><surname>Aminian</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Aminian</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">Journal of Electronic Testing</title>
		<imprint>
			<biblScope unit="volume">17</biblScope>
			<biblScope unit="page" from="471" to="481" />
			<date type="published" when="2001">2001</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b358">
	<analytic>
		<title level="a" type="main">A modular fault-diagnostic system for analog electronic circuits using neural networks with wavelet transform as a preprocessor</title>
		<author>
			<persName><forename type="first">M</forename><surname>Aminian</surname></persName>
		</author>
		<author>
			<persName><forename type="first">F</forename><surname>Aminian</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Instrumentation and Measurement</title>
		<imprint>
			<biblScope unit="volume">56</biblScope>
			<biblScope unit="page" from="1546" to="1554" />
			<date type="published" when="2007">2007</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b359">
	<analytic>
		<title level="a" type="main">Machine learning-based anomaly detection for post-silicon bug diagnosis</title>
		<author>
			<persName><forename type="first">A</forename><surname>Deorio</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Q</forename><surname>Li</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Burgess</surname></persName>
		</author>
		<author>
			<persName><forename type="first">V</forename><surname>Bertacco</surname></persName>
		</author>
		<idno type="DOI">10.7873/DATE.2013.112</idno>
	</analytic>
	<monogr>
		<title level="m">2013 Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE)</title>
		<imprint>
			<date type="published" when="2013">2013</date>
			<biblScope unit="page" from="491" to="496" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b360">
	<analytic>
		<title level="a" type="main">Survey of scan chain diagnosis</title>
		<author>
			<persName><forename type="first">Y</forename><surname>Huang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><surname>Guo</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W.-T</forename><surname>Cheng</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><forename type="middle">C</forename></persName>
		</author>
		<author>
			<persName><forename type="first">-M</forename><surname>Li</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Design &amp; Test of Computers</title>
		<imprint>
			<biblScope unit="volume">25</biblScope>
			<biblScope unit="page" from="240" to="248" />
			<date type="published" when="2008">2008</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b361">
	<analytic>
		<title level="a" type="main">Scan chain diagnosis based on unsupervised machine learning</title>
		<author>
			<persName><forename type="first">Y</forename><surname>Huang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Benware</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><surname>Klingenberg</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Tang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Dsouza</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W.-T</forename><surname>Cheng</surname></persName>
		</author>
		<idno type="DOI">10.1109/ATS.2017.50</idno>
	</analytic>
	<monogr>
		<title level="m">IEEE 26th Asian Test Symposium (ATS)</title>
		<imprint>
			<date type="published" when="2017">2017. 2017</date>
			<biblScope unit="page" from="225" to="230" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b362">
	<analytic>
		<title level="a" type="main">Improving scan chain diagnostic accuracy using multi-stage artificial neural networks</title>
		<author>
			<persName><forename type="first">M</forename><surname>Chern</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S.-W</forename><surname>Lee</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S.-Y</forename><surname>Huang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Huang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">G</forename><surname>Veda</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K.-H</forename><forename type="middle">H</forename><surname>Tsai</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W.-T</forename><surname>Cheng</surname></persName>
		</author>
		<idno type="DOI">10.1145/3287624.3287692</idno>
		<idno>doi:10.1145/3287624.3287692</idno>
		<ptr target="https://doi.org/10.1145/3287624.3287692" />
	</analytic>
	<monogr>
		<title level="m">Proceedings of the 24th Asia and South Pacific Design Automation Conference, ASPDAC &apos;19</title>
		<meeting>the 24th Asia and South Pacific Design Automation Conference, ASPDAC &apos;19<address><addrLine>New York, NY, USA</addrLine></address></meeting>
		<imprint>
			<publisher>Association for Computing Machinery</publisher>
			<date type="published" when="2019">2019</date>
			<biblScope unit="page" from="341" to="346" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b363">
	<analytic>
		<title level="a" type="main">Diagnosis of scan chain faults based-on machine-learning</title>
		<author>
			<persName><forename type="first">H</forename><surname>Lim</surname></persName>
		</author>
		<author>
			<persName><forename type="first">T</forename><forename type="middle">H</forename><surname>Kim</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Kim</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Kang</surname></persName>
		</author>
		<idno type="DOI">10.1109/ISOCC50952.2020.9333074</idno>
	</analytic>
	<monogr>
		<title level="m">2020 International SoC De-sign Conference (ISOCC)</title>
		<imprint>
			<date type="published" when="2020">2020</date>
			<biblScope unit="page" from="57" to="58" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b364">
	<analytic>
		<title level="a" type="main">Improving test chip design efficiency via machine learning</title>
		<author>
			<persName><forename type="first">Z</forename><surname>Liu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Q</forename><surname>Huang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Fang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><forename type="middle">D</forename><surname>Blanton</surname></persName>
		</author>
		<idno type="DOI">10.1109/ITC44170.2019.9000131</idno>
	</analytic>
	<monogr>
		<title level="m">IEEE International Test Conference (ITC)</title>
		<imprint>
			<date type="published" when="2019">2019. 2019</date>
			<biblScope unit="page" from="1" to="10" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b365">
	<analytic>
		<title level="a" type="main">A decision tree-based screening method for improving test quality of memory chips</title>
		<author>
			<persName><forename type="first">Y.-C</forename><surname>Cheng</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P.-Y</forename><surname>Tan</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C.-W</forename><surname>Wu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M.-D</forename><surname>Shieh</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C.-H</forename><surname>Chuang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">G</forename><surname>Liao</surname></persName>
		</author>
		<idno type="DOI">10.1109/ITCAsia55616.2022.00014</idno>
	</analytic>
	<monogr>
		<title level="m">2022 IEEE International Test Conference in Asia</title>
		<imprint>
			<date type="published" when="2022">2022</date>
			<biblScope unit="page" from="19" to="24" />
		</imprint>
		<respStmt>
			<orgName>ITC-Asia</orgName>
		</respStmt>
	</monogr>
</biblStruct>

<biblStruct xml:id="b366">
	<analytic>
		<title level="a" type="main">Performance enhancement of a modular test system for power semiconductors for htol testing by use of an embedded system</title>
		<author>
			<persName><forename type="first">R</forename><surname>Sleik</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Glavanovics</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Nikitin</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Di</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Bernardo</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K</forename><surname>Muetze</surname></persName>
		</author>
		<author>
			<persName><surname>Krischan</surname></persName>
		</author>
		<idno type="DOI">10.23919/EPE17ECCEEurope.2017.8098933</idno>
	</analytic>
	<monogr>
		<title level="m">th European Conference on Power Electronics and Applications (EPE&apos;17 ECCE Europe</title>
		<imprint>
			<date type="published" when="2017">2017 19. 2017</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b367">
	<analytic>
		<title level="a" type="main">Smart sampling for efficient system level test: A robust machine learning approach</title>
		<author>
			<persName><forename type="first">C</forename><surname>Liu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Ou</surname></persName>
		</author>
		<idno type="DOI">10.1109/ITC50571.2021.00013</idno>
	</analytic>
	<monogr>
		<title level="m">2021 IEEE International Test Conference (ITC)</title>
		<imprint>
			<date type="published" when="2021">2021</date>
			<biblScope unit="page" from="53" to="62" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b368">
	<analytic>
		<title level="a" type="main">Adaptive test pattern reordering for diagnosis using k-nearest neighbors</title>
		<author>
			<persName><forename type="first">C</forename><surname>Fang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Q</forename><surname>Huang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><surname>Blanton</surname></persName>
		</author>
		<idno type="DOI">10.1109/ITC-Asia51099.2020.00022</idno>
	</analytic>
	<monogr>
		<title level="m">IEEE International Test Conference in Asia</title>
		<imprint>
			<date type="published" when="2020">2020. 2020</date>
			<biblScope unit="page" from="59" to="64" />
		</imprint>
		<respStmt>
			<orgName>ITC-Asia</orgName>
		</respStmt>
	</monogr>
</biblStruct>

<biblStruct xml:id="b369">
	<analytic>
		<title level="a" type="main">Adaptive methods for machine learningbased testing of integrated circuits and boards</title>
		<author>
			<persName><forename type="first">M</forename><surname>Liu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K</forename><surname>Chakrabarty</surname></persName>
		</author>
		<idno type="DOI">10.1109/ITC50571.2021.00023</idno>
	</analytic>
	<monogr>
		<title level="m">2021 IEEE International Test Conference (ITC)</title>
		<imprint>
			<date type="published" when="2021">2021</date>
			<biblScope unit="page" from="153" to="162" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b370">
	<analytic>
		<title level="a" type="main">Robust deep learning for ic test problems</title>
		<author>
			<persName><forename type="first">A</forename><forename type="middle">B</forename><surname>Chowdhury</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Tan</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Garg</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><surname>Karri</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</title>
		<imprint>
			<biblScope unit="volume">41</biblScope>
			<biblScope unit="page" from="183" to="195" />
			<date type="published" when="2022">2022</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b371">
	<analytic>
		<title level="a" type="main">Special session: Machine learning for semiconductor test and reliability</title>
		<author>
			<persName><forename type="first">H</forename><surname>Amrouch</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><forename type="middle">B</forename><surname>Chowdhury</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W</forename><surname>Jin</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><surname>Karri</surname></persName>
		</author>
		<author>
			<persName><forename type="first">F</forename><surname>Khorrami</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P</forename><surname>Krishnamurthy</surname></persName>
		</author>
		<author>
			<persName><forename type="first">I</forename><surname>Polian</surname></persName>
		</author>
		<author>
			<persName><forename type="first">V</forename><forename type="middle">M</forename><surname>Van Santen</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><surname>Tan</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><forename type="middle">X</forename></persName>
		</author>
		<author>
			<persName><forename type="first">-D</forename><surname>Tan</surname></persName>
		</author>
		<idno type="DOI">10.1109/VTS50974.2021.9441052</idno>
	</analytic>
	<monogr>
		<title level="m">2021 IEEE 39th VLSI Test Symposium (VTS)</title>
		<imprint>
			<date type="published" when="2021">2021</date>
			<biblScope unit="page" from="1" to="11" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b372">
	<analytic>
		<title level="a" type="main">Special sessionmachine learning in test: A survey of analog, digital, memory, and rf integrated circuits</title>
		<author>
			<persName><forename type="first">S</forename><surname>Roy</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><forename type="middle">K</forename><surname>Millican</surname></persName>
		</author>
		<author>
			<persName><forename type="first">V</forename><forename type="middle">D</forename></persName>
		</author>
		<idno type="DOI">10.1109/VTS50974.2021.9441051</idno>
	</analytic>
	<monogr>
		<title level="m">2021 IEEE 39th VLSI Test Symposium (VTS)</title>
		<imprint>
			<date type="published" when="2021">2021</date>
			<biblScope unit="page" from="1" to="14" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b373">
	<analytic>
		<title level="a" type="main">Sequential circuit design using synthesis and optimization</title>
		<author>
			<persName><forename type="first">E</forename><surname>Sentovich</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K</forename><surname>Singh</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C</forename><surname>Moon</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Savoj</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><surname>Brayton</surname></persName>
		</author>
		<author>
			<persName><forename type="first">A</forename><surname>Sangiovanni-Vincentelli</surname></persName>
		</author>
		<idno type="DOI">10.1109/ICCD.1992.276282</idno>
	</analytic>
	<monogr>
		<title level="m">Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers Processors</title>
		<meeting>1992 IEEE International Conference on Computer Design: VLSI in Computers Processors</meeting>
		<imprint>
			<date type="published" when="1992">1992</date>
			<biblScope unit="page" from="328" to="333" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b374">
	<analytic>
		<title level="a" type="main">Benchmarking of hardware trojans and maliciously affected circuits</title>
		<author>
			<persName><forename type="first">B</forename><surname>Shakya</surname></persName>
		</author>
		<author>
			<persName><forename type="first">T</forename><surname>He</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Salmani</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Forte</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Bhunia</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Tehranipoor</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">Journal of Hardware and Systems Security</title>
		<imprint>
			<biblScope unit="volume">1</biblScope>
			<biblScope unit="page" from="85" to="102" />
			<date type="published" when="2017">2017</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b375">
	<analytic>
		<title level="a" type="main">Efficiently exploring architectural design spaces via predictive modeling</title>
		<author>
			<persName><forename type="first">E</forename><surname>√èpek</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><forename type="middle">A</forename><surname>Mckee</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><surname>Caruana</surname></persName>
		</author>
		<author>
			<persName><forename type="first">B</forename><forename type="middle">R</forename><surname>De Supinski</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><surname>Schulz</surname></persName>
		</author>
		<idno type="DOI">10.1145/1168857.1168882</idno>
		<idno>doi:10.1145/1168857.1168882</idno>
		<ptr target="https://doi.org/10.1145/1168857.1168882" />
	</analytic>
	<monogr>
		<title level="m">Proceedings of the 12th International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS XII</title>
		<meeting>the 12th International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS XII<address><addrLine>New York, NY, USA</addrLine></address></meeting>
		<imprint>
			<publisher>Association for Computing Machinery</publisher>
			<date type="published" when="2006">2006</date>
			<biblScope unit="page" from="195" to="206" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b376">
	<analytic>
		<title level="a" type="main">Mobile/embedded dnn and ai socs</title>
		<author>
			<persName><forename type="first">H.-J</forename><surname>Yoo</surname></persName>
		</author>
		<idno type="DOI">10.1109/VLSI-DAT.2018.8373285</idno>
	</analytic>
	<monogr>
		<title level="m">2018 International Symposium on VLSI Design, Automation and Test</title>
		<imprint>
			<date type="published" when="2018">2018</date>
			<biblScope unit="page" from="1" to="1" />
		</imprint>
		<respStmt>
			<orgName>VLSI-DAT</orgName>
		</respStmt>
	</monogr>
</biblStruct>

<biblStruct xml:id="b377">
	<analytic>
		<title level="a" type="main">Cad for nanometer silicon design challenges and success</title>
		<author>
			<persName><forename type="first">Jeong-Taek</forename><surname>Kong</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Very Large Scale Integration (VLSI) Systems</title>
		<imprint>
			<biblScope unit="volume">12</biblScope>
			<biblScope unit="page" from="1132" to="1147" />
			<date type="published" when="2004">2004</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b378">
	<analytic>
		<title level="a" type="main">Nanotechnology goals and challenges for electronic applications</title>
		<author>
			<persName><forename type="first">M</forename><forename type="middle">T</forename><surname>Bohr</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Nanotechnology</title>
		<imprint>
			<biblScope unit="volume">1</biblScope>
			<biblScope unit="page" from="56" to="62" />
			<date type="published" when="2002">2002</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b379">
	<analytic>
		<title level="a" type="main">Aitalk: a tutorial to implement ai as iot devices</title>
		<author>
			<persName><forename type="first">Y.-W</forename><surname>Lin</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y.-B</forename><surname>Lin</surname></persName>
		</author>
		<author>
			<persName><forename type="first">C.-Y</forename><surname>Liu</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IET Networks</title>
		<imprint>
			<biblScope unit="volume">8</biblScope>
			<biblScope unit="page" from="195" to="202" />
			<date type="published" when="2019">2019</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b380">
	<analytic>
		<title level="a" type="main">In-situ ai: Towards autonomous and incremental deep learning for iot systems</title>
		<author>
			<persName><forename type="first">M</forename><surname>Song</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K</forename><surname>Zhong</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Zhang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Y</forename><surname>Hu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><surname>Liu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">W</forename><surname>Zhang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">J</forename><surname>Wang</surname></persName>
		</author>
		<author>
			<persName><forename type="first">T</forename><surname>Li</surname></persName>
		</author>
		<idno type="DOI">10.1109/HPCA.2018.00018</idno>
	</analytic>
	<monogr>
		<title level="m">2018 IEEE International Symposium on High Performance Computer Architecture (HPCA)</title>
		<imprint>
			<date type="published" when="2018">2018</date>
			<biblScope unit="page" from="92" to="103" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b381">
	<analytic>
		<title level="a" type="main">in-memory computing</title>
		<author>
			<persName><forename type="first">E</forename><surname>Eleftheriou</surname></persName>
		</author>
		<idno type="DOI">10.1109/ESSDERC.2018.8486900</idno>
	</analytic>
	<monogr>
		<title level="m">Accelerating ai applications, in: 2018 48th European Solid-State Device Research Conference (ESSDERC)</title>
		<imprint>
			<date type="published" when="2018">2018</date>
			<biblScope unit="page" from="4" to="5" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b382">
	<analytic>
		<title level="a" type="main">Machine learning and pattern matching in physical design</title>
		<author>
			<persName><forename type="first">B</forename><surname>Yu</surname></persName>
		</author>
		<author>
			<persName><forename type="first">D</forename><forename type="middle">Z</forename><surname>Pan</surname></persName>
		</author>
		<author>
			<persName><forename type="first">T</forename><surname>Matsunawa</surname></persName>
		</author>
		<author>
			<persName><forename type="first">X</forename><surname>Zeng</surname></persName>
		</author>
		<idno type="DOI">10.1109/ASPDAC.2015.7059020</idno>
	</analytic>
	<monogr>
		<title level="m">The 20th Asia and South Pacific Design Automation Conference</title>
		<imprint>
			<date type="published" when="2015">2015</date>
			<biblScope unit="page" from="286" to="293" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b383">
	<analytic>
		<title level="a" type="main">Challenges for future semiconductor manufacturing</title>
		<author>
			<persName><forename type="first">H</forename><surname>Iwai</surname></persName>
		</author>
		<author>
			<persName><forename type="first">K</forename><surname>Kakushima</surname></persName>
		</author>
		<author>
			<persName><forename type="first">H</forename><surname>Wong</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">International journal of high speed electronics and systems</title>
		<imprint>
			<biblScope unit="volume">16</biblScope>
			<biblScope unit="page" from="43" to="81" />
			<date type="published" when="2006">2006</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b384">
	<analytic>
		<title level="a" type="main">Multi-objective test case minimization using evolutionary algorithms: A review</title>
		<author>
			<persName><forename type="first">A</forename><surname>Vandana</surname></persName>
		</author>
		<author>
			<persName><surname>Singh</surname></persName>
		</author>
		<idno type="DOI">10.1109/ICECA.2017.8203698</idno>
	</analytic>
	<monogr>
		<title level="m">Communication and Aerospace Technology (ICECA)</title>
		<imprint>
			<date type="published" when="2017">2017. 2017</date>
			<biblScope unit="volume">1</biblScope>
			<biblScope unit="page" from="329" to="334" />
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b385">
	<monogr>
		<author>
			<persName><forename type="first">V</forename><forename type="middle">N</forename><surname>Vapnik</surname></persName>
		</author>
		<title level="m">The Nature of Statistical Learning Theory</title>
		<meeting><address><addrLine>Berlin, Heidelberg</addrLine></address></meeting>
		<imprint>
			<publisher>Springer-Verlag</publisher>
			<date type="published" when="1995">1995</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b386">
	<analytic>
		<title level="a" type="main">A comprehensive analysis of deep regression</title>
		<author>
			<persName><forename type="first">S</forename><surname>Lathuili√®re</surname></persName>
		</author>
		<author>
			<persName><forename type="first">P</forename><surname>Mesejo</surname></persName>
		</author>
		<author>
			<persName><forename type="first">X</forename><surname>Alameda-Pineda</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><surname>Horaud</surname></persName>
		</author>
	</analytic>
	<monogr>
		<title level="j">IEEE Transactions on Pattern Analysis and Machine Intelligence</title>
		<imprint>
			<biblScope unit="volume">42</biblScope>
			<biblScope unit="page" from="2065" to="2081" />
			<date type="published" when="2020">2020</date>
		</imprint>
	</monogr>
</biblStruct>

<biblStruct xml:id="b387">
	<monogr>
		<author>
			<persName><forename type="first">S</forename><surname>Obilisetty</surname></persName>
		</author>
		<idno type="DOI">10.1109/VLSI-DAT.2018.8373256</idno>
		<title level="m">2018 International Symposium on VLSI Design, Automation and Test</title>
		<imprint>
			<date type="published" when="2018">2018</date>
			<biblScope unit="page" from="1" to="4" />
		</imprint>
		<respStmt>
			<orgName>VLSI-DAT</orgName>
		</respStmt>
	</monogr>
	<note>Digital intelligence and chip design</note>
</biblStruct>

<biblStruct xml:id="b388">
	<analytic>
		<title level="a" type="main">Adaptive and energy-efficient architectures for machine learning: Challenges, opportunities, and research roadmap</title>
		<author>
			<persName><forename type="first">M</forename><surname>Shafique</surname></persName>
		</author>
		<author>
			<persName><forename type="first">R</forename><surname>Hafiz</surname></persName>
		</author>
		<author>
			<persName><forename type="first">M</forename><forename type="middle">U</forename><surname>Javed</surname></persName>
		</author>
		<author>
			<persName><forename type="first">S</forename><surname>Abbas</surname></persName>
		</author>
		<author>
			<persName><forename type="first">L</forename><surname>Sekanina</surname></persName>
		</author>
		<author>
			<persName><forename type="first">Z</forename><surname>Vasicek</surname></persName>
		</author>
		<author>
			<persName><forename type="first">V</forename><surname>Mrazek</surname></persName>
		</author>
		<idno type="DOI">10.1109/ISVLSI.2017.124</idno>
	</analytic>
	<monogr>
		<title level="m">IEEE Computer Society Annual Symposium on VLSI (ISVLSI)</title>
		<imprint>
			<date type="published" when="2017">2017. 2017</date>
			<biblScope unit="page" from="627" to="632" />
		</imprint>
	</monogr>
</biblStruct>

				</listBibl>
			</div>
		</back>
	</text>
</TEI>
