# 32-bit RISC-V-single-cycle-core-V

![phpdEw2W1](https://github.com/user-attachments/assets/55cd774c-676e-4f7c-af00-d3840ec959f6)


# simulation result in modelsim 
