// A gated RS latch
module part2 (Clk, D, Q);
input Clk, D;
output Q;

wire R, S, R_g, S_g, Qa, Qb /* synthesis keep */ ;

assign S = D;
assign R = ~Clk
assign R_g = ~(Clk & R);
assign S_g = ~(Clk & S);
assign Qa = ∼(S_g & Qb);
assign Qb = ∼(R_g & Qa);
assign Q = Qa;
endmodule