#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Mon Jun 05 14:21:07 2017
# Process ID: 9316
# Log file: D:/FPGA/P4-TD/Proyecto4/planAhead_run_1/planAhead.log
# Journal file: D:/FPGA/P4-TD/Proyecto4/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source D:/FPGA/P4-TD/Proyecto4/pa.fromHdl.tcl
update_compile_order -fileset sim_1
set_property iostandard LVCMOS33 [get_ports [list clk]]
startgroup
set_property package_pin V10 [get_ports clk]
endgroup
save_constraints
