
---------- Begin Simulation Statistics ----------
final_tick                               707571086000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 207981                       # Simulator instruction rate (inst/s)
host_mem_usage                                 661280                       # Number of bytes of host memory used
host_op_rate                                   383140                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   480.81                       # Real time elapsed on the host
host_tick_rate                             1471615969                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184218644                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.707571                       # Number of seconds simulated
sim_ticks                                707571086000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184218644                       # Number of ops (including micro ops) committed
system.cpu.cpi                               7.075711                       # CPI: cycles per instruction
system.cpu.discardedOps                          4313                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       485788198                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.141329                       # IPC: instructions per cycle
system.cpu.numCycles                        707571086                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640476     53.00%     53.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114699      0.06%     53.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               23      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082689      1.13%     54.20% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84380734     45.80%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184218644                       # Class of committed instruction
system.cpu.tickCycles                       221782888                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5261394                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10525332                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          655                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            9                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5315548                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1144                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10632118                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1153                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                10658164                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10649939                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1441                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10650194                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10648859                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.987465                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2712                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             192                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 24                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              168                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          103                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     75804038                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         75804038                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     75804072                       # number of overall hits
system.cpu.dcache.overall_hits::total        75804072                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     10576405                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10576405                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     10576442                       # number of overall misses
system.cpu.dcache.overall_misses::total      10576442                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 1111574584998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1111574584998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 1111574584998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1111574584998                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380443                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380443                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380514                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380514                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.122440                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.122440                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.122440                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.122440                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 105099.472363                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 105099.472363                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 105099.104689                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 105099.104689                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          144                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           36                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5289208                       # number of writebacks
system.cpu.dcache.writebacks::total           5289208                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      5260519                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5260519                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      5260519                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5260519                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      5315886                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5315886                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      5315919                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5315919                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 543781679000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 543781679000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 543784984000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 543784984000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.061540                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.061540                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.061541                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.061541                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 102293.705885                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 102293.705885                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 102293.692586                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 102293.692586                       # average overall mshr miss latency
system.cpu.dcache.replacements                5315407                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1994245                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1994245                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49751                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49751                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2131126000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2131126000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2043996                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2043996                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.024340                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.024340                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 42835.842496                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42835.842496                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           28                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        49723                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        49723                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2029342000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2029342000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.024326                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.024326                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 40812.943708                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40812.943708                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     73809793                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       73809793                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     10526654                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     10526654                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 1109443458998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1109443458998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336447                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336447                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.124817                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.124817                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 105393.742304                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 105393.742304                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      5260491                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      5260491                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      5266163                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      5266163                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 541752337000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 541752337000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.062442                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062442                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 102874.205945                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 102874.205945                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           34                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            34                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           37                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           37                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.521127                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.521127                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           33                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           33                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      3305000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3305000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.464789                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.464789                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 100151.515152                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 100151.515152                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 707571086000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.872616                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            81120059                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5315919                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.259837                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.872616                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999751                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999751                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          436                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          91696501                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         91696501                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 707571086000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 707571086000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 707571086000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            45070777                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            2086382                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            169105                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     32133365                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         32133365                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     32133365                       # number of overall hits
system.cpu.icache.overall_hits::total        32133365                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          651                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            651                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          651                       # number of overall misses
system.cpu.icache.overall_misses::total           651                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     64110000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     64110000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     64110000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     64110000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     32134016                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     32134016                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     32134016                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     32134016                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000020                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000020                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 98479.262673                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 98479.262673                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 98479.262673                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 98479.262673                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          141                       # number of writebacks
system.cpu.icache.writebacks::total               141                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          651                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          651                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          651                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          651                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     62808000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     62808000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     62808000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     62808000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000020                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000020                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000020                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000020                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 96479.262673                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 96479.262673                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 96479.262673                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 96479.262673                       # average overall mshr miss latency
system.cpu.icache.replacements                    141                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     32133365                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        32133365                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          651                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           651                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     64110000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     64110000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     32134016                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     32134016                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 98479.262673                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 98479.262673                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          651                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          651                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     62808000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     62808000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 96479.262673                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 96479.262673                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 707571086000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           435.935407                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            32134016                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               651                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          49361.007680                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   435.935407                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.425718                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.425718                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.498047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          32134667                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         32134667                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 707571086000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 707571086000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 707571086000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 707571086000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  184218644                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   51                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                52560                       # number of demand (read+write) hits
system.l2.demand_hits::total                    52611                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  51                       # number of overall hits
system.l2.overall_hits::.cpu.data               52560                       # number of overall hits
system.l2.overall_hits::total                   52611                       # number of overall hits
system.l2.demand_misses::.cpu.inst                600                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            5263359                       # number of demand (read+write) misses
system.l2.demand_misses::total                5263959                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               600                       # number of overall misses
system.l2.overall_misses::.cpu.data           5263359                       # number of overall misses
system.l2.overall_misses::total               5263959                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     59730000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 525911583000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     525971313000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     59730000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 525911583000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    525971313000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              651                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          5315919                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5316570                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             651                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         5315919                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5316570                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.921659                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.990113                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.990104                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.921659                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.990113                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.990104                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst        99550                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 99919.382850                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99919.340747                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst        99550                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 99919.382850                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99919.340747                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             5261013                       # number of writebacks
system.l2.writebacks::total                   5261013                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           598                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       5263354                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5263952                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          598                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      5263354                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5263952                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     47588000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 420644098000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 420691686000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     47588000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 420644098000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 420691686000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.918587                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.990112                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.990103                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.918587                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.990112                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.990103                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79578.595318                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79919.400823                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79919.362107                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79578.595318                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79919.400823                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79919.362107                       # average overall mshr miss latency
system.l2.replacements                        5262474                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5289208                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5289208                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5289208                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5289208                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          141                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              141                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          141                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          141                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           59                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            59                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              3130                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3130                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         5263033                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5263033                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 525877323000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  525877323000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       5266163                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5266163                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999406                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999406                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 99919.062449                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99919.062449                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      5263033                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5263033                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 420616663000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 420616663000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999406                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999406                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79919.062449                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79919.062449                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             51                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 51                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          600                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              600                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     59730000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     59730000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          651                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            651                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.921659                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.921659                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst        99550                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        99550                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          598                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          598                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     47588000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     47588000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.918587                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.918587                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79578.595318                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79578.595318                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         49430                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             49430                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          326                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             326                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     34260000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     34260000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        49756                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         49756                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.006552                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.006552                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 105092.024540                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105092.024540                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          321                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          321                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     27435000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     27435000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.006451                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.006451                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 85467.289720                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85467.289720                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 707571086000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2043.394263                       # Cycle average of tags in use
system.l2.tags.total_refs                    10631397                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5264522                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.019442                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.848991                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         1.465896                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2041.079376                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000415                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000716                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.996621                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997751                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          677                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1295                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  26527448                       # Number of tag accesses
system.l2.tags.data_accesses                 26527448                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 707571086000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   5261004.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       598.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5263345.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002352914500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       328323                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       328323                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15639923                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4932673                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5263952                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5261013                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5263952                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5261013                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      9                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     9                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.75                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5263952                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5261013                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5263681                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 328553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 328326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 328325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 328563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 328329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 328328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 330720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 328323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 328323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 328323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 328325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 328323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 328325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 328323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 328323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 328323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       328323                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.032806                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.025807                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      2.778882                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         328320    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        328323                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       328323                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.023803                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.022332                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.226684                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           324640     98.88%     98.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               40      0.01%     98.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3154      0.96%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              489      0.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        328323                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               336892928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            336704832                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    476.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    475.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  707571043000                       # Total gap between requests
system.mem_ctrls.avgGap                      67227.88                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        38272                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    336854080                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    336702912                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 54089.265032517171                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 476071007.796946644783                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 475857364.245095789433                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          598                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      5263354                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      5261013                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     16886250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 150833066000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 17465972074250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28237.88                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28657.21                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   3319887.65                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        38272                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    336854656                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     336892928                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        38272                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        38272                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    336704832                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    336704832                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          598                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      5263354                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        5263952                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      5261013                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       5261013                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        54089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    476071822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        476125911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        54089                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        54089                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    475860078                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       475860078                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    475860078                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        54089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    476071822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       951985989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              5263943                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5260983                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       329043                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       329117                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       329109                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       329011                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       329023                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       329066                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       329081                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       328938                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       328901                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       328866                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       328910                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       328960                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       329025                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       329024                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       329060                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       328809                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       328776                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       328893                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       328926                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       328850                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       328889                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       328893                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       328906                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       328792                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       328704                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       328704                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       328704                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       328778                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       328851                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       328830                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       328838                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       328649                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             52151021000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           26319715000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       150849952250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9907.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28657.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             4810766                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4900045                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            91.39                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           93.14                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       814114                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   827.395868                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   707.025282                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   311.335422                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        36704      4.51%      4.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        24999      3.07%      7.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        48897      6.01%     13.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        41838      5.14%     18.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        26272      3.23%     21.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        45591      5.60%     27.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        35550      4.37%     31.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        39895      4.90%     36.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       514368     63.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       814114                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             336892352                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          336702912                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              476.125097                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              475.857364                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.44                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               3.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 707571086000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      2906765400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      1544978655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    18795250320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   13733428500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 55854795360.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 165031887960                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 132733075680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  390600181875                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   552.029598                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 340420717250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  23627240000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 343523128750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      2906015700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      1544583975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    18789302700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   13728902760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 55854795360.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 165041174970                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 132725255040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  390590030505                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   552.015251                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 340401833750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  23627240000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 343542012250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 707571086000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                919                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5261013                       # Transaction distribution
system.membus.trans_dist::CleanEvict              367                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5263033                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5263033                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           919                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port     15789284                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               15789284                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    673597760                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               673597760                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5263952                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5263952    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5263952                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 707571086000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         31569384000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        27699962000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             50407                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10550221                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          141                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           27660                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5266163                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5266163                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           651                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        49756                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1443                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     15947245                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              15948688                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        50688                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    678728128                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              678778816                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         5262474                       # Total snoops (count)
system.tol2bus.snoopTraffic                 336704832                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10579044                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000172                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.013169                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10577236     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1799      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      9      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10579044                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 707571086000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        21210816000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1954998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       15947762994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
