m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/simulation
Etoplevel
Z1 w1741209034
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z4 8C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/designer/impl1/Toplevel_ba.vhd
Z5 FC:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/designer/impl1/Toplevel_ba.vhd
l0
L9
VImBNJ:bU0Uk3RbLEZc=A>1
!s100 NakMXmIkTijLM[89lVRG=3
Z6 OW;C;10.5c;63
33
Z7 !s110 1741209046
!i10b 1
Z8 !s108 1741209046.000000
Z9 !s90 -2008|-explicit|-work|postlayout|C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/designer/impl1/Toplevel_ba.vhd|
Z10 !s107 C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/designer/impl1/Toplevel_ba.vhd|
!i113 1
Z11 o-2008 -explicit -work postlayout -O0
Z12 tCvgOpt 0
Adef_arch
R2
R3
DEx4 work 8 toplevel 0 22 ImBNJ:bU0Uk3RbLEZc=A>1
l4390
L61
VK=AFh8QUg_UooQ4EVBi;Q1
!s100 n^b[hX0YmBf13^Rjj44TA1
R6
33
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
