{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1553888155150 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553888155185 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 29 15:35:54 2019 " "Processing started: Fri Mar 29 15:35:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553888155185 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553888155185 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553888155186 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1553888159539 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1553888159540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/full adder/fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/18.1/full adder/fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-dataflow " "Found design unit 1: FullAdder-dataflow" {  } { { "../Full Adder/FullAdder.vhd" "" { Text "C:/intelFPGA_lite/18.1/Full Adder/FullAdder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553888195165 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "../Full Adder/FullAdder.vhd" "" { Text "C:/intelFPGA_lite/18.1/Full Adder/FullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553888195165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553888195165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regN-behavior " "Found design unit 1: regN-behavior" {  } { { "regN.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/regN.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553888195200 ""} { "Info" "ISGN_ENTITY_NAME" "1 regN " "Found entity 1: regN" {  } { { "regN.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/regN.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553888195200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553888195200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer-behavior " "Found design unit 1: multiplexer-behavior" {  } { { "multiplexer.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/multiplexer.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553888195231 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "multiplexer.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/multiplexer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553888195231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553888195231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlfsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlfsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlFSM-behavior " "Found design unit 1: controlFSM-behavior" {  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553888195271 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlFSM " "Found entity 1: controlFSM" {  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553888195271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553888195271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rcan.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rcan.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RCAN-structure " "Found design unit 1: RCAN-structure" {  } { { "RCAN.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/RCAN.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553888195300 ""} { "Info" "ISGN_ENTITY_NAME" "1 RCAN " "Found entity 1: RCAN" {  } { { "RCAN.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/RCAN.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553888195300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553888195300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor-structure " "Found design unit 1: processor-structure" {  } { { "Processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/Processor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553888195336 ""} { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "Processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/Processor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553888195336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553888195336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddSub-mixed " "Found design unit 1: AddSub-mixed" {  } { { "AddSub.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/AddSub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553888195371 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddSub " "Found entity 1: AddSub" {  } { { "AddSub.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/AddSub.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553888195371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553888195371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_board.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processor_board.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor_board-structure " "Found design unit 1: processor_board-structure" {  } { { "processor_board.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/processor_board.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553888195405 ""} { "Info" "ISGN_ENTITY_NAME" "1 processor_board " "Found entity 1: processor_board" {  } { { "processor_board.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/processor_board.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553888195405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553888195405 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor_board " "Elaborating entity \"processor_board\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1553888195646 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[8\] processor_board.vhd(7) " "Using initial value X (don't care) for net \"LEDR\[8\]\" at processor_board.vhd(7)" {  } { { "processor_board.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/processor_board.vhd" 7 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553888195654 "|processor_board"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:board " "Elaborating entity \"processor\" for hierarchy \"processor:board\"" {  } { { "processor_board.vhd" "board" { Text "C:/intelFPGA_lite/18.1/Lab 4/processor_board.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553888195692 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "intCOUTaddsub Processor.vhd(63) " "Verilog HDL or VHDL warning at Processor.vhd(63): object \"intCOUTaddsub\" assigned a value but never read" {  } { { "Processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/Processor.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1553888195692 "|processor_board|processor:board"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regN processor:board\|regN:Register0 " "Elaborating entity \"regN\" for hierarchy \"processor:board\|regN:Register0\"" {  } { { "Processor.vhd" "Register0" { Text "C:/intelFPGA_lite/18.1/Lab 4/Processor.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553888195742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer processor:board\|multiplexer:Multiplexers " "Elaborating entity \"multiplexer\" for hierarchy \"processor:board\|multiplexer:Multiplexers\"" {  } { { "Processor.vhd" "Multiplexers" { Text "C:/intelFPGA_lite/18.1/Lab 4/Processor.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553888195821 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg0 multiplexer.vhd(36) " "VHDL Process Statement warning at multiplexer.vhd(36): signal \"reg0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "multiplexer.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/multiplexer.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553888195823 "|processor_board|processor:board|multiplexer:Multiplexers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg1 multiplexer.vhd(37) " "VHDL Process Statement warning at multiplexer.vhd(37): signal \"reg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "multiplexer.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/multiplexer.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553888195823 "|processor_board|processor:board|multiplexer:Multiplexers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg2 multiplexer.vhd(38) " "VHDL Process Statement warning at multiplexer.vhd(38): signal \"reg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "multiplexer.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/multiplexer.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553888195823 "|processor_board|processor:board|multiplexer:Multiplexers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg3 multiplexer.vhd(39) " "VHDL Process Statement warning at multiplexer.vhd(39): signal \"reg3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "multiplexer.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/multiplexer.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553888195823 "|processor_board|processor:board|multiplexer:Multiplexers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg4 multiplexer.vhd(40) " "VHDL Process Statement warning at multiplexer.vhd(40): signal \"reg4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "multiplexer.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/multiplexer.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553888195823 "|processor_board|processor:board|multiplexer:Multiplexers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg5 multiplexer.vhd(41) " "VHDL Process Statement warning at multiplexer.vhd(41): signal \"reg5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "multiplexer.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/multiplexer.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553888195823 "|processor_board|processor:board|multiplexer:Multiplexers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg6 multiplexer.vhd(42) " "VHDL Process Statement warning at multiplexer.vhd(42): signal \"reg6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "multiplexer.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/multiplexer.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553888195823 "|processor_board|processor:board|multiplexer:Multiplexers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg7 multiplexer.vhd(43) " "VHDL Process Statement warning at multiplexer.vhd(43): signal \"reg7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "multiplexer.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/multiplexer.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553888195823 "|processor_board|processor:board|multiplexer:Multiplexers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "din multiplexer.vhd(44) " "VHDL Process Statement warning at multiplexer.vhd(44): signal \"din\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "multiplexer.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/multiplexer.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553888195824 "|processor_board|processor:board|multiplexer:Multiplexers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g multiplexer.vhd(45) " "VHDL Process Statement warning at multiplexer.vhd(45): signal \"g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "multiplexer.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/multiplexer.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553888195824 "|processor_board|processor:board|multiplexer:Multiplexers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "din multiplexer.vhd(46) " "VHDL Process Statement warning at multiplexer.vhd(46): signal \"din\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "multiplexer.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/multiplexer.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553888195824 "|processor_board|processor:board|multiplexer:Multiplexers"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddSub processor:board\|AddSub:AddsubMachine " "Elaborating entity \"AddSub\" for hierarchy \"processor:board\|AddSub:AddsubMachine\"" {  } { { "Processor.vhd" "AddsubMachine" { Text "C:/intelFPGA_lite/18.1/Lab 4/Processor.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553888195861 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B AddSub.vhd(43) " "VHDL Process Statement warning at AddSub.vhd(43): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AddSub.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/AddSub.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553888195863 "|processor_board|processor:board|AddSub:AddsubMachine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B AddSub.vhd(45) " "VHDL Process Statement warning at AddSub.vhd(45): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AddSub.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/AddSub.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553888195863 "|processor_board|processor:board|AddSub:AddsubMachine"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCAN processor:board\|AddSub:AddsubMachine\|RCAN:addsub " "Elaborating entity \"RCAN\" for hierarchy \"processor:board\|AddSub:AddsubMachine\|RCAN:addsub\"" {  } { { "AddSub.vhd" "addsub" { Text "C:/intelFPGA_lite/18.1/Lab 4/AddSub.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553888195910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder processor:board\|AddSub:AddsubMachine\|RCAN:addsub\|FullAdder:FullAdder_first " "Elaborating entity \"FullAdder\" for hierarchy \"processor:board\|AddSub:AddsubMachine\|RCAN:addsub\|FullAdder:FullAdder_first\"" {  } { { "RCAN.vhd" "FullAdder_first" { Text "C:/intelFPGA_lite/18.1/Lab 4/RCAN.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553888195950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlFSM processor:board\|controlFSM:ControlUnit " "Elaborating entity \"controlFSM\" for hierarchy \"processor:board\|controlFSM:ControlUnit\"" {  } { { "Processor.vhd" "ControlUnit" { Text "C:/intelFPGA_lite/18.1/Lab 4/Processor.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553888196019 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR controlFSM.vhd(106) " "VHDL Process Statement warning at controlFSM.vhd(106): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553888196023 "|processor_board|processor:board|controlFSM:ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mux_y controlFSM.vhd(107) " "VHDL Process Statement warning at controlFSM.vhd(107): signal \"mux_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553888196023 "|processor_board|processor:board|controlFSM:ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mux_x controlFSM.vhd(109) " "VHDL Process Statement warning at controlFSM.vhd(109): signal \"mux_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553888196023 "|processor_board|processor:board|controlFSM:ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR controlFSM.vhd(115) " "VHDL Process Statement warning at controlFSM.vhd(115): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553888196023 "|processor_board|processor:board|controlFSM:ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mux_x controlFSM.vhd(117) " "VHDL Process Statement warning at controlFSM.vhd(117): signal \"mux_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553888196023 "|processor_board|processor:board|controlFSM:ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR controlFSM.vhd(123) " "VHDL Process Statement warning at controlFSM.vhd(123): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553888196023 "|processor_board|processor:board|controlFSM:ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mux_x controlFSM.vhd(124) " "VHDL Process Statement warning at controlFSM.vhd(124): signal \"mux_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553888196023 "|processor_board|processor:board|controlFSM:ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR controlFSM.vhd(132) " "VHDL Process Statement warning at controlFSM.vhd(132): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553888196024 "|processor_board|processor:board|controlFSM:ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mux_x controlFSM.vhd(133) " "VHDL Process Statement warning at controlFSM.vhd(133): signal \"mux_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553888196024 "|processor_board|processor:board|controlFSM:ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR controlFSM.vhd(143) " "VHDL Process Statement warning at controlFSM.vhd(143): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553888196024 "|processor_board|processor:board|controlFSM:ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mux_y controlFSM.vhd(144) " "VHDL Process Statement warning at controlFSM.vhd(144): signal \"mux_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553888196024 "|processor_board|processor:board|controlFSM:ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR controlFSM.vhd(153) " "VHDL Process Statement warning at controlFSM.vhd(153): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553888196024 "|processor_board|processor:board|controlFSM:ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mux_y controlFSM.vhd(154) " "VHDL Process Statement warning at controlFSM.vhd(154): signal \"mux_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553888196025 "|processor_board|processor:board|controlFSM:ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR controlFSM.vhd(165) " "VHDL Process Statement warning at controlFSM.vhd(165): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553888196025 "|processor_board|processor:board|controlFSM:ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mux_x controlFSM.vhd(167) " "VHDL Process Statement warning at controlFSM.vhd(167): signal \"mux_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553888196025 "|processor_board|processor:board|controlFSM:ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR controlFSM.vhd(173) " "VHDL Process Statement warning at controlFSM.vhd(173): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553888196025 "|processor_board|processor:board|controlFSM:ControlUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mux_x controlFSM.vhd(175) " "VHDL Process Statement warning at controlFSM.vhd(175): signal \"mux_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1553888196025 "|processor_board|processor:board|controlFSM:ControlUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IRin controlFSM.vhd(96) " "VHDL Process Statement warning at controlFSM.vhd(96): inferring latch(es) for signal or variable \"IRin\", which holds its previous value in one or more paths through the process" {  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 96 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1553888196026 "|processor_board|processor:board|controlFSM:ControlUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "done controlFSM.vhd(96) " "VHDL Process Statement warning at controlFSM.vhd(96): inferring latch(es) for signal or variable \"done\", which holds its previous value in one or more paths through the process" {  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 96 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1553888196026 "|processor_board|processor:board|controlFSM:ControlUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Gin controlFSM.vhd(96) " "VHDL Process Statement warning at controlFSM.vhd(96): inferring latch(es) for signal or variable \"Gin\", which holds its previous value in one or more paths through the process" {  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 96 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1553888196026 "|processor_board|processor:board|controlFSM:ControlUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Ain controlFSM.vhd(96) " "VHDL Process Statement warning at controlFSM.vhd(96): inferring latch(es) for signal or variable \"Ain\", which holds its previous value in one or more paths through the process" {  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 96 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1553888196027 "|processor_board|processor:board|controlFSM:ControlUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "muxout controlFSM.vhd(96) " "VHDL Process Statement warning at controlFSM.vhd(96): inferring latch(es) for signal or variable \"muxout\", which holds its previous value in one or more paths through the process" {  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 96 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1553888196027 "|processor_board|processor:board|controlFSM:ControlUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "regin controlFSM.vhd(96) " "VHDL Process Statement warning at controlFSM.vhd(96): inferring latch(es) for signal or variable \"regin\", which holds its previous value in one or more paths through the process" {  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 96 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1553888196027 "|processor_board|processor:board|controlFSM:ControlUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "addsub controlFSM.vhd(96) " "VHDL Process Statement warning at controlFSM.vhd(96): inferring latch(es) for signal or variable \"addsub\", which holds its previous value in one or more paths through the process" {  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 96 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1553888196027 "|processor_board|processor:board|controlFSM:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addsub controlFSM.vhd(96) " "Inferred latch for \"addsub\" at controlFSM.vhd(96)" {  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553888196029 "|processor_board|processor:board|controlFSM:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regin\[0\] controlFSM.vhd(96) " "Inferred latch for \"regin\[0\]\" at controlFSM.vhd(96)" {  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553888196029 "|processor_board|processor:board|controlFSM:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regin\[1\] controlFSM.vhd(96) " "Inferred latch for \"regin\[1\]\" at controlFSM.vhd(96)" {  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553888196029 "|processor_board|processor:board|controlFSM:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regin\[2\] controlFSM.vhd(96) " "Inferred latch for \"regin\[2\]\" at controlFSM.vhd(96)" {  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553888196029 "|processor_board|processor:board|controlFSM:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regin\[3\] controlFSM.vhd(96) " "Inferred latch for \"regin\[3\]\" at controlFSM.vhd(96)" {  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553888196029 "|processor_board|processor:board|controlFSM:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regin\[4\] controlFSM.vhd(96) " "Inferred latch for \"regin\[4\]\" at controlFSM.vhd(96)" {  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553888196030 "|processor_board|processor:board|controlFSM:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regin\[5\] controlFSM.vhd(96) " "Inferred latch for \"regin\[5\]\" at controlFSM.vhd(96)" {  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553888196030 "|processor_board|processor:board|controlFSM:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regin\[6\] controlFSM.vhd(96) " "Inferred latch for \"regin\[6\]\" at controlFSM.vhd(96)" {  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553888196030 "|processor_board|processor:board|controlFSM:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regin\[7\] controlFSM.vhd(96) " "Inferred latch for \"regin\[7\]\" at controlFSM.vhd(96)" {  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553888196030 "|processor_board|processor:board|controlFSM:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxout\[0\] controlFSM.vhd(96) " "Inferred latch for \"muxout\[0\]\" at controlFSM.vhd(96)" {  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553888196030 "|processor_board|processor:board|controlFSM:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxout\[1\] controlFSM.vhd(96) " "Inferred latch for \"muxout\[1\]\" at controlFSM.vhd(96)" {  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553888196030 "|processor_board|processor:board|controlFSM:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxout\[2\] controlFSM.vhd(96) " "Inferred latch for \"muxout\[2\]\" at controlFSM.vhd(96)" {  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553888196030 "|processor_board|processor:board|controlFSM:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxout\[3\] controlFSM.vhd(96) " "Inferred latch for \"muxout\[3\]\" at controlFSM.vhd(96)" {  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553888196030 "|processor_board|processor:board|controlFSM:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxout\[4\] controlFSM.vhd(96) " "Inferred latch for \"muxout\[4\]\" at controlFSM.vhd(96)" {  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553888196030 "|processor_board|processor:board|controlFSM:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxout\[5\] controlFSM.vhd(96) " "Inferred latch for \"muxout\[5\]\" at controlFSM.vhd(96)" {  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553888196030 "|processor_board|processor:board|controlFSM:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxout\[6\] controlFSM.vhd(96) " "Inferred latch for \"muxout\[6\]\" at controlFSM.vhd(96)" {  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553888196030 "|processor_board|processor:board|controlFSM:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxout\[7\] controlFSM.vhd(96) " "Inferred latch for \"muxout\[7\]\" at controlFSM.vhd(96)" {  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553888196030 "|processor_board|processor:board|controlFSM:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxout\[8\] controlFSM.vhd(96) " "Inferred latch for \"muxout\[8\]\" at controlFSM.vhd(96)" {  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553888196030 "|processor_board|processor:board|controlFSM:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxout\[9\] controlFSM.vhd(96) " "Inferred latch for \"muxout\[9\]\" at controlFSM.vhd(96)" {  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553888196030 "|processor_board|processor:board|controlFSM:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ain controlFSM.vhd(96) " "Inferred latch for \"Ain\" at controlFSM.vhd(96)" {  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553888196030 "|processor_board|processor:board|controlFSM:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gin controlFSM.vhd(96) " "Inferred latch for \"Gin\" at controlFSM.vhd(96)" {  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553888196030 "|processor_board|processor:board|controlFSM:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done controlFSM.vhd(96) " "Inferred latch for \"done\" at controlFSM.vhd(96)" {  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553888196030 "|processor_board|processor:board|controlFSM:ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRin controlFSM.vhd(96) " "Inferred latch for \"IRin\" at controlFSM.vhd(96)" {  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553888196030 "|processor_board|processor:board|controlFSM:ControlUnit"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:board\|controlFSM:ControlUnit\|muxout\[0\] " "Latch processor:board\|controlFSM:ControlUnit\|muxout\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:board\|controlFSM:ControlUnit\|y.T1 " "Ports D and ENA on the latch are fed by the same signal processor:board\|controlFSM:ControlUnit\|y.T1" {  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553888197655 ""}  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553888197655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:board\|controlFSM:ControlUnit\|muxout\[1\] " "Latch processor:board\|controlFSM:ControlUnit\|muxout\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:board\|controlFSM:ControlUnit\|y.T1 " "Ports D and ENA on the latch are fed by the same signal processor:board\|controlFSM:ControlUnit\|y.T1" {  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553888197655 ""}  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553888197655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:board\|controlFSM:ControlUnit\|muxout\[2\] " "Latch processor:board\|controlFSM:ControlUnit\|muxout\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:board\|controlFSM:ControlUnit\|y.T1 " "Ports D and ENA on the latch are fed by the same signal processor:board\|controlFSM:ControlUnit\|y.T1" {  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553888197655 ""}  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553888197655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:board\|controlFSM:ControlUnit\|muxout\[3\] " "Latch processor:board\|controlFSM:ControlUnit\|muxout\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:board\|controlFSM:ControlUnit\|y.T1 " "Ports D and ENA on the latch are fed by the same signal processor:board\|controlFSM:ControlUnit\|y.T1" {  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553888197655 ""}  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553888197655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:board\|controlFSM:ControlUnit\|muxout\[4\] " "Latch processor:board\|controlFSM:ControlUnit\|muxout\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:board\|controlFSM:ControlUnit\|y.T1 " "Ports D and ENA on the latch are fed by the same signal processor:board\|controlFSM:ControlUnit\|y.T1" {  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553888197656 ""}  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553888197656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:board\|controlFSM:ControlUnit\|muxout\[5\] " "Latch processor:board\|controlFSM:ControlUnit\|muxout\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:board\|controlFSM:ControlUnit\|y.T1 " "Ports D and ENA on the latch are fed by the same signal processor:board\|controlFSM:ControlUnit\|y.T1" {  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553888197656 ""}  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553888197656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:board\|controlFSM:ControlUnit\|muxout\[6\] " "Latch processor:board\|controlFSM:ControlUnit\|muxout\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:board\|controlFSM:ControlUnit\|y.T1 " "Ports D and ENA on the latch are fed by the same signal processor:board\|controlFSM:ControlUnit\|y.T1" {  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553888197656 ""}  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553888197656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:board\|controlFSM:ControlUnit\|muxout\[7\] " "Latch processor:board\|controlFSM:ControlUnit\|muxout\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:board\|controlFSM:ControlUnit\|y.T1 " "Ports D and ENA on the latch are fed by the same signal processor:board\|controlFSM:ControlUnit\|y.T1" {  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553888197656 ""}  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553888197656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:board\|controlFSM:ControlUnit\|muxout\[8\] " "Latch processor:board\|controlFSM:ControlUnit\|muxout\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:board\|regN:RegisterIR\|q\[7\] " "Ports D and ENA on the latch are fed by the same signal processor:board\|regN:RegisterIR\|q\[7\]" {  } { { "regN.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/regN.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553888197656 ""}  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553888197656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:board\|controlFSM:ControlUnit\|done " "Latch processor:board\|controlFSM:ControlUnit\|done has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:board\|regN:RegisterIR\|q\[7\] " "Ports D and ENA on the latch are fed by the same signal processor:board\|regN:RegisterIR\|q\[7\]" {  } { { "regN.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/regN.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553888197657 ""}  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553888197657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:board\|controlFSM:ControlUnit\|regin\[7\] " "Latch processor:board\|controlFSM:ControlUnit\|regin\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:board\|regN:RegisterIR\|q\[7\] " "Ports D and ENA on the latch are fed by the same signal processor:board\|regN:RegisterIR\|q\[7\]" {  } { { "regN.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/regN.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553888197657 ""}  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553888197657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:board\|controlFSM:ControlUnit\|regin\[6\] " "Latch processor:board\|controlFSM:ControlUnit\|regin\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:board\|regN:RegisterIR\|q\[7\] " "Ports D and ENA on the latch are fed by the same signal processor:board\|regN:RegisterIR\|q\[7\]" {  } { { "regN.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/regN.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553888197657 ""}  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553888197657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:board\|controlFSM:ControlUnit\|regin\[5\] " "Latch processor:board\|controlFSM:ControlUnit\|regin\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:board\|regN:RegisterIR\|q\[7\] " "Ports D and ENA on the latch are fed by the same signal processor:board\|regN:RegisterIR\|q\[7\]" {  } { { "regN.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/regN.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553888197657 ""}  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553888197657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:board\|controlFSM:ControlUnit\|regin\[4\] " "Latch processor:board\|controlFSM:ControlUnit\|regin\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:board\|regN:RegisterIR\|q\[7\] " "Ports D and ENA on the latch are fed by the same signal processor:board\|regN:RegisterIR\|q\[7\]" {  } { { "regN.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/regN.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553888197657 ""}  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553888197657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:board\|controlFSM:ControlUnit\|regin\[3\] " "Latch processor:board\|controlFSM:ControlUnit\|regin\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:board\|regN:RegisterIR\|q\[7\] " "Ports D and ENA on the latch are fed by the same signal processor:board\|regN:RegisterIR\|q\[7\]" {  } { { "regN.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/regN.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553888197658 ""}  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553888197658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:board\|controlFSM:ControlUnit\|regin\[2\] " "Latch processor:board\|controlFSM:ControlUnit\|regin\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:board\|regN:RegisterIR\|q\[7\] " "Ports D and ENA on the latch are fed by the same signal processor:board\|regN:RegisterIR\|q\[7\]" {  } { { "regN.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/regN.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553888197658 ""}  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553888197658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:board\|controlFSM:ControlUnit\|regin\[1\] " "Latch processor:board\|controlFSM:ControlUnit\|regin\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:board\|regN:RegisterIR\|q\[7\] " "Ports D and ENA on the latch are fed by the same signal processor:board\|regN:RegisterIR\|q\[7\]" {  } { { "regN.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/regN.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553888197658 ""}  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553888197658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:board\|controlFSM:ControlUnit\|regin\[0\] " "Latch processor:board\|controlFSM:ControlUnit\|regin\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:board\|regN:RegisterIR\|q\[7\] " "Ports D and ENA on the latch are fed by the same signal processor:board\|regN:RegisterIR\|q\[7\]" {  } { { "regN.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/regN.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553888197658 ""}  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553888197658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:board\|controlFSM:ControlUnit\|Ain " "Latch processor:board\|controlFSM:ControlUnit\|Ain has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:board\|regN:RegisterIR\|q\[7\] " "Ports D and ENA on the latch are fed by the same signal processor:board\|regN:RegisterIR\|q\[7\]" {  } { { "regN.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/regN.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553888197658 ""}  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553888197658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:board\|controlFSM:ControlUnit\|IRin " "Latch processor:board\|controlFSM:ControlUnit\|IRin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:board\|controlFSM:ControlUnit\|y.T0 " "Ports D and ENA on the latch are fed by the same signal processor:board\|controlFSM:ControlUnit\|y.T0" {  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1553888197658 ""}  } { { "controlFSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/controlFSM.vhd" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1553888197658 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "processor_board.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/processor_board.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553888197731 "|processor_board|LEDR[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1553888197731 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1553888197949 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1553888199574 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553888199574 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "processor_board.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/processor_board.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553888200588 "|processor_board|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "processor_board.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/processor_board.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553888200588 "|processor_board|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "processor_board.vhd" "" { Text "C:/intelFPGA_lite/18.1/Lab 4/processor_board.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553888200588 "|processor_board|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1553888200588 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "267 " "Implemented 267 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1553888200592 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1553888200592 ""} { "Info" "ICUT_CUT_TM_LCELLS" "243 " "Implemented 243 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1553888200592 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1553888200592 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 86 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4915 " "Peak virtual memory: 4915 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553888200701 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 29 15:36:40 2019 " "Processing ended: Fri Mar 29 15:36:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553888200701 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553888200701 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553888200701 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553888200701 ""}
