 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : system
Version: X-2025.06-SP1
Date   : Mon Nov 24 14:09:45 2025
****************************************


Library(s) Used:

    saed14hvt_tt0p8v25c (File: /share/synopsys/libs/SAED14nm_PDK/lib/stdcell_hvt/db_nldm/saed14hvt_tt0p8v25c.db)
    saed14rvt_tt0p8v25c (File: /share/synopsys/libs/SAED14nm_PDK/lib/stdcell_rvt/db_nldm/saed14rvt_tt0p8v25c.db)
    saed14lvt_tt0p8v25c (File: /share/synopsys/libs/SAED14nm_PDK/lib/stdcell_lvt/db_nldm/saed14lvt_tt0p8v25c.db)
    saed14sram_tt0p8v25c (File: /share/synopsys/libs/SAED14nm_PDK/lib/sram/logic_synth/single/saed14sram_tt0p8v25c.db)
    saed14io_fc_tt0p8v25c_1p8v (File: /share/synopsys/libs/SAED14nm_PDK/lib/io_std/db_nldm/saed14io_fc_tt0p8v25c_1p8v.db)

Information: The library cell 'SAEDLVT14_AOINV_IW_4' in the library 'saed14lvt_tt0p8v25c' is not characterized for internal power. (PWR-227)
Information: The library cell 'SAEDLVT14_LSRDPQ_1' in the library 'saed14lvt_tt0p8v25c' is not characterized for internal power. (PWR-227)
Information: The library cell 'SAEDLVT14_LSRDPQ_2' in the library 'saed14lvt_tt0p8v25c' is not characterized for internal power. (PWR-227)
Information: The design contains cells, other than constants and black boxes, that are not characterized for internal power. (PWR-228)

Operating Conditions: tt0p8v25c_i0p8v   Library: saed14lvt_dlvl_tt0p8v25c_i0p8v
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
system                 70000             saed14lvt_dlvl_tt0p8v25c_i0p8v


Global Operating Voltage = 0.8  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
system                                 1.09e+04  352.496 9.91e+08 1.22e+04 100.0
  u_wishbone_arbiter (wishbone_arbiter)    2.167    1.468 1.54e+05    3.789   0.0
    lt_x_3 (wishbone_arbiter_DW_cmp_J7_2) 1.19e-02 3.43e-02 7.40e+03 5.36e-02   0.0
    lt_x_4 (wishbone_arbiter_DW_cmp_J7_1) 1.29e-02 3.20e-02 8.02e+03 5.30e-02   0.0
    lt_x_5 (wishbone_arbiter_DW_cmp_J7_0) 1.25e-02 3.61e-02 7.77e+03 5.64e-02   0.0
  u_interrupt_controller1 (interrupt_controller_0)    1.426    2.579 7.51e+04    4.081   0.0
  u_interrupt_controller0 (interrupt_controller_1)    1.426    2.579 7.39e+04    4.079   0.0
  u_timer_module (timer_module)           1.276    2.683 1.19e+05    4.078   0.0
    sub_x_1 (timer_module_DW01_sub_J14_5)    0.000    0.000 2.10e+03 2.10e-03   0.0
    sub_x_2 (timer_module_DW01_sub_J14_4)    0.000    0.000 2.66e+03 2.66e-03   0.0
    sub_x_3 (timer_module_DW01_dec_J14_2)    0.000    0.000 3.22e+03 3.22e-03   0.0
    sub_x_4 (timer_module_DW01_sub_J14_3)    0.000    0.000 2.10e+03 2.10e-03   0.0
    sub_x_5 (timer_module_DW01_sub_J14_2)    0.000    0.000 2.66e+03 2.66e-03   0.0
    sub_x_6 (timer_module_DW01_dec_J14_1)    0.000    0.000 3.22e+03 3.22e-03   0.0
    sub_x_7 (timer_module_DW01_sub_J14_1)    0.000    0.000 2.10e+03 2.10e-03   0.0
    sub_x_8 (timer_module_DW01_sub_J14_0)    0.000    0.000 2.66e+03 2.66e-03   0.0
    sub_x_9 (timer_module_DW01_dec_J14_0)    0.000    0.000 3.22e+03 3.22e-03   0.0
  u_test_module (test_module)             0.546    1.399 4.64e+04    1.991   0.0
    sub_x_4 (test_module_DW01_dec_J13_1) 1.11e-02 4.33e-03 1.08e+03 1.65e-02   0.0
    sub_x_8 (test_module_DW01_dec_J13_0) 1.09e-02 4.40e-03 1.08e+03 1.64e-02   0.0
  u_boot_mem_wrapper (boot_mem_wrapper)    0.143   95.503 4.01e+05   96.047   0.8
    u_boot_mem (boot_mem)                 0.143   95.503 4.01e+05   96.047   0.8
  u_iobuf (generic_iobuf)                 0.000    0.000 9.65e+08  964.901   7.9
  u_eth_top (eth_top)                    18.790   54.618 1.39e+06   74.797   0.6
    macstatus1 (eth_macstatus)            0.136    0.497 2.30e+04    0.656   0.0
      gte_x_3 (eth_macstatus_DW_cmp_J17_4) 7.95e-05 5.47e-05 2.86e+03 3.00e-03   0.0
      lte_x_4 (eth_macstatus_DW_cmp_J17_3) 5.96e-05 9.29e-06 2.85e+03 2.92e-03   0.0
      lt_x_9 (eth_macstatus_DW_cmp_J17_2) 9.95e-05 1.03e-04 3.06e+03 3.26e-03   0.0
      gt_x_13 (eth_macstatus_DW_cmp_J17_1) 8.12e-05 5.13e-05 2.86e+03 2.99e-03   0.0
      eq_x_7 (eth_macstatus_DW_cmp_J17_0) 1.39e-04 3.02e-04  826.455 1.27e-03   0.0
    wishbone (eth_wishbone)               9.174   34.280 8.41e+05   44.295   0.4
      gt_x_13 (eth_wishbone_DW_cmp_J2_6) 8.51e-03 3.04e-02  480.610 3.94e-02   0.0
      sub_x_20 (eth_wishbone_DW01_sub_J2_2)    0.000    0.000 2.41e+03 2.41e-03   0.0
      sub_x_21 (eth_wishbone_DW01_sub_J2_1)    0.000    0.000 2.74e+03 2.74e-03   0.0
      sub_x_22 (eth_wishbone_DW01_sub_J2_0)    0.000    0.000 2.53e+03 2.53e-03   0.0
      sub_x_23 (eth_wishbone_DW01_dec_J2_0)    0.000    0.000 2.78e+03 2.78e-03   0.0
      add_x_27 (eth_wishbone_DW01_inc_J2_5)    0.000    0.000 6.14e+03 6.14e-03   0.0
      lte_x_34 (eth_wishbone_DW_cmp_J2_5)    0.000    0.000  903.200 9.03e-04   0.0
      add_x_37 (eth_wishbone_DW01_inc_J2_4)    0.000    0.000 6.14e+03 6.14e-03   0.0
      add_x_39 (eth_wishbone_DW01_inc_J2_3)    0.000    0.000 6.14e+03 6.14e-03   0.0
      lt_x_40 (eth_wishbone_DW_cmp_J2_4)    0.000    0.000   53.840 5.38e-05   0.0
      gt_x_41 (eth_wishbone_DW_cmp_J2_3)    0.000    0.000  836.430 8.36e-04   0.0
      lt_x_42 (eth_wishbone_DW_cmp_J2_2)    0.000    0.000   53.840 5.38e-05   0.0
      gt_x_43 (eth_wishbone_DW_cmp_J2_1)    0.000    0.000  836.430 8.36e-04   0.0
      add_x_118 (eth_wishbone_DW01_inc_J2_2)    0.000    0.000 1.24e+03 1.24e-03   0.0
      add_x_119 (eth_wishbone_DW01_inc_J2_1)    0.000    0.000 1.24e+03 1.24e-03   0.0
      add_x_156 (eth_wishbone_DW01_inc_J2_0)    0.000    0.000 6.14e+03 6.14e-03   0.0
      gt_x_182 (eth_wishbone_DW_cmp_J2_0)    0.000    0.000  228.500 2.28e-04   0.0
      rx_fifo (eth_fifo_DATA_WIDTH32_DEPTH16_CNT_WIDTH5_0)    1.856    7.663 2.54e+05    9.773   0.1
        sub_x_1 (eth_fifo_DATA_WIDTH32_DEPTH16_CNT_WIDTH5_0_DW01_dec_J5_0)    0.000    0.000  699.530 7.00e-04   0.0
        add_x_2 (eth_fifo_DATA_WIDTH32_DEPTH16_CNT_WIDTH5_0_DW01_inc_J5_0)    0.000    0.000  817.100 8.17e-04   0.0
      tx_fifo (eth_fifo_DATA_WIDTH32_DEPTH16_CNT_WIDTH5_1)    1.861    7.667 2.54e+05    9.783   0.1
        sub_x_1 (eth_fifo_DATA_WIDTH32_DEPTH16_CNT_WIDTH5_1_DW01_dec_J4_0)    0.000    0.000  699.530 7.00e-04   0.0
        add_x_2 (eth_fifo_DATA_WIDTH32_DEPTH16_CNT_WIDTH5_1_DW01_inc_J4_0)    0.000    0.000  817.100 8.17e-04   0.0
      bd_ram (eth_spram_256x32)           0.241    8.677 5.12e+04    8.969   0.1
    rxethmac1 (eth_rxethmac)              1.013    3.354 8.83e+04    4.455   0.0
      crcrx (eth_crc_0)                   0.393    1.136 1.74e+04    1.547   0.0
      rxaddrcheck1 (eth_rxaddrcheck)   2.90e-02    0.109 2.06e+04    0.159   0.0
        eq_x_3 (eth_rxaddrcheck_DW_cmp_J15_5)    0.000    0.000 1.88e+03 1.88e-03   0.0
        eq_x_4 (eth_rxaddrcheck_DW_cmp_J15_4)    0.000    0.000 1.88e+03 1.88e-03   0.0
        eq_x_5 (eth_rxaddrcheck_DW_cmp_J15_3)    0.000    0.000 1.88e+03 1.88e-03   0.0
        eq_x_6 (eth_rxaddrcheck_DW_cmp_J15_2)    0.000    0.000 1.88e+03 1.88e-03   0.0
        eq_x_7 (eth_rxaddrcheck_DW_cmp_J15_1)    0.000    0.000 1.88e+03 1.88e-03   0.0
        eq_x_8 (eth_rxaddrcheck_DW_cmp_J15_0)    0.000    0.000 1.88e+03 1.88e-03   0.0
      rxcounters1 (eth_rxcounters)        0.205    0.703 2.89e+04    0.937   0.0
        add_x_1 (eth_rxcounters_DW01_inc_J12_1)    0.000    0.000 3.16e+03 3.16e-03   0.0
        add_x_4 (eth_rxcounters_DW01_add_J12_0)    0.000    0.000 3.07e+03 3.07e-03   0.0
        gt_x_5 (eth_rxcounters_DW_cmp_J12_2)    0.000    0.000  945.080 9.45e-04   0.0
        lt_x_6 (eth_rxcounters_DW_cmp_J12_1)    0.000    0.000  909.230 9.09e-04   0.0
        add_x_8 (eth_rxcounters_DW01_inc_J12_0) 7.09e-04 1.59e-03  820.571 3.12e-03   0.0
        eq_x_7 (eth_rxcounters_DW_cmp_J12_0) 2.48e-05 6.44e-05 3.55e+03 3.64e-03   0.0
      rxstatem1 (eth_rxstatem)         7.95e-02    0.222 3.78e+03    0.305   0.0
    txethmac1 (eth_txethmac)              1.239    3.951 9.91e+04    5.290   0.0
      eq_x_2 (eth_txethmac_DW_cmp_J15_0) 1.43e-04 3.02e-04  826.455 1.27e-03   0.0
      random1 (eth_random)                0.151    0.575 1.35e+04    0.740   0.0
        eq_x_19 (eth_random_DW_cmp_J10_9)    0.000    0.000 2.39e+03 2.39e-03   0.0
      txcrc (eth_crc_1)                   0.447    1.460 1.79e+04    1.925   0.0
      txstatem1 (eth_txstatem)            0.116    0.374 1.29e+04    0.504   0.0
        gte_x_1 (eth_txstatem_DW_cmp_J11_3) 3.87e-04 5.21e-04  855.692 1.76e-03   0.0
        gte_x_2 (eth_txstatem_DW_cmp_J11_2) 3.78e-04 5.07e-04  855.498 1.74e-03   0.0
        lte_x_3 (eth_txstatem_DW_cmp_J11_1) 1.92e-03 1.46e-03  972.859 4.35e-03   0.0
        ne_x_4 (eth_txstatem_DW_cmp_J11_0) 6.99e-04 1.88e-03 1.30e+03 3.88e-03   0.0
      txcounters1 (eth_txcounters)        0.365    0.991 3.96e+04    1.395   0.0
        add_x_1 (eth_txcounters_DW01_inc_J17_1) 6.80e-04 1.26e-03 3.16e+03 5.10e-03   0.0
        sub_x_4 (eth_txcounters_DW01_sub_J17_0) 8.93e-04 3.38e-04 2.77e+03 4.01e-03   0.0
        sub_x_5 (eth_txcounters_DW01_dec_J17_0) 3.68e-04 4.62e-04 3.03e+03 3.86e-03   0.0
        gte_x_6 (eth_txcounters_DW_cmp_J17_1) 6.79e-04 9.35e-04 3.00e+03 4.62e-03   0.0
        add_x_7 (eth_txcounters_DW01_inc_J17_0)    0.000    0.000 3.16e+03 3.16e-03   0.0
        eq_x_10 (eth_txcounters_DW_cmp_J17_0) 2.48e-05 6.45e-05 3.55e+03 3.64e-03   0.0
    maccontrol1 (eth_maccontrol)          0.815    2.859 8.15e+04    3.756   0.0
      transmitcontrol1 (eth_transmitcontrol)    0.229    0.731 2.19e+04    0.982   0.0
        add_x_9 (eth_transmitcontrol_DW01_add_J18_0)    0.000    0.000  817.100 8.17e-04   0.0
        add_x_10 (eth_transmitcontrol_DW01_inc_J18_0)    0.000    0.000 1.03e+03 1.03e-03   0.0
      receivecontrol1 (eth_receivecontrol)    0.551    1.992 5.57e+04    2.598   0.0
        add_x_24 (eth_receivecontrol_DW01_inc_J11_1)    0.000    0.000  817.100 8.17e-04   0.0
        sub_x_27 (eth_receivecontrol_DW01_dec_J11_0)    0.000    0.000 2.78e+03 2.78e-03   0.0
        add_x_31 (eth_receivecontrol_DW01_inc_J11_0)    0.000    0.000 1.03e+03 1.03e-03   0.0
        eq_x_1 (eth_receivecontrol_DW_cmp_J11_5)    0.000    0.000 1.88e+03 1.88e-03   0.0
        eq_x_2 (eth_receivecontrol_DW_cmp_J11_4)    0.000    0.000 1.88e+03 1.88e-03   0.0
        eq_x_3 (eth_receivecontrol_DW_cmp_J11_3)    0.000    0.000 1.88e+03 1.88e-03   0.0
        eq_x_4 (eth_receivecontrol_DW_cmp_J11_2)    0.000    0.000 1.88e+03 1.88e-03   0.0
        eq_x_5 (eth_receivecontrol_DW_cmp_J11_1)    0.000    0.000 1.88e+03 1.88e-03   0.0
        eq_x_6 (eth_receivecontrol_DW_cmp_J11_0)    0.000    0.000 1.88e+03 1.88e-03   0.0
    ethreg1 (eth_registers)               4.422    5.936 1.74e+05   10.532   0.1
      lte_x_1 (eth_registers_DW_cmp_J18_1) 1.24e-02 5.13e-02 1.02e+03 6.47e-02   0.0
      gt_x_5 (eth_registers_DW_cmp_J18_0) 3.42e-05 5.55e-05  365.478 4.55e-04   0.0
      TXCTRL_2 (eth_register_1_0_0)    6.55e-03 1.56e-02  380.245 2.26e-02   0.0
      TXCTRL_1 (eth_register_8_00_0)   5.74e-02    0.142 3.74e+03    0.203   0.0
      TXCTRL_0 (eth_register_8_00_1)   5.68e-02    0.140 3.63e+03    0.201   0.0
      RXHASH1_3 (eth_register_8_00_2)  5.74e-02    0.142 3.74e+03    0.203   0.0
      RXHASH1_2 (eth_register_8_00_3)  5.68e-02    0.140 3.63e+03    0.200   0.0
      RXHASH1_1 (eth_register_8_00_4)  5.74e-02    0.143 3.74e+03    0.204   0.0
      RXHASH1_0 (eth_register_8_00_5)  5.68e-02    0.141 3.63e+03    0.201   0.0
      RXHASH0_3 (eth_register_8_00_6)  8.94e-02    0.143 3.68e+03    0.236   0.0
      RXHASH0_2 (eth_register_8_00_7)  9.56e-02    0.142 3.83e+03    0.241   0.0
      RXHASH0_1 (eth_register_8_00_8)  9.46e-02    0.140 3.72e+03    0.238   0.0
      RXHASH0_0 (eth_register_8_00_9)  9.56e-02    0.142 3.83e+03    0.241   0.0
      MAC_ADDR1_1 (eth_register_8_00_10) 9.46e-02    0.140 3.72e+03    0.238   0.0
      MAC_ADDR1_0 (eth_register_8_00_11) 9.56e-02    0.142 3.83e+03    0.241   0.0
      MAC_ADDR0_3 (eth_register_8_00_12) 9.46e-02    0.140 3.72e+03    0.238   0.0
      MAC_ADDR0_2 (eth_register_8_00_13) 9.56e-02    0.142 3.83e+03    0.241   0.0
      MAC_ADDR0_1 (eth_register_8_00_14) 9.46e-02    0.140 3.72e+03    0.238   0.0
      MAC_ADDR0_0 (eth_register_8_00_15) 9.56e-02    0.142 3.83e+03    0.241   0.0
      MIIRX_DATA (eth_register_16_0000)    0.188    0.281 7.37e+03    0.477   0.0
      MIITX_DATA_1 (eth_register_8_00_16) 9.46e-02    0.140 3.72e+03    0.238   0.0
      MIITX_DATA_0 (eth_register_8_00_17) 9.56e-02    0.142 3.83e+03    0.241   0.0
      MIIADDRESS_1 (eth_register_5_00_0) 3.58e-02 8.85e-02 2.35e+03    0.127   0.0
      MIIADDRESS_0 (eth_register_5_00_1) 3.58e-02 8.91e-02 2.35e+03    0.127   0.0
      MIICOMMAND2 (eth_register_WIDTH1_RESET_VALUE0_0) 7.15e-03 1.74e-02  490.470 2.51e-02   0.0
      MIICOMMAND1 (eth_register_WIDTH1_RESET_VALUE0_1) 7.15e-03 1.76e-02  490.470 2.52e-02   0.0
      MIICOMMAND0 (eth_register_WIDTH1_RESET_VALUE0_2) 7.15e-03 1.74e-02  495.380 2.51e-02   0.0
      MIIMODER_1 (eth_register_1_0_1)  7.15e-03 1.74e-02  495.380 2.50e-02   0.0
      MIIMODER_0 (eth_register_8_64)   9.53e-02    0.146 3.73e+03    0.245   0.0
      CTRLMODER_0 (eth_register_3_0)   2.15e-02 5.31e-02 1.42e+03 7.60e-02   0.0
      TX_BD_NUM_0 (eth_register_8_40_0) 9.58e-02    0.144 3.84e+03    0.243   0.0
      COLLCONF_2 (eth_register_4_f)    2.93e-02 7.81e-02 1.90e+03    0.109   0.0
      COLLCONF_0 (eth_register_6_3f)   4.42e-02    0.117 2.83e+03    0.164   0.0
      PACKETLEN_3 (eth_register_8_00_18) 9.46e-02    0.140 3.72e+03    0.239   0.0
      PACKETLEN_2 (eth_register_8_40_1) 9.57e-02    0.144 3.77e+03    0.244   0.0
      PACKETLEN_1 (eth_register_8_06)  9.52e-02    0.144 3.73e+03    0.243   0.0
      PACKETLEN_0 (eth_register_8_00_19) 9.56e-02    0.142 3.83e+03    0.241   0.0
      IPGR2_0 (eth_register_7_12_0)    5.00e-02    0.126 3.17e+03    0.179   0.0
      IPGR1_0 (eth_register_7_0c)      5.05e-02    0.128 3.28e+03    0.182   0.0
      IPGT_0 (eth_register_7_12_1)     5.05e-02    0.128 3.28e+03    0.181   0.0
      INT_MASK_0 (eth_register_7_00)   4.96e-02    0.122 3.16e+03    0.175   0.0
      MODER_2 (eth_register_1_0_2)     7.15e-03 1.74e-02  495.380 2.51e-02   0.0
      MODER_1 (eth_register_8_a0)      9.58e-02    0.146 3.78e+03    0.246   0.0
      MODER_0 (eth_register_8_00_20)   5.74e-02    0.142 3.74e+03    0.203   0.0
    miim1 (eth_miim)                      1.010    1.542 4.53e+04    2.597   0.0
      add_x_9 (eth_miim_DW01_inc_J10_0)    0.000    0.000 1.24e+03 1.24e-03   0.0
      outctrl (eth_outputcontrol)      4.31e-02    0.106 5.07e+03    0.154   0.0
        gt_x_1 (eth_outputcontrol_DW_cmp_J9_1)    0.000    0.000   94.870 9.49e-05   0.0
        lt_x_2 (eth_outputcontrol_DW_cmp_J9_0)    0.000    0.000  244.040 2.44e-04   0.0
      shftrg (eth_shiftreg)               0.284    0.455 1.36e+04    0.753   0.0
      clkgen (eth_clockgen)               0.154    0.292 7.35e+03    0.453   0.0
        sub_x_2 (eth_clockgen_DW01_dec_J18_1) 1.06e-04 1.09e-04 1.15e+03 1.36e-03   0.0
        sub_x_3 (eth_clockgen_DW01_dec_J18_0) 3.28e-02 2.13e-02 1.26e+03 5.53e-02   0.0
  u_wb_rr_arb2 (wb_rr_arb2)               0.253    0.390 1.99e+04    0.662   0.0
  u_amber1 (a25_core_0)                4.34e+03   95.543 1.19e+07 4.45e+03  36.5
    u_coprocessor (a25_coprocessor_0)     2.255    4.388 8.41e+05    7.484   0.1
    u_wishbone (a25_wishbone_0)           1.968    4.351 9.84e+05    7.304   0.1
    u_write_back (a25_write_back_0)       0.596    1.071 2.01e+05    1.868   0.0
    u_mem (a25_mem_0)                  2.14e+03    1.489 2.53e+05 2.14e+03  17.5
      lt_x_1 (a25_mem_0_DW_cmp_J7_2_0) 1.21e-02 3.53e-02 8.06e+03 5.55e-02   0.0
      lt_x_2 (a25_mem_0_DW_cmp_J7_1_0) 1.21e-02 3.17e-02 7.49e+03 5.13e-02   0.0
      lt_x_3 (a25_mem_0_DW_cmp_J7_0_0) 1.21e-02 3.53e-02 8.06e+03 5.55e-02   0.0
    u_execute (a25_execute_0)            65.072   55.173 8.74e+06  128.987   1.1
      add_x_8 (a25_execute_0_DW01_add_J3_3_0) 8.38e-03 7.13e-03 5.07e+04 6.63e-02   0.0
      sub_x_9 (a25_execute_0_DW01_sub_J3_0_0) 3.95e-03 2.57e-03 3.61e+03 1.01e-02   0.0
      add_x_10 (a25_execute_0_DW01_add_J3_2_0)    0.163    0.273 5.44e+04    0.490   0.0
      add_x_11 (a25_execute_0_DW01_add_J3_1_0)    0.616    0.780 7.00e+04    1.465   0.0
      add_x_12 (a25_execute_0_DW01_add_J3_0_0)    0.125    0.224 8.45e+04    0.433   0.0
      u_register_bank (a25_register_bank_0)   25.243   28.107 5.11e+06   58.465   0.5
      u_multiply (a25_multiply_0)         2.089    2.962 7.61e+05    5.813   0.0
        add_x_1 (a25_multiply_0_DW01_inc_J11_1_0)    0.112    0.153 8.29e+04    0.348   0.0
        add_x_3 (a25_multiply_0_DW01_add_J11_1_0) 2.23e-02    0.102 1.47e+05    0.271   0.0
        add_x_4 (a25_multiply_0_DW01_add_J11_0_0)    0.331    0.644 8.92e+04    1.065   0.0
        add_x_6 (a25_multiply_0_DW01_inc_J11_0_0) 3.56e-04 7.16e-04 1.03e+03 2.10e-03   0.0
      u_alu (a25_alu_0)                  10.250    8.845 4.43e+05   19.538   0.2
        add_x_7 (a25_alu_0_DW01_add_J10_1_0)    0.810    0.752 6.90e+04    1.631   0.0
        add_x_8 (a25_alu_0_DW01_add_J10_0_0)    1.852    5.061 1.37e+05    7.050   0.1
      u_barrel_shift (a25_barrel_shift_0)   12.082    4.015 5.09e+05   16.606   0.1
    u_fetch (a25_fetch_0)                 3.102   28.593 8.41e+05   32.536   0.3
      lt_x_1 (a25_fetch_0_DW_cmp_J9_2_0) 6.56e-03 1.81e-02 4.45e+03 2.91e-02   0.0
      lt_x_2 (a25_fetch_0_DW_cmp_J9_1_0) 9.37e-03 2.38e-02 5.27e+03 3.84e-02   0.0
      lt_x_3 (a25_fetch_0_DW_cmp_J9_0_0) 6.55e-03 1.81e-02 4.45e+03 2.91e-02   0.0
      u_cache (a25_icache_0)              2.304   28.010 7.50e+05   31.063   0.3
        add_x_3 (a25_icache_0_DW01_inc_J9_0_0) 3.03e-03 5.42e-03 1.69e+03 1.01e-02   0.0
        ne_x_17 (a25_icache_0_DW_cmp_J9_5_0)    0.196    0.232 3.81e+04    0.466   0.0
        eq_x_21 (a25_icache_0_DW_cmp_J9_4_0)    0.143 8.21e-03 4.13e+04    0.192   0.0
        eq_x_26 (a25_icache_0_DW_cmp_J9_3_0)    0.177    0.233 3.28e+04    0.443   0.0
        eq_x_27 (a25_icache_0_DW_cmp_J9_2_0)    0.180    0.233 3.35e+04    0.446   0.0
        eq_x_28 (a25_icache_0_DW_cmp_J9_1_0)    0.176    0.236 3.27e+04    0.445   0.0
        eq_x_29 (a25_icache_0_DW_cmp_J9_0_0)    0.180    0.226 3.31e+04    0.439   0.0
  u_amber0 (a25_core_1)                4.35e+03   95.167 1.17e+07 4.45e+03  36.5
    u_coprocessor (a25_coprocessor_1)     2.253    4.499 8.57e+05    7.609   0.1
    u_wishbone (a25_wishbone_1)           1.962    4.316 9.70e+05    7.248   0.1
    u_write_back (a25_write_back_1)       0.622    0.879 1.61e+05    1.661   0.0
    u_mem (a25_mem_1)                  2.14e+03    1.477 2.49e+05 2.14e+03  17.5
      lt_x_1 (a25_mem_0_DW_cmp_J7_2_1) 1.25e-02 3.60e-02 8.06e+03 5.65e-02   0.0
      lt_x_2 (a25_mem_0_DW_cmp_J7_1_1) 1.31e-02 3.23e-02 8.02e+03 5.34e-02   0.0
      lt_x_3 (a25_mem_0_DW_cmp_J7_0_1) 1.25e-02 3.60e-02 8.06e+03 5.65e-02   0.0
    u_execute (a25_execute_1)            65.475   55.021 8.69e+06  129.187   1.1
      add_x_8 (a25_execute_0_DW01_add_J3_3_1) 9.29e-03 7.70e-03 4.90e+04 6.59e-02   0.0
      sub_x_9 (a25_execute_0_DW01_sub_J3_0_1) 3.53e-03 2.43e-03 3.61e+03 9.56e-03   0.0
      add_x_10 (a25_execute_0_DW01_add_J3_2_1)    0.161    0.267 6.13e+04    0.489   0.0
      add_x_11 (a25_execute_0_DW01_add_J3_1_1)    0.646    0.802 7.73e+04    1.525   0.0
      add_x_12 (a25_execute_0_DW01_add_J3_0_1)    0.120    0.212 8.86e+04    0.421   0.0
      u_register_bank (a25_register_bank_1)   25.893   28.163 5.07e+06   59.121   0.5
      u_multiply (a25_multiply_1)         1.993    2.838 7.40e+05    5.571   0.0
        add_x_1 (a25_multiply_0_DW01_inc_J11_1_1)    0.113    0.160 5.65e+04    0.329   0.0
        add_x_3 (a25_multiply_0_DW01_add_J11_1_1) 2.06e-02 9.90e-02 1.43e+05    0.262   0.0
        add_x_4 (a25_multiply_0_DW01_add_J11_0_1)    0.336    0.690 8.78e+04    1.114   0.0
        add_x_6 (a25_multiply_0_DW01_inc_J11_0_1) 4.57e-04 8.81e-04 1.03e+03 2.37e-03   0.0
      u_alu (a25_alu_1)                   9.886    8.811 4.05e+05   19.102   0.2
        add_x_7 (a25_alu_0_DW01_add_J10_1_1)    0.815    0.595 5.08e+04    1.461   0.0
        add_x_8 (a25_alu_0_DW01_add_J10_0_1)    1.686    4.970 1.32e+05    6.789   0.1
      u_barrel_shift (a25_barrel_shift_1)   12.172    3.958 5.36e+05   16.666   0.1
    u_fetch (a25_fetch_1)                 3.102   28.506 7.75e+05   32.383   0.3
      lt_x_1 (a25_fetch_0_DW_cmp_J9_2_1) 6.89e-03 1.86e-02 4.45e+03 3.00e-02   0.0
      lt_x_2 (a25_fetch_0_DW_cmp_J9_1_1) 9.29e-03 2.29e-02 5.82e+03 3.80e-02   0.0
      lt_x_3 (a25_fetch_0_DW_cmp_J9_0_1) 6.88e-03 1.86e-02 4.45e+03 2.99e-02   0.0
      u_cache (a25_icache_1)              2.315   27.973 7.06e+05   30.995   0.3
        add_x_3 (a25_icache_0_DW01_inc_J9_0_1) 3.58e-03 6.22e-03 1.69e+03 1.15e-02   0.0
        ne_x_17 (a25_icache_0_DW_cmp_J9_5_1)    0.194    0.229 2.84e+04    0.452   0.0
        eq_x_21 (a25_icache_0_DW_cmp_J9_4_1)    0.138 1.58e-02 2.85e+04    0.182   0.0
        eq_x_26 (a25_icache_0_DW_cmp_J9_3_1)    0.177    0.239 3.14e+04    0.447   0.0
        eq_x_27 (a25_icache_0_DW_cmp_J9_2_1)    0.179    0.215 3.30e+04    0.427   0.0
        eq_x_28 (a25_icache_0_DW_cmp_J9_1_1)    0.177    0.234 3.15e+04    0.443   0.0
        eq_x_29 (a25_icache_0_DW_cmp_J9_0_1)    0.170    0.238 3.11e+04    0.439   0.0
  u_clocks_resets (clocks_resets)      2.13e+03    0.563 1.40e+03 2.13e+03  17.5
1
