# do /home/borg/.local/lib/python3.6/site-packages/vunit/tcl_read_eval_loop.tcl
# vsim -modelsimini /home/borg/Documents/insper/elementos/Z01.1-Insonia/Projetos/G-Computador/vunit_out/modelsim/modelsim.ini -wlf /home/borg/Documents/insper/elementos/Z01.1-Insonia/Projetos/G-Computador/vunit_out/test_output/lib.tb_controlunit.all_a75fe8e1779f6a1f2b60e6ef62d1d0adf3793143/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_controlunit(tb) -L vunit_lib -L lib -g/tb_controlunit/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/borg/Documents/insper/elementos/Z01.1-Insonia/Projetos/G-Computador/vunit_out/test_output/lib.tb_controlunit.all_a75fe8e1779f6a1f2b60e6ef62d1d0adf3793143/,tb path : /home/borg/Documents/insper/elementos/Z01.1-Insonia/Projetos/G-Computador/tests/vhd/,use_color : true" 
# Start time: 14:12:57 on Apr 24,2019
# ** Fatal: (vsim-3348) Port length (16) does not match actual length (18) for port "/tb_controlunit/uCU/instruction".
#    Time: 0 ps  Iteration: 0  Instance: /tb_controlunit/uCU File: /home/borg/Documents/insper/elementos/Z01.1-Insonia/Projetos/G-Computador/src/rtl/ControlUnit.vhd Line: 13
# FATAL ERROR while loading design
# Error loading design
# End time: 14:12:58 on Apr 24,2019, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
