INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/final_project/Taylor_mod/Taylor_mod.srcs/sources_1/new/Taylor_mod_beh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Taylor_mod_beh
