<profile>

<section name = "Vitis HLS Report for 'matrixmul_Pipeline_Row_a00_sum00'" level="0">
<item name = "Date">Mon Feb 19 18:57:10 2024
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">hls_matriz</item>
<item name = "Solution">solution_area (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a35t-csg325-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.951 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">18, 18, 0.180 us, 0.180 us, 18, 18, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Row_a00_sum00">16, 16, 2, 1, 1, 16, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 85, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 81, -</column>
<column name="Register">-, -, 22, -, -</column>
<specialColumn name="Available">100, 90, 41600, 20800, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln57_1_fu_115_p2">+, 0, 0, 13, 5, 1</column>
<column name="add_ln57_fu_127_p2">+, 0, 0, 11, 3, 1</column>
<column name="add_ln58_fu_168_p2">+, 0, 0, 11, 3, 1</column>
<column name="add_ln59_fu_192_p2">+, 0, 0, 15, 8, 8</column>
<column name="icmp_ln57_fu_109_p2">icmp, 0, 0, 14, 5, 6</column>
<column name="icmp_ln58_fu_133_p2">icmp, 0, 0, 13, 3, 4</column>
<column name="select_ln59_1_fu_147_p3">select, 0, 0, 3, 1, 3</column>
<column name="select_ln59_fu_139_p3">select, 0, 0, 3, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_a_load">9, 2, 3, 6</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 5, 10</column>
<column name="ap_sig_allocacmp_j_a_load">9, 2, 3, 6</column>
<column name="empty_fu_50">9, 2, 8, 16</column>
<column name="i_a_fu_58">9, 2, 3, 6</column>
<column name="indvar_flatten_fu_62">9, 2, 5, 10</column>
<column name="j_a_fu_54">9, 2, 3, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="empty_fu_50">8, 0, 8, 0</column>
<column name="i_a_fu_58">3, 0, 3, 0</column>
<column name="indvar_flatten_fu_62">5, 0, 5, 0</column>
<column name="j_a_fu_54">3, 0, 3, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, matrixmul_Pipeline_Row_a00_sum00, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, matrixmul_Pipeline_Row_a00_sum00, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, matrixmul_Pipeline_Row_a00_sum00, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, matrixmul_Pipeline_Row_a00_sum00, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, matrixmul_Pipeline_Row_a00_sum00, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, matrixmul_Pipeline_Row_a00_sum00, return value</column>
<column name="a_address0">out, 6, ap_memory, a, array</column>
<column name="a_ce0">out, 1, ap_memory, a, array</column>
<column name="a_q0">in, 8, ap_memory, a, array</column>
<column name="p_out">out, 8, ap_vld, p_out, pointer</column>
<column name="p_out_ap_vld">out, 1, ap_vld, p_out, pointer</column>
</table>
</item>
</section>
</profile>
