$version Generated by VerilatedVcd $end
$date Tue Jul 26 21:20:16 2022
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire  1 % Cin $end
  $var wire  1 ' Cout $end
  $var wire  1 # a $end
  $var wire  1 $ b $end
  $var wire  1 & s $end
  $scope module full_add $end
   $var wire  1 % Cin $end
   $var wire  1 ' Cout $end
   $var wire  1 # a $end
   $var wire  1 $ b $end
   $var wire  1 & s $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
0&
0'
#1
1%
1&
#2
1$
0%
#3
1%
0&
1'
#4
1#
0$
0%
1&
0'
#5
1%
0&
1'
#6
1$
0%
#7
1%
1&
