Loading db file '/home/IC/Assignments/UART_TX/std_lib/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : UART_Tx
Version: K-2015.06
Date   : Fri Jul 26 03:36:55 2024
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (File: /home/IC/Assignments/UART_TX/std_lib/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
UART_Tx                tsmc13_wl30       scmetro_tsmc_cl013g_rvt_ss_1p08v_125c


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
UART_Tx                                5.35e-05 6.68e-05 3.45e+05 4.66e-04 100.0
  FSM_control_block (FSM_controller)   1.68e-05 1.42e-05 5.04e+04 8.14e-05  17.5
  parity_block (Parity_calc)           8.99e-07 2.67e-06 8.64e+04 9.00e-05  19.3
  ser_block (serializer)               2.60e-05 4.85e-05 1.92e+05 2.67e-04  57.3
    add_31 (serializer_DW01_inc_0)     1.25e-06 3.07e-07 4.00e+04 4.15e-05   8.9
1
