{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1590369294901 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590369294906 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 24 19:14:54 2020 " "Processing started: Sun May 24 19:14:54 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590369294906 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590369294906 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rare-gba -c rare-gba " "Command: quartus_map --read_settings_files=on --write_settings_files=off rare-gba -c rare-gba" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590369294906 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1590369295464 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1590369295464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Nano_golden_top " "Found entity 1: DE10_Nano_golden_top" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590369302392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590369302392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "i2c/I2C_Controller.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/i2c/I2C_Controller.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590369302397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590369302397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c/i2c_hdmi_config.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c/i2c_hdmi_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_HDMI_Config " "Found entity 1: I2C_HDMI_Config" {  } { { "i2c/I2C_HDMI_Config.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/i2c/I2C_HDMI_Config.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590369302400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590369302400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c/i2c_write_wdata.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c/i2c_write_wdata.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_WRITE_WDATA " "Found entity 1: I2C_WRITE_WDATA" {  } { { "i2c/I2C_WRITE_WDATA.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/i2c/I2C_WRITE_WDATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590369302405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590369302405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgahdmi.v 1 1 " "Found 1 design units, including 1 entities, in source file vgahdmi.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaHdmi " "Found entity 1: vgaHdmi" {  } { { "vgaHdmi.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590369302409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590369302409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gba_fb.v 1 1 " "Found 1 design units, including 1 entities, in source file gba_fb.v" { { "Info" "ISGN_ENTITY_NAME" "1 gba_fb " "Found entity 1: gba_fb" {  } { { "gba_fb.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590369302413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590369302413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/test_fb.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/test_fb.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_fb " "Found entity 1: test_fb" {  } { { "output_files/test_fb.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/output_files/test_fb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590369302417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590369302417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_infer.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_infer.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_infer " "Found entity 1: ram_infer" {  } { { "ram_infer.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/ram_infer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590369302422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590369302422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Found entity 1: clock_div" {  } { { "clock_div.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/clock_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590369302426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590369302426 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HDMI_I2S0 DE10_Nano_golden_top.v(56) " "Verilog HDL Implicit Net warning at DE10_Nano_golden_top.v(56): created implicit net for \"HDMI_I2S0\"" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590369302426 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "locked DE10_Nano_golden_top.v(142) " "Verilog HDL Implicit Net warning at DE10_Nano_golden_top.v(142): created implicit net for \"locked\"" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590369302427 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_Nano_golden_top " "Elaborating entity \"DE10_Nano_golden_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1590369302460 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HDMI_I2S0 DE10_Nano_golden_top.v(56) " "Verilog HDL or VHDL warning at DE10_Nano_golden_top.v(56): object \"HDMI_I2S0\" assigned a value but never read" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1590369302462 "|DE10_Nano_golden_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "locked 0 DE10_Nano_golden_top.v(142) " "Net \"locked\" at DE10_Nano_golden_top.v(142) has no driver or initial value, using a default initial value '0'" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 142 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1590369302462 "|DE10_Nano_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST DE10_Nano_golden_top.v(6) " "Output port \"ADC_CONVST\" at DE10_Nano_golden_top.v(6) has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1590369302462 "|DE10_Nano_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCK DE10_Nano_golden_top.v(7) " "Output port \"ADC_SCK\" at DE10_Nano_golden_top.v(7) has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1590369302462 "|DE10_Nano_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SDI DE10_Nano_golden_top.v(8) " "Output port \"ADC_SDI\" at DE10_Nano_golden_top.v(8) has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1590369302462 "|DE10_Nano_golden_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div clock_div:div2 " "Elaborating entity \"clock_div\" for hierarchy \"clock_div:div2\"" {  } { { "DE10_Nano_golden_top.v" "div2" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590369302465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div clock_div:div_xtal " "Elaborating entity \"clock_div\" for hierarchy \"clock_div:div_xtal\"" {  } { { "DE10_Nano_golden_top.v" "div_xtal" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590369302467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_infer ram_infer:ram_infer " "Elaborating entity \"ram_infer\" for hierarchy \"ram_infer:ram_infer\"" {  } { { "DE10_Nano_golden_top.v" "ram_infer" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590369302470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gba_fb gba_fb:gba_fb " "Elaborating entity \"gba_fb\" for hierarchy \"gba_fb:gba_fb\"" {  } { { "DE10_Nano_golden_top.v" "gba_fb" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590369302473 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 gba_fb.v(37) " "Verilog HDL assignment warning at gba_fb.v(37): truncated value with size 32 to match size of target (16)" {  } { { "gba_fb.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590369302474 "|DE10_Nano_golden_top|gba_fb:gba_fb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 gba_fb.v(43) " "Verilog HDL assignment warning at gba_fb.v(43): truncated value with size 32 to match size of target (16)" {  } { { "gba_fb.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590369302474 "|DE10_Nano_golden_top|gba_fb:gba_fb"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_LED gba_fb.v(21) " "Output port \"o_LED\" at gba_fb.v(21) has no driver" {  } { { "gba_fb.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/gba_fb.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1590369302474 "|DE10_Nano_golden_top|gba_fb:gba_fb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaHdmi vgaHdmi:vgaHdmi " "Elaborating entity \"vgaHdmi\" for hierarchy \"vgaHdmi:vgaHdmi\"" {  } { { "DE10_Nano_golden_top.v" "vgaHdmi" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590369302475 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vgaHdmi.v(37) " "Verilog HDL assignment warning at vgaHdmi.v(37): truncated value with size 32 to match size of target (16)" {  } { { "vgaHdmi.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/vgaHdmi.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590369302476 "|DE10_Nano_golden_top|vgaHdmi:vgaHdmi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_HDMI_Config I2C_HDMI_Config:I2C_HDMI_Config " "Elaborating entity \"I2C_HDMI_Config\" for hierarchy \"I2C_HDMI_Config:I2C_HDMI_Config\"" {  } { { "DE10_Nano_golden_top.v" "I2C_HDMI_Config" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590369302505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_HDMI_Config:I2C_HDMI_Config\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_HDMI_Config:I2C_HDMI_Config\|I2C_Controller:u0\"" {  } { { "i2c/I2C_HDMI_Config.v" "u0" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/i2c/I2C_HDMI_Config.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590369302507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_WRITE_WDATA I2C_HDMI_Config:I2C_HDMI_Config\|I2C_Controller:u0\|I2C_WRITE_WDATA:wrd " "Elaborating entity \"I2C_WRITE_WDATA\" for hierarchy \"I2C_HDMI_Config:I2C_HDMI_Config\|I2C_Controller:u0\|I2C_WRITE_WDATA:wrd\"" {  } { { "i2c/I2C_Controller.v" "wrd" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/i2c/I2C_Controller.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590369302508 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1590369302969 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[0\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[0\]\" and its non-tri-state driver." {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 12 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "HDMI_I2C_SCL " "Inserted always-enabled tri-state buffer between \"HDMI_I2C_SCL\" and its non-tri-state driver." {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1590369302980 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1590369302980 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDMI_I2S " "bidirectional pin \"HDMI_I2S\" has no driver" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1590369302980 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1590369302980 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[1\] GND pin " "The pin \"ARDUINO_IO\[1\]\" is fed by GND" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 12 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1590369302982 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[2\] GND pin " "The pin \"ARDUINO_IO\[2\]\" is fed by GND" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 12 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1590369302982 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[3\] GND pin " "The pin \"ARDUINO_IO\[3\]\" is fed by GND" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 12 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1590369302982 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[4\] GND pin " "The pin \"ARDUINO_IO\[4\]\" is fed by GND" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 12 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1590369302982 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[5\] GND pin " "The pin \"ARDUINO_IO\[5\]\" is fed by GND" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 12 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1590369302982 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[6\] GND pin " "The pin \"ARDUINO_IO\[6\]\" is fed by GND" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 12 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1590369302982 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[7\] GND pin " "The pin \"ARDUINO_IO\[7\]\" is fed by GND" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 12 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1590369302982 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[8\] GND pin " "The pin \"ARDUINO_IO\[8\]\" is fed by GND" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 12 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1590369302982 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[9\] GND pin " "The pin \"ARDUINO_IO\[9\]\" is fed by GND" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 12 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1590369302982 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[10\] GND pin " "The pin \"ARDUINO_IO\[10\]\" is fed by GND" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 12 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1590369302982 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[11\] GND pin " "The pin \"ARDUINO_IO\[11\]\" is fed by GND" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 12 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1590369302982 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[12\] GND pin " "The pin \"ARDUINO_IO\[12\]\" is fed by GND" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 12 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1590369302982 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[13\] GND pin " "The pin \"ARDUINO_IO\[13\]\" is fed by GND" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 12 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1590369302982 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[14\] GND pin " "The pin \"ARDUINO_IO\[14\]\" is fed by GND" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 12 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1590369302982 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[15\] GND pin " "The pin \"ARDUINO_IO\[15\]\" is fed by GND" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 12 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1590369302982 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1590369302982 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[0\]~synth " "Node \"ARDUINO_IO\[0\]~synth\"" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590369303052 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HDMI_I2C_SCL~synth " "Node \"HDMI_I2C_SCL~synth\"" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590369303052 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1590369303052 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590369303053 "|DE10_Nano_golden_top|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCK GND " "Pin \"ADC_SCK\" is stuck at GND" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590369303053 "|DE10_Nano_golden_top|ADC_SCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SDI GND " "Pin \"ADC_SDI\" is stuck at GND" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590369303053 "|DE10_Nano_golden_top|ADC_SDI"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_CLK GND " "Pin \"HDMI_TX_CLK\" is stuck at GND" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590369303053 "|DE10_Nano_golden_top|HDMI_TX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[0\] GND " "Pin \"HDMI_TX_D\[0\]\" is stuck at GND" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590369303053 "|DE10_Nano_golden_top|HDMI_TX_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[1\] GND " "Pin \"HDMI_TX_D\[1\]\" is stuck at GND" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590369303053 "|DE10_Nano_golden_top|HDMI_TX_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[2\] GND " "Pin \"HDMI_TX_D\[2\]\" is stuck at GND" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590369303053 "|DE10_Nano_golden_top|HDMI_TX_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[3\] GND " "Pin \"HDMI_TX_D\[3\]\" is stuck at GND" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590369303053 "|DE10_Nano_golden_top|HDMI_TX_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[4\] GND " "Pin \"HDMI_TX_D\[4\]\" is stuck at GND" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590369303053 "|DE10_Nano_golden_top|HDMI_TX_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[5\] GND " "Pin \"HDMI_TX_D\[5\]\" is stuck at GND" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590369303053 "|DE10_Nano_golden_top|HDMI_TX_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[6\] GND " "Pin \"HDMI_TX_D\[6\]\" is stuck at GND" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590369303053 "|DE10_Nano_golden_top|HDMI_TX_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[7\] GND " "Pin \"HDMI_TX_D\[7\]\" is stuck at GND" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590369303053 "|DE10_Nano_golden_top|HDMI_TX_D[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[8\] GND " "Pin \"HDMI_TX_D\[8\]\" is stuck at GND" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590369303053 "|DE10_Nano_golden_top|HDMI_TX_D[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[9\] GND " "Pin \"HDMI_TX_D\[9\]\" is stuck at GND" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590369303053 "|DE10_Nano_golden_top|HDMI_TX_D[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[10\] GND " "Pin \"HDMI_TX_D\[10\]\" is stuck at GND" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590369303053 "|DE10_Nano_golden_top|HDMI_TX_D[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[11\] GND " "Pin \"HDMI_TX_D\[11\]\" is stuck at GND" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590369303053 "|DE10_Nano_golden_top|HDMI_TX_D[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[12\] GND " "Pin \"HDMI_TX_D\[12\]\" is stuck at GND" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590369303053 "|DE10_Nano_golden_top|HDMI_TX_D[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[13\] GND " "Pin \"HDMI_TX_D\[13\]\" is stuck at GND" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590369303053 "|DE10_Nano_golden_top|HDMI_TX_D[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[14\] GND " "Pin \"HDMI_TX_D\[14\]\" is stuck at GND" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590369303053 "|DE10_Nano_golden_top|HDMI_TX_D[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[15\] GND " "Pin \"HDMI_TX_D\[15\]\" is stuck at GND" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590369303053 "|DE10_Nano_golden_top|HDMI_TX_D[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[16\] GND " "Pin \"HDMI_TX_D\[16\]\" is stuck at GND" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590369303053 "|DE10_Nano_golden_top|HDMI_TX_D[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[17\] GND " "Pin \"HDMI_TX_D\[17\]\" is stuck at GND" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590369303053 "|DE10_Nano_golden_top|HDMI_TX_D[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[18\] GND " "Pin \"HDMI_TX_D\[18\]\" is stuck at GND" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590369303053 "|DE10_Nano_golden_top|HDMI_TX_D[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[19\] GND " "Pin \"HDMI_TX_D\[19\]\" is stuck at GND" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590369303053 "|DE10_Nano_golden_top|HDMI_TX_D[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[20\] GND " "Pin \"HDMI_TX_D\[20\]\" is stuck at GND" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590369303053 "|DE10_Nano_golden_top|HDMI_TX_D[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[21\] GND " "Pin \"HDMI_TX_D\[21\]\" is stuck at GND" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590369303053 "|DE10_Nano_golden_top|HDMI_TX_D[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[22\] GND " "Pin \"HDMI_TX_D\[22\]\" is stuck at GND" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590369303053 "|DE10_Nano_golden_top|HDMI_TX_D[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_D\[23\] GND " "Pin \"HDMI_TX_D\[23\]\" is stuck at GND" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590369303053 "|DE10_Nano_golden_top|HDMI_TX_D[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_DE GND " "Pin \"HDMI_TX_DE\" is stuck at GND" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590369303053 "|DE10_Nano_golden_top|HDMI_TX_DE"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_HS VCC " "Pin \"HDMI_TX_HS\" is stuck at VCC" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590369303053 "|DE10_Nano_golden_top|HDMI_TX_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDMI_TX_VS VCC " "Pin \"HDMI_TX_VS\" is stuck at VCC" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590369303053 "|DE10_Nano_golden_top|HDMI_TX_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590369303053 "|DE10_Nano_golden_top|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590369303053 "|DE10_Nano_golden_top|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590369303053 "|DE10_Nano_golden_top|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590369303053 "|DE10_Nano_golden_top|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590369303053 "|DE10_Nano_golden_top|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590369303053 "|DE10_Nano_golden_top|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590369303053 "|DE10_Nano_golden_top|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590369303053 "|DE10_Nano_golden_top|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1590369303053 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1590369303124 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "125 " "125 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1590369303287 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_50_25 3 " "Ignored 3 assignments for entity \"pll_50_25\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_50_25 -sip pll_50_25.sip -library lib_pll_50_25 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_50_25 -sip pll_50_25.sip -library lib_pll_50_25 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1590369303300 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_50_25 -sip pll_50_25.sip -library lib_pll_50_25 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_50_25 -sip pll_50_25.sip -library lib_pll_50_25 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1590369303300 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_50_25 -sip pll_50_25.sip -library lib_pll_50_25 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_50_25 -sip pll_50_25.sip -library lib_pll_50_25 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1590369303300 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1590369303300 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_gba_xtal 3 " "Ignored 3 assignments for entity \"pll_gba_xtal\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_gba_xtal -sip pll_gba_xtal.sip -library lib_pll_gba_xtal " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_gba_xtal -sip pll_gba_xtal.sip -library lib_pll_gba_xtal was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1590369303300 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_gba_xtal -sip pll_gba_xtal.sip -library lib_pll_gba_xtal " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_gba_xtal -sip pll_gba_xtal.sip -library lib_pll_gba_xtal was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1590369303300 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_gba_xtal -sip pll_gba_xtal.sip -library lib_pll_gba_xtal " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_gba_xtal -sip pll_gba_xtal.sip -library lib_pll_gba_xtal was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1590369303300 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1590369303300 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1590369303435 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590369303435 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_SDO " "No output dependent on input pin \"ADC_SDO\"" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590369303502 "|DE10_Nano_golden_top|ADC_SDO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK2_50 " "No output dependent on input pin \"FPGA_CLK2_50\"" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590369303502 "|DE10_Nano_golden_top|FPGA_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK3_50 " "No output dependent on input pin \"FPGA_CLK3_50\"" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590369303502 "|DE10_Nano_golden_top|FPGA_CLK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590369303502 "|DE10_Nano_golden_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590369303502 "|DE10_Nano_golden_top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590369303502 "|DE10_Nano_golden_top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590369303502 "|DE10_Nano_golden_top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE10_Nano_golden_top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/rare-gba/DE10_Nano_golden_top.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590369303502 "|DE10_Nano_golden_top|SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1590369303502 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "287 " "Implemented 287 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1590369303503 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1590369303503 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "95 " "Implemented 95 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1590369303503 ""} { "Info" "ICUT_CUT_TM_LCELLS" "142 " "Implemented 142 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1590369303503 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1590369303503 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 167 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 167 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590369303541 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 24 19:15:03 2020 " "Processing ended: Sun May 24 19:15:03 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590369303541 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590369303541 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590369303541 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1590369303541 ""}
