
*** Running vivado
    with args -log my_FSM.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source my_FSM.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Tue Feb 18 20:13:18 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source my_FSM.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 506.066 ; gain = 203.578
Command: synth_design -top my_FSM -part xc7z007sclg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22612
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 961.043 ; gain = 451.020
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'digit', assumed default net type 'wire' [C:/Verilog/my_FSM/my_FSM.srcs/sources_1/new/my_FSM.v:15]
WARNING: [Synth 8-8895] 'digit' is already implicitly declared on line 15 [C:/Verilog/my_FSM/my_FSM.srcs/sources_1/new/my_FSM.v:18]
INFO: [Synth 8-6157] synthesizing module 'my_FSM' [C:/Verilog/my_FSM/my_FSM.srcs/sources_1/new/my_FSM.v:3]
INFO: [Synth 8-6157] synthesizing module 'my_Segment' [C:/Verilog/my_FSM/my_FSM.srcs/sources_1/new/my_Segment.v:3]
INFO: [Synth 8-6155] done synthesizing module 'my_Segment' (0#1) [C:/Verilog/my_FSM/my_FSM.srcs/sources_1/new/my_Segment.v:3]
INFO: [Synth 8-6155] done synthesizing module 'my_FSM' (0#1) [C:/Verilog/my_FSM/my_FSM.srcs/sources_1/new/my_FSM.v:3]
WARNING: [Synth 8-3848] Net CA in module/entity my_Segment does not have driver. [C:/Verilog/my_FSM/my_FSM.srcs/sources_1/new/my_Segment.v:3]
WARNING: [Synth 8-6014] Unused sequential element curr_state_reg was removed.  [C:/Verilog/my_FSM/my_FSM.srcs/sources_1/new/my_FSM.v:39]
WARNING: [Synth 8-3848] Net DOUT in module/entity my_FSM does not have driver. [C:/Verilog/my_FSM/my_FSM.srcs/sources_1/new/my_FSM.v:7]
WARNING: [Synth 8-7129] Port CA in module my_Segment is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUT[1] in module my_FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUT[0] in module my_FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port RST in module my_FSM is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1070.375 ; gain = 560.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1070.375 ; gain = 560.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1070.375 ; gain = 560.352
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1070.375 ; gain = 560.352
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   28 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7z007sclg400-1 does not have CEAM library.
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port DOUT[1] in module my_FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUT[0] in module my_FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port RST in module my_FSM is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1255.426 ; gain = 745.402
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1255.426 ; gain = 745.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1255.426 ; gain = 745.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1255.426 ; gain = 745.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1255.426 ; gain = 745.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1255.426 ; gain = 745.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1255.426 ; gain = 745.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1255.426 ; gain = 745.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1255.426 ; gain = 745.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     1|
|4     |LUT3   |     1|
|5     |LUT4   |     1|
|6     |LUT5   |     1|
|7     |LUT6   |     5|
|8     |FDRE   |    29|
|9     |IBUF   |     3|
|10    |OBUF   |     8|
|11    |OBUFT  |     2|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    59|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1255.426 ; gain = 745.402
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1255.426 ; gain = 745.402
Synthesis Optimization Complete : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1255.426 ; gain = 745.402
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1265.348 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1366.273 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 6586144b
INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1366.273 ; gain = 860.207
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1366.273 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Verilog/my_FSM/my_FSM.runs/synth_1/my_FSM.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file my_FSM_utilization_synth.rpt -pb my_FSM_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 18 20:13:37 2025...
