{"Source Block": ["oh/elink/dv/elink_e16_model.v@4525:4535@HdlStmAssign", "\t\t\t\t sel_ref_byte3 ? ref_dstaddr[19:12] :\n\t      sel_ref_byte5 ? {ref_dstaddr[3:0],ref_datamode[1:0],ref_write,ref_access} :\n\t\t\t\t                 fifo_out[LW-1:0];\n\n   assign byte_even[LW-1:0] = {(LW){txo_op_ack}} & byte_even_mux[LW-1:0];\n   assign byte_odd[LW-1:0]  = {(LW){txo_op_ack}} & byte_odd_mux[LW-1:0];\n\n   always @ (posedge txo_lclk or posedge reset)\n     if(reset)\n       tran_frame <= 1'b0;\n     else\n"], "Clone Blocks": [["oh/elink/dv/elink_e16_model.v@4524:4534", "   assign byte_odd_mux[LW-1:0] = sel_ref_byte1 ? {ref_ctrlmode[3:0],ref_dstaddr[31:28]} :\n\t\t\t\t sel_ref_byte3 ? ref_dstaddr[19:12] :\n\t      sel_ref_byte5 ? {ref_dstaddr[3:0],ref_datamode[1:0],ref_write,ref_access} :\n\t\t\t\t                 fifo_out[LW-1:0];\n\n   assign byte_even[LW-1:0] = {(LW){txo_op_ack}} & byte_even_mux[LW-1:0];\n   assign byte_odd[LW-1:0]  = {(LW){txo_op_ack}} & byte_odd_mux[LW-1:0];\n\n   always @ (posedge txo_lclk or posedge reset)\n     if(reset)\n       tran_frame <= 1'b0;\n"]], "Diff Content": {"Delete": [[4530, "   assign byte_odd[LW-1:0]  = {(LW){txo_op_ack}} & byte_odd_mux[LW-1:0];\n"]], "Add": [[4530, "   assign data_odd_in[LW-1:0] = txo_wr_data_odd[LW-1:0] |\n"], [4530, "\t\t\t\ttxo_rd_data_odd[LW-1:0];\n"]]}}