# system info my_sys on 2023.01.15.17:40:18
system_info:
name,value
DEVICE,AGFB014R24A3E3VR0
DEVICE_FAMILY,Agilex
GENERATION_ID,0
#
#
# Files generated for my_sys on 2023.01.15.17:40:18
files:
filepath,kind,attributes,module,is_top
sim/my_sys.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,my_sys,true
altera_mm_interconnect_1920/sim/my_sys_altera_mm_interconnect_1920_rzjmpkq.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,my_sys_altera_mm_interconnect_1920_rzjmpkq,false
altera_reset_controller_1921/sim/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_1921/sim/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_1921/sim/altera_reset_controller.sdc,SDC_ENTITY,NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION,altera_reset_controller,false
altera_merlin_master_translator_191/sim/my_sys_altera_merlin_master_translator_191_g7h47bq.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_master_translator_191_g7h47bq,false
altera_merlin_slave_translator_191/sim/my_sys_altera_merlin_slave_translator_191_x56fcki.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_slave_translator_191_x56fcki,false
altera_merlin_master_agent_191/sim/my_sys_altera_merlin_master_agent_191_mpbm6tq.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_master_agent_191_mpbm6tq,false
altera_merlin_slave_agent_191/sim/my_sys_altera_merlin_slave_agent_191_ncfkfri.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_slave_agent_191_ncfkfri,false
altera_merlin_slave_agent_191/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_slave_agent_191_ncfkfri,false
altera_avalon_sc_fifo_1931/sim/my_sys_altera_avalon_sc_fifo_1931_vhmcgqy.v,VERILOG,,my_sys_altera_avalon_sc_fifo_1931_vhmcgqy,false
altera_merlin_router_1921/sim/my_sys_altera_merlin_router_1921_r4426cy.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_router_1921_r4426cy,false
altera_merlin_router_1921/sim/my_sys_altera_merlin_router_1921_x6yg3sy.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_router_1921_x6yg3sy,false
altera_merlin_burst_adapter_1923/sim/my_sys_altera_merlin_burst_adapter_1923_cxxxdcy.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_burst_adapter_1923_cxxxdcy,false
altera_merlin_burst_adapter_1923/sim/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_burst_adapter_1923_cxxxdcy,false
altera_merlin_burst_adapter_1923/sim/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_burst_adapter_1923_cxxxdcy,false
altera_merlin_burst_adapter_1923/sim/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_burst_adapter_1923_cxxxdcy,false
altera_merlin_burst_adapter_1923/sim/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_burst_adapter_1923_cxxxdcy,false
altera_merlin_burst_adapter_1923/sim/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_burst_adapter_1923_cxxxdcy,false
altera_merlin_burst_adapter_1923/sim/altera_default_burst_converter.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_burst_adapter_1923_cxxxdcy,false
altera_merlin_burst_adapter_1923/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_burst_adapter_1923_cxxxdcy,false
altera_merlin_demultiplexer_1921/sim/my_sys_altera_merlin_demultiplexer_1921_k4lsxky.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_demultiplexer_1921_k4lsxky,false
altera_merlin_multiplexer_1921/sim/my_sys_altera_merlin_multiplexer_1921_4saiw4i.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_multiplexer_1921_4saiw4i,false
altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_multiplexer_1921_4saiw4i,false
altera_merlin_multiplexer_1921/sim/my_sys_altera_merlin_multiplexer_1921_ejzlw6a.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_multiplexer_1921_ejzlw6a,false
altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_multiplexer_1921_ejzlw6a,false
altera_merlin_width_adapter_1920/sim/my_sys_altera_merlin_width_adapter_1920_a6ysr2a.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_width_adapter_1920_a6ysr2a,false
altera_merlin_width_adapter_1920/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_width_adapter_1920_a6ysr2a,false
altera_merlin_width_adapter_1920/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_width_adapter_1920_a6ysr2a,false
altera_merlin_width_adapter_1920/sim/my_sys_altera_merlin_width_adapter_1920_6q4fpqq.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_width_adapter_1920_6q4fpqq,false
altera_merlin_width_adapter_1920/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_width_adapter_1920_6q4fpqq,false
altera_merlin_width_adapter_1920/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_width_adapter_1920_6q4fpqq,false
altera_merlin_burst_adapter_1923/sim/my_sys_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_6o7ebti.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,my_sys_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_6o7ebti,false
altera_avalon_st_pipeline_stage_1920/sim/my_sys_altera_avalon_st_pipeline_stage_1920_zterisq.sv,SYSTEM_VERILOG,,my_sys_altera_avalon_st_pipeline_stage_1920_zterisq,false
altera_avalon_st_pipeline_stage_1920/sim/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,my_sys_altera_avalon_st_pipeline_stage_1920_zterisq,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
my_sys.clock_in,my_sys_clock_in
my_sys.mm_master_bfm_0,my_sys_mm_master_bfm_0
my_sys.onchip_memory2_0,my_sys_onchip_memory2_0
my_sys.reset_in,my_sys_reset_in
my_sys.mm_interconnect_0,my_sys_altera_mm_interconnect_1920_rzjmpkq
my_sys.mm_interconnect_0.mm_master_bfm_0_m0_translator,my_sys_altera_merlin_master_translator_191_g7h47bq
my_sys.mm_interconnect_0.onchip_memory2_0_s1_translator,my_sys_altera_merlin_slave_translator_191_x56fcki
my_sys.mm_interconnect_0.mm_master_bfm_0_m0_agent,my_sys_altera_merlin_master_agent_191_mpbm6tq
my_sys.mm_interconnect_0.onchip_memory2_0_s1_agent,my_sys_altera_merlin_slave_agent_191_ncfkfri
my_sys.mm_interconnect_0.onchip_memory2_0_s1_agent_rsp_fifo,my_sys_altera_avalon_sc_fifo_1931_vhmcgqy
my_sys.mm_interconnect_0.onchip_memory2_0_s1_agent_rdata_fifo,my_sys_altera_avalon_sc_fifo_1931_vhmcgqy
my_sys.mm_interconnect_0.router,my_sys_altera_merlin_router_1921_r4426cy
my_sys.mm_interconnect_0.router_001,my_sys_altera_merlin_router_1921_x6yg3sy
my_sys.mm_interconnect_0.onchip_memory2_0_s1_burst_adapter,my_sys_altera_merlin_burst_adapter_1923_cxxxdcy
my_sys.mm_interconnect_0.onchip_memory2_0_s1_burst_adapter.my_altera_avalon_st_pipeline_stage,my_sys_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_6o7ebti
my_sys.mm_interconnect_0.onchip_memory2_0_s1_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage,my_sys_altera_avalon_st_pipeline_stage_1920_zterisq
my_sys.mm_interconnect_0.cmd_demux,my_sys_altera_merlin_demultiplexer_1921_k4lsxky
my_sys.mm_interconnect_0.rsp_demux,my_sys_altera_merlin_demultiplexer_1921_k4lsxky
my_sys.mm_interconnect_0.cmd_mux,my_sys_altera_merlin_multiplexer_1921_4saiw4i
my_sys.mm_interconnect_0.rsp_mux,my_sys_altera_merlin_multiplexer_1921_ejzlw6a
my_sys.mm_interconnect_0.onchip_memory2_0_s1_rsp_width_adapter,my_sys_altera_merlin_width_adapter_1920_a6ysr2a
my_sys.mm_interconnect_0.onchip_memory2_0_s1_cmd_width_adapter,my_sys_altera_merlin_width_adapter_1920_6q4fpqq
my_sys.rst_controller,altera_reset_controller
my_sys.rst_controller_001,altera_reset_controller
