Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'input_cardno' [D:/DSD_lab/ATM/ATM.srcs/sources_1/new/top.v:42]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'status' [D:/DSD_lab/ATM/ATM.srcs/sources_1/new/checkbalance.v:35]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'mode' [D:/DSD_lab/ATM/ATM.srcs/sources_1/new/top.v:61]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'mode' [D:/DSD_lab/ATM/ATM.srcs/sources_1/new/top.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'status' [D:/DSD_lab/ATM/ATM.srcs/sources_1/new/withdraw.v:49]
WARNING: [VRFC 10-5021] port 'insufficient_funds' is not connected on this instance [D:/DSD_lab/ATM/ATM.srcs/sources_1/new/checkbalance.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'status' [D:/DSD_lab/ATM/ATM.srcs/sources_1/new/deposit.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'insufficient_funds' [D:/DSD_lab/ATM/ATM.srcs/sources_1/new/deposit.v:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uservalidation
Compiling module xil_defaultlib.userdatastorage
Compiling module xil_defaultlib.checkbalance
Compiling module xil_defaultlib.deposit
Compiling module xil_defaultlib.withdraw
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
