{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701208273920 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701208273932 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 28 13:51:13 2023 " "Processing started: Tue Nov 28 13:51:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701208273932 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208273932 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final -c Final " "Command: quartus_map --read_settings_files=on --write_settings_files=off Final -c Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208273932 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701208275093 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701208275093 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "GameSystem.qsys " "Elaborating Qsys system entity \"GameSystem.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701208292730 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.28.13:51:42 Progress: Loading FinalProjectFiles/GameSystem.qsys " "2023.11.28.13:51:42 Progress: Loading FinalProjectFiles/GameSystem.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208302226 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.28.13:51:43 Progress: Reading input file " "2023.11.28.13:51:43 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208303360 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.28.13:51:43 Progress: Adding KEYS \[altera_avalon_pio 16.1\] " "2023.11.28.13:51:43 Progress: Adding KEYS \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208303552 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.28.13:51:43 Progress: Parameterizing module KEYS " "2023.11.28.13:51:43 Progress: Parameterizing module KEYS" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208303773 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.28.13:51:43 Progress: Adding clk_0 \[clock_source 16.1\] " "2023.11.28.13:51:43 Progress: Adding clk_0 \[clock_source 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208303781 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.28.13:51:45 Progress: Parameterizing module clk_0 " "2023.11.28.13:51:45 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208305368 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.28.13:51:45 Progress: Adding high_res_timer \[altera_avalon_timer 16.1\] " "2023.11.28.13:51:45 Progress: Adding high_res_timer \[altera_avalon_timer 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208305372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.28.13:51:45 Progress: Parameterizing module high_res_timer " "2023.11.28.13:51:45 Progress: Parameterizing module high_res_timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208305636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.28.13:51:45 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 16.1\] " "2023.11.28.13:51:45 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208305640 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.28.13:51:45 Progress: Parameterizing module jtag_uart_0 " "2023.11.28.13:51:45 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208305697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.28.13:51:45 Progress: Adding lcd \[altera_up_avalon_character_lcd 16.1\] " "2023.11.28.13:51:45 Progress: Adding lcd \[altera_up_avalon_character_lcd 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208305705 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.28.13:51:46 Progress: Parameterizing module lcd " "2023.11.28.13:51:46 Progress: Parameterizing module lcd" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208306727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.28.13:51:46 Progress: Adding ledg \[altera_avalon_pio 16.1\] " "2023.11.28.13:51:46 Progress: Adding ledg \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208306727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.28.13:51:46 Progress: Parameterizing module ledg " "2023.11.28.13:51:46 Progress: Parameterizing module ledg" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208306727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.28.13:51:46 Progress: Adding leds \[altera_avalon_pio 16.1\] " "2023.11.28.13:51:46 Progress: Adding leds \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208306731 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.28.13:51:46 Progress: Parameterizing module leds " "2023.11.28.13:51:46 Progress: Parameterizing module leds" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208306731 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.28.13:51:46 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 16.1\] " "2023.11.28.13:51:46 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208306735 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.28.13:51:47 Progress: Parameterizing module nios2_gen2_0 " "2023.11.28.13:51:47 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208307015 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.28.13:51:47 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 16.1\] " "2023.11.28.13:51:47 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208307023 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.28.13:51:47 Progress: Parameterizing module onchip_memory2_0 " "2023.11.28.13:51:47 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208307071 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.28.13:51:47 Progress: Adding sdram \[altera_avalon_new_sdram_controller 16.1\] " "2023.11.28.13:51:47 Progress: Adding sdram \[altera_avalon_new_sdram_controller 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208307071 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.28.13:51:47 Progress: Parameterizing module sdram " "2023.11.28.13:51:47 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208307111 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.28.13:51:47 Progress: Adding seven_seg_0 \[altera_avalon_pio 16.1\] " "2023.11.28.13:51:47 Progress: Adding seven_seg_0 \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208307111 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.28.13:51:47 Progress: Parameterizing module seven_seg_0 " "2023.11.28.13:51:47 Progress: Parameterizing module seven_seg_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208307111 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.28.13:51:47 Progress: Adding seven_seg_1 \[altera_avalon_pio 16.1\] " "2023.11.28.13:51:47 Progress: Adding seven_seg_1 \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208307115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.28.13:51:47 Progress: Parameterizing module seven_seg_1 " "2023.11.28.13:51:47 Progress: Parameterizing module seven_seg_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208307119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.28.13:51:47 Progress: Adding seven_seg_2 \[altera_avalon_pio 16.1\] " "2023.11.28.13:51:47 Progress: Adding seven_seg_2 \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208307119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.28.13:51:47 Progress: Parameterizing module seven_seg_2 " "2023.11.28.13:51:47 Progress: Parameterizing module seven_seg_2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208307119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.28.13:51:47 Progress: Adding seven_seg_3 \[altera_avalon_pio 16.1\] " "2023.11.28.13:51:47 Progress: Adding seven_seg_3 \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208307123 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.28.13:51:47 Progress: Parameterizing module seven_seg_3 " "2023.11.28.13:51:47 Progress: Parameterizing module seven_seg_3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208307123 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.28.13:51:47 Progress: Adding seven_seg_4 \[altera_avalon_pio 16.1\] " "2023.11.28.13:51:47 Progress: Adding seven_seg_4 \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208307123 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.28.13:51:47 Progress: Parameterizing module seven_seg_4 " "2023.11.28.13:51:47 Progress: Parameterizing module seven_seg_4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208307123 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.28.13:51:47 Progress: Adding seven_seg_5 \[altera_avalon_pio 16.1\] " "2023.11.28.13:51:47 Progress: Adding seven_seg_5 \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208307127 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.28.13:51:47 Progress: Parameterizing module seven_seg_5 " "2023.11.28.13:51:47 Progress: Parameterizing module seven_seg_5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208307131 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.28.13:51:47 Progress: Adding seven_seg_6 \[altera_avalon_pio 16.1\] " "2023.11.28.13:51:47 Progress: Adding seven_seg_6 \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208307131 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.28.13:51:47 Progress: Parameterizing module seven_seg_6 " "2023.11.28.13:51:47 Progress: Parameterizing module seven_seg_6" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208307131 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.28.13:51:47 Progress: Adding seven_seg_7 \[altera_avalon_pio 16.1\] " "2023.11.28.13:51:47 Progress: Adding seven_seg_7 \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208307131 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.28.13:51:47 Progress: Parameterizing module seven_seg_7 " "2023.11.28.13:51:47 Progress: Parameterizing module seven_seg_7" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208307131 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.28.13:51:47 Progress: Adding switches \[altera_avalon_pio 16.1\] " "2023.11.28.13:51:47 Progress: Adding switches \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208307131 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.28.13:51:47 Progress: Parameterizing module switches " "2023.11.28.13:51:47 Progress: Parameterizing module switches" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208307135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.28.13:51:47 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 16.1\] " "2023.11.28.13:51:47 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208307139 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.28.13:51:47 Progress: Parameterizing module sysid_qsys_0 " "2023.11.28.13:51:47 Progress: Parameterizing module sysid_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208307175 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.28.13:51:47 Progress: Adding system_timer \[altera_avalon_timer 16.1\] " "2023.11.28.13:51:47 Progress: Adding system_timer \[altera_avalon_timer 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208307183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.28.13:51:47 Progress: Parameterizing module system_timer " "2023.11.28.13:51:47 Progress: Parameterizing module system_timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208307187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.28.13:51:47 Progress: Building connections " "2023.11.28.13:51:47 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208307187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.28.13:51:47 Progress: Parameterizing connections " "2023.11.28.13:51:47 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208307263 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.28.13:51:47 Progress: Validating " "2023.11.28.13:51:47 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208307271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.28.13:51:49 Progress: Done reading input file " "2023.11.28.13:51:49 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208309004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "GameSystem.KEYS: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "GameSystem.KEYS: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208310970 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "GameSystem.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "GameSystem.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208310974 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "GameSystem.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "GameSystem.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208310974 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "GameSystem.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "GameSystem.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208310978 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "GameSystem.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "GameSystem.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208310978 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "GameSystem.sysid_qsys_0: Time stamp will be automatically updated when this component is generated. " "GameSystem.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208310978 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "GameSystem: Generating GameSystem \"GameSystem\" for QUARTUS_SYNTH " "GameSystem: Generating GameSystem \"GameSystem\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208312756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "KEYS: Starting RTL generation for module 'GameSystem_KEYS' " "KEYS: Starting RTL generation for module 'GameSystem_KEYS'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208329049 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "KEYS:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=GameSystem_KEYS --dir=C:/Users/luigi/AppData/Local/Temp/alt9689_3628290507671183651.dir/0001_KEYS_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/luigi/AppData/Local/Temp/alt9689_3628290507671183651.dir/0001_KEYS_gen//GameSystem_KEYS_component_configuration.pl  --do_build_sim=0  \] " "KEYS:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=GameSystem_KEYS --dir=C:/Users/luigi/AppData/Local/Temp/alt9689_3628290507671183651.dir/0001_KEYS_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/luigi/AppData/Local/Temp/alt9689_3628290507671183651.dir/0001_KEYS_gen//GameSystem_KEYS_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208329053 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "KEYS: Done RTL generation for module 'GameSystem_KEYS' " "KEYS: Done RTL generation for module 'GameSystem_KEYS'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208329607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "KEYS: \"GameSystem\" instantiated altera_avalon_pio \"KEYS\" " "KEYS: \"GameSystem\" instantiated altera_avalon_pio \"KEYS\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208329635 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "High_res_timer: Starting RTL generation for module 'GameSystem_high_res_timer' " "High_res_timer: Starting RTL generation for module 'GameSystem_high_res_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208329660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "High_res_timer:   Generation command is \[exec C:/intelFPGA_lite/16.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=GameSystem_high_res_timer --dir=C:/Users/luigi/AppData/Local/Temp/alt9689_3628290507671183651.dir/0002_high_res_timer_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/luigi/AppData/Local/Temp/alt9689_3628290507671183651.dir/0002_high_res_timer_gen//GameSystem_high_res_timer_component_configuration.pl  --do_build_sim=0  \] " "High_res_timer:   Generation command is \[exec C:/intelFPGA_lite/16.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=GameSystem_high_res_timer --dir=C:/Users/luigi/AppData/Local/Temp/alt9689_3628290507671183651.dir/0002_high_res_timer_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/luigi/AppData/Local/Temp/alt9689_3628290507671183651.dir/0002_high_res_timer_gen//GameSystem_high_res_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208329660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "High_res_timer: Done RTL generation for module 'GameSystem_high_res_timer' " "High_res_timer: Done RTL generation for module 'GameSystem_high_res_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208330120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "High_res_timer: \"GameSystem\" instantiated altera_avalon_timer \"high_res_timer\" " "High_res_timer: \"GameSystem\" instantiated altera_avalon_timer \"high_res_timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208330144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'GameSystem_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'GameSystem_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208330156 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=GameSystem_jtag_uart_0 --dir=C:/Users/luigi/AppData/Local/Temp/alt9689_3628290507671183651.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/luigi/AppData/Local/Temp/alt9689_3628290507671183651.dir/0003_jtag_uart_0_gen//GameSystem_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=GameSystem_jtag_uart_0 --dir=C:/Users/luigi/AppData/Local/Temp/alt9689_3628290507671183651.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/luigi/AppData/Local/Temp/alt9689_3628290507671183651.dir/0003_jtag_uart_0_gen//GameSystem_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208330160 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'GameSystem_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'GameSystem_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208330887 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"GameSystem\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"GameSystem\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208330907 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lcd: Starting Generation of Character LCD " "Lcd: Starting Generation of Character LCD" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208330911 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lcd: \"GameSystem\" instantiated altera_up_avalon_character_lcd \"lcd\" " "Lcd: \"GameSystem\" instantiated altera_up_avalon_character_lcd \"lcd\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208330994 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ledg: Starting RTL generation for module 'GameSystem_ledg' " "Ledg: Starting RTL generation for module 'GameSystem_ledg'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208331007 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ledg:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=GameSystem_ledg --dir=C:/Users/luigi/AppData/Local/Temp/alt9689_3628290507671183651.dir/0005_ledg_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/luigi/AppData/Local/Temp/alt9689_3628290507671183651.dir/0005_ledg_gen//GameSystem_ledg_component_configuration.pl  --do_build_sim=0  \] " "Ledg:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=GameSystem_ledg --dir=C:/Users/luigi/AppData/Local/Temp/alt9689_3628290507671183651.dir/0005_ledg_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/luigi/AppData/Local/Temp/alt9689_3628290507671183651.dir/0005_ledg_gen//GameSystem_ledg_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208331007 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ledg: Done RTL generation for module 'GameSystem_ledg' " "Ledg: Done RTL generation for module 'GameSystem_ledg'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208331406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ledg: \"GameSystem\" instantiated altera_avalon_pio \"ledg\" " "Ledg: \"GameSystem\" instantiated altera_avalon_pio \"ledg\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208331426 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: Starting RTL generation for module 'GameSystem_leds' " "Leds: Starting RTL generation for module 'GameSystem_leds'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208331442 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=GameSystem_leds --dir=C:/Users/luigi/AppData/Local/Temp/alt9689_3628290507671183651.dir/0006_leds_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/luigi/AppData/Local/Temp/alt9689_3628290507671183651.dir/0006_leds_gen//GameSystem_leds_component_configuration.pl  --do_build_sim=0  \] " "Leds:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=GameSystem_leds --dir=C:/Users/luigi/AppData/Local/Temp/alt9689_3628290507671183651.dir/0006_leds_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/luigi/AppData/Local/Temp/alt9689_3628290507671183651.dir/0006_leds_gen//GameSystem_leds_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208331442 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: Done RTL generation for module 'GameSystem_leds' " "Leds: Done RTL generation for module 'GameSystem_leds'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208331875 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: \"GameSystem\" instantiated altera_avalon_pio \"leds\" " "Leds: \"GameSystem\" instantiated altera_avalon_pio \"leds\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208331883 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"GameSystem\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"GameSystem\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208332862 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'GameSystem_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'GameSystem_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208332882 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=GameSystem_onchip_memory2_0 --dir=C:/Users/luigi/AppData/Local/Temp/alt9689_3628290507671183651.dir/0007_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/luigi/AppData/Local/Temp/alt9689_3628290507671183651.dir/0007_onchip_memory2_0_gen//GameSystem_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=GameSystem_onchip_memory2_0 --dir=C:/Users/luigi/AppData/Local/Temp/alt9689_3628290507671183651.dir/0007_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/luigi/AppData/Local/Temp/alt9689_3628290507671183651.dir/0007_onchip_memory2_0_gen//GameSystem_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208332882 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'GameSystem_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'GameSystem_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208333401 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"GameSystem\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"GameSystem\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208333429 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'GameSystem_sdram' " "Sdram: Starting RTL generation for module 'GameSystem_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208333441 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=GameSystem_sdram --dir=C:/Users/luigi/AppData/Local/Temp/alt9689_3628290507671183651.dir/0008_sdram_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/luigi/AppData/Local/Temp/alt9689_3628290507671183651.dir/0008_sdram_gen//GameSystem_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=GameSystem_sdram --dir=C:/Users/luigi/AppData/Local/Temp/alt9689_3628290507671183651.dir/0008_sdram_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/luigi/AppData/Local/Temp/alt9689_3628290507671183651.dir/0008_sdram_gen//GameSystem_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208333441 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'GameSystem_sdram' " "Sdram: Done RTL generation for module 'GameSystem_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208334097 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"GameSystem\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"GameSystem\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208334125 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Seven_seg_0: Starting RTL generation for module 'GameSystem_seven_seg_0' " "Seven_seg_0: Starting RTL generation for module 'GameSystem_seven_seg_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208334137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Seven_seg_0:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=GameSystem_seven_seg_0 --dir=C:/Users/luigi/AppData/Local/Temp/alt9689_3628290507671183651.dir/0009_seven_seg_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/luigi/AppData/Local/Temp/alt9689_3628290507671183651.dir/0009_seven_seg_0_gen//GameSystem_seven_seg_0_component_configuration.pl  --do_build_sim=0  \] " "Seven_seg_0:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=GameSystem_seven_seg_0 --dir=C:/Users/luigi/AppData/Local/Temp/alt9689_3628290507671183651.dir/0009_seven_seg_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/luigi/AppData/Local/Temp/alt9689_3628290507671183651.dir/0009_seven_seg_0_gen//GameSystem_seven_seg_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208334141 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Seven_seg_0: Done RTL generation for module 'GameSystem_seven_seg_0' " "Seven_seg_0: Done RTL generation for module 'GameSystem_seven_seg_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208334784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Seven_seg_0: \"GameSystem\" instantiated altera_avalon_pio \"seven_seg_0\" " "Seven_seg_0: \"GameSystem\" instantiated altera_avalon_pio \"seven_seg_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208334792 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: Starting RTL generation for module 'GameSystem_switches' " "Switches: Starting RTL generation for module 'GameSystem_switches'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208334804 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=GameSystem_switches --dir=C:/Users/luigi/AppData/Local/Temp/alt9689_3628290507671183651.dir/0010_switches_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/luigi/AppData/Local/Temp/alt9689_3628290507671183651.dir/0010_switches_gen//GameSystem_switches_component_configuration.pl  --do_build_sim=0  \] " "Switches:   Generation command is \[exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=GameSystem_switches --dir=C:/Users/luigi/AppData/Local/Temp/alt9689_3628290507671183651.dir/0010_switches_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/luigi/AppData/Local/Temp/alt9689_3628290507671183651.dir/0010_switches_gen//GameSystem_switches_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208334804 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: Done RTL generation for module 'GameSystem_switches' " "Switches: Done RTL generation for module 'GameSystem_switches'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208335221 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: \"GameSystem\" instantiated altera_avalon_pio \"switches\" " "Switches: \"GameSystem\" instantiated altera_avalon_pio \"switches\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208335246 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys_0: \"GameSystem\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\" " "Sysid_qsys_0: \"GameSystem\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208335262 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System_timer: Starting RTL generation for module 'GameSystem_system_timer' " "System_timer: Starting RTL generation for module 'GameSystem_system_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208335270 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System_timer:   Generation command is \[exec C:/intelFPGA_lite/16.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=GameSystem_system_timer --dir=C:/Users/luigi/AppData/Local/Temp/alt9689_3628290507671183651.dir/0012_system_timer_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/luigi/AppData/Local/Temp/alt9689_3628290507671183651.dir/0012_system_timer_gen//GameSystem_system_timer_component_configuration.pl  --do_build_sim=0  \] " "System_timer:   Generation command is \[exec C:/intelFPGA_lite/16.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=GameSystem_system_timer --dir=C:/Users/luigi/AppData/Local/Temp/alt9689_3628290507671183651.dir/0012_system_timer_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/luigi/AppData/Local/Temp/alt9689_3628290507671183651.dir/0012_system_timer_gen//GameSystem_system_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701208335270 ""}
