#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Feb 21 16:45:17 2018
# Process ID: 3628
# Current directory: C:/Users/fpga/FPGA/lab2/lab2.runs/system_system_ila_0_1_synth_1
# Command line: vivado.exe -log system_system_ila_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_system_ila_0_1.tcl
# Log file: C:/Users/fpga/FPGA/lab2/lab2.runs/system_system_ila_0_1_synth_1/system_system_ila_0_1.vds
# Journal file: C:/Users/fpga/FPGA/lab2/lab2.runs/system_system_ila_0_1_synth_1\vivado.jou
#-----------------------------------------------------------
source system_system_ila_0_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 430.270 ; gain = 96.949
INFO: [Synth 8-638] synthesizing module 'system_system_ila_0_1' [c:/Users/fpga/FPGA/lab2/lab2.srcs/sources_1/bd/system/ip/system_system_ila_0_1/synth/system_system_ila_0_1.v:206]
INFO: [Synth 8-638] synthesizing module 'bd_1579' [c:/Users/fpga/FPGA/lab2/lab2.srcs/sources_1/bd/system/ip/system_system_ila_0_1/bd_0/hdl/bd_1579.v:13]
INFO: [Synth 8-638] synthesizing module 'bd_1579_g_inst_0' [c:/Users/fpga/FPGA/lab2/lab2.srcs/sources_1/bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_1/synth/bd_1579_g_inst_0.v:116]
INFO: [Synth 8-638] synthesizing module 'bd_1579_g_inst_0_gigantic_mux' [c:/Users/fpga/FPGA/lab2/lab2.srcs/sources_1/bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_1/bd_1579_g_inst_0_gigantic_mux.v:63]
INFO: [Synth 8-256] done synthesizing module 'bd_1579_g_inst_0_gigantic_mux' (2#1) [c:/Users/fpga/FPGA/lab2/lab2.srcs/sources_1/bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_1/bd_1579_g_inst_0_gigantic_mux.v:63]
INFO: [Synth 8-256] done synthesizing module 'bd_1579_g_inst_0' (3#1) [c:/Users/fpga/FPGA/lab2/lab2.srcs/sources_1/bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_1/synth/bd_1579_g_inst_0.v:116]
INFO: [Synth 8-638] synthesizing module 'bd_1579_ila_lib_0' [c:/Users/fpga/FPGA/lab2/lab2.srcs/sources_1/bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_0/synth/bd_1579_ila_lib_0.v:84]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (11#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (12#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43823]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (22#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43823]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43673]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (24#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43673]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43762]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (26#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43762]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (31#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'bd_1579_ila_lib_0' (49#1) [c:/Users/fpga/FPGA/lab2/lab2.srcs/sources_1/bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_0/synth/bd_1579_ila_lib_0.v:84]
INFO: [Synth 8-638] synthesizing module 'bd_1579_slot_0_ar_0' [c:/Users/fpga/FPGA/lab2/lab2.srcs/sources_1/bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_5/synth/bd_1579_slot_0_ar_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat_v2_1_1_xlconcat' [c:/Users/fpga/FPGA/lab2/lab2.srcs/sources_1/bd/system/ipshared/73b7/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat_v2_1_1_xlconcat' (50#1) [c:/Users/fpga/FPGA/lab2/lab2.srcs/sources_1/bd/system/ipshared/73b7/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-256] done synthesizing module 'bd_1579_slot_0_ar_0' (51#1) [c:/Users/fpga/FPGA/lab2/lab2.srcs/sources_1/bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_5/synth/bd_1579_slot_0_ar_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_1579_slot_0_aw_0' [c:/Users/fpga/FPGA/lab2/lab2.srcs/sources_1/bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_2/synth/bd_1579_slot_0_aw_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_1579_slot_0_aw_0' (52#1) [c:/Users/fpga/FPGA/lab2/lab2.srcs/sources_1/bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_2/synth/bd_1579_slot_0_aw_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_1579_slot_0_b_0' [c:/Users/fpga/FPGA/lab2/lab2.srcs/sources_1/bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_4/synth/bd_1579_slot_0_b_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_1579_slot_0_b_0' (53#1) [c:/Users/fpga/FPGA/lab2/lab2.srcs/sources_1/bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_4/synth/bd_1579_slot_0_b_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_1579_slot_0_r_0' [c:/Users/fpga/FPGA/lab2/lab2.srcs/sources_1/bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_6/synth/bd_1579_slot_0_r_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_1579_slot_0_r_0' (54#1) [c:/Users/fpga/FPGA/lab2/lab2.srcs/sources_1/bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_6/synth/bd_1579_slot_0_r_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_1579_slot_0_w_0' [c:/Users/fpga/FPGA/lab2/lab2.srcs/sources_1/bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_3/synth/bd_1579_slot_0_w_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_1579_slot_0_w_0' (55#1) [c:/Users/fpga/FPGA/lab2/lab2.srcs/sources_1/bd/system/ip/system_system_ila_0_1/bd_0/ip/ip_3/synth/bd_1579_slot_0_w_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'bd_1579' (56#1) [c:/Users/fpga/FPGA/lab2/lab2.srcs/sources_1/bd/system/ip/system_system_ila_0_1/bd_0/hdl/bd_1579.v:13]
INFO: [Synth 8-256] done synthesizing module 'system_system_ila_0_1' (57#1) [c:/Users/fpga/FPGA/lab2/lab2.srcs/sources_1/bd/system/ip/system_system_ila_0_1/synth/system_system_ila_0_1.v:206]
Finished RTL Elaboration : Time (s): cpu = 00:01:22 ; elapsed = 00:01:23 . Memory (MB): peak = 755.305 ; gain = 421.984
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:23 ; elapsed = 00:01:24 . Memory (MB): peak = 755.305 ; gain = 421.984
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 819.336 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:41 ; elapsed = 00:01:42 . Memory (MB): peak = 819.336 ; gain = 486.016
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:41 ; elapsed = 00:01:42 . Memory (MB): peak = 819.336 ; gain = 486.016
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:41 ; elapsed = 00:01:42 . Memory (MB): peak = 819.336 ; gain = 486.016
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:44 ; elapsed = 00:01:46 . Memory (MB): peak = 819.336 ; gain = 486.016
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:54 ; elapsed = 00:01:56 . Memory (MB): peak = 819.336 ; gain = 486.016
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:07 ; elapsed = 00:02:09 . Memory (MB): peak = 819.336 ; gain = 486.016
Finished Timing Optimization : Time (s): cpu = 00:02:07 ; elapsed = 00:02:09 . Memory (MB): peak = 819.336 ; gain = 486.016
Finished Technology Mapping : Time (s): cpu = 00:02:08 ; elapsed = 00:02:11 . Memory (MB): peak = 819.336 ; gain = 486.016
Finished IO Insertion : Time (s): cpu = 00:02:09 ; elapsed = 00:02:11 . Memory (MB): peak = 819.336 ; gain = 486.016
Finished Renaming Generated Instances : Time (s): cpu = 00:02:09 ; elapsed = 00:02:12 . Memory (MB): peak = 819.336 ; gain = 486.016
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:10 ; elapsed = 00:02:12 . Memory (MB): peak = 819.336 ; gain = 486.016
Finished Renaming Generated Ports : Time (s): cpu = 00:02:10 ; elapsed = 00:02:12 . Memory (MB): peak = 819.336 ; gain = 486.016
Finished Handling Custom Attributes : Time (s): cpu = 00:02:10 ; elapsed = 00:02:12 . Memory (MB): peak = 819.336 ; gain = 486.016
Finished Renaming Generated Nets : Time (s): cpu = 00:02:10 ; elapsed = 00:02:12 . Memory (MB): peak = 819.336 ; gain = 486.016

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    43|
|2     |CFGLUT5  |   118|
|3     |LUT1     |    41|
|4     |LUT2     |    57|
|5     |LUT3     |    96|
|6     |LUT4     |   197|
|7     |LUT5     |   122|
|8     |LUT6     |   578|
|9     |MUXF7    |    35|
|10    |RAMB36E1 |     3|
|11    |SRL16E   |   110|
|12    |SRLC16E  |     2|
|13    |SRLC32E  |    17|
|14    |FDRE     |  1898|
|15    |FDSE     |     9|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:10 ; elapsed = 00:02:12 . Memory (MB): peak = 819.336 ; gain = 486.016
synth_design: Time (s): cpu = 00:02:14 ; elapsed = 00:02:16 . Memory (MB): peak = 819.336 ; gain = 486.016
