// Seed: 3726063152
module module_0;
  logic id_1;
  logic id_2;
  parameter id_3 = 1;
  assign id_1 = -1;
  wire id_4, id_5;
  generate
    parameter id_6 = id_3[1 : ""&1];
  endgenerate
  assign id_1 = -1;
endmodule
program module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9[-1 : 1],
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  input wire id_12;
  output wire id_11;
  output reg id_10;
  output logic [7:0] id_9;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  always begin : LABEL_0
    id_10 <= id_3.id_6;
  end
  assign id_10 = -1;
endprogram
