{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558553948214 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558553948214 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 22 15:39:07 2019 " "Processing started: Wed May 22 15:39:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558553948214 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1558553948214 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VGASDRAM1 -c VGASDRAM1 " "Command: quartus_sta VGASDRAM1 -c VGASDRAM1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1558553948214 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1558553948415 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1558553948763 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1558553948763 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558553948832 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558553948832 ""}
{ "Info" "ISTA_SDC_FOUND" "VGASDRAM1.sdc " "Reading SDC File: 'VGASDRAM1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1558553949023 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 5, found: 25), -divide_by (expected: 2, found: 12) " "-multiply_by (expected: 5, found: 25), -divide_by (expected: 2, found: 12)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1558553949038 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1558553949038 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558553949038 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "vclk " "Virtual clock vclk is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1558553949038 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) to ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558553949038 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) setup and hold " "From clk (Rise) to vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558553949038 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) setup and hold " "From vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) to vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558553949038 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1558553949038 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1558553949038 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1558553949054 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1558553949085 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1558553949085 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.713 " "Worst-case setup slack is -7.713" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553949085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553949085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.713           -2071.544 ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -7.713           -2071.544 ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553949085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.254             -28.742 clk  " "   -4.254             -28.742 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553949085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.070               0.000 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\]  " "   36.070               0.000 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553949085 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558553949085 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.433 " "Worst-case hold slack is 0.433" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553949101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553949101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.433               0.000 ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553949101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 clk  " "    0.452               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553949101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.725               0.000 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    0.725               0.000 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553949101 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558553949101 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.599 " "Worst-case recovery slack is -7.599" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553949101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553949101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.599           -1400.038 ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -7.599           -1400.038 ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553949101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.060            -132.750 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\]  " "   -6.060            -132.750 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553949101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.082               0.000 clk  " "   15.082               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553949101 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558553949101 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.568 " "Worst-case removal slack is 3.568" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553949101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553949101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.568               0.000 clk  " "    3.568               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553949101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.436               0.000 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    4.436               0.000 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553949101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.211               0.000 ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.211               0.000 ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553949101 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558553949101 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.690 " "Worst-case minimum pulse width slack is 4.690" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553949101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553949101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.690               0.000 ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.690               0.000 ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553949101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.519               0.000 sclk  " "    5.519               0.000 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553949101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.155               0.000 clk  " "   10.155               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553949101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.699               0.000 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\]  " "   19.699               0.000 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553949101 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558553949101 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1558553949217 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1558553949232 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1558553949566 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 5, found: 25), -divide_by (expected: 2, found: 12) " "-multiply_by (expected: 5, found: 25), -divide_by (expected: 2, found: 12)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1558553949680 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1558553949680 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558553949680 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "vclk " "Virtual clock vclk is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1558553949680 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) to ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558553949680 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) setup and hold " "From clk (Rise) to vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558553949680 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) setup and hold " "From vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) to vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558553949680 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1558553949680 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1558553949702 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1558553949702 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.017 " "Worst-case setup slack is -7.017" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553949718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553949718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.017           -1867.971 ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -7.017           -1867.971 ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553949718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.174             -28.314 clk  " "   -4.174             -28.314 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553949718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.356               0.000 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\]  " "   36.356               0.000 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553949718 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558553949718 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.382 " "Worst-case hold slack is 0.382" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553949718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553949718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.382               0.000 ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553949718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 clk  " "    0.400               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553949718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.672               0.000 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    0.672               0.000 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553949718 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558553949718 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.795 " "Worst-case recovery slack is -6.795" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553949733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553949733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.795           -1249.751 ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -6.795           -1249.751 ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553949733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.450            -119.263 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\]  " "   -5.450            -119.263 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553949733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.537               0.000 clk  " "   15.537               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553949733 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558553949733 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.225 " "Worst-case removal slack is 3.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553949733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553949733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.225               0.000 clk  " "    3.225               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553949733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.970               0.000 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    3.970               0.000 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553949733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.596               0.000 ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.596               0.000 ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553949733 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558553949733 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.665 " "Worst-case minimum pulse width slack is 4.665" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553949749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553949749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.665               0.000 ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.665               0.000 ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553949749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.519               0.000 sclk  " "    5.519               0.000 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553949749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.167               0.000 clk  " "   10.167               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553949749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.668               0.000 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\]  " "   19.668               0.000 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553949749 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558553949749 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1558553949918 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 5, found: 25), -divide_by (expected: 2, found: 12) " "-multiply_by (expected: 5, found: 25), -divide_by (expected: 2, found: 12)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1558553950050 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1558553950050 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558553950050 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "vclk " "Virtual clock vclk is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1558553950050 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) to ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558553950050 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) setup and hold " "From clk (Rise) to vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558553950050 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) setup and hold " "From vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) to vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558553950050 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1558553950050 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1558553950050 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1558553950050 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.075 " "Worst-case setup slack is -3.075" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553950065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553950065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.075            -815.503 ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.075            -815.503 ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553950065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.547             -10.199 clk  " "   -1.547             -10.199 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553950065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.338               0.000 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\]  " "   38.338               0.000 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553950065 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558553950065 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553950081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553950081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.179               0.000 ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553950081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 clk  " "    0.186               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553950081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    0.289               0.000 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553950081 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558553950081 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.094 " "Worst-case recovery slack is -3.094" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553950081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553950081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.094            -570.117 ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.094            -570.117 ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553950081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.273             -49.838 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\]  " "   -2.273             -49.838 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553950081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.292               0.000 clk  " "   18.292               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553950081 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558553950081 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.591 " "Worst-case removal slack is 1.591" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553950135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553950135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.591               0.000 clk  " "    1.591               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553950135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.045               0.000 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\]  " "    2.045               0.000 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553950135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.443               0.000 ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.443               0.000 ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553950135 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558553950135 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.768 " "Worst-case minimum pulse width slack is 4.768" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553950135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553950135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.768               0.000 ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.768               0.000 ipll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553950135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.000               0.000 sclk  " "    6.000               0.000 sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553950135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.679               0.000 clk  " "    9.679               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553950135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.769               0.000 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\]  " "   19.769               0.000 vpll:ivpll\|altpll:altpll_component\|vpll_altpll:auto_generated\|wire_pll1_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558553950135 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558553950135 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1558553950805 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1558553950805 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 28 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558553950953 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 22 15:39:10 2019 " "Processing ended: Wed May 22 15:39:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558553950953 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558553950953 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558553950953 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1558553950953 ""}
