
*** Running vivado
    with args -log openmips_min_sopc.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source openmips_min_sopc.tcl -notrace


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source openmips_min_sopc.tcl -notrace
Command: link_design -top openmips_min_sopc -part xc7a100tfgg676-2L
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 1008 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Device 21-403] Loading part xc7a100tfgg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/constrs_1/new/thinpad_top.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk_uart_in'. [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/constrs_1/new/thinpad_top.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/constrs_1/new/thinpad_top.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'clk_uart_in_IBUF'. [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/constrs_1/new/thinpad_top.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/constrs_1/new/thinpad_top.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk_uart_in'. [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/constrs_1/new/thinpad_top.xdc:7]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk_uart_in]'. [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/constrs_1/new/thinpad_top.xdc:7]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'uart_wrn'. [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/constrs_1/new/thinpad_top.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/constrs_1/new/thinpad_top.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_rdn'. [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/constrs_1/new/thinpad_top.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/constrs_1/new/thinpad_top.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_tbre'. [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/constrs_1/new/thinpad_top.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/constrs_1/new/thinpad_top.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_tsre'. [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/constrs_1/new/thinpad_top.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/constrs_1/new/thinpad_top.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_dataready'. [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/constrs_1/new/thinpad_top.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/constrs_1/new/thinpad_top.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'txd'. [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/constrs_1/new/thinpad_top.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/constrs_1/new/thinpad_top.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rxd'. [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/constrs_1/new/thinpad_top.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/constrs_1/new/thinpad_top.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/XilinxProjects/YaoPad/YaoPad/YaoPad.srcs/constrs_1/new/thinpad_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 64 instances

7 Infos, 10 Warnings, 10 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 554.039 ; gain = 309.004
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.617 . Memory (MB): peak = 558.672 ; gain = 4.633
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13566a34e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.760 . Memory (MB): peak = 1023.703 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 4 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 16c35a1d3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1023.703 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 12641105d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1023.703 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 12641105d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1023.703 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 12641105d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1023.703 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1023.703 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 12641105d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1023.703 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1dfb2d736

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1023.703 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 10 Warnings, 10 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1023.703 ; gain = 469.664
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1023.703 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/XilinxProjects/YaoPad/YaoPad/YaoPad.runs/impl_1/openmips_min_sopc_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file openmips_min_sopc_drc_opted.rpt -pb openmips_min_sopc_drc_opted.pb -rpx openmips_min_sopc_drc_opted.rpx
Command: report_drc -file openmips_min_sopc_drc_opted.rpt -pb openmips_min_sopc_drc_opted.pb -rpx openmips_min_sopc_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.runs/impl_1/openmips_min_sopc_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1023.703 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1ac9b995e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1023.703 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1023.703 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Place 30-574] Poor placement for routing between an IO pin and BUFG. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	click_IBUF_inst (IBUF.O) is locked to IOB_X0Y135
	click_IBUF_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y0
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
WARNING: [Place 30-574] Poor placement for routing between an IO pin and BUFG. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	rst_IBUF_inst (IBUF.O) is locked to IOB_X0Y119
	rst_IBUF_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y1
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 155adf17e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1023.703 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 220f51103

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1053.250 ; gain = 29.547

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 220f51103

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1053.250 ; gain = 29.547
Phase 1 Placer Initialization | Checksum: 220f51103

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1053.250 ; gain = 29.547

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 22cd25d94

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1053.250 ; gain = 29.547

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 22cd25d94

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1053.250 ; gain = 29.547

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 154d57451

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1053.250 ; gain = 29.547

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19a3207d3

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1053.250 ; gain = 29.547

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 16d98b58b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1053.250 ; gain = 29.547

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1c24aa118

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1063.391 ; gain = 39.688

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 21878bfe5

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 1063.391 ; gain = 39.688

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 16d784269

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 1063.391 ; gain = 39.688
Phase 3 Detail Placement | Checksum: 16d784269

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 1063.391 ; gain = 39.688

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: c956ad28

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: c956ad28

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 1096.184 ; gain = 72.480
INFO: [Place 30-746] Post Placement Timing Summary WNS=14.160. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 13edfb7dd

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 1096.184 ; gain = 72.480
Phase 4.1 Post Commit Optimization | Checksum: 13edfb7dd

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 1096.184 ; gain = 72.480

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 13edfb7dd

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 1096.184 ; gain = 72.480

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 13edfb7dd

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 1096.184 ; gain = 72.480

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1d5268586

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 1096.184 ; gain = 72.480
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d5268586

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 1096.184 ; gain = 72.480
Ending Placer Task | Checksum: 115e068d4

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 1096.184 ; gain = 72.480
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 12 Warnings, 10 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:31 . Memory (MB): peak = 1096.184 ; gain = 72.480
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1096.184 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/XilinxProjects/YaoPad/YaoPad/YaoPad.runs/impl_1/openmips_min_sopc_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file openmips_min_sopc_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.145 . Memory (MB): peak = 1096.184 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file openmips_min_sopc_utilization_placed.rpt -pb openmips_min_sopc_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.183 . Memory (MB): peak = 1096.184 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -file openmips_min_sopc_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1096.184 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PLCK-12] Clock Placer Checks: Poor placement for routing between an IO pin and BUFG. 
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
 This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	click_IBUF_inst (IBUF.O) is locked to IOB_X0Y135
	click_IBUF_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y0
WARNING: [DRC PLCK-12] Clock Placer Checks: Poor placement for routing between an IO pin and BUFG. 
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
 This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	rst_IBUF_inst (IBUF.O) is locked to IOB_X0Y119
	rst_IBUF_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y1
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 23f06f1d ConstDB: 0 ShapeSum: f1eff9b7 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 16acda6f0

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 1232.789 ; gain = 127.543
Post Restoration Checksum: NetGraph: d706ff2a NumContArr: 93c6a7c6 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 16acda6f0

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1232.789 ; gain = 127.543

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 16acda6f0

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 1232.789 ; gain = 127.543

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 16acda6f0

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 1232.789 ; gain = 127.543
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 16166bfd7

Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 1256.902 ; gain = 151.656
INFO: [Route 35-416] Intermediate Timing Summary | WNS=14.333 | TNS=0.000  | WHS=-0.120 | THS=-2.946 |

Phase 2 Router Initialization | Checksum: 1ab2a60c7

Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 1269.738 ; gain = 164.492

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1622dcea1

Time (s): cpu = 00:00:49 ; elapsed = 00:00:40 . Memory (MB): peak = 1269.738 ; gain = 164.492

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1480
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.916 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1bf007af7

Time (s): cpu = 00:00:58 ; elapsed = 00:00:44 . Memory (MB): peak = 1269.738 ; gain = 164.492
Phase 4 Rip-up And Reroute | Checksum: 1bf007af7

Time (s): cpu = 00:00:58 ; elapsed = 00:00:44 . Memory (MB): peak = 1269.738 ; gain = 164.492

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1bf007af7

Time (s): cpu = 00:00:58 ; elapsed = 00:00:44 . Memory (MB): peak = 1269.738 ; gain = 164.492

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1bf007af7

Time (s): cpu = 00:00:58 ; elapsed = 00:00:44 . Memory (MB): peak = 1269.738 ; gain = 164.492
Phase 5 Delay and Skew Optimization | Checksum: 1bf007af7

Time (s): cpu = 00:00:58 ; elapsed = 00:00:44 . Memory (MB): peak = 1269.738 ; gain = 164.492

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19e68d31f

Time (s): cpu = 00:00:59 ; elapsed = 00:00:45 . Memory (MB): peak = 1269.738 ; gain = 164.492
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.983 | TNS=0.000  | WHS=0.183  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 19e68d31f

Time (s): cpu = 00:00:59 ; elapsed = 00:00:45 . Memory (MB): peak = 1269.738 ; gain = 164.492
Phase 6 Post Hold Fix | Checksum: 19e68d31f

Time (s): cpu = 00:00:59 ; elapsed = 00:00:45 . Memory (MB): peak = 1269.738 ; gain = 164.492

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.84767 %
  Global Horizontal Routing Utilization  = 2.72712 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 19c53b683

Time (s): cpu = 00:00:59 ; elapsed = 00:00:45 . Memory (MB): peak = 1269.738 ; gain = 164.492

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 19c53b683

Time (s): cpu = 00:01:00 ; elapsed = 00:00:45 . Memory (MB): peak = 1269.738 ; gain = 164.492

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 169a608f3

Time (s): cpu = 00:01:01 ; elapsed = 00:00:46 . Memory (MB): peak = 1269.738 ; gain = 164.492

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=12.983 | TNS=0.000  | WHS=0.183  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 169a608f3

Time (s): cpu = 00:01:01 ; elapsed = 00:00:46 . Memory (MB): peak = 1269.738 ; gain = 164.492
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:01 ; elapsed = 00:00:46 . Memory (MB): peak = 1269.738 ; gain = 164.492

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 14 Warnings, 10 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:04 ; elapsed = 00:00:48 . Memory (MB): peak = 1269.738 ; gain = 173.555
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1269.738 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/XilinxProjects/YaoPad/YaoPad/YaoPad.runs/impl_1/openmips_min_sopc_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file openmips_min_sopc_drc_routed.rpt -pb openmips_min_sopc_drc_routed.pb -rpx openmips_min_sopc_drc_routed.rpx
Command: report_drc -file openmips_min_sopc_drc_routed.rpt -pb openmips_min_sopc_drc_routed.pb -rpx openmips_min_sopc_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.runs/impl_1/openmips_min_sopc_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file openmips_min_sopc_methodology_drc_routed.rpt -pb openmips_min_sopc_methodology_drc_routed.pb -rpx openmips_min_sopc_methodology_drc_routed.rpx
Command: report_methodology -file openmips_min_sopc_methodology_drc_routed.rpt -pb openmips_min_sopc_methodology_drc_routed.pb -rpx openmips_min_sopc_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/XilinxProjects/YaoPad/YaoPad/YaoPad.runs/impl_1/openmips_min_sopc_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1280.016 ; gain = 10.277
INFO: [runtcl-4] Executing : report_power -file openmips_min_sopc_power_routed.rpt -pb openmips_min_sopc_power_summary_routed.pb -rpx openmips_min_sopc_power_routed.rpx
Command: report_power -file openmips_min_sopc_power_routed.rpt -pb openmips_min_sopc_power_summary_routed.pb -rpx openmips_min_sopc_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
70 Infos, 14 Warnings, 10 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file openmips_min_sopc_route_status.rpt -pb openmips_min_sopc_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -file openmips_min_sopc_timing_summary_routed.rpt -warn_on_violation  -rpx openmips_min_sopc_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file openmips_min_sopc_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file openmips_min_sopc_clock_utilization_routed.rpt
Command: write_bitstream -force openmips_min_sopc.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP cpu0/ex0/mul_ans input cpu0/ex0/mul_ans/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP cpu0/ex0/mul_ans input cpu0/ex0/mul_ans/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP cpu0/ex0/mul_ans__0 input cpu0/ex0/mul_ans__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP cpu0/ex0/mul_ans__0 input cpu0/ex0/mul_ans__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP cpu0/ex0/mul_ans__1 input cpu0/ex0/mul_ans__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP cpu0/ex0/mul_ans__1 input cpu0/ex0/mul_ans__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP cpu0/ex0/mul_ans__2 input cpu0/ex0/mul_ans__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP cpu0/ex0/mul_ans__2 input cpu0/ex0/mul_ans__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP cpu0/ex0/mul_ans output cpu0/ex0/mul_ans/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP cpu0/ex0/mul_ans__0 output cpu0/ex0/mul_ans__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP cpu0/ex0/mul_ans__1 output cpu0/ex0/mul_ans__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP cpu0/ex0/mul_ans__2 output cpu0/ex0/mul_ans__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP cpu0/ex0/mul_ans multiplier stage cpu0/ex0/mul_ans/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP cpu0/ex0/mul_ans__0 multiplier stage cpu0/ex0/mul_ans__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP cpu0/ex0/mul_ans__1 multiplier stage cpu0/ex0/mul_ans__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP cpu0/ex0/mul_ans__2 multiplier stage cpu0/ex0/mul_ans__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/id0/alusel_o_reg[2]_i_2_n_5 is a gated clock net sourced by a combinational pin cpu0/id0/alusel_o_reg[2]_i_2/O, cell cpu0/id0/alusel_o_reg[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/id_ex0/mem_wdata_reg[28][0] is a gated clock net sourced by a combinational pin cpu0/id_ex0/cp0_reg_read_addr_o_reg[4]_i_1/O, cell cpu0/id_ex0/cp0_reg_read_addr_o_reg[4]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/if_id0/E[0] is a gated clock net sourced by a combinational pin cpu0/if_id0/aluop_o_reg[7]_i_2/O, cell cpu0/if_id0/aluop_o_reg[7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/if_id0/ex_reg2_reg[0][0] is a gated clock net sourced by a combinational pin cpu0/if_id0/reg2_addr_o_reg[4]_i_2/O, cell cpu0/if_id0/reg2_addr_o_reg[4]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/mem_wb0/mem_reg2_reg[0]_0[0] is a gated clock net sourced by a combinational pin cpu0/mem_wb0/cp0_cause_reg[10]_i_1/O, cell cpu0/mem_wb0/cp0_cause_reg[10]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[0][0]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[0][0]_LDC_i_1/O, cell cpu0/regfile0/register_reg[0][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[0][10]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[0][10]_LDC_i_1/O, cell cpu0/regfile0/register_reg[0][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[0][11]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[0][11]_LDC_i_1/O, cell cpu0/regfile0/register_reg[0][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[0][12]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[0][12]_LDC_i_1/O, cell cpu0/regfile0/register_reg[0][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[0][13]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[0][13]_LDC_i_1/O, cell cpu0/regfile0/register_reg[0][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[0][14]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[0][14]_LDC_i_1/O, cell cpu0/regfile0/register_reg[0][14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[0][15]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[0][15]_LDC_i_1/O, cell cpu0/regfile0/register_reg[0][15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[0][16]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[0][16]_LDC_i_1/O, cell cpu0/regfile0/register_reg[0][16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[0][17]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[0][17]_LDC_i_1/O, cell cpu0/regfile0/register_reg[0][17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[0][18]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[0][18]_LDC_i_1/O, cell cpu0/regfile0/register_reg[0][18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[0][19]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[0][19]_LDC_i_1/O, cell cpu0/regfile0/register_reg[0][19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[0][1]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[0][1]_LDC_i_1/O, cell cpu0/regfile0/register_reg[0][1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[0][20]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[0][20]_LDC_i_1/O, cell cpu0/regfile0/register_reg[0][20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[0][21]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[0][21]_LDC_i_1/O, cell cpu0/regfile0/register_reg[0][21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[0][22]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[0][22]_LDC_i_1/O, cell cpu0/regfile0/register_reg[0][22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[0][23]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[0][23]_LDC_i_1/O, cell cpu0/regfile0/register_reg[0][23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[0][24]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[0][24]_LDC_i_1/O, cell cpu0/regfile0/register_reg[0][24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[0][25]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[0][25]_LDC_i_1/O, cell cpu0/regfile0/register_reg[0][25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[0][26]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[0][26]_LDC_i_1/O, cell cpu0/regfile0/register_reg[0][26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[0][27]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[0][27]_LDC_i_1/O, cell cpu0/regfile0/register_reg[0][27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[0][28]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[0][28]_LDC_i_1/O, cell cpu0/regfile0/register_reg[0][28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[0][29]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[0][29]_LDC_i_1/O, cell cpu0/regfile0/register_reg[0][29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[0][2]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[0][2]_LDC_i_1/O, cell cpu0/regfile0/register_reg[0][2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[0][30]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[0][30]_LDC_i_1/O, cell cpu0/regfile0/register_reg[0][30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[0][31]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[0][31]_LDC_i_1/O, cell cpu0/regfile0/register_reg[0][31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[0][3]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[0][3]_LDC_i_1/O, cell cpu0/regfile0/register_reg[0][3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[0][4]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[0][4]_LDC_i_1/O, cell cpu0/regfile0/register_reg[0][4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[0][5]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[0][5]_LDC_i_1/O, cell cpu0/regfile0/register_reg[0][5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[0][6]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[0][6]_LDC_i_1/O, cell cpu0/regfile0/register_reg[0][6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[0][7]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[0][7]_LDC_i_1/O, cell cpu0/regfile0/register_reg[0][7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[0][8]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[0][8]_LDC_i_1/O, cell cpu0/regfile0/register_reg[0][8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[0][9]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[0][9]_LDC_i_1/O, cell cpu0/regfile0/register_reg[0][9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[10][0]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[10][0]_LDC_i_1/O, cell cpu0/regfile0/register_reg[10][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[10][10]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[10][10]_LDC_i_1/O, cell cpu0/regfile0/register_reg[10][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[10][11]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[10][11]_LDC_i_1/O, cell cpu0/regfile0/register_reg[10][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[10][12]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[10][12]_LDC_i_1/O, cell cpu0/regfile0/register_reg[10][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[10][13]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[10][13]_LDC_i_1/O, cell cpu0/regfile0/register_reg[10][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[10][14]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[10][14]_LDC_i_1/O, cell cpu0/regfile0/register_reg[10][14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[10][15]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[10][15]_LDC_i_1/O, cell cpu0/regfile0/register_reg[10][15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[10][16]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[10][16]_LDC_i_1/O, cell cpu0/regfile0/register_reg[10][16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[10][17]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[10][17]_LDC_i_1/O, cell cpu0/regfile0/register_reg[10][17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[10][18]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[10][18]_LDC_i_1/O, cell cpu0/regfile0/register_reg[10][18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[10][19]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[10][19]_LDC_i_1/O, cell cpu0/regfile0/register_reg[10][19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[10][1]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[10][1]_LDC_i_1/O, cell cpu0/regfile0/register_reg[10][1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[10][20]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[10][20]_LDC_i_1/O, cell cpu0/regfile0/register_reg[10][20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[10][21]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[10][21]_LDC_i_1/O, cell cpu0/regfile0/register_reg[10][21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[10][22]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[10][22]_LDC_i_1/O, cell cpu0/regfile0/register_reg[10][22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[10][23]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[10][23]_LDC_i_1/O, cell cpu0/regfile0/register_reg[10][23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[10][24]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[10][24]_LDC_i_1/O, cell cpu0/regfile0/register_reg[10][24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[10][25]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[10][25]_LDC_i_1/O, cell cpu0/regfile0/register_reg[10][25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[10][26]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[10][26]_LDC_i_1/O, cell cpu0/regfile0/register_reg[10][26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[10][27]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[10][27]_LDC_i_1/O, cell cpu0/regfile0/register_reg[10][27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[10][28]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[10][28]_LDC_i_1/O, cell cpu0/regfile0/register_reg[10][28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[10][29]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[10][29]_LDC_i_1/O, cell cpu0/regfile0/register_reg[10][29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[10][2]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[10][2]_LDC_i_1/O, cell cpu0/regfile0/register_reg[10][2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[10][30]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[10][30]_LDC_i_1/O, cell cpu0/regfile0/register_reg[10][30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[10][31]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[10][31]_LDC_i_1/O, cell cpu0/regfile0/register_reg[10][31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[10][3]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[10][3]_LDC_i_1/O, cell cpu0/regfile0/register_reg[10][3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[10][4]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[10][4]_LDC_i_1/O, cell cpu0/regfile0/register_reg[10][4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[10][5]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[10][5]_LDC_i_1/O, cell cpu0/regfile0/register_reg[10][5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[10][6]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[10][6]_LDC_i_1/O, cell cpu0/regfile0/register_reg[10][6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[10][7]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[10][7]_LDC_i_1/O, cell cpu0/regfile0/register_reg[10][7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[10][8]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[10][8]_LDC_i_1/O, cell cpu0/regfile0/register_reg[10][8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[10][9]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[10][9]_LDC_i_1/O, cell cpu0/regfile0/register_reg[10][9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[11][0]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[11][0]_LDC_i_1/O, cell cpu0/regfile0/register_reg[11][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[11][10]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[11][10]_LDC_i_1/O, cell cpu0/regfile0/register_reg[11][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[11][11]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[11][11]_LDC_i_1/O, cell cpu0/regfile0/register_reg[11][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[11][12]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[11][12]_LDC_i_1/O, cell cpu0/regfile0/register_reg[11][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[11][13]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[11][13]_LDC_i_1/O, cell cpu0/regfile0/register_reg[11][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[11][14]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[11][14]_LDC_i_1/O, cell cpu0/regfile0/register_reg[11][14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[11][15]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[11][15]_LDC_i_1/O, cell cpu0/regfile0/register_reg[11][15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[11][16]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[11][16]_LDC_i_1/O, cell cpu0/regfile0/register_reg[11][16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[11][17]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[11][17]_LDC_i_1/O, cell cpu0/regfile0/register_reg[11][17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[11][18]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[11][18]_LDC_i_1/O, cell cpu0/regfile0/register_reg[11][18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[11][19]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[11][19]_LDC_i_1/O, cell cpu0/regfile0/register_reg[11][19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[11][1]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[11][1]_LDC_i_1/O, cell cpu0/regfile0/register_reg[11][1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[11][20]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[11][20]_LDC_i_1/O, cell cpu0/regfile0/register_reg[11][20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[11][21]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[11][21]_LDC_i_1/O, cell cpu0/regfile0/register_reg[11][21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[11][22]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[11][22]_LDC_i_1/O, cell cpu0/regfile0/register_reg[11][22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[11][23]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[11][23]_LDC_i_1/O, cell cpu0/regfile0/register_reg[11][23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[11][24]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[11][24]_LDC_i_1/O, cell cpu0/regfile0/register_reg[11][24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[11][25]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[11][25]_LDC_i_1/O, cell cpu0/regfile0/register_reg[11][25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[11][26]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[11][26]_LDC_i_1/O, cell cpu0/regfile0/register_reg[11][26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[11][27]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[11][27]_LDC_i_1/O, cell cpu0/regfile0/register_reg[11][27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[11][28]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[11][28]_LDC_i_1/O, cell cpu0/regfile0/register_reg[11][28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[11][29]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[11][29]_LDC_i_1/O, cell cpu0/regfile0/register_reg[11][29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[11][2]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[11][2]_LDC_i_1/O, cell cpu0/regfile0/register_reg[11][2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[11][30]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[11][30]_LDC_i_1/O, cell cpu0/regfile0/register_reg[11][30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[11][31]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[11][31]_LDC_i_1/O, cell cpu0/regfile0/register_reg[11][31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[11][3]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[11][3]_LDC_i_1/O, cell cpu0/regfile0/register_reg[11][3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[11][4]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[11][4]_LDC_i_1/O, cell cpu0/regfile0/register_reg[11][4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[11][5]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[11][5]_LDC_i_1/O, cell cpu0/regfile0/register_reg[11][5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[11][6]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[11][6]_LDC_i_1/O, cell cpu0/regfile0/register_reg[11][6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[11][7]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[11][7]_LDC_i_1/O, cell cpu0/regfile0/register_reg[11][7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net cpu0/regfile0/register_reg[11][8]_LDC_i_1_n_5 is a gated clock net sourced by a combinational pin cpu0/regfile0/register_reg[11][8]_LDC_i_1/O, cell cpu0/regfile0/register_reg[11][8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Common 17-14] Message 'DRC PDRC-153' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1045 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./openmips_min_sopc.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'E:/XilinxProjects/YaoPad/YaoPad/YaoPad.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Dec  7 13:20:17 2017. For additional details about this file, please refer to the WebTalk help file at E:/Xilinx/Vivado/2017.3/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 130 Warnings, 10 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1704.398 ; gain = 392.641
INFO: [Common 17-206] Exiting Vivado at Thu Dec  7 13:20:17 2017...
