library ieee;
use ieee. std_logic_1164.all;
use ieee. std_logic_arith.all;
use ieee. std_logic_unsigned.all;

Entity StateDetermination IS
port(
Input : in std_logic_vector(4 downto 0);
State : out std_logic_Vector(2 downto 0);
);
end StateDetermination
