vendor_name = ModelSim
source_file = 1, /home/ec2016/ra165232/MC613/lab8/parte1/fsm_board.vhd
source_file = 1, /home/ec2016/ra165232/MC613/lab8/parte1/fsm_table.vhd
source_file = 1, /home/ec2016/ra165232/MC613/lab8/parte1/fsm_diag.vhd
source_file = 1, /home/ec2016/ra165232/MC613/lab8/parte1/fsm_seq.vhd
source_file = 1, /home/ec2016/ra165232/MC613/lab8/parte1/Waveform.vwf
source_file = 1, /home/ec2016/ra165232/MC613/lab8/parte1/Waveform1.vwf
source_file = 1, /home/ec2016/ra165232/MC613/lab8/parte1/Waveform2.vwf
source_file = 1, /opt/altera/17.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /opt/altera/17.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /opt/altera/17.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /opt/altera/17.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/ec2016/ra165232/MC613/lab8/parte1/db/lab8p1.cbx.xml
design_name = fsm_seq
instance = comp, \z~output\, z~output, fsm_seq, 1
instance = comp, \clock~input\, clock~input, fsm_seq, 1
instance = comp, \reset~input\, reset~input, fsm_seq, 1
instance = comp, \w~input\, w~input, fsm_seq, 1
instance = comp, \y~14\, y~14, fsm_seq, 1
instance = comp, \y.B\, y.B, fsm_seq, 1
instance = comp, \y~13\, y~13, fsm_seq, 1
instance = comp, \y.C\, y.C, fsm_seq, 1
instance = comp, \y~12\, y~12, fsm_seq, 1
instance = comp, \y.D\, y.D, fsm_seq, 1
instance = comp, \y~11\, y~11, fsm_seq, 1
instance = comp, \y.E\, y.E, fsm_seq, 1
