v 4
file . "pong_fsm.vhdl" "ecd4ba52175021ef3320e9d5a4c1e7e1fd060f6f" "20241206150717.077":
  entity pong_fsm at 5( 203) + 0 on 293;
  architecture rtl of pong_fsm at 49( 1473) + 0 on 294;
file . "dsd_prj_pkg.vhdl" "8c939f172c78956400676b44fc613fc636ac3672" "20241206150717.050":
  package dsd_prj_pkg at 6( 207) + 0 on 292;
file . "debug_tb.vhdl" "f1d9122261dd5fcaa636ef8646ab6ddf685e10fe" "20241206150717.101":
  entity test_bench at 1( 0) + 0 on 295;
  architecture behaviour of test_bench at 13( 182) + 0 on 296;
