\t (00:00:02) allegro 17.4 S017 Windows SPB 64-bit Edition
\t (00:00:02)     Journal start - Thu Apr  7 16:19:18 2022
\t (00:00:02)         Host=BF-202007251750 User=Administrator Pid=15304 CPUs=16
\t (00:00:02) CmdLine= D:\ZSY\Cadence\Cadence_SPB_17.4-2019\tools\bin\allegro.exe
\t (00:00:02) 
   (00:00:02) Loading axlcore.cxt 
\t (00:00:05) Opening existing design...
\i (00:00:05) QtSignal SPBFoldDockArea FoldAreaTabWidget currentChanged TEST
\d (00:00:05) Design opened: G:/github/PLL_FM_HW/FlashLight/test/PCB/TEST.brd
\i (00:00:05) trapsize 62770
\i (00:00:05) trapsize 67065
\i (00:00:05) trapsize 53241
\i (00:00:05) trapsize 53241
\i (00:00:05) trapsize 51939
\i (00:00:06) etchedit 
\i (00:00:07) zoom in 1 
\i (00:00:07) setwindow pcb
\i (00:00:07) zoom in 21.1987 -77.5782
\i (00:00:07) trapsize 25969
\i (00:00:07) zoom in 1 
\i (00:00:07) setwindow pcb
\i (00:00:07) zoom in 19.1212 -76.5394
\i (00:00:07) trapsize 12985
\i (00:00:07) zoom in 1 
\i (00:00:07) setwindow pcb
\i (00:00:07) zoom in 19.1212 -76.5394
\i (00:00:07) trapsize 6492
\i (00:00:08) color192 
\i (00:00:08) etchedit 
\i (00:00:09) QtSignal CVDLayerTable CVDLayerTableDelegate clickedBox Top Pin 1
\i (00:00:09) QtSignal CVDLayerSplitter CVDLayerTable dataChanged 0 0
\i (00:00:09) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (00:00:10) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (00:00:11) QtSignal CVDLayerTable CVDLayerTableDelegate clickedBox Top Etch 1
\i (00:00:11) QtSignal CVDLayerSplitter CVDLayerTable dataChanged 0 2
\i (00:00:11) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (00:00:11) QtSignal CVDLayerTable CVDLayerTableDelegate clickedBox Top Via 1
\i (00:00:11) QtSignal CVDLayerSplitter CVDLayerTable dataChanged 0 1
\i (00:00:11) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (00:00:12) QtSignal CVDLayerTable CVDLayerTableDelegate clickedBox Top Etch 0
\i (00:00:12) QtSignal CVDLayerSplitter CVDLayerTable dataChanged 0 2
\i (00:00:12) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (00:00:12) QtSignal CVDLayerTable CVDLayerTableDelegate clickedBox Top Via 0
\i (00:00:12) QtSignal CVDLayerSplitter CVDLayerTable dataChanged 0 1
\i (00:00:13) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (00:00:14) QtSignal CVDLayerTable CVDLayerTableDelegate clickedBox Top Via 1
\i (00:00:14) QtSignal CVDLayerSplitter CVDLayerTable dataChanged 0 1
\i (00:00:14) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (00:00:16) QtSignal CVDLayerSplitter CVDLayersTree itemSelectionChanged Geometry "Package geometry"
\i (00:00:17) QtSignal CVDLayerTable CVDLayerTableDelegate clickedBox "Silkscreen_Top" PkgGeo 1
\i (00:00:17) QtSignal CVDLayerSplitter CVDLayerTable dataChanged 16 0
\i (00:00:17) QtSignal CVDLayerSplitter CVDLayerTable selectionChanged
\i (00:00:18) QtSignal ColorVisibilityDialog CVDOkButton clicked
\i (00:00:19) zoom in 1 
\i (00:00:19) setwindow pcb
\i (00:00:19) zoom in 6.1365 -42.7791
\i (00:00:19) trapsize 3246
\i (00:00:19) zoom in 1 
\i (00:00:19) setwindow pcb
\i (00:00:19) zoom in 5.4873 -42.1299
\i (00:00:19) trapsize 1623
\i (00:00:19) zoom in 1 
\i (00:00:19) setwindow pcb
\i (00:00:19) zoom in 5.4872 -42.1298
\i (00:00:19) trapsize 812
\i (00:00:19) zoom in 1 
\i (00:00:19) setwindow pcb
\i (00:00:19) zoom in 5.4872 -42.1298
\i (00:00:19) trapsize 406
\i (00:00:20) zoom out 1 
\i (00:00:20) setwindow pcb
\i (00:00:20) zoom out 10.8921 -42.5356
\i (00:00:20) trapsize 812
\i (00:00:41) zoom out 1 
\i (00:00:41) setwindow pcb
\i (00:00:41) zoom out 6.1852 -43.1036
\i (00:00:41) trapsize 1623
\i (00:00:42) zoom in 1 
\i (00:00:42) setwindow pcb
\i (00:00:42) zoom in 23.0329 -42.6167
\i (00:00:42) trapsize 812
\i (00:00:42) zoom in 1 
\i (00:00:42) setwindow pcb
\i (00:00:42) zoom in 23.0167 -42.5842
\i (00:00:42) trapsize 406
\i (00:00:43) zoom out 1 
\i (00:00:43) setwindow pcb
\i (00:00:43) zoom out 16.7922 -43.4444
\i (00:00:43) trapsize 812
\i (00:00:43) zoom out 1 
\i (00:00:43) setwindow pcb
\i (00:00:43) zoom out 16.7922 -43.9800
\i (00:00:43) trapsize 1623
\i (00:00:43) zoom out 1 
\i (00:00:43) setwindow pcb
\i (00:00:43) zoom out 17.5064 -44.8564
\i (00:00:43) trapsize 3246
\i (00:00:43) zoom in 1 
\i (00:00:43) setwindow pcb
\i (00:00:43) zoom in 34.5164 -40.6364
\i (00:00:43) trapsize 1623
\i (00:00:43) zoom in 1 
\i (00:00:43) setwindow pcb
\i (00:00:43) zoom in 34.2892 -40.4092
\i (00:00:43) trapsize 812
\i (00:00:44) zoom in 1 
\i (00:00:44) setwindow pcb
\i (00:00:44) zoom in 29.7283 -35.8970
\i (00:00:44) trapsize 406
\i (00:00:46) zoom out 1 
\i (00:00:46) setwindow pcb
\i (00:00:46) zoom out 29.8744 -36.6274
\i (00:00:46) trapsize 812
\i (00:00:46) zoom in 1 
\i (00:00:46) setwindow pcb
\i (00:00:46) zoom in 40.7329 -35.3614
\i (00:00:46) trapsize 406
\i (00:00:47) zoom out 1 
\i (00:00:47) setwindow pcb
\i (00:00:47) zoom out 40.7248 -35.4669
\i (00:00:47) trapsize 812
\i (00:00:48) zoom in 1 
\i (00:00:48) setwindow pcb
\i (00:00:48) zoom in 28.7627 -35.5805
\i (00:00:48) trapsize 406
\i (00:00:48) zoom in 1 
\i (00:00:48) setwindow pcb
\i (00:00:48) zoom in 28.7465 -35.5724
\i (00:00:48) trapsize 203
\i (00:03:02) zoom out 1 
\i (00:03:02) setwindow pcb
\i (00:03:02) zoom out 30.7794 -36.4813
\i (00:03:02) trapsize 406
\i (00:03:02) zoom out 1 
\i (00:03:02) setwindow pcb
\i (00:03:02) zoom out 30.7794 -36.4812
\i (00:03:02) trapsize 812
\i (00:03:02) zoom out 1 
\i (00:03:02) setwindow pcb
\i (00:03:02) zoom out 30.7794 -36.4812
\i (00:03:02) trapsize 1623
\i (00:03:03) zoom out 1 
\i (00:03:03) setwindow pcb
\i (00:03:03) zoom out 32.5324 -39.3378
\i (00:03:03) trapsize 3246
\i (00:03:03) zoom in 1 
\i (00:03:03) setwindow pcb
\i (00:03:03) zoom in 28.5071 -26.2231
\i (00:03:03) trapsize 1623
\i (00:03:03) zoom in 1 
\i (00:03:03) setwindow pcb
\i (00:03:03) zoom in 28.6369 -28.4954
\i (00:03:03) trapsize 812
\i (00:03:03) zoom in 1 
\i (00:03:03) setwindow pcb
\i (00:03:03) zoom in 29.0589 -30.2159
\i (00:03:03) trapsize 406
\i (00:03:04) zoom out 1 
\i (00:03:04) setwindow pcb
\i (00:03:04) zoom out 23.9055 -28.9985
\i (00:03:04) trapsize 812
\i (00:03:24) zoom out 1 
\i (00:03:24) setwindow pcb
\i (00:03:24) zoom out 34.7965 -33.1537
\i (00:03:24) trapsize 1623
\i (00:03:24) zoom out 1 
\i (00:03:24) setwindow pcb
\i (00:03:24) zoom out 34.6992 -33.4134
\i (00:03:24) trapsize 3246
\i (00:03:25) zoom in 1 
\i (00:03:25) setwindow pcb
\i (00:03:25) zoom in 31.7776 -23.0904
\i (00:03:25) trapsize 1623
\i (00:03:25) zoom in 1 
\i (00:03:25) setwindow pcb
\i (00:03:25) zoom in 31.7451 -23.0904
\i (00:03:25) trapsize 812
\i (00:03:25) zoom in 1 
\i (00:03:25) setwindow pcb
\i (00:03:25) zoom in 31.6315 -23.0417
\i (00:03:25) trapsize 406
\i (00:03:25) zoom in 1 
\i (00:03:25) setwindow pcb
\i (00:03:25) zoom in 31.6315 -23.0417
\i (00:03:25) trapsize 203
\i (00:03:25) zoom out 1 
\i (00:03:25) setwindow pcb
\i (00:03:25) zoom out 31.4733 -22.9970
\i (00:03:25) trapsize 406
\i (00:03:39) zoom out 1 
\i (00:03:39) setwindow pcb
\i (00:03:39) zoom out 30.3614 -23.3785
\i (00:03:39) trapsize 812
\i (00:03:39) zoom in 1 
\i (00:03:39) setwindow pcb
\i (00:03:39) zoom in 37.8927 -23.4271
\i (00:03:40) trapsize 406
\i (00:04:31) exit 
\e (00:04:31) Do you want to save the changes you made to TEST.brd?
\i (00:04:31) fillin no 
\t (00:04:34)     Journal end - Thu Apr  7 16:23:50 2022
