{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 SJ Full Version " "Info: Version 5.1 Build 176 10/26/2005 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 07 20:12:38 2016 " "Info: Processing started: Mon Nov 07 20:12:38 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off alu_1 -c alu_1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off alu_1 -c alu_1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "sw_clk " "Info: Assuming node \"sw_clk\" is an undefined clock" {  } { { "alu_1.bdf" "" { Schematic "E:/alu_1/alu_1.bdf" { { 224 -8 160 240 "sw_clk" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "sw_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "sw_clk memory lpm_rom0:inst2\|altsyncram:altsyncram_component\|altsyncram_7e01:auto_generated\|ram_block1a0~porta_address_reg0 register reg:inst1\|q\[1\] 139.18 MHz 7.185 ns Internal " "Info: Clock \"sw_clk\" has Internal fmax of 139.18 MHz between source memory \"lpm_rom0:inst2\|altsyncram:altsyncram_component\|altsyncram_7e01:auto_generated\|ram_block1a0~porta_address_reg0\" and destination register \"reg:inst1\|q\[1\]\" (period= 7.185 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.862 ns + Longest memory register " "Info: + Longest memory to register delay is 6.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_rom0:inst2\|altsyncram:altsyncram_component\|altsyncram_7e01:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X41_Y18 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X41_Y18; Fanout = 16; MEM Node = 'lpm_rom0:inst2\|altsyncram:altsyncram_component\|altsyncram_7e01:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "" { lpm_rom0:inst2|altsyncram:altsyncram_component|altsyncram_7e01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "db/altsyncram_7e01.tdf" "" { Text "E:/alu_1/db/altsyncram_7e01.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns lpm_rom0:inst2\|altsyncram:altsyncram_component\|altsyncram_7e01:auto_generated\|q_a\[1\] 2 MEM M4K_X41_Y18 7 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X41_Y18; Fanout = 7; MEM Node = 'lpm_rom0:inst2\|altsyncram:altsyncram_component\|altsyncram_7e01:auto_generated\|q_a\[1\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "3.761 ns" { lpm_rom0:inst2|altsyncram:altsyncram_component|altsyncram_7e01:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst2|altsyncram:altsyncram_component|altsyncram_7e01:auto_generated|q_a[1] } "NODE_NAME" } "" } } { "db/altsyncram_7e01.tdf" "" { Text "E:/alu_1/db/altsyncram_7e01.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.641 ns) + CELL(0.460 ns) 6.862 ns reg:inst1\|q\[1\] 3 REG LCFF_X40_Y18_N3 10 " "Info: 3: + IC(2.641 ns) + CELL(0.460 ns) = 6.862 ns; Loc. = LCFF_X40_Y18_N3; Fanout = 10; REG Node = 'reg:inst1\|q\[1\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "3.101 ns" { lpm_rom0:inst2|altsyncram:altsyncram_component|altsyncram_7e01:auto_generated|q_a[1] reg:inst1|q[1] } "NODE_NAME" } "" } } { "reg.vhd" "" { Text "E:/alu_1/reg.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.221 ns ( 61.51 % ) " "Info: Total cell delay = 4.221 ns ( 61.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.641 ns ( 38.49 % ) " "Info: Total interconnect delay = 2.641 ns ( 38.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "6.862 ns" { lpm_rom0:inst2|altsyncram:altsyncram_component|altsyncram_7e01:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst2|altsyncram:altsyncram_component|altsyncram_7e01:auto_generated|q_a[1] reg:inst1|q[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "6.862 ns" { lpm_rom0:inst2|altsyncram:altsyncram_component|altsyncram_7e01:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst2|altsyncram:altsyncram_component|altsyncram_7e01:auto_generated|q_a[1] reg:inst1|q[1] } { 0.000ns 0.000ns 2.641ns } { 0.000ns 3.761ns 0.460ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.103 ns - Smallest " "Info: - Smallest clock skew is -0.103 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw_clk destination 2.882 ns + Shortest register " "Info: + Shortest clock path from clock \"sw_clk\" to destination register is 2.882 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns sw_clk 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'sw_clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "" { sw_clk } "NODE_NAME" } "" } } { "alu_1.bdf" "" { Schematic "E:/alu_1/alu_1.bdf" { { 224 -8 160 240 "sw_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.133 ns) + CELL(0.000 ns) 1.153 ns sw_clk~clkctrl 2 COMB CLKCTRL_G2 20 " "Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 1.153 ns; Loc. = CLKCTRL_G2; Fanout = 20; COMB Node = 'sw_clk~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "0.133 ns" { sw_clk sw_clk~clkctrl } "NODE_NAME" } "" } } { "alu_1.bdf" "" { Schematic "E:/alu_1/alu_1.bdf" { { 224 -8 160 240 "sw_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.666 ns) 2.882 ns reg:inst1\|q\[1\] 3 REG LCFF_X40_Y18_N3 10 " "Info: 3: + IC(1.063 ns) + CELL(0.666 ns) = 2.882 ns; Loc. = LCFF_X40_Y18_N3; Fanout = 10; REG Node = 'reg:inst1\|q\[1\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "1.729 ns" { sw_clk~clkctrl reg:inst1|q[1] } "NODE_NAME" } "" } } { "reg.vhd" "" { Text "E:/alu_1/reg.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.686 ns ( 58.50 % ) " "Info: Total cell delay = 1.686 ns ( 58.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.196 ns ( 41.50 % ) " "Info: Total interconnect delay = 1.196 ns ( 41.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "2.882 ns" { sw_clk sw_clk~clkctrl reg:inst1|q[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.882 ns" { sw_clk sw_clk~combout sw_clk~clkctrl reg:inst1|q[1] } { 0.000ns 0.000ns 0.133ns 1.063ns } { 0.000ns 1.020ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw_clk source 2.985 ns - Longest memory " "Info: - Longest clock path from clock \"sw_clk\" to source memory is 2.985 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns sw_clk 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'sw_clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "" { sw_clk } "NODE_NAME" } "" } } { "alu_1.bdf" "" { Schematic "E:/alu_1/alu_1.bdf" { { 224 -8 160 240 "sw_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.133 ns) + CELL(0.000 ns) 1.153 ns sw_clk~clkctrl 2 COMB CLKCTRL_G2 20 " "Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 1.153 ns; Loc. = CLKCTRL_G2; Fanout = 20; COMB Node = 'sw_clk~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "0.133 ns" { sw_clk sw_clk~clkctrl } "NODE_NAME" } "" } } { "alu_1.bdf" "" { Schematic "E:/alu_1/alu_1.bdf" { { 224 -8 160 240 "sw_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.835 ns) 2.985 ns lpm_rom0:inst2\|altsyncram:altsyncram_component\|altsyncram_7e01:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X41_Y18 16 " "Info: 3: + IC(0.997 ns) + CELL(0.835 ns) = 2.985 ns; Loc. = M4K_X41_Y18; Fanout = 16; MEM Node = 'lpm_rom0:inst2\|altsyncram:altsyncram_component\|altsyncram_7e01:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "1.832 ns" { sw_clk~clkctrl lpm_rom0:inst2|altsyncram:altsyncram_component|altsyncram_7e01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "db/altsyncram_7e01.tdf" "" { Text "E:/alu_1/db/altsyncram_7e01.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.855 ns ( 62.14 % ) " "Info: Total cell delay = 1.855 ns ( 62.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.130 ns ( 37.86 % ) " "Info: Total interconnect delay = 1.130 ns ( 37.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "2.985 ns" { sw_clk sw_clk~clkctrl lpm_rom0:inst2|altsyncram:altsyncram_component|altsyncram_7e01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.985 ns" { sw_clk sw_clk~combout sw_clk~clkctrl lpm_rom0:inst2|altsyncram:altsyncram_component|altsyncram_7e01:auto_generated|ram_block1a0~porta_address_reg0 } { 0.000ns 0.000ns 0.133ns 0.997ns } { 0.000ns 1.020ns 0.000ns 0.835ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "2.882 ns" { sw_clk sw_clk~clkctrl reg:inst1|q[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.882 ns" { sw_clk sw_clk~combout sw_clk~clkctrl reg:inst1|q[1] } { 0.000ns 0.000ns 0.133ns 1.063ns } { 0.000ns 1.020ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "2.985 ns" { sw_clk sw_clk~clkctrl lpm_rom0:inst2|altsyncram:altsyncram_component|altsyncram_7e01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.985 ns" { sw_clk sw_clk~combout sw_clk~clkctrl lpm_rom0:inst2|altsyncram:altsyncram_component|altsyncram_7e01:auto_generated|ram_block1a0~porta_address_reg0 } { 0.000ns 0.000ns 0.133ns 0.997ns } { 0.000ns 1.020ns 0.000ns 0.835ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_7e01.tdf" "" { Text "E:/alu_1/db/altsyncram_7e01.tdf" 43 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "reg.vhd" "" { Text "E:/alu_1/reg.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "6.862 ns" { lpm_rom0:inst2|altsyncram:altsyncram_component|altsyncram_7e01:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst2|altsyncram:altsyncram_component|altsyncram_7e01:auto_generated|q_a[1] reg:inst1|q[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "6.862 ns" { lpm_rom0:inst2|altsyncram:altsyncram_component|altsyncram_7e01:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst2|altsyncram:altsyncram_component|altsyncram_7e01:auto_generated|q_a[1] reg:inst1|q[1] } { 0.000ns 0.000ns 2.641ns } { 0.000ns 3.761ns 0.460ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "2.882 ns" { sw_clk sw_clk~clkctrl reg:inst1|q[1] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.882 ns" { sw_clk sw_clk~combout sw_clk~clkctrl reg:inst1|q[1] } { 0.000ns 0.000ns 0.133ns 1.063ns } { 0.000ns 1.020ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "2.985 ns" { sw_clk sw_clk~clkctrl lpm_rom0:inst2|altsyncram:altsyncram_component|altsyncram_7e01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.985 ns" { sw_clk sw_clk~combout sw_clk~clkctrl lpm_rom0:inst2|altsyncram:altsyncram_component|altsyncram_7e01:auto_generated|ram_block1a0~porta_address_reg0 } { 0.000ns 0.000ns 0.133ns 0.997ns } { 0.000ns 1.020ns 0.000ns 0.835ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "reg:inst1\|q\[0\] en sw_clk 6.295 ns register " "Info: tsu for register \"reg:inst1\|q\[0\]\" (data pin = \"en\", clock pin = \"sw_clk\") is 6.295 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.217 ns + Longest pin register " "Info: + Longest pin to register delay is 9.217 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns en 1 PIN PIN_232 16 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_232; Fanout = 16; PIN Node = 'en'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "" { en } "NODE_NAME" } "" } } { "alu_1.bdf" "" { Schematic "E:/alu_1/alu_1.bdf" { { 312 128 296 328 "en" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.438 ns) + CELL(0.855 ns) 9.217 ns reg:inst1\|q\[0\] 2 REG LCFF_X40_Y18_N1 10 " "Info: 2: + IC(7.438 ns) + CELL(0.855 ns) = 9.217 ns; Loc. = LCFF_X40_Y18_N1; Fanout = 10; REG Node = 'reg:inst1\|q\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "8.293 ns" { en reg:inst1|q[0] } "NODE_NAME" } "" } } { "reg.vhd" "" { Text "E:/alu_1/reg.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.779 ns ( 19.30 % ) " "Info: Total cell delay = 1.779 ns ( 19.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.438 ns ( 80.70 % ) " "Info: Total interconnect delay = 7.438 ns ( 80.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "9.217 ns" { en reg:inst1|q[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "9.217 ns" { en en~combout reg:inst1|q[0] } { 0.000ns 0.000ns 7.438ns } { 0.000ns 0.924ns 0.855ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "reg.vhd" "" { Text "E:/alu_1/reg.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw_clk destination 2.882 ns - Shortest register " "Info: - Shortest clock path from clock \"sw_clk\" to destination register is 2.882 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns sw_clk 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'sw_clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "" { sw_clk } "NODE_NAME" } "" } } { "alu_1.bdf" "" { Schematic "E:/alu_1/alu_1.bdf" { { 224 -8 160 240 "sw_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.133 ns) + CELL(0.000 ns) 1.153 ns sw_clk~clkctrl 2 COMB CLKCTRL_G2 20 " "Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 1.153 ns; Loc. = CLKCTRL_G2; Fanout = 20; COMB Node = 'sw_clk~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "0.133 ns" { sw_clk sw_clk~clkctrl } "NODE_NAME" } "" } } { "alu_1.bdf" "" { Schematic "E:/alu_1/alu_1.bdf" { { 224 -8 160 240 "sw_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.666 ns) 2.882 ns reg:inst1\|q\[0\] 3 REG LCFF_X40_Y18_N1 10 " "Info: 3: + IC(1.063 ns) + CELL(0.666 ns) = 2.882 ns; Loc. = LCFF_X40_Y18_N1; Fanout = 10; REG Node = 'reg:inst1\|q\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "1.729 ns" { sw_clk~clkctrl reg:inst1|q[0] } "NODE_NAME" } "" } } { "reg.vhd" "" { Text "E:/alu_1/reg.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.686 ns ( 58.50 % ) " "Info: Total cell delay = 1.686 ns ( 58.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.196 ns ( 41.50 % ) " "Info: Total interconnect delay = 1.196 ns ( 41.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "2.882 ns" { sw_clk sw_clk~clkctrl reg:inst1|q[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.882 ns" { sw_clk sw_clk~combout sw_clk~clkctrl reg:inst1|q[0] } { 0.000ns 0.000ns 0.133ns 1.063ns } { 0.000ns 1.020ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "9.217 ns" { en reg:inst1|q[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "9.217 ns" { en en~combout reg:inst1|q[0] } { 0.000ns 0.000ns 7.438ns } { 0.000ns 0.924ns 0.855ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "2.882 ns" { sw_clk sw_clk~clkctrl reg:inst1|q[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.882 ns" { sw_clk sw_clk~combout sw_clk~clkctrl reg:inst1|q[0] } { 0.000ns 0.000ns 0.133ns 1.063ns } { 0.000ns 1.020ns 0.000ns 0.666ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "sw_clk z lpm_rom0:inst2\|altsyncram:altsyncram_component\|altsyncram_7e01:auto_generated\|ram_block1a0~porta_address_reg0 27.024 ns memory " "Info: tco from clock \"sw_clk\" to destination pin \"z\" through memory \"lpm_rom0:inst2\|altsyncram:altsyncram_component\|altsyncram_7e01:auto_generated\|ram_block1a0~porta_address_reg0\" is 27.024 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw_clk source 2.985 ns + Longest memory " "Info: + Longest clock path from clock \"sw_clk\" to source memory is 2.985 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns sw_clk 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'sw_clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "" { sw_clk } "NODE_NAME" } "" } } { "alu_1.bdf" "" { Schematic "E:/alu_1/alu_1.bdf" { { 224 -8 160 240 "sw_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.133 ns) + CELL(0.000 ns) 1.153 ns sw_clk~clkctrl 2 COMB CLKCTRL_G2 20 " "Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 1.153 ns; Loc. = CLKCTRL_G2; Fanout = 20; COMB Node = 'sw_clk~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "0.133 ns" { sw_clk sw_clk~clkctrl } "NODE_NAME" } "" } } { "alu_1.bdf" "" { Schematic "E:/alu_1/alu_1.bdf" { { 224 -8 160 240 "sw_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.835 ns) 2.985 ns lpm_rom0:inst2\|altsyncram:altsyncram_component\|altsyncram_7e01:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X41_Y18 16 " "Info: 3: + IC(0.997 ns) + CELL(0.835 ns) = 2.985 ns; Loc. = M4K_X41_Y18; Fanout = 16; MEM Node = 'lpm_rom0:inst2\|altsyncram:altsyncram_component\|altsyncram_7e01:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "1.832 ns" { sw_clk~clkctrl lpm_rom0:inst2|altsyncram:altsyncram_component|altsyncram_7e01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "db/altsyncram_7e01.tdf" "" { Text "E:/alu_1/db/altsyncram_7e01.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.855 ns ( 62.14 % ) " "Info: Total cell delay = 1.855 ns ( 62.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.130 ns ( 37.86 % ) " "Info: Total interconnect delay = 1.130 ns ( 37.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "2.985 ns" { sw_clk sw_clk~clkctrl lpm_rom0:inst2|altsyncram:altsyncram_component|altsyncram_7e01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.985 ns" { sw_clk sw_clk~combout sw_clk~clkctrl lpm_rom0:inst2|altsyncram:altsyncram_component|altsyncram_7e01:auto_generated|ram_block1a0~porta_address_reg0 } { 0.000ns 0.000ns 0.133ns 0.997ns } { 0.000ns 1.020ns 0.000ns 0.835ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_7e01.tdf" "" { Text "E:/alu_1/db/altsyncram_7e01.tdf" 43 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "23.779 ns + Longest memory pin " "Info: + Longest memory to pin delay is 23.779 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_rom0:inst2\|altsyncram:altsyncram_component\|altsyncram_7e01:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X41_Y18 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X41_Y18; Fanout = 16; MEM Node = 'lpm_rom0:inst2\|altsyncram:altsyncram_component\|altsyncram_7e01:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "" { lpm_rom0:inst2|altsyncram:altsyncram_component|altsyncram_7e01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "db/altsyncram_7e01.tdf" "" { Text "E:/alu_1/db/altsyncram_7e01.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns lpm_rom0:inst2\|altsyncram:altsyncram_component\|altsyncram_7e01:auto_generated\|q_a\[1\] 2 MEM M4K_X41_Y18 7 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X41_Y18; Fanout = 7; MEM Node = 'lpm_rom0:inst2\|altsyncram:altsyncram_component\|altsyncram_7e01:auto_generated\|q_a\[1\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "3.761 ns" { lpm_rom0:inst2|altsyncram:altsyncram_component|altsyncram_7e01:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst2|altsyncram:altsyncram_component|altsyncram_7e01:auto_generated|q_a[1] } "NODE_NAME" } "" } } { "db/altsyncram_7e01.tdf" "" { Text "E:/alu_1/db/altsyncram_7e01.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.619 ns) + CELL(0.206 ns) 6.586 ns alu:inst\|add~1032 3 COMB LCCOMB_X32_Y18_N28 2 " "Info: 3: + IC(2.619 ns) + CELL(0.206 ns) = 6.586 ns; Loc. = LCCOMB_X32_Y18_N28; Fanout = 2; COMB Node = 'alu:inst\|add~1032'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "2.825 ns" { lpm_rom0:inst2|altsyncram:altsyncram_component|altsyncram_7e01:auto_generated|q_a[1] alu:inst|add~1032 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.513 ns) + CELL(0.621 ns) 8.720 ns alu:inst\|add~1039 4 COMB LCCOMB_X32_Y17_N20 2 " "Info: 4: + IC(1.513 ns) + CELL(0.621 ns) = 8.720 ns; Loc. = LCCOMB_X32_Y17_N20; Fanout = 2; COMB Node = 'alu:inst\|add~1039'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "2.134 ns" { alu:inst|add~1032 alu:inst|add~1039 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.806 ns alu:inst\|add~1041 5 COMB LCCOMB_X32_Y17_N22 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 8.806 ns; Loc. = LCCOMB_X32_Y17_N22; Fanout = 2; COMB Node = 'alu:inst\|add~1041'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "0.086 ns" { alu:inst|add~1039 alu:inst|add~1041 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.892 ns alu:inst\|add~1043 6 COMB LCCOMB_X32_Y17_N24 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 8.892 ns; Loc. = LCCOMB_X32_Y17_N24; Fanout = 2; COMB Node = 'alu:inst\|add~1043'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "0.086 ns" { alu:inst|add~1041 alu:inst|add~1043 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.978 ns alu:inst\|add~1045 7 COMB LCCOMB_X32_Y17_N26 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 8.978 ns; Loc. = LCCOMB_X32_Y17_N26; Fanout = 2; COMB Node = 'alu:inst\|add~1045'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "0.086 ns" { alu:inst|add~1043 alu:inst|add~1045 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.064 ns alu:inst\|add~1047 8 COMB LCCOMB_X32_Y17_N28 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 9.064 ns; Loc. = LCCOMB_X32_Y17_N28; Fanout = 2; COMB Node = 'alu:inst\|add~1047'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "0.086 ns" { alu:inst|add~1045 alu:inst|add~1047 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 9.239 ns alu:inst\|add~1049 9 COMB LCCOMB_X32_Y17_N30 2 " "Info: 9: + IC(0.000 ns) + CELL(0.175 ns) = 9.239 ns; Loc. = LCCOMB_X32_Y17_N30; Fanout = 2; COMB Node = 'alu:inst\|add~1049'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "0.175 ns" { alu:inst|add~1047 alu:inst|add~1049 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.325 ns alu:inst\|add~1051 10 COMB LCCOMB_X32_Y16_N0 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 9.325 ns; Loc. = LCCOMB_X32_Y16_N0; Fanout = 2; COMB Node = 'alu:inst\|add~1051'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "0.086 ns" { alu:inst|add~1049 alu:inst|add~1051 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.411 ns alu:inst\|add~1053 11 COMB LCCOMB_X32_Y16_N2 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 9.411 ns; Loc. = LCCOMB_X32_Y16_N2; Fanout = 2; COMB Node = 'alu:inst\|add~1053'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "0.086 ns" { alu:inst|add~1051 alu:inst|add~1053 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.497 ns alu:inst\|add~1055 12 COMB LCCOMB_X32_Y16_N4 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 9.497 ns; Loc. = LCCOMB_X32_Y16_N4; Fanout = 2; COMB Node = 'alu:inst\|add~1055'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "0.086 ns" { alu:inst|add~1053 alu:inst|add~1055 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.583 ns alu:inst\|add~1057 13 COMB LCCOMB_X32_Y16_N6 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 9.583 ns; Loc. = LCCOMB_X32_Y16_N6; Fanout = 2; COMB Node = 'alu:inst\|add~1057'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "0.086 ns" { alu:inst|add~1055 alu:inst|add~1057 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.669 ns alu:inst\|add~1059 14 COMB LCCOMB_X32_Y16_N8 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 9.669 ns; Loc. = LCCOMB_X32_Y16_N8; Fanout = 2; COMB Node = 'alu:inst\|add~1059'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "0.086 ns" { alu:inst|add~1057 alu:inst|add~1059 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.755 ns alu:inst\|add~1061 15 COMB LCCOMB_X32_Y16_N10 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 9.755 ns; Loc. = LCCOMB_X32_Y16_N10; Fanout = 2; COMB Node = 'alu:inst\|add~1061'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "0.086 ns" { alu:inst|add~1059 alu:inst|add~1061 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 10.261 ns alu:inst\|add~1062 16 COMB LCCOMB_X32_Y16_N12 1 " "Info: 16: + IC(0.000 ns) + CELL(0.506 ns) = 10.261 ns; Loc. = LCCOMB_X32_Y16_N12; Fanout = 1; COMB Node = 'alu:inst\|add~1062'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "0.506 ns" { alu:inst|add~1061 alu:inst|add~1062 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.651 ns) 11.297 ns alu:inst\|alu_out\[13\]~4953 17 COMB LCCOMB_X32_Y16_N22 1 " "Info: 17: + IC(0.385 ns) + CELL(0.651 ns) = 11.297 ns; Loc. = LCCOMB_X32_Y16_N22; Fanout = 1; COMB Node = 'alu:inst\|alu_out\[13\]~4953'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "1.036 ns" { alu:inst|add~1062 alu:inst|alu_out[13]~4953 } "NODE_NAME" } "" } } { "alu.vhd" "" { Text "E:/alu_1/alu.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.206 ns) 12.188 ns alu:inst\|alu_out\[13\]~4954 18 COMB LCCOMB_X33_Y16_N6 1 " "Info: 18: + IC(0.685 ns) + CELL(0.206 ns) = 12.188 ns; Loc. = LCCOMB_X33_Y16_N6; Fanout = 1; COMB Node = 'alu:inst\|alu_out\[13\]~4954'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "0.891 ns" { alu:inst|alu_out[13]~4953 alu:inst|alu_out[13]~4954 } "NODE_NAME" } "" } } { "alu.vhd" "" { Text "E:/alu_1/alu.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.624 ns) 13.888 ns alu:inst\|alu_out\[13\]~4956 19 COMB LCCOMB_X33_Y17_N8 2 " "Info: 19: + IC(1.076 ns) + CELL(0.624 ns) = 13.888 ns; Loc. = LCCOMB_X33_Y17_N8; Fanout = 2; COMB Node = 'alu:inst\|alu_out\[13\]~4956'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "1.700 ns" { alu:inst|alu_out[13]~4954 alu:inst|alu_out[13]~4956 } "NODE_NAME" } "" } } { "alu.vhd" "" { Text "E:/alu_1/alu.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.488 ns) + CELL(0.529 ns) 15.905 ns rtl~205 20 COMB LCCOMB_X31_Y16_N10 1 " "Info: 20: + IC(1.488 ns) + CELL(0.529 ns) = 15.905 ns; Loc. = LCCOMB_X31_Y16_N10; Fanout = 1; COMB Node = 'rtl~205'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "2.017 ns" { alu:inst|alu_out[13]~4956 rtl~205 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.370 ns) 16.997 ns rtl~208 21 COMB LCCOMB_X31_Y16_N28 1 " "Info: 21: + IC(0.722 ns) + CELL(0.370 ns) = 16.997 ns; Loc. = LCCOMB_X31_Y16_N28; Fanout = 1; COMB Node = 'rtl~208'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "1.092 ns" { rtl~205 rtl~208 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.636 ns) + CELL(3.146 ns) 23.779 ns z 22 PIN PIN_113 0 " "Info: 22: + IC(3.636 ns) + CELL(3.146 ns) = 23.779 ns; Loc. = PIN_113; Fanout = 0; PIN Node = 'z'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "6.782 ns" { rtl~208 z } "NODE_NAME" } "" } } { "alu_1.bdf" "" { Schematic "E:/alu_1/alu_1.bdf" { { 200 840 1016 216 "z" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.655 ns ( 49.01 % ) " "Info: Total cell delay = 11.655 ns ( 49.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.124 ns ( 50.99 % ) " "Info: Total interconnect delay = 12.124 ns ( 50.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "23.779 ns" { lpm_rom0:inst2|altsyncram:altsyncram_component|altsyncram_7e01:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst2|altsyncram:altsyncram_component|altsyncram_7e01:auto_generated|q_a[1] alu:inst|add~1032 alu:inst|add~1039 alu:inst|add~1041 alu:inst|add~1043 alu:inst|add~1045 alu:inst|add~1047 alu:inst|add~1049 alu:inst|add~1051 alu:inst|add~1053 alu:inst|add~1055 alu:inst|add~1057 alu:inst|add~1059 alu:inst|add~1061 alu:inst|add~1062 alu:inst|alu_out[13]~4953 alu:inst|alu_out[13]~4954 alu:inst|alu_out[13]~4956 rtl~205 rtl~208 z } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "23.779 ns" { lpm_rom0:inst2|altsyncram:altsyncram_component|altsyncram_7e01:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst2|altsyncram:altsyncram_component|altsyncram_7e01:auto_generated|q_a[1] alu:inst|add~1032 alu:inst|add~1039 alu:inst|add~1041 alu:inst|add~1043 alu:inst|add~1045 alu:inst|add~1047 alu:inst|add~1049 alu:inst|add~1051 alu:inst|add~1053 alu:inst|add~1055 alu:inst|add~1057 alu:inst|add~1059 alu:inst|add~1061 alu:inst|add~1062 alu:inst|alu_out[13]~4953 alu:inst|alu_out[13]~4954 alu:inst|alu_out[13]~4956 rtl~205 rtl~208 z } { 0.000ns 0.000ns 2.619ns 1.513ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.385ns 0.685ns 1.076ns 1.488ns 0.722ns 3.636ns } { 0.000ns 3.761ns 0.206ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.651ns 0.206ns 0.624ns 0.529ns 0.370ns 3.146ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "2.985 ns" { sw_clk sw_clk~clkctrl lpm_rom0:inst2|altsyncram:altsyncram_component|altsyncram_7e01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.985 ns" { sw_clk sw_clk~combout sw_clk~clkctrl lpm_rom0:inst2|altsyncram:altsyncram_component|altsyncram_7e01:auto_generated|ram_block1a0~porta_address_reg0 } { 0.000ns 0.000ns 0.133ns 0.997ns } { 0.000ns 1.020ns 0.000ns 0.835ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "23.779 ns" { lpm_rom0:inst2|altsyncram:altsyncram_component|altsyncram_7e01:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst2|altsyncram:altsyncram_component|altsyncram_7e01:auto_generated|q_a[1] alu:inst|add~1032 alu:inst|add~1039 alu:inst|add~1041 alu:inst|add~1043 alu:inst|add~1045 alu:inst|add~1047 alu:inst|add~1049 alu:inst|add~1051 alu:inst|add~1053 alu:inst|add~1055 alu:inst|add~1057 alu:inst|add~1059 alu:inst|add~1061 alu:inst|add~1062 alu:inst|alu_out[13]~4953 alu:inst|alu_out[13]~4954 alu:inst|alu_out[13]~4956 rtl~205 rtl~208 z } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "23.779 ns" { lpm_rom0:inst2|altsyncram:altsyncram_component|altsyncram_7e01:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst2|altsyncram:altsyncram_component|altsyncram_7e01:auto_generated|q_a[1] alu:inst|add~1032 alu:inst|add~1039 alu:inst|add~1041 alu:inst|add~1043 alu:inst|add~1045 alu:inst|add~1047 alu:inst|add~1049 alu:inst|add~1051 alu:inst|add~1053 alu:inst|add~1055 alu:inst|add~1057 alu:inst|add~1059 alu:inst|add~1061 alu:inst|add~1062 alu:inst|alu_out[13]~4953 alu:inst|alu_out[13]~4954 alu:inst|alu_out[13]~4956 rtl~205 rtl~208 z } { 0.000ns 0.000ns 2.619ns 1.513ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.385ns 0.685ns 1.076ns 1.488ns 0.722ns 3.636ns } { 0.000ns 3.761ns 0.206ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.651ns 0.206ns 0.624ns 0.529ns 0.370ns 3.146ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "alu_func\[0\] z 25.572 ns Longest " "Info: Longest tpd from source pin \"alu_func\[0\]\" to destination pin \"z\" is 25.572 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns alu_func\[0\] 1 PIN PIN_228 38 " "Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_228; Fanout = 38; PIN Node = 'alu_func\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "" { alu_func[0] } "NODE_NAME" } "" } } { "alu_1.bdf" "" { Schematic "E:/alu_1/alu_1.bdf" { { 368 352 520 384 "alu_func\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.095 ns) + CELL(0.370 ns) 8.379 ns alu:inst\|add~1032 2 COMB LCCOMB_X32_Y18_N28 2 " "Info: 2: + IC(7.095 ns) + CELL(0.370 ns) = 8.379 ns; Loc. = LCCOMB_X32_Y18_N28; Fanout = 2; COMB Node = 'alu:inst\|add~1032'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "7.465 ns" { alu_func[0] alu:inst|add~1032 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.513 ns) + CELL(0.621 ns) 10.513 ns alu:inst\|add~1039 3 COMB LCCOMB_X32_Y17_N20 2 " "Info: 3: + IC(1.513 ns) + CELL(0.621 ns) = 10.513 ns; Loc. = LCCOMB_X32_Y17_N20; Fanout = 2; COMB Node = 'alu:inst\|add~1039'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "2.134 ns" { alu:inst|add~1032 alu:inst|add~1039 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 10.599 ns alu:inst\|add~1041 4 COMB LCCOMB_X32_Y17_N22 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 10.599 ns; Loc. = LCCOMB_X32_Y17_N22; Fanout = 2; COMB Node = 'alu:inst\|add~1041'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "0.086 ns" { alu:inst|add~1039 alu:inst|add~1041 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 10.685 ns alu:inst\|add~1043 5 COMB LCCOMB_X32_Y17_N24 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 10.685 ns; Loc. = LCCOMB_X32_Y17_N24; Fanout = 2; COMB Node = 'alu:inst\|add~1043'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "0.086 ns" { alu:inst|add~1041 alu:inst|add~1043 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 10.771 ns alu:inst\|add~1045 6 COMB LCCOMB_X32_Y17_N26 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 10.771 ns; Loc. = LCCOMB_X32_Y17_N26; Fanout = 2; COMB Node = 'alu:inst\|add~1045'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "0.086 ns" { alu:inst|add~1043 alu:inst|add~1045 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 10.857 ns alu:inst\|add~1047 7 COMB LCCOMB_X32_Y17_N28 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 10.857 ns; Loc. = LCCOMB_X32_Y17_N28; Fanout = 2; COMB Node = 'alu:inst\|add~1047'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "0.086 ns" { alu:inst|add~1045 alu:inst|add~1047 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 11.032 ns alu:inst\|add~1049 8 COMB LCCOMB_X32_Y17_N30 2 " "Info: 8: + IC(0.000 ns) + CELL(0.175 ns) = 11.032 ns; Loc. = LCCOMB_X32_Y17_N30; Fanout = 2; COMB Node = 'alu:inst\|add~1049'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "0.175 ns" { alu:inst|add~1047 alu:inst|add~1049 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.118 ns alu:inst\|add~1051 9 COMB LCCOMB_X32_Y16_N0 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 11.118 ns; Loc. = LCCOMB_X32_Y16_N0; Fanout = 2; COMB Node = 'alu:inst\|add~1051'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "0.086 ns" { alu:inst|add~1049 alu:inst|add~1051 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.204 ns alu:inst\|add~1053 10 COMB LCCOMB_X32_Y16_N2 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 11.204 ns; Loc. = LCCOMB_X32_Y16_N2; Fanout = 2; COMB Node = 'alu:inst\|add~1053'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "0.086 ns" { alu:inst|add~1051 alu:inst|add~1053 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.290 ns alu:inst\|add~1055 11 COMB LCCOMB_X32_Y16_N4 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 11.290 ns; Loc. = LCCOMB_X32_Y16_N4; Fanout = 2; COMB Node = 'alu:inst\|add~1055'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "0.086 ns" { alu:inst|add~1053 alu:inst|add~1055 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.376 ns alu:inst\|add~1057 12 COMB LCCOMB_X32_Y16_N6 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 11.376 ns; Loc. = LCCOMB_X32_Y16_N6; Fanout = 2; COMB Node = 'alu:inst\|add~1057'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "0.086 ns" { alu:inst|add~1055 alu:inst|add~1057 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.462 ns alu:inst\|add~1059 13 COMB LCCOMB_X32_Y16_N8 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 11.462 ns; Loc. = LCCOMB_X32_Y16_N8; Fanout = 2; COMB Node = 'alu:inst\|add~1059'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "0.086 ns" { alu:inst|add~1057 alu:inst|add~1059 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.548 ns alu:inst\|add~1061 14 COMB LCCOMB_X32_Y16_N10 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 11.548 ns; Loc. = LCCOMB_X32_Y16_N10; Fanout = 2; COMB Node = 'alu:inst\|add~1061'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "0.086 ns" { alu:inst|add~1059 alu:inst|add~1061 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 12.054 ns alu:inst\|add~1062 15 COMB LCCOMB_X32_Y16_N12 1 " "Info: 15: + IC(0.000 ns) + CELL(0.506 ns) = 12.054 ns; Loc. = LCCOMB_X32_Y16_N12; Fanout = 1; COMB Node = 'alu:inst\|add~1062'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "0.506 ns" { alu:inst|add~1061 alu:inst|add~1062 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.651 ns) 13.090 ns alu:inst\|alu_out\[13\]~4953 16 COMB LCCOMB_X32_Y16_N22 1 " "Info: 16: + IC(0.385 ns) + CELL(0.651 ns) = 13.090 ns; Loc. = LCCOMB_X32_Y16_N22; Fanout = 1; COMB Node = 'alu:inst\|alu_out\[13\]~4953'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "1.036 ns" { alu:inst|add~1062 alu:inst|alu_out[13]~4953 } "NODE_NAME" } "" } } { "alu.vhd" "" { Text "E:/alu_1/alu.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.206 ns) 13.981 ns alu:inst\|alu_out\[13\]~4954 17 COMB LCCOMB_X33_Y16_N6 1 " "Info: 17: + IC(0.685 ns) + CELL(0.206 ns) = 13.981 ns; Loc. = LCCOMB_X33_Y16_N6; Fanout = 1; COMB Node = 'alu:inst\|alu_out\[13\]~4954'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "0.891 ns" { alu:inst|alu_out[13]~4953 alu:inst|alu_out[13]~4954 } "NODE_NAME" } "" } } { "alu.vhd" "" { Text "E:/alu_1/alu.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.624 ns) 15.681 ns alu:inst\|alu_out\[13\]~4956 18 COMB LCCOMB_X33_Y17_N8 2 " "Info: 18: + IC(1.076 ns) + CELL(0.624 ns) = 15.681 ns; Loc. = LCCOMB_X33_Y17_N8; Fanout = 2; COMB Node = 'alu:inst\|alu_out\[13\]~4956'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "1.700 ns" { alu:inst|alu_out[13]~4954 alu:inst|alu_out[13]~4956 } "NODE_NAME" } "" } } { "alu.vhd" "" { Text "E:/alu_1/alu.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.488 ns) + CELL(0.529 ns) 17.698 ns rtl~205 19 COMB LCCOMB_X31_Y16_N10 1 " "Info: 19: + IC(1.488 ns) + CELL(0.529 ns) = 17.698 ns; Loc. = LCCOMB_X31_Y16_N10; Fanout = 1; COMB Node = 'rtl~205'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "2.017 ns" { alu:inst|alu_out[13]~4956 rtl~205 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.370 ns) 18.790 ns rtl~208 20 COMB LCCOMB_X31_Y16_N28 1 " "Info: 20: + IC(0.722 ns) + CELL(0.370 ns) = 18.790 ns; Loc. = LCCOMB_X31_Y16_N28; Fanout = 1; COMB Node = 'rtl~208'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "1.092 ns" { rtl~205 rtl~208 } "NODE_NAME" } "" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.636 ns) + CELL(3.146 ns) 25.572 ns z 21 PIN PIN_113 0 " "Info: 21: + IC(3.636 ns) + CELL(3.146 ns) = 25.572 ns; Loc. = PIN_113; Fanout = 0; PIN Node = 'z'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "6.782 ns" { rtl~208 z } "NODE_NAME" } "" } } { "alu_1.bdf" "" { Schematic "E:/alu_1/alu_1.bdf" { { 200 840 1016 216 "z" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.972 ns ( 35.09 % ) " "Info: Total cell delay = 8.972 ns ( 35.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "16.600 ns ( 64.91 % ) " "Info: Total interconnect delay = 16.600 ns ( 64.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "25.572 ns" { alu_func[0] alu:inst|add~1032 alu:inst|add~1039 alu:inst|add~1041 alu:inst|add~1043 alu:inst|add~1045 alu:inst|add~1047 alu:inst|add~1049 alu:inst|add~1051 alu:inst|add~1053 alu:inst|add~1055 alu:inst|add~1057 alu:inst|add~1059 alu:inst|add~1061 alu:inst|add~1062 alu:inst|alu_out[13]~4953 alu:inst|alu_out[13]~4954 alu:inst|alu_out[13]~4956 rtl~205 rtl~208 z } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "25.572 ns" { alu_func[0] alu_func[0]~combout alu:inst|add~1032 alu:inst|add~1039 alu:inst|add~1041 alu:inst|add~1043 alu:inst|add~1045 alu:inst|add~1047 alu:inst|add~1049 alu:inst|add~1051 alu:inst|add~1053 alu:inst|add~1055 alu:inst|add~1057 alu:inst|add~1059 alu:inst|add~1061 alu:inst|add~1062 alu:inst|alu_out[13]~4953 alu:inst|alu_out[13]~4954 alu:inst|alu_out[13]~4956 rtl~205 rtl~208 z } { 0.000ns 0.000ns 7.095ns 1.513ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.385ns 0.685ns 1.076ns 1.488ns 0.722ns 3.636ns } { 0.000ns 0.914ns 0.370ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.651ns 0.206ns 0.624ns 0.529ns 0.370ns 3.146ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "lpm_rom0:inst2\|altsyncram:altsyncram_component\|altsyncram_7e01:auto_generated\|ram_block1a0~porta_address_reg0 rom_aa\[0\] sw_clk -4.784 ns memory " "Info: th for memory \"lpm_rom0:inst2\|altsyncram:altsyncram_component\|altsyncram_7e01:auto_generated\|ram_block1a0~porta_address_reg0\" (data pin = \"rom_aa\[0\]\", clock pin = \"sw_clk\") is -4.784 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw_clk destination 2.985 ns + Longest memory " "Info: + Longest clock path from clock \"sw_clk\" to destination memory is 2.985 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns sw_clk 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'sw_clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "" { sw_clk } "NODE_NAME" } "" } } { "alu_1.bdf" "" { Schematic "E:/alu_1/alu_1.bdf" { { 224 -8 160 240 "sw_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.133 ns) + CELL(0.000 ns) 1.153 ns sw_clk~clkctrl 2 COMB CLKCTRL_G2 20 " "Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 1.153 ns; Loc. = CLKCTRL_G2; Fanout = 20; COMB Node = 'sw_clk~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "0.133 ns" { sw_clk sw_clk~clkctrl } "NODE_NAME" } "" } } { "alu_1.bdf" "" { Schematic "E:/alu_1/alu_1.bdf" { { 224 -8 160 240 "sw_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.835 ns) 2.985 ns lpm_rom0:inst2\|altsyncram:altsyncram_component\|altsyncram_7e01:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X41_Y18 16 " "Info: 3: + IC(0.997 ns) + CELL(0.835 ns) = 2.985 ns; Loc. = M4K_X41_Y18; Fanout = 16; MEM Node = 'lpm_rom0:inst2\|altsyncram:altsyncram_component\|altsyncram_7e01:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "1.832 ns" { sw_clk~clkctrl lpm_rom0:inst2|altsyncram:altsyncram_component|altsyncram_7e01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "db/altsyncram_7e01.tdf" "" { Text "E:/alu_1/db/altsyncram_7e01.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.855 ns ( 62.14 % ) " "Info: Total cell delay = 1.855 ns ( 62.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.130 ns ( 37.86 % ) " "Info: Total interconnect delay = 1.130 ns ( 37.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "2.985 ns" { sw_clk sw_clk~clkctrl lpm_rom0:inst2|altsyncram:altsyncram_component|altsyncram_7e01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.985 ns" { sw_clk sw_clk~combout sw_clk~clkctrl lpm_rom0:inst2|altsyncram:altsyncram_component|altsyncram_7e01:auto_generated|ram_block1a0~porta_address_reg0 } { 0.000ns 0.000ns 0.133ns 0.997ns } { 0.000ns 1.020ns 0.000ns 0.835ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.267 ns + " "Info: + Micro hold delay of destination is 0.267 ns" {  } { { "db/altsyncram_7e01.tdf" "" { Text "E:/alu_1/db/altsyncram_7e01.tdf" 43 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.036 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 8.036 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.855 ns) 0.855 ns rom_aa\[0\] 1 PIN PIN_20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.855 ns) = 0.855 ns; Loc. = PIN_20; Fanout = 1; PIN Node = 'rom_aa\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "" { rom_aa[0] } "NODE_NAME" } "" } } { "alu_1.bdf" "" { Schematic "E:/alu_1/alu_1.bdf" { { 200 -8 160 216 "rom_aa\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.005 ns) + CELL(0.176 ns) 8.036 ns lpm_rom0:inst2\|altsyncram:altsyncram_component\|altsyncram_7e01:auto_generated\|ram_block1a0~porta_address_reg0 2 MEM M4K_X41_Y18 16 " "Info: 2: + IC(7.005 ns) + CELL(0.176 ns) = 8.036 ns; Loc. = M4K_X41_Y18; Fanout = 16; MEM Node = 'lpm_rom0:inst2\|altsyncram:altsyncram_component\|altsyncram_7e01:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "7.181 ns" { rom_aa[0] lpm_rom0:inst2|altsyncram:altsyncram_component|altsyncram_7e01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "db/altsyncram_7e01.tdf" "" { Text "E:/alu_1/db/altsyncram_7e01.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.031 ns ( 12.83 % ) " "Info: Total cell delay = 1.031 ns ( 12.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.005 ns ( 87.17 % ) " "Info: Total interconnect delay = 7.005 ns ( 87.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "8.036 ns" { rom_aa[0] lpm_rom0:inst2|altsyncram:altsyncram_component|altsyncram_7e01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "8.036 ns" { rom_aa[0] rom_aa[0]~combout lpm_rom0:inst2|altsyncram:altsyncram_component|altsyncram_7e01:auto_generated|ram_block1a0~porta_address_reg0 } { 0.000ns 0.000ns 7.005ns } { 0.000ns 0.855ns 0.176ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "2.985 ns" { sw_clk sw_clk~clkctrl lpm_rom0:inst2|altsyncram:altsyncram_component|altsyncram_7e01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.985 ns" { sw_clk sw_clk~combout sw_clk~clkctrl lpm_rom0:inst2|altsyncram:altsyncram_component|altsyncram_7e01:auto_generated|ram_block1a0~porta_address_reg0 } { 0.000ns 0.000ns 0.133ns 0.997ns } { 0.000ns 1.020ns 0.000ns 0.835ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "alu_1" "UNKNOWN" "V1" "E:/alu_1/db/alu_1.quartus_db" { Floorplan "E:/alu_1/" "" "8.036 ns" { rom_aa[0] lpm_rom0:inst2|altsyncram:altsyncram_component|altsyncram_7e01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "8.036 ns" { rom_aa[0] rom_aa[0]~combout lpm_rom0:inst2|altsyncram:altsyncram_component|altsyncram_7e01:auto_generated|ram_block1a0~porta_address_reg0 } { 0.000ns 0.000ns 7.005ns } { 0.000ns 0.855ns 0.176ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 07 20:12:39 2016 " "Info: Processing ended: Mon Nov 07 20:12:39 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
