INFO: [VRFC 10-163] Analyzing VHDL file "/home/cesare/ASDI/1/1.2/project_1.2/project_1.2.srcs/sim_1/new/net_16_4_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'net_16_4_tb'
ERROR: [VRFC 10-719] formal port/generic <input> is not declared in <net_16_4> [/home/cesare/ASDI/1/1.2/project_1.2/project_1.2.srcs/sim_1/new/net_16_4_tb.vhd:57]
ERROR: [VRFC 10-3353] formal port '\\\input \' has no actual or default value [/home/cesare/ASDI/1/1.2/project_1.2/project_1.2.srcs/sim_1/new/net_16_4_tb.vhd:56]
ERROR: [VRFC 10-2989] 'output' is not declared [/home/cesare/ASDI/1/1.2/project_1.2/project_1.2.srcs/sim_1/new/net_16_4_tb.vhd:75]
ERROR: [VRFC 10-9458] unit 'behavioral' is ignored due to previous errors [/home/cesare/ASDI/1/1.2/project_1.2/project_1.2.srcs/sim_1/new/net_16_4_tb.vhd:38]
INFO: [VRFC 10-8704] VHDL file '/home/cesare/ASDI/1/1.2/project_1.2/project_1.2.srcs/sim_1/new/net_16_4_tb.vhd' is ignored due to errors
