// Seed: 1529390594
module module_0 ();
  wire id_1;
endmodule
module module_1 #(
    parameter id_15 = 32'd72,
    parameter id_16 = 32'd25
) (
    input tri0 id_0,
    input wand id_1,
    output tri0 id_2,
    output tri0 id_3[-1 : id_15],
    input tri1 id_4,
    output tri0 id_5,
    input wor id_6,
    output wor id_7,
    output uwire id_8,
    input wand id_9,
    input tri1 id_10[1 : -1],
    output wire id_11,
    input supply0 id_12,
    input tri0 id_13
    , id_18,
    output supply1 id_14,
    input uwire _id_15,
    input tri _id_16
);
  wire id_19[id_15 : id_16];
  module_0 modCall_1 ();
  logic id_20;
  ;
endmodule
