
*** Running vivado
    with args -log ublaze_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ublaze_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ublaze_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/phoenix8899/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top ublaze_wrapper -part xc7a35tcpg236-1 -flatten_hierarchy none -directive RuntimeOptimized -fsm_extraction off
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11122 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1423.992 ; gain = 33.914 ; free physical = 8260 ; free virtual = 14305
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ublaze_wrapper' [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/hdl/ublaze_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'ublaze' [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/synth/ublaze.v:657]
INFO: [Synth 8-6157] synthesizing module 'ublaze_axi_timer_0_0' [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.runs/synth_1/.Xil/Vivado-11106-phoenix8899/realtime/ublaze_axi_timer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ublaze_axi_timer_0_0' (1#1) [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.runs/synth_1/.Xil/Vivado-11106-phoenix8899/realtime/ublaze_axi_timer_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_timer_0' of module 'ublaze_axi_timer_0_0' requires 26 connections, but only 22 given [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/synth/ublaze.v:762]
INFO: [Synth 8-6157] synthesizing module 'ublaze_axi_uartlite_0_0' [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.runs/synth_1/.Xil/Vivado-11106-phoenix8899/realtime/ublaze_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ublaze_axi_uartlite_0_0' (2#1) [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.runs/synth_1/.Xil/Vivado-11106-phoenix8899/realtime/ublaze_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_uartlite_0' of module 'ublaze_axi_uartlite_0_0' requires 22 connections, but only 21 given [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/synth/ublaze.v:785]
INFO: [Synth 8-6157] synthesizing module 'ublaze_clk_wiz_1_0' [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.runs/synth_1/.Xil/Vivado-11106-phoenix8899/realtime/ublaze_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ublaze_clk_wiz_1_0' (3#1) [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.runs/synth_1/.Xil/Vivado-11106-phoenix8899/realtime/ublaze_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ublaze_mdm_1_0' [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.runs/synth_1/.Xil/Vivado-11106-phoenix8899/realtime/ublaze_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ublaze_mdm_1_0' (4#1) [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.runs/synth_1/.Xil/Vivado-11106-phoenix8899/realtime/ublaze_mdm_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ublaze_microblaze_0_0' [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.runs/synth_1/.Xil/Vivado-11106-phoenix8899/realtime/ublaze_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ublaze_microblaze_0_0' (5#1) [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.runs/synth_1/.Xil/Vivado-11106-phoenix8899/realtime/ublaze_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'ublaze_microblaze_0_0' requires 52 connections, but only 51 given [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/synth/ublaze.v:823]
INFO: [Synth 8-6157] synthesizing module 'ublaze_microblaze_0_axi_periph_0' [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/synth/ublaze.v:970]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1WILQL2' [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/synth/ublaze.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1WILQL2' (6#1) [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/synth/ublaze.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_OKYVYF' [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/synth/ublaze.v:144]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_OKYVYF' (7#1) [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/synth/ublaze.v:144]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1HOQQMF' [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/synth/ublaze.v:510]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1HOQQMF' (8#1) [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/synth/ublaze.v:510]
INFO: [Synth 8-6157] synthesizing module 'ublaze_xbar_0' [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.runs/synth_1/.Xil/Vivado-11106-phoenix8899/realtime/ublaze_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ublaze_xbar_0' (9#1) [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.runs/synth_1/.Xil/Vivado-11106-phoenix8899/realtime/ublaze_xbar_0_stub.v:6]
WARNING: [Synth 8-350] instance 'xbar' of module 'ublaze_xbar_0' requires 40 connections, but only 38 given [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/synth/ublaze.v:1379]
INFO: [Synth 8-6155] done synthesizing module 'ublaze_microblaze_0_axi_periph_0' (10#1) [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/synth/ublaze.v:970]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_K2SS6S' [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/synth/ublaze.v:276]
INFO: [Synth 8-6157] synthesizing module 'ublaze_dlmb_bram_if_cntlr_0' [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.runs/synth_1/.Xil/Vivado-11106-phoenix8899/realtime/ublaze_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ublaze_dlmb_bram_if_cntlr_0' (11#1) [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.runs/synth_1/.Xil/Vivado-11106-phoenix8899/realtime/ublaze_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ublaze_dlmb_v10_0' [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.runs/synth_1/.Xil/Vivado-11106-phoenix8899/realtime/ublaze_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ublaze_dlmb_v10_0' (12#1) [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.runs/synth_1/.Xil/Vivado-11106-phoenix8899/realtime/ublaze_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'ublaze_dlmb_v10_0' requires 25 connections, but only 24 given [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/synth/ublaze.v:422]
INFO: [Synth 8-6157] synthesizing module 'ublaze_ilmb_bram_if_cntlr_0' [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.runs/synth_1/.Xil/Vivado-11106-phoenix8899/realtime/ublaze_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ublaze_ilmb_bram_if_cntlr_0' (13#1) [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.runs/synth_1/.Xil/Vivado-11106-phoenix8899/realtime/ublaze_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ublaze_ilmb_v10_0' [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.runs/synth_1/.Xil/Vivado-11106-phoenix8899/realtime/ublaze_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ublaze_ilmb_v10_0' (14#1) [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.runs/synth_1/.Xil/Vivado-11106-phoenix8899/realtime/ublaze_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'ublaze_ilmb_v10_0' requires 25 connections, but only 24 given [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/synth/ublaze.v:468]
INFO: [Synth 8-6157] synthesizing module 'ublaze_lmb_bram_0' [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.runs/synth_1/.Xil/Vivado-11106-phoenix8899/realtime/ublaze_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ublaze_lmb_bram_0' (15#1) [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.runs/synth_1/.Xil/Vivado-11106-phoenix8899/realtime/ublaze_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'ublaze_lmb_bram_0' requires 16 connections, but only 14 given [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/synth/ublaze.v:493]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_K2SS6S' (16#1) [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/synth/ublaze.v:276]
INFO: [Synth 8-6157] synthesizing module 'ublaze_rst_clk_wiz_1_100M_0' [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.runs/synth_1/.Xil/Vivado-11106-phoenix8899/realtime/ublaze_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ublaze_rst_clk_wiz_1_100M_0' (17#1) [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.runs/synth_1/.Xil/Vivado-11106-phoenix8899/realtime/ublaze_rst_clk_wiz_1_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_1_100M' of module 'ublaze_rst_clk_wiz_1_100M_0' requires 10 connections, but only 8 given [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/synth/ublaze.v:959]
INFO: [Synth 8-6155] done synthesizing module 'ublaze' (18#1) [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/synth/ublaze.v:657]
INFO: [Synth 8-6155] done synthesizing module 'ublaze_wrapper' (19#1) [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/hdl/ublaze_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_1HOQQMF has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1HOQQMF has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1HOQQMF has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1HOQQMF has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_OKYVYF has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_OKYVYF has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_OKYVYF has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_OKYVYF has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1WILQL2 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1WILQL2 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1WILQL2 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1WILQL2 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design ublaze_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design ublaze_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design ublaze_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design ublaze_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design ublaze_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design ublaze_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1468.742 ; gain = 78.664 ; free physical = 8272 ; free virtual = 14317
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1468.742 ; gain = 78.664 ; free physical = 8272 ; free virtual = 14318
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1468.742 ; gain = 78.664 ; free physical = 8272 ; free virtual = 14318
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_microblaze_0_0/ublaze_microblaze_0_0/ublaze_microblaze_0_0_in_context.xdc] for cell 'ublaze_i/microblaze_0'
Finished Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_microblaze_0_0/ublaze_microblaze_0_0/ublaze_microblaze_0_0_in_context.xdc] for cell 'ublaze_i/microblaze_0'
Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_dlmb_v10_0/ublaze_dlmb_v10_0/ublaze_dlmb_v10_0_in_context.xdc] for cell 'ublaze_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_dlmb_v10_0/ublaze_dlmb_v10_0/ublaze_dlmb_v10_0_in_context.xdc] for cell 'ublaze_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_ilmb_v10_0/ublaze_ilmb_v10_0/ublaze_dlmb_v10_0_in_context.xdc] for cell 'ublaze_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_ilmb_v10_0/ublaze_ilmb_v10_0/ublaze_dlmb_v10_0_in_context.xdc] for cell 'ublaze_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_dlmb_bram_if_cntlr_0/ublaze_dlmb_bram_if_cntlr_0/ublaze_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'ublaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_dlmb_bram_if_cntlr_0/ublaze_dlmb_bram_if_cntlr_0/ublaze_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'ublaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_ilmb_bram_if_cntlr_0/ublaze_ilmb_bram_if_cntlr_0/ublaze_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'ublaze_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_ilmb_bram_if_cntlr_0/ublaze_ilmb_bram_if_cntlr_0/ublaze_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'ublaze_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_lmb_bram_0/ublaze_lmb_bram_0/ublaze_lmb_bram_0_in_context.xdc] for cell 'ublaze_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_lmb_bram_0/ublaze_lmb_bram_0/ublaze_lmb_bram_0_in_context.xdc] for cell 'ublaze_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_mdm_1_0/ublaze_mdm_1_0/ublaze_mdm_1_0_in_context.xdc] for cell 'ublaze_i/mdm_1'
Finished Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_mdm_1_0/ublaze_mdm_1_0/ublaze_mdm_1_0_in_context.xdc] for cell 'ublaze_i/mdm_1'
Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_clk_wiz_1_0/ublaze_clk_wiz_1_0/ublaze_clk_wiz_1_0_in_context.xdc] for cell 'ublaze_i/clk_wiz_1'
Finished Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_clk_wiz_1_0/ublaze_clk_wiz_1_0/ublaze_clk_wiz_1_0_in_context.xdc] for cell 'ublaze_i/clk_wiz_1'
Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_rst_clk_wiz_1_100M_0/ublaze_rst_clk_wiz_1_100M_0/ublaze_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'ublaze_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_rst_clk_wiz_1_100M_0/ublaze_rst_clk_wiz_1_100M_0/ublaze_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'ublaze_i/rst_clk_wiz_1_100M'
Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_axi_uartlite_0_0/ublaze_axi_uartlite_0_0/ublaze_axi_uartlite_0_0_in_context.xdc] for cell 'ublaze_i/axi_uartlite_0'
Finished Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_axi_uartlite_0_0/ublaze_axi_uartlite_0_0/ublaze_axi_uartlite_0_0_in_context.xdc] for cell 'ublaze_i/axi_uartlite_0'
Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_xbar_0/ublaze_xbar_0/ublaze_xbar_0_in_context.xdc] for cell 'ublaze_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_xbar_0/ublaze_xbar_0/ublaze_xbar_0_in_context.xdc] for cell 'ublaze_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_axi_timer_0_0/ublaze_axi_timer_0_0/ublaze_axi_timer_0_0_in_context.xdc] for cell 'ublaze_i/axi_timer_0'
Finished Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_axi_timer_0_0/ublaze_axi_timer_0_0/ublaze_axi_timer_0_0_in_context.xdc] for cell 'ublaze_i/axi_timer_0'
Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/constrs_1/imports/ECE3700/Basys3_Master.xdc]
Finished Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/constrs_1/imports/ECE3700/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/constrs_1/imports/ECE3700/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ublaze_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ublaze_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1791.180 ; gain = 0.000 ; free physical = 8021 ; free virtual = 14066
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1791.180 ; gain = 0.000 ; free physical = 8022 ; free virtual = 14067
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1791.180 ; gain = 0.000 ; free physical = 8022 ; free virtual = 14067
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1791.180 ; gain = 0.000 ; free physical = 8022 ; free virtual = 14067
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1791.180 ; gain = 401.102 ; free physical = 8098 ; free virtual = 14143
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1791.180 ; gain = 401.102 ; free physical = 8098 ; free virtual = 14143
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_clk_wiz_1_0/ublaze_clk_wiz_1_0/ublaze_clk_wiz_1_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.srcs/sources_1/bd/ublaze/ip/ublaze_clk_wiz_1_0/ublaze_clk_wiz_1_0/ublaze_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for ublaze_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ublaze_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ublaze_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ublaze_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ublaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ublaze_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ublaze_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ublaze_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ublaze_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ublaze_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ublaze_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ublaze_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ublaze_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ublaze_i/axi_timer_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1791.180 ; gain = 401.102 ; free physical = 8100 ; free virtual = 14146
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1791.180 ; gain = 401.102 ; free physical = 8101 ; free virtual = 14147
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1791.180 ; gain = 401.102 ; free physical = 8089 ; free virtual = 14137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'ublaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'ublaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ublaze_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'ublaze_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ublaze_i/mdm_1/Dbg_Clk_0' to pin 'ublaze_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ublaze_i/mdm_1/Dbg_Update_0' to pin 'ublaze_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ublaze_i/clk_wiz_1/clk_out1' to pin 'ublaze_i/clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1791.180 ; gain = 401.102 ; free physical = 7891 ; free virtual = 13939
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1791.180 ; gain = 401.102 ; free physical = 7891 ; free virtual = 13939
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1791.180 ; gain = 401.102 ; free physical = 7890 ; free virtual = 13938
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1791.180 ; gain = 401.102 ; free physical = 7890 ; free virtual = 13938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1791.180 ; gain = 401.102 ; free physical = 7890 ; free virtual = 13938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |ublaze_xbar_0               |         1|
|2     |ublaze_dlmb_bram_if_cntlr_0 |         1|
|3     |ublaze_dlmb_v10_0           |         1|
|4     |ublaze_ilmb_bram_if_cntlr_0 |         1|
|5     |ublaze_ilmb_v10_0           |         1|
|6     |ublaze_lmb_bram_0           |         1|
|7     |ublaze_axi_timer_0_0        |         1|
|8     |ublaze_axi_uartlite_0_0     |         1|
|9     |ublaze_clk_wiz_1_0          |         1|
|10    |ublaze_mdm_1_0              |         1|
|11    |ublaze_microblaze_0_0       |         1|
|12    |ublaze_rst_clk_wiz_1_100M_0 |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |ublaze_axi_timer_0_0        |     1|
|2     |ublaze_axi_uartlite_0_0     |     1|
|3     |ublaze_clk_wiz_1_0          |     1|
|4     |ublaze_dlmb_bram_if_cntlr_0 |     1|
|5     |ublaze_dlmb_v10_0           |     1|
|6     |ublaze_ilmb_bram_if_cntlr_0 |     1|
|7     |ublaze_ilmb_v10_0           |     1|
|8     |ublaze_lmb_bram_0           |     1|
|9     |ublaze_mdm_1_0              |     1|
|10    |ublaze_microblaze_0_0       |     1|
|11    |ublaze_rst_clk_wiz_1_100M_0 |     1|
|12    |ublaze_xbar_0               |     1|
|13    |IBUF                        |     2|
|14    |OBUF                        |     1|
+------+----------------------------+------+

Report Instance Areas: 
+------+------------------------------+-------------------------------------+------+
|      |Instance                      |Module                               |Cells |
+------+------------------------------+-------------------------------------+------+
|1     |top                           |                                     |  1091|
|2     |  ublaze_i                    |ublaze                               |  1088|
|3     |    microblaze_0_axi_periph   |ublaze_microblaze_0_axi_periph_0     |   263|
|4     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_K2SS6S |   496|
+------+------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1791.180 ; gain = 401.102 ; free physical = 7890 ; free virtual = 13938
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1791.180 ; gain = 78.664 ; free physical = 7942 ; free virtual = 13990
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1791.180 ; gain = 401.102 ; free physical = 7942 ; free virtual = 13990
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1791.180 ; gain = 0.000 ; free physical = 8016 ; free virtual = 14063
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1791.180 ; gain = 401.188 ; free physical = 8319 ; free virtual = 14366
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1791.180 ; gain = 0.000 ; free physical = 8319 ; free virtual = 14366
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/phoenix8899/ECE/Spring2019/ECE3700/ublase_UART_GPIO/ublase_UART_GPIO.runs/synth_1/ublaze_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ublaze_wrapper_utilization_synth.rpt -pb ublaze_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 16 17:52:24 2019...
