$date
	Sun Oct 23 03:44:53 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#454997
b1010 !
1"
#454998
b1010 &
b1010 %
1$
#454999
0"
#455002
b101 &
b101 %
#455006
b10000 &
b10000 %
#455010
b1000 &
b1000 %
#455014
b100 &
b100 %
#455018
b10 &
b10 %
#455022
b1 &
1#
b1 %
#455026
b0 &
b0 %
0#
0$
#1436795
b11100 !
1"
#1436798
b11100 &
b11100 %
1$
#1436799
0"
#1436802
b1110 &
b1110 %
#1436806
b111 &
b111 %
#1436810
b10110 &
b10110 %
#1436814
b1011 &
b1011 %
#1436818
b100010 &
b100010 %
#1436822
b10001 &
b10001 %
#1436826
b110100 &
b110100 %
#1436830
b11010 &
b11010 %
#1436834
b1101 &
b1101 %
#1436838
b101000 &
b101000 %
#1436842
b10100 &
b10100 %
#1436846
b1010 &
b1010 %
#1436850
b101 &
b101 %
#1436854
b10000 &
b10000 %
#1436858
b1000 &
b1000 %
#1436862
b100 &
b100 %
#1436866
b10 &
b10 %
#1436870
b1 &
1#
b1 %
#1436874
b0 &
b0 %
0#
0$
#2367817
b11000 !
1"
#2367818
b11000 &
b11000 %
1$
#2367819
0"
#2367822
b1100 &
b1100 %
#2367826
b110 &
b110 %
#2367830
b11 &
b11 %
#2367834
b1010 &
b1010 %
#2367838
b101 &
b101 %
#2367842
b10000 &
b10000 %
#2367846
b1000 &
b1000 %
#2367850
b100 &
b100 %
#2367854
b10 &
b10 %
#2367858
b1 &
b1 %
1#
#2367862
b0 &
0#
b0 %
0$
#4500012
