 
****************************************
Report : area
Design : fe
Version: L-2016.03-SP3
Date   : Mon Oct  3 18:07:35 2016
****************************************

Library(s) Used:

    sc12mc_cmos28hpp_base_rvt_c34_ssa_nominal_max_0p765v_0c (File: /net/tdk/arm/gf/cmos28hpp/logic_ip/sc12mc_base_rvt_c34/r9p0/db/sc12mc_cmos28hpp_base_rvt_c34_ssa_nominal_max_0p765v_0c.db)
    sc12mc_cmos28hpp_base_rvt_c30_ssa_nominal_max_0p765v_0c (File: /net/tdk/arm/gf/cmos28hpp/logic_ip/sc12mc_base_rvt_c30/r9p0/db-ccs-tn/sc12mc_cmos28hpp_base_rvt_c30_ssa_nominal_max_0p765v_0c.db_ccs_tn)
    sc12mc_cmos28hpp_base_hvt_c30_ssa_nominal_max_0p765v_0c (File: /net/tdk/arm/gf/cmos28hpp/logic_ip/sc12mc_base_hvt_c30/r9p0/db/sc12mc_cmos28hpp_base_hvt_c30_ssa_nominal_max_0p765v_0c.db)
    sc12mc_cmos28hpp_base_rvt_c38_ssa_nominal_max_0p765v_0c (File: /net/tdk/arm/gf/cmos28hpp/logic_ip/sc12mc_base_rvt_c38/r9p0/db/sc12mc_cmos28hpp_base_rvt_c38_ssa_nominal_max_0p765v_0c.db)
    sc12mc_cmos28hpp_base_lvt_c34_ssa_nominal_max_0p765v_0c (File: /net/tdk/arm/gf/cmos28hpp/logic_ip/sc12mc_base_lvt_c34/r9p0/db/sc12mc_cmos28hpp_base_lvt_c34_ssa_nominal_max_0p765v_0c.db)
    sc12mc_cmos28hpp_base_lvt_c30_ssa_nominal_max_0p765v_0c (File: /net/tdk/arm/gf/cmos28hpp/logic_ip/sc12mc_base_lvt_c30/r9p0/db/sc12mc_cmos28hpp_base_lvt_c30_ssa_nominal_max_0p765v_0c.db)
    sc12mc_cmos28hpp_base_hvt_c34_ssa_nominal_max_0p765v_0c (File: /net/tdk/arm/gf/cmos28hpp/logic_ip/sc12mc_base_hvt_c34/r9p0/db/sc12mc_cmos28hpp_base_hvt_c34_ssa_nominal_max_0p765v_0c.db)
    sc12mc_cmos28hpp_base_hvt_c38_ssa_nominal_max_0p765v_0c (File: /net/tdk/arm/gf/cmos28hpp/logic_ip/sc12mc_base_hvt_c38/r9p0/db/sc12mc_cmos28hpp_base_hvt_c38_ssa_nominal_max_0p765v_0c.db)

Number of ports:                        14479
Number of nets:                        558644
Number of cells:                       457469
Number of combinational cells:         415528
Number of sequential cells:             40895
Number of macros/black boxes:               0
Number of buf/inv:                      47859
Number of references:                    2310

Combinational area:             498950.396171
Buf/Inv area:                    22773.347767
Noncombinational area:          103582.754068
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                602533.150239
Total area:                 undefined

Core Area:                   1106809
Aspect Ratio:                 1.0007
Utilization Ratio:            0.5444


The above information was reported from the logical library. The following are from the physical library:

  Total moveable cell area: 602533.2
  Total fixed cell area: 0.0
  Total physical cell area: 602533.2
 Core area: 0.000, 0.000, 1051.700, 1052.400

Hierarchical area distribution
------------------------------

                                  Global cell area              Local cell area
                                  --------------------  -------------------------------- 
Hierarchical cell                 Absolute     Percent  Combi-       Noncombi-    Black-
                                  Total        Total    national     national     boxes   Design
--------------------------------  -----------  -------  -----------  -----------  ------  ------------------------------------------------------------------------------------------------------
fe                                602533.1502    100.0  376794.7531   81426.2297  0.0000  fe
clk_gate_abs_out_reg_0_                2.1840      0.0       0.0000       2.1840  0.0000  fe_SNPS_CLOCK_GATE_HIGH_fe_4
clk_gate_cont_reg_0                    2.1840      0.0       0.0000       2.1840  0.0000  fe_SNPS_CLOCK_GATE_HIGH_fe_2
clk_gate_cont_sub_reg_0                2.1840      0.0       0.0000       2.1840  0.0000  fe_SNPS_CLOCK_GATE_HIGH_fe_5
clk_gate_data_i_reg_31__0              2.1840      0.0       0.0000       2.1840  0.0000  fe_SNPS_CLOCK_GATE_HIGH_fe_13
clk_gate_data_q_reg_0_                 2.1840      0.0       0.0000       2.1840  0.0000  fe_SNPS_CLOCK_GATE_HIGH_fe_6
clk_gate_data_q_reg_12_                2.1840      0.0       0.0000       2.1840  0.0000  fe_SNPS_CLOCK_GATE_HIGH_fe_9
clk_gate_data_q_reg_16_                2.1840      0.0       0.0000       2.1840  0.0000  fe_SNPS_CLOCK_GATE_HIGH_fe_10
clk_gate_data_q_reg_20_                2.1840      0.0       0.0000       2.1840  0.0000  fe_SNPS_CLOCK_GATE_HIGH_fe_11
clk_gate_data_q_reg_24_                2.1840      0.0       0.0000       2.1840  0.0000  fe_SNPS_CLOCK_GATE_HIGH_fe_12
clk_gate_data_q_reg_32_                2.1840      0.0       0.0000       2.1840  0.0000  fe_SNPS_CLOCK_GATE_HIGH_fe_14
clk_gate_data_q_reg_36_                2.1840      0.0       0.0000       2.1840  0.0000  fe_SNPS_CLOCK_GATE_HIGH_fe_15
clk_gate_data_q_reg_40_                2.1840      0.0       0.0000       2.1840  0.0000  fe_SNPS_CLOCK_GATE_HIGH_fe_16
clk_gate_data_q_reg_44_                2.1840      0.0       0.0000       2.1840  0.0000  fe_SNPS_CLOCK_GATE_HIGH_fe_17
clk_gate_data_q_reg_48_                2.1840      0.0       0.0000       2.1840  0.0000  fe_SNPS_CLOCK_GATE_HIGH_fe_18
clk_gate_data_q_reg_4_                 2.1840      0.0       0.0000       2.1840  0.0000  fe_SNPS_CLOCK_GATE_HIGH_fe_7
clk_gate_data_q_reg_52_                2.1840      0.0       0.0000       2.1840  0.0000  fe_SNPS_CLOCK_GATE_HIGH_fe_19
clk_gate_data_q_reg_56_                2.1840      0.0       0.0000       2.1840  0.0000  fe_SNPS_CLOCK_GATE_HIGH_fe_20
clk_gate_data_q_reg_60_                2.1840      0.0       0.0000       2.1840  0.0000  fe_SNPS_CLOCK_GATE_HIGH_fe_21
clk_gate_data_q_reg_8_                 2.1840      0.0       0.0000       2.1840  0.0000  fe_SNPS_CLOCK_GATE_HIGH_fe_8
clk_gate_o_data_fo_reg_0               2.1840      0.0       0.0000       2.1840  0.0000  fe_SNPS_CLOCK_GATE_HIGH_fe_1
clk_gate_o_data_i_reg                  2.1840      0.0       0.0000       2.1840  0.0000  fe_SNPS_CLOCK_GATE_HIGH_pow_4_NBW_IN9_NBI_IN2_0_0
clk_gate_op_enable_reg                 2.1840      0.0       0.0000       2.1840  0.0000  fe_SNPS_CLOCK_GATE_HIGH_fe_0
clk_gate_reg_data_i_reg_0_             2.1840      0.0       0.0000       2.1840  0.0000  fe_SNPS_CLOCK_GATE_HIGH_fe_22
clk_gate_reg_data_i_reg_5_             2.1840      0.0       0.0000       2.1840  0.0000  fe_SNPS_CLOCK_GATE_HIGH_fe_23
clk_gate_result_reg                    2.1840      0.0       0.0000       2.1840  0.0000  fe_SNPS_CLOCK_GATE_HIGH_fe_3
uu_fft512_hi_lo_clk_gate_gen_serial_0__uu_fft_serial_hi_lo_bf8_buffer_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_63_0
uu_fft512_hi_lo_clk_gate_gen_serial_0__uu_fft_serial_hi_lo_bf8_buffer_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_63_8
uu_fft512_hi_lo_clk_gate_gen_serial_0__uu_fft_serial_hi_lo_bf8_buffer_reg_2__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_63_7
uu_fft512_hi_lo_clk_gate_gen_serial_0__uu_fft_serial_hi_lo_bf8_buffer_reg_3__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_63_6
uu_fft512_hi_lo_clk_gate_gen_serial_0__uu_fft_serial_hi_lo_dmem_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_63_2
uu_fft512_hi_lo_clk_gate_gen_serial_0__uu_fft_serial_hi_lo_dmem_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_63_3
uu_fft512_hi_lo_clk_gate_gen_serial_0__uu_fft_serial_hi_lo_dmem_reg_2__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_63_4
uu_fft512_hi_lo_clk_gate_gen_serial_0__uu_fft_serial_hi_lo_dmem_reg_3__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_63_5
uu_fft512_hi_lo_clk_gate_gen_serial_0__uu_fft_serial_hi_lo_uu_bf8_serial_bf2_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf8_serial_9_2_9_5_00000000_00000001_00000001_00000002_00000001_63_0
uu_fft512_hi_lo_clk_gate_gen_serial_0__uu_fft_serial_hi_lo_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_188
uu_fft512_hi_lo_clk_gate_gen_serial_0__uu_fft_serial_hi_lo_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_187
uu_fft512_hi_lo_clk_gate_gen_serial_0__uu_fft_serial_hi_lo_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo1_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_189
uu_fft512_hi_lo_clk_gate_gen_serial_0__uu_fft_serial_hi_lo_uu_bf8_serial_uu_bf2_fifoii_onesample_fifo0_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_11_00000001_0_63
uu_fft512_hi_lo_clk_gate_gen_serial_0__uu_fft_serial_hi_lo_uu_bf8_serial_uu_bf2i_count_reg      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_63_1
uu_fft512_hi_lo_clk_gate_gen_serial_0__uu_fft_serial_hi_lo_uu_bf8_serial_uu_bf2ii_o_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2ii_serial_11_4_9_5_00000000_00000002_00000001_0_63_0
uu_fft512_hi_lo_clk_gate_gen_serial_1__uu_fft_serial_hi_lo_bf8_buffer_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_559
uu_fft512_hi_lo_clk_gate_gen_serial_1__uu_fft_serial_hi_lo_bf8_buffer_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_558
uu_fft512_hi_lo_clk_gate_gen_serial_1__uu_fft_serial_hi_lo_bf8_buffer_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_557
uu_fft512_hi_lo_clk_gate_gen_serial_1__uu_fft_serial_hi_lo_bf8_buffer_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_556
uu_fft512_hi_lo_clk_gate_gen_serial_1__uu_fft_serial_hi_lo_dmem_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_552
uu_fft512_hi_lo_clk_gate_gen_serial_1__uu_fft_serial_hi_lo_dmem_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_553
uu_fft512_hi_lo_clk_gate_gen_serial_1__uu_fft_serial_hi_lo_dmem_reg_2__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_554
uu_fft512_hi_lo_clk_gate_gen_serial_1__uu_fft_serial_hi_lo_dmem_reg_3__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_555
uu_fft512_hi_lo_clk_gate_gen_serial_1__uu_fft_serial_hi_lo_uu_bf8_serial_bf2_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf8_serial_9_2_9_5_00000000_00000001_00000001_00000002_00000001_0_62
uu_fft512_hi_lo_clk_gate_gen_serial_1__uu_fft_serial_hi_lo_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_185
uu_fft512_hi_lo_clk_gate_gen_serial_1__uu_fft_serial_hi_lo_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_184
uu_fft512_hi_lo_clk_gate_gen_serial_1__uu_fft_serial_hi_lo_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo1_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_186
uu_fft512_hi_lo_clk_gate_gen_serial_1__uu_fft_serial_hi_lo_uu_bf8_serial_uu_bf2_fifoii_onesample_fifo0_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_11_00000001_0_62
uu_fft512_hi_lo_clk_gate_gen_serial_1__uu_fft_serial_hi_lo_uu_bf8_serial_uu_bf2i_count_reg      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_551
uu_fft512_hi_lo_clk_gate_gen_serial_1__uu_fft_serial_hi_lo_uu_bf8_serial_uu_bf2ii_o_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2ii_serial_11_4_9_5_00000000_00000002_00000001_0_0_62
uu_fft512_hi_lo_clk_gate_gen_serial_63__uu_fft_serial_hi_lo_bf8_buffer_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_0
uu_fft512_hi_lo_clk_gate_gen_serial_63__uu_fft_serial_hi_lo_bf8_buffer_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_567
uu_fft512_hi_lo_clk_gate_gen_serial_63__uu_fft_serial_hi_lo_bf8_buffer_reg_2__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_566
uu_fft512_hi_lo_clk_gate_gen_serial_63__uu_fft_serial_hi_lo_bf8_buffer_reg_3__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_565
uu_fft512_hi_lo_clk_gate_gen_serial_63__uu_fft_serial_hi_lo_dmem_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_561
uu_fft512_hi_lo_clk_gate_gen_serial_63__uu_fft_serial_hi_lo_dmem_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_562
uu_fft512_hi_lo_clk_gate_gen_serial_63__uu_fft_serial_hi_lo_dmem_reg_2__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_563
uu_fft512_hi_lo_clk_gate_gen_serial_63__uu_fft_serial_hi_lo_dmem_reg_3__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_564
uu_fft512_hi_lo_clk_gate_gen_serial_63__uu_fft_serial_hi_lo_uu_bf8_serial_bf2_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf8_serial_9_2_9_5_00000000_00000001_00000001_00000002_00000001_0_0
uu_fft512_hi_lo_clk_gate_gen_serial_63__uu_fft_serial_hi_lo_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_191
uu_fft512_hi_lo_clk_gate_gen_serial_63__uu_fft_serial_hi_lo_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_190
uu_fft512_hi_lo_clk_gate_gen_serial_63__uu_fft_serial_hi_lo_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo1_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_0
uu_fft512_hi_lo_clk_gate_gen_serial_63__uu_fft_serial_hi_lo_uu_bf8_serial_uu_bf2_fifoii_onesample_fifo0_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_11_00000001_0_0
uu_fft512_hi_lo_clk_gate_gen_serial_63__uu_fft_serial_hi_lo_uu_bf8_serial_uu_bf2i_count_reg      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_560
uu_fft512_hi_lo_clk_gate_gen_serial_63__uu_fft_serial_hi_lo_uu_bf8_serial_uu_bf2ii_o_data_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2ii_serial_11_4_9_5_00000000_00000002_00000001_0_0_0
uu_fft512_hi_lo_clk_gate_r_data_reg_0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_550
uu_fft512_hi_lo_gen_serial_10__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_469
uu_fft512_hi_lo_gen_serial_10__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_470
uu_fft512_hi_lo_gen_serial_10__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_471
uu_fft512_hi_lo_gen_serial_10__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_472
uu_fft512_hi_lo_gen_serial_10__uu_fft_serial_hi_lo_clk_gate_dmem_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_476
uu_fft512_hi_lo_gen_serial_10__uu_fft_serial_hi_lo_clk_gate_dmem_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_475
uu_fft512_hi_lo_gen_serial_10__uu_fft_serial_hi_lo_clk_gate_dmem_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_474
uu_fft512_hi_lo_gen_serial_10__uu_fft_serial_hi_lo_clk_gate_dmem_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_473
uu_fft512_hi_lo_gen_serial_10__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_bf2_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf8_serial_9_2_9_5_00000000_00000001_00000001_00000002_00000001_0_53
uu_fft512_hi_lo_gen_serial_10__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_158
uu_fft512_hi_lo_gen_serial_10__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_157
uu_fft512_hi_lo_gen_serial_10__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo1_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_159
uu_fft512_hi_lo_gen_serial_10__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoii_onesample_fifo0_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_11_00000001_0_53
uu_fft512_hi_lo_gen_serial_10__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2i_count_reg      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_477
uu_fft512_hi_lo_gen_serial_10__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2ii_o_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2ii_serial_11_4_9_5_00000000_00000002_00000001_0_0_53
uu_fft512_hi_lo_gen_serial_11__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_460
uu_fft512_hi_lo_gen_serial_11__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_461
uu_fft512_hi_lo_gen_serial_11__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_462
uu_fft512_hi_lo_gen_serial_11__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_463
uu_fft512_hi_lo_gen_serial_11__uu_fft_serial_hi_lo_clk_gate_dmem_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_467
uu_fft512_hi_lo_gen_serial_11__uu_fft_serial_hi_lo_clk_gate_dmem_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_466
uu_fft512_hi_lo_gen_serial_11__uu_fft_serial_hi_lo_clk_gate_dmem_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_465
uu_fft512_hi_lo_gen_serial_11__uu_fft_serial_hi_lo_clk_gate_dmem_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_464
uu_fft512_hi_lo_gen_serial_11__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_bf2_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf8_serial_9_2_9_5_00000000_00000001_00000001_00000002_00000001_0_52
uu_fft512_hi_lo_gen_serial_11__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_155
uu_fft512_hi_lo_gen_serial_11__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_154
uu_fft512_hi_lo_gen_serial_11__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo1_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_156
uu_fft512_hi_lo_gen_serial_11__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoii_onesample_fifo0_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_11_00000001_0_52
uu_fft512_hi_lo_gen_serial_11__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2i_count_reg      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_468
uu_fft512_hi_lo_gen_serial_11__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2ii_o_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2ii_serial_11_4_9_5_00000000_00000002_00000001_0_0_52
uu_fft512_hi_lo_gen_serial_12__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_451
uu_fft512_hi_lo_gen_serial_12__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_452
uu_fft512_hi_lo_gen_serial_12__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_453
uu_fft512_hi_lo_gen_serial_12__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_454
uu_fft512_hi_lo_gen_serial_12__uu_fft_serial_hi_lo_clk_gate_dmem_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_458
uu_fft512_hi_lo_gen_serial_12__uu_fft_serial_hi_lo_clk_gate_dmem_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_457
uu_fft512_hi_lo_gen_serial_12__uu_fft_serial_hi_lo_clk_gate_dmem_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_456
uu_fft512_hi_lo_gen_serial_12__uu_fft_serial_hi_lo_clk_gate_dmem_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_455
uu_fft512_hi_lo_gen_serial_12__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_bf2_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf8_serial_9_2_9_5_00000000_00000001_00000001_00000002_00000001_0_51
uu_fft512_hi_lo_gen_serial_12__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_152
uu_fft512_hi_lo_gen_serial_12__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_151
uu_fft512_hi_lo_gen_serial_12__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo1_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_153
uu_fft512_hi_lo_gen_serial_12__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoii_onesample_fifo0_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_11_00000001_0_51
uu_fft512_hi_lo_gen_serial_12__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2i_count_reg      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_459
uu_fft512_hi_lo_gen_serial_12__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2ii_o_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2ii_serial_11_4_9_5_00000000_00000002_00000001_0_0_51
uu_fft512_hi_lo_gen_serial_13__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_442
uu_fft512_hi_lo_gen_serial_13__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_443
uu_fft512_hi_lo_gen_serial_13__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_444
uu_fft512_hi_lo_gen_serial_13__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_445
uu_fft512_hi_lo_gen_serial_13__uu_fft_serial_hi_lo_clk_gate_dmem_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_449
uu_fft512_hi_lo_gen_serial_13__uu_fft_serial_hi_lo_clk_gate_dmem_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_448
uu_fft512_hi_lo_gen_serial_13__uu_fft_serial_hi_lo_clk_gate_dmem_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_447
uu_fft512_hi_lo_gen_serial_13__uu_fft_serial_hi_lo_clk_gate_dmem_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_446
uu_fft512_hi_lo_gen_serial_13__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_bf2_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf8_serial_9_2_9_5_00000000_00000001_00000001_00000002_00000001_0_50
uu_fft512_hi_lo_gen_serial_13__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_149
uu_fft512_hi_lo_gen_serial_13__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_148
uu_fft512_hi_lo_gen_serial_13__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo1_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_150
uu_fft512_hi_lo_gen_serial_13__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoii_onesample_fifo0_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_11_00000001_0_50
uu_fft512_hi_lo_gen_serial_13__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2i_count_reg      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_450
uu_fft512_hi_lo_gen_serial_13__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2ii_o_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2ii_serial_11_4_9_5_00000000_00000002_00000001_0_0_50
uu_fft512_hi_lo_gen_serial_14__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_433
uu_fft512_hi_lo_gen_serial_14__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_434
uu_fft512_hi_lo_gen_serial_14__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_435
uu_fft512_hi_lo_gen_serial_14__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_436
uu_fft512_hi_lo_gen_serial_14__uu_fft_serial_hi_lo_clk_gate_dmem_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_440
uu_fft512_hi_lo_gen_serial_14__uu_fft_serial_hi_lo_clk_gate_dmem_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_439
uu_fft512_hi_lo_gen_serial_14__uu_fft_serial_hi_lo_clk_gate_dmem_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_438
uu_fft512_hi_lo_gen_serial_14__uu_fft_serial_hi_lo_clk_gate_dmem_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_437
uu_fft512_hi_lo_gen_serial_14__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_bf2_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf8_serial_9_2_9_5_00000000_00000001_00000001_00000002_00000001_0_49
uu_fft512_hi_lo_gen_serial_14__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_146
uu_fft512_hi_lo_gen_serial_14__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_145
uu_fft512_hi_lo_gen_serial_14__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo1_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_147
uu_fft512_hi_lo_gen_serial_14__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoii_onesample_fifo0_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_11_00000001_0_49
uu_fft512_hi_lo_gen_serial_14__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2i_count_reg      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_441
uu_fft512_hi_lo_gen_serial_14__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2ii_o_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2ii_serial_11_4_9_5_00000000_00000002_00000001_0_0_49
uu_fft512_hi_lo_gen_serial_15__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_424
uu_fft512_hi_lo_gen_serial_15__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_425
uu_fft512_hi_lo_gen_serial_15__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_426
uu_fft512_hi_lo_gen_serial_15__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_427
uu_fft512_hi_lo_gen_serial_15__uu_fft_serial_hi_lo_clk_gate_dmem_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_431
uu_fft512_hi_lo_gen_serial_15__uu_fft_serial_hi_lo_clk_gate_dmem_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_430
uu_fft512_hi_lo_gen_serial_15__uu_fft_serial_hi_lo_clk_gate_dmem_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_429
uu_fft512_hi_lo_gen_serial_15__uu_fft_serial_hi_lo_clk_gate_dmem_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_428
uu_fft512_hi_lo_gen_serial_15__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_bf2_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf8_serial_9_2_9_5_00000000_00000001_00000001_00000002_00000001_0_48
uu_fft512_hi_lo_gen_serial_15__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_143
uu_fft512_hi_lo_gen_serial_15__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_142
uu_fft512_hi_lo_gen_serial_15__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo1_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_144
uu_fft512_hi_lo_gen_serial_15__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoii_onesample_fifo0_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_11_00000001_0_48
uu_fft512_hi_lo_gen_serial_15__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2i_count_reg      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_432
uu_fft512_hi_lo_gen_serial_15__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2ii_o_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2ii_serial_11_4_9_5_00000000_00000002_00000001_0_0_48
uu_fft512_hi_lo_gen_serial_16__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_415
uu_fft512_hi_lo_gen_serial_16__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_416
uu_fft512_hi_lo_gen_serial_16__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_417
uu_fft512_hi_lo_gen_serial_16__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_418
uu_fft512_hi_lo_gen_serial_16__uu_fft_serial_hi_lo_clk_gate_dmem_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_422
uu_fft512_hi_lo_gen_serial_16__uu_fft_serial_hi_lo_clk_gate_dmem_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_421
uu_fft512_hi_lo_gen_serial_16__uu_fft_serial_hi_lo_clk_gate_dmem_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_420
uu_fft512_hi_lo_gen_serial_16__uu_fft_serial_hi_lo_clk_gate_dmem_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_419
uu_fft512_hi_lo_gen_serial_16__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_bf2_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf8_serial_9_2_9_5_00000000_00000001_00000001_00000002_00000001_0_47
uu_fft512_hi_lo_gen_serial_16__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_140
uu_fft512_hi_lo_gen_serial_16__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_139
uu_fft512_hi_lo_gen_serial_16__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo1_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_141
uu_fft512_hi_lo_gen_serial_16__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoii_onesample_fifo0_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_11_00000001_0_47
uu_fft512_hi_lo_gen_serial_16__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2i_count_reg      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_423
uu_fft512_hi_lo_gen_serial_16__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2ii_o_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2ii_serial_11_4_9_5_00000000_00000002_00000001_0_0_47
uu_fft512_hi_lo_gen_serial_17__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_406
uu_fft512_hi_lo_gen_serial_17__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_407
uu_fft512_hi_lo_gen_serial_17__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_408
uu_fft512_hi_lo_gen_serial_17__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_409
uu_fft512_hi_lo_gen_serial_17__uu_fft_serial_hi_lo_clk_gate_dmem_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_413
uu_fft512_hi_lo_gen_serial_17__uu_fft_serial_hi_lo_clk_gate_dmem_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_412
uu_fft512_hi_lo_gen_serial_17__uu_fft_serial_hi_lo_clk_gate_dmem_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_411
uu_fft512_hi_lo_gen_serial_17__uu_fft_serial_hi_lo_clk_gate_dmem_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_410
uu_fft512_hi_lo_gen_serial_17__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_bf2_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf8_serial_9_2_9_5_00000000_00000001_00000001_00000002_00000001_0_46
uu_fft512_hi_lo_gen_serial_17__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_137
uu_fft512_hi_lo_gen_serial_17__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_136
uu_fft512_hi_lo_gen_serial_17__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo1_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_138
uu_fft512_hi_lo_gen_serial_17__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoii_onesample_fifo0_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_11_00000001_0_46
uu_fft512_hi_lo_gen_serial_17__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2i_count_reg      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_414
uu_fft512_hi_lo_gen_serial_17__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2ii_o_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2ii_serial_11_4_9_5_00000000_00000002_00000001_0_0_46
uu_fft512_hi_lo_gen_serial_18__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_397
uu_fft512_hi_lo_gen_serial_18__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_398
uu_fft512_hi_lo_gen_serial_18__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_399
uu_fft512_hi_lo_gen_serial_18__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_400
uu_fft512_hi_lo_gen_serial_18__uu_fft_serial_hi_lo_clk_gate_dmem_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_404
uu_fft512_hi_lo_gen_serial_18__uu_fft_serial_hi_lo_clk_gate_dmem_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_403
uu_fft512_hi_lo_gen_serial_18__uu_fft_serial_hi_lo_clk_gate_dmem_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_402
uu_fft512_hi_lo_gen_serial_18__uu_fft_serial_hi_lo_clk_gate_dmem_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_401
uu_fft512_hi_lo_gen_serial_18__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_bf2_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf8_serial_9_2_9_5_00000000_00000001_00000001_00000002_00000001_0_45
uu_fft512_hi_lo_gen_serial_18__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_134
uu_fft512_hi_lo_gen_serial_18__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_133
uu_fft512_hi_lo_gen_serial_18__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo1_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_135
uu_fft512_hi_lo_gen_serial_18__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoii_onesample_fifo0_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_11_00000001_0_45
uu_fft512_hi_lo_gen_serial_18__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2i_count_reg      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_405
uu_fft512_hi_lo_gen_serial_18__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2ii_o_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2ii_serial_11_4_9_5_00000000_00000002_00000001_0_0_45
uu_fft512_hi_lo_gen_serial_19__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_388
uu_fft512_hi_lo_gen_serial_19__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_389
uu_fft512_hi_lo_gen_serial_19__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_390
uu_fft512_hi_lo_gen_serial_19__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_391
uu_fft512_hi_lo_gen_serial_19__uu_fft_serial_hi_lo_clk_gate_dmem_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_395
uu_fft512_hi_lo_gen_serial_19__uu_fft_serial_hi_lo_clk_gate_dmem_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_394
uu_fft512_hi_lo_gen_serial_19__uu_fft_serial_hi_lo_clk_gate_dmem_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_393
uu_fft512_hi_lo_gen_serial_19__uu_fft_serial_hi_lo_clk_gate_dmem_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_392
uu_fft512_hi_lo_gen_serial_19__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_bf2_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf8_serial_9_2_9_5_00000000_00000001_00000001_00000002_00000001_0_44
uu_fft512_hi_lo_gen_serial_19__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_131
uu_fft512_hi_lo_gen_serial_19__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_130
uu_fft512_hi_lo_gen_serial_19__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo1_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_132
uu_fft512_hi_lo_gen_serial_19__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoii_onesample_fifo0_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_11_00000001_0_44
uu_fft512_hi_lo_gen_serial_19__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2i_count_reg      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_396
uu_fft512_hi_lo_gen_serial_19__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2ii_o_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2ii_serial_11_4_9_5_00000000_00000002_00000001_0_0_44
uu_fft512_hi_lo_gen_serial_20__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_379
uu_fft512_hi_lo_gen_serial_20__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_380
uu_fft512_hi_lo_gen_serial_20__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_381
uu_fft512_hi_lo_gen_serial_20__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_382
uu_fft512_hi_lo_gen_serial_20__uu_fft_serial_hi_lo_clk_gate_dmem_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_386
uu_fft512_hi_lo_gen_serial_20__uu_fft_serial_hi_lo_clk_gate_dmem_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_385
uu_fft512_hi_lo_gen_serial_20__uu_fft_serial_hi_lo_clk_gate_dmem_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_384
uu_fft512_hi_lo_gen_serial_20__uu_fft_serial_hi_lo_clk_gate_dmem_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_383
uu_fft512_hi_lo_gen_serial_20__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_bf2_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf8_serial_9_2_9_5_00000000_00000001_00000001_00000002_00000001_0_43
uu_fft512_hi_lo_gen_serial_20__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_128
uu_fft512_hi_lo_gen_serial_20__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_127
uu_fft512_hi_lo_gen_serial_20__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo1_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_129
uu_fft512_hi_lo_gen_serial_20__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoii_onesample_fifo0_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_11_00000001_0_43
uu_fft512_hi_lo_gen_serial_20__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2i_count_reg      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_387
uu_fft512_hi_lo_gen_serial_20__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2ii_o_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2ii_serial_11_4_9_5_00000000_00000002_00000001_0_0_43
uu_fft512_hi_lo_gen_serial_21__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_370
uu_fft512_hi_lo_gen_serial_21__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_371
uu_fft512_hi_lo_gen_serial_21__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_372
uu_fft512_hi_lo_gen_serial_21__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_373
uu_fft512_hi_lo_gen_serial_21__uu_fft_serial_hi_lo_clk_gate_dmem_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_377
uu_fft512_hi_lo_gen_serial_21__uu_fft_serial_hi_lo_clk_gate_dmem_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_376
uu_fft512_hi_lo_gen_serial_21__uu_fft_serial_hi_lo_clk_gate_dmem_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_375
uu_fft512_hi_lo_gen_serial_21__uu_fft_serial_hi_lo_clk_gate_dmem_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_374
uu_fft512_hi_lo_gen_serial_21__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_bf2_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf8_serial_9_2_9_5_00000000_00000001_00000001_00000002_00000001_0_42
uu_fft512_hi_lo_gen_serial_21__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_125
uu_fft512_hi_lo_gen_serial_21__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_124
uu_fft512_hi_lo_gen_serial_21__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo1_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_126
uu_fft512_hi_lo_gen_serial_21__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoii_onesample_fifo0_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_11_00000001_0_42
uu_fft512_hi_lo_gen_serial_21__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2i_count_reg      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_378
uu_fft512_hi_lo_gen_serial_21__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2ii_o_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2ii_serial_11_4_9_5_00000000_00000002_00000001_0_0_42
uu_fft512_hi_lo_gen_serial_22__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_361
uu_fft512_hi_lo_gen_serial_22__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_362
uu_fft512_hi_lo_gen_serial_22__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_363
uu_fft512_hi_lo_gen_serial_22__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_364
uu_fft512_hi_lo_gen_serial_22__uu_fft_serial_hi_lo_clk_gate_dmem_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_368
uu_fft512_hi_lo_gen_serial_22__uu_fft_serial_hi_lo_clk_gate_dmem_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_367
uu_fft512_hi_lo_gen_serial_22__uu_fft_serial_hi_lo_clk_gate_dmem_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_366
uu_fft512_hi_lo_gen_serial_22__uu_fft_serial_hi_lo_clk_gate_dmem_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_365
uu_fft512_hi_lo_gen_serial_22__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_bf2_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf8_serial_9_2_9_5_00000000_00000001_00000001_00000002_00000001_0_41
uu_fft512_hi_lo_gen_serial_22__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_122
uu_fft512_hi_lo_gen_serial_22__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_121
uu_fft512_hi_lo_gen_serial_22__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo1_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_123
uu_fft512_hi_lo_gen_serial_22__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoii_onesample_fifo0_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_11_00000001_0_41
uu_fft512_hi_lo_gen_serial_22__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2i_count_reg      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_369
uu_fft512_hi_lo_gen_serial_22__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2ii_o_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2ii_serial_11_4_9_5_00000000_00000002_00000001_0_0_41
uu_fft512_hi_lo_gen_serial_23__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_352
uu_fft512_hi_lo_gen_serial_23__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_353
uu_fft512_hi_lo_gen_serial_23__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_354
uu_fft512_hi_lo_gen_serial_23__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_355
uu_fft512_hi_lo_gen_serial_23__uu_fft_serial_hi_lo_clk_gate_dmem_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_359
uu_fft512_hi_lo_gen_serial_23__uu_fft_serial_hi_lo_clk_gate_dmem_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_358
uu_fft512_hi_lo_gen_serial_23__uu_fft_serial_hi_lo_clk_gate_dmem_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_357
uu_fft512_hi_lo_gen_serial_23__uu_fft_serial_hi_lo_clk_gate_dmem_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_356
uu_fft512_hi_lo_gen_serial_23__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_bf2_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf8_serial_9_2_9_5_00000000_00000001_00000001_00000002_00000001_0_40
uu_fft512_hi_lo_gen_serial_23__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_119
uu_fft512_hi_lo_gen_serial_23__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_118
uu_fft512_hi_lo_gen_serial_23__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo1_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_120
uu_fft512_hi_lo_gen_serial_23__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoii_onesample_fifo0_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_11_00000001_0_40
uu_fft512_hi_lo_gen_serial_23__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2i_count_reg      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_360
uu_fft512_hi_lo_gen_serial_23__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2ii_o_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2ii_serial_11_4_9_5_00000000_00000002_00000001_0_0_40
uu_fft512_hi_lo_gen_serial_24__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_343
uu_fft512_hi_lo_gen_serial_24__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_344
uu_fft512_hi_lo_gen_serial_24__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_345
uu_fft512_hi_lo_gen_serial_24__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_346
uu_fft512_hi_lo_gen_serial_24__uu_fft_serial_hi_lo_clk_gate_dmem_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_350
uu_fft512_hi_lo_gen_serial_24__uu_fft_serial_hi_lo_clk_gate_dmem_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_349
uu_fft512_hi_lo_gen_serial_24__uu_fft_serial_hi_lo_clk_gate_dmem_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_348
uu_fft512_hi_lo_gen_serial_24__uu_fft_serial_hi_lo_clk_gate_dmem_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_347
uu_fft512_hi_lo_gen_serial_24__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_bf2_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf8_serial_9_2_9_5_00000000_00000001_00000001_00000002_00000001_0_39
uu_fft512_hi_lo_gen_serial_24__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_116
uu_fft512_hi_lo_gen_serial_24__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_115
uu_fft512_hi_lo_gen_serial_24__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo1_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_117
uu_fft512_hi_lo_gen_serial_24__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoii_onesample_fifo0_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_11_00000001_0_39
uu_fft512_hi_lo_gen_serial_24__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2i_count_reg      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_351
uu_fft512_hi_lo_gen_serial_24__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2ii_o_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2ii_serial_11_4_9_5_00000000_00000002_00000001_0_0_39
uu_fft512_hi_lo_gen_serial_25__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_334
uu_fft512_hi_lo_gen_serial_25__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_335
uu_fft512_hi_lo_gen_serial_25__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_336
uu_fft512_hi_lo_gen_serial_25__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_337
uu_fft512_hi_lo_gen_serial_25__uu_fft_serial_hi_lo_clk_gate_dmem_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_341
uu_fft512_hi_lo_gen_serial_25__uu_fft_serial_hi_lo_clk_gate_dmem_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_340
uu_fft512_hi_lo_gen_serial_25__uu_fft_serial_hi_lo_clk_gate_dmem_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_339
uu_fft512_hi_lo_gen_serial_25__uu_fft_serial_hi_lo_clk_gate_dmem_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_338
uu_fft512_hi_lo_gen_serial_25__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_bf2_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf8_serial_9_2_9_5_00000000_00000001_00000001_00000002_00000001_0_38
uu_fft512_hi_lo_gen_serial_25__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_113
uu_fft512_hi_lo_gen_serial_25__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_112
uu_fft512_hi_lo_gen_serial_25__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo1_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_114
uu_fft512_hi_lo_gen_serial_25__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoii_onesample_fifo0_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_11_00000001_0_38
uu_fft512_hi_lo_gen_serial_25__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2i_count_reg      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_342
uu_fft512_hi_lo_gen_serial_25__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2ii_o_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2ii_serial_11_4_9_5_00000000_00000002_00000001_0_0_38
uu_fft512_hi_lo_gen_serial_26__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_325
uu_fft512_hi_lo_gen_serial_26__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_326
uu_fft512_hi_lo_gen_serial_26__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_327
uu_fft512_hi_lo_gen_serial_26__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_328
uu_fft512_hi_lo_gen_serial_26__uu_fft_serial_hi_lo_clk_gate_dmem_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_332
uu_fft512_hi_lo_gen_serial_26__uu_fft_serial_hi_lo_clk_gate_dmem_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_331
uu_fft512_hi_lo_gen_serial_26__uu_fft_serial_hi_lo_clk_gate_dmem_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_330
uu_fft512_hi_lo_gen_serial_26__uu_fft_serial_hi_lo_clk_gate_dmem_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_329
uu_fft512_hi_lo_gen_serial_26__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_bf2_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf8_serial_9_2_9_5_00000000_00000001_00000001_00000002_00000001_0_37
uu_fft512_hi_lo_gen_serial_26__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_110
uu_fft512_hi_lo_gen_serial_26__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_109
uu_fft512_hi_lo_gen_serial_26__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo1_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_111
uu_fft512_hi_lo_gen_serial_26__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoii_onesample_fifo0_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_11_00000001_0_37
uu_fft512_hi_lo_gen_serial_26__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2i_count_reg      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_333
uu_fft512_hi_lo_gen_serial_26__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2ii_o_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2ii_serial_11_4_9_5_00000000_00000002_00000001_0_0_37
uu_fft512_hi_lo_gen_serial_27__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_316
uu_fft512_hi_lo_gen_serial_27__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_317
uu_fft512_hi_lo_gen_serial_27__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_318
uu_fft512_hi_lo_gen_serial_27__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_319
uu_fft512_hi_lo_gen_serial_27__uu_fft_serial_hi_lo_clk_gate_dmem_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_323
uu_fft512_hi_lo_gen_serial_27__uu_fft_serial_hi_lo_clk_gate_dmem_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_322
uu_fft512_hi_lo_gen_serial_27__uu_fft_serial_hi_lo_clk_gate_dmem_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_321
uu_fft512_hi_lo_gen_serial_27__uu_fft_serial_hi_lo_clk_gate_dmem_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_320
uu_fft512_hi_lo_gen_serial_27__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_bf2_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf8_serial_9_2_9_5_00000000_00000001_00000001_00000002_00000001_0_36
uu_fft512_hi_lo_gen_serial_27__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_107
uu_fft512_hi_lo_gen_serial_27__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_106
uu_fft512_hi_lo_gen_serial_27__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo1_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_108
uu_fft512_hi_lo_gen_serial_27__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoii_onesample_fifo0_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_11_00000001_0_36
uu_fft512_hi_lo_gen_serial_27__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2i_count_reg      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_324
uu_fft512_hi_lo_gen_serial_27__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2ii_o_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2ii_serial_11_4_9_5_00000000_00000002_00000001_0_0_36
uu_fft512_hi_lo_gen_serial_28__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_307
uu_fft512_hi_lo_gen_serial_28__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_308
uu_fft512_hi_lo_gen_serial_28__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_309
uu_fft512_hi_lo_gen_serial_28__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_310
uu_fft512_hi_lo_gen_serial_28__uu_fft_serial_hi_lo_clk_gate_dmem_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_314
uu_fft512_hi_lo_gen_serial_28__uu_fft_serial_hi_lo_clk_gate_dmem_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_313
uu_fft512_hi_lo_gen_serial_28__uu_fft_serial_hi_lo_clk_gate_dmem_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_312
uu_fft512_hi_lo_gen_serial_28__uu_fft_serial_hi_lo_clk_gate_dmem_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_311
uu_fft512_hi_lo_gen_serial_28__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_bf2_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf8_serial_9_2_9_5_00000000_00000001_00000001_00000002_00000001_0_35
uu_fft512_hi_lo_gen_serial_28__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_104
uu_fft512_hi_lo_gen_serial_28__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_103
uu_fft512_hi_lo_gen_serial_28__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo1_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_105
uu_fft512_hi_lo_gen_serial_28__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoii_onesample_fifo0_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_11_00000001_0_35
uu_fft512_hi_lo_gen_serial_28__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2i_count_reg      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_315
uu_fft512_hi_lo_gen_serial_28__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2ii_o_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2ii_serial_11_4_9_5_00000000_00000002_00000001_0_0_35
uu_fft512_hi_lo_gen_serial_29__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_298
uu_fft512_hi_lo_gen_serial_29__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_299
uu_fft512_hi_lo_gen_serial_29__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_300
uu_fft512_hi_lo_gen_serial_29__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_301
uu_fft512_hi_lo_gen_serial_29__uu_fft_serial_hi_lo_clk_gate_dmem_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_305
uu_fft512_hi_lo_gen_serial_29__uu_fft_serial_hi_lo_clk_gate_dmem_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_304
uu_fft512_hi_lo_gen_serial_29__uu_fft_serial_hi_lo_clk_gate_dmem_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_303
uu_fft512_hi_lo_gen_serial_29__uu_fft_serial_hi_lo_clk_gate_dmem_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_302
uu_fft512_hi_lo_gen_serial_29__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_bf2_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf8_serial_9_2_9_5_00000000_00000001_00000001_00000002_00000001_0_34
uu_fft512_hi_lo_gen_serial_29__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_101
uu_fft512_hi_lo_gen_serial_29__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_100
uu_fft512_hi_lo_gen_serial_29__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo1_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_102
uu_fft512_hi_lo_gen_serial_29__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoii_onesample_fifo0_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_11_00000001_0_34
uu_fft512_hi_lo_gen_serial_29__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2i_count_reg      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_306
uu_fft512_hi_lo_gen_serial_29__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2ii_o_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2ii_serial_11_4_9_5_00000000_00000002_00000001_0_0_34
uu_fft512_hi_lo_gen_serial_2__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_541
uu_fft512_hi_lo_gen_serial_2__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_542
uu_fft512_hi_lo_gen_serial_2__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_543
uu_fft512_hi_lo_gen_serial_2__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_544
uu_fft512_hi_lo_gen_serial_2__uu_fft_serial_hi_lo_clk_gate_dmem_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_548
uu_fft512_hi_lo_gen_serial_2__uu_fft_serial_hi_lo_clk_gate_dmem_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_547
uu_fft512_hi_lo_gen_serial_2__uu_fft_serial_hi_lo_clk_gate_dmem_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_546
uu_fft512_hi_lo_gen_serial_2__uu_fft_serial_hi_lo_clk_gate_dmem_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_545
uu_fft512_hi_lo_gen_serial_2__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_bf2_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf8_serial_9_2_9_5_00000000_00000001_00000001_00000002_00000001_0_61
uu_fft512_hi_lo_gen_serial_2__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_182
uu_fft512_hi_lo_gen_serial_2__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_181
uu_fft512_hi_lo_gen_serial_2__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo1_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_183
uu_fft512_hi_lo_gen_serial_2__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoii_onesample_fifo0_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_11_00000001_0_61
uu_fft512_hi_lo_gen_serial_2__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2i_count_reg      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_549
uu_fft512_hi_lo_gen_serial_2__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2ii_o_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2ii_serial_11_4_9_5_00000000_00000002_00000001_0_0_61
uu_fft512_hi_lo_gen_serial_30__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_289
uu_fft512_hi_lo_gen_serial_30__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_290
uu_fft512_hi_lo_gen_serial_30__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_291
uu_fft512_hi_lo_gen_serial_30__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_292
uu_fft512_hi_lo_gen_serial_30__uu_fft_serial_hi_lo_clk_gate_dmem_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_296
uu_fft512_hi_lo_gen_serial_30__uu_fft_serial_hi_lo_clk_gate_dmem_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_295
uu_fft512_hi_lo_gen_serial_30__uu_fft_serial_hi_lo_clk_gate_dmem_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_294
uu_fft512_hi_lo_gen_serial_30__uu_fft_serial_hi_lo_clk_gate_dmem_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_293
uu_fft512_hi_lo_gen_serial_30__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_bf2_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf8_serial_9_2_9_5_00000000_00000001_00000001_00000002_00000001_0_33
uu_fft512_hi_lo_gen_serial_30__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_98
uu_fft512_hi_lo_gen_serial_30__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_97
uu_fft512_hi_lo_gen_serial_30__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo1_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_99
uu_fft512_hi_lo_gen_serial_30__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoii_onesample_fifo0_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_11_00000001_0_33
uu_fft512_hi_lo_gen_serial_30__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2i_count_reg      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_297
uu_fft512_hi_lo_gen_serial_30__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2ii_o_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2ii_serial_11_4_9_5_00000000_00000002_00000001_0_0_33
uu_fft512_hi_lo_gen_serial_31__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_280
uu_fft512_hi_lo_gen_serial_31__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_281
uu_fft512_hi_lo_gen_serial_31__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_282
uu_fft512_hi_lo_gen_serial_31__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_283
uu_fft512_hi_lo_gen_serial_31__uu_fft_serial_hi_lo_clk_gate_dmem_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_287
uu_fft512_hi_lo_gen_serial_31__uu_fft_serial_hi_lo_clk_gate_dmem_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_286
uu_fft512_hi_lo_gen_serial_31__uu_fft_serial_hi_lo_clk_gate_dmem_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_285
uu_fft512_hi_lo_gen_serial_31__uu_fft_serial_hi_lo_clk_gate_dmem_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_284
uu_fft512_hi_lo_gen_serial_31__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_bf2_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf8_serial_9_2_9_5_00000000_00000001_00000001_00000002_00000001_0_32
uu_fft512_hi_lo_gen_serial_31__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_95
uu_fft512_hi_lo_gen_serial_31__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_94
uu_fft512_hi_lo_gen_serial_31__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo1_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_96
uu_fft512_hi_lo_gen_serial_31__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoii_onesample_fifo0_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_11_00000001_0_32
uu_fft512_hi_lo_gen_serial_31__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2i_count_reg      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_288
uu_fft512_hi_lo_gen_serial_31__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2ii_o_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2ii_serial_11_4_9_5_00000000_00000002_00000001_0_0_32
uu_fft512_hi_lo_gen_serial_32__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_271
uu_fft512_hi_lo_gen_serial_32__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_272
uu_fft512_hi_lo_gen_serial_32__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_273
uu_fft512_hi_lo_gen_serial_32__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_274
uu_fft512_hi_lo_gen_serial_32__uu_fft_serial_hi_lo_clk_gate_dmem_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_278
uu_fft512_hi_lo_gen_serial_32__uu_fft_serial_hi_lo_clk_gate_dmem_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_277
uu_fft512_hi_lo_gen_serial_32__uu_fft_serial_hi_lo_clk_gate_dmem_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_276
uu_fft512_hi_lo_gen_serial_32__uu_fft_serial_hi_lo_clk_gate_dmem_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_275
uu_fft512_hi_lo_gen_serial_32__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_bf2_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf8_serial_9_2_9_5_00000000_00000001_00000001_00000002_00000001_0_31
uu_fft512_hi_lo_gen_serial_32__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_92
uu_fft512_hi_lo_gen_serial_32__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_91
uu_fft512_hi_lo_gen_serial_32__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo1_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_93
uu_fft512_hi_lo_gen_serial_32__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoii_onesample_fifo0_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_11_00000001_0_31
uu_fft512_hi_lo_gen_serial_32__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2i_count_reg      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_279
uu_fft512_hi_lo_gen_serial_32__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2ii_o_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2ii_serial_11_4_9_5_00000000_00000002_00000001_0_0_31
uu_fft512_hi_lo_gen_serial_33__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_262
uu_fft512_hi_lo_gen_serial_33__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_263
uu_fft512_hi_lo_gen_serial_33__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_264
uu_fft512_hi_lo_gen_serial_33__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_265
uu_fft512_hi_lo_gen_serial_33__uu_fft_serial_hi_lo_clk_gate_dmem_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_269
uu_fft512_hi_lo_gen_serial_33__uu_fft_serial_hi_lo_clk_gate_dmem_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_268
uu_fft512_hi_lo_gen_serial_33__uu_fft_serial_hi_lo_clk_gate_dmem_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_267
uu_fft512_hi_lo_gen_serial_33__uu_fft_serial_hi_lo_clk_gate_dmem_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_266
uu_fft512_hi_lo_gen_serial_33__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_bf2_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf8_serial_9_2_9_5_00000000_00000001_00000001_00000002_00000001_0_30
uu_fft512_hi_lo_gen_serial_33__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_89
uu_fft512_hi_lo_gen_serial_33__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_88
uu_fft512_hi_lo_gen_serial_33__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo1_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_90
uu_fft512_hi_lo_gen_serial_33__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoii_onesample_fifo0_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_11_00000001_0_30
uu_fft512_hi_lo_gen_serial_33__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2i_count_reg      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_270
uu_fft512_hi_lo_gen_serial_33__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2ii_o_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2ii_serial_11_4_9_5_00000000_00000002_00000001_0_0_30
uu_fft512_hi_lo_gen_serial_34__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_253
uu_fft512_hi_lo_gen_serial_34__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_254
uu_fft512_hi_lo_gen_serial_34__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_255
uu_fft512_hi_lo_gen_serial_34__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_256
uu_fft512_hi_lo_gen_serial_34__uu_fft_serial_hi_lo_clk_gate_dmem_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_260
uu_fft512_hi_lo_gen_serial_34__uu_fft_serial_hi_lo_clk_gate_dmem_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_259
uu_fft512_hi_lo_gen_serial_34__uu_fft_serial_hi_lo_clk_gate_dmem_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_258
uu_fft512_hi_lo_gen_serial_34__uu_fft_serial_hi_lo_clk_gate_dmem_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_257
uu_fft512_hi_lo_gen_serial_34__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_bf2_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf8_serial_9_2_9_5_00000000_00000001_00000001_00000002_00000001_0_29
uu_fft512_hi_lo_gen_serial_34__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_86
uu_fft512_hi_lo_gen_serial_34__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_85
uu_fft512_hi_lo_gen_serial_34__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo1_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_87
uu_fft512_hi_lo_gen_serial_34__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoii_onesample_fifo0_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_11_00000001_0_29
uu_fft512_hi_lo_gen_serial_34__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2i_count_reg      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_261
uu_fft512_hi_lo_gen_serial_34__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2ii_o_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2ii_serial_11_4_9_5_00000000_00000002_00000001_0_0_29
uu_fft512_hi_lo_gen_serial_35__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_244
uu_fft512_hi_lo_gen_serial_35__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_245
uu_fft512_hi_lo_gen_serial_35__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_246
uu_fft512_hi_lo_gen_serial_35__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_247
uu_fft512_hi_lo_gen_serial_35__uu_fft_serial_hi_lo_clk_gate_dmem_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_251
uu_fft512_hi_lo_gen_serial_35__uu_fft_serial_hi_lo_clk_gate_dmem_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_250
uu_fft512_hi_lo_gen_serial_35__uu_fft_serial_hi_lo_clk_gate_dmem_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_249
uu_fft512_hi_lo_gen_serial_35__uu_fft_serial_hi_lo_clk_gate_dmem_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_248
uu_fft512_hi_lo_gen_serial_35__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_bf2_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf8_serial_9_2_9_5_00000000_00000001_00000001_00000002_00000001_0_28
uu_fft512_hi_lo_gen_serial_35__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_83
uu_fft512_hi_lo_gen_serial_35__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_82
uu_fft512_hi_lo_gen_serial_35__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo1_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_84
uu_fft512_hi_lo_gen_serial_35__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoii_onesample_fifo0_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_11_00000001_0_28
uu_fft512_hi_lo_gen_serial_35__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2i_count_reg      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_252
uu_fft512_hi_lo_gen_serial_35__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2ii_o_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2ii_serial_11_4_9_5_00000000_00000002_00000001_0_0_28
uu_fft512_hi_lo_gen_serial_36__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_235
uu_fft512_hi_lo_gen_serial_36__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_236
uu_fft512_hi_lo_gen_serial_36__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_237
uu_fft512_hi_lo_gen_serial_36__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_238
uu_fft512_hi_lo_gen_serial_36__uu_fft_serial_hi_lo_clk_gate_dmem_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_242
uu_fft512_hi_lo_gen_serial_36__uu_fft_serial_hi_lo_clk_gate_dmem_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_241
uu_fft512_hi_lo_gen_serial_36__uu_fft_serial_hi_lo_clk_gate_dmem_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_240
uu_fft512_hi_lo_gen_serial_36__uu_fft_serial_hi_lo_clk_gate_dmem_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_239
uu_fft512_hi_lo_gen_serial_36__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_bf2_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf8_serial_9_2_9_5_00000000_00000001_00000001_00000002_00000001_0_27
uu_fft512_hi_lo_gen_serial_36__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_80
uu_fft512_hi_lo_gen_serial_36__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_79
uu_fft512_hi_lo_gen_serial_36__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo1_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_81
uu_fft512_hi_lo_gen_serial_36__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoii_onesample_fifo0_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_11_00000001_0_27
uu_fft512_hi_lo_gen_serial_36__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2i_count_reg      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_243
uu_fft512_hi_lo_gen_serial_36__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2ii_o_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2ii_serial_11_4_9_5_00000000_00000002_00000001_0_0_27
uu_fft512_hi_lo_gen_serial_37__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_226
uu_fft512_hi_lo_gen_serial_37__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_227
uu_fft512_hi_lo_gen_serial_37__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_228
uu_fft512_hi_lo_gen_serial_37__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_229
uu_fft512_hi_lo_gen_serial_37__uu_fft_serial_hi_lo_clk_gate_dmem_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_233
uu_fft512_hi_lo_gen_serial_37__uu_fft_serial_hi_lo_clk_gate_dmem_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_232
uu_fft512_hi_lo_gen_serial_37__uu_fft_serial_hi_lo_clk_gate_dmem_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_231
uu_fft512_hi_lo_gen_serial_37__uu_fft_serial_hi_lo_clk_gate_dmem_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_230
uu_fft512_hi_lo_gen_serial_37__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_bf2_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf8_serial_9_2_9_5_00000000_00000001_00000001_00000002_00000001_0_26
uu_fft512_hi_lo_gen_serial_37__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_77
uu_fft512_hi_lo_gen_serial_37__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_76
uu_fft512_hi_lo_gen_serial_37__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo1_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_78
uu_fft512_hi_lo_gen_serial_37__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoii_onesample_fifo0_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_11_00000001_0_26
uu_fft512_hi_lo_gen_serial_37__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2i_count_reg      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_234
uu_fft512_hi_lo_gen_serial_37__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2ii_o_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2ii_serial_11_4_9_5_00000000_00000002_00000001_0_0_26
uu_fft512_hi_lo_gen_serial_38__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_217
uu_fft512_hi_lo_gen_serial_38__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_218
uu_fft512_hi_lo_gen_serial_38__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_219
uu_fft512_hi_lo_gen_serial_38__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_220
uu_fft512_hi_lo_gen_serial_38__uu_fft_serial_hi_lo_clk_gate_dmem_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_224
uu_fft512_hi_lo_gen_serial_38__uu_fft_serial_hi_lo_clk_gate_dmem_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_223
uu_fft512_hi_lo_gen_serial_38__uu_fft_serial_hi_lo_clk_gate_dmem_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_222
uu_fft512_hi_lo_gen_serial_38__uu_fft_serial_hi_lo_clk_gate_dmem_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_221
uu_fft512_hi_lo_gen_serial_38__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_bf2_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf8_serial_9_2_9_5_00000000_00000001_00000001_00000002_00000001_0_25
uu_fft512_hi_lo_gen_serial_38__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_74
uu_fft512_hi_lo_gen_serial_38__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_73
uu_fft512_hi_lo_gen_serial_38__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo1_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_75
uu_fft512_hi_lo_gen_serial_38__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoii_onesample_fifo0_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_11_00000001_0_25
uu_fft512_hi_lo_gen_serial_38__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2i_count_reg      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_225
uu_fft512_hi_lo_gen_serial_38__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2ii_o_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2ii_serial_11_4_9_5_00000000_00000002_00000001_0_0_25
uu_fft512_hi_lo_gen_serial_39__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_208
uu_fft512_hi_lo_gen_serial_39__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_209
uu_fft512_hi_lo_gen_serial_39__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_210
uu_fft512_hi_lo_gen_serial_39__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_211
uu_fft512_hi_lo_gen_serial_39__uu_fft_serial_hi_lo_clk_gate_dmem_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_215
uu_fft512_hi_lo_gen_serial_39__uu_fft_serial_hi_lo_clk_gate_dmem_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_214
uu_fft512_hi_lo_gen_serial_39__uu_fft_serial_hi_lo_clk_gate_dmem_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_213
uu_fft512_hi_lo_gen_serial_39__uu_fft_serial_hi_lo_clk_gate_dmem_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_212
uu_fft512_hi_lo_gen_serial_39__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_bf2_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf8_serial_9_2_9_5_00000000_00000001_00000001_00000002_00000001_0_24
uu_fft512_hi_lo_gen_serial_39__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_71
uu_fft512_hi_lo_gen_serial_39__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_70
uu_fft512_hi_lo_gen_serial_39__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo1_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_72
uu_fft512_hi_lo_gen_serial_39__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoii_onesample_fifo0_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_11_00000001_0_24
uu_fft512_hi_lo_gen_serial_39__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2i_count_reg      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_216
uu_fft512_hi_lo_gen_serial_39__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2ii_o_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2ii_serial_11_4_9_5_00000000_00000002_00000001_0_0_24
uu_fft512_hi_lo_gen_serial_3__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_532
uu_fft512_hi_lo_gen_serial_3__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_533
uu_fft512_hi_lo_gen_serial_3__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_534
uu_fft512_hi_lo_gen_serial_3__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_535
uu_fft512_hi_lo_gen_serial_3__uu_fft_serial_hi_lo_clk_gate_dmem_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_539
uu_fft512_hi_lo_gen_serial_3__uu_fft_serial_hi_lo_clk_gate_dmem_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_538
uu_fft512_hi_lo_gen_serial_3__uu_fft_serial_hi_lo_clk_gate_dmem_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_537
uu_fft512_hi_lo_gen_serial_3__uu_fft_serial_hi_lo_clk_gate_dmem_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_536
uu_fft512_hi_lo_gen_serial_3__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_bf2_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf8_serial_9_2_9_5_00000000_00000001_00000001_00000002_00000001_0_60
uu_fft512_hi_lo_gen_serial_3__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_179
uu_fft512_hi_lo_gen_serial_3__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_178
uu_fft512_hi_lo_gen_serial_3__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo1_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_180
uu_fft512_hi_lo_gen_serial_3__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoii_onesample_fifo0_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_11_00000001_0_60
uu_fft512_hi_lo_gen_serial_3__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2i_count_reg      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_540
uu_fft512_hi_lo_gen_serial_3__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2ii_o_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2ii_serial_11_4_9_5_00000000_00000002_00000001_0_0_60
uu_fft512_hi_lo_gen_serial_40__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_199
uu_fft512_hi_lo_gen_serial_40__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_200
uu_fft512_hi_lo_gen_serial_40__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_201
uu_fft512_hi_lo_gen_serial_40__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_202
uu_fft512_hi_lo_gen_serial_40__uu_fft_serial_hi_lo_clk_gate_dmem_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_206
uu_fft512_hi_lo_gen_serial_40__uu_fft_serial_hi_lo_clk_gate_dmem_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_205
uu_fft512_hi_lo_gen_serial_40__uu_fft_serial_hi_lo_clk_gate_dmem_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_204
uu_fft512_hi_lo_gen_serial_40__uu_fft_serial_hi_lo_clk_gate_dmem_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_203
uu_fft512_hi_lo_gen_serial_40__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_bf2_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf8_serial_9_2_9_5_00000000_00000001_00000001_00000002_00000001_0_23
uu_fft512_hi_lo_gen_serial_40__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_68
uu_fft512_hi_lo_gen_serial_40__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_67
uu_fft512_hi_lo_gen_serial_40__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo1_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_69
uu_fft512_hi_lo_gen_serial_40__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoii_onesample_fifo0_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_11_00000001_0_23
uu_fft512_hi_lo_gen_serial_40__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2i_count_reg      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_207
uu_fft512_hi_lo_gen_serial_40__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2ii_o_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2ii_serial_11_4_9_5_00000000_00000002_00000001_0_0_23
uu_fft512_hi_lo_gen_serial_41__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_190
uu_fft512_hi_lo_gen_serial_41__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_191
uu_fft512_hi_lo_gen_serial_41__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_192
uu_fft512_hi_lo_gen_serial_41__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_193
uu_fft512_hi_lo_gen_serial_41__uu_fft_serial_hi_lo_clk_gate_dmem_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_197
uu_fft512_hi_lo_gen_serial_41__uu_fft_serial_hi_lo_clk_gate_dmem_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_196
uu_fft512_hi_lo_gen_serial_41__uu_fft_serial_hi_lo_clk_gate_dmem_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_195
uu_fft512_hi_lo_gen_serial_41__uu_fft_serial_hi_lo_clk_gate_dmem_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_194
uu_fft512_hi_lo_gen_serial_41__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_bf2_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf8_serial_9_2_9_5_00000000_00000001_00000001_00000002_00000001_0_22
uu_fft512_hi_lo_gen_serial_41__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_65
uu_fft512_hi_lo_gen_serial_41__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_64
uu_fft512_hi_lo_gen_serial_41__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo1_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_66
uu_fft512_hi_lo_gen_serial_41__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoii_onesample_fifo0_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_11_00000001_0_22
uu_fft512_hi_lo_gen_serial_41__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2i_count_reg      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_198
uu_fft512_hi_lo_gen_serial_41__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2ii_o_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2ii_serial_11_4_9_5_00000000_00000002_00000001_0_0_22
uu_fft512_hi_lo_gen_serial_42__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_181
uu_fft512_hi_lo_gen_serial_42__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_182
uu_fft512_hi_lo_gen_serial_42__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_183
uu_fft512_hi_lo_gen_serial_42__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_184
uu_fft512_hi_lo_gen_serial_42__uu_fft_serial_hi_lo_clk_gate_dmem_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_188
uu_fft512_hi_lo_gen_serial_42__uu_fft_serial_hi_lo_clk_gate_dmem_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_187
uu_fft512_hi_lo_gen_serial_42__uu_fft_serial_hi_lo_clk_gate_dmem_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_186
uu_fft512_hi_lo_gen_serial_42__uu_fft_serial_hi_lo_clk_gate_dmem_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_185
uu_fft512_hi_lo_gen_serial_42__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_bf2_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf8_serial_9_2_9_5_00000000_00000001_00000001_00000002_00000001_0_21
uu_fft512_hi_lo_gen_serial_42__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_62
uu_fft512_hi_lo_gen_serial_42__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_61
uu_fft512_hi_lo_gen_serial_42__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo1_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_63
uu_fft512_hi_lo_gen_serial_42__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoii_onesample_fifo0_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_11_00000001_0_21
uu_fft512_hi_lo_gen_serial_42__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2i_count_reg      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_189
uu_fft512_hi_lo_gen_serial_42__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2ii_o_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2ii_serial_11_4_9_5_00000000_00000002_00000001_0_0_21
uu_fft512_hi_lo_gen_serial_43__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_172
uu_fft512_hi_lo_gen_serial_43__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_173
uu_fft512_hi_lo_gen_serial_43__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_174
uu_fft512_hi_lo_gen_serial_43__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_175
uu_fft512_hi_lo_gen_serial_43__uu_fft_serial_hi_lo_clk_gate_dmem_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_179
uu_fft512_hi_lo_gen_serial_43__uu_fft_serial_hi_lo_clk_gate_dmem_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_178
uu_fft512_hi_lo_gen_serial_43__uu_fft_serial_hi_lo_clk_gate_dmem_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_177
uu_fft512_hi_lo_gen_serial_43__uu_fft_serial_hi_lo_clk_gate_dmem_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_176
uu_fft512_hi_lo_gen_serial_43__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_bf2_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf8_serial_9_2_9_5_00000000_00000001_00000001_00000002_00000001_0_20
uu_fft512_hi_lo_gen_serial_43__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_59
uu_fft512_hi_lo_gen_serial_43__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_58
uu_fft512_hi_lo_gen_serial_43__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo1_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_60
uu_fft512_hi_lo_gen_serial_43__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoii_onesample_fifo0_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_11_00000001_0_20
uu_fft512_hi_lo_gen_serial_43__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2i_count_reg      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_180
uu_fft512_hi_lo_gen_serial_43__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2ii_o_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2ii_serial_11_4_9_5_00000000_00000002_00000001_0_0_20
uu_fft512_hi_lo_gen_serial_44__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_163
uu_fft512_hi_lo_gen_serial_44__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_164
uu_fft512_hi_lo_gen_serial_44__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_165
uu_fft512_hi_lo_gen_serial_44__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_166
uu_fft512_hi_lo_gen_serial_44__uu_fft_serial_hi_lo_clk_gate_dmem_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_170
uu_fft512_hi_lo_gen_serial_44__uu_fft_serial_hi_lo_clk_gate_dmem_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_169
uu_fft512_hi_lo_gen_serial_44__uu_fft_serial_hi_lo_clk_gate_dmem_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_168
uu_fft512_hi_lo_gen_serial_44__uu_fft_serial_hi_lo_clk_gate_dmem_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_167
uu_fft512_hi_lo_gen_serial_44__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_bf2_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf8_serial_9_2_9_5_00000000_00000001_00000001_00000002_00000001_0_19
uu_fft512_hi_lo_gen_serial_44__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_56
uu_fft512_hi_lo_gen_serial_44__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_55
uu_fft512_hi_lo_gen_serial_44__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo1_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_57
uu_fft512_hi_lo_gen_serial_44__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoii_onesample_fifo0_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_11_00000001_0_19
uu_fft512_hi_lo_gen_serial_44__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2i_count_reg      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_171
uu_fft512_hi_lo_gen_serial_44__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2ii_o_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2ii_serial_11_4_9_5_00000000_00000002_00000001_0_0_19
uu_fft512_hi_lo_gen_serial_45__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_154
uu_fft512_hi_lo_gen_serial_45__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_155
uu_fft512_hi_lo_gen_serial_45__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_156
uu_fft512_hi_lo_gen_serial_45__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_157
uu_fft512_hi_lo_gen_serial_45__uu_fft_serial_hi_lo_clk_gate_dmem_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_161
uu_fft512_hi_lo_gen_serial_45__uu_fft_serial_hi_lo_clk_gate_dmem_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_160
uu_fft512_hi_lo_gen_serial_45__uu_fft_serial_hi_lo_clk_gate_dmem_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_159
uu_fft512_hi_lo_gen_serial_45__uu_fft_serial_hi_lo_clk_gate_dmem_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_158
uu_fft512_hi_lo_gen_serial_45__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_bf2_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf8_serial_9_2_9_5_00000000_00000001_00000001_00000002_00000001_0_18
uu_fft512_hi_lo_gen_serial_45__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_53
uu_fft512_hi_lo_gen_serial_45__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_52
uu_fft512_hi_lo_gen_serial_45__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo1_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_54
uu_fft512_hi_lo_gen_serial_45__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoii_onesample_fifo0_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_11_00000001_0_18
uu_fft512_hi_lo_gen_serial_45__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2i_count_reg      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_162
uu_fft512_hi_lo_gen_serial_45__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2ii_o_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2ii_serial_11_4_9_5_00000000_00000002_00000001_0_0_18
uu_fft512_hi_lo_gen_serial_46__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_145
uu_fft512_hi_lo_gen_serial_46__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_146
uu_fft512_hi_lo_gen_serial_46__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_147
uu_fft512_hi_lo_gen_serial_46__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_148
uu_fft512_hi_lo_gen_serial_46__uu_fft_serial_hi_lo_clk_gate_dmem_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_152
uu_fft512_hi_lo_gen_serial_46__uu_fft_serial_hi_lo_clk_gate_dmem_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_151
uu_fft512_hi_lo_gen_serial_46__uu_fft_serial_hi_lo_clk_gate_dmem_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_150
uu_fft512_hi_lo_gen_serial_46__uu_fft_serial_hi_lo_clk_gate_dmem_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_149
uu_fft512_hi_lo_gen_serial_46__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_bf2_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf8_serial_9_2_9_5_00000000_00000001_00000001_00000002_00000001_0_17
uu_fft512_hi_lo_gen_serial_46__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_50
uu_fft512_hi_lo_gen_serial_46__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_49
uu_fft512_hi_lo_gen_serial_46__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo1_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_51
uu_fft512_hi_lo_gen_serial_46__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoii_onesample_fifo0_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_11_00000001_0_17
uu_fft512_hi_lo_gen_serial_46__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2i_count_reg      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_153
uu_fft512_hi_lo_gen_serial_46__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2ii_o_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2ii_serial_11_4_9_5_00000000_00000002_00000001_0_0_17
uu_fft512_hi_lo_gen_serial_47__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_136
uu_fft512_hi_lo_gen_serial_47__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_137
uu_fft512_hi_lo_gen_serial_47__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_138
uu_fft512_hi_lo_gen_serial_47__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_139
uu_fft512_hi_lo_gen_serial_47__uu_fft_serial_hi_lo_clk_gate_dmem_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_143
uu_fft512_hi_lo_gen_serial_47__uu_fft_serial_hi_lo_clk_gate_dmem_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_142
uu_fft512_hi_lo_gen_serial_47__uu_fft_serial_hi_lo_clk_gate_dmem_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_141
uu_fft512_hi_lo_gen_serial_47__uu_fft_serial_hi_lo_clk_gate_dmem_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_140
uu_fft512_hi_lo_gen_serial_47__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_bf2_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf8_serial_9_2_9_5_00000000_00000001_00000001_00000002_00000001_0_16
uu_fft512_hi_lo_gen_serial_47__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_47
uu_fft512_hi_lo_gen_serial_47__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_46
uu_fft512_hi_lo_gen_serial_47__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo1_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_48
uu_fft512_hi_lo_gen_serial_47__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoii_onesample_fifo0_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_11_00000001_0_16
uu_fft512_hi_lo_gen_serial_47__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2i_count_reg      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_144
uu_fft512_hi_lo_gen_serial_47__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2ii_o_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2ii_serial_11_4_9_5_00000000_00000002_00000001_0_0_16
uu_fft512_hi_lo_gen_serial_48__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_127
uu_fft512_hi_lo_gen_serial_48__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_128
uu_fft512_hi_lo_gen_serial_48__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_129
uu_fft512_hi_lo_gen_serial_48__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_130
uu_fft512_hi_lo_gen_serial_48__uu_fft_serial_hi_lo_clk_gate_dmem_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_134
uu_fft512_hi_lo_gen_serial_48__uu_fft_serial_hi_lo_clk_gate_dmem_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_133
uu_fft512_hi_lo_gen_serial_48__uu_fft_serial_hi_lo_clk_gate_dmem_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_132
uu_fft512_hi_lo_gen_serial_48__uu_fft_serial_hi_lo_clk_gate_dmem_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_131
uu_fft512_hi_lo_gen_serial_48__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_bf2_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf8_serial_9_2_9_5_00000000_00000001_00000001_00000002_00000001_0_15
uu_fft512_hi_lo_gen_serial_48__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_44
uu_fft512_hi_lo_gen_serial_48__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_43
uu_fft512_hi_lo_gen_serial_48__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo1_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_45
uu_fft512_hi_lo_gen_serial_48__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoii_onesample_fifo0_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_11_00000001_0_15
uu_fft512_hi_lo_gen_serial_48__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2i_count_reg      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_135
uu_fft512_hi_lo_gen_serial_48__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2ii_o_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2ii_serial_11_4_9_5_00000000_00000002_00000001_0_0_15
uu_fft512_hi_lo_gen_serial_49__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_118
uu_fft512_hi_lo_gen_serial_49__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_119
uu_fft512_hi_lo_gen_serial_49__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_120
uu_fft512_hi_lo_gen_serial_49__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_121
uu_fft512_hi_lo_gen_serial_49__uu_fft_serial_hi_lo_clk_gate_dmem_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_125
uu_fft512_hi_lo_gen_serial_49__uu_fft_serial_hi_lo_clk_gate_dmem_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_124
uu_fft512_hi_lo_gen_serial_49__uu_fft_serial_hi_lo_clk_gate_dmem_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_123
uu_fft512_hi_lo_gen_serial_49__uu_fft_serial_hi_lo_clk_gate_dmem_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_122
uu_fft512_hi_lo_gen_serial_49__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_bf2_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf8_serial_9_2_9_5_00000000_00000001_00000001_00000002_00000001_0_14
uu_fft512_hi_lo_gen_serial_49__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_41
uu_fft512_hi_lo_gen_serial_49__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_40
uu_fft512_hi_lo_gen_serial_49__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo1_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_42
uu_fft512_hi_lo_gen_serial_49__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoii_onesample_fifo0_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_11_00000001_0_14
uu_fft512_hi_lo_gen_serial_49__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2i_count_reg      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_126
uu_fft512_hi_lo_gen_serial_49__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2ii_o_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2ii_serial_11_4_9_5_00000000_00000002_00000001_0_0_14
uu_fft512_hi_lo_gen_serial_4__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_523
uu_fft512_hi_lo_gen_serial_4__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_524
uu_fft512_hi_lo_gen_serial_4__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_525
uu_fft512_hi_lo_gen_serial_4__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_526
uu_fft512_hi_lo_gen_serial_4__uu_fft_serial_hi_lo_clk_gate_dmem_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_530
uu_fft512_hi_lo_gen_serial_4__uu_fft_serial_hi_lo_clk_gate_dmem_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_529
uu_fft512_hi_lo_gen_serial_4__uu_fft_serial_hi_lo_clk_gate_dmem_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_528
uu_fft512_hi_lo_gen_serial_4__uu_fft_serial_hi_lo_clk_gate_dmem_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_527
uu_fft512_hi_lo_gen_serial_4__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_bf2_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf8_serial_9_2_9_5_00000000_00000001_00000001_00000002_00000001_0_59
uu_fft512_hi_lo_gen_serial_4__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_176
uu_fft512_hi_lo_gen_serial_4__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_175
uu_fft512_hi_lo_gen_serial_4__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo1_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_177
uu_fft512_hi_lo_gen_serial_4__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoii_onesample_fifo0_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_11_00000001_0_59
uu_fft512_hi_lo_gen_serial_4__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2i_count_reg      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_531
uu_fft512_hi_lo_gen_serial_4__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2ii_o_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2ii_serial_11_4_9_5_00000000_00000002_00000001_0_0_59
uu_fft512_hi_lo_gen_serial_50__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_109
uu_fft512_hi_lo_gen_serial_50__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_110
uu_fft512_hi_lo_gen_serial_50__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_111
uu_fft512_hi_lo_gen_serial_50__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_112
uu_fft512_hi_lo_gen_serial_50__uu_fft_serial_hi_lo_clk_gate_dmem_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_116
uu_fft512_hi_lo_gen_serial_50__uu_fft_serial_hi_lo_clk_gate_dmem_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_115
uu_fft512_hi_lo_gen_serial_50__uu_fft_serial_hi_lo_clk_gate_dmem_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_114
uu_fft512_hi_lo_gen_serial_50__uu_fft_serial_hi_lo_clk_gate_dmem_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_113
uu_fft512_hi_lo_gen_serial_50__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_bf2_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf8_serial_9_2_9_5_00000000_00000001_00000001_00000002_00000001_0_13
uu_fft512_hi_lo_gen_serial_50__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_38
uu_fft512_hi_lo_gen_serial_50__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_37
uu_fft512_hi_lo_gen_serial_50__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo1_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_39
uu_fft512_hi_lo_gen_serial_50__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoii_onesample_fifo0_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_11_00000001_0_13
uu_fft512_hi_lo_gen_serial_50__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2i_count_reg      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_117
uu_fft512_hi_lo_gen_serial_50__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2ii_o_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2ii_serial_11_4_9_5_00000000_00000002_00000001_0_0_13
uu_fft512_hi_lo_gen_serial_51__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_100
uu_fft512_hi_lo_gen_serial_51__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_101
uu_fft512_hi_lo_gen_serial_51__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_102
uu_fft512_hi_lo_gen_serial_51__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_103
uu_fft512_hi_lo_gen_serial_51__uu_fft_serial_hi_lo_clk_gate_dmem_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_107
uu_fft512_hi_lo_gen_serial_51__uu_fft_serial_hi_lo_clk_gate_dmem_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_106
uu_fft512_hi_lo_gen_serial_51__uu_fft_serial_hi_lo_clk_gate_dmem_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_105
uu_fft512_hi_lo_gen_serial_51__uu_fft_serial_hi_lo_clk_gate_dmem_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_104
uu_fft512_hi_lo_gen_serial_51__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_bf2_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf8_serial_9_2_9_5_00000000_00000001_00000001_00000002_00000001_0_12
uu_fft512_hi_lo_gen_serial_51__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_35
uu_fft512_hi_lo_gen_serial_51__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_34
uu_fft512_hi_lo_gen_serial_51__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo1_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_36
uu_fft512_hi_lo_gen_serial_51__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoii_onesample_fifo0_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_11_00000001_0_12
uu_fft512_hi_lo_gen_serial_51__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2i_count_reg      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_108
uu_fft512_hi_lo_gen_serial_51__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2ii_o_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2ii_serial_11_4_9_5_00000000_00000002_00000001_0_0_12
uu_fft512_hi_lo_gen_serial_52__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_91
uu_fft512_hi_lo_gen_serial_52__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_92
uu_fft512_hi_lo_gen_serial_52__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_93
uu_fft512_hi_lo_gen_serial_52__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_94
uu_fft512_hi_lo_gen_serial_52__uu_fft_serial_hi_lo_clk_gate_dmem_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_98
uu_fft512_hi_lo_gen_serial_52__uu_fft_serial_hi_lo_clk_gate_dmem_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_97
uu_fft512_hi_lo_gen_serial_52__uu_fft_serial_hi_lo_clk_gate_dmem_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_96
uu_fft512_hi_lo_gen_serial_52__uu_fft_serial_hi_lo_clk_gate_dmem_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_95
uu_fft512_hi_lo_gen_serial_52__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_bf2_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf8_serial_9_2_9_5_00000000_00000001_00000001_00000002_00000001_0_11
uu_fft512_hi_lo_gen_serial_52__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_32
uu_fft512_hi_lo_gen_serial_52__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_31
uu_fft512_hi_lo_gen_serial_52__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo1_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_33
uu_fft512_hi_lo_gen_serial_52__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoii_onesample_fifo0_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_11_00000001_0_11
uu_fft512_hi_lo_gen_serial_52__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2i_count_reg      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_99
uu_fft512_hi_lo_gen_serial_52__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2ii_o_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2ii_serial_11_4_9_5_00000000_00000002_00000001_0_0_11
uu_fft512_hi_lo_gen_serial_53__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_82
uu_fft512_hi_lo_gen_serial_53__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_83
uu_fft512_hi_lo_gen_serial_53__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_84
uu_fft512_hi_lo_gen_serial_53__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_85
uu_fft512_hi_lo_gen_serial_53__uu_fft_serial_hi_lo_clk_gate_dmem_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_89
uu_fft512_hi_lo_gen_serial_53__uu_fft_serial_hi_lo_clk_gate_dmem_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_88
uu_fft512_hi_lo_gen_serial_53__uu_fft_serial_hi_lo_clk_gate_dmem_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_87
uu_fft512_hi_lo_gen_serial_53__uu_fft_serial_hi_lo_clk_gate_dmem_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_86
uu_fft512_hi_lo_gen_serial_53__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_bf2_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf8_serial_9_2_9_5_00000000_00000001_00000001_00000002_00000001_0_10
uu_fft512_hi_lo_gen_serial_53__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_29
uu_fft512_hi_lo_gen_serial_53__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_28
uu_fft512_hi_lo_gen_serial_53__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo1_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_30
uu_fft512_hi_lo_gen_serial_53__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoii_onesample_fifo0_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_11_00000001_0_10
uu_fft512_hi_lo_gen_serial_53__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2i_count_reg      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_90
uu_fft512_hi_lo_gen_serial_53__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2ii_o_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2ii_serial_11_4_9_5_00000000_00000002_00000001_0_0_10
uu_fft512_hi_lo_gen_serial_54__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_73
uu_fft512_hi_lo_gen_serial_54__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_74
uu_fft512_hi_lo_gen_serial_54__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_75
uu_fft512_hi_lo_gen_serial_54__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_76
uu_fft512_hi_lo_gen_serial_54__uu_fft_serial_hi_lo_clk_gate_dmem_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_80
uu_fft512_hi_lo_gen_serial_54__uu_fft_serial_hi_lo_clk_gate_dmem_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_79
uu_fft512_hi_lo_gen_serial_54__uu_fft_serial_hi_lo_clk_gate_dmem_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_78
uu_fft512_hi_lo_gen_serial_54__uu_fft_serial_hi_lo_clk_gate_dmem_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_77
uu_fft512_hi_lo_gen_serial_54__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_bf2_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf8_serial_9_2_9_5_00000000_00000001_00000001_00000002_00000001_0_9
uu_fft512_hi_lo_gen_serial_54__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_26
uu_fft512_hi_lo_gen_serial_54__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_25
uu_fft512_hi_lo_gen_serial_54__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo1_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_27
uu_fft512_hi_lo_gen_serial_54__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoii_onesample_fifo0_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_11_00000001_0_9
uu_fft512_hi_lo_gen_serial_54__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2i_count_reg      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_81
uu_fft512_hi_lo_gen_serial_54__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2ii_o_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2ii_serial_11_4_9_5_00000000_00000002_00000001_0_0_9
uu_fft512_hi_lo_gen_serial_55__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_64
uu_fft512_hi_lo_gen_serial_55__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_65
uu_fft512_hi_lo_gen_serial_55__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_66
uu_fft512_hi_lo_gen_serial_55__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_67
uu_fft512_hi_lo_gen_serial_55__uu_fft_serial_hi_lo_clk_gate_dmem_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_71
uu_fft512_hi_lo_gen_serial_55__uu_fft_serial_hi_lo_clk_gate_dmem_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_70
uu_fft512_hi_lo_gen_serial_55__uu_fft_serial_hi_lo_clk_gate_dmem_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_69
uu_fft512_hi_lo_gen_serial_55__uu_fft_serial_hi_lo_clk_gate_dmem_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_68
uu_fft512_hi_lo_gen_serial_55__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_bf2_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf8_serial_9_2_9_5_00000000_00000001_00000001_00000002_00000001_0_8
uu_fft512_hi_lo_gen_serial_55__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_23
uu_fft512_hi_lo_gen_serial_55__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_22
uu_fft512_hi_lo_gen_serial_55__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo1_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_24
uu_fft512_hi_lo_gen_serial_55__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoii_onesample_fifo0_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_11_00000001_0_8
uu_fft512_hi_lo_gen_serial_55__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2i_count_reg      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_72
uu_fft512_hi_lo_gen_serial_55__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2ii_o_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2ii_serial_11_4_9_5_00000000_00000002_00000001_0_0_8
uu_fft512_hi_lo_gen_serial_56__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_55
uu_fft512_hi_lo_gen_serial_56__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_56
uu_fft512_hi_lo_gen_serial_56__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_57
uu_fft512_hi_lo_gen_serial_56__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_58
uu_fft512_hi_lo_gen_serial_56__uu_fft_serial_hi_lo_clk_gate_dmem_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_62
uu_fft512_hi_lo_gen_serial_56__uu_fft_serial_hi_lo_clk_gate_dmem_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_61
uu_fft512_hi_lo_gen_serial_56__uu_fft_serial_hi_lo_clk_gate_dmem_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_60
uu_fft512_hi_lo_gen_serial_56__uu_fft_serial_hi_lo_clk_gate_dmem_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_59
uu_fft512_hi_lo_gen_serial_56__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_bf2_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf8_serial_9_2_9_5_00000000_00000001_00000001_00000002_00000001_0_7
uu_fft512_hi_lo_gen_serial_56__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_20
uu_fft512_hi_lo_gen_serial_56__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_19
uu_fft512_hi_lo_gen_serial_56__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo1_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_21
uu_fft512_hi_lo_gen_serial_56__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoii_onesample_fifo0_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_11_00000001_0_7
uu_fft512_hi_lo_gen_serial_56__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2i_count_reg      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_63
uu_fft512_hi_lo_gen_serial_56__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2ii_o_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2ii_serial_11_4_9_5_00000000_00000002_00000001_0_0_7
uu_fft512_hi_lo_gen_serial_57__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_46
uu_fft512_hi_lo_gen_serial_57__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_47
uu_fft512_hi_lo_gen_serial_57__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_48
uu_fft512_hi_lo_gen_serial_57__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_49
uu_fft512_hi_lo_gen_serial_57__uu_fft_serial_hi_lo_clk_gate_dmem_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_53
uu_fft512_hi_lo_gen_serial_57__uu_fft_serial_hi_lo_clk_gate_dmem_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_52
uu_fft512_hi_lo_gen_serial_57__uu_fft_serial_hi_lo_clk_gate_dmem_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_51
uu_fft512_hi_lo_gen_serial_57__uu_fft_serial_hi_lo_clk_gate_dmem_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_50
uu_fft512_hi_lo_gen_serial_57__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_bf2_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf8_serial_9_2_9_5_00000000_00000001_00000001_00000002_00000001_0_6
uu_fft512_hi_lo_gen_serial_57__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_17
uu_fft512_hi_lo_gen_serial_57__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_16
uu_fft512_hi_lo_gen_serial_57__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo1_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_18
uu_fft512_hi_lo_gen_serial_57__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoii_onesample_fifo0_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_11_00000001_0_6
uu_fft512_hi_lo_gen_serial_57__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2i_count_reg      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_54
uu_fft512_hi_lo_gen_serial_57__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2ii_o_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2ii_serial_11_4_9_5_00000000_00000002_00000001_0_0_6
uu_fft512_hi_lo_gen_serial_58__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_37
uu_fft512_hi_lo_gen_serial_58__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_38
uu_fft512_hi_lo_gen_serial_58__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_39
uu_fft512_hi_lo_gen_serial_58__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_40
uu_fft512_hi_lo_gen_serial_58__uu_fft_serial_hi_lo_clk_gate_dmem_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_44
uu_fft512_hi_lo_gen_serial_58__uu_fft_serial_hi_lo_clk_gate_dmem_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_43
uu_fft512_hi_lo_gen_serial_58__uu_fft_serial_hi_lo_clk_gate_dmem_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_42
uu_fft512_hi_lo_gen_serial_58__uu_fft_serial_hi_lo_clk_gate_dmem_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_41
uu_fft512_hi_lo_gen_serial_58__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_bf2_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf8_serial_9_2_9_5_00000000_00000001_00000001_00000002_00000001_0_5
uu_fft512_hi_lo_gen_serial_58__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_14
uu_fft512_hi_lo_gen_serial_58__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_13
uu_fft512_hi_lo_gen_serial_58__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo1_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_15
uu_fft512_hi_lo_gen_serial_58__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoii_onesample_fifo0_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_11_00000001_0_5
uu_fft512_hi_lo_gen_serial_58__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2i_count_reg      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_45
uu_fft512_hi_lo_gen_serial_58__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2ii_o_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2ii_serial_11_4_9_5_00000000_00000002_00000001_0_0_5
uu_fft512_hi_lo_gen_serial_59__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_28
uu_fft512_hi_lo_gen_serial_59__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_29
uu_fft512_hi_lo_gen_serial_59__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_30
uu_fft512_hi_lo_gen_serial_59__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_31
uu_fft512_hi_lo_gen_serial_59__uu_fft_serial_hi_lo_clk_gate_dmem_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_35
uu_fft512_hi_lo_gen_serial_59__uu_fft_serial_hi_lo_clk_gate_dmem_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_34
uu_fft512_hi_lo_gen_serial_59__uu_fft_serial_hi_lo_clk_gate_dmem_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_33
uu_fft512_hi_lo_gen_serial_59__uu_fft_serial_hi_lo_clk_gate_dmem_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_32
uu_fft512_hi_lo_gen_serial_59__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_bf2_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf8_serial_9_2_9_5_00000000_00000001_00000001_00000002_00000001_0_4
uu_fft512_hi_lo_gen_serial_59__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_11
uu_fft512_hi_lo_gen_serial_59__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_10
uu_fft512_hi_lo_gen_serial_59__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo1_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_12
uu_fft512_hi_lo_gen_serial_59__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoii_onesample_fifo0_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_11_00000001_0_4
uu_fft512_hi_lo_gen_serial_59__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2i_count_reg      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_36
uu_fft512_hi_lo_gen_serial_59__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2ii_o_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2ii_serial_11_4_9_5_00000000_00000002_00000001_0_0_4
uu_fft512_hi_lo_gen_serial_5__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_514
uu_fft512_hi_lo_gen_serial_5__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_515
uu_fft512_hi_lo_gen_serial_5__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_516
uu_fft512_hi_lo_gen_serial_5__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_517
uu_fft512_hi_lo_gen_serial_5__uu_fft_serial_hi_lo_clk_gate_dmem_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_521
uu_fft512_hi_lo_gen_serial_5__uu_fft_serial_hi_lo_clk_gate_dmem_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_520
uu_fft512_hi_lo_gen_serial_5__uu_fft_serial_hi_lo_clk_gate_dmem_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_519
uu_fft512_hi_lo_gen_serial_5__uu_fft_serial_hi_lo_clk_gate_dmem_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_518
uu_fft512_hi_lo_gen_serial_5__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_bf2_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf8_serial_9_2_9_5_00000000_00000001_00000001_00000002_00000001_0_58
uu_fft512_hi_lo_gen_serial_5__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_173
uu_fft512_hi_lo_gen_serial_5__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_172
uu_fft512_hi_lo_gen_serial_5__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo1_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_174
uu_fft512_hi_lo_gen_serial_5__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoii_onesample_fifo0_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_11_00000001_0_58
uu_fft512_hi_lo_gen_serial_5__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2i_count_reg      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_522
uu_fft512_hi_lo_gen_serial_5__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2ii_o_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2ii_serial_11_4_9_5_00000000_00000002_00000001_0_0_58
uu_fft512_hi_lo_gen_serial_60__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_19
uu_fft512_hi_lo_gen_serial_60__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_20
uu_fft512_hi_lo_gen_serial_60__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_21
uu_fft512_hi_lo_gen_serial_60__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_22
uu_fft512_hi_lo_gen_serial_60__uu_fft_serial_hi_lo_clk_gate_dmem_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_26
uu_fft512_hi_lo_gen_serial_60__uu_fft_serial_hi_lo_clk_gate_dmem_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_25
uu_fft512_hi_lo_gen_serial_60__uu_fft_serial_hi_lo_clk_gate_dmem_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_24
uu_fft512_hi_lo_gen_serial_60__uu_fft_serial_hi_lo_clk_gate_dmem_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_23
uu_fft512_hi_lo_gen_serial_60__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_bf2_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf8_serial_9_2_9_5_00000000_00000001_00000001_00000002_00000001_0_3
uu_fft512_hi_lo_gen_serial_60__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_8
uu_fft512_hi_lo_gen_serial_60__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_7
uu_fft512_hi_lo_gen_serial_60__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo1_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_9
uu_fft512_hi_lo_gen_serial_60__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoii_onesample_fifo0_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_11_00000001_0_3
uu_fft512_hi_lo_gen_serial_60__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2i_count_reg      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_27
uu_fft512_hi_lo_gen_serial_60__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2ii_o_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2ii_serial_11_4_9_5_00000000_00000002_00000001_0_0_3
uu_fft512_hi_lo_gen_serial_61__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_10
uu_fft512_hi_lo_gen_serial_61__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_11
uu_fft512_hi_lo_gen_serial_61__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_12
uu_fft512_hi_lo_gen_serial_61__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_13
uu_fft512_hi_lo_gen_serial_61__uu_fft_serial_hi_lo_clk_gate_dmem_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_17
uu_fft512_hi_lo_gen_serial_61__uu_fft_serial_hi_lo_clk_gate_dmem_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_16
uu_fft512_hi_lo_gen_serial_61__uu_fft_serial_hi_lo_clk_gate_dmem_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_15
uu_fft512_hi_lo_gen_serial_61__uu_fft_serial_hi_lo_clk_gate_dmem_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_14
uu_fft512_hi_lo_gen_serial_61__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_bf2_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf8_serial_9_2_9_5_00000000_00000001_00000001_00000002_00000001_0_2
uu_fft512_hi_lo_gen_serial_61__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_5
uu_fft512_hi_lo_gen_serial_61__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_4
uu_fft512_hi_lo_gen_serial_61__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo1_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_6
uu_fft512_hi_lo_gen_serial_61__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoii_onesample_fifo0_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_11_00000001_0_2
uu_fft512_hi_lo_gen_serial_61__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2i_count_reg      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_18
uu_fft512_hi_lo_gen_serial_61__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2ii_o_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2ii_serial_11_4_9_5_00000000_00000002_00000001_0_0_2
uu_fft512_hi_lo_gen_serial_62__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_1
uu_fft512_hi_lo_gen_serial_62__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_2
uu_fft512_hi_lo_gen_serial_62__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_3
uu_fft512_hi_lo_gen_serial_62__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_4
uu_fft512_hi_lo_gen_serial_62__uu_fft_serial_hi_lo_clk_gate_dmem_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_8
uu_fft512_hi_lo_gen_serial_62__uu_fft_serial_hi_lo_clk_gate_dmem_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_7
uu_fft512_hi_lo_gen_serial_62__uu_fft_serial_hi_lo_clk_gate_dmem_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_6
uu_fft512_hi_lo_gen_serial_62__uu_fft_serial_hi_lo_clk_gate_dmem_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_5
uu_fft512_hi_lo_gen_serial_62__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_bf2_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf8_serial_9_2_9_5_00000000_00000001_00000001_00000002_00000001_0_1
uu_fft512_hi_lo_gen_serial_62__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_2
uu_fft512_hi_lo_gen_serial_62__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_1
uu_fft512_hi_lo_gen_serial_62__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo1_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_3
uu_fft512_hi_lo_gen_serial_62__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoii_onesample_fifo0_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_11_00000001_0_1
uu_fft512_hi_lo_gen_serial_62__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2i_count_reg      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_9
uu_fft512_hi_lo_gen_serial_62__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2ii_o_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2ii_serial_11_4_9_5_00000000_00000002_00000001_0_0_1
uu_fft512_hi_lo_gen_serial_6__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_505
uu_fft512_hi_lo_gen_serial_6__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_506
uu_fft512_hi_lo_gen_serial_6__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_507
uu_fft512_hi_lo_gen_serial_6__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_508
uu_fft512_hi_lo_gen_serial_6__uu_fft_serial_hi_lo_clk_gate_dmem_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_512
uu_fft512_hi_lo_gen_serial_6__uu_fft_serial_hi_lo_clk_gate_dmem_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_511
uu_fft512_hi_lo_gen_serial_6__uu_fft_serial_hi_lo_clk_gate_dmem_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_510
uu_fft512_hi_lo_gen_serial_6__uu_fft_serial_hi_lo_clk_gate_dmem_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_509
uu_fft512_hi_lo_gen_serial_6__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_bf2_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf8_serial_9_2_9_5_00000000_00000001_00000001_00000002_00000001_0_57
uu_fft512_hi_lo_gen_serial_6__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_170
uu_fft512_hi_lo_gen_serial_6__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_169
uu_fft512_hi_lo_gen_serial_6__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo1_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_171
uu_fft512_hi_lo_gen_serial_6__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoii_onesample_fifo0_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_11_00000001_0_57
uu_fft512_hi_lo_gen_serial_6__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2i_count_reg      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_513
uu_fft512_hi_lo_gen_serial_6__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2ii_o_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2ii_serial_11_4_9_5_00000000_00000002_00000001_0_0_57
uu_fft512_hi_lo_gen_serial_7__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_496
uu_fft512_hi_lo_gen_serial_7__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_497
uu_fft512_hi_lo_gen_serial_7__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_498
uu_fft512_hi_lo_gen_serial_7__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_499
uu_fft512_hi_lo_gen_serial_7__uu_fft_serial_hi_lo_clk_gate_dmem_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_503
uu_fft512_hi_lo_gen_serial_7__uu_fft_serial_hi_lo_clk_gate_dmem_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_502
uu_fft512_hi_lo_gen_serial_7__uu_fft_serial_hi_lo_clk_gate_dmem_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_501
uu_fft512_hi_lo_gen_serial_7__uu_fft_serial_hi_lo_clk_gate_dmem_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_500
uu_fft512_hi_lo_gen_serial_7__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_bf2_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf8_serial_9_2_9_5_00000000_00000001_00000001_00000002_00000001_0_56
uu_fft512_hi_lo_gen_serial_7__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_167
uu_fft512_hi_lo_gen_serial_7__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_166
uu_fft512_hi_lo_gen_serial_7__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo1_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_168
uu_fft512_hi_lo_gen_serial_7__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoii_onesample_fifo0_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_11_00000001_0_56
uu_fft512_hi_lo_gen_serial_7__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2i_count_reg      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_504
uu_fft512_hi_lo_gen_serial_7__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2ii_o_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2ii_serial_11_4_9_5_00000000_00000002_00000001_0_0_56
uu_fft512_hi_lo_gen_serial_8__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_487
uu_fft512_hi_lo_gen_serial_8__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_488
uu_fft512_hi_lo_gen_serial_8__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_489
uu_fft512_hi_lo_gen_serial_8__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_490
uu_fft512_hi_lo_gen_serial_8__uu_fft_serial_hi_lo_clk_gate_dmem_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_494
uu_fft512_hi_lo_gen_serial_8__uu_fft_serial_hi_lo_clk_gate_dmem_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_493
uu_fft512_hi_lo_gen_serial_8__uu_fft_serial_hi_lo_clk_gate_dmem_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_492
uu_fft512_hi_lo_gen_serial_8__uu_fft_serial_hi_lo_clk_gate_dmem_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_491
uu_fft512_hi_lo_gen_serial_8__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_bf2_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf8_serial_9_2_9_5_00000000_00000001_00000001_00000002_00000001_0_55
uu_fft512_hi_lo_gen_serial_8__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_164
uu_fft512_hi_lo_gen_serial_8__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_163
uu_fft512_hi_lo_gen_serial_8__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo1_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_165
uu_fft512_hi_lo_gen_serial_8__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoii_onesample_fifo0_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_11_00000001_0_55
uu_fft512_hi_lo_gen_serial_8__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2i_count_reg      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_495
uu_fft512_hi_lo_gen_serial_8__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2ii_o_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2ii_serial_11_4_9_5_00000000_00000002_00000001_0_0_55
uu_fft512_hi_lo_gen_serial_9__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_478
uu_fft512_hi_lo_gen_serial_9__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_479
uu_fft512_hi_lo_gen_serial_9__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_480
uu_fft512_hi_lo_gen_serial_9__uu_fft_serial_hi_lo_clk_gate_bf8_buffer_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_481
uu_fft512_hi_lo_gen_serial_9__uu_fft_serial_hi_lo_clk_gate_dmem_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_485
uu_fft512_hi_lo_gen_serial_9__uu_fft_serial_hi_lo_clk_gate_dmem_reg_1__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_484
uu_fft512_hi_lo_gen_serial_9__uu_fft_serial_hi_lo_clk_gate_dmem_reg_2__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_483
uu_fft512_hi_lo_gen_serial_9__uu_fft_serial_hi_lo_clk_gate_dmem_reg_3__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_482
uu_fft512_hi_lo_gen_serial_9__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_bf2_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf8_serial_9_2_9_5_00000000_00000001_00000001_00000002_00000001_0_54
uu_fft512_hi_lo_gen_serial_9__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_0__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_161
uu_fft512_hi_lo_gen_serial_9__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo0_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_160
uu_fft512_hi_lo_gen_serial_9__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoi_nsamples_fifo1_reg_1__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_10_00000002_0_162
uu_fft512_hi_lo_gen_serial_9__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2_fifoii_onesample_fifo0_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2_fifo_11_00000001_0_54
uu_fft512_hi_lo_gen_serial_9__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2i_count_reg      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_fft_serial_hi_lo_NBW_IN9_NBI_IN2_NBW_OUT9_NBI_OUT5_0_486
uu_fft512_hi_lo_gen_serial_9__uu_fft_serial_hi_lo_clk_gate_uu_bf8_serial_uu_bf2ii_o_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf2ii_serial_11_4_9_5_00000000_00000002_00000001_0_0_54
uu_fft512_hi_lo_uu_fft64           69007.0677     11.5    8901.8279    4652.3881  0.0000  fe_fft_64_NBW_IN9_NBI_IN5_NBW_BF169_NBI_BF169_NBW_BF411_NBI_BF47_NBW_OUT11_NBI_OUT11_BF4_R_INF0_INV0_0
uu_fft512_hi_lo_uu_fft64/bf16_inst_0__uu_bf16  10681.9440     1.8   8190.9359   2486.6401 0.0000 fe_bf16_NBW_IN9_NBI_IN5_NBW_BFI11_NBI_BFI7_NBW_OUT9_NBI_OUT9_INV0_RND_INF0_0
uu_fft512_hi_lo_uu_fft64/bf16_inst_0__uu_bf16/clk_gate_bf4ii_0__uu_bf4_ii_o_data_reg_3__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf4_NBW_IN11_NBI_IN7_NBW_OUT9_NBI_OUT9_INV0_RND_INF0_0_3
uu_fft512_hi_lo_uu_fft64/bf16_inst_0__uu_bf16/clk_gate_o_data_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_twm16_NBW_IN11_NBI_IN7_IDX15_INV0_0_0
uu_fft512_hi_lo_uu_fft64/bf16_inst_1__uu_bf16  10705.9680     1.8   8215.5839   2486.0161 0.0000 fe_bf16_NBW_IN9_NBI_IN5_NBW_BFI11_NBI_BFI7_NBW_OUT9_NBI_OUT9_INV0_RND_INF0_1
uu_fft512_hi_lo_uu_fft64/bf16_inst_1__uu_bf16/clk_gate_bf4ii_3__uu_bf4_ii_o_data_reg_3__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf4_NBW_IN11_NBI_IN7_NBW_OUT9_NBI_OUT9_INV0_RND_INF0_0_2
uu_fft512_hi_lo_uu_fft64/bf16_inst_1__uu_bf16/clk_gate_o_data_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_twm16_NBW_IN11_NBI_IN7_IDX15_INV0_0_3
uu_fft512_hi_lo_uu_fft64/bf16_inst_2__uu_bf16  10686.6240     1.8   8196.8639   2485.3921 0.0000 fe_bf16_NBW_IN9_NBI_IN5_NBW_BFI11_NBI_BFI7_NBW_OUT9_NBI_OUT9_INV0_RND_INF0_3
uu_fft512_hi_lo_uu_fft64/bf16_inst_2__uu_bf16/clk_gate_bf4ii_3__uu_bf4_ii_o_data_reg_3__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf4_NBW_IN11_NBI_IN7_NBW_OUT9_NBI_OUT9_INV0_RND_INF0_0_1
uu_fft512_hi_lo_uu_fft64/bf16_inst_2__uu_bf16/clk_gate_o_data_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_twm16_NBW_IN11_NBI_IN7_IDX15_INV0_0_2
uu_fft512_hi_lo_uu_fft64/bf16_inst_3__uu_bf16  10692.7080     1.8   8200.1399   2488.2001 0.0000 fe_bf16_NBW_IN9_NBI_IN5_NBW_BFI11_NBI_BFI7_NBW_OUT9_NBI_OUT9_INV0_RND_INF0_2
uu_fft512_hi_lo_uu_fft64/bf16_inst_3__uu_bf16/clk_gate_bf4ii_3__uu_bf4_ii_o_data_reg_3__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf4_NBW_IN11_NBI_IN7_NBW_OUT9_NBI_OUT9_INV0_RND_INF0_0_0
uu_fft512_hi_lo_uu_fft64/bf16_inst_3__uu_bf16/clk_gate_o_data_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_twm16_NBW_IN11_NBI_IN7_IDX15_INV0_0_1
uu_fft512_hi_lo_uu_fft64/clk_gate_bf4_inst_15__uu_bf4_o_data_reg_3__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf4_NBW_IN9_NBI_IN9_NBW_OUT11_NBI_OUT11_INV0_RND_INF0_0_0
uu_fft512_hi_lo_uu_fft64/clk_gate_bf4i_0__uu_bf4_i_o_data_reg_3__1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_bf4_NBW_IN9_NBI_IN5_NBW_OUT11_NBI_OUT7_INV0_RND_INF0_0_0
uu_fft512_hi_lo_uu_fft64/clk_gate_o_data_reg_1_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_twm64_NBW_IN9_NBI_IN9_IDX60_INV0_0
uu_fft512_hi_lo_uu_fft64/twmult_11__uu_twm64    326.1960     0.1    281.2680     44.9280 0.0000 fe_twm64_NBW_IN9_NBI_IN9_IDX11_INV0_0
uu_fft512_hi_lo_uu_fft64/twmult_13__uu_twm64    325.8840     0.1    280.9560     44.9280 0.0000 fe_twm64_NBW_IN9_NBI_IN9_IDX13_INV0_0
uu_fft512_hi_lo_uu_fft64/twmult_15__uu_twm64    329.0040     0.1    284.0760     44.9280 0.0000 fe_twm64_NBW_IN9_NBI_IN9_IDX15_INV0_0
uu_fft512_hi_lo_uu_fft64/twmult_17__uu_twm64    283.2960     0.0    238.3680     44.9280 0.0000 fe_twm64_NBW_IN9_NBI_IN9_IDX17_INV0_0
uu_fft512_hi_lo_uu_fft64/twmult_18__uu_twm64    333.2160     0.1    288.2880     44.9280 0.0000 fe_twm64_NBW_IN9_NBI_IN9_IDX18_INV0_0
uu_fft512_hi_lo_uu_fft64/twmult_19__uu_twm64    377.2080     0.1    332.2800     44.9280 0.0000 fe_twm64_NBW_IN9_NBI_IN9_IDX19_INV0_0
uu_fft512_hi_lo_uu_fft64/twmult_21__uu_twm64    373.4640     0.1    328.5360     44.9280 0.0000 fe_twm64_NBW_IN9_NBI_IN9_IDX21_INV0_0
uu_fft512_hi_lo_uu_fft64/twmult_22__uu_twm64    336.6480     0.1    291.7200     44.9280 0.0000 fe_twm64_NBW_IN9_NBI_IN9_IDX22_INV0_0
uu_fft512_hi_lo_uu_fft64/twmult_23__uu_twm64    283.2960     0.0    238.3680     44.9280 0.0000 fe_twm64_NBW_IN9_NBI_IN9_IDX23_INV0_0
uu_fft512_hi_lo_uu_fft64/twmult_25__uu_twm64    376.8960     0.1    331.9680     44.9280 0.0000 fe_twm64_NBW_IN9_NBI_IN9_IDX25_INV0_0
uu_fft512_hi_lo_uu_fft64/twmult_26__uu_twm64    326.1960     0.1    281.2680     44.9280 0.0000 fe_twm64_NBW_IN9_NBI_IN9_IDX26_INV0_0
uu_fft512_hi_lo_uu_fft64/twmult_27__uu_twm64    288.9120     0.0    243.9840     44.9280 0.0000 fe_twm64_NBW_IN9_NBI_IN9_IDX27_INV0_0
uu_fft512_hi_lo_uu_fft64/twmult_29__uu_twm64    276.5880     0.0    231.6600     44.9280 0.0000 fe_twm64_NBW_IN9_NBI_IN9_IDX29_INV0_0
uu_fft512_hi_lo_uu_fft64/twmult_30__uu_twm64    329.1600     0.1    284.2320     44.9280 0.0000 fe_twm64_NBW_IN9_NBI_IN9_IDX30_INV0_0
uu_fft512_hi_lo_uu_fft64/twmult_31__uu_twm64    376.1160     0.1    331.1880     44.9280 0.0000 fe_twm64_NBW_IN9_NBI_IN9_IDX31_INV0_0
uu_fft512_hi_lo_uu_fft64/twmult_34__uu_twm64    282.5160     0.0    237.5880     44.9280 0.0000 fe_twm64_NBW_IN9_NBI_IN9_IDX34_INV0_0
uu_fft512_hi_lo_uu_fft64/twmult_35__uu_twm64    328.8480     0.1    283.9200     44.9280 0.0000 fe_twm64_NBW_IN9_NBI_IN9_IDX35_INV0_0
uu_fft512_hi_lo_uu_fft64/twmult_37__uu_twm64    365.9760     0.1    321.0480     44.9280 0.0000 fe_twm64_NBW_IN9_NBI_IN9_IDX37_INV0_0
uu_fft512_hi_lo_uu_fft64/twmult_38__uu_twm64    288.9120     0.0    243.9840     44.9280 0.0000 fe_twm64_NBW_IN9_NBI_IN9_IDX38_INV0_0
uu_fft512_hi_lo_uu_fft64/twmult_39__uu_twm64    292.8120     0.0    247.8840     44.9280 0.0000 fe_twm64_NBW_IN9_NBI_IN9_IDX39_INV0_0
uu_fft512_hi_lo_uu_fft64/twmult_41__uu_twm64    286.4160     0.0    241.4880     44.9280 0.0000 fe_twm64_NBW_IN9_NBI_IN9_IDX41_INV0_0
uu_fft512_hi_lo_uu_fft64/twmult_42__uu_twm64    373.3080     0.1    328.3800     44.9280 0.0000 fe_twm64_NBW_IN9_NBI_IN9_IDX42_INV0_0
uu_fft512_hi_lo_uu_fft64/twmult_43__uu_twm64    274.2480     0.0    229.3200     44.9280 0.0000 fe_twm64_NBW_IN9_NBI_IN9_IDX43_INV0_0
uu_fft512_hi_lo_uu_fft64/twmult_45__uu_twm64    326.1960     0.1    281.2680     44.9280 0.0000 fe_twm64_NBW_IN9_NBI_IN9_IDX45_INV0_0
uu_fft512_hi_lo_uu_fft64/twmult_46__uu_twm64    376.7400     0.1    331.8120     44.9280 0.0000 fe_twm64_NBW_IN9_NBI_IN9_IDX46_INV0_0
uu_fft512_hi_lo_uu_fft64/twmult_47__uu_twm64    369.8760     0.1    324.9480     44.9280 0.0000 fe_twm64_NBW_IN9_NBI_IN9_IDX47_INV0_0
uu_fft512_hi_lo_uu_fft64/twmult_49__uu_twm64    329.0040     0.1    284.0760     44.9280 0.0000 fe_twm64_NBW_IN9_NBI_IN9_IDX49_INV0_0
uu_fft512_hi_lo_uu_fft64/twmult_50__uu_twm64    377.3640     0.1    332.4360     44.9280 0.0000 fe_twm64_NBW_IN9_NBI_IN9_IDX50_INV0_0
uu_fft512_hi_lo_uu_fft64/twmult_51__uu_twm64    365.9760     0.1    321.0480     44.9280 0.0000 fe_twm64_NBW_IN9_NBI_IN9_IDX51_INV0_0
uu_fft512_hi_lo_uu_fft64/twmult_53__uu_twm64    290.7840     0.0    245.8560     44.9280 0.0000 fe_twm64_NBW_IN9_NBI_IN9_IDX53_INV0_0
uu_fft512_hi_lo_uu_fft64/twmult_54__uu_twm64    375.6480     0.1    330.7200     44.9280 0.0000 fe_twm64_NBW_IN9_NBI_IN9_IDX54_INV0_0
uu_fft512_hi_lo_uu_fft64/twmult_55__uu_twm64    280.6440     0.0    235.7160     44.9280 0.0000 fe_twm64_NBW_IN9_NBI_IN9_IDX55_INV0_0
uu_fft512_hi_lo_uu_fft64/twmult_57__uu_twm64    361.7640     0.1    316.8360     44.9280 0.0000 fe_twm64_NBW_IN9_NBI_IN9_IDX57_INV0_0
uu_fft512_hi_lo_uu_fft64/twmult_58__uu_twm64    276.5880     0.0    231.6600     44.9280 0.0000 fe_twm64_NBW_IN9_NBI_IN9_IDX58_INV0_0
uu_fft512_hi_lo_uu_fft64/twmult_59__uu_twm64    288.9120     0.0    243.9840     44.9280 0.0000 fe_twm64_NBW_IN9_NBI_IN9_IDX59_INV0_0
uu_fft512_hi_lo_uu_fft64/twmult_61__uu_twm64    274.2480     0.0    229.3200     44.9280 0.0000 fe_twm64_NBW_IN9_NBI_IN9_IDX61_INV0_0
uu_fft512_hi_lo_uu_fft64/twmult_62__uu_twm64    283.2960     0.0    238.3680     44.9280 0.0000 fe_twm64_NBW_IN9_NBI_IN9_IDX62_INV0_0
uu_fft512_hi_lo_uu_fft64/twmult_63__uu_twm64    333.6840     0.1    288.7560     44.9280 0.0000 fe_twm64_NBW_IN9_NBI_IN9_IDX63_INV0_0
uu_fft512_hi_lo_uu_fft64/twmult_9__uu_twm64    333.2160     0.1    288.2880     44.9280 0.0000 fe_twm64_NBW_IN9_NBI_IN9_IDX9_INV0_0
uu_fft512_hi_lo_uu_twm512          71171.4117     11.8   67884.1797    3273.8161  0.0000  fe_twm512_hi_lo_NBW_IN9_NBI_IN5_INV0_RND_INF0_0
uu_fft512_hi_lo_uu_twm512/clk_gate_o_data_reg_0__0_      2.1840     0.0      0.0000      2.1840 0.0000 fe_SNPS_CLOCK_GATE_HIGH_twm512_hi_lo_NBW_IN9_NBI_IN5_INV0_RND_INF0_0
uu_fft512_hi_lo_uu_twm512/mult_0__uu_rnd_sat_i      5.6160     0.0      5.6160      0.0000 0.0000 fe_rnd_sat_00000013_00000008_9_5_0_0
uu_fft512_hi_lo_uu_twm512/mult_0__uu_rnd_sat_q      5.6160     0.0      5.6160      0.0000 0.0000 fe_rnd_sat_00000013_00000008_9_5_0_1
uu_max_tree                         1980.2640      0.3    1628.0160     352.2480  0.0000  fe_max_tree_8_00000040_00000006_48_0
--------------------------------  -----------  -------  -----------  -----------  ------  ------------------------------------------------------------------------------------------------------
Total                                                   498950.3962  103582.7541  0.0000

1
