Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sun Apr 27 13:37:52 2025
| Host         : sodir-HP-Laptop running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.490        0.000                      0                 8028        0.025        0.000                      0                 8028        3.500        0.000                       0                  3228  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.490        0.000                      0                 8028        0.025        0.000                      0                 8028        3.500        0.000                       0                  3228  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.490ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.490ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[108]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.381ns  (logic 0.456ns (10.408%)  route 3.925ns (89.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.237ns = ( 13.237 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3227, routed)        2.056     6.130    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X113Y141       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y141       FDRE (Prop_fdre_C_Q)         0.456     6.586 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=3210, routed)        3.925    10.511    design_1_i/uart_top_0/inst/MP_ADDER_INST/iRst
    SLICE_X36Y84         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[108]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3227, routed)        1.473    13.237    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X36Y84         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[108]/C
                         clock pessimism              0.323    13.560    
                         clock uncertainty           -0.035    13.525    
    SLICE_X36Y84         FDRE (Setup_fdre_C_R)       -0.524    13.001    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[108]
  -------------------------------------------------------------------
                         required time                         13.001    
                         arrival time                         -10.511    
  -------------------------------------------------------------------
                         slack                                  2.490    

Slack (MET) :             2.490ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[124]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.381ns  (logic 0.456ns (10.408%)  route 3.925ns (89.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.237ns = ( 13.237 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3227, routed)        2.056     6.130    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X113Y141       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y141       FDRE (Prop_fdre_C_Q)         0.456     6.586 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=3210, routed)        3.925    10.511    design_1_i/uart_top_0/inst/MP_ADDER_INST/iRst
    SLICE_X36Y84         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[124]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3227, routed)        1.473    13.237    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X36Y84         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[124]/C
                         clock pessimism              0.323    13.560    
                         clock uncertainty           -0.035    13.525    
    SLICE_X36Y84         FDRE (Setup_fdre_C_R)       -0.524    13.001    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[124]
  -------------------------------------------------------------------
                         required time                         13.001    
                         arrival time                         -10.511    
  -------------------------------------------------------------------
                         slack                                  2.490    

Slack (MET) :             2.490ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.381ns  (logic 0.456ns (10.408%)  route 3.925ns (89.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.237ns = ( 13.237 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3227, routed)        2.056     6.130    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X113Y141       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y141       FDRE (Prop_fdre_C_Q)         0.456     6.586 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=3210, routed)        3.925    10.511    design_1_i/uart_top_0/inst/MP_ADDER_INST/iRst
    SLICE_X36Y84         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3227, routed)        1.473    13.237    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X36Y84         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[12]/C
                         clock pessimism              0.323    13.560    
                         clock uncertainty           -0.035    13.525    
    SLICE_X36Y84         FDRE (Setup_fdre_C_R)       -0.524    13.001    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[12]
  -------------------------------------------------------------------
                         required time                         13.001    
                         arrival time                         -10.511    
  -------------------------------------------------------------------
                         slack                                  2.490    

Slack (MET) :             2.490ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.381ns  (logic 0.456ns (10.408%)  route 3.925ns (89.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.237ns = ( 13.237 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3227, routed)        2.056     6.130    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X113Y141       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y141       FDRE (Prop_fdre_C_Q)         0.456     6.586 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=3210, routed)        3.925    10.511    design_1_i/uart_top_0/inst/MP_ADDER_INST/iRst
    SLICE_X36Y84         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3227, routed)        1.473    13.237    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X36Y84         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[28]/C
                         clock pessimism              0.323    13.560    
                         clock uncertainty           -0.035    13.525    
    SLICE_X36Y84         FDRE (Setup_fdre_C_R)       -0.524    13.001    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[28]
  -------------------------------------------------------------------
                         required time                         13.001    
                         arrival time                         -10.511    
  -------------------------------------------------------------------
                         slack                                  2.490    

Slack (MET) :             2.490ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.381ns  (logic 0.456ns (10.408%)  route 3.925ns (89.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.237ns = ( 13.237 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3227, routed)        2.056     6.130    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X113Y141       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y141       FDRE (Prop_fdre_C_Q)         0.456     6.586 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=3210, routed)        3.925    10.511    design_1_i/uart_top_0/inst/MP_ADDER_INST/iRst
    SLICE_X36Y84         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3227, routed)        1.473    13.237    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X36Y84         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[4]/C
                         clock pessimism              0.323    13.560    
                         clock uncertainty           -0.035    13.525    
    SLICE_X36Y84         FDRE (Setup_fdre_C_R)       -0.524    13.001    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[4]
  -------------------------------------------------------------------
                         required time                         13.001    
                         arrival time                         -10.511    
  -------------------------------------------------------------------
                         slack                                  2.490    

Slack (MET) :             2.490ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[92]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.381ns  (logic 0.456ns (10.408%)  route 3.925ns (89.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.237ns = ( 13.237 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3227, routed)        2.056     6.130    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X113Y141       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y141       FDRE (Prop_fdre_C_Q)         0.456     6.586 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=3210, routed)        3.925    10.511    design_1_i/uart_top_0/inst/MP_ADDER_INST/iRst
    SLICE_X36Y84         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[92]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3227, routed)        1.473    13.237    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X36Y84         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[92]/C
                         clock pessimism              0.323    13.560    
                         clock uncertainty           -0.035    13.525    
    SLICE_X36Y84         FDRE (Setup_fdre_C_R)       -0.524    13.001    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[92]
  -------------------------------------------------------------------
                         required time                         13.001    
                         arrival time                         -10.511    
  -------------------------------------------------------------------
                         slack                                  2.490    

Slack (MET) :             2.540ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[41]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.326ns  (logic 0.456ns (10.542%)  route 3.870ns (89.458%))
  Logic Levels:           0  
  Clock Path Skew:        -0.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.231ns = ( 13.231 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3227, routed)        2.056     6.130    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X113Y141       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y141       FDRE (Prop_fdre_C_Q)         0.456     6.586 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=3210, routed)        3.870    10.455    design_1_i/uart_top_0/inst/MP_ADDER_INST/iRst
    SLICE_X46Y79         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[41]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3227, routed)        1.467    13.231    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X46Y79         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[41]/C
                         clock pessimism              0.323    13.554    
                         clock uncertainty           -0.035    13.519    
    SLICE_X46Y79         FDRE (Setup_fdre_C_R)       -0.524    12.995    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[41]
  -------------------------------------------------------------------
                         required time                         12.995    
                         arrival time                         -10.455    
  -------------------------------------------------------------------
                         slack                                  2.540    

Slack (MET) :             2.540ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[57]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.326ns  (logic 0.456ns (10.542%)  route 3.870ns (89.458%))
  Logic Levels:           0  
  Clock Path Skew:        -0.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.231ns = ( 13.231 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3227, routed)        2.056     6.130    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X113Y141       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y141       FDRE (Prop_fdre_C_Q)         0.456     6.586 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=3210, routed)        3.870    10.455    design_1_i/uart_top_0/inst/MP_ADDER_INST/iRst
    SLICE_X46Y79         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[57]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3227, routed)        1.467    13.231    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X46Y79         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[57]/C
                         clock pessimism              0.323    13.554    
                         clock uncertainty           -0.035    13.519    
    SLICE_X46Y79         FDRE (Setup_fdre_C_R)       -0.524    12.995    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[57]
  -------------------------------------------------------------------
                         required time                         12.995    
                         arrival time                         -10.455    
  -------------------------------------------------------------------
                         slack                                  2.540    

Slack (MET) :             2.540ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[73]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.326ns  (logic 0.456ns (10.542%)  route 3.870ns (89.458%))
  Logic Levels:           0  
  Clock Path Skew:        -0.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.231ns = ( 13.231 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3227, routed)        2.056     6.130    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X113Y141       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y141       FDRE (Prop_fdre_C_Q)         0.456     6.586 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=3210, routed)        3.870    10.455    design_1_i/uart_top_0/inst/MP_ADDER_INST/iRst
    SLICE_X46Y79         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[73]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3227, routed)        1.467    13.231    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X46Y79         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[73]/C
                         clock pessimism              0.323    13.554    
                         clock uncertainty           -0.035    13.519    
    SLICE_X46Y79         FDRE (Setup_fdre_C_R)       -0.524    12.995    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[73]
  -------------------------------------------------------------------
                         required time                         12.995    
                         arrival time                         -10.455    
  -------------------------------------------------------------------
                         slack                                  2.540    

Slack (MET) :             2.540ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[89]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.326ns  (logic 0.456ns (10.542%)  route 3.870ns (89.458%))
  Logic Levels:           0  
  Clock Path Skew:        -0.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.231ns = ( 13.231 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3227, routed)        2.056     6.130    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X113Y141       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y141       FDRE (Prop_fdre_C_Q)         0.456     6.586 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=3210, routed)        3.870    10.455    design_1_i/uart_top_0/inst/MP_ADDER_INST/iRst
    SLICE_X46Y79         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[89]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3227, routed)        1.467    13.231    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X46Y79         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[89]/C
                         clock pessimism              0.323    13.554    
                         clock uncertainty           -0.035    13.519    
    SLICE_X46Y79         FDRE (Setup_fdre_C_R)       -0.524    12.995    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[89]
  -------------------------------------------------------------------
                         required time                         12.995    
                         arrival time                         -10.455    
  -------------------------------------------------------------------
                         slack                                  2.540    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[239]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[223]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.685%)  route 0.142ns (43.315%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3227, routed)        0.662     1.749    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X65Y100        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[239]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y100        FDRE (Prop_fdre_C_Q)         0.141     1.890 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[239]/Q
                         net (fo=1, routed)           0.142     2.032    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q__0[239]
    SLICE_X62Y99         LUT5 (Prop_lut5_I4_O)        0.045     2.077 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[223]_i_1/O
                         net (fo=1, routed)           0.000     2.077    design_1_i/uart_top_0/inst/MP_ADDER_INST/muxB_Out[223]
    SLICE_X62Y99         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[223]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3227, routed)        0.849     2.191    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X62Y99         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[223]/C
                         clock pessimism             -0.261     1.930    
    SLICE_X62Y99         FDRE (Hold_fdre_C_D)         0.121     2.051    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[223]
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[140]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[124]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.304%)  route 0.128ns (40.696%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3227, routed)        0.639     1.726    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X47Y100        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[140]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.141     1.867 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[140]/Q
                         net (fo=1, routed)           0.128     1.994    design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg_n_0_[140]
    SLICE_X45Y99         LUT5 (Prop_lut5_I4_O)        0.045     2.039 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q[124]_i_1/O
                         net (fo=1, routed)           0.000     2.039    design_1_i/uart_top_0/inst/MP_ADDER_INST/muxA_Out[124]
    SLICE_X45Y99         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3227, routed)        0.825     2.167    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X45Y99         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[124]/C
                         clock pessimism             -0.261     1.906    
    SLICE_X45Y99         FDRE (Hold_fdre_C_D)         0.092     1.998    design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[124]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rB_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rB_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.226ns (51.928%)  route 0.209ns (48.072%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3227, routed)        0.555     1.641    design_1_i/uart_top_0/inst/iClk
    SLICE_X49Y96         FDRE                                         r  design_1_i/uart_top_0/inst/rB_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.128     1.769 r  design_1_i/uart_top_0/inst/rB_reg[38]/Q
                         net (fo=2, routed)           0.209     1.978    design_1_i/uart_top_0/inst/rB_reg_n_0_[38]
    SLICE_X50Y96         LUT2 (Prop_lut2_I1_O)        0.098     2.076 r  design_1_i/uart_top_0/inst/rB[46]_i_1/O
                         net (fo=1, routed)           0.000     2.076    design_1_i/uart_top_0/inst/rB[46]_i_1_n_0
    SLICE_X50Y96         FDRE                                         r  design_1_i/uart_top_0/inst/rB_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3227, routed)        0.820     2.162    design_1_i/uart_top_0/inst/iClk
    SLICE_X50Y96         FDRE                                         r  design_1_i/uart_top_0/inst/rB_reg[46]/C
                         clock pessimism             -0.261     1.901    
    SLICE_X50Y96         FDRE (Hold_fdre_C_D)         0.121     2.022    design_1_i/uart_top_0/inst/rB_reg[46]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[499]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.209ns (50.416%)  route 0.206ns (49.584%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3227, routed)        0.550     1.636    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X50Y89         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.164     1.800 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[2]/Q
                         net (fo=4, routed)           0.206     2.006    design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg_n_0_[2]
    SLICE_X47Y89         LUT6 (Prop_lut6_I1_O)        0.045     2.051 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[499]_i_1/O
                         net (fo=1, routed)           0.000     2.051    design_1_i/uart_top_0/inst/MP_ADDER_INST/result[3]
    SLICE_X47Y89         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[499]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3227, routed)        0.822     2.164    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X47Y89         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[499]/C
                         clock pessimism             -0.261     1.903    
    SLICE_X47Y89         FDRE (Hold_fdre_C_D)         0.092     1.995    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[499]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.255%)  route 0.145ns (43.745%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3227, routed)        0.639     1.726    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X41Y100        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.141     1.867 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[111]/Q
                         net (fo=1, routed)           0.145     2.011    design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg_n_0_[111]
    SLICE_X41Y98         LUT5 (Prop_lut5_I4_O)        0.045     2.056 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q[95]_i_1/O
                         net (fo=1, routed)           0.000     2.056    design_1_i/uart_top_0/inst/MP_ADDER_INST/muxA_Out[95]
    SLICE_X41Y98         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3227, routed)        0.825     2.167    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X41Y98         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[95]/C
                         clock pessimism             -0.261     1.906    
    SLICE_X41Y98         FDRE (Hold_fdre_C_D)         0.092     1.998    design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[95]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[507]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.209ns (49.395%)  route 0.214ns (50.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3227, routed)        0.551     1.637    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X50Y90         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDRE (Prop_fdre_C_Q)         0.164     1.801 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[10]/Q
                         net (fo=4, routed)           0.214     2.015    design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg_n_0_[10]
    SLICE_X48Y92         LUT6 (Prop_lut6_I4_O)        0.045     2.060 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_1/O
                         net (fo=1, routed)           0.000     2.060    design_1_i/uart_top_0/inst/MP_ADDER_INST/result[11]
    SLICE_X48Y92         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[507]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3227, routed)        0.823     2.165    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X48Y92         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[507]/C
                         clock pessimism             -0.261     1.904    
    SLICE_X48Y92         FDRE (Hold_fdre_C_D)         0.092     1.996    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[507]
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rA_reg[167]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rA_reg[175]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.243ns (45.343%)  route 0.293ns (54.657%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3227, routed)        0.557     1.643    design_1_i/uart_top_0/inst/iClk
    SLICE_X38Y99         FDRE                                         r  design_1_i/uart_top_0/inst/rA_reg[167]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.148     1.791 r  design_1_i/uart_top_0/inst/rA_reg[167]/Q
                         net (fo=2, routed)           0.293     2.084    design_1_i/uart_top_0/inst/rA_reg_n_0_[167]
    SLICE_X39Y100        LUT2 (Prop_lut2_I1_O)        0.095     2.179 r  design_1_i/uart_top_0/inst/rA[175]_i_1/O
                         net (fo=1, routed)           0.000     2.179    design_1_i/uart_top_0/inst/rA[175]_i_1_n_0
    SLICE_X39Y100        FDRE                                         r  design_1_i/uart_top_0/inst/rA_reg[175]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3227, routed)        0.911     2.253    design_1_i/uart_top_0/inst/iClk
    SLICE_X39Y100        FDRE                                         r  design_1_i/uart_top_0/inst/rA_reg[175]/C
                         clock pessimism             -0.261     1.992    
    SLICE_X39Y100        FDRE (Hold_fdre_C_D)         0.107     2.099    design_1_i/uart_top_0/inst/rA_reg[175]
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[498]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.377%)  route 0.253ns (57.623%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3227, routed)        0.551     1.637    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X52Y91         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.141     1.778 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[1]/Q
                         net (fo=6, routed)           0.253     2.031    design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg_n_0_[1]
    SLICE_X47Y89         LUT5 (Prop_lut5_I3_O)        0.045     2.076 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[498]_i_1/O
                         net (fo=1, routed)           0.000     2.076    design_1_i/uart_top_0/inst/MP_ADDER_INST/result[2]
    SLICE_X47Y89         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[498]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3227, routed)        0.822     2.164    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X47Y89         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[498]/C
                         clock pessimism             -0.261     1.903    
    SLICE_X47Y89         FDRE (Hold_fdre_C_D)         0.091     1.994    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[498]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[174]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[158]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.316%)  route 0.170ns (47.684%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3227, routed)        0.639     1.726    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X37Y100        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[174]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.141     1.867 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[174]/Q
                         net (fo=1, routed)           0.170     2.036    design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg_n_0_[174]
    SLICE_X37Y99         LUT5 (Prop_lut5_I4_O)        0.045     2.081 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q[158]_i_1/O
                         net (fo=1, routed)           0.000     2.081    design_1_i/uart_top_0/inst/MP_ADDER_INST/muxA_Out[158]
    SLICE_X37Y99         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[158]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3227, routed)        0.825     2.167    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X37Y99         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[158]/C
                         clock pessimism             -0.261     1.906    
    SLICE_X37Y99         FDRE (Hold_fdre_C_D)         0.092     1.998    design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[158]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[481]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[465]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.519%)  route 0.280ns (66.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3227, routed)        0.554     1.640    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X49Y90         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[481]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE (Prop_fdre_C_Q)         0.141     1.781 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[481]/Q
                         net (fo=2, routed)           0.280     2.061    design_1_i/uart_top_0/inst/MP_ADDER_INST/wRes[481]
    SLICE_X51Y88         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[465]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3227, routed)        0.818     2.160    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X51Y88         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[465]/C
                         clock pessimism             -0.261     1.899    
    SLICE_X51Y88         FDRE (Hold_fdre_C_D)         0.078     1.977    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[465]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  iClk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y140  design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y142  design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y142  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y144  design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X62Y91    design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[184]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X45Y82    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[250]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X45Y82    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[266]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y82    design_1_i/uart_top_0/inst/rResult_reg[34]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X45Y82    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[282]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y81    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[99]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y82    design_1_i/uart_top_0/inst/rResult_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y82    design_1_i/uart_top_0/inst/rResult_reg[139]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y82    design_1_i/uart_top_0/inst/rResult_reg[147]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y82    design_1_i/uart_top_0/inst/rResult_reg[155]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X44Y82    design_1_i/uart_top_0/inst/rResult_reg[42]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y140  design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y142  design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y142  design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y142  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y142  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C



