.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* RTC_PPS_TimerUDB */
.set RTC_PPS_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set RTC_PPS_TimerUDB_rstSts_stsreg__0__POS, 0
.set RTC_PPS_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set RTC_PPS_TimerUDB_rstSts_stsreg__2__POS, 2
.set RTC_PPS_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set RTC_PPS_TimerUDB_rstSts_stsreg__3__POS, 3
.set RTC_PPS_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set RTC_PPS_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_UDB_W8_MSK3
.set RTC_PPS_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set RTC_PPS_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_UDB_W8_ST3
.set RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL0
.set RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL0
.set RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL0
.set RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL0
.set RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL0
.set RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK0
.set RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK0
.set RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK0
.set RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK0
.set RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W32_ACTL
.set RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_CONTROL_REG, CYREG_UDB_W32_CTL
.set RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_COUNT_REG, CYREG_UDB_W32_CTL
.set RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_PERIOD_REG, CYREG_UDB_W32_MSK
.set RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL0
.set RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_UDB_W8_CTL0
.set RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST0
.set RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_UDB_W8_CTL0
.set RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST0
.set RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0
.set RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0
.set RTC_PPS_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_UDB_W8_MSK0
.set RTC_PPS_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG, CYREG_UDB_W16_A00
.set RTC_PPS_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG, CYREG_UDB_W16_A10
.set RTC_PPS_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG, CYREG_UDB_W16_D00
.set RTC_PPS_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG, CYREG_UDB_W16_D10
.set RTC_PPS_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL0
.set RTC_PPS_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG, CYREG_UDB_W16_F00
.set RTC_PPS_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG, CYREG_UDB_W16_F10
.set RTC_PPS_TimerUDB_sT32_timerdp_u0__32BIT_A0_REG, CYREG_UDB_W32_A0
.set RTC_PPS_TimerUDB_sT32_timerdp_u0__32BIT_A1_REG, CYREG_UDB_W32_A1
.set RTC_PPS_TimerUDB_sT32_timerdp_u0__32BIT_D0_REG, CYREG_UDB_W32_D0
.set RTC_PPS_TimerUDB_sT32_timerdp_u0__32BIT_D1_REG, CYREG_UDB_W32_D1
.set RTC_PPS_TimerUDB_sT32_timerdp_u0__32BIT_DP_AUX_CTL_REG, CYREG_UDB_W32_ACTL
.set RTC_PPS_TimerUDB_sT32_timerdp_u0__32BIT_F0_REG, CYREG_UDB_W32_F0
.set RTC_PPS_TimerUDB_sT32_timerdp_u0__32BIT_F1_REG, CYREG_UDB_W32_F1
.set RTC_PPS_TimerUDB_sT32_timerdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A0
.set RTC_PPS_TimerUDB_sT32_timerdp_u0__A0_REG, CYREG_UDB_W8_A00
.set RTC_PPS_TimerUDB_sT32_timerdp_u0__A1_REG, CYREG_UDB_W8_A10
.set RTC_PPS_TimerUDB_sT32_timerdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D0
.set RTC_PPS_TimerUDB_sT32_timerdp_u0__D0_REG, CYREG_UDB_W8_D00
.set RTC_PPS_TimerUDB_sT32_timerdp_u0__D1_REG, CYREG_UDB_W8_D10
.set RTC_PPS_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL0
.set RTC_PPS_TimerUDB_sT32_timerdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F0
.set RTC_PPS_TimerUDB_sT32_timerdp_u0__F0_REG, CYREG_UDB_W8_F00
.set RTC_PPS_TimerUDB_sT32_timerdp_u0__F1_REG, CYREG_UDB_W8_F10
.set RTC_PPS_TimerUDB_sT32_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0
.set RTC_PPS_TimerUDB_sT32_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0
.set RTC_PPS_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG, CYREG_UDB_W16_A01
.set RTC_PPS_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG, CYREG_UDB_W16_A11
.set RTC_PPS_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG, CYREG_UDB_W16_D01
.set RTC_PPS_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG, CYREG_UDB_W16_D11
.set RTC_PPS_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL1
.set RTC_PPS_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG, CYREG_UDB_W16_F01
.set RTC_PPS_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG, CYREG_UDB_W16_F11
.set RTC_PPS_TimerUDB_sT32_timerdp_u1__A0_A1_REG, CYREG_UDB_CAT16_A1
.set RTC_PPS_TimerUDB_sT32_timerdp_u1__A0_REG, CYREG_UDB_W8_A01
.set RTC_PPS_TimerUDB_sT32_timerdp_u1__A1_REG, CYREG_UDB_W8_A11
.set RTC_PPS_TimerUDB_sT32_timerdp_u1__D0_D1_REG, CYREG_UDB_CAT16_D1
.set RTC_PPS_TimerUDB_sT32_timerdp_u1__D0_REG, CYREG_UDB_W8_D01
.set RTC_PPS_TimerUDB_sT32_timerdp_u1__D1_REG, CYREG_UDB_W8_D11
.set RTC_PPS_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL1
.set RTC_PPS_TimerUDB_sT32_timerdp_u1__F0_F1_REG, CYREG_UDB_CAT16_F1
.set RTC_PPS_TimerUDB_sT32_timerdp_u1__F0_REG, CYREG_UDB_W8_F01
.set RTC_PPS_TimerUDB_sT32_timerdp_u1__F1_REG, CYREG_UDB_W8_F11
.set RTC_PPS_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG, CYREG_UDB_W16_A02
.set RTC_PPS_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG, CYREG_UDB_W16_A12
.set RTC_PPS_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG, CYREG_UDB_W16_D02
.set RTC_PPS_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG, CYREG_UDB_W16_D12
.set RTC_PPS_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL2
.set RTC_PPS_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG, CYREG_UDB_W16_F02
.set RTC_PPS_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG, CYREG_UDB_W16_F12
.set RTC_PPS_TimerUDB_sT32_timerdp_u2__A0_A1_REG, CYREG_UDB_CAT16_A2
.set RTC_PPS_TimerUDB_sT32_timerdp_u2__A0_REG, CYREG_UDB_W8_A02
.set RTC_PPS_TimerUDB_sT32_timerdp_u2__A1_REG, CYREG_UDB_W8_A12
.set RTC_PPS_TimerUDB_sT32_timerdp_u2__D0_D1_REG, CYREG_UDB_CAT16_D2
.set RTC_PPS_TimerUDB_sT32_timerdp_u2__D0_REG, CYREG_UDB_W8_D02
.set RTC_PPS_TimerUDB_sT32_timerdp_u2__D1_REG, CYREG_UDB_W8_D12
.set RTC_PPS_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL2
.set RTC_PPS_TimerUDB_sT32_timerdp_u2__F0_F1_REG, CYREG_UDB_CAT16_F2
.set RTC_PPS_TimerUDB_sT32_timerdp_u2__F0_REG, CYREG_UDB_W8_F02
.set RTC_PPS_TimerUDB_sT32_timerdp_u2__F1_REG, CYREG_UDB_W8_F12
.set RTC_PPS_TimerUDB_sT32_timerdp_u3__A0_A1_REG, CYREG_UDB_CAT16_A3
.set RTC_PPS_TimerUDB_sT32_timerdp_u3__A0_REG, CYREG_UDB_W8_A03
.set RTC_PPS_TimerUDB_sT32_timerdp_u3__A1_REG, CYREG_UDB_W8_A13
.set RTC_PPS_TimerUDB_sT32_timerdp_u3__D0_D1_REG, CYREG_UDB_CAT16_D3
.set RTC_PPS_TimerUDB_sT32_timerdp_u3__D0_REG, CYREG_UDB_W8_D03
.set RTC_PPS_TimerUDB_sT32_timerdp_u3__D1_REG, CYREG_UDB_W8_D13
.set RTC_PPS_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set RTC_PPS_TimerUDB_sT32_timerdp_u3__F0_F1_REG, CYREG_UDB_CAT16_F3
.set RTC_PPS_TimerUDB_sT32_timerdp_u3__F0_REG, CYREG_UDB_W8_F03
.set RTC_PPS_TimerUDB_sT32_timerdp_u3__F1_REG, CYREG_UDB_W8_F13

/* I2CM_SCB */
.set I2CM_SCB__CTRL, CYREG_SCB1_CTRL
.set I2CM_SCB__EZ_DATA0, CYREG_SCB1_EZ_DATA0
.set I2CM_SCB__EZ_DATA1, CYREG_SCB1_EZ_DATA1
.set I2CM_SCB__EZ_DATA10, CYREG_SCB1_EZ_DATA10
.set I2CM_SCB__EZ_DATA11, CYREG_SCB1_EZ_DATA11
.set I2CM_SCB__EZ_DATA12, CYREG_SCB1_EZ_DATA12
.set I2CM_SCB__EZ_DATA13, CYREG_SCB1_EZ_DATA13
.set I2CM_SCB__EZ_DATA14, CYREG_SCB1_EZ_DATA14
.set I2CM_SCB__EZ_DATA15, CYREG_SCB1_EZ_DATA15
.set I2CM_SCB__EZ_DATA16, CYREG_SCB1_EZ_DATA16
.set I2CM_SCB__EZ_DATA17, CYREG_SCB1_EZ_DATA17
.set I2CM_SCB__EZ_DATA18, CYREG_SCB1_EZ_DATA18
.set I2CM_SCB__EZ_DATA19, CYREG_SCB1_EZ_DATA19
.set I2CM_SCB__EZ_DATA2, CYREG_SCB1_EZ_DATA2
.set I2CM_SCB__EZ_DATA20, CYREG_SCB1_EZ_DATA20
.set I2CM_SCB__EZ_DATA21, CYREG_SCB1_EZ_DATA21
.set I2CM_SCB__EZ_DATA22, CYREG_SCB1_EZ_DATA22
.set I2CM_SCB__EZ_DATA23, CYREG_SCB1_EZ_DATA23
.set I2CM_SCB__EZ_DATA24, CYREG_SCB1_EZ_DATA24
.set I2CM_SCB__EZ_DATA25, CYREG_SCB1_EZ_DATA25
.set I2CM_SCB__EZ_DATA26, CYREG_SCB1_EZ_DATA26
.set I2CM_SCB__EZ_DATA27, CYREG_SCB1_EZ_DATA27
.set I2CM_SCB__EZ_DATA28, CYREG_SCB1_EZ_DATA28
.set I2CM_SCB__EZ_DATA29, CYREG_SCB1_EZ_DATA29
.set I2CM_SCB__EZ_DATA3, CYREG_SCB1_EZ_DATA3
.set I2CM_SCB__EZ_DATA30, CYREG_SCB1_EZ_DATA30
.set I2CM_SCB__EZ_DATA31, CYREG_SCB1_EZ_DATA31
.set I2CM_SCB__EZ_DATA4, CYREG_SCB1_EZ_DATA4
.set I2CM_SCB__EZ_DATA5, CYREG_SCB1_EZ_DATA5
.set I2CM_SCB__EZ_DATA6, CYREG_SCB1_EZ_DATA6
.set I2CM_SCB__EZ_DATA7, CYREG_SCB1_EZ_DATA7
.set I2CM_SCB__EZ_DATA8, CYREG_SCB1_EZ_DATA8
.set I2CM_SCB__EZ_DATA9, CYREG_SCB1_EZ_DATA9
.set I2CM_SCB__I2C_CFG, CYREG_SCB1_I2C_CFG
.set I2CM_SCB__I2C_CTRL, CYREG_SCB1_I2C_CTRL
.set I2CM_SCB__I2C_M_CMD, CYREG_SCB1_I2C_M_CMD
.set I2CM_SCB__I2C_S_CMD, CYREG_SCB1_I2C_S_CMD
.set I2CM_SCB__I2C_STATUS, CYREG_SCB1_I2C_STATUS
.set I2CM_SCB__INTR_CAUSE, CYREG_SCB1_INTR_CAUSE
.set I2CM_SCB__INTR_I2C_EC, CYREG_SCB1_INTR_I2C_EC
.set I2CM_SCB__INTR_I2C_EC_MASK, CYREG_SCB1_INTR_I2C_EC_MASK
.set I2CM_SCB__INTR_I2C_EC_MASKED, CYREG_SCB1_INTR_I2C_EC_MASKED
.set I2CM_SCB__INTR_M, CYREG_SCB1_INTR_M
.set I2CM_SCB__INTR_M_MASK, CYREG_SCB1_INTR_M_MASK
.set I2CM_SCB__INTR_M_MASKED, CYREG_SCB1_INTR_M_MASKED
.set I2CM_SCB__INTR_M_SET, CYREG_SCB1_INTR_M_SET
.set I2CM_SCB__INTR_RX, CYREG_SCB1_INTR_RX
.set I2CM_SCB__INTR_RX_MASK, CYREG_SCB1_INTR_RX_MASK
.set I2CM_SCB__INTR_RX_MASKED, CYREG_SCB1_INTR_RX_MASKED
.set I2CM_SCB__INTR_RX_SET, CYREG_SCB1_INTR_RX_SET
.set I2CM_SCB__INTR_S, CYREG_SCB1_INTR_S
.set I2CM_SCB__INTR_S_MASK, CYREG_SCB1_INTR_S_MASK
.set I2CM_SCB__INTR_S_MASKED, CYREG_SCB1_INTR_S_MASKED
.set I2CM_SCB__INTR_S_SET, CYREG_SCB1_INTR_S_SET
.set I2CM_SCB__INTR_SPI_EC, CYREG_SCB1_INTR_SPI_EC
.set I2CM_SCB__INTR_SPI_EC_MASK, CYREG_SCB1_INTR_SPI_EC_MASK
.set I2CM_SCB__INTR_SPI_EC_MASKED, CYREG_SCB1_INTR_SPI_EC_MASKED
.set I2CM_SCB__INTR_TX, CYREG_SCB1_INTR_TX
.set I2CM_SCB__INTR_TX_MASK, CYREG_SCB1_INTR_TX_MASK
.set I2CM_SCB__INTR_TX_MASKED, CYREG_SCB1_INTR_TX_MASKED
.set I2CM_SCB__INTR_TX_SET, CYREG_SCB1_INTR_TX_SET
.set I2CM_SCB__RX_CTRL, CYREG_SCB1_RX_CTRL
.set I2CM_SCB__RX_FIFO_CTRL, CYREG_SCB1_RX_FIFO_CTRL
.set I2CM_SCB__RX_FIFO_RD, CYREG_SCB1_RX_FIFO_RD
.set I2CM_SCB__RX_FIFO_RD_SILENT, CYREG_SCB1_RX_FIFO_RD_SILENT
.set I2CM_SCB__RX_FIFO_STATUS, CYREG_SCB1_RX_FIFO_STATUS
.set I2CM_SCB__RX_MATCH, CYREG_SCB1_RX_MATCH
.set I2CM_SCB__SPI_CTRL, CYREG_SCB1_SPI_CTRL
.set I2CM_SCB__SPI_STATUS, CYREG_SCB1_SPI_STATUS
.set I2CM_SCB__SS0_POSISTION, 0
.set I2CM_SCB__SS1_POSISTION, 1
.set I2CM_SCB__SS2_POSISTION, 2
.set I2CM_SCB__SS3_POSISTION, 3
.set I2CM_SCB__STATUS, CYREG_SCB1_STATUS
.set I2CM_SCB__TX_CTRL, CYREG_SCB1_TX_CTRL
.set I2CM_SCB__TX_FIFO_CTRL, CYREG_SCB1_TX_FIFO_CTRL
.set I2CM_SCB__TX_FIFO_STATUS, CYREG_SCB1_TX_FIFO_STATUS
.set I2CM_SCB__TX_FIFO_WR, CYREG_SCB1_TX_FIFO_WR
.set I2CM_SCB__UART_CTRL, CYREG_SCB1_UART_CTRL
.set I2CM_SCB__UART_FLOW_CTRL, CYREG_SCB1_UART_FLOW_CTRL
.set I2CM_SCB__UART_RX_CTRL, CYREG_SCB1_UART_RX_CTRL
.set I2CM_SCB__UART_RX_STATUS, CYREG_SCB1_UART_RX_STATUS
.set I2CM_SCB__UART_TX_CTRL, CYREG_SCB1_UART_TX_CTRL

/* I2CM_SCB_IRQ */
.set I2CM_SCB_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set I2CM_SCB_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set I2CM_SCB_IRQ__INTC_MASK, 0x400
.set I2CM_SCB_IRQ__INTC_NUMBER, 10
.set I2CM_SCB_IRQ__INTC_PRIOR_MASK, 0xC00000
.set I2CM_SCB_IRQ__INTC_PRIOR_NUM, 3
.set I2CM_SCB_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR2
.set I2CM_SCB_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set I2CM_SCB_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* I2CM_SCBCLK */
.set I2CM_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL2
.set I2CM_SCBCLK__DIV_ID, 0x00000040
.set I2CM_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set I2CM_SCBCLK__PA_DIV_ID, 0x000000FF

/* I2CM_scl */
.set I2CM_scl__0__DR, CYREG_GPIO_PRT3_DR
.set I2CM_scl__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set I2CM_scl__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set I2CM_scl__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set I2CM_scl__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set I2CM_scl__0__HSIOM_MASK, 0x00F00000
.set I2CM_scl__0__HSIOM_SHIFT, 20
.set I2CM_scl__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set I2CM_scl__0__INTR, CYREG_GPIO_PRT3_INTR
.set I2CM_scl__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set I2CM_scl__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set I2CM_scl__0__MASK, 0x20
.set I2CM_scl__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set I2CM_scl__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set I2CM_scl__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set I2CM_scl__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set I2CM_scl__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set I2CM_scl__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set I2CM_scl__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set I2CM_scl__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set I2CM_scl__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set I2CM_scl__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set I2CM_scl__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set I2CM_scl__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set I2CM_scl__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set I2CM_scl__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set I2CM_scl__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set I2CM_scl__0__PC, CYREG_GPIO_PRT3_PC
.set I2CM_scl__0__PC2, CYREG_GPIO_PRT3_PC2
.set I2CM_scl__0__PORT, 3
.set I2CM_scl__0__PS, CYREG_GPIO_PRT3_PS
.set I2CM_scl__0__SHIFT, 5
.set I2CM_scl__DR, CYREG_GPIO_PRT3_DR
.set I2CM_scl__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set I2CM_scl__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set I2CM_scl__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set I2CM_scl__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set I2CM_scl__INTR, CYREG_GPIO_PRT3_INTR
.set I2CM_scl__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set I2CM_scl__INTSTAT, CYREG_GPIO_PRT3_INTR
.set I2CM_scl__MASK, 0x20
.set I2CM_scl__PA__CFG0, CYREG_UDB_PA3_CFG0
.set I2CM_scl__PA__CFG1, CYREG_UDB_PA3_CFG1
.set I2CM_scl__PA__CFG10, CYREG_UDB_PA3_CFG10
.set I2CM_scl__PA__CFG11, CYREG_UDB_PA3_CFG11
.set I2CM_scl__PA__CFG12, CYREG_UDB_PA3_CFG12
.set I2CM_scl__PA__CFG13, CYREG_UDB_PA3_CFG13
.set I2CM_scl__PA__CFG14, CYREG_UDB_PA3_CFG14
.set I2CM_scl__PA__CFG2, CYREG_UDB_PA3_CFG2
.set I2CM_scl__PA__CFG3, CYREG_UDB_PA3_CFG3
.set I2CM_scl__PA__CFG4, CYREG_UDB_PA3_CFG4
.set I2CM_scl__PA__CFG5, CYREG_UDB_PA3_CFG5
.set I2CM_scl__PA__CFG6, CYREG_UDB_PA3_CFG6
.set I2CM_scl__PA__CFG7, CYREG_UDB_PA3_CFG7
.set I2CM_scl__PA__CFG8, CYREG_UDB_PA3_CFG8
.set I2CM_scl__PA__CFG9, CYREG_UDB_PA3_CFG9
.set I2CM_scl__PC, CYREG_GPIO_PRT3_PC
.set I2CM_scl__PC2, CYREG_GPIO_PRT3_PC2
.set I2CM_scl__PORT, 3
.set I2CM_scl__PS, CYREG_GPIO_PRT3_PS
.set I2CM_scl__SHIFT, 5

/* I2CM_sda */
.set I2CM_sda__0__DR, CYREG_GPIO_PRT3_DR
.set I2CM_sda__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set I2CM_sda__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set I2CM_sda__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set I2CM_sda__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set I2CM_sda__0__HSIOM_MASK, 0x000F0000
.set I2CM_sda__0__HSIOM_SHIFT, 16
.set I2CM_sda__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set I2CM_sda__0__INTR, CYREG_GPIO_PRT3_INTR
.set I2CM_sda__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set I2CM_sda__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set I2CM_sda__0__MASK, 0x10
.set I2CM_sda__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set I2CM_sda__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set I2CM_sda__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set I2CM_sda__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set I2CM_sda__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set I2CM_sda__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set I2CM_sda__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set I2CM_sda__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set I2CM_sda__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set I2CM_sda__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set I2CM_sda__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set I2CM_sda__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set I2CM_sda__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set I2CM_sda__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set I2CM_sda__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set I2CM_sda__0__PC, CYREG_GPIO_PRT3_PC
.set I2CM_sda__0__PC2, CYREG_GPIO_PRT3_PC2
.set I2CM_sda__0__PORT, 3
.set I2CM_sda__0__PS, CYREG_GPIO_PRT3_PS
.set I2CM_sda__0__SHIFT, 4
.set I2CM_sda__DR, CYREG_GPIO_PRT3_DR
.set I2CM_sda__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set I2CM_sda__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set I2CM_sda__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set I2CM_sda__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set I2CM_sda__INTR, CYREG_GPIO_PRT3_INTR
.set I2CM_sda__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set I2CM_sda__INTSTAT, CYREG_GPIO_PRT3_INTR
.set I2CM_sda__MASK, 0x10
.set I2CM_sda__PA__CFG0, CYREG_UDB_PA3_CFG0
.set I2CM_sda__PA__CFG1, CYREG_UDB_PA3_CFG1
.set I2CM_sda__PA__CFG10, CYREG_UDB_PA3_CFG10
.set I2CM_sda__PA__CFG11, CYREG_UDB_PA3_CFG11
.set I2CM_sda__PA__CFG12, CYREG_UDB_PA3_CFG12
.set I2CM_sda__PA__CFG13, CYREG_UDB_PA3_CFG13
.set I2CM_sda__PA__CFG14, CYREG_UDB_PA3_CFG14
.set I2CM_sda__PA__CFG2, CYREG_UDB_PA3_CFG2
.set I2CM_sda__PA__CFG3, CYREG_UDB_PA3_CFG3
.set I2CM_sda__PA__CFG4, CYREG_UDB_PA3_CFG4
.set I2CM_sda__PA__CFG5, CYREG_UDB_PA3_CFG5
.set I2CM_sda__PA__CFG6, CYREG_UDB_PA3_CFG6
.set I2CM_sda__PA__CFG7, CYREG_UDB_PA3_CFG7
.set I2CM_sda__PA__CFG8, CYREG_UDB_PA3_CFG8
.set I2CM_sda__PA__CFG9, CYREG_UDB_PA3_CFG9
.set I2CM_sda__PC, CYREG_GPIO_PRT3_PC
.set I2CM_sda__PC2, CYREG_GPIO_PRT3_PC2
.set I2CM_sda__PORT, 3
.set I2CM_sda__PS, CYREG_GPIO_PRT3_PS
.set I2CM_sda__SHIFT, 4

/* TH_AH */
.set TH_AH__0__DR, CYREG_GPIO_PRT2_DR
.set TH_AH__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set TH_AH__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set TH_AH__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set TH_AH__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set TH_AH__0__HSIOM_MASK, 0x00F00000
.set TH_AH__0__HSIOM_SHIFT, 20
.set TH_AH__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set TH_AH__0__INTR, CYREG_GPIO_PRT2_INTR
.set TH_AH__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set TH_AH__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set TH_AH__0__MASK, 0x20
.set TH_AH__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set TH_AH__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set TH_AH__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set TH_AH__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set TH_AH__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set TH_AH__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set TH_AH__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set TH_AH__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set TH_AH__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set TH_AH__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set TH_AH__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set TH_AH__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set TH_AH__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set TH_AH__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set TH_AH__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set TH_AH__0__PC, CYREG_GPIO_PRT2_PC
.set TH_AH__0__PC2, CYREG_GPIO_PRT2_PC2
.set TH_AH__0__PORT, 2
.set TH_AH__0__PS, CYREG_GPIO_PRT2_PS
.set TH_AH__0__SHIFT, 5
.set TH_AH__DR, CYREG_GPIO_PRT2_DR
.set TH_AH__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set TH_AH__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set TH_AH__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set TH_AH__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set TH_AH__INTR, CYREG_GPIO_PRT2_INTR
.set TH_AH__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set TH_AH__INTSTAT, CYREG_GPIO_PRT2_INTR
.set TH_AH__MASK, 0x20
.set TH_AH__PA__CFG0, CYREG_UDB_PA2_CFG0
.set TH_AH__PA__CFG1, CYREG_UDB_PA2_CFG1
.set TH_AH__PA__CFG10, CYREG_UDB_PA2_CFG10
.set TH_AH__PA__CFG11, CYREG_UDB_PA2_CFG11
.set TH_AH__PA__CFG12, CYREG_UDB_PA2_CFG12
.set TH_AH__PA__CFG13, CYREG_UDB_PA2_CFG13
.set TH_AH__PA__CFG14, CYREG_UDB_PA2_CFG14
.set TH_AH__PA__CFG2, CYREG_UDB_PA2_CFG2
.set TH_AH__PA__CFG3, CYREG_UDB_PA2_CFG3
.set TH_AH__PA__CFG4, CYREG_UDB_PA2_CFG4
.set TH_AH__PA__CFG5, CYREG_UDB_PA2_CFG5
.set TH_AH__PA__CFG6, CYREG_UDB_PA2_CFG6
.set TH_AH__PA__CFG7, CYREG_UDB_PA2_CFG7
.set TH_AH__PA__CFG8, CYREG_UDB_PA2_CFG8
.set TH_AH__PA__CFG9, CYREG_UDB_PA2_CFG9
.set TH_AH__PC, CYREG_GPIO_PRT2_PC
.set TH_AH__PC2, CYREG_GPIO_PRT2_PC2
.set TH_AH__PORT, 2
.set TH_AH__PS, CYREG_GPIO_PRT2_PS
.set TH_AH__SHIFT, 5

/* TH_AL */
.set TH_AL__0__DR, CYREG_GPIO_PRT2_DR
.set TH_AL__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set TH_AL__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set TH_AL__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set TH_AL__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set TH_AL__0__HSIOM_MASK, 0x000F0000
.set TH_AL__0__HSIOM_SHIFT, 16
.set TH_AL__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set TH_AL__0__INTR, CYREG_GPIO_PRT2_INTR
.set TH_AL__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set TH_AL__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set TH_AL__0__MASK, 0x10
.set TH_AL__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set TH_AL__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set TH_AL__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set TH_AL__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set TH_AL__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set TH_AL__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set TH_AL__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set TH_AL__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set TH_AL__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set TH_AL__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set TH_AL__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set TH_AL__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set TH_AL__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set TH_AL__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set TH_AL__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set TH_AL__0__PC, CYREG_GPIO_PRT2_PC
.set TH_AL__0__PC2, CYREG_GPIO_PRT2_PC2
.set TH_AL__0__PORT, 2
.set TH_AL__0__PS, CYREG_GPIO_PRT2_PS
.set TH_AL__0__SHIFT, 4
.set TH_AL__DR, CYREG_GPIO_PRT2_DR
.set TH_AL__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set TH_AL__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set TH_AL__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set TH_AL__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set TH_AL__INTR, CYREG_GPIO_PRT2_INTR
.set TH_AL__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set TH_AL__INTSTAT, CYREG_GPIO_PRT2_INTR
.set TH_AL__MASK, 0x10
.set TH_AL__PA__CFG0, CYREG_UDB_PA2_CFG0
.set TH_AL__PA__CFG1, CYREG_UDB_PA2_CFG1
.set TH_AL__PA__CFG10, CYREG_UDB_PA2_CFG10
.set TH_AL__PA__CFG11, CYREG_UDB_PA2_CFG11
.set TH_AL__PA__CFG12, CYREG_UDB_PA2_CFG12
.set TH_AL__PA__CFG13, CYREG_UDB_PA2_CFG13
.set TH_AL__PA__CFG14, CYREG_UDB_PA2_CFG14
.set TH_AL__PA__CFG2, CYREG_UDB_PA2_CFG2
.set TH_AL__PA__CFG3, CYREG_UDB_PA2_CFG3
.set TH_AL__PA__CFG4, CYREG_UDB_PA2_CFG4
.set TH_AL__PA__CFG5, CYREG_UDB_PA2_CFG5
.set TH_AL__PA__CFG6, CYREG_UDB_PA2_CFG6
.set TH_AL__PA__CFG7, CYREG_UDB_PA2_CFG7
.set TH_AL__PA__CFG8, CYREG_UDB_PA2_CFG8
.set TH_AL__PA__CFG9, CYREG_UDB_PA2_CFG9
.set TH_AL__PC, CYREG_GPIO_PRT2_PC
.set TH_AL__PC2, CYREG_GPIO_PRT2_PC2
.set TH_AL__PORT, 2
.set TH_AL__PS, CYREG_GPIO_PRT2_PS
.set TH_AL__SHIFT, 4

/* PPS_ISR */
.set PPS_ISR__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set PPS_ISR__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set PPS_ISR__INTC_MASK, 0x02
.set PPS_ISR__INTC_NUMBER, 1
.set PPS_ISR__INTC_PRIOR_MASK, 0xC000
.set PPS_ISR__INTC_PRIOR_NUM, 3
.set PPS_ISR__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set PPS_ISR__INTC_SET_EN_REG, CYREG_CM0_ISER
.set PPS_ISR__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* RED_LED */
.set RED_LED__0__DR, CYREG_GPIO_PRT2_DR
.set RED_LED__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set RED_LED__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set RED_LED__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set RED_LED__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set RED_LED__0__HSIOM_MASK, 0x0F000000
.set RED_LED__0__HSIOM_SHIFT, 24
.set RED_LED__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set RED_LED__0__INTR, CYREG_GPIO_PRT2_INTR
.set RED_LED__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set RED_LED__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set RED_LED__0__MASK, 0x40
.set RED_LED__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set RED_LED__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set RED_LED__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set RED_LED__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set RED_LED__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set RED_LED__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set RED_LED__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set RED_LED__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set RED_LED__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set RED_LED__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set RED_LED__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set RED_LED__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set RED_LED__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set RED_LED__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set RED_LED__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set RED_LED__0__PC, CYREG_GPIO_PRT2_PC
.set RED_LED__0__PC2, CYREG_GPIO_PRT2_PC2
.set RED_LED__0__PORT, 2
.set RED_LED__0__PS, CYREG_GPIO_PRT2_PS
.set RED_LED__0__SHIFT, 6
.set RED_LED__DR, CYREG_GPIO_PRT2_DR
.set RED_LED__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set RED_LED__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set RED_LED__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set RED_LED__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set RED_LED__INTR, CYREG_GPIO_PRT2_INTR
.set RED_LED__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set RED_LED__INTSTAT, CYREG_GPIO_PRT2_INTR
.set RED_LED__MASK, 0x40
.set RED_LED__PA__CFG0, CYREG_UDB_PA2_CFG0
.set RED_LED__PA__CFG1, CYREG_UDB_PA2_CFG1
.set RED_LED__PA__CFG10, CYREG_UDB_PA2_CFG10
.set RED_LED__PA__CFG11, CYREG_UDB_PA2_CFG11
.set RED_LED__PA__CFG12, CYREG_UDB_PA2_CFG12
.set RED_LED__PA__CFG13, CYREG_UDB_PA2_CFG13
.set RED_LED__PA__CFG14, CYREG_UDB_PA2_CFG14
.set RED_LED__PA__CFG2, CYREG_UDB_PA2_CFG2
.set RED_LED__PA__CFG3, CYREG_UDB_PA2_CFG3
.set RED_LED__PA__CFG4, CYREG_UDB_PA2_CFG4
.set RED_LED__PA__CFG5, CYREG_UDB_PA2_CFG5
.set RED_LED__PA__CFG6, CYREG_UDB_PA2_CFG6
.set RED_LED__PA__CFG7, CYREG_UDB_PA2_CFG7
.set RED_LED__PA__CFG8, CYREG_UDB_PA2_CFG8
.set RED_LED__PA__CFG9, CYREG_UDB_PA2_CFG9
.set RED_LED__PC, CYREG_GPIO_PRT2_PC
.set RED_LED__PC2, CYREG_GPIO_PRT2_PC2
.set RED_LED__PORT, 2
.set RED_LED__PS, CYREG_GPIO_PRT2_PS
.set RED_LED__SHIFT, 6

/* BLUE_LED */
.set BLUE_LED__0__DR, CYREG_GPIO_PRT3_DR
.set BLUE_LED__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set BLUE_LED__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set BLUE_LED__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set BLUE_LED__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set BLUE_LED__0__HSIOM_MASK, 0xF0000000
.set BLUE_LED__0__HSIOM_SHIFT, 28
.set BLUE_LED__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set BLUE_LED__0__INTR, CYREG_GPIO_PRT3_INTR
.set BLUE_LED__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set BLUE_LED__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set BLUE_LED__0__MASK, 0x80
.set BLUE_LED__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set BLUE_LED__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set BLUE_LED__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set BLUE_LED__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set BLUE_LED__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set BLUE_LED__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set BLUE_LED__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set BLUE_LED__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set BLUE_LED__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set BLUE_LED__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set BLUE_LED__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set BLUE_LED__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set BLUE_LED__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set BLUE_LED__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set BLUE_LED__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set BLUE_LED__0__PC, CYREG_GPIO_PRT3_PC
.set BLUE_LED__0__PC2, CYREG_GPIO_PRT3_PC2
.set BLUE_LED__0__PORT, 3
.set BLUE_LED__0__PS, CYREG_GPIO_PRT3_PS
.set BLUE_LED__0__SHIFT, 7
.set BLUE_LED__DR, CYREG_GPIO_PRT3_DR
.set BLUE_LED__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set BLUE_LED__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set BLUE_LED__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set BLUE_LED__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set BLUE_LED__INTR, CYREG_GPIO_PRT3_INTR
.set BLUE_LED__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set BLUE_LED__INTSTAT, CYREG_GPIO_PRT3_INTR
.set BLUE_LED__MASK, 0x80
.set BLUE_LED__PA__CFG0, CYREG_UDB_PA3_CFG0
.set BLUE_LED__PA__CFG1, CYREG_UDB_PA3_CFG1
.set BLUE_LED__PA__CFG10, CYREG_UDB_PA3_CFG10
.set BLUE_LED__PA__CFG11, CYREG_UDB_PA3_CFG11
.set BLUE_LED__PA__CFG12, CYREG_UDB_PA3_CFG12
.set BLUE_LED__PA__CFG13, CYREG_UDB_PA3_CFG13
.set BLUE_LED__PA__CFG14, CYREG_UDB_PA3_CFG14
.set BLUE_LED__PA__CFG2, CYREG_UDB_PA3_CFG2
.set BLUE_LED__PA__CFG3, CYREG_UDB_PA3_CFG3
.set BLUE_LED__PA__CFG4, CYREG_UDB_PA3_CFG4
.set BLUE_LED__PA__CFG5, CYREG_UDB_PA3_CFG5
.set BLUE_LED__PA__CFG6, CYREG_UDB_PA3_CFG6
.set BLUE_LED__PA__CFG7, CYREG_UDB_PA3_CFG7
.set BLUE_LED__PA__CFG8, CYREG_UDB_PA3_CFG8
.set BLUE_LED__PA__CFG9, CYREG_UDB_PA3_CFG9
.set BLUE_LED__PC, CYREG_GPIO_PRT3_PC
.set BLUE_LED__PC2, CYREG_GPIO_PRT3_PC2
.set BLUE_LED__PORT, 3
.set BLUE_LED__PS, CYREG_GPIO_PRT3_PS
.set BLUE_LED__SHIFT, 7

/* GREEN_LED */
.set GREEN_LED__0__DR, CYREG_GPIO_PRT3_DR
.set GREEN_LED__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set GREEN_LED__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set GREEN_LED__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set GREEN_LED__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set GREEN_LED__0__HSIOM_MASK, 0x0F000000
.set GREEN_LED__0__HSIOM_SHIFT, 24
.set GREEN_LED__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set GREEN_LED__0__INTR, CYREG_GPIO_PRT3_INTR
.set GREEN_LED__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set GREEN_LED__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set GREEN_LED__0__MASK, 0x40
.set GREEN_LED__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set GREEN_LED__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set GREEN_LED__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set GREEN_LED__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set GREEN_LED__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set GREEN_LED__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set GREEN_LED__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set GREEN_LED__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set GREEN_LED__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set GREEN_LED__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set GREEN_LED__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set GREEN_LED__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set GREEN_LED__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set GREEN_LED__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set GREEN_LED__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set GREEN_LED__0__PC, CYREG_GPIO_PRT3_PC
.set GREEN_LED__0__PC2, CYREG_GPIO_PRT3_PC2
.set GREEN_LED__0__PORT, 3
.set GREEN_LED__0__PS, CYREG_GPIO_PRT3_PS
.set GREEN_LED__0__SHIFT, 6
.set GREEN_LED__DR, CYREG_GPIO_PRT3_DR
.set GREEN_LED__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set GREEN_LED__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set GREEN_LED__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set GREEN_LED__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set GREEN_LED__INTR, CYREG_GPIO_PRT3_INTR
.set GREEN_LED__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set GREEN_LED__INTSTAT, CYREG_GPIO_PRT3_INTR
.set GREEN_LED__MASK, 0x40
.set GREEN_LED__PA__CFG0, CYREG_UDB_PA3_CFG0
.set GREEN_LED__PA__CFG1, CYREG_UDB_PA3_CFG1
.set GREEN_LED__PA__CFG10, CYREG_UDB_PA3_CFG10
.set GREEN_LED__PA__CFG11, CYREG_UDB_PA3_CFG11
.set GREEN_LED__PA__CFG12, CYREG_UDB_PA3_CFG12
.set GREEN_LED__PA__CFG13, CYREG_UDB_PA3_CFG13
.set GREEN_LED__PA__CFG14, CYREG_UDB_PA3_CFG14
.set GREEN_LED__PA__CFG2, CYREG_UDB_PA3_CFG2
.set GREEN_LED__PA__CFG3, CYREG_UDB_PA3_CFG3
.set GREEN_LED__PA__CFG4, CYREG_UDB_PA3_CFG4
.set GREEN_LED__PA__CFG5, CYREG_UDB_PA3_CFG5
.set GREEN_LED__PA__CFG6, CYREG_UDB_PA3_CFG6
.set GREEN_LED__PA__CFG7, CYREG_UDB_PA3_CFG7
.set GREEN_LED__PA__CFG8, CYREG_UDB_PA3_CFG8
.set GREEN_LED__PA__CFG9, CYREG_UDB_PA3_CFG9
.set GREEN_LED__PC, CYREG_GPIO_PRT3_PC
.set GREEN_LED__PC2, CYREG_GPIO_PRT3_PC2
.set GREEN_LED__PORT, 3
.set GREEN_LED__PS, CYREG_GPIO_PRT3_PS
.set GREEN_LED__SHIFT, 6

/* MAG_SW_IN */
.set MAG_SW_IN__0__DR, CYREG_GPIO_PRT0_DR
.set MAG_SW_IN__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set MAG_SW_IN__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set MAG_SW_IN__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set MAG_SW_IN__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set MAG_SW_IN__0__HSIOM_MASK, 0x0000F000
.set MAG_SW_IN__0__HSIOM_SHIFT, 12
.set MAG_SW_IN__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set MAG_SW_IN__0__INTR, CYREG_GPIO_PRT0_INTR
.set MAG_SW_IN__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set MAG_SW_IN__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set MAG_SW_IN__0__MASK, 0x08
.set MAG_SW_IN__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set MAG_SW_IN__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set MAG_SW_IN__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set MAG_SW_IN__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set MAG_SW_IN__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set MAG_SW_IN__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set MAG_SW_IN__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set MAG_SW_IN__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set MAG_SW_IN__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set MAG_SW_IN__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set MAG_SW_IN__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set MAG_SW_IN__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set MAG_SW_IN__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set MAG_SW_IN__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set MAG_SW_IN__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set MAG_SW_IN__0__PC, CYREG_GPIO_PRT0_PC
.set MAG_SW_IN__0__PC2, CYREG_GPIO_PRT0_PC2
.set MAG_SW_IN__0__PORT, 0
.set MAG_SW_IN__0__PS, CYREG_GPIO_PRT0_PS
.set MAG_SW_IN__0__SHIFT, 3
.set MAG_SW_IN__DR, CYREG_GPIO_PRT0_DR
.set MAG_SW_IN__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set MAG_SW_IN__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set MAG_SW_IN__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set MAG_SW_IN__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set MAG_SW_IN__INTR, CYREG_GPIO_PRT0_INTR
.set MAG_SW_IN__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set MAG_SW_IN__INTSTAT, CYREG_GPIO_PRT0_INTR
.set MAG_SW_IN__MASK, 0x08
.set MAG_SW_IN__PA__CFG0, CYREG_UDB_PA0_CFG0
.set MAG_SW_IN__PA__CFG1, CYREG_UDB_PA0_CFG1
.set MAG_SW_IN__PA__CFG10, CYREG_UDB_PA0_CFG10
.set MAG_SW_IN__PA__CFG11, CYREG_UDB_PA0_CFG11
.set MAG_SW_IN__PA__CFG12, CYREG_UDB_PA0_CFG12
.set MAG_SW_IN__PA__CFG13, CYREG_UDB_PA0_CFG13
.set MAG_SW_IN__PA__CFG14, CYREG_UDB_PA0_CFG14
.set MAG_SW_IN__PA__CFG2, CYREG_UDB_PA0_CFG2
.set MAG_SW_IN__PA__CFG3, CYREG_UDB_PA0_CFG3
.set MAG_SW_IN__PA__CFG4, CYREG_UDB_PA0_CFG4
.set MAG_SW_IN__PA__CFG5, CYREG_UDB_PA0_CFG5
.set MAG_SW_IN__PA__CFG6, CYREG_UDB_PA0_CFG6
.set MAG_SW_IN__PA__CFG7, CYREG_UDB_PA0_CFG7
.set MAG_SW_IN__PA__CFG8, CYREG_UDB_PA0_CFG8
.set MAG_SW_IN__PA__CFG9, CYREG_UDB_PA0_CFG9
.set MAG_SW_IN__PC, CYREG_GPIO_PRT0_PC
.set MAG_SW_IN__PC2, CYREG_GPIO_PRT0_PC2
.set MAG_SW_IN__PORT, 0
.set MAG_SW_IN__PS, CYREG_GPIO_PRT0_PS
.set MAG_SW_IN__SHIFT, 3

/* SHD_LED_1 */
.set SHD_LED_1__0__DR, CYREG_GPIO_PRT2_DR
.set SHD_LED_1__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SHD_LED_1__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SHD_LED_1__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SHD_LED_1__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set SHD_LED_1__0__HSIOM_MASK, 0x0000000F
.set SHD_LED_1__0__HSIOM_SHIFT, 0
.set SHD_LED_1__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SHD_LED_1__0__INTR, CYREG_GPIO_PRT2_INTR
.set SHD_LED_1__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SHD_LED_1__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SHD_LED_1__0__MASK, 0x01
.set SHD_LED_1__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SHD_LED_1__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SHD_LED_1__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SHD_LED_1__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SHD_LED_1__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SHD_LED_1__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SHD_LED_1__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SHD_LED_1__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SHD_LED_1__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SHD_LED_1__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SHD_LED_1__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SHD_LED_1__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SHD_LED_1__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SHD_LED_1__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SHD_LED_1__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SHD_LED_1__0__PC, CYREG_GPIO_PRT2_PC
.set SHD_LED_1__0__PC2, CYREG_GPIO_PRT2_PC2
.set SHD_LED_1__0__PORT, 2
.set SHD_LED_1__0__PS, CYREG_GPIO_PRT2_PS
.set SHD_LED_1__0__SHIFT, 0
.set SHD_LED_1__DR, CYREG_GPIO_PRT2_DR
.set SHD_LED_1__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SHD_LED_1__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SHD_LED_1__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SHD_LED_1__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SHD_LED_1__INTR, CYREG_GPIO_PRT2_INTR
.set SHD_LED_1__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SHD_LED_1__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SHD_LED_1__MASK, 0x01
.set SHD_LED_1__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SHD_LED_1__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SHD_LED_1__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SHD_LED_1__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SHD_LED_1__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SHD_LED_1__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SHD_LED_1__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SHD_LED_1__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SHD_LED_1__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SHD_LED_1__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SHD_LED_1__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SHD_LED_1__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SHD_LED_1__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SHD_LED_1__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SHD_LED_1__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SHD_LED_1__PC, CYREG_GPIO_PRT2_PC
.set SHD_LED_1__PC2, CYREG_GPIO_PRT2_PC2
.set SHD_LED_1__PORT, 2
.set SHD_LED_1__PS, CYREG_GPIO_PRT2_PS
.set SHD_LED_1__SHIFT, 0

/* SHD_LED_2 */
.set SHD_LED_2__0__DR, CYREG_GPIO_PRT2_DR
.set SHD_LED_2__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SHD_LED_2__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SHD_LED_2__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SHD_LED_2__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set SHD_LED_2__0__HSIOM_MASK, 0x000000F0
.set SHD_LED_2__0__HSIOM_SHIFT, 4
.set SHD_LED_2__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SHD_LED_2__0__INTR, CYREG_GPIO_PRT2_INTR
.set SHD_LED_2__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SHD_LED_2__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SHD_LED_2__0__MASK, 0x02
.set SHD_LED_2__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SHD_LED_2__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SHD_LED_2__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SHD_LED_2__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SHD_LED_2__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SHD_LED_2__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SHD_LED_2__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SHD_LED_2__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SHD_LED_2__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SHD_LED_2__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SHD_LED_2__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SHD_LED_2__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SHD_LED_2__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SHD_LED_2__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SHD_LED_2__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SHD_LED_2__0__PC, CYREG_GPIO_PRT2_PC
.set SHD_LED_2__0__PC2, CYREG_GPIO_PRT2_PC2
.set SHD_LED_2__0__PORT, 2
.set SHD_LED_2__0__PS, CYREG_GPIO_PRT2_PS
.set SHD_LED_2__0__SHIFT, 1
.set SHD_LED_2__DR, CYREG_GPIO_PRT2_DR
.set SHD_LED_2__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SHD_LED_2__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SHD_LED_2__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SHD_LED_2__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SHD_LED_2__INTR, CYREG_GPIO_PRT2_INTR
.set SHD_LED_2__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SHD_LED_2__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SHD_LED_2__MASK, 0x02
.set SHD_LED_2__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SHD_LED_2__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SHD_LED_2__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SHD_LED_2__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SHD_LED_2__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SHD_LED_2__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SHD_LED_2__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SHD_LED_2__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SHD_LED_2__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SHD_LED_2__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SHD_LED_2__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SHD_LED_2__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SHD_LED_2__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SHD_LED_2__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SHD_LED_2__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SHD_LED_2__PC, CYREG_GPIO_PRT2_PC
.set SHD_LED_2__PC2, CYREG_GPIO_PRT2_PC2
.set SHD_LED_2__PORT, 2
.set SHD_LED_2__PS, CYREG_GPIO_PRT2_PS
.set SHD_LED_2__SHIFT, 1

/* SW_Tx_UART_1_tx */
.set SW_Tx_UART_1_tx__0__DR, CYREG_GPIO_PRT1_DR
.set SW_Tx_UART_1_tx__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SW_Tx_UART_1_tx__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SW_Tx_UART_1_tx__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SW_Tx_UART_1_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set SW_Tx_UART_1_tx__0__HSIOM_MASK, 0x00F00000
.set SW_Tx_UART_1_tx__0__HSIOM_SHIFT, 20
.set SW_Tx_UART_1_tx__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SW_Tx_UART_1_tx__0__INTR, CYREG_GPIO_PRT1_INTR
.set SW_Tx_UART_1_tx__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SW_Tx_UART_1_tx__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SW_Tx_UART_1_tx__0__MASK, 0x20
.set SW_Tx_UART_1_tx__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SW_Tx_UART_1_tx__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SW_Tx_UART_1_tx__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SW_Tx_UART_1_tx__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SW_Tx_UART_1_tx__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SW_Tx_UART_1_tx__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SW_Tx_UART_1_tx__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SW_Tx_UART_1_tx__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SW_Tx_UART_1_tx__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SW_Tx_UART_1_tx__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SW_Tx_UART_1_tx__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SW_Tx_UART_1_tx__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SW_Tx_UART_1_tx__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SW_Tx_UART_1_tx__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SW_Tx_UART_1_tx__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SW_Tx_UART_1_tx__0__PC, CYREG_GPIO_PRT1_PC
.set SW_Tx_UART_1_tx__0__PC2, CYREG_GPIO_PRT1_PC2
.set SW_Tx_UART_1_tx__0__PORT, 1
.set SW_Tx_UART_1_tx__0__PS, CYREG_GPIO_PRT1_PS
.set SW_Tx_UART_1_tx__0__SHIFT, 5
.set SW_Tx_UART_1_tx__DR, CYREG_GPIO_PRT1_DR
.set SW_Tx_UART_1_tx__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set SW_Tx_UART_1_tx__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set SW_Tx_UART_1_tx__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set SW_Tx_UART_1_tx__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set SW_Tx_UART_1_tx__INTR, CYREG_GPIO_PRT1_INTR
.set SW_Tx_UART_1_tx__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set SW_Tx_UART_1_tx__INTSTAT, CYREG_GPIO_PRT1_INTR
.set SW_Tx_UART_1_tx__MASK, 0x20
.set SW_Tx_UART_1_tx__PA__CFG0, CYREG_UDB_PA1_CFG0
.set SW_Tx_UART_1_tx__PA__CFG1, CYREG_UDB_PA1_CFG1
.set SW_Tx_UART_1_tx__PA__CFG10, CYREG_UDB_PA1_CFG10
.set SW_Tx_UART_1_tx__PA__CFG11, CYREG_UDB_PA1_CFG11
.set SW_Tx_UART_1_tx__PA__CFG12, CYREG_UDB_PA1_CFG12
.set SW_Tx_UART_1_tx__PA__CFG13, CYREG_UDB_PA1_CFG13
.set SW_Tx_UART_1_tx__PA__CFG14, CYREG_UDB_PA1_CFG14
.set SW_Tx_UART_1_tx__PA__CFG2, CYREG_UDB_PA1_CFG2
.set SW_Tx_UART_1_tx__PA__CFG3, CYREG_UDB_PA1_CFG3
.set SW_Tx_UART_1_tx__PA__CFG4, CYREG_UDB_PA1_CFG4
.set SW_Tx_UART_1_tx__PA__CFG5, CYREG_UDB_PA1_CFG5
.set SW_Tx_UART_1_tx__PA__CFG6, CYREG_UDB_PA1_CFG6
.set SW_Tx_UART_1_tx__PA__CFG7, CYREG_UDB_PA1_CFG7
.set SW_Tx_UART_1_tx__PA__CFG8, CYREG_UDB_PA1_CFG8
.set SW_Tx_UART_1_tx__PA__CFG9, CYREG_UDB_PA1_CFG9
.set SW_Tx_UART_1_tx__PC, CYREG_GPIO_PRT1_PC
.set SW_Tx_UART_1_tx__PC2, CYREG_GPIO_PRT1_PC2
.set SW_Tx_UART_1_tx__PORT, 1
.set SW_Tx_UART_1_tx__PS, CYREG_GPIO_PRT1_PS
.set SW_Tx_UART_1_tx__SHIFT, 5

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 18
.set CYDEV_CHIP_DIE_PSOC4A, 10
.set CYDEV_CHIP_DIE_PSOC5LP, 17
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x0E34119E
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 10
.set CYDEV_CHIP_MEMBER_4C, 15
.set CYDEV_CHIP_MEMBER_4D, 6
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 11
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 9
.set CYDEV_CHIP_MEMBER_4I, 14
.set CYDEV_CHIP_MEMBER_4J, 7
.set CYDEV_CHIP_MEMBER_4K, 8
.set CYDEV_CHIP_MEMBER_4L, 13
.set CYDEV_CHIP_MEMBER_4M, 12
.set CYDEV_CHIP_MEMBER_4N, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 17
.set CYDEV_CHIP_MEMBER_5B, 16
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4F
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4F_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 10
.set CYDEV_DFT_SELECT_CLK1, 11
.set CYDEV_HEAP_SIZE, 0x800
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x1800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDR_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_m0s8bless_VERSION, 1
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udbif_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
