<stg><name>scaled_fixed2ieee<63, 1>_Pipeline_4</name>


<trans_list>

<trans id="53" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="63" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %in_shift = alloca i32 1

]]></Node>
<StgValue><ssdm name="in_shift"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %shift = alloca i32 1

]]></Node>
<StgValue><ssdm name="shift"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %c_3_02_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %c_3_02_reload

]]></Node>
<StgValue><ssdm name="c_3_02_reload_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %c_2_05_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %c_2_05_reload

]]></Node>
<StgValue><ssdm name="c_2_05_reload_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %c_1_04_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %c_1_04_reload

]]></Node>
<StgValue><ssdm name="c_1_04_reload_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %c_0_03_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %c_0_03_reload

]]></Node>
<StgValue><ssdm name="c_0_03_reload_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
newFuncRoot:7 %in_val_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %in_val

]]></Node>
<StgValue><ssdm name="in_val_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:8 %store_ln421 = store i3 0, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln421"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %store_ln418 = store i32 0, i32 %shift

]]></Node>
<StgValue><ssdm name="store_ln418"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="63" op_1_bw="63">
<![CDATA[
newFuncRoot:10 %store_ln419 = store i63 %in_val_read, i63 %in_shift

]]></Node>
<StgValue><ssdm name="store_ln419"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln0 = br void %for.body50

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="63" op_0_bw="63" op_1_bw="0">
<![CDATA[
for.body50:0 %in_shift_2 = load i63 %in_shift

]]></Node>
<StgValue><ssdm name="in_shift_2"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.body50:1 %i_1 = load i3 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="62" op_0_bw="63">
<![CDATA[
for.body50:2 %trunc_ln421 = trunc i63 %in_shift_2

]]></Node>
<StgValue><ssdm name="trunc_ln421"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body50:3 %icmp_ln421 = icmp_eq  i3 %i_1, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln421"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body50:4 %add_ln421 = add i3 %i_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln421"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body50:5 %br_ln421 = br i1 %icmp_ln421, void %for.body50.split, void %for.body50.for.end62_ifconv_crit_edge.exitStub

]]></Node>
<StgValue><ssdm name="br_ln421"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body50.split:0 %shift_load = load i32 %shift

]]></Node>
<StgValue><ssdm name="shift_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body50.split:1 %specpipeline_ln419 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specpipeline_ln419"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body50.split:2 %speclooptripcount_ln419 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 4, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln419"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="2" op_0_bw="3">
<![CDATA[
for.body50.split:3 %trunc_ln422 = trunc i3 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln422"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.body50.split:4 %tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %c_0_03_reload_read, i32 %c_1_04_reload_read, i32 %c_2_05_reload_read, i32 %c_3_02_reload_read, i2 %trunc_ln422

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body50.split:5 %shift_1 = add i32 %tmp_2, i32 %shift_load

]]></Node>
<StgValue><ssdm name="shift_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body50.split:6 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_2, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body50.split:7 %sub_ln423 = sub i32 0, i32 %tmp_2

]]></Node>
<StgValue><ssdm name="sub_ln423"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body50.split:8 %select_ln423 = select i1 %tmp, i32 %sub_ln423, i32 %tmp_2

]]></Node>
<StgValue><ssdm name="select_ln423"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="63" op_0_bw="32">
<![CDATA[
for.body50.split:9 %zext_ln423 = zext i32 %select_ln423

]]></Node>
<StgValue><ssdm name="zext_ln423"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.body50.split:10 %ashr_ln423 = ashr i63 %in_shift_2, i63 %zext_ln423

]]></Node>
<StgValue><ssdm name="ashr_ln423"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.body50.split:11 %shl_ln423 = shl i63 %in_shift_2, i63 %zext_ln423

]]></Node>
<StgValue><ssdm name="shl_ln423"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="63" op_0_bw="1" op_1_bw="63" op_2_bw="63">
<![CDATA[
for.body50.split:12 %in_shift_3 = select i1 %tmp, i63 %ashr_ln423, i63 %shl_ln423

]]></Node>
<StgValue><ssdm name="in_shift_3"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="62" op_0_bw="63">
<![CDATA[
for.body50.split:13 %trunc_ln424 = trunc i63 %in_shift_3

]]></Node>
<StgValue><ssdm name="trunc_ln424"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body50.split:14 %icmp_ln424 = icmp_eq  i32 %tmp_2, i32 16

]]></Node>
<StgValue><ssdm name="icmp_ln424"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body50.split:15 %br_ln424 = br i1 %icmp_ln424, void %for.body50.split.for.end62_ifconv_crit_edge.exitStub, void %for.inc60

]]></Node>
<StgValue><ssdm name="br_ln424"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="0"/>
<literal name="icmp_ln424" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc60:0 %store_ln421 = store i3 %add_ln421, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln421"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="0"/>
<literal name="icmp_ln424" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc60:1 %store_ln418 = store i32 %shift_1, i32 %shift

]]></Node>
<StgValue><ssdm name="store_ln418"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="0"/>
<literal name="icmp_ln424" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="63" op_1_bw="63" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc60:2 %store_ln419 = store i63 %in_shift_3, i63 %in_shift

]]></Node>
<StgValue><ssdm name="store_ln419"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="0"/>
<literal name="icmp_ln424" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
for.inc60:3 %br_ln421 = br void %for.body50

]]></Node>
<StgValue><ssdm name="br_ln421"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="0"/>
<literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body50.split.for.end62_ifconv_crit_edge.exitStub:0 %write_ln422 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %shift_out, i32 %shift_load

]]></Node>
<StgValue><ssdm name="write_ln422"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="0"/>
<literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="62" op_2_bw="62">
<![CDATA[
for.body50.split.for.end62_ifconv_crit_edge.exitStub:1 %write_ln421 = write void @_ssdm_op_Write.ap_auto.i62P0A, i62 %in_shift_out, i62 %trunc_ln421

]]></Node>
<StgValue><ssdm name="write_ln421"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="0"/>
<literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body50.split.for.end62_ifconv_crit_edge.exitStub:2 %write_ln422 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %shift_1_out, i32 %shift_1

]]></Node>
<StgValue><ssdm name="write_ln422"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="0"/>
<literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="62" op_2_bw="62">
<![CDATA[
for.body50.split.for.end62_ifconv_crit_edge.exitStub:3 %write_ln424 = write void @_ssdm_op_Write.ap_auto.i62P0A, i62 %in_shift_1_out, i62 %trunc_ln424

]]></Node>
<StgValue><ssdm name="write_ln424"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="0"/>
<literal name="icmp_ln424" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
for.body50.split.for.end62_ifconv_crit_edge.exitStub:4 %br_ln0 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body50.for.end62_ifconv_crit_edge.exitStub:0 %shift_load_1 = load i32 %shift

]]></Node>
<StgValue><ssdm name="shift_load_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body50.for.end62_ifconv_crit_edge.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %shift_out, i32 %shift_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="62" op_2_bw="62">
<![CDATA[
for.body50.for.end62_ifconv_crit_edge.exitStub:2 %write_ln421 = write void @_ssdm_op_Write.ap_auto.i62P0A, i62 %in_shift_out, i62 %trunc_ln421

]]></Node>
<StgValue><ssdm name="write_ln421"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln421" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
for.body50.for.end62_ifconv_crit_edge.exitStub:3 %br_ln0 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
</and_exp><and_exp><literal name="icmp_ln421" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
UnifiedReturnBlock:0 %UnifiedRetVal = phi i1 1, void %for.body50.for.end62_ifconv_crit_edge.exitStub, i1 0, void %for.body50.split.for.end62_ifconv_crit_edge.exitStub

]]></Node>
<StgValue><ssdm name="UnifiedRetVal"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln424" val="0"/>
</and_exp><and_exp><literal name="icmp_ln421" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1">
<![CDATA[
UnifiedReturnBlock:1 %ret_ln0 = ret i1 %UnifiedRetVal

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
