TimeQuest Timing Analyzer report for teiler
Wed Jan 11 13:50:25 2017
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0]'
 12. Slow Model Setup: 'clock'
 13. Slow Model Setup: 'lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]'
 14. Slow Model Hold: 'clock'
 15. Slow Model Hold: 'lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0]'
 16. Slow Model Hold: 'lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]'
 17. Slow Model Minimum Pulse Width: 'clock'
 18. Slow Model Minimum Pulse Width: 'lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0]'
 19. Slow Model Minimum Pulse Width: 'lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]'
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Fast Model Setup Summary
 23. Fast Model Hold Summary
 24. Fast Model Recovery Summary
 25. Fast Model Removal Summary
 26. Fast Model Minimum Pulse Width Summary
 27. Fast Model Setup: 'lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0]'
 28. Fast Model Setup: 'clock'
 29. Fast Model Setup: 'lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]'
 30. Fast Model Hold: 'clock'
 31. Fast Model Hold: 'lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0]'
 32. Fast Model Hold: 'lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]'
 33. Fast Model Minimum Pulse Width: 'clock'
 34. Fast Model Minimum Pulse Width: 'lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0]'
 35. Fast Model Minimum Pulse Width: 'lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]'
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Multicorner Timing Analysis Summary
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; teiler                                                            ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------+
; Clock Name                                                        ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                               ;
+-------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------+
; clock                                                             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }                                                             ;
; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] } ;
; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0] }           ;
+-------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                          ;
+------------+-----------------+-------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                        ; Note                                                          ;
+------------+-----------------+-------------------------------------------------------------------+---------------------------------------------------------------+
; 289.35 MHz ; 289.35 MHz      ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ;                                                               ;
; 531.91 MHz ; 380.08 MHz      ; clock                                                             ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1443.0 MHz ; 450.05 MHz      ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; limit due to low minimum pulse width violation (tcl)          ;
+------------+-----------------+-------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                   ;
+-------------------------------------------------------------------+--------+---------------+
; Clock                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------+--------+---------------+
; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -2.456 ; -36.840       ;
; clock                                                             ; -0.880 ; -3.248        ;
; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; 0.307  ; 0.000         ;
+-------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                    ;
+-------------------------------------------------------------------+--------+---------------+
; Clock                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------+--------+---------------+
; clock                                                             ; -2.452 ; -11.752       ;
; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -2.169 ; -17.709       ;
; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; 0.445  ; 0.000         ;
+-------------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                     ;
+-------------------------------------------------------------------+--------+---------------+
; Clock                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------+--------+---------------+
; clock                                                             ; -1.631 ; -8.963        ;
; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.611 ; -18.330       ;
; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; -0.611 ; -1.222        ;
+-------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0]'                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; -2.456 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.494      ;
; -2.456 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[1]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.494      ;
; -2.456 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.494      ;
; -2.456 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[3]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.494      ;
; -2.456 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[4]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.494      ;
; -2.456 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.494      ;
; -2.456 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.494      ;
; -2.456 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.494      ;
; -2.456 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.494      ;
; -2.456 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.494      ;
; -2.456 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.494      ;
; -2.456 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.494      ;
; -2.456 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.494      ;
; -2.456 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.494      ;
; -2.456 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.494      ;
; -2.348 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.386      ;
; -2.348 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[1]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.386      ;
; -2.348 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.386      ;
; -2.348 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[3]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.386      ;
; -2.348 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[4]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.386      ;
; -2.348 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.386      ;
; -2.348 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.386      ;
; -2.348 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.386      ;
; -2.348 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.386      ;
; -2.348 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.386      ;
; -2.348 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.386      ;
; -2.348 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.386      ;
; -2.348 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.386      ;
; -2.348 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.386      ;
; -2.348 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.386      ;
; -2.336 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.374      ;
; -2.336 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[1]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.374      ;
; -2.336 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.374      ;
; -2.336 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[3]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.374      ;
; -2.336 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[4]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.374      ;
; -2.336 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.374      ;
; -2.336 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.374      ;
; -2.336 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.374      ;
; -2.336 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.374      ;
; -2.336 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.374      ;
; -2.336 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.374      ;
; -2.336 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.374      ;
; -2.336 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.374      ;
; -2.336 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.374      ;
; -2.336 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.374      ;
; -2.333 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.371      ;
; -2.333 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[1]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.371      ;
; -2.333 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.371      ;
; -2.333 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[3]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.371      ;
; -2.333 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[4]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.371      ;
; -2.333 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.371      ;
; -2.333 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.371      ;
; -2.333 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.371      ;
; -2.333 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.371      ;
; -2.333 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.371      ;
; -2.333 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.371      ;
; -2.333 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.371      ;
; -2.333 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.371      ;
; -2.333 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.371      ;
; -2.333 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.371      ;
; -2.312 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.350      ;
; -2.312 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[1]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.350      ;
; -2.312 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.350      ;
; -2.312 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[3]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.350      ;
; -2.312 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[4]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.350      ;
; -2.312 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.350      ;
; -2.312 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.350      ;
; -2.312 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.350      ;
; -2.312 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.350      ;
; -2.312 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.350      ;
; -2.312 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.350      ;
; -2.312 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.350      ;
; -2.312 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.350      ;
; -2.312 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.350      ;
; -2.312 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.350      ;
; -2.175 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.213      ;
; -2.175 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[1]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.213      ;
; -2.175 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.213      ;
; -2.175 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[3]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.213      ;
; -2.175 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[4]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.213      ;
; -2.175 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.213      ;
; -2.175 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.213      ;
; -2.175 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.213      ;
; -2.175 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.213      ;
; -2.175 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.213      ;
; -2.175 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.213      ;
; -2.175 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.213      ;
; -2.175 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.213      ;
; -2.175 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.213      ;
; -2.175 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.213      ;
; -2.160 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.198      ;
; -2.160 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[1]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.198      ;
; -2.160 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.198      ;
; -2.160 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[3]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.198      ;
; -2.160 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[4]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.198      ;
; -2.160 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.198      ;
; -2.160 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.198      ;
; -2.160 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.198      ;
; -2.160 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.198      ;
; -2.160 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 3.198      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.880 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 1.918      ;
; -0.804 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 1.842      ;
; -0.800 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 1.838      ;
; -0.765 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 1.803      ;
; -0.724 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 1.762      ;
; -0.720 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 1.758      ;
; -0.685 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 1.723      ;
; -0.644 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 1.682      ;
; -0.644 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 1.682      ;
; -0.640 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 1.678      ;
; -0.252 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 1.290      ;
; -0.252 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 1.290      ;
; -0.212 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 1.250      ;
; -0.212 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 1.250      ;
; -0.208 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 1.246      ;
; 1.952  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.500        ; 3.135      ; 1.998      ;
; 2.032  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.500        ; 3.135      ; 1.918      ;
; 2.112  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.500        ; 3.135      ; 1.838      ;
; 2.192  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.500        ; 3.135      ; 1.758      ;
; 2.272  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.500        ; 3.135      ; 1.678      ;
; 2.452  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 1.000        ; 3.135      ; 1.998      ;
; 2.532  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 1.000        ; 3.135      ; 1.918      ;
; 2.612  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 1.000        ; 3.135      ; 1.838      ;
; 2.692  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 1.000        ; 3.135      ; 1.758      ;
; 2.704  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.500        ; 3.135      ; 1.246      ;
; 2.772  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 1.000        ; 3.135      ; 1.678      ;
; 3.204  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 1.000        ; 3.135      ; 1.246      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]'                                                                                                               ;
+-------+-----------+----------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.307 ; flipflop  ; flipflop ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.731      ;
+-------+-----------+----------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.452 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 3.135      ; 1.246      ;
; -2.020 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 3.135      ; 1.678      ;
; -1.952 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 3.135      ; 1.246      ;
; -1.940 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 3.135      ; 1.758      ;
; -1.860 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 3.135      ; 1.838      ;
; -1.780 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 3.135      ; 1.918      ;
; -1.700 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 3.135      ; 1.998      ;
; -1.520 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 3.135      ; 1.678      ;
; -1.440 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 3.135      ; 1.758      ;
; -1.360 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 3.135      ; 1.838      ;
; -1.280 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 3.135      ; 1.918      ;
; -1.200 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 3.135      ; 1.998      ;
; 0.960  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 1.246      ;
; 0.964  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 1.250      ;
; 0.964  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 1.250      ;
; 1.004  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 1.290      ;
; 1.004  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 1.290      ;
; 1.392  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 1.678      ;
; 1.396  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 1.682      ;
; 1.396  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 1.682      ;
; 1.437  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 1.723      ;
; 1.472  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 1.758      ;
; 1.476  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 1.762      ;
; 1.517  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 1.803      ;
; 1.552  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 1.838      ;
; 1.556  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 1.842      ;
; 1.632  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 1.918      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0]'                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; -2.169 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 2.803      ; 1.197      ;
; -1.677 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 2.803      ; 1.689      ;
; -1.669 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 2.803      ; 1.197      ;
; -1.597 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 2.803      ; 1.769      ;
; -1.517 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 2.803      ; 1.849      ;
; -1.437 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 2.803      ; 1.929      ;
; -1.357 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 2.803      ; 2.009      ;
; -1.277 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 2.803      ; 2.089      ;
; -1.197 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 2.803      ; 2.169      ;
; -1.177 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 2.803      ; 1.689      ;
; -1.097 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 2.803      ; 1.769      ;
; -1.023 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 2.803      ; 2.343      ;
; -1.017 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 2.803      ; 1.849      ;
; -0.943 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 2.803      ; 2.423      ;
; -0.937 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 2.803      ; 1.929      ;
; -0.863 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 2.803      ; 2.503      ;
; -0.857 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 2.803      ; 2.009      ;
; -0.783 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 2.803      ; 2.583      ;
; -0.777 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 2.803      ; 2.089      ;
; -0.703 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 2.803      ; 2.663      ;
; -0.697 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 2.803      ; 2.169      ;
; -0.623 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 2.803      ; 2.743      ;
; -0.543 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 2.803      ; 2.823      ;
; -0.523 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 2.803      ; 2.343      ;
; -0.443 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 2.803      ; 2.423      ;
; -0.363 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 2.803      ; 2.503      ;
; -0.283 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 2.803      ; 2.583      ;
; -0.203 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 2.803      ; 2.663      ;
; -0.123 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 2.803      ; 2.743      ;
; -0.043 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 2.803      ; 2.823      ;
; 0.630  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.916      ;
; 0.946  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.232      ;
; 0.947  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[4]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.233      ;
; 0.975  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[1]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.261      ;
; 0.976  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.262      ;
; 0.977  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.263      ;
; 0.986  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.272      ;
; 0.987  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.273      ;
; 0.987  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.273      ;
; 0.987  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.273      ;
; 1.019  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[3]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.305      ;
; 1.019  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.305      ;
; 1.407  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.693      ;
; 1.408  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.694      ;
; 1.408  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[3]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.694      ;
; 1.409  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.695      ;
; 1.409  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.695      ;
; 1.409  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.695      ;
; 1.448  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.734      ;
; 1.449  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[4]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.735      ;
; 1.449  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.735      ;
; 1.449  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.735      ;
; 1.449  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.735      ;
; 1.449  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.735      ;
; 1.487  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[3]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.773      ;
; 1.488  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[4]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.774      ;
; 1.488  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.774      ;
; 1.489  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.775      ;
; 1.489  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.775      ;
; 1.510  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.796      ;
; 1.528  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.814      ;
; 1.529  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.815      ;
; 1.529  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.815      ;
; 1.529  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.815      ;
; 1.529  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.815      ;
; 1.567  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[4]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.853      ;
; 1.568  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.854      ;
; 1.568  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.854      ;
; 1.569  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.855      ;
; 1.569  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.855      ;
; 1.590  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.876      ;
; 1.608  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.894      ;
; 1.609  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.895      ;
; 1.609  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.895      ;
; 1.623  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.909      ;
; 1.647  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.933      ;
; 1.648  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.934      ;
; 1.648  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.934      ;
; 1.670  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.956      ;
; 1.688  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.974      ;
; 1.689  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.975      ;
; 1.689  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.975      ;
; 1.703  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.989      ;
; 1.703  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 1.989      ;
; 1.727  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 2.013      ;
; 1.728  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 2.014      ;
; 1.728  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 2.014      ;
; 1.743  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 2.029      ;
; 1.750  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 2.036      ;
; 1.768  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 2.054      ;
; 1.783  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 2.069      ;
; 1.783  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 2.069      ;
; 1.807  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 2.093      ;
; 1.823  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 2.109      ;
; 1.830  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 2.116      ;
; 1.848  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 2.134      ;
; 1.863  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 2.149      ;
; 1.863  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 2.149      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]'                                                                                                                ;
+-------+-----------+----------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.445 ; flipflop  ; flipflop ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.731      ;
+-------+-----------+----------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; clock ; Rise       ; clock                                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock|combout                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock|combout                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[5]|clk                  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0]'                                                                                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                             ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------+------------+----------------------------------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[10] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[10] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[1]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[1]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[3]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[3]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[4]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[4]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[5]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[5]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[6]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[6]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[7]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[7]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[10]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[10]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[11]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[11]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[12]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[12]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[13]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[13]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[14]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[14]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[6]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[6]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[7]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[7]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[8]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[8]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[9]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[9]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita0|cout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita0|cout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita0|datab         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita0|datab         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita1|cin           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita1|cin           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita1|cout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita1|cout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita2|cin           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita2|cin           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita2|cout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita2|cout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita3|cin           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita3|cin           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita3|cout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita3|cout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita4|cin           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita4|cin           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita4|cout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita4|cout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita5|cin           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita5|cin           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita5|cout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita5|cout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita5~0|cin         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita5~0|cin         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita5~0|combout     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita5~0|combout     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_reg_bit1a[0]|regout      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_reg_bit1a[0]|regout      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]'                                                                                               ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                               ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+------------------------------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0] ; Fall       ; flipflop                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0] ; Fall       ; flipflop                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0] ; Fall       ; _|combout                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0] ; Fall       ; _|combout                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0] ; Fall       ; _|dataa                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0] ; Fall       ; _|dataa                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0] ; Fall       ; _~3|combout                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0] ; Fall       ; _~3|combout                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0] ; Rise       ; _~3|datac                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0] ; Rise       ; _~3|datac                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[0]|regout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[0]|regout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0] ; Fall       ; flipflop|clk                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0] ; Fall       ; flipflop|clk                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                      ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; Data Port ; Clock Port                                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; out       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0] ; 8.099 ; 8.099 ; Fall       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0] ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                              ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; Data Port ; Clock Port                                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; out       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0] ; 8.099 ; 8.099 ; Fall       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0] ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                   ;
+-------------------------------------------------------------------+--------+---------------+
; Clock                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------+--------+---------------+
; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.362 ; -5.430        ;
; clock                                                             ; 0.284  ; 0.000         ;
; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; 0.665  ; 0.000         ;
+-------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                    ;
+-------------------------------------------------------------------+--------+---------------+
; Clock                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------+--------+---------------+
; clock                                                             ; -1.289 ; -6.694        ;
; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.924 ; -8.330        ;
; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; 0.215  ; 0.000         ;
+-------------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                     ;
+-------------------------------------------------------------------+--------+---------------+
; Clock                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------+--------+---------------+
; clock                                                             ; -1.380 ; -7.380        ;
; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500 ; -15.000       ;
; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; -0.500 ; -1.000        ;
+-------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0]'                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; -0.362 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.394      ;
; -0.362 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[1]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.394      ;
; -0.362 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.394      ;
; -0.362 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[3]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.394      ;
; -0.362 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[4]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.394      ;
; -0.362 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.394      ;
; -0.362 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.394      ;
; -0.362 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.394      ;
; -0.362 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.394      ;
; -0.362 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.394      ;
; -0.362 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.394      ;
; -0.362 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.394      ;
; -0.362 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.394      ;
; -0.362 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.394      ;
; -0.362 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.394      ;
; -0.359 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.391      ;
; -0.359 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[1]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.391      ;
; -0.359 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.391      ;
; -0.359 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[3]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.391      ;
; -0.359 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[4]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.391      ;
; -0.359 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.391      ;
; -0.359 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.391      ;
; -0.359 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.391      ;
; -0.359 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.391      ;
; -0.359 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.391      ;
; -0.359 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.391      ;
; -0.359 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.391      ;
; -0.359 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.391      ;
; -0.359 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.391      ;
; -0.359 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.391      ;
; -0.353 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.385      ;
; -0.353 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[1]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.385      ;
; -0.353 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.385      ;
; -0.353 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[3]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.385      ;
; -0.353 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[4]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.385      ;
; -0.353 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.385      ;
; -0.353 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.385      ;
; -0.353 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.385      ;
; -0.353 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.385      ;
; -0.353 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.385      ;
; -0.353 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.385      ;
; -0.353 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.385      ;
; -0.353 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.385      ;
; -0.353 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.385      ;
; -0.353 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.385      ;
; -0.344 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.376      ;
; -0.344 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[1]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.376      ;
; -0.344 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.376      ;
; -0.344 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[3]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.376      ;
; -0.344 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[4]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.376      ;
; -0.344 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.376      ;
; -0.344 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.376      ;
; -0.344 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.376      ;
; -0.344 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.376      ;
; -0.344 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.376      ;
; -0.344 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.376      ;
; -0.344 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.376      ;
; -0.344 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.376      ;
; -0.344 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.376      ;
; -0.344 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.376      ;
; -0.310 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.342      ;
; -0.310 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[1]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.342      ;
; -0.310 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.342      ;
; -0.310 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[3]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.342      ;
; -0.310 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[4]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.342      ;
; -0.310 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.342      ;
; -0.310 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.342      ;
; -0.310 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.342      ;
; -0.310 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.342      ;
; -0.310 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.342      ;
; -0.310 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.342      ;
; -0.310 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.342      ;
; -0.310 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.342      ;
; -0.310 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.342      ;
; -0.310 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.342      ;
; -0.303 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.335      ;
; -0.303 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[1]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.335      ;
; -0.303 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.335      ;
; -0.303 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[3]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.335      ;
; -0.303 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[4]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.335      ;
; -0.303 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.335      ;
; -0.303 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.335      ;
; -0.303 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.335      ;
; -0.303 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.335      ;
; -0.303 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.335      ;
; -0.303 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.335      ;
; -0.303 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.335      ;
; -0.303 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.335      ;
; -0.303 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.335      ;
; -0.303 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.335      ;
; -0.294 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.326      ;
; -0.294 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[1]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.326      ;
; -0.294 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.326      ;
; -0.294 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[3]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.326      ;
; -0.294 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[4]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.326      ;
; -0.294 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.326      ;
; -0.294 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.326      ;
; -0.294 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.326      ;
; -0.294 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.326      ;
; -0.294 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 1.000        ; 0.000      ; 1.326      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.284 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 0.748      ;
; 0.316 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 0.716      ;
; 0.319 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 0.713      ;
; 0.338 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 0.694      ;
; 0.351 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 0.681      ;
; 0.354 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 0.678      ;
; 0.373 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 0.659      ;
; 0.386 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 0.646      ;
; 0.386 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 0.646      ;
; 0.389 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 0.643      ;
; 0.513 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 0.519      ;
; 0.513 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 0.519      ;
; 0.524 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 0.508      ;
; 0.524 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 0.508      ;
; 0.527 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ; clock                                                             ; clock       ; 1.000        ; 0.000      ; 0.505      ;
; 1.391 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.500        ; 1.501      ; 0.783      ;
; 1.426 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.500        ; 1.501      ; 0.748      ;
; 1.461 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.500        ; 1.501      ; 0.713      ;
; 1.496 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.500        ; 1.501      ; 0.678      ;
; 1.531 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.500        ; 1.501      ; 0.643      ;
; 1.669 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.500        ; 1.501      ; 0.505      ;
; 1.891 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 1.000        ; 1.501      ; 0.783      ;
; 1.926 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 1.000        ; 1.501      ; 0.748      ;
; 1.961 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 1.000        ; 1.501      ; 0.713      ;
; 1.996 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 1.000        ; 1.501      ; 0.678      ;
; 2.031 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 1.000        ; 1.501      ; 0.643      ;
; 2.169 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 1.000        ; 1.501      ; 0.505      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]'                                                                                                               ;
+-------+-----------+----------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.665 ; flipflop  ; flipflop ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0] ; 1.000        ; 0.000      ; 0.367      ;
+-------+-----------+----------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.289 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 1.501      ; 0.505      ;
; -1.151 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 1.501      ; 0.643      ;
; -1.116 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 1.501      ; 0.678      ;
; -1.081 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 1.501      ; 0.713      ;
; -1.046 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 1.501      ; 0.748      ;
; -1.011 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; 0.000        ; 1.501      ; 0.783      ;
; -0.789 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 1.501      ; 0.505      ;
; -0.651 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 1.501      ; 0.643      ;
; -0.616 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 1.501      ; 0.678      ;
; -0.581 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 1.501      ; 0.713      ;
; -0.546 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 1.501      ; 0.748      ;
; -0.511 ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock       ; -0.500       ; 1.501      ; 0.783      ;
; 0.353  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 0.505      ;
; 0.356  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 0.508      ;
; 0.356  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 0.508      ;
; 0.367  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 0.519      ;
; 0.491  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 0.643      ;
; 0.494  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 0.646      ;
; 0.494  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 0.646      ;
; 0.507  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 0.659      ;
; 0.526  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 0.678      ;
; 0.529  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 0.681      ;
; 0.542  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 0.694      ;
; 0.561  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 0.713      ;
; 0.564  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 0.716      ;
; 0.596  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ; clock                                                             ; clock       ; 0.000        ; 0.000      ; 0.748      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0]'                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; -0.924 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.140      ; 0.509      ;
; -0.786 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.140      ; 0.647      ;
; -0.751 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.140      ; 0.682      ;
; -0.716 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.140      ; 0.717      ;
; -0.681 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.140      ; 0.752      ;
; -0.646 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.140      ; 0.787      ;
; -0.611 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.140      ; 0.822      ;
; -0.576 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.140      ; 0.857      ;
; -0.482 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.140      ; 0.951      ;
; -0.447 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.140      ; 0.986      ;
; -0.424 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.140      ; 0.509      ;
; -0.412 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.140      ; 1.021      ;
; -0.377 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.140      ; 1.056      ;
; -0.342 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.140      ; 1.091      ;
; -0.307 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.140      ; 1.126      ;
; -0.286 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.140      ; 0.647      ;
; -0.272 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 1.140      ; 1.161      ;
; -0.251 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.140      ; 0.682      ;
; -0.216 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.140      ; 0.717      ;
; -0.181 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.140      ; 0.752      ;
; -0.146 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.140      ; 0.787      ;
; -0.111 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.140      ; 0.822      ;
; -0.076 ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.140      ; 0.857      ;
; 0.018  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.140      ; 0.951      ;
; 0.053  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.140      ; 0.986      ;
; 0.088  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.140      ; 1.021      ;
; 0.123  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.140      ; 1.056      ;
; 0.158  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.140      ; 1.091      ;
; 0.193  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.140      ; 1.126      ;
; 0.228  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -0.500       ; 1.140      ; 1.161      ;
; 0.244  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.396      ;
; 0.359  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[1]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[4]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.371  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[3]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.497  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.649      ;
; 0.498  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[3]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.499  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.511  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[4]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.663      ;
; 0.512  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.664      ;
; 0.512  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.664      ;
; 0.512  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.664      ;
; 0.532  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[3]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.684      ;
; 0.533  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.685      ;
; 0.533  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[4]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.685      ;
; 0.533  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.685      ;
; 0.534  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.686      ;
; 0.546  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.698      ;
; 0.546  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.698      ;
; 0.546  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.698      ;
; 0.547  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.699      ;
; 0.547  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.699      ;
; 0.554  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.706      ;
; 0.567  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[4]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.719      ;
; 0.568  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.720      ;
; 0.568  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.720      ;
; 0.568  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.720      ;
; 0.569  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.721      ;
; 0.581  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.733      ;
; 0.581  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.733      ;
; 0.581  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.733      ;
; 0.589  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.741      ;
; 0.602  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[5]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.754      ;
; 0.603  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.755      ;
; 0.603  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.755      ;
; 0.606  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.758      ;
; 0.616  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.768      ;
; 0.616  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[10] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.768      ;
; 0.616  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.768      ;
; 0.624  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.776      ;
; 0.637  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[6]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.638  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.638  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.641  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.641  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.651  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.803      ;
; 0.659  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.811      ;
; 0.663  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.815      ;
; 0.672  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[1]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[7]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.824      ;
; 0.676  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[10] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.828      ;
; 0.676  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[5]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.828      ;
; 0.686  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.838      ;
; 0.694  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[7]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.846      ;
; 0.698  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[4]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.850      ;
; 0.710  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[3]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.862      ;
; 0.711  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[6]  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 0.000        ; 0.000      ; 0.863      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]'                                                                                                                ;
+-------+-----------+----------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.215 ; flipflop  ; flipflop ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0] ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0] ; 0.000        ; 0.000      ; 0.367      ;
+-------+-----------+----------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clock ; Rise       ; clock                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[5] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock|combout                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock|combout                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; counter6|auto_generated|counter_reg_bit1a[5]|clk                  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0]'                                                                                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                             ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------+------------+----------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[10]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[10]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[11]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[11]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[12]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[12]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[13]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[13]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[14]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[14]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[6]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[6]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[7]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[7]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[8]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[8]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[9]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[9]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita0|cout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita0|cout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita0|datab         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita0|datab         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita1|cin           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita1|cin           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita1|cout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita1|cout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita2|cin           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita2|cin           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita2|cout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita2|cout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita3|cin           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita3|cin           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita3|cout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita3|cout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita4|cin           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita4|cin           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita4|cout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita4|cout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita5|cin           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita5|cin           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita5|cout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita5|cout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita5~0|cin         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Fall       ; counter6|auto_generated|counter_comb_bita5~0|cin         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita5~0|combout     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_comb_bita5~0|combout     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_reg_bit1a[0]|regout      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; Rise       ; counter6|auto_generated|counter_reg_bit1a[0]|regout      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]'                                                                                               ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                               ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0] ; Fall       ; flipflop                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0] ; Fall       ; flipflop                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0] ; Fall       ; _|combout                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0] ; Fall       ; _|combout                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0] ; Fall       ; _|dataa                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0] ; Fall       ; _|dataa                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0] ; Fall       ; _~3|combout                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0] ; Fall       ; _~3|combout                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0] ; Rise       ; _~3|datac                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0] ; Rise       ; _~3|datac                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[0]|regout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0] ; Rise       ; counter12|auto_generated|counter_reg_bit1a[0]|regout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0] ; Fall       ; flipflop|clk                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0] ; Fall       ; flipflop|clk                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                      ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; Data Port ; Clock Port                                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; out       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0] ; 3.681 ; 3.681 ; Fall       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0] ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                              ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; Data Port ; Clock Port                                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; out       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0] ; 3.681 ; 3.681 ; Fall       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0] ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                               ;
+--------------------------------------------------------------------+---------+---------+----------+---------+---------------------+
; Clock                                                              ; Setup   ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------------+---------+---------+----------+---------+---------------------+
; Worst-case Slack                                                   ; -2.456  ; -2.452  ; N/A      ; N/A     ; -1.631              ;
;  clock                                                             ; -0.880  ; -2.452  ; N/A      ; N/A     ; -1.631              ;
;  lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; 0.307   ; 0.215   ; N/A      ; N/A     ; -0.611              ;
;  lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -2.456  ; -2.169  ; N/A      ; N/A     ; -0.611              ;
; Design-wide TNS                                                    ; -40.088 ; -29.461 ; 0.0      ; 0.0     ; -28.515             ;
;  clock                                                             ; -3.248  ; -11.752 ; N/A      ; N/A     ; -8.963              ;
;  lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; 0.000   ; 0.000   ; N/A      ; N/A     ; -1.222              ;
;  lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; -36.840 ; -17.709 ; N/A      ; N/A     ; -18.330             ;
+--------------------------------------------------------------------+---------+---------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                      ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; Data Port ; Clock Port                                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; out       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0] ; 8.099 ; 8.099 ; Fall       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0] ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                              ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; Data Port ; Clock Port                                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+
; out       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0] ; 3.681 ; 3.681 ; Fall       ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0] ;
+-----------+---------------------------------------------------------+-------+-------+------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                   ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                        ; To Clock                                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+----------+----------+----------+----------+
; clock                                                             ; clock                                                             ; 15       ; 0        ; 0        ; 0        ;
; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock                                                             ; 6        ; 6        ; 0        ; 0        ;
; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 399      ; 0        ; 0        ; 0        ;
; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 36       ; 36       ; 0        ; 0        ;
; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; 0        ; 0        ; 0        ; 1        ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                    ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                        ; To Clock                                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+----------+----------+----------+----------+
; clock                                                             ; clock                                                             ; 15       ; 0        ; 0        ; 0        ;
; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; clock                                                             ; 6        ; 6        ; 0        ; 0        ;
; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 399      ; 0        ; 0        ; 0        ;
; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] ; 36       ; 36       ; 0        ; 0        ;
; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]           ; 0        ; 0        ; 0        ; 1        ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Jan 11 13:50:24 2017
Info: Command: quartus_sta teiler -c teiler
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'teiler.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0]
    Info (332105): create_clock -period 1.000 -name clock clock
    Info (332105): create_clock -period 1.000 -name lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0] lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: counter6|auto_generated|counter_comb_bita0  from: datab  to: combout
    Info (332098): Cell: counter6|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info (332098): Cell: counter6|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info (332098): Cell: counter6|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info (332098): Cell: counter6|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info (332098): Cell: counter6|auto_generated|counter_comb_bita5  from: cin  to: combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.456
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.456       -36.840 lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] 
    Info (332119):    -0.880        -3.248 clock 
    Info (332119):     0.307         0.000 lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0] 
Info (332146): Worst-case hold slack is -2.452
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.452       -11.752 clock 
    Info (332119):    -2.169       -17.709 lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] 
    Info (332119):     0.445         0.000 lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.631
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.631        -8.963 clock 
    Info (332119):    -0.611       -18.330 lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] 
    Info (332119):    -0.611        -1.222 lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: counter6|auto_generated|counter_comb_bita0  from: datab  to: combout
    Info (332098): Cell: counter6|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info (332098): Cell: counter6|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info (332098): Cell: counter6|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info (332098): Cell: counter6|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info (332098): Cell: counter6|auto_generated|counter_comb_bita5  from: cin  to: combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.362
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.362        -5.430 lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] 
    Info (332119):     0.284         0.000 clock 
    Info (332119):     0.665         0.000 lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0] 
Info (332146): Worst-case hold slack is -1.289
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.289        -6.694 clock 
    Info (332119):    -0.924        -8.330 lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] 
    Info (332119):     0.215         0.000 lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380        -7.380 clock 
    Info (332119):    -0.500       -15.000 lpm_counter:counter6|cntr_l7g:auto_generated|counter_reg_bit1a[0] 
    Info (332119):    -0.500        -1.000 lpm_counter:counter12|cntr_3nj:auto_generated|safe_q[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 294 megabytes
    Info: Processing ended: Wed Jan 11 13:50:25 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


