Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date              : Tue Nov  3 14:50:39 2020
| Host              : DESKTOP-0FF260C running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design            : top
| Device            : xczu2cg-sfvc784
| Speed File        : -1  PRODUCTION 1.27 02-28-2020
| Temperature Grade : I
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     18.756        0.000                      0                  260        0.036        0.000                      0                  260        9.725        0.000                       0                   163  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk               {0.000 20.000}     40.000          25.000          
  clk_out1_video_pll  {0.000 15.150}     30.300          33.003          
  clk_out2_video_pll  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                10.000        0.000                       0                     2  
  clk_out1_video_pll       27.835        0.000                      0                  235        0.036        0.000                      0                  235       14.607        0.000                       0                   133  
  clk_out2_video_pll       18.756        0.000                      0                   25        0.066        0.000                      0                   25        9.725        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     BUFGCE/I           n/a            1.499         40.000      38.501     BUFGCE_HDIO_X3Y1  BUFG_inst/I
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.250         40.000      38.750     MMCM_X0Y0         video_pll_m0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       40.000      60.000     MMCM_X0Y0         video_pll_m0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            10.000        20.000      10.000     MMCM_X0Y0         video_pll_m0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            10.000        20.000      10.000     MMCM_X0Y0         video_pll_m0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            10.000        20.000      10.000     MMCM_X0Y0         video_pll_m0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            10.000        20.000      10.000     MMCM_X0Y0         video_pll_m0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_video_pll
  To Clock:  clk_out1_video_pll

Setup :            0  Failing Endpoints,  Worst Slack       27.835ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.607ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.835ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Destination:            osd_display_m0/v_data_reg[15]_lopt_replica_3/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.300ns  (clk_out1_video_pll rise@30.300ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.085ns  (logic 1.281ns (61.439%)  route 0.804ns (38.561%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.185ns = ( 34.485 - 30.300 ) 
    Source Clock Delay      (SCD):    4.362ns
    Clock Pessimism Removal (CPR):    -0.026ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.095ns (routing 1.061ns, distribution 1.034ns)
  Clock Net Delay (Destination): 1.756ns (routing 0.967ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=132, routed)         2.095     4.362    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y40         RAMB18E2                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y40         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[0])
                                                      1.064     5.426 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOUTADOUT[0]
                         net (fo=1, routed)           0.189     5.615    osd_display_m0/q[0]
    SLICE_X18Y100        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     5.794 r  osd_display_m0/v_data[23]_i_2/O
                         net (fo=1, routed)           0.046     5.840    osd_display_m0/v_data[23]_i_2_n_0
    SLICE_X18Y100        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     5.878 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          0.569     6.447    osd_display_m0/v_data[23]_i_1_n_0
    SLICE_X15Y107        FDRE                                         r  osd_display_m0/v_data_reg[15]_lopt_replica_3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     30.300    30.300 r  
    AB11                                              0.000    30.300 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.300    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    31.127 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    31.127    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    31.127 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    31.302    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    31.326 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    31.834    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    32.478 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    32.705    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    32.729 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=132, routed)         1.756    34.485    osd_display_m0/clk_out1
    SLICE_X15Y107        FDRE                                         r  osd_display_m0/v_data_reg[15]_lopt_replica_3/C
                         clock pessimism             -0.026    34.459    
                         clock uncertainty           -0.104    34.355    
    SLICE_X15Y107        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.072    34.283    osd_display_m0/v_data_reg[15]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         34.283    
                         arrival time                          -6.447    
  -------------------------------------------------------------------
                         slack                                 27.835    

Slack (MET) :             27.835ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Destination:            osd_display_m0/v_data_reg[15]_lopt_replica_4/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.300ns  (clk_out1_video_pll rise@30.300ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.085ns  (logic 1.281ns (61.439%)  route 0.804ns (38.561%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.185ns = ( 34.485 - 30.300 ) 
    Source Clock Delay      (SCD):    4.362ns
    Clock Pessimism Removal (CPR):    -0.026ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.095ns (routing 1.061ns, distribution 1.034ns)
  Clock Net Delay (Destination): 1.756ns (routing 0.967ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=132, routed)         2.095     4.362    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y40         RAMB18E2                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y40         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[0])
                                                      1.064     5.426 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOUTADOUT[0]
                         net (fo=1, routed)           0.189     5.615    osd_display_m0/q[0]
    SLICE_X18Y100        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     5.794 r  osd_display_m0/v_data[23]_i_2/O
                         net (fo=1, routed)           0.046     5.840    osd_display_m0/v_data[23]_i_2_n_0
    SLICE_X18Y100        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     5.878 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          0.569     6.447    osd_display_m0/v_data[23]_i_1_n_0
    SLICE_X15Y107        FDRE                                         r  osd_display_m0/v_data_reg[15]_lopt_replica_4/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     30.300    30.300 r  
    AB11                                              0.000    30.300 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.300    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    31.127 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    31.127    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    31.127 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    31.302    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    31.326 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    31.834    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    32.478 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    32.705    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    32.729 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=132, routed)         1.756    34.485    osd_display_m0/clk_out1
    SLICE_X15Y107        FDRE                                         r  osd_display_m0/v_data_reg[15]_lopt_replica_4/C
                         clock pessimism             -0.026    34.459    
                         clock uncertainty           -0.104    34.355    
    SLICE_X15Y107        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.072    34.283    osd_display_m0/v_data_reg[15]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         34.283    
                         arrival time                          -6.447    
  -------------------------------------------------------------------
                         slack                                 27.835    

Slack (MET) :             27.835ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Destination:            osd_display_m0/v_data_reg[15]_lopt_replica_5/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.300ns  (clk_out1_video_pll rise@30.300ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.085ns  (logic 1.281ns (61.439%)  route 0.804ns (38.561%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.185ns = ( 34.485 - 30.300 ) 
    Source Clock Delay      (SCD):    4.362ns
    Clock Pessimism Removal (CPR):    -0.026ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.095ns (routing 1.061ns, distribution 1.034ns)
  Clock Net Delay (Destination): 1.756ns (routing 0.967ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=132, routed)         2.095     4.362    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y40         RAMB18E2                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y40         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[0])
                                                      1.064     5.426 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOUTADOUT[0]
                         net (fo=1, routed)           0.189     5.615    osd_display_m0/q[0]
    SLICE_X18Y100        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     5.794 r  osd_display_m0/v_data[23]_i_2/O
                         net (fo=1, routed)           0.046     5.840    osd_display_m0/v_data[23]_i_2_n_0
    SLICE_X18Y100        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     5.878 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          0.569     6.447    osd_display_m0/v_data[23]_i_1_n_0
    SLICE_X15Y107        FDRE                                         r  osd_display_m0/v_data_reg[15]_lopt_replica_5/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     30.300    30.300 r  
    AB11                                              0.000    30.300 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.300    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    31.127 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    31.127    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    31.127 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    31.302    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    31.326 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    31.834    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    32.478 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    32.705    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    32.729 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=132, routed)         1.756    34.485    osd_display_m0/clk_out1
    SLICE_X15Y107        FDRE                                         r  osd_display_m0/v_data_reg[15]_lopt_replica_5/C
                         clock pessimism             -0.026    34.459    
                         clock uncertainty           -0.104    34.355    
    SLICE_X15Y107        FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.072    34.283    osd_display_m0/v_data_reg[15]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         34.283    
                         arrival time                          -6.447    
  -------------------------------------------------------------------
                         slack                                 27.835    

Slack (MET) :             27.835ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Destination:            osd_display_m0/v_data_reg[15]_lopt_replica_6/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.300ns  (clk_out1_video_pll rise@30.300ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.085ns  (logic 1.281ns (61.439%)  route 0.804ns (38.561%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.185ns = ( 34.485 - 30.300 ) 
    Source Clock Delay      (SCD):    4.362ns
    Clock Pessimism Removal (CPR):    -0.026ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.095ns (routing 1.061ns, distribution 1.034ns)
  Clock Net Delay (Destination): 1.756ns (routing 0.967ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=132, routed)         2.095     4.362    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y40         RAMB18E2                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y40         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[0])
                                                      1.064     5.426 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOUTADOUT[0]
                         net (fo=1, routed)           0.189     5.615    osd_display_m0/q[0]
    SLICE_X18Y100        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     5.794 r  osd_display_m0/v_data[23]_i_2/O
                         net (fo=1, routed)           0.046     5.840    osd_display_m0/v_data[23]_i_2_n_0
    SLICE_X18Y100        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     5.878 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          0.569     6.447    osd_display_m0/v_data[23]_i_1_n_0
    SLICE_X15Y107        FDRE                                         r  osd_display_m0/v_data_reg[15]_lopt_replica_6/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     30.300    30.300 r  
    AB11                                              0.000    30.300 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.300    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    31.127 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    31.127    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    31.127 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    31.302    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    31.326 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    31.834    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    32.478 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    32.705    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    32.729 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=132, routed)         1.756    34.485    osd_display_m0/clk_out1
    SLICE_X15Y107        FDRE                                         r  osd_display_m0/v_data_reg[15]_lopt_replica_6/C
                         clock pessimism             -0.026    34.459    
                         clock uncertainty           -0.104    34.355    
    SLICE_X15Y107        FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.072    34.283    osd_display_m0/v_data_reg[15]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         34.283    
                         arrival time                          -6.447    
  -------------------------------------------------------------------
                         slack                                 27.835    

Slack (MET) :             27.840ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Destination:            osd_display_m0/v_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.300ns  (clk_out1_video_pll rise@30.300ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.079ns  (logic 1.281ns (61.616%)  route 0.798ns (38.384%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.184ns = ( 34.484 - 30.300 ) 
    Source Clock Delay      (SCD):    4.362ns
    Clock Pessimism Removal (CPR):    -0.026ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.095ns (routing 1.061ns, distribution 1.034ns)
  Clock Net Delay (Destination): 1.755ns (routing 0.967ns, distribution 0.788ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=132, routed)         2.095     4.362    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y40         RAMB18E2                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y40         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[0])
                                                      1.064     5.426 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOUTADOUT[0]
                         net (fo=1, routed)           0.189     5.615    osd_display_m0/q[0]
    SLICE_X18Y100        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     5.794 r  osd_display_m0/v_data[23]_i_2/O
                         net (fo=1, routed)           0.046     5.840    osd_display_m0/v_data[23]_i_2_n_0
    SLICE_X18Y100        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     5.878 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          0.563     6.441    osd_display_m0/v_data[23]_i_1_n_0
    SLICE_X15Y116        FDRE                                         r  osd_display_m0/v_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     30.300    30.300 r  
    AB11                                              0.000    30.300 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.300    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    31.127 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    31.127    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    31.127 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    31.302    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    31.326 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    31.834    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    32.478 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    32.705    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    32.729 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=132, routed)         1.755    34.484    osd_display_m0/clk_out1
    SLICE_X15Y116        FDRE                                         r  osd_display_m0/v_data_reg[7]/C
                         clock pessimism             -0.026    34.458    
                         clock uncertainty           -0.104    34.354    
    SLICE_X15Y116        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.072    34.282    osd_display_m0/v_data_reg[7]
  -------------------------------------------------------------------
                         required time                         34.282    
                         arrival time                          -6.441    
  -------------------------------------------------------------------
                         slack                                 27.840    

Slack (MET) :             27.840ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Destination:            osd_display_m0/v_data_reg[7]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.300ns  (clk_out1_video_pll rise@30.300ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.079ns  (logic 1.281ns (61.616%)  route 0.798ns (38.384%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.184ns = ( 34.484 - 30.300 ) 
    Source Clock Delay      (SCD):    4.362ns
    Clock Pessimism Removal (CPR):    -0.026ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.095ns (routing 1.061ns, distribution 1.034ns)
  Clock Net Delay (Destination): 1.755ns (routing 0.967ns, distribution 0.788ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=132, routed)         2.095     4.362    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y40         RAMB18E2                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y40         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[0])
                                                      1.064     5.426 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOUTADOUT[0]
                         net (fo=1, routed)           0.189     5.615    osd_display_m0/q[0]
    SLICE_X18Y100        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     5.794 r  osd_display_m0/v_data[23]_i_2/O
                         net (fo=1, routed)           0.046     5.840    osd_display_m0/v_data[23]_i_2_n_0
    SLICE_X18Y100        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     5.878 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          0.563     6.441    osd_display_m0/v_data[23]_i_1_n_0
    SLICE_X15Y116        FDRE                                         r  osd_display_m0/v_data_reg[7]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     30.300    30.300 r  
    AB11                                              0.000    30.300 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.300    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    31.127 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    31.127    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    31.127 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    31.302    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    31.326 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    31.834    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    32.478 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    32.705    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    32.729 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=132, routed)         1.755    34.484    osd_display_m0/clk_out1
    SLICE_X15Y116        FDRE                                         r  osd_display_m0/v_data_reg[7]_lopt_replica/C
                         clock pessimism             -0.026    34.458    
                         clock uncertainty           -0.104    34.354    
    SLICE_X15Y116        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.072    34.282    osd_display_m0/v_data_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         34.282    
                         arrival time                          -6.441    
  -------------------------------------------------------------------
                         slack                                 27.840    

Slack (MET) :             27.840ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Destination:            osd_display_m0/v_data_reg[7]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.300ns  (clk_out1_video_pll rise@30.300ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.079ns  (logic 1.281ns (61.616%)  route 0.798ns (38.384%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.184ns = ( 34.484 - 30.300 ) 
    Source Clock Delay      (SCD):    4.362ns
    Clock Pessimism Removal (CPR):    -0.026ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.095ns (routing 1.061ns, distribution 1.034ns)
  Clock Net Delay (Destination): 1.755ns (routing 0.967ns, distribution 0.788ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=132, routed)         2.095     4.362    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y40         RAMB18E2                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y40         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[0])
                                                      1.064     5.426 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOUTADOUT[0]
                         net (fo=1, routed)           0.189     5.615    osd_display_m0/q[0]
    SLICE_X18Y100        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     5.794 r  osd_display_m0/v_data[23]_i_2/O
                         net (fo=1, routed)           0.046     5.840    osd_display_m0/v_data[23]_i_2_n_0
    SLICE_X18Y100        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     5.878 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          0.563     6.441    osd_display_m0/v_data[23]_i_1_n_0
    SLICE_X15Y116        FDRE                                         r  osd_display_m0/v_data_reg[7]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     30.300    30.300 r  
    AB11                                              0.000    30.300 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.300    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    31.127 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    31.127    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    31.127 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    31.302    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    31.326 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    31.834    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    32.478 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    32.705    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    32.729 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=132, routed)         1.755    34.484    osd_display_m0/clk_out1
    SLICE_X15Y116        FDRE                                         r  osd_display_m0/v_data_reg[7]_lopt_replica_2/C
                         clock pessimism             -0.026    34.458    
                         clock uncertainty           -0.104    34.354    
    SLICE_X15Y116        FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.072    34.282    osd_display_m0/v_data_reg[7]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         34.282    
                         arrival time                          -6.441    
  -------------------------------------------------------------------
                         slack                                 27.840    

Slack (MET) :             27.840ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Destination:            osd_display_m0/v_data_reg[7]_lopt_replica_5/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.300ns  (clk_out1_video_pll rise@30.300ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.079ns  (logic 1.281ns (61.616%)  route 0.798ns (38.384%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.184ns = ( 34.484 - 30.300 ) 
    Source Clock Delay      (SCD):    4.362ns
    Clock Pessimism Removal (CPR):    -0.026ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.095ns (routing 1.061ns, distribution 1.034ns)
  Clock Net Delay (Destination): 1.755ns (routing 0.967ns, distribution 0.788ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=132, routed)         2.095     4.362    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y40         RAMB18E2                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y40         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[0])
                                                      1.064     5.426 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOUTADOUT[0]
                         net (fo=1, routed)           0.189     5.615    osd_display_m0/q[0]
    SLICE_X18Y100        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     5.794 r  osd_display_m0/v_data[23]_i_2/O
                         net (fo=1, routed)           0.046     5.840    osd_display_m0/v_data[23]_i_2_n_0
    SLICE_X18Y100        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     5.878 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          0.563     6.441    osd_display_m0/v_data[23]_i_1_n_0
    SLICE_X15Y116        FDRE                                         r  osd_display_m0/v_data_reg[7]_lopt_replica_5/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     30.300    30.300 r  
    AB11                                              0.000    30.300 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.300    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    31.127 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    31.127    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    31.127 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    31.302    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    31.326 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    31.834    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    32.478 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    32.705    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    32.729 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=132, routed)         1.755    34.484    osd_display_m0/clk_out1
    SLICE_X15Y116        FDRE                                         r  osd_display_m0/v_data_reg[7]_lopt_replica_5/C
                         clock pessimism             -0.026    34.458    
                         clock uncertainty           -0.104    34.354    
    SLICE_X15Y116        FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.072    34.282    osd_display_m0/v_data_reg[7]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         34.282    
                         arrival time                          -6.441    
  -------------------------------------------------------------------
                         slack                                 27.840    

Slack (MET) :             27.840ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Destination:            osd_display_m0/v_data_reg[7]_lopt_replica_6/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.300ns  (clk_out1_video_pll rise@30.300ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.079ns  (logic 1.281ns (61.616%)  route 0.798ns (38.384%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.184ns = ( 34.484 - 30.300 ) 
    Source Clock Delay      (SCD):    4.362ns
    Clock Pessimism Removal (CPR):    -0.026ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.095ns (routing 1.061ns, distribution 1.034ns)
  Clock Net Delay (Destination): 1.755ns (routing 0.967ns, distribution 0.788ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=132, routed)         2.095     4.362    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y40         RAMB18E2                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y40         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[0])
                                                      1.064     5.426 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOUTADOUT[0]
                         net (fo=1, routed)           0.189     5.615    osd_display_m0/q[0]
    SLICE_X18Y100        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     5.794 r  osd_display_m0/v_data[23]_i_2/O
                         net (fo=1, routed)           0.046     5.840    osd_display_m0/v_data[23]_i_2_n_0
    SLICE_X18Y100        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     5.878 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          0.563     6.441    osd_display_m0/v_data[23]_i_1_n_0
    SLICE_X15Y116        FDRE                                         r  osd_display_m0/v_data_reg[7]_lopt_replica_6/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     30.300    30.300 r  
    AB11                                              0.000    30.300 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.300    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    31.127 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    31.127    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    31.127 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    31.302    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    31.326 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    31.834    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    32.478 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    32.705    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    32.729 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=132, routed)         1.755    34.484    osd_display_m0/clk_out1
    SLICE_X15Y116        FDRE                                         r  osd_display_m0/v_data_reg[7]_lopt_replica_6/C
                         clock pessimism             -0.026    34.458    
                         clock uncertainty           -0.104    34.354    
    SLICE_X15Y116        FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.072    34.282    osd_display_m0/v_data_reg[7]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         34.282    
                         arrival time                          -6.441    
  -------------------------------------------------------------------
                         slack                                 27.840    

Slack (MET) :             27.840ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Destination:            osd_display_m0/v_data_reg[7]_lopt_replica_7/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.300ns  (clk_out1_video_pll rise@30.300ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        2.079ns  (logic 1.281ns (61.616%)  route 0.798ns (38.384%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.184ns = ( 34.484 - 30.300 ) 
    Source Clock Delay      (SCD):    4.362ns
    Clock Pessimism Removal (CPR):    -0.026ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.095ns (routing 1.061ns, distribution 1.034ns)
  Clock Net Delay (Destination): 1.755ns (routing 0.967ns, distribution 0.788ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     2.239    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.267 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=132, routed)         2.095     4.362    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y40         RAMB18E2                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y40         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[0])
                                                      1.064     5.426 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOUTADOUT[0]
                         net (fo=1, routed)           0.189     5.615    osd_display_m0/q[0]
    SLICE_X18Y100        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     5.794 r  osd_display_m0/v_data[23]_i_2/O
                         net (fo=1, routed)           0.046     5.840    osd_display_m0/v_data[23]_i_2_n_0
    SLICE_X18Y100        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     5.878 r  osd_display_m0/v_data[23]_i_1/O
                         net (fo=24, routed)          0.563     6.441    osd_display_m0/v_data[23]_i_1_n_0
    SLICE_X15Y116        FDRE                                         r  osd_display_m0/v_data_reg[7]_lopt_replica_7/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     30.300    30.300 r  
    AB11                                              0.000    30.300 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.300    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    31.127 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    31.127    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    31.127 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    31.302    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    31.326 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    31.834    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    32.478 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    32.705    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    32.729 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=132, routed)         1.755    34.484    osd_display_m0/clk_out1
    SLICE_X15Y116        FDRE                                         r  osd_display_m0/v_data_reg[7]_lopt_replica_7/C
                         clock pessimism             -0.026    34.458    
                         clock uncertainty           -0.104    34.354    
    SLICE_X15Y116        FDRE (Setup_GFF2_SLICEL_C_R)
                                                     -0.072    34.282    osd_display_m0/v_data_reg[7]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         34.282    
                         arrival time                          -6.441    
  -------------------------------------------------------------------
                         slack                                 27.840    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 osd_display_m0/timing_gen_xy_m0/x_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Destination:            osd_display_m0/region_active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.062ns (44.928%)  route 0.076ns (55.072%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.521ns
    Source Clock Delay      (SCD):    2.589ns
    Clock Pessimism Removal (CPR):    -0.123ns
  Clock Net Delay (Source):      0.996ns (routing 0.533ns, distribution 0.463ns)
  Clock Net Delay (Destination): 1.133ns (routing 0.591ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.576    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.593 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=132, routed)         0.996     2.589    osd_display_m0/timing_gen_xy_m0/clk_out1
    SLICE_X15Y99         FDCE                                         r  osd_display_m0/timing_gen_xy_m0/x_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y99         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.628 r  osd_display_m0/timing_gen_xy_m0/x_cnt_reg[7]/Q
                         net (fo=5, routed)           0.055     2.683    osd_display_m0/timing_gen_xy_m0/pos_x[7]
    SLICE_X16Y99         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.023     2.706 r  osd_display_m0/timing_gen_xy_m0/region_active_i_1/O
                         net (fo=1, routed)           0.021     2.727    osd_display_m0/region_active0
    SLICE_X16Y99         FDRE                                         r  osd_display_m0/region_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.369    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.388 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=132, routed)         1.133     2.521    osd_display_m0/clk_out1
    SLICE_X16Y99         FDRE                                         r  osd_display_m0/region_active_reg/C
                         clock pessimism              0.123     2.645    
    SLICE_X16Y99         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     2.691    osd_display_m0/region_active_reg
  -------------------------------------------------------------------
                         required time                         -2.691    
                         arrival time                           2.727    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 color_bar_m0/rgb_g_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Destination:            osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.038ns (37.255%)  route 0.064ns (62.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.522ns
    Source Clock Delay      (SCD):    2.599ns
    Clock Pessimism Removal (CPR):    -0.095ns
  Clock Net Delay (Source):      1.006ns (routing 0.533ns, distribution 0.473ns)
  Clock Net Delay (Destination): 1.134ns (routing 0.591ns, distribution 0.543ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.576    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.593 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=132, routed)         1.006     2.599    color_bar_m0/clk_out1
    SLICE_X16Y102        FDCE                                         r  color_bar_m0/rgb_g_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y102        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.637 r  color_bar_m0/rgb_g_reg_reg[7]/Q
                         net (fo=1, routed)           0.064     2.701    osd_display_m0/timing_gen_xy_m0/D[1]
    SLICE_X16Y101        FDRE                                         r  osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.369    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.388 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=132, routed)         1.134     2.522    osd_display_m0/timing_gen_xy_m0/clk_out1
    SLICE_X16Y101        FDRE                                         r  osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[15]/C
                         clock pessimism              0.095     2.617    
    SLICE_X16Y101        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     2.664    osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.664    
                         arrival time                           2.701    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 osd_display_m0/timing_gen_xy_m0/hs_d0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Destination:            osd_display_m0/timing_gen_xy_m0/hs_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.039ns (41.936%)  route 0.054ns (58.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.512ns
    Source Clock Delay      (SCD):    2.590ns
    Clock Pessimism Removal (CPR):    -0.083ns
  Clock Net Delay (Source):      0.997ns (routing 0.533ns, distribution 0.464ns)
  Clock Net Delay (Destination): 1.124ns (routing 0.591ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.576    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.593 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=132, routed)         0.997     2.590    osd_display_m0/timing_gen_xy_m0/clk_out1
    SLICE_X15Y107        FDRE                                         r  osd_display_m0/timing_gen_xy_m0/hs_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y107        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.629 r  osd_display_m0/timing_gen_xy_m0/hs_d0_reg/Q
                         net (fo=1, routed)           0.054     2.683    osd_display_m0/timing_gen_xy_m0/hs_d0
    SLICE_X15Y107        FDRE                                         r  osd_display_m0/timing_gen_xy_m0/hs_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.369    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.388 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=132, routed)         1.124     2.512    osd_display_m0/timing_gen_xy_m0/clk_out1
    SLICE_X15Y107        FDRE                                         r  osd_display_m0/timing_gen_xy_m0/hs_d1_reg/C
                         clock pessimism              0.083     2.596    
    SLICE_X15Y107        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     2.643    osd_display_m0/timing_gen_xy_m0/hs_d1_reg
  -------------------------------------------------------------------
                         required time                         -2.643    
                         arrival time                           2.683    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 osd_display_m0/timing_gen_xy_m0/i_data_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Destination:            osd_display_m0/v_data_reg[7]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.039ns (30.233%)  route 0.090ns (69.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.514ns
    Source Clock Delay      (SCD):    2.597ns
    Clock Pessimism Removal (CPR):    -0.123ns
  Clock Net Delay (Source):      1.004ns (routing 0.533ns, distribution 0.471ns)
  Clock Net Delay (Destination): 1.126ns (routing 0.591ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.576    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.593 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=132, routed)         1.004     2.597    osd_display_m0/timing_gen_xy_m0/clk_out1
    SLICE_X16Y101        FDRE                                         r  osd_display_m0/timing_gen_xy_m0/i_data_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.636 r  osd_display_m0/timing_gen_xy_m0/i_data_d1_reg[7]/Q
                         net (fo=8, routed)           0.090     2.726    osd_display_m0/i_data_d1[7]
    SLICE_X15Y102        FDRE                                         r  osd_display_m0/v_data_reg[7]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.369    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.388 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=132, routed)         1.126     2.514    osd_display_m0/clk_out1
    SLICE_X15Y102        FDRE                                         r  osd_display_m0/v_data_reg[7]_lopt_replica_4/C
                         clock pessimism              0.123     2.638    
    SLICE_X15Y102        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.685    osd_display_m0/v_data_reg[7]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         -2.685    
                         arrival time                           2.726    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 color_bar_m0/hs_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Destination:            color_bar_m0/hs_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    2.588ns
    Clock Pessimism Removal (CPR):    -0.083ns
  Clock Net Delay (Source):      0.995ns (routing 0.533ns, distribution 0.462ns)
  Clock Net Delay (Destination): 1.122ns (routing 0.591ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.576    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.593 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=132, routed)         0.995     2.588    color_bar_m0/clk_out1
    SLICE_X15Y103        FDCE                                         r  color_bar_m0/hs_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.627 r  color_bar_m0/hs_reg_reg/Q
                         net (fo=2, routed)           0.025     2.652    color_bar_m0/hs_reg
    SLICE_X15Y103        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015     2.667 r  color_bar_m0/hs_reg_i_1/O
                         net (fo=1, routed)           0.015     2.682    color_bar_m0/hs_reg_i_1_n_0
    SLICE_X15Y103        FDCE                                         r  color_bar_m0/hs_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.369    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.388 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=132, routed)         1.122     2.510    color_bar_m0/clk_out1
    SLICE_X15Y103        FDCE                                         r  color_bar_m0/hs_reg_reg/C
                         clock pessimism              0.083     2.594    
    SLICE_X15Y103        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.640    color_bar_m0/hs_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.640    
                         arrival time                           2.682    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 osd_display_m0/osd_ram_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Destination:            osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.039ns (24.684%)  route 0.119ns (75.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.586ns
    Source Clock Delay      (SCD):    2.599ns
    Clock Pessimism Removal (CPR):    -0.122ns
  Clock Net Delay (Source):      1.006ns (routing 0.533ns, distribution 0.473ns)
  Clock Net Delay (Destination): 1.198ns (routing 0.591ns, distribution 0.607ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.576    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.593 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=132, routed)         1.006     2.599    osd_display_m0/clk_out1
    SLICE_X17Y102        FDRE                                         r  osd_display_m0/osd_ram_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y102        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.638 r  osd_display_m0/osd_ram_addr_reg[8]/Q
                         net (fo=2, routed)           0.119     2.757    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X2Y40         RAMB18E2                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.369    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.388 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=132, routed)         1.198     2.586    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y40         RAMB18E2                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.122     2.708    
    RAMB18_X2Y40         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[8])
                                                      0.006     2.714    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.714    
                         arrival time                           2.757    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 color_bar_m0/vs_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Destination:            color_bar_m0/vs_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.519ns
    Source Clock Delay      (SCD):    2.595ns
    Clock Pessimism Removal (CPR):    -0.081ns
  Clock Net Delay (Source):      1.002ns (routing 0.533ns, distribution 0.469ns)
  Clock Net Delay (Destination): 1.131ns (routing 0.591ns, distribution 0.540ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.576    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.593 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=132, routed)         1.002     2.595    color_bar_m0/clk_out1
    SLICE_X17Y100        FDCE                                         r  color_bar_m0/vs_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y100        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.634 r  color_bar_m0/vs_reg_reg/Q
                         net (fo=2, routed)           0.027     2.661    color_bar_m0/vs_reg_reg_n_0
    SLICE_X17Y100        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     2.675 r  color_bar_m0/vs_reg_i_1/O
                         net (fo=1, routed)           0.016     2.691    color_bar_m0/vs_reg_i_1_n_0
    SLICE_X17Y100        FDCE                                         r  color_bar_m0/vs_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.369    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.388 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=132, routed)         1.131     2.519    color_bar_m0/clk_out1
    SLICE_X17Y100        FDCE                                         r  color_bar_m0/vs_reg_reg/C
                         clock pessimism              0.081     2.601    
    SLICE_X17Y100        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.647    color_bar_m0/vs_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.647    
                         arrival time                           2.691    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 color_bar_m0/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Destination:            color_bar_m0/v_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.512ns
    Source Clock Delay      (SCD):    2.589ns
    Clock Pessimism Removal (CPR):    -0.082ns
  Clock Net Delay (Source):      0.996ns (routing 0.533ns, distribution 0.463ns)
  Clock Net Delay (Destination): 1.124ns (routing 0.591ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.576    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.593 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=132, routed)         0.996     2.589    color_bar_m0/clk_out1
    SLICE_X18Y99         FDCE                                         r  color_bar_m0/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y99         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.628 r  color_bar_m0/v_cnt_reg[6]/Q
                         net (fo=5, routed)           0.029     2.657    color_bar_m0/v_cnt[6]
    SLICE_X18Y99         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     2.671 r  color_bar_m0/v_cnt[6]_i_1/O
                         net (fo=1, routed)           0.016     2.687    color_bar_m0/v_cnt[6]_i_1_n_0
    SLICE_X18Y99         FDCE                                         r  color_bar_m0/v_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.369    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.388 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=132, routed)         1.124     2.512    color_bar_m0/clk_out1
    SLICE_X18Y99         FDCE                                         r  color_bar_m0/v_cnt_reg[6]/C
                         clock pessimism              0.082     2.595    
    SLICE_X18Y99         FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.641    color_bar_m0/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.641    
                         arrival time                           2.687    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 color_bar_m0/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Destination:            color_bar_m0/v_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.054ns (54.000%)  route 0.046ns (46.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.516ns
    Source Clock Delay      (SCD):    2.592ns
    Clock Pessimism Removal (CPR):    -0.081ns
  Clock Net Delay (Source):      0.999ns (routing 0.533ns, distribution 0.466ns)
  Clock Net Delay (Destination): 1.128ns (routing 0.591ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.576    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.593 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=132, routed)         0.999     2.592    color_bar_m0/clk_out1
    SLICE_X18Y99         FDCE                                         r  color_bar_m0/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y99         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.631 r  color_bar_m0/v_cnt_reg[4]/Q
                         net (fo=8, routed)           0.029     2.660    color_bar_m0/v_cnt[4]
    SLICE_X18Y99         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     2.675 r  color_bar_m0/v_cnt[4]_i_1/O
                         net (fo=1, routed)           0.017     2.692    color_bar_m0/v_cnt[4]_i_1_n_0
    SLICE_X18Y99         FDCE                                         r  color_bar_m0/v_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.369    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.388 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=132, routed)         1.128     2.516    color_bar_m0/clk_out1
    SLICE_X18Y99         FDCE                                         r  color_bar_m0/v_cnt_reg[4]/C
                         clock pessimism              0.081     2.598    
    SLICE_X18Y99         FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     2.644    color_bar_m0/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.644    
                         arrival time                           2.692    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 color_bar_m0/vs_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Destination:            color_bar_m0/vs_reg_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.150ns period=30.300ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.512ns
    Source Clock Delay      (SCD):    2.595ns
    Clock Pessimism Removal (CPR):    -0.123ns
  Clock Net Delay (Source):      1.002ns (routing 0.533ns, distribution 0.469ns)
  Clock Net Delay (Destination): 1.124ns (routing 0.591ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.576    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.593 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=132, routed)         1.002     2.595    color_bar_m0/clk_out1
    SLICE_X17Y100        FDCE                                         r  color_bar_m0/vs_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y100        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.634 r  color_bar_m0/vs_reg_reg/Q
                         net (fo=2, routed)           0.098     2.732    color_bar_m0/vs_reg_reg_n_0
    SLICE_X15Y99         FDCE                                         r  color_bar_m0/vs_reg_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.369    video_pll_m0/inst/clk_out1_video_pll
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.388 r  video_pll_m0/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=132, routed)         1.124     2.512    color_bar_m0/clk_out1
    SLICE_X15Y99         FDCE                                         r  color_bar_m0/vs_reg_d0_reg/C
                         clock pessimism              0.123     2.636    
    SLICE_X15Y99         FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.046     2.682    color_bar_m0/vs_reg_d0_reg
  -------------------------------------------------------------------
                         required time                         -2.682    
                         arrival time                           2.732    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_video_pll
Waveform(ns):       { 0.000 15.150 }
Period(ns):         30.300
Sources:            { video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.550         30.300      28.750     RAMB18_X2Y40   osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.550         30.300      28.750     RAMB18_X2Y40   osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.499         30.300      28.801     BUFGCE_X0Y8    video_pll_m0/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.250         30.300      29.050     MMCM_X0Y0      video_pll_m0/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.550         30.300      29.750     SLICE_X15Y101  color_bar_m0/active_x_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.550         30.300      29.750     SLICE_X15Y101  color_bar_m0/active_x_reg[2]/C
Min Period        n/a     FDCE/C              n/a            0.550         30.300      29.750     SLICE_X15Y101  color_bar_m0/active_x_reg[3]/C
Min Period        n/a     FDCE/C              n/a            0.550         30.300      29.750     SLICE_X15Y101  color_bar_m0/active_x_reg[4]/C
Min Period        n/a     FDCE/C              n/a            0.550         30.300      29.750     SLICE_X15Y101  color_bar_m0/active_x_reg[5]/C
Min Period        n/a     FDCE/C              n/a            0.550         30.300      29.750     SLICE_X15Y101  color_bar_m0/active_x_reg[6]/C
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.543         15.150      14.607     RAMB18_X2Y40   osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.543         15.150      14.607     RAMB18_X2Y40   osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.543         15.150      14.607     RAMB18_X2Y40   osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.543         15.150      14.607     RAMB18_X2Y40   osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.275         15.150      14.875     SLICE_X15Y102  color_bar_m0/active_x_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         15.150      14.875     SLICE_X17Y99   osd_display_m0/pos_vs_d1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         15.150      14.875     SLICE_X17Y99   osd_display_m0/timing_gen_xy_m0/de_d1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         15.150      14.875     SLICE_X15Y107  osd_display_m0/timing_gen_xy_m0/hs_d0_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         15.150      14.875     SLICE_X15Y107  osd_display_m0/timing_gen_xy_m0/hs_d1_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         15.150      14.875     SLICE_X17Y98   osd_display_m0/timing_gen_xy_m0/y_cnt_reg[0]/C
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.543         15.150      14.607     RAMB18_X2Y40   osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.543         15.150      14.607     RAMB18_X2Y40   osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.543         15.150      14.607     RAMB18_X2Y40   osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.543         15.150      14.607     RAMB18_X2Y40   osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Slow    FDCE/C              n/a            0.275         15.150      14.875     SLICE_X16Y102  color_bar_m0/rgb_g_reg_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         15.150      14.875     SLICE_X16Y101  color_bar_m0/rgb_r_reg_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         15.150      14.875     SLICE_X17Y100  color_bar_m0/vs_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         15.150      14.875     SLICE_X17Y101  osd_display_m0/osd_ram_addr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         15.150      14.875     SLICE_X17Y103  osd_display_m0/osd_ram_addr_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         15.150      14.875     SLICE_X18Y101  osd_display_m0/osd_x_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_video_pll
  To Clock:  clk_out2_video_pll

Setup :            0  Failing Endpoints,  Worst Slack       18.756ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.756ns  (required time - arrival time)
  Source:                 ax_pwm_m0/period_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/pwm_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_video_pll rise@20.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.479ns (45.019%)  route 0.585ns (54.981%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.048ns = ( 24.048 - 20.000 ) 
    Source Clock Delay      (SCD):    4.113ns
    Clock Pessimism Removal (CPR):    -0.043ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.841ns (routing 0.916ns, distribution 0.925ns)
  Clock Net Delay (Destination): 1.614ns (routing 0.836ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.244    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.272 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          1.841     4.113    ax_pwm_m0/clk_out2
    SLICE_X14Y104        FDCE                                         r  ax_pwm_m0/period_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y104        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     4.206 f  ax_pwm_m0/period_cnt_reg[4]/Q
                         net (fo=3, routed)           0.515     4.721    ax_pwm_m0/period_cnt_reg[4]
    SLICE_X13Y105        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.113     4.834 r  ax_pwm_m0/pwm_r0_carry_i_14/O
                         net (fo=1, routed)           0.011     4.845    ax_pwm_m0/pwm_r0_carry_i_14_n_0
    SLICE_X13Y105        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     5.041 r  ax_pwm_m0/pwm_r0_carry/CO[7]
                         net (fo=1, routed)           0.028     5.069    ax_pwm_m0/pwm_r0_carry_n_0
    SLICE_X13Y106        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.077     5.146 r  ax_pwm_m0/pwm_r0_carry__0/CO[3]
                         net (fo=1, routed)           0.031     5.177    ax_pwm_m0/p_0_in
    SLICE_X13Y106        FDCE                                         r  ax_pwm_m0/pwm_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     20.000    20.000 r  
    AB11                                              0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    20.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    20.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    21.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    21.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    21.534    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    22.178 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    22.410    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.434 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          1.614    24.048    ax_pwm_m0/clk_out2
    SLICE_X13Y106        FDCE                                         r  ax_pwm_m0/pwm_r_reg/C
                         clock pessimism             -0.043    24.005    
                         clock uncertainty           -0.099    23.906    
    SLICE_X13Y106        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.027    23.933    ax_pwm_m0/pwm_r_reg
  -------------------------------------------------------------------
                         required time                         23.933    
                         arrival time                          -5.177    
  -------------------------------------------------------------------
                         slack                                 18.756    

Slack (MET) :             18.765ns  (required time - arrival time)
  Source:                 ax_pwm_m0/period_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_video_pll rise@20.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        1.126ns  (logic 0.460ns (40.853%)  route 0.666ns (59.147%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.057ns = ( 24.057 - 20.000 ) 
    Source Clock Delay      (SCD):    4.113ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.841ns (routing 0.916ns, distribution 0.925ns)
  Clock Net Delay (Destination): 1.623ns (routing 0.836ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.244    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.272 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          1.841     4.113    ax_pwm_m0/clk_out2
    SLICE_X14Y104        FDCE                                         r  ax_pwm_m0/period_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y104        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     4.206 r  ax_pwm_m0/period_cnt_reg[4]/Q
                         net (fo=3, routed)           0.579     4.785    ax_pwm_m0/period_cnt_reg[4]
    SLICE_X14Y104        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198     4.983 r  ax_pwm_m0/period_cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.011    ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X14Y105        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.034 r  ax_pwm_m0/period_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.062    ax_pwm_m0/period_cnt_reg[8]_i_1_n_0
    SLICE_X14Y106        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     5.208 r  ax_pwm_m0/period_cnt_reg[16]_i_1/O[7]
                         net (fo=1, routed)           0.031     5.239    ax_pwm_m0/period_cnt_reg[16]_i_1_n_8
    SLICE_X14Y106        FDCE                                         r  ax_pwm_m0/period_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     20.000    20.000 r  
    AB11                                              0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    20.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    20.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    21.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    21.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    21.534    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    22.178 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    22.410    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.434 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          1.623    24.057    ax_pwm_m0/clk_out2
    SLICE_X14Y106        FDCE                                         r  ax_pwm_m0/period_cnt_reg[23]/C
                         clock pessimism              0.020    24.077    
                         clock uncertainty           -0.099    23.978    
    SLICE_X14Y106        FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.027    24.005    ax_pwm_m0/period_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         24.005    
                         arrival time                          -5.239    
  -------------------------------------------------------------------
                         slack                                 18.765    

Slack (MET) :             18.766ns  (required time - arrival time)
  Source:                 ax_pwm_m0/period_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_video_pll rise@20.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.459ns (40.800%)  route 0.666ns (59.200%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.057ns = ( 24.057 - 20.000 ) 
    Source Clock Delay      (SCD):    4.113ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.841ns (routing 0.916ns, distribution 0.925ns)
  Clock Net Delay (Destination): 1.623ns (routing 0.836ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.244    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.272 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          1.841     4.113    ax_pwm_m0/clk_out2
    SLICE_X14Y104        FDCE                                         r  ax_pwm_m0/period_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y104        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     4.206 r  ax_pwm_m0/period_cnt_reg[4]/Q
                         net (fo=3, routed)           0.579     4.785    ax_pwm_m0/period_cnt_reg[4]
    SLICE_X14Y104        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198     4.983 r  ax_pwm_m0/period_cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.011    ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X14Y105        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.034 r  ax_pwm_m0/period_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.062    ax_pwm_m0/period_cnt_reg[8]_i_1_n_0
    SLICE_X14Y106        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     5.207 r  ax_pwm_m0/period_cnt_reg[16]_i_1/O[5]
                         net (fo=1, routed)           0.031     5.238    ax_pwm_m0/period_cnt_reg[16]_i_1_n_10
    SLICE_X14Y106        FDCE                                         r  ax_pwm_m0/period_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     20.000    20.000 r  
    AB11                                              0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    20.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    20.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    21.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    21.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    21.534    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    22.178 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    22.410    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.434 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          1.623    24.057    ax_pwm_m0/clk_out2
    SLICE_X14Y106        FDCE                                         r  ax_pwm_m0/period_cnt_reg[21]/C
                         clock pessimism              0.020    24.077    
                         clock uncertainty           -0.099    23.978    
    SLICE_X14Y106        FDCE (Setup_FFF_SLICEM_C_D)
                                                      0.027    24.005    ax_pwm_m0/period_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         24.005    
                         arrival time                          -5.238    
  -------------------------------------------------------------------
                         slack                                 18.766    

Slack (MET) :             18.781ns  (required time - arrival time)
  Source:                 ax_pwm_m0/period_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_video_pll rise@20.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        1.110ns  (logic 0.443ns (39.910%)  route 0.667ns (60.090%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.057ns = ( 24.057 - 20.000 ) 
    Source Clock Delay      (SCD):    4.113ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.841ns (routing 0.916ns, distribution 0.925ns)
  Clock Net Delay (Destination): 1.623ns (routing 0.836ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.244    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.272 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          1.841     4.113    ax_pwm_m0/clk_out2
    SLICE_X14Y104        FDCE                                         r  ax_pwm_m0/period_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y104        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     4.206 r  ax_pwm_m0/period_cnt_reg[4]/Q
                         net (fo=3, routed)           0.579     4.785    ax_pwm_m0/period_cnt_reg[4]
    SLICE_X14Y104        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198     4.983 r  ax_pwm_m0/period_cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.011    ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X14Y105        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.034 r  ax_pwm_m0/period_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.062    ax_pwm_m0/period_cnt_reg[8]_i_1_n_0
    SLICE_X14Y106        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     5.191 r  ax_pwm_m0/period_cnt_reg[16]_i_1/O[6]
                         net (fo=1, routed)           0.032     5.223    ax_pwm_m0/period_cnt_reg[16]_i_1_n_9
    SLICE_X14Y106        FDCE                                         r  ax_pwm_m0/period_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     20.000    20.000 r  
    AB11                                              0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    20.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    20.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    21.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    21.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    21.534    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    22.178 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    22.410    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.434 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          1.623    24.057    ax_pwm_m0/clk_out2
    SLICE_X14Y106        FDCE                                         r  ax_pwm_m0/period_cnt_reg[22]/C
                         clock pessimism              0.020    24.077    
                         clock uncertainty           -0.099    23.978    
    SLICE_X14Y106        FDCE (Setup_GFF_SLICEM_C_D)
                                                      0.027    24.005    ax_pwm_m0/period_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         24.005    
                         arrival time                          -5.223    
  -------------------------------------------------------------------
                         slack                                 18.781    

Slack (MET) :             18.803ns  (required time - arrival time)
  Source:                 ax_pwm_m0/period_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_video_pll rise@20.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.423ns (38.879%)  route 0.665ns (61.121%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.057ns = ( 24.057 - 20.000 ) 
    Source Clock Delay      (SCD):    4.113ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.841ns (routing 0.916ns, distribution 0.925ns)
  Clock Net Delay (Destination): 1.623ns (routing 0.836ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.244    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.272 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          1.841     4.113    ax_pwm_m0/clk_out2
    SLICE_X14Y104        FDCE                                         r  ax_pwm_m0/period_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y104        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     4.206 r  ax_pwm_m0/period_cnt_reg[4]/Q
                         net (fo=3, routed)           0.579     4.785    ax_pwm_m0/period_cnt_reg[4]
    SLICE_X14Y104        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198     4.983 r  ax_pwm_m0/period_cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.011    ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X14Y105        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.034 r  ax_pwm_m0/period_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.062    ax_pwm_m0/period_cnt_reg[8]_i_1_n_0
    SLICE_X14Y106        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.109     5.171 r  ax_pwm_m0/period_cnt_reg[16]_i_1/O[4]
                         net (fo=1, routed)           0.030     5.201    ax_pwm_m0/period_cnt_reg[16]_i_1_n_11
    SLICE_X14Y106        FDCE                                         r  ax_pwm_m0/period_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     20.000    20.000 r  
    AB11                                              0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    20.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    20.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    21.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    21.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    21.534    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    22.178 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    22.410    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.434 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          1.623    24.057    ax_pwm_m0/clk_out2
    SLICE_X14Y106        FDCE                                         r  ax_pwm_m0/period_cnt_reg[20]/C
                         clock pessimism              0.020    24.077    
                         clock uncertainty           -0.099    23.978    
    SLICE_X14Y106        FDCE (Setup_EFF_SLICEM_C_D)
                                                      0.027    24.005    ax_pwm_m0/period_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         24.005    
                         arrival time                          -5.201    
  -------------------------------------------------------------------
                         slack                                 18.803    

Slack (MET) :             18.806ns  (required time - arrival time)
  Source:                 ax_pwm_m0/period_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_video_pll rise@20.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.418ns (38.525%)  route 0.667ns (61.475%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.057ns = ( 24.057 - 20.000 ) 
    Source Clock Delay      (SCD):    4.113ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.841ns (routing 0.916ns, distribution 0.925ns)
  Clock Net Delay (Destination): 1.623ns (routing 0.836ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.244    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.272 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          1.841     4.113    ax_pwm_m0/clk_out2
    SLICE_X14Y104        FDCE                                         r  ax_pwm_m0/period_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y104        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     4.206 r  ax_pwm_m0/period_cnt_reg[4]/Q
                         net (fo=3, routed)           0.579     4.785    ax_pwm_m0/period_cnt_reg[4]
    SLICE_X14Y104        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198     4.983 r  ax_pwm_m0/period_cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.011    ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X14Y105        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.034 r  ax_pwm_m0/period_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.062    ax_pwm_m0/period_cnt_reg[8]_i_1_n_0
    SLICE_X14Y106        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     5.166 r  ax_pwm_m0/period_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.032     5.198    ax_pwm_m0/period_cnt_reg[16]_i_1_n_12
    SLICE_X14Y106        FDCE                                         r  ax_pwm_m0/period_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     20.000    20.000 r  
    AB11                                              0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    20.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    20.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    21.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    21.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    21.534    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    22.178 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    22.410    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.434 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          1.623    24.057    ax_pwm_m0/clk_out2
    SLICE_X14Y106        FDCE                                         r  ax_pwm_m0/period_cnt_reg[19]/C
                         clock pessimism              0.020    24.077    
                         clock uncertainty           -0.099    23.978    
    SLICE_X14Y106        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.027    24.005    ax_pwm_m0/period_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         24.005    
                         arrival time                          -5.198    
  -------------------------------------------------------------------
                         slack                                 18.806    

Slack (MET) :             18.814ns  (required time - arrival time)
  Source:                 ax_pwm_m0/period_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_video_pll rise@20.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.411ns (38.162%)  route 0.666ns (61.838%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.057ns = ( 24.057 - 20.000 ) 
    Source Clock Delay      (SCD):    4.113ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.841ns (routing 0.916ns, distribution 0.925ns)
  Clock Net Delay (Destination): 1.623ns (routing 0.836ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.244    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.272 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          1.841     4.113    ax_pwm_m0/clk_out2
    SLICE_X14Y104        FDCE                                         r  ax_pwm_m0/period_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y104        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     4.206 r  ax_pwm_m0/period_cnt_reg[4]/Q
                         net (fo=3, routed)           0.579     4.785    ax_pwm_m0/period_cnt_reg[4]
    SLICE_X14Y104        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198     4.983 r  ax_pwm_m0/period_cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.011    ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X14Y105        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.034 r  ax_pwm_m0/period_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.062    ax_pwm_m0/period_cnt_reg[8]_i_1_n_0
    SLICE_X14Y106        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     5.159 r  ax_pwm_m0/period_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.031     5.190    ax_pwm_m0/period_cnt_reg[16]_i_1_n_14
    SLICE_X14Y106        FDCE                                         r  ax_pwm_m0/period_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     20.000    20.000 r  
    AB11                                              0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    20.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    20.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    21.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    21.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    21.534    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    22.178 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    22.410    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.434 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          1.623    24.057    ax_pwm_m0/clk_out2
    SLICE_X14Y106        FDCE                                         r  ax_pwm_m0/period_cnt_reg[17]/C
                         clock pessimism              0.020    24.077    
                         clock uncertainty           -0.099    23.978    
    SLICE_X14Y106        FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.027    24.005    ax_pwm_m0/period_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         24.005    
                         arrival time                          -5.190    
  -------------------------------------------------------------------
                         slack                                 18.814    

Slack (MET) :             18.816ns  (required time - arrival time)
  Source:                 ax_pwm_m0/period_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_video_pll rise@20.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.437ns (40.651%)  route 0.638ns (59.349%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.057ns = ( 24.057 - 20.000 ) 
    Source Clock Delay      (SCD):    4.113ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.841ns (routing 0.916ns, distribution 0.925ns)
  Clock Net Delay (Destination): 1.623ns (routing 0.836ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.244    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.272 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          1.841     4.113    ax_pwm_m0/clk_out2
    SLICE_X14Y104        FDCE                                         r  ax_pwm_m0/period_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y104        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     4.206 r  ax_pwm_m0/period_cnt_reg[4]/Q
                         net (fo=3, routed)           0.579     4.785    ax_pwm_m0/period_cnt_reg[4]
    SLICE_X14Y104        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198     4.983 r  ax_pwm_m0/period_cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.011    ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X14Y105        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     5.157 r  ax_pwm_m0/period_cnt_reg[8]_i_1/O[7]
                         net (fo=1, routed)           0.031     5.188    ax_pwm_m0/period_cnt_reg[8]_i_1_n_8
    SLICE_X14Y105        FDCE                                         r  ax_pwm_m0/period_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     20.000    20.000 r  
    AB11                                              0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    20.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    20.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    21.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    21.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    21.534    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    22.178 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    22.410    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.434 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          1.623    24.057    ax_pwm_m0/clk_out2
    SLICE_X14Y105        FDCE                                         r  ax_pwm_m0/period_cnt_reg[15]/C
                         clock pessimism              0.020    24.077    
                         clock uncertainty           -0.099    23.978    
    SLICE_X14Y105        FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.027    24.005    ax_pwm_m0/period_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         24.005    
                         arrival time                          -5.188    
  -------------------------------------------------------------------
                         slack                                 18.816    

Slack (MET) :             18.817ns  (required time - arrival time)
  Source:                 ax_pwm_m0/period_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_video_pll rise@20.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.436ns (40.596%)  route 0.638ns (59.404%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.057ns = ( 24.057 - 20.000 ) 
    Source Clock Delay      (SCD):    4.113ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.841ns (routing 0.916ns, distribution 0.925ns)
  Clock Net Delay (Destination): 1.623ns (routing 0.836ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.244    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.272 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          1.841     4.113    ax_pwm_m0/clk_out2
    SLICE_X14Y104        FDCE                                         r  ax_pwm_m0/period_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y104        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     4.206 r  ax_pwm_m0/period_cnt_reg[4]/Q
                         net (fo=3, routed)           0.579     4.785    ax_pwm_m0/period_cnt_reg[4]
    SLICE_X14Y104        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198     4.983 r  ax_pwm_m0/period_cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.011    ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X14Y105        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     5.156 r  ax_pwm_m0/period_cnt_reg[8]_i_1/O[5]
                         net (fo=1, routed)           0.031     5.187    ax_pwm_m0/period_cnt_reg[8]_i_1_n_10
    SLICE_X14Y105        FDCE                                         r  ax_pwm_m0/period_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     20.000    20.000 r  
    AB11                                              0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    20.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    20.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    21.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    21.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    21.534    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    22.178 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    22.410    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.434 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          1.623    24.057    ax_pwm_m0/clk_out2
    SLICE_X14Y105        FDCE                                         r  ax_pwm_m0/period_cnt_reg[13]/C
                         clock pessimism              0.020    24.077    
                         clock uncertainty           -0.099    23.978    
    SLICE_X14Y105        FDCE (Setup_FFF_SLICEM_C_D)
                                                      0.027    24.005    ax_pwm_m0/period_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         24.005    
                         arrival time                          -5.187    
  -------------------------------------------------------------------
                         slack                                 18.817    

Slack (MET) :             18.824ns  (required time - arrival time)
  Source:                 ax_pwm_m0/period_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_video_pll rise@20.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.400ns (37.488%)  route 0.667ns (62.512%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.057ns = ( 24.057 - 20.000 ) 
    Source Clock Delay      (SCD):    4.113ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.841ns (routing 0.916ns, distribution 0.925ns)
  Clock Net Delay (Destination): 1.623ns (routing 0.836ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  BUFG_inst/O
                         net (fo=1, routed)           0.571     2.089    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.983 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     2.244    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.272 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          1.841     4.113    ax_pwm_m0/clk_out2
    SLICE_X14Y104        FDCE                                         r  ax_pwm_m0/period_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y104        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     4.206 r  ax_pwm_m0/period_cnt_reg[4]/Q
                         net (fo=3, routed)           0.579     4.785    ax_pwm_m0/period_cnt_reg[4]
    SLICE_X14Y104        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198     4.983 r  ax_pwm_m0/period_cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.011    ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X14Y105        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.034 r  ax_pwm_m0/period_cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     5.062    ax_pwm_m0/period_cnt_reg[8]_i_1_n_0
    SLICE_X14Y106        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     5.148 r  ax_pwm_m0/period_cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.032     5.180    ax_pwm_m0/period_cnt_reg[16]_i_1_n_13
    SLICE_X14Y106        FDCE                                         r  ax_pwm_m0/period_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                     20.000    20.000 r  
    AB11                                              0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    20.827 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.827    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    20.827 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    21.002    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    21.026 r  BUFG_inst/O
                         net (fo=1, routed)           0.508    21.534    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    22.178 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    22.410    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.434 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          1.623    24.057    ax_pwm_m0/clk_out2
    SLICE_X14Y106        FDCE                                         r  ax_pwm_m0/period_cnt_reg[18]/C
                         clock pessimism              0.020    24.077    
                         clock uncertainty           -0.099    23.978    
    SLICE_X14Y106        FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.027    24.005    ax_pwm_m0/period_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         24.005    
                         arrival time                          -5.180    
  -------------------------------------------------------------------
                         slack                                 18.824    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.056ns (47.458%)  route 0.062ns (52.542%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    2.524ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Net Delay (Source):      0.928ns (routing 0.461ns, distribution 0.467ns)
  Clock Net Delay (Destination): 1.050ns (routing 0.512ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.579    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.596 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          0.928     2.524    ax_pwm_m0/clk_out2
    SLICE_X14Y106        FDCE                                         r  ax_pwm_m0/period_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y106        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.562 r  ax_pwm_m0/period_cnt_reg[17]/Q
                         net (fo=3, routed)           0.055     2.617    ax_pwm_m0/period_cnt_reg[17]
    SLICE_X14Y106        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     2.635 r  ax_pwm_m0/period_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.007     2.642    ax_pwm_m0/period_cnt_reg[16]_i_1_n_14
    SLICE_X14Y106        FDCE                                         r  ax_pwm_m0/period_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.373    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.392 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          1.050     2.442    ax_pwm_m0/clk_out2
    SLICE_X14Y106        FDCE                                         r  ax_pwm_m0/period_cnt_reg[17]/C
                         clock pessimism              0.087     2.530    
    SLICE_X14Y106        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046     2.576    ax_pwm_m0/period_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.576    
                         arrival time                           2.642    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.056ns (47.458%)  route 0.062ns (52.542%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    2.523ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Net Delay (Source):      0.927ns (routing 0.461ns, distribution 0.466ns)
  Clock Net Delay (Destination): 1.049ns (routing 0.512ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.579    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.596 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          0.927     2.523    ax_pwm_m0/clk_out2
    SLICE_X14Y105        FDCE                                         r  ax_pwm_m0/period_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y105        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.561 r  ax_pwm_m0/period_cnt_reg[9]/Q
                         net (fo=3, routed)           0.055     2.616    ax_pwm_m0/period_cnt_reg[9]
    SLICE_X14Y105        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     2.634 r  ax_pwm_m0/period_cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.007     2.641    ax_pwm_m0/period_cnt_reg[8]_i_1_n_14
    SLICE_X14Y105        FDCE                                         r  ax_pwm_m0/period_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.373    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.392 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          1.049     2.441    ax_pwm_m0/clk_out2
    SLICE_X14Y105        FDCE                                         r  ax_pwm_m0/period_cnt_reg[9]/C
                         clock pessimism              0.087     2.529    
    SLICE_X14Y105        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046     2.575    ax_pwm_m0/period_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.575    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/pwm_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.095ns (60.510%)  route 0.062ns (39.490%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    2.523ns
    Clock Pessimism Removal (CPR):    -0.129ns
  Clock Net Delay (Source):      0.927ns (routing 0.461ns, distribution 0.466ns)
  Clock Net Delay (Destination): 1.042ns (routing 0.512ns, distribution 0.530ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.579    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.596 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          0.927     2.523    ax_pwm_m0/clk_out2
    SLICE_X14Y106        FDCE                                         r  ax_pwm_m0/period_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y106        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     2.562 r  ax_pwm_m0/period_cnt_reg[22]/Q
                         net (fo=3, routed)           0.055     2.617    ax_pwm_m0/period_cnt_reg[22]
    SLICE_X13Y106        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.020     2.637 r  ax_pwm_m0/pwm_r0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     2.637    ax_pwm_m0/pwm_r0_carry__0_i_1_n_0
    SLICE_X13Y106        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[3])
                                                      0.036     2.673 r  ax_pwm_m0/pwm_r0_carry__0/CO[3]
                         net (fo=1, routed)           0.007     2.680    ax_pwm_m0/p_0_in
    SLICE_X13Y106        FDCE                                         r  ax_pwm_m0/pwm_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.373    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.392 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          1.042     2.434    ax_pwm_m0/clk_out2
    SLICE_X13Y106        FDCE                                         r  ax_pwm_m0/pwm_r_reg/C
                         clock pessimism              0.129     2.564    
    SLICE_X13Y106        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.610    ax_pwm_m0/pwm_r_reg
  -------------------------------------------------------------------
                         required time                         -2.610    
                         arrival time                           2.680    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.057ns (46.721%)  route 0.065ns (53.279%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    2.523ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Net Delay (Source):      0.927ns (routing 0.461ns, distribution 0.466ns)
  Clock Net Delay (Destination): 1.049ns (routing 0.512ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.579    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.596 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          0.927     2.523    ax_pwm_m0/clk_out2
    SLICE_X14Y105        FDCE                                         r  ax_pwm_m0/period_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y105        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.561 r  ax_pwm_m0/period_cnt_reg[10]/Q
                         net (fo=3, routed)           0.058     2.619    ax_pwm_m0/period_cnt_reg[10]
    SLICE_X14Y105        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     2.638 r  ax_pwm_m0/period_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.007     2.645    ax_pwm_m0/period_cnt_reg[8]_i_1_n_13
    SLICE_X14Y105        FDCE                                         r  ax_pwm_m0/period_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.373    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.392 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          1.049     2.441    ax_pwm_m0/clk_out2
    SLICE_X14Y105        FDCE                                         r  ax_pwm_m0/period_cnt_reg[10]/C
                         clock pessimism              0.087     2.529    
    SLICE_X14Y105        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.046     2.575    ax_pwm_m0/period_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.575    
                         arrival time                           2.645    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_cnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.057ns (46.721%)  route 0.065ns (53.279%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.442ns
    Source Clock Delay      (SCD):    2.524ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Net Delay (Source):      0.928ns (routing 0.461ns, distribution 0.467ns)
  Clock Net Delay (Destination): 1.050ns (routing 0.512ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.579    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.596 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          0.928     2.524    ax_pwm_m0/clk_out2
    SLICE_X14Y106        FDCE                                         r  ax_pwm_m0/period_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y106        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.562 r  ax_pwm_m0/period_cnt_reg[18]/Q
                         net (fo=3, routed)           0.058     2.620    ax_pwm_m0/period_cnt_reg[18]
    SLICE_X14Y106        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     2.639 r  ax_pwm_m0/period_cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.007     2.646    ax_pwm_m0/period_cnt_reg[16]_i_1_n_13
    SLICE_X14Y106        FDCE                                         r  ax_pwm_m0/period_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.373    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.392 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          1.050     2.442    ax_pwm_m0/clk_out2
    SLICE_X14Y106        FDCE                                         r  ax_pwm_m0/period_cnt_reg[18]/C
                         clock pessimism              0.087     2.530    
    SLICE_X14Y106        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.046     2.576    ax_pwm_m0/period_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.576    
                         arrival time                           2.646    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.057ns (46.721%)  route 0.065ns (53.279%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    2.523ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Net Delay (Source):      0.927ns (routing 0.461ns, distribution 0.466ns)
  Clock Net Delay (Destination): 1.049ns (routing 0.512ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.579    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.596 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          0.927     2.523    ax_pwm_m0/clk_out2
    SLICE_X14Y104        FDCE                                         r  ax_pwm_m0/period_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y104        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.561 r  ax_pwm_m0/period_cnt_reg[2]/Q
                         net (fo=3, routed)           0.058     2.619    ax_pwm_m0/period_cnt_reg[2]
    SLICE_X14Y104        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     2.638 r  ax_pwm_m0/period_cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.007     2.645    ax_pwm_m0/period_cnt_reg[0]_i_1_n_13
    SLICE_X14Y104        FDCE                                         r  ax_pwm_m0/period_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.373    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.392 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          1.049     2.441    ax_pwm_m0/clk_out2
    SLICE_X14Y104        FDCE                                         r  ax_pwm_m0/period_cnt_reg[2]/C
                         clock pessimism              0.087     2.529    
    SLICE_X14Y104        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.046     2.575    ax_pwm_m0/period_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.575    
                         arrival time                           2.645    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.057ns (46.342%)  route 0.066ns (53.659%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.439ns
    Source Clock Delay      (SCD):    2.522ns
    Clock Pessimism Removal (CPR):    -0.088ns
  Clock Net Delay (Source):      0.926ns (routing 0.461ns, distribution 0.465ns)
  Clock Net Delay (Destination): 1.047ns (routing 0.512ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.579    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.596 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          0.926     2.522    ax_pwm_m0/clk_out2
    SLICE_X14Y105        FDCE                                         r  ax_pwm_m0/period_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y105        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.561 r  ax_pwm_m0/period_cnt_reg[15]/Q
                         net (fo=3, routed)           0.059     2.620    ax_pwm_m0/period_cnt_reg[15]
    SLICE_X14Y105        CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.018     2.638 r  ax_pwm_m0/period_cnt_reg[8]_i_1/O[7]
                         net (fo=1, routed)           0.007     2.645    ax_pwm_m0/period_cnt_reg[8]_i_1_n_8
    SLICE_X14Y105        FDCE                                         r  ax_pwm_m0/period_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.373    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.392 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          1.047     2.439    ax_pwm_m0/clk_out2
    SLICE_X14Y105        FDCE                                         r  ax_pwm_m0/period_cnt_reg[15]/C
                         clock pessimism              0.088     2.528    
    SLICE_X14Y105        FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.046     2.574    ax_pwm_m0/period_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.574    
                         arrival time                           2.645    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.057ns (46.342%)  route 0.066ns (53.659%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.439ns
    Source Clock Delay      (SCD):    2.522ns
    Clock Pessimism Removal (CPR):    -0.088ns
  Clock Net Delay (Source):      0.926ns (routing 0.461ns, distribution 0.465ns)
  Clock Net Delay (Destination): 1.047ns (routing 0.512ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.579    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.596 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          0.926     2.522    ax_pwm_m0/clk_out2
    SLICE_X14Y104        FDCE                                         r  ax_pwm_m0/period_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y104        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.561 r  ax_pwm_m0/period_cnt_reg[7]/Q
                         net (fo=3, routed)           0.059     2.620    ax_pwm_m0/period_cnt_reg[7]
    SLICE_X14Y104        CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.018     2.638 r  ax_pwm_m0/period_cnt_reg[0]_i_1/O[7]
                         net (fo=1, routed)           0.007     2.645    ax_pwm_m0/period_cnt_reg[0]_i_1_n_8
    SLICE_X14Y104        FDCE                                         r  ax_pwm_m0/period_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.373    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.392 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          1.047     2.439    ax_pwm_m0/clk_out2
    SLICE_X14Y104        FDCE                                         r  ax_pwm_m0/period_cnt_reg[7]/C
                         clock pessimism              0.088     2.528    
    SLICE_X14Y104        FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.046     2.574    ax_pwm_m0/period_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.574    
                         arrival time                           2.645    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.057ns (46.342%)  route 0.066ns (53.659%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    2.523ns
    Clock Pessimism Removal (CPR):    -0.088ns
  Clock Net Delay (Source):      0.927ns (routing 0.461ns, distribution 0.466ns)
  Clock Net Delay (Destination): 1.048ns (routing 0.512ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.579    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.596 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          0.927     2.523    ax_pwm_m0/clk_out2
    SLICE_X14Y106        FDCE                                         r  ax_pwm_m0/period_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y106        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.562 r  ax_pwm_m0/period_cnt_reg[23]/Q
                         net (fo=3, routed)           0.059     2.621    ax_pwm_m0/period_cnt_reg[23]
    SLICE_X14Y106        CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.018     2.639 r  ax_pwm_m0/period_cnt_reg[16]_i_1/O[7]
                         net (fo=1, routed)           0.007     2.646    ax_pwm_m0/period_cnt_reg[16]_i_1_n_8
    SLICE_X14Y106        FDCE                                         r  ax_pwm_m0/period_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.373    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.392 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          1.048     2.440    ax_pwm_m0/clk_out2
    SLICE_X14Y106        FDCE                                         r  ax_pwm_m0/period_cnt_reg[23]/C
                         clock pessimism              0.088     2.529    
    SLICE_X14Y106        FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.046     2.575    ax_pwm_m0/period_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.575    
                         arrival time                           2.646    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_video_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_video_pll rise@0.000ns - clk_out2_video_pll rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.059ns (47.200%)  route 0.066ns (52.800%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    2.523ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Net Delay (Source):      0.927ns (routing 0.461ns, distribution 0.466ns)
  Clock Net Delay (Destination): 1.049ns (routing 0.512ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  BUFG_inst/O
                         net (fo=1, routed)           0.295     1.201    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.431 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.579    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.596 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          0.927     2.523    ax_pwm_m0/clk_out2
    SLICE_X14Y105        FDCE                                         r  ax_pwm_m0/period_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y105        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.562 r  ax_pwm_m0/period_cnt_reg[11]/Q
                         net (fo=3, routed)           0.059     2.621    ax_pwm_m0/period_cnt_reg[11]
    SLICE_X14Y105        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.020     2.641 r  ax_pwm_m0/period_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.007     2.648    ax_pwm_m0/period_cnt_reg[8]_i_1_n_12
    SLICE_X14Y105        FDCE                                         r  ax_pwm_m0/period_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_video_pll rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  sys_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    sys_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  sys_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    sys_clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  BUFG_inst/O
                         net (fo=1, routed)           0.326     1.499    video_pll_m0/inst/clk_in1
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.204 r  video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.373    video_pll_m0/inst/clk_out2_video_pll
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.392 r  video_pll_m0/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=26, routed)          1.049     2.441    ax_pwm_m0/clk_out2
    SLICE_X14Y105        FDCE                                         r  ax_pwm_m0/period_cnt_reg[11]/C
                         clock pessimism              0.087     2.529    
    SLICE_X14Y105        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.046     2.575    ax_pwm_m0/period_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.575    
                         arrival time                           2.648    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_video_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I            n/a            1.499         20.000      18.501     BUFGCE_X0Y14   video_pll_m0/inst/clkout2_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.250         20.000      18.750     MMCM_X0Y0      video_pll_m0/inst/mmcme4_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            0.550         20.000      19.450     SLICE_X13Y104  ax_pwm_m0/duty_r_reg[22]/C
Min Period        n/a     FDCE/C              n/a            0.550         20.000      19.450     SLICE_X14Y104  ax_pwm_m0/period_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         20.000      19.450     SLICE_X14Y105  ax_pwm_m0/period_cnt_reg[10]/C
Min Period        n/a     FDCE/C              n/a            0.550         20.000      19.450     SLICE_X14Y105  ax_pwm_m0/period_cnt_reg[11]/C
Min Period        n/a     FDCE/C              n/a            0.550         20.000      19.450     SLICE_X14Y105  ax_pwm_m0/period_cnt_reg[12]/C
Min Period        n/a     FDCE/C              n/a            0.550         20.000      19.450     SLICE_X14Y105  ax_pwm_m0/period_cnt_reg[13]/C
Min Period        n/a     FDCE/C              n/a            0.550         20.000      19.450     SLICE_X14Y105  ax_pwm_m0/period_cnt_reg[14]/C
Min Period        n/a     FDCE/C              n/a            0.550         20.000      19.450     SLICE_X14Y105  ax_pwm_m0/period_cnt_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X13Y104  ax_pwm_m0/duty_r_reg[22]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X14Y104  ax_pwm_m0/period_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X14Y105  ax_pwm_m0/period_cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X14Y105  ax_pwm_m0/period_cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X14Y104  ax_pwm_m0/period_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X14Y106  ax_pwm_m0/period_cnt_reg[20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X14Y106  ax_pwm_m0/period_cnt_reg[21]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X14Y106  ax_pwm_m0/period_cnt_reg[22]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X14Y106  ax_pwm_m0/period_cnt_reg[23]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X14Y104  ax_pwm_m0/period_cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X13Y104  ax_pwm_m0/duty_r_reg[22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X13Y104  ax_pwm_m0/duty_r_reg[22]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X14Y104  ax_pwm_m0/period_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X14Y105  ax_pwm_m0/period_cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X14Y105  ax_pwm_m0/period_cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X14Y105  ax_pwm_m0/period_cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X14Y105  ax_pwm_m0/period_cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X14Y105  ax_pwm_m0/period_cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X14Y105  ax_pwm_m0/period_cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X14Y105  ax_pwm_m0/period_cnt_reg[13]/C



