Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Apr  5 15:25:38 2022
| Host         : wx running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: audio_Cap/sclk_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: clk_1khz/PRESCALER_CLOCK_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk_1khz/SLOW_CLOCK_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: clk_200hz/PRESCALER_CLOCK_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: clk_200hz/SLOW_CLOCK_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: clk_40khz/PRESCALER_CLOCK_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clk_40khz/SLOW_CLOCK_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: clk_6250khz/PRESCALER_CLOCK_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: clk_6250khz/SLOW_CLOCK_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: wave_visualiser/clk_sample/PRESCALER_CLOCK_reg/Q (HIGH)

 There are 2350 register/latch pins with no clock driven by root clock pin: wave_visualiser/clk_sample/SLOW_CLOCK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5178 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.124        0.000                      0                  178        0.225        0.000                      0                  178        4.500        0.000                       0                    99  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.124        0.000                      0                  178        0.225        0.000                      0                  178        4.500        0.000                       0                    99  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.124ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.124ns  (required time - arrival time)
  Source:                 audio_Cap/count2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_Cap/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.845ns  (logic 1.364ns (28.151%)  route 3.481ns (71.849%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.790     5.311    audio_Cap/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y123         FDRE                                         r  audio_Cap/count2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y123         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  audio_Cap/count2_reg[4]/Q
                         net (fo=8, routed)           1.198     7.028    audio_Cap/count2_reg[4]
    SLICE_X8Y124         LUT5 (Prop_lut5_I3_O)        0.146     7.174 r  audio_Cap/sclk_i_19/O
                         net (fo=1, routed)           0.452     7.626    audio_Cap/sclk_i_19_n_0
    SLICE_X8Y124         LUT6 (Prop_lut6_I5_O)        0.328     7.954 r  audio_Cap/sclk_i_15/O
                         net (fo=1, routed)           0.643     8.597    audio_Cap/sclk_i_15_n_0
    SLICE_X9Y124         LUT6 (Prop_lut6_I5_O)        0.124     8.721 r  audio_Cap/sclk_i_10/O
                         net (fo=1, routed)           0.665     9.386    audio_Cap/sclk_i_10_n_0
    SLICE_X9Y124         LUT6 (Prop_lut6_I5_O)        0.124     9.510 r  audio_Cap/sclk_i_4/O
                         net (fo=1, routed)           0.522    10.033    audio_Cap/sclk_i_4_n_0
    SLICE_X5Y124         LUT6 (Prop_lut6_I3_O)        0.124    10.157 r  audio_Cap/sclk_i_1/O
                         net (fo=1, routed)           0.000    10.157    audio_Cap/sclk_i_1_n_0
    SLICE_X5Y124         FDRE                                         r  audio_Cap/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.665    15.006    audio_Cap/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y124         FDRE                                         r  audio_Cap/sclk_reg/C
                         clock pessimism              0.281    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X5Y124         FDRE (Setup_fdre_C_D)        0.029    15.281    audio_Cap/sclk_reg
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                         -10.157    
  -------------------------------------------------------------------
                         slack                                  5.124    

Slack (MET) :             6.206ns  (required time - arrival time)
  Source:                 clk_6250khz/PRESCALER_COUNTER_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6250khz/PRESCALER_COUNTER_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.027ns  (logic 1.528ns (50.486%)  route 1.499ns (49.514%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.537     5.058    clk_6250khz/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y74         FDRE                                         r  clk_6250khz/PRESCALER_COUNTER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDRE (Prop_fdre_C_Q)         0.518     5.576 f  clk_6250khz/PRESCALER_COUNTER_reg[3]/Q
                         net (fo=3, routed)           0.847     6.423    clk_6250khz/PRESCALER_COUNTER_reg[3]
    SLICE_X13Y75         LUT2 (Prop_lut2_I1_O)        0.124     6.547 r  clk_6250khz/PRESCALER_COUNTER[0]_i_13__2/O
                         net (fo=1, routed)           0.000     6.547    clk_6250khz/PRESCALER_COUNTER[0]_i_13__2_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.097 r  clk_6250khz/PRESCALER_COUNTER_reg[0]_i_5__1/CO[3]
                         net (fo=1, routed)           0.000     7.097    clk_6250khz/PRESCALER_COUNTER_reg[0]_i_5__1_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.211 r  clk_6250khz/PRESCALER_COUNTER_reg[0]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     7.211    clk_6250khz/PRESCALER_COUNTER2
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.433 r  clk_6250khz/PRESCALER_COUNTER_reg[0]_i_1__1/O[0]
                         net (fo=16, routed)          0.652     8.084    clk_6250khz/clear
    SLICE_X12Y77         FDRE                                         r  clk_6250khz/PRESCALER_COUNTER_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.426    14.767    clk_6250khz/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y77         FDRE                                         r  clk_6250khz/PRESCALER_COUNTER_reg[12]/C
                         clock pessimism              0.258    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X12Y77         FDRE (Setup_fdre_C_R)       -0.699    14.291    clk_6250khz/PRESCALER_COUNTER_reg[12]
  -------------------------------------------------------------------
                         required time                         14.291    
                         arrival time                          -8.084    
  -------------------------------------------------------------------
                         slack                                  6.206    

Slack (MET) :             6.206ns  (required time - arrival time)
  Source:                 clk_6250khz/PRESCALER_COUNTER_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6250khz/PRESCALER_COUNTER_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.027ns  (logic 1.528ns (50.486%)  route 1.499ns (49.514%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.537     5.058    clk_6250khz/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y74         FDRE                                         r  clk_6250khz/PRESCALER_COUNTER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDRE (Prop_fdre_C_Q)         0.518     5.576 f  clk_6250khz/PRESCALER_COUNTER_reg[3]/Q
                         net (fo=3, routed)           0.847     6.423    clk_6250khz/PRESCALER_COUNTER_reg[3]
    SLICE_X13Y75         LUT2 (Prop_lut2_I1_O)        0.124     6.547 r  clk_6250khz/PRESCALER_COUNTER[0]_i_13__2/O
                         net (fo=1, routed)           0.000     6.547    clk_6250khz/PRESCALER_COUNTER[0]_i_13__2_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.097 r  clk_6250khz/PRESCALER_COUNTER_reg[0]_i_5__1/CO[3]
                         net (fo=1, routed)           0.000     7.097    clk_6250khz/PRESCALER_COUNTER_reg[0]_i_5__1_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.211 r  clk_6250khz/PRESCALER_COUNTER_reg[0]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     7.211    clk_6250khz/PRESCALER_COUNTER2
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.433 r  clk_6250khz/PRESCALER_COUNTER_reg[0]_i_1__1/O[0]
                         net (fo=16, routed)          0.652     8.084    clk_6250khz/clear
    SLICE_X12Y77         FDRE                                         r  clk_6250khz/PRESCALER_COUNTER_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.426    14.767    clk_6250khz/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y77         FDRE                                         r  clk_6250khz/PRESCALER_COUNTER_reg[13]/C
                         clock pessimism              0.258    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X12Y77         FDRE (Setup_fdre_C_R)       -0.699    14.291    clk_6250khz/PRESCALER_COUNTER_reg[13]
  -------------------------------------------------------------------
                         required time                         14.291    
                         arrival time                          -8.084    
  -------------------------------------------------------------------
                         slack                                  6.206    

Slack (MET) :             6.206ns  (required time - arrival time)
  Source:                 clk_6250khz/PRESCALER_COUNTER_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6250khz/PRESCALER_COUNTER_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.027ns  (logic 1.528ns (50.486%)  route 1.499ns (49.514%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.537     5.058    clk_6250khz/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y74         FDRE                                         r  clk_6250khz/PRESCALER_COUNTER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDRE (Prop_fdre_C_Q)         0.518     5.576 f  clk_6250khz/PRESCALER_COUNTER_reg[3]/Q
                         net (fo=3, routed)           0.847     6.423    clk_6250khz/PRESCALER_COUNTER_reg[3]
    SLICE_X13Y75         LUT2 (Prop_lut2_I1_O)        0.124     6.547 r  clk_6250khz/PRESCALER_COUNTER[0]_i_13__2/O
                         net (fo=1, routed)           0.000     6.547    clk_6250khz/PRESCALER_COUNTER[0]_i_13__2_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.097 r  clk_6250khz/PRESCALER_COUNTER_reg[0]_i_5__1/CO[3]
                         net (fo=1, routed)           0.000     7.097    clk_6250khz/PRESCALER_COUNTER_reg[0]_i_5__1_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.211 r  clk_6250khz/PRESCALER_COUNTER_reg[0]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     7.211    clk_6250khz/PRESCALER_COUNTER2
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.433 r  clk_6250khz/PRESCALER_COUNTER_reg[0]_i_1__1/O[0]
                         net (fo=16, routed)          0.652     8.084    clk_6250khz/clear
    SLICE_X12Y77         FDRE                                         r  clk_6250khz/PRESCALER_COUNTER_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.426    14.767    clk_6250khz/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y77         FDRE                                         r  clk_6250khz/PRESCALER_COUNTER_reg[14]/C
                         clock pessimism              0.258    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X12Y77         FDRE (Setup_fdre_C_R)       -0.699    14.291    clk_6250khz/PRESCALER_COUNTER_reg[14]
  -------------------------------------------------------------------
                         required time                         14.291    
                         arrival time                          -8.084    
  -------------------------------------------------------------------
                         slack                                  6.206    

Slack (MET) :             6.206ns  (required time - arrival time)
  Source:                 clk_6250khz/PRESCALER_COUNTER_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6250khz/PRESCALER_COUNTER_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.027ns  (logic 1.528ns (50.486%)  route 1.499ns (49.514%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.537     5.058    clk_6250khz/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y74         FDRE                                         r  clk_6250khz/PRESCALER_COUNTER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDRE (Prop_fdre_C_Q)         0.518     5.576 f  clk_6250khz/PRESCALER_COUNTER_reg[3]/Q
                         net (fo=3, routed)           0.847     6.423    clk_6250khz/PRESCALER_COUNTER_reg[3]
    SLICE_X13Y75         LUT2 (Prop_lut2_I1_O)        0.124     6.547 r  clk_6250khz/PRESCALER_COUNTER[0]_i_13__2/O
                         net (fo=1, routed)           0.000     6.547    clk_6250khz/PRESCALER_COUNTER[0]_i_13__2_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.097 r  clk_6250khz/PRESCALER_COUNTER_reg[0]_i_5__1/CO[3]
                         net (fo=1, routed)           0.000     7.097    clk_6250khz/PRESCALER_COUNTER_reg[0]_i_5__1_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.211 r  clk_6250khz/PRESCALER_COUNTER_reg[0]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     7.211    clk_6250khz/PRESCALER_COUNTER2
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.433 r  clk_6250khz/PRESCALER_COUNTER_reg[0]_i_1__1/O[0]
                         net (fo=16, routed)          0.652     8.084    clk_6250khz/clear
    SLICE_X12Y77         FDRE                                         r  clk_6250khz/PRESCALER_COUNTER_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.426    14.767    clk_6250khz/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y77         FDRE                                         r  clk_6250khz/PRESCALER_COUNTER_reg[15]/C
                         clock pessimism              0.258    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X12Y77         FDRE (Setup_fdre_C_R)       -0.699    14.291    clk_6250khz/PRESCALER_COUNTER_reg[15]
  -------------------------------------------------------------------
                         required time                         14.291    
                         arrival time                          -8.084    
  -------------------------------------------------------------------
                         slack                                  6.206    

Slack (MET) :             6.216ns  (required time - arrival time)
  Source:                 clk_6250khz/PRESCALER_COUNTER_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6250khz/PRESCALER_COUNTER_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.049ns  (logic 1.528ns (50.112%)  route 1.521ns (49.888%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.537     5.058    clk_6250khz/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y74         FDRE                                         r  clk_6250khz/PRESCALER_COUNTER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDRE (Prop_fdre_C_Q)         0.518     5.576 f  clk_6250khz/PRESCALER_COUNTER_reg[3]/Q
                         net (fo=3, routed)           0.847     6.423    clk_6250khz/PRESCALER_COUNTER_reg[3]
    SLICE_X13Y75         LUT2 (Prop_lut2_I1_O)        0.124     6.547 r  clk_6250khz/PRESCALER_COUNTER[0]_i_13__2/O
                         net (fo=1, routed)           0.000     6.547    clk_6250khz/PRESCALER_COUNTER[0]_i_13__2_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.097 r  clk_6250khz/PRESCALER_COUNTER_reg[0]_i_5__1/CO[3]
                         net (fo=1, routed)           0.000     7.097    clk_6250khz/PRESCALER_COUNTER_reg[0]_i_5__1_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.211 r  clk_6250khz/PRESCALER_COUNTER_reg[0]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     7.211    clk_6250khz/PRESCALER_COUNTER2
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.433 r  clk_6250khz/PRESCALER_COUNTER_reg[0]_i_1__1/O[0]
                         net (fo=16, routed)          0.674     8.107    clk_6250khz/clear
    SLICE_X12Y74         FDRE                                         r  clk_6250khz/PRESCALER_COUNTER_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.423    14.764    clk_6250khz/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y74         FDRE                                         r  clk_6250khz/PRESCALER_COUNTER_reg[0]/C
                         clock pessimism              0.294    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X12Y74         FDRE (Setup_fdre_C_R)       -0.699    14.324    clk_6250khz/PRESCALER_COUNTER_reg[0]
  -------------------------------------------------------------------
                         required time                         14.324    
                         arrival time                          -8.107    
  -------------------------------------------------------------------
                         slack                                  6.216    

Slack (MET) :             6.216ns  (required time - arrival time)
  Source:                 clk_6250khz/PRESCALER_COUNTER_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6250khz/PRESCALER_COUNTER_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.049ns  (logic 1.528ns (50.112%)  route 1.521ns (49.888%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.537     5.058    clk_6250khz/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y74         FDRE                                         r  clk_6250khz/PRESCALER_COUNTER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDRE (Prop_fdre_C_Q)         0.518     5.576 f  clk_6250khz/PRESCALER_COUNTER_reg[3]/Q
                         net (fo=3, routed)           0.847     6.423    clk_6250khz/PRESCALER_COUNTER_reg[3]
    SLICE_X13Y75         LUT2 (Prop_lut2_I1_O)        0.124     6.547 r  clk_6250khz/PRESCALER_COUNTER[0]_i_13__2/O
                         net (fo=1, routed)           0.000     6.547    clk_6250khz/PRESCALER_COUNTER[0]_i_13__2_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.097 r  clk_6250khz/PRESCALER_COUNTER_reg[0]_i_5__1/CO[3]
                         net (fo=1, routed)           0.000     7.097    clk_6250khz/PRESCALER_COUNTER_reg[0]_i_5__1_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.211 r  clk_6250khz/PRESCALER_COUNTER_reg[0]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     7.211    clk_6250khz/PRESCALER_COUNTER2
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.433 r  clk_6250khz/PRESCALER_COUNTER_reg[0]_i_1__1/O[0]
                         net (fo=16, routed)          0.674     8.107    clk_6250khz/clear
    SLICE_X12Y74         FDRE                                         r  clk_6250khz/PRESCALER_COUNTER_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.423    14.764    clk_6250khz/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y74         FDRE                                         r  clk_6250khz/PRESCALER_COUNTER_reg[1]/C
                         clock pessimism              0.294    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X12Y74         FDRE (Setup_fdre_C_R)       -0.699    14.324    clk_6250khz/PRESCALER_COUNTER_reg[1]
  -------------------------------------------------------------------
                         required time                         14.324    
                         arrival time                          -8.107    
  -------------------------------------------------------------------
                         slack                                  6.216    

Slack (MET) :             6.216ns  (required time - arrival time)
  Source:                 clk_6250khz/PRESCALER_COUNTER_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6250khz/PRESCALER_COUNTER_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.049ns  (logic 1.528ns (50.112%)  route 1.521ns (49.888%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.537     5.058    clk_6250khz/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y74         FDRE                                         r  clk_6250khz/PRESCALER_COUNTER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDRE (Prop_fdre_C_Q)         0.518     5.576 f  clk_6250khz/PRESCALER_COUNTER_reg[3]/Q
                         net (fo=3, routed)           0.847     6.423    clk_6250khz/PRESCALER_COUNTER_reg[3]
    SLICE_X13Y75         LUT2 (Prop_lut2_I1_O)        0.124     6.547 r  clk_6250khz/PRESCALER_COUNTER[0]_i_13__2/O
                         net (fo=1, routed)           0.000     6.547    clk_6250khz/PRESCALER_COUNTER[0]_i_13__2_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.097 r  clk_6250khz/PRESCALER_COUNTER_reg[0]_i_5__1/CO[3]
                         net (fo=1, routed)           0.000     7.097    clk_6250khz/PRESCALER_COUNTER_reg[0]_i_5__1_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.211 r  clk_6250khz/PRESCALER_COUNTER_reg[0]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     7.211    clk_6250khz/PRESCALER_COUNTER2
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.433 r  clk_6250khz/PRESCALER_COUNTER_reg[0]_i_1__1/O[0]
                         net (fo=16, routed)          0.674     8.107    clk_6250khz/clear
    SLICE_X12Y74         FDRE                                         r  clk_6250khz/PRESCALER_COUNTER_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.423    14.764    clk_6250khz/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y74         FDRE                                         r  clk_6250khz/PRESCALER_COUNTER_reg[2]/C
                         clock pessimism              0.294    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X12Y74         FDRE (Setup_fdre_C_R)       -0.699    14.324    clk_6250khz/PRESCALER_COUNTER_reg[2]
  -------------------------------------------------------------------
                         required time                         14.324    
                         arrival time                          -8.107    
  -------------------------------------------------------------------
                         slack                                  6.216    

Slack (MET) :             6.216ns  (required time - arrival time)
  Source:                 clk_6250khz/PRESCALER_COUNTER_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_6250khz/PRESCALER_COUNTER_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.049ns  (logic 1.528ns (50.112%)  route 1.521ns (49.888%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.537     5.058    clk_6250khz/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y74         FDRE                                         r  clk_6250khz/PRESCALER_COUNTER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDRE (Prop_fdre_C_Q)         0.518     5.576 f  clk_6250khz/PRESCALER_COUNTER_reg[3]/Q
                         net (fo=3, routed)           0.847     6.423    clk_6250khz/PRESCALER_COUNTER_reg[3]
    SLICE_X13Y75         LUT2 (Prop_lut2_I1_O)        0.124     6.547 r  clk_6250khz/PRESCALER_COUNTER[0]_i_13__2/O
                         net (fo=1, routed)           0.000     6.547    clk_6250khz/PRESCALER_COUNTER[0]_i_13__2_n_0
    SLICE_X13Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.097 r  clk_6250khz/PRESCALER_COUNTER_reg[0]_i_5__1/CO[3]
                         net (fo=1, routed)           0.000     7.097    clk_6250khz/PRESCALER_COUNTER_reg[0]_i_5__1_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.211 r  clk_6250khz/PRESCALER_COUNTER_reg[0]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     7.211    clk_6250khz/PRESCALER_COUNTER2
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.433 r  clk_6250khz/PRESCALER_COUNTER_reg[0]_i_1__1/O[0]
                         net (fo=16, routed)          0.674     8.107    clk_6250khz/clear
    SLICE_X12Y74         FDRE                                         r  clk_6250khz/PRESCALER_COUNTER_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.423    14.764    clk_6250khz/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y74         FDRE                                         r  clk_6250khz/PRESCALER_COUNTER_reg[3]/C
                         clock pessimism              0.294    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X12Y74         FDRE (Setup_fdre_C_R)       -0.699    14.324    clk_6250khz/PRESCALER_COUNTER_reg[3]
  -------------------------------------------------------------------
                         required time                         14.324    
                         arrival time                          -8.107    
  -------------------------------------------------------------------
                         slack                                  6.216    

Slack (MET) :             6.245ns  (required time - arrival time)
  Source:                 clk_40khz/PRESCALER_COUNTER_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_40khz/PRESCALER_COUNTER_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 1.528ns (50.968%)  route 1.470ns (49.032%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.804     5.325    clk_40khz/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y135         FDRE                                         r  clk_40khz/PRESCALER_COUNTER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y135         FDRE (Prop_fdre_C_Q)         0.518     5.843 r  clk_40khz/PRESCALER_COUNTER_reg[3]/Q
                         net (fo=4, routed)           0.818     6.661    clk_40khz/PRESCALER_COUNTER_reg[3]
    SLICE_X3Y136         LUT2 (Prop_lut2_I0_O)        0.124     6.785 r  clk_40khz/PRESCALER_COUNTER[0]_i_14__1/O
                         net (fo=1, routed)           0.000     6.785    clk_40khz/PRESCALER_COUNTER[0]_i_14__1_n_0
    SLICE_X3Y136         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.335 r  clk_40khz/PRESCALER_COUNTER_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000     7.335    clk_40khz/PRESCALER_COUNTER_reg[0]_i_5__2_n_0
    SLICE_X3Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  clk_40khz/PRESCALER_COUNTER_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.449    clk_40khz/PRESCALER_COUNTER2
    SLICE_X3Y138         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.671 r  clk_40khz/PRESCALER_COUNTER_reg[0]_i_1__2/O[0]
                         net (fo=16, routed)          0.652     8.323    clk_40khz/clear
    SLICE_X2Y138         FDRE                                         r  clk_40khz/PRESCALER_COUNTER_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.680    15.021    clk_40khz/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y138         FDRE                                         r  clk_40khz/PRESCALER_COUNTER_reg[12]/C
                         clock pessimism              0.281    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y138         FDRE (Setup_fdre_C_R)       -0.699    14.568    clk_40khz/PRESCALER_COUNTER_reg[12]
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                          -8.323    
  -------------------------------------------------------------------
                         slack                                  6.245    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 wave_visualiser/clk_sample/PRESCALER_COUNTER_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wave_visualiser/clk_sample/PRESCALER_CLOCK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.751%)  route 0.141ns (40.249%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.643     1.527    wave_visualiser/clk_sample/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y112        FDRE                                         r  wave_visualiser/clk_sample/PRESCALER_COUNTER_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y112        FDRE (Prop_fdre_C_Q)         0.164     1.691 r  wave_visualiser/clk_sample/PRESCALER_COUNTER_reg[3]/Q
                         net (fo=4, routed)           0.141     1.831    wave_visualiser/clk_sample/PRESCALER_COUNTER_reg[3]
    SLICE_X16Y112        LUT6 (Prop_lut6_I2_O)        0.045     1.876 r  wave_visualiser/clk_sample/PRESCALER_CLOCK_i_1__3/O
                         net (fo=1, routed)           0.000     1.876    wave_visualiser/clk_sample/PRESCALER_CLOCK_i_1__3_n_0
    SLICE_X16Y112        FDRE                                         r  wave_visualiser/clk_sample/PRESCALER_CLOCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.915     2.043    wave_visualiser/clk_sample/CLK100MHZ_IBUF_BUFG
    SLICE_X16Y112        FDRE                                         r  wave_visualiser/clk_sample/PRESCALER_CLOCK_reg/C
                         clock pessimism             -0.482     1.561    
    SLICE_X16Y112        FDRE (Hold_fdre_C_D)         0.091     1.652    wave_visualiser/clk_sample/PRESCALER_CLOCK_reg
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_40khz/PRESCALER_COUNTER_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_40khz/PRESCALER_CLOCK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.209ns (53.632%)  route 0.181ns (46.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.671     1.555    clk_40khz/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y135         FDRE                                         r  clk_40khz/PRESCALER_COUNTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y135         FDRE (Prop_fdre_C_Q)         0.164     1.719 r  clk_40khz/PRESCALER_COUNTER_reg[2]/Q
                         net (fo=3, routed)           0.181     1.899    clk_40khz/PRESCALER_COUNTER_reg[2]
    SLICE_X4Y136         LUT6 (Prop_lut6_I1_O)        0.045     1.944 r  clk_40khz/PRESCALER_CLOCK_i_1__2/O
                         net (fo=1, routed)           0.000     1.944    clk_40khz/PRESCALER_CLOCK_i_1__2_n_0
    SLICE_X4Y136         FDRE                                         r  clk_40khz/PRESCALER_CLOCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.943     2.071    clk_40khz/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y136         FDRE                                         r  clk_40khz/PRESCALER_CLOCK_reg/C
                         clock pessimism             -0.482     1.589    
    SLICE_X4Y136         FDRE (Hold_fdre_C_D)         0.091     1.680    clk_40khz/PRESCALER_CLOCK_reg
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 clk_200hz/PRESCALER_COUNTER_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_200hz/PRESCALER_COUNTER_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.645     1.529    clk_200hz/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y108        FDRE                                         r  clk_200hz/PRESCALER_COUNTER_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y108        FDRE (Prop_fdre_C_Q)         0.141     1.670 r  clk_200hz/PRESCALER_COUNTER_reg[14]/Q
                         net (fo=3, routed)           0.122     1.791    clk_200hz/PRESCALER_COUNTER_reg[14]
    SLICE_X15Y108        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.902 r  clk_200hz/PRESCALER_COUNTER_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.902    clk_200hz/PRESCALER_COUNTER_reg[12]_i_1_n_5
    SLICE_X15Y108        FDRE                                         r  clk_200hz/PRESCALER_COUNTER_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.919     2.047    clk_200hz/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y108        FDRE                                         r  clk_200hz/PRESCALER_COUNTER_reg[14]/C
                         clock pessimism             -0.518     1.529    
    SLICE_X15Y108        FDRE (Hold_fdre_C_D)         0.105     1.634    clk_200hz/PRESCALER_COUNTER_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 clk_200hz/PRESCALER_COUNTER_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_200hz/PRESCALER_COUNTER_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.249ns (65.846%)  route 0.129ns (34.154%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.646     1.530    clk_200hz/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y106        FDRE                                         r  clk_200hz/PRESCALER_COUNTER_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y106        FDRE (Prop_fdre_C_Q)         0.141     1.671 r  clk_200hz/PRESCALER_COUNTER_reg[7]/Q
                         net (fo=4, routed)           0.129     1.800    clk_200hz/PRESCALER_COUNTER_reg[7]
    SLICE_X15Y106        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.908 r  clk_200hz/PRESCALER_COUNTER_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.908    clk_200hz/PRESCALER_COUNTER_reg[4]_i_1_n_4
    SLICE_X15Y106        FDRE                                         r  clk_200hz/PRESCALER_COUNTER_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.920     2.048    clk_200hz/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y106        FDRE                                         r  clk_200hz/PRESCALER_COUNTER_reg[7]/C
                         clock pessimism             -0.518     1.530    
    SLICE_X15Y106        FDRE (Hold_fdre_C_D)         0.105     1.635    clk_200hz/PRESCALER_COUNTER_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 clk_1khz/PRESCALER_COUNTER_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1khz/PRESCALER_COUNTER_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.249ns (65.846%)  route 0.129ns (34.154%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.582     1.465    clk_1khz/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  clk_1khz/PRESCALER_COUNTER_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  clk_1khz/PRESCALER_COUNTER_reg[7]/Q
                         net (fo=4, routed)           0.129     1.735    clk_1khz/PRESCALER_COUNTER_reg[7]
    SLICE_X61Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  clk_1khz/PRESCALER_COUNTER_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.843    clk_1khz/PRESCALER_COUNTER_reg[4]_i_1__0_n_4
    SLICE_X61Y26         FDRE                                         r  clk_1khz/PRESCALER_COUNTER_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.849     1.976    clk_1khz/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  clk_1khz/PRESCALER_COUNTER_reg[7]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X61Y26         FDRE (Hold_fdre_C_D)         0.105     1.570    clk_1khz/PRESCALER_COUNTER_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 clk_1khz/PRESCALER_COUNTER_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1khz/PRESCALER_COUNTER_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.658%)  route 0.130ns (34.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.584     1.467    clk_1khz/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y28         FDRE                                         r  clk_1khz/PRESCALER_COUNTER_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  clk_1khz/PRESCALER_COUNTER_reg[15]/Q
                         net (fo=3, routed)           0.130     1.738    clk_1khz/PRESCALER_COUNTER_reg[15]
    SLICE_X61Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  clk_1khz/PRESCALER_COUNTER_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.846    clk_1khz/PRESCALER_COUNTER_reg[12]_i_1__0_n_4
    SLICE_X61Y28         FDRE                                         r  clk_1khz/PRESCALER_COUNTER_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.852     1.979    clk_1khz/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y28         FDRE                                         r  clk_1khz/PRESCALER_COUNTER_reg[15]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X61Y28         FDRE (Hold_fdre_C_D)         0.105     1.572    clk_1khz/PRESCALER_COUNTER_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 clk_200hz/PRESCALER_COUNTER_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_200hz/PRESCALER_COUNTER_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.658%)  route 0.130ns (34.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.645     1.529    clk_200hz/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y108        FDRE                                         r  clk_200hz/PRESCALER_COUNTER_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y108        FDRE (Prop_fdre_C_Q)         0.141     1.670 r  clk_200hz/PRESCALER_COUNTER_reg[15]/Q
                         net (fo=3, routed)           0.130     1.800    clk_200hz/PRESCALER_COUNTER_reg[15]
    SLICE_X15Y108        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.908 r  clk_200hz/PRESCALER_COUNTER_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.908    clk_200hz/PRESCALER_COUNTER_reg[12]_i_1_n_4
    SLICE_X15Y108        FDRE                                         r  clk_200hz/PRESCALER_COUNTER_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.919     2.047    clk_200hz/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y108        FDRE                                         r  clk_200hz/PRESCALER_COUNTER_reg[15]/C
                         clock pessimism             -0.518     1.529    
    SLICE_X15Y108        FDRE (Hold_fdre_C_D)         0.105     1.634    clk_200hz/PRESCALER_COUNTER_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 clk_1khz/PRESCALER_COUNTER_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1khz/PRESCALER_COUNTER_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.249ns (65.456%)  route 0.131ns (34.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.584     1.467    clk_1khz/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  clk_1khz/PRESCALER_COUNTER_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  clk_1khz/PRESCALER_COUNTER_reg[11]/Q
                         net (fo=3, routed)           0.131     1.740    clk_1khz/PRESCALER_COUNTER_reg[11]
    SLICE_X61Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.848 r  clk_1khz/PRESCALER_COUNTER_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.848    clk_1khz/PRESCALER_COUNTER_reg[8]_i_1__0_n_4
    SLICE_X61Y27         FDRE                                         r  clk_1khz/PRESCALER_COUNTER_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.851     1.978    clk_1khz/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  clk_1khz/PRESCALER_COUNTER_reg[11]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X61Y27         FDRE (Hold_fdre_C_D)         0.105     1.572    clk_1khz/PRESCALER_COUNTER_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 clk_200hz/PRESCALER_COUNTER_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_200hz/PRESCALER_COUNTER_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.249ns (65.456%)  route 0.131ns (34.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.645     1.529    clk_200hz/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y107        FDRE                                         r  clk_200hz/PRESCALER_COUNTER_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y107        FDRE (Prop_fdre_C_Q)         0.141     1.670 r  clk_200hz/PRESCALER_COUNTER_reg[11]/Q
                         net (fo=3, routed)           0.131     1.801    clk_200hz/PRESCALER_COUNTER_reg[11]
    SLICE_X15Y107        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.909 r  clk_200hz/PRESCALER_COUNTER_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.909    clk_200hz/PRESCALER_COUNTER_reg[8]_i_1_n_4
    SLICE_X15Y107        FDRE                                         r  clk_200hz/PRESCALER_COUNTER_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.919     2.047    clk_200hz/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y107        FDRE                                         r  clk_200hz/PRESCALER_COUNTER_reg[11]/C
                         clock pessimism             -0.518     1.529    
    SLICE_X15Y107        FDRE (Hold_fdre_C_D)         0.105     1.634    clk_200hz/PRESCALER_COUNTER_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 audio_Cap/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_Cap/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.175%)  route 0.170ns (44.825%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.662     1.546    audio_Cap/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y123         FDRE                                         r  audio_Cap/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y123         FDRE (Prop_fdre_C_Q)         0.164     1.710 r  audio_Cap/count2_reg[5]/Q
                         net (fo=10, routed)          0.170     1.879    audio_Cap/count2_reg[5]
    SLICE_X5Y124         LUT6 (Prop_lut6_I0_O)        0.045     1.924 r  audio_Cap/sclk_i_1/O
                         net (fo=1, routed)           0.000     1.924    audio_Cap/sclk_i_1_n_0
    SLICE_X5Y124         FDRE                                         r  audio_Cap/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.932     2.060    audio_Cap/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y124         FDRE                                         r  audio_Cap/sclk_reg/C
                         clock pessimism             -0.502     1.558    
    SLICE_X5Y124         FDRE (Hold_fdre_C_D)         0.091     1.649    audio_Cap/sclk_reg
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y122   audio_Cap/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y124   audio_Cap/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y124   audio_Cap/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y122   audio_Cap/count2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y122   audio_Cap/count2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y122   audio_Cap/count2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y123   audio_Cap/count2_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y123   audio_Cap/count2_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y123   audio_Cap/count2_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X16Y112  wave_visualiser/clk_sample/PRESCALER_CLOCK_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y122   audio_Cap/count2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y124   audio_Cap/count2_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y124   audio_Cap/count2_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y124   audio_Cap/count2_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y124   audio_Cap/count2_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y122   audio_Cap/count2_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y122   audio_Cap/count2_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y122   audio_Cap/count2_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y123   audio_Cap/count2_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y124   audio_Cap/count2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y124   audio_Cap/count2_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y124   audio_Cap/count2_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y124   audio_Cap/count2_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y124   audio_Cap/sclk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   clk_1khz/PRESCALER_CLOCK_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y25   clk_1khz/PRESCALER_COUNTER_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y25   clk_1khz/PRESCALER_COUNTER_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y27   clk_1khz/PRESCALER_COUNTER_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y27   clk_1khz/PRESCALER_COUNTER_reg[11]/C



