; Generated by gcc 2.95.1 19990816 (release) for ARM/RISC OS
__r0	RN	0
__a1	RN	0
__a2	RN	1
__a3	RN	2
__a4	RN	3
__v1	RN	4
__v2	RN	5
__v3	RN	6
__v4	RN	7
__v5	RN	8
__v6	RN	9
__sl	RN	10
__fp	RN	11
__ip	RN	12
__sp	RN	13
__lr	RN	14
__pc	RN	15
__f0	FN	0
__f1	FN	1
__f2	FN	2
__f3	FN	3
__f4	FN	4
__f5	FN	5
__f6	FN	6
__f7	FN	7
	AREA |C$$code1|, CODE, READONLY
|gcc2_compiled.|
	ALIGN
	EXPORT	|ilogb|
|ilogb|
	; args = 0, pretend = 0, frame = 0, alloca = 0
	; frame_needed = 0, anonymous_args = 0
	; nonlocal_label = 0, nonlocal_goto = 0
	stmfd	__sp!, {__lr}
	mov	__a4, __a2
	mov	__a3, __a1
	bic	__lr, __a3, #-2147483648
	cmp	__lr, #1048576
	bge	|L..7|
	mov	__a3, __a4
	orrs	__ip, __lr, __a3
	moveq	__a1, #-2147483647
	ldmeqfd	__sp!, {__pc}^
|L..12|
	cmp	__lr, #0
	bne	|L..14|
	mvn	__a1, #1040
	sub	__a1, __a1, #2
	cmp	__a3, #0
	ldmlefd	__sp!, {__pc}^
|L..18|
	sub	__a1, __a1, #1
	mov	__a3, __a3, asl #1
	cmp	__a3, #0
	bgt	|L..18|
	ldmfd	__sp!, {__pc}^
|L..14|
	mvn	__a1, #1020
	sub	__a1, __a1, #1
	mov	__lr, __lr, asl #11
	cmp	__lr, #0
	ldmlefd	__sp!, {__pc}^
|L..24|
	sub	__a1, __a1, #1
	mov	__lr, __lr, asl #1
	cmp	__lr, #0
	bgt	|L..24|
	ldmfd	__sp!, {__pc}^
|L..7|
	mvn	__a1, #-2147483648
	sub	__ip, __a1, #1048576
	cmp	__lr, __ip
	ldmgtfd	__sp!, {__pc}^
	mvn	__a1, #1020
	sub	__a1, __a1, #2
	add	__a1, __a1, __lr, asr #20
	ldmfd	__sp!, {__pc}^
	END
