<stg><name>vta</name>


<trans_list>

<trans id="2198" from="1" to="2">
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2199" from="2" to="3">
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2200" from="3" to="4">
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2201" from="4" to="5">
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2202" from="5" to="6">
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2203" from="6" to="7">
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2204" from="7" to="8">
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2205" from="8" to="9">
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2206" from="9" to="10">
<condition id="282">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2207" from="9" to="62">
<condition id="281">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2208" from="10" to="11">
<condition id="283">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2222" from="10" to="52">
<condition id="300">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2223" from="10" to="42">
<condition id="301">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2224" from="10" to="32">
<condition id="302">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2225" from="10" to="21">
<condition id="303">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_18" val="0"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2226" from="10" to="31">
<condition id="304">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_18" val="0"/>
<literal name="tmp_34" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2210" from="11" to="12">
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2318" from="12" to="16">
<condition id="408">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2319" from="12" to="13">
<condition id="412">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2315" from="13" to="14">
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2316" from="14" to="15">
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2317" from="15" to="12">
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2217" from="16" to="17">
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2218" from="17" to="18">
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2219" from="18" to="19">
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2220" from="19" to="20">
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2221" from="20" to="31">
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2228" from="21" to="22">
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2229" from="22" to="23">
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2230" from="23" to="24">
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2231" from="24" to="25">
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2232" from="25" to="26">
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2233" from="26" to="27">
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2234" from="27" to="28">
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2323" from="28" to="31">
<condition id="413">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2324" from="28" to="29">
<condition id="416">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2321" from="29" to="30">
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2322" from="30" to="28">
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2313" from="31" to="9">
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2241" from="32" to="33">
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2242" from="33" to="34">
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2243" from="34" to="35">
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2244" from="35" to="36">
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2245" from="36" to="37">
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2246" from="37" to="38">
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2247" from="38" to="39">
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2328" from="39" to="31">
<condition id="417">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2329" from="39" to="40">
<condition id="420">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2326" from="40" to="41">
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2327" from="41" to="39">
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2270" from="42" to="43">
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2271" from="43" to="44">
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2272" from="44" to="45">
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2273" from="45" to="46">
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2274" from="46" to="47">
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2275" from="47" to="48">
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2276" from="48" to="49">
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2333" from="49" to="31">
<condition id="421">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2334" from="49" to="50">
<condition id="424">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2331" from="50" to="51">
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2332" from="51" to="49">
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2283" from="52" to="53">
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2284" from="53" to="54">
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2285" from="54" to="55">
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2286" from="55" to="56">
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2287" from="56" to="57">
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2288" from="57" to="58">
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2289" from="58" to="59">
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2338" from="59" to="31">
<condition id="425">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2339" from="59" to="60">
<condition id="428">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2336" from="60" to="61">
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2337" from="61" to="59">
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2295" from="62" to="75">
<condition id="385">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2296" from="62" to="63">
<condition id="387">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2352" from="63" to="75">
<condition id="429">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2353" from="63" to="64">
<condition id="441">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2341" from="64" to="65">
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2342" from="65" to="66">
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2343" from="66" to="67">
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2344" from="67" to="68">
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2345" from="68" to="69">
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2346" from="69" to="70">
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2347" from="70" to="71">
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2348" from="71" to="72">
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2349" from="72" to="73">
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2350" from="73" to="74">
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2351" from="74" to="63">
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2312" from="75" to="31">
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="76" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader:0  %outputs_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %outputs_V)

]]></Node>
<StgValue><ssdm name="outputs_V_read"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader:1  %biases_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %biases_V)

]]></Node>
<StgValue><ssdm name="biases_V_read"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader:2  %weights_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %weights_V)

]]></Node>
<StgValue><ssdm name="weights_V_read"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader:3  %inputs_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %inputs_V)

]]></Node>
<StgValue><ssdm name="inputs_V_read"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader:4  %uops_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %uops)

]]></Node>
<StgValue><ssdm name="uops_read"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader:5  %insns_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %insns)

]]></Node>
<StgValue><ssdm name="insns_read"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader:6  %insn_count_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %insn_count)

]]></Node>
<StgValue><ssdm name="insn_count_read"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader:7  %tmp = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %outputs_V_read, i32 6, i32 31)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader:9  %tmp_2 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %biases_V_read, i32 6, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader:11  %tmp_3 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %weights_V_read, i32 4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader:13  %tmp_5 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %inputs_V_read, i32 4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader:15  %tmp_7 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %uops_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader:17  %insns1 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %insns_read, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="insns1"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:26  %uop_mem = alloca [4096 x i32], align 16

]]></Node>
<StgValue><ssdm name="uop_mem"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="128" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:27  %inp_mem_0_V = alloca [2048 x i128], align 8

]]></Node>
<StgValue><ssdm name="inp_mem_0_V"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="128" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:28  %wgt_mem_0_V = alloca [1024 x i128], align 8

]]></Node>
<StgValue><ssdm name="wgt_mem_0_V"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="128" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:29  %wgt_mem_1_V = alloca [1024 x i128], align 8

]]></Node>
<StgValue><ssdm name="wgt_mem_1_V"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="128" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:30  %wgt_mem_2_V = alloca [1024 x i128], align 8

]]></Node>
<StgValue><ssdm name="wgt_mem_2_V"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="128" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:31  %wgt_mem_3_V = alloca [1024 x i128], align 8

]]></Node>
<StgValue><ssdm name="wgt_mem_3_V"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="128" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:32  %wgt_mem_4_V = alloca [1024 x i128], align 8

]]></Node>
<StgValue><ssdm name="wgt_mem_4_V"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="128" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:33  %wgt_mem_5_V = alloca [1024 x i128], align 8

]]></Node>
<StgValue><ssdm name="wgt_mem_5_V"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="128" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:34  %wgt_mem_6_V = alloca [1024 x i128], align 8

]]></Node>
<StgValue><ssdm name="wgt_mem_6_V"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="128" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:35  %wgt_mem_7_V = alloca [1024 x i128], align 8

]]></Node>
<StgValue><ssdm name="wgt_mem_7_V"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="128" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:36  %wgt_mem_8_V = alloca [1024 x i128], align 8

]]></Node>
<StgValue><ssdm name="wgt_mem_8_V"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="128" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:37  %wgt_mem_9_V = alloca [1024 x i128], align 8

]]></Node>
<StgValue><ssdm name="wgt_mem_9_V"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="128" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:38  %wgt_mem_10_V = alloca [1024 x i128], align 8

]]></Node>
<StgValue><ssdm name="wgt_mem_10_V"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="128" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:39  %wgt_mem_11_V = alloca [1024 x i128], align 8

]]></Node>
<StgValue><ssdm name="wgt_mem_11_V"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="128" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:40  %wgt_mem_12_V = alloca [1024 x i128], align 8

]]></Node>
<StgValue><ssdm name="wgt_mem_12_V"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="128" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:41  %wgt_mem_13_V = alloca [1024 x i128], align 8

]]></Node>
<StgValue><ssdm name="wgt_mem_13_V"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="128" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:42  %wgt_mem_14_V = alloca [1024 x i128], align 8

]]></Node>
<StgValue><ssdm name="wgt_mem_14_V"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="128" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:43  %wgt_mem_15_V = alloca [1024 x i128], align 8

]]></Node>
<StgValue><ssdm name="wgt_mem_15_V"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="512" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:44  %acc_mem_0_V = alloca [2048 x i512], align 8

]]></Node>
<StgValue><ssdm name="acc_mem_0_V"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="29">
<![CDATA[
arrayctor.loop4.preheader:18  %tmp_9 = zext i29 %insns1 to i64

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayctor.loop4.preheader:19  %ins_port_addr = getelementptr i64* %ins_port, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="ins_port_addr"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader:57  %ins_port_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %ins_port_addr, i32 %insn_count_read)

]]></Node>
<StgValue><ssdm name="ins_port_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="111" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader:57  %ins_port_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %ins_port_addr, i32 %insn_count_read)

]]></Node>
<StgValue><ssdm name="ins_port_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="112" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader:57  %ins_port_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %ins_port_addr, i32 %insn_count_read)

]]></Node>
<StgValue><ssdm name="ins_port_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="113" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader:57  %ins_port_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %ins_port_addr, i32 %insn_count_read)

]]></Node>
<StgValue><ssdm name="ins_port_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="114" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader:57  %ins_port_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %ins_port_addr, i32 %insn_count_read)

]]></Node>
<StgValue><ssdm name="ins_port_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="115" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader:57  %ins_port_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %ins_port_addr, i32 %insn_count_read)

]]></Node>
<StgValue><ssdm name="ins_port_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="33" op_0_bw="26">
<![CDATA[
arrayctor.loop4.preheader:8  %tmp_2_cast = zext i26 %tmp to i33

]]></Node>
<StgValue><ssdm name="tmp_2_cast"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="33" op_0_bw="26">
<![CDATA[
arrayctor.loop4.preheader:10  %tmp_3_cast = zext i26 %tmp_2 to i33

]]></Node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="37" op_0_bw="28">
<![CDATA[
arrayctor.loop4.preheader:12  %tmp_5_cast = zext i28 %tmp_3 to i37

]]></Node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="33" op_0_bw="28">
<![CDATA[
arrayctor.loop4.preheader:14  %tmp_7_cast = zext i28 %tmp_5 to i33

]]></Node>
<StgValue><ssdm name="tmp_7_cast"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="33" op_0_bw="30">
<![CDATA[
arrayctor.loop4.preheader:16  %tmp_9_cast = zext i30 %tmp_7 to i33

]]></Node>
<StgValue><ssdm name="tmp_9_cast"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
arrayctor.loop4.preheader:20  call void (...)* @_ssdm_op_SpecBitsMap(i512* %wide_port), !map !105

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
arrayctor.loop4.preheader:21  call void (...)* @_ssdm_op_SpecBitsMap(i128* %narrow_port), !map !110

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader:22  call void (...)* @_ssdm_op_SpecBitsMap(i32* %uop_port), !map !115

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
arrayctor.loop4.preheader:23  call void (...)* @_ssdm_op_SpecBitsMap(i64* %ins_port), !map !119

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader:24  call void (...)* @_ssdm_op_SpecBitsMap(i32 %insn_count), !map !123

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
arrayctor.loop4.preheader:25  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @vta_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop4.preheader:45  call void (...)* @_ssdm_op_SpecInterface(i32 %insn_count, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop4.preheader:46  call void (...)* @_ssdm_op_SpecInterface(i64* %ins_port, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str4, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop4.preheader:47  call void (...)* @_ssdm_op_SpecInterface(i32 %insns, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @bundle, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop4.preheader:48  call void (...)* @_ssdm_op_SpecInterface(i32* %uop_port, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str6, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop4.preheader:49  call void (...)* @_ssdm_op_SpecInterface(i32 %uops, [10 x i8]* @mode1, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @bundle2, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop4.preheader:50  call void (...)* @_ssdm_op_SpecInterface(i128* %narrow_port, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str7, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop4.preheader:51  call void (...)* @_ssdm_op_SpecInterface(i32 %inputs_V, [10 x i8]* @mode3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @bundle4, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop4.preheader:52  call void (...)* @_ssdm_op_SpecInterface(i32 %weights_V, [10 x i8]* @mode5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @bundle6, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop4.preheader:53  call void (...)* @_ssdm_op_SpecInterface(i512* %wide_port, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [10 x i8]* @p_str8, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop4.preheader:54  call void (...)* @_ssdm_op_SpecInterface(i32 %biases_V, [10 x i8]* @mode7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @bundle8, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop4.preheader:55  call void (...)* @_ssdm_op_SpecInterface(i32 %outputs_V, [10 x i8]* @mode9, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @bundle10, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop4.preheader:56  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
arrayctor.loop4.preheader:57  %ins_port_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %ins_port_addr, i32 %insn_count_read)

]]></Node>
<StgValue><ssdm name="ins_port_addr_rd_req"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop4.preheader:58  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="141" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %pc = phi i32 [ 0, %arrayctor.loop4.preheader ], [ %pc_1, %16 ]

]]></Node>
<StgValue><ssdm name="pc"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %exitcond1 = icmp eq i32 %pc, %insn_count_read

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %pc_1 = add nsw i32 %pc, 1

]]></Node>
<StgValue><ssdm name="pc_1"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond1, label %17, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %insn = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %ins_port_addr)

]]></Node>
<StgValue><ssdm name="insn"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="2" op_0_bw="64">
<![CDATA[
:3  %opcode_V = trunc i64 %insn to i2

]]></Node>
<StgValue><ssdm name="opcode_V"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:4  %tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %insn, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_13, label %12, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="152" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %memory_type_V = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %insn, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="memory_type_V"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %sram_base_V = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %insn, i32 4, i32 17)

]]></Node>
<StgValue><ssdm name="sram_base_V"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %dram_base_V = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %insn, i32 18, i32 49)

]]></Node>
<StgValue><ssdm name="dram_base_V"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="14" op_0_bw="14" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %size_V = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %insn, i32 50, i32 63)

]]></Node>
<StgValue><ssdm name="size_V"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %tmp_s = icmp eq i2 %opcode_V, 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_s, label %3, label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="33" op_0_bw="32">
<![CDATA[
:0  %lhs_V_5_cast = zext i32 %dram_base_V to i33

]]></Node>
<StgValue><ssdm name="lhs_V_5_cast"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:1  %outputs_V12_sum = add i33 %lhs_V_5_cast, %tmp_2_cast

]]></Node>
<StgValue><ssdm name="outputs_V12_sum"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %tmp_4 = icmp eq i2 %memory_type_V, 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_4, label %4, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %tmp_15 = icmp eq i2 %memory_type_V, -2

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_15, label %6, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %tmp_18 = icmp eq i2 %memory_type_V, 1

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_18, label %8, label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %tmp_34 = icmp eq i2 %memory_type_V, -1

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_34, label %10, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_18" val="0"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="33" op_0_bw="32">
<![CDATA[
:0  %lhs_V_4_cast = zext i32 %dram_base_V to i33

]]></Node>
<StgValue><ssdm name="lhs_V_4_cast"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_18" val="0"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:1  %biases_V10_sum = add i33 %lhs_V_4_cast, %tmp_3_cast

]]></Node>
<StgValue><ssdm name="biases_V10_sum"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="36" op_0_bw="36" op_1_bw="32" op_2_bw="4">
<![CDATA[
:0  %r_V = call i36 @_ssdm_op_BitConcatenate.i36.i32.i4(i32 %dram_base_V, i4 0)

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="37" op_0_bw="36">
<![CDATA[
:1  %r_V_2_cast_cast = zext i36 %r_V to i37

]]></Node>
<StgValue><ssdm name="r_V_2_cast_cast"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
:2  %weights_V8_sum = add i37 %r_V_2_cast_cast, %tmp_5_cast

]]></Node>
<StgValue><ssdm name="weights_V8_sum"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="33" op_0_bw="32">
<![CDATA[
:0  %lhs_V_cast = zext i32 %dram_base_V to i33

]]></Node>
<StgValue><ssdm name="lhs_V_cast"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:1  %inputs_V6_sum = add i33 %lhs_V_cast, %tmp_7_cast

]]></Node>
<StgValue><ssdm name="inputs_V6_sum"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="33" op_0_bw="32">
<![CDATA[
:0  %tmp_13_cast = zext i32 %dram_base_V to i33

]]></Node>
<StgValue><ssdm name="tmp_13_cast"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:1  %uops4_sum = add i33 %tmp_13_cast, %tmp_9_cast

]]></Node>
<StgValue><ssdm name="uops4_sum"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="33">
<![CDATA[
:2  %uops4_sum_cast = zext i33 %uops4_sum to i64

]]></Node>
<StgValue><ssdm name="uops4_sum_cast"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:3  %uop_port_addr = getelementptr inbounds i32* %uop_port, i64 %uops4_sum_cast

]]></Node>
<StgValue><ssdm name="uop_port_addr"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="179" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="33">
<![CDATA[
:2  %outputs_V12_sum_cast = zext i33 %outputs_V12_sum to i64

]]></Node>
<StgValue><ssdm name="outputs_V12_sum_cast"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
:3  %wide_port_addr = getelementptr i512* %wide_port, i64 %outputs_V12_sum_cast

]]></Node>
<StgValue><ssdm name="wide_port_addr"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="14">
<![CDATA[
:4  %tmp_8 = zext i14 %size_V to i32

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="15" op_0_bw="14">
<![CDATA[
:5  %tmp_6_i_cast = zext i14 %sram_base_V to i15

]]></Node>
<StgValue><ssdm name="tmp_6_i_cast"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:6  %wide_port_addr_wr_re = call i1 @_ssdm_op_WriteReq.m_axi.i512P(i512* %wide_port_addr, i32 %tmp_8)

]]></Node>
<StgValue><ssdm name="wide_port_addr_wr_re"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %burst.wr.header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="185" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
burst.wr.header:0  %indvar1 = phi i14 [ 0, %11 ], [ %indvar_next1, %burst.wr.body ]

]]></Node>
<StgValue><ssdm name="indvar1"/></StgValue>
</operation>

<operation id="186" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
burst.wr.header:1  %exitcond = icmp eq i14 %indvar1, %size_V

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="187" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
burst.wr.header:2  %indvar_next1 = add i14 %indvar1, 1

]]></Node>
<StgValue><ssdm name="indvar_next1"/></StgValue>
</operation>

<operation id="188" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.wr.header:3  br i1 %exitcond, label %memcpy.tail.loopexit, label %burst.wr.body

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="15" op_0_bw="14">
<![CDATA[
burst.wr.body:0  %indvar1_cast = zext i14 %indvar1 to i15

]]></Node>
<StgValue><ssdm name="indvar1_cast"/></StgValue>
</operation>

<operation id="190" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
burst.wr.body:5  %tmp_19 = add i15 %indvar1_cast, %tmp_6_i_cast

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="191" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="15">
<![CDATA[
burst.wr.body:6  %tmp_20 = zext i15 %tmp_19 to i64

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="192" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="11" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body:7  %acc_mem_0_V_addr = getelementptr [2048 x i512]* %acc_mem_0_V, i64 0, i64 %tmp_20

]]></Node>
<StgValue><ssdm name="acc_mem_0_V_addr"/></StgValue>
</operation>

<operation id="193" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="512" op_0_bw="11">
<![CDATA[
burst.wr.body:8  %acc_mem_0_V_load = load i512* %acc_mem_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="acc_mem_0_V_load"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="194" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="512" op_0_bw="11">
<![CDATA[
burst.wr.body:8  %acc_mem_0_V_load = load i512* %acc_mem_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="acc_mem_0_V_load"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="195" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.wr.body:1  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 16383, i64 0)

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="196" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.wr.body:2  %burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region)

]]></Node>
<StgValue><ssdm name="burstwrite_rbegin"/></StgValue>
</operation>

<operation id="197" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.wr.body:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.wr.body:4  call void (...)* @_ssdm_op_SpecLoopName([34 x i8]* @memcpy_OC_outputs_OC)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64">
<![CDATA[
burst.wr.body:9  call void @_ssdm_op_Write.m_axi.i512P(i512* %wide_port_addr, i512 %acc_mem_0_V_load, i64 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.wr.body:10  %burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin)

]]></Node>
<StgValue><ssdm name="burstwrite_rend"/></StgValue>
</operation>

<operation id="201" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.body:11  br label %burst.wr.header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="202" st_id="16" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
memcpy.tail.loopexit:0  %wide_port_addr_wr_re_1 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %wide_port_addr)

]]></Node>
<StgValue><ssdm name="wide_port_addr_wr_re_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="203" st_id="17" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
memcpy.tail.loopexit:0  %wide_port_addr_wr_re_1 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %wide_port_addr)

]]></Node>
<StgValue><ssdm name="wide_port_addr_wr_re_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="204" st_id="18" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
memcpy.tail.loopexit:0  %wide_port_addr_wr_re_1 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %wide_port_addr)

]]></Node>
<StgValue><ssdm name="wide_port_addr_wr_re_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="205" st_id="19" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
memcpy.tail.loopexit:0  %wide_port_addr_wr_re_1 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %wide_port_addr)

]]></Node>
<StgValue><ssdm name="wide_port_addr_wr_re_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="206" st_id="20" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="512">
<![CDATA[
memcpy.tail.loopexit:0  %wide_port_addr_wr_re_1 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %wide_port_addr)

]]></Node>
<StgValue><ssdm name="wide_port_addr_wr_re_1"/></StgValue>
</operation>

<operation id="207" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
memcpy.tail.loopexit:1  br label %memcpy.tail

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="208" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="33">
<![CDATA[
:2  %biases_V10_sum_cast = zext i33 %biases_V10_sum to i64

]]></Node>
<StgValue><ssdm name="biases_V10_sum_cast"/></StgValue>
</operation>

<operation id="209" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
:3  %wide_port_addr_1 = getelementptr i512* %wide_port, i64 %biases_V10_sum_cast

]]></Node>
<StgValue><ssdm name="wide_port_addr_1"/></StgValue>
</operation>

<operation id="210" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="14">
<![CDATA[
:4  %tmp_38 = zext i14 %size_V to i32

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="211" st_id="21" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:6  %wide_port_addr_2_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %wide_port_addr_1, i32 %tmp_38)

]]></Node>
<StgValue><ssdm name="wide_port_addr_2_rd_s"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="212" st_id="22" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:6  %wide_port_addr_2_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %wide_port_addr_1, i32 %tmp_38)

]]></Node>
<StgValue><ssdm name="wide_port_addr_2_rd_s"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="213" st_id="23" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:6  %wide_port_addr_2_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %wide_port_addr_1, i32 %tmp_38)

]]></Node>
<StgValue><ssdm name="wide_port_addr_2_rd_s"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="214" st_id="24" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:6  %wide_port_addr_2_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %wide_port_addr_1, i32 %tmp_38)

]]></Node>
<StgValue><ssdm name="wide_port_addr_2_rd_s"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="215" st_id="25" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:6  %wide_port_addr_2_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %wide_port_addr_1, i32 %tmp_38)

]]></Node>
<StgValue><ssdm name="wide_port_addr_2_rd_s"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="216" st_id="26" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:6  %wide_port_addr_2_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %wide_port_addr_1, i32 %tmp_38)

]]></Node>
<StgValue><ssdm name="wide_port_addr_2_rd_s"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="217" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="15" op_0_bw="14">
<![CDATA[
:5  %tmp_42_i_cast = zext i14 %sram_base_V to i15

]]></Node>
<StgValue><ssdm name="tmp_42_i_cast"/></StgValue>
</operation>

<operation id="218" st_id="27" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:6  %wide_port_addr_2_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %wide_port_addr_1, i32 %tmp_38)

]]></Node>
<StgValue><ssdm name="wide_port_addr_2_rd_s"/></StgValue>
</operation>

<operation id="219" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %burst.rd.header31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="220" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
burst.rd.header31:0  %indvar4 = phi i14 [ 0, %10 ], [ %indvar_next4, %burst.rd.body32 ]

]]></Node>
<StgValue><ssdm name="indvar4"/></StgValue>
</operation>

<operation id="221" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
burst.rd.header31:1  %exitcond5 = icmp eq i14 %indvar4, %size_V

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="222" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
burst.rd.header31:2  %indvar_next4 = add i14 %indvar4, 1

]]></Node>
<StgValue><ssdm name="indvar_next4"/></StgValue>
</operation>

<operation id="223" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header31:3  br i1 %exitcond5, label %._crit_edge.loopexit, label %burst.rd.body32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="15" op_0_bw="14">
<![CDATA[
burst.rd.body32:0  %indvar4_cast = zext i14 %indvar4 to i15

]]></Node>
<StgValue><ssdm name="indvar4_cast"/></StgValue>
</operation>

<operation id="225" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
burst.rd.body32:6  %tmp_42 = add i15 %indvar4_cast, %tmp_42_i_cast

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="226" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
burst.rd.body32:5  %wide_port_addr_1_rea = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %wide_port_addr_1)

]]></Node>
<StgValue><ssdm name="wide_port_addr_1_rea"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="227" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.body32:1  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 16383, i64 0)

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="228" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.rd.body32:2  %burstread_rbegin3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s)

]]></Node>
<StgValue><ssdm name="burstread_rbegin3"/></StgValue>
</operation>

<operation id="229" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.rd.body32:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str15)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.rd.body32:4  call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @memcpy_OC_acc_mem_OC)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="231" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="15">
<![CDATA[
burst.rd.body32:7  %tmp_43 = zext i15 %tmp_42 to i64

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="232" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="11" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body32:8  %acc_mem_0_V_addr_3 = getelementptr [2048 x i512]* %acc_mem_0_V, i64 0, i64 %tmp_43

]]></Node>
<StgValue><ssdm name="acc_mem_0_V_addr_3"/></StgValue>
</operation>

<operation id="233" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="512" op_1_bw="11">
<![CDATA[
burst.rd.body32:9  store i512 %wide_port_addr_1_rea, i512* %acc_mem_0_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.rd.body32:10  %burstread_rend41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin3)

]]></Node>
<StgValue><ssdm name="burstread_rend41"/></StgValue>
</operation>

<operation id="235" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body32:11  br label %burst.rd.header31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="236" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_18" val="0"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="237" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0  br label %burst.rd.end18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="238" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.end18.loopexit:0  br label %burst.rd.end18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="239" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.end18:0  br label %burst.rd.end7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.end7.loopexit:0  br label %burst.rd.end7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="241" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.end7:0  br label %burst.rd.end

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="242" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.end.loopexit:0  br label %burst.rd.end

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.end:0  br label %memcpy.tail

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="244" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0">
<![CDATA[
memcpy.tail:0  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="245" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str10, i32 %tmp_6)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="246" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="247" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="37">
<![CDATA[
:3  %weights_V8_sum_cast = zext i37 %weights_V8_sum to i64

]]></Node>
<StgValue><ssdm name="weights_V8_sum_cast"/></StgValue>
</operation>

<operation id="248" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
:4  %narrow_port_addr_1 = getelementptr i128* %narrow_port, i64 %weights_V8_sum_cast

]]></Node>
<StgValue><ssdm name="narrow_port_addr_1"/></StgValue>
</operation>

<operation id="249" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="18" op_0_bw="18" op_1_bw="14" op_2_bw="4">
<![CDATA[
:5  %tmp_36_add_i32_shr = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %size_V, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_36_add_i32_shr"/></StgValue>
</operation>

<operation id="250" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="18">
<![CDATA[
:6  %tmp_36_add_i32_shr_c = zext i18 %tmp_36_add_i32_shr to i32

]]></Node>
<StgValue><ssdm name="tmp_36_add_i32_shr_c"/></StgValue>
</operation>

<operation id="251" st_id="32" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:9  %narrow_port_addr_1_r = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %narrow_port_addr_1, i32 %tmp_36_add_i32_shr_c)

]]></Node>
<StgValue><ssdm name="narrow_port_addr_1_r"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="252" st_id="33" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:9  %narrow_port_addr_1_r = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %narrow_port_addr_1, i32 %tmp_36_add_i32_shr_c)

]]></Node>
<StgValue><ssdm name="narrow_port_addr_1_r"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="253" st_id="34" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:9  %narrow_port_addr_1_r = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %narrow_port_addr_1, i32 %tmp_36_add_i32_shr_c)

]]></Node>
<StgValue><ssdm name="narrow_port_addr_1_r"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="254" st_id="35" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:9  %narrow_port_addr_1_r = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %narrow_port_addr_1, i32 %tmp_36_add_i32_shr_c)

]]></Node>
<StgValue><ssdm name="narrow_port_addr_1_r"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="255" st_id="36" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:9  %narrow_port_addr_1_r = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %narrow_port_addr_1, i32 %tmp_36_add_i32_shr_c)

]]></Node>
<StgValue><ssdm name="narrow_port_addr_1_r"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="256" st_id="37" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:9  %narrow_port_addr_1_r = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %narrow_port_addr_1, i32 %tmp_36_add_i32_shr_c)

]]></Node>
<StgValue><ssdm name="narrow_port_addr_1_r"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="257" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="18" op_0_bw="18" op_1_bw="14" op_2_bw="4">
<![CDATA[
:7  %tmp_33 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %sram_base_V, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="258" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="19" op_0_bw="18">
<![CDATA[
:8  %tmp_45_cast = zext i18 %tmp_33 to i19

]]></Node>
<StgValue><ssdm name="tmp_45_cast"/></StgValue>
</operation>

<operation id="259" st_id="38" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:9  %narrow_port_addr_1_r = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %narrow_port_addr_1, i32 %tmp_36_add_i32_shr_c)

]]></Node>
<StgValue><ssdm name="narrow_port_addr_1_r"/></StgValue>
</operation>

<operation id="260" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %burst.rd.header19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="261" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
burst.rd.header19:0  %indvar3 = phi i18 [ 0, %8 ], [ %indvar_next3, %burst.rd.body20361 ]

]]></Node>
<StgValue><ssdm name="indvar3"/></StgValue>
</operation>

<operation id="262" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
burst.rd.header19:1  %exitcond4 = icmp eq i18 %indvar3, %tmp_36_add_i32_shr

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="263" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
burst.rd.header19:2  %indvar_next3 = add i18 %indvar3, 1

]]></Node>
<StgValue><ssdm name="indvar_next3"/></StgValue>
</operation>

<operation id="264" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header19:3  br i1 %exitcond4, label %burst.rd.end18.loopexit, label %burst.rd.body20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="19" op_0_bw="18">
<![CDATA[
burst.rd.body20:0  %indvar3_cast = zext i18 %indvar3 to i19

]]></Node>
<StgValue><ssdm name="indvar3_cast"/></StgValue>
</operation>

<operation id="266" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.rd.body20:2  %burstread_rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s)

]]></Node>
<StgValue><ssdm name="burstread_rbegin2"/></StgValue>
</operation>

<operation id="267" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="4" op_0_bw="18">
<![CDATA[
burst.rd.body20:6  %tmp_241 = trunc i18 %indvar3 to i4

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="268" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
burst.rd.body20:7  %tmp_39 = add i19 %tmp_45_cast, %indvar3_cast

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="269" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="15" op_0_bw="15" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
burst.rd.body20:8  %tmp_40 = call i15 @_ssdm_op_PartSelect.i15.i19.i32.i32(i19 %tmp_39, i32 4, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="270" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
burst.rd.body20:26  switch i4 %tmp_241, label %branch15 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
    i4 -6, label %branch10
    i4 -5, label %branch11
    i4 -4, label %branch12
    i4 -3, label %branch13
    i4 -2, label %branch14
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="271" st_id="40" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
burst.rd.body20:5  %narrow_port_addr_1_r_1 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %narrow_port_addr_1)

]]></Node>
<StgValue><ssdm name="narrow_port_addr_1_r_1"/></StgValue>
</operation>

<operation id="272" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="tmp_241" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %burst.rd.body20361

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="273" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp><literal name="tmp_241" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %burst.rd.body20361

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="tmp_241" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %burst.rd.body20361

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="275" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp><literal name="tmp_241" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %burst.rd.body20361

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="276" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="tmp_241" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %burst.rd.body20361

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="tmp_241" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %burst.rd.body20361

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="278" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp><literal name="tmp_241" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %burst.rd.body20361

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="279" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp><literal name="tmp_241" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %burst.rd.body20361

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="280" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="tmp_241" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %burst.rd.body20361

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="281" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_241" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %burst.rd.body20361

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="282" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="tmp_241" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %burst.rd.body20361

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="283" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="tmp_241" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %burst.rd.body20361

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="284" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="tmp_241" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %burst.rd.body20361

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="285" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp><literal name="tmp_241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %burst.rd.body20361

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="286" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %burst.rd.body20361

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="tmp_241" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %burst.rd.body20361

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="288" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.body20:1  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 262128, i64 0)

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="289" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.rd.body20:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str14)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="290" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.rd.body20:4  call void (...)* @_ssdm_op_SpecLoopName([34 x i8]* @memcpy_OC_wgt_mem_OC)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="291" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="15">
<![CDATA[
burst.rd.body20:9  %tmp_41 = zext i15 %tmp_40 to i64

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="292" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body20:10  %wgt_mem_0_V_addr_1 = getelementptr [1024 x i128]* %wgt_mem_0_V, i64 0, i64 %tmp_41

]]></Node>
<StgValue><ssdm name="wgt_mem_0_V_addr_1"/></StgValue>
</operation>

<operation id="293" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body20:11  %wgt_mem_1_V_addr_1 = getelementptr [1024 x i128]* %wgt_mem_1_V, i64 0, i64 %tmp_41

]]></Node>
<StgValue><ssdm name="wgt_mem_1_V_addr_1"/></StgValue>
</operation>

<operation id="294" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body20:12  %wgt_mem_2_V_addr_1 = getelementptr [1024 x i128]* %wgt_mem_2_V, i64 0, i64 %tmp_41

]]></Node>
<StgValue><ssdm name="wgt_mem_2_V_addr_1"/></StgValue>
</operation>

<operation id="295" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body20:13  %wgt_mem_3_V_addr_1 = getelementptr [1024 x i128]* %wgt_mem_3_V, i64 0, i64 %tmp_41

]]></Node>
<StgValue><ssdm name="wgt_mem_3_V_addr_1"/></StgValue>
</operation>

<operation id="296" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body20:14  %wgt_mem_4_V_addr_1 = getelementptr [1024 x i128]* %wgt_mem_4_V, i64 0, i64 %tmp_41

]]></Node>
<StgValue><ssdm name="wgt_mem_4_V_addr_1"/></StgValue>
</operation>

<operation id="297" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body20:15  %wgt_mem_5_V_addr_1 = getelementptr [1024 x i128]* %wgt_mem_5_V, i64 0, i64 %tmp_41

]]></Node>
<StgValue><ssdm name="wgt_mem_5_V_addr_1"/></StgValue>
</operation>

<operation id="298" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body20:16  %wgt_mem_6_V_addr_1 = getelementptr [1024 x i128]* %wgt_mem_6_V, i64 0, i64 %tmp_41

]]></Node>
<StgValue><ssdm name="wgt_mem_6_V_addr_1"/></StgValue>
</operation>

<operation id="299" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body20:17  %wgt_mem_7_V_addr_1 = getelementptr [1024 x i128]* %wgt_mem_7_V, i64 0, i64 %tmp_41

]]></Node>
<StgValue><ssdm name="wgt_mem_7_V_addr_1"/></StgValue>
</operation>

<operation id="300" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body20:18  %wgt_mem_8_V_addr_1 = getelementptr [1024 x i128]* %wgt_mem_8_V, i64 0, i64 %tmp_41

]]></Node>
<StgValue><ssdm name="wgt_mem_8_V_addr_1"/></StgValue>
</operation>

<operation id="301" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body20:19  %wgt_mem_9_V_addr_1 = getelementptr [1024 x i128]* %wgt_mem_9_V, i64 0, i64 %tmp_41

]]></Node>
<StgValue><ssdm name="wgt_mem_9_V_addr_1"/></StgValue>
</operation>

<operation id="302" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body20:20  %wgt_mem_10_V_addr_1 = getelementptr [1024 x i128]* %wgt_mem_10_V, i64 0, i64 %tmp_41

]]></Node>
<StgValue><ssdm name="wgt_mem_10_V_addr_1"/></StgValue>
</operation>

<operation id="303" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body20:21  %wgt_mem_11_V_addr_1 = getelementptr [1024 x i128]* %wgt_mem_11_V, i64 0, i64 %tmp_41

]]></Node>
<StgValue><ssdm name="wgt_mem_11_V_addr_1"/></StgValue>
</operation>

<operation id="304" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body20:22  %wgt_mem_12_V_addr_1 = getelementptr [1024 x i128]* %wgt_mem_12_V, i64 0, i64 %tmp_41

]]></Node>
<StgValue><ssdm name="wgt_mem_12_V_addr_1"/></StgValue>
</operation>

<operation id="305" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body20:23  %wgt_mem_13_V_addr_1 = getelementptr [1024 x i128]* %wgt_mem_13_V, i64 0, i64 %tmp_41

]]></Node>
<StgValue><ssdm name="wgt_mem_13_V_addr_1"/></StgValue>
</operation>

<operation id="306" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body20:24  %wgt_mem_14_V_addr_1 = getelementptr [1024 x i128]* %wgt_mem_14_V, i64 0, i64 %tmp_41

]]></Node>
<StgValue><ssdm name="wgt_mem_14_V_addr_1"/></StgValue>
</operation>

<operation id="307" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body20:25  %wgt_mem_15_V_addr_1 = getelementptr [1024 x i128]* %wgt_mem_15_V, i64 0, i64 %tmp_41

]]></Node>
<StgValue><ssdm name="wgt_mem_15_V_addr_1"/></StgValue>
</operation>

<operation id="308" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="tmp_241" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="128" op_1_bw="10">
<![CDATA[
branch14:0  store i128 %narrow_port_addr_1_r_1, i128* %wgt_mem_14_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="309" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp><literal name="tmp_241" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="128" op_1_bw="10">
<![CDATA[
branch13:0  store i128 %narrow_port_addr_1_r_1, i128* %wgt_mem_13_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="310" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="tmp_241" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="128" op_1_bw="10">
<![CDATA[
branch12:0  store i128 %narrow_port_addr_1_r_1, i128* %wgt_mem_12_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="311" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp><literal name="tmp_241" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="128" op_1_bw="10">
<![CDATA[
branch11:0  store i128 %narrow_port_addr_1_r_1, i128* %wgt_mem_11_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="312" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="tmp_241" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="128" op_1_bw="10">
<![CDATA[
branch10:0  store i128 %narrow_port_addr_1_r_1, i128* %wgt_mem_10_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="313" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="tmp_241" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="128" op_1_bw="10">
<![CDATA[
branch9:0  store i128 %narrow_port_addr_1_r_1, i128* %wgt_mem_9_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="314" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp><literal name="tmp_241" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="128" op_1_bw="10">
<![CDATA[
branch8:0  store i128 %narrow_port_addr_1_r_1, i128* %wgt_mem_8_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="315" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp><literal name="tmp_241" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="128" op_1_bw="10">
<![CDATA[
branch7:0  store i128 %narrow_port_addr_1_r_1, i128* %wgt_mem_7_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="316" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="tmp_241" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="128" op_1_bw="10">
<![CDATA[
branch6:0  store i128 %narrow_port_addr_1_r_1, i128* %wgt_mem_6_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="317" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_241" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="128" op_1_bw="10">
<![CDATA[
branch5:0  store i128 %narrow_port_addr_1_r_1, i128* %wgt_mem_5_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="318" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="tmp_241" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="128" op_1_bw="10">
<![CDATA[
branch4:0  store i128 %narrow_port_addr_1_r_1, i128* %wgt_mem_4_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="319" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="tmp_241" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="128" op_1_bw="10">
<![CDATA[
branch3:0  store i128 %narrow_port_addr_1_r_1, i128* %wgt_mem_3_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="320" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="tmp_241" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="128" op_1_bw="10">
<![CDATA[
branch2:0  store i128 %narrow_port_addr_1_r_1, i128* %wgt_mem_2_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="321" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp><literal name="tmp_241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="128" op_1_bw="10">
<![CDATA[
branch1:0  store i128 %narrow_port_addr_1_r_1, i128* %wgt_mem_1_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="322" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="128" op_1_bw="10">
<![CDATA[
branch0:0  store i128 %narrow_port_addr_1_r_1, i128* %wgt_mem_0_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="323" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="tmp_241" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="128" op_1_bw="10">
<![CDATA[
branch15:0  store i128 %narrow_port_addr_1_r_1, i128* %wgt_mem_15_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="324" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.rd.body20361:0  %burstread_rend29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin2)

]]></Node>
<StgValue><ssdm name="burstread_rend29"/></StgValue>
</operation>

<operation id="325" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body20361:1  br label %burst.rd.header19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="326" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="33">
<![CDATA[
:2  %inputs_V6_sum_cast = zext i33 %inputs_V6_sum to i64

]]></Node>
<StgValue><ssdm name="inputs_V6_sum_cast"/></StgValue>
</operation>

<operation id="327" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
:3  %narrow_port_addr = getelementptr i128* %narrow_port, i64 %inputs_V6_sum_cast

]]></Node>
<StgValue><ssdm name="narrow_port_addr"/></StgValue>
</operation>

<operation id="328" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="14">
<![CDATA[
:4  %tmp_17 = zext i14 %size_V to i32

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="329" st_id="42" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:6  %narrow_port_addr_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %narrow_port_addr, i32 %tmp_17)

]]></Node>
<StgValue><ssdm name="narrow_port_addr_rd_s"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="330" st_id="43" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:6  %narrow_port_addr_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %narrow_port_addr, i32 %tmp_17)

]]></Node>
<StgValue><ssdm name="narrow_port_addr_rd_s"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="331" st_id="44" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:6  %narrow_port_addr_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %narrow_port_addr, i32 %tmp_17)

]]></Node>
<StgValue><ssdm name="narrow_port_addr_rd_s"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="332" st_id="45" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:6  %narrow_port_addr_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %narrow_port_addr, i32 %tmp_17)

]]></Node>
<StgValue><ssdm name="narrow_port_addr_rd_s"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="333" st_id="46" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:6  %narrow_port_addr_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %narrow_port_addr, i32 %tmp_17)

]]></Node>
<StgValue><ssdm name="narrow_port_addr_rd_s"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="334" st_id="47" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:6  %narrow_port_addr_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %narrow_port_addr, i32 %tmp_17)

]]></Node>
<StgValue><ssdm name="narrow_port_addr_rd_s"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="335" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="15" op_0_bw="14">
<![CDATA[
:5  %tmp_23_i_cast = zext i14 %sram_base_V to i15

]]></Node>
<StgValue><ssdm name="tmp_23_i_cast"/></StgValue>
</operation>

<operation id="336" st_id="48" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:6  %narrow_port_addr_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %narrow_port_addr, i32 %tmp_17)

]]></Node>
<StgValue><ssdm name="narrow_port_addr_rd_s"/></StgValue>
</operation>

<operation id="337" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %burst.rd.header8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="338" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
burst.rd.header8:0  %indvar2 = phi i14 [ 0, %6 ], [ %indvar_next2, %burst.rd.body9 ]

]]></Node>
<StgValue><ssdm name="indvar2"/></StgValue>
</operation>

<operation id="339" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
burst.rd.header8:1  %exitcond3 = icmp eq i14 %indvar2, %size_V

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="340" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
burst.rd.header8:2  %indvar_next2 = add i14 %indvar2, 1

]]></Node>
<StgValue><ssdm name="indvar_next2"/></StgValue>
</operation>

<operation id="341" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header8:3  br i1 %exitcond3, label %burst.rd.end7.loopexit, label %burst.rd.body9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="342" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="15" op_0_bw="14">
<![CDATA[
burst.rd.body9:0  %indvar2_cast = zext i14 %indvar2 to i15

]]></Node>
<StgValue><ssdm name="indvar2_cast"/></StgValue>
</operation>

<operation id="343" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
burst.rd.body9:6  %tmp_36 = add i15 %indvar2_cast, %tmp_23_i_cast

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="344" st_id="50" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
burst.rd.body9:5  %narrow_port_addr_rea = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %narrow_port_addr)

]]></Node>
<StgValue><ssdm name="narrow_port_addr_rea"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="345" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.body9:1  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 16383, i64 0)

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="346" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.rd.body9:2  %burstread_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s)

]]></Node>
<StgValue><ssdm name="burstread_rbegin1"/></StgValue>
</operation>

<operation id="347" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.rd.body9:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="348" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.rd.body9:4  call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @memcpy_OC_inp_mem_OC)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="349" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="15">
<![CDATA[
burst.rd.body9:7  %tmp_37 = zext i15 %tmp_36 to i64

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="350" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="11" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body9:8  %inp_mem_0_V_addr_1 = getelementptr [2048 x i128]* %inp_mem_0_V, i64 0, i64 %tmp_37

]]></Node>
<StgValue><ssdm name="inp_mem_0_V_addr_1"/></StgValue>
</operation>

<operation id="351" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="128" op_1_bw="11">
<![CDATA[
burst.rd.body9:9  store i128 %narrow_port_addr_rea, i128* %inp_mem_0_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="352" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.rd.body9:10  %burstread_rend17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin1)

]]></Node>
<StgValue><ssdm name="burstread_rend17"/></StgValue>
</operation>

<operation id="353" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body9:11  br label %burst.rd.header8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="354" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="14">
<![CDATA[
:4  %tmp_14 = zext i14 %size_V to i32

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="355" st_id="52" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %uop_port_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %uop_port_addr, i32 %tmp_14)

]]></Node>
<StgValue><ssdm name="uop_port_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="356" st_id="53" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %uop_port_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %uop_port_addr, i32 %tmp_14)

]]></Node>
<StgValue><ssdm name="uop_port_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="357" st_id="54" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %uop_port_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %uop_port_addr, i32 %tmp_14)

]]></Node>
<StgValue><ssdm name="uop_port_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="358" st_id="55" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %uop_port_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %uop_port_addr, i32 %tmp_14)

]]></Node>
<StgValue><ssdm name="uop_port_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="359" st_id="56" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %uop_port_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %uop_port_addr, i32 %tmp_14)

]]></Node>
<StgValue><ssdm name="uop_port_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="360" st_id="57" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %uop_port_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %uop_port_addr, i32 %tmp_14)

]]></Node>
<StgValue><ssdm name="uop_port_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="361" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="15" op_0_bw="14">
<![CDATA[
:5  %p_i_cast = zext i14 %sram_base_V to i15

]]></Node>
<StgValue><ssdm name="p_i_cast"/></StgValue>
</operation>

<operation id="362" st_id="58" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %uop_port_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %uop_port_addr, i32 %tmp_14)

]]></Node>
<StgValue><ssdm name="uop_port_addr_rd_req"/></StgValue>
</operation>

<operation id="363" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %burst.rd.header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="364" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
burst.rd.header:0  %indvar = phi i14 [ 0, %4 ], [ %indvar_next, %burst.rd.body ]

]]></Node>
<StgValue><ssdm name="indvar"/></StgValue>
</operation>

<operation id="365" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
burst.rd.header:1  %exitcond2 = icmp eq i14 %indvar, %size_V

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="366" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
burst.rd.header:2  %indvar_next = add i14 %indvar, 1

]]></Node>
<StgValue><ssdm name="indvar_next"/></StgValue>
</operation>

<operation id="367" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header:3  br i1 %exitcond2, label %burst.rd.end.loopexit, label %burst.rd.body

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="368" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="15" op_0_bw="14">
<![CDATA[
burst.rd.body:0  %indvar_cast = zext i14 %indvar to i15

]]></Node>
<StgValue><ssdm name="indvar_cast"/></StgValue>
</operation>

<operation id="369" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
burst.rd.body:6  %tmp_27 = add i15 %indvar_cast, %p_i_cast

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="370" st_id="60" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.body:5  %uop_port_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %uop_port_addr)

]]></Node>
<StgValue><ssdm name="uop_port_addr_read"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="371" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.body:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 16383, i64 0)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="372" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
burst.rd.body:2  %burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rbegin"/></StgValue>
</operation>

<operation id="373" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
burst.rd.body:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="374" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
burst.rd.body:4  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @memcpy_OC_OC_uops_s)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="375" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="15">
<![CDATA[
burst.rd.body:7  %tmp_28 = zext i15 %tmp_27 to i64

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="376" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body:8  %uop_mem_addr_1 = getelementptr [4096 x i32]* %uop_mem, i64 0, i64 %tmp_28

]]></Node>
<StgValue><ssdm name="uop_mem_addr_1"/></StgValue>
</operation>

<operation id="377" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
burst.rd.body:9  store i32 %uop_port_addr_read, i32* %uop_mem_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="378" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
burst.rd.body:10  %burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin) nounwind

]]></Node>
<StgValue><ssdm name="burstread_rend"/></StgValue>
</operation>

<operation id="379" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body:11  br label %burst.rd.header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="380" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %tmp_1 = icmp eq i2 %opcode_V, -2

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="381" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_1, label %13, label %.loopexit805

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="382" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:0  %reset_acc = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %insn, i32 2)

]]></Node>
<StgValue><ssdm name="reset_acc"/></StgValue>
</operation>

<operation id="383" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp_10 = call i12 @_ssdm_op_PartSelect.i12.i64.i32.i32(i64 %insn, i32 3, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="384" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="13" op_0_bw="13" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %uop_end_V = call i13 @_ssdm_op_PartSelect.i13.i64.i32.i32(i64 %insn, i32 15, i32 27)

]]></Node>
<StgValue><ssdm name="uop_end_V"/></StgValue>
</operation>

<operation id="385" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="12">
<![CDATA[
:3  %upc = zext i12 %tmp_10 to i32

]]></Node>
<StgValue><ssdm name="upc"/></StgValue>
</operation>

<operation id="386" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="13">
<![CDATA[
:4  %tmp_11 = zext i13 %uop_end_V to i32

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="387" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="388" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %upc1 = phi i32 [ %upc, %13 ], [ %upc_1, %.loopexit ]

]]></Node>
<StgValue><ssdm name="upc1"/></StgValue>
</operation>

<operation id="389" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_12 = icmp slt i32 %upc1, %tmp_11

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="390" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_12, label %15, label %.loopexit805.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="391" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str11)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="392" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_21 = sext i32 %upc1 to i64

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="393" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %uop_mem_addr = getelementptr inbounds [4096 x i32]* %uop_mem, i64 0, i64 %tmp_21

]]></Node>
<StgValue><ssdm name="uop_mem_addr"/></StgValue>
</operation>

<operation id="394" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="12">
<![CDATA[
:5  %uop_mem_load = load i32* %uop_mem_addr, align 4

]]></Node>
<StgValue><ssdm name="uop_mem_load"/></StgValue>
</operation>

<operation id="395" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10  br i1 %reset_acc, label %.preheader803.0, label %.preheader802.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="396" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.loopexit:0  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str11, i32 %tmp_16)

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="397" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:1  %upc_1 = add nsw i32 %upc1, 1

]]></Node>
<StgValue><ssdm name="upc_1"/></StgValue>
</operation>

<operation id="398" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:2  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="399" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="12">
<![CDATA[
:5  %uop_mem_load = load i32* %uop_mem_addr, align 4

]]></Node>
<StgValue><ssdm name="uop_mem_load"/></StgValue>
</operation>

<operation id="400" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="11" op_0_bw="11" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %in_idx_V = call i11 @_ssdm_op_PartSelect.i11.i32.i32.i32(i32 %uop_mem_load, i32 11, i32 21)

]]></Node>
<StgValue><ssdm name="in_idx_V"/></StgValue>
</operation>

<operation id="401" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %tmp_22 = call i10 @_ssdm_op_PartSelect.i10.i32.i32.i32(i32 %uop_mem_load, i32 22, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="402" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="11" op_0_bw="32">
<![CDATA[
:8  %ac_idx_V = trunc i32 %uop_mem_load to i11

]]></Node>
<StgValue><ssdm name="ac_idx_V"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="403" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="404" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="405" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="11">
<![CDATA[
:9  %tmp_23 = zext i11 %ac_idx_V to i64

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="406" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="11">
<![CDATA[
.preheader802.preheader:0  %tmp_24 = zext i11 %in_idx_V to i64

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="407" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="10">
<![CDATA[
.preheader802.preheader:1  %tmp_25 = zext i10 %tmp_22 to i64

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="408" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="11" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader802.preheader:2  %acc_mem_0_V_addr_2 = getelementptr [2048 x i512]* %acc_mem_0_V, i64 0, i64 %tmp_23

]]></Node>
<StgValue><ssdm name="acc_mem_0_V_addr_2"/></StgValue>
</operation>

<operation id="409" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="11" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader802.preheader:3  %inp_mem_0_V_addr = getelementptr [2048 x i128]* %inp_mem_0_V, i64 0, i64 %tmp_24

]]></Node>
<StgValue><ssdm name="inp_mem_0_V_addr"/></StgValue>
</operation>

<operation id="410" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="128" op_0_bw="11">
<![CDATA[
.preheader802.preheader:4  %inp_mem_0_V_load = load i128* %inp_mem_0_V_addr, align 16

]]></Node>
<StgValue><ssdm name="inp_mem_0_V_load"/></StgValue>
</operation>

<operation id="411" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="512" op_0_bw="11">
<![CDATA[
.preheader802.preheader:5  %acc_mem_0_V_load_1 = load i512* %acc_mem_0_V_addr_2, align 64

]]></Node>
<StgValue><ssdm name="acc_mem_0_V_load_1"/></StgValue>
</operation>

<operation id="412" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader802.preheader:7  %wgt_mem_0_V_addr = getelementptr [1024 x i128]* %wgt_mem_0_V, i64 0, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="wgt_mem_0_V_addr"/></StgValue>
</operation>

<operation id="413" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="128" op_0_bw="10">
<![CDATA[
.preheader802.preheader:8  %wgt_mem_0_V_load = load i128* %wgt_mem_0_V_addr, align 16

]]></Node>
<StgValue><ssdm name="wgt_mem_0_V_load"/></StgValue>
</operation>

<operation id="414" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader802.preheader:133  %wgt_mem_1_V_addr = getelementptr [1024 x i128]* %wgt_mem_1_V, i64 0, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="wgt_mem_1_V_addr"/></StgValue>
</operation>

<operation id="415" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="128" op_0_bw="10">
<![CDATA[
.preheader802.preheader:134  %wgt_mem_1_V_load = load i128* %wgt_mem_1_V_addr, align 16

]]></Node>
<StgValue><ssdm name="wgt_mem_1_V_load"/></StgValue>
</operation>

<operation id="416" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader802.preheader:227  %wgt_mem_2_V_addr = getelementptr [1024 x i128]* %wgt_mem_2_V, i64 0, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="wgt_mem_2_V_addr"/></StgValue>
</operation>

<operation id="417" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="128" op_0_bw="10">
<![CDATA[
.preheader802.preheader:228  %wgt_mem_2_V_load = load i128* %wgt_mem_2_V_addr, align 16

]]></Node>
<StgValue><ssdm name="wgt_mem_2_V_load"/></StgValue>
</operation>

<operation id="418" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader802.preheader:321  %wgt_mem_3_V_addr = getelementptr [1024 x i128]* %wgt_mem_3_V, i64 0, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="wgt_mem_3_V_addr"/></StgValue>
</operation>

<operation id="419" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="128" op_0_bw="10">
<![CDATA[
.preheader802.preheader:322  %wgt_mem_3_V_load = load i128* %wgt_mem_3_V_addr, align 16

]]></Node>
<StgValue><ssdm name="wgt_mem_3_V_load"/></StgValue>
</operation>

<operation id="420" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader802.preheader:415  %wgt_mem_4_V_addr = getelementptr [1024 x i128]* %wgt_mem_4_V, i64 0, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="wgt_mem_4_V_addr"/></StgValue>
</operation>

<operation id="421" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="128" op_0_bw="10">
<![CDATA[
.preheader802.preheader:416  %wgt_mem_4_V_load = load i128* %wgt_mem_4_V_addr, align 16

]]></Node>
<StgValue><ssdm name="wgt_mem_4_V_load"/></StgValue>
</operation>

<operation id="422" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader802.preheader:509  %wgt_mem_5_V_addr = getelementptr [1024 x i128]* %wgt_mem_5_V, i64 0, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="wgt_mem_5_V_addr"/></StgValue>
</operation>

<operation id="423" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="128" op_0_bw="10">
<![CDATA[
.preheader802.preheader:510  %wgt_mem_5_V_load = load i128* %wgt_mem_5_V_addr, align 16

]]></Node>
<StgValue><ssdm name="wgt_mem_5_V_load"/></StgValue>
</operation>

<operation id="424" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader802.preheader:603  %wgt_mem_6_V_addr = getelementptr [1024 x i128]* %wgt_mem_6_V, i64 0, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="wgt_mem_6_V_addr"/></StgValue>
</operation>

<operation id="425" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="128" op_0_bw="10">
<![CDATA[
.preheader802.preheader:604  %wgt_mem_6_V_load = load i128* %wgt_mem_6_V_addr, align 16

]]></Node>
<StgValue><ssdm name="wgt_mem_6_V_load"/></StgValue>
</operation>

<operation id="426" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader802.preheader:697  %wgt_mem_7_V_addr = getelementptr [1024 x i128]* %wgt_mem_7_V, i64 0, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="wgt_mem_7_V_addr"/></StgValue>
</operation>

<operation id="427" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="128" op_0_bw="10">
<![CDATA[
.preheader802.preheader:698  %wgt_mem_7_V_load = load i128* %wgt_mem_7_V_addr, align 16

]]></Node>
<StgValue><ssdm name="wgt_mem_7_V_load"/></StgValue>
</operation>

<operation id="428" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader802.preheader:791  %wgt_mem_8_V_addr = getelementptr [1024 x i128]* %wgt_mem_8_V, i64 0, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="wgt_mem_8_V_addr"/></StgValue>
</operation>

<operation id="429" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="128" op_0_bw="10">
<![CDATA[
.preheader802.preheader:792  %wgt_mem_8_V_load = load i128* %wgt_mem_8_V_addr, align 16

]]></Node>
<StgValue><ssdm name="wgt_mem_8_V_load"/></StgValue>
</operation>

<operation id="430" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader802.preheader:885  %wgt_mem_9_V_addr = getelementptr [1024 x i128]* %wgt_mem_9_V, i64 0, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="wgt_mem_9_V_addr"/></StgValue>
</operation>

<operation id="431" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="128" op_0_bw="10">
<![CDATA[
.preheader802.preheader:886  %wgt_mem_9_V_load = load i128* %wgt_mem_9_V_addr, align 16

]]></Node>
<StgValue><ssdm name="wgt_mem_9_V_load"/></StgValue>
</operation>

<operation id="432" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader802.preheader:979  %wgt_mem_10_V_addr = getelementptr [1024 x i128]* %wgt_mem_10_V, i64 0, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="wgt_mem_10_V_addr"/></StgValue>
</operation>

<operation id="433" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="128" op_0_bw="10">
<![CDATA[
.preheader802.preheader:980  %wgt_mem_10_V_load = load i128* %wgt_mem_10_V_addr, align 16

]]></Node>
<StgValue><ssdm name="wgt_mem_10_V_load"/></StgValue>
</operation>

<operation id="434" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader802.preheader:1073  %wgt_mem_11_V_addr = getelementptr [1024 x i128]* %wgt_mem_11_V, i64 0, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="wgt_mem_11_V_addr"/></StgValue>
</operation>

<operation id="435" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="128" op_0_bw="10">
<![CDATA[
.preheader802.preheader:1074  %wgt_mem_11_V_load = load i128* %wgt_mem_11_V_addr, align 16

]]></Node>
<StgValue><ssdm name="wgt_mem_11_V_load"/></StgValue>
</operation>

<operation id="436" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader802.preheader:1167  %wgt_mem_12_V_addr = getelementptr [1024 x i128]* %wgt_mem_12_V, i64 0, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="wgt_mem_12_V_addr"/></StgValue>
</operation>

<operation id="437" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="128" op_0_bw="10">
<![CDATA[
.preheader802.preheader:1168  %wgt_mem_12_V_load = load i128* %wgt_mem_12_V_addr, align 16

]]></Node>
<StgValue><ssdm name="wgt_mem_12_V_load"/></StgValue>
</operation>

<operation id="438" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader802.preheader:1261  %wgt_mem_13_V_addr = getelementptr [1024 x i128]* %wgt_mem_13_V, i64 0, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="wgt_mem_13_V_addr"/></StgValue>
</operation>

<operation id="439" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="128" op_0_bw="10">
<![CDATA[
.preheader802.preheader:1262  %wgt_mem_13_V_load = load i128* %wgt_mem_13_V_addr, align 16

]]></Node>
<StgValue><ssdm name="wgt_mem_13_V_load"/></StgValue>
</operation>

<operation id="440" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader802.preheader:1355  %wgt_mem_14_V_addr = getelementptr [1024 x i128]* %wgt_mem_14_V, i64 0, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="wgt_mem_14_V_addr"/></StgValue>
</operation>

<operation id="441" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="128" op_0_bw="10">
<![CDATA[
.preheader802.preheader:1356  %wgt_mem_14_V_load = load i128* %wgt_mem_14_V_addr, align 16

]]></Node>
<StgValue><ssdm name="wgt_mem_14_V_load"/></StgValue>
</operation>

<operation id="442" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="10" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader802.preheader:1449  %wgt_mem_15_V_addr = getelementptr [1024 x i128]* %wgt_mem_15_V, i64 0, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="wgt_mem_15_V_addr"/></StgValue>
</operation>

<operation id="443" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="128" op_0_bw="10">
<![CDATA[
.preheader802.preheader:1450  %wgt_mem_15_V_load = load i128* %wgt_mem_15_V_addr, align 16

]]></Node>
<StgValue><ssdm name="wgt_mem_15_V_load"/></StgValue>
</operation>

<operation id="444" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp><literal name="reset_acc" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="11" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader803.0:0  %acc_mem_0_V_addr_1 = getelementptr [2048 x i512]* %acc_mem_0_V, i64 0, i64 %tmp_23

]]></Node>
<StgValue><ssdm name="acc_mem_0_V_addr_1"/></StgValue>
</operation>

<operation id="445" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp><literal name="reset_acc" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="0" op_0_bw="512" op_1_bw="11">
<![CDATA[
.preheader803.0:1  store i512 0, i512* %acc_mem_0_V_addr_1, align 64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="446" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp><literal name="reset_acc" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="0" op_0_bw="0">
<![CDATA[
.preheader803.0:2  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="447" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="128" op_0_bw="11">
<![CDATA[
.preheader802.preheader:4  %inp_mem_0_V_load = load i128* %inp_mem_0_V_addr, align 16

]]></Node>
<StgValue><ssdm name="inp_mem_0_V_load"/></StgValue>
</operation>

<operation id="448" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="512" op_0_bw="11">
<![CDATA[
.preheader802.preheader:5  %acc_mem_0_V_load_1 = load i512* %acc_mem_0_V_addr_2, align 64

]]></Node>
<StgValue><ssdm name="acc_mem_0_V_load_1"/></StgValue>
</operation>

<operation id="449" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="512">
<![CDATA[
.preheader802.preheader:6  %tmp_26 = trunc i512 %acc_mem_0_V_load_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="450" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="128" op_0_bw="10">
<![CDATA[
.preheader802.preheader:8  %wgt_mem_0_V_load = load i128* %wgt_mem_0_V_addr, align 16

]]></Node>
<StgValue><ssdm name="wgt_mem_0_V_load"/></StgValue>
</operation>

<operation id="451" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="8" op_0_bw="128">
<![CDATA[
.preheader802.preheader:9  %tmp_29 = trunc i128 %inp_mem_0_V_load to i8

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="452" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="8" op_0_bw="128">
<![CDATA[
.preheader802.preheader:10  %tmp_30 = trunc i128 %wgt_mem_0_V_load to i8

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="453" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:15  %p_Result_5_0_0_1 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %inp_mem_0_V_load, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_5_0_0_1"/></StgValue>
</operation>

<operation id="454" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:16  %p_Result_6_0_0_1 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_0_V_load, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_0_1"/></StgValue>
</operation>

<operation id="455" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:21  %p_Result_5_0_0_2 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %inp_mem_0_V_load, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_5_0_0_2"/></StgValue>
</operation>

<operation id="456" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:22  %p_Result_6_0_0_2 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_0_V_load, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_0_2"/></StgValue>
</operation>

<operation id="457" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:27  %p_Result_5_0_0_3 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %inp_mem_0_V_load, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_5_0_0_3"/></StgValue>
</operation>

<operation id="458" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:28  %p_Result_6_0_0_3 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_0_V_load, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_0_3"/></StgValue>
</operation>

<operation id="459" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:33  %p_Result_5_0_0_4 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %inp_mem_0_V_load, i32 32, i32 39)

]]></Node>
<StgValue><ssdm name="p_Result_5_0_0_4"/></StgValue>
</operation>

<operation id="460" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:34  %p_Result_6_0_0_4 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_0_V_load, i32 32, i32 39)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_0_4"/></StgValue>
</operation>

<operation id="461" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:39  %p_Result_5_0_0_5 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %inp_mem_0_V_load, i32 40, i32 47)

]]></Node>
<StgValue><ssdm name="p_Result_5_0_0_5"/></StgValue>
</operation>

<operation id="462" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:40  %p_Result_6_0_0_5 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_0_V_load, i32 40, i32 47)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_0_5"/></StgValue>
</operation>

<operation id="463" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:45  %p_Result_5_0_0_6 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %inp_mem_0_V_load, i32 48, i32 55)

]]></Node>
<StgValue><ssdm name="p_Result_5_0_0_6"/></StgValue>
</operation>

<operation id="464" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:46  %p_Result_6_0_0_6 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_0_V_load, i32 48, i32 55)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_0_6"/></StgValue>
</operation>

<operation id="465" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:51  %p_Result_5_0_0_7 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %inp_mem_0_V_load, i32 56, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_5_0_0_7"/></StgValue>
</operation>

<operation id="466" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:52  %p_Result_6_0_0_7 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_0_V_load, i32 56, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_0_7"/></StgValue>
</operation>

<operation id="467" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:57  %p_Result_5_0_0_8 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %inp_mem_0_V_load, i32 64, i32 71)

]]></Node>
<StgValue><ssdm name="p_Result_5_0_0_8"/></StgValue>
</operation>

<operation id="468" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:58  %p_Result_6_0_0_8 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_0_V_load, i32 64, i32 71)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_0_8"/></StgValue>
</operation>

<operation id="469" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:63  %p_Result_5_0_0_9 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %inp_mem_0_V_load, i32 72, i32 79)

]]></Node>
<StgValue><ssdm name="p_Result_5_0_0_9"/></StgValue>
</operation>

<operation id="470" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:64  %p_Result_6_0_0_9 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_0_V_load, i32 72, i32 79)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_0_9"/></StgValue>
</operation>

<operation id="471" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:69  %p_Result_5_0_0_s = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %inp_mem_0_V_load, i32 80, i32 87)

]]></Node>
<StgValue><ssdm name="p_Result_5_0_0_s"/></StgValue>
</operation>

<operation id="472" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:70  %p_Result_6_0_0_s = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_0_V_load, i32 80, i32 87)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_0_s"/></StgValue>
</operation>

<operation id="473" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:75  %p_Result_5_0_0_10 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %inp_mem_0_V_load, i32 88, i32 95)

]]></Node>
<StgValue><ssdm name="p_Result_5_0_0_10"/></StgValue>
</operation>

<operation id="474" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:76  %p_Result_6_0_0_10 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_0_V_load, i32 88, i32 95)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_0_10"/></StgValue>
</operation>

<operation id="475" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:81  %p_Result_5_0_0_11 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %inp_mem_0_V_load, i32 96, i32 103)

]]></Node>
<StgValue><ssdm name="p_Result_5_0_0_11"/></StgValue>
</operation>

<operation id="476" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:82  %p_Result_6_0_0_11 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_0_V_load, i32 96, i32 103)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_0_11"/></StgValue>
</operation>

<operation id="477" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:87  %p_Result_5_0_0_12 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %inp_mem_0_V_load, i32 104, i32 111)

]]></Node>
<StgValue><ssdm name="p_Result_5_0_0_12"/></StgValue>
</operation>

<operation id="478" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:88  %p_Result_6_0_0_12 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_0_V_load, i32 104, i32 111)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_0_12"/></StgValue>
</operation>

<operation id="479" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:93  %p_Result_5_0_0_13 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %inp_mem_0_V_load, i32 112, i32 119)

]]></Node>
<StgValue><ssdm name="p_Result_5_0_0_13"/></StgValue>
</operation>

<operation id="480" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:94  %p_Result_6_0_0_13 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_0_V_load, i32 112, i32 119)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_0_13"/></StgValue>
</operation>

<operation id="481" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:99  %p_Result_5_0_0_14 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %inp_mem_0_V_load, i32 120, i32 127)

]]></Node>
<StgValue><ssdm name="p_Result_5_0_0_14"/></StgValue>
</operation>

<operation id="482" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:100  %p_Result_6_0_0_14 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_0_V_load, i32 120, i32 127)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_0_14"/></StgValue>
</operation>

<operation id="483" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:132  %p_Result_4_0_1 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %acc_mem_0_V_load_1, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_4_0_1"/></StgValue>
</operation>

<operation id="484" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="128" op_0_bw="10">
<![CDATA[
.preheader802.preheader:134  %wgt_mem_1_V_load = load i128* %wgt_mem_1_V_addr, align 16

]]></Node>
<StgValue><ssdm name="wgt_mem_1_V_load"/></StgValue>
</operation>

<operation id="485" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="8" op_0_bw="128">
<![CDATA[
.preheader802.preheader:135  %tmp_32 = trunc i128 %wgt_mem_1_V_load to i8

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="486" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:139  %p_Result_6_0_1_1 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_1_V_load, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_1_1"/></StgValue>
</operation>

<operation id="487" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:143  %p_Result_6_0_1_2 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_1_V_load, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_1_2"/></StgValue>
</operation>

<operation id="488" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:147  %p_Result_6_0_1_3 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_1_V_load, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_1_3"/></StgValue>
</operation>

<operation id="489" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:151  %p_Result_6_0_1_4 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_1_V_load, i32 32, i32 39)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_1_4"/></StgValue>
</operation>

<operation id="490" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:155  %p_Result_6_0_1_5 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_1_V_load, i32 40, i32 47)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_1_5"/></StgValue>
</operation>

<operation id="491" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:159  %p_Result_6_0_1_6 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_1_V_load, i32 48, i32 55)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_1_6"/></StgValue>
</operation>

<operation id="492" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:163  %p_Result_6_0_1_7 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_1_V_load, i32 56, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_1_7"/></StgValue>
</operation>

<operation id="493" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:167  %p_Result_6_0_1_8 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_1_V_load, i32 64, i32 71)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_1_8"/></StgValue>
</operation>

<operation id="494" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:171  %p_Result_6_0_1_9 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_1_V_load, i32 72, i32 79)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_1_9"/></StgValue>
</operation>

<operation id="495" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:175  %p_Result_6_0_1_s = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_1_V_load, i32 80, i32 87)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_1_s"/></StgValue>
</operation>

<operation id="496" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:179  %p_Result_6_0_1_10 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_1_V_load, i32 88, i32 95)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_1_10"/></StgValue>
</operation>

<operation id="497" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:183  %p_Result_6_0_1_11 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_1_V_load, i32 96, i32 103)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_1_11"/></StgValue>
</operation>

<operation id="498" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:187  %p_Result_6_0_1_12 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_1_V_load, i32 104, i32 111)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_1_12"/></StgValue>
</operation>

<operation id="499" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:191  %p_Result_6_0_1_13 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_1_V_load, i32 112, i32 119)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_1_13"/></StgValue>
</operation>

<operation id="500" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:195  %p_Result_6_0_1_14 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_1_V_load, i32 120, i32 127)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_1_14"/></StgValue>
</operation>

<operation id="501" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:226  %p_Result_4_0_2 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %acc_mem_0_V_load_1, i32 64, i32 95)

]]></Node>
<StgValue><ssdm name="p_Result_4_0_2"/></StgValue>
</operation>

<operation id="502" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="128" op_0_bw="10">
<![CDATA[
.preheader802.preheader:228  %wgt_mem_2_V_load = load i128* %wgt_mem_2_V_addr, align 16

]]></Node>
<StgValue><ssdm name="wgt_mem_2_V_load"/></StgValue>
</operation>

<operation id="503" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="8" op_0_bw="128">
<![CDATA[
.preheader802.preheader:229  %tmp_35 = trunc i128 %wgt_mem_2_V_load to i8

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="504" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:233  %p_Result_6_0_2_1 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_2_V_load, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_2_1"/></StgValue>
</operation>

<operation id="505" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:237  %p_Result_6_0_2_2 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_2_V_load, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_2_2"/></StgValue>
</operation>

<operation id="506" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:241  %p_Result_6_0_2_3 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_2_V_load, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_2_3"/></StgValue>
</operation>

<operation id="507" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:245  %p_Result_6_0_2_4 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_2_V_load, i32 32, i32 39)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_2_4"/></StgValue>
</operation>

<operation id="508" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:249  %p_Result_6_0_2_5 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_2_V_load, i32 40, i32 47)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_2_5"/></StgValue>
</operation>

<operation id="509" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:253  %p_Result_6_0_2_6 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_2_V_load, i32 48, i32 55)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_2_6"/></StgValue>
</operation>

<operation id="510" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:257  %p_Result_6_0_2_7 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_2_V_load, i32 56, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_2_7"/></StgValue>
</operation>

<operation id="511" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:261  %p_Result_6_0_2_8 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_2_V_load, i32 64, i32 71)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_2_8"/></StgValue>
</operation>

<operation id="512" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:265  %p_Result_6_0_2_9 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_2_V_load, i32 72, i32 79)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_2_9"/></StgValue>
</operation>

<operation id="513" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:269  %p_Result_6_0_2_s = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_2_V_load, i32 80, i32 87)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_2_s"/></StgValue>
</operation>

<operation id="514" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:273  %p_Result_6_0_2_10 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_2_V_load, i32 88, i32 95)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_2_10"/></StgValue>
</operation>

<operation id="515" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:277  %p_Result_6_0_2_11 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_2_V_load, i32 96, i32 103)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_2_11"/></StgValue>
</operation>

<operation id="516" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:281  %p_Result_6_0_2_12 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_2_V_load, i32 104, i32 111)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_2_12"/></StgValue>
</operation>

<operation id="517" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:285  %p_Result_6_0_2_13 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_2_V_load, i32 112, i32 119)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_2_13"/></StgValue>
</operation>

<operation id="518" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:289  %p_Result_6_0_2_14 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_2_V_load, i32 120, i32 127)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_2_14"/></StgValue>
</operation>

<operation id="519" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:320  %p_Result_4_0_3 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %acc_mem_0_V_load_1, i32 96, i32 127)

]]></Node>
<StgValue><ssdm name="p_Result_4_0_3"/></StgValue>
</operation>

<operation id="520" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="128" op_0_bw="10">
<![CDATA[
.preheader802.preheader:322  %wgt_mem_3_V_load = load i128* %wgt_mem_3_V_addr, align 16

]]></Node>
<StgValue><ssdm name="wgt_mem_3_V_load"/></StgValue>
</operation>

<operation id="521" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="8" op_0_bw="128">
<![CDATA[
.preheader802.preheader:323  %tmp_46 = trunc i128 %wgt_mem_3_V_load to i8

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="522" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:327  %p_Result_6_0_3_1 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_3_V_load, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_3_1"/></StgValue>
</operation>

<operation id="523" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:331  %p_Result_6_0_3_2 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_3_V_load, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_3_2"/></StgValue>
</operation>

<operation id="524" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:335  %p_Result_6_0_3_3 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_3_V_load, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_3_3"/></StgValue>
</operation>

<operation id="525" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:339  %p_Result_6_0_3_4 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_3_V_load, i32 32, i32 39)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_3_4"/></StgValue>
</operation>

<operation id="526" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:343  %p_Result_6_0_3_5 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_3_V_load, i32 40, i32 47)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_3_5"/></StgValue>
</operation>

<operation id="527" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:347  %p_Result_6_0_3_6 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_3_V_load, i32 48, i32 55)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_3_6"/></StgValue>
</operation>

<operation id="528" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:351  %p_Result_6_0_3_7 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_3_V_load, i32 56, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_3_7"/></StgValue>
</operation>

<operation id="529" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:355  %p_Result_6_0_3_8 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_3_V_load, i32 64, i32 71)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_3_8"/></StgValue>
</operation>

<operation id="530" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:359  %p_Result_6_0_3_9 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_3_V_load, i32 72, i32 79)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_3_9"/></StgValue>
</operation>

<operation id="531" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:363  %p_Result_6_0_3_s = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_3_V_load, i32 80, i32 87)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_3_s"/></StgValue>
</operation>

<operation id="532" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:367  %p_Result_6_0_3_10 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_3_V_load, i32 88, i32 95)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_3_10"/></StgValue>
</operation>

<operation id="533" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:371  %p_Result_6_0_3_11 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_3_V_load, i32 96, i32 103)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_3_11"/></StgValue>
</operation>

<operation id="534" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:375  %p_Result_6_0_3_12 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_3_V_load, i32 104, i32 111)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_3_12"/></StgValue>
</operation>

<operation id="535" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:379  %p_Result_6_0_3_13 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_3_V_load, i32 112, i32 119)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_3_13"/></StgValue>
</operation>

<operation id="536" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:383  %p_Result_6_0_3_14 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_3_V_load, i32 120, i32 127)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_3_14"/></StgValue>
</operation>

<operation id="537" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:414  %p_Result_4_0_4 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %acc_mem_0_V_load_1, i32 128, i32 159)

]]></Node>
<StgValue><ssdm name="p_Result_4_0_4"/></StgValue>
</operation>

<operation id="538" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="128" op_0_bw="10">
<![CDATA[
.preheader802.preheader:416  %wgt_mem_4_V_load = load i128* %wgt_mem_4_V_addr, align 16

]]></Node>
<StgValue><ssdm name="wgt_mem_4_V_load"/></StgValue>
</operation>

<operation id="539" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="8" op_0_bw="128">
<![CDATA[
.preheader802.preheader:417  %tmp_61 = trunc i128 %wgt_mem_4_V_load to i8

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="540" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:421  %p_Result_6_0_4_1 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_4_V_load, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_4_1"/></StgValue>
</operation>

<operation id="541" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:425  %p_Result_6_0_4_2 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_4_V_load, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_4_2"/></StgValue>
</operation>

<operation id="542" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:429  %p_Result_6_0_4_3 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_4_V_load, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_4_3"/></StgValue>
</operation>

<operation id="543" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:433  %p_Result_6_0_4_4 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_4_V_load, i32 32, i32 39)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_4_4"/></StgValue>
</operation>

<operation id="544" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:437  %p_Result_6_0_4_5 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_4_V_load, i32 40, i32 47)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_4_5"/></StgValue>
</operation>

<operation id="545" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:441  %p_Result_6_0_4_6 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_4_V_load, i32 48, i32 55)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_4_6"/></StgValue>
</operation>

<operation id="546" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:445  %p_Result_6_0_4_7 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_4_V_load, i32 56, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_4_7"/></StgValue>
</operation>

<operation id="547" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:449  %p_Result_6_0_4_8 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_4_V_load, i32 64, i32 71)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_4_8"/></StgValue>
</operation>

<operation id="548" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:453  %p_Result_6_0_4_9 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_4_V_load, i32 72, i32 79)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_4_9"/></StgValue>
</operation>

<operation id="549" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:457  %p_Result_6_0_4_s = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_4_V_load, i32 80, i32 87)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_4_s"/></StgValue>
</operation>

<operation id="550" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:461  %p_Result_6_0_4_10 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_4_V_load, i32 88, i32 95)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_4_10"/></StgValue>
</operation>

<operation id="551" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:465  %p_Result_6_0_4_11 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_4_V_load, i32 96, i32 103)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_4_11"/></StgValue>
</operation>

<operation id="552" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:469  %p_Result_6_0_4_12 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_4_V_load, i32 104, i32 111)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_4_12"/></StgValue>
</operation>

<operation id="553" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:473  %p_Result_6_0_4_13 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_4_V_load, i32 112, i32 119)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_4_13"/></StgValue>
</operation>

<operation id="554" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:477  %p_Result_6_0_4_14 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_4_V_load, i32 120, i32 127)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_4_14"/></StgValue>
</operation>

<operation id="555" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:508  %p_Result_4_0_5 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %acc_mem_0_V_load_1, i32 160, i32 191)

]]></Node>
<StgValue><ssdm name="p_Result_4_0_5"/></StgValue>
</operation>

<operation id="556" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="128" op_0_bw="10">
<![CDATA[
.preheader802.preheader:510  %wgt_mem_5_V_load = load i128* %wgt_mem_5_V_addr, align 16

]]></Node>
<StgValue><ssdm name="wgt_mem_5_V_load"/></StgValue>
</operation>

<operation id="557" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="8" op_0_bw="128">
<![CDATA[
.preheader802.preheader:511  %tmp_76 = trunc i128 %wgt_mem_5_V_load to i8

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="558" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:515  %p_Result_6_0_5_1 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_5_V_load, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_5_1"/></StgValue>
</operation>

<operation id="559" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:519  %p_Result_6_0_5_2 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_5_V_load, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_5_2"/></StgValue>
</operation>

<operation id="560" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:523  %p_Result_6_0_5_3 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_5_V_load, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_5_3"/></StgValue>
</operation>

<operation id="561" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:527  %p_Result_6_0_5_4 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_5_V_load, i32 32, i32 39)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_5_4"/></StgValue>
</operation>

<operation id="562" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:531  %p_Result_6_0_5_5 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_5_V_load, i32 40, i32 47)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_5_5"/></StgValue>
</operation>

<operation id="563" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:535  %p_Result_6_0_5_6 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_5_V_load, i32 48, i32 55)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_5_6"/></StgValue>
</operation>

<operation id="564" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:539  %p_Result_6_0_5_7 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_5_V_load, i32 56, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_5_7"/></StgValue>
</operation>

<operation id="565" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:543  %p_Result_6_0_5_8 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_5_V_load, i32 64, i32 71)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_5_8"/></StgValue>
</operation>

<operation id="566" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:547  %p_Result_6_0_5_9 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_5_V_load, i32 72, i32 79)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_5_9"/></StgValue>
</operation>

<operation id="567" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:551  %p_Result_6_0_5_s = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_5_V_load, i32 80, i32 87)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_5_s"/></StgValue>
</operation>

<operation id="568" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:555  %p_Result_6_0_5_10 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_5_V_load, i32 88, i32 95)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_5_10"/></StgValue>
</operation>

<operation id="569" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:559  %p_Result_6_0_5_11 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_5_V_load, i32 96, i32 103)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_5_11"/></StgValue>
</operation>

<operation id="570" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:563  %p_Result_6_0_5_12 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_5_V_load, i32 104, i32 111)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_5_12"/></StgValue>
</operation>

<operation id="571" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:567  %p_Result_6_0_5_13 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_5_V_load, i32 112, i32 119)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_5_13"/></StgValue>
</operation>

<operation id="572" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:571  %p_Result_6_0_5_14 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_5_V_load, i32 120, i32 127)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_5_14"/></StgValue>
</operation>

<operation id="573" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:602  %p_Result_4_0_6 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %acc_mem_0_V_load_1, i32 192, i32 223)

]]></Node>
<StgValue><ssdm name="p_Result_4_0_6"/></StgValue>
</operation>

<operation id="574" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="128" op_0_bw="10">
<![CDATA[
.preheader802.preheader:604  %wgt_mem_6_V_load = load i128* %wgt_mem_6_V_addr, align 16

]]></Node>
<StgValue><ssdm name="wgt_mem_6_V_load"/></StgValue>
</operation>

<operation id="575" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="8" op_0_bw="128">
<![CDATA[
.preheader802.preheader:605  %tmp_91 = trunc i128 %wgt_mem_6_V_load to i8

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="576" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:609  %p_Result_6_0_6_1 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_6_V_load, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_6_1"/></StgValue>
</operation>

<operation id="577" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:613  %p_Result_6_0_6_2 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_6_V_load, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_6_2"/></StgValue>
</operation>

<operation id="578" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:617  %p_Result_6_0_6_3 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_6_V_load, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_6_3"/></StgValue>
</operation>

<operation id="579" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:621  %p_Result_6_0_6_4 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_6_V_load, i32 32, i32 39)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_6_4"/></StgValue>
</operation>

<operation id="580" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:625  %p_Result_6_0_6_5 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_6_V_load, i32 40, i32 47)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_6_5"/></StgValue>
</operation>

<operation id="581" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:629  %p_Result_6_0_6_6 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_6_V_load, i32 48, i32 55)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_6_6"/></StgValue>
</operation>

<operation id="582" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:633  %p_Result_6_0_6_7 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_6_V_load, i32 56, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_6_7"/></StgValue>
</operation>

<operation id="583" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:637  %p_Result_6_0_6_8 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_6_V_load, i32 64, i32 71)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_6_8"/></StgValue>
</operation>

<operation id="584" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:641  %p_Result_6_0_6_9 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_6_V_load, i32 72, i32 79)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_6_9"/></StgValue>
</operation>

<operation id="585" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:645  %p_Result_6_0_6_s = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_6_V_load, i32 80, i32 87)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_6_s"/></StgValue>
</operation>

<operation id="586" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:649  %p_Result_6_0_6_10 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_6_V_load, i32 88, i32 95)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_6_10"/></StgValue>
</operation>

<operation id="587" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:653  %p_Result_6_0_6_11 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_6_V_load, i32 96, i32 103)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_6_11"/></StgValue>
</operation>

<operation id="588" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:657  %p_Result_6_0_6_12 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_6_V_load, i32 104, i32 111)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_6_12"/></StgValue>
</operation>

<operation id="589" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:661  %p_Result_6_0_6_13 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_6_V_load, i32 112, i32 119)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_6_13"/></StgValue>
</operation>

<operation id="590" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:665  %p_Result_6_0_6_14 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_6_V_load, i32 120, i32 127)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_6_14"/></StgValue>
</operation>

<operation id="591" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:696  %p_Result_4_0_7 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %acc_mem_0_V_load_1, i32 224, i32 255)

]]></Node>
<StgValue><ssdm name="p_Result_4_0_7"/></StgValue>
</operation>

<operation id="592" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="128" op_0_bw="10">
<![CDATA[
.preheader802.preheader:698  %wgt_mem_7_V_load = load i128* %wgt_mem_7_V_addr, align 16

]]></Node>
<StgValue><ssdm name="wgt_mem_7_V_load"/></StgValue>
</operation>

<operation id="593" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="8" op_0_bw="128">
<![CDATA[
.preheader802.preheader:699  %tmp_106 = trunc i128 %wgt_mem_7_V_load to i8

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="594" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:703  %p_Result_6_0_7_1 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_7_V_load, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_7_1"/></StgValue>
</operation>

<operation id="595" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:707  %p_Result_6_0_7_2 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_7_V_load, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_7_2"/></StgValue>
</operation>

<operation id="596" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:711  %p_Result_6_0_7_3 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_7_V_load, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_7_3"/></StgValue>
</operation>

<operation id="597" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:715  %p_Result_6_0_7_4 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_7_V_load, i32 32, i32 39)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_7_4"/></StgValue>
</operation>

<operation id="598" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:719  %p_Result_6_0_7_5 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_7_V_load, i32 40, i32 47)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_7_5"/></StgValue>
</operation>

<operation id="599" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:723  %p_Result_6_0_7_6 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_7_V_load, i32 48, i32 55)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_7_6"/></StgValue>
</operation>

<operation id="600" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:727  %p_Result_6_0_7_7 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_7_V_load, i32 56, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_7_7"/></StgValue>
</operation>

<operation id="601" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:731  %p_Result_6_0_7_8 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_7_V_load, i32 64, i32 71)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_7_8"/></StgValue>
</operation>

<operation id="602" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:735  %p_Result_6_0_7_9 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_7_V_load, i32 72, i32 79)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_7_9"/></StgValue>
</operation>

<operation id="603" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:739  %p_Result_6_0_7_s = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_7_V_load, i32 80, i32 87)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_7_s"/></StgValue>
</operation>

<operation id="604" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:743  %p_Result_6_0_7_10 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_7_V_load, i32 88, i32 95)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_7_10"/></StgValue>
</operation>

<operation id="605" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:747  %p_Result_6_0_7_11 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_7_V_load, i32 96, i32 103)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_7_11"/></StgValue>
</operation>

<operation id="606" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:751  %p_Result_6_0_7_12 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_7_V_load, i32 104, i32 111)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_7_12"/></StgValue>
</operation>

<operation id="607" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:755  %p_Result_6_0_7_13 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_7_V_load, i32 112, i32 119)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_7_13"/></StgValue>
</operation>

<operation id="608" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:759  %p_Result_6_0_7_14 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_7_V_load, i32 120, i32 127)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_7_14"/></StgValue>
</operation>

<operation id="609" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:790  %p_Result_4_0_8 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %acc_mem_0_V_load_1, i32 256, i32 287)

]]></Node>
<StgValue><ssdm name="p_Result_4_0_8"/></StgValue>
</operation>

<operation id="610" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="128" op_0_bw="10">
<![CDATA[
.preheader802.preheader:792  %wgt_mem_8_V_load = load i128* %wgt_mem_8_V_addr, align 16

]]></Node>
<StgValue><ssdm name="wgt_mem_8_V_load"/></StgValue>
</operation>

<operation id="611" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="8" op_0_bw="128">
<![CDATA[
.preheader802.preheader:793  %tmp_121 = trunc i128 %wgt_mem_8_V_load to i8

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="612" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:797  %p_Result_6_0_8_1 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_8_V_load, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_8_1"/></StgValue>
</operation>

<operation id="613" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:801  %p_Result_6_0_8_2 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_8_V_load, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_8_2"/></StgValue>
</operation>

<operation id="614" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:805  %p_Result_6_0_8_3 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_8_V_load, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_8_3"/></StgValue>
</operation>

<operation id="615" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:809  %p_Result_6_0_8_4 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_8_V_load, i32 32, i32 39)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_8_4"/></StgValue>
</operation>

<operation id="616" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:813  %p_Result_6_0_8_5 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_8_V_load, i32 40, i32 47)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_8_5"/></StgValue>
</operation>

<operation id="617" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:817  %p_Result_6_0_8_6 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_8_V_load, i32 48, i32 55)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_8_6"/></StgValue>
</operation>

<operation id="618" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:821  %p_Result_6_0_8_7 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_8_V_load, i32 56, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_8_7"/></StgValue>
</operation>

<operation id="619" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:825  %p_Result_6_0_8_8 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_8_V_load, i32 64, i32 71)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_8_8"/></StgValue>
</operation>

<operation id="620" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:829  %p_Result_6_0_8_9 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_8_V_load, i32 72, i32 79)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_8_9"/></StgValue>
</operation>

<operation id="621" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:833  %p_Result_6_0_8_s = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_8_V_load, i32 80, i32 87)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_8_s"/></StgValue>
</operation>

<operation id="622" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:837  %p_Result_6_0_8_10 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_8_V_load, i32 88, i32 95)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_8_10"/></StgValue>
</operation>

<operation id="623" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:841  %p_Result_6_0_8_11 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_8_V_load, i32 96, i32 103)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_8_11"/></StgValue>
</operation>

<operation id="624" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:845  %p_Result_6_0_8_12 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_8_V_load, i32 104, i32 111)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_8_12"/></StgValue>
</operation>

<operation id="625" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:849  %p_Result_6_0_8_13 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_8_V_load, i32 112, i32 119)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_8_13"/></StgValue>
</operation>

<operation id="626" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:853  %p_Result_6_0_8_14 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_8_V_load, i32 120, i32 127)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_8_14"/></StgValue>
</operation>

<operation id="627" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:884  %p_Result_4_0_9 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %acc_mem_0_V_load_1, i32 288, i32 319)

]]></Node>
<StgValue><ssdm name="p_Result_4_0_9"/></StgValue>
</operation>

<operation id="628" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="128" op_0_bw="10">
<![CDATA[
.preheader802.preheader:886  %wgt_mem_9_V_load = load i128* %wgt_mem_9_V_addr, align 16

]]></Node>
<StgValue><ssdm name="wgt_mem_9_V_load"/></StgValue>
</operation>

<operation id="629" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="8" op_0_bw="128">
<![CDATA[
.preheader802.preheader:887  %tmp_136 = trunc i128 %wgt_mem_9_V_load to i8

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="630" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:891  %p_Result_6_0_9_1 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_9_V_load, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_9_1"/></StgValue>
</operation>

<operation id="631" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:895  %p_Result_6_0_9_2 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_9_V_load, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_9_2"/></StgValue>
</operation>

<operation id="632" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:899  %p_Result_6_0_9_3 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_9_V_load, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_9_3"/></StgValue>
</operation>

<operation id="633" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:903  %p_Result_6_0_9_4 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_9_V_load, i32 32, i32 39)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_9_4"/></StgValue>
</operation>

<operation id="634" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:907  %p_Result_6_0_9_5 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_9_V_load, i32 40, i32 47)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_9_5"/></StgValue>
</operation>

<operation id="635" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:911  %p_Result_6_0_9_6 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_9_V_load, i32 48, i32 55)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_9_6"/></StgValue>
</operation>

<operation id="636" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:915  %p_Result_6_0_9_7 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_9_V_load, i32 56, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_9_7"/></StgValue>
</operation>

<operation id="637" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:919  %p_Result_6_0_9_8 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_9_V_load, i32 64, i32 71)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_9_8"/></StgValue>
</operation>

<operation id="638" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:923  %p_Result_6_0_9_9 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_9_V_load, i32 72, i32 79)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_9_9"/></StgValue>
</operation>

<operation id="639" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:927  %p_Result_6_0_9_s = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_9_V_load, i32 80, i32 87)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_9_s"/></StgValue>
</operation>

<operation id="640" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:931  %p_Result_6_0_9_10 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_9_V_load, i32 88, i32 95)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_9_10"/></StgValue>
</operation>

<operation id="641" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:935  %p_Result_6_0_9_11 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_9_V_load, i32 96, i32 103)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_9_11"/></StgValue>
</operation>

<operation id="642" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:939  %p_Result_6_0_9_12 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_9_V_load, i32 104, i32 111)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_9_12"/></StgValue>
</operation>

<operation id="643" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:943  %p_Result_6_0_9_13 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_9_V_load, i32 112, i32 119)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_9_13"/></StgValue>
</operation>

<operation id="644" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:947  %p_Result_6_0_9_14 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_9_V_load, i32 120, i32 127)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_9_14"/></StgValue>
</operation>

<operation id="645" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:978  %p_Result_4_0_s = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %acc_mem_0_V_load_1, i32 320, i32 351)

]]></Node>
<StgValue><ssdm name="p_Result_4_0_s"/></StgValue>
</operation>

<operation id="646" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="128" op_0_bw="10">
<![CDATA[
.preheader802.preheader:980  %wgt_mem_10_V_load = load i128* %wgt_mem_10_V_addr, align 16

]]></Node>
<StgValue><ssdm name="wgt_mem_10_V_load"/></StgValue>
</operation>

<operation id="647" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="8" op_0_bw="128">
<![CDATA[
.preheader802.preheader:981  %tmp_151 = trunc i128 %wgt_mem_10_V_load to i8

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="648" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:985  %p_Result_6_0_10_1 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_10_V_load, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_10_1"/></StgValue>
</operation>

<operation id="649" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:989  %p_Result_6_0_10_2 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_10_V_load, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_10_2"/></StgValue>
</operation>

<operation id="650" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:993  %p_Result_6_0_10_3 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_10_V_load, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_10_3"/></StgValue>
</operation>

<operation id="651" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:997  %p_Result_6_0_10_4 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_10_V_load, i32 32, i32 39)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_10_4"/></StgValue>
</operation>

<operation id="652" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1001  %p_Result_6_0_10_5 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_10_V_load, i32 40, i32 47)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_10_5"/></StgValue>
</operation>

<operation id="653" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1005  %p_Result_6_0_10_6 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_10_V_load, i32 48, i32 55)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_10_6"/></StgValue>
</operation>

<operation id="654" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1009  %p_Result_6_0_10_7 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_10_V_load, i32 56, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_10_7"/></StgValue>
</operation>

<operation id="655" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1013  %p_Result_6_0_10_8 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_10_V_load, i32 64, i32 71)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_10_8"/></StgValue>
</operation>

<operation id="656" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1017  %p_Result_6_0_10_9 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_10_V_load, i32 72, i32 79)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_10_9"/></StgValue>
</operation>

<operation id="657" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1021  %p_Result_6_0_10_s = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_10_V_load, i32 80, i32 87)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_10_s"/></StgValue>
</operation>

<operation id="658" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1025  %p_Result_6_0_10_10 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_10_V_load, i32 88, i32 95)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_10_10"/></StgValue>
</operation>

<operation id="659" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1029  %p_Result_6_0_10_11 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_10_V_load, i32 96, i32 103)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_10_11"/></StgValue>
</operation>

<operation id="660" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1033  %p_Result_6_0_10_12 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_10_V_load, i32 104, i32 111)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_10_12"/></StgValue>
</operation>

<operation id="661" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1037  %p_Result_6_0_10_13 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_10_V_load, i32 112, i32 119)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_10_13"/></StgValue>
</operation>

<operation id="662" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1041  %p_Result_6_0_10_14 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_10_V_load, i32 120, i32 127)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_10_14"/></StgValue>
</operation>

<operation id="663" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1072  %p_Result_4_0_10 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %acc_mem_0_V_load_1, i32 352, i32 383)

]]></Node>
<StgValue><ssdm name="p_Result_4_0_10"/></StgValue>
</operation>

<operation id="664" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="128" op_0_bw="10">
<![CDATA[
.preheader802.preheader:1074  %wgt_mem_11_V_load = load i128* %wgt_mem_11_V_addr, align 16

]]></Node>
<StgValue><ssdm name="wgt_mem_11_V_load"/></StgValue>
</operation>

<operation id="665" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="8" op_0_bw="128">
<![CDATA[
.preheader802.preheader:1075  %tmp_166 = trunc i128 %wgt_mem_11_V_load to i8

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="666" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1079  %p_Result_6_0_11_1 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_11_V_load, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_11_1"/></StgValue>
</operation>

<operation id="667" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1083  %p_Result_6_0_11_2 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_11_V_load, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_11_2"/></StgValue>
</operation>

<operation id="668" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1087  %p_Result_6_0_11_3 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_11_V_load, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_11_3"/></StgValue>
</operation>

<operation id="669" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1091  %p_Result_6_0_11_4 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_11_V_load, i32 32, i32 39)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_11_4"/></StgValue>
</operation>

<operation id="670" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1095  %p_Result_6_0_11_5 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_11_V_load, i32 40, i32 47)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_11_5"/></StgValue>
</operation>

<operation id="671" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1099  %p_Result_6_0_11_6 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_11_V_load, i32 48, i32 55)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_11_6"/></StgValue>
</operation>

<operation id="672" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1103  %p_Result_6_0_11_7 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_11_V_load, i32 56, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_11_7"/></StgValue>
</operation>

<operation id="673" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1107  %p_Result_6_0_11_8 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_11_V_load, i32 64, i32 71)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_11_8"/></StgValue>
</operation>

<operation id="674" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1111  %p_Result_6_0_11_9 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_11_V_load, i32 72, i32 79)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_11_9"/></StgValue>
</operation>

<operation id="675" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1115  %p_Result_6_0_11_s = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_11_V_load, i32 80, i32 87)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_11_s"/></StgValue>
</operation>

<operation id="676" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1119  %p_Result_6_0_11_10 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_11_V_load, i32 88, i32 95)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_11_10"/></StgValue>
</operation>

<operation id="677" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1123  %p_Result_6_0_11_11 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_11_V_load, i32 96, i32 103)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_11_11"/></StgValue>
</operation>

<operation id="678" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1127  %p_Result_6_0_11_12 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_11_V_load, i32 104, i32 111)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_11_12"/></StgValue>
</operation>

<operation id="679" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1131  %p_Result_6_0_11_13 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_11_V_load, i32 112, i32 119)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_11_13"/></StgValue>
</operation>

<operation id="680" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1135  %p_Result_6_0_11_14 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_11_V_load, i32 120, i32 127)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_11_14"/></StgValue>
</operation>

<operation id="681" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1166  %p_Result_4_0_11 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %acc_mem_0_V_load_1, i32 384, i32 415)

]]></Node>
<StgValue><ssdm name="p_Result_4_0_11"/></StgValue>
</operation>

<operation id="682" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="128" op_0_bw="10">
<![CDATA[
.preheader802.preheader:1168  %wgt_mem_12_V_load = load i128* %wgt_mem_12_V_addr, align 16

]]></Node>
<StgValue><ssdm name="wgt_mem_12_V_load"/></StgValue>
</operation>

<operation id="683" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="8" op_0_bw="128">
<![CDATA[
.preheader802.preheader:1169  %tmp_181 = trunc i128 %wgt_mem_12_V_load to i8

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="684" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1173  %p_Result_6_0_12_1 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_12_V_load, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_12_1"/></StgValue>
</operation>

<operation id="685" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1177  %p_Result_6_0_12_2 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_12_V_load, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_12_2"/></StgValue>
</operation>

<operation id="686" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1181  %p_Result_6_0_12_3 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_12_V_load, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_12_3"/></StgValue>
</operation>

<operation id="687" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1185  %p_Result_6_0_12_4 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_12_V_load, i32 32, i32 39)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_12_4"/></StgValue>
</operation>

<operation id="688" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1189  %p_Result_6_0_12_5 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_12_V_load, i32 40, i32 47)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_12_5"/></StgValue>
</operation>

<operation id="689" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1193  %p_Result_6_0_12_6 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_12_V_load, i32 48, i32 55)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_12_6"/></StgValue>
</operation>

<operation id="690" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1197  %p_Result_6_0_12_7 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_12_V_load, i32 56, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_12_7"/></StgValue>
</operation>

<operation id="691" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1201  %p_Result_6_0_12_8 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_12_V_load, i32 64, i32 71)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_12_8"/></StgValue>
</operation>

<operation id="692" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1205  %p_Result_6_0_12_9 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_12_V_load, i32 72, i32 79)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_12_9"/></StgValue>
</operation>

<operation id="693" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1209  %p_Result_6_0_12_s = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_12_V_load, i32 80, i32 87)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_12_s"/></StgValue>
</operation>

<operation id="694" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1213  %p_Result_6_0_12_10 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_12_V_load, i32 88, i32 95)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_12_10"/></StgValue>
</operation>

<operation id="695" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1217  %p_Result_6_0_12_11 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_12_V_load, i32 96, i32 103)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_12_11"/></StgValue>
</operation>

<operation id="696" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1221  %p_Result_6_0_12_12 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_12_V_load, i32 104, i32 111)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_12_12"/></StgValue>
</operation>

<operation id="697" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1225  %p_Result_6_0_12_13 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_12_V_load, i32 112, i32 119)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_12_13"/></StgValue>
</operation>

<operation id="698" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1229  %p_Result_6_0_12_14 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_12_V_load, i32 120, i32 127)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_12_14"/></StgValue>
</operation>

<operation id="699" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1260  %p_Result_4_0_12 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %acc_mem_0_V_load_1, i32 416, i32 447)

]]></Node>
<StgValue><ssdm name="p_Result_4_0_12"/></StgValue>
</operation>

<operation id="700" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="128" op_0_bw="10">
<![CDATA[
.preheader802.preheader:1262  %wgt_mem_13_V_load = load i128* %wgt_mem_13_V_addr, align 16

]]></Node>
<StgValue><ssdm name="wgt_mem_13_V_load"/></StgValue>
</operation>

<operation id="701" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="8" op_0_bw="128">
<![CDATA[
.preheader802.preheader:1263  %tmp_196 = trunc i128 %wgt_mem_13_V_load to i8

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="702" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1267  %p_Result_6_0_13_1 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_13_V_load, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_13_1"/></StgValue>
</operation>

<operation id="703" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1271  %p_Result_6_0_13_2 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_13_V_load, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_13_2"/></StgValue>
</operation>

<operation id="704" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1275  %p_Result_6_0_13_3 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_13_V_load, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_13_3"/></StgValue>
</operation>

<operation id="705" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1279  %p_Result_6_0_13_4 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_13_V_load, i32 32, i32 39)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_13_4"/></StgValue>
</operation>

<operation id="706" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1283  %p_Result_6_0_13_5 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_13_V_load, i32 40, i32 47)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_13_5"/></StgValue>
</operation>

<operation id="707" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1287  %p_Result_6_0_13_6 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_13_V_load, i32 48, i32 55)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_13_6"/></StgValue>
</operation>

<operation id="708" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1291  %p_Result_6_0_13_7 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_13_V_load, i32 56, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_13_7"/></StgValue>
</operation>

<operation id="709" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1295  %p_Result_6_0_13_8 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_13_V_load, i32 64, i32 71)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_13_8"/></StgValue>
</operation>

<operation id="710" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1299  %p_Result_6_0_13_9 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_13_V_load, i32 72, i32 79)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_13_9"/></StgValue>
</operation>

<operation id="711" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1303  %p_Result_6_0_13_s = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_13_V_load, i32 80, i32 87)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_13_s"/></StgValue>
</operation>

<operation id="712" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1307  %p_Result_6_0_13_10 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_13_V_load, i32 88, i32 95)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_13_10"/></StgValue>
</operation>

<operation id="713" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1311  %p_Result_6_0_13_11 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_13_V_load, i32 96, i32 103)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_13_11"/></StgValue>
</operation>

<operation id="714" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1315  %p_Result_6_0_13_12 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_13_V_load, i32 104, i32 111)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_13_12"/></StgValue>
</operation>

<operation id="715" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1319  %p_Result_6_0_13_13 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_13_V_load, i32 112, i32 119)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_13_13"/></StgValue>
</operation>

<operation id="716" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1323  %p_Result_6_0_13_14 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_13_V_load, i32 120, i32 127)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_13_14"/></StgValue>
</operation>

<operation id="717" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1354  %p_Result_4_0_13 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %acc_mem_0_V_load_1, i32 448, i32 479)

]]></Node>
<StgValue><ssdm name="p_Result_4_0_13"/></StgValue>
</operation>

<operation id="718" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="128" op_0_bw="10">
<![CDATA[
.preheader802.preheader:1356  %wgt_mem_14_V_load = load i128* %wgt_mem_14_V_addr, align 16

]]></Node>
<StgValue><ssdm name="wgt_mem_14_V_load"/></StgValue>
</operation>

<operation id="719" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="8" op_0_bw="128">
<![CDATA[
.preheader802.preheader:1357  %tmp_211 = trunc i128 %wgt_mem_14_V_load to i8

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="720" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1361  %p_Result_6_0_14_1 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_14_V_load, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_14_1"/></StgValue>
</operation>

<operation id="721" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1365  %p_Result_6_0_14_2 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_14_V_load, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_14_2"/></StgValue>
</operation>

<operation id="722" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1369  %p_Result_6_0_14_3 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_14_V_load, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_14_3"/></StgValue>
</operation>

<operation id="723" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1373  %p_Result_6_0_14_4 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_14_V_load, i32 32, i32 39)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_14_4"/></StgValue>
</operation>

<operation id="724" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1377  %p_Result_6_0_14_5 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_14_V_load, i32 40, i32 47)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_14_5"/></StgValue>
</operation>

<operation id="725" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1381  %p_Result_6_0_14_6 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_14_V_load, i32 48, i32 55)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_14_6"/></StgValue>
</operation>

<operation id="726" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1385  %p_Result_6_0_14_7 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_14_V_load, i32 56, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_14_7"/></StgValue>
</operation>

<operation id="727" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1389  %p_Result_6_0_14_8 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_14_V_load, i32 64, i32 71)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_14_8"/></StgValue>
</operation>

<operation id="728" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1393  %p_Result_6_0_14_9 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_14_V_load, i32 72, i32 79)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_14_9"/></StgValue>
</operation>

<operation id="729" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1397  %p_Result_6_0_14_s = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_14_V_load, i32 80, i32 87)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_14_s"/></StgValue>
</operation>

<operation id="730" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1401  %p_Result_6_0_14_10 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_14_V_load, i32 88, i32 95)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_14_10"/></StgValue>
</operation>

<operation id="731" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1759" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1405  %p_Result_6_0_14_11 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_14_V_load, i32 96, i32 103)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_14_11"/></StgValue>
</operation>

<operation id="732" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1409  %p_Result_6_0_14_12 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_14_V_load, i32 104, i32 111)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_14_12"/></StgValue>
</operation>

<operation id="733" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1413  %p_Result_6_0_14_13 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_14_V_load, i32 112, i32 119)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_14_13"/></StgValue>
</operation>

<operation id="734" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1417  %p_Result_6_0_14_14 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_14_V_load, i32 120, i32 127)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_14_14"/></StgValue>
</operation>

<operation id="735" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1448  %p_Result_4_0_14 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %acc_mem_0_V_load_1, i32 480, i32 511)

]]></Node>
<StgValue><ssdm name="p_Result_4_0_14"/></StgValue>
</operation>

<operation id="736" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="128" op_0_bw="10">
<![CDATA[
.preheader802.preheader:1450  %wgt_mem_15_V_load = load i128* %wgt_mem_15_V_addr, align 16

]]></Node>
<StgValue><ssdm name="wgt_mem_15_V_load"/></StgValue>
</operation>

<operation id="737" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="8" op_0_bw="128">
<![CDATA[
.preheader802.preheader:1451  %tmp_226 = trunc i128 %wgt_mem_15_V_load to i8

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="738" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1455  %p_Result_6_0_15_1 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_15_V_load, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_15_1"/></StgValue>
</operation>

<operation id="739" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1813" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1459  %p_Result_6_0_15_2 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_15_V_load, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_15_2"/></StgValue>
</operation>

<operation id="740" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1463  %p_Result_6_0_15_3 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_15_V_load, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_15_3"/></StgValue>
</operation>

<operation id="741" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1467  %p_Result_6_0_15_4 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_15_V_load, i32 32, i32 39)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_15_4"/></StgValue>
</operation>

<operation id="742" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1471  %p_Result_6_0_15_5 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_15_V_load, i32 40, i32 47)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_15_5"/></StgValue>
</operation>

<operation id="743" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1475  %p_Result_6_0_15_6 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_15_V_load, i32 48, i32 55)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_15_6"/></StgValue>
</operation>

<operation id="744" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1479  %p_Result_6_0_15_7 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_15_V_load, i32 56, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_15_7"/></StgValue>
</operation>

<operation id="745" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1483  %p_Result_6_0_15_8 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_15_V_load, i32 64, i32 71)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_15_8"/></StgValue>
</operation>

<operation id="746" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1487  %p_Result_6_0_15_9 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_15_V_load, i32 72, i32 79)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_15_9"/></StgValue>
</operation>

<operation id="747" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1491  %p_Result_6_0_15_s = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_15_V_load, i32 80, i32 87)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_15_s"/></StgValue>
</operation>

<operation id="748" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1495  %p_Result_6_0_15_10 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_15_V_load, i32 88, i32 95)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_15_10"/></StgValue>
</operation>

<operation id="749" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1499  %p_Result_6_0_15_11 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_15_V_load, i32 96, i32 103)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_15_11"/></StgValue>
</operation>

<operation id="750" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1503  %p_Result_6_0_15_12 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_15_V_load, i32 104, i32 111)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_15_12"/></StgValue>
</operation>

<operation id="751" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1861" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1507  %p_Result_6_0_15_13 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_15_V_load, i32 112, i32 119)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_15_13"/></StgValue>
</operation>

<operation id="752" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader802.preheader:1511  %p_Result_6_0_15_14 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_15_V_load, i32 120, i32 127)

]]></Node>
<StgValue><ssdm name="p_Result_6_0_15_14"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="753" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:11  %lhs_V_2 = sext i8 %tmp_29 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_2"/></StgValue>
</operation>

<operation id="754" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:12  %rhs_V = sext i8 %tmp_30 to i16

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="755" st_id="67" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:13  %r_V_4 = mul i16 %rhs_V, %lhs_V_2

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="756" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="16">
<![CDATA[
.preheader802.preheader:14  %tmp_31 = sext i16 %r_V_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="757" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:17  %lhs_V_2_0_0_1 = sext i8 %p_Result_5_0_0_1 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_2_0_0_1"/></StgValue>
</operation>

<operation id="758" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:18  %rhs_V_0_0_1 = sext i8 %p_Result_6_0_0_1 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_0_1"/></StgValue>
</operation>

<operation id="759" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:19  %r_V_4_0_0_1 = mul i16 %rhs_V_0_0_1, %lhs_V_2_0_0_1

]]></Node>
<StgValue><ssdm name="r_V_4_0_0_1"/></StgValue>
</operation>

<operation id="760" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:29  %lhs_V_2_0_0_3 = sext i8 %p_Result_5_0_0_3 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_2_0_0_3"/></StgValue>
</operation>

<operation id="761" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:30  %rhs_V_0_0_3 = sext i8 %p_Result_6_0_0_3 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_0_3"/></StgValue>
</operation>

<operation id="762" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:31  %r_V_4_0_0_3 = mul i16 %rhs_V_0_0_3, %lhs_V_2_0_0_3

]]></Node>
<StgValue><ssdm name="r_V_4_0_0_3"/></StgValue>
</operation>

<operation id="763" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:41  %lhs_V_2_0_0_5 = sext i8 %p_Result_5_0_0_5 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_2_0_0_5"/></StgValue>
</operation>

<operation id="764" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:42  %rhs_V_0_0_5 = sext i8 %p_Result_6_0_0_5 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_0_5"/></StgValue>
</operation>

<operation id="765" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:43  %r_V_4_0_0_5 = mul i16 %rhs_V_0_0_5, %lhs_V_2_0_0_5

]]></Node>
<StgValue><ssdm name="r_V_4_0_0_5"/></StgValue>
</operation>

<operation id="766" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:53  %lhs_V_2_0_0_7 = sext i8 %p_Result_5_0_0_7 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_2_0_0_7"/></StgValue>
</operation>

<operation id="767" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:54  %rhs_V_0_0_7 = sext i8 %p_Result_6_0_0_7 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_0_7"/></StgValue>
</operation>

<operation id="768" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:55  %r_V_4_0_0_7 = mul i16 %rhs_V_0_0_7, %lhs_V_2_0_0_7

]]></Node>
<StgValue><ssdm name="r_V_4_0_0_7"/></StgValue>
</operation>

<operation id="769" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:65  %lhs_V_2_0_0_9 = sext i8 %p_Result_5_0_0_9 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_2_0_0_9"/></StgValue>
</operation>

<operation id="770" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:66  %rhs_V_0_0_9 = sext i8 %p_Result_6_0_0_9 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_0_9"/></StgValue>
</operation>

<operation id="771" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:67  %r_V_4_0_0_9 = mul i16 %rhs_V_0_0_9, %lhs_V_2_0_0_9

]]></Node>
<StgValue><ssdm name="r_V_4_0_0_9"/></StgValue>
</operation>

<operation id="772" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:95  %lhs_V_2_0_0_13 = sext i8 %p_Result_5_0_0_13 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_2_0_0_13"/></StgValue>
</operation>

<operation id="773" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:96  %rhs_V_0_0_13 = sext i8 %p_Result_6_0_0_13 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_0_13"/></StgValue>
</operation>

<operation id="774" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:97  %r_V_4_0_0_13 = mul i16 %rhs_V_0_0_13, %lhs_V_2_0_0_13

]]></Node>
<StgValue><ssdm name="r_V_4_0_0_13"/></StgValue>
</operation>

<operation id="775" st_id="67" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader802.preheader:105  %tmp3 = add i32 %tmp_26, %tmp_31

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="776" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:136  %rhs_V_0_1 = sext i8 %tmp_32 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_1"/></StgValue>
</operation>

<operation id="777" st_id="67" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:137  %r_V_4_0_1 = mul i16 %rhs_V_0_1, %lhs_V_2

]]></Node>
<StgValue><ssdm name="r_V_4_0_1"/></StgValue>
</operation>

<operation id="778" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="16">
<![CDATA[
.preheader802.preheader:138  %tmp_48_0_1 = sext i16 %r_V_4_0_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_48_0_1"/></StgValue>
</operation>

<operation id="779" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:140  %rhs_V_0_1_1 = sext i8 %p_Result_6_0_1_1 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_1_1"/></StgValue>
</operation>

<operation id="780" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:141  %r_V_4_0_1_1 = mul i16 %rhs_V_0_1_1, %lhs_V_2_0_0_1

]]></Node>
<StgValue><ssdm name="r_V_4_0_1_1"/></StgValue>
</operation>

<operation id="781" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:148  %rhs_V_0_1_3 = sext i8 %p_Result_6_0_1_3 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_1_3"/></StgValue>
</operation>

<operation id="782" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:149  %r_V_4_0_1_3 = mul i16 %rhs_V_0_1_3, %lhs_V_2_0_0_3

]]></Node>
<StgValue><ssdm name="r_V_4_0_1_3"/></StgValue>
</operation>

<operation id="783" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:156  %rhs_V_0_1_5 = sext i8 %p_Result_6_0_1_5 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_1_5"/></StgValue>
</operation>

<operation id="784" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:157  %r_V_4_0_1_5 = mul i16 %rhs_V_0_1_5, %lhs_V_2_0_0_5

]]></Node>
<StgValue><ssdm name="r_V_4_0_1_5"/></StgValue>
</operation>

<operation id="785" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:164  %rhs_V_0_1_7 = sext i8 %p_Result_6_0_1_7 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_1_7"/></StgValue>
</operation>

<operation id="786" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:165  %r_V_4_0_1_7 = mul i16 %rhs_V_0_1_7, %lhs_V_2_0_0_7

]]></Node>
<StgValue><ssdm name="r_V_4_0_1_7"/></StgValue>
</operation>

<operation id="787" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:172  %rhs_V_0_1_9 = sext i8 %p_Result_6_0_1_9 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_1_9"/></StgValue>
</operation>

<operation id="788" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:173  %r_V_4_0_1_9 = mul i16 %rhs_V_0_1_9, %lhs_V_2_0_0_9

]]></Node>
<StgValue><ssdm name="r_V_4_0_1_9"/></StgValue>
</operation>

<operation id="789" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:192  %rhs_V_0_1_13 = sext i8 %p_Result_6_0_1_13 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_1_13"/></StgValue>
</operation>

<operation id="790" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:193  %r_V_4_0_1_13 = mul i16 %rhs_V_0_1_13, %lhs_V_2_0_0_13

]]></Node>
<StgValue><ssdm name="r_V_4_0_1_13"/></StgValue>
</operation>

<operation id="791" st_id="67" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader802.preheader:199  %tmp18 = add i32 %p_Result_4_0_1, %tmp_48_0_1

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="792" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:230  %rhs_V_0_2 = sext i8 %tmp_35 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_2"/></StgValue>
</operation>

<operation id="793" st_id="67" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:231  %r_V_4_0_2 = mul i16 %rhs_V_0_2, %lhs_V_2

]]></Node>
<StgValue><ssdm name="r_V_4_0_2"/></StgValue>
</operation>

<operation id="794" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="16">
<![CDATA[
.preheader802.preheader:232  %tmp_48_0_2 = sext i16 %r_V_4_0_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_48_0_2"/></StgValue>
</operation>

<operation id="795" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:234  %rhs_V_0_2_1 = sext i8 %p_Result_6_0_2_1 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_2_1"/></StgValue>
</operation>

<operation id="796" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:235  %r_V_4_0_2_1 = mul i16 %rhs_V_0_2_1, %lhs_V_2_0_0_1

]]></Node>
<StgValue><ssdm name="r_V_4_0_2_1"/></StgValue>
</operation>

<operation id="797" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:242  %rhs_V_0_2_3 = sext i8 %p_Result_6_0_2_3 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_2_3"/></StgValue>
</operation>

<operation id="798" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:243  %r_V_4_0_2_3 = mul i16 %rhs_V_0_2_3, %lhs_V_2_0_0_3

]]></Node>
<StgValue><ssdm name="r_V_4_0_2_3"/></StgValue>
</operation>

<operation id="799" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:250  %rhs_V_0_2_5 = sext i8 %p_Result_6_0_2_5 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_2_5"/></StgValue>
</operation>

<operation id="800" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:251  %r_V_4_0_2_5 = mul i16 %rhs_V_0_2_5, %lhs_V_2_0_0_5

]]></Node>
<StgValue><ssdm name="r_V_4_0_2_5"/></StgValue>
</operation>

<operation id="801" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:258  %rhs_V_0_2_7 = sext i8 %p_Result_6_0_2_7 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_2_7"/></StgValue>
</operation>

<operation id="802" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:259  %r_V_4_0_2_7 = mul i16 %rhs_V_0_2_7, %lhs_V_2_0_0_7

]]></Node>
<StgValue><ssdm name="r_V_4_0_2_7"/></StgValue>
</operation>

<operation id="803" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:266  %rhs_V_0_2_9 = sext i8 %p_Result_6_0_2_9 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_2_9"/></StgValue>
</operation>

<operation id="804" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:267  %r_V_4_0_2_9 = mul i16 %rhs_V_0_2_9, %lhs_V_2_0_0_9

]]></Node>
<StgValue><ssdm name="r_V_4_0_2_9"/></StgValue>
</operation>

<operation id="805" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:286  %rhs_V_0_2_13 = sext i8 %p_Result_6_0_2_13 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_2_13"/></StgValue>
</operation>

<operation id="806" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:287  %r_V_4_0_2_13 = mul i16 %rhs_V_0_2_13, %lhs_V_2_0_0_13

]]></Node>
<StgValue><ssdm name="r_V_4_0_2_13"/></StgValue>
</operation>

<operation id="807" st_id="67" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader802.preheader:293  %tmp33 = add i32 %p_Result_4_0_2, %tmp_48_0_2

]]></Node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="808" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:324  %rhs_V_0_3 = sext i8 %tmp_46 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_3"/></StgValue>
</operation>

<operation id="809" st_id="67" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:325  %r_V_4_0_3 = mul i16 %rhs_V_0_3, %lhs_V_2

]]></Node>
<StgValue><ssdm name="r_V_4_0_3"/></StgValue>
</operation>

<operation id="810" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="16">
<![CDATA[
.preheader802.preheader:326  %tmp_48_0_3 = sext i16 %r_V_4_0_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_48_0_3"/></StgValue>
</operation>

<operation id="811" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:328  %rhs_V_0_3_1 = sext i8 %p_Result_6_0_3_1 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_3_1"/></StgValue>
</operation>

<operation id="812" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:329  %r_V_4_0_3_1 = mul i16 %rhs_V_0_3_1, %lhs_V_2_0_0_1

]]></Node>
<StgValue><ssdm name="r_V_4_0_3_1"/></StgValue>
</operation>

<operation id="813" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:336  %rhs_V_0_3_3 = sext i8 %p_Result_6_0_3_3 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_3_3"/></StgValue>
</operation>

<operation id="814" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:337  %r_V_4_0_3_3 = mul i16 %rhs_V_0_3_3, %lhs_V_2_0_0_3

]]></Node>
<StgValue><ssdm name="r_V_4_0_3_3"/></StgValue>
</operation>

<operation id="815" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:344  %rhs_V_0_3_5 = sext i8 %p_Result_6_0_3_5 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_3_5"/></StgValue>
</operation>

<operation id="816" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:345  %r_V_4_0_3_5 = mul i16 %rhs_V_0_3_5, %lhs_V_2_0_0_5

]]></Node>
<StgValue><ssdm name="r_V_4_0_3_5"/></StgValue>
</operation>

<operation id="817" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:352  %rhs_V_0_3_7 = sext i8 %p_Result_6_0_3_7 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_3_7"/></StgValue>
</operation>

<operation id="818" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:353  %r_V_4_0_3_7 = mul i16 %rhs_V_0_3_7, %lhs_V_2_0_0_7

]]></Node>
<StgValue><ssdm name="r_V_4_0_3_7"/></StgValue>
</operation>

<operation id="819" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:360  %rhs_V_0_3_9 = sext i8 %p_Result_6_0_3_9 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_3_9"/></StgValue>
</operation>

<operation id="820" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:361  %r_V_4_0_3_9 = mul i16 %rhs_V_0_3_9, %lhs_V_2_0_0_9

]]></Node>
<StgValue><ssdm name="r_V_4_0_3_9"/></StgValue>
</operation>

<operation id="821" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:380  %rhs_V_0_3_13 = sext i8 %p_Result_6_0_3_13 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_3_13"/></StgValue>
</operation>

<operation id="822" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:381  %r_V_4_0_3_13 = mul i16 %rhs_V_0_3_13, %lhs_V_2_0_0_13

]]></Node>
<StgValue><ssdm name="r_V_4_0_3_13"/></StgValue>
</operation>

<operation id="823" st_id="67" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader802.preheader:387  %tmp48 = add i32 %p_Result_4_0_3, %tmp_48_0_3

]]></Node>
<StgValue><ssdm name="tmp48"/></StgValue>
</operation>

<operation id="824" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:418  %rhs_V_0_4 = sext i8 %tmp_61 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_4"/></StgValue>
</operation>

<operation id="825" st_id="67" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:419  %r_V_4_0_4 = mul i16 %rhs_V_0_4, %lhs_V_2

]]></Node>
<StgValue><ssdm name="r_V_4_0_4"/></StgValue>
</operation>

<operation id="826" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="16">
<![CDATA[
.preheader802.preheader:420  %tmp_48_0_4 = sext i16 %r_V_4_0_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_48_0_4"/></StgValue>
</operation>

<operation id="827" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:422  %rhs_V_0_4_1 = sext i8 %p_Result_6_0_4_1 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_4_1"/></StgValue>
</operation>

<operation id="828" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:423  %r_V_4_0_4_1 = mul i16 %rhs_V_0_4_1, %lhs_V_2_0_0_1

]]></Node>
<StgValue><ssdm name="r_V_4_0_4_1"/></StgValue>
</operation>

<operation id="829" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:430  %rhs_V_0_4_3 = sext i8 %p_Result_6_0_4_3 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_4_3"/></StgValue>
</operation>

<operation id="830" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:431  %r_V_4_0_4_3 = mul i16 %rhs_V_0_4_3, %lhs_V_2_0_0_3

]]></Node>
<StgValue><ssdm name="r_V_4_0_4_3"/></StgValue>
</operation>

<operation id="831" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:438  %rhs_V_0_4_5 = sext i8 %p_Result_6_0_4_5 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_4_5"/></StgValue>
</operation>

<operation id="832" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:439  %r_V_4_0_4_5 = mul i16 %rhs_V_0_4_5, %lhs_V_2_0_0_5

]]></Node>
<StgValue><ssdm name="r_V_4_0_4_5"/></StgValue>
</operation>

<operation id="833" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:446  %rhs_V_0_4_7 = sext i8 %p_Result_6_0_4_7 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_4_7"/></StgValue>
</operation>

<operation id="834" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:447  %r_V_4_0_4_7 = mul i16 %rhs_V_0_4_7, %lhs_V_2_0_0_7

]]></Node>
<StgValue><ssdm name="r_V_4_0_4_7"/></StgValue>
</operation>

<operation id="835" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:454  %rhs_V_0_4_9 = sext i8 %p_Result_6_0_4_9 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_4_9"/></StgValue>
</operation>

<operation id="836" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:455  %r_V_4_0_4_9 = mul i16 %rhs_V_0_4_9, %lhs_V_2_0_0_9

]]></Node>
<StgValue><ssdm name="r_V_4_0_4_9"/></StgValue>
</operation>

<operation id="837" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:474  %rhs_V_0_4_13 = sext i8 %p_Result_6_0_4_13 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_4_13"/></StgValue>
</operation>

<operation id="838" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:475  %r_V_4_0_4_13 = mul i16 %rhs_V_0_4_13, %lhs_V_2_0_0_13

]]></Node>
<StgValue><ssdm name="r_V_4_0_4_13"/></StgValue>
</operation>

<operation id="839" st_id="67" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader802.preheader:481  %tmp63 = add i32 %p_Result_4_0_4, %tmp_48_0_4

]]></Node>
<StgValue><ssdm name="tmp63"/></StgValue>
</operation>

<operation id="840" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:512  %rhs_V_0_5 = sext i8 %tmp_76 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_5"/></StgValue>
</operation>

<operation id="841" st_id="67" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:513  %r_V_4_0_5 = mul i16 %rhs_V_0_5, %lhs_V_2

]]></Node>
<StgValue><ssdm name="r_V_4_0_5"/></StgValue>
</operation>

<operation id="842" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="16">
<![CDATA[
.preheader802.preheader:514  %tmp_48_0_5 = sext i16 %r_V_4_0_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_48_0_5"/></StgValue>
</operation>

<operation id="843" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:516  %rhs_V_0_5_1 = sext i8 %p_Result_6_0_5_1 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_5_1"/></StgValue>
</operation>

<operation id="844" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:517  %r_V_4_0_5_1 = mul i16 %rhs_V_0_5_1, %lhs_V_2_0_0_1

]]></Node>
<StgValue><ssdm name="r_V_4_0_5_1"/></StgValue>
</operation>

<operation id="845" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:524  %rhs_V_0_5_3 = sext i8 %p_Result_6_0_5_3 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_5_3"/></StgValue>
</operation>

<operation id="846" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:525  %r_V_4_0_5_3 = mul i16 %rhs_V_0_5_3, %lhs_V_2_0_0_3

]]></Node>
<StgValue><ssdm name="r_V_4_0_5_3"/></StgValue>
</operation>

<operation id="847" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:532  %rhs_V_0_5_5 = sext i8 %p_Result_6_0_5_5 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_5_5"/></StgValue>
</operation>

<operation id="848" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:533  %r_V_4_0_5_5 = mul i16 %rhs_V_0_5_5, %lhs_V_2_0_0_5

]]></Node>
<StgValue><ssdm name="r_V_4_0_5_5"/></StgValue>
</operation>

<operation id="849" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:540  %rhs_V_0_5_7 = sext i8 %p_Result_6_0_5_7 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_5_7"/></StgValue>
</operation>

<operation id="850" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:541  %r_V_4_0_5_7 = mul i16 %rhs_V_0_5_7, %lhs_V_2_0_0_7

]]></Node>
<StgValue><ssdm name="r_V_4_0_5_7"/></StgValue>
</operation>

<operation id="851" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:548  %rhs_V_0_5_9 = sext i8 %p_Result_6_0_5_9 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_5_9"/></StgValue>
</operation>

<operation id="852" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:549  %r_V_4_0_5_9 = mul i16 %rhs_V_0_5_9, %lhs_V_2_0_0_9

]]></Node>
<StgValue><ssdm name="r_V_4_0_5_9"/></StgValue>
</operation>

<operation id="853" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:568  %rhs_V_0_5_13 = sext i8 %p_Result_6_0_5_13 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_5_13"/></StgValue>
</operation>

<operation id="854" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:569  %r_V_4_0_5_13 = mul i16 %rhs_V_0_5_13, %lhs_V_2_0_0_13

]]></Node>
<StgValue><ssdm name="r_V_4_0_5_13"/></StgValue>
</operation>

<operation id="855" st_id="67" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader802.preheader:575  %tmp78 = add i32 %p_Result_4_0_5, %tmp_48_0_5

]]></Node>
<StgValue><ssdm name="tmp78"/></StgValue>
</operation>

<operation id="856" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:606  %rhs_V_0_6 = sext i8 %tmp_91 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_6"/></StgValue>
</operation>

<operation id="857" st_id="67" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:607  %r_V_4_0_6 = mul i16 %rhs_V_0_6, %lhs_V_2

]]></Node>
<StgValue><ssdm name="r_V_4_0_6"/></StgValue>
</operation>

<operation id="858" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="16">
<![CDATA[
.preheader802.preheader:608  %tmp_48_0_6 = sext i16 %r_V_4_0_6 to i32

]]></Node>
<StgValue><ssdm name="tmp_48_0_6"/></StgValue>
</operation>

<operation id="859" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:610  %rhs_V_0_6_1 = sext i8 %p_Result_6_0_6_1 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_6_1"/></StgValue>
</operation>

<operation id="860" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:611  %r_V_4_0_6_1 = mul i16 %rhs_V_0_6_1, %lhs_V_2_0_0_1

]]></Node>
<StgValue><ssdm name="r_V_4_0_6_1"/></StgValue>
</operation>

<operation id="861" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:618  %rhs_V_0_6_3 = sext i8 %p_Result_6_0_6_3 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_6_3"/></StgValue>
</operation>

<operation id="862" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:619  %r_V_4_0_6_3 = mul i16 %rhs_V_0_6_3, %lhs_V_2_0_0_3

]]></Node>
<StgValue><ssdm name="r_V_4_0_6_3"/></StgValue>
</operation>

<operation id="863" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:626  %rhs_V_0_6_5 = sext i8 %p_Result_6_0_6_5 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_6_5"/></StgValue>
</operation>

<operation id="864" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:627  %r_V_4_0_6_5 = mul i16 %rhs_V_0_6_5, %lhs_V_2_0_0_5

]]></Node>
<StgValue><ssdm name="r_V_4_0_6_5"/></StgValue>
</operation>

<operation id="865" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:634  %rhs_V_0_6_7 = sext i8 %p_Result_6_0_6_7 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_6_7"/></StgValue>
</operation>

<operation id="866" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:635  %r_V_4_0_6_7 = mul i16 %rhs_V_0_6_7, %lhs_V_2_0_0_7

]]></Node>
<StgValue><ssdm name="r_V_4_0_6_7"/></StgValue>
</operation>

<operation id="867" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:642  %rhs_V_0_6_9 = sext i8 %p_Result_6_0_6_9 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_6_9"/></StgValue>
</operation>

<operation id="868" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:643  %r_V_4_0_6_9 = mul i16 %rhs_V_0_6_9, %lhs_V_2_0_0_9

]]></Node>
<StgValue><ssdm name="r_V_4_0_6_9"/></StgValue>
</operation>

<operation id="869" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:662  %rhs_V_0_6_13 = sext i8 %p_Result_6_0_6_13 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_6_13"/></StgValue>
</operation>

<operation id="870" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:663  %r_V_4_0_6_13 = mul i16 %rhs_V_0_6_13, %lhs_V_2_0_0_13

]]></Node>
<StgValue><ssdm name="r_V_4_0_6_13"/></StgValue>
</operation>

<operation id="871" st_id="67" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader802.preheader:669  %tmp93 = add i32 %p_Result_4_0_6, %tmp_48_0_6

]]></Node>
<StgValue><ssdm name="tmp93"/></StgValue>
</operation>

<operation id="872" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:700  %rhs_V_0_7 = sext i8 %tmp_106 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_7"/></StgValue>
</operation>

<operation id="873" st_id="67" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:701  %r_V_4_0_7 = mul i16 %rhs_V_0_7, %lhs_V_2

]]></Node>
<StgValue><ssdm name="r_V_4_0_7"/></StgValue>
</operation>

<operation id="874" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="32" op_0_bw="16">
<![CDATA[
.preheader802.preheader:702  %tmp_48_0_7 = sext i16 %r_V_4_0_7 to i32

]]></Node>
<StgValue><ssdm name="tmp_48_0_7"/></StgValue>
</operation>

<operation id="875" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:704  %rhs_V_0_7_1 = sext i8 %p_Result_6_0_7_1 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_7_1"/></StgValue>
</operation>

<operation id="876" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:705  %r_V_4_0_7_1 = mul i16 %rhs_V_0_7_1, %lhs_V_2_0_0_1

]]></Node>
<StgValue><ssdm name="r_V_4_0_7_1"/></StgValue>
</operation>

<operation id="877" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:712  %rhs_V_0_7_3 = sext i8 %p_Result_6_0_7_3 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_7_3"/></StgValue>
</operation>

<operation id="878" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:713  %r_V_4_0_7_3 = mul i16 %rhs_V_0_7_3, %lhs_V_2_0_0_3

]]></Node>
<StgValue><ssdm name="r_V_4_0_7_3"/></StgValue>
</operation>

<operation id="879" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:720  %rhs_V_0_7_5 = sext i8 %p_Result_6_0_7_5 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_7_5"/></StgValue>
</operation>

<operation id="880" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:721  %r_V_4_0_7_5 = mul i16 %rhs_V_0_7_5, %lhs_V_2_0_0_5

]]></Node>
<StgValue><ssdm name="r_V_4_0_7_5"/></StgValue>
</operation>

<operation id="881" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:728  %rhs_V_0_7_7 = sext i8 %p_Result_6_0_7_7 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_7_7"/></StgValue>
</operation>

<operation id="882" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:729  %r_V_4_0_7_7 = mul i16 %rhs_V_0_7_7, %lhs_V_2_0_0_7

]]></Node>
<StgValue><ssdm name="r_V_4_0_7_7"/></StgValue>
</operation>

<operation id="883" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:736  %rhs_V_0_7_9 = sext i8 %p_Result_6_0_7_9 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_7_9"/></StgValue>
</operation>

<operation id="884" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:737  %r_V_4_0_7_9 = mul i16 %rhs_V_0_7_9, %lhs_V_2_0_0_9

]]></Node>
<StgValue><ssdm name="r_V_4_0_7_9"/></StgValue>
</operation>

<operation id="885" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:756  %rhs_V_0_7_13 = sext i8 %p_Result_6_0_7_13 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_7_13"/></StgValue>
</operation>

<operation id="886" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:757  %r_V_4_0_7_13 = mul i16 %rhs_V_0_7_13, %lhs_V_2_0_0_13

]]></Node>
<StgValue><ssdm name="r_V_4_0_7_13"/></StgValue>
</operation>

<operation id="887" st_id="67" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader802.preheader:763  %tmp108 = add i32 %p_Result_4_0_7, %tmp_48_0_7

]]></Node>
<StgValue><ssdm name="tmp108"/></StgValue>
</operation>

<operation id="888" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:794  %rhs_V_0_8 = sext i8 %tmp_121 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_8"/></StgValue>
</operation>

<operation id="889" st_id="67" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:795  %r_V_4_0_8 = mul i16 %rhs_V_0_8, %lhs_V_2

]]></Node>
<StgValue><ssdm name="r_V_4_0_8"/></StgValue>
</operation>

<operation id="890" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="32" op_0_bw="16">
<![CDATA[
.preheader802.preheader:796  %tmp_48_0_8 = sext i16 %r_V_4_0_8 to i32

]]></Node>
<StgValue><ssdm name="tmp_48_0_8"/></StgValue>
</operation>

<operation id="891" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:798  %rhs_V_0_8_1 = sext i8 %p_Result_6_0_8_1 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_8_1"/></StgValue>
</operation>

<operation id="892" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:799  %r_V_4_0_8_1 = mul i16 %rhs_V_0_8_1, %lhs_V_2_0_0_1

]]></Node>
<StgValue><ssdm name="r_V_4_0_8_1"/></StgValue>
</operation>

<operation id="893" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:806  %rhs_V_0_8_3 = sext i8 %p_Result_6_0_8_3 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_8_3"/></StgValue>
</operation>

<operation id="894" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:807  %r_V_4_0_8_3 = mul i16 %rhs_V_0_8_3, %lhs_V_2_0_0_3

]]></Node>
<StgValue><ssdm name="r_V_4_0_8_3"/></StgValue>
</operation>

<operation id="895" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:814  %rhs_V_0_8_5 = sext i8 %p_Result_6_0_8_5 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_8_5"/></StgValue>
</operation>

<operation id="896" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:815  %r_V_4_0_8_5 = mul i16 %rhs_V_0_8_5, %lhs_V_2_0_0_5

]]></Node>
<StgValue><ssdm name="r_V_4_0_8_5"/></StgValue>
</operation>

<operation id="897" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:822  %rhs_V_0_8_7 = sext i8 %p_Result_6_0_8_7 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_8_7"/></StgValue>
</operation>

<operation id="898" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:823  %r_V_4_0_8_7 = mul i16 %rhs_V_0_8_7, %lhs_V_2_0_0_7

]]></Node>
<StgValue><ssdm name="r_V_4_0_8_7"/></StgValue>
</operation>

<operation id="899" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:830  %rhs_V_0_8_9 = sext i8 %p_Result_6_0_8_9 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_8_9"/></StgValue>
</operation>

<operation id="900" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:831  %r_V_4_0_8_9 = mul i16 %rhs_V_0_8_9, %lhs_V_2_0_0_9

]]></Node>
<StgValue><ssdm name="r_V_4_0_8_9"/></StgValue>
</operation>

<operation id="901" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:850  %rhs_V_0_8_13 = sext i8 %p_Result_6_0_8_13 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_8_13"/></StgValue>
</operation>

<operation id="902" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:851  %r_V_4_0_8_13 = mul i16 %rhs_V_0_8_13, %lhs_V_2_0_0_13

]]></Node>
<StgValue><ssdm name="r_V_4_0_8_13"/></StgValue>
</operation>

<operation id="903" st_id="67" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader802.preheader:857  %tmp123 = add i32 %p_Result_4_0_8, %tmp_48_0_8

]]></Node>
<StgValue><ssdm name="tmp123"/></StgValue>
</operation>

<operation id="904" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:888  %rhs_V_0_9 = sext i8 %tmp_136 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_9"/></StgValue>
</operation>

<operation id="905" st_id="67" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:889  %r_V_4_0_9 = mul i16 %rhs_V_0_9, %lhs_V_2

]]></Node>
<StgValue><ssdm name="r_V_4_0_9"/></StgValue>
</operation>

<operation id="906" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="32" op_0_bw="16">
<![CDATA[
.preheader802.preheader:890  %tmp_48_0_9 = sext i16 %r_V_4_0_9 to i32

]]></Node>
<StgValue><ssdm name="tmp_48_0_9"/></StgValue>
</operation>

<operation id="907" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:892  %rhs_V_0_9_1 = sext i8 %p_Result_6_0_9_1 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_9_1"/></StgValue>
</operation>

<operation id="908" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:893  %r_V_4_0_9_1 = mul i16 %rhs_V_0_9_1, %lhs_V_2_0_0_1

]]></Node>
<StgValue><ssdm name="r_V_4_0_9_1"/></StgValue>
</operation>

<operation id="909" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:900  %rhs_V_0_9_3 = sext i8 %p_Result_6_0_9_3 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_9_3"/></StgValue>
</operation>

<operation id="910" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:901  %r_V_4_0_9_3 = mul i16 %rhs_V_0_9_3, %lhs_V_2_0_0_3

]]></Node>
<StgValue><ssdm name="r_V_4_0_9_3"/></StgValue>
</operation>

<operation id="911" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:908  %rhs_V_0_9_5 = sext i8 %p_Result_6_0_9_5 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_9_5"/></StgValue>
</operation>

<operation id="912" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:909  %r_V_4_0_9_5 = mul i16 %rhs_V_0_9_5, %lhs_V_2_0_0_5

]]></Node>
<StgValue><ssdm name="r_V_4_0_9_5"/></StgValue>
</operation>

<operation id="913" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:916  %rhs_V_0_9_7 = sext i8 %p_Result_6_0_9_7 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_9_7"/></StgValue>
</operation>

<operation id="914" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:917  %r_V_4_0_9_7 = mul i16 %rhs_V_0_9_7, %lhs_V_2_0_0_7

]]></Node>
<StgValue><ssdm name="r_V_4_0_9_7"/></StgValue>
</operation>

<operation id="915" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:924  %rhs_V_0_9_9 = sext i8 %p_Result_6_0_9_9 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_9_9"/></StgValue>
</operation>

<operation id="916" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:925  %r_V_4_0_9_9 = mul i16 %rhs_V_0_9_9, %lhs_V_2_0_0_9

]]></Node>
<StgValue><ssdm name="r_V_4_0_9_9"/></StgValue>
</operation>

<operation id="917" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:944  %rhs_V_0_9_13 = sext i8 %p_Result_6_0_9_13 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_9_13"/></StgValue>
</operation>

<operation id="918" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:945  %r_V_4_0_9_13 = mul i16 %rhs_V_0_9_13, %lhs_V_2_0_0_13

]]></Node>
<StgValue><ssdm name="r_V_4_0_9_13"/></StgValue>
</operation>

<operation id="919" st_id="67" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader802.preheader:951  %tmp138 = add i32 %p_Result_4_0_9, %tmp_48_0_9

]]></Node>
<StgValue><ssdm name="tmp138"/></StgValue>
</operation>

<operation id="920" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:982  %rhs_V_0_s = sext i8 %tmp_151 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_s"/></StgValue>
</operation>

<operation id="921" st_id="67" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:983  %r_V_4_0_s = mul i16 %rhs_V_0_s, %lhs_V_2

]]></Node>
<StgValue><ssdm name="r_V_4_0_s"/></StgValue>
</operation>

<operation id="922" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="16">
<![CDATA[
.preheader802.preheader:984  %tmp_48_0_s = sext i16 %r_V_4_0_s to i32

]]></Node>
<StgValue><ssdm name="tmp_48_0_s"/></StgValue>
</operation>

<operation id="923" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:986  %rhs_V_0_10_1 = sext i8 %p_Result_6_0_10_1 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_10_1"/></StgValue>
</operation>

<operation id="924" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:987  %r_V_4_0_10_1 = mul i16 %rhs_V_0_10_1, %lhs_V_2_0_0_1

]]></Node>
<StgValue><ssdm name="r_V_4_0_10_1"/></StgValue>
</operation>

<operation id="925" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:994  %rhs_V_0_10_3 = sext i8 %p_Result_6_0_10_3 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_10_3"/></StgValue>
</operation>

<operation id="926" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:995  %r_V_4_0_10_3 = mul i16 %rhs_V_0_10_3, %lhs_V_2_0_0_3

]]></Node>
<StgValue><ssdm name="r_V_4_0_10_3"/></StgValue>
</operation>

<operation id="927" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1002  %rhs_V_0_10_5 = sext i8 %p_Result_6_0_10_5 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_10_5"/></StgValue>
</operation>

<operation id="928" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1003  %r_V_4_0_10_5 = mul i16 %rhs_V_0_10_5, %lhs_V_2_0_0_5

]]></Node>
<StgValue><ssdm name="r_V_4_0_10_5"/></StgValue>
</operation>

<operation id="929" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1010  %rhs_V_0_10_7 = sext i8 %p_Result_6_0_10_7 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_10_7"/></StgValue>
</operation>

<operation id="930" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1011  %r_V_4_0_10_7 = mul i16 %rhs_V_0_10_7, %lhs_V_2_0_0_7

]]></Node>
<StgValue><ssdm name="r_V_4_0_10_7"/></StgValue>
</operation>

<operation id="931" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1018  %rhs_V_0_10_9 = sext i8 %p_Result_6_0_10_9 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_10_9"/></StgValue>
</operation>

<operation id="932" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1019  %r_V_4_0_10_9 = mul i16 %rhs_V_0_10_9, %lhs_V_2_0_0_9

]]></Node>
<StgValue><ssdm name="r_V_4_0_10_9"/></StgValue>
</operation>

<operation id="933" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1038  %rhs_V_0_10_13 = sext i8 %p_Result_6_0_10_13 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_10_13"/></StgValue>
</operation>

<operation id="934" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1039  %r_V_4_0_10_13 = mul i16 %rhs_V_0_10_13, %lhs_V_2_0_0_13

]]></Node>
<StgValue><ssdm name="r_V_4_0_10_13"/></StgValue>
</operation>

<operation id="935" st_id="67" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader802.preheader:1045  %tmp153 = add i32 %p_Result_4_0_s, %tmp_48_0_s

]]></Node>
<StgValue><ssdm name="tmp153"/></StgValue>
</operation>

<operation id="936" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1076  %rhs_V_0_10 = sext i8 %tmp_166 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_10"/></StgValue>
</operation>

<operation id="937" st_id="67" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1077  %r_V_4_0_10 = mul i16 %rhs_V_0_10, %lhs_V_2

]]></Node>
<StgValue><ssdm name="r_V_4_0_10"/></StgValue>
</operation>

<operation id="938" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="32" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1078  %tmp_48_0_10 = sext i16 %r_V_4_0_10 to i32

]]></Node>
<StgValue><ssdm name="tmp_48_0_10"/></StgValue>
</operation>

<operation id="939" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1080  %rhs_V_0_11_1 = sext i8 %p_Result_6_0_11_1 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_11_1"/></StgValue>
</operation>

<operation id="940" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1081  %r_V_4_0_11_1 = mul i16 %rhs_V_0_11_1, %lhs_V_2_0_0_1

]]></Node>
<StgValue><ssdm name="r_V_4_0_11_1"/></StgValue>
</operation>

<operation id="941" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1088  %rhs_V_0_11_3 = sext i8 %p_Result_6_0_11_3 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_11_3"/></StgValue>
</operation>

<operation id="942" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1089  %r_V_4_0_11_3 = mul i16 %rhs_V_0_11_3, %lhs_V_2_0_0_3

]]></Node>
<StgValue><ssdm name="r_V_4_0_11_3"/></StgValue>
</operation>

<operation id="943" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1096  %rhs_V_0_11_5 = sext i8 %p_Result_6_0_11_5 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_11_5"/></StgValue>
</operation>

<operation id="944" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1097  %r_V_4_0_11_5 = mul i16 %rhs_V_0_11_5, %lhs_V_2_0_0_5

]]></Node>
<StgValue><ssdm name="r_V_4_0_11_5"/></StgValue>
</operation>

<operation id="945" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1104  %rhs_V_0_11_7 = sext i8 %p_Result_6_0_11_7 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_11_7"/></StgValue>
</operation>

<operation id="946" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1105  %r_V_4_0_11_7 = mul i16 %rhs_V_0_11_7, %lhs_V_2_0_0_7

]]></Node>
<StgValue><ssdm name="r_V_4_0_11_7"/></StgValue>
</operation>

<operation id="947" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1112  %rhs_V_0_11_9 = sext i8 %p_Result_6_0_11_9 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_11_9"/></StgValue>
</operation>

<operation id="948" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1113  %r_V_4_0_11_9 = mul i16 %rhs_V_0_11_9, %lhs_V_2_0_0_9

]]></Node>
<StgValue><ssdm name="r_V_4_0_11_9"/></StgValue>
</operation>

<operation id="949" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1132  %rhs_V_0_11_13 = sext i8 %p_Result_6_0_11_13 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_11_13"/></StgValue>
</operation>

<operation id="950" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1133  %r_V_4_0_11_13 = mul i16 %rhs_V_0_11_13, %lhs_V_2_0_0_13

]]></Node>
<StgValue><ssdm name="r_V_4_0_11_13"/></StgValue>
</operation>

<operation id="951" st_id="67" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader802.preheader:1139  %tmp168 = add i32 %p_Result_4_0_10, %tmp_48_0_10

]]></Node>
<StgValue><ssdm name="tmp168"/></StgValue>
</operation>

<operation id="952" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1170  %rhs_V_0_11 = sext i8 %tmp_181 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_11"/></StgValue>
</operation>

<operation id="953" st_id="67" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1171  %r_V_4_0_11 = mul i16 %rhs_V_0_11, %lhs_V_2

]]></Node>
<StgValue><ssdm name="r_V_4_0_11"/></StgValue>
</operation>

<operation id="954" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="32" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1172  %tmp_48_0_11 = sext i16 %r_V_4_0_11 to i32

]]></Node>
<StgValue><ssdm name="tmp_48_0_11"/></StgValue>
</operation>

<operation id="955" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1174  %rhs_V_0_12_1 = sext i8 %p_Result_6_0_12_1 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_12_1"/></StgValue>
</operation>

<operation id="956" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1175  %r_V_4_0_12_1 = mul i16 %rhs_V_0_12_1, %lhs_V_2_0_0_1

]]></Node>
<StgValue><ssdm name="r_V_4_0_12_1"/></StgValue>
</operation>

<operation id="957" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1182  %rhs_V_0_12_3 = sext i8 %p_Result_6_0_12_3 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_12_3"/></StgValue>
</operation>

<operation id="958" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1183  %r_V_4_0_12_3 = mul i16 %rhs_V_0_12_3, %lhs_V_2_0_0_3

]]></Node>
<StgValue><ssdm name="r_V_4_0_12_3"/></StgValue>
</operation>

<operation id="959" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1190  %rhs_V_0_12_5 = sext i8 %p_Result_6_0_12_5 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_12_5"/></StgValue>
</operation>

<operation id="960" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1191  %r_V_4_0_12_5 = mul i16 %rhs_V_0_12_5, %lhs_V_2_0_0_5

]]></Node>
<StgValue><ssdm name="r_V_4_0_12_5"/></StgValue>
</operation>

<operation id="961" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1198  %rhs_V_0_12_7 = sext i8 %p_Result_6_0_12_7 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_12_7"/></StgValue>
</operation>

<operation id="962" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1199  %r_V_4_0_12_7 = mul i16 %rhs_V_0_12_7, %lhs_V_2_0_0_7

]]></Node>
<StgValue><ssdm name="r_V_4_0_12_7"/></StgValue>
</operation>

<operation id="963" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1206  %rhs_V_0_12_9 = sext i8 %p_Result_6_0_12_9 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_12_9"/></StgValue>
</operation>

<operation id="964" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1207  %r_V_4_0_12_9 = mul i16 %rhs_V_0_12_9, %lhs_V_2_0_0_9

]]></Node>
<StgValue><ssdm name="r_V_4_0_12_9"/></StgValue>
</operation>

<operation id="965" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1226  %rhs_V_0_12_13 = sext i8 %p_Result_6_0_12_13 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_12_13"/></StgValue>
</operation>

<operation id="966" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1227  %r_V_4_0_12_13 = mul i16 %rhs_V_0_12_13, %lhs_V_2_0_0_13

]]></Node>
<StgValue><ssdm name="r_V_4_0_12_13"/></StgValue>
</operation>

<operation id="967" st_id="67" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader802.preheader:1233  %tmp183 = add i32 %p_Result_4_0_11, %tmp_48_0_11

]]></Node>
<StgValue><ssdm name="tmp183"/></StgValue>
</operation>

<operation id="968" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1264  %rhs_V_0_12 = sext i8 %tmp_196 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_12"/></StgValue>
</operation>

<operation id="969" st_id="67" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1265  %r_V_4_0_12 = mul i16 %rhs_V_0_12, %lhs_V_2

]]></Node>
<StgValue><ssdm name="r_V_4_0_12"/></StgValue>
</operation>

<operation id="970" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="32" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1266  %tmp_48_0_12 = sext i16 %r_V_4_0_12 to i32

]]></Node>
<StgValue><ssdm name="tmp_48_0_12"/></StgValue>
</operation>

<operation id="971" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1268  %rhs_V_0_13_1 = sext i8 %p_Result_6_0_13_1 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_13_1"/></StgValue>
</operation>

<operation id="972" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1269  %r_V_4_0_13_1 = mul i16 %rhs_V_0_13_1, %lhs_V_2_0_0_1

]]></Node>
<StgValue><ssdm name="r_V_4_0_13_1"/></StgValue>
</operation>

<operation id="973" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1276  %rhs_V_0_13_3 = sext i8 %p_Result_6_0_13_3 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_13_3"/></StgValue>
</operation>

<operation id="974" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1277  %r_V_4_0_13_3 = mul i16 %rhs_V_0_13_3, %lhs_V_2_0_0_3

]]></Node>
<StgValue><ssdm name="r_V_4_0_13_3"/></StgValue>
</operation>

<operation id="975" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1284  %rhs_V_0_13_5 = sext i8 %p_Result_6_0_13_5 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_13_5"/></StgValue>
</operation>

<operation id="976" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1285  %r_V_4_0_13_5 = mul i16 %rhs_V_0_13_5, %lhs_V_2_0_0_5

]]></Node>
<StgValue><ssdm name="r_V_4_0_13_5"/></StgValue>
</operation>

<operation id="977" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1292  %rhs_V_0_13_7 = sext i8 %p_Result_6_0_13_7 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_13_7"/></StgValue>
</operation>

<operation id="978" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1293  %r_V_4_0_13_7 = mul i16 %rhs_V_0_13_7, %lhs_V_2_0_0_7

]]></Node>
<StgValue><ssdm name="r_V_4_0_13_7"/></StgValue>
</operation>

<operation id="979" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1300  %rhs_V_0_13_9 = sext i8 %p_Result_6_0_13_9 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_13_9"/></StgValue>
</operation>

<operation id="980" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1301  %r_V_4_0_13_9 = mul i16 %rhs_V_0_13_9, %lhs_V_2_0_0_9

]]></Node>
<StgValue><ssdm name="r_V_4_0_13_9"/></StgValue>
</operation>

<operation id="981" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1320  %rhs_V_0_13_13 = sext i8 %p_Result_6_0_13_13 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_13_13"/></StgValue>
</operation>

<operation id="982" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1321  %r_V_4_0_13_13 = mul i16 %rhs_V_0_13_13, %lhs_V_2_0_0_13

]]></Node>
<StgValue><ssdm name="r_V_4_0_13_13"/></StgValue>
</operation>

<operation id="983" st_id="67" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader802.preheader:1327  %tmp198 = add i32 %p_Result_4_0_12, %tmp_48_0_12

]]></Node>
<StgValue><ssdm name="tmp198"/></StgValue>
</operation>

<operation id="984" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1358  %rhs_V_0_13 = sext i8 %tmp_211 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_13"/></StgValue>
</operation>

<operation id="985" st_id="67" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1359  %r_V_4_0_13 = mul i16 %rhs_V_0_13, %lhs_V_2

]]></Node>
<StgValue><ssdm name="r_V_4_0_13"/></StgValue>
</operation>

<operation id="986" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="32" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1360  %tmp_48_0_13 = sext i16 %r_V_4_0_13 to i32

]]></Node>
<StgValue><ssdm name="tmp_48_0_13"/></StgValue>
</operation>

<operation id="987" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1362  %rhs_V_0_14_1 = sext i8 %p_Result_6_0_14_1 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_14_1"/></StgValue>
</operation>

<operation id="988" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1363  %r_V_4_0_14_1 = mul i16 %rhs_V_0_14_1, %lhs_V_2_0_0_1

]]></Node>
<StgValue><ssdm name="r_V_4_0_14_1"/></StgValue>
</operation>

<operation id="989" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1370  %rhs_V_0_14_3 = sext i8 %p_Result_6_0_14_3 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_14_3"/></StgValue>
</operation>

<operation id="990" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1371  %r_V_4_0_14_3 = mul i16 %rhs_V_0_14_3, %lhs_V_2_0_0_3

]]></Node>
<StgValue><ssdm name="r_V_4_0_14_3"/></StgValue>
</operation>

<operation id="991" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1378  %rhs_V_0_14_5 = sext i8 %p_Result_6_0_14_5 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_14_5"/></StgValue>
</operation>

<operation id="992" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1379  %r_V_4_0_14_5 = mul i16 %rhs_V_0_14_5, %lhs_V_2_0_0_5

]]></Node>
<StgValue><ssdm name="r_V_4_0_14_5"/></StgValue>
</operation>

<operation id="993" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1386  %rhs_V_0_14_7 = sext i8 %p_Result_6_0_14_7 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_14_7"/></StgValue>
</operation>

<operation id="994" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1387  %r_V_4_0_14_7 = mul i16 %rhs_V_0_14_7, %lhs_V_2_0_0_7

]]></Node>
<StgValue><ssdm name="r_V_4_0_14_7"/></StgValue>
</operation>

<operation id="995" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1394  %rhs_V_0_14_9 = sext i8 %p_Result_6_0_14_9 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_14_9"/></StgValue>
</operation>

<operation id="996" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1395  %r_V_4_0_14_9 = mul i16 %rhs_V_0_14_9, %lhs_V_2_0_0_9

]]></Node>
<StgValue><ssdm name="r_V_4_0_14_9"/></StgValue>
</operation>

<operation id="997" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1414  %rhs_V_0_14_13 = sext i8 %p_Result_6_0_14_13 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_14_13"/></StgValue>
</operation>

<operation id="998" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1415  %r_V_4_0_14_13 = mul i16 %rhs_V_0_14_13, %lhs_V_2_0_0_13

]]></Node>
<StgValue><ssdm name="r_V_4_0_14_13"/></StgValue>
</operation>

<operation id="999" st_id="67" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader802.preheader:1421  %tmp213 = add i32 %p_Result_4_0_13, %tmp_48_0_13

]]></Node>
<StgValue><ssdm name="tmp213"/></StgValue>
</operation>

<operation id="1000" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1452  %rhs_V_0_14 = sext i8 %tmp_226 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_14"/></StgValue>
</operation>

<operation id="1001" st_id="67" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1807" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1453  %r_V_4_0_14 = mul i16 %rhs_V_0_14, %lhs_V_2

]]></Node>
<StgValue><ssdm name="r_V_4_0_14"/></StgValue>
</operation>

<operation id="1002" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="32" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1454  %tmp_48_0_14 = sext i16 %r_V_4_0_14 to i32

]]></Node>
<StgValue><ssdm name="tmp_48_0_14"/></StgValue>
</operation>

<operation id="1003" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1456  %rhs_V_0_15_1 = sext i8 %p_Result_6_0_15_1 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_15_1"/></StgValue>
</operation>

<operation id="1004" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1457  %r_V_4_0_15_1 = mul i16 %rhs_V_0_15_1, %lhs_V_2_0_0_1

]]></Node>
<StgValue><ssdm name="r_V_4_0_15_1"/></StgValue>
</operation>

<operation id="1005" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1464  %rhs_V_0_15_3 = sext i8 %p_Result_6_0_15_3 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_15_3"/></StgValue>
</operation>

<operation id="1006" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1465  %r_V_4_0_15_3 = mul i16 %rhs_V_0_15_3, %lhs_V_2_0_0_3

]]></Node>
<StgValue><ssdm name="r_V_4_0_15_3"/></StgValue>
</operation>

<operation id="1007" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1472  %rhs_V_0_15_5 = sext i8 %p_Result_6_0_15_5 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_15_5"/></StgValue>
</operation>

<operation id="1008" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1473  %r_V_4_0_15_5 = mul i16 %rhs_V_0_15_5, %lhs_V_2_0_0_5

]]></Node>
<StgValue><ssdm name="r_V_4_0_15_5"/></StgValue>
</operation>

<operation id="1009" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1480  %rhs_V_0_15_7 = sext i8 %p_Result_6_0_15_7 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_15_7"/></StgValue>
</operation>

<operation id="1010" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1481  %r_V_4_0_15_7 = mul i16 %rhs_V_0_15_7, %lhs_V_2_0_0_7

]]></Node>
<StgValue><ssdm name="r_V_4_0_15_7"/></StgValue>
</operation>

<operation id="1011" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1488  %rhs_V_0_15_9 = sext i8 %p_Result_6_0_15_9 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_15_9"/></StgValue>
</operation>

<operation id="1012" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1843" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1489  %r_V_4_0_15_9 = mul i16 %rhs_V_0_15_9, %lhs_V_2_0_0_9

]]></Node>
<StgValue><ssdm name="r_V_4_0_15_9"/></StgValue>
</operation>

<operation id="1013" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1508  %rhs_V_0_15_13 = sext i8 %p_Result_6_0_15_13 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_15_13"/></StgValue>
</operation>

<operation id="1014" st_id="67" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1509  %r_V_4_0_15_13 = mul i16 %rhs_V_0_15_13, %lhs_V_2_0_0_13

]]></Node>
<StgValue><ssdm name="r_V_4_0_15_13"/></StgValue>
</operation>

<operation id="1015" st_id="67" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader802.preheader:1515  %tmp228 = add i32 %p_Result_4_0_14, %tmp_48_0_14

]]></Node>
<StgValue><ssdm name="tmp228"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1016" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:19  %r_V_4_0_0_1 = mul i16 %rhs_V_0_0_1, %lhs_V_2_0_0_1

]]></Node>
<StgValue><ssdm name="r_V_4_0_0_1"/></StgValue>
</operation>

<operation id="1017" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:31  %r_V_4_0_0_3 = mul i16 %rhs_V_0_0_3, %lhs_V_2_0_0_3

]]></Node>
<StgValue><ssdm name="r_V_4_0_0_3"/></StgValue>
</operation>

<operation id="1018" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:43  %r_V_4_0_0_5 = mul i16 %rhs_V_0_0_5, %lhs_V_2_0_0_5

]]></Node>
<StgValue><ssdm name="r_V_4_0_0_5"/></StgValue>
</operation>

<operation id="1019" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:55  %r_V_4_0_0_7 = mul i16 %rhs_V_0_0_7, %lhs_V_2_0_0_7

]]></Node>
<StgValue><ssdm name="r_V_4_0_0_7"/></StgValue>
</operation>

<operation id="1020" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:67  %r_V_4_0_0_9 = mul i16 %rhs_V_0_0_9, %lhs_V_2_0_0_9

]]></Node>
<StgValue><ssdm name="r_V_4_0_0_9"/></StgValue>
</operation>

<operation id="1021" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:77  %lhs_V_2_0_0_10 = sext i8 %p_Result_5_0_0_10 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_2_0_0_10"/></StgValue>
</operation>

<operation id="1022" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:78  %rhs_V_0_0_10 = sext i8 %p_Result_6_0_0_10 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_0_10"/></StgValue>
</operation>

<operation id="1023" st_id="68" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:79  %r_V_4_0_0_10 = mul i16 %rhs_V_0_0_10, %lhs_V_2_0_0_10

]]></Node>
<StgValue><ssdm name="r_V_4_0_0_10"/></StgValue>
</operation>

<operation id="1024" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:97  %r_V_4_0_0_13 = mul i16 %rhs_V_0_0_13, %lhs_V_2_0_0_13

]]></Node>
<StgValue><ssdm name="r_V_4_0_0_13"/></StgValue>
</operation>

<operation id="1025" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:141  %r_V_4_0_1_1 = mul i16 %rhs_V_0_1_1, %lhs_V_2_0_0_1

]]></Node>
<StgValue><ssdm name="r_V_4_0_1_1"/></StgValue>
</operation>

<operation id="1026" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:149  %r_V_4_0_1_3 = mul i16 %rhs_V_0_1_3, %lhs_V_2_0_0_3

]]></Node>
<StgValue><ssdm name="r_V_4_0_1_3"/></StgValue>
</operation>

<operation id="1027" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:157  %r_V_4_0_1_5 = mul i16 %rhs_V_0_1_5, %lhs_V_2_0_0_5

]]></Node>
<StgValue><ssdm name="r_V_4_0_1_5"/></StgValue>
</operation>

<operation id="1028" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:165  %r_V_4_0_1_7 = mul i16 %rhs_V_0_1_7, %lhs_V_2_0_0_7

]]></Node>
<StgValue><ssdm name="r_V_4_0_1_7"/></StgValue>
</operation>

<operation id="1029" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:173  %r_V_4_0_1_9 = mul i16 %rhs_V_0_1_9, %lhs_V_2_0_0_9

]]></Node>
<StgValue><ssdm name="r_V_4_0_1_9"/></StgValue>
</operation>

<operation id="1030" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:180  %rhs_V_0_1_10 = sext i8 %p_Result_6_0_1_10 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_1_10"/></StgValue>
</operation>

<operation id="1031" st_id="68" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:181  %r_V_4_0_1_10 = mul i16 %rhs_V_0_1_10, %lhs_V_2_0_0_10

]]></Node>
<StgValue><ssdm name="r_V_4_0_1_10"/></StgValue>
</operation>

<operation id="1032" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:193  %r_V_4_0_1_13 = mul i16 %rhs_V_0_1_13, %lhs_V_2_0_0_13

]]></Node>
<StgValue><ssdm name="r_V_4_0_1_13"/></StgValue>
</operation>

<operation id="1033" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:235  %r_V_4_0_2_1 = mul i16 %rhs_V_0_2_1, %lhs_V_2_0_0_1

]]></Node>
<StgValue><ssdm name="r_V_4_0_2_1"/></StgValue>
</operation>

<operation id="1034" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:243  %r_V_4_0_2_3 = mul i16 %rhs_V_0_2_3, %lhs_V_2_0_0_3

]]></Node>
<StgValue><ssdm name="r_V_4_0_2_3"/></StgValue>
</operation>

<operation id="1035" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:251  %r_V_4_0_2_5 = mul i16 %rhs_V_0_2_5, %lhs_V_2_0_0_5

]]></Node>
<StgValue><ssdm name="r_V_4_0_2_5"/></StgValue>
</operation>

<operation id="1036" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:259  %r_V_4_0_2_7 = mul i16 %rhs_V_0_2_7, %lhs_V_2_0_0_7

]]></Node>
<StgValue><ssdm name="r_V_4_0_2_7"/></StgValue>
</operation>

<operation id="1037" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:267  %r_V_4_0_2_9 = mul i16 %rhs_V_0_2_9, %lhs_V_2_0_0_9

]]></Node>
<StgValue><ssdm name="r_V_4_0_2_9"/></StgValue>
</operation>

<operation id="1038" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:274  %rhs_V_0_2_10 = sext i8 %p_Result_6_0_2_10 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_2_10"/></StgValue>
</operation>

<operation id="1039" st_id="68" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:275  %r_V_4_0_2_10 = mul i16 %rhs_V_0_2_10, %lhs_V_2_0_0_10

]]></Node>
<StgValue><ssdm name="r_V_4_0_2_10"/></StgValue>
</operation>

<operation id="1040" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:287  %r_V_4_0_2_13 = mul i16 %rhs_V_0_2_13, %lhs_V_2_0_0_13

]]></Node>
<StgValue><ssdm name="r_V_4_0_2_13"/></StgValue>
</operation>

<operation id="1041" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:329  %r_V_4_0_3_1 = mul i16 %rhs_V_0_3_1, %lhs_V_2_0_0_1

]]></Node>
<StgValue><ssdm name="r_V_4_0_3_1"/></StgValue>
</operation>

<operation id="1042" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:337  %r_V_4_0_3_3 = mul i16 %rhs_V_0_3_3, %lhs_V_2_0_0_3

]]></Node>
<StgValue><ssdm name="r_V_4_0_3_3"/></StgValue>
</operation>

<operation id="1043" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:345  %r_V_4_0_3_5 = mul i16 %rhs_V_0_3_5, %lhs_V_2_0_0_5

]]></Node>
<StgValue><ssdm name="r_V_4_0_3_5"/></StgValue>
</operation>

<operation id="1044" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:353  %r_V_4_0_3_7 = mul i16 %rhs_V_0_3_7, %lhs_V_2_0_0_7

]]></Node>
<StgValue><ssdm name="r_V_4_0_3_7"/></StgValue>
</operation>

<operation id="1045" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:361  %r_V_4_0_3_9 = mul i16 %rhs_V_0_3_9, %lhs_V_2_0_0_9

]]></Node>
<StgValue><ssdm name="r_V_4_0_3_9"/></StgValue>
</operation>

<operation id="1046" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:368  %rhs_V_0_3_10 = sext i8 %p_Result_6_0_3_10 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_3_10"/></StgValue>
</operation>

<operation id="1047" st_id="68" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:369  %r_V_4_0_3_10 = mul i16 %rhs_V_0_3_10, %lhs_V_2_0_0_10

]]></Node>
<StgValue><ssdm name="r_V_4_0_3_10"/></StgValue>
</operation>

<operation id="1048" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:381  %r_V_4_0_3_13 = mul i16 %rhs_V_0_3_13, %lhs_V_2_0_0_13

]]></Node>
<StgValue><ssdm name="r_V_4_0_3_13"/></StgValue>
</operation>

<operation id="1049" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:423  %r_V_4_0_4_1 = mul i16 %rhs_V_0_4_1, %lhs_V_2_0_0_1

]]></Node>
<StgValue><ssdm name="r_V_4_0_4_1"/></StgValue>
</operation>

<operation id="1050" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:431  %r_V_4_0_4_3 = mul i16 %rhs_V_0_4_3, %lhs_V_2_0_0_3

]]></Node>
<StgValue><ssdm name="r_V_4_0_4_3"/></StgValue>
</operation>

<operation id="1051" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:439  %r_V_4_0_4_5 = mul i16 %rhs_V_0_4_5, %lhs_V_2_0_0_5

]]></Node>
<StgValue><ssdm name="r_V_4_0_4_5"/></StgValue>
</operation>

<operation id="1052" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:447  %r_V_4_0_4_7 = mul i16 %rhs_V_0_4_7, %lhs_V_2_0_0_7

]]></Node>
<StgValue><ssdm name="r_V_4_0_4_7"/></StgValue>
</operation>

<operation id="1053" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:455  %r_V_4_0_4_9 = mul i16 %rhs_V_0_4_9, %lhs_V_2_0_0_9

]]></Node>
<StgValue><ssdm name="r_V_4_0_4_9"/></StgValue>
</operation>

<operation id="1054" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:462  %rhs_V_0_4_10 = sext i8 %p_Result_6_0_4_10 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_4_10"/></StgValue>
</operation>

<operation id="1055" st_id="68" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:463  %r_V_4_0_4_10 = mul i16 %rhs_V_0_4_10, %lhs_V_2_0_0_10

]]></Node>
<StgValue><ssdm name="r_V_4_0_4_10"/></StgValue>
</operation>

<operation id="1056" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:475  %r_V_4_0_4_13 = mul i16 %rhs_V_0_4_13, %lhs_V_2_0_0_13

]]></Node>
<StgValue><ssdm name="r_V_4_0_4_13"/></StgValue>
</operation>

<operation id="1057" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:517  %r_V_4_0_5_1 = mul i16 %rhs_V_0_5_1, %lhs_V_2_0_0_1

]]></Node>
<StgValue><ssdm name="r_V_4_0_5_1"/></StgValue>
</operation>

<operation id="1058" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:525  %r_V_4_0_5_3 = mul i16 %rhs_V_0_5_3, %lhs_V_2_0_0_3

]]></Node>
<StgValue><ssdm name="r_V_4_0_5_3"/></StgValue>
</operation>

<operation id="1059" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:533  %r_V_4_0_5_5 = mul i16 %rhs_V_0_5_5, %lhs_V_2_0_0_5

]]></Node>
<StgValue><ssdm name="r_V_4_0_5_5"/></StgValue>
</operation>

<operation id="1060" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:541  %r_V_4_0_5_7 = mul i16 %rhs_V_0_5_7, %lhs_V_2_0_0_7

]]></Node>
<StgValue><ssdm name="r_V_4_0_5_7"/></StgValue>
</operation>

<operation id="1061" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:549  %r_V_4_0_5_9 = mul i16 %rhs_V_0_5_9, %lhs_V_2_0_0_9

]]></Node>
<StgValue><ssdm name="r_V_4_0_5_9"/></StgValue>
</operation>

<operation id="1062" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:556  %rhs_V_0_5_10 = sext i8 %p_Result_6_0_5_10 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_5_10"/></StgValue>
</operation>

<operation id="1063" st_id="68" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:557  %r_V_4_0_5_10 = mul i16 %rhs_V_0_5_10, %lhs_V_2_0_0_10

]]></Node>
<StgValue><ssdm name="r_V_4_0_5_10"/></StgValue>
</operation>

<operation id="1064" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:569  %r_V_4_0_5_13 = mul i16 %rhs_V_0_5_13, %lhs_V_2_0_0_13

]]></Node>
<StgValue><ssdm name="r_V_4_0_5_13"/></StgValue>
</operation>

<operation id="1065" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:611  %r_V_4_0_6_1 = mul i16 %rhs_V_0_6_1, %lhs_V_2_0_0_1

]]></Node>
<StgValue><ssdm name="r_V_4_0_6_1"/></StgValue>
</operation>

<operation id="1066" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:619  %r_V_4_0_6_3 = mul i16 %rhs_V_0_6_3, %lhs_V_2_0_0_3

]]></Node>
<StgValue><ssdm name="r_V_4_0_6_3"/></StgValue>
</operation>

<operation id="1067" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:627  %r_V_4_0_6_5 = mul i16 %rhs_V_0_6_5, %lhs_V_2_0_0_5

]]></Node>
<StgValue><ssdm name="r_V_4_0_6_5"/></StgValue>
</operation>

<operation id="1068" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:635  %r_V_4_0_6_7 = mul i16 %rhs_V_0_6_7, %lhs_V_2_0_0_7

]]></Node>
<StgValue><ssdm name="r_V_4_0_6_7"/></StgValue>
</operation>

<operation id="1069" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:643  %r_V_4_0_6_9 = mul i16 %rhs_V_0_6_9, %lhs_V_2_0_0_9

]]></Node>
<StgValue><ssdm name="r_V_4_0_6_9"/></StgValue>
</operation>

<operation id="1070" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:650  %rhs_V_0_6_10 = sext i8 %p_Result_6_0_6_10 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_6_10"/></StgValue>
</operation>

<operation id="1071" st_id="68" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:651  %r_V_4_0_6_10 = mul i16 %rhs_V_0_6_10, %lhs_V_2_0_0_10

]]></Node>
<StgValue><ssdm name="r_V_4_0_6_10"/></StgValue>
</operation>

<operation id="1072" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:663  %r_V_4_0_6_13 = mul i16 %rhs_V_0_6_13, %lhs_V_2_0_0_13

]]></Node>
<StgValue><ssdm name="r_V_4_0_6_13"/></StgValue>
</operation>

<operation id="1073" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:705  %r_V_4_0_7_1 = mul i16 %rhs_V_0_7_1, %lhs_V_2_0_0_1

]]></Node>
<StgValue><ssdm name="r_V_4_0_7_1"/></StgValue>
</operation>

<operation id="1074" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:713  %r_V_4_0_7_3 = mul i16 %rhs_V_0_7_3, %lhs_V_2_0_0_3

]]></Node>
<StgValue><ssdm name="r_V_4_0_7_3"/></StgValue>
</operation>

<operation id="1075" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:721  %r_V_4_0_7_5 = mul i16 %rhs_V_0_7_5, %lhs_V_2_0_0_5

]]></Node>
<StgValue><ssdm name="r_V_4_0_7_5"/></StgValue>
</operation>

<operation id="1076" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:729  %r_V_4_0_7_7 = mul i16 %rhs_V_0_7_7, %lhs_V_2_0_0_7

]]></Node>
<StgValue><ssdm name="r_V_4_0_7_7"/></StgValue>
</operation>

<operation id="1077" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:737  %r_V_4_0_7_9 = mul i16 %rhs_V_0_7_9, %lhs_V_2_0_0_9

]]></Node>
<StgValue><ssdm name="r_V_4_0_7_9"/></StgValue>
</operation>

<operation id="1078" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:744  %rhs_V_0_7_10 = sext i8 %p_Result_6_0_7_10 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_7_10"/></StgValue>
</operation>

<operation id="1079" st_id="68" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:745  %r_V_4_0_7_10 = mul i16 %rhs_V_0_7_10, %lhs_V_2_0_0_10

]]></Node>
<StgValue><ssdm name="r_V_4_0_7_10"/></StgValue>
</operation>

<operation id="1080" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:757  %r_V_4_0_7_13 = mul i16 %rhs_V_0_7_13, %lhs_V_2_0_0_13

]]></Node>
<StgValue><ssdm name="r_V_4_0_7_13"/></StgValue>
</operation>

<operation id="1081" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:799  %r_V_4_0_8_1 = mul i16 %rhs_V_0_8_1, %lhs_V_2_0_0_1

]]></Node>
<StgValue><ssdm name="r_V_4_0_8_1"/></StgValue>
</operation>

<operation id="1082" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:807  %r_V_4_0_8_3 = mul i16 %rhs_V_0_8_3, %lhs_V_2_0_0_3

]]></Node>
<StgValue><ssdm name="r_V_4_0_8_3"/></StgValue>
</operation>

<operation id="1083" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:815  %r_V_4_0_8_5 = mul i16 %rhs_V_0_8_5, %lhs_V_2_0_0_5

]]></Node>
<StgValue><ssdm name="r_V_4_0_8_5"/></StgValue>
</operation>

<operation id="1084" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:823  %r_V_4_0_8_7 = mul i16 %rhs_V_0_8_7, %lhs_V_2_0_0_7

]]></Node>
<StgValue><ssdm name="r_V_4_0_8_7"/></StgValue>
</operation>

<operation id="1085" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:831  %r_V_4_0_8_9 = mul i16 %rhs_V_0_8_9, %lhs_V_2_0_0_9

]]></Node>
<StgValue><ssdm name="r_V_4_0_8_9"/></StgValue>
</operation>

<operation id="1086" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:838  %rhs_V_0_8_10 = sext i8 %p_Result_6_0_8_10 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_8_10"/></StgValue>
</operation>

<operation id="1087" st_id="68" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:839  %r_V_4_0_8_10 = mul i16 %rhs_V_0_8_10, %lhs_V_2_0_0_10

]]></Node>
<StgValue><ssdm name="r_V_4_0_8_10"/></StgValue>
</operation>

<operation id="1088" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:851  %r_V_4_0_8_13 = mul i16 %rhs_V_0_8_13, %lhs_V_2_0_0_13

]]></Node>
<StgValue><ssdm name="r_V_4_0_8_13"/></StgValue>
</operation>

<operation id="1089" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:893  %r_V_4_0_9_1 = mul i16 %rhs_V_0_9_1, %lhs_V_2_0_0_1

]]></Node>
<StgValue><ssdm name="r_V_4_0_9_1"/></StgValue>
</operation>

<operation id="1090" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:901  %r_V_4_0_9_3 = mul i16 %rhs_V_0_9_3, %lhs_V_2_0_0_3

]]></Node>
<StgValue><ssdm name="r_V_4_0_9_3"/></StgValue>
</operation>

<operation id="1091" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:909  %r_V_4_0_9_5 = mul i16 %rhs_V_0_9_5, %lhs_V_2_0_0_5

]]></Node>
<StgValue><ssdm name="r_V_4_0_9_5"/></StgValue>
</operation>

<operation id="1092" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:917  %r_V_4_0_9_7 = mul i16 %rhs_V_0_9_7, %lhs_V_2_0_0_7

]]></Node>
<StgValue><ssdm name="r_V_4_0_9_7"/></StgValue>
</operation>

<operation id="1093" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:925  %r_V_4_0_9_9 = mul i16 %rhs_V_0_9_9, %lhs_V_2_0_0_9

]]></Node>
<StgValue><ssdm name="r_V_4_0_9_9"/></StgValue>
</operation>

<operation id="1094" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:932  %rhs_V_0_9_10 = sext i8 %p_Result_6_0_9_10 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_9_10"/></StgValue>
</operation>

<operation id="1095" st_id="68" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:933  %r_V_4_0_9_10 = mul i16 %rhs_V_0_9_10, %lhs_V_2_0_0_10

]]></Node>
<StgValue><ssdm name="r_V_4_0_9_10"/></StgValue>
</operation>

<operation id="1096" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:945  %r_V_4_0_9_13 = mul i16 %rhs_V_0_9_13, %lhs_V_2_0_0_13

]]></Node>
<StgValue><ssdm name="r_V_4_0_9_13"/></StgValue>
</operation>

<operation id="1097" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:987  %r_V_4_0_10_1 = mul i16 %rhs_V_0_10_1, %lhs_V_2_0_0_1

]]></Node>
<StgValue><ssdm name="r_V_4_0_10_1"/></StgValue>
</operation>

<operation id="1098" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:995  %r_V_4_0_10_3 = mul i16 %rhs_V_0_10_3, %lhs_V_2_0_0_3

]]></Node>
<StgValue><ssdm name="r_V_4_0_10_3"/></StgValue>
</operation>

<operation id="1099" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1003  %r_V_4_0_10_5 = mul i16 %rhs_V_0_10_5, %lhs_V_2_0_0_5

]]></Node>
<StgValue><ssdm name="r_V_4_0_10_5"/></StgValue>
</operation>

<operation id="1100" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1011  %r_V_4_0_10_7 = mul i16 %rhs_V_0_10_7, %lhs_V_2_0_0_7

]]></Node>
<StgValue><ssdm name="r_V_4_0_10_7"/></StgValue>
</operation>

<operation id="1101" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1019  %r_V_4_0_10_9 = mul i16 %rhs_V_0_10_9, %lhs_V_2_0_0_9

]]></Node>
<StgValue><ssdm name="r_V_4_0_10_9"/></StgValue>
</operation>

<operation id="1102" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1026  %rhs_V_0_10_10 = sext i8 %p_Result_6_0_10_10 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_10_10"/></StgValue>
</operation>

<operation id="1103" st_id="68" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1027  %r_V_4_0_10_10 = mul i16 %rhs_V_0_10_10, %lhs_V_2_0_0_10

]]></Node>
<StgValue><ssdm name="r_V_4_0_10_10"/></StgValue>
</operation>

<operation id="1104" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1039  %r_V_4_0_10_13 = mul i16 %rhs_V_0_10_13, %lhs_V_2_0_0_13

]]></Node>
<StgValue><ssdm name="r_V_4_0_10_13"/></StgValue>
</operation>

<operation id="1105" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1081  %r_V_4_0_11_1 = mul i16 %rhs_V_0_11_1, %lhs_V_2_0_0_1

]]></Node>
<StgValue><ssdm name="r_V_4_0_11_1"/></StgValue>
</operation>

<operation id="1106" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1089  %r_V_4_0_11_3 = mul i16 %rhs_V_0_11_3, %lhs_V_2_0_0_3

]]></Node>
<StgValue><ssdm name="r_V_4_0_11_3"/></StgValue>
</operation>

<operation id="1107" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1097  %r_V_4_0_11_5 = mul i16 %rhs_V_0_11_5, %lhs_V_2_0_0_5

]]></Node>
<StgValue><ssdm name="r_V_4_0_11_5"/></StgValue>
</operation>

<operation id="1108" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1105  %r_V_4_0_11_7 = mul i16 %rhs_V_0_11_7, %lhs_V_2_0_0_7

]]></Node>
<StgValue><ssdm name="r_V_4_0_11_7"/></StgValue>
</operation>

<operation id="1109" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1113  %r_V_4_0_11_9 = mul i16 %rhs_V_0_11_9, %lhs_V_2_0_0_9

]]></Node>
<StgValue><ssdm name="r_V_4_0_11_9"/></StgValue>
</operation>

<operation id="1110" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1120  %rhs_V_0_11_10 = sext i8 %p_Result_6_0_11_10 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_11_10"/></StgValue>
</operation>

<operation id="1111" st_id="68" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1121  %r_V_4_0_11_10 = mul i16 %rhs_V_0_11_10, %lhs_V_2_0_0_10

]]></Node>
<StgValue><ssdm name="r_V_4_0_11_10"/></StgValue>
</operation>

<operation id="1112" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1133  %r_V_4_0_11_13 = mul i16 %rhs_V_0_11_13, %lhs_V_2_0_0_13

]]></Node>
<StgValue><ssdm name="r_V_4_0_11_13"/></StgValue>
</operation>

<operation id="1113" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1175  %r_V_4_0_12_1 = mul i16 %rhs_V_0_12_1, %lhs_V_2_0_0_1

]]></Node>
<StgValue><ssdm name="r_V_4_0_12_1"/></StgValue>
</operation>

<operation id="1114" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1183  %r_V_4_0_12_3 = mul i16 %rhs_V_0_12_3, %lhs_V_2_0_0_3

]]></Node>
<StgValue><ssdm name="r_V_4_0_12_3"/></StgValue>
</operation>

<operation id="1115" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1191  %r_V_4_0_12_5 = mul i16 %rhs_V_0_12_5, %lhs_V_2_0_0_5

]]></Node>
<StgValue><ssdm name="r_V_4_0_12_5"/></StgValue>
</operation>

<operation id="1116" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1199  %r_V_4_0_12_7 = mul i16 %rhs_V_0_12_7, %lhs_V_2_0_0_7

]]></Node>
<StgValue><ssdm name="r_V_4_0_12_7"/></StgValue>
</operation>

<operation id="1117" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1207  %r_V_4_0_12_9 = mul i16 %rhs_V_0_12_9, %lhs_V_2_0_0_9

]]></Node>
<StgValue><ssdm name="r_V_4_0_12_9"/></StgValue>
</operation>

<operation id="1118" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1214  %rhs_V_0_12_10 = sext i8 %p_Result_6_0_12_10 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_12_10"/></StgValue>
</operation>

<operation id="1119" st_id="68" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1215  %r_V_4_0_12_10 = mul i16 %rhs_V_0_12_10, %lhs_V_2_0_0_10

]]></Node>
<StgValue><ssdm name="r_V_4_0_12_10"/></StgValue>
</operation>

<operation id="1120" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1227  %r_V_4_0_12_13 = mul i16 %rhs_V_0_12_13, %lhs_V_2_0_0_13

]]></Node>
<StgValue><ssdm name="r_V_4_0_12_13"/></StgValue>
</operation>

<operation id="1121" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1269  %r_V_4_0_13_1 = mul i16 %rhs_V_0_13_1, %lhs_V_2_0_0_1

]]></Node>
<StgValue><ssdm name="r_V_4_0_13_1"/></StgValue>
</operation>

<operation id="1122" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1277  %r_V_4_0_13_3 = mul i16 %rhs_V_0_13_3, %lhs_V_2_0_0_3

]]></Node>
<StgValue><ssdm name="r_V_4_0_13_3"/></StgValue>
</operation>

<operation id="1123" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1285  %r_V_4_0_13_5 = mul i16 %rhs_V_0_13_5, %lhs_V_2_0_0_5

]]></Node>
<StgValue><ssdm name="r_V_4_0_13_5"/></StgValue>
</operation>

<operation id="1124" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1293  %r_V_4_0_13_7 = mul i16 %rhs_V_0_13_7, %lhs_V_2_0_0_7

]]></Node>
<StgValue><ssdm name="r_V_4_0_13_7"/></StgValue>
</operation>

<operation id="1125" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1301  %r_V_4_0_13_9 = mul i16 %rhs_V_0_13_9, %lhs_V_2_0_0_9

]]></Node>
<StgValue><ssdm name="r_V_4_0_13_9"/></StgValue>
</operation>

<operation id="1126" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1308  %rhs_V_0_13_10 = sext i8 %p_Result_6_0_13_10 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_13_10"/></StgValue>
</operation>

<operation id="1127" st_id="68" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1309  %r_V_4_0_13_10 = mul i16 %rhs_V_0_13_10, %lhs_V_2_0_0_10

]]></Node>
<StgValue><ssdm name="r_V_4_0_13_10"/></StgValue>
</operation>

<operation id="1128" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1321  %r_V_4_0_13_13 = mul i16 %rhs_V_0_13_13, %lhs_V_2_0_0_13

]]></Node>
<StgValue><ssdm name="r_V_4_0_13_13"/></StgValue>
</operation>

<operation id="1129" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1363  %r_V_4_0_14_1 = mul i16 %rhs_V_0_14_1, %lhs_V_2_0_0_1

]]></Node>
<StgValue><ssdm name="r_V_4_0_14_1"/></StgValue>
</operation>

<operation id="1130" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1371  %r_V_4_0_14_3 = mul i16 %rhs_V_0_14_3, %lhs_V_2_0_0_3

]]></Node>
<StgValue><ssdm name="r_V_4_0_14_3"/></StgValue>
</operation>

<operation id="1131" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1379  %r_V_4_0_14_5 = mul i16 %rhs_V_0_14_5, %lhs_V_2_0_0_5

]]></Node>
<StgValue><ssdm name="r_V_4_0_14_5"/></StgValue>
</operation>

<operation id="1132" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1387  %r_V_4_0_14_7 = mul i16 %rhs_V_0_14_7, %lhs_V_2_0_0_7

]]></Node>
<StgValue><ssdm name="r_V_4_0_14_7"/></StgValue>
</operation>

<operation id="1133" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1395  %r_V_4_0_14_9 = mul i16 %rhs_V_0_14_9, %lhs_V_2_0_0_9

]]></Node>
<StgValue><ssdm name="r_V_4_0_14_9"/></StgValue>
</operation>

<operation id="1134" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1402  %rhs_V_0_14_10 = sext i8 %p_Result_6_0_14_10 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_14_10"/></StgValue>
</operation>

<operation id="1135" st_id="68" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1403  %r_V_4_0_14_10 = mul i16 %rhs_V_0_14_10, %lhs_V_2_0_0_10

]]></Node>
<StgValue><ssdm name="r_V_4_0_14_10"/></StgValue>
</operation>

<operation id="1136" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1415  %r_V_4_0_14_13 = mul i16 %rhs_V_0_14_13, %lhs_V_2_0_0_13

]]></Node>
<StgValue><ssdm name="r_V_4_0_14_13"/></StgValue>
</operation>

<operation id="1137" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1457  %r_V_4_0_15_1 = mul i16 %rhs_V_0_15_1, %lhs_V_2_0_0_1

]]></Node>
<StgValue><ssdm name="r_V_4_0_15_1"/></StgValue>
</operation>

<operation id="1138" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1465  %r_V_4_0_15_3 = mul i16 %rhs_V_0_15_3, %lhs_V_2_0_0_3

]]></Node>
<StgValue><ssdm name="r_V_4_0_15_3"/></StgValue>
</operation>

<operation id="1139" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1473  %r_V_4_0_15_5 = mul i16 %rhs_V_0_15_5, %lhs_V_2_0_0_5

]]></Node>
<StgValue><ssdm name="r_V_4_0_15_5"/></StgValue>
</operation>

<operation id="1140" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1481  %r_V_4_0_15_7 = mul i16 %rhs_V_0_15_7, %lhs_V_2_0_0_7

]]></Node>
<StgValue><ssdm name="r_V_4_0_15_7"/></StgValue>
</operation>

<operation id="1141" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1843" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1489  %r_V_4_0_15_9 = mul i16 %rhs_V_0_15_9, %lhs_V_2_0_0_9

]]></Node>
<StgValue><ssdm name="r_V_4_0_15_9"/></StgValue>
</operation>

<operation id="1142" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1850" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1496  %rhs_V_0_15_10 = sext i8 %p_Result_6_0_15_10 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_15_10"/></StgValue>
</operation>

<operation id="1143" st_id="68" stage="3" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1497  %r_V_4_0_15_10 = mul i16 %rhs_V_0_15_10, %lhs_V_2_0_0_10

]]></Node>
<StgValue><ssdm name="r_V_4_0_15_10"/></StgValue>
</operation>

<operation id="1144" st_id="68" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1509  %r_V_4_0_15_13 = mul i16 %rhs_V_0_15_13, %lhs_V_2_0_0_13

]]></Node>
<StgValue><ssdm name="r_V_4_0_15_13"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1145" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:19  %r_V_4_0_0_1 = mul i16 %rhs_V_0_0_1, %lhs_V_2_0_0_1

]]></Node>
<StgValue><ssdm name="r_V_4_0_0_1"/></StgValue>
</operation>

<operation id="1146" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:31  %r_V_4_0_0_3 = mul i16 %rhs_V_0_0_3, %lhs_V_2_0_0_3

]]></Node>
<StgValue><ssdm name="r_V_4_0_0_3"/></StgValue>
</operation>

<operation id="1147" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:43  %r_V_4_0_0_5 = mul i16 %rhs_V_0_0_5, %lhs_V_2_0_0_5

]]></Node>
<StgValue><ssdm name="r_V_4_0_0_5"/></StgValue>
</operation>

<operation id="1148" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:55  %r_V_4_0_0_7 = mul i16 %rhs_V_0_0_7, %lhs_V_2_0_0_7

]]></Node>
<StgValue><ssdm name="r_V_4_0_0_7"/></StgValue>
</operation>

<operation id="1149" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:67  %r_V_4_0_0_9 = mul i16 %rhs_V_0_0_9, %lhs_V_2_0_0_9

]]></Node>
<StgValue><ssdm name="r_V_4_0_0_9"/></StgValue>
</operation>

<operation id="1150" st_id="69" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:79  %r_V_4_0_0_10 = mul i16 %rhs_V_0_0_10, %lhs_V_2_0_0_10

]]></Node>
<StgValue><ssdm name="r_V_4_0_0_10"/></StgValue>
</operation>

<operation id="1151" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:97  %r_V_4_0_0_13 = mul i16 %rhs_V_0_0_13, %lhs_V_2_0_0_13

]]></Node>
<StgValue><ssdm name="r_V_4_0_0_13"/></StgValue>
</operation>

<operation id="1152" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:141  %r_V_4_0_1_1 = mul i16 %rhs_V_0_1_1, %lhs_V_2_0_0_1

]]></Node>
<StgValue><ssdm name="r_V_4_0_1_1"/></StgValue>
</operation>

<operation id="1153" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:149  %r_V_4_0_1_3 = mul i16 %rhs_V_0_1_3, %lhs_V_2_0_0_3

]]></Node>
<StgValue><ssdm name="r_V_4_0_1_3"/></StgValue>
</operation>

<operation id="1154" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:157  %r_V_4_0_1_5 = mul i16 %rhs_V_0_1_5, %lhs_V_2_0_0_5

]]></Node>
<StgValue><ssdm name="r_V_4_0_1_5"/></StgValue>
</operation>

<operation id="1155" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:165  %r_V_4_0_1_7 = mul i16 %rhs_V_0_1_7, %lhs_V_2_0_0_7

]]></Node>
<StgValue><ssdm name="r_V_4_0_1_7"/></StgValue>
</operation>

<operation id="1156" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:173  %r_V_4_0_1_9 = mul i16 %rhs_V_0_1_9, %lhs_V_2_0_0_9

]]></Node>
<StgValue><ssdm name="r_V_4_0_1_9"/></StgValue>
</operation>

<operation id="1157" st_id="69" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:181  %r_V_4_0_1_10 = mul i16 %rhs_V_0_1_10, %lhs_V_2_0_0_10

]]></Node>
<StgValue><ssdm name="r_V_4_0_1_10"/></StgValue>
</operation>

<operation id="1158" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:193  %r_V_4_0_1_13 = mul i16 %rhs_V_0_1_13, %lhs_V_2_0_0_13

]]></Node>
<StgValue><ssdm name="r_V_4_0_1_13"/></StgValue>
</operation>

<operation id="1159" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:235  %r_V_4_0_2_1 = mul i16 %rhs_V_0_2_1, %lhs_V_2_0_0_1

]]></Node>
<StgValue><ssdm name="r_V_4_0_2_1"/></StgValue>
</operation>

<operation id="1160" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:243  %r_V_4_0_2_3 = mul i16 %rhs_V_0_2_3, %lhs_V_2_0_0_3

]]></Node>
<StgValue><ssdm name="r_V_4_0_2_3"/></StgValue>
</operation>

<operation id="1161" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:251  %r_V_4_0_2_5 = mul i16 %rhs_V_0_2_5, %lhs_V_2_0_0_5

]]></Node>
<StgValue><ssdm name="r_V_4_0_2_5"/></StgValue>
</operation>

<operation id="1162" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:259  %r_V_4_0_2_7 = mul i16 %rhs_V_0_2_7, %lhs_V_2_0_0_7

]]></Node>
<StgValue><ssdm name="r_V_4_0_2_7"/></StgValue>
</operation>

<operation id="1163" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:267  %r_V_4_0_2_9 = mul i16 %rhs_V_0_2_9, %lhs_V_2_0_0_9

]]></Node>
<StgValue><ssdm name="r_V_4_0_2_9"/></StgValue>
</operation>

<operation id="1164" st_id="69" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:275  %r_V_4_0_2_10 = mul i16 %rhs_V_0_2_10, %lhs_V_2_0_0_10

]]></Node>
<StgValue><ssdm name="r_V_4_0_2_10"/></StgValue>
</operation>

<operation id="1165" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:287  %r_V_4_0_2_13 = mul i16 %rhs_V_0_2_13, %lhs_V_2_0_0_13

]]></Node>
<StgValue><ssdm name="r_V_4_0_2_13"/></StgValue>
</operation>

<operation id="1166" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:329  %r_V_4_0_3_1 = mul i16 %rhs_V_0_3_1, %lhs_V_2_0_0_1

]]></Node>
<StgValue><ssdm name="r_V_4_0_3_1"/></StgValue>
</operation>

<operation id="1167" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:337  %r_V_4_0_3_3 = mul i16 %rhs_V_0_3_3, %lhs_V_2_0_0_3

]]></Node>
<StgValue><ssdm name="r_V_4_0_3_3"/></StgValue>
</operation>

<operation id="1168" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:345  %r_V_4_0_3_5 = mul i16 %rhs_V_0_3_5, %lhs_V_2_0_0_5

]]></Node>
<StgValue><ssdm name="r_V_4_0_3_5"/></StgValue>
</operation>

<operation id="1169" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:353  %r_V_4_0_3_7 = mul i16 %rhs_V_0_3_7, %lhs_V_2_0_0_7

]]></Node>
<StgValue><ssdm name="r_V_4_0_3_7"/></StgValue>
</operation>

<operation id="1170" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:361  %r_V_4_0_3_9 = mul i16 %rhs_V_0_3_9, %lhs_V_2_0_0_9

]]></Node>
<StgValue><ssdm name="r_V_4_0_3_9"/></StgValue>
</operation>

<operation id="1171" st_id="69" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:369  %r_V_4_0_3_10 = mul i16 %rhs_V_0_3_10, %lhs_V_2_0_0_10

]]></Node>
<StgValue><ssdm name="r_V_4_0_3_10"/></StgValue>
</operation>

<operation id="1172" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:381  %r_V_4_0_3_13 = mul i16 %rhs_V_0_3_13, %lhs_V_2_0_0_13

]]></Node>
<StgValue><ssdm name="r_V_4_0_3_13"/></StgValue>
</operation>

<operation id="1173" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:423  %r_V_4_0_4_1 = mul i16 %rhs_V_0_4_1, %lhs_V_2_0_0_1

]]></Node>
<StgValue><ssdm name="r_V_4_0_4_1"/></StgValue>
</operation>

<operation id="1174" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:431  %r_V_4_0_4_3 = mul i16 %rhs_V_0_4_3, %lhs_V_2_0_0_3

]]></Node>
<StgValue><ssdm name="r_V_4_0_4_3"/></StgValue>
</operation>

<operation id="1175" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:439  %r_V_4_0_4_5 = mul i16 %rhs_V_0_4_5, %lhs_V_2_0_0_5

]]></Node>
<StgValue><ssdm name="r_V_4_0_4_5"/></StgValue>
</operation>

<operation id="1176" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:447  %r_V_4_0_4_7 = mul i16 %rhs_V_0_4_7, %lhs_V_2_0_0_7

]]></Node>
<StgValue><ssdm name="r_V_4_0_4_7"/></StgValue>
</operation>

<operation id="1177" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:455  %r_V_4_0_4_9 = mul i16 %rhs_V_0_4_9, %lhs_V_2_0_0_9

]]></Node>
<StgValue><ssdm name="r_V_4_0_4_9"/></StgValue>
</operation>

<operation id="1178" st_id="69" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:463  %r_V_4_0_4_10 = mul i16 %rhs_V_0_4_10, %lhs_V_2_0_0_10

]]></Node>
<StgValue><ssdm name="r_V_4_0_4_10"/></StgValue>
</operation>

<operation id="1179" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:475  %r_V_4_0_4_13 = mul i16 %rhs_V_0_4_13, %lhs_V_2_0_0_13

]]></Node>
<StgValue><ssdm name="r_V_4_0_4_13"/></StgValue>
</operation>

<operation id="1180" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:517  %r_V_4_0_5_1 = mul i16 %rhs_V_0_5_1, %lhs_V_2_0_0_1

]]></Node>
<StgValue><ssdm name="r_V_4_0_5_1"/></StgValue>
</operation>

<operation id="1181" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:525  %r_V_4_0_5_3 = mul i16 %rhs_V_0_5_3, %lhs_V_2_0_0_3

]]></Node>
<StgValue><ssdm name="r_V_4_0_5_3"/></StgValue>
</operation>

<operation id="1182" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:533  %r_V_4_0_5_5 = mul i16 %rhs_V_0_5_5, %lhs_V_2_0_0_5

]]></Node>
<StgValue><ssdm name="r_V_4_0_5_5"/></StgValue>
</operation>

<operation id="1183" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:541  %r_V_4_0_5_7 = mul i16 %rhs_V_0_5_7, %lhs_V_2_0_0_7

]]></Node>
<StgValue><ssdm name="r_V_4_0_5_7"/></StgValue>
</operation>

<operation id="1184" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:549  %r_V_4_0_5_9 = mul i16 %rhs_V_0_5_9, %lhs_V_2_0_0_9

]]></Node>
<StgValue><ssdm name="r_V_4_0_5_9"/></StgValue>
</operation>

<operation id="1185" st_id="69" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:557  %r_V_4_0_5_10 = mul i16 %rhs_V_0_5_10, %lhs_V_2_0_0_10

]]></Node>
<StgValue><ssdm name="r_V_4_0_5_10"/></StgValue>
</operation>

<operation id="1186" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:569  %r_V_4_0_5_13 = mul i16 %rhs_V_0_5_13, %lhs_V_2_0_0_13

]]></Node>
<StgValue><ssdm name="r_V_4_0_5_13"/></StgValue>
</operation>

<operation id="1187" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:611  %r_V_4_0_6_1 = mul i16 %rhs_V_0_6_1, %lhs_V_2_0_0_1

]]></Node>
<StgValue><ssdm name="r_V_4_0_6_1"/></StgValue>
</operation>

<operation id="1188" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:619  %r_V_4_0_6_3 = mul i16 %rhs_V_0_6_3, %lhs_V_2_0_0_3

]]></Node>
<StgValue><ssdm name="r_V_4_0_6_3"/></StgValue>
</operation>

<operation id="1189" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:627  %r_V_4_0_6_5 = mul i16 %rhs_V_0_6_5, %lhs_V_2_0_0_5

]]></Node>
<StgValue><ssdm name="r_V_4_0_6_5"/></StgValue>
</operation>

<operation id="1190" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:635  %r_V_4_0_6_7 = mul i16 %rhs_V_0_6_7, %lhs_V_2_0_0_7

]]></Node>
<StgValue><ssdm name="r_V_4_0_6_7"/></StgValue>
</operation>

<operation id="1191" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:643  %r_V_4_0_6_9 = mul i16 %rhs_V_0_6_9, %lhs_V_2_0_0_9

]]></Node>
<StgValue><ssdm name="r_V_4_0_6_9"/></StgValue>
</operation>

<operation id="1192" st_id="69" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:651  %r_V_4_0_6_10 = mul i16 %rhs_V_0_6_10, %lhs_V_2_0_0_10

]]></Node>
<StgValue><ssdm name="r_V_4_0_6_10"/></StgValue>
</operation>

<operation id="1193" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:663  %r_V_4_0_6_13 = mul i16 %rhs_V_0_6_13, %lhs_V_2_0_0_13

]]></Node>
<StgValue><ssdm name="r_V_4_0_6_13"/></StgValue>
</operation>

<operation id="1194" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:705  %r_V_4_0_7_1 = mul i16 %rhs_V_0_7_1, %lhs_V_2_0_0_1

]]></Node>
<StgValue><ssdm name="r_V_4_0_7_1"/></StgValue>
</operation>

<operation id="1195" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:713  %r_V_4_0_7_3 = mul i16 %rhs_V_0_7_3, %lhs_V_2_0_0_3

]]></Node>
<StgValue><ssdm name="r_V_4_0_7_3"/></StgValue>
</operation>

<operation id="1196" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:721  %r_V_4_0_7_5 = mul i16 %rhs_V_0_7_5, %lhs_V_2_0_0_5

]]></Node>
<StgValue><ssdm name="r_V_4_0_7_5"/></StgValue>
</operation>

<operation id="1197" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:729  %r_V_4_0_7_7 = mul i16 %rhs_V_0_7_7, %lhs_V_2_0_0_7

]]></Node>
<StgValue><ssdm name="r_V_4_0_7_7"/></StgValue>
</operation>

<operation id="1198" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:737  %r_V_4_0_7_9 = mul i16 %rhs_V_0_7_9, %lhs_V_2_0_0_9

]]></Node>
<StgValue><ssdm name="r_V_4_0_7_9"/></StgValue>
</operation>

<operation id="1199" st_id="69" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:745  %r_V_4_0_7_10 = mul i16 %rhs_V_0_7_10, %lhs_V_2_0_0_10

]]></Node>
<StgValue><ssdm name="r_V_4_0_7_10"/></StgValue>
</operation>

<operation id="1200" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:757  %r_V_4_0_7_13 = mul i16 %rhs_V_0_7_13, %lhs_V_2_0_0_13

]]></Node>
<StgValue><ssdm name="r_V_4_0_7_13"/></StgValue>
</operation>

<operation id="1201" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:799  %r_V_4_0_8_1 = mul i16 %rhs_V_0_8_1, %lhs_V_2_0_0_1

]]></Node>
<StgValue><ssdm name="r_V_4_0_8_1"/></StgValue>
</operation>

<operation id="1202" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:807  %r_V_4_0_8_3 = mul i16 %rhs_V_0_8_3, %lhs_V_2_0_0_3

]]></Node>
<StgValue><ssdm name="r_V_4_0_8_3"/></StgValue>
</operation>

<operation id="1203" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:815  %r_V_4_0_8_5 = mul i16 %rhs_V_0_8_5, %lhs_V_2_0_0_5

]]></Node>
<StgValue><ssdm name="r_V_4_0_8_5"/></StgValue>
</operation>

<operation id="1204" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:823  %r_V_4_0_8_7 = mul i16 %rhs_V_0_8_7, %lhs_V_2_0_0_7

]]></Node>
<StgValue><ssdm name="r_V_4_0_8_7"/></StgValue>
</operation>

<operation id="1205" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:831  %r_V_4_0_8_9 = mul i16 %rhs_V_0_8_9, %lhs_V_2_0_0_9

]]></Node>
<StgValue><ssdm name="r_V_4_0_8_9"/></StgValue>
</operation>

<operation id="1206" st_id="69" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:839  %r_V_4_0_8_10 = mul i16 %rhs_V_0_8_10, %lhs_V_2_0_0_10

]]></Node>
<StgValue><ssdm name="r_V_4_0_8_10"/></StgValue>
</operation>

<operation id="1207" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:851  %r_V_4_0_8_13 = mul i16 %rhs_V_0_8_13, %lhs_V_2_0_0_13

]]></Node>
<StgValue><ssdm name="r_V_4_0_8_13"/></StgValue>
</operation>

<operation id="1208" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:893  %r_V_4_0_9_1 = mul i16 %rhs_V_0_9_1, %lhs_V_2_0_0_1

]]></Node>
<StgValue><ssdm name="r_V_4_0_9_1"/></StgValue>
</operation>

<operation id="1209" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:901  %r_V_4_0_9_3 = mul i16 %rhs_V_0_9_3, %lhs_V_2_0_0_3

]]></Node>
<StgValue><ssdm name="r_V_4_0_9_3"/></StgValue>
</operation>

<operation id="1210" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:909  %r_V_4_0_9_5 = mul i16 %rhs_V_0_9_5, %lhs_V_2_0_0_5

]]></Node>
<StgValue><ssdm name="r_V_4_0_9_5"/></StgValue>
</operation>

<operation id="1211" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:917  %r_V_4_0_9_7 = mul i16 %rhs_V_0_9_7, %lhs_V_2_0_0_7

]]></Node>
<StgValue><ssdm name="r_V_4_0_9_7"/></StgValue>
</operation>

<operation id="1212" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:925  %r_V_4_0_9_9 = mul i16 %rhs_V_0_9_9, %lhs_V_2_0_0_9

]]></Node>
<StgValue><ssdm name="r_V_4_0_9_9"/></StgValue>
</operation>

<operation id="1213" st_id="69" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:933  %r_V_4_0_9_10 = mul i16 %rhs_V_0_9_10, %lhs_V_2_0_0_10

]]></Node>
<StgValue><ssdm name="r_V_4_0_9_10"/></StgValue>
</operation>

<operation id="1214" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:945  %r_V_4_0_9_13 = mul i16 %rhs_V_0_9_13, %lhs_V_2_0_0_13

]]></Node>
<StgValue><ssdm name="r_V_4_0_9_13"/></StgValue>
</operation>

<operation id="1215" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:987  %r_V_4_0_10_1 = mul i16 %rhs_V_0_10_1, %lhs_V_2_0_0_1

]]></Node>
<StgValue><ssdm name="r_V_4_0_10_1"/></StgValue>
</operation>

<operation id="1216" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:995  %r_V_4_0_10_3 = mul i16 %rhs_V_0_10_3, %lhs_V_2_0_0_3

]]></Node>
<StgValue><ssdm name="r_V_4_0_10_3"/></StgValue>
</operation>

<operation id="1217" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1003  %r_V_4_0_10_5 = mul i16 %rhs_V_0_10_5, %lhs_V_2_0_0_5

]]></Node>
<StgValue><ssdm name="r_V_4_0_10_5"/></StgValue>
</operation>

<operation id="1218" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1011  %r_V_4_0_10_7 = mul i16 %rhs_V_0_10_7, %lhs_V_2_0_0_7

]]></Node>
<StgValue><ssdm name="r_V_4_0_10_7"/></StgValue>
</operation>

<operation id="1219" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1019  %r_V_4_0_10_9 = mul i16 %rhs_V_0_10_9, %lhs_V_2_0_0_9

]]></Node>
<StgValue><ssdm name="r_V_4_0_10_9"/></StgValue>
</operation>

<operation id="1220" st_id="69" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1027  %r_V_4_0_10_10 = mul i16 %rhs_V_0_10_10, %lhs_V_2_0_0_10

]]></Node>
<StgValue><ssdm name="r_V_4_0_10_10"/></StgValue>
</operation>

<operation id="1221" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1039  %r_V_4_0_10_13 = mul i16 %rhs_V_0_10_13, %lhs_V_2_0_0_13

]]></Node>
<StgValue><ssdm name="r_V_4_0_10_13"/></StgValue>
</operation>

<operation id="1222" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1081  %r_V_4_0_11_1 = mul i16 %rhs_V_0_11_1, %lhs_V_2_0_0_1

]]></Node>
<StgValue><ssdm name="r_V_4_0_11_1"/></StgValue>
</operation>

<operation id="1223" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1089  %r_V_4_0_11_3 = mul i16 %rhs_V_0_11_3, %lhs_V_2_0_0_3

]]></Node>
<StgValue><ssdm name="r_V_4_0_11_3"/></StgValue>
</operation>

<operation id="1224" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1097  %r_V_4_0_11_5 = mul i16 %rhs_V_0_11_5, %lhs_V_2_0_0_5

]]></Node>
<StgValue><ssdm name="r_V_4_0_11_5"/></StgValue>
</operation>

<operation id="1225" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1105  %r_V_4_0_11_7 = mul i16 %rhs_V_0_11_7, %lhs_V_2_0_0_7

]]></Node>
<StgValue><ssdm name="r_V_4_0_11_7"/></StgValue>
</operation>

<operation id="1226" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1113  %r_V_4_0_11_9 = mul i16 %rhs_V_0_11_9, %lhs_V_2_0_0_9

]]></Node>
<StgValue><ssdm name="r_V_4_0_11_9"/></StgValue>
</operation>

<operation id="1227" st_id="69" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1121  %r_V_4_0_11_10 = mul i16 %rhs_V_0_11_10, %lhs_V_2_0_0_10

]]></Node>
<StgValue><ssdm name="r_V_4_0_11_10"/></StgValue>
</operation>

<operation id="1228" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1133  %r_V_4_0_11_13 = mul i16 %rhs_V_0_11_13, %lhs_V_2_0_0_13

]]></Node>
<StgValue><ssdm name="r_V_4_0_11_13"/></StgValue>
</operation>

<operation id="1229" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1175  %r_V_4_0_12_1 = mul i16 %rhs_V_0_12_1, %lhs_V_2_0_0_1

]]></Node>
<StgValue><ssdm name="r_V_4_0_12_1"/></StgValue>
</operation>

<operation id="1230" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1183  %r_V_4_0_12_3 = mul i16 %rhs_V_0_12_3, %lhs_V_2_0_0_3

]]></Node>
<StgValue><ssdm name="r_V_4_0_12_3"/></StgValue>
</operation>

<operation id="1231" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1191  %r_V_4_0_12_5 = mul i16 %rhs_V_0_12_5, %lhs_V_2_0_0_5

]]></Node>
<StgValue><ssdm name="r_V_4_0_12_5"/></StgValue>
</operation>

<operation id="1232" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1199  %r_V_4_0_12_7 = mul i16 %rhs_V_0_12_7, %lhs_V_2_0_0_7

]]></Node>
<StgValue><ssdm name="r_V_4_0_12_7"/></StgValue>
</operation>

<operation id="1233" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1207  %r_V_4_0_12_9 = mul i16 %rhs_V_0_12_9, %lhs_V_2_0_0_9

]]></Node>
<StgValue><ssdm name="r_V_4_0_12_9"/></StgValue>
</operation>

<operation id="1234" st_id="69" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1215  %r_V_4_0_12_10 = mul i16 %rhs_V_0_12_10, %lhs_V_2_0_0_10

]]></Node>
<StgValue><ssdm name="r_V_4_0_12_10"/></StgValue>
</operation>

<operation id="1235" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1227  %r_V_4_0_12_13 = mul i16 %rhs_V_0_12_13, %lhs_V_2_0_0_13

]]></Node>
<StgValue><ssdm name="r_V_4_0_12_13"/></StgValue>
</operation>

<operation id="1236" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1269  %r_V_4_0_13_1 = mul i16 %rhs_V_0_13_1, %lhs_V_2_0_0_1

]]></Node>
<StgValue><ssdm name="r_V_4_0_13_1"/></StgValue>
</operation>

<operation id="1237" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1277  %r_V_4_0_13_3 = mul i16 %rhs_V_0_13_3, %lhs_V_2_0_0_3

]]></Node>
<StgValue><ssdm name="r_V_4_0_13_3"/></StgValue>
</operation>

<operation id="1238" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1285  %r_V_4_0_13_5 = mul i16 %rhs_V_0_13_5, %lhs_V_2_0_0_5

]]></Node>
<StgValue><ssdm name="r_V_4_0_13_5"/></StgValue>
</operation>

<operation id="1239" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1293  %r_V_4_0_13_7 = mul i16 %rhs_V_0_13_7, %lhs_V_2_0_0_7

]]></Node>
<StgValue><ssdm name="r_V_4_0_13_7"/></StgValue>
</operation>

<operation id="1240" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1301  %r_V_4_0_13_9 = mul i16 %rhs_V_0_13_9, %lhs_V_2_0_0_9

]]></Node>
<StgValue><ssdm name="r_V_4_0_13_9"/></StgValue>
</operation>

<operation id="1241" st_id="69" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1309  %r_V_4_0_13_10 = mul i16 %rhs_V_0_13_10, %lhs_V_2_0_0_10

]]></Node>
<StgValue><ssdm name="r_V_4_0_13_10"/></StgValue>
</operation>

<operation id="1242" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1321  %r_V_4_0_13_13 = mul i16 %rhs_V_0_13_13, %lhs_V_2_0_0_13

]]></Node>
<StgValue><ssdm name="r_V_4_0_13_13"/></StgValue>
</operation>

<operation id="1243" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1363  %r_V_4_0_14_1 = mul i16 %rhs_V_0_14_1, %lhs_V_2_0_0_1

]]></Node>
<StgValue><ssdm name="r_V_4_0_14_1"/></StgValue>
</operation>

<operation id="1244" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1371  %r_V_4_0_14_3 = mul i16 %rhs_V_0_14_3, %lhs_V_2_0_0_3

]]></Node>
<StgValue><ssdm name="r_V_4_0_14_3"/></StgValue>
</operation>

<operation id="1245" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1379  %r_V_4_0_14_5 = mul i16 %rhs_V_0_14_5, %lhs_V_2_0_0_5

]]></Node>
<StgValue><ssdm name="r_V_4_0_14_5"/></StgValue>
</operation>

<operation id="1246" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1387  %r_V_4_0_14_7 = mul i16 %rhs_V_0_14_7, %lhs_V_2_0_0_7

]]></Node>
<StgValue><ssdm name="r_V_4_0_14_7"/></StgValue>
</operation>

<operation id="1247" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1395  %r_V_4_0_14_9 = mul i16 %rhs_V_0_14_9, %lhs_V_2_0_0_9

]]></Node>
<StgValue><ssdm name="r_V_4_0_14_9"/></StgValue>
</operation>

<operation id="1248" st_id="69" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1403  %r_V_4_0_14_10 = mul i16 %rhs_V_0_14_10, %lhs_V_2_0_0_10

]]></Node>
<StgValue><ssdm name="r_V_4_0_14_10"/></StgValue>
</operation>

<operation id="1249" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1415  %r_V_4_0_14_13 = mul i16 %rhs_V_0_14_13, %lhs_V_2_0_0_13

]]></Node>
<StgValue><ssdm name="r_V_4_0_14_13"/></StgValue>
</operation>

<operation id="1250" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1457  %r_V_4_0_15_1 = mul i16 %rhs_V_0_15_1, %lhs_V_2_0_0_1

]]></Node>
<StgValue><ssdm name="r_V_4_0_15_1"/></StgValue>
</operation>

<operation id="1251" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1465  %r_V_4_0_15_3 = mul i16 %rhs_V_0_15_3, %lhs_V_2_0_0_3

]]></Node>
<StgValue><ssdm name="r_V_4_0_15_3"/></StgValue>
</operation>

<operation id="1252" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1473  %r_V_4_0_15_5 = mul i16 %rhs_V_0_15_5, %lhs_V_2_0_0_5

]]></Node>
<StgValue><ssdm name="r_V_4_0_15_5"/></StgValue>
</operation>

<operation id="1253" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1481  %r_V_4_0_15_7 = mul i16 %rhs_V_0_15_7, %lhs_V_2_0_0_7

]]></Node>
<StgValue><ssdm name="r_V_4_0_15_7"/></StgValue>
</operation>

<operation id="1254" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1843" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1489  %r_V_4_0_15_9 = mul i16 %rhs_V_0_15_9, %lhs_V_2_0_0_9

]]></Node>
<StgValue><ssdm name="r_V_4_0_15_9"/></StgValue>
</operation>

<operation id="1255" st_id="69" stage="2" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1497  %r_V_4_0_15_10 = mul i16 %rhs_V_0_15_10, %lhs_V_2_0_0_10

]]></Node>
<StgValue><ssdm name="r_V_4_0_15_10"/></StgValue>
</operation>

<operation id="1256" st_id="69" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1509  %r_V_4_0_15_13 = mul i16 %rhs_V_0_15_13, %lhs_V_2_0_0_13

]]></Node>
<StgValue><ssdm name="r_V_4_0_15_13"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1257" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:20  %tmp_48_0_0_1_cast = sext i16 %r_V_4_0_0_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_0_1_cast"/></StgValue>
</operation>

<operation id="1258" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:23  %lhs_V_2_0_0_2 = sext i8 %p_Result_5_0_0_2 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_2_0_0_2"/></StgValue>
</operation>

<operation id="1259" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:24  %rhs_V_0_0_2 = sext i8 %p_Result_6_0_0_2 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_0_2"/></StgValue>
</operation>

<operation id="1260" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:25  %r_V_4_0_0_2 = mul i16 %rhs_V_0_0_2, %lhs_V_2_0_0_2

]]></Node>
<StgValue><ssdm name="r_V_4_0_0_2"/></StgValue>
</operation>

<operation id="1261" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:26  %tmp_48_0_0_2_cast = sext i16 %r_V_4_0_0_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_0_2_cast"/></StgValue>
</operation>

<operation id="1262" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:32  %tmp_48_0_0_3_cast = sext i16 %r_V_4_0_0_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_0_3_cast"/></StgValue>
</operation>

<operation id="1263" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:35  %lhs_V_2_0_0_4 = sext i8 %p_Result_5_0_0_4 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_2_0_0_4"/></StgValue>
</operation>

<operation id="1264" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:36  %rhs_V_0_0_4 = sext i8 %p_Result_6_0_0_4 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_0_4"/></StgValue>
</operation>

<operation id="1265" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:37  %r_V_4_0_0_4 = mul i16 %rhs_V_0_0_4, %lhs_V_2_0_0_4

]]></Node>
<StgValue><ssdm name="r_V_4_0_0_4"/></StgValue>
</operation>

<operation id="1266" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:38  %tmp_48_0_0_4_cast = sext i16 %r_V_4_0_0_4 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_0_4_cast"/></StgValue>
</operation>

<operation id="1267" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:44  %tmp_48_0_0_5_cast = sext i16 %r_V_4_0_0_5 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_0_5_cast"/></StgValue>
</operation>

<operation id="1268" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:47  %lhs_V_2_0_0_6 = sext i8 %p_Result_5_0_0_6 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_2_0_0_6"/></StgValue>
</operation>

<operation id="1269" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:48  %rhs_V_0_0_6 = sext i8 %p_Result_6_0_0_6 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_0_6"/></StgValue>
</operation>

<operation id="1270" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:49  %r_V_4_0_0_6 = mul i16 %rhs_V_0_0_6, %lhs_V_2_0_0_6

]]></Node>
<StgValue><ssdm name="r_V_4_0_0_6"/></StgValue>
</operation>

<operation id="1271" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:50  %tmp_48_0_0_6_cast = sext i16 %r_V_4_0_0_6 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_0_6_cast"/></StgValue>
</operation>

<operation id="1272" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:56  %tmp_48_0_0_7_cast = sext i16 %r_V_4_0_0_7 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_0_7_cast"/></StgValue>
</operation>

<operation id="1273" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:59  %lhs_V_2_0_0_8 = sext i8 %p_Result_5_0_0_8 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_2_0_0_8"/></StgValue>
</operation>

<operation id="1274" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:60  %rhs_V_0_0_8 = sext i8 %p_Result_6_0_0_8 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_0_8"/></StgValue>
</operation>

<operation id="1275" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:61  %r_V_4_0_0_8 = mul i16 %rhs_V_0_0_8, %lhs_V_2_0_0_8

]]></Node>
<StgValue><ssdm name="r_V_4_0_0_8"/></StgValue>
</operation>

<operation id="1276" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:62  %tmp_48_0_0_8_cast = sext i16 %r_V_4_0_0_8 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_0_8_cast"/></StgValue>
</operation>

<operation id="1277" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:68  %tmp_48_0_0_9_cast = sext i16 %r_V_4_0_0_9 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_0_9_cast"/></StgValue>
</operation>

<operation id="1278" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:71  %lhs_V_2_0_0_s = sext i8 %p_Result_5_0_0_s to i16

]]></Node>
<StgValue><ssdm name="lhs_V_2_0_0_s"/></StgValue>
</operation>

<operation id="1279" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:72  %rhs_V_0_0_s = sext i8 %p_Result_6_0_0_s to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_0_s"/></StgValue>
</operation>

<operation id="1280" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:73  %r_V_4_0_0_s = mul i16 %rhs_V_0_0_s, %lhs_V_2_0_0_s

]]></Node>
<StgValue><ssdm name="r_V_4_0_0_s"/></StgValue>
</operation>

<operation id="1281" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:74  %tmp_48_0_0_cast = sext i16 %r_V_4_0_0_s to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_0_cast"/></StgValue>
</operation>

<operation id="1282" st_id="70" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:79  %r_V_4_0_0_10 = mul i16 %rhs_V_0_0_10, %lhs_V_2_0_0_10

]]></Node>
<StgValue><ssdm name="r_V_4_0_0_10"/></StgValue>
</operation>

<operation id="1283" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:98  %tmp_48_0_0_13_cast = sext i16 %r_V_4_0_0_13 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_0_13_cast"/></StgValue>
</operation>

<operation id="1284" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:101  %lhs_V_2_0_0_14 = sext i8 %p_Result_5_0_0_14 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_2_0_0_14"/></StgValue>
</operation>

<operation id="1285" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:102  %rhs_V_0_0_14 = sext i8 %p_Result_6_0_0_14 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_0_14"/></StgValue>
</operation>

<operation id="1286" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:103  %r_V_4_0_0_14 = mul i16 %rhs_V_0_0_14, %lhs_V_2_0_0_14

]]></Node>
<StgValue><ssdm name="r_V_4_0_0_14"/></StgValue>
</operation>

<operation id="1287" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:104  %tmp_48_0_0_14_cast = sext i16 %r_V_4_0_0_14 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_0_14_cast"/></StgValue>
</operation>

<operation id="1288" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:106  %tmp4 = add i17 %tmp_48_0_0_1_cast, %tmp_48_0_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="1289" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:109  %tmp6 = add i17 %tmp_48_0_0_3_cast, %tmp_48_0_0_4_cast

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="1290" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:111  %tmp7 = add i17 %tmp_48_0_0_5_cast, %tmp_48_0_0_6_cast

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="1291" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:116  %tmp10 = add i17 %tmp_48_0_0_7_cast, %tmp_48_0_0_8_cast

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="1292" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:118  %tmp11 = add i17 %tmp_48_0_0_9_cast, %tmp_48_0_0_cast

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="1293" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:124  %tmp15 = add i17 %tmp_48_0_0_13_cast, %tmp_48_0_0_14_cast

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="1294" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:142  %tmp_48_0_1_1_cast = sext i16 %r_V_4_0_1_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_1_1_cast"/></StgValue>
</operation>

<operation id="1295" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:144  %rhs_V_0_1_2 = sext i8 %p_Result_6_0_1_2 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_1_2"/></StgValue>
</operation>

<operation id="1296" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:145  %r_V_4_0_1_2 = mul i16 %rhs_V_0_1_2, %lhs_V_2_0_0_2

]]></Node>
<StgValue><ssdm name="r_V_4_0_1_2"/></StgValue>
</operation>

<operation id="1297" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:146  %tmp_48_0_1_2_cast = sext i16 %r_V_4_0_1_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_1_2_cast"/></StgValue>
</operation>

<operation id="1298" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:150  %tmp_48_0_1_3_cast = sext i16 %r_V_4_0_1_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_1_3_cast"/></StgValue>
</operation>

<operation id="1299" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:152  %rhs_V_0_1_4 = sext i8 %p_Result_6_0_1_4 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_1_4"/></StgValue>
</operation>

<operation id="1300" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:153  %r_V_4_0_1_4 = mul i16 %rhs_V_0_1_4, %lhs_V_2_0_0_4

]]></Node>
<StgValue><ssdm name="r_V_4_0_1_4"/></StgValue>
</operation>

<operation id="1301" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:154  %tmp_48_0_1_4_cast = sext i16 %r_V_4_0_1_4 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_1_4_cast"/></StgValue>
</operation>

<operation id="1302" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:158  %tmp_48_0_1_5_cast = sext i16 %r_V_4_0_1_5 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_1_5_cast"/></StgValue>
</operation>

<operation id="1303" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:160  %rhs_V_0_1_6 = sext i8 %p_Result_6_0_1_6 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_1_6"/></StgValue>
</operation>

<operation id="1304" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:161  %r_V_4_0_1_6 = mul i16 %rhs_V_0_1_6, %lhs_V_2_0_0_6

]]></Node>
<StgValue><ssdm name="r_V_4_0_1_6"/></StgValue>
</operation>

<operation id="1305" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:162  %tmp_48_0_1_6_cast = sext i16 %r_V_4_0_1_6 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_1_6_cast"/></StgValue>
</operation>

<operation id="1306" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:166  %tmp_48_0_1_7_cast = sext i16 %r_V_4_0_1_7 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_1_7_cast"/></StgValue>
</operation>

<operation id="1307" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:168  %rhs_V_0_1_8 = sext i8 %p_Result_6_0_1_8 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_1_8"/></StgValue>
</operation>

<operation id="1308" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:169  %r_V_4_0_1_8 = mul i16 %rhs_V_0_1_8, %lhs_V_2_0_0_8

]]></Node>
<StgValue><ssdm name="r_V_4_0_1_8"/></StgValue>
</operation>

<operation id="1309" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:170  %tmp_48_0_1_8_cast = sext i16 %r_V_4_0_1_8 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_1_8_cast"/></StgValue>
</operation>

<operation id="1310" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:174  %tmp_48_0_1_9_cast = sext i16 %r_V_4_0_1_9 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_1_9_cast"/></StgValue>
</operation>

<operation id="1311" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:176  %rhs_V_0_1_s = sext i8 %p_Result_6_0_1_s to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_1_s"/></StgValue>
</operation>

<operation id="1312" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:177  %r_V_4_0_1_s = mul i16 %rhs_V_0_1_s, %lhs_V_2_0_0_s

]]></Node>
<StgValue><ssdm name="r_V_4_0_1_s"/></StgValue>
</operation>

<operation id="1313" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:178  %tmp_48_0_1_cast = sext i16 %r_V_4_0_1_s to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_1_cast"/></StgValue>
</operation>

<operation id="1314" st_id="70" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:181  %r_V_4_0_1_10 = mul i16 %rhs_V_0_1_10, %lhs_V_2_0_0_10

]]></Node>
<StgValue><ssdm name="r_V_4_0_1_10"/></StgValue>
</operation>

<operation id="1315" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:194  %tmp_48_0_1_13_cast = sext i16 %r_V_4_0_1_13 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_1_13_cast"/></StgValue>
</operation>

<operation id="1316" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:196  %rhs_V_0_1_14 = sext i8 %p_Result_6_0_1_14 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_1_14"/></StgValue>
</operation>

<operation id="1317" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:197  %r_V_4_0_1_14 = mul i16 %rhs_V_0_1_14, %lhs_V_2_0_0_14

]]></Node>
<StgValue><ssdm name="r_V_4_0_1_14"/></StgValue>
</operation>

<operation id="1318" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:198  %tmp_48_0_1_14_cast = sext i16 %r_V_4_0_1_14 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_1_14_cast"/></StgValue>
</operation>

<operation id="1319" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:200  %tmp19 = add i17 %tmp_48_0_1_1_cast, %tmp_48_0_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="1320" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:203  %tmp21 = add i17 %tmp_48_0_1_3_cast, %tmp_48_0_1_4_cast

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="1321" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:205  %tmp22 = add i17 %tmp_48_0_1_5_cast, %tmp_48_0_1_6_cast

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="1322" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:210  %tmp25 = add i17 %tmp_48_0_1_7_cast, %tmp_48_0_1_8_cast

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="1323" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:212  %tmp26 = add i17 %tmp_48_0_1_9_cast, %tmp_48_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="1324" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:218  %tmp30 = add i17 %tmp_48_0_1_13_cast, %tmp_48_0_1_14_cast

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="1325" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:236  %tmp_48_0_2_1_cast = sext i16 %r_V_4_0_2_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_2_1_cast"/></StgValue>
</operation>

<operation id="1326" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:238  %rhs_V_0_2_2 = sext i8 %p_Result_6_0_2_2 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_2_2"/></StgValue>
</operation>

<operation id="1327" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:239  %r_V_4_0_2_2 = mul i16 %rhs_V_0_2_2, %lhs_V_2_0_0_2

]]></Node>
<StgValue><ssdm name="r_V_4_0_2_2"/></StgValue>
</operation>

<operation id="1328" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:240  %tmp_48_0_2_2_cast = sext i16 %r_V_4_0_2_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_2_2_cast"/></StgValue>
</operation>

<operation id="1329" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:244  %tmp_48_0_2_3_cast = sext i16 %r_V_4_0_2_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_2_3_cast"/></StgValue>
</operation>

<operation id="1330" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:246  %rhs_V_0_2_4 = sext i8 %p_Result_6_0_2_4 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_2_4"/></StgValue>
</operation>

<operation id="1331" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:247  %r_V_4_0_2_4 = mul i16 %rhs_V_0_2_4, %lhs_V_2_0_0_4

]]></Node>
<StgValue><ssdm name="r_V_4_0_2_4"/></StgValue>
</operation>

<operation id="1332" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:248  %tmp_48_0_2_4_cast = sext i16 %r_V_4_0_2_4 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_2_4_cast"/></StgValue>
</operation>

<operation id="1333" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:252  %tmp_48_0_2_5_cast = sext i16 %r_V_4_0_2_5 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_2_5_cast"/></StgValue>
</operation>

<operation id="1334" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:254  %rhs_V_0_2_6 = sext i8 %p_Result_6_0_2_6 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_2_6"/></StgValue>
</operation>

<operation id="1335" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:255  %r_V_4_0_2_6 = mul i16 %rhs_V_0_2_6, %lhs_V_2_0_0_6

]]></Node>
<StgValue><ssdm name="r_V_4_0_2_6"/></StgValue>
</operation>

<operation id="1336" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:256  %tmp_48_0_2_6_cast = sext i16 %r_V_4_0_2_6 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_2_6_cast"/></StgValue>
</operation>

<operation id="1337" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:260  %tmp_48_0_2_7_cast = sext i16 %r_V_4_0_2_7 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_2_7_cast"/></StgValue>
</operation>

<operation id="1338" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:262  %rhs_V_0_2_8 = sext i8 %p_Result_6_0_2_8 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_2_8"/></StgValue>
</operation>

<operation id="1339" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:263  %r_V_4_0_2_8 = mul i16 %rhs_V_0_2_8, %lhs_V_2_0_0_8

]]></Node>
<StgValue><ssdm name="r_V_4_0_2_8"/></StgValue>
</operation>

<operation id="1340" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:264  %tmp_48_0_2_8_cast = sext i16 %r_V_4_0_2_8 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_2_8_cast"/></StgValue>
</operation>

<operation id="1341" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:268  %tmp_48_0_2_9_cast = sext i16 %r_V_4_0_2_9 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_2_9_cast"/></StgValue>
</operation>

<operation id="1342" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:270  %rhs_V_0_2_s = sext i8 %p_Result_6_0_2_s to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_2_s"/></StgValue>
</operation>

<operation id="1343" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:271  %r_V_4_0_2_s = mul i16 %rhs_V_0_2_s, %lhs_V_2_0_0_s

]]></Node>
<StgValue><ssdm name="r_V_4_0_2_s"/></StgValue>
</operation>

<operation id="1344" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:272  %tmp_48_0_2_cast = sext i16 %r_V_4_0_2_s to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_2_cast"/></StgValue>
</operation>

<operation id="1345" st_id="70" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:275  %r_V_4_0_2_10 = mul i16 %rhs_V_0_2_10, %lhs_V_2_0_0_10

]]></Node>
<StgValue><ssdm name="r_V_4_0_2_10"/></StgValue>
</operation>

<operation id="1346" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:288  %tmp_48_0_2_13_cast = sext i16 %r_V_4_0_2_13 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_2_13_cast"/></StgValue>
</operation>

<operation id="1347" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:290  %rhs_V_0_2_14 = sext i8 %p_Result_6_0_2_14 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_2_14"/></StgValue>
</operation>

<operation id="1348" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:291  %r_V_4_0_2_14 = mul i16 %rhs_V_0_2_14, %lhs_V_2_0_0_14

]]></Node>
<StgValue><ssdm name="r_V_4_0_2_14"/></StgValue>
</operation>

<operation id="1349" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:292  %tmp_48_0_2_14_cast = sext i16 %r_V_4_0_2_14 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_2_14_cast"/></StgValue>
</operation>

<operation id="1350" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:294  %tmp34 = add i17 %tmp_48_0_2_1_cast, %tmp_48_0_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="1351" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:297  %tmp36 = add i17 %tmp_48_0_2_3_cast, %tmp_48_0_2_4_cast

]]></Node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>

<operation id="1352" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:299  %tmp37 = add i17 %tmp_48_0_2_5_cast, %tmp_48_0_2_6_cast

]]></Node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="1353" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:304  %tmp40 = add i17 %tmp_48_0_2_7_cast, %tmp_48_0_2_8_cast

]]></Node>
<StgValue><ssdm name="tmp40"/></StgValue>
</operation>

<operation id="1354" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:306  %tmp41 = add i17 %tmp_48_0_2_9_cast, %tmp_48_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>

<operation id="1355" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:312  %tmp45 = add i17 %tmp_48_0_2_13_cast, %tmp_48_0_2_14_cast

]]></Node>
<StgValue><ssdm name="tmp45"/></StgValue>
</operation>

<operation id="1356" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:330  %tmp_48_0_3_1_cast = sext i16 %r_V_4_0_3_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_3_1_cast"/></StgValue>
</operation>

<operation id="1357" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:332  %rhs_V_0_3_2 = sext i8 %p_Result_6_0_3_2 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_3_2"/></StgValue>
</operation>

<operation id="1358" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:333  %r_V_4_0_3_2 = mul i16 %rhs_V_0_3_2, %lhs_V_2_0_0_2

]]></Node>
<StgValue><ssdm name="r_V_4_0_3_2"/></StgValue>
</operation>

<operation id="1359" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:334  %tmp_48_0_3_2_cast = sext i16 %r_V_4_0_3_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_3_2_cast"/></StgValue>
</operation>

<operation id="1360" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:338  %tmp_48_0_3_3_cast = sext i16 %r_V_4_0_3_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_3_3_cast"/></StgValue>
</operation>

<operation id="1361" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:340  %rhs_V_0_3_4 = sext i8 %p_Result_6_0_3_4 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_3_4"/></StgValue>
</operation>

<operation id="1362" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:341  %r_V_4_0_3_4 = mul i16 %rhs_V_0_3_4, %lhs_V_2_0_0_4

]]></Node>
<StgValue><ssdm name="r_V_4_0_3_4"/></StgValue>
</operation>

<operation id="1363" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:342  %tmp_48_0_3_4_cast = sext i16 %r_V_4_0_3_4 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_3_4_cast"/></StgValue>
</operation>

<operation id="1364" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:346  %tmp_48_0_3_5_cast = sext i16 %r_V_4_0_3_5 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_3_5_cast"/></StgValue>
</operation>

<operation id="1365" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:348  %rhs_V_0_3_6 = sext i8 %p_Result_6_0_3_6 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_3_6"/></StgValue>
</operation>

<operation id="1366" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:349  %r_V_4_0_3_6 = mul i16 %rhs_V_0_3_6, %lhs_V_2_0_0_6

]]></Node>
<StgValue><ssdm name="r_V_4_0_3_6"/></StgValue>
</operation>

<operation id="1367" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:350  %tmp_48_0_3_6_cast = sext i16 %r_V_4_0_3_6 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_3_6_cast"/></StgValue>
</operation>

<operation id="1368" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:354  %tmp_48_0_3_7_cast = sext i16 %r_V_4_0_3_7 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_3_7_cast"/></StgValue>
</operation>

<operation id="1369" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:356  %rhs_V_0_3_8 = sext i8 %p_Result_6_0_3_8 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_3_8"/></StgValue>
</operation>

<operation id="1370" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:357  %r_V_4_0_3_8 = mul i16 %rhs_V_0_3_8, %lhs_V_2_0_0_8

]]></Node>
<StgValue><ssdm name="r_V_4_0_3_8"/></StgValue>
</operation>

<operation id="1371" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:358  %tmp_48_0_3_8_cast = sext i16 %r_V_4_0_3_8 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_3_8_cast"/></StgValue>
</operation>

<operation id="1372" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:362  %tmp_48_0_3_9_cast = sext i16 %r_V_4_0_3_9 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_3_9_cast"/></StgValue>
</operation>

<operation id="1373" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:364  %rhs_V_0_3_s = sext i8 %p_Result_6_0_3_s to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_3_s"/></StgValue>
</operation>

<operation id="1374" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:365  %r_V_4_0_3_s = mul i16 %rhs_V_0_3_s, %lhs_V_2_0_0_s

]]></Node>
<StgValue><ssdm name="r_V_4_0_3_s"/></StgValue>
</operation>

<operation id="1375" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:366  %tmp_48_0_3_cast = sext i16 %r_V_4_0_3_s to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_3_cast"/></StgValue>
</operation>

<operation id="1376" st_id="70" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:369  %r_V_4_0_3_10 = mul i16 %rhs_V_0_3_10, %lhs_V_2_0_0_10

]]></Node>
<StgValue><ssdm name="r_V_4_0_3_10"/></StgValue>
</operation>

<operation id="1377" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:382  %tmp_48_0_3_13_cast = sext i16 %r_V_4_0_3_13 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_3_13_cast"/></StgValue>
</operation>

<operation id="1378" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:384  %rhs_V_0_3_14 = sext i8 %p_Result_6_0_3_14 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_3_14"/></StgValue>
</operation>

<operation id="1379" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:385  %r_V_4_0_3_14 = mul i16 %rhs_V_0_3_14, %lhs_V_2_0_0_14

]]></Node>
<StgValue><ssdm name="r_V_4_0_3_14"/></StgValue>
</operation>

<operation id="1380" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:386  %tmp_48_0_3_14_cast = sext i16 %r_V_4_0_3_14 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_3_14_cast"/></StgValue>
</operation>

<operation id="1381" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:388  %tmp49 = add i17 %tmp_48_0_3_1_cast, %tmp_48_0_3_2_cast

]]></Node>
<StgValue><ssdm name="tmp49"/></StgValue>
</operation>

<operation id="1382" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:391  %tmp51 = add i17 %tmp_48_0_3_3_cast, %tmp_48_0_3_4_cast

]]></Node>
<StgValue><ssdm name="tmp51"/></StgValue>
</operation>

<operation id="1383" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:393  %tmp52 = add i17 %tmp_48_0_3_5_cast, %tmp_48_0_3_6_cast

]]></Node>
<StgValue><ssdm name="tmp52"/></StgValue>
</operation>

<operation id="1384" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:398  %tmp55 = add i17 %tmp_48_0_3_7_cast, %tmp_48_0_3_8_cast

]]></Node>
<StgValue><ssdm name="tmp55"/></StgValue>
</operation>

<operation id="1385" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:400  %tmp56 = add i17 %tmp_48_0_3_9_cast, %tmp_48_0_3_cast

]]></Node>
<StgValue><ssdm name="tmp56"/></StgValue>
</operation>

<operation id="1386" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:406  %tmp60 = add i17 %tmp_48_0_3_13_cast, %tmp_48_0_3_14_cast

]]></Node>
<StgValue><ssdm name="tmp60"/></StgValue>
</operation>

<operation id="1387" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:424  %tmp_48_0_4_1_cast = sext i16 %r_V_4_0_4_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_4_1_cast"/></StgValue>
</operation>

<operation id="1388" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:426  %rhs_V_0_4_2 = sext i8 %p_Result_6_0_4_2 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_4_2"/></StgValue>
</operation>

<operation id="1389" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:427  %r_V_4_0_4_2 = mul i16 %rhs_V_0_4_2, %lhs_V_2_0_0_2

]]></Node>
<StgValue><ssdm name="r_V_4_0_4_2"/></StgValue>
</operation>

<operation id="1390" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:428  %tmp_48_0_4_2_cast = sext i16 %r_V_4_0_4_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_4_2_cast"/></StgValue>
</operation>

<operation id="1391" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:432  %tmp_48_0_4_3_cast = sext i16 %r_V_4_0_4_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_4_3_cast"/></StgValue>
</operation>

<operation id="1392" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:434  %rhs_V_0_4_4 = sext i8 %p_Result_6_0_4_4 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_4_4"/></StgValue>
</operation>

<operation id="1393" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:435  %r_V_4_0_4_4 = mul i16 %rhs_V_0_4_4, %lhs_V_2_0_0_4

]]></Node>
<StgValue><ssdm name="r_V_4_0_4_4"/></StgValue>
</operation>

<operation id="1394" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:436  %tmp_48_0_4_4_cast = sext i16 %r_V_4_0_4_4 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_4_4_cast"/></StgValue>
</operation>

<operation id="1395" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:440  %tmp_48_0_4_5_cast = sext i16 %r_V_4_0_4_5 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_4_5_cast"/></StgValue>
</operation>

<operation id="1396" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:442  %rhs_V_0_4_6 = sext i8 %p_Result_6_0_4_6 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_4_6"/></StgValue>
</operation>

<operation id="1397" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:443  %r_V_4_0_4_6 = mul i16 %rhs_V_0_4_6, %lhs_V_2_0_0_6

]]></Node>
<StgValue><ssdm name="r_V_4_0_4_6"/></StgValue>
</operation>

<operation id="1398" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:444  %tmp_48_0_4_6_cast = sext i16 %r_V_4_0_4_6 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_4_6_cast"/></StgValue>
</operation>

<operation id="1399" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:448  %tmp_48_0_4_7_cast = sext i16 %r_V_4_0_4_7 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_4_7_cast"/></StgValue>
</operation>

<operation id="1400" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:450  %rhs_V_0_4_8 = sext i8 %p_Result_6_0_4_8 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_4_8"/></StgValue>
</operation>

<operation id="1401" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:451  %r_V_4_0_4_8 = mul i16 %rhs_V_0_4_8, %lhs_V_2_0_0_8

]]></Node>
<StgValue><ssdm name="r_V_4_0_4_8"/></StgValue>
</operation>

<operation id="1402" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:452  %tmp_48_0_4_8_cast = sext i16 %r_V_4_0_4_8 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_4_8_cast"/></StgValue>
</operation>

<operation id="1403" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:456  %tmp_48_0_4_9_cast = sext i16 %r_V_4_0_4_9 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_4_9_cast"/></StgValue>
</operation>

<operation id="1404" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:458  %rhs_V_0_4_s = sext i8 %p_Result_6_0_4_s to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_4_s"/></StgValue>
</operation>

<operation id="1405" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:459  %r_V_4_0_4_s = mul i16 %rhs_V_0_4_s, %lhs_V_2_0_0_s

]]></Node>
<StgValue><ssdm name="r_V_4_0_4_s"/></StgValue>
</operation>

<operation id="1406" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:460  %tmp_48_0_4_cast = sext i16 %r_V_4_0_4_s to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_4_cast"/></StgValue>
</operation>

<operation id="1407" st_id="70" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:463  %r_V_4_0_4_10 = mul i16 %rhs_V_0_4_10, %lhs_V_2_0_0_10

]]></Node>
<StgValue><ssdm name="r_V_4_0_4_10"/></StgValue>
</operation>

<operation id="1408" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:476  %tmp_48_0_4_13_cast = sext i16 %r_V_4_0_4_13 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_4_13_cast"/></StgValue>
</operation>

<operation id="1409" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:478  %rhs_V_0_4_14 = sext i8 %p_Result_6_0_4_14 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_4_14"/></StgValue>
</operation>

<operation id="1410" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:479  %r_V_4_0_4_14 = mul i16 %rhs_V_0_4_14, %lhs_V_2_0_0_14

]]></Node>
<StgValue><ssdm name="r_V_4_0_4_14"/></StgValue>
</operation>

<operation id="1411" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:480  %tmp_48_0_4_14_cast = sext i16 %r_V_4_0_4_14 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_4_14_cast"/></StgValue>
</operation>

<operation id="1412" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:482  %tmp64 = add i17 %tmp_48_0_4_1_cast, %tmp_48_0_4_2_cast

]]></Node>
<StgValue><ssdm name="tmp64"/></StgValue>
</operation>

<operation id="1413" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:485  %tmp66 = add i17 %tmp_48_0_4_3_cast, %tmp_48_0_4_4_cast

]]></Node>
<StgValue><ssdm name="tmp66"/></StgValue>
</operation>

<operation id="1414" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:487  %tmp67 = add i17 %tmp_48_0_4_5_cast, %tmp_48_0_4_6_cast

]]></Node>
<StgValue><ssdm name="tmp67"/></StgValue>
</operation>

<operation id="1415" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:492  %tmp70 = add i17 %tmp_48_0_4_7_cast, %tmp_48_0_4_8_cast

]]></Node>
<StgValue><ssdm name="tmp70"/></StgValue>
</operation>

<operation id="1416" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:494  %tmp71 = add i17 %tmp_48_0_4_9_cast, %tmp_48_0_4_cast

]]></Node>
<StgValue><ssdm name="tmp71"/></StgValue>
</operation>

<operation id="1417" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:500  %tmp75 = add i17 %tmp_48_0_4_13_cast, %tmp_48_0_4_14_cast

]]></Node>
<StgValue><ssdm name="tmp75"/></StgValue>
</operation>

<operation id="1418" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:518  %tmp_48_0_5_1_cast = sext i16 %r_V_4_0_5_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_5_1_cast"/></StgValue>
</operation>

<operation id="1419" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:520  %rhs_V_0_5_2 = sext i8 %p_Result_6_0_5_2 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_5_2"/></StgValue>
</operation>

<operation id="1420" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:521  %r_V_4_0_5_2 = mul i16 %rhs_V_0_5_2, %lhs_V_2_0_0_2

]]></Node>
<StgValue><ssdm name="r_V_4_0_5_2"/></StgValue>
</operation>

<operation id="1421" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:522  %tmp_48_0_5_2_cast = sext i16 %r_V_4_0_5_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_5_2_cast"/></StgValue>
</operation>

<operation id="1422" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:526  %tmp_48_0_5_3_cast = sext i16 %r_V_4_0_5_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_5_3_cast"/></StgValue>
</operation>

<operation id="1423" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:528  %rhs_V_0_5_4 = sext i8 %p_Result_6_0_5_4 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_5_4"/></StgValue>
</operation>

<operation id="1424" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:529  %r_V_4_0_5_4 = mul i16 %rhs_V_0_5_4, %lhs_V_2_0_0_4

]]></Node>
<StgValue><ssdm name="r_V_4_0_5_4"/></StgValue>
</operation>

<operation id="1425" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:530  %tmp_48_0_5_4_cast = sext i16 %r_V_4_0_5_4 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_5_4_cast"/></StgValue>
</operation>

<operation id="1426" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:534  %tmp_48_0_5_5_cast = sext i16 %r_V_4_0_5_5 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_5_5_cast"/></StgValue>
</operation>

<operation id="1427" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:536  %rhs_V_0_5_6 = sext i8 %p_Result_6_0_5_6 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_5_6"/></StgValue>
</operation>

<operation id="1428" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:537  %r_V_4_0_5_6 = mul i16 %rhs_V_0_5_6, %lhs_V_2_0_0_6

]]></Node>
<StgValue><ssdm name="r_V_4_0_5_6"/></StgValue>
</operation>

<operation id="1429" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:538  %tmp_48_0_5_6_cast = sext i16 %r_V_4_0_5_6 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_5_6_cast"/></StgValue>
</operation>

<operation id="1430" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:542  %tmp_48_0_5_7_cast = sext i16 %r_V_4_0_5_7 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_5_7_cast"/></StgValue>
</operation>

<operation id="1431" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:544  %rhs_V_0_5_8 = sext i8 %p_Result_6_0_5_8 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_5_8"/></StgValue>
</operation>

<operation id="1432" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:545  %r_V_4_0_5_8 = mul i16 %rhs_V_0_5_8, %lhs_V_2_0_0_8

]]></Node>
<StgValue><ssdm name="r_V_4_0_5_8"/></StgValue>
</operation>

<operation id="1433" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:546  %tmp_48_0_5_8_cast = sext i16 %r_V_4_0_5_8 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_5_8_cast"/></StgValue>
</operation>

<operation id="1434" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:550  %tmp_48_0_5_9_cast = sext i16 %r_V_4_0_5_9 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_5_9_cast"/></StgValue>
</operation>

<operation id="1435" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:552  %rhs_V_0_5_s = sext i8 %p_Result_6_0_5_s to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_5_s"/></StgValue>
</operation>

<operation id="1436" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:553  %r_V_4_0_5_s = mul i16 %rhs_V_0_5_s, %lhs_V_2_0_0_s

]]></Node>
<StgValue><ssdm name="r_V_4_0_5_s"/></StgValue>
</operation>

<operation id="1437" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:554  %tmp_48_0_5_cast = sext i16 %r_V_4_0_5_s to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_5_cast"/></StgValue>
</operation>

<operation id="1438" st_id="70" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:557  %r_V_4_0_5_10 = mul i16 %rhs_V_0_5_10, %lhs_V_2_0_0_10

]]></Node>
<StgValue><ssdm name="r_V_4_0_5_10"/></StgValue>
</operation>

<operation id="1439" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:570  %tmp_48_0_5_13_cast = sext i16 %r_V_4_0_5_13 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_5_13_cast"/></StgValue>
</operation>

<operation id="1440" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:572  %rhs_V_0_5_14 = sext i8 %p_Result_6_0_5_14 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_5_14"/></StgValue>
</operation>

<operation id="1441" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:573  %r_V_4_0_5_14 = mul i16 %rhs_V_0_5_14, %lhs_V_2_0_0_14

]]></Node>
<StgValue><ssdm name="r_V_4_0_5_14"/></StgValue>
</operation>

<operation id="1442" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:574  %tmp_48_0_5_14_cast = sext i16 %r_V_4_0_5_14 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_5_14_cast"/></StgValue>
</operation>

<operation id="1443" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:576  %tmp79 = add i17 %tmp_48_0_5_1_cast, %tmp_48_0_5_2_cast

]]></Node>
<StgValue><ssdm name="tmp79"/></StgValue>
</operation>

<operation id="1444" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:579  %tmp81 = add i17 %tmp_48_0_5_3_cast, %tmp_48_0_5_4_cast

]]></Node>
<StgValue><ssdm name="tmp81"/></StgValue>
</operation>

<operation id="1445" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:581  %tmp82 = add i17 %tmp_48_0_5_5_cast, %tmp_48_0_5_6_cast

]]></Node>
<StgValue><ssdm name="tmp82"/></StgValue>
</operation>

<operation id="1446" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:586  %tmp85 = add i17 %tmp_48_0_5_7_cast, %tmp_48_0_5_8_cast

]]></Node>
<StgValue><ssdm name="tmp85"/></StgValue>
</operation>

<operation id="1447" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:588  %tmp86 = add i17 %tmp_48_0_5_9_cast, %tmp_48_0_5_cast

]]></Node>
<StgValue><ssdm name="tmp86"/></StgValue>
</operation>

<operation id="1448" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:594  %tmp90 = add i17 %tmp_48_0_5_13_cast, %tmp_48_0_5_14_cast

]]></Node>
<StgValue><ssdm name="tmp90"/></StgValue>
</operation>

<operation id="1449" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:612  %tmp_48_0_6_1_cast = sext i16 %r_V_4_0_6_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_6_1_cast"/></StgValue>
</operation>

<operation id="1450" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:614  %rhs_V_0_6_2 = sext i8 %p_Result_6_0_6_2 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_6_2"/></StgValue>
</operation>

<operation id="1451" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:615  %r_V_4_0_6_2 = mul i16 %rhs_V_0_6_2, %lhs_V_2_0_0_2

]]></Node>
<StgValue><ssdm name="r_V_4_0_6_2"/></StgValue>
</operation>

<operation id="1452" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:616  %tmp_48_0_6_2_cast = sext i16 %r_V_4_0_6_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_6_2_cast"/></StgValue>
</operation>

<operation id="1453" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:620  %tmp_48_0_6_3_cast = sext i16 %r_V_4_0_6_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_6_3_cast"/></StgValue>
</operation>

<operation id="1454" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:622  %rhs_V_0_6_4 = sext i8 %p_Result_6_0_6_4 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_6_4"/></StgValue>
</operation>

<operation id="1455" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:623  %r_V_4_0_6_4 = mul i16 %rhs_V_0_6_4, %lhs_V_2_0_0_4

]]></Node>
<StgValue><ssdm name="r_V_4_0_6_4"/></StgValue>
</operation>

<operation id="1456" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:624  %tmp_48_0_6_4_cast = sext i16 %r_V_4_0_6_4 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_6_4_cast"/></StgValue>
</operation>

<operation id="1457" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:628  %tmp_48_0_6_5_cast = sext i16 %r_V_4_0_6_5 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_6_5_cast"/></StgValue>
</operation>

<operation id="1458" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:630  %rhs_V_0_6_6 = sext i8 %p_Result_6_0_6_6 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_6_6"/></StgValue>
</operation>

<operation id="1459" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:631  %r_V_4_0_6_6 = mul i16 %rhs_V_0_6_6, %lhs_V_2_0_0_6

]]></Node>
<StgValue><ssdm name="r_V_4_0_6_6"/></StgValue>
</operation>

<operation id="1460" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:632  %tmp_48_0_6_6_cast = sext i16 %r_V_4_0_6_6 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_6_6_cast"/></StgValue>
</operation>

<operation id="1461" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:636  %tmp_48_0_6_7_cast = sext i16 %r_V_4_0_6_7 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_6_7_cast"/></StgValue>
</operation>

<operation id="1462" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:638  %rhs_V_0_6_8 = sext i8 %p_Result_6_0_6_8 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_6_8"/></StgValue>
</operation>

<operation id="1463" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:639  %r_V_4_0_6_8 = mul i16 %rhs_V_0_6_8, %lhs_V_2_0_0_8

]]></Node>
<StgValue><ssdm name="r_V_4_0_6_8"/></StgValue>
</operation>

<operation id="1464" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:640  %tmp_48_0_6_8_cast = sext i16 %r_V_4_0_6_8 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_6_8_cast"/></StgValue>
</operation>

<operation id="1465" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:644  %tmp_48_0_6_9_cast = sext i16 %r_V_4_0_6_9 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_6_9_cast"/></StgValue>
</operation>

<operation id="1466" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:646  %rhs_V_0_6_s = sext i8 %p_Result_6_0_6_s to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_6_s"/></StgValue>
</operation>

<operation id="1467" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:647  %r_V_4_0_6_s = mul i16 %rhs_V_0_6_s, %lhs_V_2_0_0_s

]]></Node>
<StgValue><ssdm name="r_V_4_0_6_s"/></StgValue>
</operation>

<operation id="1468" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:648  %tmp_48_0_6_cast = sext i16 %r_V_4_0_6_s to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_6_cast"/></StgValue>
</operation>

<operation id="1469" st_id="70" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:651  %r_V_4_0_6_10 = mul i16 %rhs_V_0_6_10, %lhs_V_2_0_0_10

]]></Node>
<StgValue><ssdm name="r_V_4_0_6_10"/></StgValue>
</operation>

<operation id="1470" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:664  %tmp_48_0_6_13_cast = sext i16 %r_V_4_0_6_13 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_6_13_cast"/></StgValue>
</operation>

<operation id="1471" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:666  %rhs_V_0_6_14 = sext i8 %p_Result_6_0_6_14 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_6_14"/></StgValue>
</operation>

<operation id="1472" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:667  %r_V_4_0_6_14 = mul i16 %rhs_V_0_6_14, %lhs_V_2_0_0_14

]]></Node>
<StgValue><ssdm name="r_V_4_0_6_14"/></StgValue>
</operation>

<operation id="1473" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:668  %tmp_48_0_6_14_cast = sext i16 %r_V_4_0_6_14 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_6_14_cast"/></StgValue>
</operation>

<operation id="1474" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:670  %tmp94 = add i17 %tmp_48_0_6_1_cast, %tmp_48_0_6_2_cast

]]></Node>
<StgValue><ssdm name="tmp94"/></StgValue>
</operation>

<operation id="1475" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:673  %tmp96 = add i17 %tmp_48_0_6_3_cast, %tmp_48_0_6_4_cast

]]></Node>
<StgValue><ssdm name="tmp96"/></StgValue>
</operation>

<operation id="1476" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:675  %tmp97 = add i17 %tmp_48_0_6_5_cast, %tmp_48_0_6_6_cast

]]></Node>
<StgValue><ssdm name="tmp97"/></StgValue>
</operation>

<operation id="1477" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:680  %tmp100 = add i17 %tmp_48_0_6_7_cast, %tmp_48_0_6_8_cast

]]></Node>
<StgValue><ssdm name="tmp100"/></StgValue>
</operation>

<operation id="1478" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:682  %tmp101 = add i17 %tmp_48_0_6_9_cast, %tmp_48_0_6_cast

]]></Node>
<StgValue><ssdm name="tmp101"/></StgValue>
</operation>

<operation id="1479" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:688  %tmp105 = add i17 %tmp_48_0_6_13_cast, %tmp_48_0_6_14_cast

]]></Node>
<StgValue><ssdm name="tmp105"/></StgValue>
</operation>

<operation id="1480" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:706  %tmp_48_0_7_1_cast = sext i16 %r_V_4_0_7_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_7_1_cast"/></StgValue>
</operation>

<operation id="1481" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:708  %rhs_V_0_7_2 = sext i8 %p_Result_6_0_7_2 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_7_2"/></StgValue>
</operation>

<operation id="1482" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:709  %r_V_4_0_7_2 = mul i16 %rhs_V_0_7_2, %lhs_V_2_0_0_2

]]></Node>
<StgValue><ssdm name="r_V_4_0_7_2"/></StgValue>
</operation>

<operation id="1483" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:710  %tmp_48_0_7_2_cast = sext i16 %r_V_4_0_7_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_7_2_cast"/></StgValue>
</operation>

<operation id="1484" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:714  %tmp_48_0_7_3_cast = sext i16 %r_V_4_0_7_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_7_3_cast"/></StgValue>
</operation>

<operation id="1485" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:716  %rhs_V_0_7_4 = sext i8 %p_Result_6_0_7_4 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_7_4"/></StgValue>
</operation>

<operation id="1486" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:717  %r_V_4_0_7_4 = mul i16 %rhs_V_0_7_4, %lhs_V_2_0_0_4

]]></Node>
<StgValue><ssdm name="r_V_4_0_7_4"/></StgValue>
</operation>

<operation id="1487" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:718  %tmp_48_0_7_4_cast = sext i16 %r_V_4_0_7_4 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_7_4_cast"/></StgValue>
</operation>

<operation id="1488" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:722  %tmp_48_0_7_5_cast = sext i16 %r_V_4_0_7_5 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_7_5_cast"/></StgValue>
</operation>

<operation id="1489" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:724  %rhs_V_0_7_6 = sext i8 %p_Result_6_0_7_6 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_7_6"/></StgValue>
</operation>

<operation id="1490" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:725  %r_V_4_0_7_6 = mul i16 %rhs_V_0_7_6, %lhs_V_2_0_0_6

]]></Node>
<StgValue><ssdm name="r_V_4_0_7_6"/></StgValue>
</operation>

<operation id="1491" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:726  %tmp_48_0_7_6_cast = sext i16 %r_V_4_0_7_6 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_7_6_cast"/></StgValue>
</operation>

<operation id="1492" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:730  %tmp_48_0_7_7_cast = sext i16 %r_V_4_0_7_7 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_7_7_cast"/></StgValue>
</operation>

<operation id="1493" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:732  %rhs_V_0_7_8 = sext i8 %p_Result_6_0_7_8 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_7_8"/></StgValue>
</operation>

<operation id="1494" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:733  %r_V_4_0_7_8 = mul i16 %rhs_V_0_7_8, %lhs_V_2_0_0_8

]]></Node>
<StgValue><ssdm name="r_V_4_0_7_8"/></StgValue>
</operation>

<operation id="1495" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:734  %tmp_48_0_7_8_cast = sext i16 %r_V_4_0_7_8 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_7_8_cast"/></StgValue>
</operation>

<operation id="1496" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:738  %tmp_48_0_7_9_cast = sext i16 %r_V_4_0_7_9 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_7_9_cast"/></StgValue>
</operation>

<operation id="1497" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:740  %rhs_V_0_7_s = sext i8 %p_Result_6_0_7_s to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_7_s"/></StgValue>
</operation>

<operation id="1498" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:741  %r_V_4_0_7_s = mul i16 %rhs_V_0_7_s, %lhs_V_2_0_0_s

]]></Node>
<StgValue><ssdm name="r_V_4_0_7_s"/></StgValue>
</operation>

<operation id="1499" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:742  %tmp_48_0_7_cast = sext i16 %r_V_4_0_7_s to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_7_cast"/></StgValue>
</operation>

<operation id="1500" st_id="70" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:745  %r_V_4_0_7_10 = mul i16 %rhs_V_0_7_10, %lhs_V_2_0_0_10

]]></Node>
<StgValue><ssdm name="r_V_4_0_7_10"/></StgValue>
</operation>

<operation id="1501" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:758  %tmp_48_0_7_13_cast = sext i16 %r_V_4_0_7_13 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_7_13_cast"/></StgValue>
</operation>

<operation id="1502" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:760  %rhs_V_0_7_14 = sext i8 %p_Result_6_0_7_14 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_7_14"/></StgValue>
</operation>

<operation id="1503" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:761  %r_V_4_0_7_14 = mul i16 %rhs_V_0_7_14, %lhs_V_2_0_0_14

]]></Node>
<StgValue><ssdm name="r_V_4_0_7_14"/></StgValue>
</operation>

<operation id="1504" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:762  %tmp_48_0_7_14_cast = sext i16 %r_V_4_0_7_14 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_7_14_cast"/></StgValue>
</operation>

<operation id="1505" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:764  %tmp109 = add i17 %tmp_48_0_7_1_cast, %tmp_48_0_7_2_cast

]]></Node>
<StgValue><ssdm name="tmp109"/></StgValue>
</operation>

<operation id="1506" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:767  %tmp111 = add i17 %tmp_48_0_7_3_cast, %tmp_48_0_7_4_cast

]]></Node>
<StgValue><ssdm name="tmp111"/></StgValue>
</operation>

<operation id="1507" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:769  %tmp112 = add i17 %tmp_48_0_7_5_cast, %tmp_48_0_7_6_cast

]]></Node>
<StgValue><ssdm name="tmp112"/></StgValue>
</operation>

<operation id="1508" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:774  %tmp115 = add i17 %tmp_48_0_7_7_cast, %tmp_48_0_7_8_cast

]]></Node>
<StgValue><ssdm name="tmp115"/></StgValue>
</operation>

<operation id="1509" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:776  %tmp116 = add i17 %tmp_48_0_7_9_cast, %tmp_48_0_7_cast

]]></Node>
<StgValue><ssdm name="tmp116"/></StgValue>
</operation>

<operation id="1510" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:782  %tmp120 = add i17 %tmp_48_0_7_13_cast, %tmp_48_0_7_14_cast

]]></Node>
<StgValue><ssdm name="tmp120"/></StgValue>
</operation>

<operation id="1511" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:800  %tmp_48_0_8_1_cast = sext i16 %r_V_4_0_8_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_8_1_cast"/></StgValue>
</operation>

<operation id="1512" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:802  %rhs_V_0_8_2 = sext i8 %p_Result_6_0_8_2 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_8_2"/></StgValue>
</operation>

<operation id="1513" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:803  %r_V_4_0_8_2 = mul i16 %rhs_V_0_8_2, %lhs_V_2_0_0_2

]]></Node>
<StgValue><ssdm name="r_V_4_0_8_2"/></StgValue>
</operation>

<operation id="1514" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:804  %tmp_48_0_8_2_cast = sext i16 %r_V_4_0_8_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_8_2_cast"/></StgValue>
</operation>

<operation id="1515" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:808  %tmp_48_0_8_3_cast = sext i16 %r_V_4_0_8_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_8_3_cast"/></StgValue>
</operation>

<operation id="1516" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:810  %rhs_V_0_8_4 = sext i8 %p_Result_6_0_8_4 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_8_4"/></StgValue>
</operation>

<operation id="1517" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:811  %r_V_4_0_8_4 = mul i16 %rhs_V_0_8_4, %lhs_V_2_0_0_4

]]></Node>
<StgValue><ssdm name="r_V_4_0_8_4"/></StgValue>
</operation>

<operation id="1518" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:812  %tmp_48_0_8_4_cast = sext i16 %r_V_4_0_8_4 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_8_4_cast"/></StgValue>
</operation>

<operation id="1519" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:816  %tmp_48_0_8_5_cast = sext i16 %r_V_4_0_8_5 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_8_5_cast"/></StgValue>
</operation>

<operation id="1520" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:818  %rhs_V_0_8_6 = sext i8 %p_Result_6_0_8_6 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_8_6"/></StgValue>
</operation>

<operation id="1521" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:819  %r_V_4_0_8_6 = mul i16 %rhs_V_0_8_6, %lhs_V_2_0_0_6

]]></Node>
<StgValue><ssdm name="r_V_4_0_8_6"/></StgValue>
</operation>

<operation id="1522" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:820  %tmp_48_0_8_6_cast = sext i16 %r_V_4_0_8_6 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_8_6_cast"/></StgValue>
</operation>

<operation id="1523" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:824  %tmp_48_0_8_7_cast = sext i16 %r_V_4_0_8_7 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_8_7_cast"/></StgValue>
</operation>

<operation id="1524" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:826  %rhs_V_0_8_8 = sext i8 %p_Result_6_0_8_8 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_8_8"/></StgValue>
</operation>

<operation id="1525" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:827  %r_V_4_0_8_8 = mul i16 %rhs_V_0_8_8, %lhs_V_2_0_0_8

]]></Node>
<StgValue><ssdm name="r_V_4_0_8_8"/></StgValue>
</operation>

<operation id="1526" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:828  %tmp_48_0_8_8_cast = sext i16 %r_V_4_0_8_8 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_8_8_cast"/></StgValue>
</operation>

<operation id="1527" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:832  %tmp_48_0_8_9_cast = sext i16 %r_V_4_0_8_9 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_8_9_cast"/></StgValue>
</operation>

<operation id="1528" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:834  %rhs_V_0_8_s = sext i8 %p_Result_6_0_8_s to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_8_s"/></StgValue>
</operation>

<operation id="1529" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:835  %r_V_4_0_8_s = mul i16 %rhs_V_0_8_s, %lhs_V_2_0_0_s

]]></Node>
<StgValue><ssdm name="r_V_4_0_8_s"/></StgValue>
</operation>

<operation id="1530" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:836  %tmp_48_0_8_cast = sext i16 %r_V_4_0_8_s to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_8_cast"/></StgValue>
</operation>

<operation id="1531" st_id="70" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:839  %r_V_4_0_8_10 = mul i16 %rhs_V_0_8_10, %lhs_V_2_0_0_10

]]></Node>
<StgValue><ssdm name="r_V_4_0_8_10"/></StgValue>
</operation>

<operation id="1532" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:852  %tmp_48_0_8_13_cast = sext i16 %r_V_4_0_8_13 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_8_13_cast"/></StgValue>
</operation>

<operation id="1533" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:854  %rhs_V_0_8_14 = sext i8 %p_Result_6_0_8_14 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_8_14"/></StgValue>
</operation>

<operation id="1534" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:855  %r_V_4_0_8_14 = mul i16 %rhs_V_0_8_14, %lhs_V_2_0_0_14

]]></Node>
<StgValue><ssdm name="r_V_4_0_8_14"/></StgValue>
</operation>

<operation id="1535" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:856  %tmp_48_0_8_14_cast = sext i16 %r_V_4_0_8_14 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_8_14_cast"/></StgValue>
</operation>

<operation id="1536" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:858  %tmp124 = add i17 %tmp_48_0_8_1_cast, %tmp_48_0_8_2_cast

]]></Node>
<StgValue><ssdm name="tmp124"/></StgValue>
</operation>

<operation id="1537" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:861  %tmp126 = add i17 %tmp_48_0_8_3_cast, %tmp_48_0_8_4_cast

]]></Node>
<StgValue><ssdm name="tmp126"/></StgValue>
</operation>

<operation id="1538" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:863  %tmp127 = add i17 %tmp_48_0_8_5_cast, %tmp_48_0_8_6_cast

]]></Node>
<StgValue><ssdm name="tmp127"/></StgValue>
</operation>

<operation id="1539" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:868  %tmp130 = add i17 %tmp_48_0_8_7_cast, %tmp_48_0_8_8_cast

]]></Node>
<StgValue><ssdm name="tmp130"/></StgValue>
</operation>

<operation id="1540" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:870  %tmp131 = add i17 %tmp_48_0_8_9_cast, %tmp_48_0_8_cast

]]></Node>
<StgValue><ssdm name="tmp131"/></StgValue>
</operation>

<operation id="1541" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:876  %tmp135 = add i17 %tmp_48_0_8_13_cast, %tmp_48_0_8_14_cast

]]></Node>
<StgValue><ssdm name="tmp135"/></StgValue>
</operation>

<operation id="1542" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:894  %tmp_48_0_9_1_cast = sext i16 %r_V_4_0_9_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_9_1_cast"/></StgValue>
</operation>

<operation id="1543" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:896  %rhs_V_0_9_2 = sext i8 %p_Result_6_0_9_2 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_9_2"/></StgValue>
</operation>

<operation id="1544" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:897  %r_V_4_0_9_2 = mul i16 %rhs_V_0_9_2, %lhs_V_2_0_0_2

]]></Node>
<StgValue><ssdm name="r_V_4_0_9_2"/></StgValue>
</operation>

<operation id="1545" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:898  %tmp_48_0_9_2_cast = sext i16 %r_V_4_0_9_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_9_2_cast"/></StgValue>
</operation>

<operation id="1546" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:902  %tmp_48_0_9_3_cast = sext i16 %r_V_4_0_9_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_9_3_cast"/></StgValue>
</operation>

<operation id="1547" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:904  %rhs_V_0_9_4 = sext i8 %p_Result_6_0_9_4 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_9_4"/></StgValue>
</operation>

<operation id="1548" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:905  %r_V_4_0_9_4 = mul i16 %rhs_V_0_9_4, %lhs_V_2_0_0_4

]]></Node>
<StgValue><ssdm name="r_V_4_0_9_4"/></StgValue>
</operation>

<operation id="1549" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:906  %tmp_48_0_9_4_cast = sext i16 %r_V_4_0_9_4 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_9_4_cast"/></StgValue>
</operation>

<operation id="1550" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:910  %tmp_48_0_9_5_cast = sext i16 %r_V_4_0_9_5 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_9_5_cast"/></StgValue>
</operation>

<operation id="1551" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:912  %rhs_V_0_9_6 = sext i8 %p_Result_6_0_9_6 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_9_6"/></StgValue>
</operation>

<operation id="1552" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:913  %r_V_4_0_9_6 = mul i16 %rhs_V_0_9_6, %lhs_V_2_0_0_6

]]></Node>
<StgValue><ssdm name="r_V_4_0_9_6"/></StgValue>
</operation>

<operation id="1553" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:914  %tmp_48_0_9_6_cast = sext i16 %r_V_4_0_9_6 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_9_6_cast"/></StgValue>
</operation>

<operation id="1554" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:918  %tmp_48_0_9_7_cast = sext i16 %r_V_4_0_9_7 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_9_7_cast"/></StgValue>
</operation>

<operation id="1555" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:920  %rhs_V_0_9_8 = sext i8 %p_Result_6_0_9_8 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_9_8"/></StgValue>
</operation>

<operation id="1556" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:921  %r_V_4_0_9_8 = mul i16 %rhs_V_0_9_8, %lhs_V_2_0_0_8

]]></Node>
<StgValue><ssdm name="r_V_4_0_9_8"/></StgValue>
</operation>

<operation id="1557" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:922  %tmp_48_0_9_8_cast = sext i16 %r_V_4_0_9_8 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_9_8_cast"/></StgValue>
</operation>

<operation id="1558" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:926  %tmp_48_0_9_9_cast = sext i16 %r_V_4_0_9_9 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_9_9_cast"/></StgValue>
</operation>

<operation id="1559" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:928  %rhs_V_0_9_s = sext i8 %p_Result_6_0_9_s to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_9_s"/></StgValue>
</operation>

<operation id="1560" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:929  %r_V_4_0_9_s = mul i16 %rhs_V_0_9_s, %lhs_V_2_0_0_s

]]></Node>
<StgValue><ssdm name="r_V_4_0_9_s"/></StgValue>
</operation>

<operation id="1561" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:930  %tmp_48_0_9_cast = sext i16 %r_V_4_0_9_s to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_9_cast"/></StgValue>
</operation>

<operation id="1562" st_id="70" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:933  %r_V_4_0_9_10 = mul i16 %rhs_V_0_9_10, %lhs_V_2_0_0_10

]]></Node>
<StgValue><ssdm name="r_V_4_0_9_10"/></StgValue>
</operation>

<operation id="1563" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:946  %tmp_48_0_9_13_cast = sext i16 %r_V_4_0_9_13 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_9_13_cast"/></StgValue>
</operation>

<operation id="1564" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:948  %rhs_V_0_9_14 = sext i8 %p_Result_6_0_9_14 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_9_14"/></StgValue>
</operation>

<operation id="1565" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:949  %r_V_4_0_9_14 = mul i16 %rhs_V_0_9_14, %lhs_V_2_0_0_14

]]></Node>
<StgValue><ssdm name="r_V_4_0_9_14"/></StgValue>
</operation>

<operation id="1566" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:950  %tmp_48_0_9_14_cast = sext i16 %r_V_4_0_9_14 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_9_14_cast"/></StgValue>
</operation>

<operation id="1567" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:952  %tmp139 = add i17 %tmp_48_0_9_1_cast, %tmp_48_0_9_2_cast

]]></Node>
<StgValue><ssdm name="tmp139"/></StgValue>
</operation>

<operation id="1568" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:955  %tmp141 = add i17 %tmp_48_0_9_3_cast, %tmp_48_0_9_4_cast

]]></Node>
<StgValue><ssdm name="tmp141"/></StgValue>
</operation>

<operation id="1569" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:957  %tmp142 = add i17 %tmp_48_0_9_5_cast, %tmp_48_0_9_6_cast

]]></Node>
<StgValue><ssdm name="tmp142"/></StgValue>
</operation>

<operation id="1570" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:962  %tmp145 = add i17 %tmp_48_0_9_7_cast, %tmp_48_0_9_8_cast

]]></Node>
<StgValue><ssdm name="tmp145"/></StgValue>
</operation>

<operation id="1571" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:964  %tmp146 = add i17 %tmp_48_0_9_9_cast, %tmp_48_0_9_cast

]]></Node>
<StgValue><ssdm name="tmp146"/></StgValue>
</operation>

<operation id="1572" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:970  %tmp150 = add i17 %tmp_48_0_9_13_cast, %tmp_48_0_9_14_cast

]]></Node>
<StgValue><ssdm name="tmp150"/></StgValue>
</operation>

<operation id="1573" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:988  %tmp_48_0_10_1_cast = sext i16 %r_V_4_0_10_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_10_1_cast"/></StgValue>
</operation>

<operation id="1574" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:990  %rhs_V_0_10_2 = sext i8 %p_Result_6_0_10_2 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_10_2"/></StgValue>
</operation>

<operation id="1575" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:991  %r_V_4_0_10_2 = mul i16 %rhs_V_0_10_2, %lhs_V_2_0_0_2

]]></Node>
<StgValue><ssdm name="r_V_4_0_10_2"/></StgValue>
</operation>

<operation id="1576" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:992  %tmp_48_0_10_2_cast = sext i16 %r_V_4_0_10_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_10_2_cast"/></StgValue>
</operation>

<operation id="1577" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:996  %tmp_48_0_10_3_cast = sext i16 %r_V_4_0_10_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_10_3_cast"/></StgValue>
</operation>

<operation id="1578" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:998  %rhs_V_0_10_4 = sext i8 %p_Result_6_0_10_4 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_10_4"/></StgValue>
</operation>

<operation id="1579" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:999  %r_V_4_0_10_4 = mul i16 %rhs_V_0_10_4, %lhs_V_2_0_0_4

]]></Node>
<StgValue><ssdm name="r_V_4_0_10_4"/></StgValue>
</operation>

<operation id="1580" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1000  %tmp_48_0_10_4_cast = sext i16 %r_V_4_0_10_4 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_10_4_cast"/></StgValue>
</operation>

<operation id="1581" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1004  %tmp_48_0_10_5_cast = sext i16 %r_V_4_0_10_5 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_10_5_cast"/></StgValue>
</operation>

<operation id="1582" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1006  %rhs_V_0_10_6 = sext i8 %p_Result_6_0_10_6 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_10_6"/></StgValue>
</operation>

<operation id="1583" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1007  %r_V_4_0_10_6 = mul i16 %rhs_V_0_10_6, %lhs_V_2_0_0_6

]]></Node>
<StgValue><ssdm name="r_V_4_0_10_6"/></StgValue>
</operation>

<operation id="1584" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1008  %tmp_48_0_10_6_cast = sext i16 %r_V_4_0_10_6 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_10_6_cast"/></StgValue>
</operation>

<operation id="1585" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1012  %tmp_48_0_10_7_cast = sext i16 %r_V_4_0_10_7 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_10_7_cast"/></StgValue>
</operation>

<operation id="1586" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1014  %rhs_V_0_10_8 = sext i8 %p_Result_6_0_10_8 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_10_8"/></StgValue>
</operation>

<operation id="1587" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1015  %r_V_4_0_10_8 = mul i16 %rhs_V_0_10_8, %lhs_V_2_0_0_8

]]></Node>
<StgValue><ssdm name="r_V_4_0_10_8"/></StgValue>
</operation>

<operation id="1588" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1016  %tmp_48_0_10_8_cast = sext i16 %r_V_4_0_10_8 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_10_8_cast"/></StgValue>
</operation>

<operation id="1589" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1020  %tmp_48_0_10_9_cast = sext i16 %r_V_4_0_10_9 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_10_9_cast"/></StgValue>
</operation>

<operation id="1590" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1022  %rhs_V_0_10_s = sext i8 %p_Result_6_0_10_s to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_10_s"/></StgValue>
</operation>

<operation id="1591" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1023  %r_V_4_0_10_s = mul i16 %rhs_V_0_10_s, %lhs_V_2_0_0_s

]]></Node>
<StgValue><ssdm name="r_V_4_0_10_s"/></StgValue>
</operation>

<operation id="1592" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1024  %tmp_48_0_10_cast = sext i16 %r_V_4_0_10_s to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_10_cast"/></StgValue>
</operation>

<operation id="1593" st_id="70" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1027  %r_V_4_0_10_10 = mul i16 %rhs_V_0_10_10, %lhs_V_2_0_0_10

]]></Node>
<StgValue><ssdm name="r_V_4_0_10_10"/></StgValue>
</operation>

<operation id="1594" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1040  %tmp_48_0_10_13_cast = sext i16 %r_V_4_0_10_13 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_10_13_cast"/></StgValue>
</operation>

<operation id="1595" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1042  %rhs_V_0_10_14 = sext i8 %p_Result_6_0_10_14 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_10_14"/></StgValue>
</operation>

<operation id="1596" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1043  %r_V_4_0_10_14 = mul i16 %rhs_V_0_10_14, %lhs_V_2_0_0_14

]]></Node>
<StgValue><ssdm name="r_V_4_0_10_14"/></StgValue>
</operation>

<operation id="1597" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1044  %tmp_48_0_10_14_cast = sext i16 %r_V_4_0_10_14 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_10_14_cast"/></StgValue>
</operation>

<operation id="1598" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:1046  %tmp154 = add i17 %tmp_48_0_10_1_cast, %tmp_48_0_10_2_cast

]]></Node>
<StgValue><ssdm name="tmp154"/></StgValue>
</operation>

<operation id="1599" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:1049  %tmp156 = add i17 %tmp_48_0_10_3_cast, %tmp_48_0_10_4_cast

]]></Node>
<StgValue><ssdm name="tmp156"/></StgValue>
</operation>

<operation id="1600" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:1051  %tmp157 = add i17 %tmp_48_0_10_5_cast, %tmp_48_0_10_6_cast

]]></Node>
<StgValue><ssdm name="tmp157"/></StgValue>
</operation>

<operation id="1601" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:1056  %tmp160 = add i17 %tmp_48_0_10_7_cast, %tmp_48_0_10_8_cast

]]></Node>
<StgValue><ssdm name="tmp160"/></StgValue>
</operation>

<operation id="1602" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:1058  %tmp161 = add i17 %tmp_48_0_10_9_cast, %tmp_48_0_10_cast

]]></Node>
<StgValue><ssdm name="tmp161"/></StgValue>
</operation>

<operation id="1603" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:1064  %tmp165 = add i17 %tmp_48_0_10_13_cast, %tmp_48_0_10_14_cast

]]></Node>
<StgValue><ssdm name="tmp165"/></StgValue>
</operation>

<operation id="1604" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1082  %tmp_48_0_11_1_cast = sext i16 %r_V_4_0_11_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_11_1_cast"/></StgValue>
</operation>

<operation id="1605" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1084  %rhs_V_0_11_2 = sext i8 %p_Result_6_0_11_2 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_11_2"/></StgValue>
</operation>

<operation id="1606" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1085  %r_V_4_0_11_2 = mul i16 %rhs_V_0_11_2, %lhs_V_2_0_0_2

]]></Node>
<StgValue><ssdm name="r_V_4_0_11_2"/></StgValue>
</operation>

<operation id="1607" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1086  %tmp_48_0_11_2_cast = sext i16 %r_V_4_0_11_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_11_2_cast"/></StgValue>
</operation>

<operation id="1608" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1090  %tmp_48_0_11_3_cast = sext i16 %r_V_4_0_11_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_11_3_cast"/></StgValue>
</operation>

<operation id="1609" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1092  %rhs_V_0_11_4 = sext i8 %p_Result_6_0_11_4 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_11_4"/></StgValue>
</operation>

<operation id="1610" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1093  %r_V_4_0_11_4 = mul i16 %rhs_V_0_11_4, %lhs_V_2_0_0_4

]]></Node>
<StgValue><ssdm name="r_V_4_0_11_4"/></StgValue>
</operation>

<operation id="1611" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1094  %tmp_48_0_11_4_cast = sext i16 %r_V_4_0_11_4 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_11_4_cast"/></StgValue>
</operation>

<operation id="1612" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1098  %tmp_48_0_11_5_cast = sext i16 %r_V_4_0_11_5 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_11_5_cast"/></StgValue>
</operation>

<operation id="1613" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1100  %rhs_V_0_11_6 = sext i8 %p_Result_6_0_11_6 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_11_6"/></StgValue>
</operation>

<operation id="1614" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1101  %r_V_4_0_11_6 = mul i16 %rhs_V_0_11_6, %lhs_V_2_0_0_6

]]></Node>
<StgValue><ssdm name="r_V_4_0_11_6"/></StgValue>
</operation>

<operation id="1615" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1102  %tmp_48_0_11_6_cast = sext i16 %r_V_4_0_11_6 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_11_6_cast"/></StgValue>
</operation>

<operation id="1616" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1106  %tmp_48_0_11_7_cast = sext i16 %r_V_4_0_11_7 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_11_7_cast"/></StgValue>
</operation>

<operation id="1617" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1108  %rhs_V_0_11_8 = sext i8 %p_Result_6_0_11_8 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_11_8"/></StgValue>
</operation>

<operation id="1618" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1109  %r_V_4_0_11_8 = mul i16 %rhs_V_0_11_8, %lhs_V_2_0_0_8

]]></Node>
<StgValue><ssdm name="r_V_4_0_11_8"/></StgValue>
</operation>

<operation id="1619" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1110  %tmp_48_0_11_8_cast = sext i16 %r_V_4_0_11_8 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_11_8_cast"/></StgValue>
</operation>

<operation id="1620" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1114  %tmp_48_0_11_9_cast = sext i16 %r_V_4_0_11_9 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_11_9_cast"/></StgValue>
</operation>

<operation id="1621" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1116  %rhs_V_0_11_s = sext i8 %p_Result_6_0_11_s to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_11_s"/></StgValue>
</operation>

<operation id="1622" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1117  %r_V_4_0_11_s = mul i16 %rhs_V_0_11_s, %lhs_V_2_0_0_s

]]></Node>
<StgValue><ssdm name="r_V_4_0_11_s"/></StgValue>
</operation>

<operation id="1623" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1118  %tmp_48_0_11_cast = sext i16 %r_V_4_0_11_s to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_11_cast"/></StgValue>
</operation>

<operation id="1624" st_id="70" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1121  %r_V_4_0_11_10 = mul i16 %rhs_V_0_11_10, %lhs_V_2_0_0_10

]]></Node>
<StgValue><ssdm name="r_V_4_0_11_10"/></StgValue>
</operation>

<operation id="1625" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1134  %tmp_48_0_11_13_cast = sext i16 %r_V_4_0_11_13 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_11_13_cast"/></StgValue>
</operation>

<operation id="1626" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1136  %rhs_V_0_11_14 = sext i8 %p_Result_6_0_11_14 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_11_14"/></StgValue>
</operation>

<operation id="1627" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1137  %r_V_4_0_11_14 = mul i16 %rhs_V_0_11_14, %lhs_V_2_0_0_14

]]></Node>
<StgValue><ssdm name="r_V_4_0_11_14"/></StgValue>
</operation>

<operation id="1628" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1138  %tmp_48_0_11_14_cast = sext i16 %r_V_4_0_11_14 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_11_14_cast"/></StgValue>
</operation>

<operation id="1629" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:1140  %tmp169 = add i17 %tmp_48_0_11_1_cast, %tmp_48_0_11_2_cast

]]></Node>
<StgValue><ssdm name="tmp169"/></StgValue>
</operation>

<operation id="1630" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:1143  %tmp171 = add i17 %tmp_48_0_11_3_cast, %tmp_48_0_11_4_cast

]]></Node>
<StgValue><ssdm name="tmp171"/></StgValue>
</operation>

<operation id="1631" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:1145  %tmp172 = add i17 %tmp_48_0_11_5_cast, %tmp_48_0_11_6_cast

]]></Node>
<StgValue><ssdm name="tmp172"/></StgValue>
</operation>

<operation id="1632" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:1150  %tmp175 = add i17 %tmp_48_0_11_7_cast, %tmp_48_0_11_8_cast

]]></Node>
<StgValue><ssdm name="tmp175"/></StgValue>
</operation>

<operation id="1633" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:1152  %tmp176 = add i17 %tmp_48_0_11_9_cast, %tmp_48_0_11_cast

]]></Node>
<StgValue><ssdm name="tmp176"/></StgValue>
</operation>

<operation id="1634" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:1158  %tmp180 = add i17 %tmp_48_0_11_13_cast, %tmp_48_0_11_14_cast

]]></Node>
<StgValue><ssdm name="tmp180"/></StgValue>
</operation>

<operation id="1635" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1176  %tmp_48_0_12_1_cast = sext i16 %r_V_4_0_12_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_12_1_cast"/></StgValue>
</operation>

<operation id="1636" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1178  %rhs_V_0_12_2 = sext i8 %p_Result_6_0_12_2 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_12_2"/></StgValue>
</operation>

<operation id="1637" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1179  %r_V_4_0_12_2 = mul i16 %rhs_V_0_12_2, %lhs_V_2_0_0_2

]]></Node>
<StgValue><ssdm name="r_V_4_0_12_2"/></StgValue>
</operation>

<operation id="1638" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1180  %tmp_48_0_12_2_cast = sext i16 %r_V_4_0_12_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_12_2_cast"/></StgValue>
</operation>

<operation id="1639" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1184  %tmp_48_0_12_3_cast = sext i16 %r_V_4_0_12_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_12_3_cast"/></StgValue>
</operation>

<operation id="1640" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1186  %rhs_V_0_12_4 = sext i8 %p_Result_6_0_12_4 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_12_4"/></StgValue>
</operation>

<operation id="1641" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1187  %r_V_4_0_12_4 = mul i16 %rhs_V_0_12_4, %lhs_V_2_0_0_4

]]></Node>
<StgValue><ssdm name="r_V_4_0_12_4"/></StgValue>
</operation>

<operation id="1642" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1188  %tmp_48_0_12_4_cast = sext i16 %r_V_4_0_12_4 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_12_4_cast"/></StgValue>
</operation>

<operation id="1643" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1192  %tmp_48_0_12_5_cast = sext i16 %r_V_4_0_12_5 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_12_5_cast"/></StgValue>
</operation>

<operation id="1644" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1194  %rhs_V_0_12_6 = sext i8 %p_Result_6_0_12_6 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_12_6"/></StgValue>
</operation>

<operation id="1645" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1195  %r_V_4_0_12_6 = mul i16 %rhs_V_0_12_6, %lhs_V_2_0_0_6

]]></Node>
<StgValue><ssdm name="r_V_4_0_12_6"/></StgValue>
</operation>

<operation id="1646" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1196  %tmp_48_0_12_6_cast = sext i16 %r_V_4_0_12_6 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_12_6_cast"/></StgValue>
</operation>

<operation id="1647" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1200  %tmp_48_0_12_7_cast = sext i16 %r_V_4_0_12_7 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_12_7_cast"/></StgValue>
</operation>

<operation id="1648" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1202  %rhs_V_0_12_8 = sext i8 %p_Result_6_0_12_8 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_12_8"/></StgValue>
</operation>

<operation id="1649" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1203  %r_V_4_0_12_8 = mul i16 %rhs_V_0_12_8, %lhs_V_2_0_0_8

]]></Node>
<StgValue><ssdm name="r_V_4_0_12_8"/></StgValue>
</operation>

<operation id="1650" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1204  %tmp_48_0_12_8_cast = sext i16 %r_V_4_0_12_8 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_12_8_cast"/></StgValue>
</operation>

<operation id="1651" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1208  %tmp_48_0_12_9_cast = sext i16 %r_V_4_0_12_9 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_12_9_cast"/></StgValue>
</operation>

<operation id="1652" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1210  %rhs_V_0_12_s = sext i8 %p_Result_6_0_12_s to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_12_s"/></StgValue>
</operation>

<operation id="1653" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1211  %r_V_4_0_12_s = mul i16 %rhs_V_0_12_s, %lhs_V_2_0_0_s

]]></Node>
<StgValue><ssdm name="r_V_4_0_12_s"/></StgValue>
</operation>

<operation id="1654" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1212  %tmp_48_0_12_cast = sext i16 %r_V_4_0_12_s to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_12_cast"/></StgValue>
</operation>

<operation id="1655" st_id="70" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1215  %r_V_4_0_12_10 = mul i16 %rhs_V_0_12_10, %lhs_V_2_0_0_10

]]></Node>
<StgValue><ssdm name="r_V_4_0_12_10"/></StgValue>
</operation>

<operation id="1656" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1228  %tmp_48_0_12_13_cast = sext i16 %r_V_4_0_12_13 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_12_13_cast"/></StgValue>
</operation>

<operation id="1657" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1230  %rhs_V_0_12_14 = sext i8 %p_Result_6_0_12_14 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_12_14"/></StgValue>
</operation>

<operation id="1658" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1231  %r_V_4_0_12_14 = mul i16 %rhs_V_0_12_14, %lhs_V_2_0_0_14

]]></Node>
<StgValue><ssdm name="r_V_4_0_12_14"/></StgValue>
</operation>

<operation id="1659" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1232  %tmp_48_0_12_14_cast = sext i16 %r_V_4_0_12_14 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_12_14_cast"/></StgValue>
</operation>

<operation id="1660" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:1234  %tmp184 = add i17 %tmp_48_0_12_1_cast, %tmp_48_0_12_2_cast

]]></Node>
<StgValue><ssdm name="tmp184"/></StgValue>
</operation>

<operation id="1661" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:1237  %tmp186 = add i17 %tmp_48_0_12_3_cast, %tmp_48_0_12_4_cast

]]></Node>
<StgValue><ssdm name="tmp186"/></StgValue>
</operation>

<operation id="1662" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:1239  %tmp187 = add i17 %tmp_48_0_12_5_cast, %tmp_48_0_12_6_cast

]]></Node>
<StgValue><ssdm name="tmp187"/></StgValue>
</operation>

<operation id="1663" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:1244  %tmp190 = add i17 %tmp_48_0_12_7_cast, %tmp_48_0_12_8_cast

]]></Node>
<StgValue><ssdm name="tmp190"/></StgValue>
</operation>

<operation id="1664" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:1246  %tmp191 = add i17 %tmp_48_0_12_9_cast, %tmp_48_0_12_cast

]]></Node>
<StgValue><ssdm name="tmp191"/></StgValue>
</operation>

<operation id="1665" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:1252  %tmp195 = add i17 %tmp_48_0_12_13_cast, %tmp_48_0_12_14_cast

]]></Node>
<StgValue><ssdm name="tmp195"/></StgValue>
</operation>

<operation id="1666" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1270  %tmp_48_0_13_1_cast = sext i16 %r_V_4_0_13_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_13_1_cast"/></StgValue>
</operation>

<operation id="1667" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1272  %rhs_V_0_13_2 = sext i8 %p_Result_6_0_13_2 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_13_2"/></StgValue>
</operation>

<operation id="1668" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1273  %r_V_4_0_13_2 = mul i16 %rhs_V_0_13_2, %lhs_V_2_0_0_2

]]></Node>
<StgValue><ssdm name="r_V_4_0_13_2"/></StgValue>
</operation>

<operation id="1669" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1274  %tmp_48_0_13_2_cast = sext i16 %r_V_4_0_13_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_13_2_cast"/></StgValue>
</operation>

<operation id="1670" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1278  %tmp_48_0_13_3_cast = sext i16 %r_V_4_0_13_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_13_3_cast"/></StgValue>
</operation>

<operation id="1671" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1280  %rhs_V_0_13_4 = sext i8 %p_Result_6_0_13_4 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_13_4"/></StgValue>
</operation>

<operation id="1672" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1281  %r_V_4_0_13_4 = mul i16 %rhs_V_0_13_4, %lhs_V_2_0_0_4

]]></Node>
<StgValue><ssdm name="r_V_4_0_13_4"/></StgValue>
</operation>

<operation id="1673" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1282  %tmp_48_0_13_4_cast = sext i16 %r_V_4_0_13_4 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_13_4_cast"/></StgValue>
</operation>

<operation id="1674" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1286  %tmp_48_0_13_5_cast = sext i16 %r_V_4_0_13_5 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_13_5_cast"/></StgValue>
</operation>

<operation id="1675" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1288  %rhs_V_0_13_6 = sext i8 %p_Result_6_0_13_6 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_13_6"/></StgValue>
</operation>

<operation id="1676" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1289  %r_V_4_0_13_6 = mul i16 %rhs_V_0_13_6, %lhs_V_2_0_0_6

]]></Node>
<StgValue><ssdm name="r_V_4_0_13_6"/></StgValue>
</operation>

<operation id="1677" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1290  %tmp_48_0_13_6_cast = sext i16 %r_V_4_0_13_6 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_13_6_cast"/></StgValue>
</operation>

<operation id="1678" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1294  %tmp_48_0_13_7_cast = sext i16 %r_V_4_0_13_7 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_13_7_cast"/></StgValue>
</operation>

<operation id="1679" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1296  %rhs_V_0_13_8 = sext i8 %p_Result_6_0_13_8 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_13_8"/></StgValue>
</operation>

<operation id="1680" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1297  %r_V_4_0_13_8 = mul i16 %rhs_V_0_13_8, %lhs_V_2_0_0_8

]]></Node>
<StgValue><ssdm name="r_V_4_0_13_8"/></StgValue>
</operation>

<operation id="1681" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1298  %tmp_48_0_13_8_cast = sext i16 %r_V_4_0_13_8 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_13_8_cast"/></StgValue>
</operation>

<operation id="1682" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1302  %tmp_48_0_13_9_cast = sext i16 %r_V_4_0_13_9 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_13_9_cast"/></StgValue>
</operation>

<operation id="1683" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1304  %rhs_V_0_13_s = sext i8 %p_Result_6_0_13_s to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_13_s"/></StgValue>
</operation>

<operation id="1684" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1305  %r_V_4_0_13_s = mul i16 %rhs_V_0_13_s, %lhs_V_2_0_0_s

]]></Node>
<StgValue><ssdm name="r_V_4_0_13_s"/></StgValue>
</operation>

<operation id="1685" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1306  %tmp_48_0_13_cast = sext i16 %r_V_4_0_13_s to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_13_cast"/></StgValue>
</operation>

<operation id="1686" st_id="70" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1309  %r_V_4_0_13_10 = mul i16 %rhs_V_0_13_10, %lhs_V_2_0_0_10

]]></Node>
<StgValue><ssdm name="r_V_4_0_13_10"/></StgValue>
</operation>

<operation id="1687" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1322  %tmp_48_0_13_13_cast = sext i16 %r_V_4_0_13_13 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_13_13_cast"/></StgValue>
</operation>

<operation id="1688" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1324  %rhs_V_0_13_14 = sext i8 %p_Result_6_0_13_14 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_13_14"/></StgValue>
</operation>

<operation id="1689" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1325  %r_V_4_0_13_14 = mul i16 %rhs_V_0_13_14, %lhs_V_2_0_0_14

]]></Node>
<StgValue><ssdm name="r_V_4_0_13_14"/></StgValue>
</operation>

<operation id="1690" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1326  %tmp_48_0_13_14_cast = sext i16 %r_V_4_0_13_14 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_13_14_cast"/></StgValue>
</operation>

<operation id="1691" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:1328  %tmp199 = add i17 %tmp_48_0_13_1_cast, %tmp_48_0_13_2_cast

]]></Node>
<StgValue><ssdm name="tmp199"/></StgValue>
</operation>

<operation id="1692" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:1331  %tmp201 = add i17 %tmp_48_0_13_3_cast, %tmp_48_0_13_4_cast

]]></Node>
<StgValue><ssdm name="tmp201"/></StgValue>
</operation>

<operation id="1693" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:1333  %tmp202 = add i17 %tmp_48_0_13_5_cast, %tmp_48_0_13_6_cast

]]></Node>
<StgValue><ssdm name="tmp202"/></StgValue>
</operation>

<operation id="1694" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:1338  %tmp205 = add i17 %tmp_48_0_13_7_cast, %tmp_48_0_13_8_cast

]]></Node>
<StgValue><ssdm name="tmp205"/></StgValue>
</operation>

<operation id="1695" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:1340  %tmp206 = add i17 %tmp_48_0_13_9_cast, %tmp_48_0_13_cast

]]></Node>
<StgValue><ssdm name="tmp206"/></StgValue>
</operation>

<operation id="1696" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:1346  %tmp210 = add i17 %tmp_48_0_13_13_cast, %tmp_48_0_13_14_cast

]]></Node>
<StgValue><ssdm name="tmp210"/></StgValue>
</operation>

<operation id="1697" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1364  %tmp_48_0_14_1_cast = sext i16 %r_V_4_0_14_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_14_1_cast"/></StgValue>
</operation>

<operation id="1698" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1366  %rhs_V_0_14_2 = sext i8 %p_Result_6_0_14_2 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_14_2"/></StgValue>
</operation>

<operation id="1699" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1367  %r_V_4_0_14_2 = mul i16 %rhs_V_0_14_2, %lhs_V_2_0_0_2

]]></Node>
<StgValue><ssdm name="r_V_4_0_14_2"/></StgValue>
</operation>

<operation id="1700" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1368  %tmp_48_0_14_2_cast = sext i16 %r_V_4_0_14_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_14_2_cast"/></StgValue>
</operation>

<operation id="1701" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1372  %tmp_48_0_14_3_cast = sext i16 %r_V_4_0_14_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_14_3_cast"/></StgValue>
</operation>

<operation id="1702" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1374  %rhs_V_0_14_4 = sext i8 %p_Result_6_0_14_4 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_14_4"/></StgValue>
</operation>

<operation id="1703" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1375  %r_V_4_0_14_4 = mul i16 %rhs_V_0_14_4, %lhs_V_2_0_0_4

]]></Node>
<StgValue><ssdm name="r_V_4_0_14_4"/></StgValue>
</operation>

<operation id="1704" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1376  %tmp_48_0_14_4_cast = sext i16 %r_V_4_0_14_4 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_14_4_cast"/></StgValue>
</operation>

<operation id="1705" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1380  %tmp_48_0_14_5_cast = sext i16 %r_V_4_0_14_5 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_14_5_cast"/></StgValue>
</operation>

<operation id="1706" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1382  %rhs_V_0_14_6 = sext i8 %p_Result_6_0_14_6 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_14_6"/></StgValue>
</operation>

<operation id="1707" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1383  %r_V_4_0_14_6 = mul i16 %rhs_V_0_14_6, %lhs_V_2_0_0_6

]]></Node>
<StgValue><ssdm name="r_V_4_0_14_6"/></StgValue>
</operation>

<operation id="1708" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1384  %tmp_48_0_14_6_cast = sext i16 %r_V_4_0_14_6 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_14_6_cast"/></StgValue>
</operation>

<operation id="1709" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1388  %tmp_48_0_14_7_cast = sext i16 %r_V_4_0_14_7 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_14_7_cast"/></StgValue>
</operation>

<operation id="1710" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1390  %rhs_V_0_14_8 = sext i8 %p_Result_6_0_14_8 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_14_8"/></StgValue>
</operation>

<operation id="1711" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1391  %r_V_4_0_14_8 = mul i16 %rhs_V_0_14_8, %lhs_V_2_0_0_8

]]></Node>
<StgValue><ssdm name="r_V_4_0_14_8"/></StgValue>
</operation>

<operation id="1712" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1392  %tmp_48_0_14_8_cast = sext i16 %r_V_4_0_14_8 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_14_8_cast"/></StgValue>
</operation>

<operation id="1713" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1396  %tmp_48_0_14_9_cast = sext i16 %r_V_4_0_14_9 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_14_9_cast"/></StgValue>
</operation>

<operation id="1714" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1398  %rhs_V_0_14_s = sext i8 %p_Result_6_0_14_s to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_14_s"/></StgValue>
</operation>

<operation id="1715" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1399  %r_V_4_0_14_s = mul i16 %rhs_V_0_14_s, %lhs_V_2_0_0_s

]]></Node>
<StgValue><ssdm name="r_V_4_0_14_s"/></StgValue>
</operation>

<operation id="1716" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1400  %tmp_48_0_14_cast = sext i16 %r_V_4_0_14_s to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_14_cast"/></StgValue>
</operation>

<operation id="1717" st_id="70" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1403  %r_V_4_0_14_10 = mul i16 %rhs_V_0_14_10, %lhs_V_2_0_0_10

]]></Node>
<StgValue><ssdm name="r_V_4_0_14_10"/></StgValue>
</operation>

<operation id="1718" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1416  %tmp_48_0_14_13_cast = sext i16 %r_V_4_0_14_13 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_14_13_cast"/></StgValue>
</operation>

<operation id="1719" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1418  %rhs_V_0_14_14 = sext i8 %p_Result_6_0_14_14 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_14_14"/></StgValue>
</operation>

<operation id="1720" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1419  %r_V_4_0_14_14 = mul i16 %rhs_V_0_14_14, %lhs_V_2_0_0_14

]]></Node>
<StgValue><ssdm name="r_V_4_0_14_14"/></StgValue>
</operation>

<operation id="1721" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1420  %tmp_48_0_14_14_cast = sext i16 %r_V_4_0_14_14 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_14_14_cast"/></StgValue>
</operation>

<operation id="1722" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:1422  %tmp214 = add i17 %tmp_48_0_14_1_cast, %tmp_48_0_14_2_cast

]]></Node>
<StgValue><ssdm name="tmp214"/></StgValue>
</operation>

<operation id="1723" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:1425  %tmp216 = add i17 %tmp_48_0_14_3_cast, %tmp_48_0_14_4_cast

]]></Node>
<StgValue><ssdm name="tmp216"/></StgValue>
</operation>

<operation id="1724" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:1427  %tmp217 = add i17 %tmp_48_0_14_5_cast, %tmp_48_0_14_6_cast

]]></Node>
<StgValue><ssdm name="tmp217"/></StgValue>
</operation>

<operation id="1725" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:1432  %tmp220 = add i17 %tmp_48_0_14_7_cast, %tmp_48_0_14_8_cast

]]></Node>
<StgValue><ssdm name="tmp220"/></StgValue>
</operation>

<operation id="1726" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:1434  %tmp221 = add i17 %tmp_48_0_14_9_cast, %tmp_48_0_14_cast

]]></Node>
<StgValue><ssdm name="tmp221"/></StgValue>
</operation>

<operation id="1727" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:1440  %tmp225 = add i17 %tmp_48_0_14_13_cast, %tmp_48_0_14_14_cast

]]></Node>
<StgValue><ssdm name="tmp225"/></StgValue>
</operation>

<operation id="1728" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1458  %tmp_48_0_15_1_cast = sext i16 %r_V_4_0_15_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_15_1_cast"/></StgValue>
</operation>

<operation id="1729" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1460  %rhs_V_0_15_2 = sext i8 %p_Result_6_0_15_2 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_15_2"/></StgValue>
</operation>

<operation id="1730" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1461  %r_V_4_0_15_2 = mul i16 %rhs_V_0_15_2, %lhs_V_2_0_0_2

]]></Node>
<StgValue><ssdm name="r_V_4_0_15_2"/></StgValue>
</operation>

<operation id="1731" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1462  %tmp_48_0_15_2_cast = sext i16 %r_V_4_0_15_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_15_2_cast"/></StgValue>
</operation>

<operation id="1732" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1466  %tmp_48_0_15_3_cast = sext i16 %r_V_4_0_15_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_15_3_cast"/></StgValue>
</operation>

<operation id="1733" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1468  %rhs_V_0_15_4 = sext i8 %p_Result_6_0_15_4 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_15_4"/></StgValue>
</operation>

<operation id="1734" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1469  %r_V_4_0_15_4 = mul i16 %rhs_V_0_15_4, %lhs_V_2_0_0_4

]]></Node>
<StgValue><ssdm name="r_V_4_0_15_4"/></StgValue>
</operation>

<operation id="1735" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1470  %tmp_48_0_15_4_cast = sext i16 %r_V_4_0_15_4 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_15_4_cast"/></StgValue>
</operation>

<operation id="1736" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1828" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1474  %tmp_48_0_15_5_cast = sext i16 %r_V_4_0_15_5 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_15_5_cast"/></StgValue>
</operation>

<operation id="1737" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1476  %rhs_V_0_15_6 = sext i8 %p_Result_6_0_15_6 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_15_6"/></StgValue>
</operation>

<operation id="1738" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1477  %r_V_4_0_15_6 = mul i16 %rhs_V_0_15_6, %lhs_V_2_0_0_6

]]></Node>
<StgValue><ssdm name="r_V_4_0_15_6"/></StgValue>
</operation>

<operation id="1739" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1478  %tmp_48_0_15_6_cast = sext i16 %r_V_4_0_15_6 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_15_6_cast"/></StgValue>
</operation>

<operation id="1740" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1482  %tmp_48_0_15_7_cast = sext i16 %r_V_4_0_15_7 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_15_7_cast"/></StgValue>
</operation>

<operation id="1741" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1484  %rhs_V_0_15_8 = sext i8 %p_Result_6_0_15_8 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_15_8"/></StgValue>
</operation>

<operation id="1742" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1485  %r_V_4_0_15_8 = mul i16 %rhs_V_0_15_8, %lhs_V_2_0_0_8

]]></Node>
<StgValue><ssdm name="r_V_4_0_15_8"/></StgValue>
</operation>

<operation id="1743" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1840" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1486  %tmp_48_0_15_8_cast = sext i16 %r_V_4_0_15_8 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_15_8_cast"/></StgValue>
</operation>

<operation id="1744" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1844" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1490  %tmp_48_0_15_9_cast = sext i16 %r_V_4_0_15_9 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_15_9_cast"/></StgValue>
</operation>

<operation id="1745" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1492  %rhs_V_0_15_s = sext i8 %p_Result_6_0_15_s to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_15_s"/></StgValue>
</operation>

<operation id="1746" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1493  %r_V_4_0_15_s = mul i16 %rhs_V_0_15_s, %lhs_V_2_0_0_s

]]></Node>
<StgValue><ssdm name="r_V_4_0_15_s"/></StgValue>
</operation>

<operation id="1747" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1494  %tmp_48_0_15_cast = sext i16 %r_V_4_0_15_s to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_15_cast"/></StgValue>
</operation>

<operation id="1748" st_id="70" stage="1" lat="3">
<core>Mul3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1497  %r_V_4_0_15_10 = mul i16 %rhs_V_0_15_10, %lhs_V_2_0_0_10

]]></Node>
<StgValue><ssdm name="r_V_4_0_15_10"/></StgValue>
</operation>

<operation id="1749" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1864" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1510  %tmp_48_0_15_13_cast = sext i16 %r_V_4_0_15_13 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_15_13_cast"/></StgValue>
</operation>

<operation id="1750" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1512  %rhs_V_0_15_14 = sext i8 %p_Result_6_0_15_14 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_15_14"/></StgValue>
</operation>

<operation id="1751" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1513  %r_V_4_0_15_14 = mul i16 %rhs_V_0_15_14, %lhs_V_2_0_0_14

]]></Node>
<StgValue><ssdm name="r_V_4_0_15_14"/></StgValue>
</operation>

<operation id="1752" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1514  %tmp_48_0_15_14_cast = sext i16 %r_V_4_0_15_14 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_15_14_cast"/></StgValue>
</operation>

<operation id="1753" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:1516  %tmp229 = add i17 %tmp_48_0_15_1_cast, %tmp_48_0_15_2_cast

]]></Node>
<StgValue><ssdm name="tmp229"/></StgValue>
</operation>

<operation id="1754" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:1519  %tmp231 = add i17 %tmp_48_0_15_3_cast, %tmp_48_0_15_4_cast

]]></Node>
<StgValue><ssdm name="tmp231"/></StgValue>
</operation>

<operation id="1755" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:1521  %tmp232 = add i17 %tmp_48_0_15_5_cast, %tmp_48_0_15_6_cast

]]></Node>
<StgValue><ssdm name="tmp232"/></StgValue>
</operation>

<operation id="1756" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1880" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:1526  %tmp235 = add i17 %tmp_48_0_15_7_cast, %tmp_48_0_15_8_cast

]]></Node>
<StgValue><ssdm name="tmp235"/></StgValue>
</operation>

<operation id="1757" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:1528  %tmp236 = add i17 %tmp_48_0_15_9_cast, %tmp_48_0_15_cast

]]></Node>
<StgValue><ssdm name="tmp236"/></StgValue>
</operation>

<operation id="1758" st_id="70" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1888" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:1534  %tmp240 = add i17 %tmp_48_0_15_13_cast, %tmp_48_0_15_14_cast

]]></Node>
<StgValue><ssdm name="tmp240"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1759" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:80  %tmp_48_0_0_10_cast = sext i16 %r_V_4_0_0_10 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_0_10_cast"/></StgValue>
</operation>

<operation id="1760" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:83  %lhs_V_2_0_0_11 = sext i8 %p_Result_5_0_0_11 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_2_0_0_11"/></StgValue>
</operation>

<operation id="1761" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:84  %rhs_V_0_0_11 = sext i8 %p_Result_6_0_0_11 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_0_11"/></StgValue>
</operation>

<operation id="1762" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:85  %r_V_4_0_0_11 = mul i16 %rhs_V_0_0_11, %lhs_V_2_0_0_11

]]></Node>
<StgValue><ssdm name="r_V_4_0_0_11"/></StgValue>
</operation>

<operation id="1763" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:86  %tmp_48_0_0_11_cast = sext i16 %r_V_4_0_0_11 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_0_11_cast"/></StgValue>
</operation>

<operation id="1764" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:89  %lhs_V_2_0_0_12 = sext i8 %p_Result_5_0_0_12 to i16

]]></Node>
<StgValue><ssdm name="lhs_V_2_0_0_12"/></StgValue>
</operation>

<operation id="1765" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:90  %rhs_V_0_0_12 = sext i8 %p_Result_6_0_0_12 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_0_12"/></StgValue>
</operation>

<operation id="1766" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:91  %r_V_4_0_0_12 = mul i16 %rhs_V_0_0_12, %lhs_V_2_0_0_12

]]></Node>
<StgValue><ssdm name="r_V_4_0_0_12"/></StgValue>
</operation>

<operation id="1767" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:92  %tmp_48_0_0_12_cast = sext i16 %r_V_4_0_0_12 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_0_12_cast"/></StgValue>
</operation>

<operation id="1768" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="17">
<![CDATA[
.preheader802.preheader:107  %tmp4_cast = sext i17 %tmp4 to i32

]]></Node>
<StgValue><ssdm name="tmp4_cast"/></StgValue>
</operation>

<operation id="1769" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader802.preheader:108  %tmp2 = add i32 %tmp4_cast, %tmp3

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="1770" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:110  %tmp6_cast = sext i17 %tmp6 to i18

]]></Node>
<StgValue><ssdm name="tmp6_cast"/></StgValue>
</operation>

<operation id="1771" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:112  %tmp7_cast = sext i17 %tmp7 to i18

]]></Node>
<StgValue><ssdm name="tmp7_cast"/></StgValue>
</operation>

<operation id="1772" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader802.preheader:113  %tmp5 = add i18 %tmp7_cast, %tmp6_cast

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="1773" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:117  %tmp10_cast = sext i17 %tmp10 to i18

]]></Node>
<StgValue><ssdm name="tmp10_cast"/></StgValue>
</operation>

<operation id="1774" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:119  %tmp11_cast = sext i17 %tmp11 to i18

]]></Node>
<StgValue><ssdm name="tmp11_cast"/></StgValue>
</operation>

<operation id="1775" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader802.preheader:120  %tmp9 = add i18 %tmp11_cast, %tmp10_cast

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="1776" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:122  %tmp13 = add i17 %tmp_48_0_0_10_cast, %tmp_48_0_0_11_cast

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="1777" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:125  %tmp14 = add i17 %tmp15, %tmp_48_0_0_12_cast

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="1778" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:182  %tmp_48_0_1_10_cast = sext i16 %r_V_4_0_1_10 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_1_10_cast"/></StgValue>
</operation>

<operation id="1779" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:184  %rhs_V_0_1_11 = sext i8 %p_Result_6_0_1_11 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_1_11"/></StgValue>
</operation>

<operation id="1780" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:185  %r_V_4_0_1_11 = mul i16 %rhs_V_0_1_11, %lhs_V_2_0_0_11

]]></Node>
<StgValue><ssdm name="r_V_4_0_1_11"/></StgValue>
</operation>

<operation id="1781" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:186  %tmp_48_0_1_11_cast = sext i16 %r_V_4_0_1_11 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_1_11_cast"/></StgValue>
</operation>

<operation id="1782" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:188  %rhs_V_0_1_12 = sext i8 %p_Result_6_0_1_12 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_1_12"/></StgValue>
</operation>

<operation id="1783" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:189  %r_V_4_0_1_12 = mul i16 %rhs_V_0_1_12, %lhs_V_2_0_0_12

]]></Node>
<StgValue><ssdm name="r_V_4_0_1_12"/></StgValue>
</operation>

<operation id="1784" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:190  %tmp_48_0_1_12_cast = sext i16 %r_V_4_0_1_12 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_1_12_cast"/></StgValue>
</operation>

<operation id="1785" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="17">
<![CDATA[
.preheader802.preheader:201  %tmp19_cast = sext i17 %tmp19 to i32

]]></Node>
<StgValue><ssdm name="tmp19_cast"/></StgValue>
</operation>

<operation id="1786" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader802.preheader:202  %tmp17 = add i32 %tmp19_cast, %tmp18

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="1787" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:204  %tmp21_cast = sext i17 %tmp21 to i18

]]></Node>
<StgValue><ssdm name="tmp21_cast"/></StgValue>
</operation>

<operation id="1788" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:206  %tmp22_cast = sext i17 %tmp22 to i18

]]></Node>
<StgValue><ssdm name="tmp22_cast"/></StgValue>
</operation>

<operation id="1789" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader802.preheader:207  %tmp20 = add i18 %tmp22_cast, %tmp21_cast

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="1790" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:211  %tmp25_cast = sext i17 %tmp25 to i18

]]></Node>
<StgValue><ssdm name="tmp25_cast"/></StgValue>
</operation>

<operation id="1791" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:213  %tmp26_cast = sext i17 %tmp26 to i18

]]></Node>
<StgValue><ssdm name="tmp26_cast"/></StgValue>
</operation>

<operation id="1792" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader802.preheader:214  %tmp24 = add i18 %tmp26_cast, %tmp25_cast

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="1793" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:216  %tmp28 = add i17 %tmp_48_0_1_10_cast, %tmp_48_0_1_11_cast

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="1794" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:219  %tmp29 = add i17 %tmp30, %tmp_48_0_1_12_cast

]]></Node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>

<operation id="1795" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:276  %tmp_48_0_2_10_cast = sext i16 %r_V_4_0_2_10 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_2_10_cast"/></StgValue>
</operation>

<operation id="1796" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:278  %rhs_V_0_2_11 = sext i8 %p_Result_6_0_2_11 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_2_11"/></StgValue>
</operation>

<operation id="1797" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:279  %r_V_4_0_2_11 = mul i16 %rhs_V_0_2_11, %lhs_V_2_0_0_11

]]></Node>
<StgValue><ssdm name="r_V_4_0_2_11"/></StgValue>
</operation>

<operation id="1798" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:280  %tmp_48_0_2_11_cast = sext i16 %r_V_4_0_2_11 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_2_11_cast"/></StgValue>
</operation>

<operation id="1799" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:282  %rhs_V_0_2_12 = sext i8 %p_Result_6_0_2_12 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_2_12"/></StgValue>
</operation>

<operation id="1800" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:283  %r_V_4_0_2_12 = mul i16 %rhs_V_0_2_12, %lhs_V_2_0_0_12

]]></Node>
<StgValue><ssdm name="r_V_4_0_2_12"/></StgValue>
</operation>

<operation id="1801" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:284  %tmp_48_0_2_12_cast = sext i16 %r_V_4_0_2_12 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_2_12_cast"/></StgValue>
</operation>

<operation id="1802" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="17">
<![CDATA[
.preheader802.preheader:295  %tmp34_cast = sext i17 %tmp34 to i32

]]></Node>
<StgValue><ssdm name="tmp34_cast"/></StgValue>
</operation>

<operation id="1803" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader802.preheader:296  %tmp32 = add i32 %tmp34_cast, %tmp33

]]></Node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="1804" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:298  %tmp36_cast = sext i17 %tmp36 to i18

]]></Node>
<StgValue><ssdm name="tmp36_cast"/></StgValue>
</operation>

<operation id="1805" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:300  %tmp37_cast = sext i17 %tmp37 to i18

]]></Node>
<StgValue><ssdm name="tmp37_cast"/></StgValue>
</operation>

<operation id="1806" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader802.preheader:301  %tmp35 = add i18 %tmp37_cast, %tmp36_cast

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="1807" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:305  %tmp40_cast = sext i17 %tmp40 to i18

]]></Node>
<StgValue><ssdm name="tmp40_cast"/></StgValue>
</operation>

<operation id="1808" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:307  %tmp41_cast = sext i17 %tmp41 to i18

]]></Node>
<StgValue><ssdm name="tmp41_cast"/></StgValue>
</operation>

<operation id="1809" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader802.preheader:308  %tmp39 = add i18 %tmp41_cast, %tmp40_cast

]]></Node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>

<operation id="1810" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:310  %tmp43 = add i17 %tmp_48_0_2_10_cast, %tmp_48_0_2_11_cast

]]></Node>
<StgValue><ssdm name="tmp43"/></StgValue>
</operation>

<operation id="1811" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:313  %tmp44 = add i17 %tmp45, %tmp_48_0_2_12_cast

]]></Node>
<StgValue><ssdm name="tmp44"/></StgValue>
</operation>

<operation id="1812" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:370  %tmp_48_0_3_10_cast = sext i16 %r_V_4_0_3_10 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_3_10_cast"/></StgValue>
</operation>

<operation id="1813" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:372  %rhs_V_0_3_11 = sext i8 %p_Result_6_0_3_11 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_3_11"/></StgValue>
</operation>

<operation id="1814" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:373  %r_V_4_0_3_11 = mul i16 %rhs_V_0_3_11, %lhs_V_2_0_0_11

]]></Node>
<StgValue><ssdm name="r_V_4_0_3_11"/></StgValue>
</operation>

<operation id="1815" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:374  %tmp_48_0_3_11_cast = sext i16 %r_V_4_0_3_11 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_3_11_cast"/></StgValue>
</operation>

<operation id="1816" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:376  %rhs_V_0_3_12 = sext i8 %p_Result_6_0_3_12 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_3_12"/></StgValue>
</operation>

<operation id="1817" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:377  %r_V_4_0_3_12 = mul i16 %rhs_V_0_3_12, %lhs_V_2_0_0_12

]]></Node>
<StgValue><ssdm name="r_V_4_0_3_12"/></StgValue>
</operation>

<operation id="1818" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:378  %tmp_48_0_3_12_cast = sext i16 %r_V_4_0_3_12 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_3_12_cast"/></StgValue>
</operation>

<operation id="1819" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="17">
<![CDATA[
.preheader802.preheader:389  %tmp49_cast = sext i17 %tmp49 to i32

]]></Node>
<StgValue><ssdm name="tmp49_cast"/></StgValue>
</operation>

<operation id="1820" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader802.preheader:390  %tmp47 = add i32 %tmp49_cast, %tmp48

]]></Node>
<StgValue><ssdm name="tmp47"/></StgValue>
</operation>

<operation id="1821" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:392  %tmp51_cast = sext i17 %tmp51 to i18

]]></Node>
<StgValue><ssdm name="tmp51_cast"/></StgValue>
</operation>

<operation id="1822" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:394  %tmp52_cast = sext i17 %tmp52 to i18

]]></Node>
<StgValue><ssdm name="tmp52_cast"/></StgValue>
</operation>

<operation id="1823" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader802.preheader:395  %tmp50 = add i18 %tmp52_cast, %tmp51_cast

]]></Node>
<StgValue><ssdm name="tmp50"/></StgValue>
</operation>

<operation id="1824" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:399  %tmp55_cast = sext i17 %tmp55 to i18

]]></Node>
<StgValue><ssdm name="tmp55_cast"/></StgValue>
</operation>

<operation id="1825" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:401  %tmp56_cast = sext i17 %tmp56 to i18

]]></Node>
<StgValue><ssdm name="tmp56_cast"/></StgValue>
</operation>

<operation id="1826" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader802.preheader:402  %tmp54 = add i18 %tmp56_cast, %tmp55_cast

]]></Node>
<StgValue><ssdm name="tmp54"/></StgValue>
</operation>

<operation id="1827" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:404  %tmp58 = add i17 %tmp_48_0_3_10_cast, %tmp_48_0_3_11_cast

]]></Node>
<StgValue><ssdm name="tmp58"/></StgValue>
</operation>

<operation id="1828" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:407  %tmp59 = add i17 %tmp60, %tmp_48_0_3_12_cast

]]></Node>
<StgValue><ssdm name="tmp59"/></StgValue>
</operation>

<operation id="1829" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:464  %tmp_48_0_4_10_cast = sext i16 %r_V_4_0_4_10 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_4_10_cast"/></StgValue>
</operation>

<operation id="1830" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:466  %rhs_V_0_4_11 = sext i8 %p_Result_6_0_4_11 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_4_11"/></StgValue>
</operation>

<operation id="1831" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:467  %r_V_4_0_4_11 = mul i16 %rhs_V_0_4_11, %lhs_V_2_0_0_11

]]></Node>
<StgValue><ssdm name="r_V_4_0_4_11"/></StgValue>
</operation>

<operation id="1832" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:468  %tmp_48_0_4_11_cast = sext i16 %r_V_4_0_4_11 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_4_11_cast"/></StgValue>
</operation>

<operation id="1833" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:470  %rhs_V_0_4_12 = sext i8 %p_Result_6_0_4_12 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_4_12"/></StgValue>
</operation>

<operation id="1834" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:471  %r_V_4_0_4_12 = mul i16 %rhs_V_0_4_12, %lhs_V_2_0_0_12

]]></Node>
<StgValue><ssdm name="r_V_4_0_4_12"/></StgValue>
</operation>

<operation id="1835" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:472  %tmp_48_0_4_12_cast = sext i16 %r_V_4_0_4_12 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_4_12_cast"/></StgValue>
</operation>

<operation id="1836" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="17">
<![CDATA[
.preheader802.preheader:483  %tmp64_cast = sext i17 %tmp64 to i32

]]></Node>
<StgValue><ssdm name="tmp64_cast"/></StgValue>
</operation>

<operation id="1837" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader802.preheader:484  %tmp62 = add i32 %tmp64_cast, %tmp63

]]></Node>
<StgValue><ssdm name="tmp62"/></StgValue>
</operation>

<operation id="1838" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:486  %tmp66_cast = sext i17 %tmp66 to i18

]]></Node>
<StgValue><ssdm name="tmp66_cast"/></StgValue>
</operation>

<operation id="1839" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:488  %tmp67_cast = sext i17 %tmp67 to i18

]]></Node>
<StgValue><ssdm name="tmp67_cast"/></StgValue>
</operation>

<operation id="1840" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader802.preheader:489  %tmp65 = add i18 %tmp67_cast, %tmp66_cast

]]></Node>
<StgValue><ssdm name="tmp65"/></StgValue>
</operation>

<operation id="1841" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:493  %tmp70_cast = sext i17 %tmp70 to i18

]]></Node>
<StgValue><ssdm name="tmp70_cast"/></StgValue>
</operation>

<operation id="1842" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:495  %tmp71_cast = sext i17 %tmp71 to i18

]]></Node>
<StgValue><ssdm name="tmp71_cast"/></StgValue>
</operation>

<operation id="1843" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader802.preheader:496  %tmp69 = add i18 %tmp71_cast, %tmp70_cast

]]></Node>
<StgValue><ssdm name="tmp69"/></StgValue>
</operation>

<operation id="1844" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:498  %tmp73 = add i17 %tmp_48_0_4_10_cast, %tmp_48_0_4_11_cast

]]></Node>
<StgValue><ssdm name="tmp73"/></StgValue>
</operation>

<operation id="1845" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:501  %tmp74 = add i17 %tmp75, %tmp_48_0_4_12_cast

]]></Node>
<StgValue><ssdm name="tmp74"/></StgValue>
</operation>

<operation id="1846" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:558  %tmp_48_0_5_10_cast = sext i16 %r_V_4_0_5_10 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_5_10_cast"/></StgValue>
</operation>

<operation id="1847" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:560  %rhs_V_0_5_11 = sext i8 %p_Result_6_0_5_11 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_5_11"/></StgValue>
</operation>

<operation id="1848" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:561  %r_V_4_0_5_11 = mul i16 %rhs_V_0_5_11, %lhs_V_2_0_0_11

]]></Node>
<StgValue><ssdm name="r_V_4_0_5_11"/></StgValue>
</operation>

<operation id="1849" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:562  %tmp_48_0_5_11_cast = sext i16 %r_V_4_0_5_11 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_5_11_cast"/></StgValue>
</operation>

<operation id="1850" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:564  %rhs_V_0_5_12 = sext i8 %p_Result_6_0_5_12 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_5_12"/></StgValue>
</operation>

<operation id="1851" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:565  %r_V_4_0_5_12 = mul i16 %rhs_V_0_5_12, %lhs_V_2_0_0_12

]]></Node>
<StgValue><ssdm name="r_V_4_0_5_12"/></StgValue>
</operation>

<operation id="1852" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:566  %tmp_48_0_5_12_cast = sext i16 %r_V_4_0_5_12 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_5_12_cast"/></StgValue>
</operation>

<operation id="1853" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="17">
<![CDATA[
.preheader802.preheader:577  %tmp79_cast = sext i17 %tmp79 to i32

]]></Node>
<StgValue><ssdm name="tmp79_cast"/></StgValue>
</operation>

<operation id="1854" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader802.preheader:578  %tmp77 = add i32 %tmp79_cast, %tmp78

]]></Node>
<StgValue><ssdm name="tmp77"/></StgValue>
</operation>

<operation id="1855" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:580  %tmp81_cast = sext i17 %tmp81 to i18

]]></Node>
<StgValue><ssdm name="tmp81_cast"/></StgValue>
</operation>

<operation id="1856" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:582  %tmp82_cast = sext i17 %tmp82 to i18

]]></Node>
<StgValue><ssdm name="tmp82_cast"/></StgValue>
</operation>

<operation id="1857" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader802.preheader:583  %tmp80 = add i18 %tmp82_cast, %tmp81_cast

]]></Node>
<StgValue><ssdm name="tmp80"/></StgValue>
</operation>

<operation id="1858" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:587  %tmp85_cast = sext i17 %tmp85 to i18

]]></Node>
<StgValue><ssdm name="tmp85_cast"/></StgValue>
</operation>

<operation id="1859" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:589  %tmp86_cast = sext i17 %tmp86 to i18

]]></Node>
<StgValue><ssdm name="tmp86_cast"/></StgValue>
</operation>

<operation id="1860" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader802.preheader:590  %tmp84 = add i18 %tmp86_cast, %tmp85_cast

]]></Node>
<StgValue><ssdm name="tmp84"/></StgValue>
</operation>

<operation id="1861" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:592  %tmp88 = add i17 %tmp_48_0_5_10_cast, %tmp_48_0_5_11_cast

]]></Node>
<StgValue><ssdm name="tmp88"/></StgValue>
</operation>

<operation id="1862" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:595  %tmp89 = add i17 %tmp90, %tmp_48_0_5_12_cast

]]></Node>
<StgValue><ssdm name="tmp89"/></StgValue>
</operation>

<operation id="1863" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:652  %tmp_48_0_6_10_cast = sext i16 %r_V_4_0_6_10 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_6_10_cast"/></StgValue>
</operation>

<operation id="1864" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:654  %rhs_V_0_6_11 = sext i8 %p_Result_6_0_6_11 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_6_11"/></StgValue>
</operation>

<operation id="1865" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:655  %r_V_4_0_6_11 = mul i16 %rhs_V_0_6_11, %lhs_V_2_0_0_11

]]></Node>
<StgValue><ssdm name="r_V_4_0_6_11"/></StgValue>
</operation>

<operation id="1866" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:656  %tmp_48_0_6_11_cast = sext i16 %r_V_4_0_6_11 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_6_11_cast"/></StgValue>
</operation>

<operation id="1867" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:658  %rhs_V_0_6_12 = sext i8 %p_Result_6_0_6_12 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_6_12"/></StgValue>
</operation>

<operation id="1868" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:659  %r_V_4_0_6_12 = mul i16 %rhs_V_0_6_12, %lhs_V_2_0_0_12

]]></Node>
<StgValue><ssdm name="r_V_4_0_6_12"/></StgValue>
</operation>

<operation id="1869" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:660  %tmp_48_0_6_12_cast = sext i16 %r_V_4_0_6_12 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_6_12_cast"/></StgValue>
</operation>

<operation id="1870" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="17">
<![CDATA[
.preheader802.preheader:671  %tmp94_cast = sext i17 %tmp94 to i32

]]></Node>
<StgValue><ssdm name="tmp94_cast"/></StgValue>
</operation>

<operation id="1871" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader802.preheader:672  %tmp92 = add i32 %tmp94_cast, %tmp93

]]></Node>
<StgValue><ssdm name="tmp92"/></StgValue>
</operation>

<operation id="1872" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:674  %tmp96_cast = sext i17 %tmp96 to i18

]]></Node>
<StgValue><ssdm name="tmp96_cast"/></StgValue>
</operation>

<operation id="1873" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:676  %tmp97_cast = sext i17 %tmp97 to i18

]]></Node>
<StgValue><ssdm name="tmp97_cast"/></StgValue>
</operation>

<operation id="1874" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader802.preheader:677  %tmp95 = add i18 %tmp97_cast, %tmp96_cast

]]></Node>
<StgValue><ssdm name="tmp95"/></StgValue>
</operation>

<operation id="1875" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:681  %tmp100_cast = sext i17 %tmp100 to i18

]]></Node>
<StgValue><ssdm name="tmp100_cast"/></StgValue>
</operation>

<operation id="1876" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:683  %tmp101_cast = sext i17 %tmp101 to i18

]]></Node>
<StgValue><ssdm name="tmp101_cast"/></StgValue>
</operation>

<operation id="1877" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader802.preheader:684  %tmp99 = add i18 %tmp101_cast, %tmp100_cast

]]></Node>
<StgValue><ssdm name="tmp99"/></StgValue>
</operation>

<operation id="1878" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:686  %tmp103 = add i17 %tmp_48_0_6_10_cast, %tmp_48_0_6_11_cast

]]></Node>
<StgValue><ssdm name="tmp103"/></StgValue>
</operation>

<operation id="1879" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:689  %tmp104 = add i17 %tmp105, %tmp_48_0_6_12_cast

]]></Node>
<StgValue><ssdm name="tmp104"/></StgValue>
</operation>

<operation id="1880" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:746  %tmp_48_0_7_10_cast = sext i16 %r_V_4_0_7_10 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_7_10_cast"/></StgValue>
</operation>

<operation id="1881" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:748  %rhs_V_0_7_11 = sext i8 %p_Result_6_0_7_11 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_7_11"/></StgValue>
</operation>

<operation id="1882" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:749  %r_V_4_0_7_11 = mul i16 %rhs_V_0_7_11, %lhs_V_2_0_0_11

]]></Node>
<StgValue><ssdm name="r_V_4_0_7_11"/></StgValue>
</operation>

<operation id="1883" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:750  %tmp_48_0_7_11_cast = sext i16 %r_V_4_0_7_11 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_7_11_cast"/></StgValue>
</operation>

<operation id="1884" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:752  %rhs_V_0_7_12 = sext i8 %p_Result_6_0_7_12 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_7_12"/></StgValue>
</operation>

<operation id="1885" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:753  %r_V_4_0_7_12 = mul i16 %rhs_V_0_7_12, %lhs_V_2_0_0_12

]]></Node>
<StgValue><ssdm name="r_V_4_0_7_12"/></StgValue>
</operation>

<operation id="1886" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:754  %tmp_48_0_7_12_cast = sext i16 %r_V_4_0_7_12 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_7_12_cast"/></StgValue>
</operation>

<operation id="1887" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="32" op_0_bw="17">
<![CDATA[
.preheader802.preheader:765  %tmp109_cast = sext i17 %tmp109 to i32

]]></Node>
<StgValue><ssdm name="tmp109_cast"/></StgValue>
</operation>

<operation id="1888" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader802.preheader:766  %tmp107 = add i32 %tmp109_cast, %tmp108

]]></Node>
<StgValue><ssdm name="tmp107"/></StgValue>
</operation>

<operation id="1889" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:768  %tmp111_cast = sext i17 %tmp111 to i18

]]></Node>
<StgValue><ssdm name="tmp111_cast"/></StgValue>
</operation>

<operation id="1890" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:770  %tmp112_cast = sext i17 %tmp112 to i18

]]></Node>
<StgValue><ssdm name="tmp112_cast"/></StgValue>
</operation>

<operation id="1891" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader802.preheader:771  %tmp110 = add i18 %tmp112_cast, %tmp111_cast

]]></Node>
<StgValue><ssdm name="tmp110"/></StgValue>
</operation>

<operation id="1892" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:775  %tmp115_cast = sext i17 %tmp115 to i18

]]></Node>
<StgValue><ssdm name="tmp115_cast"/></StgValue>
</operation>

<operation id="1893" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:777  %tmp116_cast = sext i17 %tmp116 to i18

]]></Node>
<StgValue><ssdm name="tmp116_cast"/></StgValue>
</operation>

<operation id="1894" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader802.preheader:778  %tmp114 = add i18 %tmp116_cast, %tmp115_cast

]]></Node>
<StgValue><ssdm name="tmp114"/></StgValue>
</operation>

<operation id="1895" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:780  %tmp118 = add i17 %tmp_48_0_7_10_cast, %tmp_48_0_7_11_cast

]]></Node>
<StgValue><ssdm name="tmp118"/></StgValue>
</operation>

<operation id="1896" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:783  %tmp119 = add i17 %tmp120, %tmp_48_0_7_12_cast

]]></Node>
<StgValue><ssdm name="tmp119"/></StgValue>
</operation>

<operation id="1897" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:840  %tmp_48_0_8_10_cast = sext i16 %r_V_4_0_8_10 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_8_10_cast"/></StgValue>
</operation>

<operation id="1898" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:842  %rhs_V_0_8_11 = sext i8 %p_Result_6_0_8_11 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_8_11"/></StgValue>
</operation>

<operation id="1899" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:843  %r_V_4_0_8_11 = mul i16 %rhs_V_0_8_11, %lhs_V_2_0_0_11

]]></Node>
<StgValue><ssdm name="r_V_4_0_8_11"/></StgValue>
</operation>

<operation id="1900" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:844  %tmp_48_0_8_11_cast = sext i16 %r_V_4_0_8_11 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_8_11_cast"/></StgValue>
</operation>

<operation id="1901" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:846  %rhs_V_0_8_12 = sext i8 %p_Result_6_0_8_12 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_8_12"/></StgValue>
</operation>

<operation id="1902" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:847  %r_V_4_0_8_12 = mul i16 %rhs_V_0_8_12, %lhs_V_2_0_0_12

]]></Node>
<StgValue><ssdm name="r_V_4_0_8_12"/></StgValue>
</operation>

<operation id="1903" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:848  %tmp_48_0_8_12_cast = sext i16 %r_V_4_0_8_12 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_8_12_cast"/></StgValue>
</operation>

<operation id="1904" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="32" op_0_bw="17">
<![CDATA[
.preheader802.preheader:859  %tmp124_cast = sext i17 %tmp124 to i32

]]></Node>
<StgValue><ssdm name="tmp124_cast"/></StgValue>
</operation>

<operation id="1905" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader802.preheader:860  %tmp122 = add i32 %tmp124_cast, %tmp123

]]></Node>
<StgValue><ssdm name="tmp122"/></StgValue>
</operation>

<operation id="1906" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:862  %tmp126_cast = sext i17 %tmp126 to i18

]]></Node>
<StgValue><ssdm name="tmp126_cast"/></StgValue>
</operation>

<operation id="1907" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:864  %tmp127_cast = sext i17 %tmp127 to i18

]]></Node>
<StgValue><ssdm name="tmp127_cast"/></StgValue>
</operation>

<operation id="1908" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader802.preheader:865  %tmp125 = add i18 %tmp127_cast, %tmp126_cast

]]></Node>
<StgValue><ssdm name="tmp125"/></StgValue>
</operation>

<operation id="1909" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:869  %tmp130_cast = sext i17 %tmp130 to i18

]]></Node>
<StgValue><ssdm name="tmp130_cast"/></StgValue>
</operation>

<operation id="1910" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:871  %tmp131_cast = sext i17 %tmp131 to i18

]]></Node>
<StgValue><ssdm name="tmp131_cast"/></StgValue>
</operation>

<operation id="1911" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader802.preheader:872  %tmp129 = add i18 %tmp131_cast, %tmp130_cast

]]></Node>
<StgValue><ssdm name="tmp129"/></StgValue>
</operation>

<operation id="1912" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:874  %tmp133 = add i17 %tmp_48_0_8_10_cast, %tmp_48_0_8_11_cast

]]></Node>
<StgValue><ssdm name="tmp133"/></StgValue>
</operation>

<operation id="1913" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:877  %tmp134 = add i17 %tmp135, %tmp_48_0_8_12_cast

]]></Node>
<StgValue><ssdm name="tmp134"/></StgValue>
</operation>

<operation id="1914" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:934  %tmp_48_0_9_10_cast = sext i16 %r_V_4_0_9_10 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_9_10_cast"/></StgValue>
</operation>

<operation id="1915" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:936  %rhs_V_0_9_11 = sext i8 %p_Result_6_0_9_11 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_9_11"/></StgValue>
</operation>

<operation id="1916" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:937  %r_V_4_0_9_11 = mul i16 %rhs_V_0_9_11, %lhs_V_2_0_0_11

]]></Node>
<StgValue><ssdm name="r_V_4_0_9_11"/></StgValue>
</operation>

<operation id="1917" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:938  %tmp_48_0_9_11_cast = sext i16 %r_V_4_0_9_11 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_9_11_cast"/></StgValue>
</operation>

<operation id="1918" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:940  %rhs_V_0_9_12 = sext i8 %p_Result_6_0_9_12 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_9_12"/></StgValue>
</operation>

<operation id="1919" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:941  %r_V_4_0_9_12 = mul i16 %rhs_V_0_9_12, %lhs_V_2_0_0_12

]]></Node>
<StgValue><ssdm name="r_V_4_0_9_12"/></StgValue>
</operation>

<operation id="1920" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:942  %tmp_48_0_9_12_cast = sext i16 %r_V_4_0_9_12 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_9_12_cast"/></StgValue>
</operation>

<operation id="1921" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="32" op_0_bw="17">
<![CDATA[
.preheader802.preheader:953  %tmp139_cast = sext i17 %tmp139 to i32

]]></Node>
<StgValue><ssdm name="tmp139_cast"/></StgValue>
</operation>

<operation id="1922" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader802.preheader:954  %tmp137 = add i32 %tmp139_cast, %tmp138

]]></Node>
<StgValue><ssdm name="tmp137"/></StgValue>
</operation>

<operation id="1923" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:956  %tmp141_cast = sext i17 %tmp141 to i18

]]></Node>
<StgValue><ssdm name="tmp141_cast"/></StgValue>
</operation>

<operation id="1924" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:958  %tmp142_cast = sext i17 %tmp142 to i18

]]></Node>
<StgValue><ssdm name="tmp142_cast"/></StgValue>
</operation>

<operation id="1925" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader802.preheader:959  %tmp140 = add i18 %tmp142_cast, %tmp141_cast

]]></Node>
<StgValue><ssdm name="tmp140"/></StgValue>
</operation>

<operation id="1926" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:963  %tmp145_cast = sext i17 %tmp145 to i18

]]></Node>
<StgValue><ssdm name="tmp145_cast"/></StgValue>
</operation>

<operation id="1927" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:965  %tmp146_cast = sext i17 %tmp146 to i18

]]></Node>
<StgValue><ssdm name="tmp146_cast"/></StgValue>
</operation>

<operation id="1928" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader802.preheader:966  %tmp144 = add i18 %tmp146_cast, %tmp145_cast

]]></Node>
<StgValue><ssdm name="tmp144"/></StgValue>
</operation>

<operation id="1929" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:968  %tmp148 = add i17 %tmp_48_0_9_10_cast, %tmp_48_0_9_11_cast

]]></Node>
<StgValue><ssdm name="tmp148"/></StgValue>
</operation>

<operation id="1930" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:971  %tmp149 = add i17 %tmp150, %tmp_48_0_9_12_cast

]]></Node>
<StgValue><ssdm name="tmp149"/></StgValue>
</operation>

<operation id="1931" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1028  %tmp_48_0_10_10_cast = sext i16 %r_V_4_0_10_10 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_10_10_cast"/></StgValue>
</operation>

<operation id="1932" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1030  %rhs_V_0_10_11 = sext i8 %p_Result_6_0_10_11 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_10_11"/></StgValue>
</operation>

<operation id="1933" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1031  %r_V_4_0_10_11 = mul i16 %rhs_V_0_10_11, %lhs_V_2_0_0_11

]]></Node>
<StgValue><ssdm name="r_V_4_0_10_11"/></StgValue>
</operation>

<operation id="1934" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1032  %tmp_48_0_10_11_cast = sext i16 %r_V_4_0_10_11 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_10_11_cast"/></StgValue>
</operation>

<operation id="1935" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1034  %rhs_V_0_10_12 = sext i8 %p_Result_6_0_10_12 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_10_12"/></StgValue>
</operation>

<operation id="1936" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1035  %r_V_4_0_10_12 = mul i16 %rhs_V_0_10_12, %lhs_V_2_0_0_12

]]></Node>
<StgValue><ssdm name="r_V_4_0_10_12"/></StgValue>
</operation>

<operation id="1937" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1036  %tmp_48_0_10_12_cast = sext i16 %r_V_4_0_10_12 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_10_12_cast"/></StgValue>
</operation>

<operation id="1938" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="32" op_0_bw="17">
<![CDATA[
.preheader802.preheader:1047  %tmp154_cast = sext i17 %tmp154 to i32

]]></Node>
<StgValue><ssdm name="tmp154_cast"/></StgValue>
</operation>

<operation id="1939" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader802.preheader:1048  %tmp152 = add i32 %tmp154_cast, %tmp153

]]></Node>
<StgValue><ssdm name="tmp152"/></StgValue>
</operation>

<operation id="1940" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:1050  %tmp156_cast = sext i17 %tmp156 to i18

]]></Node>
<StgValue><ssdm name="tmp156_cast"/></StgValue>
</operation>

<operation id="1941" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:1052  %tmp157_cast = sext i17 %tmp157 to i18

]]></Node>
<StgValue><ssdm name="tmp157_cast"/></StgValue>
</operation>

<operation id="1942" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader802.preheader:1053  %tmp155 = add i18 %tmp157_cast, %tmp156_cast

]]></Node>
<StgValue><ssdm name="tmp155"/></StgValue>
</operation>

<operation id="1943" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:1057  %tmp160_cast = sext i17 %tmp160 to i18

]]></Node>
<StgValue><ssdm name="tmp160_cast"/></StgValue>
</operation>

<operation id="1944" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:1059  %tmp161_cast = sext i17 %tmp161 to i18

]]></Node>
<StgValue><ssdm name="tmp161_cast"/></StgValue>
</operation>

<operation id="1945" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader802.preheader:1060  %tmp159 = add i18 %tmp161_cast, %tmp160_cast

]]></Node>
<StgValue><ssdm name="tmp159"/></StgValue>
</operation>

<operation id="1946" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:1062  %tmp163 = add i17 %tmp_48_0_10_10_cast, %tmp_48_0_10_11_cast

]]></Node>
<StgValue><ssdm name="tmp163"/></StgValue>
</operation>

<operation id="1947" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:1065  %tmp164 = add i17 %tmp165, %tmp_48_0_10_12_cast

]]></Node>
<StgValue><ssdm name="tmp164"/></StgValue>
</operation>

<operation id="1948" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1122  %tmp_48_0_11_10_cast = sext i16 %r_V_4_0_11_10 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_11_10_cast"/></StgValue>
</operation>

<operation id="1949" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1124  %rhs_V_0_11_11 = sext i8 %p_Result_6_0_11_11 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_11_11"/></StgValue>
</operation>

<operation id="1950" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1125  %r_V_4_0_11_11 = mul i16 %rhs_V_0_11_11, %lhs_V_2_0_0_11

]]></Node>
<StgValue><ssdm name="r_V_4_0_11_11"/></StgValue>
</operation>

<operation id="1951" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1126  %tmp_48_0_11_11_cast = sext i16 %r_V_4_0_11_11 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_11_11_cast"/></StgValue>
</operation>

<operation id="1952" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1128  %rhs_V_0_11_12 = sext i8 %p_Result_6_0_11_12 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_11_12"/></StgValue>
</operation>

<operation id="1953" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1129  %r_V_4_0_11_12 = mul i16 %rhs_V_0_11_12, %lhs_V_2_0_0_12

]]></Node>
<StgValue><ssdm name="r_V_4_0_11_12"/></StgValue>
</operation>

<operation id="1954" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1130  %tmp_48_0_11_12_cast = sext i16 %r_V_4_0_11_12 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_11_12_cast"/></StgValue>
</operation>

<operation id="1955" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="32" op_0_bw="17">
<![CDATA[
.preheader802.preheader:1141  %tmp169_cast = sext i17 %tmp169 to i32

]]></Node>
<StgValue><ssdm name="tmp169_cast"/></StgValue>
</operation>

<operation id="1956" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader802.preheader:1142  %tmp167 = add i32 %tmp169_cast, %tmp168

]]></Node>
<StgValue><ssdm name="tmp167"/></StgValue>
</operation>

<operation id="1957" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:1144  %tmp171_cast = sext i17 %tmp171 to i18

]]></Node>
<StgValue><ssdm name="tmp171_cast"/></StgValue>
</operation>

<operation id="1958" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:1146  %tmp172_cast = sext i17 %tmp172 to i18

]]></Node>
<StgValue><ssdm name="tmp172_cast"/></StgValue>
</operation>

<operation id="1959" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader802.preheader:1147  %tmp170 = add i18 %tmp172_cast, %tmp171_cast

]]></Node>
<StgValue><ssdm name="tmp170"/></StgValue>
</operation>

<operation id="1960" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:1151  %tmp175_cast = sext i17 %tmp175 to i18

]]></Node>
<StgValue><ssdm name="tmp175_cast"/></StgValue>
</operation>

<operation id="1961" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:1153  %tmp176_cast = sext i17 %tmp176 to i18

]]></Node>
<StgValue><ssdm name="tmp176_cast"/></StgValue>
</operation>

<operation id="1962" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader802.preheader:1154  %tmp174 = add i18 %tmp176_cast, %tmp175_cast

]]></Node>
<StgValue><ssdm name="tmp174"/></StgValue>
</operation>

<operation id="1963" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:1156  %tmp178 = add i17 %tmp_48_0_11_10_cast, %tmp_48_0_11_11_cast

]]></Node>
<StgValue><ssdm name="tmp178"/></StgValue>
</operation>

<operation id="1964" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:1159  %tmp179 = add i17 %tmp180, %tmp_48_0_11_12_cast

]]></Node>
<StgValue><ssdm name="tmp179"/></StgValue>
</operation>

<operation id="1965" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1216  %tmp_48_0_12_10_cast = sext i16 %r_V_4_0_12_10 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_12_10_cast"/></StgValue>
</operation>

<operation id="1966" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1218  %rhs_V_0_12_11 = sext i8 %p_Result_6_0_12_11 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_12_11"/></StgValue>
</operation>

<operation id="1967" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1219  %r_V_4_0_12_11 = mul i16 %rhs_V_0_12_11, %lhs_V_2_0_0_11

]]></Node>
<StgValue><ssdm name="r_V_4_0_12_11"/></StgValue>
</operation>

<operation id="1968" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1220  %tmp_48_0_12_11_cast = sext i16 %r_V_4_0_12_11 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_12_11_cast"/></StgValue>
</operation>

<operation id="1969" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1222  %rhs_V_0_12_12 = sext i8 %p_Result_6_0_12_12 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_12_12"/></StgValue>
</operation>

<operation id="1970" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1223  %r_V_4_0_12_12 = mul i16 %rhs_V_0_12_12, %lhs_V_2_0_0_12

]]></Node>
<StgValue><ssdm name="r_V_4_0_12_12"/></StgValue>
</operation>

<operation id="1971" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1224  %tmp_48_0_12_12_cast = sext i16 %r_V_4_0_12_12 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_12_12_cast"/></StgValue>
</operation>

<operation id="1972" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="32" op_0_bw="17">
<![CDATA[
.preheader802.preheader:1235  %tmp184_cast = sext i17 %tmp184 to i32

]]></Node>
<StgValue><ssdm name="tmp184_cast"/></StgValue>
</operation>

<operation id="1973" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader802.preheader:1236  %tmp182 = add i32 %tmp184_cast, %tmp183

]]></Node>
<StgValue><ssdm name="tmp182"/></StgValue>
</operation>

<operation id="1974" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:1238  %tmp186_cast = sext i17 %tmp186 to i18

]]></Node>
<StgValue><ssdm name="tmp186_cast"/></StgValue>
</operation>

<operation id="1975" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:1240  %tmp187_cast = sext i17 %tmp187 to i18

]]></Node>
<StgValue><ssdm name="tmp187_cast"/></StgValue>
</operation>

<operation id="1976" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader802.preheader:1241  %tmp185 = add i18 %tmp187_cast, %tmp186_cast

]]></Node>
<StgValue><ssdm name="tmp185"/></StgValue>
</operation>

<operation id="1977" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:1245  %tmp190_cast = sext i17 %tmp190 to i18

]]></Node>
<StgValue><ssdm name="tmp190_cast"/></StgValue>
</operation>

<operation id="1978" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:1247  %tmp191_cast = sext i17 %tmp191 to i18

]]></Node>
<StgValue><ssdm name="tmp191_cast"/></StgValue>
</operation>

<operation id="1979" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader802.preheader:1248  %tmp189 = add i18 %tmp191_cast, %tmp190_cast

]]></Node>
<StgValue><ssdm name="tmp189"/></StgValue>
</operation>

<operation id="1980" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:1250  %tmp193 = add i17 %tmp_48_0_12_10_cast, %tmp_48_0_12_11_cast

]]></Node>
<StgValue><ssdm name="tmp193"/></StgValue>
</operation>

<operation id="1981" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:1253  %tmp194 = add i17 %tmp195, %tmp_48_0_12_12_cast

]]></Node>
<StgValue><ssdm name="tmp194"/></StgValue>
</operation>

<operation id="1982" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1310  %tmp_48_0_13_10_cast = sext i16 %r_V_4_0_13_10 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_13_10_cast"/></StgValue>
</operation>

<operation id="1983" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1312  %rhs_V_0_13_11 = sext i8 %p_Result_6_0_13_11 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_13_11"/></StgValue>
</operation>

<operation id="1984" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1313  %r_V_4_0_13_11 = mul i16 %rhs_V_0_13_11, %lhs_V_2_0_0_11

]]></Node>
<StgValue><ssdm name="r_V_4_0_13_11"/></StgValue>
</operation>

<operation id="1985" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1314  %tmp_48_0_13_11_cast = sext i16 %r_V_4_0_13_11 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_13_11_cast"/></StgValue>
</operation>

<operation id="1986" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1316  %rhs_V_0_13_12 = sext i8 %p_Result_6_0_13_12 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_13_12"/></StgValue>
</operation>

<operation id="1987" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1317  %r_V_4_0_13_12 = mul i16 %rhs_V_0_13_12, %lhs_V_2_0_0_12

]]></Node>
<StgValue><ssdm name="r_V_4_0_13_12"/></StgValue>
</operation>

<operation id="1988" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1318  %tmp_48_0_13_12_cast = sext i16 %r_V_4_0_13_12 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_13_12_cast"/></StgValue>
</operation>

<operation id="1989" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="32" op_0_bw="17">
<![CDATA[
.preheader802.preheader:1329  %tmp199_cast = sext i17 %tmp199 to i32

]]></Node>
<StgValue><ssdm name="tmp199_cast"/></StgValue>
</operation>

<operation id="1990" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader802.preheader:1330  %tmp197 = add i32 %tmp199_cast, %tmp198

]]></Node>
<StgValue><ssdm name="tmp197"/></StgValue>
</operation>

<operation id="1991" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:1332  %tmp201_cast = sext i17 %tmp201 to i18

]]></Node>
<StgValue><ssdm name="tmp201_cast"/></StgValue>
</operation>

<operation id="1992" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:1334  %tmp202_cast = sext i17 %tmp202 to i18

]]></Node>
<StgValue><ssdm name="tmp202_cast"/></StgValue>
</operation>

<operation id="1993" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader802.preheader:1335  %tmp200 = add i18 %tmp202_cast, %tmp201_cast

]]></Node>
<StgValue><ssdm name="tmp200"/></StgValue>
</operation>

<operation id="1994" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:1339  %tmp205_cast = sext i17 %tmp205 to i18

]]></Node>
<StgValue><ssdm name="tmp205_cast"/></StgValue>
</operation>

<operation id="1995" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:1341  %tmp206_cast = sext i17 %tmp206 to i18

]]></Node>
<StgValue><ssdm name="tmp206_cast"/></StgValue>
</operation>

<operation id="1996" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader802.preheader:1342  %tmp204 = add i18 %tmp206_cast, %tmp205_cast

]]></Node>
<StgValue><ssdm name="tmp204"/></StgValue>
</operation>

<operation id="1997" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:1344  %tmp208 = add i17 %tmp_48_0_13_10_cast, %tmp_48_0_13_11_cast

]]></Node>
<StgValue><ssdm name="tmp208"/></StgValue>
</operation>

<operation id="1998" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:1347  %tmp209 = add i17 %tmp210, %tmp_48_0_13_12_cast

]]></Node>
<StgValue><ssdm name="tmp209"/></StgValue>
</operation>

<operation id="1999" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1404  %tmp_48_0_14_10_cast = sext i16 %r_V_4_0_14_10 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_14_10_cast"/></StgValue>
</operation>

<operation id="2000" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1406  %rhs_V_0_14_11 = sext i8 %p_Result_6_0_14_11 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_14_11"/></StgValue>
</operation>

<operation id="2001" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1407  %r_V_4_0_14_11 = mul i16 %rhs_V_0_14_11, %lhs_V_2_0_0_11

]]></Node>
<StgValue><ssdm name="r_V_4_0_14_11"/></StgValue>
</operation>

<operation id="2002" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1408  %tmp_48_0_14_11_cast = sext i16 %r_V_4_0_14_11 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_14_11_cast"/></StgValue>
</operation>

<operation id="2003" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1410  %rhs_V_0_14_12 = sext i8 %p_Result_6_0_14_12 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_14_12"/></StgValue>
</operation>

<operation id="2004" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1411  %r_V_4_0_14_12 = mul i16 %rhs_V_0_14_12, %lhs_V_2_0_0_12

]]></Node>
<StgValue><ssdm name="r_V_4_0_14_12"/></StgValue>
</operation>

<operation id="2005" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1412  %tmp_48_0_14_12_cast = sext i16 %r_V_4_0_14_12 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_14_12_cast"/></StgValue>
</operation>

<operation id="2006" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="32" op_0_bw="17">
<![CDATA[
.preheader802.preheader:1423  %tmp214_cast = sext i17 %tmp214 to i32

]]></Node>
<StgValue><ssdm name="tmp214_cast"/></StgValue>
</operation>

<operation id="2007" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader802.preheader:1424  %tmp212 = add i32 %tmp214_cast, %tmp213

]]></Node>
<StgValue><ssdm name="tmp212"/></StgValue>
</operation>

<operation id="2008" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:1426  %tmp216_cast = sext i17 %tmp216 to i18

]]></Node>
<StgValue><ssdm name="tmp216_cast"/></StgValue>
</operation>

<operation id="2009" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:1428  %tmp217_cast = sext i17 %tmp217 to i18

]]></Node>
<StgValue><ssdm name="tmp217_cast"/></StgValue>
</operation>

<operation id="2010" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader802.preheader:1429  %tmp215 = add i18 %tmp217_cast, %tmp216_cast

]]></Node>
<StgValue><ssdm name="tmp215"/></StgValue>
</operation>

<operation id="2011" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:1433  %tmp220_cast = sext i17 %tmp220 to i18

]]></Node>
<StgValue><ssdm name="tmp220_cast"/></StgValue>
</operation>

<operation id="2012" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:1435  %tmp221_cast = sext i17 %tmp221 to i18

]]></Node>
<StgValue><ssdm name="tmp221_cast"/></StgValue>
</operation>

<operation id="2013" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader802.preheader:1436  %tmp219 = add i18 %tmp221_cast, %tmp220_cast

]]></Node>
<StgValue><ssdm name="tmp219"/></StgValue>
</operation>

<operation id="2014" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1792" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:1438  %tmp223 = add i17 %tmp_48_0_14_10_cast, %tmp_48_0_14_11_cast

]]></Node>
<StgValue><ssdm name="tmp223"/></StgValue>
</operation>

<operation id="2015" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:1441  %tmp224 = add i17 %tmp225, %tmp_48_0_14_12_cast

]]></Node>
<StgValue><ssdm name="tmp224"/></StgValue>
</operation>

<operation id="2016" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1852" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1498  %tmp_48_0_15_10_cast = sext i16 %r_V_4_0_15_10 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_15_10_cast"/></StgValue>
</operation>

<operation id="2017" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1500  %rhs_V_0_15_11 = sext i8 %p_Result_6_0_15_11 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_15_11"/></StgValue>
</operation>

<operation id="2018" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1501  %r_V_4_0_15_11 = mul i16 %rhs_V_0_15_11, %lhs_V_2_0_0_11

]]></Node>
<StgValue><ssdm name="r_V_4_0_15_11"/></StgValue>
</operation>

<operation id="2019" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1502  %tmp_48_0_15_11_cast = sext i16 %r_V_4_0_15_11 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_15_11_cast"/></StgValue>
</operation>

<operation id="2020" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="16" op_0_bw="8">
<![CDATA[
.preheader802.preheader:1504  %rhs_V_0_15_12 = sext i8 %p_Result_6_0_15_12 to i16

]]></Node>
<StgValue><ssdm name="rhs_V_0_15_12"/></StgValue>
</operation>

<operation id="2021" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader802.preheader:1505  %r_V_4_0_15_12 = mul i16 %rhs_V_0_15_12, %lhs_V_2_0_0_12

]]></Node>
<StgValue><ssdm name="r_V_4_0_15_12"/></StgValue>
</operation>

<operation id="2022" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1860" bw="17" op_0_bw="16">
<![CDATA[
.preheader802.preheader:1506  %tmp_48_0_15_12_cast = sext i16 %r_V_4_0_15_12 to i17

]]></Node>
<StgValue><ssdm name="tmp_48_0_15_12_cast"/></StgValue>
</operation>

<operation id="2023" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="32" op_0_bw="17">
<![CDATA[
.preheader802.preheader:1517  %tmp229_cast = sext i17 %tmp229 to i32

]]></Node>
<StgValue><ssdm name="tmp229_cast"/></StgValue>
</operation>

<operation id="2024" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader802.preheader:1518  %tmp227 = add i32 %tmp229_cast, %tmp228

]]></Node>
<StgValue><ssdm name="tmp227"/></StgValue>
</operation>

<operation id="2025" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:1520  %tmp231_cast = sext i17 %tmp231 to i18

]]></Node>
<StgValue><ssdm name="tmp231_cast"/></StgValue>
</operation>

<operation id="2026" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:1522  %tmp232_cast = sext i17 %tmp232 to i18

]]></Node>
<StgValue><ssdm name="tmp232_cast"/></StgValue>
</operation>

<operation id="2027" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader802.preheader:1523  %tmp230 = add i18 %tmp232_cast, %tmp231_cast

]]></Node>
<StgValue><ssdm name="tmp230"/></StgValue>
</operation>

<operation id="2028" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:1527  %tmp235_cast = sext i17 %tmp235 to i18

]]></Node>
<StgValue><ssdm name="tmp235_cast"/></StgValue>
</operation>

<operation id="2029" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:1529  %tmp236_cast = sext i17 %tmp236 to i18

]]></Node>
<StgValue><ssdm name="tmp236_cast"/></StgValue>
</operation>

<operation id="2030" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1884" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader802.preheader:1530  %tmp234 = add i18 %tmp236_cast, %tmp235_cast

]]></Node>
<StgValue><ssdm name="tmp234"/></StgValue>
</operation>

<operation id="2031" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:1532  %tmp238 = add i17 %tmp_48_0_15_10_cast, %tmp_48_0_15_11_cast

]]></Node>
<StgValue><ssdm name="tmp238"/></StgValue>
</operation>

<operation id="2032" st_id="71" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader802.preheader:1535  %tmp239 = add i17 %tmp240, %tmp_48_0_15_12_cast

]]></Node>
<StgValue><ssdm name="tmp239"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="2033" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="19" op_0_bw="18">
<![CDATA[
.preheader802.preheader:121  %tmp9_cast = sext i18 %tmp9 to i19

]]></Node>
<StgValue><ssdm name="tmp9_cast"/></StgValue>
</operation>

<operation id="2034" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:123  %tmp13_cast = sext i17 %tmp13 to i18

]]></Node>
<StgValue><ssdm name="tmp13_cast"/></StgValue>
</operation>

<operation id="2035" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:126  %tmp14_cast = sext i17 %tmp14 to i18

]]></Node>
<StgValue><ssdm name="tmp14_cast"/></StgValue>
</operation>

<operation id="2036" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader802.preheader:127  %tmp12 = add i18 %tmp14_cast, %tmp13_cast

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="2037" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="19" op_0_bw="18">
<![CDATA[
.preheader802.preheader:128  %tmp12_cast = sext i18 %tmp12 to i19

]]></Node>
<StgValue><ssdm name="tmp12_cast"/></StgValue>
</operation>

<operation id="2038" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader802.preheader:129  %tmp8 = add i19 %tmp12_cast, %tmp9_cast

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="2039" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="19" op_0_bw="18">
<![CDATA[
.preheader802.preheader:215  %tmp24_cast = sext i18 %tmp24 to i19

]]></Node>
<StgValue><ssdm name="tmp24_cast"/></StgValue>
</operation>

<operation id="2040" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:217  %tmp28_cast = sext i17 %tmp28 to i18

]]></Node>
<StgValue><ssdm name="tmp28_cast"/></StgValue>
</operation>

<operation id="2041" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:220  %tmp29_cast = sext i17 %tmp29 to i18

]]></Node>
<StgValue><ssdm name="tmp29_cast"/></StgValue>
</operation>

<operation id="2042" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader802.preheader:221  %tmp27 = add i18 %tmp29_cast, %tmp28_cast

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="2043" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="19" op_0_bw="18">
<![CDATA[
.preheader802.preheader:222  %tmp27_cast = sext i18 %tmp27 to i19

]]></Node>
<StgValue><ssdm name="tmp27_cast"/></StgValue>
</operation>

<operation id="2044" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader802.preheader:223  %tmp23 = add i19 %tmp27_cast, %tmp24_cast

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="2045" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="19" op_0_bw="18">
<![CDATA[
.preheader802.preheader:309  %tmp39_cast = sext i18 %tmp39 to i19

]]></Node>
<StgValue><ssdm name="tmp39_cast"/></StgValue>
</operation>

<operation id="2046" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:311  %tmp43_cast = sext i17 %tmp43 to i18

]]></Node>
<StgValue><ssdm name="tmp43_cast"/></StgValue>
</operation>

<operation id="2047" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:314  %tmp44_cast = sext i17 %tmp44 to i18

]]></Node>
<StgValue><ssdm name="tmp44_cast"/></StgValue>
</operation>

<operation id="2048" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader802.preheader:315  %tmp42 = add i18 %tmp44_cast, %tmp43_cast

]]></Node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>

<operation id="2049" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="19" op_0_bw="18">
<![CDATA[
.preheader802.preheader:316  %tmp42_cast = sext i18 %tmp42 to i19

]]></Node>
<StgValue><ssdm name="tmp42_cast"/></StgValue>
</operation>

<operation id="2050" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader802.preheader:317  %tmp38 = add i19 %tmp42_cast, %tmp39_cast

]]></Node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>

<operation id="2051" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="19" op_0_bw="18">
<![CDATA[
.preheader802.preheader:403  %tmp54_cast = sext i18 %tmp54 to i19

]]></Node>
<StgValue><ssdm name="tmp54_cast"/></StgValue>
</operation>

<operation id="2052" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:405  %tmp58_cast = sext i17 %tmp58 to i18

]]></Node>
<StgValue><ssdm name="tmp58_cast"/></StgValue>
</operation>

<operation id="2053" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:408  %tmp59_cast = sext i17 %tmp59 to i18

]]></Node>
<StgValue><ssdm name="tmp59_cast"/></StgValue>
</operation>

<operation id="2054" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader802.preheader:409  %tmp57 = add i18 %tmp59_cast, %tmp58_cast

]]></Node>
<StgValue><ssdm name="tmp57"/></StgValue>
</operation>

<operation id="2055" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="19" op_0_bw="18">
<![CDATA[
.preheader802.preheader:410  %tmp57_cast = sext i18 %tmp57 to i19

]]></Node>
<StgValue><ssdm name="tmp57_cast"/></StgValue>
</operation>

<operation id="2056" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader802.preheader:411  %tmp53 = add i19 %tmp57_cast, %tmp54_cast

]]></Node>
<StgValue><ssdm name="tmp53"/></StgValue>
</operation>

<operation id="2057" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="19" op_0_bw="18">
<![CDATA[
.preheader802.preheader:497  %tmp69_cast = sext i18 %tmp69 to i19

]]></Node>
<StgValue><ssdm name="tmp69_cast"/></StgValue>
</operation>

<operation id="2058" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:499  %tmp73_cast = sext i17 %tmp73 to i18

]]></Node>
<StgValue><ssdm name="tmp73_cast"/></StgValue>
</operation>

<operation id="2059" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:502  %tmp74_cast = sext i17 %tmp74 to i18

]]></Node>
<StgValue><ssdm name="tmp74_cast"/></StgValue>
</operation>

<operation id="2060" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader802.preheader:503  %tmp72 = add i18 %tmp74_cast, %tmp73_cast

]]></Node>
<StgValue><ssdm name="tmp72"/></StgValue>
</operation>

<operation id="2061" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="19" op_0_bw="18">
<![CDATA[
.preheader802.preheader:504  %tmp72_cast = sext i18 %tmp72 to i19

]]></Node>
<StgValue><ssdm name="tmp72_cast"/></StgValue>
</operation>

<operation id="2062" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader802.preheader:505  %tmp68 = add i19 %tmp72_cast, %tmp69_cast

]]></Node>
<StgValue><ssdm name="tmp68"/></StgValue>
</operation>

<operation id="2063" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="19" op_0_bw="18">
<![CDATA[
.preheader802.preheader:591  %tmp84_cast = sext i18 %tmp84 to i19

]]></Node>
<StgValue><ssdm name="tmp84_cast"/></StgValue>
</operation>

<operation id="2064" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:593  %tmp88_cast = sext i17 %tmp88 to i18

]]></Node>
<StgValue><ssdm name="tmp88_cast"/></StgValue>
</operation>

<operation id="2065" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:596  %tmp89_cast = sext i17 %tmp89 to i18

]]></Node>
<StgValue><ssdm name="tmp89_cast"/></StgValue>
</operation>

<operation id="2066" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader802.preheader:597  %tmp87 = add i18 %tmp89_cast, %tmp88_cast

]]></Node>
<StgValue><ssdm name="tmp87"/></StgValue>
</operation>

<operation id="2067" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="19" op_0_bw="18">
<![CDATA[
.preheader802.preheader:598  %tmp87_cast = sext i18 %tmp87 to i19

]]></Node>
<StgValue><ssdm name="tmp87_cast"/></StgValue>
</operation>

<operation id="2068" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader802.preheader:599  %tmp83 = add i19 %tmp87_cast, %tmp84_cast

]]></Node>
<StgValue><ssdm name="tmp83"/></StgValue>
</operation>

<operation id="2069" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="19" op_0_bw="18">
<![CDATA[
.preheader802.preheader:685  %tmp99_cast = sext i18 %tmp99 to i19

]]></Node>
<StgValue><ssdm name="tmp99_cast"/></StgValue>
</operation>

<operation id="2070" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:687  %tmp103_cast = sext i17 %tmp103 to i18

]]></Node>
<StgValue><ssdm name="tmp103_cast"/></StgValue>
</operation>

<operation id="2071" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:690  %tmp104_cast = sext i17 %tmp104 to i18

]]></Node>
<StgValue><ssdm name="tmp104_cast"/></StgValue>
</operation>

<operation id="2072" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader802.preheader:691  %tmp102 = add i18 %tmp104_cast, %tmp103_cast

]]></Node>
<StgValue><ssdm name="tmp102"/></StgValue>
</operation>

<operation id="2073" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="19" op_0_bw="18">
<![CDATA[
.preheader802.preheader:692  %tmp102_cast = sext i18 %tmp102 to i19

]]></Node>
<StgValue><ssdm name="tmp102_cast"/></StgValue>
</operation>

<operation id="2074" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader802.preheader:693  %tmp98 = add i19 %tmp102_cast, %tmp99_cast

]]></Node>
<StgValue><ssdm name="tmp98"/></StgValue>
</operation>

<operation id="2075" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="19" op_0_bw="18">
<![CDATA[
.preheader802.preheader:779  %tmp114_cast = sext i18 %tmp114 to i19

]]></Node>
<StgValue><ssdm name="tmp114_cast"/></StgValue>
</operation>

<operation id="2076" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:781  %tmp118_cast = sext i17 %tmp118 to i18

]]></Node>
<StgValue><ssdm name="tmp118_cast"/></StgValue>
</operation>

<operation id="2077" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:784  %tmp119_cast = sext i17 %tmp119 to i18

]]></Node>
<StgValue><ssdm name="tmp119_cast"/></StgValue>
</operation>

<operation id="2078" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader802.preheader:785  %tmp117 = add i18 %tmp119_cast, %tmp118_cast

]]></Node>
<StgValue><ssdm name="tmp117"/></StgValue>
</operation>

<operation id="2079" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="19" op_0_bw="18">
<![CDATA[
.preheader802.preheader:786  %tmp117_cast = sext i18 %tmp117 to i19

]]></Node>
<StgValue><ssdm name="tmp117_cast"/></StgValue>
</operation>

<operation id="2080" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader802.preheader:787  %tmp113 = add i19 %tmp117_cast, %tmp114_cast

]]></Node>
<StgValue><ssdm name="tmp113"/></StgValue>
</operation>

<operation id="2081" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="19" op_0_bw="18">
<![CDATA[
.preheader802.preheader:873  %tmp129_cast = sext i18 %tmp129 to i19

]]></Node>
<StgValue><ssdm name="tmp129_cast"/></StgValue>
</operation>

<operation id="2082" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:875  %tmp133_cast = sext i17 %tmp133 to i18

]]></Node>
<StgValue><ssdm name="tmp133_cast"/></StgValue>
</operation>

<operation id="2083" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:878  %tmp134_cast = sext i17 %tmp134 to i18

]]></Node>
<StgValue><ssdm name="tmp134_cast"/></StgValue>
</operation>

<operation id="2084" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader802.preheader:879  %tmp132 = add i18 %tmp134_cast, %tmp133_cast

]]></Node>
<StgValue><ssdm name="tmp132"/></StgValue>
</operation>

<operation id="2085" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="19" op_0_bw="18">
<![CDATA[
.preheader802.preheader:880  %tmp132_cast = sext i18 %tmp132 to i19

]]></Node>
<StgValue><ssdm name="tmp132_cast"/></StgValue>
</operation>

<operation id="2086" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader802.preheader:881  %tmp128 = add i19 %tmp132_cast, %tmp129_cast

]]></Node>
<StgValue><ssdm name="tmp128"/></StgValue>
</operation>

<operation id="2087" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="19" op_0_bw="18">
<![CDATA[
.preheader802.preheader:967  %tmp144_cast = sext i18 %tmp144 to i19

]]></Node>
<StgValue><ssdm name="tmp144_cast"/></StgValue>
</operation>

<operation id="2088" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:969  %tmp148_cast = sext i17 %tmp148 to i18

]]></Node>
<StgValue><ssdm name="tmp148_cast"/></StgValue>
</operation>

<operation id="2089" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:972  %tmp149_cast = sext i17 %tmp149 to i18

]]></Node>
<StgValue><ssdm name="tmp149_cast"/></StgValue>
</operation>

<operation id="2090" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader802.preheader:973  %tmp147 = add i18 %tmp149_cast, %tmp148_cast

]]></Node>
<StgValue><ssdm name="tmp147"/></StgValue>
</operation>

<operation id="2091" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="19" op_0_bw="18">
<![CDATA[
.preheader802.preheader:974  %tmp147_cast = sext i18 %tmp147 to i19

]]></Node>
<StgValue><ssdm name="tmp147_cast"/></StgValue>
</operation>

<operation id="2092" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader802.preheader:975  %tmp143 = add i19 %tmp147_cast, %tmp144_cast

]]></Node>
<StgValue><ssdm name="tmp143"/></StgValue>
</operation>

<operation id="2093" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="19" op_0_bw="18">
<![CDATA[
.preheader802.preheader:1061  %tmp159_cast = sext i18 %tmp159 to i19

]]></Node>
<StgValue><ssdm name="tmp159_cast"/></StgValue>
</operation>

<operation id="2094" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:1063  %tmp163_cast = sext i17 %tmp163 to i18

]]></Node>
<StgValue><ssdm name="tmp163_cast"/></StgValue>
</operation>

<operation id="2095" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:1066  %tmp164_cast = sext i17 %tmp164 to i18

]]></Node>
<StgValue><ssdm name="tmp164_cast"/></StgValue>
</operation>

<operation id="2096" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader802.preheader:1067  %tmp162 = add i18 %tmp164_cast, %tmp163_cast

]]></Node>
<StgValue><ssdm name="tmp162"/></StgValue>
</operation>

<operation id="2097" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="19" op_0_bw="18">
<![CDATA[
.preheader802.preheader:1068  %tmp162_cast = sext i18 %tmp162 to i19

]]></Node>
<StgValue><ssdm name="tmp162_cast"/></StgValue>
</operation>

<operation id="2098" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader802.preheader:1069  %tmp158 = add i19 %tmp162_cast, %tmp159_cast

]]></Node>
<StgValue><ssdm name="tmp158"/></StgValue>
</operation>

<operation id="2099" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="19" op_0_bw="18">
<![CDATA[
.preheader802.preheader:1155  %tmp174_cast = sext i18 %tmp174 to i19

]]></Node>
<StgValue><ssdm name="tmp174_cast"/></StgValue>
</operation>

<operation id="2100" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:1157  %tmp178_cast = sext i17 %tmp178 to i18

]]></Node>
<StgValue><ssdm name="tmp178_cast"/></StgValue>
</operation>

<operation id="2101" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:1160  %tmp179_cast = sext i17 %tmp179 to i18

]]></Node>
<StgValue><ssdm name="tmp179_cast"/></StgValue>
</operation>

<operation id="2102" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader802.preheader:1161  %tmp177 = add i18 %tmp179_cast, %tmp178_cast

]]></Node>
<StgValue><ssdm name="tmp177"/></StgValue>
</operation>

<operation id="2103" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="19" op_0_bw="18">
<![CDATA[
.preheader802.preheader:1162  %tmp177_cast = sext i18 %tmp177 to i19

]]></Node>
<StgValue><ssdm name="tmp177_cast"/></StgValue>
</operation>

<operation id="2104" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader802.preheader:1163  %tmp173 = add i19 %tmp177_cast, %tmp174_cast

]]></Node>
<StgValue><ssdm name="tmp173"/></StgValue>
</operation>

<operation id="2105" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="19" op_0_bw="18">
<![CDATA[
.preheader802.preheader:1249  %tmp189_cast = sext i18 %tmp189 to i19

]]></Node>
<StgValue><ssdm name="tmp189_cast"/></StgValue>
</operation>

<operation id="2106" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:1251  %tmp193_cast = sext i17 %tmp193 to i18

]]></Node>
<StgValue><ssdm name="tmp193_cast"/></StgValue>
</operation>

<operation id="2107" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:1254  %tmp194_cast = sext i17 %tmp194 to i18

]]></Node>
<StgValue><ssdm name="tmp194_cast"/></StgValue>
</operation>

<operation id="2108" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader802.preheader:1255  %tmp192 = add i18 %tmp194_cast, %tmp193_cast

]]></Node>
<StgValue><ssdm name="tmp192"/></StgValue>
</operation>

<operation id="2109" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="19" op_0_bw="18">
<![CDATA[
.preheader802.preheader:1256  %tmp192_cast = sext i18 %tmp192 to i19

]]></Node>
<StgValue><ssdm name="tmp192_cast"/></StgValue>
</operation>

<operation id="2110" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader802.preheader:1257  %tmp188 = add i19 %tmp192_cast, %tmp189_cast

]]></Node>
<StgValue><ssdm name="tmp188"/></StgValue>
</operation>

<operation id="2111" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="19" op_0_bw="18">
<![CDATA[
.preheader802.preheader:1343  %tmp204_cast = sext i18 %tmp204 to i19

]]></Node>
<StgValue><ssdm name="tmp204_cast"/></StgValue>
</operation>

<operation id="2112" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:1345  %tmp208_cast = sext i17 %tmp208 to i18

]]></Node>
<StgValue><ssdm name="tmp208_cast"/></StgValue>
</operation>

<operation id="2113" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:1348  %tmp209_cast = sext i17 %tmp209 to i18

]]></Node>
<StgValue><ssdm name="tmp209_cast"/></StgValue>
</operation>

<operation id="2114" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader802.preheader:1349  %tmp207 = add i18 %tmp209_cast, %tmp208_cast

]]></Node>
<StgValue><ssdm name="tmp207"/></StgValue>
</operation>

<operation id="2115" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="19" op_0_bw="18">
<![CDATA[
.preheader802.preheader:1350  %tmp207_cast = sext i18 %tmp207 to i19

]]></Node>
<StgValue><ssdm name="tmp207_cast"/></StgValue>
</operation>

<operation id="2116" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader802.preheader:1351  %tmp203 = add i19 %tmp207_cast, %tmp204_cast

]]></Node>
<StgValue><ssdm name="tmp203"/></StgValue>
</operation>

<operation id="2117" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="19" op_0_bw="18">
<![CDATA[
.preheader802.preheader:1437  %tmp219_cast = sext i18 %tmp219 to i19

]]></Node>
<StgValue><ssdm name="tmp219_cast"/></StgValue>
</operation>

<operation id="2118" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:1439  %tmp223_cast = sext i17 %tmp223 to i18

]]></Node>
<StgValue><ssdm name="tmp223_cast"/></StgValue>
</operation>

<operation id="2119" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:1442  %tmp224_cast = sext i17 %tmp224 to i18

]]></Node>
<StgValue><ssdm name="tmp224_cast"/></StgValue>
</operation>

<operation id="2120" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader802.preheader:1443  %tmp222 = add i18 %tmp224_cast, %tmp223_cast

]]></Node>
<StgValue><ssdm name="tmp222"/></StgValue>
</operation>

<operation id="2121" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="19" op_0_bw="18">
<![CDATA[
.preheader802.preheader:1444  %tmp222_cast = sext i18 %tmp222 to i19

]]></Node>
<StgValue><ssdm name="tmp222_cast"/></StgValue>
</operation>

<operation id="2122" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader802.preheader:1445  %tmp218 = add i19 %tmp222_cast, %tmp219_cast

]]></Node>
<StgValue><ssdm name="tmp218"/></StgValue>
</operation>

<operation id="2123" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1885" bw="19" op_0_bw="18">
<![CDATA[
.preheader802.preheader:1531  %tmp234_cast = sext i18 %tmp234 to i19

]]></Node>
<StgValue><ssdm name="tmp234_cast"/></StgValue>
</operation>

<operation id="2124" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1887" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:1533  %tmp238_cast = sext i17 %tmp238 to i18

]]></Node>
<StgValue><ssdm name="tmp238_cast"/></StgValue>
</operation>

<operation id="2125" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="18" op_0_bw="17">
<![CDATA[
.preheader802.preheader:1536  %tmp239_cast = sext i17 %tmp239 to i18

]]></Node>
<StgValue><ssdm name="tmp239_cast"/></StgValue>
</operation>

<operation id="2126" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1891" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader802.preheader:1537  %tmp237 = add i18 %tmp239_cast, %tmp238_cast

]]></Node>
<StgValue><ssdm name="tmp237"/></StgValue>
</operation>

<operation id="2127" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1892" bw="19" op_0_bw="18">
<![CDATA[
.preheader802.preheader:1538  %tmp237_cast = sext i18 %tmp237 to i19

]]></Node>
<StgValue><ssdm name="tmp237_cast"/></StgValue>
</operation>

<operation id="2128" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader802.preheader:1539  %tmp233 = add i19 %tmp237_cast, %tmp234_cast

]]></Node>
<StgValue><ssdm name="tmp233"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="2129" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="18">
<![CDATA[
.preheader802.preheader:114  %tmp5_cast = sext i18 %tmp5 to i32

]]></Node>
<StgValue><ssdm name="tmp5_cast"/></StgValue>
</operation>

<operation id="2130" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader802.preheader:115  %tmp1 = add i32 %tmp5_cast, %tmp2

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="2131" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="19">
<![CDATA[
.preheader802.preheader:130  %tmp8_cast = sext i19 %tmp8 to i32

]]></Node>
<StgValue><ssdm name="tmp8_cast"/></StgValue>
</operation>

<operation id="2132" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader802.preheader:131  %temp_V_1_0_0_s = add i32 %tmp8_cast, %tmp1

]]></Node>
<StgValue><ssdm name="temp_V_1_0_0_s"/></StgValue>
</operation>

<operation id="2133" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="18">
<![CDATA[
.preheader802.preheader:208  %tmp20_cast = sext i18 %tmp20 to i32

]]></Node>
<StgValue><ssdm name="tmp20_cast"/></StgValue>
</operation>

<operation id="2134" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader802.preheader:209  %tmp16 = add i32 %tmp20_cast, %tmp17

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="2135" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="19">
<![CDATA[
.preheader802.preheader:224  %tmp23_cast = sext i19 %tmp23 to i32

]]></Node>
<StgValue><ssdm name="tmp23_cast"/></StgValue>
</operation>

<operation id="2136" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader802.preheader:225  %temp_V_1_0_1_s = add i32 %tmp23_cast, %tmp16

]]></Node>
<StgValue><ssdm name="temp_V_1_0_1_s"/></StgValue>
</operation>

<operation id="2137" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="18">
<![CDATA[
.preheader802.preheader:302  %tmp35_cast = sext i18 %tmp35 to i32

]]></Node>
<StgValue><ssdm name="tmp35_cast"/></StgValue>
</operation>

<operation id="2138" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader802.preheader:303  %tmp31 = add i32 %tmp35_cast, %tmp32

]]></Node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>

<operation id="2139" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="19">
<![CDATA[
.preheader802.preheader:318  %tmp38_cast = sext i19 %tmp38 to i32

]]></Node>
<StgValue><ssdm name="tmp38_cast"/></StgValue>
</operation>

<operation id="2140" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader802.preheader:319  %temp_V_1_0_2_s = add i32 %tmp38_cast, %tmp31

]]></Node>
<StgValue><ssdm name="temp_V_1_0_2_s"/></StgValue>
</operation>

<operation id="2141" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="18">
<![CDATA[
.preheader802.preheader:396  %tmp50_cast = sext i18 %tmp50 to i32

]]></Node>
<StgValue><ssdm name="tmp50_cast"/></StgValue>
</operation>

<operation id="2142" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader802.preheader:397  %tmp46 = add i32 %tmp50_cast, %tmp47

]]></Node>
<StgValue><ssdm name="tmp46"/></StgValue>
</operation>

<operation id="2143" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="19">
<![CDATA[
.preheader802.preheader:412  %tmp53_cast = sext i19 %tmp53 to i32

]]></Node>
<StgValue><ssdm name="tmp53_cast"/></StgValue>
</operation>

<operation id="2144" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader802.preheader:413  %temp_V_1_0_3_s = add i32 %tmp53_cast, %tmp46

]]></Node>
<StgValue><ssdm name="temp_V_1_0_3_s"/></StgValue>
</operation>

<operation id="2145" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="18">
<![CDATA[
.preheader802.preheader:490  %tmp65_cast = sext i18 %tmp65 to i32

]]></Node>
<StgValue><ssdm name="tmp65_cast"/></StgValue>
</operation>

<operation id="2146" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader802.preheader:491  %tmp61 = add i32 %tmp65_cast, %tmp62

]]></Node>
<StgValue><ssdm name="tmp61"/></StgValue>
</operation>

<operation id="2147" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="19">
<![CDATA[
.preheader802.preheader:506  %tmp68_cast = sext i19 %tmp68 to i32

]]></Node>
<StgValue><ssdm name="tmp68_cast"/></StgValue>
</operation>

<operation id="2148" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader802.preheader:507  %temp_V_1_0_4_s = add i32 %tmp68_cast, %tmp61

]]></Node>
<StgValue><ssdm name="temp_V_1_0_4_s"/></StgValue>
</operation>

<operation id="2149" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="18">
<![CDATA[
.preheader802.preheader:584  %tmp80_cast = sext i18 %tmp80 to i32

]]></Node>
<StgValue><ssdm name="tmp80_cast"/></StgValue>
</operation>

<operation id="2150" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader802.preheader:585  %tmp76 = add i32 %tmp80_cast, %tmp77

]]></Node>
<StgValue><ssdm name="tmp76"/></StgValue>
</operation>

<operation id="2151" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="19">
<![CDATA[
.preheader802.preheader:600  %tmp83_cast = sext i19 %tmp83 to i32

]]></Node>
<StgValue><ssdm name="tmp83_cast"/></StgValue>
</operation>

<operation id="2152" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader802.preheader:601  %temp_V_1_0_5_s = add i32 %tmp83_cast, %tmp76

]]></Node>
<StgValue><ssdm name="temp_V_1_0_5_s"/></StgValue>
</operation>

<operation id="2153" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="18">
<![CDATA[
.preheader802.preheader:678  %tmp95_cast = sext i18 %tmp95 to i32

]]></Node>
<StgValue><ssdm name="tmp95_cast"/></StgValue>
</operation>

<operation id="2154" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader802.preheader:679  %tmp91 = add i32 %tmp95_cast, %tmp92

]]></Node>
<StgValue><ssdm name="tmp91"/></StgValue>
</operation>

<operation id="2155" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="32" op_0_bw="19">
<![CDATA[
.preheader802.preheader:694  %tmp98_cast = sext i19 %tmp98 to i32

]]></Node>
<StgValue><ssdm name="tmp98_cast"/></StgValue>
</operation>

<operation id="2156" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader802.preheader:695  %temp_V_1_0_6_s = add i32 %tmp98_cast, %tmp91

]]></Node>
<StgValue><ssdm name="temp_V_1_0_6_s"/></StgValue>
</operation>

<operation id="2157" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="32" op_0_bw="18">
<![CDATA[
.preheader802.preheader:772  %tmp110_cast = sext i18 %tmp110 to i32

]]></Node>
<StgValue><ssdm name="tmp110_cast"/></StgValue>
</operation>

<operation id="2158" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader802.preheader:773  %tmp106 = add i32 %tmp110_cast, %tmp107

]]></Node>
<StgValue><ssdm name="tmp106"/></StgValue>
</operation>

<operation id="2159" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="19">
<![CDATA[
.preheader802.preheader:788  %tmp113_cast = sext i19 %tmp113 to i32

]]></Node>
<StgValue><ssdm name="tmp113_cast"/></StgValue>
</operation>

<operation id="2160" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader802.preheader:789  %temp_V_1_0_7_s = add i32 %tmp113_cast, %tmp106

]]></Node>
<StgValue><ssdm name="temp_V_1_0_7_s"/></StgValue>
</operation>

<operation id="2161" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="32" op_0_bw="18">
<![CDATA[
.preheader802.preheader:866  %tmp125_cast = sext i18 %tmp125 to i32

]]></Node>
<StgValue><ssdm name="tmp125_cast"/></StgValue>
</operation>

<operation id="2162" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader802.preheader:867  %tmp121 = add i32 %tmp125_cast, %tmp122

]]></Node>
<StgValue><ssdm name="tmp121"/></StgValue>
</operation>

<operation id="2163" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="32" op_0_bw="19">
<![CDATA[
.preheader802.preheader:882  %tmp128_cast = sext i19 %tmp128 to i32

]]></Node>
<StgValue><ssdm name="tmp128_cast"/></StgValue>
</operation>

<operation id="2164" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader802.preheader:883  %temp_V_1_0_8_s = add i32 %tmp128_cast, %tmp121

]]></Node>
<StgValue><ssdm name="temp_V_1_0_8_s"/></StgValue>
</operation>

<operation id="2165" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="32" op_0_bw="18">
<![CDATA[
.preheader802.preheader:960  %tmp140_cast = sext i18 %tmp140 to i32

]]></Node>
<StgValue><ssdm name="tmp140_cast"/></StgValue>
</operation>

<operation id="2166" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader802.preheader:961  %tmp136 = add i32 %tmp140_cast, %tmp137

]]></Node>
<StgValue><ssdm name="tmp136"/></StgValue>
</operation>

<operation id="2167" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="32" op_0_bw="19">
<![CDATA[
.preheader802.preheader:976  %tmp143_cast = sext i19 %tmp143 to i32

]]></Node>
<StgValue><ssdm name="tmp143_cast"/></StgValue>
</operation>

<operation id="2168" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader802.preheader:977  %temp_V_1_0_9_s = add i32 %tmp143_cast, %tmp136

]]></Node>
<StgValue><ssdm name="temp_V_1_0_9_s"/></StgValue>
</operation>

<operation id="2169" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="32" op_0_bw="18">
<![CDATA[
.preheader802.preheader:1054  %tmp155_cast = sext i18 %tmp155 to i32

]]></Node>
<StgValue><ssdm name="tmp155_cast"/></StgValue>
</operation>

<operation id="2170" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader802.preheader:1055  %tmp151 = add i32 %tmp155_cast, %tmp152

]]></Node>
<StgValue><ssdm name="tmp151"/></StgValue>
</operation>

<operation id="2171" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="32" op_0_bw="19">
<![CDATA[
.preheader802.preheader:1070  %tmp158_cast = sext i19 %tmp158 to i32

]]></Node>
<StgValue><ssdm name="tmp158_cast"/></StgValue>
</operation>

<operation id="2172" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader802.preheader:1071  %temp_V_1_0_10_s = add i32 %tmp158_cast, %tmp151

]]></Node>
<StgValue><ssdm name="temp_V_1_0_10_s"/></StgValue>
</operation>

<operation id="2173" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="32" op_0_bw="18">
<![CDATA[
.preheader802.preheader:1148  %tmp170_cast = sext i18 %tmp170 to i32

]]></Node>
<StgValue><ssdm name="tmp170_cast"/></StgValue>
</operation>

<operation id="2174" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader802.preheader:1149  %tmp166 = add i32 %tmp170_cast, %tmp167

]]></Node>
<StgValue><ssdm name="tmp166"/></StgValue>
</operation>

<operation id="2175" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="32" op_0_bw="19">
<![CDATA[
.preheader802.preheader:1164  %tmp173_cast = sext i19 %tmp173 to i32

]]></Node>
<StgValue><ssdm name="tmp173_cast"/></StgValue>
</operation>

<operation id="2176" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader802.preheader:1165  %temp_V_1_0_11_s = add i32 %tmp173_cast, %tmp166

]]></Node>
<StgValue><ssdm name="temp_V_1_0_11_s"/></StgValue>
</operation>

<operation id="2177" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="32" op_0_bw="18">
<![CDATA[
.preheader802.preheader:1242  %tmp185_cast = sext i18 %tmp185 to i32

]]></Node>
<StgValue><ssdm name="tmp185_cast"/></StgValue>
</operation>

<operation id="2178" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader802.preheader:1243  %tmp181 = add i32 %tmp185_cast, %tmp182

]]></Node>
<StgValue><ssdm name="tmp181"/></StgValue>
</operation>

<operation id="2179" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="32" op_0_bw="19">
<![CDATA[
.preheader802.preheader:1258  %tmp188_cast = sext i19 %tmp188 to i32

]]></Node>
<StgValue><ssdm name="tmp188_cast"/></StgValue>
</operation>

<operation id="2180" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader802.preheader:1259  %temp_V_1_0_12_s = add i32 %tmp188_cast, %tmp181

]]></Node>
<StgValue><ssdm name="temp_V_1_0_12_s"/></StgValue>
</operation>

<operation id="2181" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="32" op_0_bw="18">
<![CDATA[
.preheader802.preheader:1336  %tmp200_cast = sext i18 %tmp200 to i32

]]></Node>
<StgValue><ssdm name="tmp200_cast"/></StgValue>
</operation>

<operation id="2182" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader802.preheader:1337  %tmp196 = add i32 %tmp200_cast, %tmp197

]]></Node>
<StgValue><ssdm name="tmp196"/></StgValue>
</operation>

<operation id="2183" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="32" op_0_bw="19">
<![CDATA[
.preheader802.preheader:1352  %tmp203_cast = sext i19 %tmp203 to i32

]]></Node>
<StgValue><ssdm name="tmp203_cast"/></StgValue>
</operation>

<operation id="2184" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader802.preheader:1353  %temp_V_1_0_13_s = add i32 %tmp203_cast, %tmp196

]]></Node>
<StgValue><ssdm name="temp_V_1_0_13_s"/></StgValue>
</operation>

<operation id="2185" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="32" op_0_bw="18">
<![CDATA[
.preheader802.preheader:1430  %tmp215_cast = sext i18 %tmp215 to i32

]]></Node>
<StgValue><ssdm name="tmp215_cast"/></StgValue>
</operation>

<operation id="2186" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader802.preheader:1431  %tmp211 = add i32 %tmp215_cast, %tmp212

]]></Node>
<StgValue><ssdm name="tmp211"/></StgValue>
</operation>

<operation id="2187" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="32" op_0_bw="19">
<![CDATA[
.preheader802.preheader:1446  %tmp218_cast = sext i19 %tmp218 to i32

]]></Node>
<StgValue><ssdm name="tmp218_cast"/></StgValue>
</operation>

<operation id="2188" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader802.preheader:1447  %temp_V_1_0_14_s = add i32 %tmp218_cast, %tmp211

]]></Node>
<StgValue><ssdm name="temp_V_1_0_14_s"/></StgValue>
</operation>

<operation id="2189" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="32" op_0_bw="18">
<![CDATA[
.preheader802.preheader:1524  %tmp230_cast = sext i18 %tmp230 to i32

]]></Node>
<StgValue><ssdm name="tmp230_cast"/></StgValue>
</operation>

<operation id="2190" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader802.preheader:1525  %tmp226 = add i32 %tmp230_cast, %tmp227

]]></Node>
<StgValue><ssdm name="tmp226"/></StgValue>
</operation>

<operation id="2191" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="32" op_0_bw="19">
<![CDATA[
.preheader802.preheader:1540  %tmp233_cast = sext i19 %tmp233 to i32

]]></Node>
<StgValue><ssdm name="tmp233_cast"/></StgValue>
</operation>

<operation id="2192" st_id="73" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader802.preheader:1541  %temp_V_1_0_15_s = add i32 %tmp233_cast, %tmp226

]]></Node>
<StgValue><ssdm name="temp_V_1_0_15_s"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="2193" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="512" op_0_bw="512" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32">
<![CDATA[
.preheader802.preheader:1542  %p_Result_0_s = call i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32(i32 %temp_V_1_0_15_s, i32 %temp_V_1_0_14_s, i32 %temp_V_1_0_13_s, i32 %temp_V_1_0_12_s, i32 %temp_V_1_0_11_s, i32 %temp_V_1_0_10_s, i32 %temp_V_1_0_9_s, i32 %temp_V_1_0_8_s, i32 %temp_V_1_0_7_s, i32 %temp_V_1_0_6_s, i32 %temp_V_1_0_5_s, i32 %temp_V_1_0_4_s, i32 %temp_V_1_0_3_s, i32 %temp_V_1_0_2_s, i32 %temp_V_1_0_1_s, i32 %temp_V_1_0_0_s)

]]></Node>
<StgValue><ssdm name="p_Result_0_s"/></StgValue>
</operation>

<operation id="2194" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="0" op_0_bw="512" op_1_bw="11">
<![CDATA[
.preheader802.preheader:1543  store i512 %p_Result_0_s, i512* %acc_mem_0_V_addr_2, align 64

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2195" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="reset_acc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="0" op_0_bw="0">
<![CDATA[
.preheader802.preheader:1544  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="2196" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="0" op_0_bw="0">
<![CDATA[
.loopexit805.loopexit:0  br label %.loopexit805

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2197" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="0" op_0_bw="0">
<![CDATA[
.loopexit805:0  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
