<?xml version="1.0" encoding="utf-8"?>
<search> 
  
  
    
    <entry>
      <title>docs-tool</title>
      <link href="/FPGA-practice/2026/02/28/docs-tool/"/>
      <url>/FPGA-practice/2026/02/28/docs-tool/</url>
      
        <content type="html"><![CDATA[<p>● ✅ 标准化 Skill 结构已完成！</p><p>  已按照官方规范重新组织：</p><p>  srs-generator-standard&#x2F;<br>  ├── SKILL.md                  ✓ 主要技能说明<br>  ├── template.md               ✓ Claude 填写模板<br>  ├── examples&#x2F;<br>  │   ├── config.json          ✓ 配置示例<br>  │   └── sample.md            ✓ 输出示例<br>  └── scripts&#x2F;<br>      ├── generate_srs.py       ✓ 核心生成脚本<br>      └── validate.sh          ✓ 环境验证脚本</p><hr><p>  📊 两种方案对比分析</p><p>  方案对比表<br>  ┌──────────┬────────────────────────┬────────────────────────────┐<br>  │   维度   │ 当前方案（字符串替换） │ docxtpl 方案（Jinja2模板） │<br>  ├──────────┼────────────────────────┼────────────────────────────┤<br>  │ 复杂度   │ 低（字符串替换）       │ 中（需学习Jinja2）         │<br>  ├──────────┼────────────────────────┼────────────────────────────┤<br>  │ 灵活性   │ 低（固定替换规则）     │ 高（支持循环、条件）       │<br>  ├──────────┼────────────────────────┼────────────────────────────┤<br>  │ 格式保持 │ ✓ 100%                 │ ✓ 100%                     │<br>  ├──────────┼────────────────────────┼────────────────────────────┤<br>  │ 可维护性 │ 中                     │ 高（模板与数据分离）       │<br>  ├──────────┼────────────────────────┼────────────────────────────┤<br>  │ 适用场景 │ 固定格式文档           │ 动态内容文档               │<br>  ├──────────┼────────────────────────┼────────────────────────────┤<br>  │ 学习成本 │ 低                     │ 中（需学习docxtpl）        │<br>  ├──────────┼────────────────────────┼────────────────────────────┤<br>  │ 模板制作 │ 无需修改模板           │ 需要添加占位符             │<br>  ├──────────┼────────────────────────┼────────────────────────────┤<br>  │ 实现速度 │ 快                     │ 中（需准备模板）           │<br>  └──────────┴────────────────────────┴────────────────────────────┘</p><p>常见有这些（<code>python-docx</code> 语义）：</p><ul><li><code>doc.paragraphs</code>：正文顶层段落集合  </li><li><code>doc.tables</code>：正文顶层表格集合  </li><li><code>doc.sections</code>：分节集合（页边距、页眉页脚等版式）  </li><li><code>doc.styles</code>：样式集合（段落&#x2F;字符&#x2F;表格样式定义）  </li><li><code>doc.inline_shapes</code>：内联图形集合（图片等）  </li><li><code>doc.core_properties</code>：文档元数据（标题、作者、创建时间等）  </li><li><code>doc.settings</code>：文档设置（部分全局开关）  </li><li><code>doc.element</code>：底层 XML 根节点（可直接操作 <code>w:p/w:r/w:t</code> 等）  </li><li><code>doc.part</code>：OPC 部件入口（关系、部件级操作）</li></ul>]]></content>
      
      
      
    </entry>
    
    
    
    <entry>
      <title></title>
      <link href="/FPGA-practice/2026/02/28/a/"/>
      <url>/FPGA-practice/2026/02/28/a/</url>
      
        <content type="html"><![CDATA[]]></content>
      
      
      
    </entry>
    
    
    
    <entry>
      <title>verilog-2</title>
      <link href="/FPGA-practice/2026/02/25/verilog-2/"/>
      <url>/FPGA-practice/2026/02/25/verilog-2/</url>
      
        <content type="html"><![CDATA[<p><img src="image.png"></p>]]></content>
      
      
      
    </entry>
    
    
    
    <entry>
      <title>AXI总线与应用</title>
      <link href="/FPGA-practice/2026/02/24/AXI%E6%80%BB%E7%BA%BF%E4%B8%8E%E5%BA%94%E7%94%A8/"/>
      <url>/FPGA-practice/2026/02/24/AXI%E6%80%BB%E7%BA%BF%E4%B8%8E%E5%BA%94%E7%94%A8/</url>
      
        <content type="html"><![CDATA[<p>学习AXI总线能够加深对FPGA设计中对数据传输与控制的理解。</p><h1 id="AXI："><a href="#AXI：" class="headerlink" title="AXI："></a>AXI：</h1><p>AXI(Advanced eXtensible Interface)总线：是ARM公司提出的AMBA3.0协议中的重要组成部分，是一种高性能，高带宽，低延迟的<strong>片内总线</strong>。</p><ul><li>AXI总线已经成为高性能SoC设计、FPGA设计中采用的总线标准。</li><li>AXI总线包括：AXI4、AXI4-Lite和AXI4-Stream</li><li></li></ul><h1 id="AXI总线读操作"><a href="#AXI总线读操作" class="headerlink" title="AXI总线读操作"></a>AXI总线读操作</h1><p><img src="image-2.png"></p><h2 id="状态转换图"><a href="#状态转换图" class="headerlink" title="状态转换图"></a>状态转换图</h2><p><img src="image-5.png"></p><h2 id="代码实现"><a href="#代码实现" class="headerlink" title="代码实现"></a>代码实现</h2><p>读数据模块，主要采用状态机三段式进行实现，大致可以分为以下五个状态：</p><ul><li><strong>读空闲 (RD_IDLE)</strong> ：等待触发突发信号。</li><li><strong>读地址 (RD_ADDR)</strong> ：向从机写入读地址和突发信息。</li><li><strong>读数据 (RD_DATA)</strong> ：数据传递状态。</li><li><strong>读完成 (RD_LAST)</strong> ：传输最后一个数据。</li><li><strong>读停止 (RD_STOP)</strong> ：复位各自信号。</li></ul><h1 id="AXI总线写操作"><a href="#AXI总线写操作" class="headerlink" title="AXI总线写操作"></a>AXI总线写操作</h1><p><img src="image-3.png"></p><h2 id="状态转换图-1"><a href="#状态转换图-1" class="headerlink" title="状态转换图"></a>状态转换图</h2><p><img src="image-4.png"></p><h2 id="代码实现-1"><a href="#代码实现-1" class="headerlink" title="代码实现"></a>代码实现</h2><p>写数据模块，主要采用状态机☐三段式进行实现，大致可以分为以下五个状态：</p><ul><li><strong>写空闲 (WR_IDLE)</strong> ：等待触发突发信号。</li><li><strong>写地址 (WR_ADDR)</strong> ：向从机写入写地址和突发信息。</li><li><strong>写数据 (WR_DATA)</strong> ：数据传递状态。</li><li><strong>写完成 (WR_LAST)</strong> ：传输最后一个数据。</li><li><strong>写停止 (WR_STOP)</strong> ：复位各自信号。</li><li></li></ul><h1 id="设计一个简单的控制逻辑，用于通过AXI-Lite接口对RAM进行读写操作。"><a href="#设计一个简单的控制逻辑，用于通过AXI-Lite接口对RAM进行读写操作。" class="headerlink" title="设计一个简单的控制逻辑，用于通过AXI-Lite接口对RAM进行读写操作。"></a>设计一个简单的控制逻辑，用于通过AXI-Lite接口对RAM进行读写操作。</h1><h2 id="添加IP核：AXI-BRAM-Controller"><a href="#添加IP核：AXI-BRAM-Controller" class="headerlink" title="添加IP核：AXI BRAM Controller"></a>添加IP核：AXI BRAM Controller</h2><p>AXI BRAM Controller：负责将AXI总线协议转换为BRAM接口协议。它支持AXI4或AXI4-Lite接口（可配置）。<br><img src="AXI-BRAM.png"></p><h2 id="添加IP核：Block-Memory-Generator"><a href="#添加IP核：Block-Memory-Generator" class="headerlink" title="添加IP核：Block Memory Generator"></a>添加IP核：Block Memory Generator</h2><p>Block Memory Generator是AMD（原Xilinx）提供的用于生成FPGA内部块内存（BRAM）的专用IP核。<br><img src="Block-Memory-Generator.png"></p><h1 id="添加IP核：AXI-Stream-FIFO"><a href="#添加IP核：AXI-Stream-FIFO" class="headerlink" title="添加IP核：AXI-Stream FIFO"></a>添加IP核：AXI-Stream FIFO</h1><p><img src="AXI.png"></p>]]></content>
      
      
      
    </entry>
    
    
    
    <entry>
      <title>verilog-1</title>
      <link href="/FPGA-practice/2026/02/24/verilog-1/"/>
      <url>/FPGA-practice/2026/02/24/verilog-1/</url>
      
        <content type="html"><![CDATA[<p>后边遇到的HDLBits：Serial Receiver系列问题以及HDLBits: PS&#x2F;2系列问题的难点都差不多是状态机设计的问题了。<br>遇到这种比特序列通信协议的实现，通常就是两个难点：计数器的调试实现和状态机的状态设计问题。<br>看到知乎上不少人来讨论，这个笔记也讨论一下这个问题。</p><h1 id="什么样的状态可以省略？"><a href="#什么样的状态可以省略？" class="headerlink" title="什么样的状态可以省略？"></a>什么样的状态可以省略？</h1><p>举例：<a href="https://hdlbits.01xz.net/wiki/Fsm_serialdp">Serial Receiver with Parity Checking</a><br><img src="image.png"><br>这个解决方案没有状态START？但却有STOP？为什么可以这样？<br>什么时候需要单独设计一个状态？是因为这里有一个周期的时长必须对应一个状态？还是说仅是为了方便进行判断，没有这个状态实际上也能实现？</p><p>Answer:<br>STOP状态和START状态的关键区别</p><h3 id="START是”触发条件”，STOP是”验证条件”"><a href="#START是”触发条件”，STOP是”验证条件”" class="headerlink" title="START是”触发条件”，STOP是”验证条件”"></a>START是”触发条件”，STOP是”验证条件”</h3><p>START的作用（可以合并到IDLE）：</p><p>只是一个”触发器”，检测到0就触发接收</p><p>不需要验证什么，因为0就是起始位的定义</p><p>IDLE状态检测到0，下一周期直接进入DATA，没问题</p><h3 id="STOP的作用（必须独立）："><a href="#STOP的作用（必须独立）：" class="headerlink" title="STOP的作用（必须独立）："></a>STOP的作用（必须独立）：</h3><p>需要验证收到的位是不是1</p><p>验证结果决定下一步：如果正确就结束，错误就要等待</p><p>需要”记住”验证结果来决定后续行为</p><p><strong>状态的本质是记忆，STOP状态记忆的是”我正在验证停止位”这个事实，以及验证的结果会影响后续行为。这就是为什么STOP必须保留而START可以省略的原因！</strong><br>同理，这题为parity check单独设置一个CHECK状态，不是因为这里需要判断下一个状态进入STOP还是ERROR就必须设置。<br>而是STOP和ERROR的周期不在同一周期！如果省略CHECK状态：<br>问题出现了：</p><figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line">周期:    8     9     10</span><br><span class="line">状态:  DATA → STOP → ?</span><br><span class="line">         ↑      ↑     ↑</span><br><span class="line">        cnt=8  接收   此时要判断：</span><br><span class="line">               停止位  1. 停止位是否正确</span><br><span class="line">                      2. 奇偶是否正确</span><br><span class="line">                      3. </span><br></pre></td></tr></table></figure><p>在周期9（STOP状态），我们刚刚收到停止位，<strong>但奇偶校验的结果此时还没有准备好！</strong></p><p><strong>FSM的状态设计不仅要考虑功能，还要考虑硬件的时序特性。CHECK状态就像是一个必要的”缓冲”，等待组合逻辑稳定下来。</strong><br>回答刚开始提出的问题：<br>对于CHECK：单独设计一个状态，不是因为这里刚好有一个bit的周期，而是因为向下个状态的转移需要等待组合逻辑稳定下来。<br>对于STOP：单独设计一个状态，是因为需要“记住”验证结果来决定后续行为。（这也是状态需要存在的大多原因）<br>对于START，可以省略是因为无需判断，只要遇0一定就要进入DATA，且这个bit周期当作IDLE的一部分。</p><p>总的来说，设计硬件需要以时钟周期为主线，结合具体程序逻辑（状态机状态转换逻辑）进行状态设计，得到最优方案。</p><h1 id="计数器的判断条件难以确定需要反复调试？"><a href="#计数器的判断条件难以确定需要反复调试？" class="headerlink" title="计数器的判断条件难以确定需要反复调试？"></a>计数器的判断条件难以确定需要反复调试？</h1><p>这个问题实际上还是上一个问题，在哪个周期进行判断？通常是使用无意义的数字序列给各个状态编号，但这样丢失了隐含的可以帮我我们清晰地理解问题的信息，比如说<strong>STOP和ERROR不在同一周期</strong>,可以说这是这题的难点了。解决方案有两种，要么还是用计数器仔细思考多多测试，要么进行有意义的状态编号。<br>第二种还是会更优雅一些，也是计数器的一种通用替代方案（事实上就是因为reg state本身就可以当作计数器用也可以赋予含义当状态用，可以说是一石二鸟了）</p><p>两种解法的示意图都记录下来：</p><p><img src="image.png"></p><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br></pre></td><td class="code"><pre><span class="line"></span><br><span class="line"><span class="keyword">module</span> top_module(</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> in,</span><br><span class="line">    <span class="keyword">input</span> reset,    <span class="comment">// Synchronous reset</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>] out_byte,</span><br><span class="line">    <span class="keyword">output</span> done</span><br><span class="line">); <span class="comment">//</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">parameter</span> IDLE = <span class="number">0</span>, DATA = <span class="number">1</span>, CHECK = <span class="number">2</span>, STOP = <span class="number">3</span>, ERROR = <span class="number">4</span>;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">reg</span>[<span class="number">2</span>:<span class="number">0</span>] state, next_state;</span><br><span class="line">    <span class="keyword">reg</span>[<span class="number">3</span>:<span class="number">0</span>] cnt;</span><br><span class="line">    <span class="keyword">reg</span>[<span class="number">7</span>:<span class="number">0</span>] out;</span><br><span class="line">    <span class="keyword">reg</span> check;</span><br><span class="line">    <span class="keyword">wire</span> odd, start;</span><br><span class="line">    </span><br><span class="line">    parity parity_inst(</span><br><span class="line">        <span class="variable">.clk</span>(clk),</span><br><span class="line">        <span class="variable">.reset</span>(reset | start),</span><br><span class="line">        <span class="variable">.in</span>(in),</span><br><span class="line">        <span class="variable">.odd</span>(odd));    </span><br><span class="line">    </span><br><span class="line">    <span class="comment">//transition</span></span><br><span class="line">    <span class="keyword">always</span>@(*)<span class="keyword">begin</span></span><br><span class="line">        start = <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">case</span>(state)</span><br><span class="line">            IDLE:<span class="keyword">begin</span> next_state=in?IDLE:DATA; start=<span class="number">1</span>; <span class="keyword">end</span></span><br><span class="line">            DATA:next_state=(cnt==<span class="number">8</span>)?CHECK:DATA;</span><br><span class="line">            CHECK:next_state=in?STOP:ERROR;</span><br><span class="line">            STOP:<span class="keyword">begin</span> next_state=in?IDLE:DATA; start=<span class="number">1</span>; <span class="keyword">end</span></span><br><span class="line">            ERROR:next_state=in?IDLE:ERROR;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">//state</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk)<span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(reset)</span><br><span class="line">            state&lt;=IDLE;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            state&lt;=next_state;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">//cnt</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk)<span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(reset)</span><br><span class="line">            cnt&lt;=<span class="number">0</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            <span class="keyword">case</span>(state)</span><br><span class="line">                DATA:cnt&lt;=cnt+<span class="number">1</span>;</span><br><span class="line">                <span class="keyword">default</span>:cnt&lt;=<span class="number">0</span>;</span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">//out</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk)<span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(reset)</span><br><span class="line">            out&lt;=<span class="number">0</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            <span class="keyword">case</span>(next_state)</span><br><span class="line">                DATA:out&lt;=&#123;in,out[<span class="number">7</span>:<span class="number">1</span>]&#125;;</span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">//check</span></span><br><span class="line">    <span class="keyword">always</span>@(<span class="keyword">posedge</span> clk)<span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(reset)</span><br><span class="line">            check&lt;=<span class="number">0</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            check&lt;=odd;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">assign</span> out_byte=out;</span><br><span class="line">    <span class="keyword">assign</span> done=check&amp;(state==STOP);</span><br><span class="line">                </span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure><p><img src="image-1.png"></p><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module(</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> in,</span><br><span class="line">    <span class="keyword">input</span> reset,    <span class="comment">// Synchronous reset</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>] out_byte,</span><br><span class="line">    <span class="keyword">output</span> done</span><br><span class="line">); <span class="comment">//</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// Modify FSM and datapath from Fsm_serialdata</span></span><br><span class="line">    <span class="keyword">parameter</span> START = <span class="number">0</span>, CHECK = <span class="number">9</span>, STOP = <span class="number">10</span>, IDEL = <span class="number">11</span>, ERROR = <span class="number">12</span>;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">4</span>:<span class="number">0</span>] state, next_state;</span><br><span class="line">    <span class="keyword">reg</span> valid, start;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        start = <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">case</span> (state)</span><br><span class="line">            IDEL: <span class="keyword">begin</span> next_state = in ? IDEL : START; start = <span class="number">1</span>; <span class="keyword">end</span></span><br><span class="line">            STOP: <span class="keyword">begin</span> next_state = in ? IDEL : START; start = <span class="number">1</span>; <span class="keyword">end</span></span><br><span class="line">            CHECK: next_state = in ? STOP : ERROR;</span><br><span class="line">            ERROR: next_state = in ? IDEL : ERROR;</span><br><span class="line">            <span class="keyword">default</span>: next_state = state + <span class="number">1</span>;</span><br><span class="line">        <span class="keyword">endcase</span>  </span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk)</span><br><span class="line">        <span class="keyword">if</span> (reset)</span><br><span class="line">            state &lt;= IDEL;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            state &lt;= next_state;</span><br><span class="line">            valid &lt;= odd;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk)</span><br><span class="line">        <span class="keyword">if</span> ((<span class="number">0</span> &lt;= state) &amp; (state &lt; <span class="number">8</span>))</span><br><span class="line">            out_byte[state] &lt;= in;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">wire</span> odd;</span><br><span class="line">    parity check(clk, reset | start, in, odd);</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">assign</span> done = (valid &amp; (state == STOP));</span><br><span class="line">    <span class="comment">// New: Add parity checking.</span></span><br><span class="line">    </span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>]]></content>
      
      
      
    </entry>
    
    
    
    <entry>
      <title>verilog</title>
      <link href="/FPGA-practice/2026/02/23/verilog/"/>
      <url>/FPGA-practice/2026/02/23/verilog/</url>
      
        <content type="html"><![CDATA[<p>《疯狂小旅鼠》(Lemmings)是一款1991年发行的解谜策略类游戏，是20世纪90年代初最受好评的电子游戏之一。在Verilog的编程练习中，遇到了用Verilog实现这个小游戏的系一列题目，过程中产生了不少有趣的发现。</p><h1 id="Everything-is-a-state-machine"><a href="#Everything-is-a-state-machine" class="headerlink" title="Everything is a state machine."></a>Everything is a state machine.</h1><p>程序是什么？《数据结构与算法》课上会说，程序就是数据结构+算法。<br>而《数字逻辑电路》的Take away message说程序是一个状态机。</p><p>最早听到“状态机”这个词是在操作系统课上，老师会讲说操作系统就是一个状态机，也是一个状态机管理器。还会说到：<br>“程序的本质是状态机”<br>“计算机的世界没有魔法”<br>“机器永远是对的”<br>“你看到的一切不过是状态机在不同状态之间的转换”<br>“通过状态机的视角在分析复杂系统的时候会很有用”<br>……<br>这些结论看起来可能非常显而易见，不知道有什么用但却是正确的事实。但经过了实践，才会发现这些结论确实很有道理。</p><p>C语言讲究面向内存编程，它以及其它高级编程语言进行了很多抽象，以至于状态机这个概念在编程实践中通常是透明的，程序员基本感受不到状态机的概念。<br>随着实践经验不断向底层丰富，状态机的影子在操作系统层面经常出现，作为一种分析工具和建模工具解决问题。<br>而在寄存器级别的编程语言层面(Verilog)，可以说必须是面向状态机编程了。这一点我在这次的练习实践中深有体会。</p><h2 id="Q-为什么Lemmings-2不能像Lemmings-1中那样只用一个reg-state解决问题？"><a href="#Q-为什么Lemmings-2不能像Lemmings-1中那样只用一个reg-state解决问题？" class="headerlink" title="Q:为什么Lemmings 2不能像Lemmings 1中那样只用一个reg state解决问题？"></a>Q:为什么<a href="https://hdlbits.01xz.net/wiki/Lemmings2">Lemmings 2</a>不能像<a href="https://hdlbits.01xz.net/wiki/Lemmings1">Lemmings 1</a>中那样只用一个reg state解决问题？</h2><p>Verilog语言有个关键词叫<code>parameter</code>，这个很神奇，它叫做常量却又跟C语言的常量不同，也可以非常直接地看透它——综合器优化成的常数逻辑。<br>Lemmings 1中鼠鼠只能向左或向右两个状态，隐式地规定1代表向左，0代表向右，不用定义parameter也可以完成实现。只用reg state 和next_state就描绘了状态机。<br>但是，这容易造成混淆——仿佛只用reg state就能够完成实现，无需parameter这样的常量。可是0和1不足以描绘两个以上的状态，当状态变多时，必须自己定义更多的状态来帮助判断当前state在哪里！这说明parameter在描述状态中必不可少，如果一份代码描述状态机却都没有用parameter，那大概存在问题。</p><h2 id="Q-分析复杂系统时非常有用的状态转换图"><a href="#Q-分析复杂系统时非常有用的状态转换图" class="headerlink" title="Q:分析复杂系统时非常有用的状态转换图"></a>Q:分析复杂系统时非常有用的状态转换图</h2><div style="display: grid; grid-template-columns: 1fr 1fr; gap: 15px; margin: 15px 0;">  <img src="hint1.png" style="width: 100%; height: auto;">  <img src="hint2.png" style="width: 100%; height: auto;">  <img src="hint3.png" style="width: 100%; height: auto;">  <img src="hint4.png" style="width: 100%; height: auto;"></div><p>点开四道题目各自的<code>Hint</code>可以发现，有了一副状态转换图，写代码解决问题时的思路一下就非常清晰了，图示和Verilog代码有着非常明确的对应关系：<br>向外箭头个数表示当前状态到下一个状态时需要判断if的嵌套层数。指向当前状态的箭头表明需要显式判断存在下一个状态仍然保持当前状态的情况。<br>向内的箭头对应在时钟跳变时state &lt;&#x3D; next_state。</p><p>有句话说：“不要以C语言的方式写Verilog代码”。<br>这里就有两个例子可以将这句话具体描述：<br>1.想想在这里用的寄存器变量reg state 和 next_state。这样的命名方式解释了对编程语言的理解方式的差异，假如这里是C语言，给一个变量名起名叫next_state，那大概不会用它给别人赋值，因为next_state大概是要算一个东西出来去做使用。而这里却会写 state &lt;&#x3D; next_state这样奇怪的代码，很容易用C语言的惯性去理解Verilog代码，造成错误。但是要知道state&lt;&#x3D;next_state的内在含义是不断地，周期性地更新state，而不是顺序地完成一个计算逻辑。</p><p>2.这个在做Lemmings2的时候尤其体会——鼠鼠下落的时候能否改变方向？<br>如果能改变，那我实际上只需要用独立的变量组合，去判断当前状态是什么。eg:定义int is_falling;int facing_dir;就有了四个状态。<br>如果不能改变，那要注意，这里一定单独为这样的每个状态定义常量，因为状态FALL_L是无法向LEFT进行转换的。状态机的视角能够带来深刻的理解。</p><p>进一步概括：<br>这正是软件和硬件思维的分水岭：</p><ul><li><p>软件（C&#x2F;现代游戏）：世界是线性的、顺序的。你可以轻松地用多个独立的标志位来描述一个物体的复合属性（比如“它正在下落，并且脸朝左”），然后在每一帧的游戏循环中根据输入更新这些标志位。这种方式非常灵活，易于修改和扩展。</p></li><li><p>硬件（Verilog&#x2F;数字电路）：世界是并发的、离散的。在时钟的驱动下，电路在每一个时刻都处于一个唯一且稳定的“状态”中。这个状态通常由一组触发器的输出共同定义。用 FSM 建模时，FALL_LEFT 和 FALL_RIGHT 就是两个不同的、唯一的触发器状态编码。这种设计虽然在灵活性上不如软件，但它保证了电路的确定性、稳定性和可预测性，这正是硬件设计所追求的。</p></li></ul><h1 id="总是快半拍？"><a href="#总是快半拍？" class="headerlink" title="总是快半拍？"></a>总是快半拍？</h1><p><img src="wrong.png" alt="Lemmings2"></p><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">assign</span> aaah = !ground</span><br></pre></td></tr></table></figure><p>上述代码的含义是直接将输入ground取反后连接到输出，也就是说当ground变化的瞬间aaah也会变。<br>这样就出现了总是快半拍的波形图。<br>Q:为什么正确答案不是快半拍的实现？这似乎不影响游戏功能<br>A:aaah 快了一个时钟沿是因为你使用了组合逻辑来驱动它：而在状态机中，状态变化是在时钟沿才发生的。这导致了时序不匹配。</p><p>正确的实现——让 aaah 也成为时序逻辑的一部分，与状态同步：</p><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// !!! assign aaah = ~ground;</span></span><br><span class="line"><span class="keyword">assign</span> aaah = (state == FALL_L || state == FALL_R);</span><br></pre></td></tr></table></figure><h1 id="避免产生锁存器"><a href="#避免产生锁存器" class="headerlink" title="避免产生锁存器"></a>避免产生锁存器</h1><p>最后是Lemmings4的代码：<br>避免让综合器推断出锁存器，需要让case语句中的所有分支判断都不遗漏情况。<br>最好的办法我觉的还是在进入case之前就完成默认赋值。要么就吧每一个if else都写全。不要依靠default完成默认情况赋值，这个不可靠。</p><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> top_module(</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> areset,</span><br><span class="line">    <span class="keyword">input</span> bump_left,</span><br><span class="line">    <span class="keyword">input</span> bump_right,</span><br><span class="line">    <span class="keyword">input</span> ground,</span><br><span class="line">    <span class="keyword">input</span> dig,</span><br><span class="line">    <span class="keyword">output</span> walk_left,</span><br><span class="line">    <span class="keyword">output</span> walk_right,</span><br><span class="line">    <span class="keyword">output</span> aaah,</span><br><span class="line">    <span class="keyword">output</span> digging</span><br><span class="line">); </span><br><span class="line"> </span><br><span class="line">    <span class="keyword">parameter</span> LEFT = <span class="number">1</span>, RIGHT = <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">parameter</span> FALL_L = <span class="number">3</span>, FALL_R = <span class="number">2</span>;</span><br><span class="line">    <span class="keyword">parameter</span> DIG_L = <span class="number">5</span>, DIG_R = <span class="number">4</span>;</span><br><span class="line">    <span class="keyword">parameter</span> SPLAT = <span class="number">6</span>;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] count;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">2</span>:<span class="number">0</span>] state, next_state;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        next_state = state; </span><br><span class="line">        </span><br><span class="line">        <span class="keyword">case</span> (state)</span><br><span class="line">            LEFT: <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span> (!ground) next_state = FALL_L;</span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">if</span> (dig) next_state = DIG_L;</span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">if</span> (bump_left) next_state = RIGHT;</span><br><span class="line">                <span class="comment">// 否则保持 LEFT（已由默认值处理）</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            </span><br><span class="line">            RIGHT: <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span> (!ground) next_state = FALL_R;</span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">if</span> (dig) next_state = DIG_R;</span><br><span class="line">                <span class="keyword">else</span> <span class="keyword">if</span> (bump_right) next_state = LEFT;</span><br><span class="line">                <span class="comment">// 否则保持 RIGHT</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            </span><br><span class="line">            DIG_L: <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span> (!ground) next_state = FALL_L;</span><br><span class="line">                <span class="comment">// 否则保持 DIG_L</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            </span><br><span class="line">            DIG_R: <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span> (!ground) next_state = FALL_R;</span><br><span class="line">                <span class="comment">// 否则保持 DIG_R</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            </span><br><span class="line">            FALL_L: <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span> (ground) <span class="keyword">begin</span></span><br><span class="line">                    <span class="keyword">if</span> (count &gt; <span class="number">8&#x27;d20</span>) next_state = SPLAT;</span><br><span class="line">                    <span class="keyword">else</span> next_state = LEFT;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="comment">// 如果 ground 为假，保持 FALL_L（默认值）</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            </span><br><span class="line">            FALL_R: <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span> (ground) <span class="keyword">begin</span></span><br><span class="line">                    <span class="keyword">if</span> (count &gt; <span class="number">8&#x27;d20</span>) next_state = SPLAT;</span><br><span class="line">                    <span class="keyword">else</span> next_state = RIGHT;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="comment">// 如果 ground 为假，保持 FALL_R</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            </span><br><span class="line">            SPLAT: <span class="keyword">begin</span></span><br><span class="line">                <span class="comment">// 保持 SPLAT（默认值）</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            </span><br><span class="line">            <span class="keyword">default</span>: next_state = LEFT;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">// 时序逻辑</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">posedge</span> areset) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (areset) <span class="keyword">begin</span></span><br><span class="line">            state &lt;= LEFT;</span><br><span class="line">            count &lt;= <span class="number">8&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="comment">// 下落时计数，否则清零</span></span><br><span class="line">            <span class="keyword">if</span> ((state == FALL_L) || (state == FALL_R))</span><br><span class="line">                count &lt;= count + <span class="number">8&#x27;d1</span>;</span><br><span class="line">            <span class="keyword">else</span></span><br><span class="line">                count &lt;= <span class="number">8&#x27;d1</span>;</span><br><span class="line">            </span><br><span class="line">            state &lt;= next_state;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 输出</span></span><br><span class="line">    <span class="keyword">assign</span> walk_left = (state == LEFT);</span><br><span class="line">    <span class="keyword">assign</span> walk_right = (state == RIGHT);</span><br><span class="line">    <span class="keyword">assign</span> aaah = ((state == FALL_L) || (state == FALL_R));</span><br><span class="line">    <span class="keyword">assign</span> digging = ((state == DIG_L) || (state == DIG_R));</span><br><span class="line">    </span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>]]></content>
      
      
      
    </entry>
    
    
    
    <entry>
      <title>FPGA高速接口测试与验证</title>
      <link href="/FPGA-practice/2026/02/23/FPGA%E9%AB%98%E9%80%9F%E6%8E%A5%E5%8F%A3%E6%B5%8B%E8%AF%95%E4%B8%8E%E9%AA%8C%E8%AF%81/"/>
      <url>/FPGA-practice/2026/02/23/FPGA%E9%AB%98%E9%80%9F%E6%8E%A5%E5%8F%A3%E6%B5%8B%E8%AF%95%E4%B8%8E%E9%AA%8C%E8%AF%81/</url>
      
        <content type="html"><![CDATA[<h1 id="项目创建与IP核添加"><a href="#项目创建与IP核添加" class="headerlink" title="项目创建与IP核添加"></a>项目创建与IP核添加</h1><p>在开发工具Vivado添加器件：Xlinx7 Series，选择芯片型号”xc7k325tffg900-2”,<a href="https://docs.amd.com/r/zh-CN/ug908-vivado-programming-debugging/%E4%BD%BF%E7%94%A8-Vivado-IP-%E7%9B%AE%E5%BD%95%E7%94%9F%E6%88%90-IBERT-%E6%A0%B8">并添加IBERT IP核</a>。</p><div style="display: grid; grid-template-columns: 1fr 1fr; gap: 15px; margin: 15px 0;">  <img src="install.png" style="width: 100%; height: auto;">  <img src="create-project.png" style="width: 100%; height: auto;">  <img src="IBERT.png" style="width: 100%; height: auto;">  <img src="newproject-summary.png" style="width: 100%; height: auto;"></div><h2 id="尝试生成官方示例工程的比特流："><a href="#尝试生成官方示例工程的比特流：" class="headerlink" title="尝试生成官方示例工程的比特流："></a>尝试生成官方示例工程的比特流：</h2><div style="display: flex; gap: 15px 0; flex-wrap: wrap;" >  <img src="demo-analyze.png" style="width: 100%; height: auto;">  <img src="demo-bitstream.png" style="width: 100%; height: auto;"></div><figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line">Writing bitstream ./example_ibert_7series_gtx_0.bit...</span><br><span class="line">INFO: [Vivado 12-1842] Bitgen Completed Successfully.</span><br><span class="line">INFO: [Common 17-83] Releasing license: Implementation</span><br><span class="line">124 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.</span><br><span class="line">write_bitstream completed successfully</span><br><span class="line">write_bitstream: Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2817.785 ; gain = 498.496</span><br><span class="line"></span><br></pre></td></tr></table></figure><h1 id="接口连接与配置"><a href="#接口连接与配置" class="headerlink" title="接口连接与配置"></a>接口连接与配置</h1><h1 id="IBERT-IP核定制与生成"><a href="#IBERT-IP核定制与生成" class="headerlink" title="IBERT IP核定制与生成"></a>IBERT IP核定制与生成</h1>]]></content>
      
      
      
    </entry>
    
    
    
    <entry>
      <title>Hello World</title>
      <link href="/FPGA-practice/2026/02/23/hello-world/"/>
      <url>/FPGA-practice/2026/02/23/hello-world/</url>
      
        <content type="html"><![CDATA[<p>Welcome to <a href="https://hexo.io/">Hexo</a>! This is your very first post. Check <a href="https://hexo.io/docs/">documentation</a> for more info. If you get any problems when using Hexo, you can find the answer in <a href="https://hexo.io/docs/troubleshooting.html">troubleshooting</a> or you can ask me on <a href="https://github.com/hexojs/hexo/issues">GitHub</a>.</p><h2 id="Quick-Start"><a href="#Quick-Start" class="headerlink" title="Quick Start"></a>Quick Start</h2><h3 id="Create-a-new-post"><a href="#Create-a-new-post" class="headerlink" title="Create a new post"></a>Create a new post</h3><figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">$ hexo new <span class="string">&quot;My New Post&quot;</span></span><br></pre></td></tr></table></figure><h3 id="Run-server"><a href="#Run-server" class="headerlink" title="Run server"></a>Run server</h3><figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">$ hexo server</span><br></pre></td></tr></table></figure><p>More info: <a href="https://hexo.io/docs/server.html">Server</a></p><h3 id="Generate-static-files"><a href="#Generate-static-files" class="headerlink" title="Generate static files"></a>Generate static files</h3><figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">$ hexo generate</span><br></pre></td></tr></table></figure><p>More info: <a href="https://hexo.io/docs/generating.html">Generating</a></p><h3 id="Deploy-to-remote-sites"><a href="#Deploy-to-remote-sites" class="headerlink" title="Deploy to remote sites"></a>Deploy to remote sites</h3><figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">$ hexo deploy</span><br></pre></td></tr></table></figure><p>More info: <a href="https://hexo.io/docs/one-command-deployment.html">Deployment</a></p><h3 id="关于图片标签的调整方式"><a href="#关于图片标签的调整方式" class="headerlink" title="关于图片标签的调整方式"></a>关于图片标签的调整方式</h3><p>相关官方文档链接：</p><p>MDN <code>img</code> 元素: <a href="https://developer.mozilla.org/zh-CN/docs/Web/HTML/Element/img">https://developer.mozilla.org/zh-CN/docs/Web/HTML/Element/img</a><br>MDN - CSS sizing: <a href="https://developer.mozilla.org/zh-CN/docs/Web/CSS/max-width">https://developer.mozilla.org/zh-CN/docs/Web/CSS/max-width</a><br>MDN - CSS height 属性: <a href="https://developer.mozilla.org/zh-CN/docs/Web/CSS/height">https://developer.mozilla.org/zh-CN/docs/Web/CSS/height</a></p>]]></content>
      
      
      
    </entry>
    
    
  
  
</search>
