---
permalink: /
title: ""
excerpt: "About me"
author_profile: true
redirect_from: 
  - /about/
  - /about.html
---

# Welcome to Peilin's homepage!

&emsp;

## Short Bio

Peilin CHEN is a Ph.D. student in the ECE Department of the University of Virginia (UVA) under the supervision of Prof. [Xiaoxuan Yang](https://xiaoxuan-yang.github.io/index.html). He received the B.S. degree in Electrical Engineering from Xidian University (XDU). His research interests are Digital/Mixed-signal IC Design, AI Chips Based on Computing-In-Memory, and Computer Architecture.

&emsp;

## News

**[2024.06]** My dissertation, **Design, logic synthesis and physical implementation of pipeline processor based on RISC-V architecture,** has been selected as the excellent graduation projectðŸŽ‰! \
**[2024.02]** I will be a Ph.D. student at the University of Virginia in Fall 2024 and have been awarded the UVA Provost's FellowshipðŸŽ‰!
<br/><br/>
<div style="width: 500px; display: flex; justify-content: center; align-items: center; margin: 0 auto;">
    <a href="https://clustrmaps.com/site/1bxgh" title="Visit tracker">
        <img src="//www.clustrmaps.com/map_v2.png?d=d6TpbDkm30MhQxBEAnFmYRgisF6BV0T-GlVSiA0GfDY&cl=ffffff" alt="Map" />
    </a>
</div>





