---------------------------------------------------
Report for cell ADC_top
   Instance path: ADC_top
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	     108.00        100.0
                                  LUT4	     100.00        100.0
                                 IOBUF	         24        100.0
                                PFUREG	        106        100.0
                                RIPPLE	         29        100.0
SUB MODULES
                                  cell	      count    SLC Usage(%)
sigmadelta_adc(ACCUM_BITS=8,LPF_DEPTH_BITS=2)	          1        35.2
             uart_tx(CLKS_PER_BIT=217)	          1        40.4
PWM(DATA_WIDTH=8,COUNTER_WIDTH=8,OFFSET=0)	          1        16.7
---------------------------------------------------
Report for cell PWM(DATA_WIDTH=8,COUNTER_WIDTH=8,OFFSET=0)
   Instance path: ADC_top/pwm_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      18.00        16.7
                                  LUT4	      17.00        17.0
                                PFUREG	         17        16.0
                                RIPPLE	          5        17.2
---------------------------------------------------
Report for cell uart_tx(CLKS_PER_BIT=217)
   Instance path: ADC_top/uart_tx_inst
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      43.67        40.4
                                  LUT4	      50.00        50.0
                                PFUREG	         31        29.2
                                RIPPLE	          9        31.0
---------------------------------------------------
Report for cell sigmadelta_adc(ACCUM_BITS=8,LPF_DEPTH_BITS=2)
   Instance path: ADC_top/SSD_ADC
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      38.00        35.2
                                  LUT4	      20.00        20.0
                                PFUREG	         58        54.7
                                RIPPLE	         11        37.9
SUB MODULES
                                  cell	      count    SLC Usage(%)
             box_ave(LPF_DEPTH_BITS=2)	          1        17.6
---------------------------------------------------
Report for cell box_ave(LPF_DEPTH_BITS=2)
   Instance path: ADC_top/SSD_ADC/box_ave
                     Cell usage:
                                  cell	      count    Res Usage(%)
                                  SLIC	      19.00        17.6
                                  LUT4	       5.00         5.0
                                PFUREG	         31        29.2
                                RIPPLE	          6        20.7
