// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _canny_edge_rectangle_HH_
#define _canny_edge_rectangle_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "canny_edge_rectangle_1_2.h"
#include "canny_edge_rectangle_2.h"
#include "Block_proc.h"
#include "AXIS2GrayArray.h"
#include "GaussianBlur.h"
#include "Sobel_1920u_1080u_s.h"
#include "NonMaxSuppression.h"
#include "ZeroPadding.h"
#include "HystThreshold.h"
#include "HystThresholdComp.h"
#include "GrayArray2AXIS.h"
#include "fifo_w8_d2_A.h"
#include "fifo_w8_d7_A.h"
#include "fifo_w8_d1_A.h"
#include "fifo_w2_d1_A.h"
#include "start_for_canny_eocq.h"
#include "start_for_Block_ppcA.h"
#include "start_for_HystThrqcK.h"
#include "start_for_GaussiarcU.h"
#include "start_for_Sobel_1sc4.h"
#include "start_for_NonMaxStde.h"
#include "start_for_ZeroPadudo.h"
#include "start_for_HystThrvdy.h"
#include "start_for_GrayArrwdI.h"
#include "canny_edge_rectangle_AXILiteS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_AXILITES_ADDR_WIDTH = 5,
         unsigned int C_S_AXI_AXILITES_DATA_WIDTH = 32>
struct canny_edge_rectangle : public sc_module {
    // Port declarations 30
    sc_in< sc_logic > s_axi_AXILiteS_AWVALID;
    sc_out< sc_logic > s_axi_AXILiteS_AWREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_AWADDR;
    sc_in< sc_logic > s_axi_AXILiteS_WVALID;
    sc_out< sc_logic > s_axi_AXILiteS_WREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_WDATA;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH/8> > s_axi_AXILiteS_WSTRB;
    sc_in< sc_logic > s_axi_AXILiteS_ARVALID;
    sc_out< sc_logic > s_axi_AXILiteS_ARREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_ARADDR;
    sc_out< sc_logic > s_axi_AXILiteS_RVALID;
    sc_in< sc_logic > s_axi_AXILiteS_RREADY;
    sc_out< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_RDATA;
    sc_out< sc_lv<2> > s_axi_AXILiteS_RRESP;
    sc_out< sc_logic > s_axi_AXILiteS_BVALID;
    sc_in< sc_logic > s_axi_AXILiteS_BREADY;
    sc_out< sc_lv<2> > s_axi_AXILiteS_BRESP;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > interrupt;
    sc_in< sc_lv<24> > axis_in_TDATA;
    sc_in< sc_lv<1> > axis_in_TLAST;
    sc_out< sc_lv<24> > axis_out_TDATA;
    sc_out< sc_lv<1> > axis_out_TLAST;
    sc_in< sc_lv<8> > bh;
    sc_in< sc_lv<8> > bl;
    sc_in< sc_logic > axis_in_TVALID;
    sc_out< sc_logic > axis_in_TREADY;
    sc_out< sc_logic > axis_out_TVALID;
    sc_in< sc_logic > axis_out_TREADY;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    canny_edge_rectangle(sc_module_name name);
    SC_HAS_PROCESS(canny_edge_rectangle);

    ~canny_edge_rectangle();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    canny_edge_rectangle_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>* canny_edge_rectangle_AXILiteS_s_axi_U;
    canny_edge_rectangle_1_2* canny_edge_rectangle_1_2_U0;
    canny_edge_rectangle_2* canny_edge_rectangle_2_U0;
    Block_proc* Block_proc_U0;
    AXIS2GrayArray* AXIS2GrayArray_U0;
    GaussianBlur* GaussianBlur_U0;
    Sobel_1920u_1080u_s* Sobel_1920u_1080u_U0;
    NonMaxSuppression* NonMaxSuppression_U0;
    ZeroPadding* ZeroPadding_U0;
    HystThreshold* HystThreshold_U0;
    HystThresholdComp* HystThresholdComp_U0;
    GrayArray2AXIS* GrayArray2AXIS_U0;
    fifo_w8_d2_A* bh_c2_U;
    fifo_w8_d2_A* bl_c3_U;
    fifo_w8_d2_A* bh_c_U;
    fifo_w8_d7_A* bh_c1_U;
    fifo_w8_d2_A* bl_c_U;
    fifo_w8_d7_A* bl_c2_U;
    fifo_w8_d1_A* fifo1_U;
    fifo_w8_d1_A* fifo2_U;
    fifo_w8_d1_A* fifo3_value_U;
    fifo_w2_d1_A* fifo3_grad_U;
    fifo_w8_d1_A* fifo4_U;
    fifo_w8_d1_A* fifo5_U;
    fifo_w8_d1_A* fifo6_U;
    fifo_w8_d1_A* fifo7_U;
    start_for_canny_eocq* start_for_canny_eocq_U;
    start_for_Block_ppcA* start_for_Block_ppcA_U;
    start_for_HystThrqcK* start_for_HystThrqcK_U;
    start_for_GaussiarcU* start_for_GaussiarcU_U;
    start_for_Sobel_1sc4* start_for_Sobel_1sc4_U;
    start_for_NonMaxStde* start_for_NonMaxStde_U;
    start_for_ZeroPadudo* start_for_ZeroPadudo_U;
    start_for_HystThrvdy* start_for_HystThrvdy_U;
    start_for_GrayArrwdI* start_for_GrayArrwdI_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_logic > canny_edge_rectangle_1_2_U0_ap_start;
    sc_signal< sc_logic > canny_edge_rectangle_1_2_U0_ap_done;
    sc_signal< sc_logic > canny_edge_rectangle_1_2_U0_ap_continue;
    sc_signal< sc_logic > canny_edge_rectangle_1_2_U0_ap_idle;
    sc_signal< sc_logic > canny_edge_rectangle_1_2_U0_ap_ready;
    sc_signal< sc_logic > canny_edge_rectangle_1_2_U0_start_out;
    sc_signal< sc_logic > canny_edge_rectangle_1_2_U0_start_write;
    sc_signal< sc_lv<8> > canny_edge_rectangle_1_2_U0_bh_out_din;
    sc_signal< sc_logic > canny_edge_rectangle_1_2_U0_bh_out_write;
    sc_signal< sc_lv<8> > canny_edge_rectangle_1_2_U0_bl_out_din;
    sc_signal< sc_logic > canny_edge_rectangle_1_2_U0_bl_out_write;
    sc_signal< sc_logic > canny_edge_rectangle_2_U0_ap_start;
    sc_signal< sc_logic > canny_edge_rectangle_2_U0_start_full_n;
    sc_signal< sc_logic > canny_edge_rectangle_2_U0_ap_done;
    sc_signal< sc_logic > canny_edge_rectangle_2_U0_ap_continue;
    sc_signal< sc_logic > canny_edge_rectangle_2_U0_ap_idle;
    sc_signal< sc_logic > canny_edge_rectangle_2_U0_ap_ready;
    sc_signal< sc_logic > canny_edge_rectangle_2_U0_start_out;
    sc_signal< sc_logic > canny_edge_rectangle_2_U0_start_write;
    sc_signal< sc_logic > canny_edge_rectangle_2_U0_bh_read;
    sc_signal< sc_logic > canny_edge_rectangle_2_U0_bl_read;
    sc_signal< sc_lv<8> > canny_edge_rectangle_2_U0_bh_out_din;
    sc_signal< sc_logic > canny_edge_rectangle_2_U0_bh_out_write;
    sc_signal< sc_lv<8> > canny_edge_rectangle_2_U0_bh_out1_din;
    sc_signal< sc_logic > canny_edge_rectangle_2_U0_bh_out1_write;
    sc_signal< sc_lv<8> > canny_edge_rectangle_2_U0_bl_out_din;
    sc_signal< sc_logic > canny_edge_rectangle_2_U0_bl_out_write;
    sc_signal< sc_lv<8> > canny_edge_rectangle_2_U0_bl_out2_din;
    sc_signal< sc_logic > canny_edge_rectangle_2_U0_bl_out2_write;
    sc_signal< sc_logic > Block_proc_U0_ap_start;
    sc_signal< sc_logic > Block_proc_U0_ap_done;
    sc_signal< sc_logic > Block_proc_U0_ap_continue;
    sc_signal< sc_logic > Block_proc_U0_ap_idle;
    sc_signal< sc_logic > Block_proc_U0_ap_ready;
    sc_signal< sc_logic > Block_proc_U0_bh_read;
    sc_signal< sc_lv<8> > Block_proc_U0_hist_hthr;
    sc_signal< sc_logic > Block_proc_U0_hist_hthr_ap_vld;
    sc_signal< sc_logic > Block_proc_U0_bl_read;
    sc_signal< sc_lv<8> > Block_proc_U0_hist_lthr;
    sc_signal< sc_logic > Block_proc_U0_hist_lthr_ap_vld;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > AXIS2GrayArray_U0_ap_start;
    sc_signal< sc_logic > AXIS2GrayArray_U0_ap_done;
    sc_signal< sc_logic > AXIS2GrayArray_U0_ap_continue;
    sc_signal< sc_logic > AXIS2GrayArray_U0_ap_idle;
    sc_signal< sc_logic > AXIS2GrayArray_U0_ap_ready;
    sc_signal< sc_logic > AXIS2GrayArray_U0_start_out;
    sc_signal< sc_logic > AXIS2GrayArray_U0_start_write;
    sc_signal< sc_logic > AXIS2GrayArray_U0_axis_in_TREADY;
    sc_signal< sc_lv<8> > AXIS2GrayArray_U0_fifo1_din;
    sc_signal< sc_logic > AXIS2GrayArray_U0_fifo1_write;
    sc_signal< sc_logic > GaussianBlur_U0_ap_start;
    sc_signal< sc_logic > GaussianBlur_U0_ap_done;
    sc_signal< sc_logic > GaussianBlur_U0_ap_continue;
    sc_signal< sc_logic > GaussianBlur_U0_ap_idle;
    sc_signal< sc_logic > GaussianBlur_U0_ap_ready;
    sc_signal< sc_logic > GaussianBlur_U0_start_out;
    sc_signal< sc_logic > GaussianBlur_U0_start_write;
    sc_signal< sc_logic > GaussianBlur_U0_fifo1_read;
    sc_signal< sc_lv<8> > GaussianBlur_U0_fifo2_din;
    sc_signal< sc_logic > GaussianBlur_U0_fifo2_write;
    sc_signal< sc_logic > Sobel_1920u_1080u_U0_ap_start;
    sc_signal< sc_logic > Sobel_1920u_1080u_U0_ap_done;
    sc_signal< sc_logic > Sobel_1920u_1080u_U0_ap_continue;
    sc_signal< sc_logic > Sobel_1920u_1080u_U0_ap_idle;
    sc_signal< sc_logic > Sobel_1920u_1080u_U0_ap_ready;
    sc_signal< sc_logic > Sobel_1920u_1080u_U0_start_out;
    sc_signal< sc_logic > Sobel_1920u_1080u_U0_start_write;
    sc_signal< sc_logic > Sobel_1920u_1080u_U0_fifo2_read;
    sc_signal< sc_lv<8> > Sobel_1920u_1080u_U0_fifo3_value_din;
    sc_signal< sc_logic > Sobel_1920u_1080u_U0_fifo3_value_write;
    sc_signal< sc_lv<2> > Sobel_1920u_1080u_U0_fifo3_grad_din;
    sc_signal< sc_logic > Sobel_1920u_1080u_U0_fifo3_grad_write;
    sc_signal< sc_logic > NonMaxSuppression_U0_ap_start;
    sc_signal< sc_logic > NonMaxSuppression_U0_ap_done;
    sc_signal< sc_logic > NonMaxSuppression_U0_ap_continue;
    sc_signal< sc_logic > NonMaxSuppression_U0_ap_idle;
    sc_signal< sc_logic > NonMaxSuppression_U0_ap_ready;
    sc_signal< sc_logic > NonMaxSuppression_U0_start_out;
    sc_signal< sc_logic > NonMaxSuppression_U0_start_write;
    sc_signal< sc_logic > NonMaxSuppression_U0_fifo3_value_read;
    sc_signal< sc_logic > NonMaxSuppression_U0_fifo3_grad_read;
    sc_signal< sc_lv<8> > NonMaxSuppression_U0_fifo4_din;
    sc_signal< sc_logic > NonMaxSuppression_U0_fifo4_write;
    sc_signal< sc_logic > ZeroPadding_U0_ap_start;
    sc_signal< sc_logic > ZeroPadding_U0_ap_done;
    sc_signal< sc_logic > ZeroPadding_U0_ap_continue;
    sc_signal< sc_logic > ZeroPadding_U0_ap_idle;
    sc_signal< sc_logic > ZeroPadding_U0_ap_ready;
    sc_signal< sc_logic > ZeroPadding_U0_fifo4_read;
    sc_signal< sc_lv<8> > ZeroPadding_U0_fifo5_din;
    sc_signal< sc_logic > ZeroPadding_U0_fifo5_write;
    sc_signal< sc_logic > HystThreshold_U0_ap_start;
    sc_signal< sc_logic > HystThreshold_U0_ap_done;
    sc_signal< sc_logic > HystThreshold_U0_ap_continue;
    sc_signal< sc_logic > HystThreshold_U0_ap_idle;
    sc_signal< sc_logic > HystThreshold_U0_ap_ready;
    sc_signal< sc_logic > HystThreshold_U0_start_out;
    sc_signal< sc_logic > HystThreshold_U0_start_write;
    sc_signal< sc_logic > HystThreshold_U0_hthr_read;
    sc_signal< sc_logic > HystThreshold_U0_lthr_read;
    sc_signal< sc_logic > HystThreshold_U0_fifo5_read;
    sc_signal< sc_lv<8> > HystThreshold_U0_fifo6_din;
    sc_signal< sc_logic > HystThreshold_U0_fifo6_write;
    sc_signal< sc_logic > HystThresholdComp_U0_ap_start;
    sc_signal< sc_logic > HystThresholdComp_U0_ap_done;
    sc_signal< sc_logic > HystThresholdComp_U0_ap_continue;
    sc_signal< sc_logic > HystThresholdComp_U0_ap_idle;
    sc_signal< sc_logic > HystThresholdComp_U0_ap_ready;
    sc_signal< sc_logic > HystThresholdComp_U0_start_out;
    sc_signal< sc_logic > HystThresholdComp_U0_start_write;
    sc_signal< sc_logic > HystThresholdComp_U0_fifo6_read;
    sc_signal< sc_lv<8> > HystThresholdComp_U0_fifo7_din;
    sc_signal< sc_logic > HystThresholdComp_U0_fifo7_write;
    sc_signal< sc_logic > GrayArray2AXIS_U0_ap_start;
    sc_signal< sc_logic > GrayArray2AXIS_U0_ap_done;
    sc_signal< sc_logic > GrayArray2AXIS_U0_ap_continue;
    sc_signal< sc_logic > GrayArray2AXIS_U0_ap_idle;
    sc_signal< sc_logic > GrayArray2AXIS_U0_ap_ready;
    sc_signal< sc_lv<24> > GrayArray2AXIS_U0_axis_out_TDATA;
    sc_signal< sc_logic > GrayArray2AXIS_U0_axis_out_TVALID;
    sc_signal< sc_lv<1> > GrayArray2AXIS_U0_axis_out_TLAST;
    sc_signal< sc_logic > GrayArray2AXIS_U0_fifo7_read;
    sc_signal< sc_logic > bh_c2_full_n;
    sc_signal< sc_lv<8> > bh_c2_dout;
    sc_signal< sc_logic > bh_c2_empty_n;
    sc_signal< sc_logic > bl_c3_full_n;
    sc_signal< sc_lv<8> > bl_c3_dout;
    sc_signal< sc_logic > bl_c3_empty_n;
    sc_signal< sc_logic > bh_c_full_n;
    sc_signal< sc_lv<8> > bh_c_dout;
    sc_signal< sc_logic > bh_c_empty_n;
    sc_signal< sc_logic > bh_c1_full_n;
    sc_signal< sc_lv<8> > bh_c1_dout;
    sc_signal< sc_logic > bh_c1_empty_n;
    sc_signal< sc_logic > bl_c_full_n;
    sc_signal< sc_lv<8> > bl_c_dout;
    sc_signal< sc_logic > bl_c_empty_n;
    sc_signal< sc_logic > bl_c2_full_n;
    sc_signal< sc_lv<8> > bl_c2_dout;
    sc_signal< sc_logic > bl_c2_empty_n;
    sc_signal< sc_logic > fifo1_full_n;
    sc_signal< sc_lv<8> > fifo1_dout;
    sc_signal< sc_logic > fifo1_empty_n;
    sc_signal< sc_logic > fifo2_full_n;
    sc_signal< sc_lv<8> > fifo2_dout;
    sc_signal< sc_logic > fifo2_empty_n;
    sc_signal< sc_logic > fifo3_value_full_n;
    sc_signal< sc_lv<8> > fifo3_value_dout;
    sc_signal< sc_logic > fifo3_value_empty_n;
    sc_signal< sc_logic > fifo3_grad_full_n;
    sc_signal< sc_lv<2> > fifo3_grad_dout;
    sc_signal< sc_logic > fifo3_grad_empty_n;
    sc_signal< sc_logic > fifo4_full_n;
    sc_signal< sc_lv<8> > fifo4_dout;
    sc_signal< sc_logic > fifo4_empty_n;
    sc_signal< sc_logic > fifo5_full_n;
    sc_signal< sc_lv<8> > fifo5_dout;
    sc_signal< sc_logic > fifo5_empty_n;
    sc_signal< sc_logic > fifo6_full_n;
    sc_signal< sc_lv<8> > fifo6_dout;
    sc_signal< sc_logic > fifo6_empty_n;
    sc_signal< sc_logic > fifo7_full_n;
    sc_signal< sc_lv<8> > fifo7_dout;
    sc_signal< sc_logic > fifo7_empty_n;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_logic > ap_sync_reg_canny_edge_rectangle_1_2_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_canny_edge_rectangle_1_2_U0_ap_ready;
    sc_signal< sc_lv<2> > canny_edge_rectangle_1_2_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_AXIS2GrayArray_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_AXIS2GrayArray_U0_ap_ready;
    sc_signal< sc_lv<2> > AXIS2GrayArray_U0_ap_ready_count;
    sc_signal< sc_lv<1> > start_for_canny_edge_rectangle_2_U0_din;
    sc_signal< sc_logic > start_for_canny_edge_rectangle_2_U0_full_n;
    sc_signal< sc_lv<1> > start_for_canny_edge_rectangle_2_U0_dout;
    sc_signal< sc_logic > start_for_canny_edge_rectangle_2_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Block_proc_U0_din;
    sc_signal< sc_logic > start_for_Block_proc_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Block_proc_U0_dout;
    sc_signal< sc_logic > start_for_Block_proc_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_HystThreshold_U0_din;
    sc_signal< sc_logic > start_for_HystThreshold_U0_full_n;
    sc_signal< sc_lv<1> > start_for_HystThreshold_U0_dout;
    sc_signal< sc_logic > start_for_HystThreshold_U0_empty_n;
    sc_signal< sc_logic > Block_proc_U0_start_full_n;
    sc_signal< sc_logic > Block_proc_U0_start_write;
    sc_signal< sc_lv<1> > start_for_GaussianBlur_U0_din;
    sc_signal< sc_logic > start_for_GaussianBlur_U0_full_n;
    sc_signal< sc_lv<1> > start_for_GaussianBlur_U0_dout;
    sc_signal< sc_logic > start_for_GaussianBlur_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Sobel_1920u_1080u_U0_din;
    sc_signal< sc_logic > start_for_Sobel_1920u_1080u_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Sobel_1920u_1080u_U0_dout;
    sc_signal< sc_logic > start_for_Sobel_1920u_1080u_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_NonMaxSuppression_U0_din;
    sc_signal< sc_logic > start_for_NonMaxSuppression_U0_full_n;
    sc_signal< sc_lv<1> > start_for_NonMaxSuppression_U0_dout;
    sc_signal< sc_logic > start_for_NonMaxSuppression_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_ZeroPadding_U0_din;
    sc_signal< sc_logic > start_for_ZeroPadding_U0_full_n;
    sc_signal< sc_lv<1> > start_for_ZeroPadding_U0_dout;
    sc_signal< sc_logic > start_for_ZeroPadding_U0_empty_n;
    sc_signal< sc_logic > ZeroPadding_U0_start_full_n;
    sc_signal< sc_logic > ZeroPadding_U0_start_write;
    sc_signal< sc_lv<1> > start_for_HystThresholdComp_U0_din;
    sc_signal< sc_logic > start_for_HystThresholdComp_U0_full_n;
    sc_signal< sc_lv<1> > start_for_HystThresholdComp_U0_dout;
    sc_signal< sc_logic > start_for_HystThresholdComp_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_GrayArray2AXIS_U0_din;
    sc_signal< sc_logic > start_for_GrayArray2AXIS_U0_full_n;
    sc_signal< sc_lv<1> > start_for_GrayArray2AXIS_U0_dout;
    sc_signal< sc_logic > start_for_GrayArray2AXIS_U0_empty_n;
    sc_signal< sc_logic > GrayArray2AXIS_U0_start_full_n;
    sc_signal< sc_logic > GrayArray2AXIS_U0_start_write;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_S_AXI_WSTRB_WIDTH;
    static const int C_S_AXI_ADDR_WIDTH;
    static const sc_logic ap_const_logic_1;
    static const sc_lv<24> ap_const_lv24_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_AXIS2GrayArray_U0_ap_continue();
    void thread_AXIS2GrayArray_U0_ap_start();
    void thread_Block_proc_U0_ap_continue();
    void thread_Block_proc_U0_ap_start();
    void thread_Block_proc_U0_start_full_n();
    void thread_Block_proc_U0_start_write();
    void thread_GaussianBlur_U0_ap_continue();
    void thread_GaussianBlur_U0_ap_start();
    void thread_GrayArray2AXIS_U0_ap_continue();
    void thread_GrayArray2AXIS_U0_ap_start();
    void thread_GrayArray2AXIS_U0_start_full_n();
    void thread_GrayArray2AXIS_U0_start_write();
    void thread_HystThresholdComp_U0_ap_continue();
    void thread_HystThresholdComp_U0_ap_start();
    void thread_HystThreshold_U0_ap_continue();
    void thread_HystThreshold_U0_ap_start();
    void thread_NonMaxSuppression_U0_ap_continue();
    void thread_NonMaxSuppression_U0_ap_start();
    void thread_Sobel_1920u_1080u_U0_ap_continue();
    void thread_Sobel_1920u_1080u_U0_ap_start();
    void thread_ZeroPadding_U0_ap_continue();
    void thread_ZeroPadding_U0_ap_start();
    void thread_ZeroPadding_U0_start_full_n();
    void thread_ZeroPadding_U0_start_write();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sync_AXIS2GrayArray_U0_ap_ready();
    void thread_ap_sync_canny_edge_rectangle_1_2_U0_ap_ready();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_axis_in_TREADY();
    void thread_axis_out_TDATA();
    void thread_axis_out_TLAST();
    void thread_axis_out_TVALID();
    void thread_canny_edge_rectangle_1_2_U0_ap_continue();
    void thread_canny_edge_rectangle_1_2_U0_ap_start();
    void thread_canny_edge_rectangle_2_U0_ap_continue();
    void thread_canny_edge_rectangle_2_U0_ap_start();
    void thread_canny_edge_rectangle_2_U0_start_full_n();
    void thread_start_for_Block_proc_U0_din();
    void thread_start_for_GaussianBlur_U0_din();
    void thread_start_for_GrayArray2AXIS_U0_din();
    void thread_start_for_HystThresholdComp_U0_din();
    void thread_start_for_HystThreshold_U0_din();
    void thread_start_for_NonMaxSuppression_U0_din();
    void thread_start_for_Sobel_1920u_1080u_U0_din();
    void thread_start_for_ZeroPadding_U0_din();
    void thread_start_for_canny_edge_rectangle_2_U0_din();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
