27251
27255
ws37
bdw_work/trace/sim.V_USE_ALL.s.trace
2
0
0
0
1649805649
1649805739
/usr/cadtool/cadence/STRATUS/cur/bin/hub_ncverilog -f bdw_work/sims/V_USE_ALL/siminfo +libext+.v +define+ioConfig +define+BDW_RTL_GaussFilter_USE_ALL +nowarn+LIBNOU +hubSetOption+libdef=bdw_work/sims/V_USE_ALL/sim_V_USE_ALL.so,argv=../lena_std_short.bmp%out.bmp +hubSetOption+bdr=bdw_work/sims/V_USE_ALL/sim.bdr -l bdw_work/sims/V_USE_ALL/bdw_sim_verilog.log

