// SPDX-FileCopyrightText: Copyright 2026 Eden Emulator Project
// SPDX-License-Identifier: GPL-3.0-or-later

#include <algorithm>
#include <array>
#include <catch2/catch_test_macros.hpp>

#include "shader_recompiler/frontend/ampere/lower_to_maxwell.h"
#include "shader_recompiler/frontend/ampere/program_capture.h"

namespace {
using Shader::Ampere::Instruction;
using Shader::Ampere::LowerToMaxwell;
using Shader::Ampere::ProgramCaptureState;

constexpr Instruction EXIT{{0x0000794d, 0, 0x03800000, 0}};

// Lowered Maxwell words whose top bits (above `shift`) are `opcode`.
template <typename Program>
size_t CountMaxwell(const Program& lowered, u64 opcode, u32 shift) {
    return static_cast<size_t>(std::count_if(lowered.instructions.begin(),
                                             lowered.instructions.end(),
                                             [&](u64 word) { return (word >> shift) == opcode; }));
}

template <typename Program>
u64 FindMaxwell(const Program& lowered, u64 opcode, u32 shift) {
    const auto it = std::find_if(lowered.instructions.begin(), lowered.instructions.end(),
                                 [&](u64 word) { return (word >> shift) == opcode; });
    return it != lowered.instructions.end() ? *it : 0;
}

TEST_CASE("Ampere BRA.CONV always branches and BRA.DIV never does", "[video_core][ampere]") {
    // BRA.CONV UR6 / BRA.DIV ~URZ to the second EXIT: the mode is in the offset's low two bits.
    const std::array<Instruction, 3> convergent{{
        {{0x06007947, 0x10 | 3, 0x0b800000, 0}},
        EXIT,
        EXIT,
    }};
    ProgramCaptureState capture;
    REQUIRE(capture.Observe(convergent[0], 0) == ProgramCaptureState::Result::Continue);
    const auto taken = LowerToMaxwell(convergent);
    REQUIRE(static_cast<bool>(taken));
    REQUIRE(CountMaxwell(taken, 0xe24, 52) == 1);

    const std::array<Instruction, 3> divergent{{
        {{0xff007947, 0x10 | 2, 0x0b800000, 0}},
        EXIT,
        EXIT,
    }};
    const auto dropped = LowerToMaxwell(divergent);
    REQUIRE(static_cast<bool>(dropped));
    REQUIRE(CountMaxwell(dropped, 0xe24, 52) == 0);
}

TEST_CASE("Bananza captured BRA.U preserves its predicate and relative target",
          "[video_core][ampere]") {
    // 040074A01BF12000 fragment abb4ff47..., code offset 0x5b0.
    constexpr Instruction Nop{{0x00007918, 0, 0, 0x000fc000}};
    std::array<Instruction, 133> code;
    code.fill(Nop);
    code[91] = Instruction{{0x00008947, 0x00000281, 0x03800000, 0x000fea00}};
    code.back() = EXIT;
    const auto lowered = LowerToMaxwell(code);
    INFO(lowered.error);
    REQUIRE(lowered);
    REQUIRE(lowered.instructions.size() == code.size());
    CHECK(lowered.instructions[91] == 0xe24000001b08000fULL);

    const auto backward = LowerToMaxwell(std::array{
        Nop, Instruction{{0x00008947, 0xffffffe1, 0x0383ffff, 0x000fea00}}, EXIT});
    REQUIRE(backward);
    CHECK(backward.instructions[1] == 0xe2400fffff08000fULL);

    const auto guarded = LowerToMaxwell(std::array{
        Instruction{{0x00008947, 0x11, 0x04800000, 0x000fea00}}, Nop, EXIT});
    REQUIRE(guarded);
    REQUIRE(guarded.instructions.size() == 4);
    CHECK(guarded.instructions[0] == 0xe24000000100000fULL);
    CHECK(guarded.instructions[1] == 0xe24000000109000fULL);
}

TEST_CASE("Ampere BRA.U rejects unsupported fields and invalid targets", "[video_core][ampere]") {
    const Instruction branch{{0x00008947, 0x1, 0x03800000, 0x000fea00}};
    for (const u32 bit : {82U, 83U, 84U, 85U, 86U, 91U, 92U, 93U, 94U, 95U,
                          96U, 97U, 98U, 99U, 100U, 101U, 102U, 103U, 104U}) {
        auto unsupported = branch;
        unsupported.words[bit / 32] |= 1U << (bit % 32);
        const auto lowered = LowerToMaxwell(std::array{unsupported, EXIT});
        INFO(bit);
        REQUIRE_FALSE(lowered);
        CHECK(lowered.error == "native branch convergence mode");
    }
    for (const u32 offset : {5U, 0x11U, 0xffffffe1U}) {
        auto invalid = branch;
        invalid.words[1] = offset;
        if (offset == 0xffffffe1U) invalid.words[2] |= 0x3ffff;
        REQUIRE_FALSE(LowerToMaxwell(std::array{invalid, EXIT}));
    }
}

TEST_CASE("Ampere TLD.SCR.LZ takes its handle from a uniform register", "[video_core][ampere]") {
    // TLD.SCR.LZ R5, R8, R4, R5, UR4, 0x0, 2D, 0x7 -> Maxwell TLD.B.
    const std::array<Instruction, 2> code{{
        {{0x04087f66, 0x30000405, 0x089e0705, 0x001f4200}},
        EXIT,
    }};
    const auto lowered = LowerToMaxwell(code);
    REQUIRE(static_cast<bool>(lowered));
    const u64 tld = FindMaxwell(lowered, 0xdd, 56);
    REQUIRE(tld != 0);
    REQUIRE(((tld >> 28) & 7) == 2); // 2D
    REQUIRE(((tld >> 31) & 0xf) == 7);
}

TEST_CASE("Ampere I2F converts signed 16-bit sources", "[video_core][ampere]") {
    // I2F.S16 R8, R8
    const std::array<Instruction, 2> code{{
        {{0x00087306, 0x00000008, 0x00101400, 0x000fe200}},
        EXIT,
    }};
    const auto lowered = LowerToMaxwell(code);
    REQUIRE(static_cast<bool>(lowered));
    const u64 i2f = FindMaxwell(lowered, 0x5cb, 52);
    REQUIRE(((i2f >> 10) & 3) == 1); // 16-bit source
    REQUIRE(((i2f >> 13) & 1) == 1); // signed
}

TEST_CASE("Ampere integer-to-float conversions take immediates", "[video_core][ampere]") {
    // I2F.U32.RP R7, 0x20; I2FP.F32.U32.RZ R4, 0x100; WARPSYNC R7
    const std::array<Instruction, 4> code{{
        {{0x00077906, 0x00000020, 0x00209000, 0x000e2200}},
        {{0x00047845, 0x00000100, 0x0020d000, 0x000fe200}},
        {{0x00007348, 0x00000007, 0x03800000, 0x000fe800}},
        EXIT,
    }};
    REQUIRE(static_cast<bool>(LowerToMaxwell(code)));
}

TEST_CASE("Ampere SUST.P keeps its channel mask", "[video_core][ampere]") {
    // SUST.P.2D.STRONG.SM.R.IGN [R6], R4, 0x0, 0x59
    const std::array<Instruction, 2> code{{
        {{0x06007b9b, 0x60005904, 0x0010a100, 0x000fe200}},
        EXIT,
    }};
    const auto lowered = LowerToMaxwell(code);
    REQUIRE(static_cast<bool>(lowered));
    REQUIRE(((FindMaxwell(lowered, 0xeb2, 52) >> 20) & 0xf) == 1);
}

TEST_CASE("Ampere SHF.R.U64 immediate shifts keep their amount", "[video_core][ampere]") {
    // SHF.R.U64 R14, R14, n, R17 (Ocarina vertex shader 1a55fa57a335b963). The Maxwell
    // translator reads the immediate from bits 20-38, so no max-shift bits may be set there.
    for (const u32 shift : {0U, 1U, 21U, 31U, 32U}) {
        const std::array<Instruction, 2> code{{
            {{0x0e0e7819, shift, 0x00001211, 0x020fe200}},
            EXIT,
        }};
        const auto lowered = LowerToMaxwell(code);
        REQUIRE(static_cast<bool>(lowered));
        const u64 shf = FindMaxwell(lowered, 0x38f8, 48);
        REQUIRE(shf != 0);
        CHECK(((shf >> 20) & 0x7ffff) == shift);
        CHECK(((shf >> 39) & 0xff) == 17);
    }
}

TEST_CASE("Ampere SHFL with a register lane keeps its mode", "[video_core][ampere]") {
    // SHFL.DOWN PT, R7, R0, R5, 0x1f
    const std::array<Instruction, 2> code{{
        {{0x00077589, 0x08001f05, 0x000e0000, 0x000fe200}},
        EXIT,
    }};
    const auto lowered = LowerToMaxwell(code);
    REQUIRE(static_cast<bool>(lowered));
    REQUIRE(((FindMaxwell(lowered, 0xef1, 52) >> 30) & 3) == 2);
}

TEST_CASE("Ampere calls find a return address set ahead of them", "[video_core][ampere]") {
    // MOV R9, 0x30; MOV R4, 0x5; CALL.REL.NOINC; EXIT; RET.REL.NODEC R9
    std::array<Instruction, 5> code{{
        {{0x00097802, 0x30, 0x00000f00, 0}},
        {{0x00047802, 0x5, 0x00000f00, 0}},
        {{0x00007944, 0x10, 0x03c00000, 0}},
        EXIT,
        {{0x09007950, 0xffffffb0, 0x03c3ffff, 0}},
    }};
    REQUIRE(static_cast<bool>(LowerToMaxwell(code)));

    // The link register is written again between its MOV and the call.
    code[1] = {{0x00097802, 0x5, 0x00000f00, 0}};
    const auto lowered = LowerToMaxwell(code);
    REQUIRE(!static_cast<bool>(lowered));
    REQUIRE(lowered.error == "native call linkage mode");
}

TEST_CASE("Ampere predicated NOINC loop exits lower beside a called function", "[video_core][ampere]") {
    // @P4 CALL.REL.NOINC +0x10; BRA 0x0; MOV R9, 0x40; CALL.REL.NOINC; EXIT; RET.REL.NODEC R9
    const std::array<Instruction, 6> code{{
        {{0x00004944, 0x10, 0x03c00000, 0}},
        {{0x00007947, 0xffffffe0, 0x0383ffff, 0}},
        {{0x00097802, 0x40, 0x00000f00, 0}},
        {{0x00007944, 0x10, 0x03c00000, 0}},
        EXIT,
        {{0x09007950, 0xffffffa0, 0x03c3ffff, 0}},
    }};
    REQUIRE(static_cast<bool>(LowerToMaxwell(code)));

    // MOV R4, 0x20; @P3 CALL.REL.NOINC +0x10; BRA 0x10; MOV R5, 0x5; EXIT; RET.REL.NODEC R4
    const std::array<Instruction, 6> linked{{
        {{0x00047802, 0x20, 0x00000f00, 0}},
        {{0x00003944, 0x10, 0x03c00000, 0}},
        {{0x00007947, 0xffffffe0, 0x0383ffff, 0}},
        {{0x00057802, 0x5, 0x00000f00, 0}},
        EXIT,
        {{0x04007950, 0xffffffa0, 0x03c3ffff, 0}},
    }};
    const auto lowered = LowerToMaxwell(linked);
    REQUIRE(!static_cast<bool>(lowered));
    REQUIRE(lowered.error == "native call linkage mode");
}

TEST_CASE("Ampere programs go on past an EXIT that a branch jumps over", "[video_core][ampere]") {
    // A call, then a branch over an EXIT to more of the program, with another call there.
    const std::array<Instruction, 8> code{{
        {{0x00047802, 0x20, 0x00000f00, 0}},
        {{0x00007944, 0x50, 0x03c00000, 0}},
        {{0x00007947, 0x10, 0x03800000, 0}},
        EXIT,
        {{0x00047802, 0x60, 0x00000f00, 0}},
        {{0x00007944, 0x10, 0x03c00000, 0}},
        EXIT,
        {{0x04007950, 0xffffff80, 0x03c3ffff, 0}},
    }};
    const auto lowered = LowerToMaxwell(code);
    REQUIRE(static_cast<bool>(lowered));
    REQUIRE(lowered.source_size == sizeof(code));
}

TEST_CASE("Ocarina LDG into a uniform mirror register lowers through a shadow bank",
          "[video_core][ampere]") {
    using Shader::Ampere::NativeRegisterCopy;
    // LDG.E.64 R228, desc[UR4] (Ocarina's vertex shaders): R228 is UR12's mirror, so the pair
    // lives in IR bank 1 and the load writes a borrowed quartet below R180 (R176).
    const Instruction load{{0xffe47981, 0x00002004, 0x0c1e8b00, 0x000f6800}};
    const auto lowered = LowerToMaxwell(std::array{load, EXIT});
    INFO(lowered.error);
    REQUIRE(static_cast<bool>(lowered));
    const auto& words = lowered.instructions;
    const auto has = [&](u64 word) { return std::find(words.begin(), words.end(), word) != words.end(); };
    for (u32 i = 0; i < 4; ++i) {
        CHECK(has(NativeRegisterCopy(2, 176 + i, 0, 176 + i)));
        CHECK(has(NativeRegisterCopy(0, 176 + i, 1, 228 + i)));
        CHECK(has(NativeRegisterCopy(1, 228 + i, 0, 176 + i)));
        CHECK(has(NativeRegisterCopy(0, 176 + i, 2, 176 + i)));
    }
    const u64 ldg = FindMaxwell(lowered, 0xeed, 52);
    REQUIRE(ldg != 0);
    CHECK((ldg & 0xff) == 176);
    CHECK(((ldg >> 8) & 0xff) == 220); // UR4

    // Without the uniform bank R246 and up are scratch and not quartet aligned: still rejected.
    const Instruction scratch_mov{{0x00fa7802, 0x1234, 0x00000f00, 0}};
    const auto scratch = LowerToMaxwell(std::array{scratch_mov, EXIT});
    REQUIRE_FALSE(static_cast<bool>(scratch));
    CHECK(scratch.error == "native program uses lowering scratch registers");
    // An instruction whose register operands are not known to the shadowing stays rejected.
    const Instruction texture{{0x01e87b60, 0x30800a04, 0x001e03ff, 0x100f4200}};
    const auto unknown = LowerToMaxwell(std::array{load, texture, EXIT});
    REQUIRE_FALSE(static_cast<bool>(unknown));
    CHECK(unknown.error == "native register shadowing mode");
}

TEST_CASE("Hyrule Warriors TLD.LZ on a uniform mirror register lowers through a shadow bank",
          "[video_core][ampere]") {
    using Shader::Ampere::NativeRegisterCopy;
    // TLD.LZ R232, R232, 1D (Hyrule Warriors compute): R232 is UR16's mirror; the fetch reads and
    // writes a borrowed quartet below R180 (R176).
    const Instruction load{{0xffe47981, 0x00002004, 0x0c1e8b00, 0x000f6800}};
    const Instruction texture{{0xe8e87b66, 0x10000cff, 0x009e01ff, 0x000f4200}};
    const auto lowered = LowerToMaxwell(std::array{load, texture, EXIT});
    INFO(lowered.error);
    REQUIRE(static_cast<bool>(lowered));
    const auto& words = lowered.instructions;
    const auto count = [&](u64 word) { return std::count(words.begin(), words.end(), word); };
    for (u32 i = 0; i < 4; ++i) {
        CHECK(count(NativeRegisterCopy(0, 176 + i, 1, 232 + i)) == 1);
        CHECK(count(NativeRegisterCopy(1, 232 + i, 0, 176 + i)) == 1);
    }
    // The texel fetch (Maxwell TLDS) writes and reads the borrowed register.
    const u64 fetch = FindMaxwell(lowered, 0xda, 56);
    REQUIRE(fetch != 0);
    CHECK((fetch & 0xff) == 176);
    CHECK(((fetch >> 8) & 0xff) == 176);
}

TEST_CASE("Ocarina mesh attribute stores read shadowed high registers", "[video_core][ampere]") {
    using Shader::Ampere::NativeRegisterCopy;
    // ISBEWR.32.ATTR.SKEW.O [R197 + 0x780], R240 (Ocarina mesh 8159e91e0097876a at 0x83c0, from
    // Lichii 3c8dc569f). R240 is UR22's mirror once the uniform bank is in use, so the stored data
    // must come from the shadow bank; reading the mirror stored NaN and bloom made doors white.
    const Instruction load{{0xffe47981, 0x00002004, 0x0c1e8b00, 0x000f6800}};
    const Instruction store{{0xc5007927, 0x000780f0, 0x0000f800, 0x000fe200}};
    const auto lowered = LowerToMaxwell(std::array{load, store, EXIT});
    INFO(lowered.error);
    REQUIRE(static_cast<bool>(lowered));
    const auto& words = lowered.instructions;
    const auto pseudo = std::find_if(words.begin(), words.end(), [](u64 w) { return (w >> 52) == 0xefc; });
    REQUIRE(pseudo != words.end());
    const u32 data = static_cast<u32>(*pseudo & 0xff);
    CHECK(data < 216);
    CHECK(std::find(words.begin(), pseudo, NativeRegisterCopy(0, data, 1, 240)) != pseudo);
}


TEST_CASE("Ocarina TLD.LZ.AOFFI lowers to TLDS 2D.LZ.AOFFI", "[video_core][ampere]") {
    // @!P0 TLD.LZ.AOFFI R14, R10 (x, y in R10, R11), R19 (offsets), 2D, red only.
    const std::array<Instruction, 2> code{{
        {{0x0a0e8b66, 0x30007c13, 0x009e11ff, 0x00014200}},
        {{0x0000794d, 0, 0x03800000, 0}},
    }};
    const auto lowered = LowerToMaxwell(code);
    REQUIRE(static_cast<bool>(lowered));
    const auto tlds = std::find_if(lowered.instructions.begin(), lowered.instructions.end(),
                                   [](u64 insn) { return (insn >> 58) == 0xda >> 2; });
    REQUIRE(tlds != lowered.instructions.end());
    REQUIRE(((*tlds >> 53) & 0xf) == 4);
    REQUIRE((*tlds & 0xff) == 14);
    REQUIRE(((*tlds >> 8) & 0xff) == 10);
    REQUIRE(((*tlds >> 20) & 0xff) == 19);
    auto invalid = code;
    invalid[0].words[1] &= ~(7U << 29); // 1D: TLDS has no AOFFI form for it here
    REQUIRE_FALSE(static_cast<bool>(LowerToMaxwell(invalid)));
    invalid = code;
    invalid[0].words[0] = 0x0b0e8b66; // x, y not an even pair
    REQUIRE_FALSE(static_cast<bool>(LowerToMaxwell(invalid)));
    invalid = code;
    invalid[0].words[2] |= 1U << 13; // bit 77 next to the offset bit
    REQUIRE_FALSE(static_cast<bool>(LowerToMaxwell(invalid)));
}

TEST_CASE("Ocarina LEA.HI with a negated Rb adds the shifted high word to -Rb",
          "[video_core][ampere]") {
    // LEA.HI R1, R1, -R0, RZ, 0x1e: -R0 + (R1 >> 2).
    const std::array<Instruction, 2> code{{
        {{0x01017211, 0x80000000, 0x078ff0ff, 0x000fca00}},
        {{0x0000794d, 0, 0x03800000, 0}},
    }};
    const auto lowered = LowerToMaxwell(code);
    REQUIRE(static_cast<bool>(lowered));
    REQUIRE(std::any_of(lowered.instructions.begin(), lowered.instructions.end(), [](u64 insn) {
        return (insn >> 52) == 0x5c1 && (insn & 0xff) == 1 && ((insn >> 8) & 0xff) == 250 &&
               ((insn >> 20) & 0xff) == 0 && ((insn >> 48) & 1) == 1;
    }));
    auto invalid = code;
    invalid[0].words[1] = 0x40000000; // bit 62: not a known Rb modifier here
    REQUIRE_FALSE(static_cast<bool>(LowerToMaxwell(invalid)));
    invalid = code;
    invalid[0].words[2] = 0x078ff000; // a register high word (Rc = R0) with the negation
    REQUIRE_FALSE(static_cast<bool>(LowerToMaxwell(invalid)));
}

TEST_CASE("Ocarina RED.E on a uniform address keeps its S32 and F32 types for Maxwell",
          "[video_core][ampere]") {
    // RED.E.ADD.F32.FTZ.RN.STRONG.GPU [UR4.64], R1.
    const std::array<Instruction, 2> code{{
        {{0xff00798e, 0x00000001, 0x0c10e704, 0x000fe800}},
        {{0x0000794d, 0, 0x03800000, 0}},
    }};
    const auto lowered = LowerToMaxwell(code);
    REQUIRE(static_cast<bool>(lowered));
    REQUIRE(std::any_of(lowered.instructions.begin(), lowered.instructions.end(), [](u64 insn) {
        return (insn >> 51) == (0xebf8000000000000ULL >> 51) && (insn & 0xff) == 1 &&
               ((insn >> 20) & 7) == 3 && ((insn >> 23) & 7) == 0 && ((insn >> 48) & 1) == 1;
    }));
    auto invalid = code;
    invalid[0].words[2] = 0x0c90e704; // F32 with op 1 (MIN): Maxwell RED F32 only adds
    REQUIRE_FALSE(static_cast<bool>(LowerToMaxwell(invalid)));
    invalid = code;
    invalid[0].words[2] = 0x0c10e504; // type 2 (U64) on this path is not proven
    REQUIRE_FALSE(static_cast<bool>(LowerToMaxwell(invalid)));
    auto signed_minimum = code;
    signed_minimum[0].words[2] = 0x0c90e304; // RED.E.MIN.S32, as Ocarina's REDUX.MIN.S32 follow-up
    const auto lowered_minimum = LowerToMaxwell(signed_minimum);
    REQUIRE(static_cast<bool>(lowered_minimum));
    REQUIRE(std::any_of(lowered_minimum.instructions.begin(), lowered_minimum.instructions.end(),
                        [](u64 insn) {
        return (insn >> 51) == (0xebf8000000000000ULL >> 51) && ((insn >> 20) & 7) == 1 &&
               ((insn >> 23) & 7) == 1;
    }));
}

TEST_CASE("Ocarina REDUX.MIN.S32 biases lanes into an unsigned minimum", "[video_core][ampere]") {
    // REDUX.MIN.S32 UR5, R0.
    const std::array<Instruction, 2> code{{
        {{0x000573c4, 0, 0x00010200, 0x001e2400}},
        {{0x0000794d, 0, 0x03800000, 0}},
    }};
    const auto lowered = LowerToMaxwell(code);
    REQUIRE(static_cast<bool>(lowered));
    // LOP32I.XOR R251, R251, 0x80000000 once per lane (32 of them), plus one on the result.
    const auto biased = std::count_if(lowered.instructions.begin(), lowered.instructions.end(),
                                      [](u64 insn) {
        return (insn >> 58) == 1 && ((insn >> 53) & 3) == 2 &&
               ((insn >> 20) & 0xffffffffULL) == 0x80000000ULL;
    });
    REQUIRE(biased == 33);
    auto invalid = code;
    invalid[0].words[2] = 0x00004200; // .S32 on OR means nothing: not a known form
    REQUIRE_FALSE(static_cast<bool>(LowerToMaxwell(invalid)));
}

TEST_CASE("Ocarina TLD4.DC gathers compare against the reference in Rb", "[video_core][ampere]") {
    // TLD4.DC R12|R14, R24, R28 (x, y in R24, R25; reference in R28), shadow PCF.
    const std::array<Instruction, 2> code{{
        {{0x180c7b63, 0x30800e1c, 0x001e4f0e, 0x000f4200}},
        {{0x0000794d, 0, 0x03800000, 0}},
    }};
    const auto lowered = LowerToMaxwell(code);
    REQUIRE(static_cast<bool>(lowered));
    const auto& out = lowered.instructions;
    const auto has = [&](u64 value) { return std::find(out.begin(), out.end(), value) != out.end(); };
    // MOV R251, R25 and MOV R252, R28 feed the coordinate pair and the meta register.
    REQUIRE(has(0x5c98000000070000ULL | 251 | (u64{15} << 39) | (u64{25} << 20)));
    REQUIRE(has(0x5c98000000070000ULL | 252 | (u64{15} << 39) | (u64{28} << 20)));
    REQUIRE(std::any_of(out.begin(), out.end(), [](u64 insn) {
        return (insn >> 59) == (0xc800000000000000ULL >> 59) && ((insn >> 50) & 1) == 1 &&
               ((insn >> 20) & 0xff) == 252 && ((insn >> 8) & 0xff) == 250 && ((insn >> 28) & 7) == 2;
    }));
    auto invalid = code;
    invalid[0].words[2] = 0x001e5f0e; // with AOFFI the meta register would start with offsets
    REQUIRE_FALSE(static_cast<bool>(LowerToMaxwell(invalid)));
    invalid = code;
    invalid[0].words[2] = 0x001ecf0e; // .F16 packing with a compare is not proven
    REQUIRE_FALSE(static_cast<bool>(LowerToMaxwell(invalid)));
}

TEST_CASE("Ampere capture ends at the return of a helper called past the EXIT",
          "[video_core][ampere]") {
    // Ocarina 69a40579971fb867: MOV R0, 0x20; CALL.REL.NOINC; EXIT; RET.REL.NODEC R0, then the
    // next program in memory.
    const std::array<Instruction, 4> code{{
        {{0x00007802, 0x20, 0x00000f00, 0}},
        {{0x00007944, 0x10, 0x03c00000, 0}},
        EXIT,
        {{0x00007950, 0xffffffc0, 0x03c3ffff, 0}},
    }};
    ProgramCaptureState capture;
    for (u32 index = 0; index + 1 < code.size(); ++index)
        CHECK(capture.Observe(code[index], index) == ProgramCaptureState::Result::Continue);
    CHECK(capture.Observe(code.back(), 3) == ProgramCaptureState::Result::Complete);
    REQUIRE(static_cast<bool>(LowerToMaxwell(code)));

    ProgramCaptureState jump;
    CHECK(jump.Observe({{0x00007944, 0x10, 0x03c00000, 0}}, 0) == ProgramCaptureState::Result::Continue);
    CHECK(jump.Observe(EXIT, 1) == ProgramCaptureState::Result::Continue);
    CHECK(jump.Observe(EXIT, 2) == ProgramCaptureState::Result::Complete);
}

TEST_CASE("Ampere uniform select and bit operations reach every uniform register",
          "[video_core][ampere]") {
    // Ocarina e8decc3e5c0c184e: @UP0 USEL UR4, UR4, 0x20, UP1. UP0 and UP1 come from R239 into
    // P6 and P5; the SEL runs under P6 and the guest predicates are restored.
    const std::array<Instruction, 2> select{{
        {{0x04040887, 0x20, 0x08800000, 0x000fe200}},
        EXIT,
    }};
    const auto selected = LowerToMaxwell(select);
    INFO(selected.error);
    REQUIRE(static_cast<bool>(selected));
    const std::array<u64, 5> expected_select{
        0x010000000207f0fcULL, 0x38e800000607fffdULL, 0x38f000000607ef00ULL,
        0x5ca002800fc6dcdcULL, 0x38f000000607fd00ULL};
    CHECK(std::search(selected.instructions.begin(), selected.instructions.end(),
                      expected_select.begin(), expected_select.end()) != selected.instructions.end());

    // Ocarina 2079791ecb288b83: UBREV UR4, UR17.
    const std::array<Instruction, 2> reverse{{
        {{0x000472be, 0x11, 0x08000000, 0x000fc800}},
        EXIT,
    }};
    const auto reversed = LowerToMaxwell(reverse);
    INFO(reversed.error);
    REQUIRE(static_cast<bool>(reversed));
    CHECK(reversed.instructions.front() == 0x382801800007e9dcULL);

    // Ocarina 2079791ecb288b83: UFLO.U32.SH UR21, UR21.
    const std::array<Instruction, 2> leading{{
        {{0x001572bd, 0x15, 0x080e0400, 0x000fe400}},
        EXIT,
    }};
    const auto found = LowerToMaxwell(leading);
    INFO(found.error);
    REQUIRE(static_cast<bool>(found));
    CHECK(found.instructions.front() == 0x5c3002000ed700edULL);

    // Ocarina 2079791ecb288b83: UPOPC UR10, UR17.
    const std::array<Instruction, 2> count{{
        {{0x000a72bf, 0x11, 0x08000000, 0x000fe200}},
        EXIT,
    }};
    const auto counted = LowerToMaxwell(count);
    INFO(counted.error);
    REQUIRE(static_cast<bool>(counted));
    CHECK(counted.instructions.front() == 0x5c0800000e9700e2ULL);
}
} // namespace
