<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p334" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_334{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_334{left:110px;bottom:68px;letter-spacing:0.09px;}
#t3_334{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_334{left:95px;bottom:1088px;}
#t5_334{left:121px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.69px;}
#t6_334{left:121px;bottom:1071px;letter-spacing:-0.2px;}
#t7_334{left:95px;bottom:1046px;}
#t8_334{left:121px;bottom:1046px;letter-spacing:-0.15px;word-spacing:-0.67px;}
#t9_334{left:121px;bottom:1030px;letter-spacing:-0.2px;}
#ta_334{left:69px;bottom:1003px;}
#tb_334{left:95px;bottom:1007px;letter-spacing:-0.15px;word-spacing:-0.8px;}
#tc_334{left:95px;bottom:990px;letter-spacing:-0.13px;word-spacing:-1.23px;}
#td_334{left:95px;bottom:973px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#te_334{left:69px;bottom:947px;}
#tf_334{left:95px;bottom:950px;letter-spacing:-0.15px;word-spacing:-1px;}
#tg_334{left:95px;bottom:933px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#th_334{left:95px;bottom:917px;letter-spacing:-0.13px;}
#ti_334{left:127px;bottom:923px;}
#tj_334{left:141px;bottom:917px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#tk_334{left:69px;bottom:858px;letter-spacing:0.14px;}
#tl_334{left:151px;bottom:858px;letter-spacing:0.16px;word-spacing:0.01px;}
#tm_334{left:69px;bottom:834px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tn_334{left:396px;bottom:834px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#to_334{left:469px;bottom:834px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tp_334{left:69px;bottom:817px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#tq_334{left:69px;bottom:800px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#tr_334{left:193px;bottom:800px;}
#ts_334{left:196px;bottom:800px;letter-spacing:-0.27px;word-spacing:-0.4px;}
#tt_334{left:352px;bottom:800px;}
#tu_334{left:356px;bottom:800px;letter-spacing:-0.32px;word-spacing:-0.26px;}
#tv_334{left:490px;bottom:800px;}
#tw_334{left:494px;bottom:800px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#tx_334{left:665px;bottom:800px;}
#ty_334{left:669px;bottom:800px;letter-spacing:-0.16px;word-spacing:-0.38px;}
#tz_334{left:692px;bottom:800px;}
#t10_334{left:707px;bottom:800px;}
#t11_334{left:716px;bottom:800px;}
#t12_334{left:732px;bottom:800px;letter-spacing:-0.12px;}
#t13_334{left:69px;bottom:776px;letter-spacing:-0.14px;word-spacing:-0.6px;}
#t14_334{left:69px;bottom:759px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t15_334{left:69px;bottom:742px;letter-spacing:-0.15px;word-spacing:-0.98px;}
#t16_334{left:69px;bottom:726px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t17_334{left:69px;bottom:709px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t18_334{left:69px;bottom:692px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t19_334{left:69px;bottom:675px;letter-spacing:-0.14px;word-spacing:-0.6px;}
#t1a_334{left:69px;bottom:658px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1b_334{left:69px;bottom:634px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t1c_334{left:69px;bottom:617px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1d_334{left:69px;bottom:600px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t1e_334{left:69px;bottom:584px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1f_334{left:69px;bottom:559px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1g_334{left:69px;bottom:533px;}
#t1h_334{left:95px;bottom:536px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1i_334{left:95px;bottom:519px;letter-spacing:-0.21px;word-spacing:-0.39px;}
#t1j_334{left:95px;bottom:503px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1k_334{left:424px;bottom:503px;}
#t1l_334{left:427px;bottom:503px;letter-spacing:-0.28px;word-spacing:-0.4px;}
#t1m_334{left:583px;bottom:503px;}
#t1n_334{left:587px;bottom:503px;letter-spacing:-0.32px;word-spacing:-0.26px;}
#t1o_334{left:721px;bottom:503px;}
#t1p_334{left:725px;bottom:503px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t1q_334{left:95px;bottom:486px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1r_334{left:153px;bottom:486px;}
#t1s_334{left:157px;bottom:486px;letter-spacing:-0.07px;word-spacing:-0.57px;}
#t1t_334{left:180px;bottom:486px;}
#t1u_334{left:196px;bottom:486px;}
#t1v_334{left:204px;bottom:486px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t1w_334{left:95px;bottom:469px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1x_334{left:69px;bottom:443px;}
#t1y_334{left:95px;bottom:446px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1z_334{left:95px;bottom:429px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t20_334{left:69px;bottom:403px;}
#t21_334{left:95px;bottom:406px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#t22_334{left:95px;bottom:389px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t23_334{left:69px;bottom:363px;}
#t24_334{left:95px;bottom:367px;letter-spacing:-0.15px;word-spacing:-1.23px;}
#t25_334{left:95px;bottom:350px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t26_334{left:95px;bottom:325px;}
#t27_334{left:121px;bottom:325px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t28_334{left:121px;bottom:309px;letter-spacing:-0.2px;word-spacing:-0.43px;}
#t29_334{left:121px;bottom:292px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t2a_334{left:245px;bottom:292px;}
#t2b_334{left:248px;bottom:292px;letter-spacing:-0.28px;word-spacing:-0.3px;}
#t2c_334{left:404px;bottom:292px;}
#t2d_334{left:408px;bottom:292px;letter-spacing:-0.3px;word-spacing:-0.37px;}
#t2e_334{left:542px;bottom:292px;}
#t2f_334{left:546px;bottom:292px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t2g_334{left:717px;bottom:292px;}
#t2h_334{left:721px;bottom:292px;letter-spacing:-0.07px;word-spacing:-0.57px;}
#t2i_334{left:744px;bottom:292px;}
#t2j_334{left:759px;bottom:292px;}
#t2k_334{left:768px;bottom:292px;letter-spacing:-0.21px;word-spacing:-0.35px;}
#t2l_334{left:121px;bottom:275px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t2m_334{left:121px;bottom:258px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t2n_334{left:95px;bottom:234px;}
#t2o_334{left:121px;bottom:234px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t2p_334{left:121px;bottom:217px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#t2q_334{left:95px;bottom:192px;}
#t2r_334{left:121px;bottom:192px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#t2s_334{left:121px;bottom:176px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#t2t_334{left:684px;bottom:176px;}
#t2u_334{left:688px;bottom:176px;letter-spacing:-0.4px;}
#t2v_334{left:121px;bottom:159px;letter-spacing:-0.17px;}
#t2w_334{left:198px;bottom:159px;}
#t2x_334{left:201px;bottom:159px;letter-spacing:-0.3px;word-spacing:-0.37px;}
#t2y_334{left:336px;bottom:159px;}
#t2z_334{left:340px;bottom:159px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t30_334{left:511px;bottom:159px;}
#t31_334{left:515px;bottom:159px;letter-spacing:-0.07px;word-spacing:-0.57px;}
#t32_334{left:538px;bottom:159px;}
#t33_334{left:553px;bottom:159px;}
#t34_334{left:562px;bottom:159px;}
#t35_334{left:577px;bottom:159px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t36_334{left:121px;bottom:142px;letter-spacing:-0.14px;word-spacing:-0.48px;}

.s1_334{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_334{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_334{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_334{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_334{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_334{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_334{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s8_334{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
.s9_334{font-size:14px;font-family:Verdana_b66;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts334" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

@font-face {
	font-family: Verdana_b66;
	src: url("fonts/Verdana_b66.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg334Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg334" style="-webkit-user-select: none;"><object width="935" height="1210" data="334/334.svg" type="image/svg+xml" id="pdf334" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_334" class="t s1_334">13-16 </span><span id="t2_334" class="t s1_334">Vol. 1 </span>
<span id="t3_334" class="t s2_334">MANAGING STATE USING THE XSAVE FEATURE SET </span>
<span id="t4_334" class="t s3_334">â€” </span><span id="t5_334" class="t s3_334">If the value to be loaded into the IA32_UINTR_ PD MSR sets any of bits 5:0. These bits are reserved in the </span>
<span id="t6_334" class="t s3_334">MSR. </span>
<span id="t7_334" class="t s3_334">â€” </span><span id="t8_334" class="t s3_334">If the value to be loaded into the IA32_UINTR_ TT MSR sets any of bits 3:1. These bits are reserved in the </span>
<span id="t9_334" class="t s3_334">MSR. </span>
<span id="ta_334" class="t s4_334">â€¢ </span><span id="tb_334" class="t s3_334">If XRSTORS causes a fault or a VM exit after loading any part of the user-interrupt state component, XRSTORS </span>
<span id="tc_334" class="t s3_334">clears UINV before delivering the fault or VM exit. (Other elements of user-interrupt state, including other parts </span>
<span id="td_334" class="t s3_334">of the IA32_UINTR_MISC MSR, may retain the values that were loaded by XRSTORS.) </span>
<span id="te_334" class="t s4_334">â€¢ </span><span id="tf_334" class="t s3_334">After an execution of XRSTORS that loads the user-interrupt state component, the logical processor recognizes </span>
<span id="tg_334" class="t s3_334">a pending user interrupt if and only if some bit is set in the IA32_UINTR_RR MSR (see Section 7.4.1 in the </span>
<span id="th_334" class="t s3_334">Intel </span>
<span id="ti_334" class="t s5_334">Â® </span>
<span id="tj_334" class="t s3_334">64 and IA-32 Architectures Software Developerâ€™s Manual, Volume 3A). </span>
<span id="tk_334" class="t s6_334">13.5.12 </span><span id="tl_334" class="t s6_334">LBR State </span>
<span id="tm_334" class="t s3_334">The register state used by last-branch records (</span><span id="tn_334" class="t s7_334">LBR state</span><span id="to_334" class="t s3_334">) comprises 101 MSRs organized as follows: </span>
<span id="tp_334" class="t s3_334">IA32_LBR_CTL; IA32_LBR_DEPTH; IA32_LER_FROM_IP; IA32_LER_TO_IP; IA32_LER_INFO; and 32 triples of </span>
<span id="tq_334" class="t s3_334">MSRs, IA32_LBR_</span><span id="tr_334" class="t s8_334">i</span><span id="ts_334" class="t s3_334">_FROM_IP, IA32_LBR_</span><span id="tt_334" class="t s8_334">i</span><span id="tu_334" class="t s3_334">_TO_IP, IA32_LBR_</span><span id="tv_334" class="t s8_334">i</span><span id="tw_334" class="t s3_334">_INFO, for each value of </span><span id="tx_334" class="t s8_334">i</span><span id="ty_334" class="t s3_334">, 0 </span><span id="tz_334" class="t s9_334">â‰¤ </span><span id="t10_334" class="t s8_334">i </span><span id="t11_334" class="t s9_334">â‰¤ </span><span id="t12_334" class="t s3_334">31. </span>
<span id="t13_334" class="t s3_334">As noted in Section 13.1, the XSAVE feature set manages LBR state as supervisor state component 15. Thus, LBR </span>
<span id="t14_334" class="t s3_334">state is located in the extended region of the XSAVE area (see Section 13.4.3). As noted in Section 13.2, </span>
<span id="t15_334" class="t s3_334">CPUID.(EAX=0DH,ECX=15):EAX enumerates the size (in bytes) required for LBR state. The IA32_LBR_CTL MSR is </span>
<span id="t16_334" class="t s3_334">allocated 8 bytes at byte offset 0 in the state component. The remaining MSRs are each allocated 8 bytes in the </span>
<span id="t17_334" class="t s3_334">state component in the order given above. Thus, IA32_LBR_DEPTH is at byte offset 8, â€¦ , IA32_LBR_0_FROM_IP </span>
<span id="t18_334" class="t s3_334">at byte offset 40, IA32_LBR_0_TO_IP at byte offset 48, IA32_LBR_0_INFO at byte offset 56, </span>
<span id="t19_334" class="t s3_334">IA32_LBR_1_FROM_IP at byte offset 64, â€¦, and IA32_LBR_31_INFO at byte offset 800. Any locations in the state </span>
<span id="t1a_334" class="t s3_334">component at or beyond byte offset 808 are reserved. </span>
<span id="t1b_334" class="t s3_334">LBR state is XSAVE-managed but LBRs are not XSAVE-enabled. The XSAVE feature set can operate on LBR state </span>
<span id="t1c_334" class="t s3_334">only if the feature set is enabled (CR4.OSXSAVE = 1) and has been configured to manage LBR state </span>
<span id="t1d_334" class="t s3_334">(IA32_XSS[15] = 1). Software can otherwise use LBRs and access the MSRs (using RDMSR and WRMSR) even if </span>
<span id="t1e_334" class="t s3_334">the XSAVE feature set is not enabled or has not been configured to manage LBR state. </span>
<span id="t1f_334" class="t s3_334">The following items describe special treatment of LBR state by the XSAVES and XRSTORS instructions: </span>
<span id="t1g_334" class="t s4_334">â€¢ </span><span id="t1h_334" class="t s3_334">If XSAVES would save LBR state and that state is not in its initial configuration (see Section 13.6), the </span>
<span id="t1i_334" class="t s3_334">instruction always saves IA32_LBR_CTL, IA32_LBR_DEPTH, IA32_LER_FROM_IP, IA32_LER_TO_IP, and </span>
<span id="t1j_334" class="t s3_334">IA32_LER_INFO. It saves the triples IA32_LBR_</span><span id="t1k_334" class="t s8_334">i</span><span id="t1l_334" class="t s3_334">_FROM_IP, IA32_LBR_</span><span id="t1m_334" class="t s8_334">i</span><span id="t1n_334" class="t s3_334">_TO_IP, IA32_LBR_</span><span id="t1o_334" class="t s8_334">i</span><span id="t1p_334" class="t s3_334">_INFO, for each </span>
<span id="t1q_334" class="t s3_334">value of </span><span id="t1r_334" class="t s8_334">i</span><span id="t1s_334" class="t s3_334">, 0 </span><span id="t1t_334" class="t s9_334">â‰¤ </span><span id="t1u_334" class="t s8_334">i </span><span id="t1v_334" class="t s3_334">&lt; D, where D is the value of IA32_LBR_DEPTH. It will not save the values of the remaining </span>
<span id="t1w_334" class="t s3_334">triples, although it may access the corresponding fields in the XSAVE area. </span>
<span id="t1x_334" class="t s4_334">â€¢ </span><span id="t1y_334" class="t s3_334">If XSAVES would save LBR state and that state is in its initial configuration, the instruction does not save any </span>
<span id="t1z_334" class="t s3_334">LBR state and will not access that component of the XSAVE area. </span>
<span id="t20_334" class="t s4_334">â€¢ </span><span id="t21_334" class="t s3_334">If XRSTORS would initialize LBR state, IA32_LBR_DEPTH is not modified and zero is written to the other MSRs </span>
<span id="t22_334" class="t s3_334">that compose LBR state. </span>
<span id="t23_334" class="t s4_334">â€¢ </span><span id="t24_334" class="t s3_334">If XRSTORS would restore LBR state, behavior depends on the current value of IA32_LBR_DEPTH and the value </span>
<span id="t25_334" class="t s3_334">of corresponding field in the XSAVE area: </span>
<span id="t26_334" class="t s3_334">â€” </span><span id="t27_334" class="t s3_334">If the current value of IA32_LBR_DEPTH equals the value of corresponding field in the XSAVE area, the </span>
<span id="t28_334" class="t s3_334">instruction restores IA32_LBR_CTL, IA32_LER_FROM_IP, IA32_LER_TO_IP, IA32_LER_INFO, and the </span>
<span id="t29_334" class="t s3_334">triples IA32_LBR_</span><span id="t2a_334" class="t s8_334">i</span><span id="t2b_334" class="t s3_334">_FROM_IP, IA32_LBR_</span><span id="t2c_334" class="t s8_334">i</span><span id="t2d_334" class="t s3_334">_TO_IP, IA32_LBR_</span><span id="t2e_334" class="t s8_334">i</span><span id="t2f_334" class="t s3_334">_INFO, for each value of </span><span id="t2g_334" class="t s8_334">i</span><span id="t2h_334" class="t s3_334">, 0 </span><span id="t2i_334" class="t s9_334">â‰¤ </span><span id="t2j_334" class="t s8_334">i </span><span id="t2k_334" class="t s3_334">&lt; D, where </span>
<span id="t2l_334" class="t s3_334">D is the value of IA32_LBR_DEPTH. It will not restore the values of the remaining triples, although it may </span>
<span id="t2m_334" class="t s3_334">access the corresponding fields in the XSAVE area. </span>
<span id="t2n_334" class="t s3_334">â€” </span><span id="t2o_334" class="t s3_334">If the IA32_LBR_DEPTH field in the XSAVE area sets any reserved bits, the instruction causes a general- </span>
<span id="t2p_334" class="t s3_334">protection exception (#GP). </span>
<span id="t2q_334" class="t s3_334">â€” </span><span id="t2r_334" class="t s3_334">If neither of the previous items apply, the instruction restores IA32_LBR_CTL, IA32_LER_FROM_IP, </span>
<span id="t2s_334" class="t s3_334">IA32_LER_TO_IP, and IA32_LER_INFO, but it writes zero to the triples IA32_LBR_</span><span id="t2t_334" class="t s8_334">i</span><span id="t2u_334" class="t s3_334">_FROM_IP, </span>
<span id="t2v_334" class="t s3_334">IA32_LBR_</span><span id="t2w_334" class="t s8_334">i</span><span id="t2x_334" class="t s3_334">_TO_IP, IA32_LBR_</span><span id="t2y_334" class="t s8_334">i</span><span id="t2z_334" class="t s3_334">_INFO, for each value of </span><span id="t30_334" class="t s8_334">i</span><span id="t31_334" class="t s3_334">, 0 </span><span id="t32_334" class="t s9_334">â‰¤ </span><span id="t33_334" class="t s8_334">i </span><span id="t34_334" class="t s9_334">â‰¤ </span><span id="t35_334" class="t s3_334">31. Such an execution does not modify </span>
<span id="t36_334" class="t s3_334">XINUSE[15] (see Section 13.6 and Section 13.12). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
