design_1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,incdir="$ref_dir/../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"
design_1_axi_dma_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_dma_0_0/sim/design_1_axi_dma_0_0.vhd,incdir="$ref_dir/../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"
design_1_rst_ps7_0_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd,incdir="$ref_dir/../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"
bias_ram_fc2.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_pl_top_fc_0_0/src/bias_ram_fc2/sim/bias_ram_fc2.v,incdir="$ref_dir/../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"
bias_ram_rd3.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_pl_top_fc_0_0/src/bias_ram_rd3/sim/bias_ram_rd3.v,incdir="$ref_dir/../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"
bias_weight_fc3.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_pl_top_fc_0_0/src/bias_weight_fc3/sim/bias_weight_fc3.v,incdir="$ref_dir/../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"
mult_8.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_pl_top_fc_0_0/src/mult_8/sim/mult_8.vhd,incdir="$ref_dir/../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"
weight_ram_fc2.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_pl_top_fc_0_0/src/weight_ram_fc2/sim/weight_ram_fc2.v,incdir="$ref_dir/../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"
weight_ram_fc3.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_pl_top_fc_0_0/src/weight_ram_fc3/sim/weight_ram_fc3.v,incdir="$ref_dir/../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"
weight_ram_rd3.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_pl_top_fc_0_0/src/weight_ram_rd3/sim/weight_ram_rd3.v,incdir="$ref_dir/../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"
adder_tree.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/9510/src/adder_tree.v,incdir="$ref_dir/../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"
adder_tree3.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/9510/src/adder_tree3.v,incdir="$ref_dir/../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"
asy_fifo.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/9510/src/asy_fifo.v,incdir="$ref_dir/../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"
axis_rd_interface_fc.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/9510/src/axis_rd_interface_fc.v,incdir="$ref_dir/../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"
axis_wr_interface_fc.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/9510/src/axis_wr_interface_fc.v,incdir="$ref_dir/../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"
fc.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/9510/src/fc.v,incdir="$ref_dir/../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"
fc_2.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/9510/src/fc_2.v,incdir="$ref_dir/../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"
fc_3.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/9510/src/fc_3.v,incdir="$ref_dir/../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"
fc_top_wrap.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/9510/src/fc_top_wrap.v,incdir="$ref_dir/../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"
multi_array.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/9510/src/multi_array.v,incdir="$ref_dir/../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"
top.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/9510/src/top.v,incdir="$ref_dir/../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"
pl_top_fc.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/9510/src/pl_top_fc.v,incdir="$ref_dir/../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"
design_1_pl_top_fc_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_pl_top_fc_0_0/sim/design_1_pl_top_fc_0_0.v,incdir="$ref_dir/../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"
design_1_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v,incdir="$ref_dir/../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"
design_1_auto_pc_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v,incdir="$ref_dir/../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"
design_1_auto_pc_2.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_2/sim/design_1_auto_pc_2.v,incdir="$ref_dir/../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="$ref_dir/../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"incdir="../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../LAB5_2019.srcs/sources_1/bd/design_1/ipshared/34f8/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
