module tb;

    reg clk;
    reg reset;
    wire [4:0] q;

    
    mod32_step4_counter DUT (
        .clk(clk),
        .reset(reset),
        .q(q)
    );


    initial begin
        clk = 0;
        forever #5 clk = ~clk;
    end
   initial begin
        $monitor("t=%0t:clk=%b,reset=%b,q=%b",$time, clk, reset,q); 
        // Initial reset
        reset = 1;
        #12;
        reset = 0;
        #400;

        $finish;
    end

endmodule


