	component hello_world_qsys is
		port (
			clk_clk                         : in  std_logic                    := 'X'; -- clk
			reset_reset_n                   : in  std_logic                    := 'X'; -- reset_n
			seg1_external_connection_export : out std_logic_vector(6 downto 0);        -- export
			seg2_external_connection_export : out std_logic_vector(6 downto 0);        -- export
			seg3_external_connection_export : out std_logic_vector(6 downto 0);        -- export
			seg4_external_connection_export : out std_logic_vector(6 downto 0);        -- export
			seg5_external_connection_export : out std_logic_vector(6 downto 0);        -- export
			seg6_external_connection_export : out std_logic_vector(6 downto 0)         -- export
		);
	end component hello_world_qsys;

