Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Jul 23 16:34:21 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing -file ./report/int_div5_timing_synth.rpt
| Design       : int_div5
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             6.790ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_100_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.190ns  (logic 0.646ns (20.251%)  route 2.544ns (79.749%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=65, unset)           0.672     0.672    ap_clk
                         FDRE                                         r  ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  ap_CS_fsm_reg[3]/Q
                         net (fo=21, unplaced)        0.593     1.546    ap_CS_fsm_state4
                         LUT4 (Prop_lut4_I1_O)        0.153     1.699 r  ap_return[5]_INST_0_i_5/O
                         net (fo=3, unplaced)         0.358     2.057    grp_lut_div5_chunk_fu_70_r_in_V1
                         LUT4 (Prop_lut4_I1_O)        0.053     2.110 r  ap_return[5]_INST_0_i_1/O
                         net (fo=6, unplaced)         0.697     2.807    r_in_V[2]
                         LUT6 (Prop_lut6_I0_O)        0.053     2.860 r  ap_return[2]_INST_0_i_1/O
                         net (fo=7, unplaced)         0.556     3.416    grp_lut_div5_chunk_fu_70_ap_return_1[2]
                         LUT6 (Prop_lut6_I0_O)        0.053     3.469 r  reg_100[0]_i_2/O
                         net (fo=1, unplaced)         0.340     3.809    grp_lut_div5_chunk_fu_77_ap_return_1[0]
                         LUT6 (Prop_lut6_I0_O)        0.053     3.862 r  reg_100[0]_i_1/O
                         net (fo=1, unplaced)         0.000     3.862    reg_100[0]_i_1_n_0
                         FDRE                                         r  reg_100_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=65, unset)           0.638    10.638    ap_clk
                         FDRE                                         r  reg_100_reg[0]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
                         FDRE (Setup_fdre_C_D)        0.049    10.652    reg_100_reg[0]
  -------------------------------------------------------------------
                         required time                         10.652    
                         arrival time                          -3.862    
  -------------------------------------------------------------------
                         slack                                  6.790    




