// Seed: 2549691970
module module_0 (
    output uwire id_0
);
  tri id_2;
  assign id_0 = id_2;
  logic [7:0] id_3, id_4, id_5;
  wire id_6;
  logic [7:0] id_7, id_8, id_9, id_10;
  logic [7:0] id_11, id_12 = id_9, id_13;
  assign id_0 = id_3[1+:1];
  wire id_14;
  wire id_15 = !1;
  assign id_9 = id_13[1];
endmodule
module module_1 (
    output supply1 id_0,
    input wire id_1,
    input wire id_2,
    output tri id_3,
    input tri id_4,
    input supply0 id_5
);
  module_0(
      id_3
  );
  assign id_0 = {1{1}};
endmodule
