<html><body><samp><pre>
<!@TC:1743032864>
#Build: Synplify Pro (R) T-2022.09M-SP2-1, Build 179R, Jun 27 2023
#install: /home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro
#OS: Linux 
#Hostname: MountainOps

# Wed Mar 26 16:47:44 2025

#Implementation: synthesis


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: /home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro
OS: Linux Mint 21
Hostname: MountainOps
max virtual memory: unlimited (bytes)
max user processes: 125700
max stack size: 8388608 (bytes)


Implementation : synthesis
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:53, @4799148</a>

@N: : <!@TM:1743032867> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: /home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro
OS: Linux Mint 21
Hostname: MountainOps
max virtual memory: unlimited (bytes)
max user processes: 125700
max stack size: 8388608 (bytes)


Implementation : synthesis
<a name=compilerReport2></a>Synopsys VHDL Compiler, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:53, @4799148</a>

@N: : <!@TM:1743032867> | Running in 64-bit mode 
@N: : <!@TM:1743032867> | stack limit increased to max 
@N: : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:11:7:11:11:@N::@XP_MSG">Main.vhd(11)</a><!@TM:1743032867> | Top entity is set to Main.
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1743032867> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/BuildNumber.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1743032867> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1743032867> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1743032867> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1743032867> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/PPSCount.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1743032867> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1743032867> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1743032867> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'. 
@N:<a href="@N:CD895:@XP_HELP">CD895</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:46:17:46:20:@N:CD895:@XP_MSG">fifo_gen.vhd(46)</a><!@TM:1743032867> | Setting attribute syn_ramstyle to "no_rw_check" on shared variable ram
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1743032867> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1743032867> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1743032867> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1743032867> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1743032867> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1743032867> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1743032867> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1743032867> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1743032867> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1743032867> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1743032867> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotorDriver.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1743032867> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1743032867> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiDevice.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1743032867> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'. 
VHDL syntax check successful!
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/std1164.vhd:889:16:889:18:@N:CD231:@XP_MSG">std1164.vhd(889)</a><!@TM:1743032867> | Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 139MB)


Process completed successfully.
# Wed Mar 26 16:47:45 2025

###########################################################]
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: /home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro
OS: Linux Mint 21
Hostname: MountainOps
max virtual memory: unlimited (bytes)
max user processes: 125700
max stack size: 8388608 (bytes)


Implementation : synthesis
<a name=compilerReport3></a>Synopsys Verilog Compiler, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:53, @4799148</a>

@N: : <!@TM:1743032867> | Running in 64-bit mode 
@N:<a href="@N:CG1349:@XP_HELP">CG1349</a> : <!@TM:1743032867> | Running Verilog Compiler in System Verilog mode 

@I::"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/smartfusion2.v" (library work)
@I::"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/FCCC_C0/FCCC_C0_0/FCCC_C0_FCCC_C0_0_FCCC.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/FCCC_C0/FCCC_C0.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/CCC_0/Filterwheel_sb_CCC_0_FCCC.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/SgCore/OSC/2.0.101/osc_comps.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/SgCore/OSC/2.0.101/osc_comps.v:4:13:4:26:@W:CG100:@XP_MSG">osc_comps.v(4)</a><!@TM:1743032867> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/SgCore/OSC/2.0.101/osc_comps.v:14:13:14:26:@W:CG100:@XP_MSG">osc_comps.v(14)</a><!@TM:1743032867> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/SgCore/OSC/2.0.101/osc_comps.v:27:13:27:26:@W:CG100:@XP_MSG">osc_comps.v(27)</a><!@TM:1743032867> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/SgCore/OSC/2.0.101/osc_comps.v:43:13:43:26:@W:CG100:@XP_MSG">osc_comps.v(43)</a><!@TM:1743032867> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/SgCore/OSC/2.0.101/osc_comps.v:55:13:55:26:@W:CG100:@XP_MSG">osc_comps.v(55)</a><!@TM:1743032867> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/SgCore/OSC/2.0.101/osc_comps.v:67:13:67:26:@W:CG100:@XP_MSG">osc_comps.v(67)</a><!@TM:1743032867> | User defined pragma syn_black_box detected</font>

@I::"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb_MSS/Filterwheel_sb_MSS_syn.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb_MSS/Filterwheel_sb_MSS_syn.v:496:13:496:26:@W:CG100:@XP_MSG">Filterwheel_sb_MSS_syn.v(496)</a><!@TM:1743032867> | User defined pragma syn_black_box detected</font>

@I::"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb_MSS/Filterwheel_sb_MSS.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp_pcie_hotreset.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_muxptob3.v" (library COREAPB3_LIB)
@I::"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_iaddr_reg.v" (library COREAPB3_LIB)
@I::"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v" (library COREAPB3_LIB)
@I::"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/Filterwheel_sb.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel/Filterwheel.v" (library work)
@N: : <!@TM:1743032867> | stack limit increased to max 
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Process completed successfully.
# Wed Mar 26 16:47:45 2025

###########################################################]
###########################################################[
@N:<a href="@N:CG1349:@XP_HELP">CG1349</a> : <!@TM:1743032867> | Running Verilog Compiler in System Verilog mode 

@I::"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/smartfusion2.v" (library work)
@I::"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/FCCC_C0/FCCC_C0_0/FCCC_C0_FCCC_C0_0_FCCC.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/FCCC_C0/FCCC_C0.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/CCC_0/Filterwheel_sb_CCC_0_FCCC.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/SgCore/OSC/2.0.101/osc_comps.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/SgCore/OSC/2.0.101/osc_comps.v:4:13:4:26:@W:CG100:@XP_MSG">osc_comps.v(4)</a><!@TM:1743032867> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/SgCore/OSC/2.0.101/osc_comps.v:14:13:14:26:@W:CG100:@XP_MSG">osc_comps.v(14)</a><!@TM:1743032867> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/SgCore/OSC/2.0.101/osc_comps.v:27:13:27:26:@W:CG100:@XP_MSG">osc_comps.v(27)</a><!@TM:1743032867> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/SgCore/OSC/2.0.101/osc_comps.v:43:13:43:26:@W:CG100:@XP_MSG">osc_comps.v(43)</a><!@TM:1743032867> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/SgCore/OSC/2.0.101/osc_comps.v:55:13:55:26:@W:CG100:@XP_MSG">osc_comps.v(55)</a><!@TM:1743032867> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/SgCore/OSC/2.0.101/osc_comps.v:67:13:67:26:@W:CG100:@XP_MSG">osc_comps.v(67)</a><!@TM:1743032867> | User defined pragma syn_black_box detected</font>

@I::"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb_MSS/Filterwheel_sb_MSS_syn.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb_MSS/Filterwheel_sb_MSS_syn.v:496:13:496:26:@W:CG100:@XP_MSG">Filterwheel_sb_MSS_syn.v(496)</a><!@TM:1743032867> | User defined pragma syn_black_box detected</font>

@I::"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb_MSS/Filterwheel_sb_MSS.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp_pcie_hotreset.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_muxptob3.v" (library COREAPB3_LIB)
@I::"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_iaddr_reg.v" (library COREAPB3_LIB)
@I::"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v" (library COREAPB3_LIB)
@I::"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/Filterwheel_sb.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel/Filterwheel.v" (library work)
@N: : <!@TM:1743032867> | stack limit increased to max 
Verilog syntax check successful!
File /home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel/Filterwheel.v changed - recompiling
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/smartfusion2.v:362:7:362:13:@N:CG364:@XP_MSG">smartfusion2.v(362)</a><!@TM:1743032867> | Synthesizing module CLKINT in library work.
Running optimization stage 1 on CLKINT .......
Finished optimization stage 1 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 137MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/smartfusion2.v:376:7:376:10:@N:CG364:@XP_MSG">smartfusion2.v(376)</a><!@TM:1743032867> | Synthesizing module VCC in library work.
Running optimization stage 1 on VCC .......
Finished optimization stage 1 on VCC (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 137MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/smartfusion2.v:372:7:372:10:@N:CG364:@XP_MSG">smartfusion2.v(372)</a><!@TM:1743032867> | Synthesizing module GND in library work.
Running optimization stage 1 on GND .......
Finished optimization stage 1 on GND (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 137MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/smartfusion2.v:729:7:729:10:@N:CG364:@XP_MSG">smartfusion2.v(729)</a><!@TM:1743032867> | Synthesizing module CCC in library work.
Running optimization stage 1 on CCC .......
Finished optimization stage 1 on CCC (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 137MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/smartfusion2.v:268:7:268:12:@N:CG364:@XP_MSG">smartfusion2.v(268)</a><!@TM:1743032867> | Synthesizing module INBUF in library work.
Running optimization stage 1 on INBUF .......
Finished optimization stage 1 on INBUF (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 137MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/FCCC_C0/FCCC_C0_0/FCCC_C0_FCCC_C0_0_FCCC.v:5:7:5:29:@N:CG364:@XP_MSG">FCCC_C0_FCCC_C0_0_FCCC.v(5)</a><!@TM:1743032867> | Synthesizing module FCCC_C0_FCCC_C0_0_FCCC in library work.
Running optimization stage 1 on FCCC_C0_FCCC_C0_0_FCCC .......
Finished optimization stage 1 on FCCC_C0_FCCC_C0_0_FCCC (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 137MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/FCCC_C0/FCCC_C0.v:139:7:139:14:@N:CG364:@XP_MSG">FCCC_C0.v(139)</a><!@TM:1743032867> | Synthesizing module FCCC_C0 in library work.
Running optimization stage 1 on FCCC_C0 .......
Finished optimization stage 1 on FCCC_C0 (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 137MB)
@N:<a href="@N:CG775:@XP_HELP">CG775</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:31:7:31:15:@N:CG775:@XP_MSG">coreapb3.v(31)</a><!@TM:1743032867> | Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/CCC_0/Filterwheel_sb_CCC_0_FCCC.v:5:7:5:32:@N:CG364:@XP_MSG">Filterwheel_sb_CCC_0_FCCC.v(5)</a><!@TM:1743032867> | Synthesizing module Filterwheel_sb_CCC_0_FCCC in library work.
Running optimization stage 1 on Filterwheel_sb_CCC_0_FCCC .......
Finished optimization stage 1 on Filterwheel_sb_CCC_0_FCCC (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 137MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_muxptob3.v:30:7:30:24:@N:CG364:@XP_MSG">coreapb3_muxptob3.v(30)</a><!@TM:1743032867> | Synthesizing module COREAPB3_MUXPTOB3 in library COREAPB3_LIB.
Running optimization stage 1 on COREAPB3_MUXPTOB3 .......
Finished optimization stage 1 on COREAPB3_MUXPTOB3 (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 140MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:31:7:31:15:@N:CG364:@XP_MSG">coreapb3.v(31)</a><!@TM:1743032867> | Synthesizing module CoreAPB3 in library COREAPB3_LIB.

	APB_DWIDTH=6'b100000
	IADDR_OPTION=32'b00000000000000000000000000000000
	APBSLOT0ENABLE=1'b1
	APBSLOT1ENABLE=1'b0
	APBSLOT2ENABLE=1'b0
	APBSLOT3ENABLE=1'b0
	APBSLOT4ENABLE=1'b0
	APBSLOT5ENABLE=1'b0
	APBSLOT6ENABLE=1'b0
	APBSLOT7ENABLE=1'b0
	APBSLOT8ENABLE=1'b0
	APBSLOT9ENABLE=1'b0
	APBSLOT10ENABLE=1'b0
	APBSLOT11ENABLE=1'b0
	APBSLOT12ENABLE=1'b0
	APBSLOT13ENABLE=1'b0
	APBSLOT14ENABLE=1'b0
	APBSLOT15ENABLE=1'b0
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	MADDR_BITS=6'b010000
	UPR_NIBBLE_POSN=4'b0011
	FAMILY=32'b00000000000000000000000000010011
	SYNC_RESET=32'b00000000000000000000000000000000
	IADDR_NOTINUSE=32'b00000000000000000000000000000000
	IADDR_EXTERNAL=32'b00000000000000000000000000000001
	IADDR_SLOT0=32'b00000000000000000000000000000010
	IADDR_SLOT1=32'b00000000000000000000000000000011
	IADDR_SLOT2=32'b00000000000000000000000000000100
	IADDR_SLOT3=32'b00000000000000000000000000000101
	IADDR_SLOT4=32'b00000000000000000000000000000110
	IADDR_SLOT5=32'b00000000000000000000000000000111
	IADDR_SLOT6=32'b00000000000000000000000000001000
	IADDR_SLOT7=32'b00000000000000000000000000001001
	IADDR_SLOT8=32'b00000000000000000000000000001010
	IADDR_SLOT9=32'b00000000000000000000000000001011
	IADDR_SLOT10=32'b00000000000000000000000000001100
	IADDR_SLOT11=32'b00000000000000000000000000001101
	IADDR_SLOT12=32'b00000000000000000000000000001110
	IADDR_SLOT13=32'b00000000000000000000000000001111
	IADDR_SLOT14=32'b00000000000000000000000000010000
	IADDR_SLOT15=32'b00000000000000000000000000010001
	SL0=16'b0000000000000001
	SL1=16'b0000000000000000
	SL2=16'b0000000000000000
	SL3=16'b0000000000000000
	SL4=16'b0000000000000000
	SL5=16'b0000000000000000
	SL6=16'b0000000000000000
	SL7=16'b0000000000000000
	SL8=16'b0000000000000000
	SL9=16'b0000000000000000
	SL10=16'b0000000000000000
	SL11=16'b0000000000000000
	SL12=16'b0000000000000000
	SL13=16'b0000000000000000
	SL14=16'b0000000000000000
	SL15=16'b0000000000000000
	SC=16'b0000000000000000
	SC_qual=16'b0000000000000000
   Generated name = CoreAPB3_Z1_layer0
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:244:12:244:21:@W:CG360:@XP_MSG">coreapb3.v(244)</a><!@TM:1743032867> | Removing wire IA_PRDATA, as there is no assignment to it.</font>
Running optimization stage 1 on CoreAPB3_Z1_layer0 .......
Finished optimization stage 1 on CoreAPB3_Z1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 140MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:23:7:23:17:@N:CG364:@XP_MSG">coreresetp.v(23)</a><!@TM:1743032867> | Synthesizing module CoreResetP in library work.

	FAMILY=32'b00000000000000000000000000010011
	EXT_RESET_CFG=32'b00000000000000000000000000000000
	DEVICE_VOLTAGE=32'b00000000000000000000000000000010
	MDDR_IN_USE=32'b00000000000000000000000000000000
	FDDR_IN_USE=32'b00000000000000000000000000000000
	SDIF0_IN_USE=32'b00000000000000000000000000000000
	SDIF1_IN_USE=32'b00000000000000000000000000000000
	SDIF2_IN_USE=32'b00000000000000000000000000000000
	SDIF3_IN_USE=32'b00000000000000000000000000000000
	SDIF0_PCIE=32'b00000000000000000000000000000000
	SDIF1_PCIE=32'b00000000000000000000000000000000
	SDIF2_PCIE=32'b00000000000000000000000000000000
	SDIF3_PCIE=32'b00000000000000000000000000000000
	SDIF0_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF1_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF2_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF3_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF0_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF1_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF2_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF3_PCIE_L2P2=32'b00000000000000000000000000000001
	ENABLE_SOFT_RESETS=32'b00000000000000000000000000000000
	DEVICE_090=32'b00000000000000000000000000000000
	DDR_WAIT=32'b00000000000000000000000011001000
	RCOSC_MEGAHERTZ=32'b00000000000000000000000000110010
	SDIF_INTERVAL=32'b00000000000000000001100101100100
	DDR_INTERVAL=32'b00000000000000000010011100010000
	COUNT_WIDTH_SDIF=32'b00000000000000000000000000001101
	COUNT_WIDTH_DDR=32'b00000000000000000000000000001110
	S0=32'b00000000000000000000000000000000
	S1=32'b00000000000000000000000000000001
	S2=32'b00000000000000000000000000000010
	S3=32'b00000000000000000000000000000011
	S4=32'b00000000000000000000000000000100
	S5=32'b00000000000000000000000000000101
	S6=32'b00000000000000000000000000000110
   Generated name = CoreResetP_Z2_layer0
Running optimization stage 1 on CoreResetP_Z2_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1613:4:1613:10:@W:CL169:@XP_MSG">coreresetp.v(1613)</a><!@TM:1743032867> | Pruning unused register count_ddr[13:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1581:4:1581:10:@W:CL169:@XP_MSG">coreresetp.v(1581)</a><!@TM:1743032867> | Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1549:4:1549:10:@W:CL169:@XP_MSG">coreresetp.v(1549)</a><!@TM:1743032867> | Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1517:4:1517:10:@W:CL169:@XP_MSG">coreresetp.v(1517)</a><!@TM:1743032867> | Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1485:4:1485:10:@W:CL169:@XP_MSG">coreresetp.v(1485)</a><!@TM:1743032867> | Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1743032867> | Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1743032867> | Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1743032867> | Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1743032867> | Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1743032867> | Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1743032867> | Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1743032867> | Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1743032867> | Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1743032867> | Pruning unused register count_ddr_enable_q1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1455:4:1455:10:@W:CL169:@XP_MSG">coreresetp.v(1455)</a><!@TM:1743032867> | Pruning unused register count_ddr_enable_rcosc. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1365:4:1365:10:@W:CL169:@XP_MSG">coreresetp.v(1365)</a><!@TM:1743032867> | Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1300:4:1300:10:@W:CL169:@XP_MSG">coreresetp.v(1300)</a><!@TM:1743032867> | Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1235:4:1235:10:@W:CL169:@XP_MSG">coreresetp.v(1235)</a><!@TM:1743032867> | Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1170:4:1170:10:@W:CL169:@XP_MSG">coreresetp.v(1170)</a><!@TM:1743032867> | Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1089:4:1089:10:@W:CL169:@XP_MSG">coreresetp.v(1089)</a><!@TM:1743032867> | Pruning unused register count_ddr_enable. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1388:4:1388:10:@W:CL177:@XP_MSG">coreresetp.v(1388)</a><!@TM:1743032867> | Sharing sequential element M3_RESET_N_int and merging RESET_N_F2M_int. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1743032867> | Sharing sequential element sdif2_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1743032867> | Sharing sequential element sdif1_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1743032867> | Sharing sequential element sdif0_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1743032867> | Sharing sequential element fpll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1433:4:1433:10:@W:CL190:@XP_MSG">coreresetp.v(1433)</a><!@TM:1743032867> | Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1089:4:1089:10:@W:CL169:@XP_MSG">coreresetp.v(1089)</a><!@TM:1743032867> | Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1433:4:1433:10:@W:CL169:@XP_MSG">coreresetp.v(1433)</a><!@TM:1743032867> | Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1433:4:1433:10:@W:CL169:@XP_MSG">coreresetp.v(1433)</a><!@TM:1743032867> | Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:783:4:783:10:@W:CL169:@XP_MSG">coreresetp.v(783)</a><!@TM:1743032867> | Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:783:4:783:10:@W:CL169:@XP_MSG">coreresetp.v(783)</a><!@TM:1743032867> | Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on CoreResetP_Z2_layer0 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/SgCore/OSC/2.0.101/osc_comps.v:51:7:51:25:@N:CG364:@XP_MSG">osc_comps.v(51)</a><!@TM:1743032867> | Synthesizing module RCOSC_25_50MHZ_FAB in library work.
Running optimization stage 1 on RCOSC_25_50MHZ_FAB .......
Finished optimization stage 1 on RCOSC_25_50MHZ_FAB (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/SgCore/OSC/2.0.101/osc_comps.v:11:7:11:21:@N:CG364:@XP_MSG">osc_comps.v(11)</a><!@TM:1743032867> | Synthesizing module RCOSC_25_50MHZ in library work.
Running optimization stage 1 on RCOSC_25_50MHZ .......
Finished optimization stage 1 on RCOSC_25_50MHZ (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v:5:7:5:34:@N:CG364:@XP_MSG">Filterwheel_sb_FABOSC_0_OSC.v(5)</a><!@TM:1743032867> | Synthesizing module Filterwheel_sb_FABOSC_0_OSC in library work.
Running optimization stage 1 on Filterwheel_sb_FABOSC_0_OSC .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v:15:7:15:25:@W:CL318:@XP_MSG">Filterwheel_sb_FABOSC_0_OSC.v(15)</a><!@TM:1743032867> | *Output RCOSC_25_50MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v:17:7:17:21:@W:CL318:@XP_MSG">Filterwheel_sb_FABOSC_0_OSC.v(17)</a><!@TM:1743032867> | *Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v:18:7:18:21:@W:CL318:@XP_MSG">Filterwheel_sb_FABOSC_0_OSC.v(18)</a><!@TM:1743032867> | *Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v:19:7:19:17:@W:CL318:@XP_MSG">Filterwheel_sb_FABOSC_0_OSC.v(19)</a><!@TM:1743032867> | *Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v:20:7:20:17:@W:CL318:@XP_MSG">Filterwheel_sb_FABOSC_0_OSC.v(20)</a><!@TM:1743032867> | *Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
Finished optimization stage 1 on Filterwheel_sb_FABOSC_0_OSC (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb_MSS/Filterwheel_sb_MSS_syn.v:5:7:5:14:@N:CG364:@XP_MSG">Filterwheel_sb_MSS_syn.v(5)</a><!@TM:1743032867> | Synthesizing module MSS_010 in library work.
Running optimization stage 1 on MSS_010 .......
Finished optimization stage 1 on MSS_010 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb_MSS/Filterwheel_sb_MSS.v:9:7:9:25:@N:CG364:@XP_MSG">Filterwheel_sb_MSS.v(9)</a><!@TM:1743032867> | Synthesizing module Filterwheel_sb_MSS in library work.
Running optimization stage 1 on Filterwheel_sb_MSS .......
Finished optimization stage 1 on Filterwheel_sb_MSS (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/smartfusion2.v:720:7:720:15:@N:CG364:@XP_MSG">smartfusion2.v(720)</a><!@TM:1743032867> | Synthesizing module SYSRESET in library work.
Running optimization stage 1 on SYSRESET .......
Finished optimization stage 1 on SYSRESET (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/Filterwheel_sb.v:9:7:9:21:@N:CG364:@XP_MSG">Filterwheel_sb.v(9)</a><!@TM:1743032867> | Synthesizing module Filterwheel_sb in library work.
Running optimization stage 1 on Filterwheel_sb .......
Finished optimization stage 1 on Filterwheel_sb (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel/Filterwheel.v:9:7:9:18:@N:CG364:@XP_MSG">Filterwheel.v(9)</a><!@TM:1743032867> | Synthesizing module Filterwheel in library work.
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel/Filterwheel.v:435:5:435:11:@N:CG794:@XP_MSG">Filterwheel.v(435)</a><!@TM:1743032867> | Using module Main from library work
Running optimization stage 1 on Filterwheel .......
Finished optimization stage 1 on Filterwheel (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on Filterwheel .......
Finished optimization stage 2 on Filterwheel (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on Filterwheel_sb .......
Finished optimization stage 2 on Filterwheel_sb (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on SYSRESET .......
Finished optimization stage 2 on SYSRESET (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on Filterwheel_sb_MSS .......
Finished optimization stage 2 on Filterwheel_sb_MSS (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on MSS_010 .......
Finished optimization stage 2 on MSS_010 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on Filterwheel_sb_FABOSC_0_OSC .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v:14:7:14:10:@N:CL159:@XP_MSG">Filterwheel_sb_FABOSC_0_OSC.v(14)</a><!@TM:1743032867> | Input XTL is unused.
Finished optimization stage 2 on Filterwheel_sb_FABOSC_0_OSC (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on RCOSC_25_50MHZ .......
Finished optimization stage 2 on RCOSC_25_50MHZ (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on RCOSC_25_50MHZ_FAB .......
Finished optimization stage 2 on RCOSC_25_50MHZ_FAB (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on CoreResetP_Z2_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1743032867> | Sharing sequential element sdif0_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1743032867> | Sharing sequential element sdif1_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1743032867> | Sharing sequential element sdif2_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:963:4:963:10:@W:CL177:@XP_MSG">coreresetp.v(963)</a><!@TM:1743032867> | Sharing sequential element fpll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1365:4:1365:10:@N:CL201:@XP_MSG">coreresetp.v(1365)</a><!@TM:1743032867> | Trying to extract state machine for register sdif3_state.
Extracted state machine for register sdif3_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1300:4:1300:10:@N:CL201:@XP_MSG">coreresetp.v(1300)</a><!@TM:1743032867> | Trying to extract state machine for register sdif2_state.
Extracted state machine for register sdif2_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1235:4:1235:10:@N:CL201:@XP_MSG">coreresetp.v(1235)</a><!@TM:1743032867> | Trying to extract state machine for register sdif1_state.
Extracted state machine for register sdif1_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1170:4:1170:10:@N:CL201:@XP_MSG">coreresetp.v(1170)</a><!@TM:1743032867> | Trying to extract state machine for register sdif0_state.
Extracted state machine for register sdif0_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1089:4:1089:10:@N:CL201:@XP_MSG">coreresetp.v(1089)</a><!@TM:1743032867> | Trying to extract state machine for register sm0_state.
Extracted state machine for register sm0_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:29:20:29:29:@N:CL159:@XP_MSG">coreresetp.v(29)</a><!@TM:1743032867> | Input CLK_LTSSM is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:56:20:56:29:@N:CL159:@XP_MSG">coreresetp.v(56)</a><!@TM:1743032867> | Input FPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:59:20:59:35:@N:CL159:@XP_MSG">coreresetp.v(59)</a><!@TM:1743032867> | Input SDIF0_SPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:68:20:68:35:@N:CL159:@XP_MSG">coreresetp.v(68)</a><!@TM:1743032867> | Input SDIF1_SPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:72:20:72:35:@N:CL159:@XP_MSG">coreresetp.v(72)</a><!@TM:1743032867> | Input SDIF2_SPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:76:20:76:35:@N:CL159:@XP_MSG">coreresetp.v(76)</a><!@TM:1743032867> | Input SDIF3_SPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:90:20:90:30:@N:CL159:@XP_MSG">coreresetp.v(90)</a><!@TM:1743032867> | Input SDIF0_PSEL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:91:20:91:32:@N:CL159:@XP_MSG">coreresetp.v(91)</a><!@TM:1743032867> | Input SDIF0_PWRITE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:92:20:92:32:@N:CL159:@XP_MSG">coreresetp.v(92)</a><!@TM:1743032867> | Input SDIF0_PRDATA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:93:20:93:30:@N:CL159:@XP_MSG">coreresetp.v(93)</a><!@TM:1743032867> | Input SDIF1_PSEL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:94:20:94:32:@N:CL159:@XP_MSG">coreresetp.v(94)</a><!@TM:1743032867> | Input SDIF1_PWRITE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:95:20:95:32:@N:CL159:@XP_MSG">coreresetp.v(95)</a><!@TM:1743032867> | Input SDIF1_PRDATA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:96:20:96:30:@N:CL159:@XP_MSG">coreresetp.v(96)</a><!@TM:1743032867> | Input SDIF2_PSEL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:97:20:97:32:@N:CL159:@XP_MSG">coreresetp.v(97)</a><!@TM:1743032867> | Input SDIF2_PWRITE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:98:20:98:32:@N:CL159:@XP_MSG">coreresetp.v(98)</a><!@TM:1743032867> | Input SDIF2_PRDATA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:99:20:99:30:@N:CL159:@XP_MSG">coreresetp.v(99)</a><!@TM:1743032867> | Input SDIF3_PSEL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:100:20:100:32:@N:CL159:@XP_MSG">coreresetp.v(100)</a><!@TM:1743032867> | Input SDIF3_PWRITE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:101:20:101:32:@N:CL159:@XP_MSG">coreresetp.v(101)</a><!@TM:1743032867> | Input SDIF3_PRDATA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:107:20:107:38:@N:CL159:@XP_MSG">coreresetp.v(107)</a><!@TM:1743032867> | Input SOFT_EXT_RESET_OUT is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:108:20:108:34:@N:CL159:@XP_MSG">coreresetp.v(108)</a><!@TM:1743032867> | Input SOFT_RESET_F2M is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:109:20:109:33:@N:CL159:@XP_MSG">coreresetp.v(109)</a><!@TM:1743032867> | Input SOFT_M3_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:110:20:110:50:@N:CL159:@XP_MSG">coreresetp.v(110)</a><!@TM:1743032867> | Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:111:20:111:40:@N:CL159:@XP_MSG">coreresetp.v(111)</a><!@TM:1743032867> | Input SOFT_FDDR_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:112:20:112:40:@N:CL159:@XP_MSG">coreresetp.v(112)</a><!@TM:1743032867> | Input SOFT_SDIF0_PHY_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:113:20:113:41:@N:CL159:@XP_MSG">coreresetp.v(113)</a><!@TM:1743032867> | Input SOFT_SDIF0_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:114:20:114:40:@N:CL159:@XP_MSG">coreresetp.v(114)</a><!@TM:1743032867> | Input SOFT_SDIF1_PHY_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:115:20:115:41:@N:CL159:@XP_MSG">coreresetp.v(115)</a><!@TM:1743032867> | Input SOFT_SDIF1_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:116:20:116:40:@N:CL159:@XP_MSG">coreresetp.v(116)</a><!@TM:1743032867> | Input SOFT_SDIF2_PHY_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:117:20:117:41:@N:CL159:@XP_MSG">coreresetp.v(117)</a><!@TM:1743032867> | Input SOFT_SDIF2_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:118:20:118:40:@N:CL159:@XP_MSG">coreresetp.v(118)</a><!@TM:1743032867> | Input SOFT_SDIF3_PHY_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:119:20:119:41:@N:CL159:@XP_MSG">coreresetp.v(119)</a><!@TM:1743032867> | Input SOFT_SDIF3_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:123:20:123:43:@N:CL159:@XP_MSG">coreresetp.v(123)</a><!@TM:1743032867> | Input SOFT_SDIF0_0_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:124:20:124:43:@N:CL159:@XP_MSG">coreresetp.v(124)</a><!@TM:1743032867> | Input SOFT_SDIF0_1_CORE_RESET is unused.
Finished optimization stage 2 on CoreResetP_Z2_layer0 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on CoreAPB3_Z1_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:72:36:72:41:@N:CL159:@XP_MSG">coreapb3.v(72)</a><!@TM:1743032867> | Input IADDR is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:73:13:73:20:@N:CL159:@XP_MSG">coreapb3.v(73)</a><!@TM:1743032867> | Input PRESETN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:74:13:74:17:@N:CL159:@XP_MSG">coreapb3.v(74)</a><!@TM:1743032867> | Input PCLK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:105:18:105:26:@N:CL159:@XP_MSG">coreapb3.v(105)</a><!@TM:1743032867> | Input PRDATAS1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:106:18:106:26:@N:CL159:@XP_MSG">coreapb3.v(106)</a><!@TM:1743032867> | Input PRDATAS2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:107:18:107:26:@N:CL159:@XP_MSG">coreapb3.v(107)</a><!@TM:1743032867> | Input PRDATAS3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:108:18:108:26:@N:CL159:@XP_MSG">coreapb3.v(108)</a><!@TM:1743032867> | Input PRDATAS4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:109:18:109:26:@N:CL159:@XP_MSG">coreapb3.v(109)</a><!@TM:1743032867> | Input PRDATAS5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:110:18:110:26:@N:CL159:@XP_MSG">coreapb3.v(110)</a><!@TM:1743032867> | Input PRDATAS6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:111:18:111:26:@N:CL159:@XP_MSG">coreapb3.v(111)</a><!@TM:1743032867> | Input PRDATAS7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:112:18:112:26:@N:CL159:@XP_MSG">coreapb3.v(112)</a><!@TM:1743032867> | Input PRDATAS8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:113:18:113:26:@N:CL159:@XP_MSG">coreapb3.v(113)</a><!@TM:1743032867> | Input PRDATAS9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:114:18:114:27:@N:CL159:@XP_MSG">coreapb3.v(114)</a><!@TM:1743032867> | Input PRDATAS10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:115:18:115:27:@N:CL159:@XP_MSG">coreapb3.v(115)</a><!@TM:1743032867> | Input PRDATAS11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:116:18:116:27:@N:CL159:@XP_MSG">coreapb3.v(116)</a><!@TM:1743032867> | Input PRDATAS12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:117:18:117:27:@N:CL159:@XP_MSG">coreapb3.v(117)</a><!@TM:1743032867> | Input PRDATAS13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:118:18:118:27:@N:CL159:@XP_MSG">coreapb3.v(118)</a><!@TM:1743032867> | Input PRDATAS14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:119:18:119:27:@N:CL159:@XP_MSG">coreapb3.v(119)</a><!@TM:1743032867> | Input PRDATAS15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:122:13:122:21:@N:CL159:@XP_MSG">coreapb3.v(122)</a><!@TM:1743032867> | Input PREADYS1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:123:13:123:21:@N:CL159:@XP_MSG">coreapb3.v(123)</a><!@TM:1743032867> | Input PREADYS2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:124:13:124:21:@N:CL159:@XP_MSG">coreapb3.v(124)</a><!@TM:1743032867> | Input PREADYS3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:125:13:125:21:@N:CL159:@XP_MSG">coreapb3.v(125)</a><!@TM:1743032867> | Input PREADYS4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:126:13:126:21:@N:CL159:@XP_MSG">coreapb3.v(126)</a><!@TM:1743032867> | Input PREADYS5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:127:13:127:21:@N:CL159:@XP_MSG">coreapb3.v(127)</a><!@TM:1743032867> | Input PREADYS6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:128:13:128:21:@N:CL159:@XP_MSG">coreapb3.v(128)</a><!@TM:1743032867> | Input PREADYS7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:129:13:129:21:@N:CL159:@XP_MSG">coreapb3.v(129)</a><!@TM:1743032867> | Input PREADYS8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:130:13:130:21:@N:CL159:@XP_MSG">coreapb3.v(130)</a><!@TM:1743032867> | Input PREADYS9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:131:13:131:22:@N:CL159:@XP_MSG">coreapb3.v(131)</a><!@TM:1743032867> | Input PREADYS10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:132:13:132:22:@N:CL159:@XP_MSG">coreapb3.v(132)</a><!@TM:1743032867> | Input PREADYS11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:133:13:133:22:@N:CL159:@XP_MSG">coreapb3.v(133)</a><!@TM:1743032867> | Input PREADYS12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:134:13:134:22:@N:CL159:@XP_MSG">coreapb3.v(134)</a><!@TM:1743032867> | Input PREADYS13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:135:13:135:22:@N:CL159:@XP_MSG">coreapb3.v(135)</a><!@TM:1743032867> | Input PREADYS14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:136:13:136:22:@N:CL159:@XP_MSG">coreapb3.v(136)</a><!@TM:1743032867> | Input PREADYS15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:139:13:139:22:@N:CL159:@XP_MSG">coreapb3.v(139)</a><!@TM:1743032867> | Input PSLVERRS1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:140:13:140:22:@N:CL159:@XP_MSG">coreapb3.v(140)</a><!@TM:1743032867> | Input PSLVERRS2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:141:13:141:22:@N:CL159:@XP_MSG">coreapb3.v(141)</a><!@TM:1743032867> | Input PSLVERRS3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:142:13:142:22:@N:CL159:@XP_MSG">coreapb3.v(142)</a><!@TM:1743032867> | Input PSLVERRS4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:143:13:143:22:@N:CL159:@XP_MSG">coreapb3.v(143)</a><!@TM:1743032867> | Input PSLVERRS5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:144:13:144:22:@N:CL159:@XP_MSG">coreapb3.v(144)</a><!@TM:1743032867> | Input PSLVERRS6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:145:13:145:22:@N:CL159:@XP_MSG">coreapb3.v(145)</a><!@TM:1743032867> | Input PSLVERRS7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:146:13:146:22:@N:CL159:@XP_MSG">coreapb3.v(146)</a><!@TM:1743032867> | Input PSLVERRS8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:147:13:147:22:@N:CL159:@XP_MSG">coreapb3.v(147)</a><!@TM:1743032867> | Input PSLVERRS9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:148:13:148:23:@N:CL159:@XP_MSG">coreapb3.v(148)</a><!@TM:1743032867> | Input PSLVERRS10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:149:13:149:23:@N:CL159:@XP_MSG">coreapb3.v(149)</a><!@TM:1743032867> | Input PSLVERRS11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:150:13:150:23:@N:CL159:@XP_MSG">coreapb3.v(150)</a><!@TM:1743032867> | Input PSLVERRS12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:151:13:151:23:@N:CL159:@XP_MSG">coreapb3.v(151)</a><!@TM:1743032867> | Input PSLVERRS13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:152:13:152:23:@N:CL159:@XP_MSG">coreapb3.v(152)</a><!@TM:1743032867> | Input PSLVERRS14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v:153:13:153:23:@N:CL159:@XP_MSG">coreapb3.v(153)</a><!@TM:1743032867> | Input PSLVERRS15 is unused.
Finished optimization stage 2 on CoreAPB3_Z1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on COREAPB3_MUXPTOB3 .......
Finished optimization stage 2 on COREAPB3_MUXPTOB3 (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
Running optimization stage 2 on Filterwheel_sb_CCC_0_FCCC .......
Finished optimization stage 2 on Filterwheel_sb_CCC_0_FCCC (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
Running optimization stage 2 on FCCC_C0 .......
Finished optimization stage 2 on FCCC_C0 (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
Running optimization stage 2 on FCCC_C0_FCCC_C0_0_FCCC .......
Finished optimization stage 2 on FCCC_C0_FCCC_C0_0_FCCC (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
Running optimization stage 2 on INBUF .......
Finished optimization stage 2 on INBUF (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
Running optimization stage 2 on CCC .......
Finished optimization stage 2 on CCC (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
Running optimization stage 2 on GND .......
Finished optimization stage 2 on GND (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
Running optimization stage 2 on VCC .......
Finished optimization stage 2 on VCC (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
Running optimization stage 2 on CLKINT .......
Finished optimization stage 2 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)

For a summary of runtime per design unit, please see file:
==========================================================
Linked File:  <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/synthesis/synwork/layer0.duruntime:@XP_FILE">layer0.duruntime</a>



At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 146MB peak: 146MB)


Process completed successfully.
# Wed Mar 26 16:47:45 2025

###########################################################]
###########################################################[
@N: : <!@TM:1743032867> | stack limit increased to max 
@N: : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:11:7:11:11:@N::@XP_MSG">Main.vhd(11)</a><!@TM:1743032867> | Top entity is set to Main.
File /home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd changed - recompiling
File /home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd changed - recompiling
File /home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd changed - recompiling
File /home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd changed - recompiling
File /home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd changed - recompiling
File /home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd changed - recompiling
File /home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd changed - recompiling
File /home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd changed - recompiling
File /home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd changed - recompiling
File /home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd changed - recompiling
File /home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd changed - recompiling
File /home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotorDriver.vhd changed - recompiling
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1743032867> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/BuildNumber.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1743032867> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1743032867> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1743032867> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1743032867> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/PPSCount.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1743032867> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1743032867> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1743032867> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'. 
@N:<a href="@N:CD895:@XP_HELP">CD895</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:46:17:46:20:@N:CD895:@XP_MSG">fifo_gen.vhd(46)</a><!@TM:1743032867> | Setting attribute syn_ramstyle to "no_rw_check" on shared variable ram
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1743032867> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1743032867> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1743032867> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1743032867> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1743032867> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1743032867> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1743032867> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1743032867> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1743032867> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1743032867> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1743032867> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotorDriver.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1743032867> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1743032867> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiDevice.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1743032867> | Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'. 
VHDL syntax check successful!
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/std1164.vhd:889:16:889:18:@N:CD231:@XP_MSG">std1164.vhd(889)</a><!@TM:1743032867> | Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:11:7:11:11:@N:CD630:@XP_MSG">Main.vhd(11)</a><!@TM:1743032867> | Synthesizing work.main.architecture_main.
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1744:1:1744:10:@W:CD326:@XP_MSG">Main.vhd(1744)</a><!@TM:1743032867> | Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1843:1:1843:10:@W:CD326:@XP_MSG">Main.vhd(1843)</a><!@TM:1743032867> | Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1942:1:1942:10:@W:CD326:@XP_MSG">Main.vhd(1942)</a><!@TM:1743032867> | Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2053:1:2053:10:@W:CD326:@XP_MSG">Main.vhd(2053)</a><!@TM:1743032867> | Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD276:@XP_HELP">CD276</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd:65:2:65:18:@W:CD276:@XP_MSG">SpiDac.vhd(65)</a><!@TM:1743032867> | Map for port transfercomplete of component spidacports not found</font>
<font color=#A52A2A>@W:<a href="@W:CD730:@XP_HELP">CD730</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2428:1:2428:9:@W:CD730:@XP_MSG">Main.vhd(2428)</a><!@TM:1743032867> | Component declaration has 9 ports but entity declares 10 ports</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2428:1:2428:9:@W:CD326:@XP_MSG">Main.vhd(2428)</a><!@TM:1743032867> | Port transfercomplete of entity work.spidacports is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:969:10:969:26:@W:CD638:@XP_MSG">Main.vhd(969)</a><!@TM:1743032867> | Signal monitoradcsample is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:985:10:985:28:@W:CD638:@XP_MSG">Main.vhd(985)</a><!@TM:1743032867> | Signal uart0rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:998:10:998:20:@W:CD638:@XP_MSG">Main.vhd(998)</a><!@TM:1743032867> | Signal uartrx0dbg is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1005:10:1005:28:@W:CD638:@XP_MSG">Main.vhd(1005)</a><!@TM:1743032867> | Signal uart1rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1018:10:1018:20:@W:CD638:@XP_MSG">Main.vhd(1018)</a><!@TM:1743032867> | Signal uartrx1dbg is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1025:10:1025:28:@W:CD638:@XP_MSG">Main.vhd(1025)</a><!@TM:1743032867> | Signal uart2rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1038:10:1038:20:@W:CD638:@XP_MSG">Main.vhd(1038)</a><!@TM:1743032867> | Signal uartrx2dbg is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1045:10:1045:28:@W:CD638:@XP_MSG">Main.vhd(1045)</a><!@TM:1743032867> | Signal uart3rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1058:10:1058:20:@W:CD638:@XP_MSG">Main.vhd(1058)</a><!@TM:1743032867> | Signal uartrx3dbg is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1065:10:1065:30:@W:CD638:@XP_MSG">Main.vhd(1065)</a><!@TM:1743032867> | Signal uartusbrxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1078:10:1078:22:@W:CD638:@XP_MSG">Main.vhd(1078)</a><!@TM:1743032867> | Signal uartrxusbdbg is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1086:10:1086:30:@W:CD638:@XP_MSG">Main.vhd(1086)</a><!@TM:1743032867> | Signal uartgpsrxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1099:10:1099:22:@W:CD638:@XP_MSG">Main.vhd(1099)</a><!@TM:1743032867> | Signal uartrxgpsdbg is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1141:9:1141:19:@W:CD638:@XP_MSG">Main.vhd(1141)</a><!@TM:1743032867> | Signal posledsena is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1152:9:1152:19:@W:CD638:@XP_MSG">Main.vhd(1152)</a><!@TM:1743032867> | Signal posledsenb is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotorDriver.vhd:35:7:35:38:@N:CD630:@XP_MSG">FourWireStepperMotorDriver.vhd(35)</a><!@TM:1743032867> | Synthesizing work.fourwiresteppermotordriverports.fourwiresteppermotordriver.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd:35:7:35:32:@N:CD630:@XP_MSG">FourWireStepperMotor.vhd(35)</a><!@TM:1743032867> | Synthesizing work.fourwiresteppermotorports.fourwiresteppermotor.
Post processing for work.fourwiresteppermotorports.fourwiresteppermotor
Running optimization stage 1 on FourWireStepperMotorPorts .......
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd:72:2:72:4:@A:CL282:@XP_MSG">FourWireStepperMotor.vhd(72)</a><!@TM:1743032867> | Feedback mux created for signal MotorBPlus_i. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd:72:2:72:4:@A:CL282:@XP_MSG">FourWireStepperMotor.vhd(72)</a><!@TM:1743032867> | Feedback mux created for signal MotorBMinus_i. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd:72:2:72:4:@A:CL282:@XP_MSG">FourWireStepperMotor.vhd(72)</a><!@TM:1743032867> | Feedback mux created for signal MotorAPlus_i. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd:72:2:72:4:@A:CL282:@XP_MSG">FourWireStepperMotor.vhd(72)</a><!@TM:1743032867> | Feedback mux created for signal MotorAMinus_i. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on FourWireStepperMotorPorts (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd:30:7:30:19:@N:CD630:@XP_MSG">OneShot.vhd(30)</a><!@TM:1743032867> | Synthesizing work.oneshotports.oneshot.
Post processing for work.oneshotports.oneshot
Running optimization stage 1 on OneShotPorts .......
Finished optimization stage 1 on OneShotPorts (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
Post processing for work.fourwiresteppermotordriverports.fourwiresteppermotordriver
Running optimization stage 1 on FourWireStepperMotorDriverPorts .......
Finished optimization stage 1 on FourWireStepperMotorDriverPorts (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 145MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd:30:7:30:19:@N:CD630:@XP_MSG">OneShot.vhd(30)</a><!@TM:1743032867> | Synthesizing work.oneshotports.oneshot.
Post processing for work.oneshotports.oneshot
Running optimization stage 1 on OneShotPorts .......
Finished optimization stage 1 on OneShotPorts (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 145MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd:44:7:44:18:@N:CD630:@XP_MSG">SpiDac.vhd(44)</a><!@TM:1743032867> | Synthesizing work.spidacports.spidac.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd:38:7:38:21:@N:CD630:@XP_MSG">SpiMaster.vhd(38)</a><!@TM:1743032867> | Synthesizing work.spimasterports.spimaster.
Post processing for work.spimasterports.spimaster
Running optimization stage 1 on SpiMasterPorts .......
Finished optimization stage 1 on SpiMasterPorts (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 145MB)
Post processing for work.spidacports.spidac
Running optimization stage 1 on SpiDacPorts .......
Finished optimization stage 1 on SpiDacPorts (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 145MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd:30:7:30:18:@N:CD630:@XP_MSG">IBufP2.vhd(30)</a><!@TM:1743032867> | Synthesizing work.ibufp2ports.ibufp2.
Post processing for work.ibufp2ports.ibufp2
Running optimization stage 1 on IBufP2Ports .......
Finished optimization stage 1 on IBufP2Ports (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 145MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/PPSCount.vhd:30:7:30:20:@N:CD630:@XP_MSG">PPSCount.vhd(30)</a><!@TM:1743032867> | Synthesizing work.ppscountports.ppscount.
Post processing for work.ppscountports.ppscount
Running optimization stage 1 on PPSCountPorts .......
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/PPSCount.vhd:54:65:54:66:@A:CL282:@XP_MSG">PPSCount.vhd(54)</a><!@TM:1743032867> | Feedback mux created for signal PPSAccum_i[31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/PPSCount.vhd:54:65:54:66:@A:CL282:@XP_MSG">PPSCount.vhd(54)</a><!@TM:1743032867> | Feedback mux created for signal LastPPS. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on PPSCountPorts (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 145MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd:33:7:33:23:@N:CD630:@XP_MSG">UartTxFifoExtClk.vhd(33)</a><!@TM:1743032867> | Synthesizing work.uarttxfifoextclk.implementation.
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd:122:15:122:17:@N:CD233:@XP_MSG">UartTxFifoExtClk.vhd(122)</a><!@TM:1743032867> | Using sequential encoding for type states.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd:274:5:274:19:@N:CD604:@XP_MSG">UartTxFifoExtClk.vhd(274)</a><!@TM:1743032867> | OTHERS clause is not synthesized.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd:30:7:30:13:@N:CD630:@XP_MSG">UartTx.vhd(30)</a><!@TM:1743032867> | Synthesizing work.uarttx.behaviour.
Post processing for work.uarttx.behaviour
Running optimization stage 1 on UartTx .......
Finished optimization stage 1 on UartTx (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd:11:7:11:17:@N:CD630:@XP_MSG">gated_fifo.vhd(11)</a><!@TM:1743032867> | Synthesizing work.gated_fifo.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:11:7:11:11:@N:CD630:@XP_MSG">fifo_gen.vhd(11)</a><!@TM:1743032867> | Synthesizing work.fifo.rtl.
Post processing for work.fifo.rtl
Running optimization stage 1 on fifo .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:46:17:46:20:@N:CL134:@XP_MSG">fifo_gen.vhd(46)</a><!@TM:1743032867> | Found RAM ram, depth=1024, width=8
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:68:2:68:4:@A:CL282:@XP_MSG">fifo_gen.vhd(68)</a><!@TM:1743032867> | Feedback mux created for signal count_o[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on fifo (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
Post processing for work.gated_fifo.rtl
Running optimization stage 1 on gated_fifo .......
Finished optimization stage 1 on gated_fifo (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
Post processing for work.uarttxfifoextclk.implementation
Running optimization stage 1 on UartTxFifoExtClk .......
Finished optimization stage 1 on UartTxFifoExtClk (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd:34:7:34:23:@N:CD630:@XP_MSG">UartRxFifoExtClk.vhd(34)</a><!@TM:1743032867> | Synthesizing work.uartrxfifoextclk.implementation.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd:34:7:34:19:@N:CD630:@XP_MSG">UartRxExtClk.vhd(34)</a><!@TM:1743032867> | Synthesizing work.uartrxextclk.implementation.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd:32:7:32:16:@N:CD630:@XP_MSG">UartRxRaw.vhd(32)</a><!@TM:1743032867> | Synthesizing work.uartrxraw.behaviour.
Post processing for work.uartrxraw.behaviour
Running optimization stage 1 on UartRxRaw .......
Finished optimization stage 1 on UartRxRaw (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
Post processing for work.uartrxextclk.implementation
Running optimization stage 1 on UartRxExtClk .......
Finished optimization stage 1 on UartRxExtClk (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
Post processing for work.uartrxfifoextclk.implementation
Running optimization stage 1 on UartRxFifoExtClk .......
Finished optimization stage 1 on UartRxFifoExtClk (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd:30:7:30:18:@N:CD630:@XP_MSG">IBufP3.vhd(30)</a><!@TM:1743032867> | Synthesizing work.ibufp3ports.ibufp3.
Post processing for work.ibufp3ports.ibufp3
Running optimization stage 1 on IBufP3Ports .......
Finished optimization stage 1 on IBufP3Ports (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd:30:7:30:24:@N:CD630:@XP_MSG">ClockDivider.vhd(30)</a><!@TM:1743032867> | Synthesizing work.clockdividerports.clockdivider.
Post processing for work.clockdividerports.clockdivider
Running optimization stage 1 on ClockDividerPorts .......
Finished optimization stage 1 on ClockDividerPorts (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd:30:7:30:24:@N:CD630:@XP_MSG">ClockDivider.vhd(30)</a><!@TM:1743032867> | Synthesizing work.clockdividerports.clockdivider.
Post processing for work.clockdividerports.clockdivider
Running optimization stage 1 on ClockDividerPorts .......
Finished optimization stage 1 on ClockDividerPorts (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd:30:7:30:24:@N:CD630:@XP_MSG">ClockDivider.vhd(30)</a><!@TM:1743032867> | Synthesizing work.clockdividerports.clockdivider.
Post processing for work.clockdividerports.clockdivider
Running optimization stage 1 on ClockDividerPorts .......
Finished optimization stage 1 on ClockDividerPorts (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd:30:7:30:32:@N:CD630:@XP_MSG">VariableClockDivider.vhd(30)</a><!@TM:1743032867> | Synthesizing work.variableclockdividerports.variableclockdivider.
Post processing for work.variableclockdividerports.variableclockdivider
Running optimization stage 1 on VariableClockDividerPorts .......
Finished optimization stage 1 on VariableClockDividerPorts (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/SpiDevice.vhd:44:7:44:21:@N:CD630:@XP_MSG">SpiDevice.vhd(44)</a><!@TM:1743032867> | Synthesizing work.spideviceports.spidevice.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd:38:7:38:21:@N:CD630:@XP_MSG">SpiMaster.vhd(38)</a><!@TM:1743032867> | Synthesizing work.spimasterports.spimaster.
Post processing for work.spimasterports.spimaster
Running optimization stage 1 on SpiMasterPorts .......
Finished optimization stage 1 on SpiMasterPorts (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 147MB)
Post processing for work.spideviceports.spidevice
Running optimization stage 1 on SpiDevicePorts .......
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/SpiDevice.vhd:142:2:142:4:@A:CL282:@XP_MSG">SpiDevice.vhd(142)</a><!@TM:1743032867> | Feedback mux created for signal Readback[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on SpiDevicePorts (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 147MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:14:7:14:25:@N:CD630:@XP_MSG">RegisterSpace.vhd(14)</a><!@TM:1743032867> | Synthesizing work.registerspaceports.registerspace.
Post processing for work.registerspaceports.registerspace
Running optimization stage 1 on RegisterSpacePorts .......
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:229:2:229:19:@W:CL240:@XP_MSG">RegisterSpace.vhd(229)</a><!@TM:1743032867> | Signal UartGpsClkDivider is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:216:2:216:19:@W:CL240:@XP_MSG">RegisterSpace.vhd(216)</a><!@TM:1743032867> | Signal UartUsbClkDivider is floating; a simulation mismatch is possible.</font>
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@A:CL282:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032867> | Feedback mux created for signal DataOut[31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@A:CL282:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032867> | Feedback mux created for signal PPSCountReset. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@A:CL282:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032867> | Feedback mux created for signal nPowerCycClr. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@A:CL282:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032867> | Feedback mux created for signal nFaultClr5V. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@A:CL282:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032867> | Feedback mux created for signal nFaultClr3V. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@A:CL282:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032867> | Feedback mux created for signal nFaultClr1V. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@A:CL282:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032867> | Feedback mux created for signal WriteUartUsb. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@A:CL282:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032867> | Feedback mux created for signal WriteUartGps. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@A:CL282:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032867> | Feedback mux created for signal WriteUart3. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@A:CL282:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032867> | Feedback mux created for signal WriteUart2. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@A:CL282:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032867> | Feedback mux created for signal WriteUart1. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@A:CL282:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032867> | Feedback mux created for signal WriteUart0. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@A:CL282:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032867> | Feedback mux created for signal WriteClkDac. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@A:CL282:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032867> | Feedback mux created for signal UartUsbFifoReset. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@A:CL282:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032867> | Feedback mux created for signal UartGpsFifoReset. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@A:CL282:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032867> | Feedback mux created for signal Uart3FifoReset. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@A:CL282:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032867> | Feedback mux created for signal Uart2FifoReset. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@A:CL282:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032867> | Feedback mux created for signal Uart1FifoReset. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@A:CL282:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032867> | Feedback mux created for signal Uart0FifoReset. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@A:CL282:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032867> | Feedback mux created for signal ReadUartUsb. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@A:CL282:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032867> | Feedback mux created for signal ReadUartGps. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@A:CL282:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032867> | Feedback mux created for signal ReadUart3. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@A:CL282:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032867> | Feedback mux created for signal ReadUart2. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@A:CL282:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032867> | Feedback mux created for signal ReadUart1. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@A:CL282:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032867> | Feedback mux created for signal ReadUart0. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@A:CL282:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032867> | Feedback mux created for signal ReadMonitorAdcSample. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@A:CL282:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032867> | Feedback mux created for signal MonitorAdcSpiXferStart. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@A:CL282:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032867> | Feedback mux created for signal MonitorAdcReset. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@A:CL282:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032867> | Feedback mux created for signal ClkDacWrite[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@A:CL282:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032867> | Feedback mux created for signal UartUsbTxFifoData[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@A:CL282:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032867> | Feedback mux created for signal UartGpsTxFifoData[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@A:CL282:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032867> | Feedback mux created for signal Uart3TxFifoData[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@A:CL282:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032867> | Feedback mux created for signal Uart2TxFifoData[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@A:CL282:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032867> | Feedback mux created for signal Uart1TxFifoData[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@A:CL282:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032867> | Feedback mux created for signal Uart0TxFifoData[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@A:CL282:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032867> | Feedback mux created for signal MonitorAdcSpiDataIn[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@A:CL282:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032867> | Feedback mux created for signal Ux2SelJmp_i. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@A:CL282:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032867> | Feedback mux created for signal Ux1SelJmp_i. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@A:CL282:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032867> | Feedback mux created for signal Uart3OE_i. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@A:CL282:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032867> | Feedback mux created for signal Uart2OE_i. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@A:CL282:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032867> | Feedback mux created for signal Uart1OE_i. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@A:CL282:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032867> | Feedback mux created for signal Uart0OE_i. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@A:CL282:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032867> | Feedback mux created for signal PowernEn5V_i. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@A:CL282:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032867> | Feedback mux created for signal MonitorAdcSpiFrameEnable_i. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@A:CL282:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032867> | Feedback mux created for signal LedR_i. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@A:CL282:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032867> | Feedback mux created for signal LedG_i. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@A:CL282:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032867> | Feedback mux created for signal LedB_i. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@A:CL282:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032867> | Feedback mux created for signal WriteAck. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@A:CL282:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032867> | Feedback mux created for signal ReadAck. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on RegisterSpacePorts (CPU Time 0h:00m:00s, Memory Used current: 156MB peak: 156MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd:30:7:30:18:@N:CD630:@XP_MSG">IBufP1.vhd(30)</a><!@TM:1743032867> | Synthesizing work.ibufp1ports.ibufp1.
Post processing for work.ibufp1ports.ibufp1
Running optimization stage 1 on IBufP1Ports .......
Finished optimization stage 1 on IBufP1Ports (CPU Time 0h:00m:00s, Memory Used current: 156MB peak: 156MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd:30:7:30:19:@N:CD630:@XP_MSG">OneShot.vhd(30)</a><!@TM:1743032867> | Synthesizing work.oneshotports.oneshot.
Post processing for work.oneshotports.oneshot
Running optimization stage 1 on OneShotPorts .......
Finished optimization stage 1 on OneShotPorts (CPU Time 0h:00m:00s, Memory Used current: 156MB peak: 156MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/BuildNumber.vhd:14:7:14:23:@N:CD630:@XP_MSG">BuildNumber.vhd(14)</a><!@TM:1743032867> | Synthesizing work.buildnumberports.buildnumber.
Post processing for work.buildnumberports.buildnumber
Running optimization stage 1 on BuildNumberPorts .......
Finished optimization stage 1 on BuildNumberPorts (CPU Time 0h:00m:00s, Memory Used current: 156MB peak: 156MB)
Post processing for work.main.architecture_main
Running optimization stage 1 on Main .......
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1263:2:1263:11:@W:CL168:@XP_MSG">Main.vhd(1263)</a><!@TM:1743032867> | Removing instance IBufLatch because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1315:1:1315:14:@W:CL245:@XP_MSG">Main.vhd(1315)</a><!@TM:1743032867> | Bit 0 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1315:1:1315:14:@W:CL245:@XP_MSG">Main.vhd(1315)</a><!@TM:1743032867> | Bit 1 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1315:1:1315:14:@W:CL245:@XP_MSG">Main.vhd(1315)</a><!@TM:1743032867> | Bit 2 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1315:1:1315:14:@W:CL245:@XP_MSG">Main.vhd(1315)</a><!@TM:1743032867> | Bit 3 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1315:1:1315:14:@W:CL245:@XP_MSG">Main.vhd(1315)</a><!@TM:1743032867> | Bit 4 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1315:1:1315:14:@W:CL245:@XP_MSG">Main.vhd(1315)</a><!@TM:1743032867> | Bit 5 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1315:1:1315:14:@W:CL245:@XP_MSG">Main.vhd(1315)</a><!@TM:1743032867> | Bit 6 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1315:1:1315:14:@W:CL245:@XP_MSG">Main.vhd(1315)</a><!@TM:1743032867> | Bit 7 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1315:1:1315:14:@W:CL245:@XP_MSG">Main.vhd(1315)</a><!@TM:1743032867> | Bit 8 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1315:1:1315:14:@W:CL245:@XP_MSG">Main.vhd(1315)</a><!@TM:1743032867> | Bit 9 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1315:1:1315:14:@W:CL245:@XP_MSG">Main.vhd(1315)</a><!@TM:1743032867> | Bit 10 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1315:1:1315:14:@W:CL245:@XP_MSG">Main.vhd(1315)</a><!@TM:1743032867> | Bit 11 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1315:1:1315:14:@W:CL245:@XP_MSG">Main.vhd(1315)</a><!@TM:1743032867> | Bit 12 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1315:1:1315:14:@W:CL245:@XP_MSG">Main.vhd(1315)</a><!@TM:1743032867> | Bit 13 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1315:1:1315:14:@W:CL245:@XP_MSG">Main.vhd(1315)</a><!@TM:1743032867> | Bit 14 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1315:1:1315:14:@W:CL245:@XP_MSG">Main.vhd(1315)</a><!@TM:1743032867> | Bit 15 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1315:1:1315:14:@W:CL245:@XP_MSG">Main.vhd(1315)</a><!@TM:1743032867> | Bit 16 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1315:1:1315:14:@W:CL245:@XP_MSG">Main.vhd(1315)</a><!@TM:1743032867> | Bit 17 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1315:1:1315:14:@W:CL245:@XP_MSG">Main.vhd(1315)</a><!@TM:1743032867> | Bit 18 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1315:1:1315:14:@W:CL245:@XP_MSG">Main.vhd(1315)</a><!@TM:1743032867> | Bit 19 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1315:1:1315:14:@W:CL245:@XP_MSG">Main.vhd(1315)</a><!@TM:1743032867> | Bit 20 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1315:1:1315:14:@W:CL245:@XP_MSG">Main.vhd(1315)</a><!@TM:1743032867> | Bit 21 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1315:1:1315:14:@W:CL245:@XP_MSG">Main.vhd(1315)</a><!@TM:1743032867> | Bit 22 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1315:1:1315:14:@W:CL245:@XP_MSG">Main.vhd(1315)</a><!@TM:1743032867> | Bit 23 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1315:1:1315:14:@W:CL245:@XP_MSG">Main.vhd(1315)</a><!@TM:1743032867> | Bit 24 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1315:1:1315:14:@W:CL245:@XP_MSG">Main.vhd(1315)</a><!@TM:1743032867> | Bit 25 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1315:1:1315:14:@W:CL245:@XP_MSG">Main.vhd(1315)</a><!@TM:1743032867> | Bit 26 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1315:1:1315:14:@W:CL245:@XP_MSG">Main.vhd(1315)</a><!@TM:1743032867> | Bit 27 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1315:1:1315:14:@W:CL245:@XP_MSG">Main.vhd(1315)</a><!@TM:1743032867> | Bit 28 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1315:1:1315:14:@W:CL245:@XP_MSG">Main.vhd(1315)</a><!@TM:1743032867> | Bit 29 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1315:1:1315:14:@W:CL245:@XP_MSG">Main.vhd(1315)</a><!@TM:1743032867> | Bit 30 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1315:1:1315:14:@W:CL245:@XP_MSG">Main.vhd(1315)</a><!@TM:1743032867> | Bit 31 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1315:1:1315:14:@W:CL245:@XP_MSG">Main.vhd(1315)</a><!@TM:1743032867> | Bit 32 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1315:1:1315:14:@W:CL245:@XP_MSG">Main.vhd(1315)</a><!@TM:1743032867> | Bit 33 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1315:1:1315:14:@W:CL245:@XP_MSG">Main.vhd(1315)</a><!@TM:1743032867> | Bit 34 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1315:1:1315:14:@W:CL245:@XP_MSG">Main.vhd(1315)</a><!@TM:1743032867> | Bit 35 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1315:1:1315:14:@W:CL245:@XP_MSG">Main.vhd(1315)</a><!@TM:1743032867> | Bit 36 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1315:1:1315:14:@W:CL245:@XP_MSG">Main.vhd(1315)</a><!@TM:1743032867> | Bit 37 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1315:1:1315:14:@W:CL245:@XP_MSG">Main.vhd(1315)</a><!@TM:1743032867> | Bit 38 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1315:1:1315:14:@W:CL245:@XP_MSG">Main.vhd(1315)</a><!@TM:1743032867> | Bit 39 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1315:1:1315:14:@W:CL245:@XP_MSG">Main.vhd(1315)</a><!@TM:1743032867> | Bit 40 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1315:1:1315:14:@W:CL245:@XP_MSG">Main.vhd(1315)</a><!@TM:1743032867> | Bit 41 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1315:1:1315:14:@W:CL245:@XP_MSG">Main.vhd(1315)</a><!@TM:1743032867> | Bit 42 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1315:1:1315:14:@W:CL245:@XP_MSG">Main.vhd(1315)</a><!@TM:1743032867> | Bit 43 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1315:1:1315:14:@W:CL245:@XP_MSG">Main.vhd(1315)</a><!@TM:1743032867> | Bit 44 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1315:1:1315:14:@W:CL245:@XP_MSG">Main.vhd(1315)</a><!@TM:1743032867> | Bit 45 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1315:1:1315:14:@W:CL245:@XP_MSG">Main.vhd(1315)</a><!@TM:1743032867> | Bit 46 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1315:1:1315:14:@W:CL245:@XP_MSG">Main.vhd(1315)</a><!@TM:1743032867> | Bit 47 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1315:1:1315:14:@W:CL245:@XP_MSG">Main.vhd(1315)</a><!@TM:1743032867> | Bit 48 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1315:1:1315:14:@W:CL245:@XP_MSG">Main.vhd(1315)</a><!@TM:1743032867> | Bit 49 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1315:1:1315:14:@W:CL245:@XP_MSG">Main.vhd(1315)</a><!@TM:1743032867> | Bit 50 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1315:1:1315:14:@W:CL245:@XP_MSG">Main.vhd(1315)</a><!@TM:1743032867> | Bit 51 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1315:1:1315:14:@W:CL245:@XP_MSG">Main.vhd(1315)</a><!@TM:1743032867> | Bit 52 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1315:1:1315:14:@W:CL245:@XP_MSG">Main.vhd(1315)</a><!@TM:1743032867> | Bit 53 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1315:1:1315:14:@W:CL245:@XP_MSG">Main.vhd(1315)</a><!@TM:1743032867> | Bit 54 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1315:1:1315:14:@W:CL245:@XP_MSG">Main.vhd(1315)</a><!@TM:1743032867> | Bit 55 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1315:1:1315:14:@W:CL245:@XP_MSG">Main.vhd(1315)</a><!@TM:1743032867> | Bit 56 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1315:1:1315:14:@W:CL245:@XP_MSG">Main.vhd(1315)</a><!@TM:1743032867> | Bit 57 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1315:1:1315:14:@W:CL245:@XP_MSG">Main.vhd(1315)</a><!@TM:1743032867> | Bit 58 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1315:1:1315:14:@W:CL245:@XP_MSG">Main.vhd(1315)</a><!@TM:1743032867> | Bit 59 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1315:1:1315:14:@W:CL245:@XP_MSG">Main.vhd(1315)</a><!@TM:1743032867> | Bit 60 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1315:1:1315:14:@W:CL245:@XP_MSG">Main.vhd(1315)</a><!@TM:1743032867> | Bit 61 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1315:1:1315:14:@W:CL245:@XP_MSG">Main.vhd(1315)</a><!@TM:1743032867> | Bit 62 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1315:1:1315:14:@W:CL245:@XP_MSG">Main.vhd(1315)</a><!@TM:1743032867> | Bit 63 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@A:CL282:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032867> | Feedback mux created for signal PosDet7BOnStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@A:CL282:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032867> | Feedback mux created for signal PosDet7AOnStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@A:CL282:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032867> | Feedback mux created for signal PosDet6BOnStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@A:CL282:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032867> | Feedback mux created for signal PosDet6AOnStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@A:CL282:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032867> | Feedback mux created for signal PosDet5BOnStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@A:CL282:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032867> | Feedback mux created for signal PosDet5AOnStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@A:CL282:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032867> | Feedback mux created for signal PosDet4BOnStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@A:CL282:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032867> | Feedback mux created for signal PosDet4AOnStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@A:CL282:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032867> | Feedback mux created for signal PosDet3BOnStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@A:CL282:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032867> | Feedback mux created for signal PosDet3AOnStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@A:CL282:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032867> | Feedback mux created for signal PosDet2BOnStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@A:CL282:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032867> | Feedback mux created for signal PosDet2AOnStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@A:CL282:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032867> | Feedback mux created for signal PosDet1BOnStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@A:CL282:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032867> | Feedback mux created for signal PosDet1AOnStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@A:CL282:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032867> | Feedback mux created for signal PosDet0BOnStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@A:CL282:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032867> | Feedback mux created for signal PosDet0AOnStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@A:CL282:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032867> | Feedback mux created for signal PosDet7BOffStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@A:CL282:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032867> | Feedback mux created for signal PosDet7AOffStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@A:CL282:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032867> | Feedback mux created for signal PosDet6BOffStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@A:CL282:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032867> | Feedback mux created for signal PosDet6AOffStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@A:CL282:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032867> | Feedback mux created for signal PosDet5BOffStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@A:CL282:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032867> | Feedback mux created for signal PosDet5AOffStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@A:CL282:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032867> | Feedback mux created for signal PosDet4BOffStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@A:CL282:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032867> | Feedback mux created for signal PosDet4AOffStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@A:CL282:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032867> | Feedback mux created for signal PosDet3BOffStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@A:CL282:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032867> | Feedback mux created for signal PosDet3AOffStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@A:CL282:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032867> | Feedback mux created for signal PosDet2BOffStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@A:CL282:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032867> | Feedback mux created for signal PosDet2AOffStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@A:CL282:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032867> | Feedback mux created for signal PosDet1BOffStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@A:CL282:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032867> | Feedback mux created for signal PosDet1AOffStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@A:CL282:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032867> | Feedback mux created for signal PosDet0BOffStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@A:CL282:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032867> | Feedback mux created for signal PosDet0AOffStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@A:CL282:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032867> | Feedback mux created for signal LastPosSenseB[3:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@A:CL282:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032867> | Feedback mux created for signal LastPosSenseA[3:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@A:CL282:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032867> | Feedback mux created for signal PosDetHomeBOnStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@A:CL282:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032867> | Feedback mux created for signal PosDetHomeBOffStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@A:CL282:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032867> | Feedback mux created for signal PosDetHomeAOnStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@A:CL282:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032867> | Feedback mux created for signal PosDetHomeAOffStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@A:CL282:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032867> | Feedback mux created for signal PosDetB2OnStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@A:CL282:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032867> | Feedback mux created for signal PosDetB2OffStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@A:CL282:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032867> | Feedback mux created for signal PosDetB1OnStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@A:CL282:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032867> | Feedback mux created for signal PosDetB1OffStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@A:CL282:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032867> | Feedback mux created for signal PosDetB0OnStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.

Only the first 100 messages of id 'CL282' are reported. To see all messages use 'report_messages -log /home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/synthesis/synlog/Filterwheel_compiler.srr -id CL282' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL282} -count unlimited' in the Tcl shell.
Finished optimization stage 1 on Main (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 157MB)
Running optimization stage 2 on BuildNumberPorts .......
Finished optimization stage 2 on BuildNumberPorts (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 157MB)
Running optimization stage 2 on OneShotPorts_work_main_architecture_main_0layer1 .......
Finished optimization stage 2 on OneShotPorts_work_main_architecture_main_0layer1 (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 157MB)
Running optimization stage 2 on IBufP1Ports .......
Finished optimization stage 2 on IBufP1Ports (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 157MB)
Running optimization stage 2 on RegisterSpacePorts_10 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:143:2:143:24:@N:CL159:@XP_MSG">RegisterSpace.vhd(143)</a><!@TM:1743032867> | Input MonitorAdcSampleToRead is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:163:2:163:18:@N:CL159:@XP_MSG">RegisterSpace.vhd(163)</a><!@TM:1743032867> | Input Uart0TxFifoCount is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:176:2:176:18:@N:CL159:@XP_MSG">RegisterSpace.vhd(176)</a><!@TM:1743032867> | Input Uart1TxFifoCount is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:189:2:189:18:@N:CL159:@XP_MSG">RegisterSpace.vhd(189)</a><!@TM:1743032867> | Input Uart2TxFifoCount is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:202:2:202:18:@N:CL159:@XP_MSG">RegisterSpace.vhd(202)</a><!@TM:1743032867> | Input Uart3TxFifoCount is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:215:2:215:20:@N:CL159:@XP_MSG">RegisterSpace.vhd(215)</a><!@TM:1743032867> | Input UartUsbTxFifoCount is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:228:2:228:20:@N:CL159:@XP_MSG">RegisterSpace.vhd(228)</a><!@TM:1743032867> | Input UartGpsTxFifoCount is unused.
Finished optimization stage 2 on RegisterSpacePorts_10 (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 159MB)
Running optimization stage 2 on SpiMasterPorts_work_main_architecture_main_1layer1 .......
Finished optimization stage 2 on SpiMasterPorts_work_main_architecture_main_1layer1 (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 159MB)
Running optimization stage 2 on SpiDevicePorts_work_main_architecture_main_0layer1 .......
Finished optimization stage 2 on SpiDevicePorts_work_main_architecture_main_0layer1 (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 159MB)
Running optimization stage 2 on VariableClockDividerPorts_work_main_architecture_main_0layer1 .......
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd:39:2:39:11:@W:CL247:@XP_MSG">VariableClockDivider.vhd(39)</a><!@TM:1743032867> | Input port bit 7 of rst_count(7 downto 0) is unused </font>
Finished optimization stage 2 on VariableClockDividerPorts_work_main_architecture_main_0layer1 (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 159MB)
Running optimization stage 2 on ClockDividerPorts_work_main_architecture_main_1layer1 .......
Finished optimization stage 2 on ClockDividerPorts_work_main_architecture_main_1layer1 (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 159MB)
Running optimization stage 2 on ClockDividerPorts_work_main_architecture_main_2layer1 .......
Finished optimization stage 2 on ClockDividerPorts_work_main_architecture_main_2layer1 (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 159MB)
Running optimization stage 2 on ClockDividerPorts_work_main_architecture_main_0layer1 .......
Finished optimization stage 2 on ClockDividerPorts_work_main_architecture_main_0layer1 (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 159MB)
Running optimization stage 2 on IBufP3Ports .......
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd:48:2:48:4:@N:CL135:@XP_MSG">IBufP3.vhd(48)</a><!@TM:1743032867> | Found sequential shift O with address depth of 3 words and data bit width of 1.
Finished optimization stage 2 on IBufP3Ports (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 159MB)
Running optimization stage 2 on UartRxRaw .......
Finished optimization stage 2 on UartRxRaw (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 159MB)
Running optimization stage 2 on UartRxExtClk .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd:37:2:37:5:@N:CL159:@XP_MSG">UartRxExtClk.vhd(37)</a><!@TM:1743032867> | Input clk is unused.
Finished optimization stage 2 on UartRxExtClk (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 159MB)
Running optimization stage 2 on UartRxFifoExtClk_10 .......
Finished optimization stage 2 on UartRxFifoExtClk_10 (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 159MB)
Running optimization stage 2 on fifo_8_10 .......
Finished optimization stage 2 on fifo_8_10 (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 159MB)
Running optimization stage 2 on gated_fifo_8_10 .......
Finished optimization stage 2 on gated_fifo_8_10 (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 159MB)
Running optimization stage 2 on UartTx .......
Finished optimization stage 2 on UartTx (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 159MB)
Running optimization stage 2 on UartTxFifoExtClk_10 .......
Finished optimization stage 2 on UartTxFifoExtClk_10 (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 159MB)
Running optimization stage 2 on PPSCountPorts_work_main_architecture_main_0layer1 .......
Finished optimization stage 2 on PPSCountPorts_work_main_architecture_main_0layer1 (CPU Time 0h:00m:00s, Memory Used current: 162MB peak: 162MB)
Running optimization stage 2 on IBufP2Ports .......
Finished optimization stage 2 on IBufP2Ports (CPU Time 0h:00m:00s, Memory Used current: 162MB peak: 162MB)
Running optimization stage 2 on SpiMasterPorts_work_main_architecture_main_0layer1 .......
Finished optimization stage 2 on SpiMasterPorts_work_main_architecture_main_0layer1 (CPU Time 0h:00m:00s, Memory Used current: 162MB peak: 162MB)
Running optimization stage 2 on SpiDacPorts_102000000_16 .......
Finished optimization stage 2 on SpiDacPorts_102000000_16 (CPU Time 0h:00m:00s, Memory Used current: 162MB peak: 162MB)
Running optimization stage 2 on OneShotPorts_work_main_architecture_main_1layer1 .......
Finished optimization stage 2 on OneShotPorts_work_main_architecture_main_1layer1 (CPU Time 0h:00m:00s, Memory Used current: 162MB peak: 162MB)
Running optimization stage 2 on OneShotPorts_work_main_architecture_main_2layer1 .......
Finished optimization stage 2 on OneShotPorts_work_main_architecture_main_2layer1 (CPU Time 0h:00m:00s, Memory Used current: 162MB peak: 162MB)
Running optimization stage 2 on FourWireStepperMotorPorts .......
Finished optimization stage 2 on FourWireStepperMotorPorts (CPU Time 0h:00m:00s, Memory Used current: 162MB peak: 162MB)
Running optimization stage 2 on FourWireStepperMotorDriverPorts_102000000_0.010000 .......
Finished optimization stage 2 on FourWireStepperMotorDriverPorts_102000000_0.010000 (CPU Time 0h:00m:00s, Memory Used current: 162MB peak: 162MB)
Running optimization stage 2 on Main .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:51:1:51:12:@N:CL159:@XP_MSG">Main.vhd(51)</a><!@TM:1743032867> | Input RamBusLatch is unused.
Finished optimization stage 2 on Main (CPU Time 0h:00m:00s, Memory Used current: 162MB peak: 162MB)

For a summary of runtime per design unit, please see file:
==========================================================
Linked File:  <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/synthesis/synwork/layer1.duruntime:@XP_FILE">layer1.duruntime</a>



At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 162MB peak: 162MB)


Process completed successfully.
# Wed Mar 26 16:47:46 2025

###########################################################]
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: /home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro
OS: Linux Mint 21
Hostname: MountainOps
max virtual memory: unlimited (bytes)
max user processes: 125700
max stack size: 8388608 (bytes)


Implementation : synthesis
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:53, @4799148</a>

@N: : <!@TM:1743032867> | Running in 64-bit mode 
File /home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/synthesis/synwork/layer0.srs changed - recompiling
File /home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/synthesis/synwork/layer1.srs changed - recompiling

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
Linked File:  <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/synthesis/synwork/Filterwheel_comp.linkerlog:@XP_FILE">Filterwheel_comp.linkerlog</a>
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 26 16:47:47 2025

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
Linked File:  <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/synthesis/synwork/Filterwheel_comp.rt.csv:@XP_FILE">Filterwheel_comp.rt.csv</a>

@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 45MB peak: 45MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime

Process completed successfully.
# Wed Mar 26 16:47:47 2025

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1743032864>
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: /home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro
OS: Linux Mint 21
Hostname: MountainOps
max virtual memory: unlimited (bytes)
max user processes: 125700
max stack size: 8388608 (bytes)


Implementation : synthesis
<a name=compilerReport13></a>Synopsys Synopsys Netlist Linker, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:53, @4799148</a>

@N: : <!@TM:1743032868> | Running in 64-bit mode 
File /home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/synthesis/synwork/Filterwheel_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Mar 26 16:47:48 2025

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1743032864>
Premap Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1743032864>
# Wed Mar 26 16:47:48 2025


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: /home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro
OS: Linux Mint 21
Hostname: MountainOps
max virtual memory: unlimited (bytes)
max user processes: 125700
max stack size: 8388608 (bytes)


Implementation : synthesis
<a name=mapperReport30></a>Synopsys Microchip Technology Pre-mapping, Version map202209actsp2, Build 145R, Built Jun 27 2023 10:02:01, @4799148</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 230MB peak: 230MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 242MB peak: 242MB)

Reading constraint file: /home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/designer/Filterwheel/synthesis.fdc
Linked File:  <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/synthesis/Filterwheel_scck.rpt:@XP_FILE">Filterwheel_scck.rpt</a>
See clock summary report "/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/synthesis/Filterwheel_scck.rpt"
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1743032869> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1743032869> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1743032869> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 245MB peak: 245MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 245MB peak: 245MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 246MB peak: 246MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 250MB peak: 250MB)

NConnInternalConnection caching is on
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1089:4:1089:10:@W:BN132:@XP_MSG">coreresetp.v(1089)</a><!@TM:1743032869> | Removing sequential instance Filterwheel_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance Filterwheel_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd:58:2:58:4:@W:FX1172:@XP_MSG">OneShot.vhd(58)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.BootupReset.ClkDiv[9:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd:58:2:58:4:@W:FX1172:@XP_MSG">OneShot.vhd(58)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.BootupReset.shot_i is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@W:FX1172:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.RegisterSpace.Uart1ClkDivider_i[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@W:FX1172:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.RegisterSpace.Uart0ClkDivider_i[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@W:FX1172:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.RegisterSpace.Uart3ClkDivider_i[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@W:FX1172:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.RegisterSpace.Uart2ClkDivider_i[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@W:FX1172:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.RegisterSpace.ResetSteps_i is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@W:FX1172:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.RegisterSpace.PosLedsEnB_i is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@W:FX1172:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.RegisterSpace.PosLedsEnA_i is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@W:FX1172:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.RegisterSpace.MotorEnable_i is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@W:FX1172:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.RegisterSpace.Ux2SelJmp_i is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@W:FX1172:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.RegisterSpace.Ux1SelJmp_i is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@W:FX1172:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.RegisterSpace.Uart3OE_i is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@W:FX1172:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.RegisterSpace.Uart2OE_i is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@W:FX1172:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.RegisterSpace.Uart1OE_i is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@W:FX1172:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.RegisterSpace.Uart0OE_i is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@W:FX1172:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.RegisterSpace.PowernEn5V_i is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@W:FX1172:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.RegisterSpace.MonitorAdcSpiFrameEnable_i is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@W:FX1172:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.RegisterSpace.LedR_i is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@W:FX1172:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.RegisterSpace.LedG_i is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@W:FX1172:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.RegisterSpace.LedB_i is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@W:FX1172:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.RegisterSpace.LastWriteReq is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@W:FX1172:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.RegisterSpace.LastReadReq is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd:57:2:57:4:@W:FX1172:@XP_MSG">VariableClockDivider.vhd(57)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.Uart3BitClockDiv.ClkDiv[6] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd:57:2:57:4:@W:FX1172:@XP_MSG">VariableClockDivider.vhd(57)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.Uart3BitClockDiv.ClkDiv[5] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd:57:2:57:4:@W:FX1172:@XP_MSG">VariableClockDivider.vhd(57)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.Uart3BitClockDiv.ClkDiv[4] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd:57:2:57:4:@W:FX1172:@XP_MSG">VariableClockDivider.vhd(57)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.Uart3BitClockDiv.ClkDiv[3] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd:57:2:57:4:@W:FX1172:@XP_MSG">VariableClockDivider.vhd(57)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.Uart3BitClockDiv.ClkDiv[2] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd:57:2:57:4:@W:FX1172:@XP_MSG">VariableClockDivider.vhd(57)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.Uart3BitClockDiv.ClkDiv[1] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd:57:2:57:4:@W:FX1172:@XP_MSG">VariableClockDivider.vhd(57)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.Uart3BitClockDiv.ClkDiv[0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd:55:2:55:4:@W:FX1172:@XP_MSG">ClockDivider.vhd(55)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.UartGpsTxBitClockDiv.ClkDiv[2:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:68:2:68:4:@W:FX1172:@XP_MSG">fifo_gen.vhd(68)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.RxdGps_RxGps.UartFifo.fifo_i.counter_r[10:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:68:2:68:4:@W:FX1172:@XP_MSG">fifo_gen.vhd(68)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.RxdGps_RxGps.UartFifo.fifo_i.waddr_r[9:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:68:2:68:4:@W:FX1172:@XP_MSG">fifo_gen.vhd(68)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.RxdGps_RxGps.UartFifo.fifo_i.raddr_r[9:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:68:2:68:4:@W:FX1172:@XP_MSG">fifo_gen.vhd(68)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.RxdGps_RxGps.UartFifo.fifo_i.empty_r is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:68:2:68:4:@W:FX1172:@XP_MSG">fifo_gen.vhd(68)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.RxdGps_RxGps.UartFifo.fifo_i.full_r is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:123:2:123:4:@W:FX1172:@XP_MSG">fifo_gen.vhd(123)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.RxdGps_RxGps.UartFifo.fifo_i.data_r[7:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd:86:2:86:4:@W:FX1172:@XP_MSG">gated_fifo.vhd(86)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.RxdGps_RxGps.UartFifo.we_i is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd:86:2:86:4:@W:FX1172:@XP_MSG">gated_fifo.vhd(86)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.RxdGps_RxGps.UartFifo.re_i is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd:86:2:86:4:@W:FX1172:@XP_MSG">gated_fifo.vhd(86)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.RxdGps_RxGps.UartFifo.Last_wone_i is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd:86:2:86:4:@W:FX1172:@XP_MSG">gated_fifo.vhd(86)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.RxdGps_RxGps.UartFifo.Last_rone_i is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd:59:2:59:4:@W:FX1172:@XP_MSG">UartTx.vhd(59)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.RS4GpsGps_TxGps.UartTxUart.Busy_i is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd:59:2:59:4:@W:FX1172:@XP_MSG">UartTx.vhd(59)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.RS4GpsGps_TxGps.UartTxUart.LastGo is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd:205:2:205:4:@W:FX1172:@XP_MSG">UartTxFifoExtClk.vhd(205)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.RS4GpsGps_TxGps.CurrentState[1:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd:205:2:205:4:@W:FX1172:@XP_MSG">UartTxFifoExtClk.vhd(205)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.RS4GpsGps_TxGps.NextState[1:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd:55:2:55:4:@W:FX1172:@XP_MSG">ClockDivider.vhd(55)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.UartUsbRxBitClockDiv.ClkDiv[4:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd:55:2:55:4:@W:FX1172:@XP_MSG">ClockDivider.vhd(55)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.UartGpsRxBitClockDiv.ClkDiv[8:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/PPSCount.vhd:54:65:54:66:@W:FX1172:@XP_MSG">PPSCount.vhd(54)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.PPSAccumulator.InvalidatePPSCount is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd:58:2:58:4:@W:FX1172:@XP_MSG">OneShot.vhd(58)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.ShootThruIxnaeOneShotBMinus.ClkDiv[16:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd:58:2:58:4:@W:FX1172:@XP_MSG">OneShot.vhd(58)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.ShootThruIxnaeOneShotBMinus.shot_i is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd:58:2:58:4:@W:FX1172:@XP_MSG">OneShot.vhd(58)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.StepperMotor.StepOneShot.ClkDiv[19:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd:58:2:58:4:@W:FX1172:@XP_MSG">OneShot.vhd(58)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.StepperMotor.StepOneShot.shot_i is being ignored due to limitations in architecture. </font>
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd:72:2:72:4:@N:FX1171:@XP_MSG">FourWireStepperMotor.vhd(72)</a><!@TM:1743032869> | Found instance Main_0.StepperMotor.StepperMotor.MotorAMinus_i with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd:72:2:72:4:@N:FX1171:@XP_MSG">FourWireStepperMotor.vhd(72)</a><!@TM:1743032869> | Found instance Main_0.StepperMotor.StepperMotor.MotorBMinus_i with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd:72:2:72:4:@N:FX1171:@XP_MSG">FourWireStepperMotor.vhd(72)</a><!@TM:1743032869> | Found instance Main_0.StepperMotor.StepperMotor.MotorBPlus_i with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd:72:2:72:4:@N:FX1171:@XP_MSG">FourWireStepperMotor.vhd(72)</a><!@TM:1743032869> | Found instance Main_0.StepperMotor.StepperMotor.MotorAPlus_i with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@W:FX1172:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.PosDet7BOnStep[15:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@W:FX1172:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.PosDet7BOffStep[15:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@W:FX1172:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.PosDet7AOnStep[15:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@W:FX1172:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.PosDet7AOffStep[15:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@W:FX1172:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.PosDet6BOnStep[15:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@W:FX1172:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.PosDet6BOffStep[15:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@W:FX1172:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.PosDet6AOnStep[15:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@W:FX1172:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.PosDet6AOffStep[15:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@W:FX1172:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.PosDet5BOnStep[15:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@W:FX1172:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.PosDet5BOffStep[15:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@W:FX1172:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.PosDet5AOnStep[15:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@W:FX1172:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.PosDet5AOffStep[15:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@W:FX1172:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.PosDet4BOnStep[15:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@W:FX1172:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.PosDet4BOffStep[15:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@W:FX1172:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.PosDet4AOnStep[15:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@W:FX1172:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.PosDet4AOffStep[15:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@W:FX1172:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.PosDet3BOnStep[15:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@W:FX1172:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.PosDet3BOffStep[15:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@W:FX1172:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.PosDet3AOnStep[15:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@W:FX1172:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.PosDet3AOffStep[15:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@W:FX1172:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.PosDet2BOnStep[15:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@W:FX1172:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.PosDet2BOffStep[15:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@W:FX1172:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.PosDet2AOnStep[15:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@W:FX1172:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.PosDet2AOffStep[15:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@W:FX1172:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.PosDet1BOnStep[15:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@W:FX1172:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.PosDet1BOffStep[15:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@W:FX1172:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.PosDet1AOnStep[15:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@W:FX1172:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.PosDet1AOffStep[15:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@W:FX1172:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.PosDet0BOnStep[15:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@W:FX1172:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.PosDet0BOffStep[15:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@W:FX1172:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.PosDet0AOnStep[15:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@W:FX1172:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.PosDet0AOffStep[15:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@W:FX1172:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.PosDetHomeBOnStep[15:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@W:FX1172:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.PosDetHomeBOffStep[15:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@W:FX1172:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.PosDetHomeAOnStep[15:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@W:FX1172:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.PosDetHomeAOffStep[15:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@W:FX1172:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.PosDetB2OnStep[15:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@W:FX1172:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.PosDetB2OffStep[15:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@W:FX1172:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.PosDetB1OnStep[15:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@W:FX1172:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.PosDetB1OffStep[15:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@W:FX1172:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.PosDetB0OnStep[15:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@W:FX1172:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.PosDetB0OffStep[15:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@W:FX1172:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.PosDetA2OnStep[15:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@W:FX1172:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.PosDetA2OffStep[15:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@W:FX1172:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.PosDetA1OnStep[15:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@W:FX1172:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.PosDetA1OffStep[15:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@W:FX1172:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.PosDetA0OnStep[15:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@W:FX1172:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | User-specified initial value defined for instance Main_0.PosDetA0OffStep[15:0] is being ignored due to limitations in architecture. </font>

Only the first 100 messages of id 'FX1172' are reported. To see all messages use 'report_messages -log /home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/synthesis/synlog/Filterwheel_premap.srr -id FX1172' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX1172} -count unlimited' in the Tcl shell.
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@N:FX1171:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | Found instance Main_0.PosDet7BOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@N:FX1171:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | Found instance Main_0.PosDet7BOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@N:FX1171:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | Found instance Main_0.PosDet7AOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@N:FX1171:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | Found instance Main_0.PosDet7AOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@N:FX1171:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | Found instance Main_0.PosDet6BOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@N:FX1171:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | Found instance Main_0.PosDet6BOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@N:FX1171:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | Found instance Main_0.PosDet6AOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@N:FX1171:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | Found instance Main_0.PosDet6AOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@N:FX1171:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | Found instance Main_0.PosDet5BOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@N:FX1171:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | Found instance Main_0.PosDet5BOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@N:FX1171:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | Found instance Main_0.PosDet5AOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@N:FX1171:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | Found instance Main_0.PosDet5AOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@N:FX1171:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | Found instance Main_0.PosDet4BOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@N:FX1171:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | Found instance Main_0.PosDet4BOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@N:FX1171:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | Found instance Main_0.PosDet4AOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@N:FX1171:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | Found instance Main_0.PosDet4AOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@N:FX1171:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | Found instance Main_0.PosDet3BOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@N:FX1171:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | Found instance Main_0.PosDet3BOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@N:FX1171:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | Found instance Main_0.PosDet3AOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@N:FX1171:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | Found instance Main_0.PosDet3AOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@N:FX1171:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | Found instance Main_0.PosDet2BOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@N:FX1171:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | Found instance Main_0.PosDet2BOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@N:FX1171:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | Found instance Main_0.PosDet2AOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@N:FX1171:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | Found instance Main_0.PosDet2AOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@N:FX1171:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | Found instance Main_0.PosDet1BOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@N:FX1171:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | Found instance Main_0.PosDet1BOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@N:FX1171:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | Found instance Main_0.PosDet1AOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@N:FX1171:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | Found instance Main_0.PosDet1AOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@N:FX1171:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | Found instance Main_0.PosDet0BOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@N:FX1171:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | Found instance Main_0.PosDet0BOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@N:FX1171:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | Found instance Main_0.PosDet0AOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@N:FX1171:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | Found instance Main_0.PosDet0AOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@N:FX1171:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | Found instance Main_0.PosDetHomeBOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@N:FX1171:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | Found instance Main_0.PosDetHomeBOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@N:FX1171:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | Found instance Main_0.PosDetHomeAOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@N:FX1171:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | Found instance Main_0.PosDetHomeAOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@N:FX1171:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | Found instance Main_0.PosDetB2OnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@N:FX1171:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | Found instance Main_0.PosDetB2OffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@N:FX1171:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | Found instance Main_0.PosDetB1OnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@N:FX1171:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | Found instance Main_0.PosDetB1OffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@N:FX1171:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | Found instance Main_0.PosDetB0OnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@N:FX1171:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | Found instance Main_0.PosDetB0OffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@N:FX1171:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | Found instance Main_0.PosDetA2OnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@N:FX1171:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | Found instance Main_0.PosDetA2OffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@N:FX1171:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | Found instance Main_0.PosDetA1OnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@N:FX1171:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | Found instance Main_0.PosDetA1OffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@N:FX1171:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | Found instance Main_0.PosDetA0OnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2621:2:2621:4:@N:FX1171:@XP_MSG">Main.vhd(2621)</a><!@TM:1743032869> | Found instance Main_0.PosDetA0OffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 286MB peak: 286MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 286MB peak: 286MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v:17:7:17:21:@N:MO111:@XP_MSG">Filterwheel_sb_FABOSC_0_OSC.v(17)</a><!@TM:1743032869> | Tristate driver RCOSC_1MHZ_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v:18:7:18:21:@N:MO111:@XP_MSG">Filterwheel_sb_FABOSC_0_OSC.v(18)</a><!@TM:1743032869> | Tristate driver RCOSC_1MHZ_O2F (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v:15:7:15:25:@N:MO111:@XP_MSG">Filterwheel_sb_FABOSC_0_OSC.v(15)</a><!@TM:1743032869> | Tristate driver RCOSC_25_50MHZ_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v:19:7:19:17:@N:MO111:@XP_MSG">Filterwheel_sb_FABOSC_0_OSC.v(19)</a><!@TM:1743032869> | Tristate driver XTLOSC_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v:20:7:20:17:@N:MO111:@XP_MSG">Filterwheel_sb_FABOSC_0_OSC.v(20)</a><!@TM:1743032869> | Tristate driver XTLOSC_O2F (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd:47:2:47:4:@W:MO129:@XP_MSG">IBufP2.vhd(47)</a><!@TM:1743032869> | Sequential instance Main_0.IBufDacMiso.Temp1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:695:4:695:10:@W:MO129:@XP_MSG">coreresetp.v(695)</a><!@TM:1743032869> | Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:714:4:714:10:@W:MO129:@XP_MSG">coreresetp.v(714)</a><!@TM:1743032869> | Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:733:4:733:10:@W:MO129:@XP_MSG">coreresetp.v(733)</a><!@TM:1743032869> | Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:676:4:676:10:@W:MO129:@XP_MSG">coreresetp.v(676)</a><!@TM:1743032869> | Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd:47:2:47:4:@W:MO129:@XP_MSG">IBufP2.vhd(47)</a><!@TM:1743032869> | Sequential instance Main_0.IBufDacMiso.O is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:769:4:769:10:@W:MO129:@XP_MSG">coreresetp.v(769)</a><!@TM:1743032869> | Sequential instance Filterwheel_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:695:4:695:10:@W:MO129:@XP_MSG">coreresetp.v(695)</a><!@TM:1743032869> | Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:714:4:714:10:@W:MO129:@XP_MSG">coreresetp.v(714)</a><!@TM:1743032869> | Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:733:4:733:10:@W:MO129:@XP_MSG">coreresetp.v(733)</a><!@TM:1743032869> | Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:676:4:676:10:@W:MO129:@XP_MSG">coreresetp.v(676)</a><!@TM:1743032869> | Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:769:4:769:10:@W:MO129:@XP_MSG">coreresetp.v(769)</a><!@TM:1743032869> | Sequential instance Filterwheel_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:695:4:695:10:@W:MO129:@XP_MSG">coreresetp.v(695)</a><!@TM:1743032869> | Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:714:4:714:10:@W:MO129:@XP_MSG">coreresetp.v(714)</a><!@TM:1743032869> | Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:733:4:733:10:@W:MO129:@XP_MSG">coreresetp.v(733)</a><!@TM:1743032869> | Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:676:4:676:10:@W:MO129:@XP_MSG">coreresetp.v(676)</a><!@TM:1743032869> | Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1388:4:1388:10:@W:MO129:@XP_MSG">coreresetp.v(1388)</a><!@TM:1743032869> | Sequential instance Filterwheel_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.</font>

Started DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 286MB peak: 286MB)


Finished DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 286MB peak: 286MB)

@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd:192:1:192:8:@N:BN115:@XP_MSG">UartTxFifoExtClk.vhd(192)</a><!@TM:1743032869> | Removing instance IBufCts (in view: work.UartTxFifoExtClk_10_5(implementation)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd:192:1:192:8:@N:BN115:@XP_MSG">UartTxFifoExtClk.vhd(192)</a><!@TM:1743032869> | Removing instance IBufCts (in view: work.UartTxFifoExtClk_10_4(implementation)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd:192:1:192:8:@N:BN115:@XP_MSG">UartTxFifoExtClk.vhd(192)</a><!@TM:1743032869> | Removing instance IBufCts (in view: work.UartTxFifoExtClk_10_3(implementation)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd:192:1:192:8:@N:BN115:@XP_MSG">UartTxFifoExtClk.vhd(192)</a><!@TM:1743032869> | Removing instance IBufCts (in view: work.UartTxFifoExtClk_10_2(implementation)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd:192:1:192:8:@N:BN115:@XP_MSG">UartTxFifoExtClk.vhd(192)</a><!@TM:1743032869> | Removing instance IBufCts (in view: work.UartTxFifoExtClk_10_1(implementation)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd:192:1:192:8:@N:BN115:@XP_MSG">UartTxFifoExtClk.vhd(192)</a><!@TM:1743032869> | Removing instance IBufCts (in view: work.UartTxFifoExtClk_10_0(implementation)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:1236:1:1236:14:@N:BN115:@XP_MSG">Main.vhd(1236)</a><!@TM:1743032869> | Removing instance BuildNumber_i (in view: work.Main(architecture_main)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd:2426:1:2426:12:@N:BN115:@XP_MSG">Main.vhd(2426)</a><!@TM:1743032869> | Removing instance IBufDacMiso (in view: work.Main(architecture_main)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1743032869> | Removing sequential instance DDR_READY_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1743032869> | Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1743032869> | Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1089:4:1089:10:@N:BN362:@XP_MSG">coreresetp.v(1089)</a><!@TM:1743032869> | Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1170:4:1170:10:@N:BN362:@XP_MSG">coreresetp.v(1170)</a><!@TM:1743032869> | Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1170:4:1170:10:@N:BN362:@XP_MSG">coreresetp.v(1170)</a><!@TM:1743032869> | Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1235:4:1235:10:@N:BN362:@XP_MSG">coreresetp.v(1235)</a><!@TM:1743032869> | Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1235:4:1235:10:@N:BN362:@XP_MSG">coreresetp.v(1235)</a><!@TM:1743032869> | Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1300:4:1300:10:@N:BN362:@XP_MSG">coreresetp.v(1300)</a><!@TM:1743032869> | Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1300:4:1300:10:@N:BN362:@XP_MSG">coreresetp.v(1300)</a><!@TM:1743032869> | Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1365:4:1365:10:@N:BN362:@XP_MSG">coreresetp.v(1365)</a><!@TM:1743032869> | Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1365:4:1365:10:@N:BN362:@XP_MSG">coreresetp.v(1365)</a><!@TM:1743032869> | Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd:134:2:134:4:@N:BN362:@XP_MSG">SpiDac.vhd(134)</a><!@TM:1743032869> | Removing sequential instance TransferComplete (in view: work.SpiDacPorts_102000000_16(spidac)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd:86:2:86:4:@N:BN362:@XP_MSG">gated_fifo.vhd(86)</a><!@TM:1743032869> | Removing sequential instance r_ack (in view: work.gated_fifo_8_10_0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd:86:2:86:4:@N:BN362:@XP_MSG">gated_fifo.vhd(86)</a><!@TM:1743032869> | Removing sequential instance r_ack (in view: work.gated_fifo_8_10_1_1(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd:86:2:86:4:@N:BN362:@XP_MSG">gated_fifo.vhd(86)</a><!@TM:1743032869> | Removing sequential instance r_ack (in view: work.gated_fifo_8_10_1_3(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd:86:2:86:4:@N:BN362:@XP_MSG">gated_fifo.vhd(86)</a><!@TM:1743032869> | Removing sequential instance r_ack (in view: work.gated_fifo_8_10_1_5(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd:86:2:86:4:@N:BN362:@XP_MSG">gated_fifo.vhd(86)</a><!@TM:1743032869> | Removing sequential instance r_ack (in view: work.gated_fifo_8_10_1_7(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd:86:2:86:4:@N:BN362:@XP_MSG">gated_fifo.vhd(86)</a><!@TM:1743032869> | Removing sequential instance r_ack (in view: work.gated_fifo_8_10_1_9(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1170:4:1170:10:@N:BN362:@XP_MSG">coreresetp.v(1170)</a><!@TM:1743032869> | Removing sequential instance sdif0_state[3:0] (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1235:4:1235:10:@N:BN362:@XP_MSG">coreresetp.v(1235)</a><!@TM:1743032869> | Removing sequential instance sdif1_state[3:0] (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1300:4:1300:10:@N:BN362:@XP_MSG">coreresetp.v(1300)</a><!@TM:1743032869> | Removing sequential instance sdif2_state[3:0] (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:1365:4:1365:10:@N:BN362:@XP_MSG">coreresetp.v(1365)</a><!@TM:1743032869> | Removing sequential instance sdif3_state[3:0] (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:68:2:68:4:@N:BN362:@XP_MSG">fifo_gen.vhd(68)</a><!@TM:1743032869> | Removing sequential instance count_o[9:0] (in view: work.fifo_8_10_1_0(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:68:2:68:4:@N:BN362:@XP_MSG">fifo_gen.vhd(68)</a><!@TM:1743032869> | Removing sequential instance count_o[9:0] (in view: work.fifo_8_10_1_2(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:68:2:68:4:@N:BN362:@XP_MSG">fifo_gen.vhd(68)</a><!@TM:1743032869> | Removing sequential instance count_o[9:0] (in view: work.fifo_8_10_1_4(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:68:2:68:4:@N:BN362:@XP_MSG">fifo_gen.vhd(68)</a><!@TM:1743032869> | Removing sequential instance count_o[9:0] (in view: work.fifo_8_10_1_6(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:68:2:68:4:@N:BN362:@XP_MSG">fifo_gen.vhd(68)</a><!@TM:1743032869> | Removing sequential instance count_o[9:0] (in view: work.fifo_8_10_1_8(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:68:2:68:4:@N:BN362:@XP_MSG">fifo_gen.vhd(68)</a><!@TM:1743032869> | Removing sequential instance count_o[9:0] (in view: work.fifo_8_10_1_10(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:797:4:797:10:@N:BN362:@XP_MSG">coreresetp.v(797)</a><!@TM:1743032869> | Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:811:4:811:10:@N:BN362:@XP_MSG">coreresetp.v(811)</a><!@TM:1743032869> | Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:825:4:825:10:@N:BN362:@XP_MSG">coreresetp.v(825)</a><!@TM:1743032869> | Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:839:4:839:10:@N:BN362:@XP_MSG">coreresetp.v(839)</a><!@TM:1743032869> | Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:797:4:797:10:@N:BN362:@XP_MSG">coreresetp.v(797)</a><!@TM:1743032869> | Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:811:4:811:10:@N:BN362:@XP_MSG">coreresetp.v(811)</a><!@TM:1743032869> | Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:825:4:825:10:@N:BN362:@XP_MSG">coreresetp.v(825)</a><!@TM:1743032869> | Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:839:4:839:10:@N:BN362:@XP_MSG">coreresetp.v(839)</a><!@TM:1743032869> | Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:123:2:123:4:@N:BN362:@XP_MSG">fifo_gen.vhd(123)</a><!@TM:1743032869> | Removing sequential instance r_ack (in view: work.fifo_8_10_0(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:123:2:123:4:@N:BN362:@XP_MSG">fifo_gen.vhd(123)</a><!@TM:1743032869> | Removing sequential instance r_ack (in view: work.fifo_8_10_1_1(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:123:2:123:4:@N:BN362:@XP_MSG">fifo_gen.vhd(123)</a><!@TM:1743032869> | Removing sequential instance r_ack (in view: work.fifo_8_10_1_3(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:123:2:123:4:@N:BN362:@XP_MSG">fifo_gen.vhd(123)</a><!@TM:1743032869> | Removing sequential instance r_ack (in view: work.fifo_8_10_1_5(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:123:2:123:4:@N:BN362:@XP_MSG">fifo_gen.vhd(123)</a><!@TM:1743032869> | Removing sequential instance r_ack (in view: work.fifo_8_10_1_7(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:123:2:123:4:@N:BN362:@XP_MSG">fifo_gen.vhd(123)</a><!@TM:1743032869> | Removing sequential instance r_ack (in view: work.fifo_8_10_1_9(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:FX1184:@XP_HELP">FX1184</a> : <!@TM:1743032869> | Applying syn_allowed_resources blockrams=21 on top level netlist Filterwheel  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 288MB peak: 288MB)

<font color=#A52A2A>@W:<a href="@W:MT688:@XP_HELP">MT688</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/designer/Filterwheel/synthesis.fdc:9:0:9:1:@W:MT688:@XP_MSG">synthesis.fdc(9)</a><!@TM:1743032869> | No path from master pin (-source) to source of clock MasterClk due to black box FCCC_C0_0.FCCC_C0_0.CCC_INST </font>
<font color=#A52A2A>@W:<a href="@W:MT688:@XP_HELP">MT688</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/designer/Filterwheel/synthesis.fdc:10:0:10:1:@W:MT688:@XP_MSG">synthesis.fdc(10)</a><!@TM:1743032869> | No path from master pin (-source) to source of clock Filterwheel_sb_0/CCC_0/GL0 due to black box Filterwheel_sb_0.CCC_0.CCC_INST </font>


<a name=mapperReport31></a>Clock Summary</a>
******************

          Start                                                                                     Requested     Requested     Clock                     Clock                      Clock
Level     Clock                                                                                     Frequency     Period        Type                      Group                      Load 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       VCXO                                                                                      51.0 MHz      19.608        declared                  default_clkgroup           0    
1 .         MasterClk                                                                               102.0 MHz     9.804         generated (from VCXO)     default_clkgroup           2185 
2 ..          Filterwheel_sb_0/CCC_0/GL0                                                            102.0 MHz     9.804         generated (from VCXO)     default_clkgroup           36   
                                                                                                                                                                                          
0 -       Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT                                         50.0 MHz      20.000        declared                  default_clkgroup           15   
                                                                                                                                                                                          
0 -       ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock                100.0 MHz     10.000        inferred                  Inferred_clkgroup_0_4      31   
                                                                                                                                                                                          
0 -       ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock                100.0 MHz     10.000        inferred                  Inferred_clkgroup_0_2      31   
                                                                                                                                                                                          
0 -       VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     100.0 MHz     10.000        inferred                  Inferred_clkgroup_0_6      31   
                                                                                                                                                                                          
0 -       VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     100.0 MHz     10.000        inferred                  Inferred_clkgroup_0_8      31   
                                                                                                                                                                                          
0 -       VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     100.0 MHz     10.000        inferred                  Inferred_clkgroup_0_10     31   
                                                                                                                                                                                          
0 -       VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     100.0 MHz     10.000        inferred                  Inferred_clkgroup_0_12     31   
                                                                                                                                                                                          
0 -       ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock              100.0 MHz     10.000        inferred                  Inferred_clkgroup_0_1      9    
                                                                                                                                                                                          
0 -       ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock              100.0 MHz     10.000        inferred                  Inferred_clkgroup_0_3      9    
                                                                                                                                                                                          
0 -       ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock              100.0 MHz     10.000        inferred                  Inferred_clkgroup_0_5      9    
                                                                                                                                                                                          
0 -       ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock              100.0 MHz     10.000        inferred                  Inferred_clkgroup_0_7      9    
                                                                                                                                                                                          
0 -       ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock              100.0 MHz     10.000        inferred                  Inferred_clkgroup_0_9      9    
                                                                                                                                                                                          
0 -       ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock              100.0 MHz     10.000        inferred                  Inferred_clkgroup_0_11     9    
==========================================================================================================================================================================================



Clock Load Summary
***********************

                                                                                          Clock     Source                                                                Clock Pin                                                         Non-clock Pin     Non-clock Pin                                                       
Clock                                                                                     Load      Pin                                                                   Seq Example                                                       Seq Example       Comb Example                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
VCXO                                                                                      0         CLK0_PAD(port)                                                        -                                                                 -                 FCCC_C0_0.FCCC_C0_0.CLK0_PAD_INST.I(IBUF)                           
MasterClk                                                                                 2185      FCCC_C0_0.FCCC_C0_0.CCC_INST.GL0(CCC)                                 Main_0.LastMotorStepEdge.C                                        -                 FCCC_C0_0.FCCC_C0_0.GL0_INST.I(BUFG)                                
Filterwheel_sb_0/CCC_0/GL0                                                                36        Filterwheel_sb_0.CCC_0.CCC_INST.GL0(CCC)                              Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST.CLK_BASE     -                 Filterwheel_sb_0.CCC_0.GL0_INST.I(BUFG)                             
                                                                                                                                                                                                                                                                                                                                  
Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT                                         15        Filterwheel_sb_0.FABOSC_0.I_RCOSC_25_50MHZ.CLKOUT(RCOSC_25_50MHZ)     Filterwheel_sb_0.CORERESETP_0.release_sdif0_core.C                -                 Filterwheel_sb_0.FABOSC_0.I_RCOSC_25_50MHZ_FAB.A(RCOSC_25_50MHZ_FAB)
                                                                                                                                                                                                                                                                                                                                  
ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock                31        Main_0.UartUsbRxBitClockDiv.div_i.Q[0](dffre)                         Main_0.RxdUsb_RxUsb.Uart.Uart.RReg[7:0].C                         -                 -                                                                   
                                                                                                                                                                                                                                                                                                                                  
ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock                31        Main_0.UartGpsRxBitClockDiv.div_i.Q[0](dffre)                         Main_0.RxdGps_RxGps.Uart.Uart.RReg[7:0].C                         -                 -                                                                   
                                                                                                                                                                                                                                                                                                                                  
VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     31        Main_0.Uart3BitClockDiv.clko_i.Q[0](dffre)                            Main_0.RS433_Rx3.Uart.Uart.RReg[7:0].C                            -                 -                                                                   
                                                                                                                                                                                                                                                                                                                                  
VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     31        Main_0.Uart2BitClockDiv.clko_i.Q[0](dffre)                            Main_0.RS422_Rx2.Uart.Uart.RReg[7:0].C                            -                 -                                                                   
                                                                                                                                                                                                                                                                                                                                  
VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     31        Main_0.Uart1BitClockDiv.clko_i.Q[0](dffre)                            Main_0.RS422_Rx1.Uart.Uart.RReg[7:0].C                            -                 -                                                                   
                                                                                                                                                                                                                                                                                                                                  
VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     31        Main_0.Uart0BitClockDiv.clko_i.Q[0](dffre)                            Main_0.RS422_Rx0.Uart.Uart.RReg[7:0].C                            -                 -                                                                   
                                                                                                                                                                                                                                                                                                                                  
ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock              9         Main_0.UartGpsTxBitClockDiv.div_i.Q[0](dffre)                         Main_0.RS4GpsGps_TxGps.UartTxUart.LastGo.C                        -                 -                                                                   
                                                                                                                                                                                                                                                                                                                                  
ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock              9         Main_0.UartUsbTxBitClockDiv.div_i.Q[0](dffre)                         Main_0.RS4UsbUsb_TxUsb.UartTxUart.LastGo.C                        -                 -                                                                   
                                                                                                                                                                                                                                                                                                                                  
ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock              9         Main_0.Uart3TxBitClockDiv.div_i.Q[0](dffre)                           Main_0.RS433_Tx3.UartTxUart.LastGo.C                              -                 -                                                                   
                                                                                                                                                                                                                                                                                                                                  
ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock              9         Main_0.Uart2TxBitClockDiv.div_i.Q[0](dffre)                           Main_0.RS422_Tx2.UartTxUart.LastGo.C                              -                 -                                                                   
                                                                                                                                                                                                                                                                                                                                  
ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock              9         Main_0.Uart1TxBitClockDiv.div_i.Q[0](dffre)                           Main_0.RS422_Tx1.UartTxUart.LastGo.C                              -                 -                                                                   
                                                                                                                                                                                                                                                                                                                                  
ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock              9         Main_0.Uart0TxBitClockDiv.div_i.Q[0](dffre)                           Main_0.RS422_Tx0.UartTxUart.LastGo.C                              -                 -                                                                   
==================================================================================================================================================================================================================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd:47:2:47:4:@W:MT530:@XP_MSG">IBufP2.vhd(47)</a><!@TM:1743032869> | Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock which controls 9 sequential elements including Main_0.RS4GpsGps_TxGps.IBufStartTx.Temp1. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd:55:2:55:4:@W:MT530:@XP_MSG">ClockDivider.vhd(55)</a><!@TM:1743032869> | Found inferred clock ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock which controls 31 sequential elements including Main_0.UartGpsTxBitClockDiv.div_i. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd:47:2:47:4:@W:MT530:@XP_MSG">IBufP2.vhd(47)</a><!@TM:1743032869> | Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock which controls 9 sequential elements including Main_0.RS4UsbUsb_TxUsb.IBufStartTx.Temp1. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd:55:2:55:4:@W:MT530:@XP_MSG">ClockDivider.vhd(55)</a><!@TM:1743032869> | Found inferred clock ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock which controls 31 sequential elements including Main_0.UartUsbTxBitClockDiv.div_i. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd:47:2:47:4:@W:MT530:@XP_MSG">IBufP2.vhd(47)</a><!@TM:1743032869> | Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock which controls 9 sequential elements including Main_0.RS433_Tx3.IBufStartTx.Temp1. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd:55:2:55:4:@W:MT530:@XP_MSG">ClockDivider.vhd(55)</a><!@TM:1743032869> | Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock which controls 31 sequential elements including Main_0.Uart3TxBitClockDiv.div_i. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd:47:2:47:4:@W:MT530:@XP_MSG">IBufP2.vhd(47)</a><!@TM:1743032869> | Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock which controls 9 sequential elements including Main_0.RS422_Tx2.IBufStartTx.Temp1. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd:55:2:55:4:@W:MT530:@XP_MSG">ClockDivider.vhd(55)</a><!@TM:1743032869> | Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock which controls 31 sequential elements including Main_0.Uart2TxBitClockDiv.div_i. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd:47:2:47:4:@W:MT530:@XP_MSG">IBufP2.vhd(47)</a><!@TM:1743032869> | Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock which controls 9 sequential elements including Main_0.RS422_Tx1.IBufStartTx.Temp1. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd:55:2:55:4:@W:MT530:@XP_MSG">ClockDivider.vhd(55)</a><!@TM:1743032869> | Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock which controls 31 sequential elements including Main_0.Uart1TxBitClockDiv.div_i. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd:47:2:47:4:@W:MT530:@XP_MSG">IBufP2.vhd(47)</a><!@TM:1743032869> | Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock which controls 9 sequential elements including Main_0.RS422_Tx0.IBufStartTx.Temp1. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd:55:2:55:4:@W:MT530:@XP_MSG">ClockDivider.vhd(55)</a><!@TM:1743032869> | Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock which controls 31 sequential elements including Main_0.Uart0TxBitClockDiv.div_i. This clock has no specified timing constraint which may adversely impact design performance. </font>

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1743032869> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1743032869> | Writing default property annotation file /home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/synthesis/Filterwheel.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 288MB peak: 288MB)

Encoding state machine sm0_state[6:0] (in view: work.CoreResetP_Z2_layer0(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 288MB peak: 288MB)

<font color=#A52A2A>@W:<a href="@W:MF511:@XP_HELP">MF511</a> : <!@TM:1743032869> | Found issues with constraints. Please check constraint checker report "/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/synthesis/Filterwheel_cck.rpt" .</font> 

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 289MB peak: 289MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 289MB peak: 289MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Mar 26 16:47:49 2025

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1743032864>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1743032864>
# Wed Mar 26 16:47:49 2025


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: /home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro
OS: Linux Mint 21
Hostname: MountainOps
max virtual memory: unlimited (bytes)
max user processes: 125700
max stack size: 8388608 (bytes)


Implementation : synthesis
<a name=mapperReport48></a>Synopsys Microchip Technology Mapper, Version map202209actsp2, Build 145R, Built Jun 27 2023 10:02:01, @4799148</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 231MB peak: 231MB)

@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1743032890> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1743032890> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1743032890> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 243MB peak: 243MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 243MB peak: 243MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 243MB peak: 243MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 243MB peak: 243MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 280MB peak: 280MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v:20:7:20:17:@N:MO111:@XP_MSG">Filterwheel_sb_FABOSC_0_OSC.v(20)</a><!@TM:1743032890> | Tristate driver XTLOSC_O2F (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v:19:7:19:17:@N:MO111:@XP_MSG">Filterwheel_sb_FABOSC_0_OSC.v(19)</a><!@TM:1743032890> | Tristate driver XTLOSC_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v:18:7:18:21:@N:MO111:@XP_MSG">Filterwheel_sb_FABOSC_0_OSC.v(18)</a><!@TM:1743032890> | Tristate driver RCOSC_1MHZ_O2F (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v:17:7:17:21:@N:MO111:@XP_MSG">Filterwheel_sb_FABOSC_0_OSC.v(17)</a><!@TM:1743032890> | Tristate driver RCOSC_1MHZ_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v:15:7:15:25:@N:MO111:@XP_MSG">Filterwheel_sb_FABOSC_0_OSC.v(15)</a><!@TM:1743032890> | Tristate driver RCOSC_25_50MHZ_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:963:4:963:10:@W:BN132:@XP_MSG">coreresetp.v(963)</a><!@TM:1743032890> | Removing sequential instance Filterwheel_sb_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance Filterwheel_sb_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:946:4:946:10:@W:BN132:@XP_MSG">coreresetp.v(946)</a><!@TM:1743032890> | Removing sequential instance Filterwheel_sb_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance Filterwheel_sb_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:946:4:946:10:@W:BN132:@XP_MSG">coreresetp.v(946)</a><!@TM:1743032890> | Removing sequential instance Filterwheel_sb_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance Filterwheel_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v:929:4:929:10:@W:BN132:@XP_MSG">coreresetp.v(929)</a><!@TM:1743032890> | Removing sequential instance Filterwheel_sb_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance Filterwheel_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd:422:2:422:4:@N:BN362:@XP_MSG">RegisterSpace.vhd(422)</a><!@TM:1743032890> | Removing sequential instance ReadMonitorAdcSample (in view: work.RegisterSpacePorts_10(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 293MB peak: 293MB)

Encoding state machine sm0_state[6:0] (in view: work.CoreResetP_Z2_layer0(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/PPSCount.vhd:54:65:54:66:@N:MO231:@XP_MSG">PPSCount.vhd(54)</a><!@TM:1743032890> | Found counter in view:work.Main(architecture_main) instance PPSAccumulator.PPSAccum_i[31:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd:57:2:57:4:@N:MO231:@XP_MSG">VariableClockDivider.vhd(57)</a><!@TM:1743032890> | Found counter in view:work.Main(architecture_main) instance Uart0BitClockDiv.ClkDiv[6:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd:57:2:57:4:@N:MO231:@XP_MSG">VariableClockDivider.vhd(57)</a><!@TM:1743032890> | Found counter in view:work.Main(architecture_main) instance Uart1BitClockDiv.ClkDiv[6:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd:57:2:57:4:@N:MO231:@XP_MSG">VariableClockDivider.vhd(57)</a><!@TM:1743032890> | Found counter in view:work.Main(architecture_main) instance Uart2BitClockDiv.ClkDiv[6:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd:57:2:57:4:@N:MO231:@XP_MSG">VariableClockDivider.vhd(57)</a><!@TM:1743032890> | Found counter in view:work.Main(architecture_main) instance Uart3BitClockDiv.ClkDiv[6:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd:58:2:58:4:@N:MO231:@XP_MSG">OneShot.vhd(58)</a><!@TM:1743032890> | Found counter in view:work.Main(architecture_main) instance StepperMotor.StepOneShot.ClkDiv[19:0] 
@N:<a href="@N:MO230:@XP_HELP">MO230</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotorDriver.vhd:149:2:149:4:@N:MO230:@XP_MSG">FourWireStepperMotorDriver.vhd(149)</a><!@TM:1743032890> | Found up-down counter in view:work.Main(architecture_main) instance StepperMotor.CurrentStep_i[15:0]  
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd:58:2:58:4:@N:MO231:@XP_MSG">OneShot.vhd(58)</a><!@TM:1743032890> | Found counter in view:work.Main(architecture_main) instance ShootThruIxnaeOneShotBMinus.ClkDiv[16:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd:58:2:58:4:@N:MO231:@XP_MSG">OneShot.vhd(58)</a><!@TM:1743032890> | Found counter in view:work.Main(architecture_main) instance ShootThruIxnaeOneShotBPlus.ClkDiv[16:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd:58:2:58:4:@N:MO231:@XP_MSG">OneShot.vhd(58)</a><!@TM:1743032890> | Found counter in view:work.Main(architecture_main) instance ShootThruIxnaeOneShotAMinus.ClkDiv[16:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd:58:2:58:4:@N:MO231:@XP_MSG">OneShot.vhd(58)</a><!@TM:1743032890> | Found counter in view:work.Main(architecture_main) instance ShootThruIxnaeOneShotAPlus.ClkDiv[16:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd:55:2:55:4:@N:MO231:@XP_MSG">ClockDivider.vhd(55)</a><!@TM:1743032890> | Found counter in view:work.Main(architecture_main) instance UartGpsRxBitClockDiv.ClkDiv[8:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd:55:2:55:4:@N:MO231:@XP_MSG">ClockDivider.vhd(55)</a><!@TM:1743032890> | Found counter in view:work.Main(architecture_main) instance UartUsbRxBitClockDiv.ClkDiv[4:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd:58:2:58:4:@N:MO231:@XP_MSG">OneShot.vhd(58)</a><!@TM:1743032890> | Found counter in view:work.Main(architecture_main) instance BootupReset.ClkDiv[9:0] 
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotorDriver.vhd:160:8:160:33:@N:MF179:@XP_MSG">FourWireStepperMotorDriver.vhd(160)</a><!@TM:1743032890> | Found 16 by 16 bit equality operator ('==') StepperMotor.un1_seekstep (in view: work.Main(architecture_main))
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd:89:2:89:4:@N:MO231:@XP_MSG">SpiMaster.vhd(89)</a><!@TM:1743032890> | Found counter in view:work.SpiMasterPorts_work_main_architecture_main_1layer1(spimaster) instance ClkDiv[6:0] 
@N:<a href="@N:FX403:@XP_HELP">FX403</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:46:17:46:20:@N:FX403:@XP_MSG">fifo_gen.vhd(46)</a><!@TM:1743032890> | Property "block_ram" or "no_rw_check" found for RAM ram[7:0] with specified coding style. Inferring block RAM.
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:46:17:46:20:@W:FX107:@XP_MSG">fifo_gen.vhd(46)</a><!@TM:1743032890> | RAM ram[7:0] (in view: work.fifo_8_10_0(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
@N:<a href="@N:MO230:@XP_HELP">MO230</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:68:2:68:4:@N:MO230:@XP_MSG">fifo_gen.vhd(68)</a><!@TM:1743032890> | Found up-down counter in view:work.fifo_8_10_0(rtl) instance counter_r[10:0]  
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:68:2:68:4:@N:MO231:@XP_MSG">fifo_gen.vhd(68)</a><!@TM:1743032890> | Found counter in view:work.fifo_8_10_0(rtl) instance waddr_r[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:68:2:68:4:@N:MO231:@XP_MSG">fifo_gen.vhd(68)</a><!@TM:1743032890> | Found counter in view:work.fifo_8_10_0(rtl) instance raddr_r[9:0] 
@N:<a href="@N:FX403:@XP_HELP">FX403</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:46:17:46:20:@N:FX403:@XP_MSG">fifo_gen.vhd(46)</a><!@TM:1743032890> | Property "block_ram" or "no_rw_check" found for RAM fifo_i.ram[7:0] with specified coding style. Inferring block RAM.
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:46:17:46:20:@W:FX107:@XP_MSG">fifo_gen.vhd(46)</a><!@TM:1743032890> | RAM fifo_i.ram[7:0] (in view: work.gated_fifo_8_10_1_0(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
@N:<a href="@N:MO230:@XP_HELP">MO230</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:68:2:68:4:@N:MO230:@XP_MSG">fifo_gen.vhd(68)</a><!@TM:1743032890> | Found up-down counter in view:work.gated_fifo_8_10_1_0(rtl) instance fifo_i.counter_r[10:0]  
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:68:2:68:4:@N:MO231:@XP_MSG">fifo_gen.vhd(68)</a><!@TM:1743032890> | Found counter in view:work.gated_fifo_8_10_1_0(rtl) instance fifo_i.waddr_r[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:68:2:68:4:@N:MO231:@XP_MSG">fifo_gen.vhd(68)</a><!@TM:1743032890> | Found counter in view:work.gated_fifo_8_10_1_0(rtl) instance fifo_i.raddr_r[9:0] 
@N:<a href="@N:FX403:@XP_HELP">FX403</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:46:17:46:20:@N:FX403:@XP_MSG">fifo_gen.vhd(46)</a><!@TM:1743032890> | Property "block_ram" or "no_rw_check" found for RAM ram[7:0] with specified coding style. Inferring block RAM.
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:46:17:46:20:@W:FX107:@XP_MSG">fifo_gen.vhd(46)</a><!@TM:1743032890> | RAM ram[7:0] (in view: work.fifo_8_10_1_1(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
@N:<a href="@N:MO230:@XP_HELP">MO230</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:68:2:68:4:@N:MO230:@XP_MSG">fifo_gen.vhd(68)</a><!@TM:1743032890> | Found up-down counter in view:work.fifo_8_10_1_1(rtl) instance counter_r[10:0]  
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:68:2:68:4:@N:MO231:@XP_MSG">fifo_gen.vhd(68)</a><!@TM:1743032890> | Found counter in view:work.fifo_8_10_1_1(rtl) instance waddr_r[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:68:2:68:4:@N:MO231:@XP_MSG">fifo_gen.vhd(68)</a><!@TM:1743032890> | Found counter in view:work.fifo_8_10_1_1(rtl) instance raddr_r[9:0] 
@N:<a href="@N:FX403:@XP_HELP">FX403</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:46:17:46:20:@N:FX403:@XP_MSG">fifo_gen.vhd(46)</a><!@TM:1743032890> | Property "block_ram" or "no_rw_check" found for RAM fifo_i.ram[7:0] with specified coding style. Inferring block RAM.
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:46:17:46:20:@W:FX107:@XP_MSG">fifo_gen.vhd(46)</a><!@TM:1743032890> | RAM fifo_i.ram[7:0] (in view: work.gated_fifo_8_10_1_2(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
@N:<a href="@N:MO230:@XP_HELP">MO230</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:68:2:68:4:@N:MO230:@XP_MSG">fifo_gen.vhd(68)</a><!@TM:1743032890> | Found up-down counter in view:work.gated_fifo_8_10_1_2(rtl) instance fifo_i.counter_r[10:0]  
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:68:2:68:4:@N:MO231:@XP_MSG">fifo_gen.vhd(68)</a><!@TM:1743032890> | Found counter in view:work.gated_fifo_8_10_1_2(rtl) instance fifo_i.waddr_r[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:68:2:68:4:@N:MO231:@XP_MSG">fifo_gen.vhd(68)</a><!@TM:1743032890> | Found counter in view:work.gated_fifo_8_10_1_2(rtl) instance fifo_i.raddr_r[9:0] 
@N:<a href="@N:FX403:@XP_HELP">FX403</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:46:17:46:20:@N:FX403:@XP_MSG">fifo_gen.vhd(46)</a><!@TM:1743032890> | Property "block_ram" or "no_rw_check" found for RAM ram[7:0] with specified coding style. Inferring block RAM.
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:46:17:46:20:@W:FX107:@XP_MSG">fifo_gen.vhd(46)</a><!@TM:1743032890> | RAM ram[7:0] (in view: work.fifo_8_10_1_3(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
@N:<a href="@N:MO230:@XP_HELP">MO230</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:68:2:68:4:@N:MO230:@XP_MSG">fifo_gen.vhd(68)</a><!@TM:1743032890> | Found up-down counter in view:work.fifo_8_10_1_3(rtl) instance counter_r[10:0]  
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:68:2:68:4:@N:MO231:@XP_MSG">fifo_gen.vhd(68)</a><!@TM:1743032890> | Found counter in view:work.fifo_8_10_1_3(rtl) instance waddr_r[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:68:2:68:4:@N:MO231:@XP_MSG">fifo_gen.vhd(68)</a><!@TM:1743032890> | Found counter in view:work.fifo_8_10_1_3(rtl) instance raddr_r[9:0] 
@N:<a href="@N:FX403:@XP_HELP">FX403</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:46:17:46:20:@N:FX403:@XP_MSG">fifo_gen.vhd(46)</a><!@TM:1743032890> | Property "block_ram" or "no_rw_check" found for RAM fifo_i.ram[7:0] with specified coding style. Inferring block RAM.
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:46:17:46:20:@W:FX107:@XP_MSG">fifo_gen.vhd(46)</a><!@TM:1743032890> | RAM fifo_i.ram[7:0] (in view: work.gated_fifo_8_10_1_4(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
@N:<a href="@N:MO230:@XP_HELP">MO230</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:68:2:68:4:@N:MO230:@XP_MSG">fifo_gen.vhd(68)</a><!@TM:1743032890> | Found up-down counter in view:work.gated_fifo_8_10_1_4(rtl) instance fifo_i.counter_r[10:0]  
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:68:2:68:4:@N:MO231:@XP_MSG">fifo_gen.vhd(68)</a><!@TM:1743032890> | Found counter in view:work.gated_fifo_8_10_1_4(rtl) instance fifo_i.waddr_r[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:68:2:68:4:@N:MO231:@XP_MSG">fifo_gen.vhd(68)</a><!@TM:1743032890> | Found counter in view:work.gated_fifo_8_10_1_4(rtl) instance fifo_i.raddr_r[9:0] 
@N:<a href="@N:FX403:@XP_HELP">FX403</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:46:17:46:20:@N:FX403:@XP_MSG">fifo_gen.vhd(46)</a><!@TM:1743032890> | Property "block_ram" or "no_rw_check" found for RAM ram[7:0] with specified coding style. Inferring block RAM.
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:46:17:46:20:@W:FX107:@XP_MSG">fifo_gen.vhd(46)</a><!@TM:1743032890> | RAM ram[7:0] (in view: work.fifo_8_10_1_5(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
@N:<a href="@N:MO230:@XP_HELP">MO230</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:68:2:68:4:@N:MO230:@XP_MSG">fifo_gen.vhd(68)</a><!@TM:1743032890> | Found up-down counter in view:work.fifo_8_10_1_5(rtl) instance counter_r[10:0]  
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:68:2:68:4:@N:MO231:@XP_MSG">fifo_gen.vhd(68)</a><!@TM:1743032890> | Found counter in view:work.fifo_8_10_1_5(rtl) instance waddr_r[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:68:2:68:4:@N:MO231:@XP_MSG">fifo_gen.vhd(68)</a><!@TM:1743032890> | Found counter in view:work.fifo_8_10_1_5(rtl) instance raddr_r[9:0] 
@N:<a href="@N:FX403:@XP_HELP">FX403</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:46:17:46:20:@N:FX403:@XP_MSG">fifo_gen.vhd(46)</a><!@TM:1743032890> | Property "block_ram" or "no_rw_check" found for RAM fifo_i.ram[7:0] with specified coding style. Inferring block RAM.
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:46:17:46:20:@W:FX107:@XP_MSG">fifo_gen.vhd(46)</a><!@TM:1743032890> | RAM fifo_i.ram[7:0] (in view: work.gated_fifo_8_10_1_6(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
@N:<a href="@N:MO230:@XP_HELP">MO230</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:68:2:68:4:@N:MO230:@XP_MSG">fifo_gen.vhd(68)</a><!@TM:1743032890> | Found up-down counter in view:work.gated_fifo_8_10_1_6(rtl) instance fifo_i.counter_r[10:0]  
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:68:2:68:4:@N:MO231:@XP_MSG">fifo_gen.vhd(68)</a><!@TM:1743032890> | Found counter in view:work.gated_fifo_8_10_1_6(rtl) instance fifo_i.waddr_r[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:68:2:68:4:@N:MO231:@XP_MSG">fifo_gen.vhd(68)</a><!@TM:1743032890> | Found counter in view:work.gated_fifo_8_10_1_6(rtl) instance fifo_i.raddr_r[9:0] 
@N:<a href="@N:FX403:@XP_HELP">FX403</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:46:17:46:20:@N:FX403:@XP_MSG">fifo_gen.vhd(46)</a><!@TM:1743032890> | Property "block_ram" or "no_rw_check" found for RAM ram[7:0] with specified coding style. Inferring block RAM.
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:46:17:46:20:@W:FX107:@XP_MSG">fifo_gen.vhd(46)</a><!@TM:1743032890> | RAM ram[7:0] (in view: work.fifo_8_10_1_7(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
@N:<a href="@N:MO230:@XP_HELP">MO230</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:68:2:68:4:@N:MO230:@XP_MSG">fifo_gen.vhd(68)</a><!@TM:1743032890> | Found up-down counter in view:work.fifo_8_10_1_7(rtl) instance counter_r[10:0]  
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:68:2:68:4:@N:MO231:@XP_MSG">fifo_gen.vhd(68)</a><!@TM:1743032890> | Found counter in view:work.fifo_8_10_1_7(rtl) instance waddr_r[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:68:2:68:4:@N:MO231:@XP_MSG">fifo_gen.vhd(68)</a><!@TM:1743032890> | Found counter in view:work.fifo_8_10_1_7(rtl) instance raddr_r[9:0] 
@N:<a href="@N:FX403:@XP_HELP">FX403</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:46:17:46:20:@N:FX403:@XP_MSG">fifo_gen.vhd(46)</a><!@TM:1743032890> | Property "block_ram" or "no_rw_check" found for RAM fifo_i.ram[7:0] with specified coding style. Inferring block RAM.
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:46:17:46:20:@W:FX107:@XP_MSG">fifo_gen.vhd(46)</a><!@TM:1743032890> | RAM fifo_i.ram[7:0] (in view: work.gated_fifo_8_10_1_8(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
@N:<a href="@N:MO230:@XP_HELP">MO230</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:68:2:68:4:@N:MO230:@XP_MSG">fifo_gen.vhd(68)</a><!@TM:1743032890> | Found up-down counter in view:work.gated_fifo_8_10_1_8(rtl) instance fifo_i.counter_r[10:0]  
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:68:2:68:4:@N:MO231:@XP_MSG">fifo_gen.vhd(68)</a><!@TM:1743032890> | Found counter in view:work.gated_fifo_8_10_1_8(rtl) instance fifo_i.waddr_r[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:68:2:68:4:@N:MO231:@XP_MSG">fifo_gen.vhd(68)</a><!@TM:1743032890> | Found counter in view:work.gated_fifo_8_10_1_8(rtl) instance fifo_i.raddr_r[9:0] 
@N:<a href="@N:FX403:@XP_HELP">FX403</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:46:17:46:20:@N:FX403:@XP_MSG">fifo_gen.vhd(46)</a><!@TM:1743032890> | Property "block_ram" or "no_rw_check" found for RAM ram[7:0] with specified coding style. Inferring block RAM.
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:46:17:46:20:@W:FX107:@XP_MSG">fifo_gen.vhd(46)</a><!@TM:1743032890> | RAM ram[7:0] (in view: work.fifo_8_10_1_9(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
@N:<a href="@N:MO230:@XP_HELP">MO230</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:68:2:68:4:@N:MO230:@XP_MSG">fifo_gen.vhd(68)</a><!@TM:1743032890> | Found up-down counter in view:work.fifo_8_10_1_9(rtl) instance counter_r[10:0]  
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:68:2:68:4:@N:MO231:@XP_MSG">fifo_gen.vhd(68)</a><!@TM:1743032890> | Found counter in view:work.fifo_8_10_1_9(rtl) instance waddr_r[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:68:2:68:4:@N:MO231:@XP_MSG">fifo_gen.vhd(68)</a><!@TM:1743032890> | Found counter in view:work.fifo_8_10_1_9(rtl) instance raddr_r[9:0] 
@N:<a href="@N:FX403:@XP_HELP">FX403</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:46:17:46:20:@N:FX403:@XP_MSG">fifo_gen.vhd(46)</a><!@TM:1743032890> | Property "block_ram" or "no_rw_check" found for RAM fifo_i.ram[7:0] with specified coding style. Inferring block RAM.
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:46:17:46:20:@W:FX107:@XP_MSG">fifo_gen.vhd(46)</a><!@TM:1743032890> | RAM fifo_i.ram[7:0] (in view: work.gated_fifo_8_10_1_10(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
@N:<a href="@N:MO230:@XP_HELP">MO230</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:68:2:68:4:@N:MO230:@XP_MSG">fifo_gen.vhd(68)</a><!@TM:1743032890> | Found up-down counter in view:work.gated_fifo_8_10_1_10(rtl) instance fifo_i.counter_r[10:0]  
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:68:2:68:4:@N:MO231:@XP_MSG">fifo_gen.vhd(68)</a><!@TM:1743032890> | Found counter in view:work.gated_fifo_8_10_1_10(rtl) instance fifo_i.waddr_r[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd:68:2:68:4:@N:MO231:@XP_MSG">fifo_gen.vhd(68)</a><!@TM:1743032890> | Found counter in view:work.gated_fifo_8_10_1_10(rtl) instance fifo_i.raddr_r[9:0] 

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 297MB peak: 297MB)


Finished factoring (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 343MB peak: 343MB)

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 349MB peak: 349MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 349MB peak: 349MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 349MB peak: 349MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 349MB peak: 349MB)


Finished preparing to map (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 349MB peak: 349MB)


Finished technology mapping (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 399MB peak: 399MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:11s		    -1.60ns		3131 /      2278
   2		0h:00m:11s		    -1.33ns		3075 /      2326
   3		0h:00m:11s		     0.32ns		3075 /      2326
   4		0h:00m:12s		     0.32ns		3074 /      2326
   5		0h:00m:13s		     0.32ns		3074 /      2326
   6		0h:00m:14s		     0.32ns		3074 /      2326
@N:<a href="@N:MF322:@XP_HELP">MF322</a> : <!@TM:1743032890> | Retiming summary: 16 registers retimed to 64  

		#####  BEGIN RETIMING REPORT  #####

Retiming summary : 16 registers retimed to 64

Original and Pipelined registers replaced by retiming :
		Main_0.RegisterSpace.DataOut[1]
		Main_0.RegisterSpace.DataOut[4]
		Main_0.RegisterSpace.DataOut[6]
		Main_0.RegisterSpace.DataOut[7]
		Main_0.RegisterSpace.DataOut[11]
		Main_0.RegisterSpace.DataOut[14]
		Main_0.RegisterSpace.DataOut[15]
		Main_0.RegisterSpace.DataOut[16]
		Main_0.RegisterSpace.DataOut[18]
		Main_0.RegisterSpace.DataOut[19]
		Main_0.RegisterSpace.DataOut[21]
		Main_0.RegisterSpace.DataOut[23]
		Main_0.RegisterSpace.DataOut[25]
		Main_0.RegisterSpace.DataOut[27]
		Main_0.RegisterSpace.DataOut[28]
		Main_0.RegisterSpace.DataOut[31]

New registers created by retiming :
		Main_0.RegisterSpace.DataOut_ret_1
		Main_0.RegisterSpace.DataOut_ret_2
		Main_0.RegisterSpace.DataOut_ret_3
		Main_0.RegisterSpace.DataOut_ret_5
		Main_0.RegisterSpace.DataOut_ret_6
		Main_0.RegisterSpace.DataOut_ret_7
		Main_0.RegisterSpace.DataOut_ret_9
		Main_0.RegisterSpace.DataOut_ret_10
		Main_0.RegisterSpace.DataOut_ret_11
		Main_0.RegisterSpace.DataOut_ret_12
		Main_0.RegisterSpace.DataOut_ret_13
		Main_0.RegisterSpace.DataOut_ret_14
		Main_0.RegisterSpace.DataOut_ret_16
		Main_0.RegisterSpace.DataOut_ret_17
		Main_0.RegisterSpace.DataOut_ret_18
		Main_0.RegisterSpace.DataOut_ret_20
		Main_0.RegisterSpace.DataOut_ret_21
		Main_0.RegisterSpace.DataOut_ret_22
		Main_0.RegisterSpace.DataOut_ret_23
		Main_0.RegisterSpace.DataOut_ret_24
		Main_0.RegisterSpace.DataOut_ret_25
		Main_0.RegisterSpace.DataOut_ret_26
		Main_0.RegisterSpace.DataOut_ret_27
		Main_0.RegisterSpace.DataOut_ret_28
		Main_0.RegisterSpace.DataOut_ret_29
		Main_0.RegisterSpace.DataOut_ret_30
		Main_0.RegisterSpace.DataOut_ret_31
		Main_0.RegisterSpace.DataOut_ret_32
		Main_0.RegisterSpace.DataOut_ret_33
		Main_0.RegisterSpace.DataOut_ret_34
		Main_0.RegisterSpace.DataOut_ret_35
		Main_0.RegisterSpace.DataOut_ret_36
		Main_0.RegisterSpace.DataOut_ret_37
		Main_0.RegisterSpace.DataOut_ret_38
		Main_0.RegisterSpace.DataOut_ret_39
		Main_0.RegisterSpace.DataOut_ret_40
		Main_0.RegisterSpace.DataOut_ret_41
		Main_0.RegisterSpace.DataOut_ret_42
		Main_0.RegisterSpace.DataOut_ret_43
		Main_0.RegisterSpace.DataOut_ret_44
		Main_0.RegisterSpace.DataOut_ret_45
		Main_0.RegisterSpace.DataOut_ret_46
		Main_0.RegisterSpace.DataOut_ret_47
		Main_0.RegisterSpace.DataOut_ret_48
		Main_0.RegisterSpace.DataOut_ret_49
		Main_0.RegisterSpace.DataOut_ret_50
		Main_0.RegisterSpace.DataOut_ret_51
		Main_0.RegisterSpace.DataOut_ret_52
		Main_0.RegisterSpace.DataOut_ret_53
		Main_0.RegisterSpace.DataOut_ret_54
		Main_0.RegisterSpace.DataOut_ret_55
		Main_0.RegisterSpace.DataOut_ret_56
		Main_0.RegisterSpace.DataOut_ret_57
		Main_0.RegisterSpace.DataOut_ret_58
		Main_0.RegisterSpace.DataOut_ret_59
		Main_0.RegisterSpace.DataOut_ret_60
		Main_0.RegisterSpace.DataOut_ret_61
		Main_0.RegisterSpace.DataOut_ret_62
		Main_0.RegisterSpace.DataOut_ret_63
		Main_0.RegisterSpace.DataOut_ret_64
		Main_0.RegisterSpace.DataOut_ret_65
		Main_0.RegisterSpace.DataOut_ret_66
		Main_0.RegisterSpace.DataOut_ret_67
		Main_0.RegisterSpace.DataOut_ret_68


		#####   END RETIMING REPORT  #####

@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1743032890> | Promoting Net Main_0.shot_i_arst on CLKINT  I_439  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1743032890> | Promoting Net Main_0.UartUsbFifoReset_i_arst on CLKINT  I_440  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1743032890> | Promoting Net Main_0.Uart3FifoReset_i_arst on CLKINT  I_441  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1743032890> | Promoting Net Main_0.UartGpsFifoReset_i_arst on CLKINT  I_442  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1743032890> | Promoting Net Main_0.Uart0FifoReset_i_arst on CLKINT  I_443  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1743032890> | Promoting Net Main_0.Uart2FifoReset_i_arst on CLKINT  I_444  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1743032890> | Promoting Net Main_0.Uart1FifoReset_i_arst on CLKINT  I_445  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1743032890> | Promoting Net Main_0.ClkDac_i.SpiRst_arst on CLKINT  I_446  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1743032890> | Promoting Net Main_0.PPSCountReset_arst on CLKINT  I_447  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1743032890> | Promoting Net Main_0.UartClkGps on CLKINT  I_448  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1743032890> | Promoting Net Main_0.UartClk3 on CLKINT  I_449  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1743032890> | Promoting Net Main_0.UartClk1 on CLKINT  I_450  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1743032890> | Promoting Net Main_0.UartClkUsb on CLKINT  I_451  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1743032890> | Promoting Net Main_0.UartClk2 on CLKINT  I_452  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1743032890> | Promoting Net Main_0.UartClk0 on CLKINT  I_453  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1743032890> | Promoting Net Main_0.ads1258.SpiRst_arst on CLKINT  I_454  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1743032890> | Promoting Net Main_0.ResetSteps_i_arst on CLKINT  I_455  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1743032890> | Promoting Net Main_0.StepperMotor.MotorStopped on CLKINT  I_456  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1743032890> | Promoting Net Filterwheel_sb_0.CORERESETP_0.sm0_areset_n_clk_base on CLKINT  I_457  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1743032890> | Promoting Net Main_0.MotorBPlus_arst on CLKINT  I_458  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1743032890> | Promoting Net Main_0.MotorAPlus_arst on CLKINT  I_459  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1743032890> | Promoting Net Main_0.MotorAMinus_arst on CLKINT  I_460  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1743032890> | Promoting Net Main_0.MotorBMinus_arst on CLKINT  I_461  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1743032890> | Promoting Net Filterwheel_sb_0.CORERESETP_0.sm0_areset_n_arst on CLKINT  I_462  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1743032890> | Promoting Net Main_0.UartTxClkUsb on CLKINT  I_463  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1743032890> | Promoting Net Main_0.UartTxClkGps on CLKINT  I_464  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1743032890> | Promoting Net Main_0.UartTxClk2 on CLKINT  I_465  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1743032890> | Promoting Net Main_0.UartTxClk3 on CLKINT  I_466  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1743032890> | Promoting Net Main_0.UartTxClk0 on CLKINT  I_467  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1743032890> | Promoting Net Main_0.UartTxClk1 on CLKINT  I_468  

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 402MB peak: 402MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 403MB peak: 403MB)


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 403MB peak: 403MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 403MB peak: 403MB)


Start Writing Netlists (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:18s; Memory used current: 403MB peak: 403MB)

Writing Analyst data base /home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/synthesis/synwork/Filterwheel_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:18s; Memory used current: 403MB peak: 403MB)

Writing Verilog Simulation files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1743032890> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1743032890> | Synopsys Constraint File capacitance units using default value of 1pF  
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1743032890> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1743032890> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1743032890> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1743032890> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1743032890> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1743032890> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1743032890> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1743032890> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1743032890> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1743032890> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1743032890> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1743032890> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:20s; Memory used current: 403MB peak: 403MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:20s; Memory used current: 403MB peak: 403MB)


Start final timing analysis (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:20s; Memory used current: 403MB peak: 403MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/CCC_0/Filterwheel_sb_CCC_0_FCCC.v:20:36:20:44:@W:MT246:@XP_MSG">Filterwheel_sb_CCC_0_FCCC.v(20)</a><!@TM:1743032890> | Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1743032890> | Found clock VCXO with period 19.61ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1743032890> | Found clock Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT with period 20.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1743032890> | Found clock MasterClk with period 9.80ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1743032890> | Found clock Filterwheel_sb_0/CCC_0/GL0 with period 9.80ns  
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1743032890> | Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.UartGpsTxBitClockDiv.div_i_3.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1743032890> | Found inferred clock ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.UartGpsRxBitClockDiv.div_i_6.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1743032890> | Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.UartUsbTxBitClockDiv.div_i_4.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1743032890> | Found inferred clock ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.UartUsbRxBitClockDiv.div_i_5.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1743032890> | Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart3TxBitClockDiv.div_i_1.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1743032890> | Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart3BitClockDiv.clko_i_2.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1743032890> | Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart2TxBitClockDiv.div_i_2.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1743032890> | Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart2BitClockDiv.clko_i_0.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1743032890> | Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart1TxBitClockDiv.div_i.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1743032890> | Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart1BitClockDiv.clko_i_1.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1743032890> | Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart0TxBitClockDiv.div_i_0.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1743032890> | Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart0BitClockDiv.clko_i.</font> 


<a name=timingReport49></a>##### START OF TIMING REPORT #####[</a>
# Timing report written on Wed Mar 26 16:48:10 2025
#


Top view:               Filterwheel
Requested Frequency:    50.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    /home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/designer/Filterwheel/synthesis.fdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1743032890> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1743032890> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary50></a>Performance Summary</a>
*******************


Worst slack in design: 1.248

                                                                                          Requested     Estimated     Requested     Estimated                Clock                     Clock                 
Starting Clock                                                                            Frequency     Frequency     Period        Period        Slack      Type                      Group                 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock              100.0 MHz     255.0 MHz     10.000        3.921         6.079      inferred                  Inferred_clkgroup_0_1 
ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock              100.0 MHz     255.0 MHz     10.000        3.921         6.079      inferred                  Inferred_clkgroup_0_3 
ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock              100.0 MHz     255.0 MHz     10.000        3.921         6.079      inferred                  Inferred_clkgroup_0_5 
ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock              100.0 MHz     255.0 MHz     10.000        3.921         6.079      inferred                  Inferred_clkgroup_0_7 
ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock              100.0 MHz     255.0 MHz     10.000        3.921         6.079      inferred                  Inferred_clkgroup_0_9 
ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock              100.0 MHz     255.0 MHz     10.000        3.921         6.079      inferred                  Inferred_clkgroup_0_11
ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock                100.0 MHz     180.7 MHz     10.000        5.534         4.466      inferred                  Inferred_clkgroup_0_4 
ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock                100.0 MHz     180.7 MHz     10.000        5.534         4.466      inferred                  Inferred_clkgroup_0_2 
Filterwheel_sb_0/CCC_0/GL0                                                                102.0 MHz     116.9 MHz     9.804         8.556         1.248      generated (from VCXO)     default_clkgroup      
Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT                                         50.0 MHz      816.1 MHz     20.000        1.225         18.775     declared                  default_clkgroup      
MasterClk                                                                                 102.0 MHz     121.4 MHz     9.804         8.240         1.564      generated (from VCXO)     default_clkgroup      
VCXO                                                                                      51.0 MHz      NA            19.608        NA            NA         declared                  default_clkgroup      
VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     100.0 MHz     180.7 MHz     10.000        5.534         4.466      inferred                  Inferred_clkgroup_0_6 
VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     100.0 MHz     180.7 MHz     10.000        5.534         4.466      inferred                  Inferred_clkgroup_0_8 
VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     100.0 MHz     183.2 MHz     10.000        5.459         4.541      inferred                  Inferred_clkgroup_0_10
VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     100.0 MHz     180.7 MHz     10.000        5.534         4.466      inferred                  Inferred_clkgroup_0_12
System                                                                                    100.0 MHz     807.1 MHz     10.000        1.239         8.761      system                    system_clkgroup       
=============================================================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





<a name=clockRelationships51></a>Clock Relationships</a>
*******************

Clocks                                                                                                                                                                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                                               Ending                                                                                 |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                                 MasterClk                                                                              |  9.804       8.761   |  No paths    -      |  No paths    -      |  No paths    -    
Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT                                      Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT                                      |  20.000      18.775  |  No paths    -      |  No paths    -      |  No paths    -    
Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT                                      Filterwheel_sb_0/CCC_0/GL0                                                             |  0.392       False   |  No paths    -      |  No paths    -      |  No paths    -    
MasterClk                                                                              System                                                                                 |  9.804       7.307   |  No paths    -      |  9.804       7.333  |  No paths    -    
MasterClk                                                                              MasterClk                                                                              |  9.804       1.564   |  No paths    -      |  No paths    -      |  No paths    -    
MasterClk                                                                              Filterwheel_sb_0/CCC_0/GL0                                                             |  9.804       6.210   |  No paths    -      |  No paths    -      |  No paths    -    
MasterClk                                                                              ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock           |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
MasterClk                                                                              ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock             |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
MasterClk                                                                              ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock           |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
MasterClk                                                                              ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock             |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
MasterClk                                                                              ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock           |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
MasterClk                                                                              VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
MasterClk                                                                              ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock           |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
MasterClk                                                                              VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
MasterClk                                                                              ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock           |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
MasterClk                                                                              VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
MasterClk                                                                              ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock           |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
MasterClk                                                                              VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
Filterwheel_sb_0/CCC_0/GL0                                                             Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT                                      |  0.392       False   |  No paths    -      |  No paths    -      |  No paths    -    
Filterwheel_sb_0/CCC_0/GL0                                                             MasterClk                                                                              |  9.804       3.864   |  No paths    -      |  No paths    -      |  No paths    -    
Filterwheel_sb_0/CCC_0/GL0                                                             Filterwheel_sb_0/CCC_0/GL0                                                             |  9.804       1.248   |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock           MasterClk                                                                              |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock           ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock           |  10.000      6.079   |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock             MasterClk                                                                              |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock             ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock             |  10.000      4.466   |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock           MasterClk                                                                              |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock           ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock           |  10.000      6.079   |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock             MasterClk                                                                              |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock             ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock             |  10.000      4.466   |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock           MasterClk                                                                              |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock           ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock           |  10.000      6.079   |  No paths    -      |  No paths    -      |  No paths    -    
VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock  MasterClk                                                                              |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock  VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock  |  10.000      4.466   |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock           MasterClk                                                                              |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock           ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock           |  10.000      6.079   |  No paths    -      |  No paths    -      |  No paths    -    
VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock  MasterClk                                                                              |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock  VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock  |  10.000      4.466   |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock           MasterClk                                                                              |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock           ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock           |  10.000      6.079   |  No paths    -      |  No paths    -      |  No paths    -    
VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock  MasterClk                                                                              |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock  VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock  |  10.000      4.541   |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock           MasterClk                                                                              |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock           ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock           |  10.000      6.079   |  No paths    -      |  No paths    -      |  No paths    -    
VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock  MasterClk                                                                              |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock  VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock  |  10.000      4.466   |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo52></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport53></a>Detailed Report for Clock: ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock</a>
====================================



<a name=startingSlack54></a>Starting Points with Worst Slack</a>
********************************

                                                Starting                                                                                                               Arrival          
Instance                                        Reference                                                                        Type     Pin     Net                  Time        Slack
                                                Clock                                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS4GpsGps_TxGps.UartTxUart.BitCnt[1]     ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      Q       BitCnt[1]            0.087       6.079
Main_0.RS4GpsGps_TxGps.UartTxUart.BitCnt[3]     ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      Q       BitCnt[3]            0.108       6.135
Main_0.RS4GpsGps_TxGps.UartTxUart.BitCnt[2]     ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      Q       BitCnt[2]            0.087       6.343
Main_0.RS4GpsGps_TxGps.UartTxUart.BitCnt[0]     ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      Q       BitCnt[0]            0.087       6.386
Main_0.RS4GpsGps_TxGps.IBufStartTx.O            ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      Q       StartTx_i            0.087       7.138
Main_0.RS4GpsGps_TxGps.UartTxUart.Busy_i        ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      Q       TxInProgress_i_i     0.108       7.181
Main_0.RS4GpsGps_TxGps.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      Q       LastGo               0.108       7.307
Main_0.RS4GpsGps_TxGps.IBufStartTx.Temp1        ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      Q       Temp1                0.087       9.409
========================================================================================================================================================================================


<a name=endingSlack55></a>Ending Points with Worst Slack</a>
******************************

                                                Starting                                                                                                           Required          
Instance                                        Reference                                                                        Type     Pin     Net              Time         Slack
                                                Clock                                                                                                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS4GpsGps_TxGps.UartTxUart.BitCnt[0]     ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      D       BitCnt_7[0]      9.745        6.079
Main_0.RS4GpsGps_TxGps.UartTxUart.BitCnt[1]     ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      D       BitCnt_7[1]      9.745        6.079
Main_0.RS4GpsGps_TxGps.UartTxUart.BitCnt[2]     ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      D       BitCnt_7[2]      9.745        6.118
Main_0.RS4GpsGps_TxGps.UartTxUart.BitCnt[3]     ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      D       BitCnt_7[3]      9.745        6.240
Main_0.RS4GpsGps_TxGps.UartTxUart.TxD           ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      D       TxD_3_iv_i       9.745        7.005
Main_0.RS4GpsGps_TxGps.UartTxUart.Busy_i        ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      D       Busy_i_1         9.745        7.036
Main_0.RS4GpsGps_TxGps.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      EN      un1_busy_i_4     9.662        8.329
Main_0.RS4GpsGps_TxGps.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      D       StartTx_i        9.745        8.912
Main_0.RS4GpsGps_TxGps.IBufStartTx.O            ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      D       Temp1            9.745        9.409
=====================================================================================================================================================================================



<a name=worstPaths56></a>Worst Path Information</a>
<a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/synthesis/Filterwheel.srr:srsf/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/synthesis/Filterwheel.srs:fp:281756:283136:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      3.666
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.079

    Number of logic level(s):                3
    Starting point:                          Main_0.RS4GpsGps_TxGps.UartTxUart.BitCnt[1] / Q
    Ending point:                            Main_0.RS4GpsGps_TxGps.UartTxUart.BitCnt[0] / D
    The start point is clocked by            ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                   Pin      Pin               Arrival     No. of    
Name                                                    Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
Main_0.RS4GpsGps_TxGps.UartTxUart.BitCnt[1]             SLE      Q        Out     0.087     0.087 r     -         
BitCnt[1]                                               Net      -        -       0.977     -           8         
Main_0.RS4GpsGps_TxGps.UartTxUart.txd20                 CFG4     D        In      -         1.064 r     -         
Main_0.RS4GpsGps_TxGps.UartTxUart.txd20                 CFG4     Y        Out     0.326     1.391 f     -         
txd20                                                   Net      -        -       0.855     -           5         
Main_0.RS4GpsGps_TxGps.UartTxUart.BitCnt_0_sqmuxa_1     CFG3     C        In      -         2.246 f     -         
Main_0.RS4GpsGps_TxGps.UartTxUart.BitCnt_0_sqmuxa_1     CFG3     Y        Out     0.223     2.469 r     -         
BitCnt_0_sqmuxa_1                                       Net      -        -       0.745     -           3         
Main_0.RS4GpsGps_TxGps.UartTxUart.BitCnt_7_f0[0]        CFG3     C        In      -         3.214 r     -         
Main_0.RS4GpsGps_TxGps.UartTxUart.BitCnt_7_f0[0]        CFG3     Y        Out     0.203     3.417 r     -         
BitCnt_7[0]                                             Net      -        -       0.248     -           1         
Main_0.RS4GpsGps_TxGps.UartTxUart.BitCnt[0]             SLE      D        In      -         3.666 r     -         
==================================================================================================================
Total path delay (propagation time + setup) of 3.921 is 1.095(27.9%) logic and 2.826(72.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport57></a>Detailed Report for Clock: ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock</a>
====================================



<a name=startingSlack58></a>Starting Points with Worst Slack</a>
********************************

                                                Starting                                                                                                               Arrival          
Instance                                        Reference                                                                        Type     Pin     Net                  Time        Slack
                                                Clock                                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS4UsbUsb_TxUsb.UartTxUart.BitCnt[1]     ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      Q       BitCnt[1]            0.087       6.079
Main_0.RS4UsbUsb_TxUsb.UartTxUart.BitCnt[3]     ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      Q       BitCnt[3]            0.108       6.135
Main_0.RS4UsbUsb_TxUsb.UartTxUart.BitCnt[2]     ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      Q       BitCnt[2]            0.087       6.343
Main_0.RS4UsbUsb_TxUsb.UartTxUart.BitCnt[0]     ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      Q       BitCnt[0]            0.087       6.386
Main_0.RS4UsbUsb_TxUsb.IBufStartTx.O            ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      Q       StartTx_i            0.087       7.138
Main_0.RS4UsbUsb_TxUsb.UartTxUart.Busy_i        ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      Q       TxInProgress_i_i     0.108       7.181
Main_0.RS4UsbUsb_TxUsb.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      Q       LastGo               0.108       7.307
Main_0.RS4UsbUsb_TxUsb.IBufStartTx.Temp1        ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      Q       Temp1                0.087       9.409
========================================================================================================================================================================================


<a name=endingSlack59></a>Ending Points with Worst Slack</a>
******************************

                                                Starting                                                                                                           Required          
Instance                                        Reference                                                                        Type     Pin     Net              Time         Slack
                                                Clock                                                                                                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS4UsbUsb_TxUsb.UartTxUart.BitCnt[0]     ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      D       BitCnt_7[0]      9.745        6.079
Main_0.RS4UsbUsb_TxUsb.UartTxUart.BitCnt[1]     ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      D       BitCnt_7[1]      9.745        6.079
Main_0.RS4UsbUsb_TxUsb.UartTxUart.BitCnt[2]     ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      D       BitCnt_7[2]      9.745        6.118
Main_0.RS4UsbUsb_TxUsb.UartTxUart.BitCnt[3]     ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      D       BitCnt_7[3]      9.745        6.240
Main_0.RS4UsbUsb_TxUsb.UartTxUart.TxD           ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      D       TxD_3_iv_i       9.745        7.005
Main_0.RS4UsbUsb_TxUsb.UartTxUart.Busy_i        ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      D       Busy_i_1         9.745        7.036
Main_0.RS4UsbUsb_TxUsb.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      EN      un1_busy_i_3     9.662        8.329
Main_0.RS4UsbUsb_TxUsb.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      D       StartTx_i        9.745        8.912
Main_0.RS4UsbUsb_TxUsb.IBufStartTx.O            ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      D       Temp1            9.745        9.409
=====================================================================================================================================================================================



<a name=worstPaths60></a>Worst Path Information</a>
<a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/synthesis/Filterwheel.srr:srsf/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/synthesis/Filterwheel.srs:fp:290146:291526:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      3.666
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.079

    Number of logic level(s):                3
    Starting point:                          Main_0.RS4UsbUsb_TxUsb.UartTxUart.BitCnt[1] / Q
    Ending point:                            Main_0.RS4UsbUsb_TxUsb.UartTxUart.BitCnt[0] / D
    The start point is clocked by            ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                   Pin      Pin               Arrival     No. of    
Name                                                    Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
Main_0.RS4UsbUsb_TxUsb.UartTxUart.BitCnt[1]             SLE      Q        Out     0.087     0.087 r     -         
BitCnt[1]                                               Net      -        -       0.977     -           8         
Main_0.RS4UsbUsb_TxUsb.UartTxUart.txd20                 CFG4     D        In      -         1.064 r     -         
Main_0.RS4UsbUsb_TxUsb.UartTxUart.txd20                 CFG4     Y        Out     0.326     1.391 f     -         
txd20                                                   Net      -        -       0.855     -           5         
Main_0.RS4UsbUsb_TxUsb.UartTxUart.BitCnt_0_sqmuxa_1     CFG3     C        In      -         2.246 f     -         
Main_0.RS4UsbUsb_TxUsb.UartTxUart.BitCnt_0_sqmuxa_1     CFG3     Y        Out     0.223     2.469 r     -         
BitCnt_0_sqmuxa_1                                       Net      -        -       0.745     -           3         
Main_0.RS4UsbUsb_TxUsb.UartTxUart.BitCnt_7_f0[0]        CFG3     C        In      -         3.214 r     -         
Main_0.RS4UsbUsb_TxUsb.UartTxUart.BitCnt_7_f0[0]        CFG3     Y        Out     0.203     3.417 r     -         
BitCnt_7[0]                                             Net      -        -       0.248     -           1         
Main_0.RS4UsbUsb_TxUsb.UartTxUart.BitCnt[0]             SLE      D        In      -         3.666 r     -         
==================================================================================================================
Total path delay (propagation time + setup) of 3.921 is 1.095(27.9%) logic and 2.826(72.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport61></a>Detailed Report for Clock: ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock</a>
====================================



<a name=startingSlack62></a>Starting Points with Worst Slack</a>
********************************

                                          Starting                                                                                                               Arrival          
Instance                                  Reference                                                                        Type     Pin     Net                  Time        Slack
                                          Clock                                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS433_Tx3.UartTxUart.BitCnt[1]     ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      Q       BitCnt[1]            0.087       6.079
Main_0.RS433_Tx3.UartTxUart.BitCnt[3]     ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      Q       BitCnt[3]            0.108       6.135
Main_0.RS433_Tx3.UartTxUart.BitCnt[2]     ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      Q       BitCnt[2]            0.087       6.343
Main_0.RS433_Tx3.UartTxUart.BitCnt[0]     ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      Q       BitCnt[0]            0.087       6.386
Main_0.RS433_Tx3.IBufStartTx.O            ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      Q       StartTx_i            0.087       7.138
Main_0.RS433_Tx3.UartTxUart.Busy_i        ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      Q       TxInProgress_i_i     0.108       7.181
Main_0.RS433_Tx3.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      Q       LastGo               0.108       7.307
Main_0.RS433_Tx3.IBufStartTx.Temp1        ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      Q       Temp1                0.087       9.409
==================================================================================================================================================================================


<a name=endingSlack63></a>Ending Points with Worst Slack</a>
******************************

                                          Starting                                                                                                           Required          
Instance                                  Reference                                                                        Type     Pin     Net              Time         Slack
                                          Clock                                                                                                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS433_Tx3.UartTxUart.BitCnt[0]     ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      D       BitCnt_7[0]      9.745        6.079
Main_0.RS433_Tx3.UartTxUart.BitCnt[1]     ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      D       BitCnt_7[1]      9.745        6.079
Main_0.RS433_Tx3.UartTxUart.BitCnt[2]     ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      D       BitCnt_7[2]      9.745        6.118
Main_0.RS433_Tx3.UartTxUart.BitCnt[3]     ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      D       BitCnt_7[3]      9.745        6.240
Main_0.RS433_Tx3.UartTxUart.TxD           ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      D       TxD_3_iv_i       9.745        7.005
Main_0.RS433_Tx3.UartTxUart.Busy_i        ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      D       Busy_i_1         9.745        7.036
Main_0.RS433_Tx3.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      EN      un1_busy_i_2     9.662        8.329
Main_0.RS433_Tx3.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      D       StartTx_i        9.745        8.912
Main_0.RS433_Tx3.IBufStartTx.O            ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      D       Temp1            9.745        9.409
===============================================================================================================================================================================



<a name=worstPaths64></a>Worst Path Information</a>
<a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/synthesis/Filterwheel.srr:srsf/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/synthesis/Filterwheel.srs:fp:298344:299652:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      3.666
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.079

    Number of logic level(s):                3
    Starting point:                          Main_0.RS433_Tx3.UartTxUart.BitCnt[1] / Q
    Ending point:                            Main_0.RS433_Tx3.UartTxUart.BitCnt[0] / D
    The start point is clocked by            ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                              Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
Main_0.RS433_Tx3.UartTxUart.BitCnt[1]             SLE      Q        Out     0.087     0.087 r     -         
BitCnt[1]                                         Net      -        -       0.977     -           8         
Main_0.RS433_Tx3.UartTxUart.txd20                 CFG4     D        In      -         1.064 r     -         
Main_0.RS433_Tx3.UartTxUart.txd20                 CFG4     Y        Out     0.326     1.391 f     -         
txd20                                             Net      -        -       0.855     -           5         
Main_0.RS433_Tx3.UartTxUart.BitCnt_0_sqmuxa_1     CFG3     C        In      -         2.246 f     -         
Main_0.RS433_Tx3.UartTxUart.BitCnt_0_sqmuxa_1     CFG3     Y        Out     0.223     2.469 r     -         
BitCnt_0_sqmuxa_1                                 Net      -        -       0.745     -           3         
Main_0.RS433_Tx3.UartTxUart.BitCnt_7_f0[0]        CFG3     C        In      -         3.214 r     -         
Main_0.RS433_Tx3.UartTxUart.BitCnt_7_f0[0]        CFG3     Y        Out     0.203     3.417 r     -         
BitCnt_7[0]                                       Net      -        -       0.248     -           1         
Main_0.RS433_Tx3.UartTxUart.BitCnt[0]             SLE      D        In      -         3.666 r     -         
============================================================================================================
Total path delay (propagation time + setup) of 3.921 is 1.095(27.9%) logic and 2.826(72.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport65></a>Detailed Report for Clock: ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock</a>
====================================



<a name=startingSlack66></a>Starting Points with Worst Slack</a>
********************************

                                          Starting                                                                                                               Arrival          
Instance                                  Reference                                                                        Type     Pin     Net                  Time        Slack
                                          Clock                                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS422_Tx2.UartTxUart.BitCnt[1]     ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      Q       BitCnt[1]            0.087       6.079
Main_0.RS422_Tx2.UartTxUart.BitCnt[3]     ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      Q       BitCnt[3]            0.108       6.135
Main_0.RS422_Tx2.UartTxUart.BitCnt[2]     ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      Q       BitCnt[2]            0.087       6.343
Main_0.RS422_Tx2.UartTxUart.BitCnt[0]     ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      Q       BitCnt[0]            0.087       6.386
Main_0.RS422_Tx2.IBufStartTx.O            ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      Q       StartTx_i            0.087       7.138
Main_0.RS422_Tx2.UartTxUart.Busy_i        ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      Q       TxInProgress_i_i     0.108       7.181
Main_0.RS422_Tx2.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      Q       LastGo               0.108       7.307
Main_0.RS422_Tx2.IBufStartTx.Temp1        ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      Q       Temp1                0.087       9.409
==================================================================================================================================================================================


<a name=endingSlack67></a>Ending Points with Worst Slack</a>
******************************

                                          Starting                                                                                                           Required          
Instance                                  Reference                                                                        Type     Pin     Net              Time         Slack
                                          Clock                                                                                                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS422_Tx2.UartTxUart.BitCnt[0]     ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      D       BitCnt_7[0]      9.745        6.079
Main_0.RS422_Tx2.UartTxUart.BitCnt[1]     ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      D       BitCnt_7[1]      9.745        6.079
Main_0.RS422_Tx2.UartTxUart.BitCnt[2]     ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      D       BitCnt_7[2]      9.745        6.118
Main_0.RS422_Tx2.UartTxUart.BitCnt[3]     ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      D       BitCnt_7[3]      9.745        6.240
Main_0.RS422_Tx2.UartTxUart.TxD           ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      D       TxD_3_iv_i       9.745        7.005
Main_0.RS422_Tx2.UartTxUart.Busy_i        ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      D       Busy_i_1         9.745        7.036
Main_0.RS422_Tx2.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      EN      un1_busy_i_1     9.662        8.329
Main_0.RS422_Tx2.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      D       StartTx_i        9.745        8.912
Main_0.RS422_Tx2.IBufStartTx.O            ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      D       Temp1            9.745        9.409
===============================================================================================================================================================================



<a name=worstPaths68></a>Worst Path Information</a>
<a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/synthesis/Filterwheel.srr:srsf/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/synthesis/Filterwheel.srs:fp:306464:307772:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      3.666
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.079

    Number of logic level(s):                3
    Starting point:                          Main_0.RS422_Tx2.UartTxUart.BitCnt[1] / Q
    Ending point:                            Main_0.RS422_Tx2.UartTxUart.BitCnt[0] / D
    The start point is clocked by            ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                              Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
Main_0.RS422_Tx2.UartTxUart.BitCnt[1]             SLE      Q        Out     0.087     0.087 r     -         
BitCnt[1]                                         Net      -        -       0.977     -           8         
Main_0.RS422_Tx2.UartTxUart.txd20                 CFG4     D        In      -         1.064 r     -         
Main_0.RS422_Tx2.UartTxUart.txd20                 CFG4     Y        Out     0.326     1.391 f     -         
txd20                                             Net      -        -       0.855     -           5         
Main_0.RS422_Tx2.UartTxUart.BitCnt_0_sqmuxa_1     CFG3     C        In      -         2.246 f     -         
Main_0.RS422_Tx2.UartTxUart.BitCnt_0_sqmuxa_1     CFG3     Y        Out     0.223     2.469 r     -         
BitCnt_0_sqmuxa_1                                 Net      -        -       0.745     -           3         
Main_0.RS422_Tx2.UartTxUart.BitCnt_7_f0[0]        CFG3     C        In      -         3.214 r     -         
Main_0.RS422_Tx2.UartTxUart.BitCnt_7_f0[0]        CFG3     Y        Out     0.203     3.417 r     -         
BitCnt_7[0]                                       Net      -        -       0.248     -           1         
Main_0.RS422_Tx2.UartTxUart.BitCnt[0]             SLE      D        In      -         3.666 r     -         
============================================================================================================
Total path delay (propagation time + setup) of 3.921 is 1.095(27.9%) logic and 2.826(72.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport69></a>Detailed Report for Clock: ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock</a>
====================================



<a name=startingSlack70></a>Starting Points with Worst Slack</a>
********************************

                                          Starting                                                                                                               Arrival          
Instance                                  Reference                                                                        Type     Pin     Net                  Time        Slack
                                          Clock                                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS422_Tx1.UartTxUart.BitCnt[1]     ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      Q       BitCnt[1]            0.087       6.079
Main_0.RS422_Tx1.UartTxUart.BitCnt[3]     ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      Q       BitCnt[3]            0.108       6.135
Main_0.RS422_Tx1.UartTxUart.BitCnt[2]     ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      Q       BitCnt[2]            0.087       6.343
Main_0.RS422_Tx1.UartTxUart.BitCnt[0]     ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      Q       BitCnt[0]            0.087       6.386
Main_0.RS422_Tx1.IBufStartTx.O            ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      Q       StartTx_i            0.087       7.138
Main_0.RS422_Tx1.UartTxUart.Busy_i        ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      Q       TxInProgress_i_i     0.108       7.181
Main_0.RS422_Tx1.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      Q       LastGo               0.108       7.307
Main_0.RS422_Tx1.IBufStartTx.Temp1        ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      Q       Temp1                0.087       9.409
==================================================================================================================================================================================


<a name=endingSlack71></a>Ending Points with Worst Slack</a>
******************************

                                          Starting                                                                                                           Required          
Instance                                  Reference                                                                        Type     Pin     Net              Time         Slack
                                          Clock                                                                                                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS422_Tx1.UartTxUart.BitCnt[0]     ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      D       BitCnt_7[0]      9.745        6.079
Main_0.RS422_Tx1.UartTxUart.BitCnt[1]     ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      D       BitCnt_7[1]      9.745        6.079
Main_0.RS422_Tx1.UartTxUart.BitCnt[2]     ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      D       BitCnt_7[2]      9.745        6.118
Main_0.RS422_Tx1.UartTxUart.BitCnt[3]     ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      D       BitCnt_7[3]      9.745        6.240
Main_0.RS422_Tx1.UartTxUart.TxD           ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      D       TxD_3_iv_i       9.745        7.005
Main_0.RS422_Tx1.UartTxUart.Busy_i        ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      D       Busy_i_1         9.745        7.036
Main_0.RS422_Tx1.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      EN      un1_busy_i_0     9.662        8.329
Main_0.RS422_Tx1.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      D       StartTx_i        9.745        8.912
Main_0.RS422_Tx1.IBufStartTx.O            ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      D       Temp1            9.745        9.409
===============================================================================================================================================================================



<a name=worstPaths72></a>Worst Path Information</a>
<a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/synthesis/Filterwheel.srr:srsf/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/synthesis/Filterwheel.srs:fp:314584:315892:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      3.666
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.079

    Number of logic level(s):                3
    Starting point:                          Main_0.RS422_Tx1.UartTxUart.BitCnt[1] / Q
    Ending point:                            Main_0.RS422_Tx1.UartTxUart.BitCnt[0] / D
    The start point is clocked by            ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                              Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
Main_0.RS422_Tx1.UartTxUart.BitCnt[1]             SLE      Q        Out     0.087     0.087 r     -         
BitCnt[1]                                         Net      -        -       0.977     -           8         
Main_0.RS422_Tx1.UartTxUart.txd20                 CFG4     D        In      -         1.064 r     -         
Main_0.RS422_Tx1.UartTxUart.txd20                 CFG4     Y        Out     0.326     1.391 f     -         
txd20                                             Net      -        -       0.855     -           5         
Main_0.RS422_Tx1.UartTxUart.BitCnt_0_sqmuxa_1     CFG3     C        In      -         2.246 f     -         
Main_0.RS422_Tx1.UartTxUart.BitCnt_0_sqmuxa_1     CFG3     Y        Out     0.223     2.469 r     -         
BitCnt_0_sqmuxa_1                                 Net      -        -       0.745     -           3         
Main_0.RS422_Tx1.UartTxUart.BitCnt_7_f0[0]        CFG3     C        In      -         3.214 r     -         
Main_0.RS422_Tx1.UartTxUart.BitCnt_7_f0[0]        CFG3     Y        Out     0.203     3.417 r     -         
BitCnt_7[0]                                       Net      -        -       0.248     -           1         
Main_0.RS422_Tx1.UartTxUart.BitCnt[0]             SLE      D        In      -         3.666 r     -         
============================================================================================================
Total path delay (propagation time + setup) of 3.921 is 1.095(27.9%) logic and 2.826(72.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport73></a>Detailed Report for Clock: ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock</a>
====================================



<a name=startingSlack74></a>Starting Points with Worst Slack</a>
********************************

                                          Starting                                                                                                               Arrival          
Instance                                  Reference                                                                        Type     Pin     Net                  Time        Slack
                                          Clock                                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS422_Tx0.UartTxUart.BitCnt[1]     ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock     SLE      Q       BitCnt[1]            0.087       6.079
Main_0.RS422_Tx0.UartTxUart.BitCnt[3]     ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock     SLE      Q       BitCnt[3]            0.108       6.135
Main_0.RS422_Tx0.UartTxUart.BitCnt[2]     ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock     SLE      Q       BitCnt[2]            0.087       6.343
Main_0.RS422_Tx0.UartTxUart.BitCnt[0]     ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock     SLE      Q       BitCnt[0]            0.087       6.386
Main_0.RS422_Tx0.IBufStartTx.O            ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock     SLE      Q       StartTx_i            0.087       7.138
Main_0.RS422_Tx0.UartTxUart.Busy_i        ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock     SLE      Q       TxInProgress_i_i     0.108       7.181
Main_0.RS422_Tx0.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock     SLE      Q       LastGo               0.108       7.307
Main_0.RS422_Tx0.IBufStartTx.Temp1        ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock     SLE      Q       Temp1                0.087       9.409
==================================================================================================================================================================================


<a name=endingSlack75></a>Ending Points with Worst Slack</a>
******************************

                                          Starting                                                                                                          Required          
Instance                                  Reference                                                                        Type     Pin     Net             Time         Slack
                                          Clock                                                                                                                               
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS422_Tx0.UartTxUart.BitCnt[0]     ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock     SLE      D       BitCnt_7[0]     9.745        6.079
Main_0.RS422_Tx0.UartTxUart.BitCnt[1]     ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock     SLE      D       BitCnt_7[1]     9.745        6.079
Main_0.RS422_Tx0.UartTxUart.BitCnt[2]     ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock     SLE      D       BitCnt_7[2]     9.745        6.118
Main_0.RS422_Tx0.UartTxUart.BitCnt[3]     ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock     SLE      D       BitCnt_7[3]     9.745        6.240
Main_0.RS422_Tx0.UartTxUart.TxD           ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock     SLE      D       TxD_3_iv_i      9.745        7.005
Main_0.RS422_Tx0.UartTxUart.Busy_i        ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock     SLE      D       Busy_i_1        9.745        7.036
Main_0.RS422_Tx0.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock     SLE      EN      un1_busy_i      9.662        8.329
Main_0.RS422_Tx0.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock     SLE      D       StartTx_i       9.745        8.912
Main_0.RS422_Tx0.IBufStartTx.O            ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock     SLE      D       Temp1           9.745        9.409
==============================================================================================================================================================================



<a name=worstPaths76></a>Worst Path Information</a>
<a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/synthesis/Filterwheel.srr:srsf/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/synthesis/Filterwheel.srs:fp:322690:323998:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      3.666
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.079

    Number of logic level(s):                3
    Starting point:                          Main_0.RS422_Tx0.UartTxUart.BitCnt[1] / Q
    Ending point:                            Main_0.RS422_Tx0.UartTxUart.BitCnt[0] / D
    The start point is clocked by            ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                              Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
Main_0.RS422_Tx0.UartTxUart.BitCnt[1]             SLE      Q        Out     0.087     0.087 r     -         
BitCnt[1]                                         Net      -        -       0.977     -           8         
Main_0.RS422_Tx0.UartTxUart.txd20                 CFG4     D        In      -         1.064 r     -         
Main_0.RS422_Tx0.UartTxUart.txd20                 CFG4     Y        Out     0.326     1.391 f     -         
txd20                                             Net      -        -       0.855     -           5         
Main_0.RS422_Tx0.UartTxUart.BitCnt_0_sqmuxa_1     CFG3     C        In      -         2.246 f     -         
Main_0.RS422_Tx0.UartTxUart.BitCnt_0_sqmuxa_1     CFG3     Y        Out     0.223     2.469 r     -         
BitCnt_0_sqmuxa_1                                 Net      -        -       0.745     -           3         
Main_0.RS422_Tx0.UartTxUart.BitCnt_7_f0[0]        CFG3     C        In      -         3.214 r     -         
Main_0.RS422_Tx0.UartTxUart.BitCnt_7_f0[0]        CFG3     Y        Out     0.203     3.417 r     -         
BitCnt_7[0]                                       Net      -        -       0.248     -           1         
Main_0.RS422_Tx0.UartTxUart.BitCnt[0]             SLE      D        In      -         3.666 r     -         
============================================================================================================
Total path delay (propagation time + setup) of 3.921 is 1.095(27.9%) logic and 2.826(72.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport77></a>Detailed Report for Clock: ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock</a>
====================================



<a name=startingSlack78></a>Starting Points with Worst Slack</a>
********************************

                                               Starting                                                                                                         Arrival          
Instance                                       Reference                                                                      Type     Pin     Net              Time        Slack
                                               Clock                                                                                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RxdUsb_RxUsb.Uart.Uart.bitpos[0]        ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      Q       bitpos[0]        0.108       4.466
Main_0.RxdUsb_RxUsb.Uart.Uart.bitpos[1]        ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      Q       bitpos[1]        0.108       4.569
Main_0.RxdUsb_RxUsb.Uart.Uart.bitpos[2]        ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      Q       bitpos[2]        0.108       4.651
Main_0.RxdUsb_RxUsb.Uart.Uart.bitpos[3]        ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      Q       bitpos[3]        0.108       4.987
Main_0.RxdUsb_RxUsb.Uart.Uart.samplecnt[0]     ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      Q       samplecnt[0]     0.108       6.214
Main_0.RxdUsb_RxUsb.Uart.Uart.samplecnt[1]     ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      Q       samplecnt[1]     0.108       6.333
Main_0.RxdUsb_RxUsb.Uart.Uart.samplecnt[2]     ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      Q       samplecnt[2]     0.108       6.378
Main_0.RxdUsb_RxUsb.Uart.Uart.samplecnt[3]     ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      Q       samplecnt[3]     0.108       6.496
Main_0.RxdUsb_RxUsb.Uart.ClkSyncRxd.O          ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      Q       Rxd_i            0.108       7.216
Main_0.UartUsbTxBitClockDiv.div_i              ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      Q       div_i_i          0.108       8.106
=================================================================================================================================================================================


<a name=endingSlack79></a>Ending Points with Worst Slack</a>
******************************

                                            Starting                                                                                                         Required          
Instance                                    Reference                                                                      Type     Pin     Net              Time         Slack
                                            Clock                                                                                                                              
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RxdUsb_RxUsb.Uart.Uart.RReg[0]       ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      EN      RReg_1           9.662        4.466
Main_0.RxdUsb_RxUsb.Uart.Uart.RReg[1]       ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      EN      RReg_2           9.662        4.466
Main_0.RxdUsb_RxUsb.Uart.Uart.RReg[2]       ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      EN      RReg_3           9.662        4.466
Main_0.RxdUsb_RxUsb.Uart.Uart.RReg[3]       ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      EN      RReg_4           9.662        4.466
Main_0.RxdUsb_RxUsb.Uart.Uart.RReg[4]       ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      EN      RReg_5           9.662        4.466
Main_0.RxdUsb_RxUsb.Uart.Uart.RReg[5]       ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      EN      RReg_6           9.662        4.466
Main_0.RxdUsb_RxUsb.Uart.Uart.RReg[6]       ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      EN      RReg_7           9.662        4.544
Main_0.RxdUsb_RxUsb.Uart.Uart.RReg[7]       ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      EN      RReg_8           9.662        4.544
Main_0.RxdUsb_RxUsb.Uart.Uart.bitpos[1]     ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      D       bitpos_10[1]     9.745        4.698
Main_0.RxdUsb_RxUsb.Uart.Uart.bitpos[2]     ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      D       SUM_3[2]         9.745        5.154
===============================================================================================================================================================================



<a name=worstPaths80></a>Worst Path Information</a>
<a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/synthesis/Filterwheel.srr:srsf/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/synthesis/Filterwheel.srs:fp:331338:333033:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      5.197
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.466

    Number of logic level(s):                4
    Starting point:                          Main_0.RxdUsb_RxUsb.Uart.Uart.bitpos[0] / Q
    Ending point:                            Main_0.RxdUsb_RxUsb.Uart.Uart.RReg[0] / EN
    The start point is clocked by            ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                                  Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
Main_0.RxdUsb_RxUsb.Uart.Uart.bitpos[0]               SLE      Q        Out     0.108     0.108 f     -         
bitpos[0]                                             Net      -        -       1.119     -           13        
Main_0.RxdUsb_RxUsb.Uart.Uart.RxProc\.un3_enable      CFG4     D        In      -         1.227 f     -         
Main_0.RxdUsb_RxUsb.Uart.Uart.RxProc\.un3_enable      CFG4     Y        Out     0.317     1.544 r     -         
bitpos_1_sqmuxa                                       Net      -        -       1.017     -           9         
Main_0.RxdUsb_RxUsb.Uart.Uart.RxProc\.un21_enable     CFG2     A        In      -         2.561 r     -         
Main_0.RxdUsb_RxUsb.Uart.Uart.RxProc\.un21_enable     CFG2     Y        Out     0.077     2.639 r     -         
un21_enable                                           Net      -        -       0.896     -           6         
Main_0.RxdUsb_RxUsb.Uart.Uart.RReg_1_sqmuxa           CFG4     B        In      -         3.534 r     -         
Main_0.RxdUsb_RxUsb.Uart.Uart.RReg_1_sqmuxa           CFG4     Y        Out     0.143     3.678 f     -         
RReg_1_sqmuxa                                         Net      -        -       0.977     -           8         
Main_0.RxdUsb_RxUsb.Uart.Uart.RReg_1_0                CFG4     D        In      -         4.654 f     -         
Main_0.RxdUsb_RxUsb.Uart.Uart.RReg_1_0                CFG4     Y        Out     0.288     4.942 f     -         
RReg_1                                                Net      -        -       0.254     -           1         
Main_0.RxdUsb_RxUsb.Uart.Uart.RReg[0]                 SLE      EN       In      -         5.197 f     -         
================================================================================================================
Total path delay (propagation time + setup) of 5.534 is 1.271(23.0%) logic and 4.263(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport81></a>Detailed Report for Clock: ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock</a>
====================================



<a name=startingSlack82></a>Starting Points with Worst Slack</a>
********************************

                                               Starting                                                                                                         Arrival          
Instance                                       Reference                                                                      Type     Pin     Net              Time        Slack
                                               Clock                                                                                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RxdGps_RxGps.Uart.Uart.bitpos[0]        ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      Q       bitpos[0]        0.108       4.466
Main_0.RxdGps_RxGps.Uart.Uart.bitpos[1]        ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      Q       bitpos[1]        0.108       4.569
Main_0.RxdGps_RxGps.Uart.Uart.bitpos[2]        ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      Q       bitpos[2]        0.108       4.651
Main_0.RxdGps_RxGps.Uart.Uart.bitpos[3]        ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      Q       bitpos[3]        0.108       4.987
Main_0.RxdGps_RxGps.Uart.Uart.samplecnt[0]     ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      Q       samplecnt[0]     0.108       6.214
Main_0.RxdGps_RxGps.Uart.Uart.samplecnt[1]     ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      Q       samplecnt[1]     0.108       6.333
Main_0.RxdGps_RxGps.Uart.Uart.samplecnt[2]     ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      Q       samplecnt[2]     0.108       6.378
Main_0.RxdGps_RxGps.Uart.Uart.samplecnt[3]     ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      Q       samplecnt[3]     0.108       6.496
Main_0.RxdGps_RxGps.Uart.ClkSyncRxd.O          ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      Q       Rxd_i            0.108       7.216
Main_0.UartGpsTxBitClockDiv.div_i              ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      Q       div_i_i          0.108       8.106
=================================================================================================================================================================================


<a name=endingSlack83></a>Ending Points with Worst Slack</a>
******************************

                                            Starting                                                                                                         Required          
Instance                                    Reference                                                                      Type     Pin     Net              Time         Slack
                                            Clock                                                                                                                              
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RxdGps_RxGps.Uart.Uart.RReg[0]       ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      EN      RReg_1           9.662        4.466
Main_0.RxdGps_RxGps.Uart.Uart.RReg[1]       ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      EN      RReg_2           9.662        4.466
Main_0.RxdGps_RxGps.Uart.Uart.RReg[2]       ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      EN      RReg_3           9.662        4.466
Main_0.RxdGps_RxGps.Uart.Uart.RReg[3]       ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      EN      RReg_4           9.662        4.466
Main_0.RxdGps_RxGps.Uart.Uart.RReg[4]       ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      EN      RReg_5           9.662        4.466
Main_0.RxdGps_RxGps.Uart.Uart.RReg[5]       ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      EN      RReg_6           9.662        4.466
Main_0.RxdGps_RxGps.Uart.Uart.RReg[6]       ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      EN      RReg_7           9.662        4.544
Main_0.RxdGps_RxGps.Uart.Uart.RReg[7]       ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      EN      RReg_8           9.662        4.544
Main_0.RxdGps_RxGps.Uart.Uart.bitpos[1]     ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      D       bitpos_10[1]     9.745        4.698
Main_0.RxdGps_RxGps.Uart.Uart.bitpos[2]     ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      D       SUM_4[2]         9.745        5.154
===============================================================================================================================================================================



<a name=worstPaths84></a>Worst Path Information</a>
<a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/synthesis/Filterwheel.srr:srsf/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/synthesis/Filterwheel.srs:fp:340377:342072:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      5.197
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.466

    Number of logic level(s):                4
    Starting point:                          Main_0.RxdGps_RxGps.Uart.Uart.bitpos[0] / Q
    Ending point:                            Main_0.RxdGps_RxGps.Uart.Uart.RReg[0] / EN
    The start point is clocked by            ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                                  Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
Main_0.RxdGps_RxGps.Uart.Uart.bitpos[0]               SLE      Q        Out     0.108     0.108 f     -         
bitpos[0]                                             Net      -        -       1.119     -           13        
Main_0.RxdGps_RxGps.Uart.Uart.RxProc\.un3_enable      CFG4     D        In      -         1.227 f     -         
Main_0.RxdGps_RxGps.Uart.Uart.RxProc\.un3_enable      CFG4     Y        Out     0.317     1.544 r     -         
bitpos_1_sqmuxa                                       Net      -        -       1.017     -           9         
Main_0.RxdGps_RxGps.Uart.Uart.RxProc\.un21_enable     CFG2     A        In      -         2.561 r     -         
Main_0.RxdGps_RxGps.Uart.Uart.RxProc\.un21_enable     CFG2     Y        Out     0.077     2.639 r     -         
un21_enable                                           Net      -        -       0.896     -           6         
Main_0.RxdGps_RxGps.Uart.Uart.RReg_1_sqmuxa           CFG4     B        In      -         3.534 r     -         
Main_0.RxdGps_RxGps.Uart.Uart.RReg_1_sqmuxa           CFG4     Y        Out     0.143     3.678 f     -         
RReg_1_sqmuxa                                         Net      -        -       0.977     -           8         
Main_0.RxdGps_RxGps.Uart.Uart.RReg_1_0                CFG4     D        In      -         4.654 f     -         
Main_0.RxdGps_RxGps.Uart.Uart.RReg_1_0                CFG4     Y        Out     0.288     4.942 f     -         
RReg_1                                                Net      -        -       0.254     -           1         
Main_0.RxdGps_RxGps.Uart.Uart.RReg[0]                 SLE      EN       In      -         5.197 f     -         
================================================================================================================
Total path delay (propagation time + setup) of 5.534 is 1.271(23.0%) logic and 4.263(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport85></a>Detailed Report for Clock: Filterwheel_sb_0/CCC_0/GL0</a>
====================================



<a name=startingSlack86></a>Starting Points with Worst Slack</a>
********************************

                                                         Starting                                                                                                           Arrival          
Instance                                                 Reference                      Type        Pin                 Net                                                 Time        Slack
                                                         Clock                                                                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST     Filterwheel_sb_0/CCC_0/GL0     MSS_010     F_HM0_ADDR[15]      AMBA_SLAVE_0_PADDRS_net_0[15]                       3.614       1.248
Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST     Filterwheel_sb_0/CCC_0/GL0     MSS_010     F_HM0_SEL           Filterwheel_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx     3.524       1.273
Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST     Filterwheel_sb_0/CCC_0/GL0     MSS_010     F_HM0_ADDR[14]      AMBA_SLAVE_0_PADDRS_net_0[14]                       3.688       1.363
Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST     Filterwheel_sb_0/CCC_0/GL0     MSS_010     F_HM0_ADDR[13]      AMBA_SLAVE_0_PADDRS_net_0[13]                       3.682       1.470
Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST     Filterwheel_sb_0/CCC_0/GL0     MSS_010     F_HM0_ADDR[12]      AMBA_SLAVE_0_PADDRS_net_0[12]                       3.713       1.562
Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST     Filterwheel_sb_0/CCC_0/GL0     MSS_010     F_HM0_ADDR[8]       AMBA_SLAVE_0_PADDRS_net_0[8]                        3.983       5.317
Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST     Filterwheel_sb_0/CCC_0/GL0     MSS_010     F_HM0_WDATA[7]      Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS[7]            3.918       5.382
Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST     Filterwheel_sb_0/CCC_0/GL0     MSS_010     F_HM0_WDATA[17]     Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS[17]           3.918       5.382
Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST     Filterwheel_sb_0/CCC_0/GL0     MSS_010     F_HM0_WDATA[3]      Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS[3]            3.878       5.422
Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST     Filterwheel_sb_0/CCC_0/GL0     MSS_010     F_HM0_WDATA[19]     Filterwheel_sb_0_AMBA_SLAVE_0_PWDATAS[19]           3.851       5.449
=============================================================================================================================================================================================


<a name=endingSlack87></a>Ending Points with Worst Slack</a>
******************************

                                                         Starting                                                                                      Required          
Instance                                                 Reference                      Type        Pin                 Net                            Time         Slack
                                                         Clock                                                                                                           
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST     Filterwheel_sb_0/CCC_0/GL0     MSS_010     F_HM0_READY         Main_0_RamBusAck_i_m_i         8.275        1.248
Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST     Filterwheel_sb_0/CCC_0/GL0     MSS_010     F_HM0_RDATA[3]      Main_0_RamBusDataOut_m[3]      9.273        2.384
Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST     Filterwheel_sb_0/CCC_0/GL0     MSS_010     F_HM0_RDATA[4]      Main_0_RamBusDataOut_m[4]      9.339        2.450
Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST     Filterwheel_sb_0/CCC_0/GL0     MSS_010     F_HM0_RDATA[9]      Main_0_RamBusDataOut_m[9]      9.404        2.515
Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST     Filterwheel_sb_0/CCC_0/GL0     MSS_010     F_HM0_RDATA[23]     Main_0_RamBusDataOut_m[23]     9.416        2.527
Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST     Filterwheel_sb_0/CCC_0/GL0     MSS_010     F_HM0_RDATA[0]      Main_0_RamBusDataOut_m[0]      9.432        2.543
Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST     Filterwheel_sb_0/CCC_0/GL0     MSS_010     F_HM0_RDATA[29]     Main_0_RamBusDataOut_m[29]     9.442        2.553
Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST     Filterwheel_sb_0/CCC_0/GL0     MSS_010     F_HM0_RDATA[30]     Main_0_RamBusDataOut_m[30]     9.446        2.557
Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST     Filterwheel_sb_0/CCC_0/GL0     MSS_010     F_HM0_RDATA[13]     Main_0_RamBusDataOut_m[13]     9.459        2.570
Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST     Filterwheel_sb_0/CCC_0/GL0     MSS_010     F_HM0_RDATA[16]     Main_0_RamBusDataOut_m[16]     9.467        2.578
=========================================================================================================================================================================



<a name=worstPaths88></a>Worst Path Information</a>
<a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/synthesis/Filterwheel.srr:srsf/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/synthesis/Filterwheel.srs:fp:349467:351015:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      9.804
    - Setup time:                            1.529
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.275

    - Propagation time:                      7.027
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     1.248

    Number of logic level(s):                3
    Starting point:                          Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[15]
    Ending point:                            Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST / F_HM0_READY
    The start point is clocked by            Filterwheel_sb_0/CCC_0/GL0 [rising] (rise=0.000 fall=4.902 period=9.804) on pin CLK_BASE
    The end   point is clocked by            Filterwheel_sb_0/CCC_0/GL0 [rising] (rise=0.000 fall=4.902 period=9.804) on pin CLK_BASE

Instance / Net                                                       Pin                Pin               Arrival     No. of    
Name                                                     Type        Name               Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST     MSS_010     F_HM0_ADDR[15]     Out     3.614     3.614 f     -         
AMBA_SLAVE_0_PADDRS_net_0[15]                            Net         -                  -       0.248     -           1         
Filterwheel_sb_0.CoreAPB3_0.iPSELS_1_0[0]                CFG2        A                  In      -         3.862 f     -         
Filterwheel_sb_0.CoreAPB3_0.iPSELS_1_0[0]                CFG2        Y                  Out     0.100     3.962 r     -         
iPSELS_1[0]                                              Net         -                  -       0.248     -           1         
Filterwheel_sb_0.CoreAPB3_0.iPSELS[0]                    CFG4        B                  In      -         4.211 r     -         
Filterwheel_sb_0.CoreAPB3_0.iPSELS[0]                    CFG4        Y                  Out     0.165     4.375 r     -         
Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0                     Net         -                  -       1.309     -           34        
Main_0.RegisterSpace.ReadAck_RNINCNP                     CFG3        C                  In      -         5.685 r     -         
Main_0.RegisterSpace.ReadAck_RNINCNP                     CFG3        Y                  Out     0.226     5.910 f     -         
Main_0_RamBusAck_i_m_i                                   Net         -                  -       1.117     -           1         
Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST     MSS_010     F_HM0_READY        In      -         7.027 f     -         
================================================================================================================================
Total path delay (propagation time + setup) of 8.556 is 5.633(65.8%) logic and 2.923(34.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport89></a>Detailed Report for Clock: Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT</a>
====================================



<a name=startingSlack90></a>Starting Points with Worst Slack</a>
********************************

                                                          Starting                                                                                           Arrival           
Instance                                                  Reference                                             Type     Pin     Net                         Time        Slack 
                                                          Clock                                                                                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Filterwheel_sb_0.CORERESETP_0.sdif0_areset_n_rcosc        Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       sdif0_areset_n_rcosc        0.108       18.775
Filterwheel_sb_0.CORERESETP_0.sdif1_areset_n_rcosc        Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       sdif1_areset_n_rcosc        0.108       18.775
Filterwheel_sb_0.CORERESETP_0.sdif2_areset_n_rcosc        Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       sdif2_areset_n_rcosc        0.108       18.775
Filterwheel_sb_0.CORERESETP_0.sdif3_areset_n_rcosc        Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       sdif3_areset_n_rcosc        0.108       18.775
Filterwheel_sb_0.CORERESETP_0.sm0_areset_n_rcosc          Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       sm0_areset_n_rcosc          0.108       18.775
Filterwheel_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1     Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       sdif0_areset_n_rcosc_q1     0.087       19.409
Filterwheel_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1     Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       sdif1_areset_n_rcosc_q1     0.087       19.409
Filterwheel_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1     Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       sdif2_areset_n_rcosc_q1     0.087       19.409
Filterwheel_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1     Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       sdif3_areset_n_rcosc_q1     0.087       19.409
Filterwheel_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1       Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       sm0_areset_n_rcosc_q1       0.087       19.409
===============================================================================================================================================================================


<a name=endingSlack91></a>Ending Points with Worst Slack</a>
******************************

                                                       Starting                                                                                           Required           
Instance                                               Reference                                             Type     Pin     Net                         Time         Slack 
                                                       Clock                                                                                                                 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Filterwheel_sb_0.CORERESETP_0.ddr_settled              Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      ALn     sm0_areset_n_rcosc          20.000       18.775
Filterwheel_sb_0.CORERESETP_0.release_sdif0_core       Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      ALn     sdif0_areset_n_rcosc        20.000       18.775
Filterwheel_sb_0.CORERESETP_0.release_sdif1_core       Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      ALn     sdif1_areset_n_rcosc        20.000       18.775
Filterwheel_sb_0.CORERESETP_0.release_sdif2_core       Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      ALn     sdif2_areset_n_rcosc        20.000       18.775
Filterwheel_sb_0.CORERESETP_0.release_sdif3_core       Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      ALn     sdif3_areset_n_rcosc        20.000       18.775
Filterwheel_sb_0.CORERESETP_0.sdif0_areset_n_rcosc     Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       sdif0_areset_n_rcosc_q1     19.745       19.409
Filterwheel_sb_0.CORERESETP_0.sdif1_areset_n_rcosc     Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       sdif1_areset_n_rcosc_q1     19.745       19.409
Filterwheel_sb_0.CORERESETP_0.sdif2_areset_n_rcosc     Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       sdif2_areset_n_rcosc_q1     19.745       19.409
Filterwheel_sb_0.CORERESETP_0.sdif3_areset_n_rcosc     Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       sdif3_areset_n_rcosc_q1     19.745       19.409
Filterwheel_sb_0.CORERESETP_0.sm0_areset_n_rcosc       Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       sm0_areset_n_rcosc_q1       19.745       19.409
=============================================================================================================================================================================



<a name=worstPaths92></a>Worst Path Information</a>
<a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/synthesis/Filterwheel.srr:srsf/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/synthesis/Filterwheel.srs:fp:358270:358612:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      20.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.000

    - Propagation time:                      1.225
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 18.775

    Number of logic level(s):                0
    Starting point:                          Filterwheel_sb_0.CORERESETP_0.sdif0_areset_n_rcosc / Q
    Ending point:                            Filterwheel_sb_0.CORERESETP_0.release_sdif0_core / ALn
    The start point is clocked by            Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT [rising] (rise=0.000 fall=10.000 period=20.000) on pin CLK
    The end   point is clocked by            Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT [rising] (rise=0.000 fall=10.000 period=20.000) on pin CLK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                   Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
Filterwheel_sb_0.CORERESETP_0.sdif0_areset_n_rcosc     SLE      Q        Out     0.108     0.108 f     -         
sdif0_areset_n_rcosc                                   Net      -        -       1.117     -           1         
Filterwheel_sb_0.CORERESETP_0.release_sdif0_core       SLE      ALn      In      -         1.225 f     -         
=================================================================================================================
Total path delay (propagation time + setup) of 1.225 is 0.108(8.8%) logic and 1.117(91.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport93></a>Detailed Report for Clock: MasterClk</a>
====================================



<a name=startingSlack94></a>Starting Points with Worst Slack</a>
********************************

                                              Starting                                              Arrival          
Instance                                      Reference     Type     Pin     Net                    Time        Slack
                                              Clock                                                                  
---------------------------------------------------------------------------------------------------------------------
Main_0.GenRamAddrBus\.6\.IBUF_RamAddr_i.O     MasterClk     SLE      Q       RamBusAddress_i[6]     0.108       1.564
Main_0.GenRamAddrBus\.8\.IBUF_RamAddr_i.O     MasterClk     SLE      Q       Address[8]             0.108       1.957
Main_0.GenRamAddrBus\.0\.IBUF_RamAddr_i.O     MasterClk     SLE      Q       Address[0]             0.087       2.140
Main_0.GenRamAddrBus\.1\.IBUF_RamAddr_i.O     MasterClk     SLE      Q       Address[1]             0.087       2.178
Main_0.GenRamAddrBus\.9\.IBUF_RamAddr_i.O     MasterClk     SLE      Q       Address[9]             0.087       2.266
Main_0.GenRamAddrBus\.7\.IBUF_RamAddr_i.O     MasterClk     SLE      Q       Address[7]             0.108       2.409
Main_0.GenRamAddrBus\.2\.IBUF_RamAddr_i.O     MasterClk     SLE      Q       O                      0.108       2.623
Main_0.GenRamAddrBus\.3\.IBUF_RamAddr_i.O     MasterClk     SLE      Q       Address[3]             0.108       2.657
Main_0.GenRamAddrBus\.5\.IBUF_RamAddr_i.O     MasterClk     SLE      Q       RamBusAddress_i[5]     0.108       2.903
Main_0.GenRamAddrBus\.4\.IBUF_RamAddr_i.O     MasterClk     SLE      Q       Address[4]             0.108       2.927
=====================================================================================================================


<a name=endingSlack95></a>Ending Points with Worst Slack</a>
******************************

                                        Starting                                                       Required          
Instance                                Reference     Type     Pin     Net                             Time         Slack
                                        Clock                                                                            
-------------------------------------------------------------------------------------------------------------------------
Main_0.RegisterSpace.DataOut[9]         MasterClk     SLE      D       un1_serialnumber[9]             9.549        1.564
Main_0.RegisterSpace.DataOut_ret_57     MasterClk     SLE      D       un1_serialnumber_0_iv_66[1]     9.549        1.626
Main_0.RegisterSpace.DataOut[5]         MasterClk     SLE      D       un1_serialnumber[5]             9.549        1.646
Main_0.RegisterSpace.DataOut[3]         MasterClk     SLE      D       un1_serialnumber_0_iv_i[3]      9.549        1.714
Main_0.RegisterSpace.DataOut_ret_29     MasterClk     SLE      D       N_2178                          9.549        1.747
Main_0.RegisterSpace.DataOut_ret_33     MasterClk     SLE      D       N_2178                          9.549        1.747
Main_0.RegisterSpace.DataOut_ret_37     MasterClk     SLE      D       N_2178                          9.549        1.747
Main_0.RegisterSpace.DataOut_ret_41     MasterClk     SLE      D       N_2178                          9.549        1.747
Main_0.RegisterSpace.DataOut_ret_45     MasterClk     SLE      D       N_2178                          9.549        1.747
Main_0.RegisterSpace.DataOut_ret_49     MasterClk     SLE      D       N_2178                          9.549        1.747
=========================================================================================================================



<a name=worstPaths96></a>Worst Path Information</a>
<a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/synthesis/Filterwheel.srr:srsf/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/synthesis/Filterwheel.srs:fp:364061:366560:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      9.804
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.549

    - Propagation time:                      7.984
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.564

    Number of logic level(s):                6
    Starting point:                          Main_0.GenRamAddrBus\.6\.IBUF_RamAddr_i.O / Q
    Ending point:                            Main_0.RegisterSpace.DataOut[9] / D
    The start point is clocked by            MasterClk [rising] (rise=0.000 fall=4.902 period=9.804) on pin CLK
    The end   point is clocked by            MasterClk [rising] (rise=0.000 fall=4.902 period=9.804) on pin CLK

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                        Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
Main_0.GenRamAddrBus\.6\.IBUF_RamAddr_i.O                   SLE      Q        Out     0.108     0.108 f     -         
RamBusAddress_i[6]                                          Net      -        -       2.461     -           330       
Main_0.RegisterSpace.un1_serialnumber_0_iv_0_0_a2_7[20]     CFG2     A        In      -         2.569 f     -         
Main_0.RegisterSpace.un1_serialnumber_0_iv_0_0_a2_7[20]     CFG2     Y        Out     0.100     2.669 r     -         
N_2657                                                      Net      -        -       1.947     -           87        
Main_0.RegisterSpace.un138_readreq_0_a3_0_a2                CFG4     D        In      -         4.616 r     -         
Main_0.RegisterSpace.un138_readreq_0_a3_0_a2                CFG4     Y        Out     0.271     4.887 r     -         
un138_readreq                                               Net      -        -       1.017     -           9         
Main_0.RegisterSpace.un1_serialnumber_0_iv_9[9]             CFG4     D        In      -         5.905 r     -         
Main_0.RegisterSpace.un1_serialnumber_0_iv_9[9]             CFG4     Y        Out     0.271     6.176 r     -         
un1_serialnumber_0_iv_9[9]                                  Net      -        -       0.248     -           1         
Main_0.RegisterSpace.un1_serialnumber_0_iv_40[9]            CFG4     D        In      -         6.425 r     -         
Main_0.RegisterSpace.un1_serialnumber_0_iv_40[9]            CFG4     Y        Out     0.271     6.696 r     -         
un1_serialnumber_0_iv_40[9]                                 Net      -        -       0.248     -           1         
Main_0.RegisterSpace.un1_serialnumber_0_iv_55[9]            CFG4     D        In      -         6.944 r     -         
Main_0.RegisterSpace.un1_serialnumber_0_iv_55[9]            CFG4     Y        Out     0.271     7.216 r     -         
un1_serialnumber_0_iv_55[9]                                 Net      -        -       0.248     -           1         
Main_0.RegisterSpace.un1_serialnumber_0_iv[9]               CFG4     D        In      -         7.464 r     -         
Main_0.RegisterSpace.un1_serialnumber_0_iv[9]               CFG4     Y        Out     0.271     7.736 r     -         
un1_serialnumber[9]                                         Net      -        -       0.248     -           1         
Main_0.RegisterSpace.DataOut[9]                             SLE      D        In      -         7.984 r     -         
======================================================================================================================
Total path delay (propagation time + setup) of 8.240 is 1.821(22.1%) logic and 6.419(77.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport97></a>Detailed Report for Clock: VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock</a>
====================================



<a name=startingSlack98></a>Starting Points with Worst Slack</a>
********************************

                                            Starting                                                                                                                    Arrival          
Instance                                    Reference                                                                                 Type     Pin     Net              Time        Slack
                                            Clock                                                                                                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS433_Rx3.Uart.Uart.bitpos[0]        VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      Q       bitpos[0]        0.108       4.466
Main_0.RS433_Rx3.Uart.Uart.bitpos[1]        VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      Q       bitpos[1]        0.108       4.569
Main_0.RS433_Rx3.Uart.Uart.bitpos[2]        VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      Q       bitpos[2]        0.108       4.651
Main_0.RS433_Rx3.Uart.Uart.bitpos[3]        VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      Q       bitpos[3]        0.108       4.987
Main_0.RS433_Rx3.Uart.Uart.samplecnt[0]     VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      Q       samplecnt[0]     0.108       6.214
Main_0.RS433_Rx3.Uart.Uart.samplecnt[1]     VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      Q       samplecnt[1]     0.108       6.333
Main_0.RS433_Rx3.Uart.Uart.samplecnt[2]     VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      Q       samplecnt[2]     0.108       6.378
Main_0.RS433_Rx3.Uart.Uart.samplecnt[3]     VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      Q       samplecnt[3]     0.108       6.496
Main_0.RS433_Rx3.Uart.ClkSyncRxd.O          VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      Q       Rxd_i            0.108       7.216
Main_0.Uart3TxBitClockDiv.div_i             VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      Q       div_i_i          0.108       8.106
=========================================================================================================================================================================================


<a name=endingSlack99></a>Ending Points with Worst Slack</a>
******************************

                                         Starting                                                                                                                    Required          
Instance                                 Reference                                                                                 Type     Pin     Net              Time         Slack
                                         Clock                                                                                                                                         
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS433_Rx3.Uart.Uart.RReg[0]       VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      EN      RReg_1           9.662        4.466
Main_0.RS433_Rx3.Uart.Uart.RReg[1]       VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      EN      RReg_2           9.662        4.466
Main_0.RS433_Rx3.Uart.Uart.RReg[2]       VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      EN      RReg_3           9.662        4.466
Main_0.RS433_Rx3.Uart.Uart.RReg[3]       VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      EN      RReg_4           9.662        4.466
Main_0.RS433_Rx3.Uart.Uart.RReg[4]       VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      EN      RReg_5           9.662        4.466
Main_0.RS433_Rx3.Uart.Uart.RReg[5]       VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      EN      RReg_6           9.662        4.466
Main_0.RS433_Rx3.Uart.Uart.RReg[6]       VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      EN      RReg_7           9.662        4.544
Main_0.RS433_Rx3.Uart.Uart.RReg[7]       VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      EN      RReg_8           9.662        4.544
Main_0.RS433_Rx3.Uart.Uart.bitpos[1]     VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      D       bitpos_10[1]     9.745        4.698
Main_0.RS433_Rx3.Uart.Uart.bitpos[2]     VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      D       SUM_2[2]         9.745        5.154
=======================================================================================================================================================================================



<a name=worstPaths100></a>Worst Path Information</a>
<a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/synthesis/Filterwheel.srr:srsf/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/synthesis/Filterwheel.srs:fp:374168:375818:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      5.197
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.466

    Number of logic level(s):                4
    Starting point:                          Main_0.RS433_Rx3.Uart.Uart.bitpos[0] / Q
    Ending point:                            Main_0.RS433_Rx3.Uart.Uart.RReg[0] / EN
    The start point is clocked by            VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
Main_0.RS433_Rx3.Uart.Uart.bitpos[0]               SLE      Q        Out     0.108     0.108 f     -         
bitpos[0]                                          Net      -        -       1.119     -           13        
Main_0.RS433_Rx3.Uart.Uart.RxProc\.un3_enable      CFG4     D        In      -         1.227 f     -         
Main_0.RS433_Rx3.Uart.Uart.RxProc\.un3_enable      CFG4     Y        Out     0.317     1.544 r     -         
bitpos_1_sqmuxa                                    Net      -        -       1.017     -           9         
Main_0.RS433_Rx3.Uart.Uart.RxProc\.un21_enable     CFG2     A        In      -         2.561 r     -         
Main_0.RS433_Rx3.Uart.Uart.RxProc\.un21_enable     CFG2     Y        Out     0.077     2.639 r     -         
un21_enable                                        Net      -        -       0.896     -           6         
Main_0.RS433_Rx3.Uart.Uart.RReg_1_sqmuxa           CFG4     B        In      -         3.534 r     -         
Main_0.RS433_Rx3.Uart.Uart.RReg_1_sqmuxa           CFG4     Y        Out     0.143     3.678 f     -         
RReg_1_sqmuxa                                      Net      -        -       0.977     -           8         
Main_0.RS433_Rx3.Uart.Uart.RReg_1_0                CFG4     D        In      -         4.654 f     -         
Main_0.RS433_Rx3.Uart.Uart.RReg_1_0                CFG4     Y        Out     0.288     4.942 f     -         
RReg_1                                             Net      -        -       0.254     -           1         
Main_0.RS433_Rx3.Uart.Uart.RReg[0]                 SLE      EN       In      -         5.197 f     -         
=============================================================================================================
Total path delay (propagation time + setup) of 5.534 is 1.271(23.0%) logic and 4.263(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport101></a>Detailed Report for Clock: VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock</a>
====================================



<a name=startingSlack102></a>Starting Points with Worst Slack</a>
********************************

                                            Starting                                                                                                                    Arrival          
Instance                                    Reference                                                                                 Type     Pin     Net              Time        Slack
                                            Clock                                                                                                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS422_Rx2.Uart.Uart.bitpos[0]        VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      Q       bitpos[0]        0.108       4.466
Main_0.RS422_Rx2.Uart.Uart.bitpos[1]        VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      Q       bitpos[1]        0.108       4.569
Main_0.RS422_Rx2.Uart.Uart.bitpos[2]        VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      Q       bitpos[2]        0.108       4.651
Main_0.RS422_Rx2.Uart.Uart.bitpos[3]        VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      Q       bitpos[3]        0.108       4.987
Main_0.RS422_Rx2.Uart.Uart.samplecnt[0]     VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      Q       samplecnt[0]     0.108       6.214
Main_0.RS422_Rx2.Uart.Uart.samplecnt[1]     VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      Q       samplecnt[1]     0.108       6.333
Main_0.RS422_Rx2.Uart.Uart.samplecnt[2]     VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      Q       samplecnt[2]     0.108       6.378
Main_0.RS422_Rx2.Uart.Uart.samplecnt[3]     VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      Q       samplecnt[3]     0.108       6.496
Main_0.RS422_Rx2.Uart.ClkSyncRxd.O          VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      Q       Rxd_i            0.108       7.216
Main_0.Uart2TxBitClockDiv.div_i             VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      Q       div_i_i          0.108       8.106
=========================================================================================================================================================================================


<a name=endingSlack103></a>Ending Points with Worst Slack</a>
******************************

                                         Starting                                                                                                                    Required          
Instance                                 Reference                                                                                 Type     Pin     Net              Time         Slack
                                         Clock                                                                                                                                         
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS422_Rx2.Uart.Uart.RReg[0]       VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      EN      RReg_1           9.662        4.466
Main_0.RS422_Rx2.Uart.Uart.RReg[1]       VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      EN      RReg_2           9.662        4.466
Main_0.RS422_Rx2.Uart.Uart.RReg[2]       VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      EN      RReg_3           9.662        4.466
Main_0.RS422_Rx2.Uart.Uart.RReg[3]       VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      EN      RReg_4           9.662        4.466
Main_0.RS422_Rx2.Uart.Uart.RReg[4]       VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      EN      RReg_5           9.662        4.466
Main_0.RS422_Rx2.Uart.Uart.RReg[5]       VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      EN      RReg_6           9.662        4.466
Main_0.RS422_Rx2.Uart.Uart.RReg[6]       VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      EN      RReg_7           9.662        4.544
Main_0.RS422_Rx2.Uart.Uart.RReg[7]       VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      EN      RReg_8           9.662        4.544
Main_0.RS422_Rx2.Uart.Uart.bitpos[1]     VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      D       bitpos_10[1]     9.745        4.698
Main_0.RS422_Rx2.Uart.Uart.bitpos[2]     VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      D       SUM_1[2]         9.745        5.154
=======================================================================================================================================================================================



<a name=worstPaths104></a>Worst Path Information</a>
<a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/synthesis/Filterwheel.srr:srsf/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/synthesis/Filterwheel.srs:fp:383417:385067:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      5.197
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.466

    Number of logic level(s):                4
    Starting point:                          Main_0.RS422_Rx2.Uart.Uart.bitpos[0] / Q
    Ending point:                            Main_0.RS422_Rx2.Uart.Uart.RReg[0] / EN
    The start point is clocked by            VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
Main_0.RS422_Rx2.Uart.Uart.bitpos[0]               SLE      Q        Out     0.108     0.108 f     -         
bitpos[0]                                          Net      -        -       1.119     -           13        
Main_0.RS422_Rx2.Uart.Uart.RxProc\.un3_enable      CFG4     D        In      -         1.227 f     -         
Main_0.RS422_Rx2.Uart.Uart.RxProc\.un3_enable      CFG4     Y        Out     0.317     1.544 r     -         
bitpos_1_sqmuxa                                    Net      -        -       1.017     -           9         
Main_0.RS422_Rx2.Uart.Uart.RxProc\.un21_enable     CFG2     A        In      -         2.561 r     -         
Main_0.RS422_Rx2.Uart.Uart.RxProc\.un21_enable     CFG2     Y        Out     0.077     2.639 r     -         
un21_enable                                        Net      -        -       0.896     -           6         
Main_0.RS422_Rx2.Uart.Uart.RReg_1_sqmuxa           CFG4     B        In      -         3.534 r     -         
Main_0.RS422_Rx2.Uart.Uart.RReg_1_sqmuxa           CFG4     Y        Out     0.143     3.678 f     -         
RReg_1_sqmuxa                                      Net      -        -       0.977     -           8         
Main_0.RS422_Rx2.Uart.Uart.RReg_1_0                CFG4     D        In      -         4.654 f     -         
Main_0.RS422_Rx2.Uart.Uart.RReg_1_0                CFG4     Y        Out     0.288     4.942 f     -         
RReg_1                                             Net      -        -       0.254     -           1         
Main_0.RS422_Rx2.Uart.Uart.RReg[0]                 SLE      EN       In      -         5.197 f     -         
=============================================================================================================
Total path delay (propagation time + setup) of 5.534 is 1.271(23.0%) logic and 4.263(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport105></a>Detailed Report for Clock: VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock</a>
====================================



<a name=startingSlack106></a>Starting Points with Worst Slack</a>
********************************

                                            Starting                                                                                                                    Arrival          
Instance                                    Reference                                                                                 Type     Pin     Net              Time        Slack
                                            Clock                                                                                                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS422_Rx1.Uart.Uart.bitpos[0]        VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      Q       bitpos[0]        0.108       4.541
Main_0.RS422_Rx1.Uart.Uart.bitpos[1]        VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      Q       bitpos[1]        0.108       4.644
Main_0.RS422_Rx1.Uart.Uart.bitpos[2]        VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      Q       bitpos[2]        0.108       4.726
Main_0.RS422_Rx1.Uart.Uart.bitpos[3]        VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      Q       bitpos[3]        0.108       5.062
Main_0.RS422_Rx1.Uart.Uart.samplecnt[0]     VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      Q       samplecnt[0]     0.108       6.235
Main_0.RS422_Rx1.Uart.Uart.samplecnt[1]     VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      Q       samplecnt[1]     0.108       6.353
Main_0.RS422_Rx1.Uart.ClkSyncRxd.O          VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      Q       Rxd_i            0.108       6.425
Main_0.RS422_Rx1.Uart.Uart.samplecnt[2]     VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      Q       samplecnt[2]     0.108       6.439
Main_0.RS422_Rx1.Uart.Uart.samplecnt[3]     VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      Q       samplecnt[3]     0.087       6.564
Main_0.Uart1TxBitClockDiv.div_i             VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      Q       div_i_i          0.108       8.106
=========================================================================================================================================================================================


<a name=endingSlack107></a>Ending Points with Worst Slack</a>
******************************

                                         Starting                                                                                                                    Required          
Instance                                 Reference                                                                                 Type     Pin     Net              Time         Slack
                                         Clock                                                                                                                                         
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS422_Rx1.Uart.Uart.RReg[0]       VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      EN      RReg_1           9.662        4.541
Main_0.RS422_Rx1.Uart.Uart.RReg[1]       VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      EN      RReg_2           9.662        4.541
Main_0.RS422_Rx1.Uart.Uart.RReg[2]       VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      EN      RReg_3           9.662        4.541
Main_0.RS422_Rx1.Uart.Uart.RReg[3]       VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      EN      RReg_4           9.662        4.541
Main_0.RS422_Rx1.Uart.Uart.RReg[4]       VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      EN      RReg_5           9.662        4.541
Main_0.RS422_Rx1.Uart.Uart.RReg[5]       VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      EN      RReg_6           9.662        4.541
Main_0.RS422_Rx1.Uart.Uart.RReg[6]       VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      EN      RReg_7           9.662        4.619
Main_0.RS422_Rx1.Uart.Uart.RReg[7]       VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      EN      RReg_8           9.662        4.619
Main_0.RS422_Rx1.Uart.Uart.bitpos[1]     VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      D       bitpos_10[1]     9.745        4.845
Main_0.RS422_Rx1.Uart.Uart.bitpos[2]     VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      D       SUM_0[2]         9.745        5.232
=======================================================================================================================================================================================



<a name=worstPaths108></a>Worst Path Information</a>
<a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/synthesis/Filterwheel.srr:srsf/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/synthesis/Filterwheel.srs:fp:392666:394316:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      5.122
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.541

    Number of logic level(s):                4
    Starting point:                          Main_0.RS422_Rx1.Uart.Uart.bitpos[0] / Q
    Ending point:                            Main_0.RS422_Rx1.Uart.Uart.RReg[0] / EN
    The start point is clocked by            VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
Main_0.RS422_Rx1.Uart.Uart.bitpos[0]               SLE      Q        Out     0.108     0.108 f     -         
bitpos[0]                                          Net      -        -       1.119     -           13        
Main_0.RS422_Rx1.Uart.Uart.RxProc\.un3_enable      CFG4     D        In      -         1.227 f     -         
Main_0.RS422_Rx1.Uart.Uart.RxProc\.un3_enable      CFG4     Y        Out     0.317     1.544 r     -         
bitpos_1_sqmuxa                                    Net      -        -       0.855     -           5         
Main_0.RS422_Rx1.Uart.Uart.RxProc\.un21_enable     CFG2     B        In      -         2.399 r     -         
Main_0.RS422_Rx1.Uart.Uart.RxProc\.un21_enable     CFG2     Y        Out     0.165     2.564 r     -         
un21_enable                                        Net      -        -       0.896     -           6         
Main_0.RS422_Rx1.Uart.Uart.RReg_1_sqmuxa           CFG4     B        In      -         3.459 r     -         
Main_0.RS422_Rx1.Uart.Uart.RReg_1_sqmuxa           CFG4     Y        Out     0.143     3.603 f     -         
RReg_1_sqmuxa                                      Net      -        -       0.977     -           8         
Main_0.RS422_Rx1.Uart.Uart.RReg_1_0                CFG4     D        In      -         4.579 f     -         
Main_0.RS422_Rx1.Uart.Uart.RReg_1_0                CFG4     Y        Out     0.288     4.867 f     -         
RReg_1                                             Net      -        -       0.254     -           1         
Main_0.RS422_Rx1.Uart.Uart.RReg[0]                 SLE      EN       In      -         5.122 f     -         
=============================================================================================================
Total path delay (propagation time + setup) of 5.459 is 1.359(24.9%) logic and 4.100(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport109></a>Detailed Report for Clock: VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock</a>
====================================



<a name=startingSlack110></a>Starting Points with Worst Slack</a>
********************************

                                            Starting                                                                                                                    Arrival          
Instance                                    Reference                                                                                 Type     Pin     Net              Time        Slack
                                            Clock                                                                                                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS422_Rx0.Uart.Uart.bitpos[0]        VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      Q       bitpos[0]        0.108       4.466
Main_0.RS422_Rx0.Uart.Uart.bitpos[1]        VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      Q       bitpos[1]        0.108       4.569
Main_0.RS422_Rx0.Uart.Uart.bitpos[2]        VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      Q       bitpos[2]        0.108       4.651
Main_0.RS422_Rx0.Uart.Uart.bitpos[3]        VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      Q       bitpos[3]        0.108       4.987
Main_0.RS422_Rx0.Uart.Uart.samplecnt[0]     VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      Q       samplecnt[0]     0.108       6.214
Main_0.RS422_Rx0.Uart.Uart.samplecnt[1]     VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      Q       samplecnt[1]     0.108       6.333
Main_0.RS422_Rx0.Uart.Uart.samplecnt[2]     VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      Q       samplecnt[2]     0.108       6.378
Main_0.RS422_Rx0.Uart.Uart.samplecnt[3]     VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      Q       samplecnt[3]     0.108       6.496
Main_0.RS422_Rx0.Uart.ClkSyncRxd.O          VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      Q       Rxd_i            0.108       7.216
Main_0.Uart0TxBitClockDiv.div_i             VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      Q       div_i_i          0.108       8.106
=========================================================================================================================================================================================


<a name=endingSlack111></a>Ending Points with Worst Slack</a>
******************************

                                         Starting                                                                                                                    Required          
Instance                                 Reference                                                                                 Type     Pin     Net              Time         Slack
                                         Clock                                                                                                                                         
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS422_Rx0.Uart.Uart.RReg[0]       VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      EN      RReg_1           9.662        4.466
Main_0.RS422_Rx0.Uart.Uart.RReg[1]       VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      EN      RReg_2           9.662        4.466
Main_0.RS422_Rx0.Uart.Uart.RReg[2]       VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      EN      RReg_3           9.662        4.466
Main_0.RS422_Rx0.Uart.Uart.RReg[3]       VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      EN      RReg_4           9.662        4.466
Main_0.RS422_Rx0.Uart.Uart.RReg[4]       VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      EN      RReg_5           9.662        4.466
Main_0.RS422_Rx0.Uart.Uart.RReg[5]       VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      EN      RReg_6           9.662        4.466
Main_0.RS422_Rx0.Uart.Uart.RReg[6]       VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      EN      RReg_7           9.662        4.544
Main_0.RS422_Rx0.Uart.Uart.RReg[7]       VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      EN      RReg_8           9.662        4.544
Main_0.RS422_Rx0.Uart.Uart.bitpos[1]     VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      D       bitpos_10[1]     9.745        4.698
Main_0.RS422_Rx0.Uart.Uart.bitpos[2]     VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      D       SUM[2]           9.745        5.154
=======================================================================================================================================================================================



<a name=worstPaths112></a>Worst Path Information</a>
<a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/synthesis/Filterwheel.srr:srsf/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/synthesis/Filterwheel.srs:fp:401915:403565:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      5.197
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.466

    Number of logic level(s):                4
    Starting point:                          Main_0.RS422_Rx0.Uart.Uart.bitpos[0] / Q
    Ending point:                            Main_0.RS422_Rx0.Uart.Uart.RReg[0] / EN
    The start point is clocked by            VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
Main_0.RS422_Rx0.Uart.Uart.bitpos[0]               SLE      Q        Out     0.108     0.108 f     -         
bitpos[0]                                          Net      -        -       1.119     -           13        
Main_0.RS422_Rx0.Uart.Uart.RxProc\.un3_enable      CFG4     D        In      -         1.227 f     -         
Main_0.RS422_Rx0.Uart.Uart.RxProc\.un3_enable      CFG4     Y        Out     0.317     1.544 r     -         
bitpos_1_sqmuxa                                    Net      -        -       1.017     -           9         
Main_0.RS422_Rx0.Uart.Uart.RxProc\.un21_enable     CFG2     A        In      -         2.561 r     -         
Main_0.RS422_Rx0.Uart.Uart.RxProc\.un21_enable     CFG2     Y        Out     0.077     2.639 r     -         
un21_enable                                        Net      -        -       0.896     -           6         
Main_0.RS422_Rx0.Uart.Uart.RReg_1_sqmuxa           CFG4     B        In      -         3.534 r     -         
Main_0.RS422_Rx0.Uart.Uart.RReg_1_sqmuxa           CFG4     Y        Out     0.143     3.678 f     -         
RReg_1_sqmuxa                                      Net      -        -       0.977     -           8         
Main_0.RS422_Rx0.Uart.Uart.RReg_1_0                CFG4     D        In      -         4.654 f     -         
Main_0.RS422_Rx0.Uart.Uart.RReg_1_0                CFG4     Y        Out     0.288     4.942 f     -         
RReg_1                                             Net      -        -       0.254     -           1         
Main_0.RS422_Rx0.Uart.Uart.RReg[0]                 SLE      EN       In      -         5.197 f     -         
=============================================================================================================
Total path delay (propagation time + setup) of 5.534 is 1.271(23.0%) logic and 4.263(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport113></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack114></a>Starting Points with Worst Slack</a>
********************************

                                    Starting                                        Arrival          
Instance                            Reference     Type     Pin     Net              Time        Slack
                                    Clock                                                            
-----------------------------------------------------------------------------------------------------
Main_0.ads1258.Spi.un1_rst_3_rs     System        SLE      Q       un1_rst_3_rs     0.087       8.761
=====================================================================================================


<a name=endingSlack115></a>Ending Points with Worst Slack</a>
******************************

                               Starting                                         Required          
Instance                       Reference     Type     Pin     Net               Time         Slack
                               Clock                                                              
--------------------------------------------------------------------------------------------------
Main_0.ads1258.Readback[7]     System        SLE      D       Readback_i[7]     9.549        8.761
==================================================================================================



<a name=worstPaths116></a>Worst Path Information</a>
<a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/synthesis/Filterwheel.srr:srsf/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/synthesis/Filterwheel.srs:fp:406581:407235:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      9.804
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.549

    - Propagation time:                      0.788
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 8.761

    Number of logic level(s):                1
    Starting point:                          Main_0.ads1258.Spi.un1_rst_3_rs / Q
    Ending point:                            Main_0.ads1258.Readback[7] / D
    The start point is clocked by            System [rising] on pin CLK
    The end   point is clocked by            MasterClk [rising] (rise=0.000 fall=4.902 period=9.804) on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                              Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
Main_0.ads1258.Spi.un1_rst_3_rs                   SLE      Q        Out     0.087     0.087 r     -         
un1_rst_3_rs                                      Net      -        -       0.248     -           1         
Main_0.ads1258.Spi.DataFromMiso_1_RNI44Q01[7]     CFG3     C        In      -         0.336 r     -         
Main_0.ads1258.Spi.DataFromMiso_1_RNI44Q01[7]     CFG3     Y        Out     0.203     0.539 r     -         
Readback_i[7]                                     Net      -        -       0.248     -           1         
Main_0.ads1258.Readback[7]                        SLE      D        In      -         0.788 r     -         
============================================================================================================
Total path delay (propagation time + setup) of 1.043 is 0.546(52.3%) logic and 0.497(47.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/designer/Filterwheel/synthesis.fdc:14:0:14:1:@W:MT447:@XP_MSG">synthesis.fdc(14)</a><!@TM:1743032890> | Timing constraint (through [get_nets { Filterwheel_sb_0.CORERESETP_0.CONFIG1_DONE Filterwheel_sb_0.CORERESETP_0.CONFIG2_DONE Filterwheel_sb_0.CORERESETP_0.SDIF*_PERST_N Filterwheel_sb_0.CORERESETP_0.SDIF*_PSEL Filterwheel_sb_0.CORERESETP_0.SDIF*_PWRITE Filterwheel_sb_0.CORERESETP_0.SDIF*_PRDATA[*] Filterwheel_sb_0.CORERESETP_0.SOFT_EXT_RESET_OUT Filterwheel_sb_0.CORERESETP_0.SOFT_RESET_F2M Filterwheel_sb_0.CORERESETP_0.SOFT_M3_RESET Filterwheel_sb_0.CORERESETP_0.SOFT_MDDR_DDR_AXI_S_CORE_RESET Filterwheel_sb_0.CORERESETP_0.SOFT_FDDR_CORE_RESET Filterwheel_sb_0.CORERESETP_0.SOFT_SDIF*_PHY_RESET Filterwheel_sb_0.CORERESETP_0.SOFT_SDIF*_CORE_RESET Filterwheel_sb_0.CORERESETP_0.SOFT_SDIF0_0_CORE_RESET Filterwheel_sb_0.CORERESETP_0.SOFT_SDIF0_1_CORE_RESET }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design </font>
<font color=#A52A2A>@W:<a href="@W:MT447:@XP_HELP">MT447</a> : <a href="/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/designer/Filterwheel/synthesis.fdc:15:0:15:1:@W:MT447:@XP_MSG">synthesis.fdc(15)</a><!@TM:1743032890> | Timing constraint (through [get_pins { Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST.CONFIG_PRESET_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design </font>
None

Finished final timing analysis (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:20s; Memory used current: 403MB peak: 403MB)


Finished timing report (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:20s; Memory used current: 403MB peak: 403MB)

---------------------------------------
<a name=resourceUsage117></a>Resource Usage Report for Filterwheel </a>

Mapping to part: m2s010vf400std
Cell usage:
CCC             2 uses
CLKINT          33 uses
MSS_010         1 use
RCOSC_25_50MHZ  1 use
RCOSC_25_50MHZ_FAB  1 use
SYSRESET        1 use
CFG1           84 uses
CFG2           340 uses
CFG3           491 uses
CFG4           1540 uses

Carry cells:
ARI1            687 uses - used for arithmetic functions
ARI1            45 uses - used for Wide-Mux implementation
Total ARI1      732 uses


Sequential Cells: 
SLE            2445 uses

DSP Blocks:    0 of 22 (0%)

I/O ports: 69
I/O primitives: 68
INBUF          22 uses
OUTBUF         46 uses


Global Clock Buffers: 33

RAM/ROM usage summary
Total Block RAMs (RAM1K18) : 12 of 21 (57%)

Total LUTs:    3187

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 432; LUTs = 432;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  2445 + 0 + 432 + 0 = 2877;
Total number of LUTs after P&R:  3187 + 0 + 432 + 0 = 3619;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:20s; Memory used current: 403MB peak: 403MB)

Process took 0h:00m:20s realtime, 0h:00m:20s cputime
# Wed Mar 26 16:48:10 2025

###########################################################]

</pre></samp></body></html>
