<?xml version="1.0"?>
<ArchitectureConfig title="shared_l2_cmp_1x1">
   <ProcessorConfig physicalRegisterFileCapacity="128" decodeWidth="4" decodeBufferCapacity="4" loadStoreQueueCapacity="32" maxInsts="2000000" maxTime="7200" numThreadsPerCore="1" issueWidth="4" reorderBufferCapacity="96" maxCycle="2000000" commitWidth="4">
      <CoreConfig>
         <CacheConfig level="0" assoc="4" blockSize="64" missLatency="3" policy="LRU" name="l1I-0" numSets="64" hitLatency="1">
         </CacheConfig>
         <CacheConfig level="0" assoc="4" blockSize="64" missLatency="3" policy="LRU" name="l1D-0" numSets="64" hitLatency="1">
         </CacheConfig>
      </CoreConfig>
   </ProcessorConfig>
   <CacheConfig level="1" assoc="4" blockSize="64" missLatency="7" policy="LRU" name="l2" numSets="1024" hitLatency="4">
   </CacheConfig>
   <MainMemoryConfig latency="400">
   </MainMemoryConfig>
</ArchitectureConfig>